-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
-- Date        : Fri Jul 13 09:31:48 2018
-- Host        : WIN-FPGA01 running 64-bit major release  (build 7600)
-- Command     : write_vhdl -force -mode funcsim
--               e:/projects/PT17052_KL7071_V2/hw_version_0711/fos_a7_optic_fpga/fos_a7_optic_fpga.srcs/sources_1/ip/st_lc_fpga_top_0/st_lc_fpga_top_0_sim_netlist.vhdl
-- Design      : st_lc_fpga_top_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a15tcsg325-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_FT3_MUX_CODE_DECODE is
  port (
    SFPP_TD10 : out STD_LOGIC;
    SFPP_TD11 : out STD_LOGIC;
    FMC_LPC_RX : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SFPP_TD0 : out STD_LOGIC;
    SFPP_TD1 : out STD_LOGIC;
    lvds_clk : in STD_LOGIC;
    FMC_LPC_TX : in STD_LOGIC_VECTOR ( 1 downto 0 );
    fpga_rst_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_FT3_MUX_CODE_DECODE : entity is "FT3_MUX_CODE_DECODE";
end st_lc_fpga_top_0_FT3_MUX_CODE_DECODE;

architecture STRUCTURE of st_lc_fpga_top_0_FT3_MUX_CODE_DECODE is
  signal lvds_spi_i_net : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_io_ddr_ctrl[0].ODDR_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_io_ddr_ctrl[1].ODDR_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_io_ddr_ctrl[2].IDDR_inst_Q1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_io_ddr_ctrl[2].IDDR_inst_Q2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_io_ddr_ctrl[2].ODDR_inst_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_io_ddr_ctrl[2].ODDR_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_io_ddr_ctrl[3].IDDR_inst_Q1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_io_ddr_ctrl[3].IDDR_inst_Q2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_io_ddr_ctrl[3].ODDR_inst_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_io_ddr_ctrl[3].ODDR_inst_S_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \io_ddr_ctrl[0].IDDR_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of \io_ddr_ctrl[0].IDDR_inst\ : label is "FALSE";
  attribute BOX_TYPE of \io_ddr_ctrl[0].ODDR_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \io_ddr_ctrl[0].ODDR_inst\ : label is "FALSE";
  attribute BOX_TYPE of \io_ddr_ctrl[1].IDDR_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \io_ddr_ctrl[1].IDDR_inst\ : label is "FALSE";
  attribute BOX_TYPE of \io_ddr_ctrl[1].ODDR_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \io_ddr_ctrl[1].ODDR_inst\ : label is "FALSE";
  attribute BOX_TYPE of \io_ddr_ctrl[2].IDDR_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \io_ddr_ctrl[2].IDDR_inst\ : label is "FALSE";
  attribute BOX_TYPE of \io_ddr_ctrl[2].ODDR_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \io_ddr_ctrl[2].ODDR_inst\ : label is "FALSE";
  attribute BOX_TYPE of \io_ddr_ctrl[3].IDDR_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \io_ddr_ctrl[3].IDDR_inst\ : label is "FALSE";
  attribute BOX_TYPE of \io_ddr_ctrl[3].ODDR_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \io_ddr_ctrl[3].ODDR_inst\ : label is "FALSE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \lvds_spi_i_net[-1111111108]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \lvds_spi_i_net[-1111111109]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \lvds_spi_i_net[-1111111110]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \lvds_spi_i_net[-1111111111]\ : label is "LD";
begin
\io_ddr_ctrl[0].IDDR_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => lvds_clk,
      CE => '1',
      D => FMC_LPC_TX(0),
      Q1 => SFPP_TD10,
      Q2 => SFPP_TD11,
      R => fpga_rst_reg,
      S => '0'
    );
\io_ddr_ctrl[0].ODDR_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => lvds_clk,
      CE => '1',
      D1 => lvds_spi_i_net(1),
      D2 => lvds_spi_i_net(0),
      Q => FMC_LPC_RX(0),
      R => fpga_rst_reg,
      S => \NLW_io_ddr_ctrl[0].ODDR_inst_S_UNCONNECTED\
    );
\io_ddr_ctrl[1].IDDR_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => lvds_clk,
      CE => '1',
      D => FMC_LPC_TX(1),
      Q1 => SFPP_TD0,
      Q2 => SFPP_TD1,
      R => fpga_rst_reg,
      S => '0'
    );
\io_ddr_ctrl[1].ODDR_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => lvds_clk,
      CE => '1',
      D1 => lvds_spi_i_net(3),
      D2 => lvds_spi_i_net(2),
      Q => FMC_LPC_RX(1),
      R => fpga_rst_reg,
      S => \NLW_io_ddr_ctrl[1].ODDR_inst_S_UNCONNECTED\
    );
\io_ddr_ctrl[2].IDDR_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => lvds_clk,
      CE => '1',
      D => '0',
      Q1 => \NLW_io_ddr_ctrl[2].IDDR_inst_Q1_UNCONNECTED\,
      Q2 => \NLW_io_ddr_ctrl[2].IDDR_inst_Q2_UNCONNECTED\,
      R => fpga_rst_reg,
      S => '0'
    );
\io_ddr_ctrl[2].ODDR_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => lvds_clk,
      CE => '1',
      D1 => '0',
      D2 => '0',
      Q => \NLW_io_ddr_ctrl[2].ODDR_inst_Q_UNCONNECTED\,
      R => fpga_rst_reg,
      S => \NLW_io_ddr_ctrl[2].ODDR_inst_S_UNCONNECTED\
    );
\io_ddr_ctrl[3].IDDR_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => lvds_clk,
      CE => '1',
      D => '0',
      Q1 => \NLW_io_ddr_ctrl[3].IDDR_inst_Q1_UNCONNECTED\,
      Q2 => \NLW_io_ddr_ctrl[3].IDDR_inst_Q2_UNCONNECTED\,
      R => fpga_rst_reg,
      S => '0'
    );
\io_ddr_ctrl[3].ODDR_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => lvds_clk,
      CE => '1',
      D1 => '0',
      D2 => '0',
      Q => \NLW_io_ddr_ctrl[3].ODDR_inst_Q_UNCONNECTED\,
      R => fpga_rst_reg,
      S => \NLW_io_ddr_ctrl[3].ODDR_inst_S_UNCONNECTED\
    );
\lvds_spi_i_net[-1111111108]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => D(3),
      G => E(0),
      GE => '1',
      Q => lvds_spi_i_net(3)
    );
\lvds_spi_i_net[-1111111109]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => D(2),
      G => E(0),
      GE => '1',
      Q => lvds_spi_i_net(2)
    );
\lvds_spi_i_net[-1111111110]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => D(1),
      G => E(0),
      GE => '1',
      Q => lvds_spi_i_net(1)
    );
\lvds_spi_i_net[-1111111111]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_G_INVERTED => '1'
    )
        port map (
      CLR => '0',
      D => D(0),
      G => E(0),
      GE => '1',
      Q => lvds_spi_i_net(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_AXI_TO_LL is
  port (
    \crcreg_reg[0]\ : out STD_LOGIC;
    SYSTEM_RESET_reg : in STD_LOGIC;
    CHANNEL_UP_reg : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_AXI_TO_LL : entity is "aurora_8b10b_gtp_AXI_TO_LL";
end st_lc_fpga_top_0_aurora_8b10b_gtp_AXI_TO_LL;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_AXI_TO_LL is
begin
new_pkt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CHANNEL_UP_reg,
      Q => \crcreg_reg[0]\,
      R => SYSTEM_RESET_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_CHANNEL_ERR_DETECT is
  port (
    soft_err : out STD_LOGIC;
    \^hard_err\ : out STD_LOGIC;
    reset_channel_i : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    HARD_ERR : in STD_LOGIC;
    power_down : in STD_LOGIC;
    rxfsm_data_valid_r : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_CHANNEL_ERR_DETECT : entity is "aurora_8b10b_gtp_CHANNEL_ERR_DETECT";
end st_lc_fpga_top_0_aurora_8b10b_gtp_CHANNEL_ERR_DETECT;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_CHANNEL_ERR_DETECT is
  signal RESET_CHANNEL_i_1_n_0 : STD_LOGIC;
  signal channel_soft_err_c : STD_LOGIC;
  signal hard_err_r : STD_LOGIC;
  signal soft_err_r : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
CHANNEL_HARD_ERR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => hard_err_r,
      Q => \^hard_err\,
      R => '0'
    );
CHANNEL_SOFT_ERR_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => soft_err_r(0),
      I1 => soft_err_r(1),
      O => channel_soft_err_c
    );
CHANNEL_SOFT_ERR_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => channel_soft_err_c,
      Q => soft_err,
      R => '0'
    );
RESET_CHANNEL_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => power_down,
      I1 => rxfsm_data_valid_r,
      O => RESET_CHANNEL_i_1_n_0
    );
RESET_CHANNEL_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => RESET_CHANNEL_i_1_n_0,
      Q => reset_channel_i,
      R => '0'
    );
hard_err_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => HARD_ERR,
      Q => hard_err_r,
      R => '0'
    );
\soft_err_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => D(1),
      Q => soft_err_r(1),
      R => '0'
    );
\soft_err_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => D(0),
      Q => soft_err_r(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_CHANNEL_INIT_SM is
  port (
    gen_ver_i : out STD_LOGIC;
    RESET_LANES : out STD_LOGIC;
    channel_up : out STD_LOGIC;
    start_rx_i : out STD_LOGIC;
    GTRXRESET_IN : out STD_LOGIC;
    new_pkt_r_reg : out STD_LOGIC;
    reset_i : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk : in STD_LOGIC;
    DID_VER_reg : in STD_LOGIC;
    GOT_V : in STD_LOGIC;
    wait_for_lane_up_r0 : in STD_LOGIC;
    SYSTEM_RESET_reg : in STD_LOGIC;
    reset_channel_i : in STD_LOGIC;
    \count_reg[0]\ : in STD_LOGIC;
    s_axi_tx_tlast : in STD_LOGIC;
    new_pkt_r_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_CHANNEL_INIT_SM : entity is "aurora_8b10b_gtp_CHANNEL_INIT_SM";
end st_lc_fpga_top_0_aurora_8b10b_gtp_CHANNEL_INIT_SM;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_CHANNEL_INIT_SM is
  signal GTRXRESET_OUT_i_1_n_0 : STD_LOGIC;
  signal GTRXRESET_OUT_i_2_n_0 : STD_LOGIC;
  signal START_RX0 : STD_LOGIC;
  signal all_lanes_v_r : STD_LOGIC;
  signal bad_v_r : STD_LOGIC;
  signal bad_v_r0 : STD_LOGIC;
  signal \^channel_up\ : STD_LOGIC;
  signal \free_count_r[13]_i_2_n_0\ : STD_LOGIC;
  signal \free_count_r[13]_i_3_n_0\ : STD_LOGIC;
  signal \free_count_r[13]_i_4_n_0\ : STD_LOGIC;
  signal \free_count_r[13]_i_5_n_0\ : STD_LOGIC;
  signal \free_count_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \free_count_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \free_count_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \free_count_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \free_count_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \free_count_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \free_count_r[9]_i_2_n_0\ : STD_LOGIC;
  signal \free_count_r[9]_i_3_n_0\ : STD_LOGIC;
  signal \free_count_r[9]_i_4_n_0\ : STD_LOGIC;
  signal \free_count_r[9]_i_5_n_0\ : STD_LOGIC;
  signal free_count_r_reg : STD_LOGIC_VECTOR ( 0 to 13 );
  signal \free_count_r_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \free_count_r_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \free_count_r_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \free_count_r_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \free_count_r_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \free_count_r_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \free_count_r_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \free_count_r_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \free_count_r_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \free_count_r_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \free_count_r_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \free_count_r_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \free_count_r_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \free_count_r_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \free_count_r_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \free_count_r_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \free_count_r_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \free_count_r_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \free_count_r_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \free_count_r_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \free_count_r_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \free_count_r_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \free_count_r_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \free_count_r_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \free_count_r_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \free_count_r_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \free_count_r_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \^gen_ver_i\ : STD_LOGIC;
  signal got_first_v_r : STD_LOGIC;
  signal got_first_v_r_i_1_n_0 : STD_LOGIC;
  signal gtreset_c : STD_LOGIC;
  signal gtrxreset_extend_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gtrxreset_nxt : STD_LOGIC;
  signal next_ready_c : STD_LOGIC;
  signal next_verify_c : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 15 to 15 );
  signal ready_r : STD_LOGIC;
  signal ready_r2 : STD_LOGIC;
  signal reset_lanes_c : STD_LOGIC;
  signal rxver_count_r0 : STD_LOGIC;
  signal \rxver_count_r_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \rxver_count_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \^start_rx_i\ : STD_LOGIC;
  signal \txver_count_r_reg[6]_srl7_n_0\ : STD_LOGIC;
  signal \txver_count_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \v_count_r_reg[14]_srl15_n_0\ : STD_LOGIC;
  signal \v_count_r_reg_n_0_[15]\ : STD_LOGIC;
  signal verify_watchdog_r0 : STD_LOGIC;
  signal \verify_watchdog_r_reg[14]_srl15_i_2_n_0\ : STD_LOGIC;
  signal \verify_watchdog_r_reg[14]_srl15_i_3_n_0\ : STD_LOGIC;
  signal \verify_watchdog_r_reg[14]_srl15_n_0\ : STD_LOGIC;
  signal \verify_watchdog_r_reg_n_0_[15]\ : STD_LOGIC;
  signal wait_for_lane_up_r : STD_LOGIC;
  signal \NLW_free_count_r_reg[1]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_free_count_r_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of gen_cc_flop_0_i_i_1 : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of got_first_v_r_i_1 : label is "soft_lutpair234";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtreset_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of gtreset_flop_0_i : label is "FD";
  attribute SOFT_HLUTNM of new_pkt_r_i_1 : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \ready_r_i_1__0\ : label is "soft_lutpair236";
  attribute BOX_TYPE of reset_lanes_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of reset_lanes_flop_i : label is "FD";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \rxver_count_r_reg[1]_srl2\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_global_logic_i/channel_init_sm_i/rxver_count_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \rxver_count_r_reg[1]_srl2\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2 ";
  attribute srl_bus_name of \txver_count_r_reg[6]_srl7\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_global_logic_i/channel_init_sm_i/txver_count_r_reg ";
  attribute srl_name of \txver_count_r_reg[6]_srl7\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_global_logic_i/channel_init_sm_i/txver_count_r_reg[6]_srl7 ";
  attribute srl_bus_name of \v_count_r_reg[14]_srl15\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_global_logic_i/channel_init_sm_i/v_count_r_reg ";
  attribute srl_name of \v_count_r_reg[14]_srl15\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_global_logic_i/channel_init_sm_i/v_count_r_reg[14]_srl15 ";
  attribute SOFT_HLUTNM of \v_count_r_reg[14]_srl15_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of verify_r_i_2 : label is "soft_lutpair236";
  attribute srl_bus_name of \verify_watchdog_r_reg[14]_srl15\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg ";
  attribute srl_name of \verify_watchdog_r_reg[14]_srl15\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[14]_srl15 ";
begin
  channel_up <= \^channel_up\;
  gen_ver_i <= \^gen_ver_i\;
  start_rx_i <= \^start_rx_i\;
CHANNEL_UP_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => ready_r2,
      Q => \^channel_up\,
      R => '0'
    );
FRAME_ERR_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^start_rx_i\,
      O => SR(0)
    );
GTRXRESET_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => gtrxreset_extend_r(0),
      I1 => gtrxreset_extend_r(1),
      I2 => gtrxreset_extend_r(2),
      I3 => gtrxreset_extend_r(3),
      I4 => GTRXRESET_OUT_i_2_n_0,
      O => GTRXRESET_OUT_i_1_n_0
    );
GTRXRESET_OUT_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => gtrxreset_extend_r(6),
      I1 => gtrxreset_extend_r(7),
      I2 => gtrxreset_extend_r(5),
      I3 => gtrxreset_extend_r(4),
      O => GTRXRESET_OUT_i_2_n_0
    );
GTRXRESET_OUT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => GTRXRESET_OUT_i_1_n_0,
      Q => GTRXRESET_IN,
      R => '0'
    );
START_RX_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_for_lane_up_r,
      O => START_RX0
    );
START_RX_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => START_RX0,
      Q => \^start_rx_i\,
      R => SYSTEM_RESET_reg
    );
all_lanes_v_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => GOT_V,
      Q => all_lanes_v_r,
      R => '0'
    );
bad_v_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \v_count_r_reg_n_0_[15]\,
      I1 => got_first_v_r,
      I2 => all_lanes_v_r,
      O => bad_v_r0
    );
bad_v_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => bad_v_r0,
      Q => bad_v_r,
      R => '0'
    );
\free_count_r[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(10),
      O => \free_count_r[13]_i_2_n_0\
    );
\free_count_r[13]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(11),
      O => \free_count_r[13]_i_3_n_0\
    );
\free_count_r[13]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(12),
      O => \free_count_r[13]_i_4_n_0\
    );
\free_count_r[13]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(13),
      O => \free_count_r[13]_i_5_n_0\
    );
\free_count_r[1]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(0),
      O => \free_count_r[1]_i_2_n_0\
    );
\free_count_r[1]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(1),
      O => \free_count_r[1]_i_3_n_0\
    );
\free_count_r[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(2),
      O => \free_count_r[5]_i_2_n_0\
    );
\free_count_r[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(3),
      O => \free_count_r[5]_i_3_n_0\
    );
\free_count_r[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(4),
      O => \free_count_r[5]_i_4_n_0\
    );
\free_count_r[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(5),
      O => \free_count_r[5]_i_5_n_0\
    );
\free_count_r[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(6),
      O => \free_count_r[9]_i_2_n_0\
    );
\free_count_r[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(7),
      O => \free_count_r[9]_i_3_n_0\
    );
\free_count_r[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(8),
      O => \free_count_r[9]_i_4_n_0\
    );
\free_count_r[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(9),
      O => \free_count_r[9]_i_5_n_0\
    );
\free_count_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => \free_count_r_reg[1]_i_1_n_6\,
      Q => free_count_r_reg(0),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => \free_count_r_reg[13]_i_1_n_4\,
      Q => free_count_r_reg(10),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => \free_count_r_reg[13]_i_1_n_5\,
      Q => free_count_r_reg(11),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => \free_count_r_reg[13]_i_1_n_6\,
      Q => free_count_r_reg(12),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => \free_count_r_reg[13]_i_1_n_7\,
      Q => free_count_r_reg(13),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \free_count_r_reg[13]_i_1_n_0\,
      CO(2) => \free_count_r_reg[13]_i_1_n_1\,
      CO(1) => \free_count_r_reg[13]_i_1_n_2\,
      CO(0) => \free_count_r_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \free_count_r_reg[13]_i_1_n_4\,
      O(2) => \free_count_r_reg[13]_i_1_n_5\,
      O(1) => \free_count_r_reg[13]_i_1_n_6\,
      O(0) => \free_count_r_reg[13]_i_1_n_7\,
      S(3) => \free_count_r[13]_i_2_n_0\,
      S(2) => \free_count_r[13]_i_3_n_0\,
      S(1) => \free_count_r[13]_i_4_n_0\,
      S(0) => \free_count_r[13]_i_5_n_0\
    );
\free_count_r_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => \free_count_r_reg[1]_i_1_n_7\,
      Q => free_count_r_reg(1),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \free_count_r_reg[5]_i_1_n_0\,
      CO(3 downto 1) => \NLW_free_count_r_reg[1]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \free_count_r_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 2) => \NLW_free_count_r_reg[1]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \free_count_r_reg[1]_i_1_n_6\,
      O(0) => \free_count_r_reg[1]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \free_count_r[1]_i_2_n_0\,
      S(0) => \free_count_r[1]_i_3_n_0\
    );
\free_count_r_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => \free_count_r_reg[5]_i_1_n_4\,
      Q => free_count_r_reg(2),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => \free_count_r_reg[5]_i_1_n_5\,
      Q => free_count_r_reg(3),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => \free_count_r_reg[5]_i_1_n_6\,
      Q => free_count_r_reg(4),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => \free_count_r_reg[5]_i_1_n_7\,
      Q => free_count_r_reg(5),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \free_count_r_reg[9]_i_1_n_0\,
      CO(3) => \free_count_r_reg[5]_i_1_n_0\,
      CO(2) => \free_count_r_reg[5]_i_1_n_1\,
      CO(1) => \free_count_r_reg[5]_i_1_n_2\,
      CO(0) => \free_count_r_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \free_count_r_reg[5]_i_1_n_4\,
      O(2) => \free_count_r_reg[5]_i_1_n_5\,
      O(1) => \free_count_r_reg[5]_i_1_n_6\,
      O(0) => \free_count_r_reg[5]_i_1_n_7\,
      S(3) => \free_count_r[5]_i_2_n_0\,
      S(2) => \free_count_r[5]_i_3_n_0\,
      S(1) => \free_count_r[5]_i_4_n_0\,
      S(0) => \free_count_r[5]_i_5_n_0\
    );
\free_count_r_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => \free_count_r_reg[9]_i_1_n_4\,
      Q => free_count_r_reg(6),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => \free_count_r_reg[9]_i_1_n_5\,
      Q => free_count_r_reg(7),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => \free_count_r_reg[9]_i_1_n_6\,
      Q => free_count_r_reg(8),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => \free_count_r_reg[9]_i_1_n_7\,
      Q => free_count_r_reg(9),
      S => wait_for_lane_up_r0
    );
\free_count_r_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \free_count_r_reg[13]_i_1_n_0\,
      CO(3) => \free_count_r_reg[9]_i_1_n_0\,
      CO(2) => \free_count_r_reg[9]_i_1_n_1\,
      CO(1) => \free_count_r_reg[9]_i_1_n_2\,
      CO(0) => \free_count_r_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \free_count_r_reg[9]_i_1_n_4\,
      O(2) => \free_count_r_reg[9]_i_1_n_5\,
      O(1) => \free_count_r_reg[9]_i_1_n_6\,
      O(0) => \free_count_r_reg[9]_i_1_n_7\,
      S(3) => \free_count_r[9]_i_2_n_0\,
      S(2) => \free_count_r[9]_i_3_n_0\,
      S(1) => \free_count_r[9]_i_4_n_0\,
      S(0) => \free_count_r[9]_i_5_n_0\
    );
gen_cc_flop_0_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^channel_up\,
      O => reset_i
    );
got_first_v_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^gen_ver_i\,
      I1 => got_first_v_r,
      I2 => all_lanes_v_r,
      O => got_first_v_r_i_1_n_0
    );
got_first_v_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => got_first_v_r_i_1_n_0,
      Q => got_first_v_r,
      R => '0'
    );
gtreset_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => gtreset_c,
      Q => gtrxreset_nxt,
      R => '0'
    );
gtreset_flop_0_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => \verify_watchdog_r_reg_n_0_[15]\,
      I1 => bad_v_r,
      I2 => \rxver_count_r_reg_n_0_[2]\,
      I3 => \^gen_ver_i\,
      O => gtreset_c
    );
\gtrxreset_extend_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => gtrxreset_extend_r(1),
      Q => gtrxreset_extend_r(0),
      R => SYSTEM_RESET_reg
    );
\gtrxreset_extend_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => gtrxreset_extend_r(2),
      Q => gtrxreset_extend_r(1),
      R => SYSTEM_RESET_reg
    );
\gtrxreset_extend_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => gtrxreset_extend_r(3),
      Q => gtrxreset_extend_r(2),
      R => SYSTEM_RESET_reg
    );
\gtrxreset_extend_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => gtrxreset_extend_r(4),
      Q => gtrxreset_extend_r(3),
      R => SYSTEM_RESET_reg
    );
\gtrxreset_extend_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => gtrxreset_extend_r(5),
      Q => gtrxreset_extend_r(4),
      R => SYSTEM_RESET_reg
    );
\gtrxreset_extend_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => gtrxreset_extend_r(6),
      Q => gtrxreset_extend_r(5),
      R => SYSTEM_RESET_reg
    );
\gtrxreset_extend_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => gtrxreset_extend_r(7),
      Q => gtrxreset_extend_r(6),
      R => SYSTEM_RESET_reg
    );
\gtrxreset_extend_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => gtrxreset_nxt,
      Q => gtrxreset_extend_r(7),
      R => SYSTEM_RESET_reg
    );
new_pkt_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A08"
    )
        port map (
      I0 => \^channel_up\,
      I1 => \count_reg[0]\,
      I2 => s_axi_tx_tlast,
      I3 => new_pkt_r_reg_0,
      O => new_pkt_r_reg
    );
ready_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => ready_r,
      Q => ready_r2,
      R => '0'
    );
\ready_r_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \txver_count_r_reg_n_0_[7]\,
      I1 => \rxver_count_r_reg_n_0_[2]\,
      I2 => \^gen_ver_i\,
      I3 => ready_r,
      O => next_ready_c
    );
ready_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_ready_c,
      Q => ready_r,
      R => wait_for_lane_up_r0
    );
reset_lanes_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => reset_lanes_c,
      Q => RESET_LANES,
      R => '0'
    );
reset_lanes_flop_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => SYSTEM_RESET_reg,
      I1 => reset_channel_i,
      I2 => wait_for_lane_up_r,
      I3 => gtreset_c,
      O => reset_lanes_c
    );
\rxver_count_r_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => rxver_count_r0,
      CLK => user_clk,
      D => \^gen_ver_i\,
      Q => \rxver_count_r_reg[1]_srl2_n_0\
    );
\rxver_count_r_reg[1]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => all_lanes_v_r,
      I1 => \v_count_r_reg_n_0_[15]\,
      I2 => \^gen_ver_i\,
      O => rxver_count_r0
    );
\rxver_count_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => rxver_count_r0,
      D => \rxver_count_r_reg[1]_srl2_n_0\,
      Q => \rxver_count_r_reg_n_0_[2]\,
      R => '0'
    );
\txver_count_r_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => DID_VER_reg,
      CLK => user_clk,
      D => \^gen_ver_i\,
      Q => \txver_count_r_reg[6]_srl7_n_0\
    );
\txver_count_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => DID_VER_reg,
      D => \txver_count_r_reg[6]_srl7_n_0\,
      Q => \txver_count_r_reg_n_0_[7]\,
      R => '0'
    );
\v_count_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => user_clk,
      D => p_2_out(15),
      Q => \v_count_r_reg[14]_srl15_n_0\
    );
\v_count_r_reg[14]_srl15_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => got_first_v_r,
      I1 => all_lanes_v_r,
      I2 => \^gen_ver_i\,
      I3 => \v_count_r_reg_n_0_[15]\,
      O => p_2_out(15)
    );
\v_count_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \v_count_r_reg[14]_srl15_n_0\,
      Q => \v_count_r_reg_n_0_[15]\,
      R => '0'
    );
verify_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => \^gen_ver_i\,
      I1 => \txver_count_r_reg_n_0_[7]\,
      I2 => \rxver_count_r_reg_n_0_[2]\,
      I3 => wait_for_lane_up_r,
      O => next_verify_c
    );
verify_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_verify_c,
      Q => \^gen_ver_i\,
      R => wait_for_lane_up_r0
    );
\verify_watchdog_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => verify_watchdog_r0,
      CLK => user_clk,
      D => \^gen_ver_i\,
      Q => \verify_watchdog_r_reg[14]_srl15_n_0\
    );
\verify_watchdog_r_reg[14]_srl15_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => \verify_watchdog_r_reg[14]_srl15_i_2_n_0\,
      I1 => free_count_r_reg(12),
      I2 => free_count_r_reg(13),
      I3 => \verify_watchdog_r_reg[14]_srl15_i_3_n_0\,
      I4 => \^gen_ver_i\,
      O => verify_watchdog_r0
    );
\verify_watchdog_r_reg[14]_srl15_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => free_count_r_reg(9),
      I1 => free_count_r_reg(8),
      I2 => free_count_r_reg(11),
      I3 => free_count_r_reg(10),
      I4 => free_count_r_reg(6),
      I5 => free_count_r_reg(7),
      O => \verify_watchdog_r_reg[14]_srl15_i_2_n_0\
    );
\verify_watchdog_r_reg[14]_srl15_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => free_count_r_reg(3),
      I1 => free_count_r_reg(2),
      I2 => free_count_r_reg(5),
      I3 => free_count_r_reg(4),
      I4 => free_count_r_reg(0),
      I5 => free_count_r_reg(1),
      O => \verify_watchdog_r_reg[14]_srl15_i_3_n_0\
    );
\verify_watchdog_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => verify_watchdog_r0,
      D => \verify_watchdog_r_reg[14]_srl15_n_0\,
      Q => \verify_watchdog_r_reg_n_0_[15]\,
      R => '0'
    );
wait_for_lane_up_r_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => reset_channel_i,
      Q => wait_for_lane_up_r,
      S => SYSTEM_RESET_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_CLOCK_MODULE is
  port (
    CLK : out STD_LOGIC;
    sync_clk : out STD_LOGIC;
    pll_not_locked : out STD_LOGIC;
    tx_out_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_CLOCK_MODULE : entity is "aurora_8b10b_gtp_CLOCK_MODULE";
end st_lc_fpga_top_0_aurora_8b10b_gtp_CLOCK_MODULE;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_CLOCK_MODULE is
  signal clkfbout : STD_LOGIC;
  signal clkin1 : STD_LOGIC;
  signal clkout0 : STD_LOGIC;
  signal clkout1 : STD_LOGIC;
  signal locked_w : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of clkin1_buf : label is "PRIMITIVE";
  attribute BOX_TYPE of clkout0_buf : label is "PRIMITIVE";
  attribute BOX_TYPE of clkout1_buf : label is "PRIMITIVE";
  attribute BOX_TYPE of mmcm_adv_inst : label is "PRIMITIVE";
begin
aurora_8b10b_gtp_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => locked_w,
      O => pll_not_locked
    );
clkin1_buf: unisim.vcomponents.BUFG
     port map (
      I => tx_out_clk,
      O => clkin1
    );
clkout0_buf: unisim.vcomponents.BUFG
     port map (
      I => clkout0,
      O => CLK
    );
clkout1_buf: unisim.vcomponents.BUFG
     port map (
      I => clkout1,
      O => sync_clk
    );
mmcm_adv_inst: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT_F => 8.000000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 4.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 8.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_USE_FINE_PS => false,
      CLKOUT1_DIVIDE => 4,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 8,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 4,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "INTERNAL",
      DIVCLK_DIVIDE => 2,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
        port map (
      CLKFBIN => clkfbout,
      CLKFBOUT => clkfbout,
      CLKFBOUTB => NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED,
      CLKFBSTOPPED => NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED,
      CLKIN1 => clkin1,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED,
      CLKOUT0 => clkout0,
      CLKOUT0B => NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED,
      CLKOUT1 => clkout1,
      CLKOUT1B => NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED,
      CLKOUT2 => NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED,
      CLKOUT2B => NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED,
      CLKOUT3 => NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED,
      CLKOUT3B => NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED,
      CLKOUT4 => NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED,
      CLKOUT6 => NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => NLW_mmcm_adv_inst_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_mmcm_adv_inst_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => locked_w,
      PSCLK => '0',
      PSDONE => NLW_mmcm_adv_inst_PSDONE_UNCONNECTED,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_CRC_TOP is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DATA_DS_reg[16]\ : out STD_LOGIC;
    \DATA_DS_reg[17]\ : out STD_LOGIC;
    \DATA_DS_reg[18]\ : out STD_LOGIC;
    \DATA_DS_reg[19]\ : out STD_LOGIC;
    \DATA_DS_reg[20]\ : out STD_LOGIC;
    \DATA_DS_reg[21]\ : out STD_LOGIC;
    \DATA_DS_reg[22]\ : out STD_LOGIC;
    \DATA_DS_reg[23]\ : out STD_LOGIC;
    \DATA_DS_reg[15]\ : out STD_LOGIC;
    \DATA_DS_reg[0]\ : out STD_LOGIC;
    \DATA_DS_reg[1]\ : out STD_LOGIC;
    \DATA_DS_reg[2]\ : out STD_LOGIC;
    \DATA_DS_reg[3]\ : out STD_LOGIC;
    \DATA_DS_reg[4]\ : out STD_LOGIC;
    \DATA_DS_reg[5]\ : out STD_LOGIC;
    \DATA_DS_reg[6]\ : out STD_LOGIC;
    \DATA_DS_reg[7]\ : out STD_LOGIC;
    \DATA_DS_reg[8]\ : out STD_LOGIC;
    \DATA_DS_reg[9]\ : out STD_LOGIC;
    \DATA_DS_reg[10]\ : out STD_LOGIC;
    \DATA_DS_reg[11]\ : out STD_LOGIC;
    \DATA_DS_reg[12]\ : out STD_LOGIC;
    \DATA_DS_reg[13]\ : out STD_LOGIC;
    \DATA_DS_reg[14]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    user_clk : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC;
    count : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_dst_rdy_crc : in STD_LOGIC;
    new_pkt_r_reg : in STD_LOGIC;
    s_axi_tx_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_tx_tlast : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \rem_in_reg[0]\ : in STD_LOGIC;
    crc_r_reg : in STD_LOGIC;
    eof_ds_r_reg : in STD_LOGIC;
    \CRC_reg_reg[16]\ : in STD_LOGIC;
    \CRC_reg_reg[17]\ : in STD_LOGIC;
    \CRC_reg_reg[18]\ : in STD_LOGIC;
    \CRC_reg_reg[19]\ : in STD_LOGIC;
    \CRC_reg_reg[20]\ : in STD_LOGIC;
    \CRC_reg_reg[21]\ : in STD_LOGIC;
    \CRC_reg_reg[22]\ : in STD_LOGIC;
    \CRC_reg_reg[23]\ : in STD_LOGIC;
    sof_sc_r : in STD_LOGIC;
    crc_r : in STD_LOGIC;
    eof_ds_r_reg_0 : in STD_LOGIC;
    \CRC_reg_reg[0]\ : in STD_LOGIC;
    \rem_in_reg[0]_0\ : in STD_LOGIC;
    \rem_in_reg[0]_1\ : in STD_LOGIC;
    \rem_in_reg[0]_2\ : in STD_LOGIC;
    \rem_in_reg[0]_3\ : in STD_LOGIC;
    \rem_in_reg[0]_4\ : in STD_LOGIC;
    \rem_in_reg[0]_5\ : in STD_LOGIC;
    \rem_in_reg[0]_6\ : in STD_LOGIC;
    eof_ds_r_reg_1 : in STD_LOGIC;
    eof_ds_r_reg_2 : in STD_LOGIC;
    eof_ds_r_reg_3 : in STD_LOGIC;
    eof_ds_r_reg_4 : in STD_LOGIC;
    eof_ds_r_reg_5 : in STD_LOGIC;
    eof_ds_r_reg_6 : in STD_LOGIC;
    eof_ds_r_reg_7 : in STD_LOGIC;
    rem_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_CRC_TOP : entity is "aurora_8b10b_gtp_CRC_TOP";
end st_lc_fpga_top_0_aurora_8b10b_gtp_CRC_TOP;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_CRC_TOP is
  signal CRC_DATAWIDTH1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \DATA_DS[0]_i_2_n_0\ : STD_LOGIC;
  signal \DATA_DS[10]_i_2_n_0\ : STD_LOGIC;
  signal \DATA_DS[11]_i_2_n_0\ : STD_LOGIC;
  signal \DATA_DS[12]_i_2_n_0\ : STD_LOGIC;
  signal \DATA_DS[13]_i_2_n_0\ : STD_LOGIC;
  signal \DATA_DS[14]_i_2_n_0\ : STD_LOGIC;
  signal \DATA_DS[15]_i_2_n_0\ : STD_LOGIC;
  signal \DATA_DS[1]_i_2_n_0\ : STD_LOGIC;
  signal \DATA_DS[2]_i_2_n_0\ : STD_LOGIC;
  signal \DATA_DS[3]_i_2_n_0\ : STD_LOGIC;
  signal \DATA_DS[4]_i_2_n_0\ : STD_LOGIC;
  signal \DATA_DS[5]_i_2_n_0\ : STD_LOGIC;
  signal \DATA_DS[6]_i_2_n_0\ : STD_LOGIC;
  signal \DATA_DS[7]_i_2_n_0\ : STD_LOGIC;
  signal \DATA_DS[8]_i_2_n_0\ : STD_LOGIC;
  signal \DATA_DS[9]_i_2_n_0\ : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal crc_data_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \crc_data_i[23]_i_1_n_0\ : STD_LOGIC;
  signal \crc_data_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[0]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[0]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[0]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[0]_i_5_n_0\ : STD_LOGIC;
  signal \crcreg[10]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[10]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[10]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[10]_i_5_n_0\ : STD_LOGIC;
  signal \crcreg[10]_i_6_n_0\ : STD_LOGIC;
  signal \crcreg[10]_i_7_n_0\ : STD_LOGIC;
  signal \crcreg[11]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[11]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[11]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[11]_i_5_n_0\ : STD_LOGIC;
  signal \crcreg[12]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[12]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[12]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \crcreg[12]_i_6_n_0\ : STD_LOGIC;
  signal \crcreg[13]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[13]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[13]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[13]_i_5_n_0\ : STD_LOGIC;
  signal \crcreg[14]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[14]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[14]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[14]_i_5_n_0\ : STD_LOGIC;
  signal \crcreg[14]_i_6_n_0\ : STD_LOGIC;
  signal \crcreg[14]_i_7_n_0\ : STD_LOGIC;
  signal \crcreg[14]_i_8_n_0\ : STD_LOGIC;
  signal \crcreg[15]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[15]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[15]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[15]_i_5_n_0\ : STD_LOGIC;
  signal \crcreg[15]_i_6_n_0\ : STD_LOGIC;
  signal \crcreg[15]_i_7_n_0\ : STD_LOGIC;
  signal \crcreg[16]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[16]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[16]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[16]_i_5_n_0\ : STD_LOGIC;
  signal \crcreg[16]_i_6_n_0\ : STD_LOGIC;
  signal \crcreg[16]_i_7__0_n_0\ : STD_LOGIC;
  signal \crcreg[17]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[17]_i_3__0_n_0\ : STD_LOGIC;
  signal \crcreg[17]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[17]_i_5_n_0\ : STD_LOGIC;
  signal \crcreg[18]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[18]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[18]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[18]_i_5_n_0\ : STD_LOGIC;
  signal \crcreg[18]_i_6_n_0\ : STD_LOGIC;
  signal \crcreg[19]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[19]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[19]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[19]_i_5_n_0\ : STD_LOGIC;
  signal \crcreg[19]_i_6_n_0\ : STD_LOGIC;
  signal \crcreg[1]_i_10_n_0\ : STD_LOGIC;
  signal \crcreg[1]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[1]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[1]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[1]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[1]_i_5_n_0\ : STD_LOGIC;
  signal \crcreg[1]_i_6_n_0\ : STD_LOGIC;
  signal \crcreg[1]_i_7_n_0\ : STD_LOGIC;
  signal \crcreg[1]_i_8_n_0\ : STD_LOGIC;
  signal \crcreg[1]_i_9_n_0\ : STD_LOGIC;
  signal \crcreg[20]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[20]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[20]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \crcreg[20]_i_6_n_0\ : STD_LOGIC;
  signal \crcreg[20]_i_7__0_n_0\ : STD_LOGIC;
  signal \crcreg[21]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[21]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[21]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[21]_i_5__0_n_0\ : STD_LOGIC;
  signal \crcreg[21]_i_6_n_0\ : STD_LOGIC;
  signal \crcreg[21]_i_7_n_0\ : STD_LOGIC;
  signal \crcreg[21]_i_8_n_0\ : STD_LOGIC;
  signal \crcreg[22]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[22]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[22]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[22]_i_5_n_0\ : STD_LOGIC;
  signal \crcreg[22]_i_6_n_0\ : STD_LOGIC;
  signal \crcreg[22]_i_7_n_0\ : STD_LOGIC;
  signal \crcreg[23]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[23]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[23]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[23]_i_5_n_0\ : STD_LOGIC;
  signal \crcreg[23]_i_6_n_0\ : STD_LOGIC;
  signal \crcreg[23]_i_7_n_0\ : STD_LOGIC;
  signal \crcreg[24]_i_10_n_0\ : STD_LOGIC;
  signal \crcreg[24]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[24]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[24]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[24]_i_5_n_0\ : STD_LOGIC;
  signal \crcreg[24]_i_6_n_0\ : STD_LOGIC;
  signal \crcreg[24]_i_7_n_0\ : STD_LOGIC;
  signal \crcreg[24]_i_8_n_0\ : STD_LOGIC;
  signal \crcreg[24]_i_9_n_0\ : STD_LOGIC;
  signal \crcreg[25]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[25]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[25]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[25]_i_5_n_0\ : STD_LOGIC;
  signal \crcreg[25]_i_6_n_0\ : STD_LOGIC;
  signal \crcreg[25]_i_7_n_0\ : STD_LOGIC;
  signal \crcreg[25]_i_8_n_0\ : STD_LOGIC;
  signal \crcreg[25]_i_9_n_0\ : STD_LOGIC;
  signal \crcreg[26]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[26]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[26]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[26]_i_5_n_0\ : STD_LOGIC;
  signal \crcreg[26]_i_6_n_0\ : STD_LOGIC;
  signal \crcreg[27]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[27]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[27]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[27]_i_5_n_0\ : STD_LOGIC;
  signal \crcreg[27]_i_6_n_0\ : STD_LOGIC;
  signal \crcreg[27]_i_7_n_0\ : STD_LOGIC;
  signal \crcreg[27]_i_8_n_0\ : STD_LOGIC;
  signal \crcreg[27]_i_9_n_0\ : STD_LOGIC;
  signal \crcreg[28]_i_10__0_n_0\ : STD_LOGIC;
  signal \crcreg[28]_i_11_n_0\ : STD_LOGIC;
  signal \crcreg[28]_i_12_n_0\ : STD_LOGIC;
  signal \crcreg[28]_i_13_n_0\ : STD_LOGIC;
  signal \crcreg[28]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \crcreg[28]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[28]_i_5_n_0\ : STD_LOGIC;
  signal \crcreg[28]_i_6_n_0\ : STD_LOGIC;
  signal \crcreg[28]_i_7__0_n_0\ : STD_LOGIC;
  signal \crcreg[28]_i_8__0_n_0\ : STD_LOGIC;
  signal \crcreg[28]_i_9_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_10_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_11_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_12_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_13__0_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_14_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_15_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_16_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_5_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_6_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_7_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_8_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_9_n_0\ : STD_LOGIC;
  signal \crcreg[2]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[2]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[2]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[30]_i_10_n_0\ : STD_LOGIC;
  signal \crcreg[30]_i_11__0_n_0\ : STD_LOGIC;
  signal \crcreg[30]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[30]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[30]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[30]_i_5_n_0\ : STD_LOGIC;
  signal \crcreg[30]_i_6_n_0\ : STD_LOGIC;
  signal \crcreg[30]_i_7_n_0\ : STD_LOGIC;
  signal \crcreg[30]_i_8_n_0\ : STD_LOGIC;
  signal \crcreg[30]_i_9_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_10_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_11_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_12_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_13_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_14_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_15_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_16_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_17_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_18_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_19_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_20_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_21_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_22_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_23_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_24_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_25_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_26_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_27_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_28_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_5_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_6_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_7_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_8_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_9_n_0\ : STD_LOGIC;
  signal \crcreg[3]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[3]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[3]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[3]_i_5_n_0\ : STD_LOGIC;
  signal \crcreg[3]_i_6_n_0\ : STD_LOGIC;
  signal \crcreg[4]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[4]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[4]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[5]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[5]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[5]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[6]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[6]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[6]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[7]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \crcreg[7]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[8]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[8]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[8]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[9]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[9]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[9]_i_4_n_0\ : STD_LOGIC;
  signal \crcreg[9]_i_5__0_n_0\ : STD_LOGIC;
  signal \crcreg_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg_reg_n_0_[0]\ : STD_LOGIC;
  signal \crcreg_reg_n_0_[24]\ : STD_LOGIC;
  signal data_valid : STD_LOGIC;
  signal data_width : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_0_out0 : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal p_24_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_26_in : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal p_28_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_30_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRC_reg[11]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \CRC_reg[15]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \CRC_reg[16]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \CRC_reg[23]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \CRC_reg[24]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \CRC_reg[25]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \CRC_reg[26]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \CRC_reg[27]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \CRC_reg[28]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \CRC_reg[29]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \CRC_reg[2]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \CRC_reg[30]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \CRC_reg[31]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \CRC_reg[5]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \CRC_reg[6]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \CRC_reg[9]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \DATA_DS[10]_i_2\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \DATA_DS[11]_i_2\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \DATA_DS[12]_i_2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \DATA_DS[13]_i_2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \DATA_DS[14]_i_2\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \DATA_DS[15]_i_2\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \DATA_DS[8]_i_2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \DATA_DS[9]_i_2\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \crcreg[0]_i_2__0\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \crcreg[0]_i_3\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \crcreg[0]_i_4\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \crcreg[0]_i_5\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \crcreg[10]_i_4\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \crcreg[10]_i_5\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \crcreg[10]_i_7\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \crcreg[11]_i_5\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \crcreg[12]_i_4\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \crcreg[12]_i_5__0\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \crcreg[13]_i_4\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \crcreg[14]_i_4\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \crcreg[14]_i_6\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \crcreg[15]_i_4\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \crcreg[16]_i_4\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \crcreg[16]_i_6\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \crcreg[16]_i_7__0\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \crcreg[18]_i_4\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \crcreg[18]_i_6\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \crcreg[19]_i_4\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \crcreg[1]_i_10\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \crcreg[1]_i_5\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \crcreg[20]_i_6\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \crcreg[21]_i_4\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \crcreg[21]_i_6\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \crcreg[21]_i_7\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \crcreg[22]_i_6\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \crcreg[23]_i_4\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \crcreg[23]_i_6\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \crcreg[24]_i_6\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \crcreg[24]_i_7\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \crcreg[26]_i_4\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \crcreg[26]_i_5\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \crcreg[27]_i_4\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \crcreg[27]_i_5\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \crcreg[27]_i_6\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \crcreg[27]_i_9\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \crcreg[28]_i_11\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \crcreg[28]_i_13\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \crcreg[28]_i_5\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \crcreg[28]_i_7__0\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \crcreg[29]_i_13__0\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \crcreg[29]_i_14\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \crcreg[29]_i_15\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \crcreg[29]_i_4\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \crcreg[2]_i_4\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \crcreg[30]_i_10\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \crcreg[30]_i_5\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \crcreg[30]_i_6\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \crcreg[30]_i_7\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \crcreg[30]_i_9\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \crcreg[31]_i_13\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \crcreg[31]_i_16\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \crcreg[31]_i_18\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \crcreg[31]_i_20\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \crcreg[31]_i_23\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \crcreg[31]_i_24\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \crcreg[31]_i_25\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \crcreg[31]_i_26\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \crcreg[31]_i_27\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \crcreg[31]_i_8\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \crcreg[3]_i_2__0\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \crcreg[3]_i_3\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \crcreg[3]_i_4\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \crcreg[3]_i_5\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \crcreg[3]_i_6\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \crcreg[6]_i_4\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \crcreg[7]_i_4\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \crcreg[9]_i_4\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \crcreg[9]_i_5__0\ : label is "soft_lutpair385";
begin
  E(0) <= \^e\(0);
  SS(0) <= \^ss\(0);
\CRC_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in,
      O => D(0)
    );
\CRC_reg[10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_10_in,
      O => D(10)
    );
\CRC_reg[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_11_in,
      O => D(11)
    );
\CRC_reg[12]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_12_in,
      O => D(12)
    );
\CRC_reg[13]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_13_in,
      O => D(13)
    );
\CRC_reg[14]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_14_in,
      O => D(14)
    );
\CRC_reg[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_15_in,
      O => D(15)
    );
\CRC_reg[16]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_16_in,
      O => D(16)
    );
\CRC_reg[17]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_17_in,
      O => D(17)
    );
\CRC_reg[18]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_18_in,
      O => D(18)
    );
\CRC_reg[19]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_19_in,
      O => D(19)
    );
\CRC_reg[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in,
      O => D(1)
    );
\CRC_reg[20]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_20_in,
      O => D(20)
    );
\CRC_reg[21]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_21_in,
      O => D(21)
    );
\CRC_reg[22]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_22_in,
      O => D(22)
    );
\CRC_reg[23]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_23_in,
      O => D(23)
    );
\CRC_reg[24]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_24_in,
      O => D(24)
    );
\CRC_reg[25]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_25_in,
      O => D(25)
    );
\CRC_reg[26]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_26_in,
      O => D(26)
    );
\CRC_reg[27]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_27_in,
      O => D(27)
    );
\CRC_reg[28]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_28_in,
      O => D(28)
    );
\CRC_reg[29]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_29_in,
      O => D(29)
    );
\CRC_reg[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_2_in,
      O => D(2)
    );
\CRC_reg[30]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_30_in,
      O => D(30)
    );
\CRC_reg[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \crcreg_reg_n_0_[24]\,
      O => D(31)
    );
\CRC_reg[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_in,
      O => D(3)
    );
\CRC_reg[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_4_in,
      O => D(4)
    );
\CRC_reg[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in,
      O => D(5)
    );
\CRC_reg[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_6_in,
      O => D(6)
    );
\CRC_reg[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \crcreg_reg_n_0_[0]\,
      O => D(7)
    );
\CRC_reg[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_8_in,
      O => D(8)
    );
\CRC_reg[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_9_in,
      O => D(9)
    );
\DATA_DS[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5457"
    )
        port map (
      I0 => \DATA_DS[0]_i_2_n_0\,
      I1 => sof_sc_r,
      I2 => crc_r,
      I3 => \CRC_reg_reg[0]\,
      O => \DATA_DS_reg[0]\
    );
\DATA_DS[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => Q(0),
      I1 => p_16_in,
      I2 => rem_in(0),
      I3 => p_24_in,
      I4 => rem_in(1),
      I5 => p_8_in,
      O => \DATA_DS[0]_i_2_n_0\
    );
\DATA_DS[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5754545457575757"
    )
        port map (
      I0 => \DATA_DS[10]_i_2_n_0\,
      I1 => sof_sc_r,
      I2 => crc_r,
      I3 => Q(10),
      I4 => eof_ds_r_reg,
      I5 => eof_ds_r_reg_3,
      O => \DATA_DS_reg[10]\
    );
\DATA_DS[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFB8B8"
    )
        port map (
      I0 => p_26_in,
      I1 => rem_in(0),
      I2 => p_18_in,
      I3 => Q(10),
      I4 => rem_in(1),
      O => \DATA_DS[10]_i_2_n_0\
    );
\DATA_DS[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5754545457575757"
    )
        port map (
      I0 => \DATA_DS[11]_i_2_n_0\,
      I1 => sof_sc_r,
      I2 => crc_r,
      I3 => Q(11),
      I4 => eof_ds_r_reg,
      I5 => eof_ds_r_reg_4,
      O => \DATA_DS_reg[11]\
    );
\DATA_DS[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFB8B8"
    )
        port map (
      I0 => p_27_in,
      I1 => rem_in(0),
      I2 => p_19_in,
      I3 => Q(11),
      I4 => rem_in(1),
      O => \DATA_DS[11]_i_2_n_0\
    );
\DATA_DS[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5754545457575757"
    )
        port map (
      I0 => \DATA_DS[12]_i_2_n_0\,
      I1 => sof_sc_r,
      I2 => crc_r,
      I3 => Q(12),
      I4 => eof_ds_r_reg,
      I5 => eof_ds_r_reg_5,
      O => \DATA_DS_reg[12]\
    );
\DATA_DS[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFB8B8"
    )
        port map (
      I0 => p_28_in,
      I1 => rem_in(0),
      I2 => p_20_in,
      I3 => Q(12),
      I4 => rem_in(1),
      O => \DATA_DS[12]_i_2_n_0\
    );
\DATA_DS[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5754545457575757"
    )
        port map (
      I0 => \DATA_DS[13]_i_2_n_0\,
      I1 => sof_sc_r,
      I2 => crc_r,
      I3 => Q(13),
      I4 => eof_ds_r_reg,
      I5 => eof_ds_r_reg_6,
      O => \DATA_DS_reg[13]\
    );
\DATA_DS[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFB8B8"
    )
        port map (
      I0 => p_29_in,
      I1 => rem_in(0),
      I2 => p_21_in,
      I3 => Q(13),
      I4 => rem_in(1),
      O => \DATA_DS[13]_i_2_n_0\
    );
\DATA_DS[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5754545457575757"
    )
        port map (
      I0 => \DATA_DS[14]_i_2_n_0\,
      I1 => sof_sc_r,
      I2 => crc_r,
      I3 => Q(14),
      I4 => eof_ds_r_reg,
      I5 => eof_ds_r_reg_7,
      O => \DATA_DS_reg[14]\
    );
\DATA_DS[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFB8B8"
    )
        port map (
      I0 => p_30_in,
      I1 => rem_in(0),
      I2 => p_22_in,
      I3 => Q(14),
      I4 => rem_in(1),
      O => \DATA_DS[14]_i_2_n_0\
    );
\DATA_DS[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5754545457575757"
    )
        port map (
      I0 => \DATA_DS[15]_i_2_n_0\,
      I1 => sof_sc_r,
      I2 => crc_r,
      I3 => Q(15),
      I4 => eof_ds_r_reg,
      I5 => eof_ds_r_reg_0,
      O => \DATA_DS_reg[15]\
    );
\DATA_DS[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFB8B8"
    )
        port map (
      I0 => \crcreg_reg_n_0_[24]\,
      I1 => rem_in(0),
      I2 => p_23_in,
      I3 => Q(15),
      I4 => rem_in(1),
      O => \DATA_DS[15]_i_2_n_0\
    );
\DATA_DS[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2EFF2EAA2E002E"
    )
        port map (
      I0 => Q(16),
      I1 => \rem_in_reg[0]\,
      I2 => p_24_in,
      I3 => crc_r_reg,
      I4 => eof_ds_r_reg,
      I5 => \CRC_reg_reg[16]\,
      O => \DATA_DS_reg[16]\
    );
\DATA_DS[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2EFF2EAA2E002E"
    )
        port map (
      I0 => Q(17),
      I1 => \rem_in_reg[0]\,
      I2 => p_25_in,
      I3 => crc_r_reg,
      I4 => eof_ds_r_reg,
      I5 => \CRC_reg_reg[17]\,
      O => \DATA_DS_reg[17]\
    );
\DATA_DS[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2EFF2EAA2E002E"
    )
        port map (
      I0 => Q(18),
      I1 => \rem_in_reg[0]\,
      I2 => p_26_in,
      I3 => crc_r_reg,
      I4 => eof_ds_r_reg,
      I5 => \CRC_reg_reg[18]\,
      O => \DATA_DS_reg[18]\
    );
\DATA_DS[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2EFF2EAA2E002E"
    )
        port map (
      I0 => Q(19),
      I1 => \rem_in_reg[0]\,
      I2 => p_27_in,
      I3 => crc_r_reg,
      I4 => eof_ds_r_reg,
      I5 => \CRC_reg_reg[19]\,
      O => \DATA_DS_reg[19]\
    );
\DATA_DS[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5457"
    )
        port map (
      I0 => \DATA_DS[1]_i_2_n_0\,
      I1 => sof_sc_r,
      I2 => crc_r,
      I3 => \rem_in_reg[0]_0\,
      O => \DATA_DS_reg[1]\
    );
\DATA_DS[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => Q(1),
      I1 => p_17_in,
      I2 => rem_in(0),
      I3 => p_25_in,
      I4 => rem_in(1),
      I5 => p_9_in,
      O => \DATA_DS[1]_i_2_n_0\
    );
\DATA_DS[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2EFF2EAA2E002E"
    )
        port map (
      I0 => Q(20),
      I1 => \rem_in_reg[0]\,
      I2 => p_28_in,
      I3 => crc_r_reg,
      I4 => eof_ds_r_reg,
      I5 => \CRC_reg_reg[20]\,
      O => \DATA_DS_reg[20]\
    );
\DATA_DS[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2EFF2EAA2E002E"
    )
        port map (
      I0 => Q(21),
      I1 => \rem_in_reg[0]\,
      I2 => p_29_in,
      I3 => crc_r_reg,
      I4 => eof_ds_r_reg,
      I5 => \CRC_reg_reg[21]\,
      O => \DATA_DS_reg[21]\
    );
\DATA_DS[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2EFF2EAA2E002E"
    )
        port map (
      I0 => Q(22),
      I1 => \rem_in_reg[0]\,
      I2 => p_30_in,
      I3 => crc_r_reg,
      I4 => eof_ds_r_reg,
      I5 => \CRC_reg_reg[22]\,
      O => \DATA_DS_reg[22]\
    );
\DATA_DS[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2EFF2EAA2E002E"
    )
        port map (
      I0 => Q(23),
      I1 => \rem_in_reg[0]\,
      I2 => \crcreg_reg_n_0_[24]\,
      I3 => crc_r_reg,
      I4 => eof_ds_r_reg,
      I5 => \CRC_reg_reg[23]\,
      O => \DATA_DS_reg[23]\
    );
\DATA_DS[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5457"
    )
        port map (
      I0 => \DATA_DS[2]_i_2_n_0\,
      I1 => sof_sc_r,
      I2 => crc_r,
      I3 => \rem_in_reg[0]_1\,
      O => \DATA_DS_reg[2]\
    );
\DATA_DS[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => Q(2),
      I1 => p_18_in,
      I2 => rem_in(0),
      I3 => p_26_in,
      I4 => rem_in(1),
      I5 => p_10_in,
      O => \DATA_DS[2]_i_2_n_0\
    );
\DATA_DS[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5457"
    )
        port map (
      I0 => \DATA_DS[3]_i_2_n_0\,
      I1 => sof_sc_r,
      I2 => crc_r,
      I3 => \rem_in_reg[0]_2\,
      O => \DATA_DS_reg[3]\
    );
\DATA_DS[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => p_19_in,
      I2 => rem_in(0),
      I3 => p_27_in,
      I4 => rem_in(1),
      I5 => p_11_in,
      O => \DATA_DS[3]_i_2_n_0\
    );
\DATA_DS[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5457"
    )
        port map (
      I0 => \DATA_DS[4]_i_2_n_0\,
      I1 => sof_sc_r,
      I2 => crc_r,
      I3 => \rem_in_reg[0]_3\,
      O => \DATA_DS_reg[4]\
    );
\DATA_DS[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => Q(4),
      I1 => p_20_in,
      I2 => rem_in(0),
      I3 => p_28_in,
      I4 => rem_in(1),
      I5 => p_12_in,
      O => \DATA_DS[4]_i_2_n_0\
    );
\DATA_DS[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5457"
    )
        port map (
      I0 => \DATA_DS[5]_i_2_n_0\,
      I1 => sof_sc_r,
      I2 => crc_r,
      I3 => \rem_in_reg[0]_4\,
      O => \DATA_DS_reg[5]\
    );
\DATA_DS[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => Q(5),
      I1 => p_21_in,
      I2 => rem_in(0),
      I3 => p_29_in,
      I4 => rem_in(1),
      I5 => p_13_in,
      O => \DATA_DS[5]_i_2_n_0\
    );
\DATA_DS[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5457"
    )
        port map (
      I0 => \DATA_DS[6]_i_2_n_0\,
      I1 => sof_sc_r,
      I2 => crc_r,
      I3 => \rem_in_reg[0]_5\,
      O => \DATA_DS_reg[6]\
    );
\DATA_DS[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => Q(6),
      I1 => p_22_in,
      I2 => rem_in(0),
      I3 => p_30_in,
      I4 => rem_in(1),
      I5 => p_14_in,
      O => \DATA_DS[6]_i_2_n_0\
    );
\DATA_DS[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5457"
    )
        port map (
      I0 => \DATA_DS[7]_i_2_n_0\,
      I1 => sof_sc_r,
      I2 => crc_r,
      I3 => \rem_in_reg[0]_6\,
      O => \DATA_DS_reg[7]\
    );
\DATA_DS[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => p_23_in,
      I2 => rem_in(0),
      I3 => \crcreg_reg_n_0_[24]\,
      I4 => rem_in(1),
      I5 => p_15_in,
      O => \DATA_DS[7]_i_2_n_0\
    );
\DATA_DS[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5754545457575757"
    )
        port map (
      I0 => \DATA_DS[8]_i_2_n_0\,
      I1 => sof_sc_r,
      I2 => crc_r,
      I3 => Q(8),
      I4 => eof_ds_r_reg,
      I5 => eof_ds_r_reg_1,
      O => \DATA_DS_reg[8]\
    );
\DATA_DS[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFB8B8"
    )
        port map (
      I0 => p_24_in,
      I1 => rem_in(0),
      I2 => p_16_in,
      I3 => Q(8),
      I4 => rem_in(1),
      O => \DATA_DS[8]_i_2_n_0\
    );
\DATA_DS[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5754545457575757"
    )
        port map (
      I0 => \DATA_DS[9]_i_2_n_0\,
      I1 => sof_sc_r,
      I2 => crc_r,
      I3 => Q(9),
      I4 => eof_ds_r_reg,
      I5 => eof_ds_r_reg_2,
      O => \DATA_DS_reg[9]\
    );
\DATA_DS[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFB8B8"
    )
        port map (
      I0 => p_25_in,
      I1 => rem_in(0),
      I2 => p_17_in,
      I3 => Q(9),
      I4 => rem_in(1),
      O => \DATA_DS[9]_i_2_n_0\
    );
\crc_data_i[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008088808888880"
    )
        port map (
      I0 => s_axi_tx_tlast,
      I1 => \^e\(0),
      I2 => s_axi_tx_tkeep(1),
      I3 => s_axi_tx_tkeep(2),
      I4 => s_axi_tx_tkeep(0),
      I5 => s_axi_tx_tkeep(3),
      O => p_0_out0
    );
\crc_data_i[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800080880"
    )
        port map (
      I0 => \^e\(0),
      I1 => s_axi_tx_tlast,
      I2 => s_axi_tx_tkeep(0),
      I3 => s_axi_tx_tkeep(3),
      I4 => s_axi_tx_tkeep(2),
      I5 => s_axi_tx_tkeep(1),
      O => \crc_data_i[23]_i_1_n_0\
    );
\crc_data_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFE000000000000"
    )
        port map (
      I0 => s_axi_tx_tkeep(1),
      I1 => s_axi_tx_tkeep(2),
      I2 => s_axi_tx_tkeep(3),
      I3 => s_axi_tx_tkeep(0),
      I4 => \^e\(0),
      I5 => s_axi_tx_tlast,
      O => \crc_data_i[7]_i_1_n_0\
    );
\crc_data_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(31),
      Q => crc_data_i(0),
      R => \crc_data_i[7]_i_1_n_0\
    );
\crc_data_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(21),
      Q => crc_data_i(10),
      R => p_0_out0
    );
\crc_data_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(20),
      Q => crc_data_i(11),
      R => p_0_out0
    );
\crc_data_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(19),
      Q => crc_data_i(12),
      R => p_0_out0
    );
\crc_data_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(18),
      Q => crc_data_i(13),
      R => p_0_out0
    );
\crc_data_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(17),
      Q => crc_data_i(14),
      R => p_0_out0
    );
\crc_data_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(16),
      Q => crc_data_i(15),
      R => p_0_out0
    );
\crc_data_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(15),
      Q => crc_data_i(16),
      R => \crc_data_i[23]_i_1_n_0\
    );
\crc_data_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(14),
      Q => crc_data_i(17),
      R => \crc_data_i[23]_i_1_n_0\
    );
\crc_data_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(13),
      Q => crc_data_i(18),
      R => \crc_data_i[23]_i_1_n_0\
    );
\crc_data_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(12),
      Q => crc_data_i(19),
      R => \crc_data_i[23]_i_1_n_0\
    );
\crc_data_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(30),
      Q => crc_data_i(1),
      R => \crc_data_i[7]_i_1_n_0\
    );
\crc_data_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(11),
      Q => crc_data_i(20),
      R => \crc_data_i[23]_i_1_n_0\
    );
\crc_data_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(10),
      Q => crc_data_i(21),
      R => \crc_data_i[23]_i_1_n_0\
    );
\crc_data_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(9),
      Q => crc_data_i(22),
      R => \crc_data_i[23]_i_1_n_0\
    );
\crc_data_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(8),
      Q => crc_data_i(23),
      R => \crc_data_i[23]_i_1_n_0\
    );
\crc_data_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(7),
      Q => crc_data_i(24),
      R => '0'
    );
\crc_data_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(6),
      Q => crc_data_i(25),
      R => '0'
    );
\crc_data_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(5),
      Q => crc_data_i(26),
      R => '0'
    );
\crc_data_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(4),
      Q => crc_data_i(27),
      R => '0'
    );
\crc_data_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(3),
      Q => crc_data_i(28),
      R => '0'
    );
\crc_data_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(2),
      Q => crc_data_i(29),
      R => '0'
    );
\crc_data_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(29),
      Q => crc_data_i(2),
      R => \crc_data_i[7]_i_1_n_0\
    );
\crc_data_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(1),
      Q => crc_data_i(30),
      R => '0'
    );
\crc_data_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(0),
      Q => crc_data_i(31),
      R => '0'
    );
\crc_data_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(28),
      Q => crc_data_i(3),
      R => \crc_data_i[7]_i_1_n_0\
    );
\crc_data_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(27),
      Q => crc_data_i(4),
      R => \crc_data_i[7]_i_1_n_0\
    );
\crc_data_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(26),
      Q => crc_data_i(5),
      R => \crc_data_i[7]_i_1_n_0\
    );
\crc_data_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(25),
      Q => crc_data_i(6),
      R => \crc_data_i[7]_i_1_n_0\
    );
\crc_data_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(24),
      Q => crc_data_i(7),
      R => \crc_data_i[7]_i_1_n_0\
    );
\crc_data_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(23),
      Q => crc_data_i(8),
      R => p_0_out0
    );
\crc_data_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(22),
      Q => crc_data_i(9),
      R => p_0_out0
    );
\crcreg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFCFCFA0AFC0C0"
    )
        port map (
      I0 => \crcreg[0]_i_2__0_n_0\,
      I1 => \crcreg[0]_i_3_n_0\,
      I2 => data_width(0),
      I3 => \crcreg[0]_i_4_n_0\,
      I4 => data_width(1),
      I5 => \crcreg[0]_i_5_n_0\,
      O => \crcreg[0]_i_1_n_0\
    );
\crcreg[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \crcreg[30]_i_4_n_0\,
      I1 => \crcreg[24]_i_5_n_0\,
      I2 => \crcreg[30]_i_8_n_0\,
      I3 => \crcreg[24]_i_4_n_0\,
      O => \crcreg[0]_i_2__0_n_0\
    );
\crcreg[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crcreg[1]_i_8_n_0\,
      I1 => crc_data_i(16),
      I2 => p_23_in,
      I3 => \crcreg[1]_i_7_n_0\,
      O => \crcreg[0]_i_3_n_0\
    );
\crcreg[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crcreg[31]_i_14_n_0\,
      I1 => \crcreg[24]_i_8_n_0\,
      I2 => \crcreg[24]_i_7_n_0\,
      O => \crcreg[0]_i_4_n_0\
    );
\crcreg[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_25_in,
      I1 => crc_data_i(30),
      I2 => \crcreg_reg_n_0_[24]\,
      I3 => crc_data_i(24),
      O => \crcreg[0]_i_5_n_0\
    );
\crcreg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DD1D11DD11D1DD1"
    )
        port map (
      I0 => \crcreg[10]_i_4_n_0\,
      I1 => data_width(1),
      I2 => \crcreg[25]_i_6_n_0\,
      I3 => \crcreg[10]_i_5_n_0\,
      I4 => \crcreg[10]_i_6_n_0\,
      I5 => \crcreg[0]_i_4_n_0\,
      O => \crcreg[10]_i_2_n_0\
    );
\crcreg[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF6900"
    )
        port map (
      I0 => \crcreg[0]_i_2__0_n_0\,
      I1 => \crcreg[10]_i_7_n_0\,
      I2 => \crcreg[3]_i_3_n_0\,
      I3 => data_width(1),
      I4 => \crcreg[26]_i_6_n_0\,
      O => \crcreg[10]_i_3_n_0\
    );
\crcreg[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => crc_data_i(2),
      I1 => p_5_in,
      I2 => \crcreg[31]_i_21_n_0\,
      I3 => \crcreg[0]_i_5_n_0\,
      I4 => \crcreg[25]_i_4_n_0\,
      O => \crcreg[10]_i_4_n_0\
    );
\crcreg[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crcreg[29]_i_8_n_0\,
      I1 => \crcreg[31]_i_14_n_0\,
      O => \crcreg[10]_i_5_n_0\
    );
\crcreg[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crcreg[0]_i_3_n_0\,
      I1 => \crcreg[24]_i_8_n_0\,
      O => \crcreg[10]_i_6_n_0\
    );
\crcreg[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crcreg[30]_i_4_n_0\,
      I1 => \crcreg[31]_i_4_n_0\,
      I2 => \crcreg[1]_i_4_n_0\,
      I3 => \crcreg[30]_i_8_n_0\,
      O => \crcreg[10]_i_7_n_0\
    );
\crcreg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DD1D11DD11D1DD1"
    )
        port map (
      I0 => \crcreg[11]_i_4_n_0\,
      I1 => data_width(1),
      I2 => \crcreg[1]_i_4_n_0\,
      I3 => \crcreg[26]_i_5_n_0\,
      I4 => \crcreg[15]_i_6_n_0\,
      I5 => \crcreg[3]_i_4_n_0\,
      O => \crcreg[11]_i_2_n_0\
    );
\crcreg[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996FFFF69960000"
    )
        port map (
      I0 => \crcreg[1]_i_2_n_0\,
      I1 => \crcreg[29]_i_6_n_0\,
      I2 => \crcreg[21]_i_6_n_0\,
      I3 => \crcreg[14]_i_7_n_0\,
      I4 => data_width(1),
      I5 => \crcreg[27]_i_6_n_0\,
      O => \crcreg[11]_i_3_n_0\
    );
\crcreg[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc_data_i(3),
      I1 => p_4_in,
      I2 => \crcreg[31]_i_17_n_0\,
      I3 => \crcreg[11]_i_5_n_0\,
      I4 => \crcreg[0]_i_5_n_0\,
      I5 => \crcreg[29]_i_10_n_0\,
      O => \crcreg[11]_i_4_n_0\
    );
\crcreg[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => crc_data_i(31),
      I1 => p_24_in,
      I2 => p_30_in,
      I3 => crc_data_i(25),
      O => \crcreg[11]_i_5_n_0\
    );
\crcreg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DD1D11DD11D1DD1"
    )
        port map (
      I0 => \crcreg[20]_i_6_n_0\,
      I1 => data_width(1),
      I2 => \crcreg[12]_i_4_n_0\,
      I3 => \crcreg[12]_i_5__0_n_0\,
      I4 => \crcreg[1]_i_4_n_0\,
      I5 => \crcreg[30]_i_8_n_0\,
      O => \crcreg[12]_i_2_n_0\
    );
\crcreg[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7DD7D77D28828228"
    )
        port map (
      I0 => data_width(1),
      I1 => \crcreg[28]_i_7__0_n_0\,
      I2 => \crcreg[3]_i_2__0_n_0\,
      I3 => \crcreg[0]_i_2__0_n_0\,
      I4 => \crcreg[12]_i_6_n_0\,
      I5 => \crcreg[28]_i_6_n_0\,
      O => \crcreg[12]_i_3_n_0\
    );
\crcreg[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \crcreg[31]_i_5_n_0\,
      I1 => \crcreg[28]_i_8__0_n_0\,
      I2 => \crcreg[29]_i_8_n_0\,
      O => \crcreg[12]_i_4_n_0\
    );
\crcreg[12]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \crcreg[0]_i_3_n_0\,
      I1 => \crcreg[30]_i_11__0_n_0\,
      I2 => \crcreg[31]_i_9_n_0\,
      O => \crcreg[12]_i_5__0_n_0\
    );
\crcreg[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \crcreg[30]_i_7_n_0\,
      I1 => \crcreg[31]_i_4_n_0\,
      I2 => \crcreg[0]_i_4_n_0\,
      I3 => \crcreg[15]_i_6_n_0\,
      I4 => \crcreg[31]_i_19_n_0\,
      O => \crcreg[12]_i_6_n_0\
    );
\crcreg[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF9600"
    )
        port map (
      I0 => \crcreg[21]_i_8_n_0\,
      I1 => \crcreg[21]_i_7_n_0\,
      I2 => \crcreg[21]_i_6_n_0\,
      I3 => data_width(1),
      I4 => \crcreg[13]_i_4_n_0\,
      O => \crcreg[13]_i_2_n_0\
    );
\crcreg[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF6900"
    )
        port map (
      I0 => \crcreg[3]_i_2__0_n_0\,
      I1 => \crcreg[13]_i_5_n_0\,
      I2 => \crcreg[28]_i_7__0_n_0\,
      I3 => data_width(1),
      I4 => \crcreg[29]_i_7_n_0\,
      O => \crcreg[13]_i_3_n_0\
    );
\crcreg[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => crc_data_i(5),
      I1 => p_2_in,
      I2 => \crcreg[31]_i_21_n_0\,
      I3 => \crcreg[25]_i_4_n_0\,
      I4 => \crcreg[31]_i_23_n_0\,
      O => \crcreg[13]_i_4_n_0\
    );
\crcreg[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[29]_i_5_n_0\,
      I1 => \crcreg[15]_i_6_n_0\,
      I2 => \crcreg[29]_i_8_n_0\,
      I3 => \crcreg[1]_i_4_n_0\,
      I4 => \crcreg[31]_i_4_n_0\,
      I5 => \crcreg[30]_i_4_n_0\,
      O => \crcreg[13]_i_5_n_0\
    );
\crcreg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996FFFF69960000"
    )
        port map (
      I0 => \crcreg[14]_i_4_n_0\,
      I1 => \crcreg[30]_i_8_n_0\,
      I2 => \crcreg[15]_i_6_n_0\,
      I3 => \crcreg[26]_i_5_n_0\,
      I4 => data_width(1),
      I5 => \crcreg[14]_i_5_n_0\,
      O => \crcreg[14]_i_2_n_0\
    );
\crcreg[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996FFFF69960000"
    )
        port map (
      I0 => \crcreg[28]_i_7__0_n_0\,
      I1 => \crcreg[29]_i_6_n_0\,
      I2 => \crcreg[14]_i_6_n_0\,
      I3 => \crcreg[14]_i_7_n_0\,
      I4 => data_width(1),
      I5 => \crcreg[14]_i_8_n_0\,
      O => \crcreg[14]_i_3_n_0\
    );
\crcreg[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crcreg[24]_i_8_n_0\,
      I1 => \crcreg[28]_i_5_n_0\,
      I2 => \crcreg[29]_i_4_n_0\,
      I3 => \crcreg[29]_i_16_n_0\,
      O => \crcreg[14]_i_4_n_0\
    );
\crcreg[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc_data_i(6),
      I1 => p_1_in,
      I2 => \crcreg[31]_i_17_n_0\,
      I3 => \crcreg[25]_i_4_n_0\,
      I4 => crc_data_i(28),
      I5 => p_27_in,
      O => \crcreg[14]_i_5_n_0\
    );
\crcreg[14]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crcreg[30]_i_8_n_0\,
      I1 => \crcreg[24]_i_5_n_0\,
      I2 => \crcreg[16]_i_4_n_0\,
      O => \crcreg[14]_i_6_n_0\
    );
\crcreg[14]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crcreg[28]_i_4_n_0\,
      I1 => \crcreg[25]_i_8_n_0\,
      O => \crcreg[14]_i_7_n_0\
    );
\crcreg[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[6]_i_4_n_0\,
      I1 => \crcreg[29]_i_16_n_0\,
      I2 => \crcreg[1]_i_10_n_0\,
      I3 => \crcreg[31]_i_9_n_0\,
      I4 => \crcreg[30]_i_11__0_n_0\,
      O => \crcreg[14]_i_8_n_0\
    );
\crcreg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D11D1DD11DD1D11D"
    )
        port map (
      I0 => \crcreg[15]_i_4_n_0\,
      I1 => data_width(1),
      I2 => \crcreg[15]_i_5_n_0\,
      I3 => \crcreg[31]_i_5_n_0\,
      I4 => \crcreg[15]_i_6_n_0\,
      I5 => \crcreg[29]_i_8_n_0\,
      O => \crcreg[15]_i_2_n_0\
    );
\crcreg[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669FFFF96690000"
    )
        port map (
      I0 => \crcreg[15]_i_7_n_0\,
      I1 => \crcreg[31]_i_19_n_0\,
      I2 => \crcreg[26]_i_4_n_0\,
      I3 => \crcreg[31]_i_4_n_0\,
      I4 => data_width(1),
      I5 => \crcreg[31]_i_7_n_0\,
      O => \crcreg[15]_i_3_n_0\
    );
\crcreg[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in,
      I1 => p_28_in,
      I2 => crc_data_i(27),
      I3 => crc_data_i(7),
      I4 => \crcreg[23]_i_7_n_0\,
      O => \crcreg[15]_i_4_n_0\
    );
\crcreg[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[29]_i_16_n_0\,
      I1 => \crcreg[29]_i_4_n_0\,
      I2 => \crcreg[0]_i_3_n_0\,
      I3 => \crcreg[31]_i_10_n_0\,
      I4 => \crcreg[31]_i_9_n_0\,
      I5 => \crcreg[1]_i_10_n_0\,
      O => \crcreg[15]_i_5_n_0\
    );
\crcreg[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \crcreg[29]_i_4_n_0\,
      I1 => \crcreg[28]_i_5_n_0\,
      I2 => \crcreg[31]_i_12_n_0\,
      I3 => \crcreg[1]_i_10_n_0\,
      I4 => \crcreg[1]_i_9_n_0\,
      I5 => \crcreg[28]_i_8__0_n_0\,
      O => \crcreg[15]_i_6_n_0\
    );
\crcreg[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crcreg[25]_i_6_n_0\,
      I1 => \crcreg[29]_i_8_n_0\,
      I2 => \crcreg[26]_i_5_n_0\,
      I3 => \crcreg[0]_i_4_n_0\,
      O => \crcreg[15]_i_7_n_0\
    );
\crcreg[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"696900FF"
    )
        port map (
      I0 => \crcreg[16]_i_4_n_0\,
      I1 => \crcreg[16]_i_5_n_0\,
      I2 => \crcreg[0]_i_4_n_0\,
      I3 => \crcreg[24]_i_7_n_0\,
      I4 => data_width(1),
      O => \crcreg[16]_i_2_n_0\
    );
\crcreg[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B11B1BB1"
    )
        port map (
      I0 => data_width(1),
      I1 => \crcreg[24]_i_4_n_0\,
      I2 => \crcreg[16]_i_6_n_0\,
      I3 => \crcreg[16]_i_7__0_n_0\,
      I4 => \crcreg[0]_i_2__0_n_0\,
      O => \crcreg[16]_i_3_n_0\
    );
\crcreg[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crcreg[28]_i_8__0_n_0\,
      I1 => \crcreg[31]_i_14_n_0\,
      I2 => \crcreg[31]_i_10_n_0\,
      I3 => \crcreg[30]_i_10_n_0\,
      O => \crcreg[16]_i_4_n_0\
    );
\crcreg[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[1]_i_3_n_0\,
      I1 => \crcreg[31]_i_20_n_0\,
      I2 => \crcreg[29]_i_16_n_0\,
      I3 => \crcreg[30]_i_11__0_n_0\,
      I4 => \crcreg[31]_i_22_n_0\,
      O => \crcreg[16]_i_5_n_0\
    );
\crcreg[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crcreg[0]_i_3_n_0\,
      I1 => \crcreg[1]_i_4_n_0\,
      I2 => \crcreg[26]_i_5_n_0\,
      I3 => \crcreg[15]_i_6_n_0\,
      O => \crcreg[16]_i_6_n_0\
    );
\crcreg[16]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \crcreg[28]_i_4_n_0\,
      I1 => \crcreg[30]_i_4_n_0\,
      I2 => \crcreg[31]_i_4_n_0\,
      O => \crcreg[16]_i_7__0_n_0\
    );
\crcreg[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996FFFF69960000"
    )
        port map (
      I0 => \crcreg[24]_i_5_n_0\,
      I1 => \crcreg[29]_i_8_n_0\,
      I2 => \crcreg[26]_i_5_n_0\,
      I3 => \crcreg[17]_i_4_n_0\,
      I4 => data_width(1),
      I5 => \crcreg[31]_i_8_n_0\,
      O => \crcreg[17]_i_2_n_0\
    );
\crcreg[17]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669FFFF96690000"
    )
        port map (
      I0 => \crcreg[31]_i_4_n_0\,
      I1 => \crcreg[29]_i_6_n_0\,
      I2 => \crcreg[3]_i_2__0_n_0\,
      I3 => \crcreg[17]_i_5_n_0\,
      I4 => data_width(1),
      I5 => \crcreg[25]_i_5_n_0\,
      O => \crcreg[17]_i_3__0_n_0\
    );
\crcreg[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \crcreg[28]_i_5_n_0\,
      I1 => \crcreg[29]_i_4_n_0\,
      I2 => \crcreg[1]_i_10_n_0\,
      I3 => \crcreg[1]_i_5_n_0\,
      I4 => \crcreg[24]_i_8_n_0\,
      O => \crcreg[17]_i_4_n_0\
    );
\crcreg[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[30]_i_8_n_0\,
      I1 => \crcreg[24]_i_5_n_0\,
      I2 => \crcreg[31]_i_5_n_0\,
      I3 => \crcreg[20]_i_7__0_n_0\,
      I4 => \crcreg[29]_i_8_n_0\,
      I5 => \crcreg[1]_i_3_n_0\,
      O => \crcreg[17]_i_5_n_0\
    );
\crcreg[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"696900FF"
    )
        port map (
      I0 => \crcreg[26]_i_6_n_0\,
      I1 => \crcreg[30]_i_8_n_0\,
      I2 => \crcreg[26]_i_5_n_0\,
      I3 => \crcreg[18]_i_4_n_0\,
      I4 => data_width(1),
      O => \crcreg[18]_i_2_n_0\
    );
\crcreg[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1DD1D11D"
    )
        port map (
      I0 => \crcreg[18]_i_5_n_0\,
      I1 => data_width(1),
      I2 => \crcreg[18]_i_6_n_0\,
      I3 => \crcreg[28]_i_7__0_n_0\,
      I4 => \crcreg[29]_i_6_n_0\,
      O => \crcreg[18]_i_3_n_0\
    );
\crcreg[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \crcreg[31]_i_17_n_0\,
      I1 => crc_data_i(10),
      I2 => p_13_in,
      I3 => crc_data_i(26),
      I4 => p_29_in,
      O => \crcreg[18]_i_4_n_0\
    );
\crcreg[18]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crcreg[31]_i_9_n_0\,
      I1 => \crcreg[1]_i_10_n_0\,
      I2 => \crcreg[29]_i_16_n_0\,
      I3 => \crcreg[10]_i_4_n_0\,
      O => \crcreg[18]_i_5_n_0\
    );
\crcreg[18]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[25]_i_6_n_0\,
      I1 => \crcreg[31]_i_14_n_0\,
      I2 => \crcreg[29]_i_8_n_0\,
      I3 => \crcreg[10]_i_6_n_0\,
      I4 => \crcreg[0]_i_4_n_0\,
      O => \crcreg[18]_i_6_n_0\
    );
\crcreg[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"969600FF"
    )
        port map (
      I0 => \crcreg[27]_i_7_n_0\,
      I1 => \crcreg[27]_i_6_n_0\,
      I2 => \crcreg[31]_i_5_n_0\,
      I3 => \crcreg[31]_i_12_n_0\,
      I4 => data_width(1),
      O => \crcreg[19]_i_2_n_0\
    );
\crcreg[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF9600"
    )
        port map (
      I0 => \crcreg[25]_i_8_n_0\,
      I1 => \crcreg[19]_i_4_n_0\,
      I2 => \crcreg[31]_i_19_n_0\,
      I3 => data_width(1),
      I4 => \crcreg[19]_i_5_n_0\,
      O => \crcreg[19]_i_3_n_0\
    );
\crcreg[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crcreg[1]_i_4_n_0\,
      I1 => \crcreg[26]_i_5_n_0\,
      I2 => \crcreg[15]_i_6_n_0\,
      I3 => \crcreg[3]_i_4_n_0\,
      O => \crcreg[19]_i_4_n_0\
    );
\crcreg[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[29]_i_10_n_0\,
      I1 => \crcreg[0]_i_5_n_0\,
      I2 => \crcreg[19]_i_6_n_0\,
      I3 => \crcreg[29]_i_12_n_0\,
      I4 => \crcreg[31]_i_20_n_0\,
      O => \crcreg[19]_i_5_n_0\
    );
\crcreg[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc_data_i(30),
      I1 => p_25_in,
      I2 => crc_data_i(31),
      I3 => p_24_in,
      I4 => p_4_in,
      I5 => crc_data_i(3),
      O => \crcreg[19]_i_6_n_0\
    );
\crcreg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0C0C0AFA0CFCF"
    )
        port map (
      I0 => \crcreg[1]_i_2_n_0\,
      I1 => \crcreg[1]_i_3_n_0\,
      I2 => data_width(0),
      I3 => \crcreg[1]_i_4_n_0\,
      I4 => data_width(1),
      I5 => \crcreg[1]_i_5_n_0\,
      O => \crcreg[1]_i_1_n_0\
    );
\crcreg[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_26_in,
      I1 => crc_data_i(29),
      I2 => p_16_in,
      I3 => crc_data_i(23),
      O => \crcreg[1]_i_10_n_0\
    );
\crcreg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \crcreg[31]_i_19_n_0\,
      I1 => \crcreg[25]_i_6_n_0\,
      I2 => \crcreg[25]_i_5_n_0\,
      I3 => \crcreg[24]_i_4_n_0\,
      I4 => \crcreg[1]_i_6_n_0\,
      I5 => \crcreg[30]_i_4_n_0\,
      O => \crcreg[1]_i_2_n_0\
    );
\crcreg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[1]_i_7_n_0\,
      I1 => p_23_in,
      I2 => crc_data_i(16),
      I3 => \crcreg[1]_i_8_n_0\,
      I4 => \crcreg[1]_i_9_n_0\,
      I5 => \crcreg[1]_i_10_n_0\,
      O => \crcreg[1]_i_3_n_0\
    );
\crcreg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \crcreg[24]_i_7_n_0\,
      I1 => \crcreg[24]_i_8_n_0\,
      I2 => \crcreg[31]_i_14_n_0\,
      I3 => \crcreg[25]_i_9_n_0\,
      I4 => \crcreg[31]_i_8_n_0\,
      I5 => \crcreg[31]_i_5_n_0\,
      O => \crcreg[1]_i_4_n_0\
    );
\crcreg[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => crc_data_i(25),
      I1 => p_30_in,
      I2 => p_24_in,
      I3 => crc_data_i(31),
      I4 => \crcreg[0]_i_5_n_0\,
      O => \crcreg[1]_i_5_n_0\
    );
\crcreg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[31]_i_5_n_0\,
      I1 => \crcreg[31]_i_8_n_0\,
      I2 => \crcreg[25]_i_9_n_0\,
      I3 => \crcreg[18]_i_4_n_0\,
      I4 => \crcreg[30]_i_11__0_n_0\,
      I5 => \crcreg[0]_i_3_n_0\,
      O => \crcreg[1]_i_6_n_0\
    );
\crcreg[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc_data_i(25),
      I1 => p_30_in,
      I2 => crc_data_i(31),
      I3 => p_24_in,
      I4 => p_29_in,
      I5 => crc_data_i(26),
      O => \crcreg[1]_i_7_n_0\
    );
\crcreg[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_24_in,
      I1 => crc_data_i(31),
      I2 => crc_data_i(22),
      I3 => p_17_in,
      I4 => crc_data_i(28),
      I5 => p_27_in,
      O => \crcreg[1]_i_8_n_0\
    );
\crcreg[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc_data_i(27),
      I1 => p_28_in,
      I2 => crc_data_i(26),
      I3 => p_29_in,
      I4 => p_22_in,
      I5 => crc_data_i(17),
      O => \crcreg[1]_i_9_n_0\
    );
\crcreg[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF69966996"
    )
        port map (
      I0 => p_27_in,
      I1 => crc_data_i(28),
      I2 => p_11_in,
      I3 => crc_data_i(12),
      I4 => \crcreg[20]_i_4_n_0\,
      I5 => data_width(1),
      O => \crcreg[20]_i_2_n_0\
    );
\crcreg[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FF9600960069FF"
    )
        port map (
      I0 => \crcreg[21]_i_7_n_0\,
      I1 => \crcreg[30]_i_8_n_0\,
      I2 => \crcreg[20]_i_5__0_n_0\,
      I3 => data_width(1),
      I4 => \crcreg[28]_i_5_n_0\,
      I5 => \crcreg[20]_i_6_n_0\,
      O => \crcreg[20]_i_3_n_0\
    );
\crcreg[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \crcreg[28]_i_8__0_n_0\,
      I1 => \crcreg[0]_i_3_n_0\,
      I2 => \crcreg[24]_i_8_n_0\,
      I3 => \crcreg[4]_i_4_n_0\,
      I4 => \crcreg[31]_i_11_n_0\,
      I5 => \crcreg[1]_i_10_n_0\,
      O => \crcreg[20]_i_4_n_0\
    );
\crcreg[20]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[31]_i_5_n_0\,
      I1 => \crcreg[20]_i_7__0_n_0\,
      I2 => \crcreg[29]_i_8_n_0\,
      I3 => \crcreg[12]_i_5__0_n_0\,
      I4 => \crcreg[1]_i_4_n_0\,
      I5 => \crcreg[30]_i_8_n_0\,
      O => \crcreg[20]_i_5__0_n_0\
    );
\crcreg[20]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => crc_data_i(4),
      I1 => p_3_in,
      I2 => \crcreg[23]_i_7_n_0\,
      I3 => \crcreg[0]_i_5_n_0\,
      I4 => \crcreg[1]_i_7_n_0\,
      O => \crcreg[20]_i_6_n_0\
    );
\crcreg[20]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \crcreg[31]_i_9_n_0\,
      I1 => crc_data_i(12),
      I2 => p_11_in,
      I3 => crc_data_i(28),
      I4 => p_27_in,
      I5 => \crcreg[29]_i_11_n_0\,
      O => \crcreg[20]_i_7__0_n_0\
    );
\crcreg[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60606F606F6F60"
    )
        port map (
      I0 => \crcreg[29]_i_8_n_0\,
      I1 => \crcreg[29]_i_7_n_0\,
      I2 => data_width(1),
      I3 => \crcreg[21]_i_4_n_0\,
      I4 => p_10_in,
      I5 => crc_data_i(13),
      O => \crcreg[21]_i_2_n_0\
    );
\crcreg[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEAEAAEEAAEAEEA"
    )
        port map (
      I0 => \crcreg[21]_i_5__0_n_0\,
      I1 => data_width(1),
      I2 => \crcreg[31]_i_4_n_0\,
      I3 => \crcreg[21]_i_6_n_0\,
      I4 => \crcreg[21]_i_7_n_0\,
      I5 => \crcreg[21]_i_8_n_0\,
      O => \crcreg[21]_i_3_n_0\
    );
\crcreg[21]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => crc_data_i(29),
      I1 => p_26_in,
      O => \crcreg[21]_i_4_n_0\
    );
\crcreg[21]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4114144114414114"
    )
        port map (
      I0 => data_width(1),
      I1 => crc_data_i(5),
      I2 => p_2_in,
      I3 => \crcreg[31]_i_21_n_0\,
      I4 => \crcreg[3]_i_6_n_0\,
      I5 => \crcreg[29]_i_4_n_0\,
      O => \crcreg[21]_i_5__0_n_0\
    );
\crcreg[21]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crcreg[24]_i_5_n_0\,
      I1 => \crcreg[25]_i_6_n_0\,
      O => \crcreg[21]_i_6_n_0\
    );
\crcreg[21]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crcreg[30]_i_10_n_0\,
      I1 => \crcreg[31]_i_10_n_0\,
      I2 => \crcreg[31]_i_14_n_0\,
      O => \crcreg[21]_i_7_n_0\
    );
\crcreg[21]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crcreg[28]_i_5_n_0\,
      I1 => \crcreg[29]_i_4_n_0\,
      I2 => \crcreg[27]_i_4_n_0\,
      I3 => \crcreg[1]_i_3_n_0\,
      O => \crcreg[21]_i_8_n_0\
    );
\crcreg[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF69966996"
    )
        port map (
      I0 => \crcreg_reg_n_0_[24]\,
      I1 => crc_data_i(24),
      I2 => p_9_in,
      I3 => crc_data_i(14),
      I4 => \crcreg[30]_i_9_n_0\,
      I5 => data_width(1),
      O => \crcreg[22]_i_2_n_0\
    );
\crcreg[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1DD1D11D"
    )
        port map (
      I0 => \crcreg[22]_i_4_n_0\,
      I1 => data_width(1),
      I2 => \crcreg[0]_i_2__0_n_0\,
      I3 => \crcreg[22]_i_5_n_0\,
      I4 => \crcreg[30]_i_4_n_0\,
      O => \crcreg[22]_i_3_n_0\
    );
\crcreg[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[22]_i_6_n_0\,
      I1 => \crcreg[1]_i_7_n_0\,
      I2 => \crcreg[22]_i_7_n_0\,
      I3 => \crcreg[31]_i_17_n_0\,
      I4 => p_1_in,
      I5 => crc_data_i(6),
      O => \crcreg[22]_i_4_n_0\
    );
\crcreg[22]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crcreg[14]_i_4_n_0\,
      I1 => \crcreg[30]_i_8_n_0\,
      I2 => \crcreg[15]_i_6_n_0\,
      I3 => \crcreg[26]_i_5_n_0\,
      O => \crcreg[22]_i_5_n_0\
    );
\crcreg[22]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => crc_data_i(16),
      I1 => p_23_in,
      O => \crcreg[22]_i_6_n_0\
    );
\crcreg[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => p_27_in,
      I1 => crc_data_i(28),
      I2 => crc_data_i(27),
      I3 => p_28_in,
      I4 => crc_data_i(26),
      I5 => p_29_in,
      O => \crcreg[22]_i_7_n_0\
    );
\crcreg[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669FFFF96690000"
    )
        port map (
      I0 => \crcreg[0]_i_4_n_0\,
      I1 => \crcreg[31]_i_7_n_0\,
      I2 => \crcreg[31]_i_8_n_0\,
      I3 => \crcreg[25]_i_9_n_0\,
      I4 => data_width(1),
      I5 => \crcreg[23]_i_4_n_0\,
      O => \crcreg[23]_i_2_n_0\
    );
\crcreg[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D11D1DD11DD1D11D"
    )
        port map (
      I0 => \crcreg[23]_i_5_n_0\,
      I1 => data_width(1),
      I2 => \crcreg[0]_i_2__0_n_0\,
      I3 => \crcreg[23]_i_6_n_0\,
      I4 => \crcreg[25]_i_5_n_0\,
      I5 => \crcreg[25]_i_6_n_0\,
      O => \crcreg[23]_i_3_n_0\
    );
\crcreg[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[0]_i_5_n_0\,
      I1 => crc_data_i(15),
      I2 => p_8_in,
      I3 => crc_data_i(25),
      I4 => p_30_in,
      O => \crcreg[23]_i_4_n_0\
    );
\crcreg[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[0]_i_3_n_0\,
      I1 => p_0_in,
      I2 => \crcreg[31]_i_16_n_0\,
      I3 => crc_data_i(7),
      I4 => \crcreg[23]_i_7_n_0\,
      I5 => \crcreg[1]_i_9_n_0\,
      O => \crcreg[23]_i_5_n_0\
    );
\crcreg[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \crcreg[15]_i_5_n_0\,
      I1 => \crcreg[31]_i_5_n_0\,
      I2 => \crcreg[15]_i_6_n_0\,
      I3 => \crcreg[29]_i_8_n_0\,
      O => \crcreg[23]_i_6_n_0\
    );
\crcreg[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => crc_data_i(31),
      I1 => p_24_in,
      I2 => crc_data_i(28),
      I3 => p_27_in,
      I4 => crc_data_i(29),
      I5 => p_26_in,
      O => \crcreg[23]_i_7_n_0\
    );
\crcreg[24]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_26_in,
      I1 => crc_data_i(29),
      I2 => p_27_in,
      I3 => crc_data_i(28),
      O => \crcreg[24]_i_10_n_0\
    );
\crcreg[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF9600"
    )
        port map (
      I0 => \crcreg[24]_i_4_n_0\,
      I1 => \crcreg[30]_i_8_n_0\,
      I2 => \crcreg[24]_i_5_n_0\,
      I3 => data_width(1),
      I4 => \crcreg[24]_i_6_n_0\,
      O => \crcreg[24]_i_2_n_0\
    );
\crcreg[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F90909F909F9F909"
    )
        port map (
      I0 => \crcreg[24]_i_7_n_0\,
      I1 => \crcreg[24]_i_8_n_0\,
      I2 => data_width(1),
      I3 => \crcreg[3]_i_2__0_n_0\,
      I4 => \crcreg[28]_i_7__0_n_0\,
      I5 => \crcreg[24]_i_9_n_0\,
      O => \crcreg[24]_i_3_n_0\
    );
\crcreg[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \crcreg[8]_i_4_n_0\,
      I1 => \crcreg[28]_i_5_n_0\,
      I2 => \crcreg[29]_i_4_n_0\,
      I3 => \crcreg[1]_i_7_n_0\,
      I4 => p_23_in,
      I5 => crc_data_i(16),
      O => \crcreg[24]_i_4_n_0\
    );
\crcreg[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[25]_i_9_n_0\,
      I1 => \crcreg[31]_i_21_n_0\,
      I2 => crc_data_i(9),
      I3 => p_14_in,
      I4 => \crcreg[29]_i_14_n_0\,
      I5 => \crcreg[31]_i_5_n_0\,
      O => \crcreg[24]_i_5_n_0\
    );
\crcreg[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crcreg[1]_i_7_n_0\,
      I1 => p_23_in,
      I2 => crc_data_i(16),
      O => \crcreg[24]_i_6_n_0\
    );
\crcreg[24]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \crcreg[24]_i_10_n_0\,
      I1 => crc_data_i(8),
      I2 => p_15_in,
      I3 => \crcreg_reg_n_0_[24]\,
      I4 => crc_data_i(24),
      O => \crcreg[24]_i_7_n_0\
    );
\crcreg[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[1]_i_9_n_0\,
      I1 => \crcreg[31]_i_20_n_0\,
      I2 => \crcreg[29]_i_10_n_0\,
      I3 => p_21_in,
      I4 => crc_data_i(18),
      I5 => \crcreg[31]_i_22_n_0\,
      O => \crcreg[24]_i_8_n_0\
    );
\crcreg[24]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \crcreg[16]_i_4_n_0\,
      I1 => \crcreg[16]_i_5_n_0\,
      I2 => \crcreg[0]_i_4_n_0\,
      O => \crcreg[24]_i_9_n_0\
    );
\crcreg[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FF96969696"
    )
        port map (
      I0 => \crcreg[25]_i_4_n_0\,
      I1 => p_22_in,
      I2 => crc_data_i(17),
      I3 => \crcreg[25]_i_5_n_0\,
      I4 => \crcreg[25]_i_6_n_0\,
      I5 => data_width(1),
      O => \crcreg[25]_i_2_n_0\
    );
\crcreg[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"960096FF96FF9600"
    )
        port map (
      I0 => \crcreg[28]_i_7__0_n_0\,
      I1 => \crcreg[25]_i_7_n_0\,
      I2 => \crcreg[25]_i_8_n_0\,
      I3 => data_width(1),
      I4 => \crcreg[31]_i_8_n_0\,
      I5 => \crcreg[25]_i_9_n_0\,
      O => \crcreg[25]_i_3_n_0\
    );
\crcreg[25]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_29_in,
      I1 => crc_data_i(26),
      I2 => p_28_in,
      I3 => crc_data_i(27),
      O => \crcreg[25]_i_4_n_0\
    );
\crcreg[25]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \crcreg[27]_i_9_n_0\,
      I1 => \crcreg[29]_i_16_n_0\,
      I2 => \crcreg[1]_i_10_n_0\,
      I3 => \crcreg[29]_i_4_n_0\,
      I4 => \crcreg[9]_i_4_n_0\,
      O => \crcreg[25]_i_5_n_0\
    );
\crcreg[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[31]_i_11_n_0\,
      I1 => \crcreg[31]_i_12_n_0\,
      I2 => \crcreg[27]_i_9_n_0\,
      I3 => \crcreg[18]_i_4_n_0\,
      I4 => \crcreg[30]_i_11__0_n_0\,
      I5 => \crcreg[0]_i_3_n_0\,
      O => \crcreg[25]_i_6_n_0\
    );
\crcreg[25]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crcreg[24]_i_5_n_0\,
      I1 => \crcreg[29]_i_8_n_0\,
      I2 => \crcreg[26]_i_5_n_0\,
      I3 => \crcreg[17]_i_4_n_0\,
      O => \crcreg[25]_i_7_n_0\
    );
\crcreg[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \crcreg[31]_i_5_n_0\,
      I1 => \crcreg[31]_i_8_n_0\,
      I2 => \crcreg[25]_i_9_n_0\,
      I3 => \crcreg[29]_i_8_n_0\,
      I4 => \crcreg[28]_i_8__0_n_0\,
      I5 => \crcreg[19]_i_5_n_0\,
      O => \crcreg[25]_i_8_n_0\
    );
\crcreg[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[29]_i_12_n_0\,
      I1 => \crcreg[31]_i_23_n_0\,
      I2 => \crcreg[29]_i_10_n_0\,
      I3 => p_21_in,
      I4 => crc_data_i(18),
      I5 => \crcreg[31]_i_22_n_0\,
      O => \crcreg[25]_i_9_n_0\
    );
\crcreg[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \crcreg[28]_i_7__0_n_0\,
      I1 => \crcreg[31]_i_9_n_0\,
      I2 => data_width(1),
      O => \crcreg[26]_i_2_n_0\
    );
\crcreg[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"699600009669FFFF"
    )
        port map (
      I0 => \crcreg[26]_i_4_n_0\,
      I1 => \crcreg[0]_i_2__0_n_0\,
      I2 => \crcreg[26]_i_5_n_0\,
      I3 => \crcreg[26]_i_6_n_0\,
      I4 => data_width(1),
      I5 => \crcreg[30]_i_8_n_0\,
      O => \crcreg[26]_i_3_n_0\
    );
\crcreg[26]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \crcreg[30]_i_7_n_0\,
      I1 => \crcreg[30]_i_8_n_0\,
      I2 => \crcreg[25]_i_8_n_0\,
      O => \crcreg[26]_i_4_n_0\
    );
\crcreg[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crcreg[31]_i_14_n_0\,
      I1 => \crcreg[31]_i_5_n_0\,
      O => \crcreg[26]_i_5_n_0\
    );
\crcreg[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[2]_i_4_n_0\,
      I1 => \crcreg[31]_i_10_n_0\,
      I2 => \crcreg[31]_i_9_n_0\,
      I3 => \crcreg[29]_i_16_n_0\,
      I4 => \crcreg[29]_i_4_n_0\,
      I5 => \crcreg[0]_i_3_n_0\,
      O => \crcreg[26]_i_6_n_0\
    );
\crcreg[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \crcreg[29]_i_5_n_0\,
      I1 => data_width(1),
      I2 => \crcreg[27]_i_4_n_0\,
      O => \crcreg[27]_i_2_n_0\
    );
\crcreg[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669FFFF69960000"
    )
        port map (
      I0 => \crcreg[27]_i_5_n_0\,
      I1 => \crcreg[3]_i_2__0_n_0\,
      I2 => \crcreg[31]_i_5_n_0\,
      I3 => \crcreg[27]_i_6_n_0\,
      I4 => data_width(1),
      I5 => \crcreg[27]_i_7_n_0\,
      O => \crcreg[27]_i_3_n_0\
    );
\crcreg[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => crc_data_i(25),
      I1 => p_30_in,
      I2 => p_24_in,
      I3 => crc_data_i(31),
      I4 => \crcreg[29]_i_12_n_0\,
      O => \crcreg[27]_i_4_n_0\
    );
\crcreg[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \crcreg[31]_i_4_n_0\,
      I1 => \crcreg[30]_i_7_n_0\,
      I2 => \crcreg[30]_i_8_n_0\,
      O => \crcreg[27]_i_5_n_0\
    );
\crcreg[27]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crcreg[27]_i_8_n_0\,
      I1 => \crcreg[30]_i_11__0_n_0\,
      I2 => \crcreg[3]_i_6_n_0\,
      O => \crcreg[27]_i_6_n_0\
    );
\crcreg[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[27]_i_9_n_0\,
      I1 => \crcreg[29]_i_13__0_n_0\,
      I2 => crc_data_i(11),
      I3 => p_12_in,
      I4 => \crcreg[31]_i_16_n_0\,
      I5 => \crcreg[31]_i_11_n_0\,
      O => \crcreg[27]_i_7_n_0\
    );
\crcreg[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \crcreg[29]_i_16_n_0\,
      I1 => crc_data_i(29),
      I2 => p_26_in,
      I3 => p_16_in,
      I4 => crc_data_i(23),
      I5 => \crcreg[1]_i_3_n_0\,
      O => \crcreg[27]_i_8_n_0\
    );
\crcreg[27]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => crc_data_i(23),
      I1 => p_16_in,
      I2 => p_26_in,
      I3 => crc_data_i(29),
      I4 => \crcreg[1]_i_9_n_0\,
      O => \crcreg[27]_i_9_n_0\
    );
\crcreg[28]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[31]_i_24_n_0\,
      I1 => \crcreg[31]_i_21_n_0\,
      I2 => \crcreg[1]_i_7_n_0\,
      I3 => \crcreg[0]_i_5_n_0\,
      I4 => \crcreg[23]_i_7_n_0\,
      I5 => \crcreg[28]_i_13_n_0\,
      O => \crcreg[28]_i_10__0_n_0\
    );
\crcreg[28]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => p_27_in,
      I1 => crc_data_i(28),
      I2 => p_11_in,
      I3 => crc_data_i(12),
      O => \crcreg[28]_i_11_n_0\
    );
\crcreg[28]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc_data_i(27),
      I1 => p_28_in,
      I2 => crc_data_i(28),
      I3 => p_27_in,
      I4 => p_21_in,
      I5 => crc_data_i(18),
      O => \crcreg[28]_i_12_n_0\
    );
\crcreg[28]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => crc_data_i(4),
      I1 => p_3_in,
      O => \crcreg[28]_i_13_n_0\
    );
\crcreg[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \crcreg[28]_i_4_n_0\,
      I1 => data_width(1),
      I2 => \crcreg[28]_i_5_n_0\,
      O => \crcreg[28]_i_2_n_0\
    );
\crcreg[28]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669FFFF69960000"
    )
        port map (
      I0 => \crcreg[31]_i_4_n_0\,
      I1 => \crcreg[30]_i_4_n_0\,
      I2 => \crcreg[28]_i_6_n_0\,
      I3 => \crcreg[28]_i_7__0_n_0\,
      I4 => data_width(1),
      I5 => \crcreg[28]_i_8__0_n_0\,
      O => \crcreg[28]_i_3__0_n_0\
    );
\crcreg[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[18]_i_4_n_0\,
      I1 => \crcreg[30]_i_11__0_n_0\,
      I2 => \crcreg[0]_i_3_n_0\,
      I3 => \crcreg[28]_i_9_n_0\,
      I4 => \crcreg[31]_i_14_n_0\,
      I5 => \crcreg[28]_i_10__0_n_0\,
      O => \crcreg[28]_i_4_n_0\
    );
\crcreg[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[31]_i_21_n_0\,
      I1 => crc_data_i(20),
      I2 => p_19_in,
      I3 => crc_data_i(26),
      I4 => p_29_in,
      O => \crcreg[28]_i_5_n_0\
    );
\crcreg[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[1]_i_10_n_0\,
      I1 => \crcreg[29]_i_4_n_0\,
      I2 => \crcreg[28]_i_5_n_0\,
      I3 => \crcreg[4]_i_4_n_0\,
      I4 => \crcreg[24]_i_8_n_0\,
      I5 => \crcreg[0]_i_3_n_0\,
      O => \crcreg[28]_i_6_n_0\
    );
\crcreg[28]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \crcreg[0]_i_4_n_0\,
      I1 => \crcreg[15]_i_6_n_0\,
      I2 => \crcreg[18]_i_5_n_0\,
      O => \crcreg[28]_i_7__0_n_0\
    );
\crcreg[28]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \crcreg[31]_i_17_n_0\,
      I1 => \crcreg[31]_i_27_n_0\,
      I2 => \crcreg[29]_i_16_n_0\,
      I3 => \crcreg[28]_i_11_n_0\,
      I4 => \crcreg[31]_i_22_n_0\,
      I5 => \crcreg[28]_i_12_n_0\,
      O => \crcreg[28]_i_8__0_n_0\
    );
\crcreg[28]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[29]_i_12_n_0\,
      I1 => \crcreg[31]_i_23_n_0\,
      I2 => \crcreg[29]_i_15_n_0\,
      I3 => \crcreg[31]_i_20_n_0\,
      I4 => \crcreg[29]_i_16_n_0\,
      O => \crcreg[28]_i_9_n_0\
    );
\crcreg[29]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_27_in,
      I1 => crc_data_i(28),
      I2 => p_28_in,
      I3 => crc_data_i(27),
      O => \crcreg[29]_i_10_n_0\
    );
\crcreg[29]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[29]_i_16_n_0\,
      I1 => p_28_in,
      I2 => crc_data_i(27),
      I3 => p_18_in,
      I4 => crc_data_i(21),
      I5 => \crcreg[31]_i_17_n_0\,
      O => \crcreg[29]_i_11_n_0\
    );
\crcreg[29]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => p_20_in,
      I1 => crc_data_i(19),
      I2 => crc_data_i(28),
      I3 => p_27_in,
      I4 => crc_data_i(29),
      I5 => p_26_in,
      O => \crcreg[29]_i_12_n_0\
    );
\crcreg[29]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_24_in,
      I1 => crc_data_i(31),
      O => \crcreg[29]_i_13__0_n_0\
    );
\crcreg[29]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => crc_data_i(25),
      I1 => p_30_in,
      O => \crcreg[29]_i_14_n_0\
    );
\crcreg[29]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_26_in,
      I1 => crc_data_i(29),
      I2 => p_10_in,
      I3 => crc_data_i(13),
      O => \crcreg[29]_i_15_n_0\
    );
\crcreg[29]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => crc_data_i(31),
      I1 => p_24_in,
      I2 => crc_data_i(22),
      I3 => p_17_in,
      I4 => crc_data_i(28),
      I5 => p_27_in,
      O => \crcreg[29]_i_16_n_0\
    );
\crcreg[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \crcreg[31]_i_4_n_0\,
      I1 => data_width(1),
      I2 => \crcreg[29]_i_4_n_0\,
      O => \crcreg[29]_i_2_n_0\
    );
\crcreg[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF9600"
    )
        port map (
      I0 => \crcreg[29]_i_5_n_0\,
      I1 => \crcreg[29]_i_6_n_0\,
      I2 => \crcreg[29]_i_7_n_0\,
      I3 => data_width(1),
      I4 => \crcreg[29]_i_8_n_0\,
      O => \crcreg[29]_i_3_n_0\
    );
\crcreg[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[31]_i_17_n_0\,
      I1 => crc_data_i(21),
      I2 => p_18_in,
      I3 => crc_data_i(27),
      I4 => p_28_in,
      O => \crcreg[29]_i_4_n_0\
    );
\crcreg[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[25]_i_9_n_0\,
      I1 => \crcreg[31]_i_8_n_0\,
      I2 => \crcreg[31]_i_5_n_0\,
      I3 => \crcreg[29]_i_8_n_0\,
      I4 => \crcreg[28]_i_8__0_n_0\,
      I5 => \crcreg[19]_i_5_n_0\,
      O => \crcreg[29]_i_5_n_0\
    );
\crcreg[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[0]_i_3_n_0\,
      I1 => \crcreg[29]_i_9_n_0\,
      I2 => \crcreg[29]_i_8_n_0\,
      I3 => \crcreg[31]_i_5_n_0\,
      I4 => \crcreg[22]_i_4_n_0\,
      I5 => \crcreg[28]_i_8__0_n_0\,
      O => \crcreg[29]_i_6_n_0\
    );
\crcreg[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[1]_i_5_n_0\,
      I1 => \crcreg[29]_i_10_n_0\,
      I2 => p_26_in,
      I3 => crc_data_i(29),
      I4 => \crcreg[29]_i_11_n_0\,
      I5 => \crcreg[3]_i_4_n_0\,
      O => \crcreg[29]_i_7_n_0\
    );
\crcreg[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[29]_i_12_n_0\,
      I1 => \crcreg[29]_i_13__0_n_0\,
      I2 => \crcreg[29]_i_14_n_0\,
      I3 => \crcreg[29]_i_15_n_0\,
      I4 => \crcreg[31]_i_20_n_0\,
      I5 => \crcreg[29]_i_16_n_0\,
      O => \crcreg[29]_i_8_n_0\
    );
\crcreg[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[1]_i_9_n_0\,
      I1 => \crcreg[23]_i_7_n_0\,
      I2 => crc_data_i(7),
      I3 => crc_data_i(27),
      I4 => p_28_in,
      I5 => p_0_in,
      O => \crcreg[29]_i_9_n_0\
    );
\crcreg[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D11D"
    )
        port map (
      I0 => \crcreg[2]_i_4_n_0\,
      I1 => data_width(1),
      I2 => \crcreg[30]_i_8_n_0\,
      I3 => \crcreg[1]_i_4_n_0\,
      O => \crcreg[2]_i_2_n_0\
    );
\crcreg[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF9600"
    )
        port map (
      I0 => \crcreg[0]_i_2__0_n_0\,
      I1 => \crcreg[3]_i_2__0_n_0\,
      I2 => \crcreg[28]_i_7__0_n_0\,
      I3 => data_width(1),
      I4 => \crcreg[10]_i_6_n_0\,
      O => \crcreg[2]_i_3_n_0\
    );
\crcreg[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \crcreg[1]_i_7_n_0\,
      I1 => crc_data_i(24),
      I2 => \crcreg_reg_n_0_[24]\,
      I3 => crc_data_i(30),
      I4 => p_25_in,
      O => \crcreg[2]_i_4_n_0\
    );
\crcreg[30]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \crcreg[29]_i_16_n_0\,
      I1 => p_16_in,
      I2 => crc_data_i(23),
      I3 => crc_data_i(13),
      I4 => p_10_in,
      O => \crcreg[30]_i_10_n_0\
    );
\crcreg[30]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \crcreg[29]_i_12_n_0\,
      I1 => \crcreg[31]_i_23_n_0\,
      I2 => \crcreg[31]_i_25_n_0\,
      I3 => p_19_in,
      I4 => crc_data_i(20),
      I5 => \crcreg[31]_i_21_n_0\,
      O => \crcreg[30]_i_11__0_n_0\
    );
\crcreg[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4774744774474774"
    )
        port map (
      I0 => \crcreg[30]_i_4_n_0\,
      I1 => data_width(1),
      I2 => \crcreg[30]_i_5_n_0\,
      I3 => crc_data_i(22),
      I4 => p_17_in,
      I5 => \crcreg[30]_i_6_n_0\,
      O => \crcreg[30]_i_2_n_0\
    );
\crcreg[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996FFFF69960000"
    )
        port map (
      I0 => \crcreg[30]_i_7_n_0\,
      I1 => \crcreg[30]_i_8_n_0\,
      I2 => \crcreg[30]_i_9_n_0\,
      I3 => \crcreg[31]_i_19_n_0\,
      I4 => data_width(1),
      I5 => \crcreg[31]_i_14_n_0\,
      O => \crcreg[30]_i_3_n_0\
    );
\crcreg[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \crcreg[28]_i_8__0_n_0\,
      I1 => crc_data_i(16),
      I2 => p_23_in,
      I3 => \crcreg[1]_i_7_n_0\,
      I4 => \crcreg[14]_i_5_n_0\,
      I5 => \crcreg[31]_i_5_n_0\,
      O => \crcreg[30]_i_4_n_0\
    );
\crcreg[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => crc_data_i(31),
      I1 => p_24_in,
      O => \crcreg[30]_i_5_n_0\
    );
\crcreg[30]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => crc_data_i(28),
      I1 => p_27_in,
      O => \crcreg[30]_i_6_n_0\
    );
\crcreg[30]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \crcreg[20]_i_6_n_0\,
      I1 => \crcreg[28]_i_5_n_0\,
      I2 => \crcreg[31]_i_14_n_0\,
      I3 => \crcreg[31]_i_10_n_0\,
      I4 => \crcreg[30]_i_10_n_0\,
      O => \crcreg[30]_i_7_n_0\
    );
\crcreg[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \crcreg[0]_i_3_n_0\,
      I1 => \crcreg[30]_i_11__0_n_0\,
      I2 => \crcreg[31]_i_17_n_0\,
      I3 => crc_data_i(10),
      I4 => p_13_in,
      I5 => \crcreg[31]_i_25_n_0\,
      O => \crcreg[30]_i_8_n_0\
    );
\crcreg[30]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crcreg[24]_i_8_n_0\,
      I1 => \crcreg[24]_i_7_n_0\,
      I2 => \crcreg[14]_i_8_n_0\,
      O => \crcreg[30]_i_9_n_0\
    );
\crcreg[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \crcreg[31]_i_23_n_0\,
      I1 => p_26_in,
      I2 => crc_data_i(29),
      I3 => \crcreg[30]_i_6_n_0\,
      I4 => crc_data_i(19),
      I5 => p_20_in,
      O => \crcreg[31]_i_10_n_0\
    );
\crcreg[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[31]_i_24_n_0\,
      I1 => \crcreg[31]_i_21_n_0\,
      I2 => \crcreg[31]_i_16_n_0\,
      I3 => p_18_in,
      I4 => crc_data_i(21),
      I5 => \crcreg[31]_i_17_n_0\,
      O => \crcreg[31]_i_11_n_0\
    );
\crcreg[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => crc_data_i(31),
      I1 => p_24_in,
      I2 => crc_data_i(11),
      I3 => p_12_in,
      I4 => crc_data_i(27),
      I5 => p_28_in,
      O => \crcreg[31]_i_12_n_0\
    );
\crcreg[31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => crc_data_i(23),
      I1 => p_16_in,
      I2 => crc_data_i(29),
      I3 => p_26_in,
      I4 => \crcreg[1]_i_9_n_0\,
      O => \crcreg[31]_i_13_n_0\
    );
\crcreg[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[31]_i_25_n_0\,
      I1 => p_19_in,
      I2 => crc_data_i(20),
      I3 => \crcreg[31]_i_21_n_0\,
      I4 => \crcreg[31]_i_26_n_0\,
      I5 => \crcreg[1]_i_10_n_0\,
      O => \crcreg[31]_i_14_n_0\
    );
\crcreg[31]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \crcreg[31]_i_27_n_0\,
      I1 => \crcreg[31]_i_17_n_0\,
      I2 => \crcreg[31]_i_23_n_0\,
      I3 => \crcreg[25]_i_4_n_0\,
      I4 => \crcreg[31]_i_28_n_0\,
      O => \crcreg[31]_i_15_n_0\
    );
\crcreg[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => crc_data_i(27),
      I1 => p_28_in,
      O => \crcreg[31]_i_16_n_0\
    );
\crcreg[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_24_in,
      I1 => crc_data_i(31),
      I2 => p_25_in,
      I3 => crc_data_i(30),
      O => \crcreg[31]_i_17_n_0\
    );
\crcreg[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_30_in,
      I1 => crc_data_i(25),
      I2 => p_8_in,
      I3 => crc_data_i(15),
      O => \crcreg[31]_i_18_n_0\
    );
\crcreg[31]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[29]_i_8_n_0\,
      I1 => crc_data_i(17),
      I2 => p_22_in,
      I3 => \crcreg[25]_i_4_n_0\,
      I4 => \crcreg[15]_i_4_n_0\,
      I5 => \crcreg[0]_i_3_n_0\,
      O => \crcreg[31]_i_19_n_0\
    );
\crcreg[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => new_pkt_r_reg,
      I1 => s_axi_tx_tvalid,
      I2 => count(0),
      I3 => count(1),
      I4 => tx_dst_rdy_crc,
      O => \^ss\(0)
    );
\crcreg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60FFFF6F600000"
    )
        port map (
      I0 => \crcreg[31]_i_3__0_n_0\,
      I1 => \crcreg[31]_i_4_n_0\,
      I2 => data_width(1),
      I3 => \crcreg[31]_i_5_n_0\,
      I4 => data_width(0),
      I5 => \crcreg[31]_i_6_n_0\,
      O => \crcreg[31]_i_2_n_0\
    );
\crcreg[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => crc_data_i(29),
      I1 => p_26_in,
      I2 => p_16_in,
      I3 => crc_data_i(23),
      O => \crcreg[31]_i_20_n_0\
    );
\crcreg[31]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_26_in,
      I1 => crc_data_i(29),
      I2 => p_25_in,
      I3 => crc_data_i(30),
      O => \crcreg[31]_i_21_n_0\
    );
\crcreg[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => p_25_in,
      I1 => crc_data_i(30),
      I2 => crc_data_i(24),
      I3 => \crcreg_reg_n_0_[24]\,
      O => \crcreg[31]_i_22_n_0\
    );
\crcreg[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_24_in,
      I1 => crc_data_i(31),
      I2 => p_30_in,
      I3 => crc_data_i(25),
      O => \crcreg[31]_i_23_n_0\
    );
\crcreg[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_29_in,
      I1 => crc_data_i(26),
      I2 => p_19_in,
      I3 => crc_data_i(20),
      O => \crcreg[31]_i_24_n_0\
    );
\crcreg[31]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => crc_data_i(26),
      I1 => p_29_in,
      O => \crcreg[31]_i_25_n_0\
    );
\crcreg[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crcreg_reg_n_0_[24]\,
      I1 => crc_data_i(24),
      I2 => p_9_in,
      I3 => crc_data_i(14),
      O => \crcreg[31]_i_26_n_0\
    );
\crcreg[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_28_in,
      I1 => crc_data_i(27),
      I2 => p_18_in,
      I3 => crc_data_i(21),
      O => \crcreg[31]_i_27_n_0\
    );
\crcreg[31]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc_data_i(30),
      I1 => p_25_in,
      I2 => crc_data_i(29),
      I3 => p_26_in,
      I4 => p_2_in,
      I5 => crc_data_i(5),
      O => \crcreg[31]_i_28_n_0\
    );
\crcreg[31]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \crcreg[0]_i_4_n_0\,
      I1 => \crcreg[31]_i_7_n_0\,
      I2 => \crcreg[31]_i_8_n_0\,
      I3 => \crcreg[31]_i_9_n_0\,
      I4 => \crcreg[31]_i_10_n_0\,
      O => \crcreg[31]_i_3__0_n_0\
    );
\crcreg[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[31]_i_11_n_0\,
      I1 => \crcreg[31]_i_12_n_0\,
      I2 => \crcreg[31]_i_13_n_0\,
      I3 => \crcreg[31]_i_14_n_0\,
      I4 => \crcreg[31]_i_5_n_0\,
      I5 => \crcreg[31]_i_15_n_0\,
      O => \crcreg[31]_i_4_n_0\
    );
\crcreg[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[31]_i_16_n_0\,
      I1 => p_18_in,
      I2 => crc_data_i(21),
      I3 => \crcreg[31]_i_17_n_0\,
      I4 => \crcreg[31]_i_18_n_0\,
      I5 => \crcreg[0]_i_5_n_0\,
      O => \crcreg[31]_i_5_n_0\
    );
\crcreg[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4774744774474774"
    )
        port map (
      I0 => \crcreg[31]_i_19_n_0\,
      I1 => data_width(1),
      I2 => p_26_in,
      I3 => crc_data_i(29),
      I4 => p_16_in,
      I5 => crc_data_i(23),
      O => \crcreg[31]_i_6_n_0\
    );
\crcreg[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[7]_i_4_n_0\,
      I1 => \crcreg[31]_i_20_n_0\,
      I2 => \crcreg[28]_i_5_n_0\,
      I3 => \crcreg[29]_i_4_n_0\,
      I4 => \crcreg[27]_i_4_n_0\,
      O => \crcreg[31]_i_7_n_0\
    );
\crcreg[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[31]_i_21_n_0\,
      I1 => crc_data_i(9),
      I2 => p_14_in,
      I3 => crc_data_i(25),
      I4 => p_30_in,
      O => \crcreg[31]_i_8_n_0\
    );
\crcreg[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[31]_i_22_n_0\,
      I1 => crc_data_i(18),
      I2 => p_21_in,
      I3 => \crcreg[30]_i_6_n_0\,
      I4 => p_28_in,
      I5 => crc_data_i(27),
      O => \crcreg[31]_i_9_n_0\
    );
\crcreg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60FFFF6F600000"
    )
        port map (
      I0 => \crcreg[3]_i_2__0_n_0\,
      I1 => \crcreg[3]_i_3_n_0\,
      I2 => data_width(1),
      I3 => \crcreg[3]_i_4_n_0\,
      I4 => data_width(0),
      I5 => \crcreg[3]_i_5_n_0\,
      O => \crcreg[3]_i_1_n_0\
    );
\crcreg[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \crcreg[31]_i_19_n_0\,
      I1 => \crcreg[25]_i_6_n_0\,
      I2 => \crcreg[25]_i_5_n_0\,
      O => \crcreg[3]_i_2__0_n_0\
    );
\crcreg[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \crcreg[29]_i_5_n_0\,
      I1 => \crcreg[18]_i_5_n_0\,
      I2 => \crcreg[15]_i_6_n_0\,
      I3 => \crcreg[0]_i_4_n_0\,
      O => \crcreg[3]_i_3_n_0\
    );
\crcreg[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crcreg[27]_i_4_n_0\,
      I1 => \crcreg[24]_i_8_n_0\,
      O => \crcreg[3]_i_4_n_0\
    );
\crcreg[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3AA"
    )
        port map (
      I0 => \crcreg[3]_i_6_n_0\,
      I1 => \crcreg[24]_i_5_n_0\,
      I2 => \crcreg[25]_i_6_n_0\,
      I3 => data_width(1),
      O => \crcreg[3]_i_5_n_0\
    );
\crcreg[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => crc_data_i(25),
      I1 => p_30_in,
      I2 => crc_data_i(31),
      I3 => p_24_in,
      I4 => \crcreg[25]_i_4_n_0\,
      O => \crcreg[3]_i_6_n_0\
    );
\crcreg[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF9600"
    )
        port map (
      I0 => \crcreg[0]_i_4_n_0\,
      I1 => \crcreg[15]_i_6_n_0\,
      I2 => \crcreg[30]_i_8_n_0\,
      I3 => data_width(1),
      I4 => \crcreg[4]_i_4_n_0\,
      O => \crcreg[4]_i_2_n_0\
    );
\crcreg[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF6900"
    )
        port map (
      I0 => \crcreg[0]_i_2__0_n_0\,
      I1 => \crcreg[26]_i_4_n_0\,
      I2 => \crcreg[28]_i_7__0_n_0\,
      I3 => data_width(1),
      I4 => \crcreg[12]_i_5__0_n_0\,
      O => \crcreg[4]_i_3_n_0\
    );
\crcreg[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg_reg_n_0_[24]\,
      I1 => crc_data_i(24),
      I2 => crc_data_i(30),
      I3 => p_25_in,
      I4 => \crcreg[25]_i_4_n_0\,
      I5 => \crcreg[30]_i_6_n_0\,
      O => \crcreg[4]_i_4_n_0\
    );
\crcreg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF9600"
    )
        port map (
      I0 => \crcreg[15]_i_6_n_0\,
      I1 => \crcreg[29]_i_8_n_0\,
      I2 => \crcreg[1]_i_4_n_0\,
      I3 => data_width(1),
      I4 => \crcreg[5]_i_4_n_0\,
      O => \crcreg[5]_i_2_n_0\
    );
\crcreg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669FFFF96690000"
    )
        port map (
      I0 => \crcreg[26]_i_4_n_0\,
      I1 => \crcreg[31]_i_4_n_0\,
      I2 => \crcreg[0]_i_2__0_n_0\,
      I3 => \crcreg[3]_i_2__0_n_0\,
      I4 => data_width(1),
      I5 => \crcreg[21]_i_8_n_0\,
      O => \crcreg[5]_i_3_n_0\
    );
\crcreg[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \crcreg[1]_i_5_n_0\,
      I1 => \crcreg[30]_i_6_n_0\,
      I2 => p_28_in,
      I3 => crc_data_i(27),
      I4 => p_26_in,
      I5 => crc_data_i(29),
      O => \crcreg[5]_i_4_n_0\
    );
\crcreg[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF9600"
    )
        port map (
      I0 => \crcreg[30]_i_8_n_0\,
      I1 => \crcreg[24]_i_5_n_0\,
      I2 => \crcreg[16]_i_4_n_0\,
      I3 => data_width(1),
      I4 => \crcreg[6]_i_4_n_0\,
      O => \crcreg[6]_i_2_n_0\
    );
\crcreg[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D11D1DD1"
    )
        port map (
      I0 => \crcreg[14]_i_4_n_0\,
      I1 => data_width(1),
      I2 => \crcreg[3]_i_2__0_n_0\,
      I3 => \crcreg[28]_i_7__0_n_0\,
      I4 => \crcreg[16]_i_7__0_n_0\,
      O => \crcreg[6]_i_3_n_0\
    );
\crcreg[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crcreg[1]_i_7_n_0\,
      I1 => \crcreg[31]_i_21_n_0\,
      I2 => crc_data_i(28),
      I3 => p_27_in,
      O => \crcreg[6]_i_4_n_0\
    );
\crcreg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DD1D11DD11D1DD1"
    )
        port map (
      I0 => \crcreg[7]_i_4_n_0\,
      I1 => data_width(1),
      I2 => \crcreg[25]_i_6_n_0\,
      I3 => \crcreg[29]_i_8_n_0\,
      I4 => \crcreg[26]_i_5_n_0\,
      I5 => \crcreg[0]_i_4_n_0\,
      O => \crcreg[7]_i_2_n_0\
    );
\crcreg[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"990F660F660F990F"
    )
        port map (
      I0 => \crcreg[31]_i_4_n_0\,
      I1 => \crcreg[29]_i_6_n_0\,
      I2 => \crcreg[15]_i_5_n_0\,
      I3 => data_width(1),
      I4 => \crcreg[3]_i_3_n_0\,
      I5 => \crcreg[0]_i_2__0_n_0\,
      O => \crcreg[7]_i_3__0_n_0\
    );
\crcreg[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \crcreg[0]_i_5_n_0\,
      I1 => \crcreg[31]_i_21_n_0\,
      I2 => \crcreg[25]_i_4_n_0\,
      I3 => p_24_in,
      I4 => crc_data_i(31),
      O => \crcreg[7]_i_4_n_0\
    );
\crcreg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996FFFF69960000"
    )
        port map (
      I0 => \crcreg[0]_i_3_n_0\,
      I1 => \crcreg[1]_i_4_n_0\,
      I2 => \crcreg[26]_i_5_n_0\,
      I3 => \crcreg[15]_i_6_n_0\,
      I4 => data_width(1),
      I5 => \crcreg[8]_i_4_n_0\,
      O => \crcreg[8]_i_2_n_0\
    );
\crcreg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"966900009669FFFF"
    )
        port map (
      I0 => \crcreg[1]_i_2_n_0\,
      I1 => \crcreg[0]_i_4_n_0\,
      I2 => \crcreg[26]_i_4_n_0\,
      I3 => \crcreg[29]_i_6_n_0\,
      I4 => data_width(1),
      I5 => \crcreg[16]_i_5_n_0\,
      O => \crcreg[8]_i_3_n_0\
    );
\crcreg[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \crcreg[11]_i_5_n_0\,
      I1 => \crcreg[0]_i_5_n_0\,
      I2 => \crcreg[29]_i_10_n_0\,
      I3 => crc_data_i(0),
      I4 => \crcreg_reg_n_0_[0]\,
      I5 => \crcreg[31]_i_17_n_0\,
      O => \crcreg[8]_i_4_n_0\
    );
\crcreg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DD1D11DD11D1DD1"
    )
        port map (
      I0 => \crcreg[9]_i_4_n_0\,
      I1 => data_width(1),
      I2 => \crcreg[30]_i_8_n_0\,
      I3 => \crcreg[24]_i_5_n_0\,
      I4 => \crcreg[12]_i_4_n_0\,
      I5 => \crcreg[1]_i_3_n_0\,
      O => \crcreg[9]_i_2_n_0\
    );
\crcreg[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669FFFF96690000"
    )
        port map (
      I0 => \crcreg[3]_i_2__0_n_0\,
      I1 => \crcreg[28]_i_7__0_n_0\,
      I2 => \crcreg[9]_i_5__0_n_0\,
      I3 => \crcreg[27]_i_5_n_0\,
      I4 => data_width(1),
      I5 => \crcreg[17]_i_4_n_0\,
      O => \crcreg[9]_i_3_n_0\
    );
\crcreg[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_6_in,
      I1 => crc_data_i(1),
      I2 => \crcreg[23]_i_7_n_0\,
      I3 => \crcreg[1]_i_7_n_0\,
      O => \crcreg[9]_i_4_n_0\
    );
\crcreg[9]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \crcreg[31]_i_19_n_0\,
      I1 => \crcreg[1]_i_4_n_0\,
      O => \crcreg[9]_i_5__0_n_0\
    );
\crcreg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[0]_i_1_n_0\,
      Q => \crcreg_reg_n_0_[0]\,
      S => \^ss\(0)
    );
\crcreg_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg_reg[10]_i_1_n_0\,
      Q => p_13_in,
      S => \^ss\(0)
    );
\crcreg_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \crcreg[10]_i_2_n_0\,
      I1 => \crcreg[10]_i_3_n_0\,
      O => \crcreg_reg[10]_i_1_n_0\,
      S => data_width(0)
    );
\crcreg_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg_reg[11]_i_1_n_0\,
      Q => p_12_in,
      S => \^ss\(0)
    );
\crcreg_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \crcreg[11]_i_2_n_0\,
      I1 => \crcreg[11]_i_3_n_0\,
      O => \crcreg_reg[11]_i_1_n_0\,
      S => data_width(0)
    );
\crcreg_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg_reg[12]_i_1_n_0\,
      Q => p_11_in,
      S => \^ss\(0)
    );
\crcreg_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \crcreg[12]_i_2_n_0\,
      I1 => \crcreg[12]_i_3_n_0\,
      O => \crcreg_reg[12]_i_1_n_0\,
      S => data_width(0)
    );
\crcreg_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg_reg[13]_i_1_n_0\,
      Q => p_10_in,
      S => \^ss\(0)
    );
\crcreg_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \crcreg[13]_i_2_n_0\,
      I1 => \crcreg[13]_i_3_n_0\,
      O => \crcreg_reg[13]_i_1_n_0\,
      S => data_width(0)
    );
\crcreg_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg_reg[14]_i_1_n_0\,
      Q => p_9_in,
      S => \^ss\(0)
    );
\crcreg_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \crcreg[14]_i_2_n_0\,
      I1 => \crcreg[14]_i_3_n_0\,
      O => \crcreg_reg[14]_i_1_n_0\,
      S => data_width(0)
    );
\crcreg_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg_reg[15]_i_1_n_0\,
      Q => p_8_in,
      S => \^ss\(0)
    );
\crcreg_reg[15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \crcreg[15]_i_2_n_0\,
      I1 => \crcreg[15]_i_3_n_0\,
      O => \crcreg_reg[15]_i_1_n_0\,
      S => data_width(0)
    );
\crcreg_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg_reg[16]_i_1_n_0\,
      Q => p_23_in,
      S => \^ss\(0)
    );
\crcreg_reg[16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \crcreg[16]_i_2_n_0\,
      I1 => \crcreg[16]_i_3_n_0\,
      O => \crcreg_reg[16]_i_1_n_0\,
      S => data_width(0)
    );
\crcreg_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg_reg[17]_i_1_n_0\,
      Q => p_22_in,
      S => \^ss\(0)
    );
\crcreg_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \crcreg[17]_i_2_n_0\,
      I1 => \crcreg[17]_i_3__0_n_0\,
      O => \crcreg_reg[17]_i_1_n_0\,
      S => data_width(0)
    );
\crcreg_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg_reg[18]_i_1_n_0\,
      Q => p_21_in,
      S => \^ss\(0)
    );
\crcreg_reg[18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \crcreg[18]_i_2_n_0\,
      I1 => \crcreg[18]_i_3_n_0\,
      O => \crcreg_reg[18]_i_1_n_0\,
      S => data_width(0)
    );
\crcreg_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg_reg[19]_i_1_n_0\,
      Q => p_20_in,
      S => \^ss\(0)
    );
\crcreg_reg[19]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \crcreg[19]_i_2_n_0\,
      I1 => \crcreg[19]_i_3_n_0\,
      O => \crcreg_reg[19]_i_1_n_0\,
      S => data_width(0)
    );
\crcreg_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[1]_i_1_n_0\,
      Q => p_6_in,
      S => \^ss\(0)
    );
\crcreg_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg_reg[20]_i_1_n_0\,
      Q => p_19_in,
      S => \^ss\(0)
    );
\crcreg_reg[20]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \crcreg[20]_i_2_n_0\,
      I1 => \crcreg[20]_i_3_n_0\,
      O => \crcreg_reg[20]_i_1_n_0\,
      S => data_width(0)
    );
\crcreg_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg_reg[21]_i_1_n_0\,
      Q => p_18_in,
      S => \^ss\(0)
    );
\crcreg_reg[21]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \crcreg[21]_i_2_n_0\,
      I1 => \crcreg[21]_i_3_n_0\,
      O => \crcreg_reg[21]_i_1_n_0\,
      S => data_width(0)
    );
\crcreg_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg_reg[22]_i_1_n_0\,
      Q => p_17_in,
      S => \^ss\(0)
    );
\crcreg_reg[22]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \crcreg[22]_i_2_n_0\,
      I1 => \crcreg[22]_i_3_n_0\,
      O => \crcreg_reg[22]_i_1_n_0\,
      S => data_width(0)
    );
\crcreg_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg_reg[23]_i_1_n_0\,
      Q => p_16_in,
      S => \^ss\(0)
    );
\crcreg_reg[23]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \crcreg[23]_i_2_n_0\,
      I1 => \crcreg[23]_i_3_n_0\,
      O => \crcreg_reg[23]_i_1_n_0\,
      S => data_width(0)
    );
\crcreg_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg_reg[24]_i_1_n_0\,
      Q => \crcreg_reg_n_0_[24]\,
      S => \^ss\(0)
    );
\crcreg_reg[24]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \crcreg[24]_i_2_n_0\,
      I1 => \crcreg[24]_i_3_n_0\,
      O => \crcreg_reg[24]_i_1_n_0\,
      S => data_width(0)
    );
\crcreg_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg_reg[25]_i_1_n_0\,
      Q => p_30_in,
      S => \^ss\(0)
    );
\crcreg_reg[25]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \crcreg[25]_i_2_n_0\,
      I1 => \crcreg[25]_i_3_n_0\,
      O => \crcreg_reg[25]_i_1_n_0\,
      S => data_width(0)
    );
\crcreg_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg_reg[26]_i_1_n_0\,
      Q => p_29_in,
      S => \^ss\(0)
    );
\crcreg_reg[26]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \crcreg[26]_i_2_n_0\,
      I1 => \crcreg[26]_i_3_n_0\,
      O => \crcreg_reg[26]_i_1_n_0\,
      S => data_width(0)
    );
\crcreg_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg_reg[27]_i_1_n_0\,
      Q => p_28_in,
      S => \^ss\(0)
    );
\crcreg_reg[27]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \crcreg[27]_i_2_n_0\,
      I1 => \crcreg[27]_i_3_n_0\,
      O => \crcreg_reg[27]_i_1_n_0\,
      S => data_width(0)
    );
\crcreg_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg_reg[28]_i_1_n_0\,
      Q => p_27_in,
      S => \^ss\(0)
    );
\crcreg_reg[28]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \crcreg[28]_i_2_n_0\,
      I1 => \crcreg[28]_i_3__0_n_0\,
      O => \crcreg_reg[28]_i_1_n_0\,
      S => data_width(0)
    );
\crcreg_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg_reg[29]_i_1_n_0\,
      Q => p_26_in,
      S => \^ss\(0)
    );
\crcreg_reg[29]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \crcreg[29]_i_2_n_0\,
      I1 => \crcreg[29]_i_3_n_0\,
      O => \crcreg_reg[29]_i_1_n_0\,
      S => data_width(0)
    );
\crcreg_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg_reg[2]_i_1_n_0\,
      Q => p_5_in,
      S => \^ss\(0)
    );
\crcreg_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \crcreg[2]_i_2_n_0\,
      I1 => \crcreg[2]_i_3_n_0\,
      O => \crcreg_reg[2]_i_1_n_0\,
      S => data_width(0)
    );
\crcreg_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg_reg[30]_i_1_n_0\,
      Q => p_25_in,
      S => \^ss\(0)
    );
\crcreg_reg[30]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \crcreg[30]_i_2_n_0\,
      I1 => \crcreg[30]_i_3_n_0\,
      O => \crcreg_reg[30]_i_1_n_0\,
      S => data_width(0)
    );
\crcreg_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[31]_i_2_n_0\,
      Q => p_24_in,
      S => \^ss\(0)
    );
\crcreg_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[3]_i_1_n_0\,
      Q => p_4_in,
      S => \^ss\(0)
    );
\crcreg_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg_reg[4]_i_1_n_0\,
      Q => p_3_in,
      S => \^ss\(0)
    );
\crcreg_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \crcreg[4]_i_2_n_0\,
      I1 => \crcreg[4]_i_3_n_0\,
      O => \crcreg_reg[4]_i_1_n_0\,
      S => data_width(0)
    );
\crcreg_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg_reg[5]_i_1_n_0\,
      Q => p_2_in,
      S => \^ss\(0)
    );
\crcreg_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \crcreg[5]_i_2_n_0\,
      I1 => \crcreg[5]_i_3_n_0\,
      O => \crcreg_reg[5]_i_1_n_0\,
      S => data_width(0)
    );
\crcreg_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg_reg[6]_i_1_n_0\,
      Q => p_1_in,
      S => \^ss\(0)
    );
\crcreg_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \crcreg[6]_i_2_n_0\,
      I1 => \crcreg[6]_i_3_n_0\,
      O => \crcreg_reg[6]_i_1_n_0\,
      S => data_width(0)
    );
\crcreg_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg_reg[7]_i_1_n_0\,
      Q => p_0_in,
      S => \^ss\(0)
    );
\crcreg_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \crcreg[7]_i_2_n_0\,
      I1 => \crcreg[7]_i_3__0_n_0\,
      O => \crcreg_reg[7]_i_1_n_0\,
      S => data_width(0)
    );
\crcreg_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg_reg[8]_i_1_n_0\,
      Q => p_15_in,
      S => \^ss\(0)
    );
\crcreg_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \crcreg[8]_i_2_n_0\,
      I1 => \crcreg[8]_i_3_n_0\,
      O => \crcreg_reg[8]_i_1_n_0\,
      S => data_width(0)
    );
\crcreg_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg_reg[9]_i_1_n_0\,
      Q => p_14_in,
      S => \^ss\(0)
    );
\crcreg_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \crcreg[9]_i_2_n_0\,
      I1 => \crcreg[9]_i_3_n_0\,
      O => \crcreg_reg[9]_i_1_n_0\,
      S => data_width(0)
    );
\data_valid_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => s_axi_tx_tvalid,
      I1 => count(0),
      I2 => count(1),
      I3 => tx_dst_rdy_crc,
      O => \^e\(0)
    );
data_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^e\(0),
      Q => data_valid,
      R => '0'
    );
\data_width[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669FFFFFFFFFFFF"
    )
        port map (
      I0 => s_axi_tx_tkeep(1),
      I1 => s_axi_tx_tkeep(2),
      I2 => s_axi_tx_tkeep(3),
      I3 => s_axi_tx_tkeep(0),
      I4 => \^e\(0),
      I5 => s_axi_tx_tlast,
      O => CRC_DATAWIDTH1(0)
    );
\data_width[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E881FFFFFFFFFFFF"
    )
        port map (
      I0 => s_axi_tx_tkeep(3),
      I1 => s_axi_tx_tkeep(0),
      I2 => s_axi_tx_tkeep(2),
      I3 => s_axi_tx_tkeep(1),
      I4 => \^e\(0),
      I5 => s_axi_tx_tlast,
      O => CRC_DATAWIDTH1(1)
    );
\data_width_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC_DATAWIDTH1(0),
      Q => data_width(0),
      R => '0'
    );
\data_width_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC_DATAWIDTH1(1),
      Q => data_width(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_CRC_TOP_1 is
  port (
    p_12_in : out STD_LOGIC;
    crc_pass_fail_n : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    \RX_REM_reg[1]\ : in STD_LOGIC;
    RX_SRC_RDY_N_reg : in STD_LOGIC;
    EOF_N_US_r : in STD_LOGIC;
    ll_valid_r : in STD_LOGIC;
    SOF_N_US_r : in STD_LOGIC;
    CRC_RESET_r_reg : in STD_LOGIC;
    rx_src_rdy_crc : in STD_LOGIC;
    \count_reg[0]\ : in STD_LOGIC;
    rx_sof_crc : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \received_CRC_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_CRC_TOP_1 : entity is "aurora_8b10b_gtp_CRC_TOP";
end st_lc_fpga_top_0_aurora_8b10b_gtp_CRC_TOP_1;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_CRC_TOP_1 is
  signal CRC_DATAVALID : STD_LOGIC;
  signal CRC_RESET : STD_LOGIC;
  signal crc_data_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal crc_pass_fail_n_INST_0_i_10_n_0 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_11_n_0 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_12_n_0 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_13_n_0 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_1_n_0 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_1_n_1 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_1_n_2 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_1_n_3 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_2_n_0 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_3_n_0 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_4_n_0 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_5_n_0 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_5_n_1 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_5_n_2 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_5_n_3 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_6_n_0 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_7_n_0 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_8_n_0 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_i_9_n_0 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_n_2 : STD_LOGIC;
  signal crc_pass_fail_n_INST_0_n_3 : STD_LOGIC;
  signal \crcreg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \crcreg[0]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \crcreg[10]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \crcreg[10]_i_4__0_n_0\ : STD_LOGIC;
  signal \crcreg[10]_i_5__0_n_0\ : STD_LOGIC;
  signal \crcreg[11]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \crcreg[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \crcreg[11]_i_6_n_0\ : STD_LOGIC;
  signal \crcreg[11]_i_7_n_0\ : STD_LOGIC;
  signal \crcreg[11]_i_8_n_0\ : STD_LOGIC;
  signal \crcreg[11]_i_9_n_0\ : STD_LOGIC;
  signal \crcreg[12]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \crcreg[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \crcreg[12]_i_5_n_0\ : STD_LOGIC;
  signal \crcreg[12]_i_6__0_n_0\ : STD_LOGIC;
  signal \crcreg[12]_i_7_n_0\ : STD_LOGIC;
  signal \crcreg[12]_i_8_n_0\ : STD_LOGIC;
  signal \crcreg[13]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \crcreg[13]_i_4__0_n_0\ : STD_LOGIC;
  signal \crcreg[13]_i_5__0_n_0\ : STD_LOGIC;
  signal \crcreg[13]_i_6_n_0\ : STD_LOGIC;
  signal \crcreg[13]_i_7_n_0\ : STD_LOGIC;
  signal \crcreg[13]_i_8_n_0\ : STD_LOGIC;
  signal \crcreg[14]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \crcreg[14]_i_4__0_n_0\ : STD_LOGIC;
  signal \crcreg[14]_i_5__0_n_0\ : STD_LOGIC;
  signal \crcreg[14]_i_6__0_n_0\ : STD_LOGIC;
  signal \crcreg[14]_i_7__0_n_0\ : STD_LOGIC;
  signal \crcreg[15]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \crcreg[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \crcreg[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \crcreg[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \crcreg[16]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \crcreg[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \crcreg[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \crcreg[16]_i_6__0_n_0\ : STD_LOGIC;
  signal \crcreg[16]_i_7_n_0\ : STD_LOGIC;
  signal \crcreg[17]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[17]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[17]_i_4__0_n_0\ : STD_LOGIC;
  signal \crcreg[17]_i_5__0_n_0\ : STD_LOGIC;
  signal \crcreg[17]_i_6_n_0\ : STD_LOGIC;
  signal \crcreg[17]_i_7_n_0\ : STD_LOGIC;
  signal \crcreg[18]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[18]_i_3__0_n_0\ : STD_LOGIC;
  signal \crcreg[18]_i_4__0_n_0\ : STD_LOGIC;
  signal \crcreg[18]_i_5__0_n_0\ : STD_LOGIC;
  signal \crcreg[18]_i_6__0_n_0\ : STD_LOGIC;
  signal \crcreg[18]_i_7_n_0\ : STD_LOGIC;
  signal \crcreg[19]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \crcreg[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \crcreg[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \crcreg[19]_i_6__0_n_0\ : STD_LOGIC;
  signal \crcreg[19]_i_7_n_0\ : STD_LOGIC;
  signal \crcreg[19]_i_8_n_0\ : STD_LOGIC;
  signal \crcreg[19]_i_9_n_0\ : STD_LOGIC;
  signal \crcreg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \crcreg[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \crcreg[20]_i_10_n_0\ : STD_LOGIC;
  signal \crcreg[20]_i_11_n_0\ : STD_LOGIC;
  signal \crcreg[20]_i_12_n_0\ : STD_LOGIC;
  signal \crcreg[20]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \crcreg[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \crcreg[20]_i_5_n_0\ : STD_LOGIC;
  signal \crcreg[20]_i_6__0_n_0\ : STD_LOGIC;
  signal \crcreg[20]_i_7_n_0\ : STD_LOGIC;
  signal \crcreg[20]_i_8_n_0\ : STD_LOGIC;
  signal \crcreg[20]_i_9_n_0\ : STD_LOGIC;
  signal \crcreg[21]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[21]_i_3__0_n_0\ : STD_LOGIC;
  signal \crcreg[21]_i_4__0_n_0\ : STD_LOGIC;
  signal \crcreg[21]_i_5_n_0\ : STD_LOGIC;
  signal \crcreg[22]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \crcreg[22]_i_4__0_n_0\ : STD_LOGIC;
  signal \crcreg[22]_i_5__0_n_0\ : STD_LOGIC;
  signal \crcreg[23]_i_10_n_0\ : STD_LOGIC;
  signal \crcreg[23]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \crcreg[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \crcreg[23]_i_6__0_n_0\ : STD_LOGIC;
  signal \crcreg[23]_i_7__0_n_0\ : STD_LOGIC;
  signal \crcreg[23]_i_8_n_0\ : STD_LOGIC;
  signal \crcreg[23]_i_9_n_0\ : STD_LOGIC;
  signal \crcreg[24]_i_10__0_n_0\ : STD_LOGIC;
  signal \crcreg[24]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \crcreg[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \crcreg[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \crcreg[24]_i_6__0_n_0\ : STD_LOGIC;
  signal \crcreg[24]_i_7__0_n_0\ : STD_LOGIC;
  signal \crcreg[24]_i_8__0_n_0\ : STD_LOGIC;
  signal \crcreg[24]_i_9__0_n_0\ : STD_LOGIC;
  signal \crcreg[25]_i_10_n_0\ : STD_LOGIC;
  signal \crcreg[25]_i_11_n_0\ : STD_LOGIC;
  signal \crcreg[25]_i_12_n_0\ : STD_LOGIC;
  signal \crcreg[25]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[25]_i_3__0_n_0\ : STD_LOGIC;
  signal \crcreg[25]_i_4__0_n_0\ : STD_LOGIC;
  signal \crcreg[25]_i_5__0_n_0\ : STD_LOGIC;
  signal \crcreg[25]_i_6__0_n_0\ : STD_LOGIC;
  signal \crcreg[25]_i_7__0_n_0\ : STD_LOGIC;
  signal \crcreg[25]_i_8__0_n_0\ : STD_LOGIC;
  signal \crcreg[25]_i_9__0_n_0\ : STD_LOGIC;
  signal \crcreg[26]_i_10_n_0\ : STD_LOGIC;
  signal \crcreg[26]_i_11_n_0\ : STD_LOGIC;
  signal \crcreg[26]_i_12_n_0\ : STD_LOGIC;
  signal \crcreg[26]_i_13_n_0\ : STD_LOGIC;
  signal \crcreg[26]_i_14_n_0\ : STD_LOGIC;
  signal \crcreg[26]_i_15_n_0\ : STD_LOGIC;
  signal \crcreg[26]_i_16_n_0\ : STD_LOGIC;
  signal \crcreg[26]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[26]_i_3__0_n_0\ : STD_LOGIC;
  signal \crcreg[26]_i_4__0_n_0\ : STD_LOGIC;
  signal \crcreg[26]_i_5__0_n_0\ : STD_LOGIC;
  signal \crcreg[26]_i_6__0_n_0\ : STD_LOGIC;
  signal \crcreg[26]_i_7_n_0\ : STD_LOGIC;
  signal \crcreg[26]_i_8_n_0\ : STD_LOGIC;
  signal \crcreg[26]_i_9_n_0\ : STD_LOGIC;
  signal \crcreg[27]_i_10_n_0\ : STD_LOGIC;
  signal \crcreg[27]_i_11_n_0\ : STD_LOGIC;
  signal \crcreg[27]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[27]_i_3__0_n_0\ : STD_LOGIC;
  signal \crcreg[27]_i_4__0_n_0\ : STD_LOGIC;
  signal \crcreg[27]_i_5__0_n_0\ : STD_LOGIC;
  signal \crcreg[27]_i_6__0_n_0\ : STD_LOGIC;
  signal \crcreg[27]_i_7__0_n_0\ : STD_LOGIC;
  signal \crcreg[27]_i_8__0_n_0\ : STD_LOGIC;
  signal \crcreg[27]_i_9__0_n_0\ : STD_LOGIC;
  signal \crcreg[28]_i_10_n_0\ : STD_LOGIC;
  signal \crcreg[28]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[28]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \crcreg[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \crcreg[28]_i_6__0_n_0\ : STD_LOGIC;
  signal \crcreg[28]_i_7_n_0\ : STD_LOGIC;
  signal \crcreg[28]_i_8_n_0\ : STD_LOGIC;
  signal \crcreg[28]_i_9__0_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_10__0_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_11__0_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_12__0_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_13_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_14__0_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_15__0_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_16__0_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_17_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_3__0_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_4__0_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_5__0_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_6__0_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_7__0_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_8__0_n_0\ : STD_LOGIC;
  signal \crcreg[29]_i_9__0_n_0\ : STD_LOGIC;
  signal \crcreg[2]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \crcreg[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \crcreg[30]_i_10__0_n_0\ : STD_LOGIC;
  signal \crcreg[30]_i_11_n_0\ : STD_LOGIC;
  signal \crcreg[30]_i_12_n_0\ : STD_LOGIC;
  signal \crcreg[30]_i_13_n_0\ : STD_LOGIC;
  signal \crcreg[30]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[30]_i_3__0_n_0\ : STD_LOGIC;
  signal \crcreg[30]_i_4__0_n_0\ : STD_LOGIC;
  signal \crcreg[30]_i_5__0_n_0\ : STD_LOGIC;
  signal \crcreg[30]_i_6__0_n_0\ : STD_LOGIC;
  signal \crcreg[30]_i_7__0_n_0\ : STD_LOGIC;
  signal \crcreg[30]_i_8__0_n_0\ : STD_LOGIC;
  signal \crcreg[30]_i_9__0_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_10__0_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_11__0_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_12__0_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_13__0_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_14__0_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_7__0_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_8__0_n_0\ : STD_LOGIC;
  signal \crcreg[31]_i_9__0_n_0\ : STD_LOGIC;
  signal \crcreg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \crcreg[3]_i_2_n_0\ : STD_LOGIC;
  signal \crcreg[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \crcreg[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \crcreg[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \crcreg[4]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \crcreg[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \crcreg[4]_i_5_n_0\ : STD_LOGIC;
  signal \crcreg[5]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \crcreg[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \crcreg[5]_i_5_n_0\ : STD_LOGIC;
  signal \crcreg[5]_i_6_n_0\ : STD_LOGIC;
  signal \crcreg[6]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \crcreg[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \crcreg[6]_i_5_n_0\ : STD_LOGIC;
  signal \crcreg[6]_i_6_n_0\ : STD_LOGIC;
  signal \crcreg[6]_i_7_n_0\ : STD_LOGIC;
  signal \crcreg[6]_i_8_n_0\ : STD_LOGIC;
  signal \crcreg[7]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[7]_i_3_n_0\ : STD_LOGIC;
  signal \crcreg[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \crcreg[7]_i_5_n_0\ : STD_LOGIC;
  signal \crcreg[7]_i_6_n_0\ : STD_LOGIC;
  signal \crcreg[8]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \crcreg[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \crcreg[8]_i_5_n_0\ : STD_LOGIC;
  signal \crcreg[8]_i_6_n_0\ : STD_LOGIC;
  signal \crcreg[8]_i_7_n_0\ : STD_LOGIC;
  signal \crcreg[9]_i_1_n_0\ : STD_LOGIC;
  signal \crcreg[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \crcreg[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \crcreg[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \crcreg[9]_i_5_n_0\ : STD_LOGIC;
  signal \crcreg[9]_i_6_n_0\ : STD_LOGIC;
  signal \crcreg[9]_i_7_n_0\ : STD_LOGIC;
  signal \crcreg_reg_n_0_[0]\ : STD_LOGIC;
  signal \crcreg_reg_n_0_[24]\ : STD_LOGIC;
  signal data_valid : STD_LOGIC;
  signal data_width : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal msg1 : STD_LOGIC_VECTOR ( 23 downto 11 );
  signal p_0_in : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal \^p_12_in\ : STD_LOGIC;
  signal p_12_in_0 : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal p_24_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_26_in : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal p_28_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_30_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal NLW_crc_pass_fail_n_INST_0_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_crc_pass_fail_n_INST_0_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_pass_fail_n_INST_0_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_pass_fail_n_INST_0_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \crcreg[10]_i_2__0\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \crcreg[10]_i_5__0\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \crcreg[11]_i_2__0\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \crcreg[11]_i_8\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \crcreg[12]_i_2__0\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \crcreg[12]_i_7\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \crcreg[13]_i_3__0\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \crcreg[13]_i_4__0\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \crcreg[14]_i_2__0\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \crcreg[15]_i_3__0\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \crcreg[15]_i_6__0\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \crcreg[16]_i_2__0\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \crcreg[16]_i_6__0\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \crcreg[17]_i_3\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \crcreg[17]_i_4__0\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \crcreg[18]_i_3__0\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \crcreg[19]_i_5__0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \crcreg[19]_i_6__0\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \crcreg[19]_i_8\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \crcreg[1]_i_2__0\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \crcreg[21]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \crcreg[22]_i_2__0\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \crcreg[23]_i_2__0\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \crcreg[24]_i_9__0\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \crcreg[25]_i_3__0\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \crcreg[27]_i_11\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \crcreg[27]_i_4__0\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \crcreg[27]_i_5__0\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \crcreg[27]_i_6__0\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \crcreg[28]_i_2__0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \crcreg[28]_i_3\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \crcreg[28]_i_5__0\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \crcreg[28]_i_7\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \crcreg[29]_i_10__0\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \crcreg[29]_i_11__0\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \crcreg[29]_i_12__0\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \crcreg[29]_i_13\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \crcreg[2]_i_2__0\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \crcreg[30]_i_11\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \crcreg[30]_i_2__0\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \crcreg[30]_i_9__0\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \crcreg[31]_i_13__0\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \crcreg[31]_i_4__0\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \crcreg[3]_i_2\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \crcreg[3]_i_3__0\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \crcreg[3]_i_5__0\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \crcreg[5]_i_2__0\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \crcreg[5]_i_5\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \crcreg[6]_i_3__0\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \crcreg[6]_i_6\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \crcreg[6]_i_7\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \crcreg[6]_i_8\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \crcreg[7]_i_2__0\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \crcreg[7]_i_6\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \crcreg[8]_i_2__0\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \crcreg[8]_i_6\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \crcreg[8]_i_7\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \crcreg[9]_i_3__0\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \crcreg[9]_i_4__0\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \crcreg[9]_i_5\ : label is "soft_lutpair306";
begin
  p_12_in <= \^p_12_in\;
\DATA_US_r[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_reg[0]\,
      I1 => rx_src_rdy_crc,
      O => \^p_12_in\
    );
\crc_data_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(7),
      Q => crc_data_i(0),
      R => SR(0)
    );
\crc_data_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(13),
      Q => crc_data_i(10),
      R => SR(1)
    );
\crc_data_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(12),
      Q => crc_data_i(11),
      R => SR(1)
    );
\crc_data_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(11),
      Q => crc_data_i(12),
      R => SR(1)
    );
\crc_data_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(10),
      Q => crc_data_i(13),
      R => SR(1)
    );
\crc_data_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(9),
      Q => crc_data_i(14),
      R => SR(1)
    );
\crc_data_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(8),
      Q => crc_data_i(15),
      R => SR(1)
    );
\crc_data_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(23),
      Q => crc_data_i(16),
      R => SR(2)
    );
\crc_data_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(22),
      Q => crc_data_i(17),
      R => SR(2)
    );
\crc_data_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(21),
      Q => crc_data_i(18),
      R => SR(2)
    );
\crc_data_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(20),
      Q => crc_data_i(19),
      R => SR(2)
    );
\crc_data_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(6),
      Q => crc_data_i(1),
      R => SR(0)
    );
\crc_data_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(19),
      Q => crc_data_i(20),
      R => SR(2)
    );
\crc_data_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(18),
      Q => crc_data_i(21),
      R => SR(2)
    );
\crc_data_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(17),
      Q => crc_data_i(22),
      R => SR(2)
    );
\crc_data_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(16),
      Q => crc_data_i(23),
      R => SR(2)
    );
\crc_data_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(31),
      Q => crc_data_i(24),
      R => '0'
    );
\crc_data_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(30),
      Q => crc_data_i(25),
      R => '0'
    );
\crc_data_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(29),
      Q => crc_data_i(26),
      R => '0'
    );
\crc_data_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(28),
      Q => crc_data_i(27),
      R => '0'
    );
\crc_data_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(27),
      Q => crc_data_i(28),
      R => '0'
    );
\crc_data_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(26),
      Q => crc_data_i(29),
      R => '0'
    );
\crc_data_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(5),
      Q => crc_data_i(2),
      R => SR(0)
    );
\crc_data_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(25),
      Q => crc_data_i(30),
      R => '0'
    );
\crc_data_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(24),
      Q => crc_data_i(31),
      R => '0'
    );
\crc_data_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(4),
      Q => crc_data_i(3),
      R => SR(0)
    );
\crc_data_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(3),
      Q => crc_data_i(4),
      R => SR(0)
    );
\crc_data_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(2),
      Q => crc_data_i(5),
      R => SR(0)
    );
\crc_data_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(1),
      Q => crc_data_i(6),
      R => SR(0)
    );
\crc_data_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(0),
      Q => crc_data_i(7),
      R => SR(0)
    );
\crc_data_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(15),
      Q => crc_data_i(8),
      R => SR(1)
    );
\crc_data_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => Q(14),
      Q => crc_data_i(9),
      R => SR(1)
    );
crc_pass_fail_n_INST_0: unisim.vcomponents.CARRY4
     port map (
      CI => crc_pass_fail_n_INST_0_i_1_n_0,
      CO(3) => NLW_crc_pass_fail_n_INST_0_CO_UNCONNECTED(3),
      CO(2) => crc_pass_fail_n,
      CO(1) => crc_pass_fail_n_INST_0_n_2,
      CO(0) => crc_pass_fail_n_INST_0_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_crc_pass_fail_n_INST_0_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => crc_pass_fail_n_INST_0_i_2_n_0,
      S(1) => crc_pass_fail_n_INST_0_i_3_n_0,
      S(0) => crc_pass_fail_n_INST_0_i_4_n_0
    );
crc_pass_fail_n_INST_0_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => crc_pass_fail_n_INST_0_i_5_n_0,
      CO(3) => crc_pass_fail_n_INST_0_i_1_n_0,
      CO(2) => crc_pass_fail_n_INST_0_i_1_n_1,
      CO(1) => crc_pass_fail_n_INST_0_i_1_n_2,
      CO(0) => crc_pass_fail_n_INST_0_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_crc_pass_fail_n_INST_0_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => crc_pass_fail_n_INST_0_i_6_n_0,
      S(2) => crc_pass_fail_n_INST_0_i_7_n_0,
      S(1) => crc_pass_fail_n_INST_0_i_8_n_0,
      S(0) => crc_pass_fail_n_INST_0_i_9_n_0
    );
crc_pass_fail_n_INST_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => p_10_in,
      I1 => \received_CRC_reg[31]\(10),
      I2 => p_9_in,
      I3 => \received_CRC_reg[31]\(9),
      I4 => \received_CRC_reg[31]\(11),
      I5 => p_11_in,
      O => crc_pass_fail_n_INST_0_i_10_n_0
    );
crc_pass_fail_n_INST_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => \crcreg_reg_n_0_[0]\,
      I1 => \received_CRC_reg[31]\(7),
      I2 => p_6_in,
      I3 => \received_CRC_reg[31]\(6),
      I4 => \received_CRC_reg[31]\(8),
      I5 => p_8_in,
      O => crc_pass_fail_n_INST_0_i_11_n_0
    );
crc_pass_fail_n_INST_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => p_4_in,
      I1 => \received_CRC_reg[31]\(4),
      I2 => p_3_in,
      I3 => \received_CRC_reg[31]\(3),
      I4 => \received_CRC_reg[31]\(5),
      I5 => p_5_in,
      O => crc_pass_fail_n_INST_0_i_12_n_0
    );
crc_pass_fail_n_INST_0_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => p_1_in,
      I1 => \received_CRC_reg[31]\(1),
      I2 => p_0_in,
      I3 => \received_CRC_reg[31]\(0),
      I4 => \received_CRC_reg[31]\(2),
      I5 => p_2_in,
      O => crc_pass_fail_n_INST_0_i_13_n_0
    );
crc_pass_fail_n_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => p_30_in,
      I1 => \received_CRC_reg[31]\(30),
      I2 => \crcreg_reg_n_0_[24]\,
      I3 => \received_CRC_reg[31]\(31),
      O => crc_pass_fail_n_INST_0_i_2_n_0
    );
crc_pass_fail_n_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => p_28_in,
      I1 => \received_CRC_reg[31]\(28),
      I2 => p_27_in,
      I3 => \received_CRC_reg[31]\(27),
      I4 => \received_CRC_reg[31]\(29),
      I5 => p_29_in,
      O => crc_pass_fail_n_INST_0_i_3_n_0
    );
crc_pass_fail_n_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => p_25_in,
      I1 => \received_CRC_reg[31]\(25),
      I2 => p_24_in,
      I3 => \received_CRC_reg[31]\(24),
      I4 => \received_CRC_reg[31]\(26),
      I5 => p_26_in,
      O => crc_pass_fail_n_INST_0_i_4_n_0
    );
crc_pass_fail_n_INST_0_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => crc_pass_fail_n_INST_0_i_5_n_0,
      CO(2) => crc_pass_fail_n_INST_0_i_5_n_1,
      CO(1) => crc_pass_fail_n_INST_0_i_5_n_2,
      CO(0) => crc_pass_fail_n_INST_0_i_5_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_crc_pass_fail_n_INST_0_i_5_O_UNCONNECTED(3 downto 0),
      S(3) => crc_pass_fail_n_INST_0_i_10_n_0,
      S(2) => crc_pass_fail_n_INST_0_i_11_n_0,
      S(1) => crc_pass_fail_n_INST_0_i_12_n_0,
      S(0) => crc_pass_fail_n_INST_0_i_13_n_0
    );
crc_pass_fail_n_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => p_22_in,
      I1 => \received_CRC_reg[31]\(22),
      I2 => p_21_in,
      I3 => \received_CRC_reg[31]\(21),
      I4 => \received_CRC_reg[31]\(23),
      I5 => p_23_in,
      O => crc_pass_fail_n_INST_0_i_6_n_0
    );
crc_pass_fail_n_INST_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => p_19_in,
      I1 => \received_CRC_reg[31]\(19),
      I2 => p_18_in,
      I3 => \received_CRC_reg[31]\(18),
      I4 => \received_CRC_reg[31]\(20),
      I5 => p_20_in,
      O => crc_pass_fail_n_INST_0_i_7_n_0
    );
crc_pass_fail_n_INST_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => p_16_in,
      I1 => \received_CRC_reg[31]\(16),
      I2 => p_15_in,
      I3 => \received_CRC_reg[31]\(15),
      I4 => \received_CRC_reg[31]\(17),
      I5 => p_17_in,
      O => crc_pass_fail_n_INST_0_i_8_n_0
    );
crc_pass_fail_n_INST_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => p_13_in,
      I1 => \received_CRC_reg[31]\(13),
      I2 => p_12_in_0,
      I3 => \received_CRC_reg[31]\(12),
      I4 => \received_CRC_reg[31]\(14),
      I5 => p_14_in,
      O => crc_pass_fail_n_INST_0_i_9_n_0
    );
\crcreg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDD885050DD88"
    )
        port map (
      I0 => data_width(1),
      I1 => \crcreg[20]_i_5_n_0\,
      I2 => \crcreg[0]_i_2_n_0\,
      I3 => \crcreg[0]_i_3__0_n_0\,
      I4 => data_width(0),
      I5 => \crcreg[26]_i_3__0_n_0\,
      O => \crcreg[0]_i_1__0_n_0\
    );
\crcreg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[30]_i_4__0_n_0\,
      I1 => crc_data_i(26),
      I2 => p_29_in,
      I3 => crc_data_i(16),
      I4 => p_23_in,
      I5 => \crcreg[29]_i_10__0_n_0\,
      O => \crcreg[0]_i_2_n_0\
    );
\crcreg[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => crc_data_i(30),
      I1 => p_25_in,
      I2 => crc_data_i(24),
      I3 => \crcreg_reg_n_0_[24]\,
      O => \crcreg[0]_i_3__0_n_0\
    );
\crcreg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01105115FFFFFFFF"
    )
        port map (
      I0 => \crcreg[10]_i_2__0_n_0\,
      I1 => \crcreg[26]_i_3__0_n_0\,
      I2 => \crcreg[28]_i_3_n_0\,
      I3 => \crcreg[10]_i_3__0_n_0\,
      I4 => \crcreg[26]_i_5__0_n_0\,
      I5 => \crcreg[10]_i_4__0_n_0\,
      O => \crcreg[10]_i_1_n_0\
    );
\crcreg[10]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55D7"
    )
        port map (
      I0 => data_width(0),
      I1 => \crcreg[18]_i_5__0_n_0\,
      I2 => \crcreg[0]_i_2_n_0\,
      I3 => data_width(1),
      O => \crcreg[10]_i_2__0_n_0\
    );
\crcreg[10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[25]_i_4__0_n_0\,
      I1 => \crcreg[30]_i_2__0_n_0\,
      I2 => \crcreg[31]_i_11__0_n_0\,
      I3 => \crcreg[27]_i_8__0_n_0\,
      I4 => \crcreg[20]_i_5_n_0\,
      I5 => \crcreg[29]_i_2__0_n_0\,
      O => \crcreg[10]_i_3__0_n_0\
    );
\crcreg[10]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF84484884"
    )
        port map (
      I0 => \crcreg[20]_i_5_n_0\,
      I1 => data_width(1),
      I2 => \crcreg[28]_i_7_n_0\,
      I3 => \crcreg[18]_i_6__0_n_0\,
      I4 => \crcreg[27]_i_8__0_n_0\,
      I5 => \crcreg[10]_i_5__0_n_0\,
      O => \crcreg[10]_i_4__0_n_0\
    );
\crcreg[10]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEB"
    )
        port map (
      I0 => data_width(0),
      I1 => \crcreg[28]_i_9__0_n_0\,
      I2 => \crcreg[0]_i_3__0_n_0\,
      I3 => data_width(1),
      O => \crcreg[10]_i_5__0_n_0\
    );
\crcreg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1015FFFF"
    )
        port map (
      I0 => \crcreg[11]_i_2__0_n_0\,
      I1 => \crcreg[26]_i_3__0_n_0\,
      I2 => msg1(11),
      I3 => \crcreg[26]_i_5__0_n_0\,
      I4 => \crcreg[11]_i_4__0_n_0\,
      O => \crcreg[11]_i_1_n_0\
    );
\crcreg[11]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55D7"
    )
        port map (
      I0 => data_width(0),
      I1 => \crcreg[27]_i_9__0_n_0\,
      I2 => \crcreg[0]_i_2_n_0\,
      I3 => data_width(1),
      O => \crcreg[11]_i_2__0_n_0\
    );
\crcreg[11]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[11]_i_5__0_n_0\,
      I1 => \crcreg[20]_i_3__0_n_0\,
      I2 => \crcreg[11]_i_6_n_0\,
      I3 => \crcreg[30]_i_2__0_n_0\,
      I4 => \crcreg[25]_i_4__0_n_0\,
      O => msg1(11)
    );
\crcreg[11]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF84484884"
    )
        port map (
      I0 => \crcreg[20]_i_5_n_0\,
      I1 => data_width(1),
      I2 => \crcreg[28]_i_7_n_0\,
      I3 => \crcreg[11]_i_7_n_0\,
      I4 => \crcreg[31]_i_11__0_n_0\,
      I5 => \crcreg[11]_i_8_n_0\,
      O => \crcreg[11]_i_4__0_n_0\
    );
\crcreg[11]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[20]_i_7_n_0\,
      I1 => \crcreg[0]_i_2_n_0\,
      I2 => \crcreg[11]_i_9_n_0\,
      I3 => \crcreg[29]_i_4__0_n_0\,
      I4 => \crcreg[16]_i_7_n_0\,
      O => \crcreg[11]_i_5__0_n_0\
    );
\crcreg[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[25]_i_7__0_n_0\,
      I1 => \crcreg[31]_i_4__0_n_0\,
      I2 => \crcreg[31]_i_7__0_n_0\,
      I3 => \crcreg[16]_i_7_n_0\,
      I4 => \crcreg[0]_i_2_n_0\,
      I5 => \crcreg[20]_i_7_n_0\,
      O => \crcreg[11]_i_6_n_0\
    );
\crcreg[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[30]_i_6__0_n_0\,
      I1 => \crcreg[31]_i_4__0_n_0\,
      I2 => \crcreg[24]_i_8__0_n_0\,
      I3 => \crcreg[27]_i_10_n_0\,
      I4 => \crcreg[31]_i_7__0_n_0\,
      I5 => \crcreg[30]_i_3__0_n_0\,
      O => \crcreg[11]_i_7_n_0\
    );
\crcreg[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEB"
    )
        port map (
      I0 => data_width(0),
      I1 => \crcreg[19]_i_7_n_0\,
      I2 => \crcreg[0]_i_3__0_n_0\,
      I3 => data_width(1),
      O => \crcreg[11]_i_8_n_0\
    );
\crcreg[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[30]_i_4__0_n_0\,
      I1 => \crcreg[29]_i_10__0_n_0\,
      I2 => \crcreg[6]_i_8_n_0\,
      I3 => \crcreg[9]_i_7_n_0\,
      I4 => \crcreg[6]_i_6_n_0\,
      I5 => \crcreg[31]_i_5__0_n_0\,
      O => \crcreg[11]_i_9_n_0\
    );
\crcreg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01105115FFFFFFFF"
    )
        port map (
      I0 => \crcreg[12]_i_2__0_n_0\,
      I1 => \crcreg[26]_i_3__0_n_0\,
      I2 => \crcreg[27]_i_2__0_n_0\,
      I3 => \crcreg[12]_i_3__0_n_0\,
      I4 => \crcreg[26]_i_5__0_n_0\,
      I5 => \crcreg[12]_i_4__0_n_0\,
      O => \crcreg[12]_i_1_n_0\
    );
\crcreg[12]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55D7"
    )
        port map (
      I0 => data_width(0),
      I1 => \crcreg[28]_i_8_n_0\,
      I2 => \crcreg[0]_i_2_n_0\,
      I3 => data_width(1),
      O => \crcreg[12]_i_2__0_n_0\
    );
\crcreg[12]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[26]_i_10_n_0\,
      I1 => \crcreg[29]_i_2__0_n_0\,
      I2 => \crcreg[12]_i_5_n_0\,
      I3 => \crcreg[31]_i_3_n_0\,
      I4 => \crcreg[20]_i_3__0_n_0\,
      O => \crcreg[12]_i_3__0_n_0\
    );
\crcreg[12]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF84484884"
    )
        port map (
      I0 => \crcreg[20]_i_5_n_0\,
      I1 => data_width(1),
      I2 => \crcreg[27]_i_8__0_n_0\,
      I3 => \crcreg[12]_i_6__0_n_0\,
      I4 => \crcreg[31]_i_11__0_n_0\,
      I5 => \crcreg[12]_i_7_n_0\,
      O => \crcreg[12]_i_4__0_n_0\
    );
\crcreg[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[20]_i_7_n_0\,
      I1 => \crcreg[0]_i_2_n_0\,
      I2 => \crcreg[30]_i_6__0_n_0\,
      I3 => \crcreg[31]_i_7__0_n_0\,
      I4 => \crcreg[29]_i_7__0_n_0\,
      I5 => \crcreg[29]_i_6__0_n_0\,
      O => \crcreg[12]_i_5_n_0\
    );
\crcreg[12]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[30]_i_6__0_n_0\,
      I1 => \crcreg[31]_i_4__0_n_0\,
      I2 => \crcreg[12]_i_8_n_0\,
      I3 => \crcreg[0]_i_2_n_0\,
      I4 => \crcreg[29]_i_3__0_n_0\,
      O => \crcreg[12]_i_6__0_n_0\
    );
\crcreg[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEB"
    )
        port map (
      I0 => data_width(0),
      I1 => \crcreg[20]_i_10_n_0\,
      I2 => \crcreg[0]_i_3__0_n_0\,
      I3 => data_width(1),
      O => \crcreg[12]_i_7_n_0\
    );
\crcreg[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[26]_i_11_n_0\,
      I1 => \crcreg[0]_i_3__0_n_0\,
      I2 => \crcreg[6]_i_6_n_0\,
      I3 => \crcreg[30]_i_8__0_n_0\,
      I4 => \crcreg[29]_i_10__0_n_0\,
      I5 => \crcreg[29]_i_9__0_n_0\,
      O => \crcreg[12]_i_8_n_0\
    );
\crcreg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF007B"
    )
        port map (
      I0 => \crcreg[27]_i_2__0_n_0\,
      I1 => data_width(1),
      I2 => \crcreg[13]_i_2__0_n_0\,
      I3 => \crcreg[13]_i_3__0_n_0\,
      I4 => \crcreg[13]_i_4__0_n_0\,
      I5 => \crcreg[13]_i_5__0_n_0\,
      O => \crcreg[13]_i_1_n_0\
    );
\crcreg[13]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[26]_i_10_n_0\,
      I1 => \crcreg[29]_i_2__0_n_0\,
      I2 => \crcreg[13]_i_6_n_0\,
      I3 => \crcreg[30]_i_2__0_n_0\,
      I4 => \crcreg[25]_i_4__0_n_0\,
      O => \crcreg[13]_i_2__0_n_0\
    );
\crcreg[13]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => data_width(1),
      I1 => \crcreg[13]_i_7_n_0\,
      I2 => data_width(0),
      O => \crcreg[13]_i_3__0_n_0\
    );
\crcreg[13]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => data_width(1),
      I1 => data_width(0),
      I2 => \crcreg[21]_i_4__0_n_0\,
      O => \crcreg[13]_i_4__0_n_0\
    );
\crcreg[13]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => \crcreg[19]_i_5__0_n_0\,
      I1 => \crcreg[27]_i_8__0_n_0\,
      I2 => \crcreg[29]_i_3__0_n_0\,
      I3 => \crcreg[21]_i_5_n_0\,
      I4 => \crcreg[28]_i_7_n_0\,
      I5 => \crcreg[31]_i_11__0_n_0\,
      O => \crcreg[13]_i_5__0_n_0\
    );
\crcreg[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[25]_i_7__0_n_0\,
      I1 => \crcreg[31]_i_4__0_n_0\,
      I2 => \crcreg[30]_i_6__0_n_0\,
      I3 => \crcreg[29]_i_3__0_n_0\,
      I4 => \crcreg[31]_i_7__0_n_0\,
      I5 => \crcreg[16]_i_7_n_0\,
      O => \crcreg[13]_i_6_n_0\
    );
\crcreg[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[31]_i_7__0_n_0\,
      I1 => \crcreg[27]_i_10_n_0\,
      I2 => \crcreg[30]_i_4__0_n_0\,
      I3 => \crcreg[13]_i_8_n_0\,
      I4 => \crcreg[29]_i_4__0_n_0\,
      I5 => \crcreg[24]_i_8__0_n_0\,
      O => \crcreg[13]_i_7_n_0\
    );
\crcreg[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[0]_i_3__0_n_0\,
      I1 => crc_data_i(27),
      I2 => p_28_in,
      I3 => \crcreg[6]_i_7_n_0\,
      I4 => \crcreg[6]_i_8_n_0\,
      I5 => \crcreg[29]_i_10__0_n_0\,
      O => \crcreg[13]_i_8_n_0\
    );
\crcreg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFCEEEECCCCCCCC"
    )
        port map (
      I0 => \crcreg[22]_i_3__0_n_0\,
      I1 => \crcreg[14]_i_2__0_n_0\,
      I2 => \crcreg[28]_i_3_n_0\,
      I3 => \crcreg[14]_i_3__0_n_0\,
      I4 => data_width(0),
      I5 => data_width(1),
      O => \crcreg[14]_i_1_n_0\
    );
\crcreg[14]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \crcreg[14]_i_4__0_n_0\,
      I1 => \crcreg[14]_i_5__0_n_0\,
      I2 => data_width(0),
      I3 => data_width(1),
      O => \crcreg[14]_i_2__0_n_0\
    );
\crcreg[14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[25]_i_4__0_n_0\,
      I1 => \crcreg[30]_i_2__0_n_0\,
      I2 => \crcreg[31]_i_11__0_n_0\,
      I3 => \crcreg[14]_i_6__0_n_0\,
      I4 => \crcreg[31]_i_3_n_0\,
      I5 => \crcreg[20]_i_3__0_n_0\,
      O => \crcreg[14]_i_3__0_n_0\
    );
\crcreg[14]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[24]_i_8__0_n_0\,
      I1 => \crcreg[29]_i_6__0_n_0\,
      I2 => \crcreg[31]_i_5__0_n_0\,
      I3 => \crcreg[14]_i_7__0_n_0\,
      I4 => \crcreg[30]_i_4__0_n_0\,
      I5 => \crcreg[27]_i_10_n_0\,
      O => \crcreg[14]_i_4__0_n_0\
    );
\crcreg[14]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc_data_i(26),
      I1 => p_29_in,
      I2 => \crcreg[6]_i_8_n_0\,
      I3 => \crcreg[30]_i_12_n_0\,
      I4 => p_28_in,
      I5 => crc_data_i(27),
      O => \crcreg[14]_i_5__0_n_0\
    );
\crcreg[14]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[20]_i_7_n_0\,
      I1 => \crcreg[0]_i_2_n_0\,
      I2 => \crcreg[29]_i_3__0_n_0\,
      I3 => \crcreg[30]_i_3__0_n_0\,
      I4 => \crcreg[30]_i_6__0_n_0\,
      O => \crcreg[14]_i_6__0_n_0\
    );
\crcreg[14]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[29]_i_10__0_n_0\,
      I1 => \crcreg[6]_i_8_n_0\,
      I2 => \crcreg[29]_i_13_n_0\,
      I3 => \crcreg[6]_i_7_n_0\,
      I4 => p_29_in,
      I5 => crc_data_i(26),
      O => \crcreg[14]_i_7__0_n_0\
    );
\crcreg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFEFFEEEEEEEEE"
    )
        port map (
      I0 => \crcreg[15]_i_2__0_n_0\,
      I1 => \crcreg[15]_i_3__0_n_0\,
      I2 => \crcreg[25]_i_4__0_n_0\,
      I3 => \crcreg[15]_i_4__0_n_0\,
      I4 => \crcreg[20]_i_3__0_n_0\,
      I5 => \crcreg[28]_i_5__0_n_0\,
      O => \crcreg[15]_i_1_n_0\
    );
\crcreg[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => \crcreg[19]_i_5__0_n_0\,
      I1 => \crcreg[30]_i_6__0_n_0\,
      I2 => \crcreg[31]_i_4__0_n_0\,
      I3 => \crcreg[15]_i_5__0_n_0\,
      I4 => \crcreg[29]_i_3__0_n_0\,
      I5 => \crcreg[28]_i_7_n_0\,
      O => \crcreg[15]_i_2__0_n_0\
    );
\crcreg[15]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \crcreg[31]_i_12__0_n_0\,
      I1 => \crcreg[31]_i_8__0_n_0\,
      I2 => data_width(0),
      I3 => data_width(1),
      O => \crcreg[15]_i_3__0_n_0\
    );
\crcreg[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[29]_i_2__0_n_0\,
      I1 => \crcreg[20]_i_5_n_0\,
      I2 => \crcreg[28]_i_7_n_0\,
      I3 => \crcreg[15]_i_6__0_n_0\,
      I4 => \crcreg[27]_i_8__0_n_0\,
      I5 => \crcreg[31]_i_3_n_0\,
      O => \crcreg[15]_i_4__0_n_0\
    );
\crcreg[15]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[0]_i_2_n_0\,
      I1 => \crcreg[27]_i_10_n_0\,
      I2 => \crcreg[30]_i_4__0_n_0\,
      I3 => \crcreg[31]_i_5__0_n_0\,
      I4 => \crcreg[29]_i_4__0_n_0\,
      I5 => \crcreg[24]_i_8__0_n_0\,
      O => \crcreg[15]_i_5__0_n_0\
    );
\crcreg[15]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crcreg[29]_i_3__0_n_0\,
      I1 => \crcreg[31]_i_4__0_n_0\,
      I2 => \crcreg[30]_i_3__0_n_0\,
      O => \crcreg[15]_i_6__0_n_0\
    );
\crcreg[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1015FFFF"
    )
        port map (
      I0 => \crcreg[16]_i_2__0_n_0\,
      I1 => \crcreg[26]_i_3__0_n_0\,
      I2 => \crcreg[16]_i_3__0_n_0\,
      I3 => \crcreg[26]_i_5__0_n_0\,
      I4 => \crcreg[16]_i_4__0_n_0\,
      O => \crcreg[16]_i_1_n_0\
    );
\crcreg[16]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55D7"
    )
        port map (
      I0 => data_width(0),
      I1 => \crcreg[26]_i_8_n_0\,
      I2 => \crcreg[0]_i_2_n_0\,
      I3 => data_width(1),
      O => \crcreg[16]_i_2__0_n_0\
    );
\crcreg[16]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[20]_i_3__0_n_0\,
      I1 => \crcreg[30]_i_2__0_n_0\,
      I2 => \crcreg[31]_i_11__0_n_0\,
      I3 => \crcreg[16]_i_5__0_n_0\,
      I4 => \crcreg[20]_i_5_n_0\,
      I5 => \crcreg[29]_i_2__0_n_0\,
      O => \crcreg[16]_i_3__0_n_0\
    );
\crcreg[16]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF84484884"
    )
        port map (
      I0 => \crcreg[20]_i_5_n_0\,
      I1 => data_width(1),
      I2 => \crcreg[29]_i_3__0_n_0\,
      I3 => \crcreg[24]_i_6__0_n_0\,
      I4 => \crcreg[30]_i_6__0_n_0\,
      I5 => \crcreg[16]_i_6__0_n_0\,
      O => \crcreg[16]_i_4__0_n_0\
    );
\crcreg[16]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[16]_i_7_n_0\,
      I1 => \crcreg[31]_i_7__0_n_0\,
      I2 => \crcreg[30]_i_3__0_n_0\,
      I3 => \crcreg[0]_i_2_n_0\,
      I4 => \crcreg[31]_i_4__0_n_0\,
      I5 => \crcreg[30]_i_6__0_n_0\,
      O => \crcreg[16]_i_5__0_n_0\
    );
\crcreg[16]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEB"
    )
        port map (
      I0 => data_width(0),
      I1 => \crcreg[24]_i_7__0_n_0\,
      I2 => \crcreg[0]_i_3__0_n_0\,
      I3 => data_width(1),
      O => \crcreg[16]_i_6__0_n_0\
    );
\crcreg[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[30]_i_8__0_n_0\,
      I1 => p_29_in,
      I2 => crc_data_i(26),
      I3 => \crcreg[29]_i_15__0_n_0\,
      I4 => \crcreg[31]_i_13__0_n_0\,
      I5 => \crcreg[31]_i_9__0_n_0\,
      O => \crcreg[16]_i_7_n_0\
    );
\crcreg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF007B"
    )
        port map (
      I0 => \crcreg[27]_i_2__0_n_0\,
      I1 => data_width(1),
      I2 => \crcreg[17]_i_2__0_n_0\,
      I3 => \crcreg[17]_i_3_n_0\,
      I4 => \crcreg[17]_i_4__0_n_0\,
      I5 => \crcreg[17]_i_5__0_n_0\,
      O => \crcreg[17]_i_1_n_0\
    );
\crcreg[17]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[29]_i_2__0_n_0\,
      I1 => \crcreg[31]_i_3_n_0\,
      I2 => \crcreg[27]_i_8__0_n_0\,
      I3 => \crcreg[17]_i_6_n_0\,
      I4 => \crcreg[31]_i_11__0_n_0\,
      I5 => \crcreg[30]_i_2__0_n_0\,
      O => \crcreg[17]_i_2__0_n_0\
    );
\crcreg[17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => data_width(1),
      I1 => \crcreg[27]_i_7__0_n_0\,
      I2 => data_width(0),
      O => \crcreg[17]_i_3_n_0\
    );
\crcreg[17]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => data_width(1),
      I1 => data_width(0),
      I2 => \crcreg[17]_i_7_n_0\,
      O => \crcreg[17]_i_4__0_n_0\
    );
\crcreg[17]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => \crcreg[19]_i_5__0_n_0\,
      I1 => \crcreg[29]_i_3__0_n_0\,
      I2 => \crcreg[31]_i_4__0_n_0\,
      I3 => \crcreg[25]_i_6__0_n_0\,
      I4 => \crcreg[30]_i_3__0_n_0\,
      I5 => \crcreg[31]_i_11__0_n_0\,
      O => \crcreg[17]_i_5__0_n_0\
    );
\crcreg[17]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[30]_i_6__0_n_0\,
      I1 => \crcreg[31]_i_4__0_n_0\,
      I2 => \crcreg[31]_i_7__0_n_0\,
      I3 => \crcreg[0]_i_2_n_0\,
      I4 => \crcreg[29]_i_3__0_n_0\,
      O => \crcreg[17]_i_6_n_0\
    );
\crcreg[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[29]_i_10__0_n_0\,
      I1 => \crcreg[29]_i_13_n_0\,
      I2 => p_14_in,
      I3 => crc_data_i(9),
      I4 => \crcreg[29]_i_12__0_n_0\,
      I5 => \crcreg[6]_i_7_n_0\,
      O => \crcreg[17]_i_7_n_0\
    );
\crcreg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFCEEEECCCCCCCC"
    )
        port map (
      I0 => \crcreg[18]_i_2__0_n_0\,
      I1 => \crcreg[18]_i_3__0_n_0\,
      I2 => \crcreg[28]_i_3_n_0\,
      I3 => \crcreg[18]_i_4__0_n_0\,
      I4 => data_width(0),
      I5 => data_width(1),
      O => \crcreg[18]_i_1_n_0\
    );
\crcreg[18]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[27]_i_8__0_n_0\,
      I1 => \crcreg[31]_i_4__0_n_0\,
      I2 => \crcreg[18]_i_5__0_n_0\,
      I3 => \crcreg[0]_i_2_n_0\,
      I4 => \crcreg[30]_i_3__0_n_0\,
      O => \crcreg[18]_i_2__0_n_0\
    );
\crcreg[18]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \crcreg[28]_i_6__0_n_0\,
      I1 => \crcreg[26]_i_7_n_0\,
      I2 => data_width(0),
      I3 => data_width(1),
      O => \crcreg[18]_i_3__0_n_0\
    );
\crcreg[18]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[30]_i_2__0_n_0\,
      I1 => \crcreg[20]_i_5_n_0\,
      I2 => \crcreg[28]_i_7_n_0\,
      I3 => \crcreg[18]_i_6__0_n_0\,
      I4 => \crcreg[27]_i_8__0_n_0\,
      I5 => \crcreg[31]_i_3_n_0\,
      O => \crcreg[18]_i_4__0_n_0\
    );
\crcreg[18]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[24]_i_8__0_n_0\,
      I1 => \crcreg[29]_i_4__0_n_0\,
      I2 => \crcreg[0]_i_3__0_n_0\,
      I3 => \crcreg[18]_i_7_n_0\,
      I4 => \crcreg[30]_i_4__0_n_0\,
      I5 => \crcreg[27]_i_10_n_0\,
      O => \crcreg[18]_i_5__0_n_0\
    );
\crcreg[18]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[29]_i_3__0_n_0\,
      I1 => \crcreg[0]_i_2_n_0\,
      I2 => \crcreg[24]_i_8__0_n_0\,
      I3 => \crcreg[31]_i_7__0_n_0\,
      I4 => \crcreg[30]_i_3__0_n_0\,
      O => \crcreg[18]_i_6__0_n_0\
    );
\crcreg[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_30_in,
      I1 => crc_data_i(25),
      I2 => p_24_in,
      I3 => crc_data_i(31),
      I4 => crc_data_i(26),
      I5 => p_29_in,
      O => \crcreg[18]_i_7_n_0\
    );
\crcreg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEBEBBEAAAAAAAA"
    )
        port map (
      I0 => \crcreg[19]_i_2__0_n_0\,
      I1 => \crcreg[25]_i_4__0_n_0\,
      I2 => \crcreg[20]_i_5_n_0\,
      I3 => \crcreg[19]_i_3__0_n_0\,
      I4 => \crcreg[31]_i_3_n_0\,
      I5 => \crcreg[28]_i_5__0_n_0\,
      O => \crcreg[19]_i_1_n_0\
    );
\crcreg[19]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEBEBBEAAAAAAAA"
    )
        port map (
      I0 => \crcreg[19]_i_4__0_n_0\,
      I1 => \crcreg[28]_i_7_n_0\,
      I2 => \crcreg[0]_i_2_n_0\,
      I3 => \crcreg[27]_i_9__0_n_0\,
      I4 => \crcreg[31]_i_4__0_n_0\,
      I5 => \crcreg[19]_i_5__0_n_0\,
      O => \crcreg[19]_i_2__0_n_0\
    );
\crcreg[19]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[31]_i_11__0_n_0\,
      I1 => \crcreg[30]_i_6__0_n_0\,
      I2 => \crcreg[31]_i_4__0_n_0\,
      I3 => \crcreg[19]_i_6__0_n_0\,
      I4 => \crcreg[30]_i_3__0_n_0\,
      I5 => \crcreg[28]_i_7_n_0\,
      O => \crcreg[19]_i_3__0_n_0\
    );
\crcreg[19]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF69960000"
    )
        port map (
      I0 => \crcreg[27]_i_10_n_0\,
      I1 => \crcreg[0]_i_3__0_n_0\,
      I2 => \crcreg[19]_i_7_n_0\,
      I3 => \crcreg[31]_i_5__0_n_0\,
      I4 => \crcreg[19]_i_8_n_0\,
      I5 => \crcreg[19]_i_9_n_0\,
      O => \crcreg[19]_i_4__0_n_0\
    );
\crcreg[19]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_width(1),
      I1 => data_width(0),
      O => \crcreg[19]_i_5__0_n_0\
    );
\crcreg[19]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crcreg[31]_i_7__0_n_0\,
      I1 => \crcreg[27]_i_10_n_0\,
      I2 => \crcreg[24]_i_8__0_n_0\,
      O => \crcreg[19]_i_6__0_n_0\
    );
\crcreg[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[29]_i_10__0_n_0\,
      I1 => crc_data_i(28),
      I2 => p_27_in,
      I3 => \crcreg[25]_i_12_n_0\,
      I4 => p_28_in,
      I5 => crc_data_i(27),
      O => \crcreg[19]_i_7_n_0\
    );
\crcreg[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_width(0),
      I1 => data_width(1),
      O => \crcreg[19]_i_8_n_0\
    );
\crcreg[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => \crcreg[24]_i_9__0_n_0\,
      I1 => \crcreg[29]_i_12__0_n_0\,
      I2 => crc_data_i(11),
      I3 => p_12_in_0,
      I4 => p_28_in,
      I5 => crc_data_i(27),
      O => \crcreg[19]_i_9_n_0\
    );
\crcreg[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1015FFFF"
    )
        port map (
      I0 => \crcreg[1]_i_2__0_n_0\,
      I1 => \crcreg[26]_i_3__0_n_0\,
      I2 => \crcreg[27]_i_2__0_n_0\,
      I3 => \crcreg[26]_i_5__0_n_0\,
      I4 => \crcreg[1]_i_3__0_n_0\,
      O => \crcreg[1]_i_1__0_n_0\
    );
\crcreg[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55D7"
    )
        port map (
      I0 => data_width(0),
      I1 => \crcreg[31]_i_7__0_n_0\,
      I2 => \crcreg[0]_i_2_n_0\,
      I3 => data_width(1),
      O => \crcreg[1]_i_2__0_n_0\
    );
\crcreg[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF9F90909F"
    )
        port map (
      I0 => \crcreg[20]_i_5_n_0\,
      I1 => \crcreg[31]_i_11__0_n_0\,
      I2 => data_width(1),
      I3 => \crcreg[0]_i_3__0_n_0\,
      I4 => \crcreg[29]_i_10__0_n_0\,
      I5 => data_width(0),
      O => \crcreg[1]_i_3__0_n_0\
    );
\crcreg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEAAAAAAAAAAAA"
    )
        port map (
      I0 => \crcreg[20]_i_2__0_n_0\,
      I1 => \crcreg[20]_i_3__0_n_0\,
      I2 => \crcreg[20]_i_4__0_n_0\,
      I3 => \crcreg[20]_i_5_n_0\,
      I4 => data_width(0),
      I5 => data_width(1),
      O => \crcreg[20]_i_1_n_0\
    );
\crcreg[20]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[29]_i_10__0_n_0\,
      I1 => crc_data_i(28),
      I2 => p_27_in,
      I3 => \crcreg[20]_i_12_n_0\,
      I4 => p_29_in,
      I5 => crc_data_i(26),
      O => \crcreg[20]_i_10_n_0\
    );
\crcreg[20]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc_data_i(30),
      I1 => p_25_in,
      I2 => p_13_in,
      I3 => crc_data_i(10),
      I4 => p_24_in,
      I5 => crc_data_i(31),
      O => \crcreg[20]_i_11_n_0\
    );
\crcreg[20]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc_data_i(29),
      I1 => p_26_in,
      I2 => p_3_in,
      I3 => crc_data_i(4),
      I4 => p_24_in,
      I5 => crc_data_i(31),
      O => \crcreg[20]_i_12_n_0\
    );
\crcreg[20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEBBEAAAA"
    )
        port map (
      I0 => \crcreg[20]_i_6__0_n_0\,
      I1 => \crcreg[30]_i_6__0_n_0\,
      I2 => \crcreg[28]_i_8_n_0\,
      I3 => \crcreg[0]_i_2_n_0\,
      I4 => data_width(1),
      I5 => data_width(0),
      O => \crcreg[20]_i_2__0_n_0\
    );
\crcreg[20]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[20]_i_7_n_0\,
      I1 => \crcreg[0]_i_2_n_0\,
      I2 => \crcreg[30]_i_3__0_n_0\,
      I3 => \crcreg[20]_i_8_n_0\,
      I4 => \crcreg[29]_i_3__0_n_0\,
      O => \crcreg[20]_i_3__0_n_0\
    );
\crcreg[20]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crcreg[31]_i_11__0_n_0\,
      I1 => \crcreg[30]_i_6__0_n_0\,
      I2 => \crcreg[20]_i_9_n_0\,
      I3 => \crcreg[27]_i_8__0_n_0\,
      O => \crcreg[20]_i_4__0_n_0\
    );
\crcreg[20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[30]_i_3__0_n_0\,
      I1 => \crcreg[24]_i_8__0_n_0\,
      I2 => \crcreg[24]_i_7__0_n_0\,
      I3 => \crcreg[0]_i_3__0_n_0\,
      I4 => \crcreg[31]_i_7__0_n_0\,
      O => \crcreg[20]_i_5_n_0\
    );
\crcreg[20]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000009696FF00"
    )
        port map (
      I0 => \crcreg[29]_i_6__0_n_0\,
      I1 => \crcreg[20]_i_10_n_0\,
      I2 => \crcreg[0]_i_3__0_n_0\,
      I3 => \crcreg[30]_i_11_n_0\,
      I4 => data_width(0),
      I5 => data_width(1),
      O => \crcreg[20]_i_6__0_n_0\
    );
\crcreg[20]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crcreg[29]_i_9__0_n_0\,
      I1 => \crcreg[29]_i_10__0_n_0\,
      I2 => \crcreg[20]_i_11_n_0\,
      I3 => \crcreg[30]_i_8__0_n_0\,
      O => \crcreg[20]_i_7_n_0\
    );
\crcreg[20]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[30]_i_8__0_n_0\,
      I1 => \crcreg[29]_i_10__0_n_0\,
      I2 => \crcreg[6]_i_8_n_0\,
      I3 => \crcreg[20]_i_12_n_0\,
      I4 => \crcreg[0]_i_3__0_n_0\,
      O => \crcreg[20]_i_8_n_0\
    );
\crcreg[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[29]_i_3__0_n_0\,
      I1 => \crcreg[0]_i_2_n_0\,
      I2 => \crcreg[27]_i_10_n_0\,
      I3 => \crcreg[29]_i_6__0_n_0\,
      I4 => \crcreg[24]_i_8__0_n_0\,
      I5 => \crcreg[31]_i_4__0_n_0\,
      O => \crcreg[20]_i_9_n_0\
    );
\crcreg[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEAAAAAA"
    )
        port map (
      I0 => \crcreg[21]_i_2__0_n_0\,
      I1 => \crcreg[29]_i_2__0_n_0\,
      I2 => \crcreg[21]_i_3__0_n_0\,
      I3 => data_width(0),
      I4 => data_width(1),
      O => \crcreg[21]_i_1_n_0\
    );
\crcreg[21]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003C3CFF00AAAA"
    )
        port map (
      I0 => \crcreg[29]_i_11__0_n_0\,
      I1 => \crcreg[21]_i_4__0_n_0\,
      I2 => \crcreg[29]_i_4__0_n_0\,
      I3 => \crcreg[29]_i_14__0_n_0\,
      I4 => data_width(1),
      I5 => data_width(0),
      O => \crcreg[21]_i_2__0_n_0\
    );
\crcreg[21]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[31]_i_11__0_n_0\,
      I1 => \crcreg[28]_i_7_n_0\,
      I2 => \crcreg[21]_i_5_n_0\,
      I3 => \crcreg[29]_i_3__0_n_0\,
      I4 => \crcreg[27]_i_8__0_n_0\,
      O => \crcreg[21]_i_3__0_n_0\
    );
\crcreg[21]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[29]_i_10__0_n_0\,
      I1 => crc_data_i(27),
      I2 => p_28_in,
      I3 => \crcreg[29]_i_16__0_n_0\,
      I4 => p_29_in,
      I5 => crc_data_i(26),
      O => \crcreg[21]_i_4__0_n_0\
    );
\crcreg[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[30]_i_3__0_n_0\,
      I1 => \crcreg[31]_i_7__0_n_0\,
      I2 => \crcreg[29]_i_6__0_n_0\,
      I3 => \crcreg[29]_i_4__0_n_0\,
      I4 => \crcreg[27]_i_10_n_0\,
      I5 => \crcreg[0]_i_2_n_0\,
      O => \crcreg[21]_i_5_n_0\
    );
\crcreg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01105115FFFFFFFF"
    )
        port map (
      I0 => \crcreg[22]_i_2__0_n_0\,
      I1 => \crcreg[26]_i_3__0_n_0\,
      I2 => \crcreg[30]_i_2__0_n_0\,
      I3 => \crcreg[22]_i_3__0_n_0\,
      I4 => \crcreg[26]_i_5__0_n_0\,
      I5 => \crcreg[22]_i_4__0_n_0\,
      O => \crcreg[22]_i_1_n_0\
    );
\crcreg[22]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55D7"
    )
        port map (
      I0 => data_width(0),
      I1 => \crcreg[30]_i_7__0_n_0\,
      I2 => \crcreg[0]_i_2_n_0\,
      I3 => data_width(1),
      O => \crcreg[22]_i_2__0_n_0\
    );
\crcreg[22]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[27]_i_8__0_n_0\,
      I1 => \crcreg[30]_i_6__0_n_0\,
      I2 => \crcreg[31]_i_4__0_n_0\,
      I3 => \crcreg[22]_i_5__0_n_0\,
      I4 => \crcreg[30]_i_3__0_n_0\,
      I5 => \crcreg[28]_i_7_n_0\,
      O => \crcreg[22]_i_3__0_n_0\
    );
\crcreg[22]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF9F90909F"
    )
        port map (
      I0 => \crcreg[20]_i_5_n_0\,
      I1 => \crcreg[30]_i_10__0_n_0\,
      I2 => data_width(1),
      I3 => \crcreg[0]_i_3__0_n_0\,
      I4 => \crcreg[30]_i_9__0_n_0\,
      I5 => data_width(0),
      O => \crcreg[22]_i_4__0_n_0\
    );
\crcreg[22]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[31]_i_7__0_n_0\,
      I1 => \crcreg[29]_i_6__0_n_0\,
      I2 => \crcreg[30]_i_4__0_n_0\,
      I3 => \crcreg[29]_i_4__0_n_0\,
      I4 => \crcreg[24]_i_8__0_n_0\,
      O => \crcreg[22]_i_5__0_n_0\
    );
\crcreg[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1015FFFF"
    )
        port map (
      I0 => \crcreg[23]_i_2__0_n_0\,
      I1 => \crcreg[26]_i_3__0_n_0\,
      I2 => msg1(23),
      I3 => \crcreg[26]_i_5__0_n_0\,
      I4 => \crcreg[23]_i_4__0_n_0\,
      O => \crcreg[23]_i_1_n_0\
    );
\crcreg[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc_data_i(29),
      I1 => p_26_in,
      I2 => p_24_in,
      I3 => crc_data_i(31),
      I4 => p_25_in,
      I5 => crc_data_i(30),
      O => \crcreg[23]_i_10_n_0\
    );
\crcreg[23]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55D7"
    )
        port map (
      I0 => data_width(0),
      I1 => \crcreg[23]_i_5__0_n_0\,
      I2 => \crcreg[0]_i_2_n_0\,
      I3 => data_width(1),
      O => \crcreg[23]_i_2__0_n_0\
    );
\crcreg[23]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crcreg[27]_i_8__0_n_0\,
      I1 => \crcreg[27]_i_7__0_n_0\,
      I2 => \crcreg[23]_i_6__0_n_0\,
      I3 => \crcreg[30]_i_6__0_n_0\,
      O => msg1(23)
    );
\crcreg[23]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF9F90909F"
    )
        port map (
      I0 => \crcreg[20]_i_5_n_0\,
      I1 => \crcreg[23]_i_7__0_n_0\,
      I2 => data_width(1),
      I3 => \crcreg[0]_i_3__0_n_0\,
      I4 => \crcreg[31]_i_10__0_n_0\,
      I5 => data_width(0),
      O => \crcreg[23]_i_4__0_n_0\
    );
\crcreg[23]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[31]_i_7__0_n_0\,
      I1 => \crcreg[31]_i_8__0_n_0\,
      I2 => crc_data_i(29),
      I3 => p_26_in,
      I4 => crc_data_i(23),
      I5 => p_16_in,
      O => \crcreg[23]_i_5__0_n_0\
    );
\crcreg[23]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[29]_i_3__0_n_0\,
      I1 => \crcreg[0]_i_2_n_0\,
      I2 => \crcreg[27]_i_10_n_0\,
      I3 => \crcreg[23]_i_8_n_0\,
      I4 => \crcreg[24]_i_8__0_n_0\,
      I5 => \crcreg[31]_i_4__0_n_0\,
      O => \crcreg[23]_i_6__0_n_0\
    );
\crcreg[23]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crcreg[24]_i_8__0_n_0\,
      I1 => \crcreg[17]_i_7_n_0\,
      I2 => \crcreg[23]_i_9_n_0\,
      I3 => \crcreg[29]_i_6__0_n_0\,
      O => \crcreg[23]_i_7__0_n_0\
    );
\crcreg[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[31]_i_9__0_n_0\,
      I1 => p_28_in,
      I2 => crc_data_i(27),
      I3 => \crcreg[31]_i_5__0_n_0\,
      I4 => \crcreg[30]_i_4__0_n_0\,
      O => \crcreg[23]_i_8_n_0\
    );
\crcreg[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[31]_i_9__0_n_0\,
      I1 => \crcreg[0]_i_3__0_n_0\,
      I2 => \crcreg[23]_i_10_n_0\,
      I3 => \crcreg[6]_i_6_n_0\,
      I4 => \crcreg[31]_i_5__0_n_0\,
      O => \crcreg[23]_i_9_n_0\
    );
\crcreg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF007B"
    )
        port map (
      I0 => \crcreg[27]_i_2__0_n_0\,
      I1 => data_width(1),
      I2 => \crcreg[24]_i_2__0_n_0\,
      I3 => \crcreg[24]_i_3__0_n_0\,
      I4 => \crcreg[24]_i_4__0_n_0\,
      I5 => \crcreg[24]_i_5__0_n_0\,
      O => \crcreg[24]_i_1_n_0\
    );
\crcreg[24]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[30]_i_4__0_n_0\,
      I1 => \crcreg[0]_i_3__0_n_0\,
      I2 => crc_data_i(29),
      I3 => p_26_in,
      I4 => crc_data_i(23),
      I5 => p_16_in,
      O => \crcreg[24]_i_10__0_n_0\
    );
\crcreg[24]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crcreg[28]_i_7_n_0\,
      I1 => \crcreg[28]_i_6__0_n_0\,
      I2 => \crcreg[24]_i_6__0_n_0\,
      I3 => \crcreg[29]_i_3__0_n_0\,
      O => \crcreg[24]_i_2__0_n_0\
    );
\crcreg[24]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00009669FFFFFFFF"
    )
        port map (
      I0 => \crcreg[31]_i_7__0_n_0\,
      I1 => \crcreg[0]_i_3__0_n_0\,
      I2 => \crcreg[24]_i_7__0_n_0\,
      I3 => \crcreg[24]_i_8__0_n_0\,
      I4 => data_width(1),
      I5 => data_width(0),
      O => \crcreg[24]_i_3__0_n_0\
    );
\crcreg[24]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => \crcreg[24]_i_9__0_n_0\,
      I1 => crc_data_i(26),
      I2 => p_29_in,
      I3 => crc_data_i(16),
      I4 => p_23_in,
      I5 => \crcreg[29]_i_10__0_n_0\,
      O => \crcreg[24]_i_4__0_n_0\
    );
\crcreg[24]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440400440040440"
    )
        port map (
      I0 => data_width(0),
      I1 => data_width(1),
      I2 => \crcreg[27]_i_8__0_n_0\,
      I3 => \crcreg[26]_i_8_n_0\,
      I4 => \crcreg[0]_i_2_n_0\,
      I5 => \crcreg[31]_i_11__0_n_0\,
      O => \crcreg[24]_i_5__0_n_0\
    );
\crcreg[24]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[30]_i_3__0_n_0\,
      I1 => \crcreg[31]_i_7__0_n_0\,
      I2 => \crcreg[29]_i_6__0_n_0\,
      I3 => \crcreg[24]_i_10__0_n_0\,
      I4 => \crcreg[27]_i_10_n_0\,
      I5 => \crcreg[0]_i_2_n_0\,
      O => \crcreg[24]_i_6__0_n_0\
    );
\crcreg[24]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc_data_i(28),
      I1 => p_27_in,
      I2 => \crcreg[29]_i_13_n_0\,
      I3 => crc_data_i(8),
      I4 => p_15_in,
      I5 => \crcreg[6]_i_7_n_0\,
      O => \crcreg[24]_i_7__0_n_0\
    );
\crcreg[24]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[0]_i_3__0_n_0\,
      I1 => \crcreg[6]_i_8_n_0\,
      I2 => crc_data_i(18),
      I3 => p_21_in,
      I4 => p_28_in,
      I5 => crc_data_i(27),
      O => \crcreg[24]_i_8__0_n_0\
    );
\crcreg[24]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_width(0),
      I1 => data_width(1),
      O => \crcreg[24]_i_9__0_n_0\
    );
\crcreg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEAAAAAAAAAAAA"
    )
        port map (
      I0 => \crcreg[25]_i_2__0_n_0\,
      I1 => \crcreg[28]_i_3_n_0\,
      I2 => \crcreg[25]_i_3__0_n_0\,
      I3 => \crcreg[25]_i_4__0_n_0\,
      I4 => data_width(0),
      I5 => data_width(1),
      O => \crcreg[25]_i_1_n_0\
    );
\crcreg[25]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_16_in,
      I1 => crc_data_i(23),
      I2 => p_26_in,
      I3 => crc_data_i(29),
      I4 => \crcreg[29]_i_10__0_n_0\,
      I5 => \crcreg[0]_i_3__0_n_0\,
      O => \crcreg[25]_i_10_n_0\
    );
\crcreg[25]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc_data_i(30),
      I1 => p_25_in,
      I2 => p_14_in,
      I3 => crc_data_i(9),
      I4 => p_24_in,
      I5 => crc_data_i(31),
      O => \crcreg[25]_i_11_n_0\
    );
\crcreg[25]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc_data_i(30),
      I1 => p_25_in,
      I2 => p_4_in,
      I3 => crc_data_i(3),
      I4 => p_24_in,
      I5 => crc_data_i(31),
      O => \crcreg[25]_i_12_n_0\
    );
\crcreg[25]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEBBEAAAA"
    )
        port map (
      I0 => \crcreg[25]_i_5__0_n_0\,
      I1 => \crcreg[27]_i_8__0_n_0\,
      I2 => \crcreg[27]_i_7__0_n_0\,
      I3 => \crcreg[28]_i_7_n_0\,
      I4 => data_width(1),
      I5 => data_width(0),
      O => \crcreg[25]_i_2__0_n_0\
    );
\crcreg[25]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[31]_i_11__0_n_0\,
      I1 => \crcreg[30]_i_3__0_n_0\,
      I2 => \crcreg[25]_i_6__0_n_0\,
      I3 => \crcreg[31]_i_4__0_n_0\,
      I4 => \crcreg[29]_i_3__0_n_0\,
      O => \crcreg[25]_i_3__0_n_0\
    );
\crcreg[25]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[25]_i_7__0_n_0\,
      I1 => \crcreg[31]_i_4__0_n_0\,
      I2 => \crcreg[29]_i_3__0_n_0\,
      I3 => \crcreg[25]_i_8__0_n_0\,
      I4 => \crcreg[27]_i_10_n_0\,
      I5 => \crcreg[30]_i_6__0_n_0\,
      O => \crcreg[25]_i_4__0_n_0\
    );
\crcreg[25]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000009696FF00"
    )
        port map (
      I0 => \crcreg[24]_i_8__0_n_0\,
      I1 => \crcreg[17]_i_7_n_0\,
      I2 => \crcreg[27]_i_10_n_0\,
      I3 => \crcreg[25]_i_9__0_n_0\,
      I4 => data_width(0),
      I5 => data_width(1),
      O => \crcreg[25]_i_5__0_n_0\
    );
\crcreg[25]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[31]_i_7__0_n_0\,
      I1 => \crcreg[29]_i_6__0_n_0\,
      I2 => \crcreg[25]_i_10_n_0\,
      I3 => \crcreg[29]_i_4__0_n_0\,
      I4 => \crcreg[24]_i_8__0_n_0\,
      O => \crcreg[25]_i_6__0_n_0\
    );
\crcreg[25]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[26]_i_11_n_0\,
      I1 => \crcreg[0]_i_3__0_n_0\,
      I2 => \crcreg[25]_i_11_n_0\,
      I3 => \crcreg[6]_i_7_n_0\,
      I4 => \crcreg[29]_i_9__0_n_0\,
      O => \crcreg[25]_i_7__0_n_0\
    );
\crcreg[25]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[31]_i_5__0_n_0\,
      I1 => \crcreg[29]_i_10__0_n_0\,
      I2 => \crcreg[6]_i_8_n_0\,
      I3 => \crcreg[25]_i_12_n_0\,
      I4 => \crcreg[31]_i_13__0_n_0\,
      I5 => \crcreg[0]_i_3__0_n_0\,
      O => \crcreg[25]_i_8__0_n_0\
    );
\crcreg[25]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc_data_i(26),
      I1 => p_29_in,
      I2 => p_22_in,
      I3 => crc_data_i(17),
      I4 => p_28_in,
      I5 => crc_data_i(27),
      O => \crcreg[25]_i_9__0_n_0\
    );
\crcreg[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1015FFFF"
    )
        port map (
      I0 => \crcreg[26]_i_2__0_n_0\,
      I1 => \crcreg[26]_i_3__0_n_0\,
      I2 => \crcreg[26]_i_4__0_n_0\,
      I3 => \crcreg[26]_i_5__0_n_0\,
      I4 => \crcreg[26]_i_6__0_n_0\,
      O => \crcreg[26]_i_1_n_0\
    );
\crcreg[26]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[29]_i_6__0_n_0\,
      I1 => \crcreg[29]_i_7__0_n_0\,
      I2 => \crcreg[31]_i_7__0_n_0\,
      I3 => \crcreg[24]_i_8__0_n_0\,
      I4 => \crcreg[26]_i_14_n_0\,
      I5 => \crcreg[30]_i_6__0_n_0\,
      O => \crcreg[26]_i_10_n_0\
    );
\crcreg[26]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc_data_i(27),
      I1 => p_28_in,
      I2 => p_21_in,
      I3 => crc_data_i(18),
      I4 => p_27_in,
      I5 => crc_data_i(28),
      O => \crcreg[26]_i_11_n_0\
    );
\crcreg[26]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[29]_i_10__0_n_0\,
      I1 => crc_data_i(28),
      I2 => p_27_in,
      I3 => \crcreg[26]_i_15_n_0\,
      I4 => p_28_in,
      I5 => crc_data_i(27),
      O => \crcreg[26]_i_12_n_0\
    );
\crcreg[26]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[30]_i_4__0_n_0\,
      I1 => \crcreg[29]_i_10__0_n_0\,
      I2 => crc_data_i(26),
      I3 => p_29_in,
      I4 => \crcreg[0]_i_3__0_n_0\,
      O => \crcreg[26]_i_13_n_0\
    );
\crcreg[26]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[30]_i_4__0_n_0\,
      I1 => \crcreg[0]_i_3__0_n_0\,
      I2 => \crcreg[31]_i_13__0_n_0\,
      I3 => \crcreg[26]_i_16_n_0\,
      I4 => \crcreg[6]_i_6_n_0\,
      I5 => \crcreg[31]_i_5__0_n_0\,
      O => \crcreg[26]_i_14_n_0\
    );
\crcreg[26]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc_data_i(30),
      I1 => p_25_in,
      I2 => \crcreg_reg_n_0_[0]\,
      I3 => crc_data_i(0),
      I4 => p_24_in,
      I5 => crc_data_i(31),
      O => \crcreg[26]_i_15_n_0\
    );
\crcreg[26]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc_data_i(29),
      I1 => p_26_in,
      I2 => p_5_in,
      I3 => crc_data_i(2),
      I4 => p_25_in,
      I5 => crc_data_i(30),
      O => \crcreg[26]_i_16_n_0\
    );
\crcreg[26]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D77D7DD7"
    )
        port map (
      I0 => data_width(0),
      I1 => \crcreg[27]_i_10_n_0\,
      I2 => \crcreg[26]_i_7_n_0\,
      I3 => \crcreg[29]_i_6__0_n_0\,
      I4 => \crcreg[0]_i_2_n_0\,
      I5 => data_width(1),
      O => \crcreg[26]_i_2__0_n_0\
    );
\crcreg[26]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699600000000"
    )
        port map (
      I0 => \crcreg[31]_i_11__0_n_0\,
      I1 => \crcreg[0]_i_2_n_0\,
      I2 => \crcreg[26]_i_8_n_0\,
      I3 => \crcreg[27]_i_8__0_n_0\,
      I4 => \crcreg[30]_i_2__0_n_0\,
      I5 => data_width(1),
      O => \crcreg[26]_i_3__0_n_0\
    );
\crcreg[26]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[25]_i_4__0_n_0\,
      I1 => \crcreg[27]_i_8__0_n_0\,
      I2 => \crcreg[26]_i_9_n_0\,
      I3 => \crcreg[30]_i_3__0_n_0\,
      I4 => \crcreg[20]_i_3__0_n_0\,
      O => \crcreg[26]_i_4__0_n_0\
    );
\crcreg[26]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2882822882282882"
    )
        port map (
      I0 => data_width(1),
      I1 => \crcreg[31]_i_11__0_n_0\,
      I2 => \crcreg[0]_i_2_n_0\,
      I3 => \crcreg[26]_i_8_n_0\,
      I4 => \crcreg[27]_i_8__0_n_0\,
      I5 => \crcreg[30]_i_2__0_n_0\,
      O => \crcreg[26]_i_5__0_n_0\
    );
\crcreg[26]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF9F90909F"
    )
        port map (
      I0 => \crcreg[20]_i_5_n_0\,
      I1 => \crcreg[26]_i_10_n_0\,
      I2 => data_width(1),
      I3 => \crcreg[0]_i_3__0_n_0\,
      I4 => \crcreg[26]_i_11_n_0\,
      I5 => data_width(0),
      O => \crcreg[26]_i_6__0_n_0\
    );
\crcreg[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc_data_i(26),
      I1 => p_29_in,
      I2 => \crcreg[29]_i_12__0_n_0\,
      I3 => crc_data_i(10),
      I4 => p_13_in,
      I5 => \crcreg[29]_i_13_n_0\,
      O => \crcreg[26]_i_7_n_0\
    );
\crcreg[26]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[29]_i_6__0_n_0\,
      I1 => \crcreg[30]_i_4__0_n_0\,
      I2 => \crcreg[26]_i_12_n_0\,
      I3 => \crcreg[0]_i_3__0_n_0\,
      I4 => \crcreg[29]_i_4__0_n_0\,
      O => \crcreg[26]_i_8_n_0\
    );
\crcreg[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[31]_i_4__0_n_0\,
      I1 => \crcreg[24]_i_8__0_n_0\,
      I2 => \crcreg[29]_i_4__0_n_0\,
      I3 => \crcreg[26]_i_13_n_0\,
      I4 => \crcreg[27]_i_10_n_0\,
      I5 => \crcreg[0]_i_2_n_0\,
      O => \crcreg[26]_i_9_n_0\
    );
\crcreg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF007B"
    )
        port map (
      I0 => \crcreg[27]_i_2__0_n_0\,
      I1 => data_width(1),
      I2 => \crcreg[27]_i_3__0_n_0\,
      I3 => \crcreg[27]_i_4__0_n_0\,
      I4 => \crcreg[27]_i_5__0_n_0\,
      I5 => \crcreg[27]_i_6__0_n_0\,
      O => \crcreg[27]_i_1_n_0\
    );
\crcreg[27]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[29]_i_10__0_n_0\,
      I1 => \crcreg[6]_i_7_n_0\,
      I2 => crc_data_i(19),
      I3 => p_20_in,
      I4 => p_27_in,
      I5 => crc_data_i(28),
      O => \crcreg[27]_i_10_n_0\
    );
\crcreg[27]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[29]_i_10__0_n_0\,
      I1 => p_28_in,
      I2 => crc_data_i(27),
      I3 => p_29_in,
      I4 => crc_data_i(26),
      O => \crcreg[27]_i_11_n_0\
    );
\crcreg[27]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crcreg[31]_i_3_n_0\,
      I1 => \crcreg[28]_i_7_n_0\,
      I2 => \crcreg[27]_i_7__0_n_0\,
      I3 => \crcreg[27]_i_8__0_n_0\,
      O => \crcreg[27]_i_2__0_n_0\
    );
\crcreg[27]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[20]_i_3__0_n_0\,
      I1 => \crcreg[28]_i_7_n_0\,
      I2 => \crcreg[0]_i_2_n_0\,
      I3 => \crcreg[27]_i_9__0_n_0\,
      I4 => \crcreg[31]_i_4__0_n_0\,
      I5 => \crcreg[29]_i_2__0_n_0\,
      O => \crcreg[27]_i_3__0_n_0\
    );
\crcreg[27]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \crcreg[28]_i_7_n_0\,
      I1 => data_width(1),
      I2 => data_width(0),
      O => \crcreg[27]_i_4__0_n_0\
    );
\crcreg[27]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => data_width(1),
      I1 => data_width(0),
      I2 => \crcreg[27]_i_10_n_0\,
      O => \crcreg[27]_i_5__0_n_0\
    );
\crcreg[27]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => data_width(0),
      I1 => data_width(1),
      I2 => \crcreg[25]_i_4__0_n_0\,
      O => \crcreg[27]_i_6__0_n_0\
    );
\crcreg[27]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[31]_i_7__0_n_0\,
      I1 => \crcreg[30]_i_4__0_n_0\,
      I2 => \crcreg[9]_i_6_n_0\,
      I3 => \crcreg[31]_i_5__0_n_0\,
      I4 => \crcreg[29]_i_4__0_n_0\,
      O => \crcreg[27]_i_7__0_n_0\
    );
\crcreg[27]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crcreg[0]_i_2_n_0\,
      I1 => \crcreg[29]_i_6__0_n_0\,
      I2 => \crcreg[26]_i_7_n_0\,
      I3 => \crcreg[27]_i_10_n_0\,
      O => \crcreg[27]_i_8__0_n_0\
    );
\crcreg[27]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[31]_i_7__0_n_0\,
      I1 => \crcreg[29]_i_6__0_n_0\,
      I2 => \crcreg[31]_i_5__0_n_0\,
      I3 => \crcreg[27]_i_11_n_0\,
      I4 => \crcreg[30]_i_4__0_n_0\,
      I5 => \crcreg[27]_i_10_n_0\,
      O => \crcreg[27]_i_9__0_n_0\
    );
\crcreg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEBEBBEAAAAAAAA"
    )
        port map (
      I0 => \crcreg[28]_i_2__0_n_0\,
      I1 => \crcreg[28]_i_3_n_0\,
      I2 => \crcreg[30]_i_2__0_n_0\,
      I3 => \crcreg[28]_i_4__0_n_0\,
      I4 => \crcreg[29]_i_2__0_n_0\,
      I5 => \crcreg[28]_i_5__0_n_0\,
      O => \crcreg[28]_i_1_n_0\
    );
\crcreg[28]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[0]_i_3__0_n_0\,
      I1 => crc_data_i(27),
      I2 => p_28_in,
      I3 => \crcreg[6]_i_8_n_0\,
      I4 => p_29_in,
      I5 => crc_data_i(26),
      O => \crcreg[28]_i_10_n_0\
    );
\crcreg[28]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \crcreg[29]_i_6__0_n_0\,
      I1 => \crcreg[30]_i_6__0_n_0\,
      I2 => \crcreg[20]_i_3__0_n_0\,
      I3 => data_width(1),
      I4 => data_width(0),
      O => \crcreg[28]_i_2__0_n_0\
    );
\crcreg[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crcreg[20]_i_5_n_0\,
      I1 => \crcreg[30]_i_6__0_n_0\,
      I2 => \crcreg[28]_i_6__0_n_0\,
      I3 => \crcreg[28]_i_7_n_0\,
      O => \crcreg[28]_i_3_n_0\
    );
\crcreg[28]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crcreg[30]_i_6__0_n_0\,
      I1 => \crcreg[28]_i_8_n_0\,
      I2 => \crcreg[0]_i_2_n_0\,
      O => \crcreg[28]_i_4__0_n_0\
    );
\crcreg[28]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data_width(0),
      I1 => data_width(1),
      O => \crcreg[28]_i_5__0_n_0\
    );
\crcreg[28]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[24]_i_8__0_n_0\,
      I1 => \crcreg[31]_i_5__0_n_0\,
      I2 => \crcreg[28]_i_9__0_n_0\,
      I3 => \crcreg[0]_i_3__0_n_0\,
      I4 => \crcreg[30]_i_4__0_n_0\,
      O => \crcreg[28]_i_6__0_n_0\
    );
\crcreg[28]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crcreg[31]_i_7__0_n_0\,
      I1 => \crcreg[29]_i_4__0_n_0\,
      I2 => \crcreg[29]_i_15__0_n_0\,
      I3 => \crcreg[29]_i_6__0_n_0\,
      O => \crcreg[28]_i_7_n_0\
    );
\crcreg[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[31]_i_7__0_n_0\,
      I1 => \crcreg[29]_i_6__0_n_0\,
      I2 => \crcreg[31]_i_5__0_n_0\,
      I3 => \crcreg[28]_i_10_n_0\,
      I4 => \crcreg[29]_i_4__0_n_0\,
      I5 => \crcreg[24]_i_8__0_n_0\,
      O => \crcreg[28]_i_8_n_0\
    );
\crcreg[28]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[6]_i_6_n_0\,
      I1 => \crcreg[6]_i_7_n_0\,
      I2 => p_5_in,
      I3 => crc_data_i(2),
      I4 => \crcreg[29]_i_13_n_0\,
      I5 => \crcreg[31]_i_13__0_n_0\,
      O => \crcreg[28]_i_9__0_n_0\
    );
\crcreg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF73516240"
    )
        port map (
      I0 => data_width(0),
      I1 => data_width(1),
      I2 => \crcreg[29]_i_2__0_n_0\,
      I3 => \crcreg[29]_i_3__0_n_0\,
      I4 => \crcreg[29]_i_4__0_n_0\,
      I5 => \crcreg[29]_i_5__0_n_0\,
      O => \crcreg[29]_i_1_n_0\
    );
\crcreg[29]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => crc_data_i(31),
      I1 => p_24_in,
      I2 => crc_data_i(25),
      I3 => p_30_in,
      O => \crcreg[29]_i_10__0_n_0\
    );
\crcreg[29]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => crc_data_i(29),
      I1 => p_26_in,
      I2 => crc_data_i(13),
      I3 => p_10_in,
      O => \crcreg[29]_i_11__0_n_0\
    );
\crcreg[29]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_24_in,
      I1 => crc_data_i(31),
      O => \crcreg[29]_i_12__0_n_0\
    );
\crcreg[29]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_25_in,
      I1 => crc_data_i(30),
      O => \crcreg[29]_i_13_n_0\
    );
\crcreg[29]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[29]_i_3__0_n_0\,
      I1 => \crcreg[24]_i_8__0_n_0\,
      I2 => \crcreg[29]_i_4__0_n_0\,
      I3 => \crcreg[29]_i_17_n_0\,
      I4 => \crcreg[27]_i_10_n_0\,
      I5 => \crcreg[31]_i_7__0_n_0\,
      O => \crcreg[29]_i_14__0_n_0\
    );
\crcreg[29]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc_data_i(27),
      I1 => p_28_in,
      I2 => p_12_in_0,
      I3 => crc_data_i(11),
      I4 => p_24_in,
      I5 => crc_data_i(31),
      O => \crcreg[29]_i_15__0_n_0\
    );
\crcreg[29]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc_data_i(29),
      I1 => p_26_in,
      I2 => p_2_in,
      I3 => crc_data_i(5),
      I4 => p_25_in,
      I5 => crc_data_i(30),
      O => \crcreg[29]_i_16__0_n_0\
    );
\crcreg[29]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[30]_i_4__0_n_0\,
      I1 => \crcreg[29]_i_10__0_n_0\,
      I2 => \crcreg[6]_i_8_n_0\,
      I3 => \crcreg[6]_i_7_n_0\,
      I4 => \crcreg[31]_i_13__0_n_0\,
      I5 => \crcreg[0]_i_3__0_n_0\,
      O => \crcreg[29]_i_17_n_0\
    );
\crcreg[29]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[29]_i_6__0_n_0\,
      I1 => \crcreg[29]_i_7__0_n_0\,
      I2 => \crcreg[31]_i_7__0_n_0\,
      I3 => \crcreg[31]_i_4__0_n_0\,
      I4 => \crcreg[29]_i_8__0_n_0\,
      I5 => \crcreg[30]_i_3__0_n_0\,
      O => \crcreg[29]_i_2__0_n_0\
    );
\crcreg[29]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[29]_i_9__0_n_0\,
      I1 => \crcreg[29]_i_10__0_n_0\,
      I2 => \crcreg[31]_i_5__0_n_0\,
      I3 => \crcreg[29]_i_11__0_n_0\,
      I4 => \crcreg[30]_i_4__0_n_0\,
      O => \crcreg[29]_i_3__0_n_0\
    );
\crcreg[29]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc_data_i(27),
      I1 => p_28_in,
      I2 => \crcreg[29]_i_12__0_n_0\,
      I3 => crc_data_i(21),
      I4 => p_18_in,
      I5 => \crcreg[29]_i_13_n_0\,
      O => \crcreg[29]_i_4__0_n_0\
    );
\crcreg[29]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0880800880080880"
    )
        port map (
      I0 => data_width(1),
      I1 => data_width(0),
      I2 => \crcreg[30]_i_2__0_n_0\,
      I3 => \crcreg[29]_i_14__0_n_0\,
      I4 => \crcreg[31]_i_3_n_0\,
      I5 => \crcreg[25]_i_4__0_n_0\,
      O => \crcreg[29]_i_5__0_n_0\
    );
\crcreg[29]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc_data_i(26),
      I1 => p_29_in,
      I2 => \crcreg[29]_i_13_n_0\,
      I3 => crc_data_i(20),
      I4 => p_19_in,
      I5 => \crcreg[6]_i_7_n_0\,
      O => \crcreg[29]_i_6__0_n_0\
    );
\crcreg[29]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[29]_i_13_n_0\,
      I1 => p_18_in,
      I2 => crc_data_i(21),
      I3 => \crcreg[29]_i_12__0_n_0\,
      I4 => \crcreg[31]_i_13__0_n_0\,
      I5 => \crcreg[29]_i_15__0_n_0\,
      O => \crcreg[29]_i_7__0_n_0\
    );
\crcreg[29]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[31]_i_9__0_n_0\,
      I1 => crc_data_i(26),
      I2 => p_29_in,
      I3 => \crcreg[29]_i_16__0_n_0\,
      I4 => \crcreg[29]_i_10__0_n_0\,
      O => \crcreg[29]_i_8__0_n_0\
    );
\crcreg[29]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc_data_i(28),
      I1 => p_27_in,
      I2 => p_20_in,
      I3 => crc_data_i(19),
      I4 => p_26_in,
      I5 => crc_data_i(29),
      O => \crcreg[29]_i_9__0_n_0\
    );
\crcreg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01105115FFFFFFFF"
    )
        port map (
      I0 => \crcreg[2]_i_2__0_n_0\,
      I1 => \crcreg[26]_i_3__0_n_0\,
      I2 => \crcreg[27]_i_2__0_n_0\,
      I3 => \crcreg[28]_i_3_n_0\,
      I4 => \crcreg[26]_i_5__0_n_0\,
      I5 => \crcreg[2]_i_3__0_n_0\,
      O => \crcreg[2]_i_1_n_0\
    );
\crcreg[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55557DD7"
    )
        port map (
      I0 => data_width(0),
      I1 => \crcreg[31]_i_7__0_n_0\,
      I2 => \crcreg[24]_i_8__0_n_0\,
      I3 => \crcreg[0]_i_2_n_0\,
      I4 => data_width(1),
      O => \crcreg[2]_i_2__0_n_0\
    );
\crcreg[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4884"
    )
        port map (
      I0 => \crcreg[20]_i_5_n_0\,
      I1 => data_width(1),
      I2 => \crcreg[27]_i_8__0_n_0\,
      I3 => \crcreg[31]_i_11__0_n_0\,
      I4 => \crcreg[2]_i_4__0_n_0\,
      O => \crcreg[2]_i_3__0_n_0\
    );
\crcreg[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEBBEBEEB"
    )
        port map (
      I0 => data_width(0),
      I1 => \crcreg[29]_i_10__0_n_0\,
      I2 => crc_data_i(26),
      I3 => p_29_in,
      I4 => \crcreg[0]_i_3__0_n_0\,
      I5 => data_width(1),
      O => \crcreg[2]_i_4__0_n_0\
    );
\crcreg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF73516240"
    )
        port map (
      I0 => data_width(0),
      I1 => data_width(1),
      I2 => \crcreg[30]_i_2__0_n_0\,
      I3 => \crcreg[30]_i_3__0_n_0\,
      I4 => \crcreg[30]_i_4__0_n_0\,
      I5 => \crcreg[30]_i_5__0_n_0\,
      O => \crcreg[30]_i_1_n_0\
    );
\crcreg[30]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[30]_i_3__0_n_0\,
      I1 => \crcreg[27]_i_10_n_0\,
      I2 => \crcreg[30]_i_4__0_n_0\,
      I3 => \crcreg[30]_i_13_n_0\,
      I4 => \crcreg[29]_i_6__0_n_0\,
      I5 => \crcreg[24]_i_8__0_n_0\,
      O => \crcreg[30]_i_10__0_n_0\
    );
\crcreg[30]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => crc_data_i(28),
      I1 => p_27_in,
      I2 => crc_data_i(12),
      I3 => p_11_in,
      O => \crcreg[30]_i_11_n_0\
    );
\crcreg[30]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc_data_i(30),
      I1 => p_25_in,
      I2 => p_1_in,
      I3 => crc_data_i(6),
      I4 => p_24_in,
      I5 => crc_data_i(31),
      O => \crcreg[30]_i_12_n_0\
    );
\crcreg[30]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[31]_i_5__0_n_0\,
      I1 => \crcreg[6]_i_6_n_0\,
      I2 => \crcreg[6]_i_7_n_0\,
      I3 => \crcreg[29]_i_13_n_0\,
      I4 => \crcreg[6]_i_8_n_0\,
      I5 => \crcreg[29]_i_10__0_n_0\,
      O => \crcreg[30]_i_13_n_0\
    );
\crcreg[30]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crcreg[30]_i_6__0_n_0\,
      I1 => \crcreg[0]_i_2_n_0\,
      I2 => \crcreg[30]_i_7__0_n_0\,
      I3 => \crcreg[31]_i_4__0_n_0\,
      O => \crcreg[30]_i_2__0_n_0\
    );
\crcreg[30]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[30]_i_8__0_n_0\,
      I1 => p_29_in,
      I2 => crc_data_i(26),
      I3 => \crcreg[0]_i_3__0_n_0\,
      I4 => \crcreg[30]_i_9__0_n_0\,
      I5 => \crcreg[31]_i_5__0_n_0\,
      O => \crcreg[30]_i_3__0_n_0\
    );
\crcreg[30]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc_data_i(28),
      I1 => p_27_in,
      I2 => p_17_in,
      I3 => crc_data_i(22),
      I4 => p_24_in,
      I5 => crc_data_i(31),
      O => \crcreg[30]_i_4__0_n_0\
    );
\crcreg[30]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0880800880080880"
    )
        port map (
      I0 => data_width(1),
      I1 => data_width(0),
      I2 => \crcreg[31]_i_3_n_0\,
      I3 => \crcreg[30]_i_10__0_n_0\,
      I4 => \crcreg[20]_i_5_n_0\,
      I5 => \crcreg[20]_i_3__0_n_0\,
      O => \crcreg[30]_i_5__0_n_0\
    );
\crcreg[30]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[26]_i_11_n_0\,
      I1 => \crcreg[0]_i_3__0_n_0\,
      I2 => \crcreg[30]_i_4__0_n_0\,
      I3 => \crcreg[30]_i_11_n_0\,
      I4 => \crcreg[31]_i_13__0_n_0\,
      I5 => \crcreg[31]_i_9__0_n_0\,
      O => \crcreg[30]_i_6__0_n_0\
    );
\crcreg[30]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[30]_i_4__0_n_0\,
      I1 => \crcreg[31]_i_13__0_n_0\,
      I2 => \crcreg[30]_i_12_n_0\,
      I3 => \crcreg[6]_i_8_n_0\,
      I4 => p_29_in,
      I5 => crc_data_i(26),
      O => \crcreg[30]_i_7__0_n_0\
    );
\crcreg[30]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc_data_i(29),
      I1 => p_26_in,
      I2 => p_19_in,
      I3 => crc_data_i(20),
      I4 => p_25_in,
      I5 => crc_data_i(30),
      O => \crcreg[30]_i_8__0_n_0\
    );
\crcreg[30]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => crc_data_i(30),
      I1 => p_25_in,
      I2 => crc_data_i(14),
      I3 => p_9_in,
      O => \crcreg[30]_i_9__0_n_0\
    );
\crcreg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404040404FF0C"
    )
        port map (
      I0 => EOF_N_US_r,
      I1 => ll_valid_r,
      I2 => SOF_N_US_r,
      I3 => CRC_RESET_r_reg,
      I4 => rx_src_rdy_crc,
      I5 => \count_reg[0]\,
      O => CRC_RESET
    );
\crcreg[31]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_30_in,
      I1 => crc_data_i(25),
      I2 => p_8_in,
      I3 => crc_data_i(15),
      O => \crcreg[31]_i_10__0_n_0\
    );
\crcreg[31]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crcreg[31]_i_4__0_n_0\,
      I1 => \crcreg[27]_i_10_n_0\,
      I2 => \crcreg[17]_i_7_n_0\,
      I3 => \crcreg[24]_i_8__0_n_0\,
      O => \crcreg[31]_i_11__0_n_0\
    );
\crcreg[31]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[27]_i_10_n_0\,
      I1 => \crcreg[29]_i_4__0_n_0\,
      I2 => \crcreg[0]_i_3__0_n_0\,
      I3 => \crcreg[31]_i_14__0_n_0\,
      I4 => \crcreg[31]_i_5__0_n_0\,
      I5 => \crcreg[29]_i_6__0_n_0\,
      O => \crcreg[31]_i_12__0_n_0\
    );
\crcreg[31]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_28_in,
      I1 => crc_data_i(27),
      O => \crcreg[31]_i_13__0_n_0\
    );
\crcreg[31]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc_data_i(26),
      I1 => p_29_in,
      I2 => \crcreg[6]_i_7_n_0\,
      I3 => \crcreg[29]_i_12__0_n_0\,
      I4 => \crcreg[29]_i_13_n_0\,
      I5 => \crcreg[31]_i_13__0_n_0\,
      O => \crcreg[31]_i_14__0_n_0\
    );
\crcreg[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAACCCCF0F0"
    )
        port map (
      I0 => \crcreg[31]_i_3_n_0\,
      I1 => \crcreg[31]_i_4__0_n_0\,
      I2 => \crcreg[31]_i_5__0_n_0\,
      I3 => \crcreg[31]_i_6__0_n_0\,
      I4 => data_width(0),
      I5 => data_width(1),
      O => \crcreg[31]_i_2__0_n_0\
    );
\crcreg[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[29]_i_3__0_n_0\,
      I1 => \crcreg[31]_i_7__0_n_0\,
      I2 => \crcreg[31]_i_8__0_n_0\,
      I3 => \crcreg[31]_i_5__0_n_0\,
      I4 => \crcreg[0]_i_2_n_0\,
      O => \crcreg[31]_i_3_n_0\
    );
\crcreg[31]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[31]_i_9__0_n_0\,
      I1 => p_28_in,
      I2 => crc_data_i(27),
      I3 => \crcreg[31]_i_10__0_n_0\,
      I4 => \crcreg[0]_i_3__0_n_0\,
      O => \crcreg[31]_i_4__0_n_0\
    );
\crcreg[31]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => crc_data_i(29),
      I1 => p_26_in,
      I2 => crc_data_i(23),
      I3 => p_16_in,
      O => \crcreg[31]_i_5__0_n_0\
    );
\crcreg[31]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[29]_i_2__0_n_0\,
      I1 => \crcreg[31]_i_11__0_n_0\,
      I2 => \crcreg[31]_i_12__0_n_0\,
      I3 => \crcreg[31]_i_4__0_n_0\,
      I4 => \crcreg[20]_i_5_n_0\,
      O => \crcreg[31]_i_6__0_n_0\
    );
\crcreg[31]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[31]_i_5__0_n_0\,
      I1 => \crcreg[31]_i_13__0_n_0\,
      I2 => crc_data_i(17),
      I3 => p_22_in,
      I4 => p_29_in,
      I5 => crc_data_i(26),
      O => \crcreg[31]_i_7__0_n_0\
    );
\crcreg[31]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[31]_i_13__0_n_0\,
      I1 => \crcreg[6]_i_7_n_0\,
      I2 => p_0_in,
      I3 => crc_data_i(7),
      I4 => \crcreg[29]_i_12__0_n_0\,
      I5 => \crcreg[6]_i_8_n_0\,
      O => \crcreg[31]_i_8__0_n_0\
    );
\crcreg[31]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc_data_i(30),
      I1 => p_25_in,
      I2 => p_18_in,
      I3 => crc_data_i(21),
      I4 => p_24_in,
      I5 => crc_data_i(31),
      O => \crcreg[31]_i_9__0_n_0\
    );
\crcreg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF007B"
    )
        port map (
      I0 => \crcreg[27]_i_2__0_n_0\,
      I1 => data_width(1),
      I2 => \crcreg[3]_i_2_n_0\,
      I3 => \crcreg[3]_i_3__0_n_0\,
      I4 => \crcreg[3]_i_4__0_n_0\,
      I5 => \crcreg[3]_i_5__0_n_0\,
      O => \crcreg[3]_i_1__0_n_0\
    );
\crcreg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[28]_i_7_n_0\,
      I1 => \crcreg[28]_i_6__0_n_0\,
      I2 => \crcreg[30]_i_6__0_n_0\,
      I3 => \crcreg[20]_i_5_n_0\,
      I4 => \crcreg[25]_i_4__0_n_0\,
      O => \crcreg[3]_i_2_n_0\
    );
\crcreg[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1441FFFF"
    )
        port map (
      I0 => data_width(1),
      I1 => \crcreg[31]_i_7__0_n_0\,
      I2 => \crcreg[27]_i_10_n_0\,
      I3 => \crcreg[24]_i_8__0_n_0\,
      I4 => data_width(0),
      O => \crcreg[3]_i_3__0_n_0\
    );
\crcreg[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => \crcreg[24]_i_9__0_n_0\,
      I1 => crc_data_i(26),
      I2 => p_29_in,
      I3 => crc_data_i(27),
      I4 => p_28_in,
      I5 => \crcreg[29]_i_10__0_n_0\,
      O => \crcreg[3]_i_4__0_n_0\
    );
\crcreg[3]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40040440"
    )
        port map (
      I0 => data_width(0),
      I1 => data_width(1),
      I2 => \crcreg[27]_i_8__0_n_0\,
      I3 => \crcreg[28]_i_7_n_0\,
      I4 => \crcreg[31]_i_11__0_n_0\,
      O => \crcreg[3]_i_5__0_n_0\
    );
\crcreg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1015FFFF"
    )
        port map (
      I0 => \crcreg[4]_i_2__0_n_0\,
      I1 => \crcreg[26]_i_3__0_n_0\,
      I2 => \crcreg[4]_i_3__0_n_0\,
      I3 => \crcreg[26]_i_5__0_n_0\,
      I4 => \crcreg[4]_i_4__0_n_0\,
      O => \crcreg[4]_i_1_n_0\
    );
\crcreg[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D77D7DD7"
    )
        port map (
      I0 => data_width(0),
      I1 => \crcreg[24]_i_8__0_n_0\,
      I2 => \crcreg[29]_i_6__0_n_0\,
      I3 => \crcreg[27]_i_10_n_0\,
      I4 => \crcreg[0]_i_2_n_0\,
      I5 => data_width(1),
      O => \crcreg[4]_i_2__0_n_0\
    );
\crcreg[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[28]_i_7_n_0\,
      I1 => \crcreg[28]_i_6__0_n_0\,
      I2 => \crcreg[30]_i_6__0_n_0\,
      I3 => \crcreg[20]_i_5_n_0\,
      I4 => \crcreg[20]_i_3__0_n_0\,
      I5 => \crcreg[25]_i_4__0_n_0\,
      O => \crcreg[4]_i_3__0_n_0\
    );
\crcreg[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF84484884"
    )
        port map (
      I0 => \crcreg[20]_i_5_n_0\,
      I1 => data_width(1),
      I2 => \crcreg[28]_i_7_n_0\,
      I3 => \crcreg[30]_i_6__0_n_0\,
      I4 => \crcreg[27]_i_8__0_n_0\,
      I5 => \crcreg[4]_i_5_n_0\,
      O => \crcreg[4]_i_4__0_n_0\
    );
\crcreg[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEBBEBEEB"
    )
        port map (
      I0 => data_width(0),
      I1 => \crcreg[6]_i_6_n_0\,
      I2 => \crcreg[6]_i_8_n_0\,
      I3 => \crcreg[31]_i_13__0_n_0\,
      I4 => \crcreg[0]_i_3__0_n_0\,
      I5 => data_width(1),
      O => \crcreg[4]_i_5_n_0\
    );
\crcreg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01105115FFFFFFFF"
    )
        port map (
      I0 => \crcreg[5]_i_2__0_n_0\,
      I1 => \crcreg[26]_i_3__0_n_0\,
      I2 => \crcreg[27]_i_2__0_n_0\,
      I3 => \crcreg[5]_i_3__0_n_0\,
      I4 => \crcreg[26]_i_5__0_n_0\,
      I5 => \crcreg[5]_i_4__0_n_0\,
      O => \crcreg[5]_i_1_n_0\
    );
\crcreg[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55D7"
    )
        port map (
      I0 => data_width(0),
      I1 => \crcreg[5]_i_5_n_0\,
      I2 => \crcreg[0]_i_2_n_0\,
      I3 => data_width(1),
      O => \crcreg[5]_i_2__0_n_0\
    );
\crcreg[5]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crcreg[25]_i_4__0_n_0\,
      I1 => \crcreg[29]_i_2__0_n_0\,
      I2 => \crcreg[20]_i_3__0_n_0\,
      O => \crcreg[5]_i_3__0_n_0\
    );
\crcreg[5]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF9F90909F"
    )
        port map (
      I0 => \crcreg[20]_i_5_n_0\,
      I1 => \crcreg[13]_i_6_n_0\,
      I2 => data_width(1),
      I3 => \crcreg[0]_i_3__0_n_0\,
      I4 => \crcreg[5]_i_6_n_0\,
      I5 => data_width(0),
      O => \crcreg[5]_i_4__0_n_0\
    );
\crcreg[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crcreg[31]_i_7__0_n_0\,
      I1 => \crcreg[29]_i_6__0_n_0\,
      I2 => \crcreg[29]_i_4__0_n_0\,
      I3 => \crcreg[27]_i_10_n_0\,
      O => \crcreg[5]_i_5_n_0\
    );
\crcreg[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[29]_i_10__0_n_0\,
      I1 => crc_data_i(28),
      I2 => p_27_in,
      I3 => \crcreg[6]_i_7_n_0\,
      I4 => p_28_in,
      I5 => crc_data_i(27),
      O => \crcreg[5]_i_6_n_0\
    );
\crcreg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF007B"
    )
        port map (
      I0 => \crcreg[27]_i_2__0_n_0\,
      I1 => data_width(1),
      I2 => \crcreg[6]_i_2__0_n_0\,
      I3 => \crcreg[6]_i_3__0_n_0\,
      I4 => \crcreg[6]_i_4__0_n_0\,
      I5 => \crcreg[6]_i_5_n_0\,
      O => \crcreg[6]_i_1_n_0\
    );
\crcreg[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[26]_i_10_n_0\,
      I1 => \crcreg[20]_i_5_n_0\,
      I2 => \crcreg[29]_i_2__0_n_0\,
      I3 => \crcreg[30]_i_2__0_n_0\,
      I4 => \crcreg[20]_i_3__0_n_0\,
      O => \crcreg[6]_i_2__0_n_0\
    );
\crcreg[6]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => data_width(1),
      I1 => \crcreg[22]_i_5__0_n_0\,
      I2 => data_width(0),
      O => \crcreg[6]_i_3__0_n_0\
    );
\crcreg[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => \crcreg[24]_i_9__0_n_0\,
      I1 => \crcreg[6]_i_6_n_0\,
      I2 => \crcreg[6]_i_7_n_0\,
      I3 => \crcreg[29]_i_13_n_0\,
      I4 => \crcreg[6]_i_8_n_0\,
      I5 => \crcreg[29]_i_10__0_n_0\,
      O => \crcreg[6]_i_4__0_n_0\
    );
\crcreg[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => \crcreg[19]_i_5__0_n_0\,
      I1 => \crcreg[27]_i_8__0_n_0\,
      I2 => \crcreg[29]_i_3__0_n_0\,
      I3 => \crcreg[30]_i_3__0_n_0\,
      I4 => \crcreg[30]_i_6__0_n_0\,
      I5 => \crcreg[31]_i_11__0_n_0\,
      O => \crcreg[6]_i_5_n_0\
    );
\crcreg[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_29_in,
      I1 => crc_data_i(26),
      O => \crcreg[6]_i_6_n_0\
    );
\crcreg[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_26_in,
      I1 => crc_data_i(29),
      O => \crcreg[6]_i_7_n_0\
    );
\crcreg[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_27_in,
      I1 => crc_data_i(28),
      O => \crcreg[6]_i_8_n_0\
    );
\crcreg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1015FFFF"
    )
        port map (
      I0 => \crcreg[7]_i_2__0_n_0\,
      I1 => \crcreg[26]_i_3__0_n_0\,
      I2 => \crcreg[7]_i_3_n_0\,
      I3 => \crcreg[26]_i_5__0_n_0\,
      I4 => \crcreg[7]_i_4__0_n_0\,
      O => \crcreg[7]_i_1_n_0\
    );
\crcreg[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55D7"
    )
        port map (
      I0 => data_width(0),
      I1 => \crcreg[7]_i_5_n_0\,
      I2 => \crcreg[0]_i_2_n_0\,
      I3 => data_width(1),
      O => \crcreg[7]_i_2__0_n_0\
    );
\crcreg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[26]_i_10_n_0\,
      I1 => \crcreg[20]_i_5_n_0\,
      I2 => \crcreg[29]_i_2__0_n_0\,
      I3 => \crcreg[31]_i_3_n_0\,
      I4 => \crcreg[30]_i_2__0_n_0\,
      I5 => \crcreg[25]_i_4__0_n_0\,
      O => \crcreg[7]_i_3_n_0\
    );
\crcreg[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF84484884"
    )
        port map (
      I0 => \crcreg[20]_i_5_n_0\,
      I1 => data_width(1),
      I2 => \crcreg[28]_i_7_n_0\,
      I3 => \crcreg[15]_i_6__0_n_0\,
      I4 => \crcreg[27]_i_8__0_n_0\,
      I5 => \crcreg[7]_i_6_n_0\,
      O => \crcreg[7]_i_4__0_n_0\
    );
\crcreg[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[24]_i_8__0_n_0\,
      I1 => \crcreg[29]_i_4__0_n_0\,
      I2 => \crcreg[31]_i_5__0_n_0\,
      I3 => \crcreg[30]_i_4__0_n_0\,
      I4 => \crcreg[27]_i_10_n_0\,
      O => \crcreg[7]_i_5_n_0\
    );
\crcreg[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEB"
    )
        port map (
      I0 => data_width(0),
      I1 => \crcreg[31]_i_14__0_n_0\,
      I2 => \crcreg[0]_i_3__0_n_0\,
      I3 => data_width(1),
      O => \crcreg[7]_i_6_n_0\
    );
\crcreg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01105115FFFFFFFF"
    )
        port map (
      I0 => \crcreg[8]_i_2__0_n_0\,
      I1 => \crcreg[26]_i_3__0_n_0\,
      I2 => \crcreg[27]_i_2__0_n_0\,
      I3 => \crcreg[8]_i_3__0_n_0\,
      I4 => \crcreg[26]_i_5__0_n_0\,
      I5 => \crcreg[8]_i_4__0_n_0\,
      O => \crcreg[8]_i_1_n_0\
    );
\crcreg[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55D7"
    )
        port map (
      I0 => data_width(0),
      I1 => \crcreg[8]_i_5_n_0\,
      I2 => \crcreg[0]_i_2_n_0\,
      I3 => data_width(1),
      O => \crcreg[8]_i_2__0_n_0\
    );
\crcreg[8]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[25]_i_4__0_n_0\,
      I1 => \crcreg[30]_i_2__0_n_0\,
      I2 => \crcreg[20]_i_5_n_0\,
      I3 => \crcreg[31]_i_3_n_0\,
      I4 => \crcreg[20]_i_3__0_n_0\,
      O => \crcreg[8]_i_3__0_n_0\
    );
\crcreg[8]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF84484884"
    )
        port map (
      I0 => \crcreg[20]_i_5_n_0\,
      I1 => data_width(1),
      I2 => \crcreg[28]_i_7_n_0\,
      I3 => \crcreg[8]_i_6_n_0\,
      I4 => \crcreg[31]_i_11__0_n_0\,
      I5 => \crcreg[8]_i_7_n_0\,
      O => \crcreg[8]_i_4__0_n_0\
    );
\crcreg[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[31]_i_7__0_n_0\,
      I1 => \crcreg[29]_i_6__0_n_0\,
      I2 => \crcreg[31]_i_5__0_n_0\,
      I3 => \crcreg[0]_i_3__0_n_0\,
      I4 => \crcreg[30]_i_4__0_n_0\,
      I5 => \crcreg[27]_i_10_n_0\,
      O => \crcreg[8]_i_5_n_0\
    );
\crcreg[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crcreg[30]_i_6__0_n_0\,
      I1 => \crcreg[31]_i_4__0_n_0\,
      I2 => \crcreg[0]_i_2_n_0\,
      I3 => \crcreg[30]_i_3__0_n_0\,
      O => \crcreg[8]_i_6_n_0\
    );
\crcreg[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEB"
    )
        port map (
      I0 => data_width(0),
      I1 => \crcreg[26]_i_12_n_0\,
      I2 => \crcreg[0]_i_3__0_n_0\,
      I3 => data_width(1),
      O => \crcreg[8]_i_7_n_0\
    );
\crcreg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF007B"
    )
        port map (
      I0 => \crcreg[27]_i_2__0_n_0\,
      I1 => data_width(1),
      I2 => \crcreg[9]_i_2__0_n_0\,
      I3 => \crcreg[9]_i_3__0_n_0\,
      I4 => \crcreg[9]_i_4__0_n_0\,
      I5 => \crcreg[9]_i_5_n_0\,
      O => \crcreg[9]_i_1_n_0\
    );
\crcreg[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crcreg[26]_i_10_n_0\,
      I1 => \crcreg[29]_i_2__0_n_0\,
      I2 => \crcreg[31]_i_11__0_n_0\,
      I3 => \crcreg[31]_i_3_n_0\,
      I4 => \crcreg[20]_i_3__0_n_0\,
      O => \crcreg[9]_i_2__0_n_0\
    );
\crcreg[9]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => data_width(1),
      I1 => \crcreg[25]_i_6__0_n_0\,
      I2 => data_width(0),
      O => \crcreg[9]_i_3__0_n_0\
    );
\crcreg[9]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => data_width(1),
      I1 => data_width(0),
      I2 => \crcreg[9]_i_6_n_0\,
      O => \crcreg[9]_i_4__0_n_0\
    );
\crcreg[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40040440"
    )
        port map (
      I0 => data_width(0),
      I1 => data_width(1),
      I2 => \crcreg[27]_i_8__0_n_0\,
      I3 => \crcreg[17]_i_6_n_0\,
      I4 => \crcreg[31]_i_11__0_n_0\,
      O => \crcreg[9]_i_5_n_0\
    );
\crcreg[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crcreg[29]_i_10__0_n_0\,
      I1 => crc_data_i(28),
      I2 => p_27_in,
      I3 => \crcreg[9]_i_7_n_0\,
      I4 => p_29_in,
      I5 => crc_data_i(26),
      O => \crcreg[9]_i_6_n_0\
    );
\crcreg[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => crc_data_i(29),
      I1 => p_26_in,
      I2 => p_6_in,
      I3 => crc_data_i(1),
      I4 => p_24_in,
      I5 => crc_data_i(31),
      O => \crcreg[9]_i_7_n_0\
    );
\crcreg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[0]_i_1__0_n_0\,
      Q => \crcreg_reg_n_0_[0]\,
      S => CRC_RESET
    );
\crcreg_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[10]_i_1_n_0\,
      Q => p_13_in,
      S => CRC_RESET
    );
\crcreg_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[11]_i_1_n_0\,
      Q => p_12_in_0,
      S => CRC_RESET
    );
\crcreg_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[12]_i_1_n_0\,
      Q => p_11_in,
      S => CRC_RESET
    );
\crcreg_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[13]_i_1_n_0\,
      Q => p_10_in,
      S => CRC_RESET
    );
\crcreg_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[14]_i_1_n_0\,
      Q => p_9_in,
      S => CRC_RESET
    );
\crcreg_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[15]_i_1_n_0\,
      Q => p_8_in,
      S => CRC_RESET
    );
\crcreg_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[16]_i_1_n_0\,
      Q => p_23_in,
      S => CRC_RESET
    );
\crcreg_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[17]_i_1_n_0\,
      Q => p_22_in,
      S => CRC_RESET
    );
\crcreg_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[18]_i_1_n_0\,
      Q => p_21_in,
      S => CRC_RESET
    );
\crcreg_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[19]_i_1_n_0\,
      Q => p_20_in,
      S => CRC_RESET
    );
\crcreg_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[1]_i_1__0_n_0\,
      Q => p_6_in,
      S => CRC_RESET
    );
\crcreg_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[20]_i_1_n_0\,
      Q => p_19_in,
      S => CRC_RESET
    );
\crcreg_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[21]_i_1_n_0\,
      Q => p_18_in,
      S => CRC_RESET
    );
\crcreg_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[22]_i_1_n_0\,
      Q => p_17_in,
      S => CRC_RESET
    );
\crcreg_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[23]_i_1_n_0\,
      Q => p_16_in,
      S => CRC_RESET
    );
\crcreg_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[24]_i_1_n_0\,
      Q => \crcreg_reg_n_0_[24]\,
      S => CRC_RESET
    );
\crcreg_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[25]_i_1_n_0\,
      Q => p_30_in,
      S => CRC_RESET
    );
\crcreg_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[26]_i_1_n_0\,
      Q => p_29_in,
      S => CRC_RESET
    );
\crcreg_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[27]_i_1_n_0\,
      Q => p_28_in,
      S => CRC_RESET
    );
\crcreg_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[28]_i_1_n_0\,
      Q => p_27_in,
      S => CRC_RESET
    );
\crcreg_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[29]_i_1_n_0\,
      Q => p_26_in,
      S => CRC_RESET
    );
\crcreg_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[2]_i_1_n_0\,
      Q => p_5_in,
      S => CRC_RESET
    );
\crcreg_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[30]_i_1_n_0\,
      Q => p_25_in,
      S => CRC_RESET
    );
\crcreg_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[31]_i_2__0_n_0\,
      Q => p_24_in,
      S => CRC_RESET
    );
\crcreg_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[3]_i_1__0_n_0\,
      Q => p_4_in,
      S => CRC_RESET
    );
\crcreg_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[4]_i_1_n_0\,
      Q => p_3_in,
      S => CRC_RESET
    );
\crcreg_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[5]_i_1_n_0\,
      Q => p_2_in,
      S => CRC_RESET
    );
\crcreg_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[6]_i_1_n_0\,
      Q => p_1_in,
      S => CRC_RESET
    );
\crcreg_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[7]_i_1_n_0\,
      Q => p_0_in,
      S => CRC_RESET
    );
\crcreg_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[8]_i_1_n_0\,
      Q => p_15_in,
      S => CRC_RESET
    );
\crcreg_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => data_valid,
      D => \crcreg[9]_i_1_n_0\,
      Q => p_14_in,
      S => CRC_RESET
    );
data_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A200"
    )
        port map (
      I0 => rx_sof_crc,
      I1 => ll_valid_r,
      I2 => EOF_N_US_r,
      I3 => \^p_12_in\,
      O => CRC_DATAVALID
    );
data_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC_DATAVALID,
      Q => data_valid,
      R => '0'
    );
\data_width_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_REM_reg[1]\,
      Q => data_width(0),
      R => '0'
    );
\data_width_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RX_SRC_RDY_N_reg,
      Q => data_width(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_ERR_DETECT_4BYTE is
  port (
    ready_r_reg0 : out STD_LOGIC;
    HARD_ERR : out STD_LOGIC;
    \soft_err_r_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ENABLE_ERR_DETECT_reg : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    hard_err_gt0 : in STD_LOGIC;
    RESET_LANES : in STD_LOGIC;
    enable_err_detect_i : in STD_LOGIC;
    gtrxreset_o_reg : in STD_LOGIC;
    gtrxreset_o_reg_0 : in STD_LOGIC;
    gtrxreset_o_reg_1 : in STD_LOGIC;
    gtrxreset_o_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_ERR_DETECT_4BYTE : entity is "aurora_8b10b_gtp_ERR_DETECT_4BYTE";
end st_lc_fpga_top_0_aurora_8b10b_gtp_ERR_DETECT_4BYTE;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_ERR_DETECT_4BYTE is
  signal SOFT_ERR0 : STD_LOGIC;
  signal \SOFT_ERR[1]_i_1_n_0\ : STD_LOGIC;
  signal cnt_good_code_r : STD_LOGIC;
  signal cnt_good_code_r_i_2_n_0 : STD_LOGIC;
  signal cnt_good_code_r_i_3_n_0 : STD_LOGIC;
  signal cnt_soft_err_r : STD_LOGIC;
  signal err_cnt_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \err_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \err_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \err_cnt_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \err_cnt_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \good_cnt_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \good_cnt_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \good_cnt_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \good_cnt_r_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal hard_err_frm_soft_err : STD_LOGIC;
  signal hard_err_gt : STD_LOGIC;
  signal next_good_code_c : STD_LOGIC;
  signal next_soft_err_c : STD_LOGIC;
  signal next_start_c : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_in11_in : STD_LOGIC;
  signal \soft_err_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \soft_err_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \soft_err_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \soft_err_r_reg_n_0_[3]\ : STD_LOGIC;
  signal start_r : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SOFT_ERR[1]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of align_r_i_1 : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of cnt_good_code_r_i_1 : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of cnt_good_code_r_i_2 : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of cnt_good_code_r_i_3 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of cnt_soft_err_r_i_1 : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \err_cnt_r[1]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \err_cnt_r[2]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \err_cnt_r[2]_i_2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \good_cnt_r[0]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \good_cnt_r[1]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \good_cnt_r[2]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \good_cnt_r[3]_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of hard_err_r_i_1 : label is "soft_lutpair198";
begin
\SOFT_ERR[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \soft_err_r_reg_n_0_[1]\,
      I1 => \soft_err_r_reg_n_0_[0]\,
      O => SOFT_ERR0
    );
\SOFT_ERR[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \soft_err_r_reg_n_0_[3]\,
      I1 => \soft_err_r_reg_n_0_[2]\,
      O => \SOFT_ERR[1]_i_1_n_0\
    );
\SOFT_ERR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => SOFT_ERR0,
      Q => \soft_err_r_reg[0]_0\(1),
      R => '0'
    );
\SOFT_ERR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \SOFT_ERR[1]_i_1_n_0\,
      Q => \soft_err_r_reg[0]_0\(0),
      R => '0'
    );
align_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => hard_err_gt,
      I1 => p_1_in11_in,
      I2 => hard_err_frm_soft_err,
      I3 => RESET_LANES,
      O => ready_r_reg0
    );
cnt_good_code_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => cnt_soft_err_r,
      I1 => cnt_good_code_r_i_2_n_0,
      I2 => cnt_good_code_r,
      I3 => cnt_good_code_r_i_3_n_0,
      O => next_good_code_c
    );
cnt_good_code_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \good_cnt_r_reg__0\(2),
      I1 => \good_cnt_r_reg__0\(0),
      I2 => \good_cnt_r_reg__0\(1),
      I3 => \good_cnt_r_reg__0\(3),
      O => cnt_good_code_r_i_2_n_0
    );
cnt_good_code_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \soft_err_r_reg_n_0_[2]\,
      I1 => \soft_err_r_reg_n_0_[3]\,
      I2 => \soft_err_r_reg_n_0_[0]\,
      I3 => \soft_err_r_reg_n_0_[1]\,
      O => cnt_good_code_r_i_3_n_0
    );
cnt_good_code_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_good_code_c,
      Q => cnt_good_code_r,
      R => ENABLE_ERR_DETECT_reg
    );
cnt_soft_err_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => start_r,
      I1 => cnt_soft_err_r,
      I2 => cnt_good_code_r,
      I3 => cnt_good_code_r_i_3_n_0,
      O => next_soft_err_c
    );
cnt_soft_err_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_soft_err_c,
      Q => cnt_soft_err_r,
      R => ENABLE_ERR_DETECT_reg
    );
\err_cnt_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEBE4140"
    )
        port map (
      I0 => p_1_in11_in,
      I1 => cnt_soft_err_r,
      I2 => \err_cnt_r[2]_i_2_n_0\,
      I3 => err_cnt_r(1),
      I4 => err_cnt_r(0),
      O => \err_cnt_r[0]_i_1_n_0\
    );
\err_cnt_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA6AA8"
    )
        port map (
      I0 => err_cnt_r(1),
      I1 => err_cnt_r(0),
      I2 => \err_cnt_r[2]_i_2_n_0\,
      I3 => cnt_soft_err_r,
      I4 => p_1_in11_in,
      O => \err_cnt_r[1]_i_1_n_0\
    );
\err_cnt_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => err_cnt_r(1),
      I1 => err_cnt_r(0),
      I2 => \err_cnt_r[2]_i_2_n_0\,
      I3 => cnt_soft_err_r,
      I4 => p_1_in11_in,
      O => \err_cnt_r[2]_i_1_n_0\
    );
\err_cnt_r[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEF"
    )
        port map (
      I0 => \good_cnt_r_reg__0\(1),
      I1 => \good_cnt_r_reg__0\(0),
      I2 => \good_cnt_r_reg__0\(3),
      I3 => \good_cnt_r_reg__0\(2),
      O => \err_cnt_r[2]_i_2_n_0\
    );
\err_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \err_cnt_r[0]_i_1_n_0\,
      Q => err_cnt_r(0),
      R => ENABLE_ERR_DETECT_reg
    );
\err_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \err_cnt_r[1]_i_1_n_0\,
      Q => err_cnt_r(1),
      R => ENABLE_ERR_DETECT_reg
    );
\err_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \err_cnt_r[2]_i_1_n_0\,
      Q => p_1_in11_in,
      R => ENABLE_ERR_DETECT_reg
    );
\good_cnt_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \good_cnt_r_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\good_cnt_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \good_cnt_r_reg__0\(0),
      I1 => \good_cnt_r_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\good_cnt_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \good_cnt_r_reg__0\(1),
      I1 => \good_cnt_r_reg__0\(0),
      I2 => \good_cnt_r_reg__0\(2),
      O => \good_cnt_r[2]_i_1_n_0\
    );
\good_cnt_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => cnt_good_code_r,
      I1 => enable_err_detect_i,
      I2 => cnt_soft_err_r,
      I3 => start_r,
      O => \good_cnt_r[3]_i_1_n_0\
    );
\good_cnt_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \good_cnt_r_reg__0\(2),
      I1 => \good_cnt_r_reg__0\(0),
      I2 => \good_cnt_r_reg__0\(1),
      I3 => \good_cnt_r_reg__0\(3),
      O => \good_cnt_r[3]_i_2_n_0\
    );
\good_cnt_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \good_cnt_r_reg__0\(0),
      R => \good_cnt_r[3]_i_1_n_0\
    );
\good_cnt_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \good_cnt_r_reg__0\(1),
      R => \good_cnt_r[3]_i_1_n_0\
    );
\good_cnt_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \good_cnt_r[2]_i_1_n_0\,
      Q => \good_cnt_r_reg__0\(2),
      R => \good_cnt_r[3]_i_1_n_0\
    );
\good_cnt_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \good_cnt_r[3]_i_2_n_0\,
      Q => \good_cnt_r_reg__0\(3),
      R => \good_cnt_r[3]_i_1_n_0\
    );
hard_err_frm_soft_err_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_1_in11_in,
      Q => hard_err_frm_soft_err,
      R => ENABLE_ERR_DETECT_reg
    );
hard_err_gt_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => hard_err_gt0,
      Q => hard_err_gt,
      R => ENABLE_ERR_DETECT_reg
    );
hard_err_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => hard_err_frm_soft_err,
      I1 => p_1_in11_in,
      I2 => hard_err_gt,
      O => HARD_ERR
    );
\soft_err_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => gtrxreset_o_reg,
      Q => \soft_err_r_reg_n_0_[0]\,
      R => ENABLE_ERR_DETECT_reg
    );
\soft_err_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => gtrxreset_o_reg_0,
      Q => \soft_err_r_reg_n_0_[1]\,
      R => ENABLE_ERR_DETECT_reg
    );
\soft_err_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => gtrxreset_o_reg_1,
      Q => \soft_err_r_reg_n_0_[2]\,
      R => ENABLE_ERR_DETECT_reg
    );
\soft_err_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => gtrxreset_o_reg_2,
      Q => \soft_err_r_reg_n_0_[3]\,
      R => ENABLE_ERR_DETECT_reg
    );
start_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BA"
    )
        port map (
      I0 => start_r,
      I1 => cnt_good_code_r_i_2_n_0,
      I2 => cnt_good_code_r,
      I3 => cnt_good_code_r_i_3_n_0,
      O => next_start_c
    );
start_r_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => next_start_c,
      Q => start_r,
      S => ENABLE_ERR_DETECT_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_IDLE_AND_VER_GEN is
  port (
    GEN_V : out STD_LOGIC_VECTOR ( 2 downto 0 );
    GEN_A : out STD_LOGIC;
    GEN_K : out STD_LOGIC_VECTOR ( 0 to 3 );
    GEN_R : out STD_LOGIC_VECTOR ( 0 to 3 );
    \txver_count_r_reg[7]\ : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    gen_ver_i : in STD_LOGIC;
    SYSTEM_RESET_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_IDLE_AND_VER_GEN : entity is "aurora_8b10b_gtp_IDLE_AND_VER_GEN";
end st_lc_fpga_top_0_aurora_8b10b_gtp_IDLE_AND_VER_GEN;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_IDLE_AND_VER_GEN is
  signal did_ver_i : STD_LOGIC;
  signal down_count_r : STD_LOGIC_VECTOR ( 0 to 2 );
  signal \down_count_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \down_count_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \downcounter_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \downcounter_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \downcounter_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \downcounter_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \downcounter_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \downcounter_r_reg_n_0_[2]\ : STD_LOGIC;
  signal gen_a_flop_c : STD_LOGIC;
  signal gen_k_flop_c_0 : STD_LOGIC;
  signal gen_k_flop_c_1 : STD_LOGIC;
  signal gen_k_flop_c_2 : STD_LOGIC;
  signal gen_k_flop_c_3 : STD_LOGIC;
  signal gen_r_flop_c_0 : STD_LOGIC;
  signal gen_r_flop_c_2 : STD_LOGIC;
  signal gen_r_flop_c_3 : STD_LOGIC;
  signal insert_ver_c : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal prev_cycle_gen_ver_r : STD_LOGIC;
  signal recycle_gen_ver_c : STD_LOGIC;
  signal ver_counter_c : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \down_count_r[0]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \down_count_r[1]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \downcounter_r[1]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \downcounter_r[2]_i_1\ : label is "soft_lutpair238";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gen_a_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of gen_a_flop_0_i : label is "FD";
  attribute SOFT_HLUTNM of gen_a_flop_0_i_i_1 : label is "soft_lutpair237";
  attribute BOX_TYPE of gen_k_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_0_i : label is "FD";
  attribute BOX_TYPE of gen_k_flop_1_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_1_i : label is "FD";
  attribute BOX_TYPE of gen_k_flop_2_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_2_i : label is "FD";
  attribute BOX_TYPE of gen_k_flop_3_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_k_flop_3_i : label is "FD";
  attribute SOFT_HLUTNM of gen_k_flop_3_i_i_1 : label is "soft_lutpair241";
  attribute BOX_TYPE of gen_r_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_0_i : label is "FD";
  attribute BOX_TYPE of gen_r_flop_1_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_1_i : label is "FD";
  attribute BOX_TYPE of gen_r_flop_2_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_2_i : label is "FD";
  attribute BOX_TYPE of gen_r_flop_3_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_r_flop_3_i : label is "FD";
  attribute BOX_TYPE of gen_v_flop_1_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_v_flop_1_i : label is "FD";
  attribute SOFT_HLUTNM of gen_v_flop_1_i_i_1 : label is "soft_lutpair240";
  attribute BOX_TYPE of gen_v_flop_2_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_v_flop_2_i : label is "FD";
  attribute BOX_TYPE of gen_v_flop_3_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_v_flop_3_i : label is "FD";
  attribute SOFT_HLUTNM of \lfsr_reg[3]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \txver_count_r_reg[6]_srl7_i_1\ : label is "soft_lutpair237";
  attribute BOX_TYPE of ver_counter_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of ver_counter_i : label is "SRL16";
  attribute srl_name : string;
  attribute srl_name of ver_counter_i : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_global_logic_i/idle_and_ver_gen_i/ver_counter_i ";
  attribute SOFT_HLUTNM of ver_counter_i_i_1 : label is "soft_lutpair240";
begin
DID_VER_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => ver_counter_c,
      Q => did_ver_i,
      R => '0'
    );
\down_count_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gen_r_flop_c_0,
      I1 => p_2_in,
      O => \down_count_r[0]_i_1_n_0\
    );
\down_count_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gen_r_flop_c_0,
      I1 => p_2_in,
      O => \down_count_r[1]_i_1_n_0\
    );
\down_count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \down_count_r[0]_i_1_n_0\,
      Q => down_count_r(0),
      R => '0'
    );
\down_count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \down_count_r[1]_i_1_n_0\,
      Q => down_count_r(1),
      R => '0'
    );
\down_count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => gen_k_flop_c_0,
      Q => down_count_r(2),
      R => '0'
    );
\downcounter_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E1E0"
    )
        port map (
      I0 => \downcounter_r_reg_n_0_[1]\,
      I1 => \downcounter_r_reg_n_0_[2]\,
      I2 => \downcounter_r_reg_n_0_[0]\,
      I3 => down_count_r(0),
      O => \downcounter_r[0]_i_1_n_0\
    );
\downcounter_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F00E"
    )
        port map (
      I0 => down_count_r(1),
      I1 => \downcounter_r_reg_n_0_[0]\,
      I2 => \downcounter_r_reg_n_0_[1]\,
      I3 => \downcounter_r_reg_n_0_[2]\,
      O => \downcounter_r[1]_i_1_n_0\
    );
\downcounter_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F0E"
    )
        port map (
      I0 => down_count_r(2),
      I1 => \downcounter_r_reg_n_0_[0]\,
      I2 => \downcounter_r_reg_n_0_[2]\,
      I3 => \downcounter_r_reg_n_0_[1]\,
      O => \downcounter_r[2]_i_1_n_0\
    );
\downcounter_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \downcounter_r[0]_i_1_n_0\,
      Q => \downcounter_r_reg_n_0_[0]\,
      R => SYSTEM_RESET_reg
    );
\downcounter_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \downcounter_r[1]_i_1_n_0\,
      Q => \downcounter_r_reg_n_0_[1]\,
      R => SYSTEM_RESET_reg
    );
\downcounter_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \downcounter_r[2]_i_1_n_0\,
      Q => \downcounter_r_reg_n_0_[2]\,
      R => SYSTEM_RESET_reg
    );
gen_a_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => gen_a_flop_c,
      Q => GEN_A,
      R => '0'
    );
gen_a_flop_0_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000007"
    )
        port map (
      I0 => did_ver_i,
      I1 => gen_ver_i,
      I2 => \downcounter_r_reg_n_0_[0]\,
      I3 => \downcounter_r_reg_n_0_[2]\,
      I4 => \downcounter_r_reg_n_0_[1]\,
      O => gen_a_flop_c
    );
gen_k_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => gen_k_flop_c_3,
      Q => GEN_K(0),
      R => '0'
    );
gen_k_flop_0_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF555455545554"
    )
        port map (
      I0 => p_1_in,
      I1 => \downcounter_r_reg_n_0_[1]\,
      I2 => \downcounter_r_reg_n_0_[2]\,
      I3 => \downcounter_r_reg_n_0_[0]\,
      I4 => did_ver_i,
      I5 => gen_ver_i,
      O => gen_k_flop_c_3
    );
gen_k_flop_1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => gen_k_flop_c_2,
      Q => GEN_K(1),
      R => '0'
    );
gen_k_flop_1_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gen_r_flop_c_2,
      O => gen_k_flop_c_2
    );
gen_k_flop_2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => gen_k_flop_c_1,
      Q => GEN_K(2),
      R => '0'
    );
gen_k_flop_2_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_2_in,
      O => gen_k_flop_c_1
    );
gen_k_flop_3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => gen_k_flop_c_0,
      Q => GEN_K(3),
      R => '0'
    );
gen_k_flop_3_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gen_r_flop_c_0,
      O => gen_k_flop_c_0
    );
gen_r_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => gen_r_flop_c_3,
      Q => GEN_R(0),
      R => '0'
    );
gen_r_flop_0_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2A2A2A2A2A00"
    )
        port map (
      I0 => p_1_in,
      I1 => gen_ver_i,
      I2 => did_ver_i,
      I3 => \downcounter_r_reg_n_0_[0]\,
      I4 => \downcounter_r_reg_n_0_[2]\,
      I5 => \downcounter_r_reg_n_0_[1]\,
      O => gen_r_flop_c_3
    );
gen_r_flop_1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => gen_r_flop_c_2,
      Q => GEN_R(1),
      R => '0'
    );
gen_r_flop_2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_2_in,
      Q => GEN_R(2),
      R => '0'
    );
gen_r_flop_3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => gen_r_flop_c_0,
      Q => GEN_R(3),
      R => '0'
    );
gen_v_flop_1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => recycle_gen_ver_c,
      Q => GEN_V(2),
      R => '0'
    );
gen_v_flop_1_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => did_ver_i,
      I1 => gen_ver_i,
      O => recycle_gen_ver_c
    );
gen_v_flop_2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => recycle_gen_ver_c,
      Q => GEN_V(1),
      R => '0'
    );
gen_v_flop_3_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => recycle_gen_ver_c,
      Q => GEN_V(0),
      R => '0'
    );
\lfsr_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EF1"
    )
        port map (
      I0 => p_2_in,
      I1 => gen_r_flop_c_2,
      I2 => gen_r_flop_c_0,
      I3 => p_1_in,
      O => p_3_out(0)
    );
\lfsr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => gen_r_flop_c_2,
      Q => p_1_in,
      R => '0'
    );
\lfsr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_2_in,
      Q => gen_r_flop_c_2,
      R => '0'
    );
\lfsr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => gen_r_flop_c_0,
      Q => p_2_in,
      R => '0'
    );
\lfsr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_3_out(0),
      Q => gen_r_flop_c_0,
      R => '0'
    );
prev_cycle_gen_ver_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => gen_ver_i,
      Q => prev_cycle_gen_ver_r,
      R => '0'
    );
\txver_count_r_reg[6]_srl7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => did_ver_i,
      I1 => gen_ver_i,
      O => \txver_count_r_reg[7]\
    );
ver_counter_i: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => user_clk,
      D => insert_ver_c,
      Q => ver_counter_c
    );
ver_counter_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => prev_cycle_gen_ver_r,
      I1 => did_ver_i,
      I2 => gen_ver_i,
      O => insert_ver_c
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_LANE_INIT_SM_4BYTE is
  port (
    ready_r : out STD_LOGIC;
    gen_spa_i : out STD_LOGIC;
    lane_up : out STD_LOGIC;
    realign_r_reg_0 : out STD_LOGIC;
    consecutive_commas_r : out STD_LOGIC;
    align_r_reg_0 : out STD_LOGIC;
    enable_err_detect_i : out STD_LOGIC;
    RXPOLARITY_IN : out STD_LOGIC;
    gen_sp_r_reg : out STD_LOGIC;
    hard_err_frm_soft_err_reg : out STD_LOGIC;
    \left_align_select_r_reg[1]\ : out STD_LOGIC;
    counter4_r0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    RX_SPA_reg : in STD_LOGIC;
    gen_spa_r : in STD_LOGIC;
    RESET_LANES : in STD_LOGIC;
    ready_r_reg0 : in STD_LOGIC;
    RXREALIGN_OUT : in STD_LOGIC;
    rst_r_reg_0 : in STD_LOGIC;
    rst_r_reg_1 : in STD_LOGIC;
    RX_NEG : in STD_LOGIC;
    RXCHARISCOMMA_OUT : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_LANE_INIT_SM_4BYTE : entity is "aurora_8b10b_gtp_LANE_INIT_SM_4BYTE";
end st_lc_fpga_top_0_aurora_8b10b_gtp_LANE_INIT_SM_4BYTE;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_LANE_INIT_SM_4BYTE is
  signal ENABLE_ERR_DETECT_i_1_n_0 : STD_LOGIC;
  signal \^rxpolarity_in\ : STD_LOGIC;
  signal \RX_CHAR_IS_COMMA_R_reg_n_0_[0]\ : STD_LOGIC;
  signal \RX_CHAR_IS_COMMA_R_reg_n_0_[3]\ : STD_LOGIC;
  signal \^align_r_reg_0\ : STD_LOGIC;
  signal begin_r : STD_LOGIC;
  signal begin_r_i_2_n_0 : STD_LOGIC;
  signal consecutive_commas_r0 : STD_LOGIC;
  signal count_128d_done_r : STD_LOGIC;
  signal count_32d_done_r : STD_LOGIC;
  signal count_8d_done_r : STD_LOGIC;
  signal counter1_r0 : STD_LOGIC;
  signal \counter1_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \counter2_r_reg[14]_srl14_n_0\ : STD_LOGIC;
  signal \counter2_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \counter3_r_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \counter3_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter4_r_reg[14]_srl15_n_0\ : STD_LOGIC;
  signal \counter4_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \counter5_r_reg[14]_srl15_i_1_n_0\ : STD_LOGIC;
  signal \counter5_r_reg[14]_srl15_n_0\ : STD_LOGIC;
  signal \counter5_r_reg_n_0_[15]\ : STD_LOGIC;
  signal do_watchdog_count_r : STD_LOGIC;
  signal do_watchdog_count_r_i_1_n_0 : STD_LOGIC;
  signal \^enable_err_detect_i\ : STD_LOGIC;
  signal \^gen_spa_i\ : STD_LOGIC;
  signal next_ack_c : STD_LOGIC;
  signal next_align_c : STD_LOGIC;
  signal next_begin_c : STD_LOGIC;
  signal next_polarity_c : STD_LOGIC;
  signal next_ready_c : STD_LOGIC;
  signal next_realign_c : STD_LOGIC;
  signal next_rst_c : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in2_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal polarity_r : STD_LOGIC;
  signal prev_count_128d_done_r : STD_LOGIC;
  signal \^ready_r\ : STD_LOGIC;
  signal realign_r : STD_LOGIC;
  signal \^realign_r_reg_0\ : STD_LOGIC;
  signal reset_count_r : STD_LOGIC;
  signal reset_count_r0 : STD_LOGIC;
  signal rx_polarity_r_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ENABLE_ERR_DETECT_i_1 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of align_r_i_2 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \counter1_r[0]_i_2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \counter1_r[0]_i_3\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \counter1_r[1]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \counter1_r[3]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \counter1_r[4]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \counter1_r[5]_i_1\ : label is "soft_lutpair205";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \counter2_r_reg[14]_srl14\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_aurora_lane_4byte_0_i/aurora_8b10b_gtp_lane_init_sm_4byte_i/counter2_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \counter2_r_reg[14]_srl14\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_aurora_lane_4byte_0_i/aurora_8b10b_gtp_lane_init_sm_4byte_i/counter2_r_reg[14]_srl14 ";
  attribute srl_bus_name of \counter3_r_reg[2]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_aurora_lane_4byte_0_i/aurora_8b10b_gtp_lane_init_sm_4byte_i/counter3_r_reg ";
  attribute srl_name of \counter3_r_reg[2]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_aurora_lane_4byte_0_i/aurora_8b10b_gtp_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3 ";
  attribute srl_bus_name of \counter4_r_reg[14]_srl15\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_aurora_lane_4byte_0_i/aurora_8b10b_gtp_lane_init_sm_4byte_i/counter4_r_reg ";
  attribute srl_name of \counter4_r_reg[14]_srl15\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_aurora_lane_4byte_0_i/aurora_8b10b_gtp_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15 ";
  attribute srl_bus_name of \counter5_r_reg[14]_srl15\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_aurora_lane_4byte_0_i/aurora_8b10b_gtp_lane_init_sm_4byte_i/counter5_r_reg ";
  attribute srl_name of \counter5_r_reg[14]_srl15\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_aurora_lane_4byte_0_i/aurora_8b10b_gtp_lane_init_sm_4byte_i/counter5_r_reg[14]_srl15 ";
  attribute SOFT_HLUTNM of gen_sp_r_i_1 : label is "soft_lutpair206";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of lane_up_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of lane_up_flop_i : label is "FDR";
  attribute SOFT_HLUTNM of polarity_r_i_1 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of realign_r_i_1 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of rst_r_i_1 : label is "soft_lutpair204";
begin
  RXPOLARITY_IN <= \^rxpolarity_in\;
  align_r_reg_0 <= \^align_r_reg_0\;
  enable_err_detect_i <= \^enable_err_detect_i\;
  gen_spa_i <= \^gen_spa_i\;
  ready_r <= \^ready_r\;
  realign_r_reg_0 <= \^realign_r_reg_0\;
ENABLE_ERR_DETECT_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_spa_i\,
      I1 => \^ready_r\,
      O => ENABLE_ERR_DETECT_i_1_n_0
    );
ENABLE_ERR_DETECT_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => ENABLE_ERR_DETECT_i_1_n_0,
      Q => \^enable_err_detect_i\,
      R => '0'
    );
\RX_CHAR_IS_COMMA_R_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXCHARISCOMMA_OUT(0),
      Q => \RX_CHAR_IS_COMMA_R_reg_n_0_[0]\,
      R => '0'
    );
\RX_CHAR_IS_COMMA_R_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXCHARISCOMMA_OUT(1),
      Q => p_1_in,
      R => '0'
    );
\RX_CHAR_IS_COMMA_R_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXCHARISCOMMA_OUT(2),
      Q => p_0_in2_in,
      R => '0'
    );
\RX_CHAR_IS_COMMA_R_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXCHARISCOMMA_OUT(3),
      Q => \RX_CHAR_IS_COMMA_R_reg_n_0_[3]\,
      R => '0'
    );
ack_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444FFF4444"
    )
        port map (
      I0 => RX_NEG,
      I1 => polarity_r,
      I2 => \counter2_r_reg_n_0_[15]\,
      I3 => \counter3_r_reg_n_0_[3]\,
      I4 => \^gen_spa_i\,
      I5 => \counter5_r_reg_n_0_[15]\,
      O => next_ack_c
    );
ack_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_ack_c,
      Q => \^gen_spa_i\,
      R => ready_r_reg0
    );
align_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => count_8d_done_r,
      I1 => \^align_r_reg_0\,
      I2 => count_128d_done_r,
      I3 => \^realign_r_reg_0\,
      O => next_align_c
    );
align_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_align_c,
      Q => \^realign_r_reg_0\,
      R => ready_r_reg0
    );
begin_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => realign_r,
      I1 => RXREALIGN_OUT,
      I2 => begin_r_i_2_n_0,
      O => next_begin_c
    );
begin_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \counter4_r_reg_n_0_[15]\,
      I1 => \^ready_r\,
      I2 => \counter5_r_reg_n_0_[15]\,
      I3 => \^gen_spa_i\,
      I4 => RX_NEG,
      I5 => polarity_r,
      O => begin_r_i_2_n_0
    );
begin_r_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => next_begin_c,
      Q => begin_r,
      S => ready_r_reg0
    );
consecutive_commas_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \RX_CHAR_IS_COMMA_R_reg_n_0_[0]\,
      I1 => \RX_CHAR_IS_COMMA_R_reg_n_0_[3]\,
      I2 => \^realign_r_reg_0\,
      I3 => p_0_in2_in,
      I4 => p_1_in,
      O => consecutive_commas_r0
    );
consecutive_commas_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => consecutive_commas_r0,
      Q => consecutive_commas_r,
      R => '0'
    );
\counter1_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => reset_count_r,
      I1 => \^ready_r\,
      O => counter1_r0
    );
\counter1_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \counter1_r[0]_i_3_n_0\,
      I1 => \counter1_r_reg_n_0_[1]\,
      I2 => count_32d_done_r,
      I3 => \counter1_r_reg_n_0_[3]\,
      I4 => count_128d_done_r,
      O => p_0_in(7)
    );
\counter1_r[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[5]\,
      I1 => \counter1_r_reg_n_0_[7]\,
      I2 => \counter1_r_reg_n_0_[6]\,
      I3 => count_8d_done_r,
      O => \counter1_r[0]_i_3_n_0\
    );
\counter1_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \counter1_r[0]_i_3_n_0\,
      I1 => \counter1_r_reg_n_0_[3]\,
      I2 => count_32d_done_r,
      I3 => \counter1_r_reg_n_0_[1]\,
      O => p_0_in(6)
    );
\counter1_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[3]\,
      I1 => \counter1_r_reg_n_0_[5]\,
      I2 => \counter1_r_reg_n_0_[7]\,
      I3 => \counter1_r_reg_n_0_[6]\,
      I4 => count_8d_done_r,
      I5 => count_32d_done_r,
      O => p_0_in(5)
    );
\counter1_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => count_8d_done_r,
      I1 => \counter1_r_reg_n_0_[6]\,
      I2 => \counter1_r_reg_n_0_[7]\,
      I3 => \counter1_r_reg_n_0_[5]\,
      I4 => \counter1_r_reg_n_0_[3]\,
      O => p_0_in(4)
    );
\counter1_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[5]\,
      I1 => \counter1_r_reg_n_0_[7]\,
      I2 => \counter1_r_reg_n_0_[6]\,
      I3 => count_8d_done_r,
      O => p_0_in(3)
    );
\counter1_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[6]\,
      I1 => \counter1_r_reg_n_0_[7]\,
      I2 => \counter1_r_reg_n_0_[5]\,
      O => p_0_in(2)
    );
\counter1_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[7]\,
      I1 => \counter1_r_reg_n_0_[6]\,
      O => p_0_in(1)
    );
\counter1_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[7]\,
      O => p_0_in(0)
    );
\counter1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(7),
      Q => count_128d_done_r,
      R => counter1_r0
    );
\counter1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(6),
      Q => \counter1_r_reg_n_0_[1]\,
      R => counter1_r0
    );
\counter1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(5),
      Q => count_32d_done_r,
      R => counter1_r0
    );
\counter1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(4),
      Q => \counter1_r_reg_n_0_[3]\,
      R => counter1_r0
    );
\counter1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(3),
      Q => count_8d_done_r,
      R => counter1_r0
    );
\counter1_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(2),
      Q => \counter1_r_reg_n_0_[5]\,
      R => counter1_r0
    );
\counter1_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(1),
      Q => \counter1_r_reg_n_0_[6]\,
      R => counter1_r0
    );
\counter1_r_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => consecutive_commas_r0,
      D => p_0_in(0),
      Q => \counter1_r_reg_n_0_[7]\,
      S => counter1_r0
    );
\counter2_r_reg[14]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => user_clk,
      D => gen_spa_r,
      Q => \counter2_r_reg[14]_srl14_n_0\
    );
\counter2_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \counter2_r_reg[14]_srl14_n_0\,
      Q => \counter2_r_reg_n_0_[15]\,
      R => '0'
    );
\counter3_r_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => RX_SPA_reg,
      CLK => user_clk,
      D => \^gen_spa_i\,
      Q => \counter3_r_reg[2]_srl3_n_0\
    );
\counter3_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => RX_SPA_reg,
      D => \counter3_r_reg[2]_srl3_n_0\,
      Q => \counter3_r_reg_n_0_[3]\,
      R => '0'
    );
\counter4_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => counter4_r0,
      CLK => user_clk,
      D => \^ready_r\,
      Q => \counter4_r_reg[14]_srl15_n_0\
    );
\counter4_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => counter4_r0,
      D => \counter4_r_reg[14]_srl15_n_0\,
      Q => \counter4_r_reg_n_0_[15]\,
      R => '0'
    );
\counter5_r_reg[14]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => \counter5_r_reg[14]_srl15_i_1_n_0\,
      CLK => user_clk,
      D => \^gen_spa_i\,
      Q => \counter5_r_reg[14]_srl15_n_0\
    );
\counter5_r_reg[14]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => do_watchdog_count_r,
      I1 => \^gen_spa_i\,
      O => \counter5_r_reg[14]_srl15_i_1_n_0\
    );
\counter5_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \counter5_r_reg[14]_srl15_i_1_n_0\,
      D => \counter5_r_reg[14]_srl15_n_0\,
      Q => \counter5_r_reg_n_0_[15]\,
      R => '0'
    );
do_watchdog_count_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_128d_done_r,
      I1 => prev_count_128d_done_r,
      O => do_watchdog_count_r_i_1_n_0
    );
do_watchdog_count_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => do_watchdog_count_r_i_1_n_0,
      Q => do_watchdog_count_r,
      R => '0'
    );
gen_sp_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ready_r\,
      I1 => \^gen_spa_i\,
      O => gen_sp_r_reg
    );
lane_up_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \^ready_r\,
      Q => lane_up,
      R => RESET_LANES
    );
\left_align_select_r[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^realign_r_reg_0\,
      I1 => \^ready_r\,
      O => \left_align_select_r_reg[1]\
    );
polarity_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => count_32d_done_r,
      I1 => realign_r,
      I2 => RXREALIGN_OUT,
      O => next_polarity_c
    );
polarity_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_polarity_c,
      Q => polarity_r,
      R => ready_r_reg0
    );
prev_count_128d_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => count_128d_done_r,
      Q => prev_count_128d_done_r,
      R => '0'
    );
ready_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800080"
    )
        port map (
      I0 => \counter2_r_reg_n_0_[15]\,
      I1 => \counter3_r_reg_n_0_[3]\,
      I2 => \^gen_spa_i\,
      I3 => \counter5_r_reg_n_0_[15]\,
      I4 => \counter4_r_reg_n_0_[15]\,
      I5 => \^ready_r\,
      O => next_ready_c
    );
ready_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_ready_c,
      Q => \^ready_r\,
      R => ready_r_reg0
    );
realign_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => RXREALIGN_OUT,
      I1 => realign_r,
      I2 => count_32d_done_r,
      I3 => count_128d_done_r,
      I4 => \^realign_r_reg_0\,
      O => next_realign_c
    );
realign_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_realign_c,
      Q => realign_r,
      R => ready_r_reg0
    );
reset_count_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBAEE"
    )
        port map (
      I0 => RESET_LANES,
      I1 => begin_r,
      I2 => count_8d_done_r,
      I3 => \^align_r_reg_0\,
      I4 => rst_r_reg_0,
      I5 => rst_r_reg_1,
      O => reset_count_r0
    );
reset_count_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => reset_count_r0,
      Q => reset_count_r,
      R => '0'
    );
rst_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => count_8d_done_r,
      I1 => \^align_r_reg_0\,
      I2 => begin_r,
      O => next_rst_c
    );
rst_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_rst_c,
      Q => \^align_r_reg_0\,
      R => ready_r_reg0
    );
rx_polarity_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => polarity_r,
      I1 => RX_NEG,
      I2 => \^rxpolarity_in\,
      O => rx_polarity_r_i_1_n_0
    );
rx_polarity_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => rx_polarity_r_i_1_n_0,
      Q => \^rxpolarity_in\,
      R => '0'
    );
\soft_err_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^enable_err_detect_i\,
      O => hard_err_frm_soft_err_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_LEFT_ALIGN_CONTROL is
  port (
    MUX_SELECT : out STD_LOGIC_VECTOR ( 0 to 0 );
    mux_select_c : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_LEFT_ALIGN_CONTROL : entity is "aurora_8b10b_gtp_LEFT_ALIGN_CONTROL";
end st_lc_fpga_top_0_aurora_8b10b_gtp_LEFT_ALIGN_CONTROL;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_LEFT_ALIGN_CONTROL is
begin
\MUX_SELECT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => mux_select_c(0),
      Q => MUX_SELECT(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_LEFT_ALIGN_MUX is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    stage_2_data_r : in STD_LOGIC_VECTOR ( 0 to 31 );
    MUX_SELECT : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk : in STD_LOGIC;
    STORAGE_SELECT : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_LEFT_ALIGN_MUX : entity is "aurora_8b10b_gtp_LEFT_ALIGN_MUX";
end st_lc_fpga_top_0_aurora_8b10b_gtp_LEFT_ALIGN_MUX;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_LEFT_ALIGN_MUX is
  signal \MUXED_DATA_reg_n_0_[16]\ : STD_LOGIC;
  signal \MUXED_DATA_reg_n_0_[17]\ : STD_LOGIC;
  signal \MUXED_DATA_reg_n_0_[18]\ : STD_LOGIC;
  signal \MUXED_DATA_reg_n_0_[19]\ : STD_LOGIC;
  signal \MUXED_DATA_reg_n_0_[20]\ : STD_LOGIC;
  signal \MUXED_DATA_reg_n_0_[21]\ : STD_LOGIC;
  signal \MUXED_DATA_reg_n_0_[22]\ : STD_LOGIC;
  signal \MUXED_DATA_reg_n_0_[23]\ : STD_LOGIC;
  signal \MUXED_DATA_reg_n_0_[24]\ : STD_LOGIC;
  signal \MUXED_DATA_reg_n_0_[25]\ : STD_LOGIC;
  signal \MUXED_DATA_reg_n_0_[26]\ : STD_LOGIC;
  signal \MUXED_DATA_reg_n_0_[27]\ : STD_LOGIC;
  signal \MUXED_DATA_reg_n_0_[28]\ : STD_LOGIC;
  signal \MUXED_DATA_reg_n_0_[29]\ : STD_LOGIC;
  signal \MUXED_DATA_reg_n_0_[30]\ : STD_LOGIC;
  signal \MUXED_DATA_reg_n_0_[31]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal muxed_data_c : STD_LOGIC_VECTOR ( 0 to 15 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \MUXED_DATA[0]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \MUXED_DATA[10]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \MUXED_DATA[11]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \MUXED_DATA[12]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \MUXED_DATA[13]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \MUXED_DATA[14]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \MUXED_DATA[15]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \MUXED_DATA[1]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \MUXED_DATA[2]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \MUXED_DATA[3]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \MUXED_DATA[4]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \MUXED_DATA[5]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \MUXED_DATA[6]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \MUXED_DATA[7]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \MUXED_DATA[8]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \MUXED_DATA[9]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \STORAGE_DATA[0]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \STORAGE_DATA[10]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \STORAGE_DATA[11]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \STORAGE_DATA[12]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \STORAGE_DATA[13]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \STORAGE_DATA[14]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \STORAGE_DATA[15]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \STORAGE_DATA[16]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \STORAGE_DATA[17]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \STORAGE_DATA[18]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \STORAGE_DATA[19]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \STORAGE_DATA[1]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \STORAGE_DATA[20]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \STORAGE_DATA[21]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \STORAGE_DATA[22]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \STORAGE_DATA[23]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \STORAGE_DATA[24]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \STORAGE_DATA[25]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \STORAGE_DATA[26]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \STORAGE_DATA[27]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \STORAGE_DATA[28]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \STORAGE_DATA[29]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \STORAGE_DATA[2]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \STORAGE_DATA[30]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \STORAGE_DATA[31]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \STORAGE_DATA[3]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \STORAGE_DATA[4]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \STORAGE_DATA[5]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \STORAGE_DATA[6]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \STORAGE_DATA[7]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \STORAGE_DATA[8]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \STORAGE_DATA[9]_i_1\ : label is "soft_lutpair267";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
\MUXED_DATA[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => stage_2_data_r(16),
      I1 => stage_2_data_r(0),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(0)
    );
\MUXED_DATA[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => stage_2_data_r(26),
      I1 => stage_2_data_r(10),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(10)
    );
\MUXED_DATA[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => stage_2_data_r(27),
      I1 => stage_2_data_r(11),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(11)
    );
\MUXED_DATA[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => stage_2_data_r(28),
      I1 => stage_2_data_r(12),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(12)
    );
\MUXED_DATA[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => stage_2_data_r(29),
      I1 => stage_2_data_r(13),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(13)
    );
\MUXED_DATA[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => stage_2_data_r(30),
      I1 => stage_2_data_r(14),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(14)
    );
\MUXED_DATA[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => stage_2_data_r(31),
      I1 => stage_2_data_r(15),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(15)
    );
\MUXED_DATA[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => stage_2_data_r(17),
      I1 => stage_2_data_r(1),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(1)
    );
\MUXED_DATA[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => stage_2_data_r(18),
      I1 => stage_2_data_r(2),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(2)
    );
\MUXED_DATA[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => stage_2_data_r(19),
      I1 => stage_2_data_r(3),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(3)
    );
\MUXED_DATA[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => stage_2_data_r(20),
      I1 => stage_2_data_r(4),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(4)
    );
\MUXED_DATA[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => stage_2_data_r(21),
      I1 => stage_2_data_r(5),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(5)
    );
\MUXED_DATA[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => stage_2_data_r(22),
      I1 => stage_2_data_r(6),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(6)
    );
\MUXED_DATA[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => stage_2_data_r(23),
      I1 => stage_2_data_r(7),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(7)
    );
\MUXED_DATA[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => stage_2_data_r(24),
      I1 => stage_2_data_r(8),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(8)
    );
\MUXED_DATA[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => stage_2_data_r(25),
      I1 => stage_2_data_r(9),
      I2 => MUX_SELECT(0),
      O => muxed_data_c(9)
    );
\MUXED_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(0),
      Q => \^q\(15),
      R => '0'
    );
\MUXED_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(10),
      Q => \^q\(5),
      R => '0'
    );
\MUXED_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(11),
      Q => \^q\(4),
      R => '0'
    );
\MUXED_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(12),
      Q => \^q\(3),
      R => '0'
    );
\MUXED_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(13),
      Q => \^q\(2),
      R => '0'
    );
\MUXED_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(14),
      Q => \^q\(1),
      R => '0'
    );
\MUXED_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(15),
      Q => \^q\(0),
      R => '0'
    );
\MUXED_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(16),
      Q => \MUXED_DATA_reg_n_0_[16]\,
      R => '0'
    );
\MUXED_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(17),
      Q => \MUXED_DATA_reg_n_0_[17]\,
      R => '0'
    );
\MUXED_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(18),
      Q => \MUXED_DATA_reg_n_0_[18]\,
      R => '0'
    );
\MUXED_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(19),
      Q => \MUXED_DATA_reg_n_0_[19]\,
      R => '0'
    );
\MUXED_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(1),
      Q => \^q\(14),
      R => '0'
    );
\MUXED_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(20),
      Q => \MUXED_DATA_reg_n_0_[20]\,
      R => '0'
    );
\MUXED_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(21),
      Q => \MUXED_DATA_reg_n_0_[21]\,
      R => '0'
    );
\MUXED_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(22),
      Q => \MUXED_DATA_reg_n_0_[22]\,
      R => '0'
    );
\MUXED_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(23),
      Q => \MUXED_DATA_reg_n_0_[23]\,
      R => '0'
    );
\MUXED_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(24),
      Q => \MUXED_DATA_reg_n_0_[24]\,
      R => '0'
    );
\MUXED_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(25),
      Q => \MUXED_DATA_reg_n_0_[25]\,
      R => '0'
    );
\MUXED_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(26),
      Q => \MUXED_DATA_reg_n_0_[26]\,
      R => '0'
    );
\MUXED_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(27),
      Q => \MUXED_DATA_reg_n_0_[27]\,
      R => '0'
    );
\MUXED_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(28),
      Q => \MUXED_DATA_reg_n_0_[28]\,
      R => '0'
    );
\MUXED_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(29),
      Q => \MUXED_DATA_reg_n_0_[29]\,
      R => '0'
    );
\MUXED_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(2),
      Q => \^q\(13),
      R => '0'
    );
\MUXED_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(30),
      Q => \MUXED_DATA_reg_n_0_[30]\,
      R => '0'
    );
\MUXED_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => stage_2_data_r(31),
      Q => \MUXED_DATA_reg_n_0_[31]\,
      R => '0'
    );
\MUXED_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(3),
      Q => \^q\(12),
      R => '0'
    );
\MUXED_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(4),
      Q => \^q\(11),
      R => '0'
    );
\MUXED_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(5),
      Q => \^q\(10),
      R => '0'
    );
\MUXED_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(6),
      Q => \^q\(9),
      R => '0'
    );
\MUXED_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(7),
      Q => \^q\(8),
      R => '0'
    );
\MUXED_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(8),
      Q => \^q\(7),
      R => '0'
    );
\MUXED_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => muxed_data_c(9),
      Q => \^q\(6),
      R => '0'
    );
\STORAGE_DATA[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[16]\,
      I1 => \^q\(15),
      I2 => STORAGE_SELECT(1),
      O => D(31)
    );
\STORAGE_DATA[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[26]\,
      I1 => \^q\(5),
      I2 => STORAGE_SELECT(1),
      O => D(21)
    );
\STORAGE_DATA[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[27]\,
      I1 => \^q\(4),
      I2 => STORAGE_SELECT(1),
      O => D(20)
    );
\STORAGE_DATA[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[28]\,
      I1 => \^q\(3),
      I2 => STORAGE_SELECT(1),
      O => D(19)
    );
\STORAGE_DATA[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[29]\,
      I1 => \^q\(2),
      I2 => STORAGE_SELECT(1),
      O => D(18)
    );
\STORAGE_DATA[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[30]\,
      I1 => \^q\(1),
      I2 => STORAGE_SELECT(1),
      O => D(17)
    );
\STORAGE_DATA[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[31]\,
      I1 => \^q\(0),
      I2 => STORAGE_SELECT(1),
      O => D(16)
    );
\STORAGE_DATA[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[16]\,
      I1 => \^q\(15),
      I2 => STORAGE_SELECT(0),
      O => D(15)
    );
\STORAGE_DATA[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[17]\,
      I1 => \^q\(14),
      I2 => STORAGE_SELECT(0),
      O => D(14)
    );
\STORAGE_DATA[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[18]\,
      I1 => \^q\(13),
      I2 => STORAGE_SELECT(0),
      O => D(13)
    );
\STORAGE_DATA[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[19]\,
      I1 => \^q\(12),
      I2 => STORAGE_SELECT(0),
      O => D(12)
    );
\STORAGE_DATA[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[17]\,
      I1 => \^q\(14),
      I2 => STORAGE_SELECT(1),
      O => D(30)
    );
\STORAGE_DATA[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[20]\,
      I1 => \^q\(11),
      I2 => STORAGE_SELECT(0),
      O => D(11)
    );
\STORAGE_DATA[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[21]\,
      I1 => \^q\(10),
      I2 => STORAGE_SELECT(0),
      O => D(10)
    );
\STORAGE_DATA[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[22]\,
      I1 => \^q\(9),
      I2 => STORAGE_SELECT(0),
      O => D(9)
    );
\STORAGE_DATA[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[23]\,
      I1 => \^q\(8),
      I2 => STORAGE_SELECT(0),
      O => D(8)
    );
\STORAGE_DATA[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[24]\,
      I1 => \^q\(7),
      I2 => STORAGE_SELECT(0),
      O => D(7)
    );
\STORAGE_DATA[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[25]\,
      I1 => \^q\(6),
      I2 => STORAGE_SELECT(0),
      O => D(6)
    );
\STORAGE_DATA[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[26]\,
      I1 => \^q\(5),
      I2 => STORAGE_SELECT(0),
      O => D(5)
    );
\STORAGE_DATA[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[27]\,
      I1 => \^q\(4),
      I2 => STORAGE_SELECT(0),
      O => D(4)
    );
\STORAGE_DATA[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[28]\,
      I1 => \^q\(3),
      I2 => STORAGE_SELECT(0),
      O => D(3)
    );
\STORAGE_DATA[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[29]\,
      I1 => \^q\(2),
      I2 => STORAGE_SELECT(0),
      O => D(2)
    );
\STORAGE_DATA[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[18]\,
      I1 => \^q\(13),
      I2 => STORAGE_SELECT(1),
      O => D(29)
    );
\STORAGE_DATA[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[30]\,
      I1 => \^q\(1),
      I2 => STORAGE_SELECT(0),
      O => D(1)
    );
\STORAGE_DATA[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[31]\,
      I1 => \^q\(0),
      I2 => STORAGE_SELECT(0),
      O => D(0)
    );
\STORAGE_DATA[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[19]\,
      I1 => \^q\(12),
      I2 => STORAGE_SELECT(1),
      O => D(28)
    );
\STORAGE_DATA[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[20]\,
      I1 => \^q\(11),
      I2 => STORAGE_SELECT(1),
      O => D(27)
    );
\STORAGE_DATA[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[21]\,
      I1 => \^q\(10),
      I2 => STORAGE_SELECT(1),
      O => D(26)
    );
\STORAGE_DATA[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[22]\,
      I1 => \^q\(9),
      I2 => STORAGE_SELECT(1),
      O => D(25)
    );
\STORAGE_DATA[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[23]\,
      I1 => \^q\(8),
      I2 => STORAGE_SELECT(1),
      O => D(24)
    );
\STORAGE_DATA[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[24]\,
      I1 => \^q\(7),
      I2 => STORAGE_SELECT(1),
      O => D(23)
    );
\STORAGE_DATA[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg_n_0_[25]\,
      I1 => \^q\(6),
      I2 => STORAGE_SELECT(1),
      O => D(22)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_OUTPUT_MUX is
  port (
    \received_CRC_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DATA_US_r_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DATA_US_r_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \STORAGE_DATA_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    user_clk : in STD_LOGIC;
    \MUXED_DATA_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    OUTPUT_SELECT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_OUTPUT_MUX : entity is "aurora_8b10b_gtp_OUTPUT_MUX";
end st_lc_fpga_top_0_aurora_8b10b_gtp_OUTPUT_MUX;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_OUTPUT_MUX is
  signal \^data_us_r_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal output_data_c : STD_LOGIC_VECTOR ( 16 to 31 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \OUTPUT_DATA[16]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[17]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[18]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[19]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[20]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[21]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[22]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[23]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[24]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[25]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[26]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[27]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[28]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[29]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[30]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \OUTPUT_DATA[31]_i_1\ : label is "soft_lutpair242";
begin
  \DATA_US_r_reg[31]\(31 downto 0) <= \^data_us_r_reg[31]\(31 downto 0);
\OUTPUT_DATA[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg[0]\(15),
      I1 => \STORAGE_DATA_reg[0]\(15),
      I2 => OUTPUT_SELECT,
      O => output_data_c(16)
    );
\OUTPUT_DATA[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg[0]\(14),
      I1 => \STORAGE_DATA_reg[0]\(14),
      I2 => OUTPUT_SELECT,
      O => output_data_c(17)
    );
\OUTPUT_DATA[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg[0]\(13),
      I1 => \STORAGE_DATA_reg[0]\(13),
      I2 => OUTPUT_SELECT,
      O => output_data_c(18)
    );
\OUTPUT_DATA[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg[0]\(12),
      I1 => \STORAGE_DATA_reg[0]\(12),
      I2 => OUTPUT_SELECT,
      O => output_data_c(19)
    );
\OUTPUT_DATA[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg[0]\(11),
      I1 => \STORAGE_DATA_reg[0]\(11),
      I2 => OUTPUT_SELECT,
      O => output_data_c(20)
    );
\OUTPUT_DATA[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg[0]\(10),
      I1 => \STORAGE_DATA_reg[0]\(10),
      I2 => OUTPUT_SELECT,
      O => output_data_c(21)
    );
\OUTPUT_DATA[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg[0]\(9),
      I1 => \STORAGE_DATA_reg[0]\(9),
      I2 => OUTPUT_SELECT,
      O => output_data_c(22)
    );
\OUTPUT_DATA[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg[0]\(8),
      I1 => \STORAGE_DATA_reg[0]\(8),
      I2 => OUTPUT_SELECT,
      O => output_data_c(23)
    );
\OUTPUT_DATA[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg[0]\(7),
      I1 => \STORAGE_DATA_reg[0]\(7),
      I2 => OUTPUT_SELECT,
      O => output_data_c(24)
    );
\OUTPUT_DATA[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg[0]\(6),
      I1 => \STORAGE_DATA_reg[0]\(6),
      I2 => OUTPUT_SELECT,
      O => output_data_c(25)
    );
\OUTPUT_DATA[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg[0]\(5),
      I1 => \STORAGE_DATA_reg[0]\(5),
      I2 => OUTPUT_SELECT,
      O => output_data_c(26)
    );
\OUTPUT_DATA[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg[0]\(4),
      I1 => \STORAGE_DATA_reg[0]\(4),
      I2 => OUTPUT_SELECT,
      O => output_data_c(27)
    );
\OUTPUT_DATA[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg[0]\(3),
      I1 => \STORAGE_DATA_reg[0]\(3),
      I2 => OUTPUT_SELECT,
      O => output_data_c(28)
    );
\OUTPUT_DATA[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg[0]\(2),
      I1 => \STORAGE_DATA_reg[0]\(2),
      I2 => OUTPUT_SELECT,
      O => output_data_c(29)
    );
\OUTPUT_DATA[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg[0]\(1),
      I1 => \STORAGE_DATA_reg[0]\(1),
      I2 => OUTPUT_SELECT,
      O => output_data_c(30)
    );
\OUTPUT_DATA[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \MUXED_DATA_reg[0]\(0),
      I1 => \STORAGE_DATA_reg[0]\(0),
      I2 => OUTPUT_SELECT,
      O => output_data_c(31)
    );
\OUTPUT_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \STORAGE_DATA_reg[0]\(31),
      Q => \^data_us_r_reg[31]\(31),
      R => '0'
    );
\OUTPUT_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \STORAGE_DATA_reg[0]\(21),
      Q => \^data_us_r_reg[31]\(21),
      R => '0'
    );
\OUTPUT_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \STORAGE_DATA_reg[0]\(20),
      Q => \^data_us_r_reg[31]\(20),
      R => '0'
    );
\OUTPUT_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \STORAGE_DATA_reg[0]\(19),
      Q => \^data_us_r_reg[31]\(19),
      R => '0'
    );
\OUTPUT_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \STORAGE_DATA_reg[0]\(18),
      Q => \^data_us_r_reg[31]\(18),
      R => '0'
    );
\OUTPUT_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \STORAGE_DATA_reg[0]\(17),
      Q => \^data_us_r_reg[31]\(17),
      R => '0'
    );
\OUTPUT_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \STORAGE_DATA_reg[0]\(16),
      Q => \^data_us_r_reg[31]\(16),
      R => '0'
    );
\OUTPUT_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(16),
      Q => \^data_us_r_reg[31]\(15),
      R => '0'
    );
\OUTPUT_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(17),
      Q => \^data_us_r_reg[31]\(14),
      R => '0'
    );
\OUTPUT_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(18),
      Q => \^data_us_r_reg[31]\(13),
      R => '0'
    );
\OUTPUT_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(19),
      Q => \^data_us_r_reg[31]\(12),
      R => '0'
    );
\OUTPUT_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \STORAGE_DATA_reg[0]\(30),
      Q => \^data_us_r_reg[31]\(30),
      R => '0'
    );
\OUTPUT_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(20),
      Q => \^data_us_r_reg[31]\(11),
      R => '0'
    );
\OUTPUT_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(21),
      Q => \^data_us_r_reg[31]\(10),
      R => '0'
    );
\OUTPUT_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(22),
      Q => \^data_us_r_reg[31]\(9),
      R => '0'
    );
\OUTPUT_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(23),
      Q => \^data_us_r_reg[31]\(8),
      R => '0'
    );
\OUTPUT_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(24),
      Q => \^data_us_r_reg[31]\(7),
      R => '0'
    );
\OUTPUT_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(25),
      Q => \^data_us_r_reg[31]\(6),
      R => '0'
    );
\OUTPUT_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(26),
      Q => \^data_us_r_reg[31]\(5),
      R => '0'
    );
\OUTPUT_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(27),
      Q => \^data_us_r_reg[31]\(4),
      R => '0'
    );
\OUTPUT_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(28),
      Q => \^data_us_r_reg[31]\(3),
      R => '0'
    );
\OUTPUT_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(29),
      Q => \^data_us_r_reg[31]\(2),
      R => '0'
    );
\OUTPUT_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \STORAGE_DATA_reg[0]\(29),
      Q => \^data_us_r_reg[31]\(29),
      R => '0'
    );
\OUTPUT_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(30),
      Q => \^data_us_r_reg[31]\(1),
      R => '0'
    );
\OUTPUT_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => output_data_c(31),
      Q => \^data_us_r_reg[31]\(0),
      R => '0'
    );
\OUTPUT_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \STORAGE_DATA_reg[0]\(28),
      Q => \^data_us_r_reg[31]\(28),
      R => '0'
    );
\OUTPUT_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \STORAGE_DATA_reg[0]\(27),
      Q => \^data_us_r_reg[31]\(27),
      R => '0'
    );
\OUTPUT_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \STORAGE_DATA_reg[0]\(26),
      Q => \^data_us_r_reg[31]\(26),
      R => '0'
    );
\OUTPUT_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \STORAGE_DATA_reg[0]\(25),
      Q => \^data_us_r_reg[31]\(25),
      R => '0'
    );
\OUTPUT_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \STORAGE_DATA_reg[0]\(24),
      Q => \^data_us_r_reg[31]\(24),
      R => '0'
    );
\OUTPUT_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \STORAGE_DATA_reg[0]\(23),
      Q => \^data_us_r_reg[31]\(23),
      R => '0'
    );
\OUTPUT_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \STORAGE_DATA_reg[0]\(22),
      Q => \^data_us_r_reg[31]\(22),
      R => '0'
    );
\received_CRC[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(0),
      I1 => \^data_us_r_reg[31]\(16),
      I2 => \^data_us_r_reg[31]\(8),
      I3 => Q(1),
      I4 => \^data_us_r_reg[31]\(24),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(0)
    );
\received_CRC[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(10),
      I1 => \^data_us_r_reg[31]\(26),
      I2 => \^data_us_r_reg[31]\(18),
      I3 => Q(1),
      I4 => \DATA_US_r_reg[23]\(2),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(10)
    );
\received_CRC[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(11),
      I1 => \^data_us_r_reg[31]\(27),
      I2 => \^data_us_r_reg[31]\(19),
      I3 => Q(1),
      I4 => \DATA_US_r_reg[23]\(3),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(11)
    );
\received_CRC[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(12),
      I1 => \^data_us_r_reg[31]\(28),
      I2 => \^data_us_r_reg[31]\(20),
      I3 => Q(1),
      I4 => \DATA_US_r_reg[23]\(4),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(12)
    );
\received_CRC[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(13),
      I1 => \^data_us_r_reg[31]\(29),
      I2 => \^data_us_r_reg[31]\(21),
      I3 => Q(1),
      I4 => \DATA_US_r_reg[23]\(5),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(13)
    );
\received_CRC[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(14),
      I1 => \^data_us_r_reg[31]\(30),
      I2 => \^data_us_r_reg[31]\(22),
      I3 => Q(1),
      I4 => \DATA_US_r_reg[23]\(6),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(14)
    );
\received_CRC[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(15),
      I1 => \^data_us_r_reg[31]\(31),
      I2 => \^data_us_r_reg[31]\(23),
      I3 => Q(1),
      I4 => \DATA_US_r_reg[23]\(7),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(15)
    );
\received_CRC[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(16),
      I1 => \DATA_US_r_reg[23]\(0),
      I2 => \^data_us_r_reg[31]\(24),
      I3 => Q(1),
      I4 => \DATA_US_r_reg[23]\(8),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(16)
    );
\received_CRC[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(17),
      I1 => \DATA_US_r_reg[23]\(1),
      I2 => \^data_us_r_reg[31]\(25),
      I3 => Q(1),
      I4 => \DATA_US_r_reg[23]\(9),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(17)
    );
\received_CRC[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(18),
      I1 => \DATA_US_r_reg[23]\(2),
      I2 => \^data_us_r_reg[31]\(26),
      I3 => Q(1),
      I4 => \DATA_US_r_reg[23]\(10),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(18)
    );
\received_CRC[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(19),
      I1 => \DATA_US_r_reg[23]\(3),
      I2 => \^data_us_r_reg[31]\(27),
      I3 => Q(1),
      I4 => \DATA_US_r_reg[23]\(11),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(19)
    );
\received_CRC[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(1),
      I1 => \^data_us_r_reg[31]\(17),
      I2 => \^data_us_r_reg[31]\(9),
      I3 => Q(1),
      I4 => \^data_us_r_reg[31]\(25),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(1)
    );
\received_CRC[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(20),
      I1 => \DATA_US_r_reg[23]\(4),
      I2 => \^data_us_r_reg[31]\(28),
      I3 => Q(1),
      I4 => \DATA_US_r_reg[23]\(12),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(20)
    );
\received_CRC[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(21),
      I1 => \DATA_US_r_reg[23]\(5),
      I2 => \^data_us_r_reg[31]\(29),
      I3 => Q(1),
      I4 => \DATA_US_r_reg[23]\(13),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(21)
    );
\received_CRC[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(22),
      I1 => \DATA_US_r_reg[23]\(6),
      I2 => \^data_us_r_reg[31]\(30),
      I3 => Q(1),
      I4 => \DATA_US_r_reg[23]\(14),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(22)
    );
\received_CRC[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(23),
      I1 => \DATA_US_r_reg[23]\(7),
      I2 => \^data_us_r_reg[31]\(31),
      I3 => Q(1),
      I4 => \DATA_US_r_reg[23]\(15),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(23)
    );
\received_CRC[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(24),
      I1 => \DATA_US_r_reg[23]\(8),
      I2 => \DATA_US_r_reg[23]\(0),
      I3 => Q(1),
      I4 => \DATA_US_r_reg[23]\(16),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(24)
    );
\received_CRC[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(25),
      I1 => \DATA_US_r_reg[23]\(9),
      I2 => \DATA_US_r_reg[23]\(1),
      I3 => Q(1),
      I4 => \DATA_US_r_reg[23]\(17),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(25)
    );
\received_CRC[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(26),
      I1 => \DATA_US_r_reg[23]\(10),
      I2 => \DATA_US_r_reg[23]\(2),
      I3 => Q(1),
      I4 => \DATA_US_r_reg[23]\(18),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(26)
    );
\received_CRC[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(27),
      I1 => \DATA_US_r_reg[23]\(11),
      I2 => \DATA_US_r_reg[23]\(3),
      I3 => Q(1),
      I4 => \DATA_US_r_reg[23]\(19),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(27)
    );
\received_CRC[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(28),
      I1 => \DATA_US_r_reg[23]\(12),
      I2 => \DATA_US_r_reg[23]\(4),
      I3 => Q(1),
      I4 => \DATA_US_r_reg[23]\(20),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(28)
    );
\received_CRC[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(29),
      I1 => \DATA_US_r_reg[23]\(13),
      I2 => \DATA_US_r_reg[23]\(5),
      I3 => Q(1),
      I4 => \DATA_US_r_reg[23]\(21),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(29)
    );
\received_CRC[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(2),
      I1 => \^data_us_r_reg[31]\(18),
      I2 => \^data_us_r_reg[31]\(10),
      I3 => Q(1),
      I4 => \^data_us_r_reg[31]\(26),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(2)
    );
\received_CRC[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(30),
      I1 => \DATA_US_r_reg[23]\(14),
      I2 => \DATA_US_r_reg[23]\(6),
      I3 => Q(1),
      I4 => \DATA_US_r_reg[23]\(22),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(30)
    );
\received_CRC[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(31),
      I1 => \DATA_US_r_reg[23]\(15),
      I2 => \DATA_US_r_reg[23]\(7),
      I3 => Q(1),
      I4 => \DATA_US_r_reg[23]\(23),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(31)
    );
\received_CRC[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(3),
      I1 => \^data_us_r_reg[31]\(19),
      I2 => \^data_us_r_reg[31]\(11),
      I3 => Q(1),
      I4 => \^data_us_r_reg[31]\(27),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(3)
    );
\received_CRC[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(4),
      I1 => \^data_us_r_reg[31]\(20),
      I2 => \^data_us_r_reg[31]\(12),
      I3 => Q(1),
      I4 => \^data_us_r_reg[31]\(28),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(4)
    );
\received_CRC[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(5),
      I1 => \^data_us_r_reg[31]\(21),
      I2 => \^data_us_r_reg[31]\(13),
      I3 => Q(1),
      I4 => \^data_us_r_reg[31]\(29),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(5)
    );
\received_CRC[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(6),
      I1 => \^data_us_r_reg[31]\(22),
      I2 => \^data_us_r_reg[31]\(14),
      I3 => Q(1),
      I4 => \^data_us_r_reg[31]\(30),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(6)
    );
\received_CRC[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(7),
      I1 => \^data_us_r_reg[31]\(23),
      I2 => \^data_us_r_reg[31]\(15),
      I3 => Q(1),
      I4 => \^data_us_r_reg[31]\(31),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(7)
    );
\received_CRC[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(8),
      I1 => \^data_us_r_reg[31]\(24),
      I2 => \^data_us_r_reg[31]\(16),
      I3 => Q(1),
      I4 => \DATA_US_r_reg[23]\(0),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(8)
    );
\received_CRC[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \^data_us_r_reg[31]\(9),
      I1 => \^data_us_r_reg[31]\(25),
      I2 => \^data_us_r_reg[31]\(17),
      I3 => Q(1),
      I4 => \DATA_US_r_reg[23]\(1),
      I5 => Q(0),
      O => \received_CRC_reg[31]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_OUTPUT_SWITCH_CONTROL is
  port (
    OUTPUT_SELECT : out STD_LOGIC;
    output_select_c : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_OUTPUT_SWITCH_CONTROL : entity is "aurora_8b10b_gtp_OUTPUT_SWITCH_CONTROL";
end st_lc_fpga_top_0_aurora_8b10b_gtp_OUTPUT_SWITCH_CONTROL;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_OUTPUT_SWITCH_CONTROL is
begin
\OUTPUT_SELECT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => output_select_c(0),
      Q => OUTPUT_SELECT,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_RX_LL_DEFRAMER is
  port (
    stage_2_frame_err_r_reg : out STD_LOGIC;
    stage_2_start_with_data_r_reg : out STD_LOGIC;
    stage_2_end_before_start_r_reg : out STD_LOGIC;
    stage_2_end_after_start_r_reg : out STD_LOGIC;
    mux_select_c : out STD_LOGIC_VECTOR ( 0 to 0 );
    \COUNT_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \RX_ECP_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RX_ECP_reg[1]\ : in STD_LOGIC;
    after_scp_select_c_1 : in STD_LOGIC;
    after_scp_select_c_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \stage_1_scp_r_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RX_PE_DATA_V_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_RX_LL_DEFRAMER : entity is "aurora_8b10b_gtp_RX_LL_DEFRAMER";
end st_lc_fpga_top_0_aurora_8b10b_gtp_RX_LL_DEFRAMER;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_RX_LL_DEFRAMER is
  signal \DEFRAMED_DATA_V[0]_i_1_n_0\ : STD_LOGIC;
  signal \DEFRAMED_DATA_V[1]_i_1_n_0\ : STD_LOGIC;
  signal after_scp_c_1 : STD_LOGIC;
  signal data_after_start_muxcy_1_n_0 : STD_LOGIC;
  signal in_frame_c_0 : STD_LOGIC;
  signal in_frame_c_1 : STD_LOGIC;
  signal in_frame_r : STD_LOGIC;
  signal stage_1_after_scp_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal stage_1_data_v_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal stage_1_in_frame_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal NLW_data_after_start_muxcy_0_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_data_after_start_muxcy_0_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_data_after_start_muxcy_0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_data_after_start_muxcy_0_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_in_frame_muxcy_0_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_in_frame_muxcy_0_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_in_frame_muxcy_0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_in_frame_muxcy_0_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \COUNT[0]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \COUNT[1]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \MUX_SELECT[2]_i_1\ : label is "soft_lutpair250";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_after_start_muxcy_0_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_after_start_muxcy_0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of in_frame_muxcy_0_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of in_frame_muxcy_0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute SOFT_HLUTNM of stage_2_end_after_start_r_i_1 : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of stage_2_end_before_start_r_i_1 : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of stage_2_start_with_data_r_i_1 : label is "soft_lutpair250";
begin
\AFTER_SCP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => after_scp_c_1,
      Q => stage_1_after_scp_r(0),
      R => SR(0)
    );
\AFTER_SCP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => data_after_start_muxcy_1_n_0,
      Q => stage_1_after_scp_r(1),
      R => SR(0)
    );
\COUNT[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => stage_1_data_v_r(1),
      I1 => stage_1_data_v_r(0),
      O => \COUNT_reg[0]\(1)
    );
\COUNT[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => stage_1_data_v_r(0),
      I1 => stage_1_data_v_r(1),
      O => \COUNT_reg[0]\(0)
    );
\DEFRAMED_DATA_V[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_frame_c_1,
      I1 => \RX_PE_DATA_V_reg[0]\(1),
      O => \DEFRAMED_DATA_V[0]_i_1_n_0\
    );
\DEFRAMED_DATA_V[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_frame_c_0,
      I1 => \RX_PE_DATA_V_reg[0]\(0),
      O => \DEFRAMED_DATA_V[1]_i_1_n_0\
    );
\DEFRAMED_DATA_V_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \DEFRAMED_DATA_V[0]_i_1_n_0\,
      Q => stage_1_data_v_r(0),
      R => SR(0)
    );
\DEFRAMED_DATA_V_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \DEFRAMED_DATA_V[1]_i_1_n_0\,
      Q => stage_1_data_v_r(1),
      R => SR(0)
    );
\IN_FRAME_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => in_frame_r,
      Q => stage_1_in_frame_r(0),
      R => SR(0)
    );
\IN_FRAME_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => in_frame_c_1,
      Q => stage_1_in_frame_r(1),
      R => SR(0)
    );
\MUX_SELECT[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stage_1_data_v_r(1),
      I1 => stage_1_data_v_r(0),
      O => mux_select_c(0)
    );
data_after_start_muxcy_0_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_data_after_start_muxcy_0_CARRY4_CO_UNCONNECTED(3 downto 2),
      CO(1) => data_after_start_muxcy_1_n_0,
      CO(0) => after_scp_c_1,
      CYINIT => '0',
      DI(3 downto 2) => NLW_data_after_start_muxcy_0_CARRY4_DI_UNCONNECTED(3 downto 2),
      DI(1 downto 0) => B"11",
      O(3 downto 0) => NLW_data_after_start_muxcy_0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => NLW_data_after_start_muxcy_0_CARRY4_S_UNCONNECTED(3 downto 2),
      S(1) => after_scp_select_c_0,
      S(0) => after_scp_select_c_1
    );
in_frame_muxcy_0_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_in_frame_muxcy_0_CARRY4_CO_UNCONNECTED(3 downto 2),
      CO(1) => in_frame_c_0,
      CO(0) => in_frame_c_1,
      CYINIT => in_frame_r,
      DI(3 downto 2) => NLW_in_frame_muxcy_0_CARRY4_DI_UNCONNECTED(3 downto 2),
      DI(1) => D(0),
      DI(0) => D(1),
      O(3 downto 0) => NLW_in_frame_muxcy_0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => NLW_in_frame_muxcy_0_CARRY4_S_UNCONNECTED(3 downto 2),
      S(1) => \RX_ECP_reg[1]\,
      S(0) => \RX_ECP_reg[0]\
    );
in_frame_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => in_frame_c_0,
      Q => in_frame_r,
      R => SR(0)
    );
stage_2_end_after_start_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => stage_1_after_scp_r(1),
      I1 => Q(0),
      I2 => stage_1_after_scp_r(0),
      I3 => Q(1),
      O => stage_2_end_after_start_r_reg
    );
stage_2_end_before_start_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => stage_1_after_scp_r(1),
      I1 => Q(0),
      I2 => stage_1_after_scp_r(0),
      I3 => Q(1),
      O => stage_2_end_before_start_r_reg
    );
stage_2_frame_err_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => Q(0),
      I1 => stage_1_in_frame_r(1),
      I2 => \stage_1_scp_r_reg[0]\(0),
      I3 => Q(1),
      I4 => stage_1_in_frame_r(0),
      I5 => \stage_1_scp_r_reg[0]\(1),
      O => stage_2_frame_err_r_reg
    );
stage_2_start_with_data_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => stage_1_after_scp_r(1),
      I1 => stage_1_data_v_r(1),
      I2 => stage_1_after_scp_r(0),
      I3 => stage_1_data_v_r(0),
      O => stage_2_start_with_data_r_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_SIDEBAND_OUTPUT is
  port (
    stage_3_end_storage_r : out STD_LOGIC;
    storage_count_r0 : out STD_LOGIC;
    SRC_RDY_N : out STD_LOGIC;
    SOF_N : out STD_LOGIC;
    EOF_N : out STD_LOGIC;
    FRAME_ERR_RESULT : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \RX_REM_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    end_storage_r0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    \storage_count_r_reg[1]\ : in STD_LOGIC;
    FRAME_ERR_RESULT0 : in STD_LOGIC;
    stage_2_frame_err_r : in STD_LOGIC;
    start_rx_i : in STD_LOGIC;
    stage_2_start_with_data_r : in STD_LOGIC;
    stage_2_end_before_start_r : in STD_LOGIC;
    \COUNT_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_count_r_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \COUNT_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    stage_2_pad_r : in STD_LOGIC;
    stage_2_end_after_start_r : in STD_LOGIC;
    stage_2_start_detected_r : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_SIDEBAND_OUTPUT : entity is "aurora_8b10b_gtp_SIDEBAND_OUTPUT";
end st_lc_fpga_top_0_aurora_8b10b_gtp_SIDEBAND_OUTPUT;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_SIDEBAND_OUTPUT is
  signal SOF_N_i_1_n_0 : STD_LOGIC;
  signal SRC_RDY_N_i_1_n_0 : STD_LOGIC;
  signal pad_storage_r : STD_LOGIC;
  signal pad_storage_r_i_1_n_0 : STD_LOGIC;
  signal rx_rem_c : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^stage_3_end_storage_r\ : STD_LOGIC;
  signal start_next_r : STD_LOGIC;
  signal start_next_r0 : STD_LOGIC;
  signal start_storage_r : STD_LOGIC;
  signal start_storage_r_i_1_n_0 : STD_LOGIC;
  signal \^storage_count_r0\ : STD_LOGIC;
begin
  stage_3_end_storage_r <= \^stage_3_end_storage_r\;
  storage_count_r0 <= \^storage_count_r0\;
EOF_N_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \storage_count_r_reg[1]\,
      Q => EOF_N,
      R => '0'
    );
FRAME_ERR_RESULT_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => FRAME_ERR_RESULT0,
      Q => FRAME_ERR_RESULT,
      R => '0'
    );
\RX_REM[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EF"
    )
        port map (
      I0 => \^stage_3_end_storage_r\,
      I1 => stage_2_start_with_data_r,
      I2 => stage_2_pad_r,
      I3 => pad_storage_r,
      O => rx_rem_c(0)
    );
\RX_REM_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \COUNT_reg[1]\(0),
      Q => \RX_REM_reg[0]_0\(1),
      R => '0'
    );
\RX_REM_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_rem_c(0),
      Q => \RX_REM_reg[0]_0\(0),
      R => '0'
    );
SOF_N_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start_storage_r,
      O => SOF_N_i_1_n_0
    );
SOF_N_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => SOF_N_i_1_n_0,
      Q => SOF_N,
      R => '0'
    );
SRC_RDY_N_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0207"
    )
        port map (
      I0 => stage_2_start_with_data_r,
      I1 => stage_2_end_before_start_r,
      I2 => \^stage_3_end_storage_r\,
      I3 => \COUNT_reg[0]\,
      O => SRC_RDY_N_i_1_n_0
    );
SRC_RDY_N_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => SRC_RDY_N_i_1_n_0,
      Q => SRC_RDY_N,
      S => \^storage_count_r0\
    );
end_storage_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => end_storage_r0,
      Q => \^stage_3_end_storage_r\,
      R => \^storage_count_r0\
    );
pad_storage_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAABFAAAAAAAA"
    )
        port map (
      I0 => stage_2_pad_r,
      I1 => stage_2_start_with_data_r,
      I2 => stage_2_end_before_start_r,
      I3 => \^stage_3_end_storage_r\,
      I4 => \COUNT_reg[0]\,
      I5 => pad_storage_r,
      O => pad_storage_r_i_1_n_0
    );
pad_storage_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => pad_storage_r_i_1_n_0,
      Q => pad_storage_r,
      R => \^storage_count_r0\
    );
start_next_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => stage_2_start_with_data_r,
      I1 => stage_2_end_after_start_r,
      I2 => stage_2_start_detected_r,
      O => start_next_r0
    );
start_next_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => start_next_r0,
      Q => start_next_r,
      R => \^storage_count_r0\
    );
start_storage_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEE"
    )
        port map (
      I0 => start_next_r,
      I1 => stage_2_start_with_data_r,
      I2 => \^stage_3_end_storage_r\,
      I3 => \COUNT_reg[0]\,
      I4 => start_storage_r,
      O => start_storage_r_i_1_n_0
    );
start_storage_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => start_storage_r_i_1_n_0,
      Q => start_storage_r,
      R => \^storage_count_r0\
    );
\storage_count_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => stage_2_frame_err_r,
      I1 => start_rx_i,
      O => \^storage_count_r0\
    );
\storage_count_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E1F0"
    )
        port map (
      I0 => \^stage_3_end_storage_r\,
      I1 => stage_2_start_with_data_r,
      I2 => Q(0),
      I3 => \storage_count_r_reg[1]_0\(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_STANDARD_CC_MODULE is
  port (
    do_cc_i : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    rxfsm_data_valid_r : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_STANDARD_CC_MODULE : entity is "aurora_8b10b_gtp_STANDARD_CC_MODULE";
end st_lc_fpga_top_0_aurora_8b10b_gtp_STANDARD_CC_MODULE;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_STANDARD_CC_MODULE is
  signal DO_CC_i_1_n_0 : STD_LOGIC;
  signal RESET0 : STD_LOGIC;
  signal \cc_count_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \cc_count_r_reg_n_0_[5]\ : STD_LOGIC;
  signal cc_idle_count_done_c : STD_LOGIC;
  signal count_13d_flop_r_reg_r_n_0 : STD_LOGIC;
  signal \count_13d_srl_r_reg[10]_inst_standard_cc_module_i_count_13d_srl_r_reg_r_9_n_0\ : STD_LOGIC;
  signal \count_13d_srl_r_reg[9]_srl11___inst_standard_cc_module_i_count_13d_srl_r_reg_r_8_i_1_n_0\ : STD_LOGIC;
  signal \count_13d_srl_r_reg[9]_srl11___inst_standard_cc_module_i_count_13d_srl_r_reg_r_8_n_0\ : STD_LOGIC;
  signal count_13d_srl_r_reg_gate_n_0 : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[11]\ : STD_LOGIC;
  signal count_13d_srl_r_reg_r_0_n_0 : STD_LOGIC;
  signal count_13d_srl_r_reg_r_1_n_0 : STD_LOGIC;
  signal count_13d_srl_r_reg_r_2_n_0 : STD_LOGIC;
  signal count_13d_srl_r_reg_r_3_n_0 : STD_LOGIC;
  signal count_13d_srl_r_reg_r_4_n_0 : STD_LOGIC;
  signal count_13d_srl_r_reg_r_5_n_0 : STD_LOGIC;
  signal count_13d_srl_r_reg_r_6_n_0 : STD_LOGIC;
  signal count_13d_srl_r_reg_r_7_n_0 : STD_LOGIC;
  signal count_13d_srl_r_reg_r_8_n_0 : STD_LOGIC;
  signal count_13d_srl_r_reg_r_9_n_0 : STD_LOGIC;
  signal count_13d_srl_r_reg_r_n_0 : STD_LOGIC;
  signal count_16d_flop_r : STD_LOGIC;
  signal count_16d_flop_r_i_1_n_0 : STD_LOGIC;
  signal \count_16d_srl_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[9]\ : STD_LOGIC;
  signal count_24d_flop_r : STD_LOGIC;
  signal count_24d_flop_r_i_1_n_0 : STD_LOGIC;
  signal \count_24d_srl_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[9]\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \prepare_count_r_reg[7]_srl4___inst_standard_cc_module_i_count_13d_srl_r_reg_r_1_n_0\ : STD_LOGIC;
  signal \prepare_count_r_reg[8]_inst_standard_cc_module_i_count_13d_srl_r_reg_r_2_n_0\ : STD_LOGIC;
  signal prepare_count_r_reg_gate_n_0 : STD_LOGIC;
  signal \prepare_count_r_reg_n_0_[9]\ : STD_LOGIC;
  signal reset_r : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \count_13d_srl_r_reg[9]_srl11___inst_standard_cc_module_i_count_13d_srl_r_reg_r_8\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/standard_cc_module_i/count_13d_srl_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \count_13d_srl_r_reg[9]_srl11___inst_standard_cc_module_i_count_13d_srl_r_reg_r_8\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/standard_cc_module_i/count_13d_srl_r_reg[9]_srl11___inst_standard_cc_module_i_count_13d_srl_r_reg_r_8 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_13d_srl_r_reg[9]_srl11___inst_standard_cc_module_i_count_13d_srl_r_reg_r_8_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of count_16d_flop_r_i_1 : label is "soft_lutpair339";
  attribute srl_bus_name of \prepare_count_r_reg[7]_srl4___inst_standard_cc_module_i_count_13d_srl_r_reg_r_1\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/standard_cc_module_i/prepare_count_r_reg ";
  attribute srl_name of \prepare_count_r_reg[7]_srl4___inst_standard_cc_module_i_count_13d_srl_r_reg_r_1\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/standard_cc_module_i/prepare_count_r_reg[7]_srl4___inst_standard_cc_module_i_count_13d_srl_r_reg_r_1 ";
begin
DO_CC_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => rxfsm_data_valid_r,
      I1 => reset_r,
      I2 => \prepare_count_r_reg_n_0_[9]\,
      I3 => p_2_in(1),
      I4 => \cc_count_r_reg_n_0_[5]\,
      I5 => p_2_in(0),
      O => DO_CC_i_1_n_0
    );
DO_CC_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO_CC_i_1_n_0,
      Q => do_cc_i,
      R => RESET0
    );
\cc_count_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \prepare_count_r_reg_n_0_[9]\,
      I1 => rxfsm_data_valid_r,
      O => \cc_count_r[3]_i_1_n_0\
    );
\cc_count_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \cc_count_r[3]_i_1_n_0\,
      Q => p_2_in(1),
      R => RESET0
    );
\cc_count_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_2_in(1),
      Q => p_2_in(0),
      R => RESET0
    );
\cc_count_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_2_in(0),
      Q => \cc_count_r_reg_n_0_[5]\,
      R => RESET0
    );
count_13d_flop_r_reg_r: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => '1',
      Q => count_13d_flop_r_reg_r_n_0,
      R => RESET0
    );
\count_13d_srl_r_reg[10]_inst_standard_cc_module_i_count_13d_srl_r_reg_r_9\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg[9]_srl11___inst_standard_cc_module_i_count_13d_srl_r_reg_r_8_n_0\,
      Q => \count_13d_srl_r_reg[10]_inst_standard_cc_module_i_count_13d_srl_r_reg_r_9_n_0\,
      R => '0'
    );
\count_13d_srl_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => count_13d_srl_r_reg_gate_n_0,
      Q => \count_13d_srl_r_reg_n_0_[11]\,
      R => RESET0
    );
\count_13d_srl_r_reg[9]_srl11___inst_standard_cc_module_i_count_13d_srl_r_reg_r_8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => user_clk,
      D => \count_13d_srl_r_reg[9]_srl11___inst_standard_cc_module_i_count_13d_srl_r_reg_r_8_i_1_n_0\,
      Q => \count_13d_srl_r_reg[9]_srl11___inst_standard_cc_module_i_count_13d_srl_r_reg_r_8_n_0\
    );
\count_13d_srl_r_reg[9]_srl11___inst_standard_cc_module_i_count_13d_srl_r_reg_r_8_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[11]\,
      I1 => reset_r,
      I2 => rxfsm_data_valid_r,
      O => \count_13d_srl_r_reg[9]_srl11___inst_standard_cc_module_i_count_13d_srl_r_reg_r_8_i_1_n_0\
    );
count_13d_srl_r_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \count_13d_srl_r_reg[10]_inst_standard_cc_module_i_count_13d_srl_r_reg_r_9_n_0\,
      I1 => count_13d_srl_r_reg_r_9_n_0,
      O => count_13d_srl_r_reg_gate_n_0
    );
count_13d_srl_r_reg_r: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => count_13d_flop_r_reg_r_n_0,
      Q => count_13d_srl_r_reg_r_n_0,
      R => RESET0
    );
count_13d_srl_r_reg_r_0: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => count_13d_srl_r_reg_r_n_0,
      Q => count_13d_srl_r_reg_r_0_n_0,
      R => RESET0
    );
count_13d_srl_r_reg_r_1: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => count_13d_srl_r_reg_r_0_n_0,
      Q => count_13d_srl_r_reg_r_1_n_0,
      R => RESET0
    );
count_13d_srl_r_reg_r_2: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => count_13d_srl_r_reg_r_1_n_0,
      Q => count_13d_srl_r_reg_r_2_n_0,
      R => RESET0
    );
count_13d_srl_r_reg_r_3: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => count_13d_srl_r_reg_r_2_n_0,
      Q => count_13d_srl_r_reg_r_3_n_0,
      R => RESET0
    );
count_13d_srl_r_reg_r_4: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => count_13d_srl_r_reg_r_3_n_0,
      Q => count_13d_srl_r_reg_r_4_n_0,
      R => RESET0
    );
count_13d_srl_r_reg_r_5: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => count_13d_srl_r_reg_r_4_n_0,
      Q => count_13d_srl_r_reg_r_5_n_0,
      R => RESET0
    );
count_13d_srl_r_reg_r_6: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => count_13d_srl_r_reg_r_5_n_0,
      Q => count_13d_srl_r_reg_r_6_n_0,
      R => RESET0
    );
count_13d_srl_r_reg_r_7: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => count_13d_srl_r_reg_r_6_n_0,
      Q => count_13d_srl_r_reg_r_7_n_0,
      R => RESET0
    );
count_13d_srl_r_reg_r_8: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => count_13d_srl_r_reg_r_7_n_0,
      Q => count_13d_srl_r_reg_r_8_n_0,
      R => RESET0
    );
count_13d_srl_r_reg_r_9: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => count_13d_srl_r_reg_r_8_n_0,
      Q => count_13d_srl_r_reg_r_9_n_0,
      R => RESET0
    );
count_16d_flop_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBBF888"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[14]\,
      I1 => \count_13d_srl_r_reg_n_0_[11]\,
      I2 => reset_r,
      I3 => rxfsm_data_valid_r,
      I4 => count_16d_flop_r,
      O => count_16d_flop_r_i_1_n_0
    );
count_16d_flop_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => count_16d_flop_r_i_1_n_0,
      Q => count_16d_flop_r,
      R => RESET0
    );
\count_16d_srl_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[11]\,
      I1 => rxfsm_data_valid_r,
      O => \count_16d_srl_r[0]_i_1_n_0\
    );
\count_16d_srl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => count_16d_flop_r,
      Q => \count_16d_srl_r_reg_n_0_[0]\,
      R => RESET0
    );
\count_16d_srl_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[9]\,
      Q => \count_16d_srl_r_reg_n_0_[10]\,
      R => RESET0
    );
\count_16d_srl_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[10]\,
      Q => \count_16d_srl_r_reg_n_0_[11]\,
      R => RESET0
    );
\count_16d_srl_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[11]\,
      Q => \count_16d_srl_r_reg_n_0_[12]\,
      R => RESET0
    );
\count_16d_srl_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[12]\,
      Q => \count_16d_srl_r_reg_n_0_[13]\,
      R => RESET0
    );
\count_16d_srl_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[13]\,
      Q => \count_16d_srl_r_reg_n_0_[14]\,
      R => RESET0
    );
\count_16d_srl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[0]\,
      Q => \count_16d_srl_r_reg_n_0_[1]\,
      R => RESET0
    );
\count_16d_srl_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[1]\,
      Q => \count_16d_srl_r_reg_n_0_[2]\,
      R => RESET0
    );
\count_16d_srl_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[2]\,
      Q => \count_16d_srl_r_reg_n_0_[3]\,
      R => RESET0
    );
\count_16d_srl_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[3]\,
      Q => \count_16d_srl_r_reg_n_0_[4]\,
      R => RESET0
    );
\count_16d_srl_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[4]\,
      Q => \count_16d_srl_r_reg_n_0_[5]\,
      R => RESET0
    );
\count_16d_srl_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[5]\,
      Q => \count_16d_srl_r_reg_n_0_[6]\,
      R => RESET0
    );
\count_16d_srl_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[6]\,
      Q => \count_16d_srl_r_reg_n_0_[7]\,
      R => RESET0
    );
\count_16d_srl_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[7]\,
      Q => \count_16d_srl_r_reg_n_0_[8]\,
      R => RESET0
    );
\count_16d_srl_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[8]\,
      Q => \count_16d_srl_r_reg_n_0_[9]\,
      R => RESET0
    );
count_24d_flop_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBFBFFF808080"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[10]\,
      I1 => \count_16d_srl_r_reg_n_0_[14]\,
      I2 => \count_13d_srl_r_reg_n_0_[11]\,
      I3 => reset_r,
      I4 => rxfsm_data_valid_r,
      I5 => count_24d_flop_r,
      O => count_24d_flop_r_i_1_n_0
    );
count_24d_flop_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => count_24d_flop_r_i_1_n_0,
      Q => count_24d_flop_r,
      R => RESET0
    );
\count_24d_srl_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[14]\,
      I1 => \count_13d_srl_r_reg_n_0_[11]\,
      I2 => rxfsm_data_valid_r,
      O => \count_24d_srl_r[0]_i_1_n_0\
    );
\count_24d_srl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_24d_srl_r[0]_i_1_n_0\,
      D => count_24d_flop_r,
      Q => \count_24d_srl_r_reg_n_0_[0]\,
      R => RESET0
    );
\count_24d_srl_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_24d_srl_r[0]_i_1_n_0\,
      D => \count_24d_srl_r_reg_n_0_[9]\,
      Q => \count_24d_srl_r_reg_n_0_[10]\,
      R => RESET0
    );
\count_24d_srl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_24d_srl_r[0]_i_1_n_0\,
      D => \count_24d_srl_r_reg_n_0_[0]\,
      Q => \count_24d_srl_r_reg_n_0_[1]\,
      R => RESET0
    );
\count_24d_srl_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_24d_srl_r[0]_i_1_n_0\,
      D => \count_24d_srl_r_reg_n_0_[1]\,
      Q => \count_24d_srl_r_reg_n_0_[2]\,
      R => RESET0
    );
\count_24d_srl_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_24d_srl_r[0]_i_1_n_0\,
      D => \count_24d_srl_r_reg_n_0_[2]\,
      Q => \count_24d_srl_r_reg_n_0_[3]\,
      R => RESET0
    );
\count_24d_srl_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_24d_srl_r[0]_i_1_n_0\,
      D => \count_24d_srl_r_reg_n_0_[3]\,
      Q => \count_24d_srl_r_reg_n_0_[4]\,
      R => RESET0
    );
\count_24d_srl_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_24d_srl_r[0]_i_1_n_0\,
      D => \count_24d_srl_r_reg_n_0_[4]\,
      Q => \count_24d_srl_r_reg_n_0_[5]\,
      R => RESET0
    );
\count_24d_srl_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_24d_srl_r[0]_i_1_n_0\,
      D => \count_24d_srl_r_reg_n_0_[5]\,
      Q => \count_24d_srl_r_reg_n_0_[6]\,
      R => RESET0
    );
\count_24d_srl_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_24d_srl_r[0]_i_1_n_0\,
      D => \count_24d_srl_r_reg_n_0_[6]\,
      Q => \count_24d_srl_r_reg_n_0_[7]\,
      R => RESET0
    );
\count_24d_srl_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_24d_srl_r[0]_i_1_n_0\,
      D => \count_24d_srl_r_reg_n_0_[7]\,
      Q => \count_24d_srl_r_reg_n_0_[8]\,
      R => RESET0
    );
\count_24d_srl_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_24d_srl_r[0]_i_1_n_0\,
      D => \count_24d_srl_r_reg_n_0_[8]\,
      Q => \count_24d_srl_r_reg_n_0_[9]\,
      R => RESET0
    );
\prepare_count_r_reg[7]_srl4___inst_standard_cc_module_i_count_13d_srl_r_reg_r_1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => cc_idle_count_done_c,
      Q => \prepare_count_r_reg[7]_srl4___inst_standard_cc_module_i_count_13d_srl_r_reg_r_1_n_0\
    );
\prepare_count_r_reg[7]_srl4___inst_standard_cc_module_i_count_13d_srl_r_reg_r_1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[14]\,
      I1 => \count_13d_srl_r_reg_n_0_[11]\,
      I2 => \count_24d_srl_r_reg_n_0_[10]\,
      O => cc_idle_count_done_c
    );
\prepare_count_r_reg[8]_inst_standard_cc_module_i_count_13d_srl_r_reg_r_2\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \prepare_count_r_reg[7]_srl4___inst_standard_cc_module_i_count_13d_srl_r_reg_r_1_n_0\,
      Q => \prepare_count_r_reg[8]_inst_standard_cc_module_i_count_13d_srl_r_reg_r_2_n_0\,
      R => '0'
    );
\prepare_count_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => prepare_count_r_reg_gate_n_0,
      Q => \prepare_count_r_reg_n_0_[9]\,
      R => RESET0
    );
prepare_count_r_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \prepare_count_r_reg[8]_inst_standard_cc_module_i_count_13d_srl_r_reg_r_2_n_0\,
      I1 => count_13d_srl_r_reg_r_2_n_0,
      O => prepare_count_r_reg_gate_n_0
    );
reset_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rxfsm_data_valid_r,
      O => RESET0
    );
reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RESET0,
      Q => reset_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_STORAGE_CE_CONTROL is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_STORAGE_CE_CONTROL : entity is "aurora_8b10b_gtp_STORAGE_CE_CONTROL";
end st_lc_fpga_top_0_aurora_8b10b_gtp_STORAGE_CE_CONTROL;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_STORAGE_CE_CONTROL is
begin
\STORAGE_CE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => SR(0)
    );
\STORAGE_CE_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_STORAGE_COUNT_CONTROL is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    FRAME_ERR_RESULT0 : out STD_LOGIC;
    end_storage_r0 : out STD_LOGIC;
    output_select_c : out STD_LOGIC_VECTOR ( 0 to 0 );
    EOF_N_reg : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \COUNT_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    stage_2_start_with_data_r : in STD_LOGIC;
    stage_3_end_storage_r : in STD_LOGIC;
    stage_2_end_before_start_r : in STD_LOGIC;
    stage_2_frame_err_r : in STD_LOGIC;
    stage_2_end_after_start_r : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_STORAGE_COUNT_CONTROL : entity is "aurora_8b10b_gtp_STORAGE_COUNT_CONTROL";
end st_lc_fpga_top_0_aurora_8b10b_gtp_STORAGE_COUNT_CONTROL;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_STORAGE_COUNT_CONTROL is
  signal FRAME_ERR_RESULT_i_2_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal end_storage_r_i_2_n_0 : STD_LOGIC;
  signal storage_count_c : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of EOF_N_i_1 : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of FRAME_ERR_RESULT_i_2 : label is "soft_lutpair277";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
EOF_N_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"010F0F0F"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => stage_3_end_storage_r,
      I3 => stage_2_end_before_start_r,
      I4 => stage_2_start_with_data_r,
      O => EOF_N_reg
    );
FRAME_ERR_RESULT_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA0FFA0FFFFFF22"
    )
        port map (
      I0 => stage_2_end_before_start_r,
      I1 => end_storage_r_i_2_n_0,
      I2 => FRAME_ERR_RESULT_i_2_n_0,
      I3 => stage_2_frame_err_r,
      I4 => stage_2_end_after_start_r,
      I5 => stage_2_start_with_data_r,
      O => FRAME_ERR_RESULT0
    );
FRAME_ERR_RESULT_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => FRAME_ERR_RESULT_i_2_n_0
    );
\OUTPUT_SELECT[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000001010"
    )
        port map (
      I0 => stage_3_end_storage_r,
      I1 => stage_2_start_with_data_r,
      I2 => \^q\(0),
      I3 => \COUNT_reg[0]\(1),
      I4 => \^q\(1),
      I5 => \COUNT_reg[0]\(0),
      O => output_select_c(0)
    );
end_storage_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => stage_2_end_after_start_r,
      I1 => end_storage_r_i_2_n_0,
      I2 => stage_2_end_before_start_r,
      I3 => stage_2_start_with_data_r,
      O => end_storage_r0
    );
end_storage_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \COUNT_reg[0]\(0),
      I2 => \COUNT_reg[0]\(1),
      I3 => \^q\(1),
      O => end_storage_r_i_2_n_0
    );
\storage_count_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCCC788E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \COUNT_reg[0]\(1),
      I2 => \COUNT_reg[0]\(0),
      I3 => \^q\(0),
      I4 => stage_2_start_with_data_r,
      I5 => stage_3_end_storage_r,
      O => storage_count_c(0)
    );
\storage_count_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => storage_count_c(0),
      Q => \^q\(1),
      R => SR(0)
    );
\storage_count_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_STORAGE_MUX is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_STORAGE_MUX : entity is "aurora_8b10b_gtp_STORAGE_MUX";
end st_lc_fpga_top_0_aurora_8b10b_gtp_STORAGE_MUX;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_STORAGE_MUX is
begin
\STORAGE_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(1),
      D => D(31),
      Q => Q(31),
      R => '0'
    );
\STORAGE_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(1),
      D => D(21),
      Q => Q(21),
      R => '0'
    );
\STORAGE_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(1),
      D => D(20),
      Q => Q(20),
      R => '0'
    );
\STORAGE_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(1),
      D => D(19),
      Q => Q(19),
      R => '0'
    );
\STORAGE_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(1),
      D => D(18),
      Q => Q(18),
      R => '0'
    );
\STORAGE_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(1),
      D => D(17),
      Q => Q(17),
      R => '0'
    );
\STORAGE_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(1),
      D => D(16),
      Q => Q(16),
      R => '0'
    );
\STORAGE_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\STORAGE_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\STORAGE_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\STORAGE_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\STORAGE_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(1),
      D => D(30),
      Q => Q(30),
      R => '0'
    );
\STORAGE_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\STORAGE_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\STORAGE_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(9),
      Q => Q(9),
      R => '0'
    );
\STORAGE_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\STORAGE_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\STORAGE_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\STORAGE_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\STORAGE_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\STORAGE_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\STORAGE_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\STORAGE_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(1),
      D => D(29),
      Q => Q(29),
      R => '0'
    );
\STORAGE_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\STORAGE_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\STORAGE_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(1),
      D => D(28),
      Q => Q(28),
      R => '0'
    );
\STORAGE_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(1),
      D => D(27),
      Q => Q(27),
      R => '0'
    );
\STORAGE_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(1),
      D => D(26),
      Q => Q(26),
      R => '0'
    );
\STORAGE_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(1),
      D => D(25),
      Q => Q(25),
      R => '0'
    );
\STORAGE_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(1),
      D => D(24),
      Q => Q(24),
      R => '0'
    );
\STORAGE_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(1),
      D => D(23),
      Q => Q(23),
      R => '0'
    );
\STORAGE_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(1),
      D => D(22),
      Q => Q(22),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_STORAGE_SWITCH_CONTROL is
  port (
    STORAGE_SELECT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \storage_count_r_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    stage_2_start_with_data_r : in STD_LOGIC;
    stage_3_end_storage_r : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_STORAGE_SWITCH_CONTROL : entity is "aurora_8b10b_gtp_STORAGE_SWITCH_CONTROL";
end st_lc_fpga_top_0_aurora_8b10b_gtp_STORAGE_SWITCH_CONTROL;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_STORAGE_SWITCH_CONTROL is
  signal \STORAGE_SELECT[4]_i_1_n_0\ : STD_LOGIC;
  signal \STORAGE_SELECT[9]_i_1_n_0\ : STD_LOGIC;
begin
\STORAGE_SELECT[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \storage_count_r_reg[0]\(0),
      I3 => \storage_count_r_reg[0]\(1),
      I4 => stage_2_start_with_data_r,
      I5 => stage_3_end_storage_r,
      O => \STORAGE_SELECT[4]_i_1_n_0\
    );
\STORAGE_SELECT[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF06"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \storage_count_r_reg[0]\(0),
      I3 => stage_2_start_with_data_r,
      I4 => stage_3_end_storage_r,
      O => \STORAGE_SELECT[9]_i_1_n_0\
    );
\STORAGE_SELECT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \STORAGE_SELECT[4]_i_1_n_0\,
      Q => STORAGE_SELECT(1),
      R => '0'
    );
\STORAGE_SELECT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \STORAGE_SELECT[9]_i_1_n_0\,
      Q => STORAGE_SELECT(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_SYM_DEC_4BYTE is
  port (
    RX_NEG : out STD_LOGIC;
    \word_aligned_control_bits_r_reg[2]_0\ : out STD_LOGIC;
    \word_aligned_control_bits_r_reg[2]_1\ : out STD_LOGIC;
    GOT_V : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    first_v_received_r : out STD_LOGIC;
    \counter3_r_reg[3]\ : out STD_LOGIC;
    in_frame_r_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \stage_1_scp_r_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \IN_FRAME_reg[1]\ : out STD_LOGIC;
    counter4_r0 : out STD_LOGIC;
    \word_aligned_data_r_reg[8]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    stage_1_pad_r_reg : out STD_LOGIC;
    \rx_spa_r_reg[6]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rx_spa_r_reg[4]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rx_spa_r_reg[2]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rx_scp_d_r_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEFRAMED_DATA_V_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    after_scp_select_c_0 : out STD_LOGIC;
    after_scp_select_c_1 : out STD_LOGIC;
    stage_1_start_detected_r_reg : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    \left_align_select_r_reg[0]_0\ : in STD_LOGIC;
    \left_align_select_r_reg[1]_0\ : in STD_LOGIC;
    \left_align_select_r_reg[1]_1\ : in STD_LOGIC;
    lane_up : in STD_LOGIC;
    gen_spa_i : in STD_LOGIC;
    ready_r : in STD_LOGIC;
    RXDATA_OUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    RXCHARISK_OUT : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \left_align_select_r_reg[1]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \left_align_select_r_reg[1]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_SYM_DEC_4BYTE : entity is "aurora_8b10b_gtp_SYM_DEC_4BYTE";
end st_lc_fpga_top_0_aurora_8b10b_gtp_SYM_DEC_4BYTE;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_SYM_DEC_4BYTE is
  signal GOT_V_i_2_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal RX_CC0 : STD_LOGIC;
  signal RX_CC_i_2_n_0 : STD_LOGIC;
  signal RX_CC_i_3_n_0 : STD_LOGIC;
  signal RX_ECP0 : STD_LOGIC;
  signal \RX_ECP[1]_i_1_n_0\ : STD_LOGIC;
  signal RX_NEG0 : STD_LOGIC;
  signal RX_SCP0 : STD_LOGIC;
  signal \RX_SCP[1]_i_1_n_0\ : STD_LOGIC;
  signal RX_SP0 : STD_LOGIC;
  signal RX_SPA0 : STD_LOGIC;
  signal RX_SPA_i_2_n_0 : STD_LOGIC;
  signal RX_SP_i_2_n_0 : STD_LOGIC;
  signal RX_SP_i_3_n_0 : STD_LOGIC;
  signal \^first_v_received_r\ : STD_LOGIC;
  signal first_v_received_r_i_1_n_0 : STD_LOGIC;
  signal got_v_c : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal previous_cycle_control_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \previous_cycle_data_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \previous_cycle_data_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \previous_cycle_data_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \previous_cycle_data_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \previous_cycle_data_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \previous_cycle_data_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \previous_cycle_data_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \previous_cycle_data_r_reg_n_0_[23]\ : STD_LOGIC;
  signal rx_cc_r : STD_LOGIC_VECTOR ( 1 to 7 );
  signal \rx_cc_r0__0\ : STD_LOGIC;
  signal \rx_cc_r0_inferred__0_n_0\ : STD_LOGIC;
  signal \rx_cc_r0_inferred__1_n_0\ : STD_LOGIC;
  signal rx_cc_r0_n_0 : STD_LOGIC;
  signal rx_ecp_d_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal \rx_ecp_d_r0__0\ : STD_LOGIC;
  signal \rx_ecp_d_r0_inferred__0_n_0\ : STD_LOGIC;
  signal \rx_ecp_d_r0_inferred__1_n_0\ : STD_LOGIC;
  signal \rx_ecp_d_r0_inferred__2_n_0\ : STD_LOGIC;
  signal \rx_ecp_d_r0_inferred__3_n_0\ : STD_LOGIC;
  signal rx_ecp_d_r0_n_0 : STD_LOGIC;
  signal rx_pad_d_r : STD_LOGIC_VECTOR ( 0 to 2 );
  signal \rx_pad_d_r0__0\ : STD_LOGIC;
  signal \rx_pad_d_r0_inferred__0_n_0\ : STD_LOGIC;
  signal \rx_pad_d_r0_inferred__1_n_0\ : STD_LOGIC;
  signal rx_pad_d_r0_n_0 : STD_LOGIC;
  signal rx_pad_striped_i : STD_LOGIC_VECTOR ( 0 to 1 );
  signal rx_pe_control_r : STD_LOGIC_VECTOR ( 0 to 3 );
  signal rx_scp_d_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal \rx_scp_d_r0_inferred__0_n_0\ : STD_LOGIC;
  signal \rx_scp_d_r0_inferred__1_n_0\ : STD_LOGIC;
  signal \rx_scp_d_r0_inferred__2_n_0\ : STD_LOGIC;
  signal \rx_scp_d_r0_inferred__3_n_0\ : STD_LOGIC;
  signal \rx_scp_d_r0_inferred__4_n_0\ : STD_LOGIC;
  signal \rx_scp_d_r0_inferred__5_n_0\ : STD_LOGIC;
  signal \rx_scp_d_r0_inferred__6_n_0\ : STD_LOGIC;
  signal rx_scp_d_r0_n_0 : STD_LOGIC;
  signal \^rx_scp_d_r_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rx_sp_i : STD_LOGIC;
  signal rx_sp_neg_d_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal rx_sp_r : STD_LOGIC_VECTOR ( 2 to 7 );
  signal rx_sp_r0_n_0 : STD_LOGIC;
  signal rx_sp_r111_in : STD_LOGIC;
  signal rx_sp_r114_in : STD_LOGIC;
  signal rx_spa_i : STD_LOGIC;
  signal rx_spa_neg_d_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \rx_spa_neg_d_r0__0\ : STD_LOGIC;
  signal rx_spa_neg_d_r0_n_0 : STD_LOGIC;
  signal rx_spa_r : STD_LOGIC_VECTOR ( 0 to 7 );
  signal \rx_spa_r0__0\ : STD_LOGIC;
  signal \rx_spa_r0_inferred__0_n_0\ : STD_LOGIC;
  signal rx_spa_r0_n_0 : STD_LOGIC;
  signal \^rx_spa_r_reg[2]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rx_spa_r_reg[4]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rx_spa_r_reg[6]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rx_v_d_r : STD_LOGIC_VECTOR ( 2 to 7 );
  signal \rx_v_d_r0__0\ : STD_LOGIC;
  signal \rx_v_d_r0_inferred__0_n_0\ : STD_LOGIC;
  signal \rx_v_d_r0_inferred__1_n_0\ : STD_LOGIC;
  signal \rx_v_d_r0_inferred__2_n_0\ : STD_LOGIC;
  signal \rx_v_d_r0_inferred__3_n_0\ : STD_LOGIC;
  signal rx_v_d_r0_n_0 : STD_LOGIC;
  signal \^stage_1_scp_r_reg[0]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal word_aligned_control_bits_r : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \word_aligned_control_bits_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_control_bits_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_control_bits_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \^word_aligned_control_bits_r_reg[2]_0\ : STD_LOGIC;
  signal \^word_aligned_control_bits_r_reg[2]_1\ : STD_LOGIC;
  signal \word_aligned_data_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[10]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[11]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[12]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[13]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[14]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[15]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \word_aligned_data_r[9]_i_1_n_0\ : STD_LOGIC;
  signal \^word_aligned_data_r_reg[8]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of RX_CC_i_2 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \RX_PAD[0]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \RX_PAD[1]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \RX_PE_DATA_V[0]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \RX_PE_DATA_V[1]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of RX_SP_i_2 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of rx_cc_r0 : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \rx_cc_r0_inferred__1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of rx_ecp_d_r0 : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \rx_ecp_d_r0_inferred__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \rx_ecp_d_r0_inferred__1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \rx_ecp_d_r0_inferred__2\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \rx_ecp_d_r0_inferred__3\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of rx_pad_d_r0 : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \rx_pad_d_r0_inferred__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \rx_pad_d_r0_inferred__1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \rx_pad_d_r0_inferred__2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of rx_scp_d_r0 : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \rx_scp_d_r0_inferred__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \rx_scp_d_r0_inferred__1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \rx_scp_d_r0_inferred__2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \rx_scp_d_r0_inferred__3\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \rx_scp_d_r0_inferred__4\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \rx_scp_d_r0_inferred__5\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \rx_scp_d_r0_inferred__6\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of rx_sp_r0 : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of rx_sp_r1 : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \rx_sp_r1_inferred__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \rx_sp_r[2]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \rx_sp_r[3]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \rx_sp_r[4]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \rx_sp_r[5]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \rx_sp_r[6]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \rx_sp_r[7]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of rx_spa_neg_d_r0 : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \rx_spa_r0_inferred__1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of rx_v_d_r0 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \rx_v_d_r0_inferred__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \rx_v_d_r0_inferred__1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \rx_v_d_r0_inferred__2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \rx_v_d_r0_inferred__3\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \rx_v_d_r0_inferred__4\ : label is "soft_lutpair208";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  first_v_received_r <= \^first_v_received_r\;
  \rx_scp_d_r_reg[0]_0\(7 downto 0) <= \^rx_scp_d_r_reg[0]_0\(7 downto 0);
  \rx_spa_r_reg[2]_0\(7 downto 0) <= \^rx_spa_r_reg[2]_0\(7 downto 0);
  \rx_spa_r_reg[4]_0\(7 downto 0) <= \^rx_spa_r_reg[4]_0\(7 downto 0);
  \rx_spa_r_reg[6]_0\(7 downto 0) <= \^rx_spa_r_reg[6]_0\(7 downto 0);
  \stage_1_scp_r_reg[0]\(1 downto 0) <= \^stage_1_scp_r_reg[0]\(1 downto 0);
  \word_aligned_control_bits_r_reg[2]_0\ <= \^word_aligned_control_bits_r_reg[2]_0\;
  \word_aligned_control_bits_r_reg[2]_1\ <= \^word_aligned_control_bits_r_reg[2]_1\;
  \word_aligned_data_r_reg[8]_0\(7 downto 0) <= \^word_aligned_data_r_reg[8]_0\(7 downto 0);
GOT_V_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => rx_spa_r(1),
      I1 => rx_v_d_r(6),
      I2 => rx_v_d_r(5),
      I3 => RX_SP_i_2_n_0,
      I4 => rx_v_d_r(7),
      I5 => GOT_V_i_2_n_0,
      O => got_v_c
    );
GOT_V_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rx_v_d_r(2),
      I1 => rx_spa_r(0),
      I2 => rx_v_d_r(4),
      I3 => rx_v_d_r(3),
      O => GOT_V_i_2_n_0
    );
GOT_V_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => got_v_c,
      Q => GOT_V,
      R => '0'
    );
RX_CC_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => rx_cc_r(1),
      I1 => rx_scp_d_r(6),
      I2 => rx_cc_r(5),
      I3 => RX_CC_i_2_n_0,
      I4 => RX_CC_i_3_n_0,
      O => RX_CC0
    );
RX_CC_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => rx_cc_r(7),
      I1 => rx_pe_control_r(2),
      I2 => rx_pe_control_r(3),
      I3 => rx_pe_control_r(1),
      I4 => rx_pe_control_r(0),
      O => RX_CC_i_2_n_0
    );
RX_CC_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rx_scp_d_r(2),
      I1 => rx_ecp_d_r(0),
      I2 => rx_ecp_d_r(4),
      I3 => rx_cc_r(3),
      O => RX_CC_i_3_n_0
    );
RX_CC_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RX_CC0,
      Q => D(0),
      R => '0'
    );
\RX_ECP[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rx_ecp_d_r(0),
      I1 => rx_pe_control_r(0),
      I2 => rx_pe_control_r(1),
      I3 => rx_ecp_d_r(1),
      I4 => rx_ecp_d_r(3),
      I5 => rx_scp_d_r(2),
      O => RX_ECP0
    );
\RX_ECP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rx_ecp_d_r(4),
      I1 => rx_pe_control_r(2),
      I2 => rx_pe_control_r(3),
      I3 => rx_ecp_d_r(5),
      I4 => rx_ecp_d_r(7),
      I5 => rx_scp_d_r(6),
      O => \RX_ECP[1]_i_1_n_0\
    );
\RX_ECP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RX_ECP0,
      Q => \^q\(1),
      R => '0'
    );
\RX_ECP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_ECP[1]_i_1_n_0\,
      Q => \^q\(0),
      R => '0'
    );
RX_NEG_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55404040"
    )
        port map (
      I0 => rx_pe_control_r(1),
      I1 => rx_spa_neg_d_r(1),
      I2 => rx_spa_neg_d_r(0),
      I3 => rx_sp_neg_d_r(1),
      I4 => rx_sp_neg_d_r(0),
      O => RX_NEG0
    );
RX_NEG_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RX_NEG0,
      Q => RX_NEG,
      R => '0'
    );
\RX_PAD[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => rx_pe_control_r(1),
      I1 => rx_pe_control_r(0),
      I2 => rx_spa_r(3),
      I3 => rx_pad_d_r(0),
      O => p_3_out(1)
    );
\RX_PAD[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => rx_pe_control_r(3),
      I1 => rx_pe_control_r(2),
      I2 => rx_spa_r(7),
      I3 => rx_pad_d_r(2),
      O => p_3_out(0)
    );
\RX_PAD_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_3_out(1),
      Q => rx_pad_striped_i(0),
      R => '0'
    );
\RX_PAD_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_3_out(0),
      Q => rx_pad_striped_i(1),
      R => '0'
    );
\RX_PE_DATA_V[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_pe_control_r(0),
      O => p_1_out(1)
    );
\RX_PE_DATA_V[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_pe_control_r(2),
      O => p_1_out(0)
    );
\RX_PE_DATA_V_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_1_out(1),
      Q => \DEFRAMED_DATA_V_reg[0]\(1),
      R => '0'
    );
\RX_PE_DATA_V_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_1_out(0),
      Q => \DEFRAMED_DATA_V_reg[0]\(0),
      R => '0'
    );
\RX_SCP[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rx_scp_d_r(0),
      I1 => rx_pe_control_r(0),
      I2 => rx_pe_control_r(1),
      I3 => rx_spa_r(1),
      I4 => rx_scp_d_r(3),
      I5 => rx_scp_d_r(2),
      O => RX_SCP0
    );
\RX_SCP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rx_scp_d_r(4),
      I1 => rx_pe_control_r(2),
      I2 => rx_pe_control_r(3),
      I3 => rx_spa_r(5),
      I4 => rx_scp_d_r(7),
      I5 => rx_scp_d_r(6),
      O => \RX_SCP[1]_i_1_n_0\
    );
\RX_SCP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RX_SCP0,
      Q => \^stage_1_scp_r_reg[0]\(1),
      R => '0'
    );
\RX_SCP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_SCP[1]_i_1_n_0\,
      Q => \^stage_1_scp_r_reg[0]\(0),
      R => '0'
    );
RX_SPA_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => rx_spa_r(1),
      I1 => rx_spa_r(6),
      I2 => rx_spa_r(5),
      I3 => RX_SP_i_2_n_0,
      I4 => rx_spa_r(7),
      I5 => RX_SPA_i_2_n_0,
      O => RX_SPA0
    );
RX_SPA_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rx_spa_r(2),
      I1 => rx_spa_r(0),
      I2 => rx_spa_r(4),
      I3 => rx_spa_r(3),
      O => RX_SPA_i_2_n_0
    );
RX_SPA_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RX_SPA0,
      Q => rx_spa_i,
      R => '0'
    );
RX_SP_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => rx_spa_r(1),
      I1 => rx_sp_r(6),
      I2 => rx_sp_r(5),
      I3 => RX_SP_i_2_n_0,
      I4 => rx_sp_r(7),
      I5 => RX_SP_i_3_n_0,
      O => RX_SP0
    );
RX_SP_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => rx_pe_control_r(3),
      I1 => rx_pe_control_r(1),
      I2 => rx_pe_control_r(0),
      I3 => rx_pe_control_r(2),
      O => RX_SP_i_2_n_0
    );
RX_SP_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rx_sp_r(2),
      I1 => rx_spa_r(0),
      I2 => rx_sp_r(4),
      I3 => rx_sp_r(3),
      O => RX_SP_i_3_n_0
    );
RX_SP_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RX_SP0,
      Q => rx_sp_i,
      R => '0'
    );
\counter3_r_reg[2]_srl3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rx_spa_i,
      I1 => gen_spa_i,
      O => \counter3_r_reg[3]\
    );
\counter4_r_reg[14]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rx_sp_i,
      I1 => ready_r,
      O => counter4_r0
    );
data_after_start_muxcy_0_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^stage_1_scp_r_reg[0]\(1),
      O => after_scp_select_c_1
    );
data_after_start_muxcy_1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^stage_1_scp_r_reg[0]\(0),
      O => after_scp_select_c_0
    );
first_v_received_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => lane_up,
      I1 => \^first_v_received_r\,
      I2 => got_v_c,
      O => first_v_received_r_i_1_n_0
    );
first_v_received_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => first_v_received_r_i_1_n_0,
      Q => \^first_v_received_r\,
      R => '0'
    );
in_frame_muxcy_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^stage_1_scp_r_reg[0]\(1),
      O => \IN_FRAME_reg[1]\
    );
in_frame_muxcy_1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^stage_1_scp_r_reg[0]\(0),
      O => in_frame_r_reg
    );
\left_align_select_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \left_align_select_r_reg[0]_0\,
      Q => \^word_aligned_control_bits_r_reg[2]_0\,
      R => '0'
    );
\left_align_select_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \left_align_select_r_reg[1]_0\,
      Q => \^word_aligned_control_bits_r_reg[2]_1\,
      R => '0'
    );
\previous_cycle_control_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXCHARISK_OUT(3),
      Q => previous_cycle_control_r(0),
      R => '0'
    );
\previous_cycle_control_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXCHARISK_OUT(2),
      Q => previous_cycle_control_r(1),
      R => '0'
    );
\previous_cycle_control_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXCHARISK_OUT(1),
      Q => previous_cycle_control_r(2),
      R => '0'
    );
\previous_cycle_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXDATA_OUT(24),
      Q => \^word_aligned_data_r_reg[8]_0\(0),
      R => '0'
    );
\previous_cycle_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXDATA_OUT(18),
      Q => p_2_in(2),
      R => '0'
    );
\previous_cycle_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXDATA_OUT(19),
      Q => p_2_in(3),
      R => '0'
    );
\previous_cycle_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXDATA_OUT(20),
      Q => p_2_in(4),
      R => '0'
    );
\previous_cycle_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXDATA_OUT(21),
      Q => p_2_in(5),
      R => '0'
    );
\previous_cycle_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXDATA_OUT(22),
      Q => p_2_in(6),
      R => '0'
    );
\previous_cycle_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXDATA_OUT(23),
      Q => p_2_in(7),
      R => '0'
    );
\previous_cycle_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXDATA_OUT(8),
      Q => \previous_cycle_data_r_reg_n_0_[16]\,
      R => '0'
    );
\previous_cycle_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXDATA_OUT(9),
      Q => \previous_cycle_data_r_reg_n_0_[17]\,
      R => '0'
    );
\previous_cycle_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXDATA_OUT(10),
      Q => \previous_cycle_data_r_reg_n_0_[18]\,
      R => '0'
    );
\previous_cycle_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXDATA_OUT(11),
      Q => \previous_cycle_data_r_reg_n_0_[19]\,
      R => '0'
    );
\previous_cycle_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXDATA_OUT(25),
      Q => \^word_aligned_data_r_reg[8]_0\(1),
      R => '0'
    );
\previous_cycle_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXDATA_OUT(12),
      Q => \previous_cycle_data_r_reg_n_0_[20]\,
      R => '0'
    );
\previous_cycle_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXDATA_OUT(13),
      Q => \previous_cycle_data_r_reg_n_0_[21]\,
      R => '0'
    );
\previous_cycle_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXDATA_OUT(14),
      Q => \previous_cycle_data_r_reg_n_0_[22]\,
      R => '0'
    );
\previous_cycle_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXDATA_OUT(15),
      Q => \previous_cycle_data_r_reg_n_0_[23]\,
      R => '0'
    );
\previous_cycle_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXDATA_OUT(26),
      Q => \^word_aligned_data_r_reg[8]_0\(2),
      R => '0'
    );
\previous_cycle_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXDATA_OUT(27),
      Q => \^word_aligned_data_r_reg[8]_0\(3),
      R => '0'
    );
\previous_cycle_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXDATA_OUT(28),
      Q => \^word_aligned_data_r_reg[8]_0\(4),
      R => '0'
    );
\previous_cycle_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXDATA_OUT(29),
      Q => \^word_aligned_data_r_reg[8]_0\(5),
      R => '0'
    );
\previous_cycle_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXDATA_OUT(30),
      Q => \^word_aligned_data_r_reg[8]_0\(6),
      R => '0'
    );
\previous_cycle_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXDATA_OUT(31),
      Q => \^word_aligned_data_r_reg[8]_0\(7),
      R => '0'
    );
\previous_cycle_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXDATA_OUT(16),
      Q => p_2_in(0),
      R => '0'
    );
\previous_cycle_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RXDATA_OUT(17),
      Q => p_2_in(1),
      R => '0'
    );
rx_cc_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rx_spa_r_reg[6]_0\(3),
      I1 => \^rx_spa_r_reg[6]_0\(2),
      I2 => \^rx_spa_r_reg[6]_0\(1),
      I3 => \^rx_spa_r_reg[6]_0\(0),
      O => rx_cc_r0_n_0
    );
\rx_cc_r0_inferred__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rx_spa_r_reg[4]_0\(3),
      I1 => \^rx_spa_r_reg[4]_0\(2),
      I2 => \^rx_spa_r_reg[4]_0\(1),
      I3 => \^rx_spa_r_reg[4]_0\(0),
      O => \rx_cc_r0_inferred__0_n_0\
    );
\rx_cc_r0_inferred__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rx_spa_r_reg[2]_0\(3),
      I1 => \^rx_spa_r_reg[2]_0\(2),
      I2 => \^rx_spa_r_reg[2]_0\(1),
      I3 => \^rx_spa_r_reg[2]_0\(0),
      O => \rx_cc_r0_inferred__1_n_0\
    );
\rx_cc_r0_inferred__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rx_scp_d_r_reg[0]_0\(3),
      I1 => \^rx_scp_d_r_reg[0]_0\(2),
      I2 => \^rx_scp_d_r_reg[0]_0\(1),
      I3 => \^rx_scp_d_r_reg[0]_0\(0),
      O => \rx_cc_r0__0\
    );
\rx_cc_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \rx_cc_r0__0\,
      Q => rx_cc_r(1),
      R => '0'
    );
\rx_cc_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \rx_cc_r0_inferred__1_n_0\,
      Q => rx_cc_r(3),
      R => '0'
    );
\rx_cc_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \rx_cc_r0_inferred__0_n_0\,
      Q => rx_cc_r(5),
      R => '0'
    );
\rx_cc_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_cc_r0_n_0,
      Q => rx_cc_r(7),
      R => '0'
    );
rx_ecp_d_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rx_spa_r_reg[6]_0\(0),
      I1 => \^rx_spa_r_reg[6]_0\(2),
      I2 => \^rx_spa_r_reg[6]_0\(3),
      I3 => \^rx_spa_r_reg[6]_0\(1),
      O => rx_ecp_d_r0_n_0
    );
\rx_ecp_d_r0_inferred__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rx_spa_r_reg[4]_0\(1),
      I1 => \^rx_spa_r_reg[4]_0\(2),
      I2 => \^rx_spa_r_reg[4]_0\(3),
      I3 => \^rx_spa_r_reg[4]_0\(0),
      O => \rx_ecp_d_r0_inferred__0_n_0\
    );
\rx_ecp_d_r0_inferred__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^rx_spa_r_reg[4]_0\(5),
      I1 => \^rx_spa_r_reg[4]_0\(4),
      I2 => \^rx_spa_r_reg[4]_0\(6),
      I3 => \^rx_spa_r_reg[4]_0\(7),
      O => \rx_ecp_d_r0_inferred__1_n_0\
    );
\rx_ecp_d_r0_inferred__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rx_spa_r_reg[2]_0\(0),
      I1 => \^rx_spa_r_reg[2]_0\(2),
      I2 => \^rx_spa_r_reg[2]_0\(3),
      I3 => \^rx_spa_r_reg[2]_0\(1),
      O => \rx_ecp_d_r0_inferred__2_n_0\
    );
\rx_ecp_d_r0_inferred__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rx_scp_d_r_reg[0]_0\(1),
      I1 => \^rx_scp_d_r_reg[0]_0\(2),
      I2 => \^rx_scp_d_r_reg[0]_0\(3),
      I3 => \^rx_scp_d_r_reg[0]_0\(0),
      O => \rx_ecp_d_r0_inferred__3_n_0\
    );
\rx_ecp_d_r0_inferred__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^rx_scp_d_r_reg[0]_0\(5),
      I1 => \^rx_scp_d_r_reg[0]_0\(4),
      I2 => \^rx_scp_d_r_reg[0]_0\(6),
      I3 => \^rx_scp_d_r_reg[0]_0\(7),
      O => \rx_ecp_d_r0__0\
    );
\rx_ecp_d_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \rx_ecp_d_r0__0\,
      Q => rx_ecp_d_r(0),
      R => '0'
    );
\rx_ecp_d_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \rx_ecp_d_r0_inferred__3_n_0\,
      Q => rx_ecp_d_r(1),
      R => '0'
    );
\rx_ecp_d_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \rx_ecp_d_r0_inferred__2_n_0\,
      Q => rx_ecp_d_r(3),
      R => '0'
    );
\rx_ecp_d_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \rx_ecp_d_r0_inferred__1_n_0\,
      Q => rx_ecp_d_r(4),
      R => '0'
    );
\rx_ecp_d_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \rx_ecp_d_r0_inferred__0_n_0\,
      Q => rx_ecp_d_r(5),
      R => '0'
    );
\rx_ecp_d_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_ecp_d_r0_n_0,
      Q => rx_ecp_d_r(7),
      R => '0'
    );
rx_pad_d_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^rx_spa_r_reg[6]_0\(1),
      I1 => \^rx_spa_r_reg[6]_0\(0),
      I2 => \^rx_spa_r_reg[6]_0\(2),
      I3 => \^rx_spa_r_reg[6]_0\(3),
      O => rx_pad_d_r0_n_0
    );
\rx_pad_d_r0_inferred__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^rx_spa_r_reg[6]_0\(6),
      I1 => \^rx_spa_r_reg[6]_0\(5),
      I2 => \^rx_spa_r_reg[6]_0\(7),
      I3 => \^rx_spa_r_reg[6]_0\(4),
      O => \rx_pad_d_r0_inferred__0_n_0\
    );
\rx_pad_d_r0_inferred__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^rx_spa_r_reg[2]_0\(1),
      I1 => \^rx_spa_r_reg[2]_0\(0),
      I2 => \^rx_spa_r_reg[2]_0\(2),
      I3 => \^rx_spa_r_reg[2]_0\(3),
      O => \rx_pad_d_r0_inferred__1_n_0\
    );
\rx_pad_d_r0_inferred__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^rx_spa_r_reg[2]_0\(6),
      I1 => \^rx_spa_r_reg[2]_0\(5),
      I2 => \^rx_spa_r_reg[2]_0\(7),
      I3 => \^rx_spa_r_reg[2]_0\(4),
      O => \rx_pad_d_r0__0\
    );
\rx_pad_d_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \rx_pad_d_r0__0\,
      Q => rx_pad_d_r(0),
      R => '0'
    );
\rx_pad_d_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \rx_pad_d_r0_inferred__0_n_0\,
      Q => rx_pad_d_r(2),
      R => '0'
    );
\rx_pe_control_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => word_aligned_control_bits_r(0),
      Q => rx_pe_control_r(0),
      R => '0'
    );
\rx_pe_control_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => word_aligned_control_bits_r(1),
      Q => rx_pe_control_r(1),
      R => '0'
    );
\rx_pe_control_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => word_aligned_control_bits_r(2),
      Q => rx_pe_control_r(2),
      R => '0'
    );
\rx_pe_control_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => word_aligned_control_bits_r(3),
      Q => rx_pe_control_r(3),
      R => '0'
    );
rx_scp_d_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^rx_scp_d_r_reg[0]_0\(1),
      I1 => \^rx_scp_d_r_reg[0]_0\(0),
      I2 => \^rx_scp_d_r_reg[0]_0\(2),
      I3 => \^rx_scp_d_r_reg[0]_0\(3),
      O => rx_scp_d_r0_n_0
    );
\rx_scp_d_r0_inferred__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rx_spa_r_reg[6]_0\(2),
      I1 => \^rx_spa_r_reg[6]_0\(3),
      I2 => \^rx_spa_r_reg[6]_0\(1),
      I3 => \^rx_spa_r_reg[6]_0\(0),
      O => \rx_scp_d_r0_inferred__0_n_0\
    );
\rx_scp_d_r0_inferred__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^rx_spa_r_reg[6]_0\(5),
      I1 => \^rx_spa_r_reg[6]_0\(4),
      I2 => \^rx_spa_r_reg[6]_0\(6),
      I3 => \^rx_spa_r_reg[6]_0\(7),
      O => \rx_scp_d_r0_inferred__1_n_0\
    );
\rx_scp_d_r0_inferred__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^rx_spa_r_reg[4]_0\(1),
      I1 => \^rx_spa_r_reg[4]_0\(0),
      I2 => \^rx_spa_r_reg[4]_0\(2),
      I3 => \^rx_spa_r_reg[4]_0\(3),
      O => \rx_scp_d_r0_inferred__2_n_0\
    );
\rx_scp_d_r0_inferred__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^rx_spa_r_reg[4]_0\(7),
      I1 => \^rx_spa_r_reg[4]_0\(5),
      I2 => \^rx_spa_r_reg[4]_0\(6),
      I3 => \^rx_spa_r_reg[4]_0\(4),
      O => \rx_scp_d_r0_inferred__3_n_0\
    );
\rx_scp_d_r0_inferred__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rx_spa_r_reg[2]_0\(2),
      I1 => \^rx_spa_r_reg[2]_0\(3),
      I2 => \^rx_spa_r_reg[2]_0\(1),
      I3 => \^rx_spa_r_reg[2]_0\(0),
      O => \rx_scp_d_r0_inferred__4_n_0\
    );
\rx_scp_d_r0_inferred__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^rx_spa_r_reg[2]_0\(5),
      I1 => \^rx_spa_r_reg[2]_0\(4),
      I2 => \^rx_spa_r_reg[2]_0\(6),
      I3 => \^rx_spa_r_reg[2]_0\(7),
      O => \rx_scp_d_r0_inferred__5_n_0\
    );
\rx_scp_d_r0_inferred__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^rx_scp_d_r_reg[0]_0\(7),
      I1 => \^rx_scp_d_r_reg[0]_0\(5),
      I2 => \^rx_scp_d_r_reg[0]_0\(6),
      I3 => \^rx_scp_d_r_reg[0]_0\(4),
      O => \rx_scp_d_r0_inferred__6_n_0\
    );
\rx_scp_d_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \rx_scp_d_r0_inferred__6_n_0\,
      Q => rx_scp_d_r(0),
      R => '0'
    );
\rx_scp_d_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \rx_scp_d_r0_inferred__5_n_0\,
      Q => rx_scp_d_r(2),
      R => '0'
    );
\rx_scp_d_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \rx_scp_d_r0_inferred__4_n_0\,
      Q => rx_scp_d_r(3),
      R => '0'
    );
\rx_scp_d_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \rx_scp_d_r0_inferred__3_n_0\,
      Q => rx_scp_d_r(4),
      R => '0'
    );
\rx_scp_d_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \rx_scp_d_r0_inferred__1_n_0\,
      Q => rx_scp_d_r(6),
      R => '0'
    );
\rx_scp_d_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \rx_scp_d_r0_inferred__0_n_0\,
      Q => rx_scp_d_r(7),
      R => '0'
    );
\rx_sp_neg_d_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_sp_r114_in,
      Q => rx_sp_neg_d_r(0),
      R => '0'
    );
\rx_sp_neg_d_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_sp_r111_in,
      Q => rx_sp_neg_d_r(1),
      R => '0'
    );
rx_sp_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rx_scp_d_r_reg[0]_0\(6),
      I1 => \^rx_scp_d_r_reg[0]_0\(7),
      I2 => \^rx_scp_d_r_reg[0]_0\(5),
      I3 => \^rx_scp_d_r_reg[0]_0\(4),
      O => rx_sp_r0_n_0
    );
rx_sp_r1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^rx_spa_r_reg[2]_0\(3),
      I1 => \^rx_spa_r_reg[2]_0\(1),
      I2 => \^rx_spa_r_reg[2]_0\(2),
      I3 => \^rx_spa_r_reg[2]_0\(0),
      O => rx_sp_r111_in
    );
\rx_sp_r1_inferred__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rx_spa_r_reg[2]_0\(6),
      I1 => \^rx_spa_r_reg[2]_0\(7),
      I2 => \^rx_spa_r_reg[2]_0\(5),
      I3 => \^rx_spa_r_reg[2]_0\(4),
      O => rx_sp_r114_in
    );
\rx_sp_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2004"
    )
        port map (
      I0 => \^rx_spa_r_reg[2]_0\(5),
      I1 => \^rx_spa_r_reg[2]_0\(6),
      I2 => \^rx_spa_r_reg[2]_0\(4),
      I3 => \^rx_spa_r_reg[2]_0\(7),
      O => p_8_out(5)
    );
\rx_sp_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1008"
    )
        port map (
      I0 => \^rx_spa_r_reg[2]_0\(3),
      I1 => \^rx_spa_r_reg[2]_0\(1),
      I2 => \^rx_spa_r_reg[2]_0\(2),
      I3 => \^rx_spa_r_reg[2]_0\(0),
      O => p_8_out(4)
    );
\rx_sp_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0810"
    )
        port map (
      I0 => \^rx_spa_r_reg[4]_0\(7),
      I1 => \^rx_spa_r_reg[4]_0\(5),
      I2 => \^rx_spa_r_reg[4]_0\(6),
      I3 => \^rx_spa_r_reg[4]_0\(4),
      O => p_8_out(3)
    );
\rx_sp_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0420"
    )
        port map (
      I0 => \^rx_spa_r_reg[4]_0\(3),
      I1 => \^rx_spa_r_reg[4]_0\(2),
      I2 => \^rx_spa_r_reg[4]_0\(1),
      I3 => \^rx_spa_r_reg[4]_0\(0),
      O => p_8_out(2)
    );
\rx_sp_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0810"
    )
        port map (
      I0 => \^rx_spa_r_reg[6]_0\(7),
      I1 => \^rx_spa_r_reg[6]_0\(5),
      I2 => \^rx_spa_r_reg[6]_0\(6),
      I3 => \^rx_spa_r_reg[6]_0\(4),
      O => p_8_out(1)
    );
\rx_sp_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0420"
    )
        port map (
      I0 => \^rx_spa_r_reg[6]_0\(3),
      I1 => \^rx_spa_r_reg[6]_0\(2),
      I2 => \^rx_spa_r_reg[6]_0\(1),
      I3 => \^rx_spa_r_reg[6]_0\(0),
      O => p_8_out(0)
    );
\rx_sp_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(5),
      Q => rx_sp_r(2),
      R => '0'
    );
\rx_sp_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(4),
      Q => rx_sp_r(3),
      R => '0'
    );
\rx_sp_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(3),
      Q => rx_sp_r(4),
      R => '0'
    );
\rx_sp_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(2),
      Q => rx_sp_r(5),
      R => '0'
    );
\rx_sp_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(1),
      Q => rx_sp_r(6),
      R => '0'
    );
\rx_sp_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_8_out(0),
      Q => rx_sp_r(7),
      R => '0'
    );
rx_spa_neg_d_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^rx_spa_r_reg[2]_0\(2),
      I1 => \^rx_spa_r_reg[2]_0\(3),
      I2 => \^rx_spa_r_reg[2]_0\(1),
      I3 => \^rx_spa_r_reg[2]_0\(0),
      O => rx_spa_neg_d_r0_n_0
    );
\rx_spa_neg_d_r0_inferred__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rx_spa_r_reg[2]_0\(5),
      I1 => \^rx_spa_r_reg[2]_0\(6),
      I2 => \^rx_spa_r_reg[2]_0\(7),
      I3 => \^rx_spa_r_reg[2]_0\(4),
      O => \rx_spa_neg_d_r0__0\
    );
\rx_spa_neg_d_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \rx_spa_neg_d_r0__0\,
      Q => rx_spa_neg_d_r(0),
      R => '0'
    );
\rx_spa_neg_d_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_spa_neg_d_r0_n_0,
      Q => rx_spa_neg_d_r(1),
      R => '0'
    );
rx_spa_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^rx_spa_r_reg[6]_0\(6),
      I1 => \^rx_spa_r_reg[6]_0\(7),
      I2 => \^rx_spa_r_reg[6]_0\(5),
      I3 => \^rx_spa_r_reg[6]_0\(4),
      O => rx_spa_r0_n_0
    );
\rx_spa_r0_inferred__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^rx_spa_r_reg[4]_0\(6),
      I1 => \^rx_spa_r_reg[4]_0\(7),
      I2 => \^rx_spa_r_reg[4]_0\(5),
      I3 => \^rx_spa_r_reg[4]_0\(4),
      O => \rx_spa_r0_inferred__0_n_0\
    );
\rx_spa_r0_inferred__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^rx_spa_r_reg[2]_0\(6),
      I1 => \^rx_spa_r_reg[2]_0\(7),
      I2 => \^rx_spa_r_reg[2]_0\(5),
      I3 => \^rx_spa_r_reg[2]_0\(4),
      O => \rx_spa_r0__0\
    );
\rx_spa_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_sp_r0_n_0,
      Q => rx_spa_r(0),
      R => '0'
    );
\rx_spa_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_scp_d_r0_n_0,
      Q => rx_spa_r(1),
      R => '0'
    );
\rx_spa_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \rx_spa_r0__0\,
      Q => rx_spa_r(2),
      R => '0'
    );
\rx_spa_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \rx_pad_d_r0_inferred__1_n_0\,
      Q => rx_spa_r(3),
      R => '0'
    );
\rx_spa_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \rx_spa_r0_inferred__0_n_0\,
      Q => rx_spa_r(4),
      R => '0'
    );
\rx_spa_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \rx_scp_d_r0_inferred__2_n_0\,
      Q => rx_spa_r(5),
      R => '0'
    );
\rx_spa_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_spa_r0_n_0,
      Q => rx_spa_r(6),
      R => '0'
    );
\rx_spa_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_pad_d_r0_n_0,
      Q => rx_spa_r(7),
      R => '0'
    );
rx_v_d_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^rx_spa_r_reg[6]_0\(2),
      I1 => \^rx_spa_r_reg[6]_0\(1),
      I2 => \^rx_spa_r_reg[6]_0\(3),
      I3 => \^rx_spa_r_reg[6]_0\(0),
      O => rx_v_d_r0_n_0
    );
\rx_v_d_r0_inferred__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rx_spa_r_reg[6]_0\(4),
      I1 => \^rx_spa_r_reg[6]_0\(6),
      I2 => \^rx_spa_r_reg[6]_0\(7),
      I3 => \^rx_spa_r_reg[6]_0\(5),
      O => \rx_v_d_r0_inferred__0_n_0\
    );
\rx_v_d_r0_inferred__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^rx_spa_r_reg[4]_0\(2),
      I1 => \^rx_spa_r_reg[4]_0\(1),
      I2 => \^rx_spa_r_reg[4]_0\(3),
      I3 => \^rx_spa_r_reg[4]_0\(0),
      O => \rx_v_d_r0_inferred__1_n_0\
    );
\rx_v_d_r0_inferred__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rx_spa_r_reg[4]_0\(4),
      I1 => \^rx_spa_r_reg[4]_0\(6),
      I2 => \^rx_spa_r_reg[4]_0\(7),
      I3 => \^rx_spa_r_reg[4]_0\(5),
      O => \rx_v_d_r0_inferred__2_n_0\
    );
\rx_v_d_r0_inferred__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^rx_spa_r_reg[2]_0\(2),
      I1 => \^rx_spa_r_reg[2]_0\(1),
      I2 => \^rx_spa_r_reg[2]_0\(3),
      I3 => \^rx_spa_r_reg[2]_0\(0),
      O => \rx_v_d_r0_inferred__3_n_0\
    );
\rx_v_d_r0_inferred__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rx_spa_r_reg[2]_0\(4),
      I1 => \^rx_spa_r_reg[2]_0\(6),
      I2 => \^rx_spa_r_reg[2]_0\(7),
      I3 => \^rx_spa_r_reg[2]_0\(5),
      O => \rx_v_d_r0__0\
    );
\rx_v_d_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \rx_v_d_r0__0\,
      Q => rx_v_d_r(2),
      R => '0'
    );
\rx_v_d_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \rx_v_d_r0_inferred__3_n_0\,
      Q => rx_v_d_r(3),
      R => '0'
    );
\rx_v_d_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \rx_v_d_r0_inferred__2_n_0\,
      Q => rx_v_d_r(4),
      R => '0'
    );
\rx_v_d_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \rx_v_d_r0_inferred__1_n_0\,
      Q => rx_v_d_r(5),
      R => '0'
    );
\rx_v_d_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \rx_v_d_r0_inferred__0_n_0\,
      Q => rx_v_d_r(6),
      R => '0'
    );
\rx_v_d_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_v_d_r0_n_0,
      Q => rx_v_d_r(7),
      R => '0'
    );
stage_1_pad_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rx_pad_striped_i(0),
      I1 => rx_pad_striped_i(1),
      O => stage_1_pad_r_reg
    );
stage_1_start_detected_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^stage_1_scp_r_reg[0]\(1),
      I1 => \^stage_1_scp_r_reg[0]\(0),
      O => stage_1_start_detected_r_reg
    );
\word_aligned_control_bits_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => previous_cycle_control_r(0),
      I1 => \^word_aligned_control_bits_r_reg[2]_1\,
      I2 => \^word_aligned_control_bits_r_reg[2]_0\,
      I3 => previous_cycle_control_r(1),
      I4 => previous_cycle_control_r(2),
      I5 => RXCHARISK_OUT(0),
      O => \word_aligned_control_bits_r[0]_i_1_n_0\
    );
\word_aligned_control_bits_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBCB3B0BF8C83808"
    )
        port map (
      I0 => previous_cycle_control_r(0),
      I1 => \^word_aligned_control_bits_r_reg[2]_0\,
      I2 => \^word_aligned_control_bits_r_reg[2]_1\,
      I3 => previous_cycle_control_r(1),
      I4 => RXCHARISK_OUT(0),
      I5 => RXCHARISK_OUT(1),
      O => \word_aligned_control_bits_r[1]_i_1_n_0\
    );
\word_aligned_control_bits_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBCB3B0BF8C83808"
    )
        port map (
      I0 => previous_cycle_control_r(0),
      I1 => \^word_aligned_control_bits_r_reg[2]_1\,
      I2 => \^word_aligned_control_bits_r_reg[2]_0\,
      I3 => RXCHARISK_OUT(0),
      I4 => RXCHARISK_OUT(1),
      I5 => RXCHARISK_OUT(2),
      O => \word_aligned_control_bits_r[2]_i_1_n_0\
    );
\word_aligned_control_bits_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \word_aligned_control_bits_r[0]_i_1_n_0\,
      Q => word_aligned_control_bits_r(0),
      R => '0'
    );
\word_aligned_control_bits_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \word_aligned_control_bits_r[1]_i_1_n_0\,
      Q => word_aligned_control_bits_r(1),
      R => '0'
    );
\word_aligned_control_bits_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \word_aligned_control_bits_r[2]_i_1_n_0\,
      Q => word_aligned_control_bits_r(2),
      R => '0'
    );
\word_aligned_control_bits_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \left_align_select_r_reg[1]_1\,
      Q => word_aligned_control_bits_r(3),
      R => '0'
    );
\word_aligned_data_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[8]_0\(7),
      I1 => \^word_aligned_control_bits_r_reg[2]_1\,
      I2 => \^word_aligned_control_bits_r_reg[2]_0\,
      I3 => p_2_in(7),
      I4 => \previous_cycle_data_r_reg_n_0_[23]\,
      I5 => RXDATA_OUT(7),
      O => \word_aligned_data_r[0]_i_1_n_0\
    );
\word_aligned_data_r[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => RXDATA_OUT(5),
      I1 => \^word_aligned_control_bits_r_reg[2]_1\,
      I2 => \^word_aligned_control_bits_r_reg[2]_0\,
      I3 => \^word_aligned_data_r_reg[8]_0\(5),
      I4 => p_2_in(5),
      I5 => RXDATA_OUT(13),
      O => \word_aligned_data_r[10]_i_1_n_0\
    );
\word_aligned_data_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => RXDATA_OUT(4),
      I1 => \^word_aligned_control_bits_r_reg[2]_1\,
      I2 => \^word_aligned_control_bits_r_reg[2]_0\,
      I3 => \^word_aligned_data_r_reg[8]_0\(4),
      I4 => p_2_in(4),
      I5 => RXDATA_OUT(12),
      O => \word_aligned_data_r[11]_i_1_n_0\
    );
\word_aligned_data_r[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => RXDATA_OUT(3),
      I1 => \^word_aligned_control_bits_r_reg[2]_1\,
      I2 => \^word_aligned_control_bits_r_reg[2]_0\,
      I3 => \^word_aligned_data_r_reg[8]_0\(3),
      I4 => p_2_in(3),
      I5 => RXDATA_OUT(11),
      O => \word_aligned_data_r[12]_i_1_n_0\
    );
\word_aligned_data_r[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => RXDATA_OUT(2),
      I1 => \^word_aligned_control_bits_r_reg[2]_1\,
      I2 => \^word_aligned_control_bits_r_reg[2]_0\,
      I3 => \^word_aligned_data_r_reg[8]_0\(2),
      I4 => p_2_in(2),
      I5 => RXDATA_OUT(10),
      O => \word_aligned_data_r[13]_i_1_n_0\
    );
\word_aligned_data_r[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => RXDATA_OUT(1),
      I1 => \^word_aligned_control_bits_r_reg[2]_1\,
      I2 => \^word_aligned_control_bits_r_reg[2]_0\,
      I3 => \^word_aligned_data_r_reg[8]_0\(1),
      I4 => p_2_in(1),
      I5 => RXDATA_OUT(9),
      O => \word_aligned_data_r[14]_i_1_n_0\
    );
\word_aligned_data_r[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => RXDATA_OUT(0),
      I1 => \^word_aligned_control_bits_r_reg[2]_1\,
      I2 => \^word_aligned_control_bits_r_reg[2]_0\,
      I3 => \^word_aligned_data_r_reg[8]_0\(0),
      I4 => p_2_in(0),
      I5 => RXDATA_OUT(8),
      O => \word_aligned_data_r[15]_i_1_n_0\
    );
\word_aligned_data_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[8]_0\(6),
      I1 => \^word_aligned_control_bits_r_reg[2]_1\,
      I2 => \^word_aligned_control_bits_r_reg[2]_0\,
      I3 => p_2_in(6),
      I4 => \previous_cycle_data_r_reg_n_0_[22]\,
      I5 => RXDATA_OUT(6),
      O => \word_aligned_data_r[1]_i_1_n_0\
    );
\word_aligned_data_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[8]_0\(5),
      I1 => \^word_aligned_control_bits_r_reg[2]_1\,
      I2 => \^word_aligned_control_bits_r_reg[2]_0\,
      I3 => p_2_in(5),
      I4 => \previous_cycle_data_r_reg_n_0_[21]\,
      I5 => RXDATA_OUT(5),
      O => \word_aligned_data_r[2]_i_1_n_0\
    );
\word_aligned_data_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[8]_0\(4),
      I1 => \^word_aligned_control_bits_r_reg[2]_1\,
      I2 => \^word_aligned_control_bits_r_reg[2]_0\,
      I3 => p_2_in(4),
      I4 => \previous_cycle_data_r_reg_n_0_[20]\,
      I5 => RXDATA_OUT(4),
      O => \word_aligned_data_r[3]_i_1_n_0\
    );
\word_aligned_data_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[8]_0\(3),
      I1 => \^word_aligned_control_bits_r_reg[2]_1\,
      I2 => \^word_aligned_control_bits_r_reg[2]_0\,
      I3 => p_2_in(3),
      I4 => \previous_cycle_data_r_reg_n_0_[19]\,
      I5 => RXDATA_OUT(3),
      O => \word_aligned_data_r[4]_i_1_n_0\
    );
\word_aligned_data_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[8]_0\(2),
      I1 => \^word_aligned_control_bits_r_reg[2]_1\,
      I2 => \^word_aligned_control_bits_r_reg[2]_0\,
      I3 => p_2_in(2),
      I4 => \previous_cycle_data_r_reg_n_0_[18]\,
      I5 => RXDATA_OUT(2),
      O => \word_aligned_data_r[5]_i_1_n_0\
    );
\word_aligned_data_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[8]_0\(1),
      I1 => \^word_aligned_control_bits_r_reg[2]_1\,
      I2 => \^word_aligned_control_bits_r_reg[2]_0\,
      I3 => p_2_in(1),
      I4 => \previous_cycle_data_r_reg_n_0_[17]\,
      I5 => RXDATA_OUT(1),
      O => \word_aligned_data_r[6]_i_1_n_0\
    );
\word_aligned_data_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^word_aligned_data_r_reg[8]_0\(0),
      I1 => \^word_aligned_control_bits_r_reg[2]_1\,
      I2 => \^word_aligned_control_bits_r_reg[2]_0\,
      I3 => p_2_in(0),
      I4 => \previous_cycle_data_r_reg_n_0_[16]\,
      I5 => RXDATA_OUT(0),
      O => \word_aligned_data_r[7]_i_1_n_0\
    );
\word_aligned_data_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => RXDATA_OUT(7),
      I1 => \^word_aligned_control_bits_r_reg[2]_1\,
      I2 => \^word_aligned_control_bits_r_reg[2]_0\,
      I3 => \^word_aligned_data_r_reg[8]_0\(7),
      I4 => p_2_in(7),
      I5 => RXDATA_OUT(15),
      O => \word_aligned_data_r[8]_i_1_n_0\
    );
\word_aligned_data_r[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => RXDATA_OUT(6),
      I1 => \^word_aligned_control_bits_r_reg[2]_1\,
      I2 => \^word_aligned_control_bits_r_reg[2]_0\,
      I3 => \^word_aligned_data_r_reg[8]_0\(6),
      I4 => p_2_in(6),
      I5 => RXDATA_OUT(14),
      O => \word_aligned_data_r[9]_i_1_n_0\
    );
\word_aligned_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \word_aligned_data_r[0]_i_1_n_0\,
      Q => \^rx_scp_d_r_reg[0]_0\(7),
      R => '0'
    );
\word_aligned_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \word_aligned_data_r[10]_i_1_n_0\,
      Q => \^rx_spa_r_reg[2]_0\(5),
      R => '0'
    );
\word_aligned_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \word_aligned_data_r[11]_i_1_n_0\,
      Q => \^rx_spa_r_reg[2]_0\(4),
      R => '0'
    );
\word_aligned_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \word_aligned_data_r[12]_i_1_n_0\,
      Q => \^rx_spa_r_reg[2]_0\(3),
      R => '0'
    );
\word_aligned_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \word_aligned_data_r[13]_i_1_n_0\,
      Q => \^rx_spa_r_reg[2]_0\(2),
      R => '0'
    );
\word_aligned_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \word_aligned_data_r[14]_i_1_n_0\,
      Q => \^rx_spa_r_reg[2]_0\(1),
      R => '0'
    );
\word_aligned_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \word_aligned_data_r[15]_i_1_n_0\,
      Q => \^rx_spa_r_reg[2]_0\(0),
      R => '0'
    );
\word_aligned_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \left_align_select_r_reg[1]_3\(7),
      Q => \^rx_spa_r_reg[4]_0\(7),
      R => '0'
    );
\word_aligned_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \left_align_select_r_reg[1]_3\(6),
      Q => \^rx_spa_r_reg[4]_0\(6),
      R => '0'
    );
\word_aligned_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \left_align_select_r_reg[1]_3\(5),
      Q => \^rx_spa_r_reg[4]_0\(5),
      R => '0'
    );
\word_aligned_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \left_align_select_r_reg[1]_3\(4),
      Q => \^rx_spa_r_reg[4]_0\(4),
      R => '0'
    );
\word_aligned_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \word_aligned_data_r[1]_i_1_n_0\,
      Q => \^rx_scp_d_r_reg[0]_0\(6),
      R => '0'
    );
\word_aligned_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \left_align_select_r_reg[1]_3\(3),
      Q => \^rx_spa_r_reg[4]_0\(3),
      R => '0'
    );
\word_aligned_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \left_align_select_r_reg[1]_3\(2),
      Q => \^rx_spa_r_reg[4]_0\(2),
      R => '0'
    );
\word_aligned_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \left_align_select_r_reg[1]_3\(1),
      Q => \^rx_spa_r_reg[4]_0\(1),
      R => '0'
    );
\word_aligned_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \left_align_select_r_reg[1]_3\(0),
      Q => \^rx_spa_r_reg[4]_0\(0),
      R => '0'
    );
\word_aligned_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \left_align_select_r_reg[1]_2\(7),
      Q => \^rx_spa_r_reg[6]_0\(7),
      R => '0'
    );
\word_aligned_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \left_align_select_r_reg[1]_2\(6),
      Q => \^rx_spa_r_reg[6]_0\(6),
      R => '0'
    );
\word_aligned_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \left_align_select_r_reg[1]_2\(5),
      Q => \^rx_spa_r_reg[6]_0\(5),
      R => '0'
    );
\word_aligned_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \left_align_select_r_reg[1]_2\(4),
      Q => \^rx_spa_r_reg[6]_0\(4),
      R => '0'
    );
\word_aligned_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \left_align_select_r_reg[1]_2\(3),
      Q => \^rx_spa_r_reg[6]_0\(3),
      R => '0'
    );
\word_aligned_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \left_align_select_r_reg[1]_2\(2),
      Q => \^rx_spa_r_reg[6]_0\(2),
      R => '0'
    );
\word_aligned_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \word_aligned_data_r[2]_i_1_n_0\,
      Q => \^rx_scp_d_r_reg[0]_0\(5),
      R => '0'
    );
\word_aligned_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \left_align_select_r_reg[1]_2\(1),
      Q => \^rx_spa_r_reg[6]_0\(1),
      R => '0'
    );
\word_aligned_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \left_align_select_r_reg[1]_2\(0),
      Q => \^rx_spa_r_reg[6]_0\(0),
      R => '0'
    );
\word_aligned_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \word_aligned_data_r[3]_i_1_n_0\,
      Q => \^rx_scp_d_r_reg[0]_0\(4),
      R => '0'
    );
\word_aligned_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \word_aligned_data_r[4]_i_1_n_0\,
      Q => \^rx_scp_d_r_reg[0]_0\(3),
      R => '0'
    );
\word_aligned_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \word_aligned_data_r[5]_i_1_n_0\,
      Q => \^rx_scp_d_r_reg[0]_0\(2),
      R => '0'
    );
\word_aligned_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \word_aligned_data_r[6]_i_1_n_0\,
      Q => \^rx_scp_d_r_reg[0]_0\(1),
      R => '0'
    );
\word_aligned_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \word_aligned_data_r[7]_i_1_n_0\,
      Q => \^rx_scp_d_r_reg[0]_0\(0),
      R => '0'
    );
\word_aligned_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \word_aligned_data_r[8]_i_1_n_0\,
      Q => \^rx_spa_r_reg[2]_0\(7),
      R => '0'
    );
\word_aligned_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \word_aligned_data_r[9]_i_1_n_0\,
      Q => \^rx_spa_r_reg[2]_0\(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_SYM_GEN_4BYTE is
  port (
    gen_spa_r : out STD_LOGIC;
    TXCHARISK_IN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    TXDATA_IN : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gen_spa_i : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    ready_r_reg : in STD_LOGIC;
    GEN_CC : in STD_LOGIC;
    GEN_ECP : in STD_LOGIC;
    GEN_SCP : in STD_LOGIC;
    GEN_A : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \TX_PE_DATA_V_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    GEN_V : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GEN_R : in STD_LOGIC_VECTOR ( 0 to 3 );
    GEN_K : in STD_LOGIC_VECTOR ( 0 to 3 );
    TX_PE_DATA : in STD_LOGIC_VECTOR ( 0 to 31 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_SYM_GEN_4BYTE : entity is "aurora_8b10b_gtp_SYM_GEN_4BYTE";
end st_lc_fpga_top_0_aurora_8b10b_gtp_SYM_GEN_4BYTE;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_SYM_GEN_4BYTE is
  signal \^txdata_in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \TX_CHAR_IS_K[0]_i_1_n_0\ : STD_LOGIC;
  signal \TX_CHAR_IS_K[1]_i_1_n_0\ : STD_LOGIC;
  signal \TX_CHAR_IS_K[2]_i_1_n_0\ : STD_LOGIC;
  signal \TX_CHAR_IS_K[3]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[0]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[10]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[10]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[11]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[12]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[12]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[13]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[13]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[14]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[14]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[15]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[15]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[15]_i_3_n_0\ : STD_LOGIC;
  signal \TX_DATA[16]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[17]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[18]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[18]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[18]_i_3_n_0\ : STD_LOGIC;
  signal \TX_DATA[19]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[1]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[20]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[20]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[21]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[21]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[22]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[22]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[23]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[23]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[23]_i_3_n_0\ : STD_LOGIC;
  signal \TX_DATA[23]_i_4_n_0\ : STD_LOGIC;
  signal \TX_DATA[24]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[25]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[26]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[27]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[28]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[28]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[29]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[2]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[2]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[30]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[30]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[30]_i_3_n_0\ : STD_LOGIC;
  signal \TX_DATA[30]_i_4_n_0\ : STD_LOGIC;
  signal \TX_DATA[31]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[3]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[4]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[4]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[5]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[5]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[6]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[6]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[7]_i_2_n_0\ : STD_LOGIC;
  signal \TX_DATA[7]_i_3_n_0\ : STD_LOGIC;
  signal \TX_DATA[8]_i_1_n_0\ : STD_LOGIC;
  signal \TX_DATA[9]_i_1_n_0\ : STD_LOGIC;
  signal TX_DATA_reg0 : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gen_a_r : STD_LOGIC;
  signal gen_cc_r : STD_LOGIC;
  signal \gen_ecp_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_k_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pad_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_r_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_r_r_reg_n_0_[3]\ : STD_LOGIC;
  signal gen_sp_r : STD_LOGIC;
  signal \^gen_spa_r\ : STD_LOGIC;
  signal \gen_v_r_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in12_in : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in3_in : STD_LOGIC;
  signal p_1_in7_in : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \tx_pe_data_r_reg_n_0_[9]\ : STD_LOGIC;
  signal \tx_pe_data_v_r_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_CHAR_IS_K[1]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \TX_CHAR_IS_K[3]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \TX_DATA[11]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \TX_DATA[16]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \TX_DATA[18]_i_2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \TX_DATA[19]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \TX_DATA[24]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \TX_DATA[25]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \TX_DATA[26]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \TX_DATA[28]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \TX_DATA[30]_i_3\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \TX_DATA[8]_i_1\ : label is "soft_lutpair232";
begin
  TXDATA_IN(31 downto 0) <= \^txdata_in\(31 downto 0);
  gen_spa_r <= \^gen_spa_r\;
\TX_CHAR_IS_K[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000B"
    )
        port map (
      I0 => \gen_pad_r_reg_n_0_[1]\,
      I1 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I2 => \^gen_spa_r\,
      I3 => gen_sp_r,
      I4 => \gen_v_r_reg_n_0_[3]\,
      O => \TX_CHAR_IS_K[0]_i_1_n_0\
    );
\TX_CHAR_IS_K[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_1_in,
      I1 => gen_sp_r,
      I2 => \^gen_spa_r\,
      I3 => \tx_pe_data_v_r_reg_n_0_[1]\,
      O => \TX_CHAR_IS_K[1]_i_1_n_0\
    );
\TX_CHAR_IS_K[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000B"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => p_1_in7_in,
      I2 => \^gen_spa_r\,
      I3 => gen_sp_r,
      I4 => p_1_in3_in,
      O => \TX_CHAR_IS_K[2]_i_1_n_0\
    );
\TX_CHAR_IS_K[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in7_in,
      O => \TX_CHAR_IS_K[3]_i_1_n_0\
    );
\TX_CHAR_IS_K_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \TX_CHAR_IS_K[0]_i_1_n_0\,
      Q => TXCHARISK_IN(3),
      R => '0'
    );
\TX_CHAR_IS_K_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \TX_CHAR_IS_K[1]_i_1_n_0\,
      Q => TXCHARISK_IN(2),
      R => '0'
    );
\TX_CHAR_IS_K_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \TX_CHAR_IS_K[2]_i_1_n_0\,
      Q => TXCHARISK_IN(1),
      R => '0'
    );
\TX_CHAR_IS_K_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \TX_CHAR_IS_K[3]_i_1_n_0\,
      Q => TXCHARISK_IN(0),
      R => '0'
    );
\TX_DATA[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F40"
    )
        port map (
      I0 => \gen_pad_r_reg_n_0_[1]\,
      I1 => \tx_pe_data_r_reg_n_0_[31]\,
      I2 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I3 => gen_cc_r,
      I4 => \gen_ecp_r_reg_n_0_[1]\,
      O => \TX_DATA[0]_i_1_n_0\
    );
\TX_DATA[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
        port map (
      I0 => data0(2),
      I1 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I2 => \TX_DATA[10]_i_2_n_0\,
      I3 => \gen_ecp_r_reg_n_0_[1]\,
      O => \TX_DATA[10]_i_1_n_0\
    );
\TX_DATA[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00FF0032"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_1_in,
      I2 => p_0_in,
      I3 => gen_sp_r,
      I4 => \^gen_spa_r\,
      I5 => gen_cc_r,
      O => \TX_DATA[10]_i_2_n_0\
    );
\TX_DATA[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8FB"
    )
        port map (
      I0 => data0(3),
      I1 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I2 => \gen_ecp_r_reg_n_0_[1]\,
      I3 => gen_cc_r,
      O => \TX_DATA[11]_i_1_n_0\
    );
\TX_DATA[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
        port map (
      I0 => data0(4),
      I1 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I2 => \TX_DATA[12]_i_2_n_0\,
      I3 => \gen_ecp_r_reg_n_0_[1]\,
      O => \TX_DATA[12]_i_1_n_0\
    );
\TX_DATA[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00030002"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_1_in,
      I2 => \^gen_spa_r\,
      I3 => gen_sp_r,
      I4 => p_0_in,
      I5 => gen_cc_r,
      O => \TX_DATA[12]_i_2_n_0\
    );
\TX_DATA[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
        port map (
      I0 => data0(5),
      I1 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I2 => \TX_DATA[13]_i_2_n_0\,
      I3 => \gen_ecp_r_reg_n_0_[1]\,
      O => \TX_DATA[13]_i_1_n_0\
    );
\TX_DATA[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFFFEFF"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_1_in,
      I2 => \^gen_spa_r\,
      I3 => p_0_in,
      I4 => gen_cc_r,
      I5 => gen_sp_r,
      O => \TX_DATA[13]_i_2_n_0\
    );
\TX_DATA[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
        port map (
      I0 => data0(6),
      I1 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I2 => \TX_DATA[14]_i_2_n_0\,
      I3 => \gen_ecp_r_reg_n_0_[1]\,
      O => \TX_DATA[14]_i_1_n_0\
    );
\TX_DATA[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00CD"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_1_in,
      I2 => p_0_in,
      I3 => \^gen_spa_r\,
      I4 => gen_sp_r,
      I5 => gen_cc_r,
      O => \TX_DATA[14]_i_2_n_0\
    );
\TX_DATA[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gen_ecp_r_reg_n_0_[1]\,
      I1 => p_0_in,
      I2 => \TX_DATA[30]_i_3_n_0\,
      I3 => p_1_in,
      I4 => p_0_in4_in,
      I5 => \tx_pe_data_v_r_reg_n_0_[1]\,
      O => \TX_DATA[15]_i_1_n_0\
    );
\TX_DATA[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
        port map (
      I0 => data0(7),
      I1 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I2 => \TX_DATA[15]_i_3_n_0\,
      I3 => \gen_ecp_r_reg_n_0_[1]\,
      O => \TX_DATA[15]_i_2_n_0\
    );
\TX_DATA[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000EF"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => p_1_in,
      I2 => p_0_in,
      I3 => \^gen_spa_r\,
      I4 => gen_sp_r,
      I5 => gen_cc_r,
      O => \TX_DATA[15]_i_3_n_0\
    );
\TX_DATA[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \tx_pe_data_r_reg_n_0_[15]\,
      I1 => p_0_in12_in,
      I2 => p_1_in7_in,
      I3 => gen_cc_r,
      O => \TX_DATA[16]_i_1_n_0\
    );
\TX_DATA[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F2F20"
    )
        port map (
      I0 => \tx_pe_data_r_reg_n_0_[14]\,
      I1 => p_0_in12_in,
      I2 => p_1_in7_in,
      I3 => gen_sp_r,
      I4 => gen_cc_r,
      O => \TX_DATA[17]_i_1_n_0\
    );
\TX_DATA[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \TX_DATA[18]_i_2_n_0\,
      I1 => \TX_DATA[23]_i_2_n_0\,
      I2 => \^txdata_in\(10),
      O => \TX_DATA[18]_i_1_n_0\
    );
\TX_DATA[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEE2"
    )
        port map (
      I0 => \TX_DATA[18]_i_3_n_0\,
      I1 => p_1_in7_in,
      I2 => p_0_in12_in,
      I3 => \tx_pe_data_r_reg_n_0_[13]\,
      I4 => p_1_in10_in,
      O => \TX_DATA[18]_i_2_n_0\
    );
\TX_DATA[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00FF0032"
    )
        port map (
      I0 => p_0_in8_in,
      I1 => p_1_in3_in,
      I2 => \gen_r_r_reg_n_0_[1]\,
      I3 => gen_sp_r,
      I4 => \^gen_spa_r\,
      I5 => gen_cc_r,
      O => \TX_DATA[18]_i_3_n_0\
    );
\TX_DATA[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EF"
    )
        port map (
      I0 => \tx_pe_data_r_reg_n_0_[12]\,
      I1 => p_0_in12_in,
      I2 => p_1_in7_in,
      I3 => gen_cc_r,
      O => \TX_DATA[19]_i_1_n_0\
    );
\TX_DATA[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4F4F4F40"
    )
        port map (
      I0 => \gen_pad_r_reg_n_0_[1]\,
      I1 => \tx_pe_data_r_reg_n_0_[30]\,
      I2 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I3 => gen_cc_r,
      I4 => gen_sp_r,
      I5 => \gen_ecp_r_reg_n_0_[1]\,
      O => \TX_DATA[1]_i_1_n_0\
    );
\TX_DATA[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \tx_pe_data_r_reg_n_0_[11]\,
      I1 => p_0_in12_in,
      I2 => p_1_in7_in,
      I3 => \TX_DATA[20]_i_2_n_0\,
      O => \TX_DATA[20]_i_1_n_0\
    );
\TX_DATA[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00030002"
    )
        port map (
      I0 => p_0_in8_in,
      I1 => p_1_in3_in,
      I2 => \^gen_spa_r\,
      I3 => gen_sp_r,
      I4 => \gen_r_r_reg_n_0_[1]\,
      I5 => gen_cc_r,
      O => \TX_DATA[20]_i_2_n_0\
    );
\TX_DATA[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \tx_pe_data_r_reg_n_0_[10]\,
      I1 => p_0_in12_in,
      I2 => p_1_in7_in,
      I3 => \TX_DATA[21]_i_2_n_0\,
      O => \TX_DATA[21]_i_1_n_0\
    );
\TX_DATA[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFFFEFF"
    )
        port map (
      I0 => p_0_in8_in,
      I1 => p_1_in3_in,
      I2 => \^gen_spa_r\,
      I3 => \gen_r_r_reg_n_0_[1]\,
      I4 => gen_cc_r,
      I5 => gen_sp_r,
      O => \TX_DATA[21]_i_2_n_0\
    );
\TX_DATA[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \tx_pe_data_r_reg_n_0_[9]\,
      I1 => p_0_in12_in,
      I2 => p_1_in7_in,
      I3 => \TX_DATA[22]_i_2_n_0\,
      O => \TX_DATA[22]_i_1_n_0\
    );
\TX_DATA[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00CD"
    )
        port map (
      I0 => p_0_in8_in,
      I1 => p_1_in3_in,
      I2 => \gen_r_r_reg_n_0_[1]\,
      I3 => \^gen_spa_r\,
      I4 => gen_sp_r,
      I5 => gen_cc_r,
      O => \TX_DATA[22]_i_2_n_0\
    );
\TX_DATA[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in10_in,
      I1 => \TX_DATA[23]_i_2_n_0\,
      O => \TX_DATA[23]_i_1_n_0\
    );
\TX_DATA[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_1_in7_in,
      I1 => \gen_r_r_reg_n_0_[1]\,
      I2 => \TX_DATA[30]_i_3_n_0\,
      I3 => p_1_in3_in,
      I4 => p_0_in8_in,
      I5 => p_1_in10_in,
      O => \TX_DATA[23]_i_2_n_0\
    );
\TX_DATA[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \tx_pe_data_r_reg_n_0_[8]\,
      I1 => p_0_in12_in,
      I2 => p_1_in7_in,
      I3 => \TX_DATA[23]_i_4_n_0\,
      O => \TX_DATA[23]_i_3_n_0\
    );
\TX_DATA[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000EF"
    )
        port map (
      I0 => p_0_in8_in,
      I1 => p_1_in3_in,
      I2 => \gen_r_r_reg_n_0_[1]\,
      I3 => \^gen_spa_r\,
      I4 => gen_sp_r,
      I5 => gen_cc_r,
      O => \TX_DATA[23]_i_4_n_0\
    );
\TX_DATA[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tx_pe_data_r_reg_n_0_[7]\,
      I1 => p_1_in7_in,
      I2 => gen_cc_r,
      O => \TX_DATA[24]_i_1_n_0\
    );
\TX_DATA[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tx_pe_data_r_reg_n_0_[6]\,
      I1 => p_1_in7_in,
      I2 => gen_cc_r,
      O => \TX_DATA[25]_i_1_n_0\
    );
\TX_DATA[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => \TX_DATA[28]_i_2_n_0\,
      I1 => p_1_in7_in,
      I2 => \tx_pe_data_r_reg_n_0_[5]\,
      I3 => p_1_in10_in,
      O => \TX_DATA[26]_i_1_n_0\
    );
\TX_DATA[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8B"
    )
        port map (
      I0 => \tx_pe_data_r_reg_n_0_[4]\,
      I1 => p_1_in7_in,
      I2 => gen_cc_r,
      I3 => p_1_in10_in,
      O => \TX_DATA[27]_i_1_n_0\
    );
\TX_DATA[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => \TX_DATA[28]_i_2_n_0\,
      I1 => p_1_in7_in,
      I2 => \tx_pe_data_r_reg_n_0_[3]\,
      I3 => p_1_in10_in,
      O => \TX_DATA[28]_i_1_n_0\
    );
\TX_DATA[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in14_in,
      I1 => gen_cc_r,
      I2 => \^gen_spa_r\,
      I3 => gen_sp_r,
      I4 => p_0_in16_in,
      I5 => gen_a_r,
      O => \TX_DATA[28]_i_2_n_0\
    );
\TX_DATA[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBB8B"
    )
        port map (
      I0 => \tx_pe_data_r_reg_n_0_[2]\,
      I1 => p_1_in7_in,
      I2 => p_0_in14_in,
      I3 => \TX_DATA[30]_i_3_n_0\,
      I4 => p_0_in16_in,
      I5 => gen_a_r,
      O => \TX_DATA[29]_i_1_n_0\
    );
\TX_DATA[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFE0"
    )
        port map (
      I0 => \gen_pad_r_reg_n_0_[1]\,
      I1 => \tx_pe_data_r_reg_n_0_[29]\,
      I2 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I3 => \TX_DATA[2]_i_2_n_0\,
      I4 => \gen_ecp_r_reg_n_0_[1]\,
      O => \TX_DATA[2]_i_1_n_0\
    );
\TX_DATA[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00FF0032"
    )
        port map (
      I0 => \gen_k_r_reg_n_0_[3]\,
      I1 => \gen_v_r_reg_n_0_[3]\,
      I2 => \gen_r_r_reg_n_0_[3]\,
      I3 => gen_sp_r,
      I4 => \^gen_spa_r\,
      I5 => gen_cc_r,
      O => \TX_DATA[2]_i_2_n_0\
    );
\TX_DATA[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_1_in7_in,
      I1 => p_0_in14_in,
      I2 => \TX_DATA[30]_i_3_n_0\,
      I3 => p_0_in16_in,
      I4 => gen_a_r,
      I5 => p_1_in10_in,
      O => \TX_DATA[30]_i_1_n_0\
    );
\TX_DATA[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => \TX_DATA[30]_i_4_n_0\,
      I1 => p_1_in7_in,
      I2 => \tx_pe_data_r_reg_n_0_[1]\,
      I3 => p_1_in10_in,
      O => \TX_DATA[30]_i_2_n_0\
    );
\TX_DATA[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => gen_sp_r,
      I1 => \^gen_spa_r\,
      I2 => gen_cc_r,
      O => \TX_DATA[30]_i_3_n_0\
    );
\TX_DATA[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000AB"
    )
        port map (
      I0 => gen_a_r,
      I1 => p_0_in14_in,
      I2 => p_0_in16_in,
      I3 => \^gen_spa_r\,
      I4 => gen_sp_r,
      I5 => gen_cc_r,
      O => \TX_DATA[30]_i_4_n_0\
    );
\TX_DATA[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8B88BBBB8B8B"
    )
        port map (
      I0 => \tx_pe_data_r_reg_n_0_[0]\,
      I1 => p_1_in7_in,
      I2 => gen_a_r,
      I3 => p_0_in16_in,
      I4 => \TX_DATA[30]_i_3_n_0\,
      I5 => p_0_in14_in,
      O => \TX_DATA[31]_i_1_n_0\
    );
\TX_DATA[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0FFEF"
    )
        port map (
      I0 => \gen_pad_r_reg_n_0_[1]\,
      I1 => \tx_pe_data_r_reg_n_0_[28]\,
      I2 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I3 => \gen_ecp_r_reg_n_0_[1]\,
      I4 => gen_cc_r,
      O => \TX_DATA[3]_i_1_n_0\
    );
\TX_DATA[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFE0"
    )
        port map (
      I0 => \gen_pad_r_reg_n_0_[1]\,
      I1 => \tx_pe_data_r_reg_n_0_[27]\,
      I2 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I3 => \TX_DATA[4]_i_2_n_0\,
      I4 => \gen_ecp_r_reg_n_0_[1]\,
      O => \TX_DATA[4]_i_1_n_0\
    );
\TX_DATA[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00030002"
    )
        port map (
      I0 => \gen_k_r_reg_n_0_[3]\,
      I1 => \gen_v_r_reg_n_0_[3]\,
      I2 => \^gen_spa_r\,
      I3 => gen_sp_r,
      I4 => \gen_r_r_reg_n_0_[3]\,
      I5 => gen_cc_r,
      O => \TX_DATA[4]_i_2_n_0\
    );
\TX_DATA[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4F40"
    )
        port map (
      I0 => \gen_pad_r_reg_n_0_[1]\,
      I1 => \tx_pe_data_r_reg_n_0_[26]\,
      I2 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I3 => \TX_DATA[5]_i_2_n_0\,
      I4 => \gen_ecp_r_reg_n_0_[1]\,
      O => \TX_DATA[5]_i_1_n_0\
    );
\TX_DATA[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFFFEFF"
    )
        port map (
      I0 => \gen_k_r_reg_n_0_[3]\,
      I1 => \gen_v_r_reg_n_0_[3]\,
      I2 => \^gen_spa_r\,
      I3 => \gen_r_r_reg_n_0_[3]\,
      I4 => gen_cc_r,
      I5 => gen_sp_r,
      O => \TX_DATA[5]_i_2_n_0\
    );
\TX_DATA[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4F40"
    )
        port map (
      I0 => \gen_pad_r_reg_n_0_[1]\,
      I1 => \tx_pe_data_r_reg_n_0_[25]\,
      I2 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I3 => \TX_DATA[6]_i_2_n_0\,
      I4 => \gen_ecp_r_reg_n_0_[1]\,
      O => \TX_DATA[6]_i_1_n_0\
    );
\TX_DATA[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00CD"
    )
        port map (
      I0 => \gen_k_r_reg_n_0_[3]\,
      I1 => \gen_v_r_reg_n_0_[3]\,
      I2 => \gen_r_r_reg_n_0_[3]\,
      I3 => \^gen_spa_r\,
      I4 => gen_sp_r,
      I5 => gen_cc_r,
      O => \TX_DATA[6]_i_2_n_0\
    );
\TX_DATA[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gen_ecp_r_reg_n_0_[1]\,
      I1 => \gen_r_r_reg_n_0_[3]\,
      I2 => \TX_DATA[30]_i_3_n_0\,
      I3 => \gen_v_r_reg_n_0_[3]\,
      I4 => \gen_k_r_reg_n_0_[3]\,
      I5 => \tx_pe_data_v_r_reg_n_0_[1]\,
      O => TX_DATA_reg0
    );
\TX_DATA[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFE0"
    )
        port map (
      I0 => \gen_pad_r_reg_n_0_[1]\,
      I1 => \tx_pe_data_r_reg_n_0_[24]\,
      I2 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I3 => \TX_DATA[7]_i_3_n_0\,
      I4 => \gen_ecp_r_reg_n_0_[1]\,
      O => \TX_DATA[7]_i_2_n_0\
    );
\TX_DATA[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000EF"
    )
        port map (
      I0 => \gen_k_r_reg_n_0_[3]\,
      I1 => \gen_v_r_reg_n_0_[3]\,
      I2 => \gen_r_r_reg_n_0_[3]\,
      I3 => \^gen_spa_r\,
      I4 => gen_sp_r,
      I5 => gen_cc_r,
      O => \TX_DATA[7]_i_3_n_0\
    );
\TX_DATA[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
        port map (
      I0 => data0(0),
      I1 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I2 => gen_cc_r,
      I3 => \gen_ecp_r_reg_n_0_[1]\,
      O => \TX_DATA[8]_i_1_n_0\
    );
\TX_DATA[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BBB8"
    )
        port map (
      I0 => data0(1),
      I1 => \tx_pe_data_v_r_reg_n_0_[1]\,
      I2 => gen_cc_r,
      I3 => gen_sp_r,
      I4 => \gen_ecp_r_reg_n_0_[1]\,
      O => \TX_DATA[9]_i_1_n_0\
    );
\TX_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => TX_DATA_reg0,
      D => \TX_DATA[0]_i_1_n_0\,
      Q => \^txdata_in\(24),
      R => '0'
    );
\TX_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \TX_DATA[15]_i_1_n_0\,
      D => \TX_DATA[10]_i_1_n_0\,
      Q => \^txdata_in\(18),
      R => '0'
    );
\TX_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \TX_DATA[15]_i_1_n_0\,
      D => \TX_DATA[11]_i_1_n_0\,
      Q => \^txdata_in\(19),
      R => '0'
    );
\TX_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \TX_DATA[15]_i_1_n_0\,
      D => \TX_DATA[12]_i_1_n_0\,
      Q => \^txdata_in\(20),
      R => '0'
    );
\TX_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \TX_DATA[15]_i_1_n_0\,
      D => \TX_DATA[13]_i_1_n_0\,
      Q => \^txdata_in\(21),
      R => '0'
    );
\TX_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \TX_DATA[15]_i_1_n_0\,
      D => \TX_DATA[14]_i_1_n_0\,
      Q => \^txdata_in\(22),
      R => '0'
    );
\TX_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \TX_DATA[15]_i_1_n_0\,
      D => \TX_DATA[15]_i_2_n_0\,
      Q => \^txdata_in\(23),
      R => '0'
    );
\TX_DATA_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => \TX_DATA[23]_i_2_n_0\,
      D => \TX_DATA[16]_i_1_n_0\,
      Q => \^txdata_in\(8),
      S => \TX_DATA[23]_i_1_n_0\
    );
\TX_DATA_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => \TX_DATA[23]_i_2_n_0\,
      D => \TX_DATA[17]_i_1_n_0\,
      Q => \^txdata_in\(9),
      S => \TX_DATA[23]_i_1_n_0\
    );
\TX_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_DATA[18]_i_1_n_0\,
      Q => \^txdata_in\(10),
      R => '0'
    );
\TX_DATA_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => \TX_DATA[23]_i_2_n_0\,
      D => \TX_DATA[19]_i_1_n_0\,
      Q => \^txdata_in\(11),
      S => \TX_DATA[23]_i_1_n_0\
    );
\TX_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => TX_DATA_reg0,
      D => \TX_DATA[1]_i_1_n_0\,
      Q => \^txdata_in\(25),
      R => '0'
    );
\TX_DATA_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => \TX_DATA[23]_i_2_n_0\,
      D => \TX_DATA[20]_i_1_n_0\,
      Q => \^txdata_in\(12),
      S => \TX_DATA[23]_i_1_n_0\
    );
\TX_DATA_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => \TX_DATA[23]_i_2_n_0\,
      D => \TX_DATA[21]_i_1_n_0\,
      Q => \^txdata_in\(13),
      S => \TX_DATA[23]_i_1_n_0\
    );
\TX_DATA_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => \TX_DATA[23]_i_2_n_0\,
      D => \TX_DATA[22]_i_1_n_0\,
      Q => \^txdata_in\(14),
      S => \TX_DATA[23]_i_1_n_0\
    );
\TX_DATA_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => \TX_DATA[23]_i_2_n_0\,
      D => \TX_DATA[23]_i_3_n_0\,
      Q => \^txdata_in\(15),
      S => \TX_DATA[23]_i_1_n_0\
    );
\TX_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \TX_DATA[30]_i_1_n_0\,
      D => \TX_DATA[24]_i_1_n_0\,
      Q => \^txdata_in\(0),
      R => p_1_in10_in
    );
\TX_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \TX_DATA[30]_i_1_n_0\,
      D => \TX_DATA[25]_i_1_n_0\,
      Q => \^txdata_in\(1),
      R => p_1_in10_in
    );
\TX_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \TX_DATA[30]_i_1_n_0\,
      D => \TX_DATA[26]_i_1_n_0\,
      Q => \^txdata_in\(2),
      R => '0'
    );
\TX_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \TX_DATA[30]_i_1_n_0\,
      D => \TX_DATA[27]_i_1_n_0\,
      Q => \^txdata_in\(3),
      R => '0'
    );
\TX_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \TX_DATA[30]_i_1_n_0\,
      D => \TX_DATA[28]_i_1_n_0\,
      Q => \^txdata_in\(4),
      R => '0'
    );
\TX_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \TX_DATA[30]_i_1_n_0\,
      D => \TX_DATA[29]_i_1_n_0\,
      Q => \^txdata_in\(5),
      R => p_1_in10_in
    );
\TX_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => TX_DATA_reg0,
      D => \TX_DATA[2]_i_1_n_0\,
      Q => \^txdata_in\(26),
      R => '0'
    );
\TX_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \TX_DATA[30]_i_1_n_0\,
      D => \TX_DATA[30]_i_2_n_0\,
      Q => \^txdata_in\(6),
      R => '0'
    );
\TX_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \TX_DATA[30]_i_1_n_0\,
      D => \TX_DATA[31]_i_1_n_0\,
      Q => \^txdata_in\(7),
      R => p_1_in10_in
    );
\TX_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => TX_DATA_reg0,
      D => \TX_DATA[3]_i_1_n_0\,
      Q => \^txdata_in\(27),
      R => '0'
    );
\TX_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => TX_DATA_reg0,
      D => \TX_DATA[4]_i_1_n_0\,
      Q => \^txdata_in\(28),
      R => '0'
    );
\TX_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => TX_DATA_reg0,
      D => \TX_DATA[5]_i_1_n_0\,
      Q => \^txdata_in\(29),
      R => '0'
    );
\TX_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => TX_DATA_reg0,
      D => \TX_DATA[6]_i_1_n_0\,
      Q => \^txdata_in\(30),
      R => '0'
    );
\TX_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => TX_DATA_reg0,
      D => \TX_DATA[7]_i_2_n_0\,
      Q => \^txdata_in\(31),
      R => '0'
    );
\TX_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \TX_DATA[15]_i_1_n_0\,
      D => \TX_DATA[8]_i_1_n_0\,
      Q => \^txdata_in\(16),
      R => '0'
    );
\TX_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \TX_DATA[15]_i_1_n_0\,
      D => \TX_DATA[9]_i_1_n_0\,
      Q => \^txdata_in\(17),
      R => '0'
    );
gen_a_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => GEN_A,
      Q => gen_a_r,
      R => '0'
    );
gen_cc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => GEN_CC,
      Q => gen_cc_r,
      R => '0'
    );
\gen_ecp_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => GEN_ECP,
      Q => \gen_ecp_r_reg_n_0_[1]\,
      R => '0'
    );
\gen_k_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => GEN_K(0),
      Q => p_0_in16_in,
      R => '0'
    );
\gen_k_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => GEN_K(1),
      Q => p_0_in8_in,
      R => '0'
    );
\gen_k_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => GEN_K(2),
      Q => p_0_in4_in,
      R => '0'
    );
\gen_k_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => GEN_K(3),
      Q => \gen_k_r_reg_n_0_[3]\,
      R => '0'
    );
\gen_pad_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => D(1),
      Q => p_0_in12_in,
      R => '0'
    );
\gen_pad_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => D(0),
      Q => \gen_pad_r_reg_n_0_[1]\,
      R => '0'
    );
\gen_r_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => GEN_R(0),
      Q => p_0_in14_in,
      R => '0'
    );
\gen_r_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => GEN_R(1),
      Q => \gen_r_r_reg_n_0_[1]\,
      R => '0'
    );
\gen_r_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => GEN_R(2),
      Q => p_0_in,
      R => '0'
    );
\gen_r_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => GEN_R(3),
      Q => \gen_r_r_reg_n_0_[3]\,
      R => '0'
    );
\gen_scp_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => GEN_SCP,
      Q => p_1_in10_in,
      R => '0'
    );
gen_sp_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => ready_r_reg,
      Q => gen_sp_r,
      R => '0'
    );
gen_spa_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => gen_spa_i,
      Q => \^gen_spa_r\,
      R => '0'
    );
\gen_v_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => GEN_V(2),
      Q => p_1_in3_in,
      R => '0'
    );
\gen_v_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => GEN_V(1),
      Q => p_1_in,
      R => '0'
    );
\gen_v_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => GEN_V(0),
      Q => \gen_v_r_reg_n_0_[3]\,
      R => '0'
    );
\tx_pe_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(0),
      Q => \tx_pe_data_r_reg_n_0_[0]\,
      R => '0'
    );
\tx_pe_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(10),
      Q => \tx_pe_data_r_reg_n_0_[10]\,
      R => '0'
    );
\tx_pe_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(11),
      Q => \tx_pe_data_r_reg_n_0_[11]\,
      R => '0'
    );
\tx_pe_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(12),
      Q => \tx_pe_data_r_reg_n_0_[12]\,
      R => '0'
    );
\tx_pe_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(13),
      Q => \tx_pe_data_r_reg_n_0_[13]\,
      R => '0'
    );
\tx_pe_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(14),
      Q => \tx_pe_data_r_reg_n_0_[14]\,
      R => '0'
    );
\tx_pe_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(15),
      Q => \tx_pe_data_r_reg_n_0_[15]\,
      R => '0'
    );
\tx_pe_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(16),
      Q => data0(7),
      R => '0'
    );
\tx_pe_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(17),
      Q => data0(6),
      R => '0'
    );
\tx_pe_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(18),
      Q => data0(5),
      R => '0'
    );
\tx_pe_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(19),
      Q => data0(4),
      R => '0'
    );
\tx_pe_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(1),
      Q => \tx_pe_data_r_reg_n_0_[1]\,
      R => '0'
    );
\tx_pe_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(20),
      Q => data0(3),
      R => '0'
    );
\tx_pe_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(21),
      Q => data0(2),
      R => '0'
    );
\tx_pe_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(22),
      Q => data0(1),
      R => '0'
    );
\tx_pe_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(23),
      Q => data0(0),
      R => '0'
    );
\tx_pe_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(24),
      Q => \tx_pe_data_r_reg_n_0_[24]\,
      R => '0'
    );
\tx_pe_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(25),
      Q => \tx_pe_data_r_reg_n_0_[25]\,
      R => '0'
    );
\tx_pe_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(26),
      Q => \tx_pe_data_r_reg_n_0_[26]\,
      R => '0'
    );
\tx_pe_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(27),
      Q => \tx_pe_data_r_reg_n_0_[27]\,
      R => '0'
    );
\tx_pe_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(28),
      Q => \tx_pe_data_r_reg_n_0_[28]\,
      R => '0'
    );
\tx_pe_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(29),
      Q => \tx_pe_data_r_reg_n_0_[29]\,
      R => '0'
    );
\tx_pe_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(2),
      Q => \tx_pe_data_r_reg_n_0_[2]\,
      R => '0'
    );
\tx_pe_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(30),
      Q => \tx_pe_data_r_reg_n_0_[30]\,
      R => '0'
    );
\tx_pe_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(31),
      Q => \tx_pe_data_r_reg_n_0_[31]\,
      R => '0'
    );
\tx_pe_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(3),
      Q => \tx_pe_data_r_reg_n_0_[3]\,
      R => '0'
    );
\tx_pe_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(4),
      Q => \tx_pe_data_r_reg_n_0_[4]\,
      R => '0'
    );
\tx_pe_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(5),
      Q => \tx_pe_data_r_reg_n_0_[5]\,
      R => '0'
    );
\tx_pe_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(6),
      Q => \tx_pe_data_r_reg_n_0_[6]\,
      R => '0'
    );
\tx_pe_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(7),
      Q => \tx_pe_data_r_reg_n_0_[7]\,
      R => '0'
    );
\tx_pe_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(8),
      Q => \tx_pe_data_r_reg_n_0_[8]\,
      R => '0'
    );
\tx_pe_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TX_PE_DATA(9),
      Q => \tx_pe_data_r_reg_n_0_[9]\,
      R => '0'
    );
\tx_pe_data_v_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_V_reg[0]\(1),
      Q => p_1_in7_in,
      R => '0'
    );
\tx_pe_data_v_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_V_reg[0]\(0),
      Q => \tx_pe_data_v_r_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_TX_LL_CONTROL is
  port (
    GEN_CC : out STD_LOGIC;
    do_cc_r : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    idle_r_reg_0 : out STD_LOGIC;
    GEN_SCP : out STD_LOGIC;
    GEN_ECP : out STD_LOGIC;
    EOF_N_DS_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_i : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    do_cc_i : in STD_LOGIC;
    tx_src_rdy_crc : in STD_LOGIC;
    tx_eof_crc : in STD_LOGIC;
    \do_eof_c__0\ : in STD_LOGIC;
    \do_sof_c__0\ : in STD_LOGIC;
    tx_sof_crc : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_TX_LL_CONTROL : entity is "aurora_8b10b_gtp_TX_LL_CONTROL";
end st_lc_fpga_top_0_aurora_8b10b_gtp_TX_LL_CONTROL;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_TX_LL_CONTROL is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal GEN_ECP0 : STD_LOGIC;
  signal GEN_SCP0 : STD_LOGIC;
  signal TX_DST_RDY_N_i_2_n_0 : STD_LOGIC;
  signal TX_DST_RDY_N_i_3_n_0 : STD_LOGIC;
  signal data_r : STD_LOGIC;
  signal data_to_eof_1_r : STD_LOGIC;
  signal data_to_eof_2_r : STD_LOGIC;
  signal \^do_cc_r\ : STD_LOGIC;
  signal idle_r : STD_LOGIC;
  signal \^idle_r_reg_0\ : STD_LOGIC;
  signal next_data_c : STD_LOGIC;
  signal next_data_to_eof_1_c : STD_LOGIC;
  signal next_idle_c : STD_LOGIC;
  signal next_sof_to_data_c : STD_LOGIC;
  signal next_sof_to_eof_1_c : STD_LOGIC;
  signal sof_to_data_r : STD_LOGIC;
  signal sof_to_eof_1_r : STD_LOGIC;
  signal sof_to_eof_2_r : STD_LOGIC;
  signal tx_dst_rdy_n_c : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of GEN_ECP_i_1 : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of GEN_SCP_i_1 : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \data_r_i_1__0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of data_to_eof_1_r_i_1 : label is "soft_lutpair282";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gen_cc_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of gen_cc_flop_0_i : label is "FDR";
  attribute SOFT_HLUTNM of sof_to_data_r_i_1 : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of sof_to_eof_1_r_i_1 : label is "soft_lutpair281";
begin
  E(0) <= \^e\(0);
  do_cc_r <= \^do_cc_r\;
  idle_r_reg_0 <= \^idle_r_reg_0\;
GEN_ECP_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => data_to_eof_2_r,
      I1 => sof_to_eof_2_r,
      I2 => \^do_cc_r\,
      O => GEN_ECP0
    );
GEN_ECP_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => GEN_ECP0,
      Q => GEN_ECP,
      R => reset_i
    );
GEN_SCP_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => sof_to_eof_1_r,
      I1 => \^do_cc_r\,
      I2 => sof_to_data_r,
      O => GEN_SCP0
    );
GEN_SCP_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => GEN_SCP0,
      Q => GEN_SCP,
      R => reset_i
    );
TX_DST_RDY_N_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCFFAA"
    )
        port map (
      I0 => TX_DST_RDY_N_i_2_n_0,
      I1 => data_to_eof_1_r,
      I2 => sof_to_eof_1_r,
      I3 => do_cc_i,
      I4 => \^do_cc_r\,
      O => tx_dst_rdy_n_c
    );
TX_DST_RDY_N_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000FE"
    )
        port map (
      I0 => sof_to_data_r,
      I1 => data_r,
      I2 => TX_DST_RDY_N_i_3_n_0,
      I3 => \^idle_r_reg_0\,
      I4 => tx_src_rdy_crc,
      I5 => tx_eof_crc,
      O => TX_DST_RDY_N_i_2_n_0
    );
TX_DST_RDY_N_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003000300030002"
    )
        port map (
      I0 => idle_r,
      I1 => \^idle_r_reg_0\,
      I2 => tx_src_rdy_crc,
      I3 => tx_sof_crc,
      I4 => sof_to_eof_2_r,
      I5 => data_to_eof_2_r,
      O => TX_DST_RDY_N_i_3_n_0
    );
TX_DST_RDY_N_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_dst_rdy_n_c,
      Q => \^idle_r_reg_0\,
      S => reset_i
    );
\data_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEE0"
    )
        port map (
      I0 => data_r,
      I1 => sof_to_data_r,
      I2 => tx_eof_crc,
      I3 => tx_src_rdy_crc,
      I4 => \^idle_r_reg_0\,
      O => next_data_c
    );
data_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => next_data_c,
      Q => data_r,
      R => reset_i
    );
data_to_eof_1_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010100"
    )
        port map (
      I0 => tx_eof_crc,
      I1 => tx_src_rdy_crc,
      I2 => \^idle_r_reg_0\,
      I3 => data_r,
      I4 => sof_to_data_r,
      O => next_data_to_eof_1_c
    );
data_to_eof_1_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => next_data_to_eof_1_c,
      Q => data_to_eof_1_r,
      R => reset_i
    );
data_to_eof_2_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => data_to_eof_1_r,
      Q => data_to_eof_2_r,
      R => reset_i
    );
do_cc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => do_cc_i,
      Q => \^do_cc_r\,
      R => '0'
    );
gen_cc_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \^do_cc_r\,
      Q => GEN_CC,
      R => reset_i
    );
idle_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^idle_r_reg_0\,
      O => EOF_N_DS_reg(0)
    );
\idle_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF0EEEEEEE0"
    )
        port map (
      I0 => sof_to_eof_2_r,
      I1 => data_to_eof_2_r,
      I2 => \^idle_r_reg_0\,
      I3 => tx_src_rdy_crc,
      I4 => tx_sof_crc,
      I5 => idle_r,
      O => next_idle_c
    );
idle_r_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => next_idle_c,
      Q => idle_r,
      S => reset_i
    );
sof_to_data_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E0"
    )
        port map (
      I0 => data_to_eof_2_r,
      I1 => sof_to_eof_2_r,
      I2 => \do_sof_c__0\,
      I3 => idle_r,
      I4 => \do_eof_c__0\,
      O => next_sof_to_data_c
    );
sof_to_data_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => next_sof_to_data_c,
      Q => sof_to_data_r,
      R => reset_i
    );
sof_to_eof_1_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00A800"
    )
        port map (
      I0 => \do_eof_c__0\,
      I1 => data_to_eof_2_r,
      I2 => sof_to_eof_2_r,
      I3 => \do_sof_c__0\,
      I4 => idle_r,
      O => next_sof_to_eof_1_c
    );
sof_to_eof_1_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => next_sof_to_eof_1_c,
      Q => sof_to_eof_1_r,
      R => reset_i
    );
sof_to_eof_2_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => sof_to_eof_1_r,
      Q => sof_to_eof_2_r,
      R => reset_i
    );
storage_v_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^do_cc_r\,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_TX_LL_DATAPATH is
  port (
    \tx_pe_data_v_r_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_pe_data_v_r_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pad_r_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_v_r0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    storage_pad_r0 : in STD_LOGIC;
    reset_i : in STD_LOGIC;
    EOF_N_DS_reg : in STD_LOGIC;
    tx_sof_crc : in STD_LOGIC;
    tx_src_rdy_crc : in STD_LOGIC;
    tx_dst_rdy_crc : in STD_LOGIC;
    do_cc_r : in STD_LOGIC;
    \REM_DS_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_data_crc : in STD_LOGIC_VECTOR ( 0 to 31 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_TX_LL_DATAPATH : entity is "aurora_8b10b_gtp_TX_LL_DATAPATH";
end st_lc_fpga_top_0_aurora_8b10b_gtp_TX_LL_DATAPATH;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_TX_LL_DATAPATH is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_pad_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pad_r_reg_n_0_[1]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal storage_pad_r : STD_LOGIC;
  signal storage_v_r : STD_LOGIC;
  signal tx_pe_data_r : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^tx_pe_data_v_r_reg[1]_0\ : STD_LOGIC;
  signal \tx_pe_data_v_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_pe_data_v_r_reg_n_0_[1]\ : STD_LOGIC;
begin
  D(0) <= \^d\(0);
  \tx_pe_data_v_r_reg[1]_0\ <= \^tx_pe_data_v_r_reg[1]_0\;
\GEN_PAD_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \gen_pad_r_reg_n_0_[0]\,
      Q => \gen_pad_r_reg[0]_0\(1),
      R => do_cc_r
    );
\GEN_PAD_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \gen_pad_r_reg_n_0_[1]\,
      Q => \gen_pad_r_reg[0]_0\(0),
      R => do_cc_r
    );
\TX_PE_DATA_V_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \tx_pe_data_v_r_reg_n_0_[0]\,
      Q => \tx_pe_data_v_r_reg[0]_0\(1),
      R => do_cc_r
    );
\TX_PE_DATA_V_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \tx_pe_data_v_r_reg_n_0_[1]\,
      Q => \tx_pe_data_v_r_reg[0]_0\(0),
      R => do_cc_r
    );
\TX_PE_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(0),
      Q => Q(31),
      R => '0'
    );
\TX_PE_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(10),
      Q => Q(21),
      R => '0'
    );
\TX_PE_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(11),
      Q => Q(20),
      R => '0'
    );
\TX_PE_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(12),
      Q => Q(19),
      R => '0'
    );
\TX_PE_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(13),
      Q => Q(18),
      R => '0'
    );
\TX_PE_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(14),
      Q => Q(17),
      R => '0'
    );
\TX_PE_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(15),
      Q => Q(16),
      R => '0'
    );
\TX_PE_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(16),
      Q => Q(15),
      R => '0'
    );
\TX_PE_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(17),
      Q => Q(14),
      R => '0'
    );
\TX_PE_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(18),
      Q => Q(13),
      R => '0'
    );
\TX_PE_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(19),
      Q => Q(12),
      R => '0'
    );
\TX_PE_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(1),
      Q => Q(30),
      R => '0'
    );
\TX_PE_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(20),
      Q => Q(11),
      R => '0'
    );
\TX_PE_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(21),
      Q => Q(10),
      R => '0'
    );
\TX_PE_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(22),
      Q => Q(9),
      R => '0'
    );
\TX_PE_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(23),
      Q => Q(8),
      R => '0'
    );
\TX_PE_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(24),
      Q => Q(7),
      R => '0'
    );
\TX_PE_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(25),
      Q => Q(6),
      R => '0'
    );
\TX_PE_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(26),
      Q => Q(5),
      R => '0'
    );
\TX_PE_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(27),
      Q => Q(4),
      R => '0'
    );
\TX_PE_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(28),
      Q => Q(3),
      R => '0'
    );
\TX_PE_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(29),
      Q => Q(2),
      R => '0'
    );
\TX_PE_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(2),
      Q => Q(29),
      R => '0'
    );
\TX_PE_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(30),
      Q => Q(1),
      R => '0'
    );
\TX_PE_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(31),
      Q => Q(0),
      R => '0'
    );
\TX_PE_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(3),
      Q => Q(28),
      R => '0'
    );
\TX_PE_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(4),
      Q => Q(27),
      R => '0'
    );
\TX_PE_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(5),
      Q => Q(26),
      R => '0'
    );
\TX_PE_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(6),
      Q => Q(25),
      R => '0'
    );
\TX_PE_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(7),
      Q => Q(24),
      R => '0'
    );
\TX_PE_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(8),
      Q => Q(23),
      R => '0'
    );
\TX_PE_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => tx_pe_data_r(9),
      Q => Q(22),
      R => '0'
    );
\gen_pad_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => storage_pad_r,
      Q => \gen_pad_r_reg_n_0_[0]\,
      R => '0'
    );
\gen_pad_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \REM_DS_reg[0]\(0),
      Q => \gen_pad_r_reg_n_0_[1]\,
      R => '0'
    );
in_frame_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => EOF_N_DS_reg,
      Q => \^tx_pe_data_v_r_reg[1]_0\,
      R => reset_i
    );
storage_pad_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => storage_pad_r0,
      Q => storage_pad_r,
      R => '0'
    );
\storage_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(16),
      Q => p_1_in(31),
      R => '0'
    );
\storage_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(26),
      Q => p_1_in(21),
      R => '0'
    );
\storage_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(27),
      Q => p_1_in(20),
      R => '0'
    );
\storage_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(28),
      Q => p_1_in(19),
      R => '0'
    );
\storage_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(29),
      Q => p_1_in(18),
      R => '0'
    );
\storage_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(30),
      Q => p_1_in(17),
      R => '0'
    );
\storage_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(31),
      Q => p_1_in(16),
      R => '0'
    );
\storage_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(17),
      Q => p_1_in(30),
      R => '0'
    );
\storage_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(18),
      Q => p_1_in(29),
      R => '0'
    );
\storage_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(19),
      Q => p_1_in(28),
      R => '0'
    );
\storage_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(20),
      Q => p_1_in(27),
      R => '0'
    );
\storage_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(21),
      Q => p_1_in(26),
      R => '0'
    );
\storage_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(22),
      Q => p_1_in(25),
      R => '0'
    );
\storage_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(23),
      Q => p_1_in(24),
      R => '0'
    );
\storage_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(24),
      Q => p_1_in(23),
      R => '0'
    );
\storage_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(25),
      Q => p_1_in(22),
      R => '0'
    );
storage_v_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => storage_v_r0,
      Q => storage_v_r,
      R => '0'
    );
\tx_pe_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => p_1_in(31),
      Q => tx_pe_data_r(0),
      R => '0'
    );
\tx_pe_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => p_1_in(21),
      Q => tx_pe_data_r(10),
      R => '0'
    );
\tx_pe_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => p_1_in(20),
      Q => tx_pe_data_r(11),
      R => '0'
    );
\tx_pe_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => p_1_in(19),
      Q => tx_pe_data_r(12),
      R => '0'
    );
\tx_pe_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => p_1_in(18),
      Q => tx_pe_data_r(13),
      R => '0'
    );
\tx_pe_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => p_1_in(17),
      Q => tx_pe_data_r(14),
      R => '0'
    );
\tx_pe_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => p_1_in(16),
      Q => tx_pe_data_r(15),
      R => '0'
    );
\tx_pe_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(0),
      Q => tx_pe_data_r(16),
      R => '0'
    );
\tx_pe_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(1),
      Q => tx_pe_data_r(17),
      R => '0'
    );
\tx_pe_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(2),
      Q => tx_pe_data_r(18),
      R => '0'
    );
\tx_pe_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(3),
      Q => tx_pe_data_r(19),
      R => '0'
    );
\tx_pe_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => p_1_in(30),
      Q => tx_pe_data_r(1),
      R => '0'
    );
\tx_pe_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(4),
      Q => tx_pe_data_r(20),
      R => '0'
    );
\tx_pe_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(5),
      Q => tx_pe_data_r(21),
      R => '0'
    );
\tx_pe_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(6),
      Q => tx_pe_data_r(22),
      R => '0'
    );
\tx_pe_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(7),
      Q => tx_pe_data_r(23),
      R => '0'
    );
\tx_pe_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(8),
      Q => tx_pe_data_r(24),
      R => '0'
    );
\tx_pe_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(9),
      Q => tx_pe_data_r(25),
      R => '0'
    );
\tx_pe_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(10),
      Q => tx_pe_data_r(26),
      R => '0'
    );
\tx_pe_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(11),
      Q => tx_pe_data_r(27),
      R => '0'
    );
\tx_pe_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(12),
      Q => tx_pe_data_r(28),
      R => '0'
    );
\tx_pe_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(13),
      Q => tx_pe_data_r(29),
      R => '0'
    );
\tx_pe_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => p_1_in(29),
      Q => tx_pe_data_r(2),
      R => '0'
    );
\tx_pe_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(14),
      Q => tx_pe_data_r(30),
      R => '0'
    );
\tx_pe_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tx_data_crc(15),
      Q => tx_pe_data_r(31),
      R => '0'
    );
\tx_pe_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => p_1_in(28),
      Q => tx_pe_data_r(3),
      R => '0'
    );
\tx_pe_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => p_1_in(27),
      Q => tx_pe_data_r(4),
      R => '0'
    );
\tx_pe_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => p_1_in(26),
      Q => tx_pe_data_r(5),
      R => '0'
    );
\tx_pe_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => p_1_in(25),
      Q => tx_pe_data_r(6),
      R => '0'
    );
\tx_pe_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => p_1_in(24),
      Q => tx_pe_data_r(7),
      R => '0'
    );
\tx_pe_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => p_1_in(23),
      Q => tx_pe_data_r(8),
      R => '0'
    );
\tx_pe_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => p_1_in(22),
      Q => tx_pe_data_r(9),
      R => '0'
    );
\tx_pe_data_v_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000B"
    )
        port map (
      I0 => \^tx_pe_data_v_r_reg[1]_0\,
      I1 => tx_sof_crc,
      I2 => tx_src_rdy_crc,
      I3 => tx_dst_rdy_crc,
      O => \^d\(0)
    );
\tx_pe_data_v_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => storage_v_r,
      Q => \tx_pe_data_v_r_reg_n_0_[0]\,
      R => '0'
    );
\tx_pe_data_v_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \^d\(0),
      Q => \tx_pe_data_v_r_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_VALID_DATA_COUNTER is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pad_storage_r_reg : out STD_LOGIC;
    \RX_REM_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_count_r_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    stage_3_end_storage_r : in STD_LOGIC;
    stage_2_start_with_data_r : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEFRAMED_DATA_V_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_VALID_DATA_COUNTER : entity is "aurora_8b10b_gtp_VALID_DATA_COUNTER";
end st_lc_fpga_top_0_aurora_8b10b_gtp_VALID_DATA_COUNTER;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_VALID_DATA_COUNTER is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\COUNT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \DEFRAMED_DATA_V_reg[1]\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\COUNT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \DEFRAMED_DATA_V_reg[1]\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\RX_REM[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3339"
    )
        port map (
      I0 => \^q\(0),
      I1 => \storage_count_r_reg[0]\(0),
      I2 => stage_3_end_storage_r,
      I3 => stage_2_start_with_data_r,
      O => \RX_REM_reg[0]\(0)
    );
SRC_RDY_N_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \storage_count_r_reg[0]\(1),
      I2 => \^q\(0),
      I3 => \storage_count_r_reg[0]\(0),
      O => pad_storage_r_reg
    );
\STORAGE_CE[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFAFFFEFFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => stage_3_end_storage_r,
      I3 => stage_2_start_with_data_r,
      I4 => \storage_count_r_reg[0]\(1),
      I5 => \storage_count_r_reg[0]\(0),
      O => D(1)
    );
\STORAGE_CE[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \storage_count_r_reg[0]\(0),
      I3 => stage_3_end_storage_r,
      I4 => stage_2_start_with_data_r,
      I5 => \storage_count_r_reg[0]\(1),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_reset : in STD_LOGIC;
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync : entity is "aurora_8b10b_gtp_cdc_sync";
end st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  AR(0) <= s_level_out_d3;
  p_level_in_int <= gt_reset;
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_0 is
  port (
    \out\ : out STD_LOGIC;
    reset : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_0 : entity is "aurora_8b10b_gtp_cdc_sync";
end st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_0;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_0 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
  p_level_in_int <= reset;
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_2 is
  port (
    \out\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    init_clk_in : in STD_LOGIC;
    pll_not_locked : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_2 : entity is "aurora_8b10b_gtp_cdc_sync";
end st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_2;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_2 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
\mmcm_lock_count[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_level_out_d3,
      O => SR(0)
    );
p_level_in_int_inferred_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pll_not_locked,
      O => p_level_in_int
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_3 is
  port (
    \out\ : out STD_LOGIC;
    reset_time_out_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    quad1_common_lock_in : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_time_out : in STD_LOGIC;
    wait_time_done : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[1]\ : in STD_LOGIC;
    init_wait_done_reg : in STD_LOGIC;
    reset_time_out_reg_0 : in STD_LOGIC;
    time_tlock_max_reg : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    pll_reset_asserted_reg : in STD_LOGIC;
    in0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_3 : entity is "aurora_8b10b_gtp_cdc_sync";
end st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_3;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_3 is
  signal \FSM_sequential_tx_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal reset_time_out_i_2_n_0 : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
  p_level_in_int <= quad1_common_lock_in;
\FSM_sequential_tx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033B8BB0033B888"
    )
        port map (
      I0 => \FSM_sequential_tx_state_reg[3]_i_3_n_0\,
      I1 => \FSM_sequential_tx_state_reg[3]\(0),
      I2 => wait_time_done,
      I3 => \FSM_sequential_tx_state_reg[1]\,
      I4 => \FSM_sequential_tx_state_reg[3]\(3),
      I5 => init_wait_done_reg,
      O => E(0)
    );
\FSM_sequential_tx_state[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F400F400F4FFF400"
    )
        port map (
      I0 => reset_time_out,
      I1 => time_tlock_max_reg,
      I2 => mmcm_lock_reclocked,
      I3 => \FSM_sequential_tx_state_reg[3]\(2),
      I4 => pll_reset_asserted_reg,
      I5 => s_level_out_d3,
      O => \FSM_sequential_tx_state[3]_i_7_n_0\
    );
\FSM_sequential_tx_state_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_tx_state[3]_i_7_n_0\,
      I1 => reset_time_out_reg_0,
      O => \FSM_sequential_tx_state_reg[3]_i_3_n_0\,
      S => \FSM_sequential_tx_state_reg[3]\(1)
    );
reset_time_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFA3202020A3"
    )
        port map (
      I0 => reset_time_out_i_2_n_0,
      I1 => \FSM_sequential_tx_state_reg[3]\(3),
      I2 => \FSM_sequential_tx_state_reg[3]\(0),
      I3 => \FSM_sequential_tx_state_reg[3]\(2),
      I4 => \FSM_sequential_tx_state_reg[3]\(1),
      I5 => reset_time_out,
      O => reset_time_out_reg
    );
reset_time_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FF0F0404FF0F"
    )
        port map (
      I0 => \FSM_sequential_tx_state_reg[3]\(3),
      I1 => s_level_out_d3,
      I2 => \FSM_sequential_tx_state_reg[3]\(2),
      I3 => mmcm_lock_reclocked,
      I4 => \FSM_sequential_tx_state_reg[3]\(1),
      I5 => in0,
      O => reset_time_out_i_2_n_0
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_4 is
  port (
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_4 : entity is "aurora_8b10b_gtp_cdc_sync";
end st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_4;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_4 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => '1',
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_5 is
  port (
    \out\ : out STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_5 : entity is "aurora_8b10b_gtp_cdc_sync";
end st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_5;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_5 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_6 is
  port (
    \out\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_6 : entity is "aurora_8b10b_gtp_cdc_sync";
end st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_6;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_6 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
\mmcm_lock_count[9]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_level_out_d3,
      O => SR(0)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => '1',
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_7 is
  port (
    \out\ : out STD_LOGIC;
    quad1_common_lock_in : in STD_LOGIC;
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_7 : entity is "aurora_8b10b_gtp_cdc_sync";
end st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_7;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_7 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
  p_level_in_int <= quad1_common_lock_in;
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_8 is
  port (
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_8 : entity is "aurora_8b10b_gtp_cdc_sync";
end st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_8;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_8 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => '1',
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_9 is
  port (
    \out\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    rxpmaresetdone_sss : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_9 : entity is "aurora_8b10b_gtp_cdc_sync";
end st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_9;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_9 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
  p_level_in_int <= in0;
\FSM_sequential_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxpmaresetdone_sss,
      I1 => s_level_out_d3,
      O => \FSM_sequential_state_reg[0]\
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    link_reset_r : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized0\ : entity is "aurora_8b10b_gtp_cdc_sync";
end \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized0\;

architecture STRUCTURE of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized0\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => link_reset_r,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    pll_not_locked : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized1\ : entity is "aurora_8b10b_gtp_cdc_sync";
end \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized1\;

architecture STRUCTURE of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized1\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => pll_not_locked,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized10\ is
  port (
    \out\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized10\ : entity is "aurora_8b10b_gtp_cdc_sync";
end \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized10\;

architecture STRUCTURE of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized10\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
  p_level_in_d1_cdc_from <= SR(0);
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized11\ is
  port (
    rxpmaresetdone_i : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized11\ : entity is "aurora_8b10b_gtp_cdc_sync";
end \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized11\;

architecture STRUCTURE of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized11\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => rxpmaresetdone_i,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized12\ is
  port (
    txpmaresetdone_i : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized12\ : entity is "aurora_8b10b_gtp_cdc_sync";
end \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized12\;

architecture STRUCTURE of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized12\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => txpmaresetdone_i,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized13\ is
  port (
    in0 : out STD_LOGIC;
    \wait_bypass_count_reg[0]\ : out STD_LOGIC;
    run_phase_alignment_int_reg : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized13\ : entity is "aurora_8b10b_gtp_cdc_sync";
end \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized13\;

architecture STRUCTURE of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized13\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  in0 <= s_level_out_d4;
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => run_phase_alignment_int_reg,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
\wait_bypass_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_level_out_d4,
      O => \wait_bypass_count_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized14\ is
  port (
    in0 : out STD_LOGIC;
    \wait_bypass_count_reg[0]\ : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    \wait_bypass_count_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized14\ : entity is "aurora_8b10b_gtp_cdc_sync";
end \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized14\;

architecture STRUCTURE of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized14\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  in0 <= s_level_out_d4;
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => '0',
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
\wait_bypass_count[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_bypass_count_reg[1]\,
      I1 => s_level_out_d4,
      O => \wait_bypass_count_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized15\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    time_out_wait_bypass_reg : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized15\ : entity is "aurora_8b10b_gtp_cdc_sync";
end \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized15\;

architecture STRUCTURE of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized15\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
\FSM_sequential_rx_state[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"300C00C4"
    )
        port map (
      I0 => s_level_out_d4,
      I1 => \out\(3),
      I2 => \out\(1),
      I3 => \out\(2),
      I4 => \out\(0),
      O => D(0)
    );
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => time_out_wait_bypass_reg,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized16\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxuserrdy_i : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[1]\ : in STD_LOGIC;
    s_level_out_d3_reg_0 : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized16\ : entity is "aurora_8b10b_gtp_cdc_sync";
end \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized16\;

architecture STRUCTURE of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized16\ is
  signal \FSM_sequential_rx_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
\FSM_sequential_rx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035FFFF00350000"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => gt_rxuserrdy_i,
      I3 => \out\(2),
      I4 => \out\(3),
      I5 => \FSM_sequential_rx_state_reg[3]_i_3_n_0\,
      O => E(0)
    );
\FSM_sequential_rx_state[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0CFCF"
    )
        port map (
      I0 => s_level_out_d4,
      I1 => s_level_out_d3_reg_0,
      I2 => \out\(1),
      I3 => mmcm_lock_reclocked,
      I4 => \out\(2),
      O => \FSM_sequential_rx_state[3]_i_5_n_0\
    );
\FSM_sequential_rx_state_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_rx_state_reg[1]\,
      I1 => \FSM_sequential_rx_state[3]_i_5_n_0\,
      O => \FSM_sequential_rx_state_reg[3]_i_3_n_0\,
      S => \out\(0)
    );
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => '0',
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized17\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_common_reset_out : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    drpclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized17\ : entity is "aurora_8b10b_gtp_cdc_sync";
end \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized17\;

architecture STRUCTURE of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized17\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  SR(0) <= s_level_out_d3;
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => gt_common_reset_out,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized18\ is
  port (
    \out\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    init_clk_in : in STD_LOGIC;
    drpclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized18\ : entity is "aurora_8b10b_gtp_cdc_sync";
end \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized18\;

architecture STRUCTURE of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized18\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => SR(0),
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    tx_lock_comb_r : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized2\ : entity is "aurora_8b10b_gtp_cdc_sync";
end \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized2\;

architecture STRUCTURE of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized2\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => tx_lock_comb_r,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized3\ is
  port (
    reset : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized3\ : entity is "aurora_8b10b_gtp_cdc_sync";
end \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized3\;

architecture STRUCTURE of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized3\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => reset,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized4\ is
  port (
    \out\ : out STD_LOGIC;
    rx_cc_extend_r2 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized4\ : entity is "aurora_8b10b_gtp_cdc_sync";
end \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized4\;

architecture STRUCTURE of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized4\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => rx_cc_extend_r2,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized5\ is
  port (
    in0 : out STD_LOGIC;
    GTRXRESET_IN : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    init_clk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized5\ : entity is "aurora_8b10b_gtp_cdc_sync";
end \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized5\;

architecture STRUCTURE of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized5\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  in0 <= s_level_out_d4;
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => GTRXRESET_IN,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized6\ is
  port (
    in0 : out STD_LOGIC;
    clear : out STD_LOGIC;
    run_phase_alignment_int : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized6\ : entity is "aurora_8b10b_gtp_cdc_sync";
end \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized6\;

architecture STRUCTURE of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized6\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  in0 <= s_level_out_d4;
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => run_phase_alignment_int,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
\wait_bypass_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_level_out_d4,
      O => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized7\ is
  port (
    tx_resetdone_out : out STD_LOGIC;
    in0 : out STD_LOGIC;
    gt_txresetdone_r2_reg : out STD_LOGIC;
    \wait_bypass_count_reg[0]\ : out STD_LOGIC;
    tx_fsm_reset_done_int : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    \wait_bypass_count_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized7\ : entity is "aurora_8b10b_gtp_cdc_sync";
end \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized7\;

architecture STRUCTURE of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized7\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  in0 <= s_level_out_d4;
  tx_resetdone_out <= s_level_out_d3;
gt_txresetdone_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_level_out_d3,
      O => gt_txresetdone_r2_reg
    );
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => tx_fsm_reset_done_int,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
\wait_bypass_count[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_bypass_count_reg[4]\,
      I1 => s_level_out_d4,
      O => \wait_bypass_count_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized8\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    time_out_wait_bypass : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized8\ : entity is "aurora_8b10b_gtp_cdc_sync";
end \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized8\;

architecture STRUCTURE of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized8\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
\FSM_sequential_tx_state[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A00B00"
    )
        port map (
      I0 => \FSM_sequential_tx_state_reg[0]\,
      I1 => s_level_out_d4,
      I2 => \out\(1),
      I3 => \out\(2),
      I4 => \out\(0),
      O => D(0)
    );
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => time_out_wait_bypass,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized9\ is
  port (
    in0 : out STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]\ : out STD_LOGIC;
    txfsm_txresetdone_r : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    reset_time_out : in STD_LOGIC;
    time_out_500us_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    time_out_2ms_reg : in STD_LOGIC;
    s_level_out_d3_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized9\ : entity is "aurora_8b10b_gtp_cdc_sync";
end \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized9\;

architecture STRUCTURE of \st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized9\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  in0 <= s_level_out_d4;
\FSM_sequential_tx_state[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF4FFF4FFF400"
    )
        port map (
      I0 => reset_time_out,
      I1 => time_out_500us_reg,
      I2 => s_level_out_d4,
      I3 => \out\(0),
      I4 => time_out_2ms_reg,
      I5 => s_level_out_d3_reg_0,
      O => \FSM_sequential_tx_state_reg[0]\
    );
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => txfsm_txresetdone_r,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_exdes is
  port (
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_reset : in STD_LOGIC;
    USER_CLK_N : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_exdes : entity is "aurora_8b10b_gtp_cdc_sync_exdes";
end st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_exdes;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_exdes is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of p_level_in_d1_cdc_from : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute ASYNC_REG of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  attribute KEEP : string;
  attribute KEEP of p_level_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  AS(0) <= s_level_out_d3;
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => USER_CLK_N,
      CE => '1',
      D => gt_reset,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_gt_common_wrapper is
  port (
    quad1_common_lock_in : out STD_LOGIC;
    gt0_pll0outclk_in : out STD_LOGIC;
    gt0_pll0outrefclk_in : out STD_LOGIC;
    gt0_pll0refclklost_in : out STD_LOGIC;
    gt0_pll1outclk_in : out STD_LOGIC;
    gt0_pll1outrefclk_in : out STD_LOGIC;
    gt_refclk1_i : in STD_LOGIC;
    USER_CLK_N : in STD_LOGIC;
    gt_common_reset_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_gt_common_wrapper : entity is "aurora_8b10b_gtp_gt_common_wrapper";
end st_lc_fpga_top_0_aurora_8b10b_gtp_gt_common_wrapper;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_gt_common_wrapper is
  signal PLL0RESET0 : STD_LOGIC;
  signal cpllpd_ovrd_quad0_i : STD_LOGIC;
  signal \cpllpd_quad0_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_quad0_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_quad0_wait_reg[94]_srl31_n_0\ : STD_LOGIC;
  signal cpllreset_ovrd_quad0_i : STD_LOGIC;
  signal \cpllreset_quad0_wait_reg[126]_srl31_n_0\ : STD_LOGIC;
  signal \cpllreset_quad0_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_quad0_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_quad0_wait_reg[95]_srl32_n_1\ : STD_LOGIC;
  signal gtpe2_common_0_i_n_7 : STD_LOGIC;
  signal \NLW_cpllpd_quad0_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_quad0_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_quad0_wait_reg[94]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_quad0_wait_reg[126]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_quad0_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_quad0_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_quad0_wait_reg[95]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal NLW_gtpe2_common_0_i_DRPRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_common_0_i_PLL0FBCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_common_0_i_PLL1FBCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_common_0_i_PLL1REFCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_common_0_i_REFCLKOUTMONITOR0_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_common_0_i_REFCLKOUTMONITOR1_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_common_0_i_DMONITOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtpe2_common_0_i_DRPDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtpe2_common_0_i_PMARSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \cpllpd_quad0_wait_reg[31]_srl32\ : label is "inst/\U_serdes_bank0_user0/gt_common_support/cpllpd_quad0_wait_reg ";
  attribute srl_name : string;
  attribute srl_name of \cpllpd_quad0_wait_reg[31]_srl32\ : label is "inst/\U_serdes_bank0_user0/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllpd_quad0_wait_reg[63]_srl32\ : label is "inst/\U_serdes_bank0_user0/gt_common_support/cpllpd_quad0_wait_reg ";
  attribute srl_name of \cpllpd_quad0_wait_reg[63]_srl32\ : label is "inst/\U_serdes_bank0_user0/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllpd_quad0_wait_reg[94]_srl31\ : label is "inst/\U_serdes_bank0_user0/gt_common_support/cpllpd_quad0_wait_reg ";
  attribute srl_name of \cpllpd_quad0_wait_reg[94]_srl31\ : label is "inst/\U_serdes_bank0_user0/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31 ";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \cpllpd_quad0_wait_reg[95]\ : label is "no";
  attribute srl_bus_name of \cpllreset_quad0_wait_reg[126]_srl31\ : label is "inst/\U_serdes_bank0_user0/gt_common_support/cpllreset_quad0_wait_reg ";
  attribute srl_name of \cpllreset_quad0_wait_reg[126]_srl31\ : label is "inst/\U_serdes_bank0_user0/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31 ";
  attribute equivalent_register_removal of \cpllreset_quad0_wait_reg[127]\ : label is "no";
  attribute srl_bus_name of \cpllreset_quad0_wait_reg[31]_srl32\ : label is "inst/\U_serdes_bank0_user0/gt_common_support/cpllreset_quad0_wait_reg ";
  attribute srl_name of \cpllreset_quad0_wait_reg[31]_srl32\ : label is "inst/\U_serdes_bank0_user0/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllreset_quad0_wait_reg[63]_srl32\ : label is "inst/\U_serdes_bank0_user0/gt_common_support/cpllreset_quad0_wait_reg ";
  attribute srl_name of \cpllreset_quad0_wait_reg[63]_srl32\ : label is "inst/\U_serdes_bank0_user0/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllreset_quad0_wait_reg[95]_srl32\ : label is "inst/\U_serdes_bank0_user0/gt_common_support/cpllreset_quad0_wait_reg ";
  attribute srl_name of \cpllreset_quad0_wait_reg[95]_srl32\ : label is "inst/\U_serdes_bank0_user0/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32 ";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtpe2_common_0_i : label is "PRIMITIVE";
begin
\cpllpd_quad0_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gt_refclk1_i,
      D => '0',
      Q => \NLW_cpllpd_quad0_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_quad0_wait_reg[31]_srl32_n_1\
    );
\cpllpd_quad0_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gt_refclk1_i,
      D => \cpllpd_quad0_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllpd_quad0_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_quad0_wait_reg[63]_srl32_n_1\
    );
\cpllpd_quad0_wait_reg[94]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => gt_refclk1_i,
      D => \cpllpd_quad0_wait_reg[63]_srl32_n_1\,
      Q => \cpllpd_quad0_wait_reg[94]_srl31_n_0\,
      Q31 => \NLW_cpllpd_quad0_wait_reg[94]_srl31_Q31_UNCONNECTED\
    );
\cpllpd_quad0_wait_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gt_refclk1_i,
      CE => '1',
      D => \cpllpd_quad0_wait_reg[94]_srl31_n_0\,
      Q => cpllpd_ovrd_quad0_i,
      R => '0'
    );
\cpllreset_quad0_wait_reg[126]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => gt_refclk1_i,
      D => \cpllreset_quad0_wait_reg[95]_srl32_n_1\,
      Q => \cpllreset_quad0_wait_reg[126]_srl31_n_0\,
      Q31 => \NLW_cpllreset_quad0_wait_reg[126]_srl31_Q31_UNCONNECTED\
    );
\cpllreset_quad0_wait_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt_refclk1_i,
      CE => '1',
      D => \cpllreset_quad0_wait_reg[126]_srl31_n_0\,
      Q => cpllreset_ovrd_quad0_i,
      R => '0'
    );
\cpllreset_quad0_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"000000FF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gt_refclk1_i,
      D => '0',
      Q => \NLW_cpllreset_quad0_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_quad0_wait_reg[31]_srl32_n_1\
    );
\cpllreset_quad0_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gt_refclk1_i,
      D => \cpllreset_quad0_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllreset_quad0_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_quad0_wait_reg[63]_srl32_n_1\
    );
\cpllreset_quad0_wait_reg[95]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gt_refclk1_i,
      D => \cpllreset_quad0_wait_reg[63]_srl32_n_1\,
      Q => \NLW_cpllreset_quad0_wait_reg[95]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_quad0_wait_reg[95]_srl32_n_1\
    );
gtpe2_common_0_i: unisim.vcomponents.GTPE2_COMMON
    generic map(
      BIAS_CFG => X"0000000000050001",
      COMMON_CFG => X"00000000",
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK0_INVERTED => '0',
      IS_GTGREFCLK1_INVERTED => '0',
      IS_PLL0LOCKDETCLK_INVERTED => '0',
      IS_PLL1LOCKDETCLK_INVERTED => '0',
      PLL0_CFG => X"01F03DC",
      PLL0_DMON_CFG => '0',
      PLL0_FBDIV => 4,
      PLL0_FBDIV_45 => 5,
      PLL0_INIT_CFG => X"00001E",
      PLL0_LOCK_CFG => X"1E8",
      PLL0_REFCLK_DIV => 1,
      PLL1_CFG => X"01F03DC",
      PLL1_DMON_CFG => '0',
      PLL1_FBDIV => 4,
      PLL1_FBDIV_45 => 5,
      PLL1_INIT_CFG => X"00001E",
      PLL1_LOCK_CFG => X"1E8",
      PLL1_REFCLK_DIV => 1,
      PLL_CLKOUT_CFG => B"00000000",
      RSVD_ATTR0 => X"0000",
      RSVD_ATTR1 => X"0000",
      SIM_PLL0REFCLK_SEL => B"001",
      SIM_PLL1REFCLK_SEL => B"001",
      SIM_RESET_SPEEDUP => "FALSE",
      SIM_VERSION => "2.0"
    )
        port map (
      BGBYPASSB => '1',
      BGMONITORENB => '1',
      BGPDB => '1',
      BGRCALOVRD(4 downto 0) => B"11111",
      BGRCALOVRDENB => '1',
      DMONITOROUT(7 downto 0) => NLW_gtpe2_common_0_i_DMONITOROUT_UNCONNECTED(7 downto 0),
      DRPADDR(7 downto 0) => B"00000000",
      DRPCLK => '0',
      DRPDI(15 downto 0) => B"0000000000000000",
      DRPDO(15 downto 0) => NLW_gtpe2_common_0_i_DRPDO_UNCONNECTED(15 downto 0),
      DRPEN => '0',
      DRPRDY => NLW_gtpe2_common_0_i_DRPRDY_UNCONNECTED,
      DRPWE => '0',
      GTEASTREFCLK0 => '0',
      GTEASTREFCLK1 => '0',
      GTGREFCLK0 => '0',
      GTGREFCLK1 => '0',
      GTREFCLK0 => gt_refclk1_i,
      GTREFCLK1 => '0',
      GTWESTREFCLK0 => '0',
      GTWESTREFCLK1 => '0',
      PLL0FBCLKLOST => NLW_gtpe2_common_0_i_PLL0FBCLKLOST_UNCONNECTED,
      PLL0LOCK => quad1_common_lock_in,
      PLL0LOCKDETCLK => USER_CLK_N,
      PLL0LOCKEN => '1',
      PLL0OUTCLK => gt0_pll0outclk_in,
      PLL0OUTREFCLK => gt0_pll0outrefclk_in,
      PLL0PD => cpllpd_ovrd_quad0_i,
      PLL0REFCLKLOST => gt0_pll0refclklost_in,
      PLL0REFCLKSEL(2 downto 0) => B"001",
      PLL0RESET => PLL0RESET0,
      PLL1FBCLKLOST => NLW_gtpe2_common_0_i_PLL1FBCLKLOST_UNCONNECTED,
      PLL1LOCK => gtpe2_common_0_i_n_7,
      PLL1LOCKDETCLK => '0',
      PLL1LOCKEN => '1',
      PLL1OUTCLK => gt0_pll1outclk_in,
      PLL1OUTREFCLK => gt0_pll1outrefclk_in,
      PLL1PD => '1',
      PLL1REFCLKLOST => NLW_gtpe2_common_0_i_PLL1REFCLKLOST_UNCONNECTED,
      PLL1REFCLKSEL(2 downto 0) => B"001",
      PLL1RESET => cpllreset_ovrd_quad0_i,
      PLLRSVD1(15 downto 0) => B"0000000000000000",
      PLLRSVD2(4 downto 0) => B"00000",
      PMARSVD(7 downto 0) => B"00000000",
      PMARSVDOUT(15 downto 0) => NLW_gtpe2_common_0_i_PMARSVDOUT_UNCONNECTED(15 downto 0),
      RCALENB => '1',
      REFCLKOUTMONITOR0 => NLW_gtpe2_common_0_i_REFCLKOUTMONITOR0_UNCONNECTED,
      REFCLKOUTMONITOR1 => NLW_gtpe2_common_0_i_REFCLKOUTMONITOR1_UNCONNECTED
    );
gtpe2_common_0_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cpllreset_ovrd_quad0_i,
      I1 => gt_common_reset_out,
      O => PLL0RESET0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_clk_wiz_125m_clk_wiz is
  port (
    clk_in1 : in STD_LOGIC;
    clk_out1 : out STD_LOGIC;
    clk_out2 : out STD_LOGIC;
    clk_out3 : out STD_LOGIC;
    locked : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_clk_wiz_125m_clk_wiz : entity is "clk_wiz_125m_clk_wiz";
end st_lc_fpga_top_0_clk_wiz_125m_clk_wiz;

architecture STRUCTURE of st_lc_fpga_top_0_clk_wiz_125m_clk_wiz is
  signal clk_in1_clk_wiz_125m : STD_LOGIC;
  signal clk_out1_clk_wiz_125m : STD_LOGIC;
  signal clk_out2_clk_wiz_125m : STD_LOGIC;
  signal clk_out3_clk_wiz_125m : STD_LOGIC;
  signal clkfbout_buf_clk_wiz_125m : STD_LOGIC;
  signal clkfbout_clk_wiz_125m : STD_LOGIC;
  signal NLW_plle2_adv_inst_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_plle2_adv_inst_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_plle2_adv_inst_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_plle2_adv_inst_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_plle2_adv_inst_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of clkf_buf : label is "PRIMITIVE";
  attribute BOX_TYPE of clkin1_bufg : label is "PRIMITIVE";
  attribute BOX_TYPE of clkout1_buf : label is "PRIMITIVE";
  attribute BOX_TYPE of clkout2_buf : label is "PRIMITIVE";
  attribute BOX_TYPE of clkout3_buf : label is "PRIMITIVE";
  attribute BOX_TYPE of plle2_adv_inst : label is "PRIMITIVE";
begin
clkf_buf: unisim.vcomponents.BUFG
     port map (
      I => clkfbout_clk_wiz_125m,
      O => clkfbout_buf_clk_wiz_125m
    );
clkin1_bufg: unisim.vcomponents.BUFG
     port map (
      I => clk_in1,
      O => clk_in1_clk_wiz_125m
    );
clkout1_buf: unisim.vcomponents.BUFG
     port map (
      I => clk_out1_clk_wiz_125m,
      O => clk_out1
    );
clkout2_buf: unisim.vcomponents.BUFG
     port map (
      I => clk_out2_clk_wiz_125m,
      O => clk_out2
    );
clkout3_buf: unisim.vcomponents.BUFG
     port map (
      I => clk_out3_clk_wiz_125m,
      O => clk_out3
    );
plle2_adv_inst: unisim.vcomponents.PLLE2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT => 8,
      CLKFBOUT_PHASE => 0.000000,
      CLKIN1_PERIOD => 8.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE => 20,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT1_DIVIDE => 4,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT2_DIVIDE => 10,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      COMPENSATION => "BUF_IN",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      STARTUP_WAIT => "FALSE"
    )
        port map (
      CLKFBIN => clkfbout_buf_clk_wiz_125m,
      CLKFBOUT => clkfbout_clk_wiz_125m,
      CLKIN1 => clk_in1_clk_wiz_125m,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKOUT0 => clk_out1_clk_wiz_125m,
      CLKOUT1 => clk_out2_clk_wiz_125m,
      CLKOUT2 => clk_out3_clk_wiz_125m,
      CLKOUT3 => NLW_plle2_adv_inst_CLKOUT3_UNCONNECTED,
      CLKOUT4 => NLW_plle2_adv_inst_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_plle2_adv_inst_CLKOUT5_UNCONNECTED,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => NLW_plle2_adv_inst_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_plle2_adv_inst_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => locked,
      PWRDWN => '0',
      RST => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_led is
  port (
    LED2_ON : out STD_LOGIC;
    gtrxreset_o_reg : in STD_LOGIC;
    fpga_rst_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_led : entity is "led";
end st_lc_fpga_top_0_led;

architecture STRUCTURE of st_lc_fpga_top_0_led is
  signal \^led2_on\ : STD_LOGIC;
  signal \cnt_clk_sys[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_clk_sys[0]_i_6_n_0\ : STD_LOGIC;
  signal cnt_clk_sys_reg : STD_LOGIC_VECTOR ( 27 to 27 );
  signal \cnt_clk_sys_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_clk_sys_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_clk_sys_reg_n_0_[0]\ : STD_LOGIC;
  signal \cnt_clk_sys_reg_n_0_[10]\ : STD_LOGIC;
  signal \cnt_clk_sys_reg_n_0_[11]\ : STD_LOGIC;
  signal \cnt_clk_sys_reg_n_0_[12]\ : STD_LOGIC;
  signal \cnt_clk_sys_reg_n_0_[13]\ : STD_LOGIC;
  signal \cnt_clk_sys_reg_n_0_[14]\ : STD_LOGIC;
  signal \cnt_clk_sys_reg_n_0_[15]\ : STD_LOGIC;
  signal \cnt_clk_sys_reg_n_0_[16]\ : STD_LOGIC;
  signal \cnt_clk_sys_reg_n_0_[17]\ : STD_LOGIC;
  signal \cnt_clk_sys_reg_n_0_[18]\ : STD_LOGIC;
  signal \cnt_clk_sys_reg_n_0_[19]\ : STD_LOGIC;
  signal \cnt_clk_sys_reg_n_0_[1]\ : STD_LOGIC;
  signal \cnt_clk_sys_reg_n_0_[20]\ : STD_LOGIC;
  signal \cnt_clk_sys_reg_n_0_[21]\ : STD_LOGIC;
  signal \cnt_clk_sys_reg_n_0_[22]\ : STD_LOGIC;
  signal \cnt_clk_sys_reg_n_0_[23]\ : STD_LOGIC;
  signal \cnt_clk_sys_reg_n_0_[24]\ : STD_LOGIC;
  signal \cnt_clk_sys_reg_n_0_[25]\ : STD_LOGIC;
  signal \cnt_clk_sys_reg_n_0_[26]\ : STD_LOGIC;
  signal \cnt_clk_sys_reg_n_0_[2]\ : STD_LOGIC;
  signal \cnt_clk_sys_reg_n_0_[3]\ : STD_LOGIC;
  signal \cnt_clk_sys_reg_n_0_[4]\ : STD_LOGIC;
  signal \cnt_clk_sys_reg_n_0_[5]\ : STD_LOGIC;
  signal \cnt_clk_sys_reg_n_0_[6]\ : STD_LOGIC;
  signal \cnt_clk_sys_reg_n_0_[7]\ : STD_LOGIC;
  signal \cnt_clk_sys_reg_n_0_[8]\ : STD_LOGIC;
  signal \cnt_clk_sys_reg_n_0_[9]\ : STD_LOGIC;
  signal fpga_led_i_1_n_0 : STD_LOGIC;
  signal \NLW_cnt_clk_sys_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  LED2_ON <= \^led2_on\;
\cnt_clk_sys[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => fpga_rst_reg,
      I1 => cnt_clk_sys_reg(27),
      O => \cnt_clk_sys[0]_i_1_n_0\
    );
\cnt_clk_sys[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_clk_sys_reg_n_0_[0]\,
      O => \cnt_clk_sys[0]_i_6_n_0\
    );
\cnt_clk_sys_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrxreset_o_reg,
      CE => '1',
      D => \cnt_clk_sys_reg[0]_i_2_n_7\,
      Q => \cnt_clk_sys_reg_n_0_[0]\,
      R => \cnt_clk_sys[0]_i_1_n_0\
    );
\cnt_clk_sys_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cnt_clk_sys_reg[0]_i_2_n_0\,
      CO(2) => \cnt_clk_sys_reg[0]_i_2_n_1\,
      CO(1) => \cnt_clk_sys_reg[0]_i_2_n_2\,
      CO(0) => \cnt_clk_sys_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \cnt_clk_sys_reg[0]_i_2_n_4\,
      O(2) => \cnt_clk_sys_reg[0]_i_2_n_5\,
      O(1) => \cnt_clk_sys_reg[0]_i_2_n_6\,
      O(0) => \cnt_clk_sys_reg[0]_i_2_n_7\,
      S(3) => \cnt_clk_sys_reg_n_0_[3]\,
      S(2) => \cnt_clk_sys_reg_n_0_[2]\,
      S(1) => \cnt_clk_sys_reg_n_0_[1]\,
      S(0) => \cnt_clk_sys[0]_i_6_n_0\
    );
\cnt_clk_sys_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrxreset_o_reg,
      CE => '1',
      D => \cnt_clk_sys_reg[8]_i_1_n_5\,
      Q => \cnt_clk_sys_reg_n_0_[10]\,
      R => \cnt_clk_sys[0]_i_1_n_0\
    );
\cnt_clk_sys_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrxreset_o_reg,
      CE => '1',
      D => \cnt_clk_sys_reg[8]_i_1_n_4\,
      Q => \cnt_clk_sys_reg_n_0_[11]\,
      R => \cnt_clk_sys[0]_i_1_n_0\
    );
\cnt_clk_sys_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrxreset_o_reg,
      CE => '1',
      D => \cnt_clk_sys_reg[12]_i_1_n_7\,
      Q => \cnt_clk_sys_reg_n_0_[12]\,
      R => \cnt_clk_sys[0]_i_1_n_0\
    );
\cnt_clk_sys_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_clk_sys_reg[8]_i_1_n_0\,
      CO(3) => \cnt_clk_sys_reg[12]_i_1_n_0\,
      CO(2) => \cnt_clk_sys_reg[12]_i_1_n_1\,
      CO(1) => \cnt_clk_sys_reg[12]_i_1_n_2\,
      CO(0) => \cnt_clk_sys_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_clk_sys_reg[12]_i_1_n_4\,
      O(2) => \cnt_clk_sys_reg[12]_i_1_n_5\,
      O(1) => \cnt_clk_sys_reg[12]_i_1_n_6\,
      O(0) => \cnt_clk_sys_reg[12]_i_1_n_7\,
      S(3) => \cnt_clk_sys_reg_n_0_[15]\,
      S(2) => \cnt_clk_sys_reg_n_0_[14]\,
      S(1) => \cnt_clk_sys_reg_n_0_[13]\,
      S(0) => \cnt_clk_sys_reg_n_0_[12]\
    );
\cnt_clk_sys_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrxreset_o_reg,
      CE => '1',
      D => \cnt_clk_sys_reg[12]_i_1_n_6\,
      Q => \cnt_clk_sys_reg_n_0_[13]\,
      R => \cnt_clk_sys[0]_i_1_n_0\
    );
\cnt_clk_sys_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrxreset_o_reg,
      CE => '1',
      D => \cnt_clk_sys_reg[12]_i_1_n_5\,
      Q => \cnt_clk_sys_reg_n_0_[14]\,
      R => \cnt_clk_sys[0]_i_1_n_0\
    );
\cnt_clk_sys_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrxreset_o_reg,
      CE => '1',
      D => \cnt_clk_sys_reg[12]_i_1_n_4\,
      Q => \cnt_clk_sys_reg_n_0_[15]\,
      R => \cnt_clk_sys[0]_i_1_n_0\
    );
\cnt_clk_sys_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrxreset_o_reg,
      CE => '1',
      D => \cnt_clk_sys_reg[16]_i_1_n_7\,
      Q => \cnt_clk_sys_reg_n_0_[16]\,
      R => \cnt_clk_sys[0]_i_1_n_0\
    );
\cnt_clk_sys_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_clk_sys_reg[12]_i_1_n_0\,
      CO(3) => \cnt_clk_sys_reg[16]_i_1_n_0\,
      CO(2) => \cnt_clk_sys_reg[16]_i_1_n_1\,
      CO(1) => \cnt_clk_sys_reg[16]_i_1_n_2\,
      CO(0) => \cnt_clk_sys_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_clk_sys_reg[16]_i_1_n_4\,
      O(2) => \cnt_clk_sys_reg[16]_i_1_n_5\,
      O(1) => \cnt_clk_sys_reg[16]_i_1_n_6\,
      O(0) => \cnt_clk_sys_reg[16]_i_1_n_7\,
      S(3) => \cnt_clk_sys_reg_n_0_[19]\,
      S(2) => \cnt_clk_sys_reg_n_0_[18]\,
      S(1) => \cnt_clk_sys_reg_n_0_[17]\,
      S(0) => \cnt_clk_sys_reg_n_0_[16]\
    );
\cnt_clk_sys_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrxreset_o_reg,
      CE => '1',
      D => \cnt_clk_sys_reg[16]_i_1_n_6\,
      Q => \cnt_clk_sys_reg_n_0_[17]\,
      R => \cnt_clk_sys[0]_i_1_n_0\
    );
\cnt_clk_sys_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrxreset_o_reg,
      CE => '1',
      D => \cnt_clk_sys_reg[16]_i_1_n_5\,
      Q => \cnt_clk_sys_reg_n_0_[18]\,
      R => \cnt_clk_sys[0]_i_1_n_0\
    );
\cnt_clk_sys_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrxreset_o_reg,
      CE => '1',
      D => \cnt_clk_sys_reg[16]_i_1_n_4\,
      Q => \cnt_clk_sys_reg_n_0_[19]\,
      R => \cnt_clk_sys[0]_i_1_n_0\
    );
\cnt_clk_sys_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrxreset_o_reg,
      CE => '1',
      D => \cnt_clk_sys_reg[0]_i_2_n_6\,
      Q => \cnt_clk_sys_reg_n_0_[1]\,
      R => \cnt_clk_sys[0]_i_1_n_0\
    );
\cnt_clk_sys_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrxreset_o_reg,
      CE => '1',
      D => \cnt_clk_sys_reg[20]_i_1_n_7\,
      Q => \cnt_clk_sys_reg_n_0_[20]\,
      R => \cnt_clk_sys[0]_i_1_n_0\
    );
\cnt_clk_sys_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_clk_sys_reg[16]_i_1_n_0\,
      CO(3) => \cnt_clk_sys_reg[20]_i_1_n_0\,
      CO(2) => \cnt_clk_sys_reg[20]_i_1_n_1\,
      CO(1) => \cnt_clk_sys_reg[20]_i_1_n_2\,
      CO(0) => \cnt_clk_sys_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_clk_sys_reg[20]_i_1_n_4\,
      O(2) => \cnt_clk_sys_reg[20]_i_1_n_5\,
      O(1) => \cnt_clk_sys_reg[20]_i_1_n_6\,
      O(0) => \cnt_clk_sys_reg[20]_i_1_n_7\,
      S(3) => \cnt_clk_sys_reg_n_0_[23]\,
      S(2) => \cnt_clk_sys_reg_n_0_[22]\,
      S(1) => \cnt_clk_sys_reg_n_0_[21]\,
      S(0) => \cnt_clk_sys_reg_n_0_[20]\
    );
\cnt_clk_sys_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrxreset_o_reg,
      CE => '1',
      D => \cnt_clk_sys_reg[20]_i_1_n_6\,
      Q => \cnt_clk_sys_reg_n_0_[21]\,
      R => \cnt_clk_sys[0]_i_1_n_0\
    );
\cnt_clk_sys_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrxreset_o_reg,
      CE => '1',
      D => \cnt_clk_sys_reg[20]_i_1_n_5\,
      Q => \cnt_clk_sys_reg_n_0_[22]\,
      R => \cnt_clk_sys[0]_i_1_n_0\
    );
\cnt_clk_sys_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrxreset_o_reg,
      CE => '1',
      D => \cnt_clk_sys_reg[20]_i_1_n_4\,
      Q => \cnt_clk_sys_reg_n_0_[23]\,
      R => \cnt_clk_sys[0]_i_1_n_0\
    );
\cnt_clk_sys_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrxreset_o_reg,
      CE => '1',
      D => \cnt_clk_sys_reg[24]_i_1_n_7\,
      Q => \cnt_clk_sys_reg_n_0_[24]\,
      R => \cnt_clk_sys[0]_i_1_n_0\
    );
\cnt_clk_sys_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_clk_sys_reg[20]_i_1_n_0\,
      CO(3) => \NLW_cnt_clk_sys_reg[24]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \cnt_clk_sys_reg[24]_i_1_n_1\,
      CO(1) => \cnt_clk_sys_reg[24]_i_1_n_2\,
      CO(0) => \cnt_clk_sys_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_clk_sys_reg[24]_i_1_n_4\,
      O(2) => \cnt_clk_sys_reg[24]_i_1_n_5\,
      O(1) => \cnt_clk_sys_reg[24]_i_1_n_6\,
      O(0) => \cnt_clk_sys_reg[24]_i_1_n_7\,
      S(3) => cnt_clk_sys_reg(27),
      S(2) => \cnt_clk_sys_reg_n_0_[26]\,
      S(1) => \cnt_clk_sys_reg_n_0_[25]\,
      S(0) => \cnt_clk_sys_reg_n_0_[24]\
    );
\cnt_clk_sys_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrxreset_o_reg,
      CE => '1',
      D => \cnt_clk_sys_reg[24]_i_1_n_6\,
      Q => \cnt_clk_sys_reg_n_0_[25]\,
      R => \cnt_clk_sys[0]_i_1_n_0\
    );
\cnt_clk_sys_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrxreset_o_reg,
      CE => '1',
      D => \cnt_clk_sys_reg[24]_i_1_n_5\,
      Q => \cnt_clk_sys_reg_n_0_[26]\,
      R => \cnt_clk_sys[0]_i_1_n_0\
    );
\cnt_clk_sys_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrxreset_o_reg,
      CE => '1',
      D => \cnt_clk_sys_reg[24]_i_1_n_4\,
      Q => cnt_clk_sys_reg(27),
      R => \cnt_clk_sys[0]_i_1_n_0\
    );
\cnt_clk_sys_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrxreset_o_reg,
      CE => '1',
      D => \cnt_clk_sys_reg[0]_i_2_n_5\,
      Q => \cnt_clk_sys_reg_n_0_[2]\,
      R => \cnt_clk_sys[0]_i_1_n_0\
    );
\cnt_clk_sys_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrxreset_o_reg,
      CE => '1',
      D => \cnt_clk_sys_reg[0]_i_2_n_4\,
      Q => \cnt_clk_sys_reg_n_0_[3]\,
      R => \cnt_clk_sys[0]_i_1_n_0\
    );
\cnt_clk_sys_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrxreset_o_reg,
      CE => '1',
      D => \cnt_clk_sys_reg[4]_i_1_n_7\,
      Q => \cnt_clk_sys_reg_n_0_[4]\,
      R => \cnt_clk_sys[0]_i_1_n_0\
    );
\cnt_clk_sys_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_clk_sys_reg[0]_i_2_n_0\,
      CO(3) => \cnt_clk_sys_reg[4]_i_1_n_0\,
      CO(2) => \cnt_clk_sys_reg[4]_i_1_n_1\,
      CO(1) => \cnt_clk_sys_reg[4]_i_1_n_2\,
      CO(0) => \cnt_clk_sys_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_clk_sys_reg[4]_i_1_n_4\,
      O(2) => \cnt_clk_sys_reg[4]_i_1_n_5\,
      O(1) => \cnt_clk_sys_reg[4]_i_1_n_6\,
      O(0) => \cnt_clk_sys_reg[4]_i_1_n_7\,
      S(3) => \cnt_clk_sys_reg_n_0_[7]\,
      S(2) => \cnt_clk_sys_reg_n_0_[6]\,
      S(1) => \cnt_clk_sys_reg_n_0_[5]\,
      S(0) => \cnt_clk_sys_reg_n_0_[4]\
    );
\cnt_clk_sys_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrxreset_o_reg,
      CE => '1',
      D => \cnt_clk_sys_reg[4]_i_1_n_6\,
      Q => \cnt_clk_sys_reg_n_0_[5]\,
      R => \cnt_clk_sys[0]_i_1_n_0\
    );
\cnt_clk_sys_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrxreset_o_reg,
      CE => '1',
      D => \cnt_clk_sys_reg[4]_i_1_n_5\,
      Q => \cnt_clk_sys_reg_n_0_[6]\,
      R => \cnt_clk_sys[0]_i_1_n_0\
    );
\cnt_clk_sys_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrxreset_o_reg,
      CE => '1',
      D => \cnt_clk_sys_reg[4]_i_1_n_4\,
      Q => \cnt_clk_sys_reg_n_0_[7]\,
      R => \cnt_clk_sys[0]_i_1_n_0\
    );
\cnt_clk_sys_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrxreset_o_reg,
      CE => '1',
      D => \cnt_clk_sys_reg[8]_i_1_n_7\,
      Q => \cnt_clk_sys_reg_n_0_[8]\,
      R => \cnt_clk_sys[0]_i_1_n_0\
    );
\cnt_clk_sys_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_clk_sys_reg[4]_i_1_n_0\,
      CO(3) => \cnt_clk_sys_reg[8]_i_1_n_0\,
      CO(2) => \cnt_clk_sys_reg[8]_i_1_n_1\,
      CO(1) => \cnt_clk_sys_reg[8]_i_1_n_2\,
      CO(0) => \cnt_clk_sys_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_clk_sys_reg[8]_i_1_n_4\,
      O(2) => \cnt_clk_sys_reg[8]_i_1_n_5\,
      O(1) => \cnt_clk_sys_reg[8]_i_1_n_6\,
      O(0) => \cnt_clk_sys_reg[8]_i_1_n_7\,
      S(3) => \cnt_clk_sys_reg_n_0_[11]\,
      S(2) => \cnt_clk_sys_reg_n_0_[10]\,
      S(1) => \cnt_clk_sys_reg_n_0_[9]\,
      S(0) => \cnt_clk_sys_reg_n_0_[8]\
    );
\cnt_clk_sys_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrxreset_o_reg,
      CE => '1',
      D => \cnt_clk_sys_reg[8]_i_1_n_6\,
      Q => \cnt_clk_sys_reg_n_0_[9]\,
      R => \cnt_clk_sys[0]_i_1_n_0\
    );
fpga_led_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => \^led2_on\,
      I1 => cnt_clk_sys_reg(27),
      I2 => fpga_rst_reg,
      O => fpga_led_i_1_n_0
    );
fpga_led_reg: unisim.vcomponents.FDRE
     port map (
      C => gtrxreset_o_reg,
      CE => '1',
      D => fpga_led_i_1_n_0,
      Q => \^led2_on\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_rst_ctrl_high is
  port (
    \locked_dly_reg[3]\ : out STD_LOGIC;
    reset_i : out STD_LOGIC;
    \fpga_rst_cnt_reg[1]_0\ : out STD_LOGIC;
    pll_rst_n : in STD_LOGIC;
    USER_CLK_N : in STD_LOGIC;
    p_0_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_rst_ctrl_high : entity is "rst_ctrl_high";
end st_lc_fpga_top_0_rst_ctrl_high;

architecture STRUCTURE of st_lc_fpga_top_0_rst_ctrl_high is
  signal fpga_rst_cnt : STD_LOGIC_VECTOR ( 2 to 2 );
  signal fpga_rst_cnt0 : STD_LOGIC;
  signal \fpga_rst_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \fpga_rst_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \fpga_rst_cnt[6]_i_4_n_0\ : STD_LOGIC;
  signal \fpga_rst_cnt[6]_i_5_n_0\ : STD_LOGIC;
  signal \fpga_rst_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \fpga_rst_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \fpga_rst_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \fpga_rst_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \fpga_rst_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \fpga_rst_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \fpga_rst_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal fpga_rst_i_1_n_0 : STD_LOGIC;
  signal \^locked_dly_reg[3]\ : STD_LOGIC;
  signal \locked_dly_reg_n_0_[0]\ : STD_LOGIC;
  signal \locked_dly_reg_n_0_[1]\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^reset_i\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fpga_rst_cnt[0]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \fpga_rst_cnt[0]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \fpga_rst_cnt[1]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \fpga_rst_cnt[2]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \fpga_rst_cnt[3]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \fpga_rst_cnt[4]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \fpga_rst_cnt[6]_i_3\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \fpga_rst_cnt[6]_i_4\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \fpga_rst_cnt[6]_i_5\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \fpga_rst_cnt[7]_i_4\ : label is "soft_lutpair186";
begin
  \locked_dly_reg[3]\ <= \^locked_dly_reg[3]\;
  reset_i <= \^reset_i\;
\fpga_rst_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12FF1212"
    )
        port map (
      I0 => \fpga_rst_cnt_reg_n_0_[0]\,
      I1 => \fpga_rst_cnt[0]_i_2_n_0\,
      I2 => fpga_rst_cnt0,
      I3 => p_0_in,
      I4 => \^locked_dly_reg[3]\,
      O => \fpga_rst_cnt[0]_i_1_n_0\
    );
\fpga_rst_cnt[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \fpga_rst_cnt[6]_i_4_n_0\,
      I1 => \fpga_rst_cnt_reg_n_0_[5]\,
      I2 => \fpga_rst_cnt_reg_n_0_[6]\,
      I3 => \fpga_rst_cnt_reg_n_0_[4]\,
      O => \fpga_rst_cnt[0]_i_2_n_0\
    );
\fpga_rst_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \fpga_rst_cnt_reg_n_0_[1]\,
      I1 => \fpga_rst_cnt_reg_n_0_[0]\,
      O => p_2_in(1)
    );
\fpga_rst_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \fpga_rst_cnt_reg_n_0_[2]\,
      I1 => \fpga_rst_cnt_reg_n_0_[0]\,
      I2 => \fpga_rst_cnt_reg_n_0_[1]\,
      O => p_2_in(2)
    );
\fpga_rst_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \fpga_rst_cnt_reg_n_0_[3]\,
      I1 => \fpga_rst_cnt_reg_n_0_[1]\,
      I2 => \fpga_rst_cnt_reg_n_0_[0]\,
      I3 => \fpga_rst_cnt_reg_n_0_[2]\,
      O => p_2_in(3)
    );
\fpga_rst_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \fpga_rst_cnt_reg_n_0_[4]\,
      I1 => \fpga_rst_cnt_reg_n_0_[2]\,
      I2 => \fpga_rst_cnt_reg_n_0_[0]\,
      I3 => \fpga_rst_cnt_reg_n_0_[1]\,
      I4 => \fpga_rst_cnt_reg_n_0_[3]\,
      O => p_2_in(4)
    );
\fpga_rst_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \fpga_rst_cnt_reg_n_0_[5]\,
      I1 => \fpga_rst_cnt_reg_n_0_[3]\,
      I2 => \fpga_rst_cnt_reg_n_0_[1]\,
      I3 => \fpga_rst_cnt_reg_n_0_[0]\,
      I4 => \fpga_rst_cnt_reg_n_0_[2]\,
      I5 => \fpga_rst_cnt_reg_n_0_[4]\,
      O => p_2_in(5)
    );
\fpga_rst_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444444444444444"
    )
        port map (
      I0 => p_0_in,
      I1 => \^locked_dly_reg[3]\,
      I2 => \fpga_rst_cnt_reg_n_0_[4]\,
      I3 => \fpga_rst_cnt_reg_n_0_[6]\,
      I4 => \fpga_rst_cnt_reg_n_0_[5]\,
      I5 => \fpga_rst_cnt[6]_i_4_n_0\,
      O => fpga_rst_cnt(2)
    );
\fpga_rst_cnt[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \fpga_rst_cnt[6]_i_5_n_0\,
      I1 => \fpga_rst_cnt_reg_n_0_[4]\,
      I2 => \fpga_rst_cnt_reg_n_0_[3]\,
      I3 => \fpga_rst_cnt_reg_n_0_[1]\,
      O => fpga_rst_cnt0
    );
\fpga_rst_cnt[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \fpga_rst_cnt_reg_n_0_[6]\,
      I1 => \fpga_rst_cnt_reg_n_0_[5]\,
      I2 => \fpga_rst_cnt_reg_n_0_[4]\,
      I3 => \fpga_rst_cnt[6]_i_4_n_0\,
      O => p_2_in(6)
    );
\fpga_rst_cnt[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \fpga_rst_cnt_reg_n_0_[3]\,
      I1 => \fpga_rst_cnt_reg_n_0_[1]\,
      I2 => \fpga_rst_cnt_reg_n_0_[0]\,
      I3 => \fpga_rst_cnt_reg_n_0_[2]\,
      O => \fpga_rst_cnt[6]_i_4_n_0\
    );
\fpga_rst_cnt[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \fpga_rst_cnt_reg_n_0_[2]\,
      I1 => \fpga_rst_cnt_reg_n_0_[6]\,
      I2 => \fpga_rst_cnt_reg_n_0_[0]\,
      I3 => \fpga_rst_cnt_reg_n_0_[5]\,
      O => \fpga_rst_cnt[6]_i_5_n_0\
    );
\fpga_rst_cnt[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^locked_dly_reg[3]\,
      I1 => p_0_in,
      O => \fpga_rst_cnt_reg[1]_0\
    );
\fpga_rst_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => USER_CLK_N,
      CE => '1',
      D => \fpga_rst_cnt[0]_i_1_n_0\,
      Q => \fpga_rst_cnt_reg_n_0_[0]\,
      R => '0'
    );
\fpga_rst_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => USER_CLK_N,
      CE => fpga_rst_cnt0,
      D => p_2_in(1),
      Q => \fpga_rst_cnt_reg_n_0_[1]\,
      R => fpga_rst_cnt(2)
    );
\fpga_rst_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => USER_CLK_N,
      CE => fpga_rst_cnt0,
      D => p_2_in(2),
      Q => \fpga_rst_cnt_reg_n_0_[2]\,
      R => fpga_rst_cnt(2)
    );
\fpga_rst_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => USER_CLK_N,
      CE => fpga_rst_cnt0,
      D => p_2_in(3),
      Q => \fpga_rst_cnt_reg_n_0_[3]\,
      R => fpga_rst_cnt(2)
    );
\fpga_rst_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => USER_CLK_N,
      CE => fpga_rst_cnt0,
      D => p_2_in(4),
      Q => \fpga_rst_cnt_reg_n_0_[4]\,
      R => fpga_rst_cnt(2)
    );
\fpga_rst_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => USER_CLK_N,
      CE => fpga_rst_cnt0,
      D => p_2_in(5),
      Q => \fpga_rst_cnt_reg_n_0_[5]\,
      R => fpga_rst_cnt(2)
    );
\fpga_rst_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => USER_CLK_N,
      CE => fpga_rst_cnt0,
      D => p_2_in(6),
      Q => \fpga_rst_cnt_reg_n_0_[6]\,
      R => fpga_rst_cnt(2)
    );
fpga_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F444444444444"
    )
        port map (
      I0 => \fpga_rst_cnt[0]_i_2_n_0\,
      I1 => \^reset_i\,
      I2 => \fpga_rst_cnt_reg_n_0_[3]\,
      I3 => \fpga_rst_cnt_reg_n_0_[4]\,
      I4 => \fpga_rst_cnt_reg_n_0_[1]\,
      I5 => \fpga_rst_cnt[6]_i_5_n_0\,
      O => fpga_rst_i_1_n_0
    );
fpga_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => USER_CLK_N,
      CE => '1',
      D => fpga_rst_i_1_n_0,
      Q => \^reset_i\,
      R => '0'
    );
\locked_dly_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => USER_CLK_N,
      CE => '1',
      D => pll_rst_n,
      Q => \locked_dly_reg_n_0_[0]\,
      R => '0'
    );
\locked_dly_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => USER_CLK_N,
      CE => '1',
      D => \locked_dly_reg_n_0_[0]\,
      Q => \locked_dly_reg_n_0_[1]\,
      R => '0'
    );
\locked_dly_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => USER_CLK_N,
      CE => '1',
      D => \locked_dly_reg_n_0_[1]\,
      Q => \^locked_dly_reg[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_rst_ctrl_high_gt is
  port (
    p_0_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \locked_dly_reg[2]\ : in STD_LOGIC;
    USER_CLK_N : in STD_LOGIC;
    \locked_dly_reg[2]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_rst_ctrl_high_gt : entity is "rst_ctrl_high_gt";
end st_lc_fpga_top_0_rst_ctrl_high_gt;

architecture STRUCTURE of st_lc_fpga_top_0_rst_ctrl_high_gt is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \fpga_rst_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \fpga_rst_cnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \fpga_rst_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \fpga_rst_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \fpga_rst_cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \fpga_rst_cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \fpga_rst_cnt[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \fpga_rst_cnt[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \fpga_rst_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \fpga_rst_cnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \fpga_rst_cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \fpga_rst_cnt[7]_i_5_n_0\ : STD_LOGIC;
  signal \fpga_rst_cnt[7]_i_6_n_0\ : STD_LOGIC;
  signal \fpga_rst_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \fpga_rst_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \fpga_rst_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \fpga_rst_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \fpga_rst_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \fpga_rst_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \fpga_rst_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \fpga_rst_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \fpga_rst_i_1__0_n_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fpga_rst_cnt[0]_i_2__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \fpga_rst_cnt[2]_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \fpga_rst_cnt[3]_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \fpga_rst_cnt[4]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \fpga_rst_cnt[7]_i_3\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \fpga_rst_cnt[7]_i_5\ : label is "soft_lutpair192";
begin
  D(0) <= \^d\(0);
  p_0_in <= \^p_0_in\;
\fpga_rst_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0045FFFF00450045"
    )
        port map (
      I0 => \fpga_rst_cnt_reg_n_0_[0]\,
      I1 => \fpga_rst_cnt_reg_n_0_[1]\,
      I2 => \fpga_rst_cnt[7]_i_6_n_0\,
      I3 => \fpga_rst_cnt[0]_i_2__0_n_0\,
      I4 => \^p_0_in\,
      I5 => \locked_dly_reg[2]\,
      O => \fpga_rst_cnt[0]_i_1_n_0\
    );
\fpga_rst_cnt[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \fpga_rst_cnt_reg_n_0_[7]\,
      I1 => \fpga_rst_cnt_reg_n_0_[5]\,
      I2 => \fpga_rst_cnt[7]_i_5_n_0\,
      I3 => \fpga_rst_cnt_reg_n_0_[4]\,
      I4 => \fpga_rst_cnt_reg_n_0_[6]\,
      O => \fpga_rst_cnt[0]_i_2__0_n_0\
    );
\fpga_rst_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \fpga_rst_cnt_reg_n_0_[1]\,
      I1 => \fpga_rst_cnt_reg_n_0_[0]\,
      O => \fpga_rst_cnt[1]_i_1__0_n_0\
    );
\fpga_rst_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \fpga_rst_cnt_reg_n_0_[2]\,
      I1 => \fpga_rst_cnt_reg_n_0_[0]\,
      I2 => \fpga_rst_cnt_reg_n_0_[1]\,
      O => \fpga_rst_cnt[2]_i_1__0_n_0\
    );
\fpga_rst_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \fpga_rst_cnt_reg_n_0_[3]\,
      I1 => \fpga_rst_cnt_reg_n_0_[1]\,
      I2 => \fpga_rst_cnt_reg_n_0_[0]\,
      I3 => \fpga_rst_cnt_reg_n_0_[2]\,
      O => \fpga_rst_cnt[3]_i_1__0_n_0\
    );
\fpga_rst_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \fpga_rst_cnt_reg_n_0_[4]\,
      I1 => \fpga_rst_cnt_reg_n_0_[2]\,
      I2 => \fpga_rst_cnt_reg_n_0_[3]\,
      I3 => \fpga_rst_cnt_reg_n_0_[1]\,
      I4 => \fpga_rst_cnt_reg_n_0_[0]\,
      O => \fpga_rst_cnt[4]_i_1__0_n_0\
    );
\fpga_rst_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \fpga_rst_cnt_reg_n_0_[5]\,
      I1 => \fpga_rst_cnt_reg_n_0_[0]\,
      I2 => \fpga_rst_cnt_reg_n_0_[1]\,
      I3 => \fpga_rst_cnt_reg_n_0_[3]\,
      I4 => \fpga_rst_cnt_reg_n_0_[2]\,
      I5 => \fpga_rst_cnt_reg_n_0_[4]\,
      O => \fpga_rst_cnt[5]_i_1__0_n_0\
    );
\fpga_rst_cnt[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \fpga_rst_cnt_reg_n_0_[6]\,
      I1 => \fpga_rst_cnt_reg_n_0_[4]\,
      I2 => \fpga_rst_cnt[7]_i_5_n_0\,
      I3 => \fpga_rst_cnt_reg_n_0_[5]\,
      O => \fpga_rst_cnt[6]_i_1__0_n_0\
    );
\fpga_rst_cnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \locked_dly_reg[2]_0\,
      I1 => \fpga_rst_cnt_reg_n_0_[7]\,
      I2 => \fpga_rst_cnt_reg_n_0_[6]\,
      I3 => \fpga_rst_cnt_reg_n_0_[4]\,
      I4 => \fpga_rst_cnt_reg_n_0_[5]\,
      I5 => \fpga_rst_cnt[7]_i_5_n_0\,
      O => \fpga_rst_cnt[7]_i_1_n_0\
    );
\fpga_rst_cnt[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \fpga_rst_cnt_reg_n_0_[0]\,
      I1 => \fpga_rst_cnt_reg_n_0_[1]\,
      I2 => \fpga_rst_cnt[7]_i_6_n_0\,
      O => \fpga_rst_cnt[7]_i_2_n_0\
    );
\fpga_rst_cnt[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \fpga_rst_cnt_reg_n_0_[7]\,
      I1 => \fpga_rst_cnt_reg_n_0_[5]\,
      I2 => \fpga_rst_cnt[7]_i_5_n_0\,
      I3 => \fpga_rst_cnt_reg_n_0_[4]\,
      I4 => \fpga_rst_cnt_reg_n_0_[6]\,
      O => \fpga_rst_cnt[7]_i_3_n_0\
    );
\fpga_rst_cnt[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \fpga_rst_cnt_reg_n_0_[0]\,
      I1 => \fpga_rst_cnt_reg_n_0_[1]\,
      I2 => \fpga_rst_cnt_reg_n_0_[3]\,
      I3 => \fpga_rst_cnt_reg_n_0_[2]\,
      O => \fpga_rst_cnt[7]_i_5_n_0\
    );
\fpga_rst_cnt[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \fpga_rst_cnt_reg_n_0_[7]\,
      I1 => \fpga_rst_cnt_reg_n_0_[5]\,
      I2 => \fpga_rst_cnt_reg_n_0_[2]\,
      I3 => \fpga_rst_cnt_reg_n_0_[3]\,
      I4 => \fpga_rst_cnt_reg_n_0_[4]\,
      I5 => \fpga_rst_cnt_reg_n_0_[6]\,
      O => \fpga_rst_cnt[7]_i_6_n_0\
    );
\fpga_rst_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => USER_CLK_N,
      CE => '1',
      D => \fpga_rst_cnt[0]_i_1_n_0\,
      Q => \fpga_rst_cnt_reg_n_0_[0]\,
      R => '0'
    );
\fpga_rst_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => USER_CLK_N,
      CE => \fpga_rst_cnt[7]_i_2_n_0\,
      D => \fpga_rst_cnt[1]_i_1__0_n_0\,
      Q => \fpga_rst_cnt_reg_n_0_[1]\,
      R => \fpga_rst_cnt[7]_i_1_n_0\
    );
\fpga_rst_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => USER_CLK_N,
      CE => \fpga_rst_cnt[7]_i_2_n_0\,
      D => \fpga_rst_cnt[2]_i_1__0_n_0\,
      Q => \fpga_rst_cnt_reg_n_0_[2]\,
      R => \fpga_rst_cnt[7]_i_1_n_0\
    );
\fpga_rst_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => USER_CLK_N,
      CE => \fpga_rst_cnt[7]_i_2_n_0\,
      D => \fpga_rst_cnt[3]_i_1__0_n_0\,
      Q => \fpga_rst_cnt_reg_n_0_[3]\,
      R => \fpga_rst_cnt[7]_i_1_n_0\
    );
\fpga_rst_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => USER_CLK_N,
      CE => \fpga_rst_cnt[7]_i_2_n_0\,
      D => \fpga_rst_cnt[4]_i_1__0_n_0\,
      Q => \fpga_rst_cnt_reg_n_0_[4]\,
      R => \fpga_rst_cnt[7]_i_1_n_0\
    );
\fpga_rst_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => USER_CLK_N,
      CE => \fpga_rst_cnt[7]_i_2_n_0\,
      D => \fpga_rst_cnt[5]_i_1__0_n_0\,
      Q => \fpga_rst_cnt_reg_n_0_[5]\,
      R => \fpga_rst_cnt[7]_i_1_n_0\
    );
\fpga_rst_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => USER_CLK_N,
      CE => \fpga_rst_cnt[7]_i_2_n_0\,
      D => \fpga_rst_cnt[6]_i_1__0_n_0\,
      Q => \fpga_rst_cnt_reg_n_0_[6]\,
      R => \fpga_rst_cnt[7]_i_1_n_0\
    );
\fpga_rst_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => USER_CLK_N,
      CE => \fpga_rst_cnt[7]_i_2_n_0\,
      D => \fpga_rst_cnt[7]_i_3_n_0\,
      Q => \fpga_rst_cnt_reg_n_0_[7]\,
      R => \fpga_rst_cnt[7]_i_1_n_0\
    );
\fpga_rst_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \fpga_rst_cnt[0]_i_2__0_n_0\,
      I1 => \^d\(0),
      I2 => \fpga_rst_cnt_reg_n_0_[0]\,
      I3 => \fpga_rst_cnt_reg_n_0_[1]\,
      I4 => \fpga_rst_cnt[7]_i_6_n_0\,
      O => \fpga_rst_i_1__0_n_0\
    );
fpga_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => USER_CLK_N,
      CE => '1',
      D => \fpga_rst_i_1__0_n_0\,
      Q => \^d\(0),
      R => '0'
    );
\locked_dly_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => USER_CLK_N,
      CE => '1',
      D => \locked_dly_reg[2]\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_uart_rx is
  port (
    \rx_frame_state_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_frame_state : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rx_frame_state_reg[4]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_frame_state_reg[0]\ : out STD_LOGIC;
    \rx_frame_state_reg[4]_0\ : out STD_LOGIC;
    \rx_data_length_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_cnt_reg[2]\ : out STD_LOGIC;
    soft_reset_cmd0 : out STD_LOGIC;
    spi_flash_switch_reg : out STD_LOGIC;
    rx_length_char_cnt_reg : out STD_LOGIC;
    clk_out3 : in STD_LOGIC;
    fpga_rst_reg : in STD_LOGIC;
    \rx_frame_state_reg[4]_1\ : in STD_LOGIC;
    \rx_frame_state_reg[0]_0\ : in STD_LOGIC;
    \rx_frame_state_reg[4]_2\ : in STD_LOGIC;
    \rx_frame_state_reg[3]\ : in STD_LOGIC;
    \rx_frame_state_reg[1]_0\ : in STD_LOGIC;
    \rx_frame_state_reg[2]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_cnt_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_length_char_cnt : in STD_LOGIC;
    \rx_txcmd_buffer_reg[4]\ : in STD_LOGIC;
    \rx_txcmd_buffer_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_data_cnt : in STD_LOGIC_VECTOR ( 6 downto 0 );
    soft_reset_cmd_reg : in STD_LOGIC;
    spi_flash_switch : in STD_LOGIC;
    HP_UART_TX : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_uart_rx : entity is "uart_rx";
end st_lc_fpga_top_0_uart_rx;

architecture STRUCTURE of st_lc_fpga_top_0_uart_rx is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \com_232_rx_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \com_232_rx_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal \payload_bit_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \payload_bit_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \payload_bit_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \payload_bit_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \payload_bit_cnt[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \payload_bit_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \payload_bit_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \payload_bit_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \payload_bit_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \payload_bit_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal per_bit_cnt0 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \per_bit_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \per_bit_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \per_bit_cnt[10]_i_10_n_0\ : STD_LOGIC;
  signal \per_bit_cnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \per_bit_cnt[10]_i_2_n_0\ : STD_LOGIC;
  signal \per_bit_cnt[10]_i_4_n_0\ : STD_LOGIC;
  signal \per_bit_cnt[10]_i_5_n_0\ : STD_LOGIC;
  signal \per_bit_cnt[10]_i_6_n_0\ : STD_LOGIC;
  signal \per_bit_cnt[10]_i_7_n_0\ : STD_LOGIC;
  signal \per_bit_cnt[10]_i_8_n_0\ : STD_LOGIC;
  signal \per_bit_cnt[10]_i_9_n_0\ : STD_LOGIC;
  signal \per_bit_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \per_bit_cnt[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \per_bit_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \per_bit_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \per_bit_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \per_bit_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \per_bit_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \per_bit_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \per_bit_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \per_bit_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \per_bit_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \per_bit_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \per_bit_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal \^rx_data_cnt_reg[2]\ : STD_LOGIC;
  signal \rx_data_length[6]_i_2_n_0\ : STD_LOGIC;
  signal \^rx_frame_state\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \rx_frame_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \rx_frame_state[4]_i_7_n_0\ : STD_LOGIC;
  signal \rx_frame_state[4]_i_8_n_0\ : STD_LOGIC;
  signal \rx_frame_state[4]_i_9_n_0\ : STD_LOGIC;
  signal \^rx_frame_state_reg[4]_0\ : STD_LOGIC;
  signal rx_length_char_cnt_i_2_n_0 : STD_LOGIC;
  signal rx_state111_out : STD_LOGIC;
  signal rx_state17_out : STD_LOGIC;
  signal rx_state19_out : STD_LOGIC;
  signal \rx_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \rx_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \rx_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \rx_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \rx_state_reg_n_0_[4]\ : STD_LOGIC;
  signal rx_valid : STD_LOGIC;
  signal rx_valid0 : STD_LOGIC;
  signal rx_valid_i_2_n_0 : STD_LOGIC;
  signal serial_rx_data_buf : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal serial_rx_data_buf0 : STD_LOGIC;
  signal soft_reset_cmd_i_2_n_0 : STD_LOGIC;
  signal soft_reset_cmd_i_3_n_0 : STD_LOGIC;
  signal soft_reset_cmd_i_4_n_0 : STD_LOGIC;
  signal soft_reset_cmd_i_5_n_0 : STD_LOGIC;
  signal spi_flash_switch0 : STD_LOGIC;
  signal \stop_bit_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \stop_bit_cnt_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \payload_bit_cnt[3]_i_5\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \per_bit_cnt[10]_i_10\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \per_bit_cnt[10]_i_5\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \per_bit_cnt[10]_i_6\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \per_bit_cnt[2]_i_1__0\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \per_bit_cnt[3]_i_1__0\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \per_bit_cnt[4]_i_1__0\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \per_bit_cnt[6]_i_1__0\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \per_bit_cnt[7]_i_1__0\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \per_bit_cnt[8]_i_1__0\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \per_bit_cnt[9]_i_1__0\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \rx_data_cnt[6]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \rx_frame_state[0]_i_2\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \rx_frame_state[3]_i_2\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \rx_frame_state[4]_i_8\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of rx_valid_i_2 : label is "soft_lutpair401";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \rx_data_cnt_reg[2]\ <= \^rx_data_cnt_reg[2]\;
  rx_frame_state(4 downto 0) <= \^rx_frame_state\(4 downto 0);
  \rx_frame_state_reg[4]_0\ <= \^rx_frame_state_reg[4]_0\;
\com_232_rx_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => HP_UART_TX,
      Q => \com_232_rx_reg_reg_n_0_[0]\,
      R => '0'
    );
\com_232_rx_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \com_232_rx_reg_reg_n_0_[0]\,
      Q => \com_232_rx_reg_reg_n_0_[1]\,
      R => '0'
    );
\com_232_rx_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \com_232_rx_reg_reg_n_0_[1]\,
      Q => p_0_in,
      R => '0'
    );
\com_232_rx_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => p_0_in,
      Q => p_1_in,
      R => '0'
    );
\payload_bit_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F2F6"
    )
        port map (
      I0 => \payload_bit_cnt_reg_n_0_[0]\,
      I1 => p_6_in,
      I2 => rx_state19_out,
      I3 => \payload_bit_cnt_reg_n_0_[3]\,
      I4 => rx_state111_out,
      I5 => fpga_rst_reg,
      O => \payload_bit_cnt[0]_i_1_n_0\
    );
\payload_bit_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000006000A000A"
    )
        port map (
      I0 => \payload_bit_cnt_reg_n_0_[1]\,
      I1 => \payload_bit_cnt_reg_n_0_[0]\,
      I2 => rx_state19_out,
      I3 => \payload_bit_cnt[3]_i_4_n_0\,
      I4 => \payload_bit_cnt_reg_n_0_[3]\,
      I5 => p_6_in,
      O => \payload_bit_cnt[1]_i_1_n_0\
    );
\payload_bit_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000006000A000A"
    )
        port map (
      I0 => \payload_bit_cnt_reg_n_0_[2]\,
      I1 => \payload_bit_cnt[3]_i_2__0_n_0\,
      I2 => rx_state19_out,
      I3 => \payload_bit_cnt[3]_i_4_n_0\,
      I4 => \payload_bit_cnt_reg_n_0_[3]\,
      I5 => p_6_in,
      O => \payload_bit_cnt[2]_i_1_n_0\
    );
\payload_bit_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008000F0000"
    )
        port map (
      I0 => \payload_bit_cnt_reg_n_0_[2]\,
      I1 => \payload_bit_cnt[3]_i_2__0_n_0\,
      I2 => rx_state19_out,
      I3 => \payload_bit_cnt[3]_i_4_n_0\,
      I4 => \payload_bit_cnt_reg_n_0_[3]\,
      I5 => p_6_in,
      O => \payload_bit_cnt[3]_i_1_n_0\
    );
\payload_bit_cnt[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \payload_bit_cnt_reg_n_0_[0]\,
      I1 => \payload_bit_cnt_reg_n_0_[1]\,
      O => \payload_bit_cnt[3]_i_2__0_n_0\
    );
\payload_bit_cnt[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \per_bit_cnt[10]_i_10_n_0\,
      I1 => \rx_state_reg_n_0_[0]\,
      I2 => \rx_state_reg_n_0_[1]\,
      I3 => \rx_state_reg_n_0_[2]\,
      I4 => \rx_state_reg_n_0_[4]\,
      O => rx_state19_out
    );
\payload_bit_cnt[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => fpga_rst_reg,
      I1 => rx_state111_out,
      O => \payload_bit_cnt[3]_i_4_n_0\
    );
\payload_bit_cnt[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \per_bit_cnt[10]_i_10_n_0\,
      I1 => \rx_state_reg_n_0_[4]\,
      I2 => \rx_state_reg_n_0_[2]\,
      I3 => \rx_state_reg_n_0_[0]\,
      I4 => \rx_state_reg_n_0_[1]\,
      O => p_6_in
    );
\payload_bit_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \payload_bit_cnt[0]_i_1_n_0\,
      Q => \payload_bit_cnt_reg_n_0_[0]\,
      R => '0'
    );
\payload_bit_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \payload_bit_cnt[1]_i_1_n_0\,
      Q => \payload_bit_cnt_reg_n_0_[1]\,
      R => '0'
    );
\payload_bit_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \payload_bit_cnt[2]_i_1_n_0\,
      Q => \payload_bit_cnt_reg_n_0_[2]\,
      R => '0'
    );
\payload_bit_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \payload_bit_cnt[3]_i_1_n_0\,
      Q => \payload_bit_cnt_reg_n_0_[3]\,
      R => '0'
    );
\per_bit_cnt[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0032"
    )
        port map (
      I0 => \per_bit_cnt_reg_n_0_[1]\,
      I1 => \per_bit_cnt_reg_n_0_[0]\,
      I2 => \per_bit_cnt[10]_i_6_n_0\,
      I3 => \per_bit_cnt[10]_i_4_n_0\,
      I4 => \per_bit_cnt[0]_i_2_n_0\,
      O => \per_bit_cnt[0]_i_1__0_n_0\
    );
\per_bit_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFAAAAAAAA"
    )
        port map (
      I0 => rx_state111_out,
      I1 => \rx_state_reg_n_0_[1]\,
      I2 => \rx_state_reg_n_0_[0]\,
      I3 => \rx_state_reg_n_0_[4]\,
      I4 => \rx_state_reg_n_0_[2]\,
      I5 => \per_bit_cnt[10]_i_10_n_0\,
      O => \per_bit_cnt[0]_i_2_n_0\
    );
\per_bit_cnt[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \per_bit_cnt[10]_i_4_n_0\,
      I1 => \per_bit_cnt[10]_i_5_n_0\,
      I2 => fpga_rst_reg,
      I3 => rx_state111_out,
      O => \per_bit_cnt[10]_i_1_n_0\
    );
\per_bit_cnt[10]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \per_bit_cnt[10]_i_8_n_0\,
      I1 => \per_bit_cnt_reg_n_0_[10]\,
      I2 => \per_bit_cnt_reg_n_0_[9]\,
      I3 => \per_bit_cnt_reg_n_0_[8]\,
      O => \per_bit_cnt[10]_i_10_n_0\
    );
\per_bit_cnt[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \per_bit_cnt_reg_n_0_[1]\,
      I1 => \per_bit_cnt_reg_n_0_[0]\,
      I2 => \per_bit_cnt[10]_i_6_n_0\,
      O => \per_bit_cnt[10]_i_2_n_0\
    );
\per_bit_cnt[10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \per_bit_cnt_reg_n_0_[10]\,
      I1 => \per_bit_cnt_reg_n_0_[8]\,
      I2 => \per_bit_cnt_reg_n_0_[6]\,
      I3 => \per_bit_cnt[10]_i_7_n_0\,
      I4 => \per_bit_cnt_reg_n_0_[7]\,
      I5 => \per_bit_cnt_reg_n_0_[9]\,
      O => per_bit_cnt0(10)
    );
\per_bit_cnt[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0E000"
    )
        port map (
      I0 => \per_bit_cnt_reg_n_0_[2]\,
      I1 => \per_bit_cnt[10]_i_8_n_0\,
      I2 => \per_bit_cnt[10]_i_9_n_0\,
      I3 => \per_bit_cnt_reg_n_0_[8]\,
      I4 => \per_bit_cnt_reg_n_0_[9]\,
      I5 => \per_bit_cnt_reg_n_0_[10]\,
      O => \per_bit_cnt[10]_i_4_n_0\
    );
\per_bit_cnt[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => \per_bit_cnt[10]_i_10_n_0\,
      I1 => \rx_state_reg_n_0_[2]\,
      I2 => \rx_state_reg_n_0_[4]\,
      I3 => \rx_state_reg_n_0_[0]\,
      I4 => \rx_state_reg_n_0_[1]\,
      O => \per_bit_cnt[10]_i_5_n_0\
    );
\per_bit_cnt[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \per_bit_cnt_reg_n_0_[8]\,
      I1 => \per_bit_cnt_reg_n_0_[2]\,
      I2 => \per_bit_cnt_reg_n_0_[9]\,
      I3 => \per_bit_cnt_reg_n_0_[10]\,
      I4 => \per_bit_cnt[10]_i_8_n_0\,
      O => \per_bit_cnt[10]_i_6_n_0\
    );
\per_bit_cnt[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \per_bit_cnt_reg_n_0_[5]\,
      I1 => \per_bit_cnt_reg_n_0_[4]\,
      I2 => \per_bit_cnt_reg_n_0_[2]\,
      I3 => \per_bit_cnt_reg_n_0_[0]\,
      I4 => \per_bit_cnt_reg_n_0_[1]\,
      I5 => \per_bit_cnt_reg_n_0_[3]\,
      O => \per_bit_cnt[10]_i_7_n_0\
    );
\per_bit_cnt[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \per_bit_cnt_reg_n_0_[4]\,
      I1 => \per_bit_cnt_reg_n_0_[5]\,
      I2 => \per_bit_cnt_reg_n_0_[7]\,
      I3 => \per_bit_cnt_reg_n_0_[3]\,
      I4 => \per_bit_cnt_reg_n_0_[6]\,
      O => \per_bit_cnt[10]_i_8_n_0\
    );
\per_bit_cnt[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \stop_bit_cnt_reg_n_0_[0]\,
      I1 => \rx_state_reg_n_0_[2]\,
      I2 => \rx_state_reg_n_0_[4]\,
      I3 => \rx_state_reg_n_0_[0]\,
      I4 => \rx_state_reg_n_0_[1]\,
      O => \per_bit_cnt[10]_i_9_n_0\
    );
\per_bit_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \per_bit_cnt_reg_n_0_[0]\,
      I1 => \per_bit_cnt_reg_n_0_[1]\,
      O => per_bit_cnt0(1)
    );
\per_bit_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \per_bit_cnt_reg_n_0_[2]\,
      I1 => \per_bit_cnt_reg_n_0_[1]\,
      I2 => \per_bit_cnt_reg_n_0_[0]\,
      O => \per_bit_cnt[2]_i_1__0_n_0\
    );
\per_bit_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \per_bit_cnt_reg_n_0_[3]\,
      I1 => \per_bit_cnt_reg_n_0_[1]\,
      I2 => \per_bit_cnt_reg_n_0_[0]\,
      I3 => \per_bit_cnt_reg_n_0_[2]\,
      O => per_bit_cnt0(3)
    );
\per_bit_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \per_bit_cnt_reg_n_0_[4]\,
      I1 => \per_bit_cnt_reg_n_0_[2]\,
      I2 => \per_bit_cnt_reg_n_0_[0]\,
      I3 => \per_bit_cnt_reg_n_0_[1]\,
      I4 => \per_bit_cnt_reg_n_0_[3]\,
      O => per_bit_cnt0(4)
    );
\per_bit_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \per_bit_cnt_reg_n_0_[3]\,
      I1 => \per_bit_cnt_reg_n_0_[1]\,
      I2 => \per_bit_cnt_reg_n_0_[0]\,
      I3 => \per_bit_cnt_reg_n_0_[2]\,
      I4 => \per_bit_cnt_reg_n_0_[4]\,
      I5 => \per_bit_cnt_reg_n_0_[5]\,
      O => per_bit_cnt0(5)
    );
\per_bit_cnt[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \per_bit_cnt_reg_n_0_[6]\,
      I1 => \per_bit_cnt[10]_i_7_n_0\,
      O => per_bit_cnt0(6)
    );
\per_bit_cnt[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \per_bit_cnt_reg_n_0_[7]\,
      I1 => \per_bit_cnt[10]_i_7_n_0\,
      I2 => \per_bit_cnt_reg_n_0_[6]\,
      O => per_bit_cnt0(7)
    );
\per_bit_cnt[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \per_bit_cnt_reg_n_0_[8]\,
      I1 => \per_bit_cnt_reg_n_0_[6]\,
      I2 => \per_bit_cnt[10]_i_7_n_0\,
      I3 => \per_bit_cnt_reg_n_0_[7]\,
      O => \per_bit_cnt[8]_i_1__0_n_0\
    );
\per_bit_cnt[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \per_bit_cnt_reg_n_0_[9]\,
      I1 => \per_bit_cnt_reg_n_0_[7]\,
      I2 => \per_bit_cnt[10]_i_7_n_0\,
      I3 => \per_bit_cnt_reg_n_0_[6]\,
      I4 => \per_bit_cnt_reg_n_0_[8]\,
      O => per_bit_cnt0(9)
    );
\per_bit_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \per_bit_cnt[0]_i_1__0_n_0\,
      Q => \per_bit_cnt_reg_n_0_[0]\,
      R => fpga_rst_reg
    );
\per_bit_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => \per_bit_cnt[10]_i_2_n_0\,
      D => per_bit_cnt0(10),
      Q => \per_bit_cnt_reg_n_0_[10]\,
      R => \per_bit_cnt[10]_i_1_n_0\
    );
\per_bit_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => \per_bit_cnt[10]_i_2_n_0\,
      D => per_bit_cnt0(1),
      Q => \per_bit_cnt_reg_n_0_[1]\,
      R => \per_bit_cnt[10]_i_1_n_0\
    );
\per_bit_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => \per_bit_cnt[10]_i_2_n_0\,
      D => \per_bit_cnt[2]_i_1__0_n_0\,
      Q => \per_bit_cnt_reg_n_0_[2]\,
      R => \per_bit_cnt[10]_i_1_n_0\
    );
\per_bit_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => \per_bit_cnt[10]_i_2_n_0\,
      D => per_bit_cnt0(3),
      Q => \per_bit_cnt_reg_n_0_[3]\,
      R => \per_bit_cnt[10]_i_1_n_0\
    );
\per_bit_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => \per_bit_cnt[10]_i_2_n_0\,
      D => per_bit_cnt0(4),
      Q => \per_bit_cnt_reg_n_0_[4]\,
      R => \per_bit_cnt[10]_i_1_n_0\
    );
\per_bit_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => \per_bit_cnt[10]_i_2_n_0\,
      D => per_bit_cnt0(5),
      Q => \per_bit_cnt_reg_n_0_[5]\,
      R => \per_bit_cnt[10]_i_1_n_0\
    );
\per_bit_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => \per_bit_cnt[10]_i_2_n_0\,
      D => per_bit_cnt0(6),
      Q => \per_bit_cnt_reg_n_0_[6]\,
      R => \per_bit_cnt[10]_i_1_n_0\
    );
\per_bit_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => \per_bit_cnt[10]_i_2_n_0\,
      D => per_bit_cnt0(7),
      Q => \per_bit_cnt_reg_n_0_[7]\,
      R => \per_bit_cnt[10]_i_1_n_0\
    );
\per_bit_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => \per_bit_cnt[10]_i_2_n_0\,
      D => \per_bit_cnt[8]_i_1__0_n_0\,
      Q => \per_bit_cnt_reg_n_0_[8]\,
      R => \per_bit_cnt[10]_i_1_n_0\
    );
\per_bit_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => \per_bit_cnt[10]_i_2_n_0\,
      D => per_bit_cnt0(9),
      Q => \per_bit_cnt_reg_n_0_[9]\,
      R => \per_bit_cnt[10]_i_1_n_0\
    );
\rx_data_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rx_frame_state\(3),
      I1 => \^rx_data_cnt_reg[2]\,
      O => SR(0)
    );
\rx_data_cnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => CO(0),
      I1 => \rx_frame_state_reg[1]_0\,
      I2 => \rx_frame_state_reg[2]\,
      I3 => \rx_frame_state_reg[3]\,
      I4 => \rx_frame_state_reg[4]_2\,
      I5 => \rx_data_length[6]_i_2_n_0\,
      O => E(0)
    );
\rx_data_cnt[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \^rx_frame_state_reg[4]_0\,
      I1 => \rx_frame_state_reg[0]_0\,
      I2 => \rx_frame_state_reg[4]_2\,
      I3 => \rx_frame_state_reg[3]\,
      I4 => \rx_frame_state_reg[1]_0\,
      I5 => \rx_frame_state_reg[2]\,
      O => \^rx_data_cnt_reg[2]\
    );
\rx_data_length[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => rx_length_char_cnt,
      I1 => \rx_data_length[6]_i_2_n_0\,
      I2 => \rx_frame_state_reg[2]\,
      I3 => \rx_frame_state_reg[1]_0\,
      I4 => \rx_frame_state_reg[4]_2\,
      I5 => \rx_frame_state_reg[3]\,
      O => \rx_data_length_reg[0]\(0)
    );
\rx_data_length[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \rx_frame_state_reg[0]_0\,
      I1 => rx_valid,
      O => \rx_data_length[6]_i_2_n_0\
    );
\rx_frame_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \rx_frame_state_reg[4]_1\,
      I1 => \rx_frame_state[4]_i_9_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(5),
      I4 => \^q\(7),
      O => \^rx_frame_state\(0)
    );
\rx_frame_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => \^rx_frame_state\(3),
      I1 => \^rx_frame_state_reg[4]_0\,
      I2 => \rx_data_cnt_reg[6]\(0),
      I3 => \rx_frame_state[3]_i_4_n_0\,
      O => \rx_frame_state_reg[0]\
    );
\rx_frame_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \rx_frame_state_reg[4]_2\,
      I1 => \rx_frame_state_reg[3]\,
      I2 => \rx_frame_state_reg[2]\,
      I3 => \rx_frame_state_reg[1]_0\,
      I4 => \rx_frame_state_reg[0]_0\,
      I5 => rx_valid,
      O => \^rx_frame_state\(2)
    );
\rx_frame_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => rx_valid,
      I1 => \rx_frame_state_reg[0]_0\,
      I2 => \rx_frame_state_reg[4]_2\,
      I3 => \rx_frame_state_reg[3]\,
      I4 => \rx_frame_state_reg[2]\,
      I5 => \rx_frame_state_reg[1]_0\,
      O => \rx_frame_state[3]_i_4_n_0\
    );
\rx_frame_state[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \rx_frame_state[4]_i_7_n_0\,
      I1 => \^q\(6),
      I2 => \rx_frame_state_reg[0]_0\,
      I3 => \^q\(0),
      I4 => \rx_frame_state_reg[3]\,
      I5 => \rx_frame_state[4]_i_8_n_0\,
      O => \^rx_frame_state_reg[4]_0\
    );
\rx_frame_state[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \rx_data_cnt_reg[6]\(0),
      I1 => \rx_frame_state_reg[1]_0\,
      I2 => \rx_frame_state_reg[2]\,
      I3 => \rx_frame_state_reg[3]\,
      I4 => \rx_frame_state_reg[4]_2\,
      I5 => \rx_data_length[6]_i_2_n_0\,
      O => \^rx_frame_state\(4)
    );
\rx_frame_state[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => fpga_rst_reg,
      I1 => \^q\(7),
      I2 => \^q\(5),
      I3 => \^q\(2),
      I4 => \rx_frame_state[4]_i_9_n_0\,
      I5 => \rx_frame_state_reg[4]_1\,
      O => \rx_frame_state_reg[1]\
    );
\rx_frame_state[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020008"
    )
        port map (
      I0 => rx_valid,
      I1 => \rx_frame_state_reg[0]_0\,
      I2 => \rx_frame_state_reg[4]_2\,
      I3 => \rx_frame_state_reg[3]\,
      I4 => \rx_frame_state_reg[1]_0\,
      I5 => \rx_frame_state_reg[2]\,
      O => \rx_frame_state_reg[4]\
    );
\rx_frame_state[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => rx_length_char_cnt,
      I1 => \rx_data_length[6]_i_2_n_0\,
      I2 => \rx_frame_state_reg[2]\,
      I3 => \rx_frame_state_reg[1]_0\,
      I4 => \rx_frame_state_reg[4]_2\,
      I5 => \rx_frame_state_reg[3]\,
      O => \^rx_frame_state\(3)
    );
\rx_frame_state[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(4),
      I2 => \rx_frame_state_reg[4]_2\,
      I3 => \^q\(3),
      I4 => \rx_frame_state_reg[2]\,
      I5 => \rx_frame_state_reg[1]_0\,
      O => \rx_frame_state[4]_i_7_n_0\
    );
\rx_frame_state[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(5),
      I2 => \^q\(7),
      O => \rx_frame_state[4]_i_8_n_0\
    );
\rx_frame_state[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(4),
      I3 => \^q\(6),
      I4 => \^q\(0),
      I5 => \rx_data_length[6]_i_2_n_0\,
      O => \rx_frame_state[4]_i_9_n_0\
    );
rx_length_char_cnt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => rx_length_char_cnt,
      I1 => rx_length_char_cnt_i_2_n_0,
      I2 => fpga_rst_reg,
      O => rx_length_char_cnt_reg
    );
rx_length_char_cnt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \rx_frame_state_reg[3]\,
      I1 => \rx_frame_state_reg[4]_2\,
      I2 => \rx_frame_state_reg[1]_0\,
      I3 => \rx_frame_state_reg[2]\,
      I4 => \rx_frame_state_reg[0]_0\,
      I5 => rx_valid,
      O => rx_length_char_cnt_i_2_n_0
    );
\rx_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00050004"
    )
        port map (
      I0 => rx_state111_out,
      I1 => \rx_state[4]_i_2_n_0\,
      I2 => rx_state19_out,
      I3 => rx_state17_out,
      I4 => \rx_state_reg_n_0_[0]\,
      O => \rx_state[0]_i_1_n_0\
    );
\rx_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => rx_state111_out,
      I1 => \rx_state[4]_i_2_n_0\,
      I2 => rx_state19_out,
      I3 => rx_state17_out,
      I4 => \rx_state_reg_n_0_[1]\,
      O => \rx_state[1]_i_1_n_0\
    );
\rx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F0F2"
    )
        port map (
      I0 => \rx_state_reg_n_0_[2]\,
      I1 => \rx_state[4]_i_2_n_0\,
      I2 => rx_state19_out,
      I3 => rx_state17_out,
      I4 => rx_state111_out,
      I5 => fpga_rst_reg,
      O => \rx_state[2]_i_1_n_0\
    );
\rx_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000F2"
    )
        port map (
      I0 => \rx_state_reg_n_0_[4]\,
      I1 => \rx_state[4]_i_2_n_0\,
      I2 => rx_state17_out,
      I3 => fpga_rst_reg,
      I4 => rx_state111_out,
      I5 => rx_state19_out,
      O => \rx_state[4]_i_1_n_0\
    );
\rx_state[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \rx_state_reg_n_0_[1]\,
      I1 => \rx_state_reg_n_0_[0]\,
      I2 => \rx_state_reg_n_0_[4]\,
      I3 => \rx_state_reg_n_0_[2]\,
      I4 => \stop_bit_cnt_reg_n_0_[0]\,
      I5 => \per_bit_cnt[10]_i_6_n_0\,
      O => \rx_state[4]_i_2_n_0\
    );
\rx_state[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \payload_bit_cnt_reg_n_0_[3]\,
      I1 => \rx_state_reg_n_0_[1]\,
      I2 => \rx_state_reg_n_0_[0]\,
      I3 => \rx_state_reg_n_0_[2]\,
      I4 => \rx_state_reg_n_0_[4]\,
      I5 => \per_bit_cnt[10]_i_10_n_0\,
      O => rx_state17_out
    );
\rx_state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk_out3,
      CE => '1',
      D => \rx_state[0]_i_1_n_0\,
      Q => \rx_state_reg_n_0_[0]\,
      S => fpga_rst_reg
    );
\rx_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \rx_state[1]_i_1_n_0\,
      Q => \rx_state_reg_n_0_[1]\,
      R => fpga_rst_reg
    );
\rx_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \rx_state[2]_i_1_n_0\,
      Q => \rx_state_reg_n_0_[2]\,
      R => '0'
    );
\rx_state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \rx_state[4]_i_1_n_0\,
      Q => \rx_state_reg_n_0_[4]\,
      R => '0'
    );
\rx_txcmd_buffer[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \rx_frame_state_reg[2]\,
      I1 => \rx_frame_state_reg[1]_0\,
      I2 => \rx_frame_state_reg[3]\,
      I3 => \rx_frame_state_reg[4]_2\,
      I4 => \rx_frame_state_reg[0]_0\,
      I5 => rx_valid,
      O => \^rx_frame_state\(1)
    );
rx_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \rx_state_reg_n_0_[1]\,
      I1 => \rx_state_reg_n_0_[0]\,
      I2 => \rx_state_reg_n_0_[4]\,
      I3 => \rx_state_reg_n_0_[2]\,
      I4 => \stop_bit_cnt_reg_n_0_[0]\,
      I5 => rx_valid_i_2_n_0,
      O => rx_valid0
    );
rx_valid_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \per_bit_cnt[10]_i_10_n_0\,
      I1 => \per_bit_cnt_reg_n_0_[2]\,
      I2 => \per_bit_cnt_reg_n_0_[0]\,
      I3 => \per_bit_cnt_reg_n_0_[1]\,
      O => rx_valid_i_2_n_0
    );
rx_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => rx_valid0,
      Q => rx_valid,
      R => '0'
    );
\serial_rx_data_buf[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \rx_state_reg_n_0_[4]\,
      I1 => \rx_state_reg_n_0_[2]\,
      I2 => \rx_state_reg_n_0_[0]\,
      I3 => p_1_in,
      I4 => \rx_state_reg_n_0_[1]\,
      I5 => p_0_in,
      O => rx_state111_out
    );
\serial_rx_data_buf[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \rx_state_reg_n_0_[4]\,
      I1 => \rx_state_reg_n_0_[2]\,
      I2 => \rx_state_reg_n_0_[0]\,
      I3 => \rx_state_reg_n_0_[1]\,
      I4 => rx_valid_i_2_n_0,
      O => serial_rx_data_buf0
    );
\serial_rx_data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => serial_rx_data_buf0,
      D => serial_rx_data_buf(1),
      Q => serial_rx_data_buf(0),
      R => rx_state111_out
    );
\serial_rx_data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => serial_rx_data_buf0,
      D => serial_rx_data_buf(2),
      Q => serial_rx_data_buf(1),
      R => rx_state111_out
    );
\serial_rx_data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => serial_rx_data_buf0,
      D => serial_rx_data_buf(3),
      Q => serial_rx_data_buf(2),
      R => rx_state111_out
    );
\serial_rx_data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => serial_rx_data_buf0,
      D => serial_rx_data_buf(4),
      Q => serial_rx_data_buf(3),
      R => rx_state111_out
    );
\serial_rx_data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => serial_rx_data_buf0,
      D => serial_rx_data_buf(5),
      Q => serial_rx_data_buf(4),
      R => rx_state111_out
    );
\serial_rx_data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => serial_rx_data_buf0,
      D => serial_rx_data_buf(6),
      Q => serial_rx_data_buf(5),
      R => rx_state111_out
    );
\serial_rx_data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => serial_rx_data_buf0,
      D => serial_rx_data_buf(7),
      Q => serial_rx_data_buf(6),
      R => rx_state111_out
    );
\serial_rx_data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => serial_rx_data_buf0,
      D => p_1_in,
      Q => serial_rx_data_buf(7),
      R => rx_state111_out
    );
\serial_rx_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => rx_valid0,
      D => serial_rx_data_buf(0),
      Q => \^q\(0),
      R => '0'
    );
\serial_rx_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => rx_valid0,
      D => serial_rx_data_buf(1),
      Q => \^q\(1),
      R => '0'
    );
\serial_rx_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => rx_valid0,
      D => serial_rx_data_buf(2),
      Q => \^q\(2),
      R => '0'
    );
\serial_rx_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => rx_valid0,
      D => serial_rx_data_buf(3),
      Q => \^q\(3),
      R => '0'
    );
\serial_rx_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => rx_valid0,
      D => serial_rx_data_buf(4),
      Q => \^q\(4),
      R => '0'
    );
\serial_rx_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => rx_valid0,
      D => serial_rx_data_buf(5),
      Q => \^q\(5),
      R => '0'
    );
\serial_rx_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => rx_valid0,
      D => serial_rx_data_buf(6),
      Q => \^q\(6),
      R => '0'
    );
\serial_rx_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => rx_valid0,
      D => serial_rx_data_buf(7),
      Q => \^q\(7),
      R => '0'
    );
soft_reset_cmd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => soft_reset_cmd_i_2_n_0,
      I1 => \rx_txcmd_buffer_reg[3]\(0),
      I2 => \rx_txcmd_buffer_reg[3]\(1),
      I3 => \^q\(3),
      I4 => \^q\(7),
      I5 => soft_reset_cmd_i_3_n_0,
      O => soft_reset_cmd0
    );
soft_reset_cmd_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(6),
      I2 => \^q\(1),
      I3 => \^q\(4),
      O => soft_reset_cmd_i_2_n_0
    );
soft_reset_cmd_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => soft_reset_cmd_i_4_n_0,
      I1 => rx_data_cnt(5),
      I2 => rx_data_cnt(3),
      I3 => rx_data_cnt(0),
      I4 => rx_data_cnt(6),
      I5 => soft_reset_cmd_i_5_n_0,
      O => soft_reset_cmd_i_3_n_0
    );
soft_reset_cmd_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \rx_txcmd_buffer_reg[3]\(2),
      I1 => \rx_txcmd_buffer_reg[3]\(3),
      I2 => rx_data_cnt(2),
      I3 => \^q\(5),
      O => soft_reset_cmd_i_4_n_0
    );
soft_reset_cmd_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \rx_txcmd_buffer_reg[4]\,
      I1 => \^q\(2),
      I2 => rx_valid,
      I3 => rx_data_cnt(1),
      I4 => rx_data_cnt(4),
      O => soft_reset_cmd_i_5_n_0
    );
spi_flash_switch_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => soft_reset_cmd_reg,
      I1 => spi_flash_switch0,
      I2 => spi_flash_switch,
      O => spi_flash_switch_reg
    );
spi_flash_switch_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^rx_frame_state_reg[4]_0\,
      I1 => \rx_txcmd_buffer_reg[4]\,
      I2 => \rx_txcmd_buffer_reg[3]\(3),
      I3 => \rx_txcmd_buffer_reg[3]\(2),
      I4 => \rx_txcmd_buffer_reg[3]\(0),
      I5 => \rx_txcmd_buffer_reg[3]\(1),
      O => spi_flash_switch0
    );
\stop_bit_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F2"
    )
        port map (
      I0 => \stop_bit_cnt_reg_n_0_[0]\,
      I1 => \per_bit_cnt[10]_i_4_n_0\,
      I2 => rx_state17_out,
      I3 => rx_state111_out,
      I4 => fpga_rst_reg,
      O => \stop_bit_cnt[0]_i_1_n_0\
    );
\stop_bit_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \stop_bit_cnt[0]_i_1_n_0\,
      Q => \stop_bit_cnt_reg_n_0_[0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_uart_tx is
  port (
    HP_UART_RX : out STD_LOGIC;
    tx_busy_reg_reg : out STD_LOGIC;
    \serial_tx_data_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \serial_tx_data_reg[2]_0\ : out STD_LOGIC;
    tx_frame_state : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \serial_tx_data_reg[3]\ : out STD_LOGIC;
    \serial_tx_data_reg[5]\ : out STD_LOGIC;
    \serial_tx_data_reg[7]\ : out STD_LOGIC;
    \tx_data_cnt_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \serial_tx_data_reg[2]_1\ : out STD_LOGIC;
    \tx_data_cnt_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_frame_state_reg[0]\ : out STD_LOGIC;
    \tx_frame_state_reg[3]\ : out STD_LOGIC;
    \serial_tx_data_reg[2]_2\ : out STD_LOGIC;
    \tx_frame_state_reg[3]_0\ : out STD_LOGIC;
    tx_valid_reg : out STD_LOGIC;
    tx_length_char_cnt_reg : out STD_LOGIC;
    clk_out3 : in STD_LOGIC;
    fpga_rst_reg : in STD_LOGIC;
    \tx_data_cnt_reg[4]\ : in STD_LOGIC;
    pll_not_locked_i_2dly : in STD_LOGIC;
    \tx_data_cnt_reg[3]_0\ : in STD_LOGIC;
    \tx_data_cnt_reg[3]_1\ : in STD_LOGIC;
    \tx_data_cnt_reg[1]_0\ : in STD_LOGIC;
    \tx_data_cnt_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tx_data_cnt_reg[4]_1\ : in STD_LOGIC;
    \tx_data_cnt_reg[3]_2\ : in STD_LOGIC;
    \tx_data_cnt_reg[1]_1\ : in STD_LOGIC;
    \tx_data_cnt_reg[4]_2\ : in STD_LOGIC;
    \tx_data_cnt_reg[2]\ : in STD_LOGIC;
    \tx_data_cnt_reg[3]_3\ : in STD_LOGIC;
    lane_up : in STD_LOGIC;
    \tx_data_cnt_reg[1]_2\ : in STD_LOGIC;
    \tx_data_cnt_reg[1]_3\ : in STD_LOGIC;
    \tx_data_cnt_reg[1]_4\ : in STD_LOGIC;
    link_reset_i_2dly_reg : in STD_LOGIC;
    \tx_data_cnt_reg[1]_5\ : in STD_LOGIC;
    soft_err : in STD_LOGIC;
    \tx_data_cnt_reg[1]_6\ : in STD_LOGIC;
    \tx_data_cnt_reg[4]_3\ : in STD_LOGIC;
    \tx_frame_state_reg[1]\ : in STD_LOGIC;
    \tx_frame_state_reg[4]\ : in STD_LOGIC;
    \tx_frame_state_reg[3]_1\ : in STD_LOGIC;
    \tx_frame_state_reg[2]\ : in STD_LOGIC;
    \tx_data_cnt_reg[0]\ : in STD_LOGIC;
    \tx_frame_state_reg[1]_0\ : in STD_LOGIC;
    \tx_frame_state_reg[0]_0\ : in STD_LOGIC;
    \a7_led_rx_dly_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fpga_led_reg : in STD_LOGIC;
    tx_length_char_cnt : in STD_LOGIC;
    tx_busy_reg : in STD_LOGIC;
    tx_valid_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \serial_tx_data_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_uart_tx : entity is "uart_tx";
end st_lc_fpga_top_0_uart_tx;

architecture STRUCTURE of st_lc_fpga_top_0_uart_tx is
  signal \^hp_uart_rx\ : STD_LOGIC;
  signal com_232_tx : STD_LOGIC;
  signal com_232_tx_i_1_n_0 : STD_LOGIC;
  signal com_232_tx_i_3_n_0 : STD_LOGIC;
  signal com_232_tx_i_4_n_0 : STD_LOGIC;
  signal com_232_tx_i_5_n_0 : STD_LOGIC;
  signal com_232_tx_i_6_n_0 : STD_LOGIC;
  signal data1 : STD_LOGIC;
  signal data2 : STD_LOGIC;
  signal data3 : STD_LOGIC;
  signal data4 : STD_LOGIC;
  signal data5 : STD_LOGIC;
  signal data6 : STD_LOGIC;
  signal data7 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal payload_bit_cnt : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \payload_bit_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \payload_bit_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \payload_bit_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \payload_bit_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \payload_bit_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \payload_bit_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \payload_bit_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \payload_bit_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal pending_tx : STD_LOGIC;
  signal pending_tx_i_1_n_0 : STD_LOGIC;
  signal per_bit_cnt : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \per_bit_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \per_bit_cnt[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \per_bit_cnt[10]_i_3_n_0\ : STD_LOGIC;
  signal \per_bit_cnt[10]_i_4__0_n_0\ : STD_LOGIC;
  signal \per_bit_cnt[10]_i_5__0_n_0\ : STD_LOGIC;
  signal \per_bit_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \per_bit_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \per_bit_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \per_bit_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \per_bit_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \per_bit_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \per_bit_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \per_bit_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \per_bit_cnt[9]_i_1_n_0\ : STD_LOGIC;
  signal \per_bit_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \per_bit_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \per_bit_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \per_bit_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \per_bit_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \per_bit_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \per_bit_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \per_bit_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \per_bit_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \per_bit_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \per_bit_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal \serial_tx_data[4]_i_2_n_0\ : STD_LOGIC;
  signal \serial_tx_data[6]_i_4_n_0\ : STD_LOGIC;
  signal \serial_tx_data[6]_i_7_n_0\ : STD_LOGIC;
  signal \serial_tx_data[7]_i_3_n_0\ : STD_LOGIC;
  signal \^serial_tx_data_reg[2]_0\ : STD_LOGIC;
  signal \^serial_tx_data_reg[2]_1\ : STD_LOGIC;
  signal \serial_tx_data_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal tx_bit_clk : STD_LOGIC;
  signal tx_bit_clk_dly : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tx_bit_clk_i_1_n_0 : STD_LOGIC;
  signal tx_bit_clk_negedge : STD_LOGIC;
  signal tx_bit_clk_negedge0 : STD_LOGIC;
  signal \tx_bit_clk_negedge_dly_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_bit_clk_negedge_dly_reg_n_0_[1]\ : STD_LOGIC;
  signal tx_busy_i_1_n_0 : STD_LOGIC;
  signal \^tx_busy_reg_reg\ : STD_LOGIC;
  signal \tx_data_cnt[4]_i_7_n_0\ : STD_LOGIC;
  signal \^tx_frame_state\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tx_frame_state[4]_i_5_n_0\ : STD_LOGIC;
  signal \^tx_frame_state_reg[3]\ : STD_LOGIC;
  signal tx_length_char_cnt_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \per_bit_cnt[0]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \per_bit_cnt[10]_i_5__0\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \per_bit_cnt[1]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \per_bit_cnt[2]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \per_bit_cnt[3]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \per_bit_cnt[4]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \per_bit_cnt[6]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \per_bit_cnt[8]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \per_bit_cnt[9]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \serial_tx_data[0]_i_2\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \serial_tx_data[1]_i_4\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \serial_tx_data[6]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \serial_tx_data[6]_i_4\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of tx_bit_clk_i_1 : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \tx_data_cnt[4]_i_2\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \tx_data_cnt[4]_i_4\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \tx_data_cnt[4]_i_6\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \tx_data_cnt[4]_i_7\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \tx_frame_state[2]_i_2\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \tx_frame_state[4]_i_5\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of tx_length_char_cnt_i_2 : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of tx_valid_i_1 : label is "soft_lutpair403";
begin
  HP_UART_RX <= \^hp_uart_rx\;
  \serial_tx_data_reg[2]_0\ <= \^serial_tx_data_reg[2]_0\;
  \serial_tx_data_reg[2]_1\ <= \^serial_tx_data_reg[2]_1\;
  tx_busy_reg_reg <= \^tx_busy_reg_reg\;
  tx_frame_state(3 downto 0) <= \^tx_frame_state\(3 downto 0);
  \tx_frame_state_reg[3]\ <= \^tx_frame_state_reg[3]\;
com_232_tx_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFBBBB88808888"
    )
        port map (
      I0 => com_232_tx,
      I1 => p_1_in,
      I2 => \payload_bit_cnt_reg_n_0_[3]\,
      I3 => \payload_bit_cnt_reg_n_0_[0]\,
      I4 => com_232_tx_i_3_n_0,
      I5 => \^hp_uart_rx\,
      O => com_232_tx_i_1_n_0
    );
com_232_tx_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \payload_bit_cnt_reg_n_0_[1]\,
      I1 => \payload_bit_cnt_reg_n_0_[2]\,
      O => com_232_tx_i_3_n_0
    );
com_232_tx_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB888888B8BBB8BB"
    )
        port map (
      I0 => com_232_tx_i_6_n_0,
      I1 => \payload_bit_cnt_reg_n_0_[2]\,
      I2 => data1,
      I3 => \payload_bit_cnt_reg_n_0_[1]\,
      I4 => data2,
      I5 => \payload_bit_cnt_reg_n_0_[0]\,
      O => com_232_tx_i_4_n_0
    );
com_232_tx_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFB8"
    )
        port map (
      I0 => \serial_tx_data_reg_reg_n_0_[8]\,
      I1 => \payload_bit_cnt_reg_n_0_[0]\,
      I2 => data7,
      I3 => \payload_bit_cnt_reg_n_0_[1]\,
      I4 => \payload_bit_cnt_reg_n_0_[2]\,
      O => com_232_tx_i_5_n_0
    );
com_232_tx_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data6,
      I1 => data5,
      I2 => \payload_bit_cnt_reg_n_0_[1]\,
      I3 => data4,
      I4 => \payload_bit_cnt_reg_n_0_[0]\,
      I5 => data3,
      O => com_232_tx_i_6_n_0
    );
com_232_tx_reg: unisim.vcomponents.FDSE
     port map (
      C => clk_out3,
      CE => '1',
      D => com_232_tx_i_1_n_0,
      Q => \^hp_uart_rx\,
      S => fpga_rst_reg
    );
com_232_tx_reg_i_2: unisim.vcomponents.MUXF7
     port map (
      I0 => com_232_tx_i_4_n_0,
      I1 => com_232_tx_i_5_n_0,
      O => com_232_tx,
      S => \payload_bit_cnt_reg_n_0_[3]\
    );
\payload_bit_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAFEFF00FF00"
    )
        port map (
      I0 => pending_tx,
      I1 => \payload_bit_cnt_reg_n_0_[2]\,
      I2 => \payload_bit_cnt_reg_n_0_[1]\,
      I3 => \payload_bit_cnt_reg_n_0_[0]\,
      I4 => \payload_bit_cnt_reg_n_0_[3]\,
      I5 => \tx_bit_clk_negedge_dly_reg_n_0_[0]\,
      O => \payload_bit_cnt[0]_i_1_n_0\
    );
\payload_bit_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \payload_bit_cnt_reg_n_0_[1]\,
      I1 => \payload_bit_cnt_reg_n_0_[0]\,
      I2 => \tx_bit_clk_negedge_dly_reg_n_0_[0]\,
      I3 => payload_bit_cnt(2),
      O => \payload_bit_cnt[1]_i_1_n_0\
    );
\payload_bit_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => \payload_bit_cnt_reg_n_0_[2]\,
      I1 => \payload_bit_cnt_reg_n_0_[1]\,
      I2 => \payload_bit_cnt_reg_n_0_[0]\,
      I3 => \tx_bit_clk_negedge_dly_reg_n_0_[0]\,
      I4 => payload_bit_cnt(2),
      O => \payload_bit_cnt[2]_i_1_n_0\
    );
\payload_bit_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F80FF00"
    )
        port map (
      I0 => \payload_bit_cnt_reg_n_0_[2]\,
      I1 => \payload_bit_cnt_reg_n_0_[1]\,
      I2 => \payload_bit_cnt_reg_n_0_[0]\,
      I3 => \payload_bit_cnt_reg_n_0_[3]\,
      I4 => \tx_bit_clk_negedge_dly_reg_n_0_[0]\,
      I5 => payload_bit_cnt(2),
      O => \payload_bit_cnt[3]_i_1_n_0\
    );
\payload_bit_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE00000"
    )
        port map (
      I0 => \payload_bit_cnt_reg_n_0_[1]\,
      I1 => \payload_bit_cnt_reg_n_0_[2]\,
      I2 => \payload_bit_cnt_reg_n_0_[3]\,
      I3 => pending_tx,
      I4 => \tx_bit_clk_negedge_dly_reg_n_0_[0]\,
      I5 => fpga_rst_reg,
      O => payload_bit_cnt(2)
    );
\payload_bit_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \payload_bit_cnt[0]_i_1_n_0\,
      Q => \payload_bit_cnt_reg_n_0_[0]\,
      R => fpga_rst_reg
    );
\payload_bit_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \payload_bit_cnt[1]_i_1_n_0\,
      Q => \payload_bit_cnt_reg_n_0_[1]\,
      R => '0'
    );
\payload_bit_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \payload_bit_cnt[2]_i_1_n_0\,
      Q => \payload_bit_cnt_reg_n_0_[2]\,
      R => '0'
    );
\payload_bit_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \payload_bit_cnt[3]_i_1_n_0\,
      Q => \payload_bit_cnt_reg_n_0_[3]\,
      R => '0'
    );
pending_tx_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => tx_valid_reg_0(0),
      I1 => \tx_bit_clk_negedge_dly_reg_n_0_[0]\,
      I2 => pending_tx,
      O => pending_tx_i_1_n_0
    );
pending_tx_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => pending_tx_i_1_n_0,
      Q => pending_tx,
      R => fpga_rst_reg
    );
\per_bit_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \per_bit_cnt_reg_n_0_[0]\,
      I1 => \per_bit_cnt[10]_i_3_n_0\,
      O => \per_bit_cnt[0]_i_1_n_0\
    );
\per_bit_cnt[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => fpga_rst_reg,
      I1 => \per_bit_cnt[10]_i_3_n_0\,
      O => per_bit_cnt(1)
    );
\per_bit_cnt[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \per_bit_cnt_reg_n_0_[10]\,
      I1 => \per_bit_cnt_reg_n_0_[8]\,
      I2 => \per_bit_cnt_reg_n_0_[6]\,
      I3 => \per_bit_cnt[10]_i_4__0_n_0\,
      I4 => \per_bit_cnt_reg_n_0_[7]\,
      I5 => \per_bit_cnt_reg_n_0_[9]\,
      O => \per_bit_cnt[10]_i_2__0_n_0\
    );
\per_bit_cnt[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \per_bit_cnt_reg_n_0_[7]\,
      I1 => \per_bit_cnt_reg_n_0_[5]\,
      I2 => \per_bit_cnt_reg_n_0_[8]\,
      I3 => \per_bit_cnt_reg_n_0_[9]\,
      I4 => \per_bit_cnt[10]_i_5__0_n_0\,
      O => \per_bit_cnt[10]_i_3_n_0\
    );
\per_bit_cnt[10]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \per_bit_cnt_reg_n_0_[5]\,
      I1 => \per_bit_cnt_reg_n_0_[4]\,
      I2 => \per_bit_cnt_reg_n_0_[2]\,
      I3 => \per_bit_cnt_reg_n_0_[1]\,
      I4 => \per_bit_cnt_reg_n_0_[0]\,
      I5 => \per_bit_cnt_reg_n_0_[3]\,
      O => \per_bit_cnt[10]_i_4__0_n_0\
    );
\per_bit_cnt[10]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \per_bit_cnt_reg_n_0_[10]\,
      I1 => \per_bit_cnt_reg_n_0_[4]\,
      I2 => \per_bit_cnt_reg_n_0_[3]\,
      I3 => \per_bit_cnt_reg_n_0_[6]\,
      O => \per_bit_cnt[10]_i_5__0_n_0\
    );
\per_bit_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \per_bit_cnt_reg_n_0_[1]\,
      I1 => \per_bit_cnt_reg_n_0_[0]\,
      O => \per_bit_cnt[1]_i_1_n_0\
    );
\per_bit_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \per_bit_cnt_reg_n_0_[2]\,
      I1 => \per_bit_cnt_reg_n_0_[0]\,
      I2 => \per_bit_cnt_reg_n_0_[1]\,
      O => \per_bit_cnt[2]_i_1_n_0\
    );
\per_bit_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \per_bit_cnt_reg_n_0_[3]\,
      I1 => \per_bit_cnt_reg_n_0_[0]\,
      I2 => \per_bit_cnt_reg_n_0_[1]\,
      I3 => \per_bit_cnt_reg_n_0_[2]\,
      O => \per_bit_cnt[3]_i_1_n_0\
    );
\per_bit_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \per_bit_cnt_reg_n_0_[4]\,
      I1 => \per_bit_cnt_reg_n_0_[2]\,
      I2 => \per_bit_cnt_reg_n_0_[1]\,
      I3 => \per_bit_cnt_reg_n_0_[0]\,
      I4 => \per_bit_cnt_reg_n_0_[3]\,
      O => \per_bit_cnt[4]_i_1_n_0\
    );
\per_bit_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \per_bit_cnt_reg_n_0_[3]\,
      I1 => \per_bit_cnt_reg_n_0_[0]\,
      I2 => \per_bit_cnt_reg_n_0_[1]\,
      I3 => \per_bit_cnt_reg_n_0_[2]\,
      I4 => \per_bit_cnt_reg_n_0_[4]\,
      I5 => \per_bit_cnt_reg_n_0_[5]\,
      O => \per_bit_cnt[5]_i_1_n_0\
    );
\per_bit_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \per_bit_cnt_reg_n_0_[6]\,
      I1 => \per_bit_cnt[10]_i_4__0_n_0\,
      O => \per_bit_cnt[6]_i_1_n_0\
    );
\per_bit_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \per_bit_cnt_reg_n_0_[7]\,
      I1 => \per_bit_cnt[10]_i_4__0_n_0\,
      I2 => \per_bit_cnt_reg_n_0_[6]\,
      O => \per_bit_cnt[7]_i_1_n_0\
    );
\per_bit_cnt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \per_bit_cnt_reg_n_0_[8]\,
      I1 => \per_bit_cnt_reg_n_0_[6]\,
      I2 => \per_bit_cnt[10]_i_4__0_n_0\,
      I3 => \per_bit_cnt_reg_n_0_[7]\,
      O => \per_bit_cnt[8]_i_1_n_0\
    );
\per_bit_cnt[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \per_bit_cnt_reg_n_0_[9]\,
      I1 => \per_bit_cnt_reg_n_0_[7]\,
      I2 => \per_bit_cnt[10]_i_4__0_n_0\,
      I3 => \per_bit_cnt_reg_n_0_[6]\,
      I4 => \per_bit_cnt_reg_n_0_[8]\,
      O => \per_bit_cnt[9]_i_1_n_0\
    );
\per_bit_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \per_bit_cnt[0]_i_1_n_0\,
      Q => \per_bit_cnt_reg_n_0_[0]\,
      R => fpga_rst_reg
    );
\per_bit_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \per_bit_cnt[10]_i_2__0_n_0\,
      Q => \per_bit_cnt_reg_n_0_[10]\,
      R => per_bit_cnt(1)
    );
\per_bit_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \per_bit_cnt[1]_i_1_n_0\,
      Q => \per_bit_cnt_reg_n_0_[1]\,
      R => per_bit_cnt(1)
    );
\per_bit_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \per_bit_cnt[2]_i_1_n_0\,
      Q => \per_bit_cnt_reg_n_0_[2]\,
      R => per_bit_cnt(1)
    );
\per_bit_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \per_bit_cnt[3]_i_1_n_0\,
      Q => \per_bit_cnt_reg_n_0_[3]\,
      R => per_bit_cnt(1)
    );
\per_bit_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \per_bit_cnt[4]_i_1_n_0\,
      Q => \per_bit_cnt_reg_n_0_[4]\,
      R => per_bit_cnt(1)
    );
\per_bit_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \per_bit_cnt[5]_i_1_n_0\,
      Q => \per_bit_cnt_reg_n_0_[5]\,
      R => per_bit_cnt(1)
    );
\per_bit_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \per_bit_cnt[6]_i_1_n_0\,
      Q => \per_bit_cnt_reg_n_0_[6]\,
      R => per_bit_cnt(1)
    );
\per_bit_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \per_bit_cnt[7]_i_1_n_0\,
      Q => \per_bit_cnt_reg_n_0_[7]\,
      R => per_bit_cnt(1)
    );
\per_bit_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \per_bit_cnt[8]_i_1_n_0\,
      Q => \per_bit_cnt_reg_n_0_[8]\,
      R => per_bit_cnt(1)
    );
\per_bit_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \per_bit_cnt[9]_i_1_n_0\,
      Q => \per_bit_cnt_reg_n_0_[9]\,
      R => per_bit_cnt(1)
    );
\serial_tx_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111101010"
    )
        port map (
      I0 => \serial_tx_data[4]_i_2_n_0\,
      I1 => \^tx_frame_state\(1),
      I2 => \tx_data_cnt_reg[4]_2\,
      I3 => \tx_data_cnt_reg[2]\,
      I4 => \tx_data_cnt_reg[3]_3\,
      I5 => \serial_tx_data[6]_i_4_n_0\,
      O => D(0)
    );
\serial_tx_data[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \tx_frame_state_reg[2]\,
      I1 => \tx_frame_state_reg[3]_1\,
      I2 => \tx_data_cnt[4]_i_7_n_0\,
      I3 => \tx_frame_state_reg[1]_0\,
      I4 => \tx_frame_state_reg[0]_0\,
      O => \^tx_frame_state\(1)
    );
\serial_tx_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00F2"
    )
        port map (
      I0 => lane_up,
      I1 => \tx_data_cnt_reg[4]\,
      I2 => \tx_data_cnt_reg[1]_2\,
      I3 => \serial_tx_data[6]_i_4_n_0\,
      I4 => \serial_tx_data[4]_i_2_n_0\,
      I5 => \^tx_frame_state\(0),
      O => D(1)
    );
\serial_tx_data[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \tx_frame_state_reg[2]\,
      I1 => \tx_frame_state_reg[3]_1\,
      I2 => \tx_data_cnt[4]_i_7_n_0\,
      I3 => \tx_frame_state_reg[0]_0\,
      I4 => \tx_frame_state_reg[1]_0\,
      O => \^tx_frame_state\(0)
    );
\serial_tx_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8A888A888A88"
    )
        port map (
      I0 => \serial_tx_data[7]_i_3_n_0\,
      I1 => \serial_tx_data[6]_i_4_n_0\,
      I2 => \tx_data_cnt_reg[4]\,
      I3 => pll_not_locked_i_2dly,
      I4 => \tx_data_cnt_reg[3]_0\,
      I5 => \tx_data_cnt_reg[3]_1\,
      O => \serial_tx_data_reg[2]\
    );
\serial_tx_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA8A8A8A8A8A8"
    )
        port map (
      I0 => \serial_tx_data[7]_i_3_n_0\,
      I1 => \serial_tx_data[6]_i_4_n_0\,
      I2 => \tx_data_cnt_reg[1]_3\,
      I3 => \tx_data_cnt_reg[4]_0\(3),
      I4 => \tx_data_cnt_reg[4]_0\(2),
      I5 => \tx_data_cnt_reg[1]_4\,
      O => \serial_tx_data_reg[3]\
    );
\serial_tx_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFFAAEA"
    )
        port map (
      I0 => \serial_tx_data[4]_i_2_n_0\,
      I1 => \tx_data_cnt_reg[1]_0\,
      I2 => \tx_data_cnt_reg[4]_0\(2),
      I3 => \tx_data_cnt_reg[4]_0\(3),
      I4 => \tx_data_cnt_reg[4]_1\,
      I5 => \serial_tx_data[6]_i_4_n_0\,
      O => D(2)
    );
\serial_tx_data[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444F"
    )
        port map (
      I0 => \a7_led_rx_dly_reg[2]\(0),
      I1 => fpga_led_reg,
      I2 => tx_length_char_cnt_i_2_n_0,
      I3 => tx_length_char_cnt,
      O => \serial_tx_data[4]_i_2_n_0\
    );
\serial_tx_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA8A8A8A8A8A8"
    )
        port map (
      I0 => \serial_tx_data[7]_i_3_n_0\,
      I1 => \serial_tx_data[6]_i_4_n_0\,
      I2 => link_reset_i_2dly_reg,
      I3 => \tx_data_cnt_reg[4]_0\(3),
      I4 => \tx_data_cnt_reg[4]_0\(2),
      I5 => \tx_data_cnt_reg[1]_5\,
      O => \serial_tx_data_reg[5]\
    );
\serial_tx_data[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^tx_frame_state\(2),
      I1 => \^serial_tx_data_reg[2]_1\,
      I2 => \^serial_tx_data_reg[2]_0\,
      O => \serial_tx_data_reg[2]_2\
    );
\serial_tx_data[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454545554545454"
    )
        port map (
      I0 => \^serial_tx_data_reg[2]_0\,
      I1 => \serial_tx_data[6]_i_4_n_0\,
      I2 => \tx_data_cnt_reg[3]_2\,
      I3 => \tx_data_cnt_reg[1]_1\,
      I4 => \tx_data_cnt_reg[4]_0\(3),
      I5 => \tx_data_cnt_reg[4]_0\(2),
      O => D(3)
    );
\serial_tx_data[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF2"
    )
        port map (
      I0 => fpga_led_reg,
      I1 => \a7_led_rx_dly_reg[2]\(0),
      I2 => \^tx_frame_state\(0),
      I3 => \serial_tx_data[6]_i_7_n_0\,
      O => \^serial_tx_data_reg[2]_0\
    );
\serial_tx_data[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^tx_frame_state\(2),
      I1 => \tx_data_cnt_reg[0]\,
      I2 => \^serial_tx_data_reg[2]_1\,
      O => \serial_tx_data[6]_i_4_n_0\
    );
\serial_tx_data[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000140000"
    )
        port map (
      I0 => \tx_frame_state_reg[3]_1\,
      I1 => \tx_frame_state_reg[2]\,
      I2 => \tx_frame_state_reg[1]_0\,
      I3 => \tx_frame_state_reg[0]_0\,
      I4 => \tx_data_cnt[4]_i_7_n_0\,
      I5 => tx_length_char_cnt,
      O => \serial_tx_data[6]_i_7_n_0\
    );
\serial_tx_data[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88AAAA8A888A88"
    )
        port map (
      I0 => \serial_tx_data[7]_i_3_n_0\,
      I1 => \serial_tx_data[6]_i_4_n_0\,
      I2 => \tx_data_cnt_reg[4]\,
      I3 => soft_err,
      I4 => \tx_data_cnt_reg[1]_6\,
      I5 => \tx_data_cnt_reg[3]_3\,
      O => \serial_tx_data_reg[7]\
    );
\serial_tx_data[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBF33F"
    )
        port map (
      I0 => tx_length_char_cnt,
      I1 => \tx_data_cnt[4]_i_7_n_0\,
      I2 => \tx_frame_state_reg[0]_0\,
      I3 => \tx_frame_state_reg[1]_0\,
      I4 => \tx_frame_state_reg[2]\,
      I5 => \tx_frame_state_reg[3]_1\,
      O => \serial_tx_data[7]_i_3_n_0\
    );
\serial_tx_data_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => tx_valid_reg_0(0),
      D => \serial_tx_data_reg[7]_0\(0),
      Q => data1,
      R => '0'
    );
\serial_tx_data_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => tx_valid_reg_0(0),
      D => \serial_tx_data_reg[7]_0\(1),
      Q => data2,
      R => '0'
    );
\serial_tx_data_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => tx_valid_reg_0(0),
      D => \serial_tx_data_reg[7]_0\(2),
      Q => data3,
      R => '0'
    );
\serial_tx_data_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => tx_valid_reg_0(0),
      D => \serial_tx_data_reg[7]_0\(3),
      Q => data4,
      R => '0'
    );
\serial_tx_data_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => tx_valid_reg_0(0),
      D => \serial_tx_data_reg[7]_0\(4),
      Q => data5,
      R => '0'
    );
\serial_tx_data_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => tx_valid_reg_0(0),
      D => \serial_tx_data_reg[7]_0\(5),
      Q => data6,
      R => '0'
    );
\serial_tx_data_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => tx_valid_reg_0(0),
      D => \serial_tx_data_reg[7]_0\(6),
      Q => data7,
      R => '0'
    );
\serial_tx_data_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => tx_valid_reg_0(0),
      D => \serial_tx_data_reg[7]_0\(7),
      Q => \serial_tx_data_reg_reg_n_0_[8]\,
      R => '0'
    );
\tx_bit_clk_dly_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => tx_bit_clk,
      Q => tx_bit_clk_dly(0),
      R => '0'
    );
\tx_bit_clk_dly_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => tx_bit_clk_dly(0),
      Q => tx_bit_clk_dly(1),
      R => '0'
    );
tx_bit_clk_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFF0008"
    )
        port map (
      I0 => \per_bit_cnt[10]_i_3_n_0\,
      I1 => \per_bit_cnt_reg_n_0_[0]\,
      I2 => \per_bit_cnt_reg_n_0_[1]\,
      I3 => \per_bit_cnt_reg_n_0_[2]\,
      I4 => tx_bit_clk,
      O => tx_bit_clk_i_1_n_0
    );
\tx_bit_clk_negedge_dly_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => tx_bit_clk_negedge,
      Q => \tx_bit_clk_negedge_dly_reg_n_0_[0]\,
      R => '0'
    );
\tx_bit_clk_negedge_dly_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \tx_bit_clk_negedge_dly_reg_n_0_[0]\,
      Q => \tx_bit_clk_negedge_dly_reg_n_0_[1]\,
      R => '0'
    );
\tx_bit_clk_negedge_dly_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \tx_bit_clk_negedge_dly_reg_n_0_[1]\,
      Q => p_1_in,
      R => '0'
    );
tx_bit_clk_negedge_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_bit_clk_dly(1),
      I1 => tx_bit_clk_dly(0),
      O => tx_bit_clk_negedge0
    );
tx_bit_clk_negedge_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => tx_bit_clk_negedge0,
      Q => tx_bit_clk_negedge,
      R => '0'
    );
tx_bit_clk_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => tx_bit_clk_i_1_n_0,
      Q => tx_bit_clk,
      R => fpga_rst_reg
    );
tx_busy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \payload_bit_cnt_reg_n_0_[3]\,
      I1 => \payload_bit_cnt_reg_n_0_[0]\,
      I2 => \payload_bit_cnt_reg_n_0_[1]\,
      I3 => \payload_bit_cnt_reg_n_0_[2]\,
      I4 => p_1_in,
      I5 => \^tx_busy_reg_reg\,
      O => tx_busy_i_1_n_0
    );
\tx_busy_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => tx_busy_i_1_n_0,
      Q => \^tx_busy_reg_reg\,
      R => fpga_rst_reg
    );
\tx_data_cnt[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^tx_frame_state\(3),
      I1 => \^tx_frame_state\(2),
      I2 => fpga_rst_reg,
      O => \tx_data_cnt_reg[3]\(0)
    );
\tx_data_cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAAA"
    )
        port map (
      I0 => \^serial_tx_data_reg[2]_1\,
      I1 => \tx_data_cnt_reg[4]_0\(2),
      I2 => \tx_data_cnt_reg[4]_0\(1),
      I3 => \tx_data_cnt_reg[4]_0\(0),
      I4 => \tx_data_cnt_reg[4]_0\(3),
      O => \tx_data_cnt_reg[1]\(0)
    );
\tx_data_cnt[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => \^serial_tx_data_reg[2]_1\,
      I1 => \tx_data_cnt_reg[4]_0\(2),
      I2 => \tx_data_cnt_reg[4]_0\(1),
      I3 => \tx_data_cnt_reg[4]_0\(0),
      I4 => \tx_data_cnt_reg[4]_0\(3),
      O => \^tx_frame_state\(3)
    );
\tx_data_cnt[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => tx_length_char_cnt,
      I1 => \tx_data_cnt[4]_i_7_n_0\,
      I2 => \tx_frame_state_reg[0]_0\,
      I3 => \tx_frame_state_reg[1]_0\,
      I4 => \tx_frame_state_reg[2]\,
      I5 => \tx_frame_state_reg[3]_1\,
      O => \^tx_frame_state\(2)
    );
\tx_data_cnt[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \tx_data_cnt[4]_i_7_n_0\,
      I1 => \tx_frame_state_reg[2]\,
      I2 => \tx_frame_state_reg[3]_1\,
      I3 => \tx_frame_state_reg[1]_0\,
      I4 => \tx_frame_state_reg[0]_0\,
      O => \^serial_tx_data_reg[2]_1\
    );
\tx_data_cnt[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \tx_frame_state_reg[4]\,
      I1 => tx_busy_reg,
      I2 => \^tx_busy_reg_reg\,
      O => \tx_data_cnt[4]_i_7_n_0\
    );
\tx_frame_state[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^tx_frame_state\(2),
      I1 => \^tx_frame_state_reg[3]\,
      O => \tx_frame_state_reg[0]\
    );
\tx_frame_state[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010030"
    )
        port map (
      I0 => \tx_data_cnt_reg[4]_3\,
      I1 => \tx_frame_state_reg[1]\,
      I2 => \tx_frame_state_reg[4]\,
      I3 => \tx_frame_state[4]_i_5_n_0\,
      I4 => \tx_frame_state_reg[3]_1\,
      I5 => \tx_frame_state_reg[2]\,
      O => \^tx_frame_state_reg[3]\
    );
\tx_frame_state[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFEE"
    )
        port map (
      I0 => \^tx_frame_state\(1),
      I1 => fpga_rst_reg,
      I2 => \a7_led_rx_dly_reg[2]\(0),
      I3 => fpga_led_reg,
      I4 => \^tx_frame_state\(0),
      O => \tx_frame_state_reg[3]_0\
    );
\tx_frame_state[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^tx_busy_reg_reg\,
      I1 => tx_busy_reg,
      O => \tx_frame_state[4]_i_5_n_0\
    );
tx_length_char_cnt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => tx_length_char_cnt,
      I1 => tx_length_char_cnt_i_2_n_0,
      I2 => fpga_rst_reg,
      O => tx_length_char_cnt_reg
    );
tx_length_char_cnt_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFFF"
    )
        port map (
      I0 => \tx_frame_state_reg[3]_1\,
      I1 => \tx_frame_state_reg[2]\,
      I2 => \tx_frame_state_reg[1]_0\,
      I3 => \tx_frame_state_reg[0]_0\,
      I4 => \tx_data_cnt[4]_i_7_n_0\,
      O => tx_length_char_cnt_i_2_n_0
    );
tx_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF8C8"
    )
        port map (
      I0 => \^tx_frame_state\(2),
      I1 => \tx_data_cnt_reg[4]_3\,
      I2 => \^serial_tx_data_reg[2]_1\,
      I3 => \tx_data_cnt_reg[0]\,
      I4 => \^serial_tx_data_reg[2]_0\,
      O => tx_valid_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_blk_mem_gen_prim_wrapper is
  port (
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_5_out : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end st_lc_fpga_top_0_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of st_lc_fpga_top_0_blk_mem_gen_prim_wrapper is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "INDEPENDENT";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => \gc0.count_d1_reg[8]\(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => Q(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => m_aclk,
      CLKBWRCLK => s_aclk,
      DIADI(15 downto 8) => s_axis_tdata(15 downto 8),
      DIADI(7 downto 1) => s_axis_tdata(6 downto 0),
      DIADI(0) => s_axis_tlast,
      DIBDI(15 downto 0) => s_axis_tdata(31 downto 16),
      DIPADIP(1) => '0',
      DIPADIP(0) => s_axis_tdata(7),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => m_axis_tdata(15 downto 8),
      DOADO(7 downto 1) => m_axis_tdata(6 downto 0),
      DOADO(0) => m_axis_tlast,
      DOBDO(15 downto 0) => m_axis_tdata(31 downto 16),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => m_axis_tdata(7),
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => ram_rd_en_i,
      ENBWREN => WEBWE(0),
      REGCEAREGCE => p_5_out,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_blk_mem_gen_prim_wrapper_34 is
  port (
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_5_out : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_blk_mem_gen_prim_wrapper_34 : entity is "blk_mem_gen_prim_wrapper";
end st_lc_fpga_top_0_blk_mem_gen_prim_wrapper_34;

architecture STRUCTURE of st_lc_fpga_top_0_blk_mem_gen_prim_wrapper_34 is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "INDEPENDENT";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => \gc0.count_d1_reg[8]\(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => Q(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => m_aclk,
      CLKBWRCLK => s_aclk,
      DIADI(15 downto 8) => s_axis_tdata(15 downto 8),
      DIADI(7 downto 1) => s_axis_tdata(6 downto 0),
      DIADI(0) => s_axis_tlast,
      DIBDI(15 downto 0) => s_axis_tdata(31 downto 16),
      DIPADIP(1) => '0',
      DIPADIP(0) => s_axis_tdata(7),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => m_axis_tdata(15 downto 8),
      DOADO(7 downto 1) => m_axis_tdata(6 downto 0),
      DOADO(0) => m_axis_tlast,
      DOBDO(15 downto 0) => m_axis_tdata(31 downto 16),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => m_axis_tdata(7),
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => ram_rd_en_i,
      ENBWREN => WEBWE(0),
      REGCEAREGCE => p_5_out,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_compare is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_pntr_bin_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_compare : entity is "compare";
end st_lc_fpga_top_0_compare;

architecture STRUCTURE of st_lc_fpga_top_0_compare is
  signal CI : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \rd_pntr_bin_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_compare_10 is
  port (
    ram_full_i_0 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_pntr_bin_reg[8]\ : in STD_LOGIC;
    \grstd1.grst_full_axis.grst_f.rst_d5_reg\ : in STD_LOGIC;
    ram_full_fb : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    comp1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_compare_10 : entity is "compare";
end st_lc_fpga_top_0_compare_10;

architecture STRUCTURE of st_lc_fpga_top_0_compare_10 is
  signal CI : STD_LOGIC;
  signal comp2 : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp2,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \rd_pntr_bin_reg[8]\
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550400"
    )
        port map (
      I0 => \grstd1.grst_full_axis.grst_f.rst_d5_reg\,
      I1 => comp2,
      I2 => ram_full_fb,
      I3 => s_axis_tvalid,
      I4 => comp1,
      O => ram_full_i_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_compare_11 is
  port (
    comp0 : out STD_LOGIC;
    \wr_pntr_bin_reg[1]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[2]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[4]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[6]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_compare_11 : entity is "compare";
end st_lc_fpga_top_0_compare_11;

architecture STRUCTURE of st_lc_fpga_top_0_compare_11 is
  signal CI : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \wr_pntr_bin_reg[6]\,
      S(2) => \wr_pntr_bin_reg[4]\,
      S(1) => \wr_pntr_bin_reg[2]\,
      S(0) => \wr_pntr_bin_reg[1]\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_compare_12 is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    \wr_pntr_bin_reg[1]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[3]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[5]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[6]\ : in STD_LOGIC;
    \gc0.count_reg[8]\ : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tready : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    comp0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_compare_12 : entity is "compare";
end st_lc_fpga_top_0_compare_12;

architecture STRUCTURE of st_lc_fpga_top_0_compare_12 is
  signal CI : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \wr_pntr_bin_reg[6]\,
      S(2) => \wr_pntr_bin_reg[5]\,
      S(1) => \wr_pntr_bin_reg[3]\,
      S(0) => \wr_pntr_bin_reg[1]\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_reg[8]\
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000A2AA"
    )
        port map (
      I0 => comp1,
      I1 => \gpregsm1.curr_fwft_state_reg[1]\(1),
      I2 => m_axis_tready,
      I3 => \gpregsm1.curr_fwft_state_reg[1]\(0),
      I4 => p_2_out,
      I5 => comp0,
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_compare_38 is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_pntr_bin_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_compare_38 : entity is "compare";
end st_lc_fpga_top_0_compare_38;

architecture STRUCTURE of st_lc_fpga_top_0_compare_38 is
  signal CI : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \rd_pntr_bin_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_compare_39 is
  port (
    ram_full_i_0 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_pntr_bin_reg[8]\ : in STD_LOGIC;
    \grstd1.grst_full_axis.grst_f.rst_d5_reg\ : in STD_LOGIC;
    ram_full_fb : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    comp1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_compare_39 : entity is "compare";
end st_lc_fpga_top_0_compare_39;

architecture STRUCTURE of st_lc_fpga_top_0_compare_39 is
  signal CI : STD_LOGIC;
  signal comp2 : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp2,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \rd_pntr_bin_reg[8]\
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550400"
    )
        port map (
      I0 => \grstd1.grst_full_axis.grst_f.rst_d5_reg\,
      I1 => comp2,
      I2 => ram_full_fb,
      I3 => s_axis_tvalid,
      I4 => comp1,
      O => ram_full_i_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_compare_44 is
  port (
    comp0 : out STD_LOGIC;
    \wr_pntr_bin_reg[1]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[2]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[4]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[6]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_compare_44 : entity is "compare";
end st_lc_fpga_top_0_compare_44;

architecture STRUCTURE of st_lc_fpga_top_0_compare_44 is
  signal CI : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \wr_pntr_bin_reg[6]\,
      S(2) => \wr_pntr_bin_reg[4]\,
      S(1) => \wr_pntr_bin_reg[2]\,
      S(0) => \wr_pntr_bin_reg[1]\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_compare_45 is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    \wr_pntr_bin_reg[1]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[3]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[5]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[6]\ : in STD_LOGIC;
    \gc0.count_reg[8]\ : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tready : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    comp0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_compare_45 : entity is "compare";
end st_lc_fpga_top_0_compare_45;

architecture STRUCTURE of st_lc_fpga_top_0_compare_45 is
  signal CI : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute BOX_TYPE of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \wr_pntr_bin_reg[6]\,
      S(2) => \wr_pntr_bin_reg[5]\,
      S(1) => \wr_pntr_bin_reg[3]\,
      S(0) => \wr_pntr_bin_reg[1]\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_reg[8]\
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000A2AA"
    )
        port map (
      I0 => comp1,
      I1 => \gpregsm1.curr_fwft_state_reg[1]\(1),
      I2 => m_axis_tready,
      I3 => \gpregsm1.curr_fwft_state_reg[1]\(0),
      I4 => p_2_out,
      I5 => comp0,
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_rd_bin_cntr is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rd_pntr_gc_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \wr_pntr_bin_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_rd_bin_cntr : entity is "rd_bin_cntr";
end st_lc_fpga_top_0_rd_bin_cntr;

architecture STRUCTURE of st_lc_fpga_top_0_rd_bin_cntr is
  signal \^device_7series.no_bmm_info.sdp.wide_prim18.ram\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \rd_pntr_gc[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \rd_pntr_gc[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \rd_pntr_gc[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \rd_pntr_gc[3]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \rd_pntr_gc[4]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \rd_pntr_gc[5]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \rd_pntr_gc[6]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \rd_pntr_gc[7]_i_1\ : label is "soft_lutpair29";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => \plusOp__0\(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \plusOp__0\(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count[8]_i_2_n_0\,
      I2 => \^q\(6),
      O => \plusOp__0\(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => \^q\(5),
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \plusOp__0\(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \^q\(5),
      I4 => rd_pntr_plus1(8),
      O => \plusOp__0\(8)
    );
\gc0.count[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => \gc0.count[8]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      R => SS(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \^q\(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      R => SS(0)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \^q\(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      R => SS(0)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \^q\(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      R => SS(0)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \^q\(4),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      R => SS(0)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \^q\(5),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      R => SS(0)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \^q\(6),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      R => SS(0)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \^q\(7),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      R => SS(0)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => rd_pntr_plus1(8),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8),
      R => SS(0)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^q\(0),
      S => SS(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^q\(1),
      R => SS(0)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^q\(2),
      R => SS(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^q\(3),
      R => SS(0)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \^q\(4),
      R => SS(0)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \^q\(5),
      R => SS(0)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => \^q\(6),
      R => SS(0)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => \^q\(7),
      R => SS(0)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => rd_pntr_plus1(8),
      R => SS(0)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8),
      I1 => \wr_pntr_bin_reg[8]\(0),
      O => ram_empty_fb_i_reg
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => \wr_pntr_bin_reg[8]\(0),
      O => ram_empty_fb_i_reg_0
    );
\rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      O => \rd_pntr_gc_reg[7]\(0)
    );
\rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      O => \rd_pntr_gc_reg[7]\(1)
    );
\rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      O => \rd_pntr_gc_reg[7]\(2)
    );
\rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      O => \rd_pntr_gc_reg[7]\(3)
    );
\rd_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      O => \rd_pntr_gc_reg[7]\(4)
    );
\rd_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      O => \rd_pntr_gc_reg[7]\(5)
    );
\rd_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      O => \rd_pntr_gc_reg[7]\(6)
    );
\rd_pntr_gc[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8),
      O => \rd_pntr_gc_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_rd_bin_cntr_43 is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rd_pntr_gc_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \wr_pntr_bin_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_rd_bin_cntr_43 : entity is "rd_bin_cntr";
end st_lc_fpga_top_0_rd_bin_cntr_43;

architecture STRUCTURE of st_lc_fpga_top_0_rd_bin_cntr_43 is
  signal \^device_7series.no_bmm_info.sdp.wide_prim18.ram\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rd_pntr_gc[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rd_pntr_gc[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rd_pntr_gc[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \rd_pntr_gc[3]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \rd_pntr_gc[4]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rd_pntr_gc[5]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rd_pntr_gc[6]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rd_pntr_gc[7]_i_1\ : label is "soft_lutpair8";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => \plusOp__0\(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \plusOp__0\(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count[8]_i_2_n_0\,
      I2 => \^q\(6),
      O => \plusOp__0\(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => \^q\(5),
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \plusOp__0\(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \^q\(5),
      I4 => rd_pntr_plus1(8),
      O => \plusOp__0\(8)
    );
\gc0.count[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => \gc0.count[8]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      R => SS(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \^q\(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      R => SS(0)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \^q\(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      R => SS(0)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \^q\(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      R => SS(0)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \^q\(4),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      R => SS(0)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \^q\(5),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      R => SS(0)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \^q\(6),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      R => SS(0)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \^q\(7),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      R => SS(0)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => rd_pntr_plus1(8),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8),
      R => SS(0)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^q\(0),
      S => SS(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^q\(1),
      R => SS(0)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^q\(2),
      R => SS(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^q\(3),
      R => SS(0)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \^q\(4),
      R => SS(0)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \^q\(5),
      R => SS(0)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => \^q\(6),
      R => SS(0)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => \^q\(7),
      R => SS(0)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => rd_pntr_plus1(8),
      R => SS(0)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8),
      I1 => \wr_pntr_bin_reg[8]\(0),
      O => ram_empty_fb_i_reg
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => \wr_pntr_bin_reg[8]\(0),
      O => ram_empty_fb_i_reg_0
    );
\rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      O => \rd_pntr_gc_reg[7]\(0)
    );
\rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      O => \rd_pntr_gc_reg[7]\(1)
    );
\rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      O => \rd_pntr_gc_reg[7]\(2)
    );
\rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      O => \rd_pntr_gc_reg[7]\(3)
    );
\rd_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      O => \rd_pntr_gc_reg[7]\(4)
    );
\rd_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      O => \rd_pntr_gc_reg[7]\(5)
    );
\rd_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      O => \rd_pntr_gc_reg[7]\(6)
    );
\rd_pntr_gc[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8),
      O => \rd_pntr_gc_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_rd_dc_fwft_ext_as is
  port (
    \g_rd.gvalid_low.rd_dc_i_reg[9]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \wr_pntr_bin_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \wr_pntr_bin_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_pntr_bin_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    m_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_rd_dc_fwft_ext_as : entity is "rd_dc_fwft_ext_as";
end st_lc_fpga_top_0_rd_dc_fwft_ext_as;

architecture STRUCTURE of st_lc_fpga_top_0_rd_dc_fwft_ext_as is
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal \NLW_minusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_minusOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
\g_rd.gvalid_low.rd_dc_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => Q(0),
      D => D(0),
      Q => axis_rd_data_count(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => Q(0),
      D => D(1),
      Q => axis_rd_data_count(1)
    );
\g_rd.gvalid_low.rd_dc_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => Q(0),
      D => D(2),
      Q => axis_rd_data_count(2)
    );
\g_rd.gvalid_low.rd_dc_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => Q(0),
      D => D(3),
      Q => axis_rd_data_count(3)
    );
\g_rd.gvalid_low.rd_dc_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => Q(0),
      D => D(4),
      Q => axis_rd_data_count(4)
    );
\g_rd.gvalid_low.rd_dc_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => Q(0),
      D => D(5),
      Q => axis_rd_data_count(5)
    );
\g_rd.gvalid_low.rd_dc_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => Q(0),
      D => D(6),
      Q => axis_rd_data_count(6)
    );
\g_rd.gvalid_low.rd_dc_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => Q(0),
      D => D(7),
      Q => axis_rd_data_count(7)
    );
\g_rd.gvalid_low.rd_dc_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => Q(0),
      D => D(8),
      Q => axis_rd_data_count(8)
    );
\g_rd.gvalid_low.rd_dc_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => Q(0),
      D => D(9),
      Q => axis_rd_data_count(9)
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \wr_pntr_bin_reg[7]\(3 downto 0),
      O(3 downto 1) => \g_rd.gvalid_low.rd_dc_i_reg[9]_0\(2 downto 0),
      O(0) => O(0),
      S(3 downto 0) => \wr_pntr_bin_reg[3]\(3 downto 0)
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wr_pntr_bin_reg[7]\(7 downto 4),
      O(3 downto 0) => \g_rd.gvalid_low.rd_dc_i_reg[9]_0\(6 downto 3),
      S(3 downto 0) => S(3 downto 0)
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3 downto 0) => \NLW_minusOp_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_minusOp_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \g_rd.gvalid_low.rd_dc_i_reg[9]_0\(7),
      S(3 downto 1) => B"000",
      S(0) => \wr_pntr_bin_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_rd_dc_fwft_ext_as_41 is
  port (
    \g_rd.gvalid_low.rd_dc_i_reg[9]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \wr_pntr_bin_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \wr_pntr_bin_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_pntr_bin_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    m_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_rd_dc_fwft_ext_as_41 : entity is "rd_dc_fwft_ext_as";
end st_lc_fpga_top_0_rd_dc_fwft_ext_as_41;

architecture STRUCTURE of st_lc_fpga_top_0_rd_dc_fwft_ext_as_41 is
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal \NLW_minusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_minusOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
\g_rd.gvalid_low.rd_dc_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => Q(0),
      D => D(0),
      Q => axis_rd_data_count(0)
    );
\g_rd.gvalid_low.rd_dc_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => Q(0),
      D => D(1),
      Q => axis_rd_data_count(1)
    );
\g_rd.gvalid_low.rd_dc_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => Q(0),
      D => D(2),
      Q => axis_rd_data_count(2)
    );
\g_rd.gvalid_low.rd_dc_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => Q(0),
      D => D(3),
      Q => axis_rd_data_count(3)
    );
\g_rd.gvalid_low.rd_dc_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => Q(0),
      D => D(4),
      Q => axis_rd_data_count(4)
    );
\g_rd.gvalid_low.rd_dc_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => Q(0),
      D => D(5),
      Q => axis_rd_data_count(5)
    );
\g_rd.gvalid_low.rd_dc_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => Q(0),
      D => D(6),
      Q => axis_rd_data_count(6)
    );
\g_rd.gvalid_low.rd_dc_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => Q(0),
      D => D(7),
      Q => axis_rd_data_count(7)
    );
\g_rd.gvalid_low.rd_dc_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => Q(0),
      D => D(8),
      Q => axis_rd_data_count(8)
    );
\g_rd.gvalid_low.rd_dc_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => Q(0),
      D => D(9),
      Q => axis_rd_data_count(9)
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \wr_pntr_bin_reg[7]\(3 downto 0),
      O(3 downto 1) => \g_rd.gvalid_low.rd_dc_i_reg[9]_0\(2 downto 0),
      O(0) => O(0),
      S(3 downto 0) => \wr_pntr_bin_reg[3]\(3 downto 0)
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \wr_pntr_bin_reg[7]\(7 downto 4),
      O(3 downto 0) => \g_rd.gvalid_low.rd_dc_i_reg[9]_0\(6 downto 3),
      S(3 downto 0) => S(3 downto 0)
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3 downto 0) => \NLW_minusOp_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_minusOp_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \g_rd.gvalid_low.rd_dc_i_reg[9]_0\(7),
      S(3 downto 1) => B"000",
      S(0) => \wr_pntr_bin_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_rd_fwft is
  port (
    \g_rd.gvalid_low.rd_dc_i_reg[0]\ : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    p_5_out : out STD_LOGIC;
    \g_rd.gvalid_low.rd_dc_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_7_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \g_rd.gvalid_low.rd_dc_i_reg[5]\ : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tready : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    \wr_pntr_bin_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \wr_pntr_bin_reg[7]_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_rd_fwft : entity is "rd_fwft";
end st_lc_fpga_top_0_rd_fwft;

architecture STRUCTURE of st_lc_fpga_top_0_rd_fwft is
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^g_rd.gvalid_low.rd_dc_i_reg[0]\ : STD_LOGIC;
  signal \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_fwft_fb_i_1 : label is "soft_lutpair24";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[6]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1\ : label is "soft_lutpair22";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
  attribute SOFT_HLUTNM of \gsafety_ic.rd_en_int_sync_1_i_1\ : label is "soft_lutpair22";
begin
  \g_rd.gvalid_low.rd_dc_i_reg[0]\ <= \^g_rd.gvalid_low.rd_dc_i_reg[0]\;
  \g_rd.gvalid_low.rd_dc_i_reg[0]_0\(1 downto 0) <= \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(1 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(0),
      I1 => m_axis_tready,
      I2 => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(1),
      O => p_5_out
    );
empty_fwft_fb_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F540"
    )
        port map (
      I0 => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(1),
      I1 => m_axis_tready,
      I2 => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(0),
      I3 => empty_fwft_fb,
      O => empty_fwft_i0
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(0),
      Q => empty_fwft_fb
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(0),
      Q => empty_fwft_i
    );
\g_rd.gvalid_low.rd_dc_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => O(0),
      I1 => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(1),
      I2 => \^g_rd.gvalid_low.rd_dc_i_reg[0]\,
      O => D(0)
    );
\g_rd.gvalid_low.rd_dc_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(1),
      I1 => \^g_rd.gvalid_low.rd_dc_i_reg[0]\,
      I2 => \wr_pntr_bin_reg[7]\(0),
      O => D(1)
    );
\g_rd.gvalid_low.rd_dc_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
        port map (
      I0 => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(1),
      I1 => \^g_rd.gvalid_low.rd_dc_i_reg[0]\,
      I2 => \wr_pntr_bin_reg[7]\(1),
      I3 => \wr_pntr_bin_reg[7]\(0),
      O => D(2)
    );
\g_rd.gvalid_low.rd_dc_i[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^g_rd.gvalid_low.rd_dc_i_reg[0]\,
      I1 => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(1),
      O => \g_rd.gvalid_low.rd_dc_i_reg[5]\
    );
\g_rd.gvalid_low.rd_dc_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
        port map (
      I0 => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(1),
      I1 => \^g_rd.gvalid_low.rd_dc_i_reg[0]\,
      I2 => \wr_pntr_bin_reg[7]\(2),
      I3 => \wr_pntr_bin_reg[7]_0\,
      O => D(3)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(1),
      I1 => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(0),
      I2 => m_axis_tready,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(1),
      I1 => m_axis_tready,
      I2 => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(0),
      I3 => p_2_out,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => Q(0),
      D => next_fwft_state(0),
      Q => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => Q(0),
      D => next_fwft_state(1),
      Q => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => Q(0),
      D => next_fwft_state(0),
      Q => \^g_rd.gvalid_low.rd_dc_i_reg[0]\
    );
\gsafety_ic.rd_en_int_sync_1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(1),
      I1 => m_axis_tready,
      I2 => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(0),
      I3 => p_2_out,
      O => p_7_out
    );
m_axis_tvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => m_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_rd_fwft_40 is
  port (
    \g_rd.gvalid_low.rd_dc_i_reg[0]\ : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    p_5_out : out STD_LOGIC;
    \g_rd.gvalid_low.rd_dc_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_7_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \g_rd.gvalid_low.rd_dc_i_reg[5]\ : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tready : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    \wr_pntr_bin_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \wr_pntr_bin_reg[7]_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_rd_fwft_40 : entity is "rd_fwft";
end st_lc_fpga_top_0_rd_fwft_40;

architecture STRUCTURE of st_lc_fpga_top_0_rd_fwft_40 is
  signal empty_fwft_fb : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^g_rd.gvalid_low.rd_dc_i_reg[0]\ : STD_LOGIC;
  signal \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of empty_fwft_fb_i_1 : label is "soft_lutpair1";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of empty_fwft_fb_reg : label is "no";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \g_rd.gvalid_low.rd_dc_i[6]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1\ : label is "soft_lutpair0";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
  attribute SOFT_HLUTNM of \gsafety_ic.rd_en_int_sync_1_i_1\ : label is "soft_lutpair0";
begin
  \g_rd.gvalid_low.rd_dc_i_reg[0]\ <= \^g_rd.gvalid_low.rd_dc_i_reg[0]\;
  \g_rd.gvalid_low.rd_dc_i_reg[0]_0\(1 downto 0) <= \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(1 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(0),
      I1 => m_axis_tready,
      I2 => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(1),
      O => p_5_out
    );
empty_fwft_fb_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F540"
    )
        port map (
      I0 => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(1),
      I1 => m_axis_tready,
      I2 => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(0),
      I3 => empty_fwft_fb,
      O => empty_fwft_i0
    );
empty_fwft_fb_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(0),
      Q => empty_fwft_fb
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => Q(0),
      Q => empty_fwft_i
    );
\g_rd.gvalid_low.rd_dc_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => O(0),
      I1 => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(1),
      I2 => \^g_rd.gvalid_low.rd_dc_i_reg[0]\,
      O => D(0)
    );
\g_rd.gvalid_low.rd_dc_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(1),
      I1 => \^g_rd.gvalid_low.rd_dc_i_reg[0]\,
      I2 => \wr_pntr_bin_reg[7]\(0),
      O => D(1)
    );
\g_rd.gvalid_low.rd_dc_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
        port map (
      I0 => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(1),
      I1 => \^g_rd.gvalid_low.rd_dc_i_reg[0]\,
      I2 => \wr_pntr_bin_reg[7]\(1),
      I3 => \wr_pntr_bin_reg[7]\(0),
      O => D(2)
    );
\g_rd.gvalid_low.rd_dc_i[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^g_rd.gvalid_low.rd_dc_i_reg[0]\,
      I1 => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(1),
      O => \g_rd.gvalid_low.rd_dc_i_reg[5]\
    );
\g_rd.gvalid_low.rd_dc_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
        port map (
      I0 => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(1),
      I1 => \^g_rd.gvalid_low.rd_dc_i_reg[0]\,
      I2 => \wr_pntr_bin_reg[7]\(2),
      I3 => \wr_pntr_bin_reg[7]_0\,
      O => D(3)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(1),
      I1 => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(0),
      I2 => m_axis_tready,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(1),
      I1 => m_axis_tready,
      I2 => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(0),
      I3 => p_2_out,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => Q(0),
      D => next_fwft_state(0),
      Q => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => Q(0),
      D => next_fwft_state(1),
      Q => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => Q(0),
      D => next_fwft_state(0),
      Q => \^g_rd.gvalid_low.rd_dc_i_reg[0]\
    );
\gsafety_ic.rd_en_int_sync_1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(1),
      I1 => m_axis_tready,
      I2 => \^g_rd.gvalid_low.rd_dc_i_reg[0]_0\(0),
      I3 => p_2_out,
      O => p_7_out
    );
m_axis_tvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => m_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_reset_blk_ramfifo is
  port (
    s_aclk : in STD_LOGIC;
    inverted_reset : in STD_LOGIC;
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_reset_blk_ramfifo : entity is "reset_blk_ramfifo";
end st_lc_fpga_top_0_reset_blk_ramfifo;

architecture STRUCTURE of st_lc_fpga_top_0_reset_blk_ramfifo is
  signal rst_d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute ASYNC_REG of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute ASYNC_REG of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
begin
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => inverted_reset,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d1,
      PRE => inverted_reset,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d2,
      PRE => inverted_reset,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => '0',
      PRE => inverted_reset,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => inverted_reset,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => inverted_reset,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => inverted_reset,
      Q => rst_wr_reg2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_reset_blk_ramfifo_22 is
  port (
    s_aclk : in STD_LOGIC;
    inverted_reset : in STD_LOGIC;
    m_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_reset_blk_ramfifo_22 : entity is "reset_blk_ramfifo";
end st_lc_fpga_top_0_reset_blk_ramfifo_22;

architecture STRUCTURE of st_lc_fpga_top_0_reset_blk_ramfifo_22 is
  signal rst_d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute ASYNC_REG of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute ASYNC_REG of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
begin
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => inverted_reset,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d1,
      PRE => inverted_reset,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d2,
      PRE => inverted_reset,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => '0',
      PRE => inverted_reset,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => inverted_reset,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => inverted_reset,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => inverted_reset,
      Q => rst_wr_reg2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \st_lc_fpga_top_0_reset_blk_ramfifo__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gc0.count_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_int_sync_1 : in STD_LOGIC;
    wr_en_int_sync : in STD_LOGIC;
    ram_full_fb : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    rd_en_int_sync : in STD_LOGIC;
    \gsafety_ic.rst_int_sync_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_int_sync_1 : in STD_LOGIC;
    p_7_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \st_lc_fpga_top_0_reset_blk_ramfifo__parameterized0\ : entity is "reset_blk_ramfifo";
end \st_lc_fpga_top_0_reset_blk_ramfifo__parameterized0\;

architecture STRUCTURE of \st_lc_fpga_top_0_reset_blk_ramfifo__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \^ram_empty_fb_i_reg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute ASYNC_REG of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute ASYNC_REG of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_d4 : STD_LOGIC;
  attribute ASYNC_REG of rst_d4 : signal is "true";
  attribute msgon of rst_d4 : signal is "true";
  signal rst_d5 : STD_LOGIC;
  attribute ASYNC_REG of rst_d5 : signal is "true";
  attribute msgon of rst_d5 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full_axis.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full_axis.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full_axis.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full_axis.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full_axis.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full_axis.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full_axis.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full_axis.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full_axis.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full_axis.grst_f.rst_d4_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full_axis.grst_f.rst_d4_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full_axis.grst_f.rst_d4_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full_axis.grst_f.rst_d5_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full_axis.grst_f.rst_d5_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full_axis.grst_f.rst_d5_reg\ : label is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "no";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\ <= \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\;
  \out\ <= rst_d2;
  ram_empty_fb_i_reg(2 downto 0) <= \^ram_empty_fb_i_reg\(2 downto 0);
  ram_full_i_reg <= rst_d5;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAA8AAABAAA8"
    )
        port map (
      I0 => wr_en_int_sync,
      I1 => wr_rst_int_sync_1,
      I2 => SS(0),
      I3 => \^q\(2),
      I4 => s_axis_tvalid,
      I5 => ram_full_fb,
      O => WEBWE(0)
    );
\gc0.count_d1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => rd_en_int_sync,
      I1 => \gsafety_ic.rst_int_sync_reg\(0),
      I2 => \^ram_empty_fb_i_reg\(0),
      I3 => rst_int_sync_1,
      I4 => p_7_out,
      O => \gc0.count_reg[8]\(0)
    );
\gic0.gc0.count_d1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0002"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^q\(2),
      I2 => SS(0),
      I3 => wr_rst_int_sync_1,
      I4 => wr_en_int_sync,
      I5 => ram_full_fb,
      O => E(0)
    );
\grstd1.grst_full_axis.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\,
      Q => rst_d1
    );
\grstd1.grst_full_axis.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d1,
      PRE => \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\,
      Q => rst_d2
    );
\grstd1.grst_full_axis.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d2,
      PRE => \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\,
      Q => rst_d3
    );
\grstd1.grst_full_axis.grst_f.rst_d4_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d3,
      PRE => \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\,
      Q => rst_d4
    );
\grstd1.grst_full_axis.grst_f.rst_d5_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d4,
      PRE => \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\,
      Q => rst_d5
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => rd_rst_asreg,
      Q => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      D => '0',
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => \^ram_empty_fb_i_reg\(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => \^ram_empty_fb_i_reg\(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => \^ram_empty_fb_i_reg\(2)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => '0',
      PRE => \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_aresetn,
      O => \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => wr_rst_asreg,
      Q => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      D => '0',
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\,
      Q => \^q\(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\,
      Q => \^q\(1)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\,
      Q => \^q\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \st_lc_fpga_top_0_reset_blk_ramfifo__parameterized0_28\ is
  port (
    \out\ : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gc0.count_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_int_sync_1 : in STD_LOGIC;
    wr_en_int_sync : in STD_LOGIC;
    ram_full_fb : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    rd_en_int_sync : in STD_LOGIC;
    \gsafety_ic.rst_int_sync_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_int_sync_1 : in STD_LOGIC;
    p_7_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \st_lc_fpga_top_0_reset_blk_ramfifo__parameterized0_28\ : entity is "reset_blk_ramfifo";
end \st_lc_fpga_top_0_reset_blk_ramfifo__parameterized0_28\;

architecture STRUCTURE of \st_lc_fpga_top_0_reset_blk_ramfifo__parameterized0_28\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \^ram_empty_fb_i_reg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute ASYNC_REG of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute ASYNC_REG of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_d4 : STD_LOGIC;
  attribute ASYNC_REG of rst_d4 : signal is "true";
  attribute msgon of rst_d4 : signal is "true";
  signal rst_d5 : STD_LOGIC;
  attribute ASYNC_REG of rst_d5 : signal is "true";
  attribute msgon of rst_d5 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full_axis.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full_axis.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full_axis.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full_axis.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full_axis.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full_axis.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full_axis.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full_axis.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full_axis.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full_axis.grst_f.rst_d4_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full_axis.grst_f.rst_d4_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full_axis.grst_f.rst_d4_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full_axis.grst_f.rst_d5_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full_axis.grst_f.rst_d5_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full_axis.grst_f.rst_d5_reg\ : label is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "no";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\ <= \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\;
  \out\ <= rst_d2;
  ram_empty_fb_i_reg(2 downto 0) <= \^ram_empty_fb_i_reg\(2 downto 0);
  ram_full_i_reg <= rst_d5;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAA8AAABAAA8"
    )
        port map (
      I0 => wr_en_int_sync,
      I1 => wr_rst_int_sync_1,
      I2 => SS(0),
      I3 => \^q\(2),
      I4 => s_axis_tvalid,
      I5 => ram_full_fb,
      O => WEBWE(0)
    );
\gc0.count_d1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => rd_en_int_sync,
      I1 => \gsafety_ic.rst_int_sync_reg\(0),
      I2 => \^ram_empty_fb_i_reg\(0),
      I3 => rst_int_sync_1,
      I4 => p_7_out,
      O => \gc0.count_reg[8]\(0)
    );
\gic0.gc0.count_d1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0002"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^q\(2),
      I2 => SS(0),
      I3 => wr_rst_int_sync_1,
      I4 => wr_en_int_sync,
      I5 => ram_full_fb,
      O => E(0)
    );
\grstd1.grst_full_axis.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\,
      Q => rst_d1
    );
\grstd1.grst_full_axis.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d1,
      PRE => \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\,
      Q => rst_d2
    );
\grstd1.grst_full_axis.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d2,
      PRE => \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\,
      Q => rst_d3
    );
\grstd1.grst_full_axis.grst_f.rst_d4_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d3,
      PRE => \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\,
      Q => rst_d4
    );
\grstd1.grst_full_axis.grst_f.rst_d5_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d4,
      PRE => \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\,
      Q => rst_d5
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => rd_rst_asreg,
      Q => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => \ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg_n_0\,
      D => '0',
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => \^ram_empty_fb_i_reg\(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => \^ram_empty_fb_i_reg\(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => \^ram_empty_fb_i_reg\(2)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => '0',
      PRE => \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_aresetn,
      O => \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => \^ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => wr_rst_asreg,
      Q => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => \ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg_n_0\,
      D => '0',
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\,
      Q => \^q\(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\,
      Q => \^q\(1)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\,
      Q => \^q\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_synchronizer_ff is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_synchronizer_ff : entity is "synchronizer_ff";
end st_lc_fpga_top_0_synchronizer_ff;

architecture STRUCTURE of st_lc_fpga_top_0_synchronizer_ff is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  D(8 downto 0) <= Q_reg(8 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(8),
      Q => Q_reg(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_synchronizer_ff_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_synchronizer_ff_13 : entity is "synchronizer_ff";
end st_lc_fpga_top_0_synchronizer_ff_13;

architecture STRUCTURE of st_lc_fpga_top_0_synchronizer_ff_13 is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  D(8 downto 0) <= Q_reg(8 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(8),
      Q => Q_reg(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_synchronizer_ff_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \Q_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_synchronizer_ff_14 : entity is "synchronizer_ff";
end st_lc_fpga_top_0_synchronizer_ff_14;

architecture STRUCTURE of st_lc_fpga_top_0_synchronizer_ff_14 is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  D(8 downto 0) <= Q_reg(8 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(8),
      Q => Q_reg(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_synchronizer_ff_15 is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \Q_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_synchronizer_ff_15 : entity is "synchronizer_ff";
end st_lc_fpga_top_0_synchronizer_ff_15;

architecture STRUCTURE of st_lc_fpga_top_0_synchronizer_ff_15 is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  D(8 downto 0) <= Q_reg(8 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(8),
      Q => Q_reg(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_synchronizer_ff_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \Q_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_synchronizer_ff_16 : entity is "synchronizer_ff";
end st_lc_fpga_top_0_synchronizer_ff_16;

architecture STRUCTURE of st_lc_fpga_top_0_synchronizer_ff_16 is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  D(8 downto 0) <= Q_reg(8 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(8),
      Q => Q_reg(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_synchronizer_ff_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \Q_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_synchronizer_ff_17 : entity is "synchronizer_ff";
end st_lc_fpga_top_0_synchronizer_ff_17;

architecture STRUCTURE of st_lc_fpga_top_0_synchronizer_ff_17 is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  D(8 downto 0) <= Q_reg(8 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(8),
      Q => Q_reg(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_synchronizer_ff_18 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_bin_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_synchronizer_ff_18 : entity is "synchronizer_ff";
end st_lc_fpga_top_0_synchronizer_ff_18;

architecture STRUCTURE of st_lc_fpga_top_0_synchronizer_ff_18 is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  signal \wr_pntr_bin[2]_i_2_n_0\ : STD_LOGIC;
  signal \^wr_pntr_bin_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  \out\(0) <= Q_reg(8);
  \wr_pntr_bin_reg[7]\(7 downto 0) <= \^wr_pntr_bin_reg[7]\(7 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(8),
      Q => Q_reg(8)
    );
\wr_pntr_bin[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(1),
      I1 => Q_reg(0),
      I2 => \^wr_pntr_bin_reg[7]\(2),
      O => \^wr_pntr_bin_reg[7]\(0)
    );
\wr_pntr_bin[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wr_pntr_bin_reg[7]\(2),
      I1 => Q_reg(1),
      O => \^wr_pntr_bin_reg[7]\(1)
    );
\wr_pntr_bin[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(8),
      I1 => Q_reg(2),
      I2 => Q_reg(3),
      I3 => \wr_pntr_bin[2]_i_2_n_0\,
      I4 => Q_reg(6),
      I5 => Q_reg(7),
      O => \^wr_pntr_bin_reg[7]\(2)
    );
\wr_pntr_bin[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(5),
      O => \wr_pntr_bin[2]_i_2_n_0\
    );
\wr_pntr_bin[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(5),
      I1 => Q_reg(3),
      I2 => Q_reg(4),
      I3 => Q_reg(8),
      I4 => Q_reg(6),
      I5 => Q_reg(7),
      O => \^wr_pntr_bin_reg[7]\(3)
    );
\wr_pntr_bin[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(4),
      I2 => Q_reg(5),
      I3 => Q_reg(8),
      I4 => Q_reg(7),
      O => \^wr_pntr_bin_reg[7]\(4)
    );
\wr_pntr_bin[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(5),
      I2 => Q_reg(8),
      I3 => Q_reg(7),
      O => \^wr_pntr_bin_reg[7]\(5)
    );
\wr_pntr_bin[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(7),
      I1 => Q_reg(6),
      I2 => Q_reg(8),
      O => \^wr_pntr_bin_reg[7]\(6)
    );
\wr_pntr_bin[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(7),
      I1 => Q_reg(8),
      O => \^wr_pntr_bin_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_synchronizer_ff_19 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_synchronizer_ff_19 : entity is "synchronizer_ff";
end st_lc_fpga_top_0_synchronizer_ff_19;

architecture STRUCTURE of st_lc_fpga_top_0_synchronizer_ff_19 is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  signal \rd_pntr_bin[2]_i_2_n_0\ : STD_LOGIC;
  signal \^rd_pntr_bin_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  \out\(0) <= Q_reg(8);
  \rd_pntr_bin_reg[7]\(7 downto 0) <= \^rd_pntr_bin_reg[7]\(7 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(8),
      Q => Q_reg(8)
    );
\rd_pntr_bin[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(1),
      I1 => Q_reg(0),
      I2 => \^rd_pntr_bin_reg[7]\(2),
      O => \^rd_pntr_bin_reg[7]\(0)
    );
\rd_pntr_bin[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_pntr_bin_reg[7]\(2),
      I1 => Q_reg(1),
      O => \^rd_pntr_bin_reg[7]\(1)
    );
\rd_pntr_bin[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(8),
      I1 => Q_reg(2),
      I2 => Q_reg(3),
      I3 => \rd_pntr_bin[2]_i_2_n_0\,
      I4 => Q_reg(6),
      I5 => Q_reg(7),
      O => \^rd_pntr_bin_reg[7]\(2)
    );
\rd_pntr_bin[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(5),
      O => \rd_pntr_bin[2]_i_2_n_0\
    );
\rd_pntr_bin[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(5),
      I1 => Q_reg(3),
      I2 => Q_reg(4),
      I3 => Q_reg(8),
      I4 => Q_reg(6),
      I5 => Q_reg(7),
      O => \^rd_pntr_bin_reg[7]\(3)
    );
\rd_pntr_bin[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(4),
      I2 => Q_reg(5),
      I3 => Q_reg(8),
      I4 => Q_reg(7),
      O => \^rd_pntr_bin_reg[7]\(4)
    );
\rd_pntr_bin[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(5),
      I2 => Q_reg(8),
      I3 => Q_reg(7),
      O => \^rd_pntr_bin_reg[7]\(5)
    );
\rd_pntr_bin[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(7),
      I1 => Q_reg(6),
      I2 => Q_reg(8),
      O => \^rd_pntr_bin_reg[7]\(6)
    );
\rd_pntr_bin[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(7),
      I1 => Q_reg(8),
      O => \^rd_pntr_bin_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_synchronizer_ff_46 is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_synchronizer_ff_46 : entity is "synchronizer_ff";
end st_lc_fpga_top_0_synchronizer_ff_46;

architecture STRUCTURE of st_lc_fpga_top_0_synchronizer_ff_46 is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  D(8 downto 0) <= Q_reg(8 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(8),
      Q => Q_reg(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_synchronizer_ff_47 is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_synchronizer_ff_47 : entity is "synchronizer_ff";
end st_lc_fpga_top_0_synchronizer_ff_47;

architecture STRUCTURE of st_lc_fpga_top_0_synchronizer_ff_47 is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  D(8 downto 0) <= Q_reg(8 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(8),
      Q => Q_reg(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_synchronizer_ff_48 is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \Q_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_synchronizer_ff_48 : entity is "synchronizer_ff";
end st_lc_fpga_top_0_synchronizer_ff_48;

architecture STRUCTURE of st_lc_fpga_top_0_synchronizer_ff_48 is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  D(8 downto 0) <= Q_reg(8 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(8),
      Q => Q_reg(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_synchronizer_ff_49 is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \Q_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_synchronizer_ff_49 : entity is "synchronizer_ff";
end st_lc_fpga_top_0_synchronizer_ff_49;

architecture STRUCTURE of st_lc_fpga_top_0_synchronizer_ff_49 is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  D(8 downto 0) <= Q_reg(8 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(8),
      Q => Q_reg(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_synchronizer_ff_50 is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \Q_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_synchronizer_ff_50 : entity is "synchronizer_ff";
end st_lc_fpga_top_0_synchronizer_ff_50;

architecture STRUCTURE of st_lc_fpga_top_0_synchronizer_ff_50 is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  D(8 downto 0) <= Q_reg(8 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[8]_0\(8),
      Q => Q_reg(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_synchronizer_ff_51 is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \Q_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_synchronizer_ff_51 : entity is "synchronizer_ff";
end st_lc_fpga_top_0_synchronizer_ff_51;

architecture STRUCTURE of st_lc_fpga_top_0_synchronizer_ff_51 is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  D(8 downto 0) <= Q_reg(8 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[8]_0\(8),
      Q => Q_reg(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_synchronizer_ff_52 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_bin_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_synchronizer_ff_52 : entity is "synchronizer_ff";
end st_lc_fpga_top_0_synchronizer_ff_52;

architecture STRUCTURE of st_lc_fpga_top_0_synchronizer_ff_52 is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  signal \wr_pntr_bin[2]_i_2_n_0\ : STD_LOGIC;
  signal \^wr_pntr_bin_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  \out\(0) <= Q_reg(8);
  \wr_pntr_bin_reg[7]\(7 downto 0) <= \^wr_pntr_bin_reg[7]\(7 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(8),
      Q => Q_reg(8)
    );
\wr_pntr_bin[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(1),
      I1 => Q_reg(0),
      I2 => \^wr_pntr_bin_reg[7]\(2),
      O => \^wr_pntr_bin_reg[7]\(0)
    );
\wr_pntr_bin[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^wr_pntr_bin_reg[7]\(2),
      I1 => Q_reg(1),
      O => \^wr_pntr_bin_reg[7]\(1)
    );
\wr_pntr_bin[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(8),
      I1 => Q_reg(2),
      I2 => Q_reg(3),
      I3 => \wr_pntr_bin[2]_i_2_n_0\,
      I4 => Q_reg(6),
      I5 => Q_reg(7),
      O => \^wr_pntr_bin_reg[7]\(2)
    );
\wr_pntr_bin[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(5),
      O => \wr_pntr_bin[2]_i_2_n_0\
    );
\wr_pntr_bin[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(5),
      I1 => Q_reg(3),
      I2 => Q_reg(4),
      I3 => Q_reg(8),
      I4 => Q_reg(6),
      I5 => Q_reg(7),
      O => \^wr_pntr_bin_reg[7]\(3)
    );
\wr_pntr_bin[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(4),
      I2 => Q_reg(5),
      I3 => Q_reg(8),
      I4 => Q_reg(7),
      O => \^wr_pntr_bin_reg[7]\(4)
    );
\wr_pntr_bin[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(5),
      I2 => Q_reg(8),
      I3 => Q_reg(7),
      O => \^wr_pntr_bin_reg[7]\(5)
    );
\wr_pntr_bin[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(7),
      I1 => Q_reg(6),
      I2 => Q_reg(8),
      O => \^wr_pntr_bin_reg[7]\(6)
    );
\wr_pntr_bin[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(7),
      I1 => Q_reg(8),
      O => \^wr_pntr_bin_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_synchronizer_ff_53 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_synchronizer_ff_53 : entity is "synchronizer_ff";
end st_lc_fpga_top_0_synchronizer_ff_53;

architecture STRUCTURE of st_lc_fpga_top_0_synchronizer_ff_53 is
  signal Q_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  signal \rd_pntr_bin[2]_i_2_n_0\ : STD_LOGIC;
  signal \^rd_pntr_bin_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
begin
  \out\(0) <= Q_reg(8);
  \rd_pntr_bin_reg[7]\(7 downto 0) <= \^rd_pntr_bin_reg[7]\(7 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => D(8),
      Q => Q_reg(8)
    );
\rd_pntr_bin[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(1),
      I1 => Q_reg(0),
      I2 => \^rd_pntr_bin_reg[7]\(2),
      O => \^rd_pntr_bin_reg[7]\(0)
    );
\rd_pntr_bin[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rd_pntr_bin_reg[7]\(2),
      I1 => Q_reg(1),
      O => \^rd_pntr_bin_reg[7]\(1)
    );
\rd_pntr_bin[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(8),
      I1 => Q_reg(2),
      I2 => Q_reg(3),
      I3 => \rd_pntr_bin[2]_i_2_n_0\,
      I4 => Q_reg(6),
      I5 => Q_reg(7),
      O => \^rd_pntr_bin_reg[7]\(2)
    );
\rd_pntr_bin[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(5),
      O => \rd_pntr_bin[2]_i_2_n_0\
    );
\rd_pntr_bin[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(5),
      I1 => Q_reg(3),
      I2 => Q_reg(4),
      I3 => Q_reg(8),
      I4 => Q_reg(6),
      I5 => Q_reg(7),
      O => \^rd_pntr_bin_reg[7]\(3)
    );
\rd_pntr_bin[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(4),
      I2 => Q_reg(5),
      I3 => Q_reg(8),
      I4 => Q_reg(7),
      O => \^rd_pntr_bin_reg[7]\(4)
    );
\rd_pntr_bin[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(5),
      I2 => Q_reg(8),
      I3 => Q_reg(7),
      O => \^rd_pntr_bin_reg[7]\(5)
    );
\rd_pntr_bin[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(7),
      I1 => Q_reg(6),
      I2 => Q_reg(8),
      O => \^rd_pntr_bin_reg[7]\(6)
    );
\rd_pntr_bin[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(7),
      I1 => Q_reg(8),
      O => \^rd_pntr_bin_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_wr_bin_cntr is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \wr_data_count_i_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_data_count_i_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_gc_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gic0.gc0.count_d2_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d2_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_wr_bin_cntr : entity is "wr_bin_cntr";
end st_lc_fpga_top_0_wr_bin_cntr;

architecture STRUCTURE of st_lc_fpga_top_0_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gic0.gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_d1_reg[8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gic0.gc0.count_d2_reg[8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \wr_data_count_i[9]_i_2_n_0\ : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \gic0.gc0.count[7]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gic0.gc0.count[8]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \wr_data_count_i[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \wr_data_count_i[3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \wr_data_count_i[4]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \wr_data_count_i[5]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \wr_data_count_i[8]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \wr_data_count_i[9]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \wr_pntr_gc[0]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \wr_pntr_gc[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \wr_pntr_gc[2]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \wr_pntr_gc[3]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \wr_pntr_gc[4]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \wr_pntr_gc[5]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \wr_pntr_gc[6]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \wr_pntr_gc[7]_i_1\ : label is "soft_lutpair38";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  \gic0.gc0.count_d1_reg[8]_0\(0) <= \^gic0.gc0.count_d1_reg[8]_0\(0);
  \gic0.gc0.count_d2_reg[8]_0\(0) <= \^gic0.gc0.count_d2_reg[8]_0\(0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      O => plusOp(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      O => plusOp(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(2),
      O => plusOp(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_pntr_plus2(1),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(2),
      I3 => wr_pntr_plus2(3),
      O => plusOp(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(3),
      I4 => wr_pntr_plus2(4),
      O => plusOp(4)
    );
\gic0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(0),
      I3 => wr_pntr_plus2(2),
      I4 => wr_pntr_plus2(4),
      I5 => wr_pntr_plus2(5),
      O => plusOp(5)
    );
\gic0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count[8]_i_2_n_0\,
      I1 => wr_pntr_plus2(6),
      O => plusOp(6)
    );
\gic0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gic0.gc0.count[8]_i_2_n_0\,
      I1 => wr_pntr_plus2(6),
      I2 => wr_pntr_plus2(7),
      O => plusOp(7)
    );
\gic0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_pntr_plus2(6),
      I1 => \gic0.gc0.count[8]_i_2_n_0\,
      I2 => wr_pntr_plus2(7),
      I3 => \^gic0.gc0.count_d1_reg[8]_0\(0),
      O => plusOp(8)
    );
\gic0.gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => wr_pntr_plus2(5),
      I1 => wr_pntr_plus2(3),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(0),
      I4 => wr_pntr_plus2(2),
      I5 => wr_pntr_plus2(4),
      O => \gic0.gc0.count[8]_i_2_n_0\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(0),
      Q => p_13_out(0),
      S => SS(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(1),
      Q => p_13_out(1),
      R => SS(0)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(2),
      Q => p_13_out(2),
      R => SS(0)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(3),
      Q => p_13_out(3),
      R => SS(0)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(4),
      Q => p_13_out(4),
      R => SS(0)
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(5),
      Q => p_13_out(5),
      R => SS(0)
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(6),
      Q => p_13_out(6),
      R => SS(0)
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(7),
      Q => p_13_out(7),
      R => SS(0)
    );
\gic0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[8]_0\(0),
      Q => \^gic0.gc0.count_d2_reg[8]_0\(0),
      R => SS(0)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_13_out(0),
      Q => \^q\(0),
      R => SS(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_13_out(1),
      Q => \^q\(1),
      R => SS(0)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_13_out(2),
      Q => \^q\(2),
      R => SS(0)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_13_out(3),
      Q => \^q\(3),
      R => SS(0)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_13_out(4),
      Q => \^q\(4),
      R => SS(0)
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_13_out(5),
      Q => \^q\(5),
      R => SS(0)
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_13_out(6),
      Q => \^q\(6),
      R => SS(0)
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_13_out(7),
      Q => \^q\(7),
      R => SS(0)
    );
\gic0.gc0.count_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_d2_reg[8]_0\(0),
      Q => \^q\(8),
      R => SS(0)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(0),
      Q => wr_pntr_plus2(0),
      R => SS(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(1),
      Q => wr_pntr_plus2(1),
      S => SS(0)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(2),
      Q => wr_pntr_plus2(2),
      R => SS(0)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(3),
      Q => wr_pntr_plus2(3),
      R => SS(0)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(4),
      Q => wr_pntr_plus2(4),
      R => SS(0)
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(5),
      Q => wr_pntr_plus2(5),
      R => SS(0)
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(6),
      Q => wr_pntr_plus2(6),
      R => SS(0)
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(7),
      Q => wr_pntr_plus2(7),
      R => SS(0)
    );
\gic0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(8),
      Q => \^gic0.gc0.count_d1_reg[8]_0\(0),
      R => SS(0)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_13_out(0),
      I1 => \rd_pntr_bin_reg[8]\(0),
      I2 => p_13_out(1),
      I3 => \rd_pntr_bin_reg[8]\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => \rd_pntr_bin_reg[8]\(0),
      I2 => wr_pntr_plus2(1),
      I3 => \rd_pntr_bin_reg[8]\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_13_out(2),
      I1 => \rd_pntr_bin_reg[8]\(2),
      I2 => p_13_out(3),
      I3 => \rd_pntr_bin_reg[8]\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => \rd_pntr_bin_reg[8]\(2),
      I2 => wr_pntr_plus2(3),
      I3 => \rd_pntr_bin_reg[8]\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_13_out(4),
      I1 => \rd_pntr_bin_reg[8]\(4),
      I2 => p_13_out(5),
      I3 => \rd_pntr_bin_reg[8]\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(4),
      I1 => \rd_pntr_bin_reg[8]\(4),
      I2 => wr_pntr_plus2(5),
      I3 => \rd_pntr_bin_reg[8]\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_13_out(6),
      I1 => \rd_pntr_bin_reg[8]\(6),
      I2 => p_13_out(7),
      I3 => \rd_pntr_bin_reg[8]\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(6),
      I1 => \rd_pntr_bin_reg[8]\(6),
      I2 => wr_pntr_plus2(7),
      I3 => \rd_pntr_bin_reg[8]\(7),
      O => v1_reg_0(3)
    );
\minusOp_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \rd_pntr_bin_reg[8]\(7),
      O => \wr_data_count_i_reg[9]\(3)
    );
\minusOp_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \rd_pntr_bin_reg[8]\(6),
      O => \wr_data_count_i_reg[9]\(2)
    );
\minusOp_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \rd_pntr_bin_reg[8]\(5),
      O => \wr_data_count_i_reg[9]\(1)
    );
\minusOp_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \rd_pntr_bin_reg[8]\(4),
      O => \wr_data_count_i_reg[9]\(0)
    );
\minusOp_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \rd_pntr_bin_reg[8]\(8),
      O => \wr_data_count_i_reg[9]_0\(0)
    );
\minusOp_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \rd_pntr_bin_reg[8]\(3),
      O => S(3)
    );
\minusOp_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \rd_pntr_bin_reg[8]\(2),
      O => S(2)
    );
\minusOp_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \rd_pntr_bin_reg[8]\(1),
      O => S(1)
    );
\minusOp_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rd_pntr_bin_reg[8]\(0),
      O => S(0)
    );
\wr_data_count_i[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => O(0),
      O => D(0)
    );
\wr_data_count_i[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      O => D(1)
    );
\wr_data_count_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      O => D(2)
    );
\wr_data_count_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => O(1),
      I1 => O(0),
      I2 => O(2),
      I3 => \gic0.gc0.count_d2_reg[7]_1\(0),
      O => D(3)
    );
\wr_data_count_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => O(2),
      I1 => O(0),
      I2 => O(1),
      I3 => \gic0.gc0.count_d2_reg[7]_1\(0),
      I4 => \gic0.gc0.count_d2_reg[7]_1\(1),
      O => D(4)
    );
\wr_data_count_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[7]_1\(0),
      I1 => O(1),
      I2 => O(0),
      I3 => O(2),
      I4 => \gic0.gc0.count_d2_reg[7]_1\(1),
      I5 => \gic0.gc0.count_d2_reg[7]_1\(2),
      O => D(5)
    );
\wr_data_count_i[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_data_count_i[9]_i_2_n_0\,
      I1 => \gic0.gc0.count_d2_reg[7]_1\(3),
      O => D(6)
    );
\wr_data_count_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wr_data_count_i[9]_i_2_n_0\,
      I1 => \gic0.gc0.count_d2_reg[7]_1\(3),
      I2 => \gic0.gc0.count_d2_reg[7]_0\(0),
      O => D(7)
    );
\wr_data_count_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[7]_0\(0),
      I1 => \wr_data_count_i[9]_i_2_n_0\,
      I2 => \gic0.gc0.count_d2_reg[7]_1\(3),
      O => D(8)
    );
\wr_data_count_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[7]_1\(2),
      I1 => \gic0.gc0.count_d2_reg[7]_1\(0),
      I2 => O(1),
      I3 => O(0),
      I4 => O(2),
      I5 => \gic0.gc0.count_d2_reg[7]_1\(1),
      O => \wr_data_count_i[9]_i_2_n_0\
    );
\wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \wr_pntr_gc_reg[7]\(0)
    );
\wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \wr_pntr_gc_reg[7]\(1)
    );
\wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \wr_pntr_gc_reg[7]\(2)
    );
\wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \wr_pntr_gc_reg[7]\(3)
    );
\wr_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \wr_pntr_gc_reg[7]\(4)
    );
\wr_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => \wr_pntr_gc_reg[7]\(5)
    );
\wr_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \wr_pntr_gc_reg[7]\(6)
    );
\wr_pntr_gc[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \wr_pntr_gc_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_wr_bin_cntr_37 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \wr_data_count_i_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_data_count_i_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_gc_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gic0.gc0.count_d2_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gic0.gc0.count_d2_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d2_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_wr_bin_cntr_37 : entity is "wr_bin_cntr";
end st_lc_fpga_top_0_wr_bin_cntr_37;

architecture STRUCTURE of st_lc_fpga_top_0_wr_bin_cntr_37 is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gic0.gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_d1_reg[8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gic0.gc0.count_d2_reg[8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \wr_data_count_i[9]_i_2_n_0\ : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gic0.gc0.count[7]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gic0.gc0.count[8]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \wr_data_count_i[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \wr_data_count_i[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \wr_data_count_i[4]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \wr_data_count_i[5]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \wr_data_count_i[8]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \wr_data_count_i[9]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \wr_pntr_gc[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \wr_pntr_gc[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \wr_pntr_gc[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \wr_pntr_gc[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \wr_pntr_gc[4]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \wr_pntr_gc[5]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \wr_pntr_gc[6]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \wr_pntr_gc[7]_i_1\ : label is "soft_lutpair17";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  \gic0.gc0.count_d1_reg[8]_0\(0) <= \^gic0.gc0.count_d1_reg[8]_0\(0);
  \gic0.gc0.count_d2_reg[8]_0\(0) <= \^gic0.gc0.count_d2_reg[8]_0\(0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      O => plusOp(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      O => plusOp(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(2),
      O => plusOp(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_pntr_plus2(1),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(2),
      I3 => wr_pntr_plus2(3),
      O => plusOp(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => wr_pntr_plus2(0),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(3),
      I4 => wr_pntr_plus2(4),
      O => plusOp(4)
    );
\gic0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => wr_pntr_plus2(3),
      I1 => wr_pntr_plus2(1),
      I2 => wr_pntr_plus2(0),
      I3 => wr_pntr_plus2(2),
      I4 => wr_pntr_plus2(4),
      I5 => wr_pntr_plus2(5),
      O => plusOp(5)
    );
\gic0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count[8]_i_2_n_0\,
      I1 => wr_pntr_plus2(6),
      O => plusOp(6)
    );
\gic0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gic0.gc0.count[8]_i_2_n_0\,
      I1 => wr_pntr_plus2(6),
      I2 => wr_pntr_plus2(7),
      O => plusOp(7)
    );
\gic0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_pntr_plus2(6),
      I1 => \gic0.gc0.count[8]_i_2_n_0\,
      I2 => wr_pntr_plus2(7),
      I3 => \^gic0.gc0.count_d1_reg[8]_0\(0),
      O => plusOp(8)
    );
\gic0.gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => wr_pntr_plus2(5),
      I1 => wr_pntr_plus2(3),
      I2 => wr_pntr_plus2(1),
      I3 => wr_pntr_plus2(0),
      I4 => wr_pntr_plus2(2),
      I5 => wr_pntr_plus2(4),
      O => \gic0.gc0.count[8]_i_2_n_0\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(0),
      Q => p_13_out(0),
      S => SS(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(1),
      Q => p_13_out(1),
      R => SS(0)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(2),
      Q => p_13_out(2),
      R => SS(0)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(3),
      Q => p_13_out(3),
      R => SS(0)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(4),
      Q => p_13_out(4),
      R => SS(0)
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(5),
      Q => p_13_out(5),
      R => SS(0)
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(6),
      Q => p_13_out(6),
      R => SS(0)
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => wr_pntr_plus2(7),
      Q => p_13_out(7),
      R => SS(0)
    );
\gic0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[8]_0\(0),
      Q => \^gic0.gc0.count_d2_reg[8]_0\(0),
      R => SS(0)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_13_out(0),
      Q => \^q\(0),
      R => SS(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_13_out(1),
      Q => \^q\(1),
      R => SS(0)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_13_out(2),
      Q => \^q\(2),
      R => SS(0)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_13_out(3),
      Q => \^q\(3),
      R => SS(0)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_13_out(4),
      Q => \^q\(4),
      R => SS(0)
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_13_out(5),
      Q => \^q\(5),
      R => SS(0)
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_13_out(6),
      Q => \^q\(6),
      R => SS(0)
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => p_13_out(7),
      Q => \^q\(7),
      R => SS(0)
    );
\gic0.gc0.count_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \^gic0.gc0.count_d2_reg[8]_0\(0),
      Q => \^q\(8),
      R => SS(0)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(0),
      Q => wr_pntr_plus2(0),
      R => SS(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(1),
      Q => wr_pntr_plus2(1),
      S => SS(0)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(2),
      Q => wr_pntr_plus2(2),
      R => SS(0)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(3),
      Q => wr_pntr_plus2(3),
      R => SS(0)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(4),
      Q => wr_pntr_plus2(4),
      R => SS(0)
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(5),
      Q => wr_pntr_plus2(5),
      R => SS(0)
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(6),
      Q => wr_pntr_plus2(6),
      R => SS(0)
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(7),
      Q => wr_pntr_plus2(7),
      R => SS(0)
    );
\gic0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(8),
      Q => \^gic0.gc0.count_d1_reg[8]_0\(0),
      R => SS(0)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_13_out(0),
      I1 => \rd_pntr_bin_reg[8]\(0),
      I2 => p_13_out(1),
      I3 => \rd_pntr_bin_reg[8]\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => \rd_pntr_bin_reg[8]\(0),
      I2 => wr_pntr_plus2(1),
      I3 => \rd_pntr_bin_reg[8]\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_13_out(2),
      I1 => \rd_pntr_bin_reg[8]\(2),
      I2 => p_13_out(3),
      I3 => \rd_pntr_bin_reg[8]\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => \rd_pntr_bin_reg[8]\(2),
      I2 => wr_pntr_plus2(3),
      I3 => \rd_pntr_bin_reg[8]\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_13_out(4),
      I1 => \rd_pntr_bin_reg[8]\(4),
      I2 => p_13_out(5),
      I3 => \rd_pntr_bin_reg[8]\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(4),
      I1 => \rd_pntr_bin_reg[8]\(4),
      I2 => wr_pntr_plus2(5),
      I3 => \rd_pntr_bin_reg[8]\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_13_out(6),
      I1 => \rd_pntr_bin_reg[8]\(6),
      I2 => p_13_out(7),
      I3 => \rd_pntr_bin_reg[8]\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(6),
      I1 => \rd_pntr_bin_reg[8]\(6),
      I2 => wr_pntr_plus2(7),
      I3 => \rd_pntr_bin_reg[8]\(7),
      O => v1_reg_0(3)
    );
\minusOp_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \rd_pntr_bin_reg[8]\(7),
      O => \wr_data_count_i_reg[9]\(3)
    );
\minusOp_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \rd_pntr_bin_reg[8]\(6),
      O => \wr_data_count_i_reg[9]\(2)
    );
\minusOp_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \rd_pntr_bin_reg[8]\(5),
      O => \wr_data_count_i_reg[9]\(1)
    );
\minusOp_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \rd_pntr_bin_reg[8]\(4),
      O => \wr_data_count_i_reg[9]\(0)
    );
\minusOp_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \rd_pntr_bin_reg[8]\(8),
      O => \wr_data_count_i_reg[9]_0\(0)
    );
\minusOp_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \rd_pntr_bin_reg[8]\(3),
      O => S(3)
    );
\minusOp_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \rd_pntr_bin_reg[8]\(2),
      O => S(2)
    );
\minusOp_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \rd_pntr_bin_reg[8]\(1),
      O => S(1)
    );
\minusOp_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \rd_pntr_bin_reg[8]\(0),
      O => S(0)
    );
\wr_data_count_i[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => O(0),
      O => D(0)
    );
\wr_data_count_i[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      O => D(1)
    );
\wr_data_count_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      O => D(2)
    );
\wr_data_count_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => O(1),
      I1 => O(0),
      I2 => O(2),
      I3 => \gic0.gc0.count_d2_reg[7]_1\(0),
      O => D(3)
    );
\wr_data_count_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => O(2),
      I1 => O(0),
      I2 => O(1),
      I3 => \gic0.gc0.count_d2_reg[7]_1\(0),
      I4 => \gic0.gc0.count_d2_reg[7]_1\(1),
      O => D(4)
    );
\wr_data_count_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[7]_1\(0),
      I1 => O(1),
      I2 => O(0),
      I3 => O(2),
      I4 => \gic0.gc0.count_d2_reg[7]_1\(1),
      I5 => \gic0.gc0.count_d2_reg[7]_1\(2),
      O => D(5)
    );
\wr_data_count_i[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_data_count_i[9]_i_2_n_0\,
      I1 => \gic0.gc0.count_d2_reg[7]_1\(3),
      O => D(6)
    );
\wr_data_count_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wr_data_count_i[9]_i_2_n_0\,
      I1 => \gic0.gc0.count_d2_reg[7]_1\(3),
      I2 => \gic0.gc0.count_d2_reg[7]_0\(0),
      O => D(7)
    );
\wr_data_count_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[7]_0\(0),
      I1 => \wr_data_count_i[9]_i_2_n_0\,
      I2 => \gic0.gc0.count_d2_reg[7]_1\(3),
      O => D(8)
    );
\wr_data_count_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[7]_1\(2),
      I1 => \gic0.gc0.count_d2_reg[7]_1\(0),
      I2 => O(1),
      I3 => O(0),
      I4 => O(2),
      I5 => \gic0.gc0.count_d2_reg[7]_1\(1),
      O => \wr_data_count_i[9]_i_2_n_0\
    );
\wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \wr_pntr_gc_reg[7]\(0)
    );
\wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \wr_pntr_gc_reg[7]\(1)
    );
\wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \wr_pntr_gc_reg[7]\(2)
    );
\wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \wr_pntr_gc_reg[7]\(3)
    );
\wr_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \wr_pntr_gc_reg[7]\(4)
    );
\wr_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => \wr_pntr_gc_reg[7]\(5)
    );
\wr_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \wr_pntr_gc_reg[7]\(6)
    );
\wr_pntr_gc[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \wr_pntr_gc_reg[7]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_wr_dc_fwft_ext_as is
  port (
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \wr_data_count_i_reg[9]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_data_count_i_reg[9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_wr_dc_fwft_ext_as : entity is "wr_dc_fwft_ext_as";
end st_lc_fpga_top_0_wr_dc_fwft_ext_as;

architecture STRUCTURE of st_lc_fpga_top_0_wr_dc_fwft_ext_as is
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal \NLW_minusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_minusOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 1) => O(2 downto 0),
      O(0) => minusOp_carry_n_7,
      S(3 downto 0) => S(3 downto 0)
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => \wr_data_count_i_reg[9]_0\(3 downto 0),
      S(3 downto 0) => \gic0.gc0.count_d2_reg[7]\(3 downto 0)
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3 downto 0) => \NLW_minusOp_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_minusOp_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \wr_data_count_i_reg[9]_1\(0),
      S(3 downto 1) => B"000",
      S(0) => \gic0.gc0.count_d2_reg[8]\(0)
    );
\wr_data_count_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => minusOp_carry_n_7,
      Q => axis_wr_data_count(0)
    );
\wr_data_count_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => D(0),
      Q => axis_wr_data_count(1)
    );
\wr_data_count_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => D(1),
      Q => axis_wr_data_count(2)
    );
\wr_data_count_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => D(2),
      Q => axis_wr_data_count(3)
    );
\wr_data_count_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => D(3),
      Q => axis_wr_data_count(4)
    );
\wr_data_count_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => D(4),
      Q => axis_wr_data_count(5)
    );
\wr_data_count_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => D(5),
      Q => axis_wr_data_count(6)
    );
\wr_data_count_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => D(6),
      Q => axis_wr_data_count(7)
    );
\wr_data_count_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => D(7),
      Q => axis_wr_data_count(8)
    );
\wr_data_count_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => D(8),
      Q => axis_wr_data_count(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_wr_dc_fwft_ext_as_35 is
  port (
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \wr_data_count_i_reg[9]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_data_count_i_reg[9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_wr_dc_fwft_ext_as_35 : entity is "wr_dc_fwft_ext_as";
end st_lc_fpga_top_0_wr_dc_fwft_ext_as_35;

architecture STRUCTURE of st_lc_fpga_top_0_wr_dc_fwft_ext_as_35 is
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal \NLW_minusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_minusOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 1) => O(2 downto 0),
      O(0) => minusOp_carry_n_7,
      S(3 downto 0) => S(3 downto 0)
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => \wr_data_count_i_reg[9]_0\(3 downto 0),
      S(3 downto 0) => \gic0.gc0.count_d2_reg[7]\(3 downto 0)
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3 downto 0) => \NLW_minusOp_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_minusOp_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \wr_data_count_i_reg[9]_1\(0),
      S(3 downto 1) => B"000",
      S(0) => \gic0.gc0.count_d2_reg[8]\(0)
    );
\wr_data_count_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => minusOp_carry_n_7,
      Q => axis_wr_data_count(0)
    );
\wr_data_count_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => D(0),
      Q => axis_wr_data_count(1)
    );
\wr_data_count_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => D(1),
      Q => axis_wr_data_count(2)
    );
\wr_data_count_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => D(2),
      Q => axis_wr_data_count(3)
    );
\wr_data_count_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => D(3),
      Q => axis_wr_data_count(4)
    );
\wr_data_count_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => D(4),
      Q => axis_wr_data_count(5)
    );
\wr_data_count_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => D(5),
      Q => axis_wr_data_count(6)
    );
\wr_data_count_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => D(6),
      Q => axis_wr_data_count(7)
    );
\wr_data_count_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => D(7),
      Q => axis_wr_data_count(8)
    );
\wr_data_count_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      D => D(8),
      Q => axis_wr_data_count(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_GLOBAL_LOGIC is
  port (
    RESET_LANES : out STD_LOGIC;
    GEN_V : out STD_LOGIC_VECTOR ( 2 downto 0 );
    GEN_A : out STD_LOGIC;
    GEN_K : out STD_LOGIC_VECTOR ( 0 to 3 );
    GEN_R : out STD_LOGIC_VECTOR ( 0 to 3 );
    channel_up : out STD_LOGIC;
    start_rx_i : out STD_LOGIC;
    GTRXRESET_IN : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    \^hard_err\ : out STD_LOGIC;
    reset_channel_i : out STD_LOGIC;
    new_pkt_r_reg : out STD_LOGIC;
    reset_i : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk : in STD_LOGIC;
    GOT_V : in STD_LOGIC;
    wait_for_lane_up_r0 : in STD_LOGIC;
    SYSTEM_RESET_reg : in STD_LOGIC;
    HARD_ERR : in STD_LOGIC;
    \count_reg[0]\ : in STD_LOGIC;
    s_axi_tx_tlast : in STD_LOGIC;
    new_pkt_r_reg_0 : in STD_LOGIC;
    power_down : in STD_LOGIC;
    rxfsm_data_valid_r : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_GLOBAL_LOGIC : entity is "aurora_8b10b_gtp_GLOBAL_LOGIC";
end st_lc_fpga_top_0_aurora_8b10b_gtp_GLOBAL_LOGIC;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_GLOBAL_LOGIC is
  signal gen_ver_i : STD_LOGIC;
  signal idle_and_ver_gen_i_n_12 : STD_LOGIC;
  signal \^reset_channel_i\ : STD_LOGIC;
begin
  reset_channel_i <= \^reset_channel_i\;
channel_err_detect_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_CHANNEL_ERR_DETECT
     port map (
      D(1 downto 0) => D(1 downto 0),
      HARD_ERR => HARD_ERR,
      \^hard_err\ => \^hard_err\,
      power_down => power_down,
      reset_channel_i => \^reset_channel_i\,
      rxfsm_data_valid_r => rxfsm_data_valid_r,
      soft_err => soft_err,
      user_clk => user_clk
    );
channel_init_sm_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_CHANNEL_INIT_SM
     port map (
      DID_VER_reg => idle_and_ver_gen_i_n_12,
      GOT_V => GOT_V,
      GTRXRESET_IN => GTRXRESET_IN,
      RESET_LANES => RESET_LANES,
      SR(0) => SR(0),
      SYSTEM_RESET_reg => SYSTEM_RESET_reg,
      channel_up => channel_up,
      \count_reg[0]\ => \count_reg[0]\,
      gen_ver_i => gen_ver_i,
      new_pkt_r_reg => new_pkt_r_reg,
      new_pkt_r_reg_0 => new_pkt_r_reg_0,
      reset_channel_i => \^reset_channel_i\,
      reset_i => reset_i,
      s_axi_tx_tlast => s_axi_tx_tlast,
      start_rx_i => start_rx_i,
      user_clk => user_clk,
      wait_for_lane_up_r0 => wait_for_lane_up_r0
    );
idle_and_ver_gen_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_IDLE_AND_VER_GEN
     port map (
      GEN_A => GEN_A,
      GEN_K(0 to 3) => GEN_K(0 to 3),
      GEN_R(0 to 3) => GEN_R(0 to 3),
      GEN_V(2 downto 0) => GEN_V(2 downto 0),
      SYSTEM_RESET_reg => SYSTEM_RESET_reg,
      gen_ver_i => gen_ver_i,
      \txver_count_r_reg[7]\ => idle_and_ver_gen_i_n_12,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_RESET_LOGIC is
  port (
    \count_reg[1]\ : out STD_LOGIC;
    wait_for_lane_up_r0 : out STD_LOGIC;
    \DATA_DS_reg[31]\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    link_reset_r : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    pll_not_locked : in STD_LOGIC;
    tx_lock : in STD_LOGIC;
    s_level_out_d3_reg : in STD_LOGIC;
    rxfsm_rxresetdone_r3_reg : in STD_LOGIC;
    reset_channel_i : in STD_LOGIC;
    tx_dst_rdy_crc : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_RESET_LOGIC : entity is "aurora_8b10b_gtp_RESET_LOGIC";
end st_lc_fpga_top_0_aurora_8b10b_gtp_RESET_LOGIC;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_RESET_LOGIC is
  signal SYSTEM_RESET0_n_0 : STD_LOGIC;
  signal \^count_reg[1]\ : STD_LOGIC;
  signal gt_rxresetdone_r : STD_LOGIC;
  signal gt_rxresetdone_r2 : STD_LOGIC;
  signal gt_rxresetdone_r3 : STD_LOGIC;
  signal gt_txresetdone_r : STD_LOGIC;
  signal gt_txresetdone_r2 : STD_LOGIC;
  signal gt_txresetdone_r3 : STD_LOGIC;
  signal link_reset_sync : STD_LOGIC;
  signal pll_not_locked_sync : STD_LOGIC;
  signal tx_lock_comb_r : STD_LOGIC;
  signal tx_lock_sync : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DATA_DS[31]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of verify_r_i_1 : label is "soft_lutpair284";
begin
  \count_reg[1]\ <= \^count_reg[1]\;
\DATA_DS[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^count_reg[1]\,
      I1 => tx_dst_rdy_crc,
      O => \DATA_DS_reg[31]\
    );
SYSTEM_RESET0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => gt_txresetdone_r3,
      I1 => gt_rxresetdone_r3,
      I2 => pll_not_locked_sync,
      I3 => \out\,
      I4 => link_reset_sync,
      I5 => tx_lock_sync,
      O => SYSTEM_RESET0_n_0
    );
SYSTEM_RESET_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => SYSTEM_RESET0_n_0,
      Q => \^count_reg[1]\,
      R => '0'
    );
gt_rxresetdone_r2_reg: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => rxfsm_rxresetdone_r3_reg,
      D => gt_rxresetdone_r,
      Q => gt_rxresetdone_r2
    );
gt_rxresetdone_r3_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => gt_rxresetdone_r2,
      Q => gt_rxresetdone_r3,
      R => '0'
    );
gt_rxresetdone_r_reg: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => rxfsm_rxresetdone_r3_reg,
      D => '1',
      Q => gt_rxresetdone_r
    );
gt_txresetdone_r2_reg: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => s_level_out_d3_reg,
      D => gt_txresetdone_r,
      Q => gt_txresetdone_r2
    );
gt_txresetdone_r3_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => gt_txresetdone_r2,
      Q => gt_txresetdone_r3,
      R => '0'
    );
gt_txresetdone_r_reg: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => s_level_out_d3_reg,
      D => '1',
      Q => gt_txresetdone_r
    );
link_reset_cdc_sync: entity work.\st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized0\
     port map (
      init_clk_in => init_clk_in,
      link_reset_r => link_reset_r,
      \out\ => link_reset_sync,
      user_clk => user_clk
    );
pll_not_locked_cdc_sync: entity work.\st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized1\
     port map (
      init_clk_in => init_clk_in,
      \out\ => pll_not_locked_sync,
      pll_not_locked => pll_not_locked,
      user_clk => user_clk
    );
tx_lock_cdc_sync: entity work.\st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized2\
     port map (
      init_clk_in => init_clk_in,
      \out\ => tx_lock_sync,
      tx_lock_comb_r => tx_lock_comb_r,
      user_clk => user_clk
    );
tx_lock_comb_r_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => '1',
      D => tx_lock,
      Q => tx_lock_comb_r,
      R => '0'
    );
verify_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^count_reg[1]\,
      I1 => reset_channel_i,
      O => wait_for_lane_up_r0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_RX_CRC is
  port (
    SOF_N_US_r_reg_0 : out STD_LOGIC;
    crc_valid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rx_tkeep : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_rx_tlast : out STD_LOGIC;
    m_axi_rx_tvalid : out STD_LOGIC;
    crc_pass_fail_n : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    \RX_REM_reg[1]\ : in STD_LOGIC;
    RX_SRC_RDY_N_reg : in STD_LOGIC;
    SYSTEM_RESET_reg : in STD_LOGIC;
    RX_EOF_N_reg : in STD_LOGIC;
    rx_eof_crc : in STD_LOGIC;
    rx_sof_crc : in STD_LOGIC;
    rx_src_rdy_crc : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RX_REM_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \OUTPUT_DATA_reg[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_RX_CRC : entity is "aurora_8b10b_gtp_RX_CRC";
end st_lc_fpga_top_0_aurora_8b10b_gtp_RX_CRC;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_RX_CRC is
  signal CRC_RESET_r_i_1_n_0 : STD_LOGIC;
  signal CRC_RESET_r_reg_n_0 : STD_LOGIC;
  signal DATA_US_2r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DATA_US_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \DATA_US_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \DATA_US_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \DATA_US_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \DATA_US_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \DATA_US_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \DATA_US_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \DATA_US_r_reg_n_0_[31]\ : STD_LOGIC;
  signal EOF_N_DS1 : STD_LOGIC;
  signal \EOF_N_DS_i_1__0_n_0\ : STD_LOGIC;
  signal EOF_N_US_r : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \REM_DS[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \REM_DS[1]_i_1__0_n_0\ : STD_LOGIC;
  signal SOF_N_US_r : STD_LOGIC;
  signal \^sof_n_us_r_reg_0\ : STD_LOGIC;
  signal SRC_RDY_N_US_2r : STD_LOGIC;
  signal SRC_RDY_N_US_2r_i_1_n_0 : STD_LOGIC;
  signal data_c : STD_LOGIC;
  signal data_r : STD_LOGIC;
  signal eof_ds_c : STD_LOGIC;
  signal eof_ds_r : STD_LOGIC;
  signal idle_c : STD_LOGIC;
  signal idle_r : STD_LOGIC;
  signal ll_valid_r : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal received_CRC : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rem_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rx_eof : STD_LOGIC;
  signal rx_rem_int : STD_LOGIC_VECTOR ( 0 to 1 );
  signal rx_src_rdy : STD_LOGIC;
  signal sof_ds_c : STD_LOGIC;
  signal sof_ds_r : STD_LOGIC;
  signal sof_eof_r : STD_LOGIC;
  signal sof_eof_r_i_1_n_0 : STD_LOGIC;
  signal wait_c : STD_LOGIC;
  signal wait_r : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \REM_DS[0]_i_1__0\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \REM_DS[1]_i_1__0\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \data_r_i_1__1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of eof_ds_r_i_1 : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \m_axi_rx_tkeep[1]_INST_0\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \m_axi_rx_tkeep[3]_INST_0\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of sof_ds_r_i_1 : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of sof_eof_r_i_1 : label is "soft_lutpair336";
begin
  Q(23 downto 0) <= \^q\(23 downto 0);
  SOF_N_US_r_reg_0 <= \^sof_n_us_r_reg_0\;
CRC_RESET_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FF40FF400000"
    )
        port map (
      I0 => SOF_N_US_r,
      I1 => ll_valid_r,
      I2 => EOF_N_US_r,
      I3 => CRC_RESET_r_reg_n_0,
      I4 => rx_src_rdy_crc,
      I5 => \^sof_n_us_r_reg_0\,
      O => CRC_RESET_r_i_1_n_0
    );
CRC_RESET_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => CRC_RESET_r_i_1_n_0,
      Q => CRC_RESET_r_reg_n_0,
      R => '0'
    );
CRC_VALID_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sof_eof_r,
      I1 => eof_ds_r,
      O => EOF_N_DS1
    );
CRC_VALID_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => EOF_N_DS1,
      Q => crc_valid,
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(0),
      Q => m_axi_rx_tdata(24),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(10),
      Q => m_axi_rx_tdata(18),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(11),
      Q => m_axi_rx_tdata(19),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(12),
      Q => m_axi_rx_tdata(20),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(13),
      Q => m_axi_rx_tdata(21),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(14),
      Q => m_axi_rx_tdata(22),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(15),
      Q => m_axi_rx_tdata(23),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(16),
      Q => m_axi_rx_tdata(8),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(17),
      Q => m_axi_rx_tdata(9),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(18),
      Q => m_axi_rx_tdata(10),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(19),
      Q => m_axi_rx_tdata(11),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(1),
      Q => m_axi_rx_tdata(25),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(20),
      Q => m_axi_rx_tdata(12),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(21),
      Q => m_axi_rx_tdata(13),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(22),
      Q => m_axi_rx_tdata(14),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(23),
      Q => m_axi_rx_tdata(15),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(24),
      Q => m_axi_rx_tdata(0),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(25),
      Q => m_axi_rx_tdata(1),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(26),
      Q => m_axi_rx_tdata(2),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(27),
      Q => m_axi_rx_tdata(3),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(28),
      Q => m_axi_rx_tdata(4),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(29),
      Q => m_axi_rx_tdata(5),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(2),
      Q => m_axi_rx_tdata(26),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(30),
      Q => m_axi_rx_tdata(6),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(31),
      Q => m_axi_rx_tdata(7),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(3),
      Q => m_axi_rx_tdata(27),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(4),
      Q => m_axi_rx_tdata(28),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(5),
      Q => m_axi_rx_tdata(29),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(6),
      Q => m_axi_rx_tdata(30),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(7),
      Q => m_axi_rx_tdata(31),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(8),
      Q => m_axi_rx_tdata(16),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DATA_US_2r(9),
      Q => m_axi_rx_tdata(17),
      R => SYSTEM_RESET_reg
    );
\DATA_US_2r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^q\(0),
      Q => DATA_US_2r(0),
      R => '0'
    );
\DATA_US_2r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^q\(10),
      Q => DATA_US_2r(10),
      R => '0'
    );
\DATA_US_2r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^q\(11),
      Q => DATA_US_2r(11),
      R => '0'
    );
\DATA_US_2r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^q\(12),
      Q => DATA_US_2r(12),
      R => '0'
    );
\DATA_US_2r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^q\(13),
      Q => DATA_US_2r(13),
      R => '0'
    );
\DATA_US_2r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^q\(14),
      Q => DATA_US_2r(14),
      R => '0'
    );
\DATA_US_2r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^q\(15),
      Q => DATA_US_2r(15),
      R => '0'
    );
\DATA_US_2r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^q\(16),
      Q => DATA_US_2r(16),
      R => '0'
    );
\DATA_US_2r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^q\(17),
      Q => DATA_US_2r(17),
      R => '0'
    );
\DATA_US_2r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^q\(18),
      Q => DATA_US_2r(18),
      R => '0'
    );
\DATA_US_2r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^q\(19),
      Q => DATA_US_2r(19),
      R => '0'
    );
\DATA_US_2r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^q\(1),
      Q => DATA_US_2r(1),
      R => '0'
    );
\DATA_US_2r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^q\(20),
      Q => DATA_US_2r(20),
      R => '0'
    );
\DATA_US_2r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^q\(21),
      Q => DATA_US_2r(21),
      R => '0'
    );
\DATA_US_2r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^q\(22),
      Q => DATA_US_2r(22),
      R => '0'
    );
\DATA_US_2r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^q\(23),
      Q => DATA_US_2r(23),
      R => '0'
    );
\DATA_US_2r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \DATA_US_r_reg_n_0_[24]\,
      Q => DATA_US_2r(24),
      R => '0'
    );
\DATA_US_2r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \DATA_US_r_reg_n_0_[25]\,
      Q => DATA_US_2r(25),
      R => '0'
    );
\DATA_US_2r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \DATA_US_r_reg_n_0_[26]\,
      Q => DATA_US_2r(26),
      R => '0'
    );
\DATA_US_2r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \DATA_US_r_reg_n_0_[27]\,
      Q => DATA_US_2r(27),
      R => '0'
    );
\DATA_US_2r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \DATA_US_r_reg_n_0_[28]\,
      Q => DATA_US_2r(28),
      R => '0'
    );
\DATA_US_2r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \DATA_US_r_reg_n_0_[29]\,
      Q => DATA_US_2r(29),
      R => '0'
    );
\DATA_US_2r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^q\(2),
      Q => DATA_US_2r(2),
      R => '0'
    );
\DATA_US_2r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \DATA_US_r_reg_n_0_[30]\,
      Q => DATA_US_2r(30),
      R => '0'
    );
\DATA_US_2r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \DATA_US_r_reg_n_0_[31]\,
      Q => DATA_US_2r(31),
      R => '0'
    );
\DATA_US_2r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^q\(3),
      Q => DATA_US_2r(3),
      R => '0'
    );
\DATA_US_2r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^q\(4),
      Q => DATA_US_2r(4),
      R => '0'
    );
\DATA_US_2r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^q\(5),
      Q => DATA_US_2r(5),
      R => '0'
    );
\DATA_US_2r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^q\(6),
      Q => DATA_US_2r(6),
      R => '0'
    );
\DATA_US_2r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^q\(7),
      Q => DATA_US_2r(7),
      R => '0'
    );
\DATA_US_2r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^q\(8),
      Q => DATA_US_2r(8),
      R => '0'
    );
\DATA_US_2r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^q\(9),
      Q => DATA_US_2r(9),
      R => '0'
    );
\DATA_US_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\DATA_US_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(10),
      Q => \^q\(10),
      R => '0'
    );
\DATA_US_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(11),
      Q => \^q\(11),
      R => '0'
    );
\DATA_US_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(12),
      Q => \^q\(12),
      R => '0'
    );
\DATA_US_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(13),
      Q => \^q\(13),
      R => '0'
    );
\DATA_US_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(14),
      Q => \^q\(14),
      R => '0'
    );
\DATA_US_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(15),
      Q => \^q\(15),
      R => '0'
    );
\DATA_US_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(16),
      Q => \^q\(16),
      R => '0'
    );
\DATA_US_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(17),
      Q => \^q\(17),
      R => '0'
    );
\DATA_US_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(18),
      Q => \^q\(18),
      R => '0'
    );
\DATA_US_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(19),
      Q => \^q\(19),
      R => '0'
    );
\DATA_US_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\DATA_US_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(20),
      Q => \^q\(20),
      R => '0'
    );
\DATA_US_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(21),
      Q => \^q\(21),
      R => '0'
    );
\DATA_US_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(22),
      Q => \^q\(22),
      R => '0'
    );
\DATA_US_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(23),
      Q => \^q\(23),
      R => '0'
    );
\DATA_US_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(24),
      Q => \DATA_US_r_reg_n_0_[24]\,
      R => '0'
    );
\DATA_US_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(25),
      Q => \DATA_US_r_reg_n_0_[25]\,
      R => '0'
    );
\DATA_US_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(26),
      Q => \DATA_US_r_reg_n_0_[26]\,
      R => '0'
    );
\DATA_US_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(27),
      Q => \DATA_US_r_reg_n_0_[27]\,
      R => '0'
    );
\DATA_US_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(28),
      Q => \DATA_US_r_reg_n_0_[28]\,
      R => '0'
    );
\DATA_US_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(29),
      Q => \DATA_US_r_reg_n_0_[29]\,
      R => '0'
    );
\DATA_US_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\DATA_US_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(30),
      Q => \DATA_US_r_reg_n_0_[30]\,
      R => '0'
    );
\DATA_US_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(31),
      Q => \DATA_US_r_reg_n_0_[31]\,
      R => '0'
    );
\DATA_US_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(3),
      Q => \^q\(3),
      R => '0'
    );
\DATA_US_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(4),
      Q => \^q\(4),
      R => '0'
    );
\DATA_US_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(5),
      Q => \^q\(5),
      R => '0'
    );
\DATA_US_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(6),
      Q => \^q\(6),
      R => '0'
    );
\DATA_US_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(7),
      Q => \^q\(7),
      R => '0'
    );
\DATA_US_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(8),
      Q => \^q\(8),
      R => '0'
    );
\DATA_US_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => D(9),
      Q => \^q\(9),
      R => '0'
    );
\EOF_N_DS_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => eof_ds_r,
      I1 => sof_eof_r,
      O => \EOF_N_DS_i_1__0_n_0\
    );
EOF_N_DS_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => \EOF_N_DS_i_1__0_n_0\,
      Q => rx_eof,
      S => SYSTEM_RESET_reg
    );
EOF_N_US_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => rx_eof_crc,
      Q => EOF_N_US_r,
      R => '0'
    );
\REM_DS[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAB"
    )
        port map (
      I0 => rem_in(0),
      I1 => sof_eof_r,
      I2 => eof_ds_r,
      I3 => SYSTEM_RESET_reg,
      O => \REM_DS[0]_i_1__0_n_0\
    );
\REM_DS[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAB"
    )
        port map (
      I0 => rem_in(1),
      I1 => sof_eof_r,
      I2 => eof_ds_r,
      I3 => SYSTEM_RESET_reg,
      O => \REM_DS[1]_i_1__0_n_0\
    );
\REM_DS_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \REM_DS[0]_i_1__0_n_0\,
      Q => rx_rem_int(1),
      R => '0'
    );
\REM_DS_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \REM_DS[1]_i_1__0_n_0\,
      Q => rx_rem_int(0),
      R => '0'
    );
SOF_N_US_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => p_12_in,
      D => rx_sof_crc,
      Q => SOF_N_US_r,
      R => '0'
    );
SRC_RDY_N_DS_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => SRC_RDY_N_US_2r,
      Q => rx_src_rdy,
      S => SYSTEM_RESET_reg
    );
SRC_RDY_N_US_2r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"75FF"
    )
        port map (
      I0 => p_12_in,
      I1 => EOF_N_US_r,
      I2 => ll_valid_r,
      I3 => rx_sof_crc,
      O => SRC_RDY_N_US_2r_i_1_n_0
    );
SRC_RDY_N_US_2r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => SRC_RDY_N_US_2r_i_1_n_0,
      Q => SRC_RDY_N_US_2r,
      R => '0'
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RX_EOF_N_reg,
      Q => \^sof_n_us_r_reg_0\,
      R => SYSTEM_RESET_reg
    );
\data_r_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEE0"
    )
        port map (
      I0 => sof_ds_r,
      I1 => data_r,
      I2 => rx_src_rdy_crc,
      I3 => \^sof_n_us_r_reg_0\,
      I4 => rx_eof_crc,
      O => data_c
    );
data_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => data_c,
      Q => data_r,
      R => SYSTEM_RESET_reg
    );
eof_ds_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010100"
    )
        port map (
      I0 => rx_src_rdy_crc,
      I1 => \^sof_n_us_r_reg_0\,
      I2 => rx_eof_crc,
      I3 => data_r,
      I4 => sof_ds_r,
      O => eof_ds_c
    );
eof_ds_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => eof_ds_c,
      Q => eof_ds_r,
      R => SYSTEM_RESET_reg
    );
\idle_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFE00"
    )
        port map (
      I0 => idle_r,
      I1 => sof_eof_r,
      I2 => eof_ds_r,
      I3 => rx_src_rdy_crc,
      I4 => \^sof_n_us_r_reg_0\,
      I5 => rx_sof_crc,
      O => idle_c
    );
idle_r_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => idle_c,
      Q => idle_r,
      S => SYSTEM_RESET_reg
    );
ll_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_12_in,
      Q => ll_valid_r,
      R => '0'
    );
\m_axi_rx_tkeep[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rx_eof,
      I1 => rx_rem_int(1),
      I2 => rx_rem_int(0),
      O => m_axi_rx_tkeep(0)
    );
\m_axi_rx_tkeep[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rx_eof,
      I1 => rx_rem_int(0),
      O => m_axi_rx_tkeep(1)
    );
\m_axi_rx_tkeep[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => rx_eof,
      I1 => rx_rem_int(0),
      I2 => rx_rem_int(1),
      O => m_axi_rx_tkeep(2)
    );
m_axi_rx_tlast_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_eof,
      O => m_axi_rx_tlast
    );
m_axi_rx_tvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_src_rdy,
      O => m_axi_rx_tvalid
    );
\received_CRC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(0),
      Q => received_CRC(0),
      R => '0'
    );
\received_CRC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(10),
      Q => received_CRC(10),
      R => '0'
    );
\received_CRC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(11),
      Q => received_CRC(11),
      R => '0'
    );
\received_CRC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(12),
      Q => received_CRC(12),
      R => '0'
    );
\received_CRC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(13),
      Q => received_CRC(13),
      R => '0'
    );
\received_CRC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(14),
      Q => received_CRC(14),
      R => '0'
    );
\received_CRC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(15),
      Q => received_CRC(15),
      R => '0'
    );
\received_CRC_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(16),
      Q => received_CRC(16),
      R => '0'
    );
\received_CRC_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(17),
      Q => received_CRC(17),
      R => '0'
    );
\received_CRC_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(18),
      Q => received_CRC(18),
      R => '0'
    );
\received_CRC_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(19),
      Q => received_CRC(19),
      R => '0'
    );
\received_CRC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(1),
      Q => received_CRC(1),
      R => '0'
    );
\received_CRC_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(20),
      Q => received_CRC(20),
      R => '0'
    );
\received_CRC_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(21),
      Q => received_CRC(21),
      R => '0'
    );
\received_CRC_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(22),
      Q => received_CRC(22),
      R => '0'
    );
\received_CRC_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(23),
      Q => received_CRC(23),
      R => '0'
    );
\received_CRC_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(24),
      Q => received_CRC(24),
      R => '0'
    );
\received_CRC_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(25),
      Q => received_CRC(25),
      R => '0'
    );
\received_CRC_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(26),
      Q => received_CRC(26),
      R => '0'
    );
\received_CRC_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(27),
      Q => received_CRC(27),
      R => '0'
    );
\received_CRC_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(28),
      Q => received_CRC(28),
      R => '0'
    );
\received_CRC_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(29),
      Q => received_CRC(29),
      R => '0'
    );
\received_CRC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(2),
      Q => received_CRC(2),
      R => '0'
    );
\received_CRC_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(30),
      Q => received_CRC(30),
      R => '0'
    );
\received_CRC_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(31),
      Q => received_CRC(31),
      R => '0'
    );
\received_CRC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(3),
      Q => received_CRC(3),
      R => '0'
    );
\received_CRC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(4),
      Q => received_CRC(4),
      R => '0'
    );
\received_CRC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(5),
      Q => received_CRC(5),
      R => '0'
    );
\received_CRC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(6),
      Q => received_CRC(6),
      R => '0'
    );
\received_CRC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(7),
      Q => received_CRC(7),
      R => '0'
    );
\received_CRC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(8),
      Q => received_CRC(8),
      R => '0'
    );
\received_CRC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \OUTPUT_DATA_reg[0]\(9),
      Q => received_CRC(9),
      R => '0'
    );
\rem_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \RX_REM_reg[0]\(0),
      Q => rem_in(0),
      R => '0'
    );
\rem_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \RX_REM_reg[0]\(1),
      Q => rem_in(1),
      R => '0'
    );
rx_crc_gen1_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_CRC_TOP_1
     port map (
      CRC_RESET_r_reg => CRC_RESET_r_reg_n_0,
      EOF_N_US_r => EOF_N_US_r,
      Q(31) => \DATA_US_r_reg_n_0_[31]\,
      Q(30) => \DATA_US_r_reg_n_0_[30]\,
      Q(29) => \DATA_US_r_reg_n_0_[29]\,
      Q(28) => \DATA_US_r_reg_n_0_[28]\,
      Q(27) => \DATA_US_r_reg_n_0_[27]\,
      Q(26) => \DATA_US_r_reg_n_0_[26]\,
      Q(25) => \DATA_US_r_reg_n_0_[25]\,
      Q(24) => \DATA_US_r_reg_n_0_[24]\,
      Q(23 downto 0) => \^q\(23 downto 0),
      \RX_REM_reg[1]\ => \RX_REM_reg[1]\,
      RX_SRC_RDY_N_reg => RX_SRC_RDY_N_reg,
      SOF_N_US_r => SOF_N_US_r,
      SR(2 downto 0) => SR(2 downto 0),
      \count_reg[0]\ => \^sof_n_us_r_reg_0\,
      crc_pass_fail_n => crc_pass_fail_n,
      ll_valid_r => ll_valid_r,
      p_12_in => p_12_in,
      \received_CRC_reg[31]\(31 downto 0) => received_CRC(31 downto 0),
      rx_sof_crc => rx_sof_crc,
      rx_src_rdy_crc => rx_src_rdy_crc,
      user_clk => user_clk
    );
sof_ds_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => wait_r,
      I1 => rx_eof_crc,
      I2 => \^sof_n_us_r_reg_0\,
      I3 => rx_src_rdy_crc,
      O => sof_ds_c
    );
sof_ds_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => sof_ds_c,
      Q => sof_ds_r,
      R => SYSTEM_RESET_reg
    );
sof_eof_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wait_r,
      I1 => \^sof_n_us_r_reg_0\,
      I2 => rx_src_rdy_crc,
      I3 => rx_eof_crc,
      O => sof_eof_r_i_1_n_0
    );
sof_eof_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => sof_eof_r_i_1_n_0,
      Q => sof_eof_r,
      R => SYSTEM_RESET_reg
    );
\wait_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAAFFFCAAAA"
    )
        port map (
      I0 => wait_r,
      I1 => eof_ds_r,
      I2 => sof_eof_r,
      I3 => idle_r,
      I4 => p_12_in,
      I5 => rx_sof_crc,
      O => wait_c
    );
wait_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => wait_c,
      Q => wait_r,
      R => SYSTEM_RESET_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_RX_LL_PDU_DATAPATH is
  port (
    \received_CRC_reg[0]\ : out STD_LOGIC;
    rx_sof_crc : out STD_LOGIC;
    EOF_N_US_r_reg : out STD_LOGIC;
    frame_err : out STD_LOGIC;
    \crc_data_i_reg[17]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_width_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[0]\ : out STD_LOGIC;
    \received_CRC_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DATA_US_r_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \data_width_reg[1]\ : out STD_LOGIC;
    \word_aligned_data_r_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    user_clk : in STD_LOGIC;
    \word_aligned_data_r_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \word_aligned_data_r_reg[16]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \word_aligned_data_r_reg[24]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \RX_ECP_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RX_ECP_reg[1]\ : in STD_LOGIC;
    after_scp_select_c_1 : in STD_LOGIC;
    after_scp_select_c_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RX_PAD_reg[0]\ : in STD_LOGIC;
    \RX_SCP_reg[0]\ : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    \DATA_US_r_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    start_rx_i : in STD_LOGIC;
    \RX_PE_DATA_V_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RX_ECP_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_RX_LL_PDU_DATAPATH : entity is "aurora_8b10b_gtp_RX_LL_PDU_DATAPATH";
end st_lc_fpga_top_0_aurora_8b10b_gtp_RX_LL_PDU_DATAPATH;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_RX_LL_PDU_DATAPATH is
  signal EOF_N : STD_LOGIC;
  signal \^eof_n_us_r_reg\ : STD_LOGIC;
  signal FRAME_ERR_RESULT : STD_LOGIC;
  signal FRAME_ERR_RESULT0 : STD_LOGIC;
  signal MUX_SELECT : STD_LOGIC_VECTOR ( 2 to 2 );
  signal OUTPUT_SELECT : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal SOF_N : STD_LOGIC;
  signal SRC_RDY_N : STD_LOGIC;
  signal STORAGE_DATA : STD_LOGIC_VECTOR ( 0 to 31 );
  signal STORAGE_SELECT : STD_LOGIC_VECTOR ( 4 to 9 );
  signal ce_command_c : STD_LOGIC_VECTOR ( 0 to 1 );
  signal count_c : STD_LOGIC_VECTOR ( 0 to 1 );
  signal end_storage_r0 : STD_LOGIC;
  signal mux_select_c : STD_LOGIC_VECTOR ( 2 to 2 );
  signal output_select_c : STD_LOGIC_VECTOR ( 9 to 9 );
  signal p_0_in0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^received_crc_reg[0]\ : STD_LOGIC;
  signal rx_rem_c : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sideband_output_i_n_7 : STD_LOGIC;
  signal sideband_output_i_n_8 : STD_LOGIC;
  signal \stage_1_data_r_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[10]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[11]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[12]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[13]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[14]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[15]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[16]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[17]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[18]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[19]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[20]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[21]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[22]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[23]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[24]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[25]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[26]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[27]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[28]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[29]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[30]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[31]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[4]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[5]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[6]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[7]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[8]_srl3_n_0\ : STD_LOGIC;
  signal \stage_1_data_r_reg[9]_srl3_n_0\ : STD_LOGIC;
  signal stage_1_ecp_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal stage_1_pad_r : STD_LOGIC;
  signal stage_1_rx_ll_deframer_i_n_0 : STD_LOGIC;
  signal stage_1_rx_ll_deframer_i_n_1 : STD_LOGIC;
  signal stage_1_rx_ll_deframer_i_n_2 : STD_LOGIC;
  signal stage_1_rx_ll_deframer_i_n_3 : STD_LOGIC;
  signal stage_1_scp_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal stage_1_start_detected_r : STD_LOGIC;
  signal stage_2_data_r : STD_LOGIC_VECTOR ( 0 to 31 );
  signal stage_2_data_v_count_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal stage_2_end_after_start_r : STD_LOGIC;
  signal stage_2_end_before_start_r : STD_LOGIC;
  signal stage_2_frame_err_r : STD_LOGIC;
  signal stage_2_pad_r : STD_LOGIC;
  signal stage_2_start_detected_r : STD_LOGIC;
  signal stage_2_start_with_data_r : STD_LOGIC;
  signal stage_2_valid_data_counter_i_n_4 : STD_LOGIC;
  signal stage_3_end_storage_r : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_16 : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_17 : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_18 : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_19 : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_20 : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_21 : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_22 : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_23 : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_24 : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_25 : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_26 : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_27 : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_28 : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_29 : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_30 : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_31 : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_32 : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_33 : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_34 : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_35 : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_36 : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_37 : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_38 : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_39 : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_40 : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_41 : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_42 : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_43 : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_44 : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_45 : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_46 : STD_LOGIC;
  signal stage_3_left_align_datapath_mux_i_n_47 : STD_LOGIC;
  signal stage_3_storage_ce_control_i_n_1 : STD_LOGIC;
  signal stage_3_storage_count_control_i_n_5 : STD_LOGIC;
  signal stage_3_storage_count_r : STD_LOGIC_VECTOR ( 0 to 1 );
  signal storage_count_c : STD_LOGIC_VECTOR ( 1 to 1 );
  signal storage_count_r0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \crc_data_i[15]_i_1__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \crc_data_i[23]_i_1__0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \crc_data_i[7]_i_1__0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \data_width[0]_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \rem_in[1]_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \rx_crc_gen1_i/data_width[1]_i_1\ : label is "soft_lutpair279";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \stage_1_data_r_reg[0]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \stage_1_data_r_reg[0]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[0]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[10]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[10]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[10]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[11]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[11]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[11]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[12]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[12]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[12]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[13]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[13]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[13]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[14]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[14]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[14]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[15]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[15]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[15]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[16]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[16]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[16]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[17]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[17]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[17]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[18]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[18]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[18]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[19]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[19]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[19]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[1]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[1]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[1]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[20]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[20]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[20]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[21]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[21]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[21]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[22]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[22]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[22]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[23]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[23]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[23]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[24]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[24]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[24]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[25]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[25]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[25]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[26]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[26]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[26]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[27]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[27]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[27]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[28]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[28]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[28]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[29]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[29]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[29]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[2]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[2]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[2]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[30]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[30]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[30]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[31]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[31]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[31]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[3]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[3]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[3]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[4]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[4]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[4]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[5]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[5]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[5]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[6]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[6]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[6]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[7]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[7]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[7]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[8]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[8]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[8]_srl3 ";
  attribute srl_bus_name of \stage_1_data_r_reg[9]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg ";
  attribute srl_name of \stage_1_data_r_reg[9]_srl3\ : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/aurora_8b10b_gtp_rx_ll_i/rx_ll_pdu_datapath_i/stage_1_data_r_reg[9]_srl3 ";
begin
  EOF_N_US_r_reg <= \^eof_n_us_r_reg\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  \received_CRC_reg[0]\ <= \^received_crc_reg[0]\;
FRAME_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => FRAME_ERR_RESULT,
      Q => frame_err,
      R => SR(0)
    );
RX_EOF_N_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => EOF_N,
      Q => \^eof_n_us_r_reg\,
      R => '0'
    );
\RX_REM_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => sideband_output_i_n_7,
      Q => \^q\(1),
      R => '0'
    );
\RX_REM_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => sideband_output_i_n_8,
      Q => \^q\(0),
      R => '0'
    );
RX_SOF_N_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => SOF_N,
      Q => rx_sof_crc,
      R => '0'
    );
RX_SRC_RDY_N_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => SRC_RDY_N,
      Q => \^received_crc_reg[0]\,
      S => SR(0)
    );
\count[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^eof_n_us_r_reg\,
      I1 => \count_reg[0]_0\,
      I2 => \^received_crc_reg[0]\,
      O => \count_reg[0]\
    );
\crc_data_i[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^received_crc_reg[0]\,
      I1 => \count_reg[0]_0\,
      I2 => \^eof_n_us_r_reg\,
      I3 => \^q\(1),
      O => \crc_data_i_reg[17]\(1)
    );
\crc_data_i[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^received_crc_reg[0]\,
      I2 => \count_reg[0]_0\,
      I3 => \^eof_n_us_r_reg\,
      I4 => \^q\(0),
      O => \crc_data_i_reg[17]\(2)
    );
\crc_data_i[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010003"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^received_crc_reg[0]\,
      I2 => \count_reg[0]_0\,
      I3 => \^eof_n_us_r_reg\,
      I4 => \^q\(1),
      O => \crc_data_i_reg[17]\(0)
    );
\data_width[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^eof_n_us_r_reg\,
      I2 => \count_reg[0]_0\,
      I3 => \^received_crc_reg[0]\,
      O => \data_width_reg[0]\
    );
output_mux_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_OUTPUT_MUX
     port map (
      \DATA_US_r_reg[23]\(23 downto 0) => \DATA_US_r_reg[23]\(23 downto 0),
      \DATA_US_r_reg[31]\(31 downto 0) => \DATA_US_r_reg[31]\(31 downto 0),
      \MUXED_DATA_reg[0]\(15 downto 0) => p_1_in(15 downto 0),
      OUTPUT_SELECT => OUTPUT_SELECT,
      Q(1 downto 0) => \^q\(1 downto 0),
      \STORAGE_DATA_reg[0]\(31) => STORAGE_DATA(0),
      \STORAGE_DATA_reg[0]\(30) => STORAGE_DATA(1),
      \STORAGE_DATA_reg[0]\(29) => STORAGE_DATA(2),
      \STORAGE_DATA_reg[0]\(28) => STORAGE_DATA(3),
      \STORAGE_DATA_reg[0]\(27) => STORAGE_DATA(4),
      \STORAGE_DATA_reg[0]\(26) => STORAGE_DATA(5),
      \STORAGE_DATA_reg[0]\(25) => STORAGE_DATA(6),
      \STORAGE_DATA_reg[0]\(24) => STORAGE_DATA(7),
      \STORAGE_DATA_reg[0]\(23) => STORAGE_DATA(8),
      \STORAGE_DATA_reg[0]\(22) => STORAGE_DATA(9),
      \STORAGE_DATA_reg[0]\(21) => STORAGE_DATA(10),
      \STORAGE_DATA_reg[0]\(20) => STORAGE_DATA(11),
      \STORAGE_DATA_reg[0]\(19) => STORAGE_DATA(12),
      \STORAGE_DATA_reg[0]\(18) => STORAGE_DATA(13),
      \STORAGE_DATA_reg[0]\(17) => STORAGE_DATA(14),
      \STORAGE_DATA_reg[0]\(16) => STORAGE_DATA(15),
      \STORAGE_DATA_reg[0]\(15) => STORAGE_DATA(16),
      \STORAGE_DATA_reg[0]\(14) => STORAGE_DATA(17),
      \STORAGE_DATA_reg[0]\(13) => STORAGE_DATA(18),
      \STORAGE_DATA_reg[0]\(12) => STORAGE_DATA(19),
      \STORAGE_DATA_reg[0]\(11) => STORAGE_DATA(20),
      \STORAGE_DATA_reg[0]\(10) => STORAGE_DATA(21),
      \STORAGE_DATA_reg[0]\(9) => STORAGE_DATA(22),
      \STORAGE_DATA_reg[0]\(8) => STORAGE_DATA(23),
      \STORAGE_DATA_reg[0]\(7) => STORAGE_DATA(24),
      \STORAGE_DATA_reg[0]\(6) => STORAGE_DATA(25),
      \STORAGE_DATA_reg[0]\(5) => STORAGE_DATA(26),
      \STORAGE_DATA_reg[0]\(4) => STORAGE_DATA(27),
      \STORAGE_DATA_reg[0]\(3) => STORAGE_DATA(28),
      \STORAGE_DATA_reg[0]\(2) => STORAGE_DATA(29),
      \STORAGE_DATA_reg[0]\(1) => STORAGE_DATA(30),
      \STORAGE_DATA_reg[0]\(0) => STORAGE_DATA(31),
      \received_CRC_reg[31]\(31 downto 0) => \received_CRC_reg[31]\(31 downto 0),
      user_clk => user_clk
    );
\rem_in[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^received_crc_reg[0]\,
      I1 => \count_reg[0]_0\,
      I2 => \^eof_n_us_r_reg\,
      O => E(0)
    );
\rx_crc_gen1_i/data_width[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^received_crc_reg[0]\,
      I1 => \count_reg[0]_0\,
      I2 => \^eof_n_us_r_reg\,
      I3 => \^q\(1),
      O => \data_width_reg[1]\
    );
sideband_output_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_SIDEBAND_OUTPUT
     port map (
      \COUNT_reg[0]\ => stage_2_valid_data_counter_i_n_4,
      \COUNT_reg[1]\(0) => rx_rem_c(1),
      D(0) => storage_count_c(1),
      EOF_N => EOF_N,
      FRAME_ERR_RESULT => FRAME_ERR_RESULT,
      FRAME_ERR_RESULT0 => FRAME_ERR_RESULT0,
      Q(0) => stage_2_data_v_count_r(1),
      \RX_REM_reg[0]_0\(1) => sideband_output_i_n_7,
      \RX_REM_reg[0]_0\(0) => sideband_output_i_n_8,
      SOF_N => SOF_N,
      SRC_RDY_N => SRC_RDY_N,
      end_storage_r0 => end_storage_r0,
      stage_2_end_after_start_r => stage_2_end_after_start_r,
      stage_2_end_before_start_r => stage_2_end_before_start_r,
      stage_2_frame_err_r => stage_2_frame_err_r,
      stage_2_pad_r => stage_2_pad_r,
      stage_2_start_detected_r => stage_2_start_detected_r,
      stage_2_start_with_data_r => stage_2_start_with_data_r,
      stage_3_end_storage_r => stage_3_end_storage_r,
      start_rx_i => start_rx_i,
      storage_count_r0 => storage_count_r0,
      \storage_count_r_reg[1]\ => stage_3_storage_count_control_i_n_5,
      \storage_count_r_reg[1]_0\(0) => stage_3_storage_count_r(1),
      user_clk => user_clk
    );
\stage_1_data_r_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[0]\(7),
      Q => \stage_1_data_r_reg[0]_srl3_n_0\
    );
\stage_1_data_r_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[8]\(5),
      Q => \stage_1_data_r_reg[10]_srl3_n_0\
    );
\stage_1_data_r_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[8]\(4),
      Q => \stage_1_data_r_reg[11]_srl3_n_0\
    );
\stage_1_data_r_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[8]\(3),
      Q => \stage_1_data_r_reg[12]_srl3_n_0\
    );
\stage_1_data_r_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[8]\(2),
      Q => \stage_1_data_r_reg[13]_srl3_n_0\
    );
\stage_1_data_r_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[8]\(1),
      Q => \stage_1_data_r_reg[14]_srl3_n_0\
    );
\stage_1_data_r_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[8]\(0),
      Q => \stage_1_data_r_reg[15]_srl3_n_0\
    );
\stage_1_data_r_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[16]\(7),
      Q => \stage_1_data_r_reg[16]_srl3_n_0\
    );
\stage_1_data_r_reg[17]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[16]\(6),
      Q => \stage_1_data_r_reg[17]_srl3_n_0\
    );
\stage_1_data_r_reg[18]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[16]\(5),
      Q => \stage_1_data_r_reg[18]_srl3_n_0\
    );
\stage_1_data_r_reg[19]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[16]\(4),
      Q => \stage_1_data_r_reg[19]_srl3_n_0\
    );
\stage_1_data_r_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[0]\(6),
      Q => \stage_1_data_r_reg[1]_srl3_n_0\
    );
\stage_1_data_r_reg[20]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[16]\(3),
      Q => \stage_1_data_r_reg[20]_srl3_n_0\
    );
\stage_1_data_r_reg[21]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[16]\(2),
      Q => \stage_1_data_r_reg[21]_srl3_n_0\
    );
\stage_1_data_r_reg[22]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[16]\(1),
      Q => \stage_1_data_r_reg[22]_srl3_n_0\
    );
\stage_1_data_r_reg[23]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[16]\(0),
      Q => \stage_1_data_r_reg[23]_srl3_n_0\
    );
\stage_1_data_r_reg[24]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[24]\(7),
      Q => \stage_1_data_r_reg[24]_srl3_n_0\
    );
\stage_1_data_r_reg[25]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[24]\(6),
      Q => \stage_1_data_r_reg[25]_srl3_n_0\
    );
\stage_1_data_r_reg[26]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[24]\(5),
      Q => \stage_1_data_r_reg[26]_srl3_n_0\
    );
\stage_1_data_r_reg[27]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[24]\(4),
      Q => \stage_1_data_r_reg[27]_srl3_n_0\
    );
\stage_1_data_r_reg[28]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[24]\(3),
      Q => \stage_1_data_r_reg[28]_srl3_n_0\
    );
\stage_1_data_r_reg[29]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[24]\(2),
      Q => \stage_1_data_r_reg[29]_srl3_n_0\
    );
\stage_1_data_r_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[0]\(5),
      Q => \stage_1_data_r_reg[2]_srl3_n_0\
    );
\stage_1_data_r_reg[30]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[24]\(1),
      Q => \stage_1_data_r_reg[30]_srl3_n_0\
    );
\stage_1_data_r_reg[31]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[24]\(0),
      Q => \stage_1_data_r_reg[31]_srl3_n_0\
    );
\stage_1_data_r_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[0]\(4),
      Q => \stage_1_data_r_reg[3]_srl3_n_0\
    );
\stage_1_data_r_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[0]\(3),
      Q => \stage_1_data_r_reg[4]_srl3_n_0\
    );
\stage_1_data_r_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[0]\(2),
      Q => \stage_1_data_r_reg[5]_srl3_n_0\
    );
\stage_1_data_r_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[0]\(1),
      Q => \stage_1_data_r_reg[6]_srl3_n_0\
    );
\stage_1_data_r_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[0]\(0),
      Q => \stage_1_data_r_reg[7]_srl3_n_0\
    );
\stage_1_data_r_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[8]\(7),
      Q => \stage_1_data_r_reg[8]_srl3_n_0\
    );
\stage_1_data_r_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => \word_aligned_data_r_reg[8]\(6),
      Q => \stage_1_data_r_reg[9]_srl3_n_0\
    );
\stage_1_ecp_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_ECP_reg[0]_0\(1),
      Q => stage_1_ecp_r(0),
      R => '0'
    );
\stage_1_ecp_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_ECP_reg[0]_0\(0),
      Q => stage_1_ecp_r(1),
      R => '0'
    );
stage_1_pad_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_PAD_reg[0]\,
      Q => stage_1_pad_r,
      R => '0'
    );
stage_1_rx_ll_deframer_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_RX_LL_DEFRAMER
     port map (
      \COUNT_reg[0]\(1) => count_c(0),
      \COUNT_reg[0]\(0) => count_c(1),
      D(1 downto 0) => D(1 downto 0),
      Q(1) => stage_1_ecp_r(0),
      Q(0) => stage_1_ecp_r(1),
      \RX_ECP_reg[0]\ => \RX_ECP_reg[0]\,
      \RX_ECP_reg[1]\ => \RX_ECP_reg[1]\,
      \RX_PE_DATA_V_reg[0]\(1 downto 0) => \RX_PE_DATA_V_reg[0]\(1 downto 0),
      SR(0) => SR(0),
      after_scp_select_c_0 => after_scp_select_c_0,
      after_scp_select_c_1 => after_scp_select_c_1,
      mux_select_c(0) => mux_select_c(2),
      \stage_1_scp_r_reg[0]\(1) => stage_1_scp_r(0),
      \stage_1_scp_r_reg[0]\(0) => stage_1_scp_r(1),
      stage_2_end_after_start_r_reg => stage_1_rx_ll_deframer_i_n_3,
      stage_2_end_before_start_r_reg => stage_1_rx_ll_deframer_i_n_2,
      stage_2_frame_err_r_reg => stage_1_rx_ll_deframer_i_n_0,
      stage_2_start_with_data_r_reg => stage_1_rx_ll_deframer_i_n_1,
      user_clk => user_clk
    );
\stage_1_scp_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => D(1),
      Q => stage_1_scp_r(0),
      R => '0'
    );
\stage_1_scp_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => D(0),
      Q => stage_1_scp_r(1),
      R => '0'
    );
stage_1_start_detected_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_SCP_reg[0]\,
      Q => stage_1_start_detected_r,
      R => SR(0)
    );
\stage_2_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[0]_srl3_n_0\,
      Q => stage_2_data_r(0),
      R => '0'
    );
\stage_2_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[10]_srl3_n_0\,
      Q => stage_2_data_r(10),
      R => '0'
    );
\stage_2_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[11]_srl3_n_0\,
      Q => stage_2_data_r(11),
      R => '0'
    );
\stage_2_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[12]_srl3_n_0\,
      Q => stage_2_data_r(12),
      R => '0'
    );
\stage_2_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[13]_srl3_n_0\,
      Q => stage_2_data_r(13),
      R => '0'
    );
\stage_2_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[14]_srl3_n_0\,
      Q => stage_2_data_r(14),
      R => '0'
    );
\stage_2_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[15]_srl3_n_0\,
      Q => stage_2_data_r(15),
      R => '0'
    );
\stage_2_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[16]_srl3_n_0\,
      Q => stage_2_data_r(16),
      R => '0'
    );
\stage_2_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[17]_srl3_n_0\,
      Q => stage_2_data_r(17),
      R => '0'
    );
\stage_2_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[18]_srl3_n_0\,
      Q => stage_2_data_r(18),
      R => '0'
    );
\stage_2_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[19]_srl3_n_0\,
      Q => stage_2_data_r(19),
      R => '0'
    );
\stage_2_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[1]_srl3_n_0\,
      Q => stage_2_data_r(1),
      R => '0'
    );
\stage_2_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[20]_srl3_n_0\,
      Q => stage_2_data_r(20),
      R => '0'
    );
\stage_2_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[21]_srl3_n_0\,
      Q => stage_2_data_r(21),
      R => '0'
    );
\stage_2_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[22]_srl3_n_0\,
      Q => stage_2_data_r(22),
      R => '0'
    );
\stage_2_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[23]_srl3_n_0\,
      Q => stage_2_data_r(23),
      R => '0'
    );
\stage_2_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[24]_srl3_n_0\,
      Q => stage_2_data_r(24),
      R => '0'
    );
\stage_2_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[25]_srl3_n_0\,
      Q => stage_2_data_r(25),
      R => '0'
    );
\stage_2_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[26]_srl3_n_0\,
      Q => stage_2_data_r(26),
      R => '0'
    );
\stage_2_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[27]_srl3_n_0\,
      Q => stage_2_data_r(27),
      R => '0'
    );
\stage_2_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[28]_srl3_n_0\,
      Q => stage_2_data_r(28),
      R => '0'
    );
\stage_2_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[29]_srl3_n_0\,
      Q => stage_2_data_r(29),
      R => '0'
    );
\stage_2_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[2]_srl3_n_0\,
      Q => stage_2_data_r(2),
      R => '0'
    );
\stage_2_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[30]_srl3_n_0\,
      Q => stage_2_data_r(30),
      R => '0'
    );
\stage_2_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[31]_srl3_n_0\,
      Q => stage_2_data_r(31),
      R => '0'
    );
\stage_2_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[3]_srl3_n_0\,
      Q => stage_2_data_r(3),
      R => '0'
    );
\stage_2_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[4]_srl3_n_0\,
      Q => stage_2_data_r(4),
      R => '0'
    );
\stage_2_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[5]_srl3_n_0\,
      Q => stage_2_data_r(5),
      R => '0'
    );
\stage_2_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[6]_srl3_n_0\,
      Q => stage_2_data_r(6),
      R => '0'
    );
\stage_2_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[7]_srl3_n_0\,
      Q => stage_2_data_r(7),
      R => '0'
    );
\stage_2_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[8]_srl3_n_0\,
      Q => stage_2_data_r(8),
      R => '0'
    );
\stage_2_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \stage_1_data_r_reg[9]_srl3_n_0\,
      Q => stage_2_data_r(9),
      R => '0'
    );
stage_2_end_after_start_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => stage_1_rx_ll_deframer_i_n_3,
      Q => stage_2_end_after_start_r,
      R => SR(0)
    );
stage_2_end_before_start_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => stage_1_rx_ll_deframer_i_n_2,
      Q => stage_2_end_before_start_r,
      R => SR(0)
    );
stage_2_frame_err_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => stage_1_rx_ll_deframer_i_n_0,
      Q => stage_2_frame_err_r,
      R => SR(0)
    );
stage_2_left_align_control_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_LEFT_ALIGN_CONTROL
     port map (
      MUX_SELECT(0) => MUX_SELECT(2),
      mux_select_c(0) => mux_select_c(2),
      user_clk => user_clk
    );
stage_2_pad_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => stage_1_pad_r,
      Q => stage_2_pad_r,
      R => '0'
    );
stage_2_start_detected_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => stage_1_start_detected_r,
      Q => stage_2_start_detected_r,
      R => SR(0)
    );
stage_2_start_with_data_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => stage_1_rx_ll_deframer_i_n_1,
      Q => stage_2_start_with_data_r,
      R => SR(0)
    );
stage_2_valid_data_counter_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_VALID_DATA_COUNTER
     port map (
      D(1) => ce_command_c(0),
      D(0) => ce_command_c(1),
      \DEFRAMED_DATA_V_reg[1]\(1) => count_c(0),
      \DEFRAMED_DATA_V_reg[1]\(0) => count_c(1),
      Q(1) => stage_2_data_v_count_r(0),
      Q(0) => stage_2_data_v_count_r(1),
      \RX_REM_reg[0]\(0) => rx_rem_c(1),
      SR(0) => SR(0),
      pad_storage_r_reg => stage_2_valid_data_counter_i_n_4,
      stage_2_start_with_data_r => stage_2_start_with_data_r,
      stage_3_end_storage_r => stage_3_end_storage_r,
      \storage_count_r_reg[0]\(1) => stage_3_storage_count_r(0),
      \storage_count_r_reg[0]\(0) => stage_3_storage_count_r(1),
      user_clk => user_clk
    );
stage_3_left_align_datapath_mux_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_LEFT_ALIGN_MUX
     port map (
      D(31) => stage_3_left_align_datapath_mux_i_n_16,
      D(30) => stage_3_left_align_datapath_mux_i_n_17,
      D(29) => stage_3_left_align_datapath_mux_i_n_18,
      D(28) => stage_3_left_align_datapath_mux_i_n_19,
      D(27) => stage_3_left_align_datapath_mux_i_n_20,
      D(26) => stage_3_left_align_datapath_mux_i_n_21,
      D(25) => stage_3_left_align_datapath_mux_i_n_22,
      D(24) => stage_3_left_align_datapath_mux_i_n_23,
      D(23) => stage_3_left_align_datapath_mux_i_n_24,
      D(22) => stage_3_left_align_datapath_mux_i_n_25,
      D(21) => stage_3_left_align_datapath_mux_i_n_26,
      D(20) => stage_3_left_align_datapath_mux_i_n_27,
      D(19) => stage_3_left_align_datapath_mux_i_n_28,
      D(18) => stage_3_left_align_datapath_mux_i_n_29,
      D(17) => stage_3_left_align_datapath_mux_i_n_30,
      D(16) => stage_3_left_align_datapath_mux_i_n_31,
      D(15) => stage_3_left_align_datapath_mux_i_n_32,
      D(14) => stage_3_left_align_datapath_mux_i_n_33,
      D(13) => stage_3_left_align_datapath_mux_i_n_34,
      D(12) => stage_3_left_align_datapath_mux_i_n_35,
      D(11) => stage_3_left_align_datapath_mux_i_n_36,
      D(10) => stage_3_left_align_datapath_mux_i_n_37,
      D(9) => stage_3_left_align_datapath_mux_i_n_38,
      D(8) => stage_3_left_align_datapath_mux_i_n_39,
      D(7) => stage_3_left_align_datapath_mux_i_n_40,
      D(6) => stage_3_left_align_datapath_mux_i_n_41,
      D(5) => stage_3_left_align_datapath_mux_i_n_42,
      D(4) => stage_3_left_align_datapath_mux_i_n_43,
      D(3) => stage_3_left_align_datapath_mux_i_n_44,
      D(2) => stage_3_left_align_datapath_mux_i_n_45,
      D(1) => stage_3_left_align_datapath_mux_i_n_46,
      D(0) => stage_3_left_align_datapath_mux_i_n_47,
      MUX_SELECT(0) => MUX_SELECT(2),
      Q(15 downto 0) => p_1_in(15 downto 0),
      STORAGE_SELECT(1) => STORAGE_SELECT(4),
      STORAGE_SELECT(0) => STORAGE_SELECT(9),
      stage_2_data_r(0 to 31) => stage_2_data_r(0 to 31),
      user_clk => user_clk
    );
stage_3_output_switch_control_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_OUTPUT_SWITCH_CONTROL
     port map (
      OUTPUT_SELECT => OUTPUT_SELECT,
      output_select_c(0) => output_select_c(9),
      user_clk => user_clk
    );
stage_3_storage_ce_control_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_STORAGE_CE_CONTROL
     port map (
      D(1) => ce_command_c(0),
      D(0) => ce_command_c(1),
      Q(1) => p_0_in0,
      Q(0) => stage_3_storage_ce_control_i_n_1,
      SR(0) => SR(0),
      user_clk => user_clk
    );
stage_3_storage_count_control_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_STORAGE_COUNT_CONTROL
     port map (
      \COUNT_reg[0]\(1) => stage_2_data_v_count_r(0),
      \COUNT_reg[0]\(0) => stage_2_data_v_count_r(1),
      D(0) => storage_count_c(1),
      EOF_N_reg => stage_3_storage_count_control_i_n_5,
      FRAME_ERR_RESULT0 => FRAME_ERR_RESULT0,
      Q(1) => stage_3_storage_count_r(0),
      Q(0) => stage_3_storage_count_r(1),
      SR(0) => storage_count_r0,
      end_storage_r0 => end_storage_r0,
      output_select_c(0) => output_select_c(9),
      stage_2_end_after_start_r => stage_2_end_after_start_r,
      stage_2_end_before_start_r => stage_2_end_before_start_r,
      stage_2_frame_err_r => stage_2_frame_err_r,
      stage_2_start_with_data_r => stage_2_start_with_data_r,
      stage_3_end_storage_r => stage_3_end_storage_r,
      user_clk => user_clk
    );
stage_3_storage_switch_control_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_STORAGE_SWITCH_CONTROL
     port map (
      Q(1) => stage_2_data_v_count_r(0),
      Q(0) => stage_2_data_v_count_r(1),
      STORAGE_SELECT(1) => STORAGE_SELECT(4),
      STORAGE_SELECT(0) => STORAGE_SELECT(9),
      stage_2_start_with_data_r => stage_2_start_with_data_r,
      stage_3_end_storage_r => stage_3_end_storage_r,
      \storage_count_r_reg[0]\(1) => stage_3_storage_count_r(0),
      \storage_count_r_reg[0]\(0) => stage_3_storage_count_r(1),
      user_clk => user_clk
    );
stage_4_storage_mux_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_STORAGE_MUX
     port map (
      D(31) => stage_3_left_align_datapath_mux_i_n_16,
      D(30) => stage_3_left_align_datapath_mux_i_n_17,
      D(29) => stage_3_left_align_datapath_mux_i_n_18,
      D(28) => stage_3_left_align_datapath_mux_i_n_19,
      D(27) => stage_3_left_align_datapath_mux_i_n_20,
      D(26) => stage_3_left_align_datapath_mux_i_n_21,
      D(25) => stage_3_left_align_datapath_mux_i_n_22,
      D(24) => stage_3_left_align_datapath_mux_i_n_23,
      D(23) => stage_3_left_align_datapath_mux_i_n_24,
      D(22) => stage_3_left_align_datapath_mux_i_n_25,
      D(21) => stage_3_left_align_datapath_mux_i_n_26,
      D(20) => stage_3_left_align_datapath_mux_i_n_27,
      D(19) => stage_3_left_align_datapath_mux_i_n_28,
      D(18) => stage_3_left_align_datapath_mux_i_n_29,
      D(17) => stage_3_left_align_datapath_mux_i_n_30,
      D(16) => stage_3_left_align_datapath_mux_i_n_31,
      D(15) => stage_3_left_align_datapath_mux_i_n_32,
      D(14) => stage_3_left_align_datapath_mux_i_n_33,
      D(13) => stage_3_left_align_datapath_mux_i_n_34,
      D(12) => stage_3_left_align_datapath_mux_i_n_35,
      D(11) => stage_3_left_align_datapath_mux_i_n_36,
      D(10) => stage_3_left_align_datapath_mux_i_n_37,
      D(9) => stage_3_left_align_datapath_mux_i_n_38,
      D(8) => stage_3_left_align_datapath_mux_i_n_39,
      D(7) => stage_3_left_align_datapath_mux_i_n_40,
      D(6) => stage_3_left_align_datapath_mux_i_n_41,
      D(5) => stage_3_left_align_datapath_mux_i_n_42,
      D(4) => stage_3_left_align_datapath_mux_i_n_43,
      D(3) => stage_3_left_align_datapath_mux_i_n_44,
      D(2) => stage_3_left_align_datapath_mux_i_n_45,
      D(1) => stage_3_left_align_datapath_mux_i_n_46,
      D(0) => stage_3_left_align_datapath_mux_i_n_47,
      E(1) => p_0_in0,
      E(0) => stage_3_storage_ce_control_i_n_1,
      Q(31) => STORAGE_DATA(0),
      Q(30) => STORAGE_DATA(1),
      Q(29) => STORAGE_DATA(2),
      Q(28) => STORAGE_DATA(3),
      Q(27) => STORAGE_DATA(4),
      Q(26) => STORAGE_DATA(5),
      Q(25) => STORAGE_DATA(6),
      Q(24) => STORAGE_DATA(7),
      Q(23) => STORAGE_DATA(8),
      Q(22) => STORAGE_DATA(9),
      Q(21) => STORAGE_DATA(10),
      Q(20) => STORAGE_DATA(11),
      Q(19) => STORAGE_DATA(12),
      Q(18) => STORAGE_DATA(13),
      Q(17) => STORAGE_DATA(14),
      Q(16) => STORAGE_DATA(15),
      Q(15) => STORAGE_DATA(16),
      Q(14) => STORAGE_DATA(17),
      Q(13) => STORAGE_DATA(18),
      Q(12) => STORAGE_DATA(19),
      Q(11) => STORAGE_DATA(20),
      Q(10) => STORAGE_DATA(21),
      Q(9) => STORAGE_DATA(22),
      Q(8) => STORAGE_DATA(23),
      Q(7) => STORAGE_DATA(24),
      Q(6) => STORAGE_DATA(25),
      Q(5) => STORAGE_DATA(26),
      Q(4) => STORAGE_DATA(27),
      Q(3) => STORAGE_DATA(28),
      Q(2) => STORAGE_DATA(29),
      Q(1) => STORAGE_DATA(30),
      Q(0) => STORAGE_DATA(31),
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_SUPPORT_RESET_LOGIC is
  port (
    gt_reset : out STD_LOGIC;
    reset : out STD_LOGIC;
    USER_CLK_N : in STD_LOGIC;
    CLK : in STD_LOGIC;
    fpga_rst_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_SUPPORT_RESET_LOGIC : entity is "aurora_8b10b_gtp_SUPPORT_RESET_LOGIC";
end st_lc_fpga_top_0_aurora_8b10b_gtp_SUPPORT_RESET_LOGIC;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_SUPPORT_RESET_LOGIC is
  signal debounce_gt_rst_r : STD_LOGIC_VECTOR ( 0 to 3 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of debounce_gt_rst_r : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of debounce_gt_rst_r : signal is "{no}";
  signal \^gt_reset\ : STD_LOGIC;
  signal gt_rst_r0_n_0 : STD_LOGIC;
  signal gt_rst_sync : STD_LOGIC;
  signal reset_debounce_r : STD_LOGIC_VECTOR ( 0 to 3 );
  signal reset_debounce_r20_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \debounce_gt_rst_r_reg[0]\ : label is "yes";
  attribute shift_extract of \debounce_gt_rst_r_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \debounce_gt_rst_r_reg[1]\ : label is "yes";
  attribute shift_extract of \debounce_gt_rst_r_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \debounce_gt_rst_r_reg[2]\ : label is "yes";
  attribute shift_extract of \debounce_gt_rst_r_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \debounce_gt_rst_r_reg[3]\ : label is "yes";
  attribute shift_extract of \debounce_gt_rst_r_reg[3]\ : label is "{no}";
begin
  gt_reset <= \^gt_reset\;
\debounce_gt_rst_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => USER_CLK_N,
      CE => '1',
      D => D(0),
      Q => debounce_gt_rst_r(0),
      R => '0'
    );
\debounce_gt_rst_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => USER_CLK_N,
      CE => '1',
      D => debounce_gt_rst_r(0),
      Q => debounce_gt_rst_r(1),
      R => '0'
    );
\debounce_gt_rst_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => USER_CLK_N,
      CE => '1',
      D => debounce_gt_rst_r(1),
      Q => debounce_gt_rst_r(2),
      R => '0'
    );
\debounce_gt_rst_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => USER_CLK_N,
      CE => '1',
      D => debounce_gt_rst_r(2),
      Q => debounce_gt_rst_r(3),
      R => '0'
    );
gt_rst_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => debounce_gt_rst_r(2),
      I1 => debounce_gt_rst_r(3),
      I2 => debounce_gt_rst_r(1),
      I3 => debounce_gt_rst_r(0),
      O => gt_rst_r0_n_0
    );
gt_rst_r_cdc_sync: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_exdes
     port map (
      AS(0) => gt_rst_sync,
      CLK => CLK,
      USER_CLK_N => USER_CLK_N,
      gt_reset => \^gt_reset\
    );
gt_rst_r_reg: unisim.vcomponents.FDRE
     port map (
      C => USER_CLK_N,
      CE => '1',
      D => gt_rst_r0_n_0,
      Q => \^gt_reset\,
      R => '0'
    );
reset_debounce_r20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => reset_debounce_r(2),
      I1 => reset_debounce_r(3),
      I2 => reset_debounce_r(1),
      I3 => reset_debounce_r(0),
      O => reset_debounce_r20_n_0
    );
reset_debounce_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => reset_debounce_r20_n_0,
      Q => reset,
      R => '0'
    );
\reset_debounce_r_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => fpga_rst_reg,
      PRE => gt_rst_sync,
      Q => reset_debounce_r(0)
    );
\reset_debounce_r_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => reset_debounce_r(0),
      PRE => gt_rst_sync,
      Q => reset_debounce_r(1)
    );
\reset_debounce_r_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => reset_debounce_r(1),
      PRE => gt_rst_sync,
      Q => reset_debounce_r(2)
    );
\reset_debounce_r_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => reset_debounce_r(2),
      PRE => gt_rst_sync,
      Q => reset_debounce_r(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_TX_CRC is
  port (
    data_valid_reg : out STD_LOGIC;
    tx_sof_crc : out STD_LOGIC;
    tx_eof_crc : out STD_LOGIC;
    tx_src_rdy_crc : out STD_LOGIC;
    \do_eof_c__0\ : out STD_LOGIC;
    storage_v_r0 : out STD_LOGIC;
    storage_pad_r0 : out STD_LOGIC;
    \gen_pad_r_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \do_sof_c__0\ : out STD_LOGIC;
    in_frame_r_reg : out STD_LOGIC;
    tx_data_crc : out STD_LOGIC_VECTOR ( 0 to 31 );
    s_axi_tx_tready : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    SYSTEM_RESET_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    new_pkt_r_reg : in STD_LOGIC;
    s_axi_tx_tlast : in STD_LOGIC;
    tx_dst_rdy_crc : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_frame_r_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SYSTEM_RESET_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_TX_CRC : entity is "aurora_8b10b_gtp_TX_CRC";
end st_lc_fpga_top_0_aurora_8b10b_gtp_TX_CRC;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_TX_CRC is
  signal CRC1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal CRC_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DATA_DS[0]_i_3_n_0\ : STD_LOGIC;
  signal \DATA_DS[10]_i_3_n_0\ : STD_LOGIC;
  signal \DATA_DS[11]_i_3_n_0\ : STD_LOGIC;
  signal \DATA_DS[12]_i_3_n_0\ : STD_LOGIC;
  signal \DATA_DS[13]_i_3_n_0\ : STD_LOGIC;
  signal \DATA_DS[14]_i_3_n_0\ : STD_LOGIC;
  signal \DATA_DS[15]_i_3_n_0\ : STD_LOGIC;
  signal \DATA_DS[16]_i_2_n_0\ : STD_LOGIC;
  signal \DATA_DS[17]_i_2_n_0\ : STD_LOGIC;
  signal \DATA_DS[18]_i_2_n_0\ : STD_LOGIC;
  signal \DATA_DS[19]_i_2_n_0\ : STD_LOGIC;
  signal \DATA_DS[1]_i_3_n_0\ : STD_LOGIC;
  signal \DATA_DS[20]_i_2_n_0\ : STD_LOGIC;
  signal \DATA_DS[21]_i_2_n_0\ : STD_LOGIC;
  signal \DATA_DS[22]_i_2_n_0\ : STD_LOGIC;
  signal \DATA_DS[23]_i_2_n_0\ : STD_LOGIC;
  signal \DATA_DS[23]_i_3_n_0\ : STD_LOGIC;
  signal \DATA_DS[23]_i_4_n_0\ : STD_LOGIC;
  signal \DATA_DS[24]_i_1_n_0\ : STD_LOGIC;
  signal \DATA_DS[24]_i_2_n_0\ : STD_LOGIC;
  signal \DATA_DS[25]_i_1_n_0\ : STD_LOGIC;
  signal \DATA_DS[25]_i_2_n_0\ : STD_LOGIC;
  signal \DATA_DS[26]_i_1_n_0\ : STD_LOGIC;
  signal \DATA_DS[26]_i_2_n_0\ : STD_LOGIC;
  signal \DATA_DS[27]_i_1_n_0\ : STD_LOGIC;
  signal \DATA_DS[27]_i_2_n_0\ : STD_LOGIC;
  signal \DATA_DS[28]_i_1_n_0\ : STD_LOGIC;
  signal \DATA_DS[28]_i_2_n_0\ : STD_LOGIC;
  signal \DATA_DS[29]_i_1_n_0\ : STD_LOGIC;
  signal \DATA_DS[29]_i_2_n_0\ : STD_LOGIC;
  signal \DATA_DS[2]_i_3_n_0\ : STD_LOGIC;
  signal \DATA_DS[30]_i_1_n_0\ : STD_LOGIC;
  signal \DATA_DS[30]_i_2_n_0\ : STD_LOGIC;
  signal \DATA_DS[31]_i_2_n_0\ : STD_LOGIC;
  signal \DATA_DS[31]_i_3_n_0\ : STD_LOGIC;
  signal \DATA_DS[3]_i_3_n_0\ : STD_LOGIC;
  signal \DATA_DS[4]_i_3_n_0\ : STD_LOGIC;
  signal \DATA_DS[5]_i_3_n_0\ : STD_LOGIC;
  signal \DATA_DS[6]_i_3_n_0\ : STD_LOGIC;
  signal \DATA_DS[7]_i_3_n_0\ : STD_LOGIC;
  signal \DATA_DS[8]_i_3_n_0\ : STD_LOGIC;
  signal \DATA_DS[9]_i_3_n_0\ : STD_LOGIC;
  signal DATA_US_2r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal DATA_US_r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal EOF_N_DS_i_1_n_0 : STD_LOGIC;
  signal EOF_N_US_r : STD_LOGIC;
  signal \REM_DS[0]_i_1_n_0\ : STD_LOGIC;
  signal \REM_DS[1]_i_1_n_0\ : STD_LOGIC;
  signal SOF_N_DS_i_1_n_0 : STD_LOGIC;
  signal SRC_RDY_N_DS0 : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal crc_r : STD_LOGIC;
  signal crc_r_i_1_n_0 : STD_LOGIC;
  signal data_c : STD_LOGIC;
  signal data_r : STD_LOGIC;
  signal \^data_valid_reg\ : STD_LOGIC;
  signal eof_ds_r : STD_LOGIC;
  signal eof_sc_r : STD_LOGIC;
  signal idle_c : STD_LOGIC;
  signal idle_r : STD_LOGIC;
  signal rem_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rem_in[0]_i_1_n_0\ : STD_LOGIC;
  signal \rem_in[1]_i_1_n_0\ : STD_LOGIC;
  signal \rem_in[1]_i_2_n_0\ : STD_LOGIC;
  signal sc_frame_r : STD_LOGIC;
  signal sc_frame_r_i_1_n_0 : STD_LOGIC;
  signal sof_ds_r : STD_LOGIC;
  signal \sof_ds_r_i_1__0_n_0\ : STD_LOGIC;
  signal sof_sc_r : STD_LOGIC;
  signal src_not_rdy_r : STD_LOGIC;
  signal src_not_rdy_r_i_1_n_0 : STD_LOGIC;
  signal tx_crc_gen1_i_n_1 : STD_LOGIC;
  signal tx_crc_gen1_i_n_10 : STD_LOGIC;
  signal tx_crc_gen1_i_n_11 : STD_LOGIC;
  signal tx_crc_gen1_i_n_12 : STD_LOGIC;
  signal tx_crc_gen1_i_n_13 : STD_LOGIC;
  signal tx_crc_gen1_i_n_14 : STD_LOGIC;
  signal tx_crc_gen1_i_n_15 : STD_LOGIC;
  signal tx_crc_gen1_i_n_16 : STD_LOGIC;
  signal tx_crc_gen1_i_n_17 : STD_LOGIC;
  signal tx_crc_gen1_i_n_18 : STD_LOGIC;
  signal tx_crc_gen1_i_n_19 : STD_LOGIC;
  signal tx_crc_gen1_i_n_2 : STD_LOGIC;
  signal tx_crc_gen1_i_n_20 : STD_LOGIC;
  signal tx_crc_gen1_i_n_21 : STD_LOGIC;
  signal tx_crc_gen1_i_n_22 : STD_LOGIC;
  signal tx_crc_gen1_i_n_23 : STD_LOGIC;
  signal tx_crc_gen1_i_n_24 : STD_LOGIC;
  signal tx_crc_gen1_i_n_25 : STD_LOGIC;
  signal tx_crc_gen1_i_n_3 : STD_LOGIC;
  signal tx_crc_gen1_i_n_4 : STD_LOGIC;
  signal tx_crc_gen1_i_n_5 : STD_LOGIC;
  signal tx_crc_gen1_i_n_6 : STD_LOGIC;
  signal tx_crc_gen1_i_n_7 : STD_LOGIC;
  signal tx_crc_gen1_i_n_8 : STD_LOGIC;
  signal tx_crc_gen1_i_n_9 : STD_LOGIC;
  signal tx_eof : STD_LOGIC;
  signal \^tx_eof_crc\ : STD_LOGIC;
  signal tx_rem_crc : STD_LOGIC_VECTOR ( 0 to 1 );
  signal \^tx_sof_crc\ : STD_LOGIC;
  signal \^tx_src_rdy_crc\ : STD_LOGIC;
  signal wait_c : STD_LOGIC;
  signal wait_r : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DATA_DS[23]_i_2\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \DATA_DS[23]_i_3\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \DATA_DS[23]_i_4\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of EOF_N_DS_i_1 : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of SOF_N_DS_i_1 : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of data_r_i_1 : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \gen_pad_r[1]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of idle_r_i_2 : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of in_frame_r_i_1 : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \rem_in[1]_i_2\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of s_axi_tx_tready_INST_0 : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of sof_to_eof_1_r_i_2 : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of src_not_rdy_r_i_1 : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of storage_pad_r_i_1 : label is "soft_lutpair392";
begin
  data_valid_reg <= \^data_valid_reg\;
  tx_eof_crc <= \^tx_eof_crc\;
  tx_sof_crc <= \^tx_sof_crc\;
  tx_src_rdy_crc <= \^tx_src_rdy_crc\;
\CRC_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(0),
      Q => CRC_reg(0),
      R => '0'
    );
\CRC_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(10),
      Q => CRC_reg(10),
      R => '0'
    );
\CRC_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(11),
      Q => CRC_reg(11),
      R => '0'
    );
\CRC_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(12),
      Q => CRC_reg(12),
      R => '0'
    );
\CRC_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(13),
      Q => CRC_reg(13),
      R => '0'
    );
\CRC_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(14),
      Q => CRC_reg(14),
      R => '0'
    );
\CRC_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(15),
      Q => CRC_reg(15),
      R => '0'
    );
\CRC_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(16),
      Q => CRC_reg(16),
      R => '0'
    );
\CRC_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(17),
      Q => CRC_reg(17),
      R => '0'
    );
\CRC_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(18),
      Q => CRC_reg(18),
      R => '0'
    );
\CRC_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(19),
      Q => CRC_reg(19),
      R => '0'
    );
\CRC_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(1),
      Q => CRC_reg(1),
      R => '0'
    );
\CRC_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(20),
      Q => CRC_reg(20),
      R => '0'
    );
\CRC_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(21),
      Q => CRC_reg(21),
      R => '0'
    );
\CRC_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(22),
      Q => CRC_reg(22),
      R => '0'
    );
\CRC_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(23),
      Q => CRC_reg(23),
      R => '0'
    );
\CRC_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(24),
      Q => CRC_reg(24),
      R => '0'
    );
\CRC_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(25),
      Q => CRC_reg(25),
      R => '0'
    );
\CRC_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(26),
      Q => CRC_reg(26),
      R => '0'
    );
\CRC_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(27),
      Q => CRC_reg(27),
      R => '0'
    );
\CRC_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(28),
      Q => CRC_reg(28),
      R => '0'
    );
\CRC_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(29),
      Q => CRC_reg(29),
      R => '0'
    );
\CRC_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(2),
      Q => CRC_reg(2),
      R => '0'
    );
\CRC_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(30),
      Q => CRC_reg(30),
      R => '0'
    );
\CRC_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(31),
      Q => CRC_reg(31),
      R => '0'
    );
\CRC_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(3),
      Q => CRC_reg(3),
      R => '0'
    );
\CRC_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(4),
      Q => CRC_reg(4),
      R => '0'
    );
\CRC_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(5),
      Q => CRC_reg(5),
      R => '0'
    );
\CRC_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(6),
      Q => CRC_reg(6),
      R => '0'
    );
\CRC_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(7),
      Q => CRC_reg(7),
      R => '0'
    );
\CRC_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(8),
      Q => CRC_reg(8),
      R => '0'
    );
\CRC_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CRC1(9),
      Q => CRC_reg(9),
      R => '0'
    );
\DATA_DS[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F007F7F7FFF"
    )
        port map (
      I0 => CRC_reg(0),
      I1 => rem_in(0),
      I2 => rem_in(1),
      I3 => eof_ds_r,
      I4 => eof_sc_r,
      I5 => DATA_US_2r(0),
      O => \DATA_DS[0]_i_3_n_0\
    );
\DATA_DS[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F1FFFFFFF1FFF"
    )
        port map (
      I0 => eof_ds_r,
      I1 => eof_sc_r,
      I2 => rem_in(1),
      I3 => CRC_reg(2),
      I4 => rem_in(0),
      I5 => CRC_reg(10),
      O => \DATA_DS[10]_i_3_n_0\
    );
\DATA_DS[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F1FFFFFFF1FFF"
    )
        port map (
      I0 => eof_ds_r,
      I1 => eof_sc_r,
      I2 => rem_in(1),
      I3 => CRC_reg(3),
      I4 => rem_in(0),
      I5 => CRC_reg(11),
      O => \DATA_DS[11]_i_3_n_0\
    );
\DATA_DS[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F1FFFFFFF1FFF"
    )
        port map (
      I0 => eof_ds_r,
      I1 => eof_sc_r,
      I2 => rem_in(1),
      I3 => CRC_reg(4),
      I4 => rem_in(0),
      I5 => CRC_reg(12),
      O => \DATA_DS[12]_i_3_n_0\
    );
\DATA_DS[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F1FFFFFFF1FFF"
    )
        port map (
      I0 => eof_ds_r,
      I1 => eof_sc_r,
      I2 => rem_in(1),
      I3 => CRC_reg(5),
      I4 => rem_in(0),
      I5 => CRC_reg(13),
      O => \DATA_DS[13]_i_3_n_0\
    );
\DATA_DS[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F1FFFFFFF1FFF"
    )
        port map (
      I0 => eof_ds_r,
      I1 => eof_sc_r,
      I2 => rem_in(1),
      I3 => CRC_reg(6),
      I4 => rem_in(0),
      I5 => CRC_reg(14),
      O => \DATA_DS[14]_i_3_n_0\
    );
\DATA_DS[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F1FFFFFFF1FFF"
    )
        port map (
      I0 => eof_ds_r,
      I1 => eof_sc_r,
      I2 => rem_in(1),
      I3 => CRC_reg(7),
      I4 => rem_in(0),
      I5 => CRC_reg(15),
      O => \DATA_DS[15]_i_3_n_0\
    );
\DATA_DS[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => CRC_reg(16),
      I1 => CRC_reg(0),
      I2 => rem_in(0),
      I3 => rem_in(1),
      I4 => CRC_reg(8),
      O => \DATA_DS[16]_i_2_n_0\
    );
\DATA_DS[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => CRC_reg(17),
      I1 => CRC_reg(1),
      I2 => rem_in(0),
      I3 => rem_in(1),
      I4 => CRC_reg(9),
      O => \DATA_DS[17]_i_2_n_0\
    );
\DATA_DS[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => CRC_reg(18),
      I1 => CRC_reg(2),
      I2 => rem_in(0),
      I3 => rem_in(1),
      I4 => CRC_reg(10),
      O => \DATA_DS[18]_i_2_n_0\
    );
\DATA_DS[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => CRC_reg(19),
      I1 => CRC_reg(3),
      I2 => rem_in(0),
      I3 => rem_in(1),
      I4 => CRC_reg(11),
      O => \DATA_DS[19]_i_2_n_0\
    );
\DATA_DS[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F007F7F7FFF"
    )
        port map (
      I0 => rem_in(0),
      I1 => CRC_reg(1),
      I2 => rem_in(1),
      I3 => eof_ds_r,
      I4 => eof_sc_r,
      I5 => DATA_US_2r(1),
      O => \DATA_DS[1]_i_3_n_0\
    );
\DATA_DS[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => CRC_reg(20),
      I1 => CRC_reg(4),
      I2 => rem_in(0),
      I3 => rem_in(1),
      I4 => CRC_reg(12),
      O => \DATA_DS[20]_i_2_n_0\
    );
\DATA_DS[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => CRC_reg(21),
      I1 => CRC_reg(5),
      I2 => rem_in(0),
      I3 => rem_in(1),
      I4 => CRC_reg(13),
      O => \DATA_DS[21]_i_2_n_0\
    );
\DATA_DS[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => CRC_reg(22),
      I1 => CRC_reg(6),
      I2 => rem_in(0),
      I3 => rem_in(1),
      I4 => CRC_reg(14),
      O => \DATA_DS[22]_i_2_n_0\
    );
\DATA_DS[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rem_in(0),
      I1 => rem_in(1),
      O => \DATA_DS[23]_i_2_n_0\
    );
\DATA_DS[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_r,
      I1 => sof_sc_r,
      O => \DATA_DS[23]_i_3_n_0\
    );
\DATA_DS[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => CRC_reg(23),
      I1 => CRC_reg(7),
      I2 => rem_in(0),
      I3 => rem_in(1),
      I4 => CRC_reg(15),
      O => \DATA_DS[23]_i_4_n_0\
    );
\DATA_DS[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAFEAAAAAA02"
    )
        port map (
      I0 => DATA_US_2r(24),
      I1 => eof_sc_r,
      I2 => eof_ds_r,
      I3 => sof_sc_r,
      I4 => crc_r,
      I5 => \DATA_DS[24]_i_2_n_0\,
      O => \DATA_DS[24]_i_1_n_0\
    );
\DATA_DS[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CRC_reg(24),
      I1 => CRC_reg(8),
      I2 => rem_in(0),
      I3 => CRC_reg(16),
      I4 => rem_in(1),
      I5 => CRC_reg(0),
      O => \DATA_DS[24]_i_2_n_0\
    );
\DATA_DS[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAFEAAAAAA02"
    )
        port map (
      I0 => DATA_US_2r(25),
      I1 => eof_sc_r,
      I2 => eof_ds_r,
      I3 => sof_sc_r,
      I4 => crc_r,
      I5 => \DATA_DS[25]_i_2_n_0\,
      O => \DATA_DS[25]_i_1_n_0\
    );
\DATA_DS[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CRC_reg(25),
      I1 => CRC_reg(9),
      I2 => rem_in(0),
      I3 => CRC_reg(17),
      I4 => rem_in(1),
      I5 => CRC_reg(1),
      O => \DATA_DS[25]_i_2_n_0\
    );
\DATA_DS[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAFEAAAAAA02"
    )
        port map (
      I0 => DATA_US_2r(26),
      I1 => eof_sc_r,
      I2 => eof_ds_r,
      I3 => sof_sc_r,
      I4 => crc_r,
      I5 => \DATA_DS[26]_i_2_n_0\,
      O => \DATA_DS[26]_i_1_n_0\
    );
\DATA_DS[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CRC_reg(26),
      I1 => CRC_reg(10),
      I2 => rem_in(0),
      I3 => CRC_reg(18),
      I4 => rem_in(1),
      I5 => CRC_reg(2),
      O => \DATA_DS[26]_i_2_n_0\
    );
\DATA_DS[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAFEAAAAAA02"
    )
        port map (
      I0 => DATA_US_2r(27),
      I1 => eof_sc_r,
      I2 => eof_ds_r,
      I3 => sof_sc_r,
      I4 => crc_r,
      I5 => \DATA_DS[27]_i_2_n_0\,
      O => \DATA_DS[27]_i_1_n_0\
    );
\DATA_DS[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CRC_reg(27),
      I1 => CRC_reg(11),
      I2 => rem_in(0),
      I3 => CRC_reg(19),
      I4 => rem_in(1),
      I5 => CRC_reg(3),
      O => \DATA_DS[27]_i_2_n_0\
    );
\DATA_DS[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAFEAAAAAA02"
    )
        port map (
      I0 => DATA_US_2r(28),
      I1 => eof_sc_r,
      I2 => eof_ds_r,
      I3 => sof_sc_r,
      I4 => crc_r,
      I5 => \DATA_DS[28]_i_2_n_0\,
      O => \DATA_DS[28]_i_1_n_0\
    );
\DATA_DS[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CRC_reg(28),
      I1 => CRC_reg(12),
      I2 => rem_in(0),
      I3 => CRC_reg(20),
      I4 => rem_in(1),
      I5 => CRC_reg(4),
      O => \DATA_DS[28]_i_2_n_0\
    );
\DATA_DS[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAFEAAAAAA02"
    )
        port map (
      I0 => DATA_US_2r(29),
      I1 => eof_sc_r,
      I2 => eof_ds_r,
      I3 => sof_sc_r,
      I4 => crc_r,
      I5 => \DATA_DS[29]_i_2_n_0\,
      O => \DATA_DS[29]_i_1_n_0\
    );
\DATA_DS[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CRC_reg(29),
      I1 => CRC_reg(13),
      I2 => rem_in(0),
      I3 => CRC_reg(21),
      I4 => rem_in(1),
      I5 => CRC_reg(5),
      O => \DATA_DS[29]_i_2_n_0\
    );
\DATA_DS[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F007F7F7FFF"
    )
        port map (
      I0 => rem_in(0),
      I1 => CRC_reg(2),
      I2 => rem_in(1),
      I3 => eof_ds_r,
      I4 => eof_sc_r,
      I5 => DATA_US_2r(2),
      O => \DATA_DS[2]_i_3_n_0\
    );
\DATA_DS[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAFEAAAAAA02"
    )
        port map (
      I0 => DATA_US_2r(30),
      I1 => eof_sc_r,
      I2 => eof_ds_r,
      I3 => sof_sc_r,
      I4 => crc_r,
      I5 => \DATA_DS[30]_i_2_n_0\,
      O => \DATA_DS[30]_i_1_n_0\
    );
\DATA_DS[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CRC_reg(30),
      I1 => CRC_reg(14),
      I2 => rem_in(0),
      I3 => CRC_reg(22),
      I4 => rem_in(1),
      I5 => CRC_reg(6),
      O => \DATA_DS[30]_i_2_n_0\
    );
\DATA_DS[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAFEAAAAAA02"
    )
        port map (
      I0 => DATA_US_2r(31),
      I1 => eof_sc_r,
      I2 => eof_ds_r,
      I3 => sof_sc_r,
      I4 => crc_r,
      I5 => \DATA_DS[31]_i_3_n_0\,
      O => \DATA_DS[31]_i_2_n_0\
    );
\DATA_DS[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => CRC_reg(31),
      I1 => CRC_reg(15),
      I2 => rem_in(0),
      I3 => CRC_reg(23),
      I4 => rem_in(1),
      I5 => CRC_reg(7),
      O => \DATA_DS[31]_i_3_n_0\
    );
\DATA_DS[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F007F7F7FFF"
    )
        port map (
      I0 => rem_in(0),
      I1 => CRC_reg(3),
      I2 => rem_in(1),
      I3 => eof_ds_r,
      I4 => eof_sc_r,
      I5 => DATA_US_2r(3),
      O => \DATA_DS[3]_i_3_n_0\
    );
\DATA_DS[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F007F7F7FFF"
    )
        port map (
      I0 => rem_in(0),
      I1 => CRC_reg(4),
      I2 => rem_in(1),
      I3 => eof_ds_r,
      I4 => eof_sc_r,
      I5 => DATA_US_2r(4),
      O => \DATA_DS[4]_i_3_n_0\
    );
\DATA_DS[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F007F7F7FFF"
    )
        port map (
      I0 => rem_in(0),
      I1 => CRC_reg(5),
      I2 => rem_in(1),
      I3 => eof_ds_r,
      I4 => eof_sc_r,
      I5 => DATA_US_2r(5),
      O => \DATA_DS[5]_i_3_n_0\
    );
\DATA_DS[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F007F7F7FFF"
    )
        port map (
      I0 => rem_in(0),
      I1 => CRC_reg(6),
      I2 => rem_in(1),
      I3 => eof_ds_r,
      I4 => eof_sc_r,
      I5 => DATA_US_2r(6),
      O => \DATA_DS[6]_i_3_n_0\
    );
\DATA_DS[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F007F7F7FFF"
    )
        port map (
      I0 => rem_in(0),
      I1 => CRC_reg(7),
      I2 => rem_in(1),
      I3 => eof_ds_r,
      I4 => eof_sc_r,
      I5 => DATA_US_2r(7),
      O => \DATA_DS[7]_i_3_n_0\
    );
\DATA_DS[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F1FFFFFFF1FFF"
    )
        port map (
      I0 => eof_ds_r,
      I1 => eof_sc_r,
      I2 => rem_in(1),
      I3 => CRC_reg(0),
      I4 => rem_in(0),
      I5 => CRC_reg(8),
      O => \DATA_DS[8]_i_3_n_0\
    );
\DATA_DS[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F1FFFFFFF1FFF"
    )
        port map (
      I0 => eof_ds_r,
      I1 => eof_sc_r,
      I2 => rem_in(1),
      I3 => CRC_reg(1),
      I4 => rem_in(0),
      I5 => CRC_reg(9),
      O => \DATA_DS[9]_i_3_n_0\
    );
\DATA_DS_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => tx_crc_gen1_i_n_11,
      Q => tx_data_crc(31),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => tx_crc_gen1_i_n_21,
      Q => tx_data_crc(21),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => tx_crc_gen1_i_n_22,
      Q => tx_data_crc(20),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => tx_crc_gen1_i_n_23,
      Q => tx_data_crc(19),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => tx_crc_gen1_i_n_24,
      Q => tx_data_crc(18),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => tx_crc_gen1_i_n_25,
      Q => tx_data_crc(17),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => tx_crc_gen1_i_n_10,
      Q => tx_data_crc(16),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => tx_crc_gen1_i_n_2,
      Q => tx_data_crc(15),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => tx_crc_gen1_i_n_3,
      Q => tx_data_crc(14),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => tx_crc_gen1_i_n_4,
      Q => tx_data_crc(13),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => tx_crc_gen1_i_n_5,
      Q => tx_data_crc(12),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => tx_crc_gen1_i_n_12,
      Q => tx_data_crc(30),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => tx_crc_gen1_i_n_6,
      Q => tx_data_crc(11),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => tx_crc_gen1_i_n_7,
      Q => tx_data_crc(10),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => tx_crc_gen1_i_n_8,
      Q => tx_data_crc(9),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => tx_crc_gen1_i_n_9,
      Q => tx_data_crc(8),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => \DATA_DS[24]_i_1_n_0\,
      Q => tx_data_crc(7),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => \DATA_DS[25]_i_1_n_0\,
      Q => tx_data_crc(6),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => \DATA_DS[26]_i_1_n_0\,
      Q => tx_data_crc(5),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => \DATA_DS[27]_i_1_n_0\,
      Q => tx_data_crc(4),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => \DATA_DS[28]_i_1_n_0\,
      Q => tx_data_crc(3),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => \DATA_DS[29]_i_1_n_0\,
      Q => tx_data_crc(2),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => tx_crc_gen1_i_n_13,
      Q => tx_data_crc(29),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => \DATA_DS[30]_i_1_n_0\,
      Q => tx_data_crc(1),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => \DATA_DS[31]_i_2_n_0\,
      Q => tx_data_crc(0),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => tx_crc_gen1_i_n_14,
      Q => tx_data_crc(28),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => tx_crc_gen1_i_n_15,
      Q => tx_data_crc(27),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => tx_crc_gen1_i_n_16,
      Q => tx_data_crc(26),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => tx_crc_gen1_i_n_17,
      Q => tx_data_crc(25),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => tx_crc_gen1_i_n_18,
      Q => tx_data_crc(24),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => tx_crc_gen1_i_n_19,
      Q => tx_data_crc(23),
      R => SYSTEM_RESET_reg
    );
\DATA_DS_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => SYSTEM_RESET_reg_0,
      D => tx_crc_gen1_i_n_20,
      Q => tx_data_crc(22),
      R => SYSTEM_RESET_reg
    );
\DATA_US_2r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(0),
      Q => DATA_US_2r(0),
      R => '0'
    );
\DATA_US_2r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(10),
      Q => DATA_US_2r(10),
      R => '0'
    );
\DATA_US_2r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(11),
      Q => DATA_US_2r(11),
      R => '0'
    );
\DATA_US_2r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(12),
      Q => DATA_US_2r(12),
      R => '0'
    );
\DATA_US_2r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(13),
      Q => DATA_US_2r(13),
      R => '0'
    );
\DATA_US_2r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(14),
      Q => DATA_US_2r(14),
      R => '0'
    );
\DATA_US_2r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(15),
      Q => DATA_US_2r(15),
      R => '0'
    );
\DATA_US_2r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(16),
      Q => DATA_US_2r(16),
      R => '0'
    );
\DATA_US_2r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(17),
      Q => DATA_US_2r(17),
      R => '0'
    );
\DATA_US_2r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(18),
      Q => DATA_US_2r(18),
      R => '0'
    );
\DATA_US_2r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(19),
      Q => DATA_US_2r(19),
      R => '0'
    );
\DATA_US_2r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(1),
      Q => DATA_US_2r(1),
      R => '0'
    );
\DATA_US_2r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(20),
      Q => DATA_US_2r(20),
      R => '0'
    );
\DATA_US_2r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(21),
      Q => DATA_US_2r(21),
      R => '0'
    );
\DATA_US_2r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(22),
      Q => DATA_US_2r(22),
      R => '0'
    );
\DATA_US_2r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(23),
      Q => DATA_US_2r(23),
      R => '0'
    );
\DATA_US_2r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(24),
      Q => DATA_US_2r(24),
      R => '0'
    );
\DATA_US_2r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(25),
      Q => DATA_US_2r(25),
      R => '0'
    );
\DATA_US_2r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(26),
      Q => DATA_US_2r(26),
      R => '0'
    );
\DATA_US_2r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(27),
      Q => DATA_US_2r(27),
      R => '0'
    );
\DATA_US_2r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(28),
      Q => DATA_US_2r(28),
      R => '0'
    );
\DATA_US_2r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(29),
      Q => DATA_US_2r(29),
      R => '0'
    );
\DATA_US_2r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(2),
      Q => DATA_US_2r(2),
      R => '0'
    );
\DATA_US_2r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(30),
      Q => DATA_US_2r(30),
      R => '0'
    );
\DATA_US_2r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(31),
      Q => DATA_US_2r(31),
      R => '0'
    );
\DATA_US_2r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(3),
      Q => DATA_US_2r(3),
      R => '0'
    );
\DATA_US_2r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(4),
      Q => DATA_US_2r(4),
      R => '0'
    );
\DATA_US_2r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(5),
      Q => DATA_US_2r(5),
      R => '0'
    );
\DATA_US_2r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(6),
      Q => DATA_US_2r(6),
      R => '0'
    );
\DATA_US_2r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(7),
      Q => DATA_US_2r(7),
      R => '0'
    );
\DATA_US_2r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(8),
      Q => DATA_US_2r(8),
      R => '0'
    );
\DATA_US_2r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => DATA_US_r(9),
      Q => DATA_US_2r(9),
      R => '0'
    );
\DATA_US_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(24),
      Q => DATA_US_r(0),
      R => '0'
    );
\DATA_US_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(18),
      Q => DATA_US_r(10),
      R => '0'
    );
\DATA_US_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(19),
      Q => DATA_US_r(11),
      R => '0'
    );
\DATA_US_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(20),
      Q => DATA_US_r(12),
      R => '0'
    );
\DATA_US_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(21),
      Q => DATA_US_r(13),
      R => '0'
    );
\DATA_US_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(22),
      Q => DATA_US_r(14),
      R => '0'
    );
\DATA_US_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(23),
      Q => DATA_US_r(15),
      R => '0'
    );
\DATA_US_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(8),
      Q => DATA_US_r(16),
      R => '0'
    );
\DATA_US_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(9),
      Q => DATA_US_r(17),
      R => '0'
    );
\DATA_US_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(10),
      Q => DATA_US_r(18),
      R => '0'
    );
\DATA_US_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(11),
      Q => DATA_US_r(19),
      R => '0'
    );
\DATA_US_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(25),
      Q => DATA_US_r(1),
      R => '0'
    );
\DATA_US_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(12),
      Q => DATA_US_r(20),
      R => '0'
    );
\DATA_US_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(13),
      Q => DATA_US_r(21),
      R => '0'
    );
\DATA_US_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(14),
      Q => DATA_US_r(22),
      R => '0'
    );
\DATA_US_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(15),
      Q => DATA_US_r(23),
      R => '0'
    );
\DATA_US_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(0),
      Q => DATA_US_r(24),
      R => '0'
    );
\DATA_US_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(1),
      Q => DATA_US_r(25),
      R => '0'
    );
\DATA_US_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(2),
      Q => DATA_US_r(26),
      R => '0'
    );
\DATA_US_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(3),
      Q => DATA_US_r(27),
      R => '0'
    );
\DATA_US_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(4),
      Q => DATA_US_r(28),
      R => '0'
    );
\DATA_US_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(5),
      Q => DATA_US_r(29),
      R => '0'
    );
\DATA_US_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(26),
      Q => DATA_US_r(2),
      R => '0'
    );
\DATA_US_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(6),
      Q => DATA_US_r(30),
      R => '0'
    );
\DATA_US_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(7),
      Q => DATA_US_r(31),
      R => '0'
    );
\DATA_US_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(27),
      Q => DATA_US_r(3),
      R => '0'
    );
\DATA_US_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(28),
      Q => DATA_US_r(4),
      R => '0'
    );
\DATA_US_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(29),
      Q => DATA_US_r(5),
      R => '0'
    );
\DATA_US_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(30),
      Q => DATA_US_r(6),
      R => '0'
    );
\DATA_US_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(31),
      Q => DATA_US_r(7),
      R => '0'
    );
\DATA_US_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(16),
      Q => DATA_US_r(8),
      R => '0'
    );
\DATA_US_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => s_axi_tx_tdata(17),
      Q => DATA_US_r(9),
      R => '0'
    );
EOF_N_DS_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => eof_ds_r,
      I1 => eof_sc_r,
      O => EOF_N_DS_i_1_n_0
    );
EOF_N_DS_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => E(0),
      D => EOF_N_DS_i_1_n_0,
      Q => \^tx_eof_crc\,
      S => SYSTEM_RESET_reg
    );
EOF_N_US_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_tx_tlast,
      O => tx_eof
    );
EOF_N_US_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^data_valid_reg\,
      D => tx_eof,
      Q => EOF_N_US_r,
      R => '0'
    );
\REM_DS[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAACCCF"
    )
        port map (
      I0 => tx_rem_crc(1),
      I1 => rem_in(0),
      I2 => eof_sc_r,
      I3 => eof_ds_r,
      I4 => tx_dst_rdy_crc,
      I5 => SYSTEM_RESET_reg,
      O => \REM_DS[0]_i_1_n_0\
    );
\REM_DS[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAACCCF"
    )
        port map (
      I0 => tx_rem_crc(0),
      I1 => rem_in(1),
      I2 => eof_sc_r,
      I3 => eof_ds_r,
      I4 => tx_dst_rdy_crc,
      I5 => SYSTEM_RESET_reg,
      O => \REM_DS[1]_i_1_n_0\
    );
\REM_DS_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \REM_DS[0]_i_1_n_0\,
      Q => tx_rem_crc(1),
      R => '0'
    );
\REM_DS_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \REM_DS[1]_i_1_n_0\,
      Q => tx_rem_crc(0),
      R => '0'
    );
SOF_N_DS_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sof_ds_r,
      I1 => sof_sc_r,
      O => SOF_N_DS_i_1_n_0
    );
SOF_N_DS_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => E(0),
      D => SOF_N_DS_i_1_n_0,
      Q => \^tx_sof_crc\,
      S => SYSTEM_RESET_reg
    );
SRC_RDY_N_DS_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_r,
      I1 => idle_r,
      I2 => sc_frame_r,
      I3 => src_not_rdy_r,
      O => SRC_RDY_N_DS0
    );
SRC_RDY_N_DS_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => E(0),
      D => SRC_RDY_N_DS0,
      Q => \^tx_src_rdy_crc\,
      S => SYSTEM_RESET_reg
    );
\count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E4"
    )
        port map (
      I0 => tx_dst_rdy_crc,
      I1 => count(1),
      I2 => count(0),
      I3 => SYSTEM_RESET_reg,
      O => \count[0]_i_1_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000008"
    )
        port map (
      I0 => s_axi_tx_tlast,
      I1 => s_axi_tx_tvalid,
      I2 => count(0),
      I3 => count(1),
      I4 => tx_dst_rdy_crc,
      O => \count[1]_i_1_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count[0]_i_1_n_0\,
      Q => count(0),
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count[1]_i_1_n_0\,
      Q => count(1),
      R => SYSTEM_RESET_reg
    );
crc_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555540"
    )
        port map (
      I0 => EOF_N_US_r,
      I1 => src_not_rdy_r,
      I2 => s_axi_tx_tvalid,
      I3 => data_r,
      I4 => sof_ds_r,
      O => crc_r_i_1_n_0
    );
crc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => crc_r_i_1_n_0,
      Q => crc_r,
      R => SYSTEM_RESET_reg
    );
data_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA080"
    )
        port map (
      I0 => EOF_N_US_r,
      I1 => src_not_rdy_r,
      I2 => s_axi_tx_tvalid,
      I3 => data_r,
      I4 => sof_ds_r,
      O => data_c
    );
data_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => data_c,
      Q => data_r,
      R => SYSTEM_RESET_reg
    );
eof_ds_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => crc_r,
      Q => eof_ds_r,
      R => SYSTEM_RESET_reg
    );
eof_sc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => sof_sc_r,
      Q => eof_sc_r,
      R => SYSTEM_RESET_reg
    );
\gen_pad_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => tx_rem_crc(1),
      I1 => tx_rem_crc(0),
      I2 => \^tx_eof_crc\,
      I3 => D(0),
      O => \gen_pad_r_reg[1]\(0)
    );
idle_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDDD0"
    )
        port map (
      I0 => \^data_valid_reg\,
      I1 => new_pkt_r_reg,
      I2 => idle_r,
      I3 => eof_ds_r,
      I4 => eof_sc_r,
      O => idle_c
    );
idle_r_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => E(0),
      D => idle_c,
      Q => idle_r,
      S => SYSTEM_RESET_reg
    );
in_frame_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFA0002"
    )
        port map (
      I0 => \^tx_eof_crc\,
      I1 => \^tx_sof_crc\,
      I2 => \^tx_src_rdy_crc\,
      I3 => tx_dst_rdy_crc,
      I4 => in_frame_r_reg_0,
      O => in_frame_r_reg
    );
\rem_in[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669FFFF96690000"
    )
        port map (
      I0 => s_axi_tx_tkeep(1),
      I1 => s_axi_tx_tkeep(2),
      I2 => s_axi_tx_tkeep(3),
      I3 => s_axi_tx_tkeep(0),
      I4 => \rem_in[1]_i_2_n_0\,
      I5 => rem_in(0),
      O => \rem_in[0]_i_1_n_0\
    );
\rem_in[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E881FFFFE8810000"
    )
        port map (
      I0 => s_axi_tx_tkeep(3),
      I1 => s_axi_tx_tkeep(0),
      I2 => s_axi_tx_tkeep(2),
      I3 => s_axi_tx_tkeep(1),
      I4 => \rem_in[1]_i_2_n_0\,
      I5 => rem_in(1),
      O => \rem_in[1]_i_1_n_0\
    );
\rem_in[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => tx_dst_rdy_crc,
      I1 => count(1),
      I2 => count(0),
      I3 => s_axi_tx_tvalid,
      I4 => s_axi_tx_tlast,
      O => \rem_in[1]_i_2_n_0\
    );
\rem_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \rem_in[0]_i_1_n_0\,
      Q => rem_in(0),
      R => '0'
    );
\rem_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \rem_in[1]_i_1_n_0\,
      Q => rem_in(1),
      R => '0'
    );
s_axi_tx_tready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => tx_dst_rdy_crc,
      O => s_axi_tx_tready
    );
sc_frame_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040404000"
    )
        port map (
      I0 => new_pkt_r_reg,
      I1 => s_axi_tx_tlast,
      I2 => \^data_valid_reg\,
      I3 => eof_sc_r,
      I4 => eof_ds_r,
      I5 => idle_r,
      O => sc_frame_r_i_1_n_0
    );
sc_frame_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => sc_frame_r_i_1_n_0,
      Q => sc_frame_r,
      R => SYSTEM_RESET_reg
    );
\sof_ds_r_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wait_r,
      I1 => s_axi_tx_tvalid,
      O => \sof_ds_r_i_1__0_n_0\
    );
sof_ds_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \sof_ds_r_i_1__0_n_0\,
      Q => sof_ds_r,
      R => SYSTEM_RESET_reg
    );
sof_sc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => sc_frame_r,
      Q => sof_sc_r,
      R => SYSTEM_RESET_reg
    );
sof_to_eof_1_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => tx_dst_rdy_crc,
      I1 => \^tx_src_rdy_crc\,
      I2 => \^tx_eof_crc\,
      O => \do_eof_c__0\
    );
sof_to_eof_1_r_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => tx_dst_rdy_crc,
      I1 => \^tx_src_rdy_crc\,
      I2 => \^tx_sof_crc\,
      O => \do_sof_c__0\
    );
src_not_rdy_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55544444"
    )
        port map (
      I0 => s_axi_tx_tvalid,
      I1 => src_not_rdy_r,
      I2 => sof_ds_r,
      I3 => data_r,
      I4 => EOF_N_US_r,
      O => src_not_rdy_r_i_1_n_0
    );
src_not_rdy_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => src_not_rdy_r_i_1_n_0,
      Q => src_not_rdy_r,
      R => SYSTEM_RESET_reg
    );
storage_pad_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => tx_rem_crc(1),
      I1 => tx_rem_crc(0),
      I2 => \^tx_eof_crc\,
      I3 => D(0),
      O => storage_pad_r0
    );
storage_v_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E000E0000000E"
    )
        port map (
      I0 => \^tx_eof_crc\,
      I1 => tx_rem_crc(0),
      I2 => tx_dst_rdy_crc,
      I3 => \^tx_src_rdy_crc\,
      I4 => \^tx_sof_crc\,
      I5 => in_frame_r_reg_0,
      O => storage_v_r0
    );
tx_crc_gen1_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_CRC_TOP
     port map (
      \CRC_reg_reg[0]\ => \DATA_DS[0]_i_3_n_0\,
      \CRC_reg_reg[16]\ => \DATA_DS[16]_i_2_n_0\,
      \CRC_reg_reg[17]\ => \DATA_DS[17]_i_2_n_0\,
      \CRC_reg_reg[18]\ => \DATA_DS[18]_i_2_n_0\,
      \CRC_reg_reg[19]\ => \DATA_DS[19]_i_2_n_0\,
      \CRC_reg_reg[20]\ => \DATA_DS[20]_i_2_n_0\,
      \CRC_reg_reg[21]\ => \DATA_DS[21]_i_2_n_0\,
      \CRC_reg_reg[22]\ => \DATA_DS[22]_i_2_n_0\,
      \CRC_reg_reg[23]\ => \DATA_DS[23]_i_4_n_0\,
      D(31 downto 0) => CRC1(31 downto 0),
      \DATA_DS_reg[0]\ => tx_crc_gen1_i_n_11,
      \DATA_DS_reg[10]\ => tx_crc_gen1_i_n_21,
      \DATA_DS_reg[11]\ => tx_crc_gen1_i_n_22,
      \DATA_DS_reg[12]\ => tx_crc_gen1_i_n_23,
      \DATA_DS_reg[13]\ => tx_crc_gen1_i_n_24,
      \DATA_DS_reg[14]\ => tx_crc_gen1_i_n_25,
      \DATA_DS_reg[15]\ => tx_crc_gen1_i_n_10,
      \DATA_DS_reg[16]\ => tx_crc_gen1_i_n_2,
      \DATA_DS_reg[17]\ => tx_crc_gen1_i_n_3,
      \DATA_DS_reg[18]\ => tx_crc_gen1_i_n_4,
      \DATA_DS_reg[19]\ => tx_crc_gen1_i_n_5,
      \DATA_DS_reg[1]\ => tx_crc_gen1_i_n_12,
      \DATA_DS_reg[20]\ => tx_crc_gen1_i_n_6,
      \DATA_DS_reg[21]\ => tx_crc_gen1_i_n_7,
      \DATA_DS_reg[22]\ => tx_crc_gen1_i_n_8,
      \DATA_DS_reg[23]\ => tx_crc_gen1_i_n_9,
      \DATA_DS_reg[2]\ => tx_crc_gen1_i_n_13,
      \DATA_DS_reg[3]\ => tx_crc_gen1_i_n_14,
      \DATA_DS_reg[4]\ => tx_crc_gen1_i_n_15,
      \DATA_DS_reg[5]\ => tx_crc_gen1_i_n_16,
      \DATA_DS_reg[6]\ => tx_crc_gen1_i_n_17,
      \DATA_DS_reg[7]\ => tx_crc_gen1_i_n_18,
      \DATA_DS_reg[8]\ => tx_crc_gen1_i_n_19,
      \DATA_DS_reg[9]\ => tx_crc_gen1_i_n_20,
      E(0) => \^data_valid_reg\,
      Q(23 downto 0) => DATA_US_2r(23 downto 0),
      SS(0) => tx_crc_gen1_i_n_1,
      count(1 downto 0) => count(1 downto 0),
      crc_r => crc_r,
      crc_r_reg => \DATA_DS[23]_i_3_n_0\,
      eof_ds_r_reg => EOF_N_DS_i_1_n_0,
      eof_ds_r_reg_0 => \DATA_DS[15]_i_3_n_0\,
      eof_ds_r_reg_1 => \DATA_DS[8]_i_3_n_0\,
      eof_ds_r_reg_2 => \DATA_DS[9]_i_3_n_0\,
      eof_ds_r_reg_3 => \DATA_DS[10]_i_3_n_0\,
      eof_ds_r_reg_4 => \DATA_DS[11]_i_3_n_0\,
      eof_ds_r_reg_5 => \DATA_DS[12]_i_3_n_0\,
      eof_ds_r_reg_6 => \DATA_DS[13]_i_3_n_0\,
      eof_ds_r_reg_7 => \DATA_DS[14]_i_3_n_0\,
      new_pkt_r_reg => new_pkt_r_reg,
      rem_in(1 downto 0) => rem_in(1 downto 0),
      \rem_in_reg[0]\ => \DATA_DS[23]_i_2_n_0\,
      \rem_in_reg[0]_0\ => \DATA_DS[1]_i_3_n_0\,
      \rem_in_reg[0]_1\ => \DATA_DS[2]_i_3_n_0\,
      \rem_in_reg[0]_2\ => \DATA_DS[3]_i_3_n_0\,
      \rem_in_reg[0]_3\ => \DATA_DS[4]_i_3_n_0\,
      \rem_in_reg[0]_4\ => \DATA_DS[5]_i_3_n_0\,
      \rem_in_reg[0]_5\ => \DATA_DS[6]_i_3_n_0\,
      \rem_in_reg[0]_6\ => \DATA_DS[7]_i_3_n_0\,
      s_axi_tx_tdata(31 downto 0) => s_axi_tx_tdata(31 downto 0),
      s_axi_tx_tkeep(3 downto 0) => s_axi_tx_tkeep(3 downto 0),
      s_axi_tx_tlast => s_axi_tx_tlast,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      sof_sc_r => sof_sc_r,
      tx_dst_rdy_crc => tx_dst_rdy_crc,
      user_clk => user_clk
    );
wait_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444F4FF4444"
    )
        port map (
      I0 => s_axi_tx_tvalid,
      I1 => wait_r,
      I2 => idle_r,
      I3 => EOF_N_DS_i_1_n_0,
      I4 => tx_crc_gen1_i_n_1,
      I5 => s_axi_tx_tlast,
      O => wait_c
    );
wait_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => wait_c,
      Q => wait_r,
      R => SYSTEM_RESET_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_TX_LL is
  port (
    GEN_CC : out STD_LOGIC;
    tx_dst_rdy_crc : out STD_LOGIC;
    GEN_SCP : out STD_LOGIC;
    GEN_ECP : out STD_LOGIC;
    \tx_pe_data_v_r_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_pe_data_v_r_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pad_r_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reset_i : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    do_cc_i : in STD_LOGIC;
    storage_v_r0 : in STD_LOGIC;
    storage_pad_r0 : in STD_LOGIC;
    EOF_N_DS_reg : in STD_LOGIC;
    tx_src_rdy_crc : in STD_LOGIC;
    tx_eof_crc : in STD_LOGIC;
    \do_eof_c__0\ : in STD_LOGIC;
    \do_sof_c__0\ : in STD_LOGIC;
    tx_sof_crc : in STD_LOGIC;
    \REM_DS_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_data_crc : in STD_LOGIC_VECTOR ( 0 to 31 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_TX_LL : entity is "aurora_8b10b_gtp_TX_LL";
end st_lc_fpga_top_0_aurora_8b10b_gtp_TX_LL;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_TX_LL is
  signal do_cc_r : STD_LOGIC;
  signal pdu_ok_c : STD_LOGIC;
  signal \^tx_dst_rdy_crc\ : STD_LOGIC;
begin
  tx_dst_rdy_crc <= \^tx_dst_rdy_crc\;
tx_ll_control_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_TX_LL_CONTROL
     port map (
      E(0) => pdu_ok_c,
      EOF_N_DS_reg(0) => E(0),
      GEN_CC => GEN_CC,
      GEN_ECP => GEN_ECP,
      GEN_SCP => GEN_SCP,
      do_cc_i => do_cc_i,
      do_cc_r => do_cc_r,
      \do_eof_c__0\ => \do_eof_c__0\,
      \do_sof_c__0\ => \do_sof_c__0\,
      idle_r_reg_0 => \^tx_dst_rdy_crc\,
      reset_i => reset_i,
      tx_eof_crc => tx_eof_crc,
      tx_sof_crc => tx_sof_crc,
      tx_src_rdy_crc => tx_src_rdy_crc,
      user_clk => user_clk
    );
tx_ll_datapath_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_TX_LL_DATAPATH
     port map (
      D(0) => D(0),
      E(0) => pdu_ok_c,
      EOF_N_DS_reg => EOF_N_DS_reg,
      Q(31 downto 0) => Q(31 downto 0),
      \REM_DS_reg[0]\(0) => \REM_DS_reg[0]\(0),
      do_cc_r => do_cc_r,
      \gen_pad_r_reg[0]_0\(1 downto 0) => \gen_pad_r_reg[0]\(1 downto 0),
      reset_i => reset_i,
      storage_pad_r0 => storage_pad_r0,
      storage_v_r0 => storage_v_r0,
      tx_data_crc(0 to 31) => tx_data_crc(0 to 31),
      tx_dst_rdy_crc => \^tx_dst_rdy_crc\,
      \tx_pe_data_v_r_reg[0]_0\(1 downto 0) => \tx_pe_data_v_r_reg[0]\(1 downto 0),
      \tx_pe_data_v_r_reg[1]_0\ => \tx_pe_data_v_r_reg[1]\,
      tx_sof_crc => tx_sof_crc,
      tx_src_rdy_crc => tx_src_rdy_crc,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_gtrxreset_seq is
  port (
    gtrxreset_out : out STD_LOGIC;
    drp_op_done : out STD_LOGIC;
    DRPADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    drpen_i : out STD_LOGIC;
    drpwe_i : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    gt_common_reset_out : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    gtrxreset_o_reg_0 : in STD_LOGIC;
    drpen_in : in STD_LOGIC;
    drpwe_in : in STD_LOGIC;
    drpdo_out : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_gtrxreset_seq : entity is "aurora_8b10b_gtp_gtrxreset_seq";
end st_lc_fpga_top_0_aurora_8b10b_gtp_gtrxreset_seq;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_gtrxreset_seq is
  signal DRP_OP_DONE_i_1_n_0 : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \^drp_op_done\ : STD_LOGIC;
  signal flag_i_1_n_0 : STD_LOGIC;
  signal flag_reg_n_0 : STD_LOGIC;
  signal gtrxreset_f : STD_LOGIC;
  signal \gtrxreset_i__0\ : STD_LOGIC;
  signal gtrxreset_s : STD_LOGIC;
  signal gtrxreset_ss : STD_LOGIC;
  signal \next_rd_data__0\ : STD_LOGIC;
  signal original_rd_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \original_rd_data0__0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \out\ : signal is "yes";
  signal \rd_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[9]_i_1_n_0\ : STD_LOGIC;
  signal rst_ss : STD_LOGIC;
  signal rxpmaresetdone_cdc_sync_n_1 : STD_LOGIC;
  signal rxpmaresetdone_ss : STD_LOGIC;
  signal rxpmaresetdone_sss : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of gtpe2_i_i_20 : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of gtpe2_i_i_21 : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of gtpe2_i_i_22 : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of gtpe2_i_i_24 : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of gtpe2_i_i_25 : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of gtpe2_i_i_26 : label is "soft_lutpair285";
begin
  drp_op_done <= \^drp_op_done\;
  \out\(2 downto 0) <= \^out\(2 downto 0);
DRP_OP_DONE_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => gtrxreset_o_reg_0,
      I1 => \^out\(0),
      I2 => \^out\(2),
      I3 => \^out\(1),
      I4 => \^drp_op_done\,
      O => DRP_OP_DONE_i_1_n_0
    );
DRP_OP_DONE_reg: unisim.vcomponents.FDCE
     port map (
      C => drpclk_in,
      CE => '1',
      CLR => gtrxreset_f,
      D => DRP_OP_DONE_i_1_n_0,
      Q => \^drp_op_done\
    );
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040EBE87070EBE8"
    )
        port map (
      I0 => gtrxreset_o_reg_0,
      I1 => \^out\(1),
      I2 => \^out\(2),
      I3 => gtrxreset_ss,
      I4 => \^out\(0),
      I5 => rxpmaresetdone_cdc_sync_n_1,
      O => \FSM_sequential_state[0]_i_1_n_0\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0FFF0F40F040F0"
    )
        port map (
      I0 => rxpmaresetdone_ss,
      I1 => rxpmaresetdone_sss,
      I2 => \^out\(0),
      I3 => \^out\(2),
      I4 => gtrxreset_o_reg_0,
      I5 => \^out\(1),
      O => \FSM_sequential_state[1]_i_1_n_0\
    );
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FC0"
    )
        port map (
      I0 => gtrxreset_o_reg_0,
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => \^out\(2),
      O => \FSM_sequential_state[2]_i_1_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1_n_0\,
      Q => \^out\(0),
      R => rst_ss
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1_n_0\,
      Q => \^out\(1),
      R => rst_ss
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => '1',
      D => \FSM_sequential_state[2]_i_1_n_0\,
      Q => \^out\(2),
      R => rst_ss
    );
flag_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3EFA"
    )
        port map (
      I0 => flag_reg_n_0,
      I1 => \^out\(1),
      I2 => \^out\(2),
      I3 => \^out\(0),
      O => flag_i_1_n_0
    );
flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in,
      CE => '1',
      D => flag_i_1_n_0,
      Q => flag_reg_n_0,
      R => '0'
    );
gtpe2_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B88B8B8"
    )
        port map (
      I0 => drpen_in,
      I1 => \^drp_op_done\,
      I2 => \^out\(0),
      I3 => \^out\(1),
      I4 => \^out\(2),
      O => drpen_i
    );
gtpe2_i_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drpaddr_in(6),
      O => DRPADDR(6)
    );
gtpe2_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B8B888"
    )
        port map (
      I0 => drpwe_in,
      I1 => \^drp_op_done\,
      I2 => \^out\(1),
      I3 => \^out\(2),
      I4 => \^out\(0),
      O => drpwe_i
    );
gtpe2_i_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drpaddr_in(5),
      O => DRPADDR(5)
    );
gtpe2_i_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drpaddr_in(4),
      O => DRPADDR(4)
    );
gtpe2_i_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drpaddr_in(3),
      O => DRPADDR(3)
    );
gtpe2_i_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drpaddr_in(2),
      O => DRPADDR(2)
    );
gtpe2_i_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drpaddr_in(1),
      O => DRPADDR(1)
    );
gtpe2_i_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drpaddr_in(0),
      O => DRPADDR(0)
    );
gtrxreset_i: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7366"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(2),
      I2 => gtrxreset_ss,
      I3 => \^out\(0),
      O => \gtrxreset_i__0\
    );
gtrxreset_in_cdc_sync: entity work.\st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized18\
     port map (
      SR(0) => SR(0),
      drpclk_in => drpclk_in,
      init_clk_in => init_clk_in,
      \out\ => gtrxreset_f
    );
gtrxreset_o_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => '1',
      D => \gtrxreset_i__0\,
      Q => gtrxreset_out,
      R => rst_ss
    );
gtrxreset_s_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => '1',
      D => gtrxreset_f,
      Q => gtrxreset_s,
      R => rst_ss
    );
gtrxreset_ss_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => '1',
      D => gtrxreset_s,
      Q => gtrxreset_ss,
      R => rst_ss
    );
next_rd_data: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(2),
      I2 => \^out\(1),
      I3 => gtrxreset_o_reg_0,
      O => \next_rd_data__0\
    );
original_rd_data0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => flag_reg_n_0,
      I1 => \^out\(2),
      I2 => \^out\(1),
      I3 => \^out\(0),
      I4 => gtrxreset_o_reg_0,
      O => \original_rd_data0__0\
    );
\original_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \original_rd_data0__0\,
      D => drpdo_out(0),
      Q => original_rd_data(0),
      R => '0'
    );
\original_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \original_rd_data0__0\,
      D => drpdo_out(10),
      Q => original_rd_data(10),
      R => '0'
    );
\original_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \original_rd_data0__0\,
      D => drpdo_out(11),
      Q => original_rd_data(11),
      R => '0'
    );
\original_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \original_rd_data0__0\,
      D => drpdo_out(12),
      Q => original_rd_data(12),
      R => '0'
    );
\original_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \original_rd_data0__0\,
      D => drpdo_out(13),
      Q => original_rd_data(13),
      R => '0'
    );
\original_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \original_rd_data0__0\,
      D => drpdo_out(14),
      Q => original_rd_data(14),
      R => '0'
    );
\original_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \original_rd_data0__0\,
      D => drpdo_out(15),
      Q => original_rd_data(15),
      R => '0'
    );
\original_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \original_rd_data0__0\,
      D => drpdo_out(1),
      Q => original_rd_data(1),
      R => '0'
    );
\original_rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \original_rd_data0__0\,
      D => drpdo_out(2),
      Q => original_rd_data(2),
      R => '0'
    );
\original_rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \original_rd_data0__0\,
      D => drpdo_out(3),
      Q => original_rd_data(3),
      R => '0'
    );
\original_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \original_rd_data0__0\,
      D => drpdo_out(4),
      Q => original_rd_data(4),
      R => '0'
    );
\original_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \original_rd_data0__0\,
      D => drpdo_out(5),
      Q => original_rd_data(5),
      R => '0'
    );
\original_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \original_rd_data0__0\,
      D => drpdo_out(6),
      Q => original_rd_data(6),
      R => '0'
    );
\original_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \original_rd_data0__0\,
      D => drpdo_out(7),
      Q => original_rd_data(7),
      R => '0'
    );
\original_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \original_rd_data0__0\,
      D => drpdo_out(8),
      Q => original_rd_data(8),
      R => '0'
    );
\original_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \original_rd_data0__0\,
      D => drpdo_out(9),
      Q => original_rd_data(9),
      R => '0'
    );
\rd_data[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => drpdo_out(0),
      I1 => original_rd_data(0),
      I2 => gtrxreset_o_reg_0,
      I3 => flag_reg_n_0,
      O => \rd_data[0]_i_1_n_0\
    );
\rd_data[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => drpdo_out(10),
      I1 => original_rd_data(10),
      I2 => gtrxreset_o_reg_0,
      I3 => flag_reg_n_0,
      O => \rd_data[10]_i_1_n_0\
    );
\rd_data[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => drpdo_out(11),
      I1 => original_rd_data(11),
      I2 => gtrxreset_o_reg_0,
      I3 => flag_reg_n_0,
      O => \rd_data[11]_i_1_n_0\
    );
\rd_data[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => drpdo_out(12),
      I1 => original_rd_data(12),
      I2 => gtrxreset_o_reg_0,
      I3 => flag_reg_n_0,
      O => \rd_data[12]_i_1_n_0\
    );
\rd_data[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => drpdo_out(13),
      I1 => original_rd_data(13),
      I2 => gtrxreset_o_reg_0,
      I3 => flag_reg_n_0,
      O => \rd_data[13]_i_1_n_0\
    );
\rd_data[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => drpdo_out(14),
      I1 => original_rd_data(14),
      I2 => gtrxreset_o_reg_0,
      I3 => flag_reg_n_0,
      O => \rd_data[14]_i_1_n_0\
    );
\rd_data[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => drpdo_out(15),
      I1 => original_rd_data(15),
      I2 => gtrxreset_o_reg_0,
      I3 => flag_reg_n_0,
      O => \rd_data[15]_i_1_n_0\
    );
\rd_data[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => drpdo_out(1),
      I1 => original_rd_data(1),
      I2 => gtrxreset_o_reg_0,
      I3 => flag_reg_n_0,
      O => \rd_data[1]_i_1_n_0\
    );
\rd_data[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => drpdo_out(2),
      I1 => original_rd_data(2),
      I2 => gtrxreset_o_reg_0,
      I3 => flag_reg_n_0,
      O => \rd_data[2]_i_1_n_0\
    );
\rd_data[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => drpdo_out(3),
      I1 => original_rd_data(3),
      I2 => gtrxreset_o_reg_0,
      I3 => flag_reg_n_0,
      O => \rd_data[3]_i_1_n_0\
    );
\rd_data[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => drpdo_out(4),
      I1 => original_rd_data(4),
      I2 => gtrxreset_o_reg_0,
      I3 => flag_reg_n_0,
      O => \rd_data[4]_i_1_n_0\
    );
\rd_data[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => drpdo_out(5),
      I1 => original_rd_data(5),
      I2 => gtrxreset_o_reg_0,
      I3 => flag_reg_n_0,
      O => \rd_data[5]_i_1_n_0\
    );
\rd_data[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => drpdo_out(6),
      I1 => original_rd_data(6),
      I2 => gtrxreset_o_reg_0,
      I3 => flag_reg_n_0,
      O => \rd_data[6]_i_1_n_0\
    );
\rd_data[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => drpdo_out(7),
      I1 => original_rd_data(7),
      I2 => gtrxreset_o_reg_0,
      I3 => flag_reg_n_0,
      O => \rd_data[7]_i_1_n_0\
    );
\rd_data[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => drpdo_out(8),
      I1 => original_rd_data(8),
      I2 => gtrxreset_o_reg_0,
      I3 => flag_reg_n_0,
      O => \rd_data[8]_i_1_n_0\
    );
\rd_data[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => drpdo_out(9),
      I1 => original_rd_data(9),
      I2 => gtrxreset_o_reg_0,
      I3 => flag_reg_n_0,
      O => \rd_data[9]_i_1_n_0\
    );
\rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \next_rd_data__0\,
      D => \rd_data[0]_i_1_n_0\,
      Q => Q(0),
      R => rst_ss
    );
\rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \next_rd_data__0\,
      D => \rd_data[10]_i_1_n_0\,
      Q => Q(10),
      R => rst_ss
    );
\rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \next_rd_data__0\,
      D => \rd_data[11]_i_1_n_0\,
      Q => Q(11),
      R => rst_ss
    );
\rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \next_rd_data__0\,
      D => \rd_data[12]_i_1_n_0\,
      Q => Q(12),
      R => rst_ss
    );
\rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \next_rd_data__0\,
      D => \rd_data[13]_i_1_n_0\,
      Q => Q(13),
      R => rst_ss
    );
\rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \next_rd_data__0\,
      D => \rd_data[14]_i_1_n_0\,
      Q => Q(14),
      R => rst_ss
    );
\rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \next_rd_data__0\,
      D => \rd_data[15]_i_1_n_0\,
      Q => Q(15),
      R => rst_ss
    );
\rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \next_rd_data__0\,
      D => \rd_data[1]_i_1_n_0\,
      Q => Q(1),
      R => rst_ss
    );
\rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \next_rd_data__0\,
      D => \rd_data[2]_i_1_n_0\,
      Q => Q(2),
      R => rst_ss
    );
\rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \next_rd_data__0\,
      D => \rd_data[3]_i_1_n_0\,
      Q => Q(3),
      R => rst_ss
    );
\rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \next_rd_data__0\,
      D => \rd_data[4]_i_1_n_0\,
      Q => Q(4),
      R => rst_ss
    );
\rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \next_rd_data__0\,
      D => \rd_data[5]_i_1_n_0\,
      Q => Q(5),
      R => rst_ss
    );
\rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \next_rd_data__0\,
      D => \rd_data[6]_i_1_n_0\,
      Q => Q(6),
      R => rst_ss
    );
\rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \next_rd_data__0\,
      D => \rd_data[7]_i_1_n_0\,
      Q => Q(7),
      R => rst_ss
    );
\rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \next_rd_data__0\,
      D => \rd_data[8]_i_1_n_0\,
      Q => Q(8),
      R => rst_ss
    );
\rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => \next_rd_data__0\,
      D => \rd_data[9]_i_1_n_0\,
      Q => Q(9),
      R => rst_ss
    );
rst_cdc_sync: entity work.\st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized17\
     port map (
      SR(0) => rst_ss,
      drpclk_in => drpclk_in,
      gt_common_reset_out => gt_common_reset_out,
      init_clk_in => init_clk_in
    );
rxpmaresetdone_cdc_sync: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_9
     port map (
      \FSM_sequential_state_reg[0]\ => rxpmaresetdone_cdc_sync_n_1,
      drpclk_in => drpclk_in,
      in0 => in0,
      \out\ => rxpmaresetdone_ss,
      rxpmaresetdone_sss => rxpmaresetdone_sss
    );
rxpmaresetdone_sss_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in,
      CE => '1',
      D => rxpmaresetdone_ss,
      Q => rxpmaresetdone_sss,
      R => rst_ss
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_hotplug is
  port (
    link_reset_out : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    RESET_LANES : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_hotplug : entity is "aurora_8b10b_gtp_hotplug";
end st_lc_fpga_top_0_aurora_8b10b_gtp_hotplug;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_hotplug is
  signal cc_sync : STD_LOGIC;
  signal \count_for_reset_r[0]_i_5_n_0\ : STD_LOGIC;
  signal count_for_reset_r_reg : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \count_for_reset_r_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal link_reset_0 : STD_LOGIC;
  signal link_reset_0_i_1_n_0 : STD_LOGIC;
  signal link_reset_0_i_2_n_0 : STD_LOGIC;
  signal link_reset_0_i_3_n_0 : STD_LOGIC;
  signal link_reset_0_i_4_n_0 : STD_LOGIC;
  signal link_reset_0_i_5_n_0 : STD_LOGIC;
  signal rx_cc_extend_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rx_cc_extend_r2 : STD_LOGIC;
  signal rx_cc_extend_r2_i_1_n_0 : STD_LOGIC;
  signal rx_cc_extend_r2_i_2_n_0 : STD_LOGIC;
  signal \NLW_count_for_reset_r_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_count_for_reset_r_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
\count_for_reset_r[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_for_reset_r_reg(0),
      O => \count_for_reset_r[0]_i_5_n_0\
    );
\count_for_reset_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_1_n_7\,
      Q => count_for_reset_r_reg(0),
      R => cc_sync
    );
\count_for_reset_r_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_for_reset_r_reg[0]_i_1_n_0\,
      CO(2) => \count_for_reset_r_reg[0]_i_1_n_1\,
      CO(1) => \count_for_reset_r_reg[0]_i_1_n_2\,
      CO(0) => \count_for_reset_r_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_for_reset_r_reg[0]_i_1_n_4\,
      O(2) => \count_for_reset_r_reg[0]_i_1_n_5\,
      O(1) => \count_for_reset_r_reg[0]_i_1_n_6\,
      O(0) => \count_for_reset_r_reg[0]_i_1_n_7\,
      S(3 downto 1) => count_for_reset_r_reg(3 downto 1),
      S(0) => \count_for_reset_r[0]_i_5_n_0\
    );
\count_for_reset_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_5\,
      Q => count_for_reset_r_reg(10),
      R => cc_sync
    );
\count_for_reset_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_4\,
      Q => count_for_reset_r_reg(11),
      R => cc_sync
    );
\count_for_reset_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1_n_7\,
      Q => count_for_reset_r_reg(12),
      R => cc_sync
    );
\count_for_reset_r_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[8]_i_1_n_0\,
      CO(3) => \count_for_reset_r_reg[12]_i_1_n_0\,
      CO(2) => \count_for_reset_r_reg[12]_i_1_n_1\,
      CO(1) => \count_for_reset_r_reg[12]_i_1_n_2\,
      CO(0) => \count_for_reset_r_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[12]_i_1_n_4\,
      O(2) => \count_for_reset_r_reg[12]_i_1_n_5\,
      O(1) => \count_for_reset_r_reg[12]_i_1_n_6\,
      O(0) => \count_for_reset_r_reg[12]_i_1_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(15 downto 12)
    );
\count_for_reset_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1_n_6\,
      Q => count_for_reset_r_reg(13),
      R => cc_sync
    );
\count_for_reset_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1_n_5\,
      Q => count_for_reset_r_reg(14),
      R => cc_sync
    );
\count_for_reset_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1_n_4\,
      Q => count_for_reset_r_reg(15),
      R => cc_sync
    );
\count_for_reset_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_7\,
      Q => count_for_reset_r_reg(16),
      R => cc_sync
    );
\count_for_reset_r_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[12]_i_1_n_0\,
      CO(3) => \count_for_reset_r_reg[16]_i_1_n_0\,
      CO(2) => \count_for_reset_r_reg[16]_i_1_n_1\,
      CO(1) => \count_for_reset_r_reg[16]_i_1_n_2\,
      CO(0) => \count_for_reset_r_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[16]_i_1_n_4\,
      O(2) => \count_for_reset_r_reg[16]_i_1_n_5\,
      O(1) => \count_for_reset_r_reg[16]_i_1_n_6\,
      O(0) => \count_for_reset_r_reg[16]_i_1_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(19 downto 16)
    );
\count_for_reset_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_6\,
      Q => count_for_reset_r_reg(17),
      R => cc_sync
    );
\count_for_reset_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_5\,
      Q => count_for_reset_r_reg(18),
      R => cc_sync
    );
\count_for_reset_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_4\,
      Q => count_for_reset_r_reg(19),
      R => cc_sync
    );
\count_for_reset_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_1_n_6\,
      Q => count_for_reset_r_reg(1),
      R => cc_sync
    );
\count_for_reset_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[20]_i_1_n_7\,
      Q => count_for_reset_r_reg(20),
      R => cc_sync
    );
\count_for_reset_r_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[16]_i_1_n_0\,
      CO(3 downto 1) => \NLW_count_for_reset_r_reg[20]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \count_for_reset_r_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_count_for_reset_r_reg[20]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \count_for_reset_r_reg[20]_i_1_n_6\,
      O(0) => \count_for_reset_r_reg[20]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => count_for_reset_r_reg(21 downto 20)
    );
\count_for_reset_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[20]_i_1_n_6\,
      Q => count_for_reset_r_reg(21),
      R => cc_sync
    );
\count_for_reset_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_1_n_5\,
      Q => count_for_reset_r_reg(2),
      R => cc_sync
    );
\count_for_reset_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_1_n_4\,
      Q => count_for_reset_r_reg(3),
      R => cc_sync
    );
\count_for_reset_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1_n_7\,
      Q => count_for_reset_r_reg(4),
      R => cc_sync
    );
\count_for_reset_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[0]_i_1_n_0\,
      CO(3) => \count_for_reset_r_reg[4]_i_1_n_0\,
      CO(2) => \count_for_reset_r_reg[4]_i_1_n_1\,
      CO(1) => \count_for_reset_r_reg[4]_i_1_n_2\,
      CO(0) => \count_for_reset_r_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[4]_i_1_n_4\,
      O(2) => \count_for_reset_r_reg[4]_i_1_n_5\,
      O(1) => \count_for_reset_r_reg[4]_i_1_n_6\,
      O(0) => \count_for_reset_r_reg[4]_i_1_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(7 downto 4)
    );
\count_for_reset_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1_n_6\,
      Q => count_for_reset_r_reg(5),
      R => cc_sync
    );
\count_for_reset_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1_n_5\,
      Q => count_for_reset_r_reg(6),
      R => cc_sync
    );
\count_for_reset_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1_n_4\,
      Q => count_for_reset_r_reg(7),
      R => cc_sync
    );
\count_for_reset_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_7\,
      Q => count_for_reset_r_reg(8),
      R => cc_sync
    );
\count_for_reset_r_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[4]_i_1_n_0\,
      CO(3) => \count_for_reset_r_reg[8]_i_1_n_0\,
      CO(2) => \count_for_reset_r_reg[8]_i_1_n_1\,
      CO(1) => \count_for_reset_r_reg[8]_i_1_n_2\,
      CO(0) => \count_for_reset_r_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[8]_i_1_n_4\,
      O(2) => \count_for_reset_r_reg[8]_i_1_n_5\,
      O(1) => \count_for_reset_r_reg[8]_i_1_n_6\,
      O(0) => \count_for_reset_r_reg[8]_i_1_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(11 downto 8)
    );
\count_for_reset_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_6\,
      Q => count_for_reset_r_reg(9),
      R => cc_sync
    );
link_reset_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => link_reset_0_i_2_n_0,
      I1 => link_reset_0_i_3_n_0,
      I2 => link_reset_0_i_4_n_0,
      I3 => link_reset_0_i_5_n_0,
      O => link_reset_0_i_1_n_0
    );
link_reset_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => count_for_reset_r_reg(12),
      I1 => count_for_reset_r_reg(13),
      I2 => count_for_reset_r_reg(10),
      I3 => count_for_reset_r_reg(11),
      I4 => count_for_reset_r_reg(15),
      I5 => count_for_reset_r_reg(14),
      O => link_reset_0_i_2_n_0
    );
link_reset_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => count_for_reset_r_reg(18),
      I1 => count_for_reset_r_reg(19),
      I2 => count_for_reset_r_reg(16),
      I3 => count_for_reset_r_reg(17),
      I4 => count_for_reset_r_reg(21),
      I5 => count_for_reset_r_reg(20),
      O => link_reset_0_i_3_n_0
    );
link_reset_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78F8F8F8"
    )
        port map (
      I0 => count_for_reset_r_reg(2),
      I1 => count_for_reset_r_reg(3),
      I2 => count_for_reset_r_reg(4),
      I3 => count_for_reset_r_reg(1),
      I4 => count_for_reset_r_reg(0),
      O => link_reset_0_i_4_n_0
    );
link_reset_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => count_for_reset_r_reg(5),
      I1 => count_for_reset_r_reg(6),
      I2 => count_for_reset_r_reg(7),
      I3 => count_for_reset_r_reg(9),
      I4 => count_for_reset_r_reg(8),
      O => link_reset_0_i_5_n_0
    );
link_reset_0_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => '1',
      D => link_reset_0_i_1_n_0,
      Q => link_reset_0,
      R => '0'
    );
\link_reset_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => '1',
      D => link_reset_0,
      Q => link_reset_out,
      R => '0'
    );
rx_cc_cdc_sync: entity work.\st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized4\
     port map (
      init_clk_in => init_clk_in,
      \out\ => cc_sync,
      rx_cc_extend_r2 => rx_cc_extend_r2,
      user_clk => user_clk
    );
rx_cc_extend_r2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => rx_cc_extend_r(0),
      I1 => rx_cc_extend_r(1),
      I2 => rx_cc_extend_r(2),
      I3 => rx_cc_extend_r(3),
      I4 => rx_cc_extend_r2_i_2_n_0,
      O => rx_cc_extend_r2_i_1_n_0
    );
rx_cc_extend_r2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => rx_cc_extend_r(6),
      I1 => rx_cc_extend_r(7),
      I2 => rx_cc_extend_r(5),
      I3 => rx_cc_extend_r(4),
      O => rx_cc_extend_r2_i_2_n_0
    );
rx_cc_extend_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_cc_extend_r2_i_1_n_0,
      Q => rx_cc_extend_r2,
      R => '0'
    );
\rx_cc_extend_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => rx_cc_extend_r(1),
      Q => rx_cc_extend_r(0),
      R => RESET_LANES
    );
\rx_cc_extend_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => rx_cc_extend_r(2),
      Q => rx_cc_extend_r(1),
      R => RESET_LANES
    );
\rx_cc_extend_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => rx_cc_extend_r(3),
      Q => rx_cc_extend_r(2),
      R => RESET_LANES
    );
\rx_cc_extend_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => rx_cc_extend_r(4),
      Q => rx_cc_extend_r(3),
      R => RESET_LANES
    );
\rx_cc_extend_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => rx_cc_extend_r(5),
      Q => rx_cc_extend_r(4),
      R => RESET_LANES
    );
\rx_cc_extend_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => rx_cc_extend_r(6),
      Q => rx_cc_extend_r(5),
      R => RESET_LANES
    );
\rx_cc_extend_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => rx_cc_extend_r(7),
      Q => rx_cc_extend_r(6),
      R => RESET_LANES
    );
\rx_cc_extend_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => D(0),
      Q => rx_cc_extend_r(7),
      R => RESET_LANES
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_rx_startup_fsm is
  port (
    gtrxreset_i : out STD_LOGIC;
    gt_rxuserrdy_i : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    quad1_common_lock_in : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    rxfsm_soft_reset_r : in STD_LOGIC;
    gt_txuserrdy_i : in STD_LOGIC;
    rx_cdrlocked_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_rx_startup_fsm : entity is "aurora_8b10b_gtp_rx_startup_fsm";
end st_lc_fpga_top_0_aurora_8b10b_gtp_rx_startup_fsm;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_rx_startup_fsm is
  signal \FSM_sequential_rx_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_8_n_0\ : STD_LOGIC;
  signal RXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal RXUSERRDY_i_2_n_0 : STD_LOGIC;
  signal \^gt_rxuserrdy_i\ : STD_LOGIC;
  signal \^gtrxreset_i\ : STD_LOGIC;
  signal gtrxreset_i_i_1_n_0 : STD_LOGIC;
  signal gtrxreset_s : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \init_wait_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \init_wait_done_i_1__0_n_0\ : STD_LOGIC;
  signal \init_wait_done_i_2__0_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal mmcm_lock_i : STD_LOGIC;
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal mmcm_lock_reclocked_i_1_n_0 : STD_LOGIC;
  signal \mmcm_lock_reclocked_i_2__0_n_0\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal pll0lock_sync : STD_LOGIC;
  signal \run_phase_alignment_int_i_1__0_n_0\ : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal rx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of rx_state : signal is "yes";
  signal rxpmaresetdone_i : STD_LOGIC;
  signal rxpmaresetdone_rx_s : STD_LOGIC;
  signal sync_RXRESETDONE_cdc_sync_n_0 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_cdc_sync_n_1 : STD_LOGIC;
  signal sync_run_phase_alignment_int_cdc_sync_n_0 : STD_LOGIC;
  signal sync_run_phase_alignment_int_cdc_sync_n_1 : STD_LOGIC;
  signal sync_rx_fsm_reset_done_int_cdc_sync_n_0 : STD_LOGIC;
  signal sync_rx_fsm_reset_done_int_cdc_sync_n_1 : STD_LOGIC;
  signal sync_time_out_wait_bypass_cdc_sync_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_1_n_0 : STD_LOGIC;
  signal \time_out_wait_bypass_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_4__0_n_0\ : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal txpmaresetdone_i : STD_LOGIC;
  signal \wait_bypass_count[0]_i_7__0_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5__0_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal wait_time_done : STD_LOGIC;
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_rx_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_rx_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_rx_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_rx_state_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_1__0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_2__0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_1__0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \mmcm_lock_count[8]_i_1__0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \mmcm_lock_count[9]_i_3__0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \mmcm_lock_reclocked_i_2__0\ : label is "soft_lutpair290";
begin
  gt_rxuserrdy_i <= \^gt_rxuserrdy_i\;
  gtrxreset_i <= \^gtrxreset_i\;
\FSM_sequential_rx_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(3),
      I2 => rx_state(0),
      O => \FSM_sequential_rx_state[0]_i_1_n_0\
    );
\FSM_sequential_rx_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0370"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(3),
      I2 => rx_state(0),
      I3 => rx_state(1),
      O => \FSM_sequential_rx_state[1]_i_1_n_0\
    );
\FSM_sequential_rx_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(0),
      I2 => rx_state(1),
      I3 => rx_state(3),
      O => \FSM_sequential_rx_state[2]_i_1_n_0\
    );
\FSM_sequential_rx_state[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => wait_time_done,
      I1 => rx_state(1),
      I2 => rx_cdrlocked_reg,
      I3 => rx_state(2),
      I4 => init_wait_done_reg_n_0,
      O => \FSM_sequential_rx_state[3]_i_4_n_0\
    );
\FSM_sequential_rx_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_7_n_0\,
      I1 => wait_time_cnt_reg(1),
      I2 => wait_time_cnt_reg(0),
      I3 => wait_time_cnt_reg(3),
      I4 => wait_time_cnt_reg(2),
      I5 => \FSM_sequential_rx_state[3]_i_8_n_0\,
      O => wait_time_done
    );
\FSM_sequential_rx_state[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      I1 => wait_time_cnt_reg(13),
      I2 => wait_time_cnt_reg(10),
      I3 => wait_time_cnt_reg(11),
      I4 => wait_time_cnt_reg(15),
      I5 => wait_time_cnt_reg(14),
      O => \FSM_sequential_rx_state[3]_i_7_n_0\
    );
\FSM_sequential_rx_state[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      I1 => wait_time_cnt_reg(7),
      I2 => wait_time_cnt_reg(4),
      I3 => wait_time_cnt_reg(5),
      I4 => wait_time_cnt_reg(9),
      I5 => wait_time_cnt_reg(8),
      O => \FSM_sequential_rx_state[3]_i_8_n_0\
    );
\FSM_sequential_rx_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => sync_RXRESETDONE_cdc_sync_n_0,
      D => \FSM_sequential_rx_state[0]_i_1_n_0\,
      Q => rx_state(0),
      R => rxfsm_soft_reset_r
    );
\FSM_sequential_rx_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => sync_RXRESETDONE_cdc_sync_n_0,
      D => \FSM_sequential_rx_state[1]_i_1_n_0\,
      Q => rx_state(1),
      R => rxfsm_soft_reset_r
    );
\FSM_sequential_rx_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => sync_RXRESETDONE_cdc_sync_n_0,
      D => \FSM_sequential_rx_state[2]_i_1_n_0\,
      Q => rx_state(2),
      R => rxfsm_soft_reset_r
    );
\FSM_sequential_rx_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => sync_RXRESETDONE_cdc_sync_n_0,
      D => sync_time_out_wait_bypass_cdc_sync_n_0,
      Q => rx_state(3),
      R => rxfsm_soft_reset_r
    );
RXUSERRDY_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RXUSERRDY_i_2_n_0,
      I1 => rxfsm_soft_reset_r,
      O => RXUSERRDY_i_1_n_0
    );
RXUSERRDY_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF500008000"
    )
        port map (
      I0 => rx_state(0),
      I1 => gt_txuserrdy_i,
      I2 => rx_state(2),
      I3 => rx_state(1),
      I4 => rx_state(3),
      I5 => \^gt_rxuserrdy_i\,
      O => RXUSERRDY_i_2_n_0
    );
RXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => RXUSERRDY_i_1_n_0,
      Q => \^gt_rxuserrdy_i\,
      R => '0'
    );
gtrxreset_cdc_sync: entity work.\st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized10\
     port map (
      SR(0) => SR(0),
      \out\ => gtrxreset_s,
      user_clk => user_clk
    );
gtrxreset_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAA8BA"
    )
        port map (
      I0 => \^gtrxreset_i\,
      I1 => rx_state(3),
      I2 => rx_state(0),
      I3 => rx_state(2),
      I4 => rx_state(1),
      I5 => rxfsm_soft_reset_r,
      O => gtrxreset_i_i_1_n_0
    );
gtrxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => gtrxreset_i_i_1_n_0,
      Q => \^gtrxreset_i\,
      R => '0'
    );
\init_wait_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      O => \p_0_in__2\(0)
    );
\init_wait_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      O => \p_0_in__2\(1)
    );
\init_wait_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(2),
      O => \p_0_in__2\(2)
    );
\init_wait_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(3),
      O => \p_0_in__2\(3)
    );
\init_wait_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \init_wait_count_reg__0\(3),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(2),
      I4 => \init_wait_count_reg__0\(4),
      O => \p_0_in__2\(4)
    );
\init_wait_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(3),
      I5 => \init_wait_count_reg__0\(5),
      O => \p_0_in__2\(5)
    );
\init_wait_count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \init_wait_count[7]_i_4__0_n_0\,
      I1 => \init_wait_count_reg__0\(6),
      O => \p_0_in__2\(6)
    );
\init_wait_count[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count[7]_i_3__0_n_0\,
      I3 => \init_wait_count_reg__0\(0),
      O => init_wait_count
    );
\init_wait_count[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C6"
    )
        port map (
      I0 => \init_wait_count_reg__0\(6),
      I1 => \init_wait_count_reg__0\(7),
      I2 => \init_wait_count[7]_i_4__0_n_0\,
      O => \p_0_in__2\(7)
    );
\init_wait_count[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => \init_wait_count_reg__0\(3),
      I1 => \init_wait_count_reg__0\(4),
      I2 => \init_wait_count_reg__0\(7),
      I3 => \init_wait_count_reg__0\(6),
      I4 => \init_wait_count_reg__0\(5),
      O => \init_wait_count[7]_i_3__0_n_0\
    );
\init_wait_count[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(3),
      I5 => \init_wait_count_reg__0\(5),
      O => \init_wait_count[7]_i_4__0_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => rxfsm_soft_reset_r,
      D => \p_0_in__2\(0),
      Q => \init_wait_count_reg__0\(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => rxfsm_soft_reset_r,
      D => \p_0_in__2\(1),
      Q => \init_wait_count_reg__0\(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => rxfsm_soft_reset_r,
      D => \p_0_in__2\(2),
      Q => \init_wait_count_reg__0\(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => rxfsm_soft_reset_r,
      D => \p_0_in__2\(3),
      Q => \init_wait_count_reg__0\(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => rxfsm_soft_reset_r,
      D => \p_0_in__2\(4),
      Q => \init_wait_count_reg__0\(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => rxfsm_soft_reset_r,
      D => \p_0_in__2\(5),
      Q => \init_wait_count_reg__0\(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => rxfsm_soft_reset_r,
      D => \p_0_in__2\(6),
      Q => \init_wait_count_reg__0\(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => rxfsm_soft_reset_r,
      D => \p_0_in__2\(7),
      Q => \init_wait_count_reg__0\(7)
    );
\init_wait_done_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => \init_wait_count_reg__0\(7),
      I1 => \init_wait_count_reg__0\(6),
      I2 => \init_wait_done_i_2__0_n_0\,
      I3 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__0_n_0\
    );
\init_wait_done_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \init_wait_count_reg__0\(3),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(5),
      I5 => \init_wait_count_reg__0\(4),
      O => \init_wait_done_i_2__0_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      CLR => rxfsm_soft_reset_r,
      D => \init_wait_done_i_1__0_n_0\,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__3\(0)
    );
\mmcm_lock_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__3\(1)
    );
\mmcm_lock_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(1),
      I1 => \mmcm_lock_count_reg__0\(0),
      I2 => \mmcm_lock_count_reg__0\(2),
      O => \p_0_in__3\(2)
    );
\mmcm_lock_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(2),
      I1 => \mmcm_lock_count_reg__0\(0),
      I2 => \mmcm_lock_count_reg__0\(1),
      I3 => \mmcm_lock_count_reg__0\(3),
      O => \p_0_in__3\(3)
    );
\mmcm_lock_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(3),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(2),
      I4 => \mmcm_lock_count_reg__0\(4),
      O => \p_0_in__3\(4)
    );
\mmcm_lock_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(1),
      I4 => \mmcm_lock_count_reg__0\(3),
      I5 => \mmcm_lock_count_reg__0\(5),
      O => \p_0_in__3\(5)
    );
\mmcm_lock_count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mmcm_lock_count[9]_i_4__0_n_0\,
      I1 => \mmcm_lock_count_reg__0\(6),
      O => \p_0_in__3\(6)
    );
\mmcm_lock_count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count[9]_i_4__0_n_0\,
      I2 => \mmcm_lock_count_reg__0\(7),
      O => \p_0_in__3\(7)
    );
\mmcm_lock_count[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(7),
      I1 => \mmcm_lock_count[9]_i_4__0_n_0\,
      I2 => \mmcm_lock_count_reg__0\(6),
      I3 => \mmcm_lock_count_reg__0\(8),
      O => \p_0_in__3\(8)
    );
\mmcm_lock_count[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(7),
      I1 => \mmcm_lock_count[9]_i_4__0_n_0\,
      I2 => \mmcm_lock_count_reg__0\(6),
      I3 => \mmcm_lock_count_reg__0\(8),
      I4 => \mmcm_lock_count_reg__0\(9),
      O => \mmcm_lock_count[9]_i_2__0_n_0\
    );
\mmcm_lock_count[9]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(8),
      I1 => \mmcm_lock_count_reg__0\(6),
      I2 => \mmcm_lock_count[9]_i_4__0_n_0\,
      I3 => \mmcm_lock_count_reg__0\(7),
      I4 => \mmcm_lock_count_reg__0\(9),
      O => \p_0_in__3\(9)
    );
\mmcm_lock_count[9]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(1),
      I4 => \mmcm_lock_count_reg__0\(3),
      I5 => \mmcm_lock_count_reg__0\(5),
      O => \mmcm_lock_count[9]_i_4__0_n_0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2__0_n_0\,
      D => \p_0_in__3\(0),
      Q => \mmcm_lock_count_reg__0\(0),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_1
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2__0_n_0\,
      D => \p_0_in__3\(1),
      Q => \mmcm_lock_count_reg__0\(1),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_1
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2__0_n_0\,
      D => \p_0_in__3\(2),
      Q => \mmcm_lock_count_reg__0\(2),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_1
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2__0_n_0\,
      D => \p_0_in__3\(3),
      Q => \mmcm_lock_count_reg__0\(3),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_1
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2__0_n_0\,
      D => \p_0_in__3\(4),
      Q => \mmcm_lock_count_reg__0\(4),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_1
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2__0_n_0\,
      D => \p_0_in__3\(5),
      Q => \mmcm_lock_count_reg__0\(5),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_1
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2__0_n_0\,
      D => \p_0_in__3\(6),
      Q => \mmcm_lock_count_reg__0\(6),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_1
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2__0_n_0\,
      D => \p_0_in__3\(7),
      Q => \mmcm_lock_count_reg__0\(7),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_1
    );
\mmcm_lock_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2__0_n_0\,
      D => \p_0_in__3\(8),
      Q => \mmcm_lock_count_reg__0\(8),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_1
    );
\mmcm_lock_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2__0_n_0\,
      D => \p_0_in__3\(9),
      Q => \mmcm_lock_count_reg__0\(9),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_1
    );
mmcm_lock_reclocked_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => \mmcm_lock_reclocked_i_2__0_n_0\,
      I2 => mmcm_lock_i,
      O => mmcm_lock_reclocked_i_1_n_0
    );
\mmcm_lock_reclocked_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(9),
      I1 => \mmcm_lock_count_reg__0\(8),
      I2 => \mmcm_lock_count_reg__0\(6),
      I3 => \mmcm_lock_count[9]_i_4__0_n_0\,
      I4 => \mmcm_lock_count_reg__0\(7),
      O => \mmcm_lock_reclocked_i_2__0_n_0\
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => mmcm_lock_reclocked_i_1_n_0,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
\run_phase_alignment_int_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAABAAA2"
    )
        port map (
      I0 => run_phase_alignment_int_reg_n_0,
      I1 => rx_state(0),
      I2 => rx_state(2),
      I3 => rx_state(1),
      I4 => rx_state(3),
      I5 => rxfsm_soft_reset_r,
      O => \run_phase_alignment_int_i_1__0_n_0\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \run_phase_alignment_int_i_1__0_n_0\,
      Q => run_phase_alignment_int_reg_n_0,
      R => '0'
    );
rxpmaresetdone_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => gtrxreset_s,
      D => rxpmaresetdone_rx_s,
      Q => rxpmaresetdone_i
    );
rxpmaresetdone_rx_cdc_sync: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_5
     port map (
      \out\ => rxpmaresetdone_rx_s,
      user_clk => user_clk
    );
sync2_pmaresetdone_cdc_sync: entity work.\st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized11\
     port map (
      init_clk_in => init_clk_in,
      rxpmaresetdone_i => rxpmaresetdone_i,
      user_clk => user_clk
    );
sync2_txpmaresetdone_cdc_sync: entity work.\st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized12\
     port map (
      init_clk_in => init_clk_in,
      txpmaresetdone_i => txpmaresetdone_i,
      user_clk => user_clk
    );
sync_RXRESETDONE_cdc_sync: entity work.\st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized16\
     port map (
      E(0) => sync_RXRESETDONE_cdc_sync_n_0,
      \FSM_sequential_rx_state_reg[1]\ => \FSM_sequential_rx_state[3]_i_4_n_0\,
      gt_rxuserrdy_i => \^gt_rxuserrdy_i\,
      init_clk_in => init_clk_in,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      \out\(3 downto 0) => rx_state(3 downto 0),
      s_level_out_d3_reg_0 => pll0lock_sync,
      user_clk => user_clk
    );
sync_mmcm_lock_reclocked_cdc_sync: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_6
     port map (
      SR(0) => sync_mmcm_lock_reclocked_cdc_sync_n_1,
      init_clk_in => init_clk_in,
      \out\ => mmcm_lock_i
    );
sync_pll0lock_cdc_sync: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_7
     port map (
      init_clk_in => init_clk_in,
      \out\ => pll0lock_sync,
      quad1_common_lock_in => quad1_common_lock_in
    );
sync_pll1lock_cdc_sync: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_8
     port map (
      init_clk_in => init_clk_in
    );
sync_run_phase_alignment_int_cdc_sync: entity work.\st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized13\
     port map (
      in0 => sync_run_phase_alignment_int_cdc_sync_n_0,
      init_clk_in => init_clk_in,
      run_phase_alignment_int_reg => run_phase_alignment_int_reg_n_0,
      user_clk => user_clk,
      \wait_bypass_count_reg[0]\ => sync_run_phase_alignment_int_cdc_sync_n_1
    );
sync_rx_fsm_reset_done_int_cdc_sync: entity work.\st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized14\
     port map (
      in0 => sync_rx_fsm_reset_done_int_cdc_sync_n_0,
      init_clk_in => init_clk_in,
      user_clk => user_clk,
      \wait_bypass_count_reg[0]\ => sync_rx_fsm_reset_done_int_cdc_sync_n_1,
      \wait_bypass_count_reg[1]\ => \time_out_wait_bypass_i_2__0_n_0\
    );
sync_time_out_wait_bypass_cdc_sync: entity work.\st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized15\
     port map (
      D(0) => sync_time_out_wait_bypass_cdc_sync_n_0,
      init_clk_in => init_clk_in,
      \out\(3 downto 0) => rx_state(3 downto 0),
      time_out_wait_bypass_reg => time_out_wait_bypass_reg_n_0,
      user_clk => user_clk
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => sync_rx_fsm_reset_done_int_cdc_sync_n_0,
      I2 => \time_out_wait_bypass_i_2__0_n_0\,
      I3 => sync_run_phase_alignment_int_cdc_sync_n_0,
      O => time_out_wait_bypass_i_1_n_0
    );
\time_out_wait_bypass_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \time_out_wait_bypass_i_3__0_n_0\,
      I1 => wait_bypass_count_reg(1),
      I2 => wait_bypass_count_reg(8),
      I3 => wait_bypass_count_reg(0),
      I4 => \time_out_wait_bypass_i_4__0_n_0\,
      O => \time_out_wait_bypass_i_2__0_n_0\
    );
\time_out_wait_bypass_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(3),
      I1 => wait_bypass_count_reg(5),
      I2 => wait_bypass_count_reg(9),
      I3 => wait_bypass_count_reg(7),
      O => \time_out_wait_bypass_i_3__0_n_0\
    );
\time_out_wait_bypass_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => wait_bypass_count_reg(2),
      I1 => wait_bypass_count_reg(12),
      I2 => wait_bypass_count_reg(4),
      I3 => wait_bypass_count_reg(10),
      I4 => wait_bypass_count_reg(6),
      I5 => wait_bypass_count_reg(11),
      O => \time_out_wait_bypass_i_4__0_n_0\
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => time_out_wait_bypass_i_1_n_0,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
txpmaresetdone_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      CLR => gtrxreset_s,
      D => '1',
      Q => txpmaresetdone_i
    );
\wait_bypass_count[0]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_7__0_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => sync_rx_fsm_reset_done_int_cdc_sync_n_1,
      D => \wait_bypass_count_reg[0]_i_3__0_n_7\,
      Q => wait_bypass_count_reg(0),
      R => sync_run_phase_alignment_int_cdc_sync_n_1
    );
\wait_bypass_count_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3__0_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3__0_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3__0_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3__0_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3__0_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3__0_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3__0_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_7__0_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => sync_rx_fsm_reset_done_int_cdc_sync_n_1,
      D => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(10),
      R => sync_run_phase_alignment_int_cdc_sync_n_1
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => sync_rx_fsm_reset_done_int_cdc_sync_n_1,
      D => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(11),
      R => sync_run_phase_alignment_int_cdc_sync_n_1
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => sync_rx_fsm_reset_done_int_cdc_sync_n_1,
      D => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(12),
      R => sync_run_phase_alignment_int_cdc_sync_n_1
    );
\wait_bypass_count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(12)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => sync_rx_fsm_reset_done_int_cdc_sync_n_1,
      D => \wait_bypass_count_reg[0]_i_3__0_n_6\,
      Q => wait_bypass_count_reg(1),
      R => sync_run_phase_alignment_int_cdc_sync_n_1
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => sync_rx_fsm_reset_done_int_cdc_sync_n_1,
      D => \wait_bypass_count_reg[0]_i_3__0_n_5\,
      Q => wait_bypass_count_reg(2),
      R => sync_run_phase_alignment_int_cdc_sync_n_1
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => sync_rx_fsm_reset_done_int_cdc_sync_n_1,
      D => \wait_bypass_count_reg[0]_i_3__0_n_4\,
      Q => wait_bypass_count_reg(3),
      R => sync_run_phase_alignment_int_cdc_sync_n_1
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => sync_rx_fsm_reset_done_int_cdc_sync_n_1,
      D => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(4),
      R => sync_run_phase_alignment_int_cdc_sync_n_1
    );
\wait_bypass_count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3__0_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => sync_rx_fsm_reset_done_int_cdc_sync_n_1,
      D => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(5),
      R => sync_run_phase_alignment_int_cdc_sync_n_1
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => sync_rx_fsm_reset_done_int_cdc_sync_n_1,
      D => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(6),
      R => sync_run_phase_alignment_int_cdc_sync_n_1
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => sync_rx_fsm_reset_done_int_cdc_sync_n_1,
      D => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(7),
      R => sync_run_phase_alignment_int_cdc_sync_n_1
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => sync_rx_fsm_reset_done_int_cdc_sync_n_1,
      D => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(8),
      R => sync_run_phase_alignment_int_cdc_sync_n_1
    );
\wait_bypass_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => sync_rx_fsm_reset_done_int_cdc_sync_n_1,
      D => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(9),
      R => sync_run_phase_alignment_int_cdc_sync_n_1
    );
\wait_time_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(1),
      I2 => rx_state(0),
      O => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      I1 => wait_time_cnt_reg(0),
      I2 => wait_time_cnt_reg(3),
      I3 => wait_time_cnt_reg(2),
      I4 => \wait_time_cnt[0]_i_4__0_n_0\,
      I5 => \wait_time_cnt[0]_i_5__0_n_0\,
      O => \wait_time_cnt[0]_i_2__0_n_0\
    );
\wait_time_cnt[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      I1 => wait_time_cnt_reg(15),
      I2 => wait_time_cnt_reg(12),
      I3 => wait_time_cnt_reg(13),
      I4 => wait_time_cnt_reg(11),
      I5 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[0]_i_4__0_n_0\
    );
\wait_time_cnt[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      I1 => wait_time_cnt_reg(9),
      I2 => wait_time_cnt_reg(6),
      I3 => wait_time_cnt_reg(7),
      I4 => wait_time_cnt_reg(5),
      I5 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[0]_i_5__0_n_0\
    );
\wait_time_cnt[0]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_6__0_n_0\
    );
\wait_time_cnt[0]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_7__0_n_0\
    );
\wait_time_cnt[0]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_8__0_n_0\
    );
\wait_time_cnt[0]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_9__0_n_0\
    );
\wait_time_cnt[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2__0_n_0\
    );
\wait_time_cnt[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3__0_n_0\
    );
\wait_time_cnt[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4__0_n_0\
    );
\wait_time_cnt[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5__0_n_0\
    );
\wait_time_cnt[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2__0_n_0\
    );
\wait_time_cnt[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3__0_n_0\
    );
\wait_time_cnt[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4__0_n_0\
    );
\wait_time_cnt[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5__0_n_0\
    );
\wait_time_cnt[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2__0_n_0\
    );
\wait_time_cnt[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3__0_n_0\
    );
\wait_time_cnt[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4__0_n_0\
    );
\wait_time_cnt[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5__0_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3__0_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3__0_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3__0_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3__0_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3__0_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3__0_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3__0_n_7\,
      S(3) => \wait_time_cnt[0]_i_6__0_n_0\,
      S(2) => \wait_time_cnt[0]_i_7__0_n_0\,
      S(1) => \wait_time_cnt[0]_i_8__0_n_0\,
      S(0) => \wait_time_cnt[0]_i_9__0_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(10),
      S => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1__0_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[12]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[12]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[12]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[12]_i_5__0_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_6\,
      Q => wait_time_cnt_reg(1),
      S => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_4\,
      Q => wait_time_cnt_reg(3),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(4),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3__0_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1__0_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[4]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[4]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[4]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[4]_i_5__0_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(5),
      S => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(8),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
\wait_time_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1__0_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1__0_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[8]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[8]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[8]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[8]_i_5__0_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(9),
      R => \wait_time_cnt[0]_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_tx_startup_fsm is
  port (
    tx_resetdone_out : out STD_LOGIC;
    gt_tx_reset_i : out STD_LOGIC;
    gt_common_reset_out : out STD_LOGIC;
    gt_txuserrdy_i : out STD_LOGIC;
    tx_lock : out STD_LOGIC;
    gt_txresetdone_r2_reg : out STD_LOGIC;
    quad1_common_lock_in : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    txfsm_txresetdone_r : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pll_not_locked : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_tx_startup_fsm : entity is "aurora_8b10b_gtp_tx_startup_fsm";
end st_lc_fpga_top_0_aurora_8b10b_gtp_tx_startup_fsm;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_tx_startup_fsm is
  signal \FSM_sequential_tx_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_9_n_0\ : STD_LOGIC;
  signal MMCM_RESET_i_1_n_0 : STD_LOGIC;
  signal PLL0_RESET_i_1_n_0 : STD_LOGIC;
  signal TXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \^gt_common_reset_out\ : STD_LOGIC;
  signal \^gt_tx_reset_i\ : STD_LOGIC;
  signal \^gt_txuserrdy_i\ : STD_LOGIC;
  signal gttxreset_i_i_1_n_0 : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \init_wait_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal init_wait_done_i_1_n_0 : STD_LOGIC;
  signal init_wait_done_i_2_n_0 : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[9]_i_2_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count[9]_i_4_n_0\ : STD_LOGIC;
  signal \mmcm_lock_count_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal mmcm_lock_i : STD_LOGIC;
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal mmcm_lock_reclocked_i_1_n_0 : STD_LOGIC;
  signal mmcm_reset_i : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal pll0lock_sync : STD_LOGIC;
  signal pll_reset_asserted_i_1_n_0 : STD_LOGIC;
  signal pll_reset_asserted_reg_n_0 : STD_LOGIC;
  signal reset_time_out : STD_LOGIC;
  signal run_phase_alignment_int : STD_LOGIC;
  signal run_phase_alignment_int_i_1_n_0 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sync_TXRESETDONE_cdc_sync_n_1 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_cdc_sync_n_1 : STD_LOGIC;
  signal sync_pll0lock_cdc_sync_n_1 : STD_LOGIC;
  signal sync_pll0lock_cdc_sync_n_2 : STD_LOGIC;
  signal sync_run_phase_alignment_int_cdc_sync_n_0 : STD_LOGIC;
  signal sync_time_out_wait_bypass_cdc_sync_n_0 : STD_LOGIC;
  signal sync_tx_fsm_reset_done_int_cdc_sync_n_1 : STD_LOGIC;
  signal sync_tx_fsm_reset_done_int_cdc_sync_n_3 : STD_LOGIC;
  signal time_out_2ms_i_1_n_0 : STD_LOGIC;
  signal time_out_2ms_i_2_n_0 : STD_LOGIC;
  signal time_out_2ms_i_3_n_0 : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_500us_i_1_n_0 : STD_LOGIC;
  signal time_out_500us_i_2_n_0 : STD_LOGIC;
  signal time_out_500us_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_6_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \time_out_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal time_out_wait_bypass : STD_LOGIC;
  signal time_out_wait_bypass_i_1_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_2_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_3_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_4_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_5_n_0 : STD_LOGIC;
  signal time_tlock_max_i_1_n_0 : STD_LOGIC;
  signal time_tlock_max_i_2_n_0 : STD_LOGIC;
  signal time_tlock_max_i_3_n_0 : STD_LOGIC;
  signal time_tlock_max_i_4_n_0 : STD_LOGIC;
  signal time_tlock_max_i_5_n_0 : STD_LOGIC;
  signal time_tlock_max_reg_n_0 : STD_LOGIC;
  signal tx_fsm_reset_done_int : STD_LOGIC;
  signal tx_fsm_reset_done_int_i_1_n_0 : STD_LOGIC;
  signal tx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of tx_state : signal is "yes";
  signal tx_state13_out : STD_LOGIC;
  signal txresetdone_s3 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_7_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal wait_time_done : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[1]_i_2\ : label is "soft_lutpair303";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_tx_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_tx_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_tx_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_tx_state_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_2\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \mmcm_lock_count[8]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \mmcm_lock_count[9]_i_3\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of mmcm_lock_reclocked_i_1 : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of mmcm_lock_reclocked_i_2 : label is "soft_lutpair297";
begin
  gt_common_reset_out <= \^gt_common_reset_out\;
  gt_tx_reset_i <= \^gt_tx_reset_i\;
  gt_txuserrdy_i <= \^gt_txuserrdy_i\;
\FSM_sequential_tx_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222220222220A0A"
    )
        port map (
      I0 => \FSM_sequential_tx_state[0]_i_2_n_0\,
      I1 => tx_state(3),
      I2 => tx_state(0),
      I3 => time_out_2ms_reg_n_0,
      I4 => tx_state(2),
      I5 => tx_state(1),
      O => \FSM_sequential_tx_state[0]_i_1_n_0\
    );
\FSM_sequential_tx_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B33BBBBBBBBBBBB"
    )
        port map (
      I0 => \FSM_sequential_tx_state[2]_i_2_n_0\,
      I1 => tx_state(0),
      I2 => reset_time_out,
      I3 => time_out_500us_reg_n_0,
      I4 => tx_state(1),
      I5 => tx_state(2),
      O => \FSM_sequential_tx_state[0]_i_2_n_0\
    );
\FSM_sequential_tx_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110444"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state13_out,
      I3 => tx_state(2),
      I4 => tx_state(1),
      O => \FSM_sequential_tx_state[1]_i_1_n_0\
    );
\FSM_sequential_tx_state[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => reset_time_out,
      I2 => time_tlock_max_reg_n_0,
      O => tx_state13_out
    );
\FSM_sequential_tx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111004055550040"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(1),
      I3 => time_out_2ms_reg_n_0,
      I4 => tx_state(2),
      I5 => \FSM_sequential_tx_state[2]_i_2_n_0\,
      O => \FSM_sequential_tx_state[2]_i_1_n_0\
    );
\FSM_sequential_tx_state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF02"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => reset_time_out,
      I2 => mmcm_lock_reclocked,
      I3 => tx_state(1),
      O => \FSM_sequential_tx_state[2]_i_2_n_0\
    );
\FSM_sequential_tx_state[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      I1 => wait_time_cnt_reg(7),
      I2 => wait_time_cnt_reg(4),
      I3 => wait_time_cnt_reg(5),
      I4 => wait_time_cnt_reg(9),
      I5 => wait_time_cnt_reg(8),
      O => \FSM_sequential_tx_state[3]_i_10_n_0\
    );
\FSM_sequential_tx_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_9_n_0\,
      I1 => wait_time_cnt_reg(1),
      I2 => wait_time_cnt_reg(0),
      I3 => wait_time_cnt_reg(3),
      I4 => wait_time_cnt_reg(2),
      I5 => \FSM_sequential_tx_state[3]_i_10_n_0\,
      O => wait_time_done
    );
\FSM_sequential_tx_state[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      O => \FSM_sequential_tx_state[3]_i_5_n_0\
    );
\FSM_sequential_tx_state[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => tx_state(0),
      I1 => reset_time_out,
      I2 => time_out_500us_reg_n_0,
      O => \FSM_sequential_tx_state[3]_i_6_n_0\
    );
\FSM_sequential_tx_state[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      I1 => wait_time_cnt_reg(13),
      I2 => wait_time_cnt_reg(10),
      I3 => wait_time_cnt_reg(11),
      I4 => wait_time_cnt_reg(15),
      I5 => wait_time_cnt_reg(14),
      O => \FSM_sequential_tx_state[3]_i_9_n_0\
    );
\FSM_sequential_tx_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => sync_pll0lock_cdc_sync_n_2,
      D => \FSM_sequential_tx_state[0]_i_1_n_0\,
      Q => tx_state(0),
      R => AR(0)
    );
\FSM_sequential_tx_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => sync_pll0lock_cdc_sync_n_2,
      D => \FSM_sequential_tx_state[1]_i_1_n_0\,
      Q => tx_state(1),
      R => AR(0)
    );
\FSM_sequential_tx_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => sync_pll0lock_cdc_sync_n_2,
      D => \FSM_sequential_tx_state[2]_i_1_n_0\,
      Q => tx_state(2),
      R => AR(0)
    );
\FSM_sequential_tx_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => sync_pll0lock_cdc_sync_n_2,
      D => sync_time_out_wait_bypass_cdc_sync_n_0,
      Q => tx_state(3),
      R => AR(0)
    );
MMCM_RESET_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70004"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(0),
      I2 => tx_state(3),
      I3 => tx_state(1),
      I4 => mmcm_reset_i,
      O => MMCM_RESET_i_1_n_0
    );
MMCM_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => MMCM_RESET_i_1_n_0,
      Q => mmcm_reset_i,
      R => AR(0)
    );
PLL0_RESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFF00000100"
    )
        port map (
      I0 => pll_reset_asserted_reg_n_0,
      I1 => tx_state(3),
      I2 => tx_state(2),
      I3 => tx_state(0),
      I4 => tx_state(1),
      I5 => \^gt_common_reset_out\,
      O => PLL0_RESET_i_1_n_0
    );
PLL0_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => PLL0_RESET_i_1_n_0,
      Q => \^gt_common_reset_out\,
      R => AR(0)
    );
TXUSERRDY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB4000"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(1),
      I3 => tx_state(2),
      I4 => \^gt_txuserrdy_i\,
      O => TXUSERRDY_i_1_n_0
    );
TXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => TXUSERRDY_i_1_n_0,
      Q => \^gt_txuserrdy_i\,
      R => AR(0)
    );
gttxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0004"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(0),
      I2 => tx_state(3),
      I3 => tx_state(1),
      I4 => \^gt_tx_reset_i\,
      O => gttxreset_i_i_1_n_0
    );
gttxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => gttxreset_i_i_1_n_0,
      Q => \^gt_tx_reset_i\,
      R => AR(0)
    );
\init_wait_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\init_wait_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\init_wait_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\init_wait_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\init_wait_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \init_wait_count_reg__0\(3),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(2),
      I4 => \init_wait_count_reg__0\(4),
      O => \p_0_in__0\(4)
    );
\init_wait_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(3),
      I5 => \init_wait_count_reg__0\(5),
      O => \p_0_in__0\(5)
    );
\init_wait_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \init_wait_count[7]_i_4_n_0\,
      I1 => \init_wait_count_reg__0\(6),
      O => \p_0_in__0\(6)
    );
\init_wait_count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count[7]_i_3_n_0\,
      I3 => \init_wait_count_reg__0\(0),
      O => init_wait_count
    );
\init_wait_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C6"
    )
        port map (
      I0 => \init_wait_count_reg__0\(6),
      I1 => \init_wait_count_reg__0\(7),
      I2 => \init_wait_count[7]_i_4_n_0\,
      O => \p_0_in__0\(7)
    );
\init_wait_count[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => \init_wait_count_reg__0\(3),
      I1 => \init_wait_count_reg__0\(4),
      I2 => \init_wait_count_reg__0\(7),
      I3 => \init_wait_count_reg__0\(6),
      I4 => \init_wait_count_reg__0\(5),
      O => \init_wait_count[7]_i_3_n_0\
    );
\init_wait_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(3),
      I5 => \init_wait_count_reg__0\(5),
      O => \init_wait_count[7]_i_4_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => AR(0),
      D => \p_0_in__0\(0),
      Q => \init_wait_count_reg__0\(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => AR(0),
      D => \p_0_in__0\(1),
      Q => \init_wait_count_reg__0\(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => AR(0),
      D => \p_0_in__0\(2),
      Q => \init_wait_count_reg__0\(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => AR(0),
      D => \p_0_in__0\(3),
      Q => \init_wait_count_reg__0\(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => AR(0),
      D => \p_0_in__0\(4),
      Q => \init_wait_count_reg__0\(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => AR(0),
      D => \p_0_in__0\(5),
      Q => \init_wait_count_reg__0\(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => AR(0),
      D => \p_0_in__0\(6),
      Q => \init_wait_count_reg__0\(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => init_wait_count,
      CLR => AR(0),
      D => \p_0_in__0\(7),
      Q => \init_wait_count_reg__0\(7)
    );
init_wait_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => \init_wait_count_reg__0\(7),
      I1 => \init_wait_count_reg__0\(6),
      I2 => init_wait_done_i_2_n_0,
      I3 => init_wait_done_reg_n_0,
      O => init_wait_done_i_1_n_0
    );
init_wait_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \init_wait_count_reg__0\(3),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(5),
      I5 => \init_wait_count_reg__0\(4),
      O => init_wait_done_i_2_n_0
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      CLR => AR(0),
      D => init_wait_done_i_1_n_0,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__1\(0)
    );
\mmcm_lock_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__1\(1)
    );
\mmcm_lock_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(1),
      I1 => \mmcm_lock_count_reg__0\(0),
      I2 => \mmcm_lock_count_reg__0\(2),
      O => \p_0_in__1\(2)
    );
\mmcm_lock_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(2),
      I1 => \mmcm_lock_count_reg__0\(0),
      I2 => \mmcm_lock_count_reg__0\(1),
      I3 => \mmcm_lock_count_reg__0\(3),
      O => \p_0_in__1\(3)
    );
\mmcm_lock_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(3),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(2),
      I4 => \mmcm_lock_count_reg__0\(4),
      O => \p_0_in__1\(4)
    );
\mmcm_lock_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(1),
      I4 => \mmcm_lock_count_reg__0\(3),
      I5 => \mmcm_lock_count_reg__0\(5),
      O => \p_0_in__1\(5)
    );
\mmcm_lock_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mmcm_lock_count[9]_i_4_n_0\,
      I1 => \mmcm_lock_count_reg__0\(6),
      O => \p_0_in__1\(6)
    );
\mmcm_lock_count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count[9]_i_4_n_0\,
      I2 => \mmcm_lock_count_reg__0\(7),
      O => \p_0_in__1\(7)
    );
\mmcm_lock_count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(7),
      I1 => \mmcm_lock_count[9]_i_4_n_0\,
      I2 => \mmcm_lock_count_reg__0\(6),
      I3 => \mmcm_lock_count_reg__0\(8),
      O => \p_0_in__1\(8)
    );
\mmcm_lock_count[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(7),
      I1 => \mmcm_lock_count[9]_i_4_n_0\,
      I2 => \mmcm_lock_count_reg__0\(6),
      I3 => \mmcm_lock_count_reg__0\(8),
      I4 => \mmcm_lock_count_reg__0\(9),
      O => \mmcm_lock_count[9]_i_2_n_0\
    );
\mmcm_lock_count[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(8),
      I1 => \mmcm_lock_count_reg__0\(6),
      I2 => \mmcm_lock_count[9]_i_4_n_0\,
      I3 => \mmcm_lock_count_reg__0\(7),
      I4 => \mmcm_lock_count_reg__0\(9),
      O => \p_0_in__1\(9)
    );
\mmcm_lock_count[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(1),
      I4 => \mmcm_lock_count_reg__0\(3),
      I5 => \mmcm_lock_count_reg__0\(5),
      O => \mmcm_lock_count[9]_i_4_n_0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2_n_0\,
      D => \p_0_in__1\(0),
      Q => \mmcm_lock_count_reg__0\(0),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_1
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2_n_0\,
      D => \p_0_in__1\(1),
      Q => \mmcm_lock_count_reg__0\(1),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_1
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2_n_0\,
      D => \p_0_in__1\(2),
      Q => \mmcm_lock_count_reg__0\(2),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_1
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2_n_0\,
      D => \p_0_in__1\(3),
      Q => \mmcm_lock_count_reg__0\(3),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_1
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2_n_0\,
      D => \p_0_in__1\(4),
      Q => \mmcm_lock_count_reg__0\(4),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_1
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2_n_0\,
      D => \p_0_in__1\(5),
      Q => \mmcm_lock_count_reg__0\(5),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_1
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2_n_0\,
      D => \p_0_in__1\(6),
      Q => \mmcm_lock_count_reg__0\(6),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_1
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2_n_0\,
      D => \p_0_in__1\(7),
      Q => \mmcm_lock_count_reg__0\(7),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_1
    );
\mmcm_lock_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2_n_0\,
      D => \p_0_in__1\(8),
      Q => \mmcm_lock_count_reg__0\(8),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_1
    );
\mmcm_lock_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => \mmcm_lock_count[9]_i_2_n_0\,
      D => \p_0_in__1\(9),
      Q => \mmcm_lock_count_reg__0\(9),
      R => sync_mmcm_lock_reclocked_cdc_sync_n_1
    );
mmcm_lock_reclocked_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => p_0_in,
      I2 => mmcm_lock_i,
      O => mmcm_lock_reclocked_i_1_n_0
    );
mmcm_lock_reclocked_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \mmcm_lock_count_reg__0\(9),
      I1 => \mmcm_lock_count_reg__0\(8),
      I2 => \mmcm_lock_count_reg__0\(6),
      I3 => \mmcm_lock_count[9]_i_4_n_0\,
      I4 => \mmcm_lock_count_reg__0\(7),
      O => p_0_in
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => mmcm_lock_reclocked_i_1_n_0,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
pll_reset_asserted_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF00FF10"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(2),
      I2 => tx_state(0),
      I3 => pll_reset_asserted_reg_n_0,
      I4 => tx_state(1),
      O => pll_reset_asserted_i_1_n_0
    );
pll_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => pll_reset_asserted_i_1_n_0,
      Q => pll_reset_asserted_reg_n_0,
      R => AR(0)
    );
reset_time_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => sync_pll0lock_cdc_sync_n_1,
      Q => reset_time_out,
      R => AR(0)
    );
run_phase_alignment_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0002"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => tx_state(1),
      I4 => run_phase_alignment_int,
      O => run_phase_alignment_int_i_1_n_0
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => run_phase_alignment_int_i_1_n_0,
      Q => run_phase_alignment_int,
      R => AR(0)
    );
sync_TXRESETDONE_cdc_sync: entity work.\st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized9\
     port map (
      \FSM_sequential_tx_state_reg[0]\ => sync_TXRESETDONE_cdc_sync_n_1,
      in0 => txresetdone_s3,
      init_clk_in => init_clk_in,
      \out\(0) => tx_state(2),
      reset_time_out => reset_time_out,
      s_level_out_d3_reg_0 => pll0lock_sync,
      time_out_2ms_reg => time_out_2ms_reg_n_0,
      time_out_500us_reg => time_out_500us_reg_n_0,
      txfsm_txresetdone_r => txfsm_txresetdone_r,
      user_clk => user_clk
    );
sync_mmcm_lock_reclocked_cdc_sync: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_2
     port map (
      SR(0) => sync_mmcm_lock_reclocked_cdc_sync_n_1,
      init_clk_in => init_clk_in,
      \out\ => mmcm_lock_i,
      pll_not_locked => pll_not_locked
    );
sync_pll0lock_cdc_sync: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_3
     port map (
      E(0) => sync_pll0lock_cdc_sync_n_2,
      \FSM_sequential_tx_state_reg[1]\ => \FSM_sequential_tx_state[3]_i_5_n_0\,
      \FSM_sequential_tx_state_reg[3]\(3 downto 0) => tx_state(3 downto 0),
      in0 => txresetdone_s3,
      init_clk_in => init_clk_in,
      init_wait_done_reg => init_wait_done_reg_n_0,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      \out\ => pll0lock_sync,
      pll_reset_asserted_reg => pll_reset_asserted_reg_n_0,
      quad1_common_lock_in => quad1_common_lock_in,
      reset_time_out => reset_time_out,
      reset_time_out_reg => sync_pll0lock_cdc_sync_n_1,
      reset_time_out_reg_0 => sync_TXRESETDONE_cdc_sync_n_1,
      time_tlock_max_reg => time_tlock_max_reg_n_0,
      wait_time_done => wait_time_done
    );
sync_pll1lock_cdc_sync: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_4
     port map (
      init_clk_in => init_clk_in
    );
sync_run_phase_alignment_int_cdc_sync: entity work.\st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized6\
     port map (
      clear => clear,
      in0 => sync_run_phase_alignment_int_cdc_sync_n_0,
      init_clk_in => init_clk_in,
      run_phase_alignment_int => run_phase_alignment_int,
      user_clk => user_clk
    );
sync_time_out_wait_bypass_cdc_sync: entity work.\st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized8\
     port map (
      D(0) => sync_time_out_wait_bypass_cdc_sync_n_0,
      \FSM_sequential_tx_state_reg[0]\ => \FSM_sequential_tx_state[3]_i_6_n_0\,
      init_clk_in => init_clk_in,
      \out\(2 downto 0) => tx_state(3 downto 1),
      time_out_wait_bypass => time_out_wait_bypass,
      user_clk => user_clk
    );
sync_tx_fsm_reset_done_int_cdc_sync: entity work.\st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized7\
     port map (
      gt_txresetdone_r2_reg => gt_txresetdone_r2_reg,
      in0 => sync_tx_fsm_reset_done_int_cdc_sync_n_1,
      init_clk_in => init_clk_in,
      tx_fsm_reset_done_int => tx_fsm_reset_done_int,
      tx_resetdone_out => tx_resetdone_out,
      user_clk => user_clk,
      \wait_bypass_count_reg[0]\ => sync_tx_fsm_reset_done_int_cdc_sync_n_3,
      \wait_bypass_count_reg[4]\ => time_out_wait_bypass_i_2_n_0
    );
time_out_2ms_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => time_out_2ms_i_2_n_0,
      I2 => time_out_2ms_i_3_n_0,
      I3 => reset_time_out,
      O => time_out_2ms_i_1_n_0
    );
time_out_2ms_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(17),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(13),
      I4 => time_tlock_max_i_3_n_0,
      O => time_out_2ms_i_2_n_0
    );
time_out_2ms_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(15),
      I3 => time_tlock_max_i_2_n_0,
      O => time_out_2ms_i_3_n_0
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => time_out_2ms_i_1_n_0,
      Q => time_out_2ms_reg_n_0,
      R => '0'
    );
time_out_500us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAEA"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => time_out_500us_i_2_n_0,
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(4),
      I4 => time_out_2ms_i_3_n_0,
      I5 => reset_time_out,
      O => time_out_500us_i_1_n_0
    );
time_out_500us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(17),
      I5 => time_out_counter_reg(16),
      O => time_out_500us_i_2_n_0
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => time_out_500us_i_1_n_0,
      Q => time_out_500us_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(13),
      I2 => time_out_2ms_i_3_n_0,
      I3 => time_out_counter_reg(16),
      I4 => time_out_counter_reg(17),
      I5 => time_tlock_max_i_3_n_0,
      O => time_out_counter
    );
\time_out_counter[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_6_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out
    );
\time_out_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_6_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out
    );
\time_out_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out
    );
\time_out_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1_n_0\,
      CO(3 downto 1) => \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \time_out_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \time_out_counter_reg[16]_i_1_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => time_out_counter_reg(17 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out
    );
\time_out_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out
    );
\time_out_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass,
      I1 => sync_tx_fsm_reset_done_int_cdc_sync_n_1,
      I2 => time_out_wait_bypass_i_2_n_0,
      I3 => sync_run_phase_alignment_int_cdc_sync_n_0,
      O => time_out_wait_bypass_i_1_n_0
    );
time_out_wait_bypass_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => time_out_wait_bypass_i_3_n_0,
      I1 => time_out_wait_bypass_i_4_n_0,
      I2 => wait_bypass_count_reg(4),
      I3 => wait_bypass_count_reg(14),
      I4 => wait_bypass_count_reg(12),
      I5 => time_out_wait_bypass_i_5_n_0,
      O => time_out_wait_bypass_i_2_n_0
    );
time_out_wait_bypass_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => wait_bypass_count_reg(15),
      I1 => wait_bypass_count_reg(11),
      I2 => wait_bypass_count_reg(13),
      I3 => wait_bypass_count_reg(16),
      O => time_out_wait_bypass_i_3_n_0
    );
time_out_wait_bypass_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => wait_bypass_count_reg(2),
      I1 => wait_bypass_count_reg(9),
      I2 => wait_bypass_count_reg(6),
      I3 => wait_bypass_count_reg(8),
      O => time_out_wait_bypass_i_4_n_0
    );
time_out_wait_bypass_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => wait_bypass_count_reg(5),
      I1 => wait_bypass_count_reg(0),
      I2 => wait_bypass_count_reg(3),
      I3 => wait_bypass_count_reg(1),
      I4 => wait_bypass_count_reg(10),
      I5 => wait_bypass_count_reg(7),
      O => time_out_wait_bypass_i_5_n_0
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => time_out_wait_bypass_i_1_n_0,
      Q => time_out_wait_bypass,
      R => '0'
    );
time_tlock_max_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AABAAAAA"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => time_tlock_max_i_2_n_0,
      I2 => time_out_counter_reg(2),
      I3 => time_tlock_max_i_3_n_0,
      I4 => time_tlock_max_i_4_n_0,
      I5 => reset_time_out,
      O => time_tlock_max_i_1_n_0
    );
time_tlock_max_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => time_tlock_max_i_5_n_0,
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(12),
      O => time_tlock_max_i_2_n_0
    );
time_tlock_max_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(10),
      O => time_tlock_max_i_3_n_0
    );
time_tlock_max_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(15),
      I2 => time_out_counter_reg(6),
      I3 => time_out_counter_reg(13),
      I4 => time_out_counter_reg(17),
      I5 => time_out_counter_reg(16),
      O => time_tlock_max_i_4_n_0
    );
time_tlock_max_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(8),
      O => time_tlock_max_i_5_n_0
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => time_tlock_max_i_1_n_0,
      Q => time_tlock_max_reg_n_0,
      R => '0'
    );
tx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => tx_state(1),
      I4 => tx_fsm_reset_done_int,
      O => tx_fsm_reset_done_int_i_1_n_0
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => tx_fsm_reset_done_int_i_1_n_0,
      Q => tx_fsm_reset_done_int,
      R => AR(0)
    );
tx_lock_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => quad1_common_lock_in,
      I1 => mmcm_reset_i,
      O => tx_lock
    );
\wait_bypass_count[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_7_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => sync_tx_fsm_reset_done_int_cdc_sync_n_3,
      D => \wait_bypass_count_reg[0]_i_3_n_7\,
      Q => wait_bypass_count_reg(0),
      R => clear
    );
\wait_bypass_count_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_7_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => sync_tx_fsm_reset_done_int_cdc_sync_n_3,
      D => \wait_bypass_count_reg[8]_i_1_n_5\,
      Q => wait_bypass_count_reg(10),
      R => clear
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => sync_tx_fsm_reset_done_int_cdc_sync_n_3,
      D => \wait_bypass_count_reg[8]_i_1_n_4\,
      Q => wait_bypass_count_reg(11),
      R => clear
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => sync_tx_fsm_reset_done_int_cdc_sync_n_3,
      D => \wait_bypass_count_reg[12]_i_1_n_7\,
      Q => wait_bypass_count_reg(12),
      R => clear
    );
\wait_bypass_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[12]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[12]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[12]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[12]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[12]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(15 downto 12)
    );
\wait_bypass_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => sync_tx_fsm_reset_done_int_cdc_sync_n_3,
      D => \wait_bypass_count_reg[12]_i_1_n_6\,
      Q => wait_bypass_count_reg(13),
      R => clear
    );
\wait_bypass_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => sync_tx_fsm_reset_done_int_cdc_sync_n_3,
      D => \wait_bypass_count_reg[12]_i_1_n_5\,
      Q => wait_bypass_count_reg(14),
      R => clear
    );
\wait_bypass_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => sync_tx_fsm_reset_done_int_cdc_sync_n_3,
      D => \wait_bypass_count_reg[12]_i_1_n_4\,
      Q => wait_bypass_count_reg(15),
      R => clear
    );
\wait_bypass_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => sync_tx_fsm_reset_done_int_cdc_sync_n_3,
      D => \wait_bypass_count_reg[16]_i_1_n_7\,
      Q => wait_bypass_count_reg(16),
      R => clear
    );
\wait_bypass_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(16)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => sync_tx_fsm_reset_done_int_cdc_sync_n_3,
      D => \wait_bypass_count_reg[0]_i_3_n_6\,
      Q => wait_bypass_count_reg(1),
      R => clear
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => sync_tx_fsm_reset_done_int_cdc_sync_n_3,
      D => \wait_bypass_count_reg[0]_i_3_n_5\,
      Q => wait_bypass_count_reg(2),
      R => clear
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => sync_tx_fsm_reset_done_int_cdc_sync_n_3,
      D => \wait_bypass_count_reg[0]_i_3_n_4\,
      Q => wait_bypass_count_reg(3),
      R => clear
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => sync_tx_fsm_reset_done_int_cdc_sync_n_3,
      D => \wait_bypass_count_reg[4]_i_1_n_7\,
      Q => wait_bypass_count_reg(4),
      R => clear
    );
\wait_bypass_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => sync_tx_fsm_reset_done_int_cdc_sync_n_3,
      D => \wait_bypass_count_reg[4]_i_1_n_6\,
      Q => wait_bypass_count_reg(5),
      R => clear
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => sync_tx_fsm_reset_done_int_cdc_sync_n_3,
      D => \wait_bypass_count_reg[4]_i_1_n_5\,
      Q => wait_bypass_count_reg(6),
      R => clear
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => sync_tx_fsm_reset_done_int_cdc_sync_n_3,
      D => \wait_bypass_count_reg[4]_i_1_n_4\,
      Q => wait_bypass_count_reg(7),
      R => clear
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => sync_tx_fsm_reset_done_int_cdc_sync_n_3,
      D => \wait_bypass_count_reg[8]_i_1_n_7\,
      Q => wait_bypass_count_reg(8),
      R => clear
    );
\wait_bypass_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => sync_tx_fsm_reset_done_int_cdc_sync_n_3,
      D => \wait_bypass_count_reg[8]_i_1_n_6\,
      Q => wait_bypass_count_reg(9),
      R => clear
    );
\wait_time_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"040C"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(0),
      I2 => tx_state(3),
      I3 => tx_state(1),
      O => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      I1 => wait_time_cnt_reg(0),
      I2 => wait_time_cnt_reg(3),
      I3 => wait_time_cnt_reg(2),
      I4 => \wait_time_cnt[0]_i_4_n_0\,
      I5 => \wait_time_cnt[0]_i_5_n_0\,
      O => sel
    );
\wait_time_cnt[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      I1 => wait_time_cnt_reg(15),
      I2 => wait_time_cnt_reg(12),
      I3 => wait_time_cnt_reg(13),
      I4 => wait_time_cnt_reg(11),
      I5 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[0]_i_4_n_0\
    );
\wait_time_cnt[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      I1 => wait_time_cnt_reg(9),
      I2 => wait_time_cnt_reg(6),
      I3 => wait_time_cnt_reg(7),
      I4 => wait_time_cnt_reg(5),
      I5 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[0]_i_5_n_0\
    );
\wait_time_cnt[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_6_n_0\
    );
\wait_time_cnt[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_7_n_0\
    );
\wait_time_cnt[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_8_n_0\
    );
\wait_time_cnt[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_9_n_0\
    );
\wait_time_cnt[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2_n_0\
    );
\wait_time_cnt[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3_n_0\
    );
\wait_time_cnt[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4_n_0\
    );
\wait_time_cnt[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5_n_0\
    );
\wait_time_cnt[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2_n_0\
    );
\wait_time_cnt[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3_n_0\
    );
\wait_time_cnt[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4_n_0\
    );
\wait_time_cnt[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5_n_0\
    );
\wait_time_cnt[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2_n_0\
    );
\wait_time_cnt[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3_n_0\
    );
\wait_time_cnt[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4_n_0\
    );
\wait_time_cnt[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3_n_7\,
      S(3) => \wait_time_cnt[0]_i_6_n_0\,
      S(2) => \wait_time_cnt[0]_i_7_n_0\,
      S(1) => \wait_time_cnt[0]_i_8_n_0\,
      S(0) => \wait_time_cnt[0]_i_9_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_5\,
      Q => wait_time_cnt_reg(10),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1_n_7\,
      S(3) => \wait_time_cnt[12]_i_2_n_0\,
      S(2) => \wait_time_cnt[12]_i_3_n_0\,
      S(1) => \wait_time_cnt[12]_i_4_n_0\,
      S(0) => \wait_time_cnt[12]_i_5_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_6\,
      Q => wait_time_cnt_reg(1),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_4\,
      Q => wait_time_cnt_reg(3),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_7\,
      Q => wait_time_cnt_reg(4),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1_n_7\,
      S(3) => \wait_time_cnt[4]_i_2_n_0\,
      S(2) => \wait_time_cnt[4]_i_3_n_0\,
      S(1) => \wait_time_cnt[4]_i_4_n_0\,
      S(0) => \wait_time_cnt[4]_i_5_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_6\,
      Q => wait_time_cnt_reg(5),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_7\,
      Q => wait_time_cnt_reg(8),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1_n_7\,
      S(3) => \wait_time_cnt[8]_i_2_n_0\,
      S(2) => \wait_time_cnt[8]_i_3_n_0\,
      S(1) => \wait_time_cnt[8]_i_4_n_0\,
      S(0) => \wait_time_cnt[8]_i_5_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_6\,
      Q => wait_time_cnt_reg(9),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_clk_wiz_125m is
  port (
    clk_in1 : in STD_LOGIC;
    clk_out1 : out STD_LOGIC;
    clk_out2 : out STD_LOGIC;
    clk_out3 : out STD_LOGIC;
    locked : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_clk_wiz_125m : entity is "clk_wiz_125m";
end st_lc_fpga_top_0_clk_wiz_125m;

architecture STRUCTURE of st_lc_fpga_top_0_clk_wiz_125m is
begin
inst: entity work.st_lc_fpga_top_0_clk_wiz_125m_clk_wiz
     port map (
      clk_in1 => clk_in1,
      clk_out1 => clk_out1,
      clk_out2 => clk_out2,
      clk_out3 => clk_out3,
      locked => locked
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_uart_top is
  port (
    HP_UART_RX : out STD_LOGIC;
    tx_busy : out STD_LOGIC;
    \rx_frame_state_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_frame_state : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rx_frame_state_reg[4]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_frame_state_reg[0]\ : out STD_LOGIC;
    \rx_frame_state_reg[4]_0\ : out STD_LOGIC;
    \rx_data_length_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_cnt_reg[2]\ : out STD_LOGIC;
    soft_reset_cmd0 : out STD_LOGIC;
    \serial_tx_data_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \serial_tx_data_reg[2]_0\ : out STD_LOGIC;
    tx_frame_state : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \serial_tx_data_reg[3]\ : out STD_LOGIC;
    \serial_tx_data_reg[5]\ : out STD_LOGIC;
    \serial_tx_data_reg[7]\ : out STD_LOGIC;
    \tx_data_cnt_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \serial_tx_data_reg[2]_1\ : out STD_LOGIC;
    \tx_data_cnt_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_frame_state_reg[0]\ : out STD_LOGIC;
    \tx_frame_state_reg[3]\ : out STD_LOGIC;
    \serial_tx_data_reg[2]_2\ : out STD_LOGIC;
    \tx_frame_state_reg[3]_0\ : out STD_LOGIC;
    spi_flash_switch_reg : out STD_LOGIC;
    tx_valid_reg : out STD_LOGIC;
    rx_length_char_cnt_reg : out STD_LOGIC;
    tx_length_char_cnt_reg : out STD_LOGIC;
    clk_out3 : in STD_LOGIC;
    fpga_rst_reg : in STD_LOGIC;
    \rx_frame_state_reg[4]_1\ : in STD_LOGIC;
    \rx_frame_state_reg[0]_0\ : in STD_LOGIC;
    \rx_frame_state_reg[4]_2\ : in STD_LOGIC;
    \rx_frame_state_reg[3]\ : in STD_LOGIC;
    \rx_frame_state_reg[1]_0\ : in STD_LOGIC;
    \rx_frame_state_reg[2]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_cnt_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_length_char_cnt : in STD_LOGIC;
    \rx_txcmd_buffer_reg[4]\ : in STD_LOGIC;
    \rx_txcmd_buffer_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_data_cnt : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \tx_data_cnt_reg[4]\ : in STD_LOGIC;
    pll_not_locked_i_2dly : in STD_LOGIC;
    \tx_data_cnt_reg[3]_0\ : in STD_LOGIC;
    \tx_data_cnt_reg[3]_1\ : in STD_LOGIC;
    \tx_data_cnt_reg[1]_0\ : in STD_LOGIC;
    \tx_data_cnt_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tx_data_cnt_reg[4]_1\ : in STD_LOGIC;
    \tx_data_cnt_reg[3]_2\ : in STD_LOGIC;
    \tx_data_cnt_reg[1]_1\ : in STD_LOGIC;
    \tx_data_cnt_reg[4]_2\ : in STD_LOGIC;
    \tx_data_cnt_reg[2]\ : in STD_LOGIC;
    \tx_data_cnt_reg[3]_3\ : in STD_LOGIC;
    lane_up : in STD_LOGIC;
    \tx_data_cnt_reg[1]_2\ : in STD_LOGIC;
    \tx_data_cnt_reg[1]_3\ : in STD_LOGIC;
    \tx_data_cnt_reg[1]_4\ : in STD_LOGIC;
    link_reset_i_2dly_reg : in STD_LOGIC;
    \tx_data_cnt_reg[1]_5\ : in STD_LOGIC;
    soft_err : in STD_LOGIC;
    \tx_data_cnt_reg[1]_6\ : in STD_LOGIC;
    \tx_data_cnt_reg[4]_3\ : in STD_LOGIC;
    \tx_frame_state_reg[1]\ : in STD_LOGIC;
    \tx_frame_state_reg[4]\ : in STD_LOGIC;
    \tx_frame_state_reg[3]_1\ : in STD_LOGIC;
    \tx_frame_state_reg[2]\ : in STD_LOGIC;
    \tx_data_cnt_reg[0]\ : in STD_LOGIC;
    \tx_frame_state_reg[1]_0\ : in STD_LOGIC;
    \tx_frame_state_reg[0]_0\ : in STD_LOGIC;
    \a7_led_rx_dly_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fpga_led_reg : in STD_LOGIC;
    tx_length_char_cnt : in STD_LOGIC;
    tx_busy_reg : in STD_LOGIC;
    soft_reset_cmd_reg : in STD_LOGIC;
    spi_flash_switch : in STD_LOGIC;
    tx_valid_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \serial_tx_data_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    HP_UART_TX : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_uart_top : entity is "uart_top";
end st_lc_fpga_top_0_uart_top;

architecture STRUCTURE of st_lc_fpga_top_0_uart_top is
begin
U_uart_rx: entity work.st_lc_fpga_top_0_uart_rx
     port map (
      CO(0) => CO(0),
      E(0) => E(0),
      HP_UART_TX => HP_UART_TX,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      clk_out3 => clk_out3,
      fpga_rst_reg => fpga_rst_reg,
      rx_data_cnt(6 downto 0) => rx_data_cnt(6 downto 0),
      \rx_data_cnt_reg[2]\ => \rx_data_cnt_reg[2]\,
      \rx_data_cnt_reg[6]\(0) => \rx_data_cnt_reg[6]\(0),
      \rx_data_length_reg[0]\(0) => \rx_data_length_reg[0]\(0),
      rx_frame_state(4 downto 0) => rx_frame_state(4 downto 0),
      \rx_frame_state_reg[0]\ => \rx_frame_state_reg[0]\,
      \rx_frame_state_reg[0]_0\ => \rx_frame_state_reg[0]_0\,
      \rx_frame_state_reg[1]\ => \rx_frame_state_reg[1]\,
      \rx_frame_state_reg[1]_0\ => \rx_frame_state_reg[1]_0\,
      \rx_frame_state_reg[2]\ => \rx_frame_state_reg[2]\,
      \rx_frame_state_reg[3]\ => \rx_frame_state_reg[3]\,
      \rx_frame_state_reg[4]\ => \rx_frame_state_reg[4]\,
      \rx_frame_state_reg[4]_0\ => \rx_frame_state_reg[4]_0\,
      \rx_frame_state_reg[4]_1\ => \rx_frame_state_reg[4]_1\,
      \rx_frame_state_reg[4]_2\ => \rx_frame_state_reg[4]_2\,
      rx_length_char_cnt => rx_length_char_cnt,
      rx_length_char_cnt_reg => rx_length_char_cnt_reg,
      \rx_txcmd_buffer_reg[3]\(3 downto 0) => \rx_txcmd_buffer_reg[3]\(3 downto 0),
      \rx_txcmd_buffer_reg[4]\ => \rx_txcmd_buffer_reg[4]\,
      soft_reset_cmd0 => soft_reset_cmd0,
      soft_reset_cmd_reg => soft_reset_cmd_reg,
      spi_flash_switch => spi_flash_switch,
      spi_flash_switch_reg => spi_flash_switch_reg
    );
U_uart_tx: entity work.st_lc_fpga_top_0_uart_tx
     port map (
      D(3 downto 0) => D(3 downto 0),
      HP_UART_RX => HP_UART_RX,
      \a7_led_rx_dly_reg[2]\(0) => \a7_led_rx_dly_reg[2]\(0),
      clk_out3 => clk_out3,
      fpga_led_reg => fpga_led_reg,
      fpga_rst_reg => fpga_rst_reg,
      lane_up => lane_up,
      link_reset_i_2dly_reg => link_reset_i_2dly_reg,
      pll_not_locked_i_2dly => pll_not_locked_i_2dly,
      \serial_tx_data_reg[2]\ => \serial_tx_data_reg[2]\,
      \serial_tx_data_reg[2]_0\ => \serial_tx_data_reg[2]_0\,
      \serial_tx_data_reg[2]_1\ => \serial_tx_data_reg[2]_1\,
      \serial_tx_data_reg[2]_2\ => \serial_tx_data_reg[2]_2\,
      \serial_tx_data_reg[3]\ => \serial_tx_data_reg[3]\,
      \serial_tx_data_reg[5]\ => \serial_tx_data_reg[5]\,
      \serial_tx_data_reg[7]\ => \serial_tx_data_reg[7]\,
      \serial_tx_data_reg[7]_0\(7 downto 0) => \serial_tx_data_reg[7]_0\(7 downto 0),
      soft_err => soft_err,
      tx_busy_reg => tx_busy_reg,
      tx_busy_reg_reg => tx_busy,
      \tx_data_cnt_reg[0]\ => \tx_data_cnt_reg[0]\,
      \tx_data_cnt_reg[1]\(0) => \tx_data_cnt_reg[1]\(0),
      \tx_data_cnt_reg[1]_0\ => \tx_data_cnt_reg[1]_0\,
      \tx_data_cnt_reg[1]_1\ => \tx_data_cnt_reg[1]_1\,
      \tx_data_cnt_reg[1]_2\ => \tx_data_cnt_reg[1]_2\,
      \tx_data_cnt_reg[1]_3\ => \tx_data_cnt_reg[1]_3\,
      \tx_data_cnt_reg[1]_4\ => \tx_data_cnt_reg[1]_4\,
      \tx_data_cnt_reg[1]_5\ => \tx_data_cnt_reg[1]_5\,
      \tx_data_cnt_reg[1]_6\ => \tx_data_cnt_reg[1]_6\,
      \tx_data_cnt_reg[2]\ => \tx_data_cnt_reg[2]\,
      \tx_data_cnt_reg[3]\(0) => \tx_data_cnt_reg[3]\(0),
      \tx_data_cnt_reg[3]_0\ => \tx_data_cnt_reg[3]_0\,
      \tx_data_cnt_reg[3]_1\ => \tx_data_cnt_reg[3]_1\,
      \tx_data_cnt_reg[3]_2\ => \tx_data_cnt_reg[3]_2\,
      \tx_data_cnt_reg[3]_3\ => \tx_data_cnt_reg[3]_3\,
      \tx_data_cnt_reg[4]\ => \tx_data_cnt_reg[4]\,
      \tx_data_cnt_reg[4]_0\(3 downto 0) => \tx_data_cnt_reg[4]_0\(3 downto 0),
      \tx_data_cnt_reg[4]_1\ => \tx_data_cnt_reg[4]_1\,
      \tx_data_cnt_reg[4]_2\ => \tx_data_cnt_reg[4]_2\,
      \tx_data_cnt_reg[4]_3\ => \tx_data_cnt_reg[4]_3\,
      tx_frame_state(3 downto 0) => tx_frame_state(3 downto 0),
      \tx_frame_state_reg[0]\ => \tx_frame_state_reg[0]\,
      \tx_frame_state_reg[0]_0\ => \tx_frame_state_reg[0]_0\,
      \tx_frame_state_reg[1]\ => \tx_frame_state_reg[1]\,
      \tx_frame_state_reg[1]_0\ => \tx_frame_state_reg[1]_0\,
      \tx_frame_state_reg[2]\ => \tx_frame_state_reg[2]\,
      \tx_frame_state_reg[3]\ => \tx_frame_state_reg[3]\,
      \tx_frame_state_reg[3]_0\ => \tx_frame_state_reg[3]_0\,
      \tx_frame_state_reg[3]_1\ => \tx_frame_state_reg[3]_1\,
      \tx_frame_state_reg[4]\ => \tx_frame_state_reg[4]\,
      tx_length_char_cnt => tx_length_char_cnt,
      tx_length_char_cnt_reg => tx_length_char_cnt_reg,
      tx_valid_reg => tx_valid_reg,
      tx_valid_reg_0(0) => tx_valid_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_blk_mem_gen_prim_width is
  port (
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_5_out : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end st_lc_fpga_top_0_blk_mem_gen_prim_width;

architecture STRUCTURE of st_lc_fpga_top_0_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.st_lc_fpga_top_0_blk_mem_gen_prim_wrapper
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      WEBWE(0) => WEBWE(0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      m_aclk => m_aclk,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tlast => m_axis_tlast,
      p_5_out => p_5_out,
      ram_rd_en_i => ram_rd_en_i,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_blk_mem_gen_prim_width_33 is
  port (
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_5_out : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_blk_mem_gen_prim_width_33 : entity is "blk_mem_gen_prim_width";
end st_lc_fpga_top_0_blk_mem_gen_prim_width_33;

architecture STRUCTURE of st_lc_fpga_top_0_blk_mem_gen_prim_width_33 is
begin
\prim_noinit.ram\: entity work.st_lc_fpga_top_0_blk_mem_gen_prim_wrapper_34
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      WEBWE(0) => WEBWE(0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      m_aclk => m_aclk,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tlast => m_axis_tlast,
      p_5_out => p_5_out,
      ram_rd_en_i => ram_rd_en_i,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_clk_x_pntrs is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    \g_rd.gvalid_low.rd_dc_i_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg_1 : out STD_LOGIC;
    ram_empty_fb_i_reg_2 : out STD_LOGIC;
    ram_empty_fb_i_reg_3 : out STD_LOGIC;
    ram_empty_fb_i_reg_4 : out STD_LOGIC;
    ram_empty_fb_i_reg_5 : out STD_LOGIC;
    ram_empty_fb_i_reg_6 : out STD_LOGIC;
    \g_rd.gvalid_low.rd_dc_i_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg : out STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_i_reg_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \g_rd.gvalid_low.rd_dc_i_reg[9]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gic0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O464 : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_valid : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    diff_wr_rd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gpregsm1.user_valid_reg\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_clk_x_pntrs : entity is "clk_x_pntrs";
end st_lc_fpga_top_0_clk_x_pntrs;

architecture STRUCTURE of st_lc_fpga_top_0_clk_x_pntrs is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^g_rd.gvalid_low.rd_dc_i_reg[9]_0\ : STD_LOGIC;
  signal \gsync_stage[4].wr_stg_inst_n_1\ : STD_LOGIC;
  signal \gsync_stage[4].wr_stg_inst_n_2\ : STD_LOGIC;
  signal \gsync_stage[4].wr_stg_inst_n_3\ : STD_LOGIC;
  signal \gsync_stage[4].wr_stg_inst_n_4\ : STD_LOGIC;
  signal \gsync_stage[4].wr_stg_inst_n_5\ : STD_LOGIC;
  signal \gsync_stage[4].wr_stg_inst_n_6\ : STD_LOGIC;
  signal \gsync_stage[4].wr_stg_inst_n_7\ : STD_LOGIC;
  signal \gsync_stage[4].wr_stg_inst_n_8\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal p_1_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal p_2_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_4_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_5_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_6_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_7_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^ram_full_i_reg_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 8 downto 0 );
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  \g_rd.gvalid_low.rd_dc_i_reg[9]_0\ <= \^g_rd.gvalid_low.rd_dc_i_reg[9]_0\;
  ram_full_i_reg_0(8 downto 0) <= \^ram_full_i_reg_0\(8 downto 0);
\g_rd.gvalid_low.rd_dc_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08808080"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg[1]\(0),
      I1 => user_valid,
      I2 => diff_wr_rd(2),
      I3 => diff_wr_rd(0),
      I4 => diff_wr_rd(1),
      O => D(0)
    );
\g_rd.gvalid_low.rd_dc_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0880808080808080"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg[1]\(0),
      I1 => user_valid,
      I2 => diff_wr_rd(3),
      I3 => diff_wr_rd(1),
      I4 => diff_wr_rd(0),
      I5 => diff_wr_rd(2),
      O => D(1)
    );
\g_rd.gvalid_low.rd_dc_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \gpregsm1.user_valid_reg\,
      I1 => diff_wr_rd(4),
      I2 => diff_wr_rd(2),
      I3 => diff_wr_rd(0),
      I4 => diff_wr_rd(1),
      I5 => diff_wr_rd(3),
      O => D(2)
    );
\g_rd.gvalid_low.rd_dc_i[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08808080"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg[1]\(0),
      I1 => user_valid,
      I2 => diff_wr_rd(6),
      I3 => \^g_rd.gvalid_low.rd_dc_i_reg[9]_0\,
      I4 => diff_wr_rd(5),
      O => D(3)
    );
\g_rd.gvalid_low.rd_dc_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0880808080808080"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg[1]\(0),
      I1 => user_valid,
      I2 => diff_wr_rd(7),
      I3 => diff_wr_rd(6),
      I4 => diff_wr_rd(5),
      I5 => \^g_rd.gvalid_low.rd_dc_i_reg[9]_0\,
      O => D(4)
    );
\g_rd.gvalid_low.rd_dc_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => user_valid,
      I1 => \gpregsm1.curr_fwft_state_reg[1]\(0),
      I2 => diff_wr_rd(7),
      I3 => diff_wr_rd(6),
      I4 => diff_wr_rd(5),
      I5 => \^g_rd.gvalid_low.rd_dc_i_reg[9]_0\,
      O => D(5)
    );
\g_rd.gvalid_low.rd_dc_i[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => diff_wr_rd(3),
      I1 => diff_wr_rd(1),
      I2 => diff_wr_rd(0),
      I3 => diff_wr_rd(2),
      I4 => diff_wr_rd(4),
      O => \^g_rd.gvalid_low.rd_dc_i_reg[9]_0\
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[8]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_d1_reg[8]\(0),
      O => ram_empty_fb_i_reg_2
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_reg[7]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_reg[7]\(0),
      O => ram_empty_fb_i_reg_6
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[8]\(2),
      I2 => \^q\(3),
      I3 => \gc0.count_d1_reg[8]\(3),
      O => ram_empty_fb_i_reg_1
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_reg[7]\(3),
      I2 => \^q\(2),
      I3 => \gc0.count_reg[7]\(2),
      O => ram_empty_fb_i_reg_5
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[8]\(4),
      I2 => \^q\(5),
      I3 => \gc0.count_d1_reg[8]\(5),
      O => ram_empty_fb_i_reg_0
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count_reg[7]\(5),
      I2 => \^q\(4),
      I3 => \gc0.count_reg[7]\(4),
      O => ram_empty_fb_i_reg_4
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[8]\(6),
      I2 => \^q\(7),
      I3 => \gc0.count_d1_reg[8]\(7),
      O => ram_empty_fb_i_reg
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_reg[7]\(6),
      I2 => \^q\(7),
      I3 => \gc0.count_reg[7]\(7),
      O => ram_empty_fb_i_reg_3
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^ram_full_i_reg_0\(8),
      I1 => \gic0.gc0.count_d1_reg[8]\(0),
      O => ram_full_i_reg
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^ram_full_i_reg_0\(8),
      I1 => O464(0),
      O => ram_full_i_reg_1
    );
\gsync_stage[1].rd_stg_inst\: entity work.st_lc_fpga_top_0_synchronizer_ff
     port map (
      D(8 downto 0) => p_7_out(8 downto 0),
      Q(8 downto 0) => wr_pntr_gc(8 downto 0),
      m_aclk => m_aclk,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0)
    );
\gsync_stage[1].wr_stg_inst\: entity work.st_lc_fpga_top_0_synchronizer_ff_13
     port map (
      D(8 downto 0) => p_6_out(8 downto 0),
      Q(8 downto 0) => rd_pntr_gc(8 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      s_aclk => s_aclk
    );
\gsync_stage[2].rd_stg_inst\: entity work.st_lc_fpga_top_0_synchronizer_ff_14
     port map (
      D(8 downto 0) => p_5_out(8 downto 0),
      \Q_reg_reg[8]_0\(8 downto 0) => p_7_out(8 downto 0),
      m_aclk => m_aclk,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0)
    );
\gsync_stage[2].wr_stg_inst\: entity work.st_lc_fpga_top_0_synchronizer_ff_15
     port map (
      D(8 downto 0) => p_4_out(8 downto 0),
      \Q_reg_reg[8]_0\(8 downto 0) => p_6_out(8 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      s_aclk => s_aclk
    );
\gsync_stage[3].rd_stg_inst\: entity work.st_lc_fpga_top_0_synchronizer_ff_16
     port map (
      D(8 downto 0) => p_3_out(8 downto 0),
      \Q_reg_reg[8]_0\(8 downto 0) => p_5_out(8 downto 0),
      m_aclk => m_aclk,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0)
    );
\gsync_stage[3].wr_stg_inst\: entity work.st_lc_fpga_top_0_synchronizer_ff_17
     port map (
      D(8 downto 0) => p_2_out(8 downto 0),
      \Q_reg_reg[8]_0\(8 downto 0) => p_4_out(8 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      s_aclk => s_aclk
    );
\gsync_stage[4].rd_stg_inst\: entity work.st_lc_fpga_top_0_synchronizer_ff_18
     port map (
      D(8 downto 0) => p_3_out(8 downto 0),
      m_aclk => m_aclk,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      \out\(0) => p_1_out(8),
      \wr_pntr_bin_reg[7]\(7 downto 0) => p_0_in(7 downto 0)
    );
\gsync_stage[4].wr_stg_inst\: entity work.st_lc_fpga_top_0_synchronizer_ff_19
     port map (
      D(8 downto 0) => p_2_out(8 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      \out\(0) => p_0_out(8),
      \rd_pntr_bin_reg[7]\(7) => \gsync_stage[4].wr_stg_inst_n_1\,
      \rd_pntr_bin_reg[7]\(6) => \gsync_stage[4].wr_stg_inst_n_2\,
      \rd_pntr_bin_reg[7]\(5) => \gsync_stage[4].wr_stg_inst_n_3\,
      \rd_pntr_bin_reg[7]\(4) => \gsync_stage[4].wr_stg_inst_n_4\,
      \rd_pntr_bin_reg[7]\(3) => \gsync_stage[4].wr_stg_inst_n_5\,
      \rd_pntr_bin_reg[7]\(2) => \gsync_stage[4].wr_stg_inst_n_6\,
      \rd_pntr_bin_reg[7]\(1) => \gsync_stage[4].wr_stg_inst_n_7\,
      \rd_pntr_bin_reg[7]\(0) => \gsync_stage[4].wr_stg_inst_n_8\,
      s_aclk => s_aclk
    );
\minusOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gc0.count_d1_reg[8]\(7),
      O => S(3)
    );
\minusOp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[8]\(6),
      O => S(2)
    );
\minusOp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count_d1_reg[8]\(5),
      O => S(1)
    );
\minusOp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[8]\(4),
      O => S(0)
    );
\minusOp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gc0.count_d1_reg[8]\(8),
      O => \g_rd.gvalid_low.rd_dc_i_reg[9]\(0)
    );
minusOp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_d1_reg[8]\(3),
      O => \g_rd.gvalid_low.rd_dc_i_reg[5]\(3)
    );
minusOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[8]\(2),
      O => \g_rd.gvalid_low.rd_dc_i_reg[5]\(2)
    );
minusOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[8]\(1),
      O => \g_rd.gvalid_low.rd_dc_i_reg[5]\(1)
    );
minusOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[8]\(0),
      O => \g_rd.gvalid_low.rd_dc_i_reg[5]\(0)
    );
\rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[4].wr_stg_inst_n_8\,
      Q => \^ram_full_i_reg_0\(0)
    );
\rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[4].wr_stg_inst_n_7\,
      Q => \^ram_full_i_reg_0\(1)
    );
\rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[4].wr_stg_inst_n_6\,
      Q => \^ram_full_i_reg_0\(2)
    );
\rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[4].wr_stg_inst_n_5\,
      Q => \^ram_full_i_reg_0\(3)
    );
\rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[4].wr_stg_inst_n_4\,
      Q => \^ram_full_i_reg_0\(4)
    );
\rd_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[4].wr_stg_inst_n_3\,
      Q => \^ram_full_i_reg_0\(5)
    );
\rd_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[4].wr_stg_inst_n_2\,
      Q => \^ram_full_i_reg_0\(6)
    );
\rd_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[4].wr_stg_inst_n_1\,
      Q => \^ram_full_i_reg_0\(7)
    );
\rd_pntr_bin_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_out(8),
      Q => \^ram_full_i_reg_0\(8)
    );
\rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[7]\(0),
      Q => rd_pntr_gc(0)
    );
\rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[7]\(1),
      Q => rd_pntr_gc(1)
    );
\rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[7]\(2),
      Q => rd_pntr_gc(2)
    );
\rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[7]\(3),
      Q => rd_pntr_gc(3)
    );
\rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[7]\(4),
      Q => rd_pntr_gc(4)
    );
\rd_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[7]\(5),
      Q => rd_pntr_gc(5)
    );
\rd_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[7]\(6),
      Q => rd_pntr_gc(6)
    );
\rd_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[7]\(7),
      Q => rd_pntr_gc(7)
    );
\rd_pntr_gc_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[8]\(8),
      Q => rd_pntr_gc(8)
    );
\wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(0),
      Q => \^q\(0)
    );
\wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(1),
      Q => \^q\(1)
    );
\wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(2),
      Q => \^q\(2)
    );
\wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(3),
      Q => \^q\(3)
    );
\wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(4),
      Q => \^q\(4)
    );
\wr_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(5),
      Q => \^q\(5)
    );
\wr_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(6),
      Q => \^q\(6)
    );
\wr_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(7),
      Q => \^q\(7)
    );
\wr_pntr_bin_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_1_out(8),
      Q => \^q\(8)
    );
\wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gic0.gc0.count_d2_reg[8]\(0),
      Q => wr_pntr_gc(0)
    );
\wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gic0.gc0.count_d2_reg[8]\(1),
      Q => wr_pntr_gc(1)
    );
\wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gic0.gc0.count_d2_reg[8]\(2),
      Q => wr_pntr_gc(2)
    );
\wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gic0.gc0.count_d2_reg[8]\(3),
      Q => wr_pntr_gc(3)
    );
\wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gic0.gc0.count_d2_reg[8]\(4),
      Q => wr_pntr_gc(4)
    );
\wr_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gic0.gc0.count_d2_reg[8]\(5),
      Q => wr_pntr_gc(5)
    );
\wr_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gic0.gc0.count_d2_reg[8]\(6),
      Q => wr_pntr_gc(6)
    );
\wr_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gic0.gc0.count_d2_reg[8]\(7),
      Q => wr_pntr_gc(7)
    );
\wr_pntr_gc_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gic0.gc0.count_d2_reg[8]\(8),
      Q => wr_pntr_gc(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_clk_x_pntrs_24 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    \g_rd.gvalid_low.rd_dc_i_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg_1 : out STD_LOGIC;
    ram_empty_fb_i_reg_2 : out STD_LOGIC;
    ram_empty_fb_i_reg_3 : out STD_LOGIC;
    ram_empty_fb_i_reg_4 : out STD_LOGIC;
    ram_empty_fb_i_reg_5 : out STD_LOGIC;
    ram_empty_fb_i_reg_6 : out STD_LOGIC;
    \g_rd.gvalid_low.rd_dc_i_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg : out STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_i_reg_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \g_rd.gvalid_low.rd_dc_i_reg[9]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gic0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O464 : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_valid : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    diff_wr_rd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gpregsm1.user_valid_reg\ : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_clk_x_pntrs_24 : entity is "clk_x_pntrs";
end st_lc_fpga_top_0_clk_x_pntrs_24;

architecture STRUCTURE of st_lc_fpga_top_0_clk_x_pntrs_24 is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^g_rd.gvalid_low.rd_dc_i_reg[9]_0\ : STD_LOGIC;
  signal \gsync_stage[4].wr_stg_inst_n_1\ : STD_LOGIC;
  signal \gsync_stage[4].wr_stg_inst_n_2\ : STD_LOGIC;
  signal \gsync_stage[4].wr_stg_inst_n_3\ : STD_LOGIC;
  signal \gsync_stage[4].wr_stg_inst_n_4\ : STD_LOGIC;
  signal \gsync_stage[4].wr_stg_inst_n_5\ : STD_LOGIC;
  signal \gsync_stage[4].wr_stg_inst_n_6\ : STD_LOGIC;
  signal \gsync_stage[4].wr_stg_inst_n_7\ : STD_LOGIC;
  signal \gsync_stage[4].wr_stg_inst_n_8\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal p_1_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal p_2_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_4_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_5_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_6_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_7_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^ram_full_i_reg_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 8 downto 0 );
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  \g_rd.gvalid_low.rd_dc_i_reg[9]_0\ <= \^g_rd.gvalid_low.rd_dc_i_reg[9]_0\;
  ram_full_i_reg_0(8 downto 0) <= \^ram_full_i_reg_0\(8 downto 0);
\g_rd.gvalid_low.rd_dc_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08808080"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg[1]\(0),
      I1 => user_valid,
      I2 => diff_wr_rd(2),
      I3 => diff_wr_rd(0),
      I4 => diff_wr_rd(1),
      O => D(0)
    );
\g_rd.gvalid_low.rd_dc_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0880808080808080"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg[1]\(0),
      I1 => user_valid,
      I2 => diff_wr_rd(3),
      I3 => diff_wr_rd(1),
      I4 => diff_wr_rd(0),
      I5 => diff_wr_rd(2),
      O => D(1)
    );
\g_rd.gvalid_low.rd_dc_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \gpregsm1.user_valid_reg\,
      I1 => diff_wr_rd(4),
      I2 => diff_wr_rd(2),
      I3 => diff_wr_rd(0),
      I4 => diff_wr_rd(1),
      I5 => diff_wr_rd(3),
      O => D(2)
    );
\g_rd.gvalid_low.rd_dc_i[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08808080"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg[1]\(0),
      I1 => user_valid,
      I2 => diff_wr_rd(6),
      I3 => \^g_rd.gvalid_low.rd_dc_i_reg[9]_0\,
      I4 => diff_wr_rd(5),
      O => D(3)
    );
\g_rd.gvalid_low.rd_dc_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0880808080808080"
    )
        port map (
      I0 => \gpregsm1.curr_fwft_state_reg[1]\(0),
      I1 => user_valid,
      I2 => diff_wr_rd(7),
      I3 => diff_wr_rd(6),
      I4 => diff_wr_rd(5),
      I5 => \^g_rd.gvalid_low.rd_dc_i_reg[9]_0\,
      O => D(4)
    );
\g_rd.gvalid_low.rd_dc_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => user_valid,
      I1 => \gpregsm1.curr_fwft_state_reg[1]\(0),
      I2 => diff_wr_rd(7),
      I3 => diff_wr_rd(6),
      I4 => diff_wr_rd(5),
      I5 => \^g_rd.gvalid_low.rd_dc_i_reg[9]_0\,
      O => D(5)
    );
\g_rd.gvalid_low.rd_dc_i[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => diff_wr_rd(3),
      I1 => diff_wr_rd(1),
      I2 => diff_wr_rd(0),
      I3 => diff_wr_rd(2),
      I4 => diff_wr_rd(4),
      O => \^g_rd.gvalid_low.rd_dc_i_reg[9]_0\
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[8]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_d1_reg[8]\(0),
      O => ram_empty_fb_i_reg_2
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_reg[7]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_reg[7]\(0),
      O => ram_empty_fb_i_reg_6
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[8]\(2),
      I2 => \^q\(3),
      I3 => \gc0.count_d1_reg[8]\(3),
      O => ram_empty_fb_i_reg_1
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_reg[7]\(3),
      I2 => \^q\(2),
      I3 => \gc0.count_reg[7]\(2),
      O => ram_empty_fb_i_reg_5
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[8]\(4),
      I2 => \^q\(5),
      I3 => \gc0.count_d1_reg[8]\(5),
      O => ram_empty_fb_i_reg_0
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count_reg[7]\(5),
      I2 => \^q\(4),
      I3 => \gc0.count_reg[7]\(4),
      O => ram_empty_fb_i_reg_4
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[8]\(6),
      I2 => \^q\(7),
      I3 => \gc0.count_d1_reg[8]\(7),
      O => ram_empty_fb_i_reg
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_reg[7]\(6),
      I2 => \^q\(7),
      I3 => \gc0.count_reg[7]\(7),
      O => ram_empty_fb_i_reg_3
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^ram_full_i_reg_0\(8),
      I1 => \gic0.gc0.count_d1_reg[8]\(0),
      O => ram_full_i_reg
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^ram_full_i_reg_0\(8),
      I1 => O464(0),
      O => ram_full_i_reg_1
    );
\gsync_stage[1].rd_stg_inst\: entity work.st_lc_fpga_top_0_synchronizer_ff_46
     port map (
      D(8 downto 0) => p_7_out(8 downto 0),
      Q(8 downto 0) => wr_pntr_gc(8 downto 0),
      m_aclk => m_aclk,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0)
    );
\gsync_stage[1].wr_stg_inst\: entity work.st_lc_fpga_top_0_synchronizer_ff_47
     port map (
      D(8 downto 0) => p_6_out(8 downto 0),
      Q(8 downto 0) => rd_pntr_gc(8 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      s_aclk => s_aclk
    );
\gsync_stage[2].rd_stg_inst\: entity work.st_lc_fpga_top_0_synchronizer_ff_48
     port map (
      D(8 downto 0) => p_5_out(8 downto 0),
      \Q_reg_reg[8]_0\(8 downto 0) => p_7_out(8 downto 0),
      m_aclk => m_aclk,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0)
    );
\gsync_stage[2].wr_stg_inst\: entity work.st_lc_fpga_top_0_synchronizer_ff_49
     port map (
      D(8 downto 0) => p_4_out(8 downto 0),
      \Q_reg_reg[8]_0\(8 downto 0) => p_6_out(8 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      s_aclk => s_aclk
    );
\gsync_stage[3].rd_stg_inst\: entity work.st_lc_fpga_top_0_synchronizer_ff_50
     port map (
      D(8 downto 0) => p_3_out(8 downto 0),
      \Q_reg_reg[8]_0\(8 downto 0) => p_5_out(8 downto 0),
      m_aclk => m_aclk,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0)
    );
\gsync_stage[3].wr_stg_inst\: entity work.st_lc_fpga_top_0_synchronizer_ff_51
     port map (
      D(8 downto 0) => p_2_out(8 downto 0),
      \Q_reg_reg[8]_0\(8 downto 0) => p_4_out(8 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      s_aclk => s_aclk
    );
\gsync_stage[4].rd_stg_inst\: entity work.st_lc_fpga_top_0_synchronizer_ff_52
     port map (
      D(8 downto 0) => p_3_out(8 downto 0),
      m_aclk => m_aclk,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      \out\(0) => p_1_out(8),
      \wr_pntr_bin_reg[7]\(7 downto 0) => p_0_in(7 downto 0)
    );
\gsync_stage[4].wr_stg_inst\: entity work.st_lc_fpga_top_0_synchronizer_ff_53
     port map (
      D(8 downto 0) => p_2_out(8 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      \out\(0) => p_0_out(8),
      \rd_pntr_bin_reg[7]\(7) => \gsync_stage[4].wr_stg_inst_n_1\,
      \rd_pntr_bin_reg[7]\(6) => \gsync_stage[4].wr_stg_inst_n_2\,
      \rd_pntr_bin_reg[7]\(5) => \gsync_stage[4].wr_stg_inst_n_3\,
      \rd_pntr_bin_reg[7]\(4) => \gsync_stage[4].wr_stg_inst_n_4\,
      \rd_pntr_bin_reg[7]\(3) => \gsync_stage[4].wr_stg_inst_n_5\,
      \rd_pntr_bin_reg[7]\(2) => \gsync_stage[4].wr_stg_inst_n_6\,
      \rd_pntr_bin_reg[7]\(1) => \gsync_stage[4].wr_stg_inst_n_7\,
      \rd_pntr_bin_reg[7]\(0) => \gsync_stage[4].wr_stg_inst_n_8\,
      s_aclk => s_aclk
    );
\minusOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gc0.count_d1_reg[8]\(7),
      O => S(3)
    );
\minusOp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[8]\(6),
      O => S(2)
    );
\minusOp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count_d1_reg[8]\(5),
      O => S(1)
    );
\minusOp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[8]\(4),
      O => S(0)
    );
\minusOp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gc0.count_d1_reg[8]\(8),
      O => \g_rd.gvalid_low.rd_dc_i_reg[9]\(0)
    );
minusOp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_d1_reg[8]\(3),
      O => \g_rd.gvalid_low.rd_dc_i_reg[5]\(3)
    );
minusOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[8]\(2),
      O => \g_rd.gvalid_low.rd_dc_i_reg[5]\(2)
    );
minusOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[8]\(1),
      O => \g_rd.gvalid_low.rd_dc_i_reg[5]\(1)
    );
minusOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[8]\(0),
      O => \g_rd.gvalid_low.rd_dc_i_reg[5]\(0)
    );
\rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[4].wr_stg_inst_n_8\,
      Q => \^ram_full_i_reg_0\(0)
    );
\rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[4].wr_stg_inst_n_7\,
      Q => \^ram_full_i_reg_0\(1)
    );
\rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[4].wr_stg_inst_n_6\,
      Q => \^ram_full_i_reg_0\(2)
    );
\rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[4].wr_stg_inst_n_5\,
      Q => \^ram_full_i_reg_0\(3)
    );
\rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[4].wr_stg_inst_n_4\,
      Q => \^ram_full_i_reg_0\(4)
    );
\rd_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[4].wr_stg_inst_n_3\,
      Q => \^ram_full_i_reg_0\(5)
    );
\rd_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[4].wr_stg_inst_n_2\,
      Q => \^ram_full_i_reg_0\(6)
    );
\rd_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[4].wr_stg_inst_n_1\,
      Q => \^ram_full_i_reg_0\(7)
    );
\rd_pntr_bin_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_out(8),
      Q => \^ram_full_i_reg_0\(8)
    );
\rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[7]\(0),
      Q => rd_pntr_gc(0)
    );
\rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[7]\(1),
      Q => rd_pntr_gc(1)
    );
\rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[7]\(2),
      Q => rd_pntr_gc(2)
    );
\rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[7]\(3),
      Q => rd_pntr_gc(3)
    );
\rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[7]\(4),
      Q => rd_pntr_gc(4)
    );
\rd_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[7]\(5),
      Q => rd_pntr_gc(5)
    );
\rd_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[7]\(6),
      Q => rd_pntr_gc(6)
    );
\rd_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[7]\(7),
      Q => rd_pntr_gc(7)
    );
\rd_pntr_gc_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[8]\(8),
      Q => rd_pntr_gc(8)
    );
\wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(0),
      Q => \^q\(0)
    );
\wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(1),
      Q => \^q\(1)
    );
\wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(2),
      Q => \^q\(2)
    );
\wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(3),
      Q => \^q\(3)
    );
\wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(4),
      Q => \^q\(4)
    );
\wr_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(5),
      Q => \^q\(5)
    );
\wr_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(6),
      Q => \^q\(6)
    );
\wr_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(7),
      Q => \^q\(7)
    );
\wr_pntr_bin_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_1_out(8),
      Q => \^q\(8)
    );
\wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gic0.gc0.count_d2_reg[8]\(0),
      Q => wr_pntr_gc(0)
    );
\wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gic0.gc0.count_d2_reg[8]\(1),
      Q => wr_pntr_gc(1)
    );
\wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gic0.gc0.count_d2_reg[8]\(2),
      Q => wr_pntr_gc(2)
    );
\wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gic0.gc0.count_d2_reg[8]\(3),
      Q => wr_pntr_gc(3)
    );
\wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gic0.gc0.count_d2_reg[8]\(4),
      Q => wr_pntr_gc(4)
    );
\wr_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gic0.gc0.count_d2_reg[8]\(5),
      Q => wr_pntr_gc(5)
    );
\wr_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gic0.gc0.count_d2_reg[8]\(6),
      Q => wr_pntr_gc(6)
    );
\wr_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gic0.gc0.count_d2_reg[8]\(7),
      Q => wr_pntr_gc(7)
    );
\wr_pntr_gc_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gic0.gc0.count_d2_reg[8]\(8),
      Q => wr_pntr_gc(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_rd_status_flags_as is
  port (
    p_2_out : out STD_LOGIC;
    ram_rd_en_i : out STD_LOGIC;
    \wr_pntr_bin_reg[1]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[2]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[4]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[6]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[1]_0\ : in STD_LOGIC;
    \wr_pntr_bin_reg[3]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[5]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[6]_0\ : in STD_LOGIC;
    \gc0.count_reg[8]\ : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en_int_sync : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_int_sync_1 : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_rd_status_flags_as : entity is "rd_status_flags_as";
end st_lc_fpga_top_0_rd_status_flags_as;

architecture STRUCTURE of st_lc_fpga_top_0_rd_status_flags_as is
  signal c1_n_0 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \^p_2_out\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
  p_2_out <= \^p_2_out\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222F22222220"
    )
        port map (
      I0 => rd_en_int_sync,
      I1 => \^p_2_out\,
      I2 => SS(0),
      I3 => Q(0),
      I4 => rst_int_sync_1,
      I5 => p_7_out,
      O => ram_rd_en_i
    );
c0: entity work.st_lc_fpga_top_0_compare_11
     port map (
      comp0 => comp0,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]\,
      \wr_pntr_bin_reg[1]\ => \wr_pntr_bin_reg[1]\,
      \wr_pntr_bin_reg[2]\ => \wr_pntr_bin_reg[2]\,
      \wr_pntr_bin_reg[4]\ => \wr_pntr_bin_reg[4]\,
      \wr_pntr_bin_reg[6]\ => \wr_pntr_bin_reg[6]\
    );
c1: entity work.st_lc_fpga_top_0_compare_12
     port map (
      comp0 => comp0,
      \gc0.count_reg[8]\ => \gc0.count_reg[8]\,
      \gpregsm1.curr_fwft_state_reg[1]\(1 downto 0) => \gpregsm1.curr_fwft_state_reg[1]\(1 downto 0),
      m_axis_tready => m_axis_tready,
      p_2_out => \^p_2_out\,
      ram_empty_fb_i_reg => c1_n_0,
      \wr_pntr_bin_reg[1]\ => \wr_pntr_bin_reg[1]_0\,
      \wr_pntr_bin_reg[3]\ => \wr_pntr_bin_reg[3]\,
      \wr_pntr_bin_reg[5]\ => \wr_pntr_bin_reg[5]\,
      \wr_pntr_bin_reg[6]\ => \wr_pntr_bin_reg[6]_0\
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => c1_n_0,
      PRE => Q(1),
      Q => \^p_2_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_rd_status_flags_as_42 is
  port (
    p_2_out : out STD_LOGIC;
    ram_rd_en_i : out STD_LOGIC;
    \wr_pntr_bin_reg[1]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[2]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[4]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[6]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[1]_0\ : in STD_LOGIC;
    \wr_pntr_bin_reg[3]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[5]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[6]_0\ : in STD_LOGIC;
    \gc0.count_reg[8]\ : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en_int_sync : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_int_sync_1 : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_rd_status_flags_as_42 : entity is "rd_status_flags_as";
end st_lc_fpga_top_0_rd_status_flags_as_42;

architecture STRUCTURE of st_lc_fpga_top_0_rd_status_flags_as_42 is
  signal c1_n_0 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \^p_2_out\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
begin
  p_2_out <= \^p_2_out\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222F22222220"
    )
        port map (
      I0 => rd_en_int_sync,
      I1 => \^p_2_out\,
      I2 => SS(0),
      I3 => Q(0),
      I4 => rst_int_sync_1,
      I5 => p_7_out,
      O => ram_rd_en_i
    );
c0: entity work.st_lc_fpga_top_0_compare_44
     port map (
      comp0 => comp0,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]\,
      \wr_pntr_bin_reg[1]\ => \wr_pntr_bin_reg[1]\,
      \wr_pntr_bin_reg[2]\ => \wr_pntr_bin_reg[2]\,
      \wr_pntr_bin_reg[4]\ => \wr_pntr_bin_reg[4]\,
      \wr_pntr_bin_reg[6]\ => \wr_pntr_bin_reg[6]\
    );
c1: entity work.st_lc_fpga_top_0_compare_45
     port map (
      comp0 => comp0,
      \gc0.count_reg[8]\ => \gc0.count_reg[8]\,
      \gpregsm1.curr_fwft_state_reg[1]\(1 downto 0) => \gpregsm1.curr_fwft_state_reg[1]\(1 downto 0),
      m_axis_tready => m_axis_tready,
      p_2_out => \^p_2_out\,
      ram_empty_fb_i_reg => c1_n_0,
      \wr_pntr_bin_reg[1]\ => \wr_pntr_bin_reg[1]_0\,
      \wr_pntr_bin_reg[3]\ => \wr_pntr_bin_reg[3]\,
      \wr_pntr_bin_reg[5]\ => \wr_pntr_bin_reg[5]\,
      \wr_pntr_bin_reg[6]\ => \wr_pntr_bin_reg[6]_0\
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => c1_n_0,
      PRE => Q(1),
      Q => \^p_2_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_wr_status_flags_as is
  port (
    ram_full_fb : out STD_LOGIC;
    \gsafety_ic.wr_en_int_sync_1_reg\ : out STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_pntr_bin_reg[8]\ : in STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_pntr_bin_reg[8]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    \grstd1.grst_full_axis.grst_f.rst_d5_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_wr_status_flags_as : entity is "wr_status_flags_as";
end st_lc_fpga_top_0_wr_status_flags_as;

architecture STRUCTURE of st_lc_fpga_top_0_wr_status_flags_as is
  signal comp1 : STD_LOGIC;
  signal \^ram_full_fb\ : STD_LOGIC;
  signal ram_full_i : STD_LOGIC;
  signal ram_full_i_0 : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  ram_full_fb <= \^ram_full_fb\;
c1: entity work.st_lc_fpga_top_0_compare
     port map (
      comp1 => comp1,
      \rd_pntr_bin_reg[8]\ => \rd_pntr_bin_reg[8]\,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c2: entity work.st_lc_fpga_top_0_compare_10
     port map (
      comp1 => comp1,
      \grstd1.grst_full_axis.grst_f.rst_d5_reg\ => \grstd1.grst_full_axis.grst_f.rst_d5_reg\,
      ram_full_fb => \^ram_full_fb\,
      ram_full_i_0 => ram_full_i_0,
      \rd_pntr_bin_reg[8]\ => \rd_pntr_bin_reg[8]_0\,
      s_axis_tvalid => s_axis_tvalid,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gsafety_ic.wr_en_int_sync_1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^ram_full_fb\,
      O => \gsafety_ic.wr_en_int_sync_1_reg\
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_i_0,
      PRE => \out\,
      Q => \^ram_full_fb\
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_i_0,
      PRE => \out\,
      Q => ram_full_i
    );
s_axis_tready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_full_i,
      O => s_axis_tready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_wr_status_flags_as_36 is
  port (
    ram_full_fb : out STD_LOGIC;
    \gsafety_ic.wr_en_int_sync_1_reg\ : out STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_pntr_bin_reg[8]\ : in STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rd_pntr_bin_reg[8]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    \grstd1.grst_full_axis.grst_f.rst_d5_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_wr_status_flags_as_36 : entity is "wr_status_flags_as";
end st_lc_fpga_top_0_wr_status_flags_as_36;

architecture STRUCTURE of st_lc_fpga_top_0_wr_status_flags_as_36 is
  signal comp1 : STD_LOGIC;
  signal \^ram_full_fb\ : STD_LOGIC;
  signal ram_full_i : STD_LOGIC;
  signal ram_full_i_0 : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  ram_full_fb <= \^ram_full_fb\;
c1: entity work.st_lc_fpga_top_0_compare_38
     port map (
      comp1 => comp1,
      \rd_pntr_bin_reg[8]\ => \rd_pntr_bin_reg[8]\,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c2: entity work.st_lc_fpga_top_0_compare_39
     port map (
      comp1 => comp1,
      \grstd1.grst_full_axis.grst_f.rst_d5_reg\ => \grstd1.grst_full_axis.grst_f.rst_d5_reg\,
      ram_full_fb => \^ram_full_fb\,
      ram_full_i_0 => ram_full_i_0,
      \rd_pntr_bin_reg[8]\ => \rd_pntr_bin_reg[8]_0\,
      s_axis_tvalid => s_axis_tvalid,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gsafety_ic.wr_en_int_sync_1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^ram_full_fb\,
      O => \gsafety_ic.wr_en_int_sync_1_reg\
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_i_0,
      PRE => \out\,
      Q => \^ram_full_fb\
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_i_0,
      PRE => \out\,
      Q => ram_full_i
    );
s_axis_tready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_full_i,
      O => s_axis_tready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_AURORA_LANE_4BYTE is
  port (
    lane_up : out STD_LOGIC;
    ena_comma_align_i : out STD_LOGIC;
    consecutive_commas_r : out STD_LOGIC;
    align_r_reg : out STD_LOGIC;
    TXCHARISK_IN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \word_aligned_control_bits_r_reg[2]\ : out STD_LOGIC;
    \word_aligned_control_bits_r_reg[2]_0\ : out STD_LOGIC;
    GOT_V : out STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    RXPOLARITY_IN : out STD_LOGIC;
    first_v_received_r : out STD_LOGIC;
    in_frame_r_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \stage_1_scp_r_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \IN_FRAME_reg[1]\ : out STD_LOGIC;
    HARD_ERR : out STD_LOGIC;
    \left_align_select_r_reg[1]\ : out STD_LOGIC;
    \word_aligned_data_r_reg[8]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    stage_1_pad_r_reg : out STD_LOGIC;
    TXDATA_IN : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rx_spa_r_reg[6]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rx_spa_r_reg[4]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rx_spa_r_reg[2]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rx_scp_d_r_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEFRAMED_DATA_V_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \soft_err_r_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    after_scp_select_c_0 : out STD_LOGIC;
    after_scp_select_c_1 : out STD_LOGIC;
    stage_1_start_detected_r_reg : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    RESET_LANES : in STD_LOGIC;
    GEN_CC : in STD_LOGIC;
    GEN_ECP : in STD_LOGIC;
    GEN_SCP : in STD_LOGIC;
    GEN_A : in STD_LOGIC;
    \left_align_select_r_reg[0]\ : in STD_LOGIC;
    \left_align_select_r_reg[1]_0\ : in STD_LOGIC;
    \left_align_select_r_reg[1]_1\ : in STD_LOGIC;
    hard_err_gt0 : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    RXREALIGN_OUT : in STD_LOGIC;
    rst_r_reg : in STD_LOGIC;
    rst_r_reg_0 : in STD_LOGIC;
    RXDATA_OUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    RXCHARISK_OUT : in STD_LOGIC_VECTOR ( 3 downto 0 );
    RXCHARISCOMMA_OUT : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \TX_PE_DATA_V_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    GEN_V : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GEN_R : in STD_LOGIC_VECTOR ( 0 to 3 );
    GEN_K : in STD_LOGIC_VECTOR ( 0 to 3 );
    TX_PE_DATA : in STD_LOGIC_VECTOR ( 0 to 31 );
    \left_align_select_r_reg[1]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \left_align_select_r_reg[1]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gtrxreset_o_reg : in STD_LOGIC;
    gtrxreset_o_reg_0 : in STD_LOGIC;
    gtrxreset_o_reg_1 : in STD_LOGIC;
    gtrxreset_o_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_AURORA_LANE_4BYTE : entity is "aurora_8b10b_gtp_AURORA_LANE_4BYTE";
end st_lc_fpga_top_0_aurora_8b10b_gtp_AURORA_LANE_4BYTE;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_AURORA_LANE_4BYTE is
  signal RX_CC : STD_LOGIC;
  signal RX_NEG : STD_LOGIC;
  signal aurora_8b10b_gtp_lane_init_sm_4byte_i_n_8 : STD_LOGIC;
  signal aurora_8b10b_gtp_lane_init_sm_4byte_i_n_9 : STD_LOGIC;
  signal aurora_8b10b_gtp_sym_dec_4byte_i_n_6 : STD_LOGIC;
  signal counter4_r0 : STD_LOGIC;
  signal enable_err_detect_i : STD_LOGIC;
  signal gen_spa_i : STD_LOGIC;
  signal gen_spa_r : STD_LOGIC;
  signal \^lane_up\ : STD_LOGIC;
  signal ready_r : STD_LOGIC;
  signal ready_r_reg0 : STD_LOGIC;
begin
  lane_up <= \^lane_up\;
aurora_8b10b_gtp_err_detect_4byte_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_ERR_DETECT_4BYTE
     port map (
      ENABLE_ERR_DETECT_reg => aurora_8b10b_gtp_lane_init_sm_4byte_i_n_9,
      HARD_ERR => HARD_ERR,
      RESET_LANES => RESET_LANES,
      enable_err_detect_i => enable_err_detect_i,
      gtrxreset_o_reg => gtrxreset_o_reg,
      gtrxreset_o_reg_0 => gtrxreset_o_reg_0,
      gtrxreset_o_reg_1 => gtrxreset_o_reg_1,
      gtrxreset_o_reg_2 => gtrxreset_o_reg_2,
      hard_err_gt0 => hard_err_gt0,
      ready_r_reg0 => ready_r_reg0,
      \soft_err_r_reg[0]_0\(1 downto 0) => \soft_err_r_reg[0]\(1 downto 0),
      user_clk => user_clk
    );
aurora_8b10b_gtp_hotplug_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_hotplug
     port map (
      D(0) => RX_CC,
      RESET_LANES => RESET_LANES,
      init_clk_in => init_clk_in,
      link_reset_out => link_reset_out,
      user_clk => user_clk
    );
aurora_8b10b_gtp_lane_init_sm_4byte_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_LANE_INIT_SM_4BYTE
     port map (
      RESET_LANES => RESET_LANES,
      RXCHARISCOMMA_OUT(3 downto 0) => RXCHARISCOMMA_OUT(3 downto 0),
      RXPOLARITY_IN => RXPOLARITY_IN,
      RXREALIGN_OUT => RXREALIGN_OUT,
      RX_NEG => RX_NEG,
      RX_SPA_reg => aurora_8b10b_gtp_sym_dec_4byte_i_n_6,
      align_r_reg_0 => align_r_reg,
      consecutive_commas_r => consecutive_commas_r,
      counter4_r0 => counter4_r0,
      enable_err_detect_i => enable_err_detect_i,
      gen_sp_r_reg => aurora_8b10b_gtp_lane_init_sm_4byte_i_n_8,
      gen_spa_i => gen_spa_i,
      gen_spa_r => gen_spa_r,
      hard_err_frm_soft_err_reg => aurora_8b10b_gtp_lane_init_sm_4byte_i_n_9,
      lane_up => \^lane_up\,
      \left_align_select_r_reg[1]\ => \left_align_select_r_reg[1]\,
      ready_r => ready_r,
      ready_r_reg0 => ready_r_reg0,
      realign_r_reg_0 => ena_comma_align_i,
      rst_r_reg_0 => rst_r_reg,
      rst_r_reg_1 => rst_r_reg_0,
      user_clk => user_clk
    );
aurora_8b10b_gtp_sym_dec_4byte_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_SYM_DEC_4BYTE
     port map (
      D(0) => RX_CC,
      \DEFRAMED_DATA_V_reg[0]\(1 downto 0) => \DEFRAMED_DATA_V_reg[0]\(1 downto 0),
      GOT_V => GOT_V,
      \IN_FRAME_reg[1]\ => \IN_FRAME_reg[1]\,
      Q(1 downto 0) => Q(1 downto 0),
      RXCHARISK_OUT(3 downto 0) => RXCHARISK_OUT(3 downto 0),
      RXDATA_OUT(31 downto 0) => RXDATA_OUT(31 downto 0),
      RX_NEG => RX_NEG,
      after_scp_select_c_0 => after_scp_select_c_0,
      after_scp_select_c_1 => after_scp_select_c_1,
      \counter3_r_reg[3]\ => aurora_8b10b_gtp_sym_dec_4byte_i_n_6,
      counter4_r0 => counter4_r0,
      first_v_received_r => first_v_received_r,
      gen_spa_i => gen_spa_i,
      in_frame_r_reg => in_frame_r_reg,
      lane_up => \^lane_up\,
      \left_align_select_r_reg[0]_0\ => \left_align_select_r_reg[0]\,
      \left_align_select_r_reg[1]_0\ => \left_align_select_r_reg[1]_0\,
      \left_align_select_r_reg[1]_1\ => \left_align_select_r_reg[1]_1\,
      \left_align_select_r_reg[1]_2\(7 downto 0) => \left_align_select_r_reg[1]_2\(7 downto 0),
      \left_align_select_r_reg[1]_3\(7 downto 0) => \left_align_select_r_reg[1]_3\(7 downto 0),
      ready_r => ready_r,
      \rx_scp_d_r_reg[0]_0\(7 downto 0) => \rx_scp_d_r_reg[0]\(7 downto 0),
      \rx_spa_r_reg[2]_0\(7 downto 0) => \rx_spa_r_reg[2]\(7 downto 0),
      \rx_spa_r_reg[4]_0\(7 downto 0) => \rx_spa_r_reg[4]\(7 downto 0),
      \rx_spa_r_reg[6]_0\(7 downto 0) => \rx_spa_r_reg[6]\(7 downto 0),
      stage_1_pad_r_reg => stage_1_pad_r_reg,
      \stage_1_scp_r_reg[0]\(1 downto 0) => \stage_1_scp_r_reg[0]\(1 downto 0),
      stage_1_start_detected_r_reg => stage_1_start_detected_r_reg,
      user_clk => user_clk,
      \word_aligned_control_bits_r_reg[2]_0\ => \word_aligned_control_bits_r_reg[2]\,
      \word_aligned_control_bits_r_reg[2]_1\ => \word_aligned_control_bits_r_reg[2]_0\,
      \word_aligned_data_r_reg[8]_0\(7 downto 0) => \word_aligned_data_r_reg[8]\(7 downto 0)
    );
aurora_8b10b_gtp_sym_gen_4byte_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_SYM_GEN_4BYTE
     port map (
      D(1 downto 0) => D(1 downto 0),
      GEN_A => GEN_A,
      GEN_CC => GEN_CC,
      GEN_ECP => GEN_ECP,
      GEN_K(0 to 3) => GEN_K(0 to 3),
      GEN_R(0 to 3) => GEN_R(0 to 3),
      GEN_SCP => GEN_SCP,
      GEN_V(2 downto 0) => GEN_V(2 downto 0),
      TXCHARISK_IN(3 downto 0) => TXCHARISK_IN(3 downto 0),
      TXDATA_IN(31 downto 0) => TXDATA_IN(31 downto 0),
      TX_PE_DATA(0 to 31) => TX_PE_DATA(0 to 31),
      \TX_PE_DATA_V_reg[0]\(1 downto 0) => \TX_PE_DATA_V_reg[0]\(1 downto 0),
      gen_spa_i => gen_spa_i,
      gen_spa_r => gen_spa_r,
      ready_r_reg => aurora_8b10b_gtp_lane_init_sm_4byte_i_n_8,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_RX_LL is
  port (
    rx_src_rdy_crc : out STD_LOGIC;
    rx_sof_crc : out STD_LOGIC;
    rx_eof_crc : out STD_LOGIC;
    frame_err : out STD_LOGIC;
    \crc_data_i_reg[17]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_width_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[0]\ : out STD_LOGIC;
    \received_CRC_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DATA_US_r_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \data_width_reg[1]\ : out STD_LOGIC;
    \word_aligned_data_r_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    user_clk : in STD_LOGIC;
    \word_aligned_data_r_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \word_aligned_data_r_reg[16]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \word_aligned_data_r_reg[24]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \RX_ECP_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RX_ECP_reg[1]\ : in STD_LOGIC;
    after_scp_select_c_1 : in STD_LOGIC;
    after_scp_select_c_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RX_PAD_reg[0]\ : in STD_LOGIC;
    \RX_SCP_reg[0]\ : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    \DATA_US_r_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    start_rx_i : in STD_LOGIC;
    \RX_PE_DATA_V_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \RX_ECP_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_RX_LL : entity is "aurora_8b10b_gtp_RX_LL";
end st_lc_fpga_top_0_aurora_8b10b_gtp_RX_LL;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_RX_LL is
begin
rx_ll_pdu_datapath_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_RX_LL_PDU_DATAPATH
     port map (
      D(1 downto 0) => D(1 downto 0),
      \DATA_US_r_reg[23]\(23 downto 0) => \DATA_US_r_reg[23]\(23 downto 0),
      \DATA_US_r_reg[31]\(31 downto 0) => \DATA_US_r_reg[31]\(31 downto 0),
      E(0) => E(0),
      EOF_N_US_r_reg => rx_eof_crc,
      Q(1 downto 0) => Q(1 downto 0),
      \RX_ECP_reg[0]\ => \RX_ECP_reg[0]\,
      \RX_ECP_reg[0]_0\(1 downto 0) => \RX_ECP_reg[0]_0\(1 downto 0),
      \RX_ECP_reg[1]\ => \RX_ECP_reg[1]\,
      \RX_PAD_reg[0]\ => \RX_PAD_reg[0]\,
      \RX_PE_DATA_V_reg[0]\(1 downto 0) => \RX_PE_DATA_V_reg[0]\(1 downto 0),
      \RX_SCP_reg[0]\ => \RX_SCP_reg[0]\,
      SR(0) => SR(0),
      after_scp_select_c_0 => after_scp_select_c_0,
      after_scp_select_c_1 => after_scp_select_c_1,
      \count_reg[0]\ => \count_reg[0]\,
      \count_reg[0]_0\ => \count_reg[0]_0\,
      \crc_data_i_reg[17]\(2 downto 0) => \crc_data_i_reg[17]\(2 downto 0),
      \data_width_reg[0]\ => \data_width_reg[0]\,
      \data_width_reg[1]\ => \data_width_reg[1]\,
      frame_err => frame_err,
      \received_CRC_reg[0]\ => rx_src_rdy_crc,
      \received_CRC_reg[31]\(31 downto 0) => \received_CRC_reg[31]\(31 downto 0),
      rx_sof_crc => rx_sof_crc,
      start_rx_i => start_rx_i,
      user_clk => user_clk,
      \word_aligned_data_r_reg[0]\(7 downto 0) => \word_aligned_data_r_reg[0]\(7 downto 0),
      \word_aligned_data_r_reg[16]\(7 downto 0) => \word_aligned_data_r_reg[16]\(7 downto 0),
      \word_aligned_data_r_reg[24]\(7 downto 0) => \word_aligned_data_r_reg[24]\(7 downto 0),
      \word_aligned_data_r_reg[8]\(7 downto 0) => \word_aligned_data_r_reg[8]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_gt is
  port (
    DRP_OP_DONE_reg : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    RXREALIGN_OUT : out STD_LOGIC;
    rxfsm_rxresetdone_r3_reg : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC;
    txfsm_txresetdone_r_reg : out STD_LOGIC;
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    RXDATA_OUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    RXCHARISCOMMA_OUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RXCHARISK : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_count_r_reg : out STD_LOGIC;
    \soft_err_r_reg[1]\ : out STD_LOGIC;
    \soft_err_r_reg[0]\ : out STD_LOGIC;
    reset_count_r_reg_0 : out STD_LOGIC;
    \soft_err_r_reg[3]\ : out STD_LOGIC;
    \soft_err_r_reg[2]\ : out STD_LOGIC;
    \word_aligned_data_r_reg[16]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \word_aligned_data_r_reg[24]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \word_aligned_control_bits_r_reg[3]\ : out STD_LOGIC;
    hard_err_gt0 : out STD_LOGIC;
    \left_align_select_r_reg[0]\ : out STD_LOGIC;
    \left_align_select_r_reg[1]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt_tx_reset_i : in STD_LOGIC;
    gt0_pll0outclk_in : in STD_LOGIC;
    gt0_pll0outrefclk_in : in STD_LOGIC;
    gt0_pll1outclk_in : in STD_LOGIC;
    gt0_pll1outrefclk_in : in STD_LOGIC;
    ENMCOMMAALIGN_IN : in STD_LOGIC;
    RXPOLARITY_IN : in STD_LOGIC;
    gt_rxuserrdy_i : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    power_down : in STD_LOGIC;
    gt_txuserrdy_i : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    TXDATA_IN : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TXCHARISK_IN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_common_reset_out : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rst_r_reg : in STD_LOGIC;
    consecutive_commas_r : in STD_LOGIC;
    first_v_received_r : in STD_LOGIC;
    align_r_reg : in STD_LOGIC;
    \left_align_select_r_reg[1]_0\ : in STD_LOGIC;
    \left_align_select_r_reg[0]_0\ : in STD_LOGIC;
    \previous_cycle_data_r_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC;
    drpwe_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_gt : entity is "aurora_8b10b_gtp_gt";
end st_lc_fpga_top_0_aurora_8b10b_gtp_gt;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_gt is
  signal \^drp_op_done_reg\ : STD_LOGIC;
  signal \^rxcharisk\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rxdata_out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^rxrealign_out\ : STD_LOGIC;
  signal \aurora_8b10b_gtp_aurora_lane_4byte_0_i/aurora_8b10b_gtp_sym_dec_4byte_i/left_align_select_r\ : STD_LOGIC;
  signal drp_op_done : STD_LOGIC;
  signal drpaddr_i : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal drpdi_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^drpdo_out\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpen_i : STD_LOGIC;
  signal drpwe_i : STD_LOGIC;
  signal gtpe2_i_n_1 : STD_LOGIC;
  signal gtpe2_i_n_102 : STD_LOGIC;
  signal gtpe2_i_n_104 : STD_LOGIC;
  signal gtpe2_i_n_105 : STD_LOGIC;
  signal gtpe2_i_n_14 : STD_LOGIC;
  signal gtpe2_i_n_24 : STD_LOGIC;
  signal gtpe2_i_n_28 : STD_LOGIC;
  signal gtpe2_i_n_29 : STD_LOGIC;
  signal gtpe2_i_n_39 : STD_LOGIC;
  signal gtpe2_i_n_40 : STD_LOGIC;
  signal gtpe2_i_n_48 : STD_LOGIC;
  signal gtpe2_i_n_49 : STD_LOGIC;
  signal gtpe2_i_n_50 : STD_LOGIC;
  signal gtpe2_i_n_51 : STD_LOGIC;
  signal gtpe2_i_n_52 : STD_LOGIC;
  signal gtpe2_i_n_53 : STD_LOGIC;
  signal gtpe2_i_n_54 : STD_LOGIC;
  signal gtpe2_i_n_55 : STD_LOGIC;
  signal gtpe2_i_n_56 : STD_LOGIC;
  signal gtpe2_i_n_57 : STD_LOGIC;
  signal gtpe2_i_n_58 : STD_LOGIC;
  signal gtpe2_i_n_59 : STD_LOGIC;
  signal gtpe2_i_n_60 : STD_LOGIC;
  signal gtpe2_i_n_61 : STD_LOGIC;
  signal gtpe2_i_n_62 : STD_LOGIC;
  signal gtpe2_i_n_7 : STD_LOGIC;
  signal gtpe2_i_n_9 : STD_LOGIC;
  signal gtpe2_i_n_95 : STD_LOGIC;
  signal gtpe2_i_n_96 : STD_LOGIC;
  signal gtrxreset_out : STD_LOGIC;
  signal gtrxreset_seq_i_n_10 : STD_LOGIC;
  signal gtrxreset_seq_i_n_11 : STD_LOGIC;
  signal gtrxreset_seq_i_n_2 : STD_LOGIC;
  signal gtrxreset_seq_i_n_3 : STD_LOGIC;
  signal gtrxreset_seq_i_n_4 : STD_LOGIC;
  signal gtrxreset_seq_i_n_5 : STD_LOGIC;
  signal gtrxreset_seq_i_n_6 : STD_LOGIC;
  signal gtrxreset_seq_i_n_7 : STD_LOGIC;
  signal gtrxreset_seq_i_n_8 : STD_LOGIC;
  signal gtrxreset_seq_i_n_9 : STD_LOGIC;
  signal rd_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rx_buf_err_i : STD_LOGIC;
  signal rx_disp_err_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_not_in_table_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tx_buf_err_i : STD_LOGIC;
  signal NLW_gtpe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXPMARESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtpe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gtpe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtpe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtpe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtpe2_i : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of gtpe2_i_i_23 : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of gtpe2_i_i_27 : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of reset_count_r_i_2 : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \soft_err_r[0]_i_2\ : label is "soft_lutpair288";
begin
  DRP_OP_DONE_reg <= \^drp_op_done_reg\;
  RXCHARISK(3 downto 0) <= \^rxcharisk\(3 downto 0);
  RXDATA_OUT(31 downto 0) <= \^rxdata_out\(31 downto 0);
  RXREALIGN_OUT <= \^rxrealign_out\;
  drpdo_out(15 downto 0) <= \^drpdo_out\(15 downto 0);
\aurora_8b10b_gtp_sym_dec_4byte_i/left_align_select_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^rxcharisk\(2),
      I1 => \^rxcharisk\(3),
      I2 => \aurora_8b10b_gtp_aurora_lane_4byte_0_i/aurora_8b10b_gtp_sym_dec_4byte_i/left_align_select_r\,
      I3 => \left_align_select_r_reg[0]_0\,
      O => \left_align_select_r_reg[0]\
    );
\aurora_8b10b_gtp_sym_dec_4byte_i/left_align_select_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => \^rxcharisk\(2),
      I1 => \^rxcharisk\(1),
      I2 => \^rxcharisk\(3),
      I3 => \aurora_8b10b_gtp_aurora_lane_4byte_0_i/aurora_8b10b_gtp_sym_dec_4byte_i/left_align_select_r\,
      I4 => \left_align_select_r_reg[1]_0\,
      O => \left_align_select_r_reg[1]\
    );
gtpe2_i: unisim.vcomponents.GTPE2_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => B"00000000000000000000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 2,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CFOK_CFG => B"1001001000000000000000001000000111010000000",
      CFOK_CFG2 => B"0100000",
      CFOK_CFG3 => B"0100000",
      CFOK_CFG4 => '0',
      CFOK_CFG5 => B"00",
      CFOK_CFG6 => B"0000",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 7,
      CHAN_BOND_SEQ_1_1 => B"0101111100",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"0001",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"0000",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_COMMON_SWING => '0',
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 31,
      CLK_COR_MIN_LAT => 24,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0111110111",
      CLK_COR_SEQ_1_2 => B"0111110111",
      CLK_COR_SEQ_1_3 => B"0111110111",
      CLK_COR_SEQ_1_4 => B"0111110111",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0100000000",
      CLK_COR_SEQ_2_3 => B"0100000000",
      CLK_COR_SEQ_2_4 => B"0100000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 4,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"010",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CLKRSVD0_INVERTED => '0',
      IS_CLKRSVD1_INVERTED => '0',
      IS_DMONITORCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_SIGVALIDCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      LOOPBACK_CFG => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"3C",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_LOOPBACK_CFG => '0',
      PMA_RSV => X"00000333",
      PMA_RSV2 => X"00002040",
      PMA_RSV3 => B"00",
      PMA_RSV4 => B"0000",
      PMA_RSV5 => '0',
      PMA_RSV6 => '0',
      PMA_RSV7 => '0',
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"0000107FE406001041010",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"001001",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPMRESET_TIME => B"0001111",
      RXLPM_BIAS_STARTUP_DISABLE => '0',
      RXLPM_CFG => B"0110",
      RXLPM_CFG1 => '0',
      RXLPM_CM_CFG => '0',
      RXLPM_GC_CFG => B"111100010",
      RXLPM_GC_CFG2 => B"001",
      RXLPM_HF_CFG => B"00001111110000",
      RXLPM_HF_CFG2 => B"01010",
      RXLPM_HF_CFG3 => B"0000",
      RXLPM_HOLD_DURING_EIDLE => '0',
      RXLPM_INCM_CFG => '1',
      RXLPM_IPCM_CFG => '0',
      RXLPM_LF_CFG => B"000000001111110000",
      RXLPM_LF_CFG2 => B"01010",
      RXLPM_OSINT_CFG => B"100",
      RXOOB_CFG => B"0000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOSCALRESET_TIMEOUT => B"00000",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"C00002",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"000",
      RXPI_CFG1 => '1',
      RXPI_CFG2 => '1',
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '0',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_BIAS_CFG => B"0000111100110011",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 5,
      RX_CLKMUX_EN => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_DATA_WIDTH => 40,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"00000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SATA_PLL_CFG => "VCO_3000MHZ",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "FALSE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "2.0",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOOB_CFG => '0',
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '0',
      TXPI_CFG4 => '0',
      TXPI_CFG5 => B"000",
      TXPI_GREY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"000",
      TXPMARESET_TIME => B"00001",
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 5,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 40,
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0',
      USE_PCS_CLK_PHASE_SEL => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(14) => gtpe2_i_n_48,
      DMONITOROUT(13) => gtpe2_i_n_49,
      DMONITOROUT(12) => gtpe2_i_n_50,
      DMONITOROUT(11) => gtpe2_i_n_51,
      DMONITOROUT(10) => gtpe2_i_n_52,
      DMONITOROUT(9) => gtpe2_i_n_53,
      DMONITOROUT(8) => gtpe2_i_n_54,
      DMONITOROUT(7) => gtpe2_i_n_55,
      DMONITOROUT(6) => gtpe2_i_n_56,
      DMONITOROUT(5) => gtpe2_i_n_57,
      DMONITOROUT(4) => gtpe2_i_n_58,
      DMONITOROUT(3) => gtpe2_i_n_59,
      DMONITOROUT(2) => gtpe2_i_n_60,
      DMONITOROUT(1) => gtpe2_i_n_61,
      DMONITOROUT(0) => gtpe2_i_n_62,
      DRPADDR(8) => gtrxreset_seq_i_n_2,
      DRPADDR(7) => gtrxreset_seq_i_n_3,
      DRPADDR(6) => gtrxreset_seq_i_n_4,
      DRPADDR(5) => gtrxreset_seq_i_n_5,
      DRPADDR(4) => drpaddr_i(4),
      DRPADDR(3) => gtrxreset_seq_i_n_6,
      DRPADDR(2) => gtrxreset_seq_i_n_7,
      DRPADDR(1) => gtrxreset_seq_i_n_8,
      DRPADDR(0) => drpaddr_i(0),
      DRPCLK => drpclk_in,
      DRPDI(15 downto 0) => drpdi_i(15 downto 0),
      DRPDO(15 downto 0) => \^drpdo_out\(15 downto 0),
      DRPEN => drpen_i,
      DRPRDY => \^drp_op_done_reg\,
      DRPWE => drpwe_i,
      EYESCANDATAERROR => gtpe2_i_n_1,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTPRXN => rxn,
      GTPRXP => rxp,
      GTPTXN => txn,
      GTPTXP => txp,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => gtrxreset_out,
      GTTXRESET => gt_tx_reset_i,
      LOOPBACK(2 downto 0) => loopback(2 downto 0),
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDOUT(15 downto 0) => NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtpe2_i_PHYSTATUS_UNCONNECTED,
      PLL0CLK => gt0_pll0outclk_in,
      PLL0REFCLK => gt0_pll0outrefclk_in,
      PLL1CLK => gt0_pll1outclk_in,
      PLL1REFCLK => gt0_pll1outrefclk_in,
      PMARSVDIN0 => '0',
      PMARSVDIN1 => '0',
      PMARSVDIN2 => '0',
      PMARSVDIN3 => '0',
      PMARSVDIN4 => '0',
      PMARSVDOUT0 => NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED,
      PMARSVDOUT1 => NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXADAPTSELTEST(13 downto 0) => B"00000000000000",
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => rx_buf_err_i,
      RXBUFSTATUS(1) => gtpe2_i_n_104,
      RXBUFSTATUS(0) => gtpe2_i_n_105,
      RXBYTEISALIGNED => gtpe2_i_n_7,
      RXBYTEREALIGN => \^rxrealign_out\,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => gtpe2_i_n_9,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtpe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtpe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtpe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(3 downto 0) => RXCHARISCOMMA_OUT(3 downto 0),
      RXCHARISK(3 downto 0) => \^rxcharisk\(3 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(3 downto 0) => B"0000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(3 downto 0) => NLW_gtpe2_i_RXCHBONDO_UNCONNECTED(3 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1) => gtpe2_i_n_95,
      RXCLKCORCNT(0) => gtpe2_i_n_96,
      RXCOMINITDET => NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => gtpe2_i_n_14,
      RXCOMMADETEN => '1',
      RXCOMSASDET => NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(31 downto 0) => \^rxdata_out\(31 downto 0),
      RXDATAVALID(1 downto 0) => NLW_gtpe2_i_RXDATAVALID_UNCONNECTED(1 downto 0),
      RXDDIEN => '0',
      RXDFEXYDEN => '0',
      RXDISPERR(3 downto 0) => rx_disp_err_i(3 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtpe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtpe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFOVRDEN => '0',
      RXLPMOSINTNTRLEN => '0',
      RXLPMRESET => '0',
      RXMCOMMAALIGNEN => ENMCOMMAALIGN_IN,
      RXNOTINTABLE(3 downto 0) => rx_not_in_table_i(3 downto 0),
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTCFG(3 downto 0) => B"0010",
      RXOSINTDONE => NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED,
      RXOSINTEN => '1',
      RXOSINTHOLD => '0',
      RXOSINTID0(3 downto 0) => B"0000",
      RXOSINTNTRLEN => '0',
      RXOSINTOVRDEN => '0',
      RXOSINTPD => '0',
      RXOSINTSTARTED => NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED,
      RXOSINTSTROBE => '0',
      RXOSINTSTROBEDONE => NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED,
      RXOSINTSTROBESTARTED => NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED,
      RXOSINTTESTOVRDEN => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => gtpe2_i_n_24,
      RXOUTCLKFABRIC => NLW_gtpe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => ENMCOMMAALIGN_IN,
      RXPCSRESET => '0',
      RXPD(1) => power_down,
      RXPD(0) => power_down,
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPMARESETDONE => gtpe2_i_n_28,
      RXPOLARITY => RXPOLARITY_IN,
      RXPRBSCNTRESET => '0',
      RXPRBSERR => gtpe2_i_n_29,
      RXPRBSSEL(2 downto 0) => B"000",
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gtpe2_i_RXRATEDONE_UNCONNECTED,
      RXRATEMODE => '0',
      RXRESETDONE => rxfsm_rxresetdone_r3_reg,
      RXSLIDE => '0',
      RXSTARTOFSEQ(1 downto 0) => NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED(1 downto 0),
      RXSTATUS(2 downto 0) => NLW_gtpe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYNCALLIN => '0',
      RXSYNCDONE => NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED,
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => gt_rxuserrdy_i,
      RXUSRCLK => sync_clk,
      RXUSRCLK2 => user_clk,
      RXVALID => NLW_gtpe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      SIGVALIDCLK => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TX8B10BBYPASS(3 downto 0) => B"0000",
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1) => tx_buf_err_i,
      TXBUFSTATUS(0) => gtpe2_i_n_102,
      TXCHARDISPMODE(3 downto 0) => B"0000",
      TXCHARDISPVAL(3 downto 0) => B"0000",
      TXCHARISK(3 downto 0) => TXCHARISK_IN(3 downto 0),
      TXCOMFINISH => NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(31 downto 0) => TXDATA_IN(31 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1000",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtpe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => power_down,
      TXGEARBOXREADY => NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => tx_out_clk,
      TXOUTCLKFABRIC => gtpe2_i_n_39,
      TXOUTCLKPCS => gtpe2_i_n_40,
      TXOUTCLKSEL(2 downto 0) => B"010",
      TXPCSRESET => '0',
      TXPD(1) => power_down,
      TXPD(0) => power_down,
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtpe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtpe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '1',
      TXPIPPMSTEPSIZE(4 downto 0) => B"00000",
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPMARESETDONE => NLW_gtpe2_i_TXPMARESETDONE_UNCONNECTED,
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2 downto 0) => B"000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtpe2_i_TXRATEDONE_UNCONNECTED,
      TXRATEMODE => '0',
      TXRESETDONE => txfsm_txresetdone_r_reg,
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED,
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => gt_txuserrdy_i,
      TXUSRCLK => sync_clk,
      TXUSRCLK2 => user_clk
    );
gtpe2_i_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA3C000000"
    )
        port map (
      I0 => drpdi_in(8),
      I1 => gtrxreset_seq_i_n_9,
      I2 => gtrxreset_seq_i_n_11,
      I3 => gtrxreset_seq_i_n_10,
      I4 => rd_data(8),
      I5 => drp_op_done,
      O => drpdi_i(8)
    );
gtpe2_i_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA3C000000"
    )
        port map (
      I0 => drpdi_in(7),
      I1 => gtrxreset_seq_i_n_9,
      I2 => gtrxreset_seq_i_n_11,
      I3 => gtrxreset_seq_i_n_10,
      I4 => rd_data(7),
      I5 => drp_op_done,
      O => drpdi_i(7)
    );
gtpe2_i_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA3C000000"
    )
        port map (
      I0 => drpdi_in(6),
      I1 => gtrxreset_seq_i_n_9,
      I2 => gtrxreset_seq_i_n_11,
      I3 => gtrxreset_seq_i_n_10,
      I4 => rd_data(6),
      I5 => drp_op_done,
      O => drpdi_i(6)
    );
gtpe2_i_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA3C000000"
    )
        port map (
      I0 => drpdi_in(5),
      I1 => gtrxreset_seq_i_n_9,
      I2 => gtrxreset_seq_i_n_11,
      I3 => gtrxreset_seq_i_n_10,
      I4 => rd_data(5),
      I5 => drp_op_done,
      O => drpdi_i(5)
    );
gtpe2_i_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA3C000000"
    )
        port map (
      I0 => drpdi_in(4),
      I1 => gtrxreset_seq_i_n_9,
      I2 => gtrxreset_seq_i_n_11,
      I3 => gtrxreset_seq_i_n_10,
      I4 => rd_data(4),
      I5 => drp_op_done,
      O => drpdi_i(4)
    );
gtpe2_i_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA3C000000"
    )
        port map (
      I0 => drpdi_in(3),
      I1 => gtrxreset_seq_i_n_9,
      I2 => gtrxreset_seq_i_n_11,
      I3 => gtrxreset_seq_i_n_10,
      I4 => rd_data(3),
      I5 => drp_op_done,
      O => drpdi_i(3)
    );
gtpe2_i_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA3C000000"
    )
        port map (
      I0 => drpdi_in(2),
      I1 => gtrxreset_seq_i_n_9,
      I2 => gtrxreset_seq_i_n_11,
      I3 => gtrxreset_seq_i_n_10,
      I4 => rd_data(2),
      I5 => drp_op_done,
      O => drpdi_i(2)
    );
gtpe2_i_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA3C000000"
    )
        port map (
      I0 => drpdi_in(1),
      I1 => gtrxreset_seq_i_n_9,
      I2 => gtrxreset_seq_i_n_11,
      I3 => gtrxreset_seq_i_n_10,
      I4 => rd_data(1),
      I5 => drp_op_done,
      O => drpdi_i(1)
    );
gtpe2_i_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA3C000000"
    )
        port map (
      I0 => drpdi_in(0),
      I1 => gtrxreset_seq_i_n_9,
      I2 => gtrxreset_seq_i_n_11,
      I3 => gtrxreset_seq_i_n_10,
      I4 => rd_data(0),
      I5 => drp_op_done,
      O => drpdi_i(0)
    );
gtpe2_i_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => drpaddr_in(4),
      I1 => drp_op_done,
      O => drpaddr_i(4)
    );
gtpe2_i_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => drpaddr_in(0),
      I1 => drp_op_done,
      O => drpaddr_i(0)
    );
gtpe2_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA3C000000"
    )
        port map (
      I0 => drpdi_in(15),
      I1 => gtrxreset_seq_i_n_9,
      I2 => gtrxreset_seq_i_n_11,
      I3 => gtrxreset_seq_i_n_10,
      I4 => rd_data(15),
      I5 => drp_op_done,
      O => drpdi_i(15)
    );
gtpe2_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA3C000000"
    )
        port map (
      I0 => drpdi_in(14),
      I1 => gtrxreset_seq_i_n_9,
      I2 => gtrxreset_seq_i_n_11,
      I3 => gtrxreset_seq_i_n_10,
      I4 => rd_data(14),
      I5 => drp_op_done,
      O => drpdi_i(14)
    );
gtpe2_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA3C000000"
    )
        port map (
      I0 => drpdi_in(13),
      I1 => gtrxreset_seq_i_n_9,
      I2 => gtrxreset_seq_i_n_11,
      I3 => gtrxreset_seq_i_n_10,
      I4 => rd_data(13),
      I5 => drp_op_done,
      O => drpdi_i(13)
    );
gtpe2_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA3C000000"
    )
        port map (
      I0 => drpdi_in(12),
      I1 => gtrxreset_seq_i_n_9,
      I2 => gtrxreset_seq_i_n_11,
      I3 => gtrxreset_seq_i_n_10,
      I4 => rd_data(12),
      I5 => drp_op_done,
      O => drpdi_i(12)
    );
gtpe2_i_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA30000000"
    )
        port map (
      I0 => drpdi_in(11),
      I1 => gtrxreset_seq_i_n_11,
      I2 => gtrxreset_seq_i_n_9,
      I3 => rd_data(11),
      I4 => gtrxreset_seq_i_n_10,
      I5 => drp_op_done,
      O => drpdi_i(11)
    );
gtpe2_i_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA3C000000"
    )
        port map (
      I0 => drpdi_in(10),
      I1 => gtrxreset_seq_i_n_9,
      I2 => gtrxreset_seq_i_n_11,
      I3 => gtrxreset_seq_i_n_10,
      I4 => rd_data(10),
      I5 => drp_op_done,
      O => drpdi_i(10)
    );
gtpe2_i_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA3C000000"
    )
        port map (
      I0 => drpdi_in(9),
      I1 => gtrxreset_seq_i_n_9,
      I2 => gtrxreset_seq_i_n_11,
      I3 => gtrxreset_seq_i_n_10,
      I4 => rd_data(9),
      I5 => drp_op_done,
      O => drpdi_i(9)
    );
gtrxreset_seq_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_gtrxreset_seq
     port map (
      DRPADDR(6) => gtrxreset_seq_i_n_2,
      DRPADDR(5) => gtrxreset_seq_i_n_3,
      DRPADDR(4) => gtrxreset_seq_i_n_4,
      DRPADDR(3) => gtrxreset_seq_i_n_5,
      DRPADDR(2) => gtrxreset_seq_i_n_6,
      DRPADDR(1) => gtrxreset_seq_i_n_7,
      DRPADDR(0) => gtrxreset_seq_i_n_8,
      Q(15 downto 0) => rd_data(15 downto 0),
      SR(0) => SR(0),
      drp_op_done => drp_op_done,
      drpaddr_in(6 downto 3) => drpaddr_in(8 downto 5),
      drpaddr_in(2 downto 0) => drpaddr_in(3 downto 1),
      drpclk_in => drpclk_in,
      drpdo_out(15 downto 0) => \^drpdo_out\(15 downto 0),
      drpen_i => drpen_i,
      drpen_in => drpen_in,
      drpwe_i => drpwe_i,
      drpwe_in => drpwe_in,
      gt_common_reset_out => gt_common_reset_out,
      gtrxreset_o_reg_0 => \^drp_op_done_reg\,
      gtrxreset_out => gtrxreset_out,
      in0 => gtpe2_i_n_28,
      init_clk_in => init_clk_in,
      \out\(2) => gtrxreset_seq_i_n_9,
      \out\(1) => gtrxreset_seq_i_n_10,
      \out\(0) => gtrxreset_seq_i_n_11
    );
hard_err_gt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^rxrealign_out\,
      I1 => rx_buf_err_i,
      I2 => tx_buf_err_i,
      O => hard_err_gt0
    );
\left_align_select_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001D600000000"
    )
        port map (
      I0 => \^rxcharisk\(2),
      I1 => \^rxcharisk\(0),
      I2 => \^rxcharisk\(1),
      I3 => \^rxcharisk\(3),
      I4 => first_v_received_r,
      I5 => align_r_reg,
      O => \aurora_8b10b_gtp_aurora_lane_4byte_0_i/aurora_8b10b_gtp_sym_dec_4byte_i/left_align_select_r\
    );
reset_count_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F0E"
    )
        port map (
      I0 => rx_disp_err_i(0),
      I1 => rx_not_in_table_i(0),
      I2 => rst_r_reg,
      I3 => rx_disp_err_i(1),
      I4 => rx_not_in_table_i(1),
      O => reset_count_r_reg
    );
reset_count_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE0000FFFF"
    )
        port map (
      I0 => rx_not_in_table_i(3),
      I1 => rx_disp_err_i(3),
      I2 => rx_not_in_table_i(2),
      I3 => rx_disp_err_i(2),
      I4 => rst_r_reg,
      I5 => consecutive_commas_r,
      O => reset_count_r_reg_0
    );
\soft_err_r[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rx_disp_err_i(0),
      I1 => rx_not_in_table_i(0),
      O => \soft_err_r_reg[0]\
    );
\soft_err_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rx_disp_err_i(1),
      I1 => rx_not_in_table_i(1),
      O => \soft_err_r_reg[1]\
    );
\soft_err_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rx_disp_err_i(2),
      I1 => rx_not_in_table_i(2),
      O => \soft_err_r_reg[2]\
    );
\soft_err_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rx_disp_err_i(3),
      I1 => rx_not_in_table_i(3),
      O => \soft_err_r_reg[3]\
    );
\word_aligned_control_bits_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBCB3B0BF8C83808"
    )
        port map (
      I0 => \^rxcharisk\(0),
      I1 => \left_align_select_r_reg[1]_0\,
      I2 => \left_align_select_r_reg[0]_0\,
      I3 => \^rxcharisk\(1),
      I4 => \^rxcharisk\(2),
      I5 => \^rxcharisk\(3),
      O => \word_aligned_control_bits_r_reg[3]\
    );
\word_aligned_data_r[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^rxdata_out\(15),
      I1 => \left_align_select_r_reg[1]_0\,
      I2 => \left_align_select_r_reg[0]_0\,
      I3 => \^rxdata_out\(7),
      I4 => \previous_cycle_data_r_reg[7]\(7),
      I5 => \^rxdata_out\(23),
      O => \word_aligned_data_r_reg[16]\(7)
    );
\word_aligned_data_r[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^rxdata_out\(14),
      I1 => \left_align_select_r_reg[1]_0\,
      I2 => \left_align_select_r_reg[0]_0\,
      I3 => \^rxdata_out\(6),
      I4 => \previous_cycle_data_r_reg[7]\(6),
      I5 => \^rxdata_out\(22),
      O => \word_aligned_data_r_reg[16]\(6)
    );
\word_aligned_data_r[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^rxdata_out\(13),
      I1 => \left_align_select_r_reg[1]_0\,
      I2 => \left_align_select_r_reg[0]_0\,
      I3 => \^rxdata_out\(5),
      I4 => \previous_cycle_data_r_reg[7]\(5),
      I5 => \^rxdata_out\(21),
      O => \word_aligned_data_r_reg[16]\(5)
    );
\word_aligned_data_r[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^rxdata_out\(12),
      I1 => \left_align_select_r_reg[1]_0\,
      I2 => \left_align_select_r_reg[0]_0\,
      I3 => \^rxdata_out\(4),
      I4 => \previous_cycle_data_r_reg[7]\(4),
      I5 => \^rxdata_out\(20),
      O => \word_aligned_data_r_reg[16]\(4)
    );
\word_aligned_data_r[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^rxdata_out\(11),
      I1 => \left_align_select_r_reg[1]_0\,
      I2 => \left_align_select_r_reg[0]_0\,
      I3 => \^rxdata_out\(3),
      I4 => \previous_cycle_data_r_reg[7]\(3),
      I5 => \^rxdata_out\(19),
      O => \word_aligned_data_r_reg[16]\(3)
    );
\word_aligned_data_r[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^rxdata_out\(10),
      I1 => \left_align_select_r_reg[1]_0\,
      I2 => \left_align_select_r_reg[0]_0\,
      I3 => \^rxdata_out\(2),
      I4 => \previous_cycle_data_r_reg[7]\(2),
      I5 => \^rxdata_out\(18),
      O => \word_aligned_data_r_reg[16]\(2)
    );
\word_aligned_data_r[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^rxdata_out\(9),
      I1 => \left_align_select_r_reg[1]_0\,
      I2 => \left_align_select_r_reg[0]_0\,
      I3 => \^rxdata_out\(1),
      I4 => \previous_cycle_data_r_reg[7]\(1),
      I5 => \^rxdata_out\(17),
      O => \word_aligned_data_r_reg[16]\(1)
    );
\word_aligned_data_r[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^rxdata_out\(8),
      I1 => \left_align_select_r_reg[1]_0\,
      I2 => \left_align_select_r_reg[0]_0\,
      I3 => \^rxdata_out\(0),
      I4 => \previous_cycle_data_r_reg[7]\(0),
      I5 => \^rxdata_out\(16),
      O => \word_aligned_data_r_reg[16]\(0)
    );
\word_aligned_data_r[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^rxdata_out\(23),
      I1 => \left_align_select_r_reg[1]_0\,
      I2 => \left_align_select_r_reg[0]_0\,
      I3 => \^rxdata_out\(15),
      I4 => \^rxdata_out\(7),
      I5 => \^rxdata_out\(31),
      O => \word_aligned_data_r_reg[24]\(7)
    );
\word_aligned_data_r[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^rxdata_out\(22),
      I1 => \left_align_select_r_reg[1]_0\,
      I2 => \left_align_select_r_reg[0]_0\,
      I3 => \^rxdata_out\(14),
      I4 => \^rxdata_out\(6),
      I5 => \^rxdata_out\(30),
      O => \word_aligned_data_r_reg[24]\(6)
    );
\word_aligned_data_r[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^rxdata_out\(21),
      I1 => \left_align_select_r_reg[1]_0\,
      I2 => \left_align_select_r_reg[0]_0\,
      I3 => \^rxdata_out\(13),
      I4 => \^rxdata_out\(5),
      I5 => \^rxdata_out\(29),
      O => \word_aligned_data_r_reg[24]\(5)
    );
\word_aligned_data_r[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^rxdata_out\(20),
      I1 => \left_align_select_r_reg[1]_0\,
      I2 => \left_align_select_r_reg[0]_0\,
      I3 => \^rxdata_out\(12),
      I4 => \^rxdata_out\(4),
      I5 => \^rxdata_out\(28),
      O => \word_aligned_data_r_reg[24]\(4)
    );
\word_aligned_data_r[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^rxdata_out\(19),
      I1 => \left_align_select_r_reg[1]_0\,
      I2 => \left_align_select_r_reg[0]_0\,
      I3 => \^rxdata_out\(11),
      I4 => \^rxdata_out\(3),
      I5 => \^rxdata_out\(27),
      O => \word_aligned_data_r_reg[24]\(3)
    );
\word_aligned_data_r[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^rxdata_out\(18),
      I1 => \left_align_select_r_reg[1]_0\,
      I2 => \left_align_select_r_reg[0]_0\,
      I3 => \^rxdata_out\(10),
      I4 => \^rxdata_out\(2),
      I5 => \^rxdata_out\(26),
      O => \word_aligned_data_r_reg[24]\(2)
    );
\word_aligned_data_r[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^rxdata_out\(17),
      I1 => \left_align_select_r_reg[1]_0\,
      I2 => \left_align_select_r_reg[0]_0\,
      I3 => \^rxdata_out\(9),
      I4 => \^rxdata_out\(1),
      I5 => \^rxdata_out\(25),
      O => \word_aligned_data_r_reg[24]\(1)
    );
\word_aligned_data_r[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^rxdata_out\(16),
      I1 => \left_align_select_r_reg[1]_0\,
      I2 => \left_align_select_r_reg[0]_0\,
      I3 => \^rxdata_out\(8),
      I4 => \^rxdata_out\(0),
      I5 => \^rxdata_out\(24),
      O => \word_aligned_data_r_reg[24]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_uart_app_s is
  port (
    LED1_ON : out STD_LOGIC;
    HP_UART_RX : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk_out3 : in STD_LOGIC;
    fpga_rst_reg : in STD_LOGIC;
    pll_not_locked_i_2dly : in STD_LOGIC;
    SFPP10_ABS_10 : in STD_LOGIC;
    SFPP7_ABS_7 : in STD_LOGIC;
    tx_resetdone_out : in STD_LOGIC;
    hard_err : in STD_LOGIC;
    channel_up : in STD_LOGIC;
    lane_up : in STD_LOGIC;
    rx_resetdone_out : in STD_LOGIC;
    link_reset_i_2dly : in STD_LOGIC;
    soft_err : in STD_LOGIC;
    rx_verify_err : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rx_comm_err : in STD_LOGIC_VECTOR ( 9 downto 0 );
    SFPP8_LOS : in STD_LOGIC;
    SFPP8_ABS_8 : in STD_LOGIC;
    SFPP9_LOS : in STD_LOGIC;
    SFPP9_ABS_9 : in STD_LOGIC;
    SFPP5_LOS : in STD_LOGIC;
    SFPP1_LOS : in STD_LOGIC;
    SFPP5_ABS_5 : in STD_LOGIC;
    SFPP1_ABS_1 : in STD_LOGIC;
    SFPP4_LOS : in STD_LOGIC;
    SFPP0_LOS : in STD_LOGIC;
    SFPP4_ABS_4 : in STD_LOGIC;
    SFPP0_ABS_0 : in STD_LOGIC;
    SFPP6_LOS : in STD_LOGIC;
    SFPP11_LOS : in STD_LOGIC;
    SFPP6_ABS_6 : in STD_LOGIC;
    SFPP11_ABS_11 : in STD_LOGIC;
    SFPP10_LOS : in STD_LOGIC;
    SFPP7_LOS : in STD_LOGIC;
    SFPP3_LOS : in STD_LOGIC;
    SFPP12_LOS : in STD_LOGIC;
    SFPP3_ABS_3 : in STD_LOGIC;
    SFPP12_ABS_12 : in STD_LOGIC;
    SFPP2_LOS : in STD_LOGIC;
    SFPP13_LOS : in STD_LOGIC;
    SFPP2_ABS_2 : in STD_LOGIC;
    SFPP13_ABS_13 : in STD_LOGIC;
    HP_UART_TX : in STD_LOGIC;
    FMC_LPC_TX0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_uart_app_s : entity is "uart_app_s";
end st_lc_fpga_top_0_uart_app_s;

architecture STRUCTURE of st_lc_fpga_top_0_uart_app_s is
  signal \^led1_on\ : STD_LOGIC;
  signal U_uart_top_n_16 : STD_LOGIC;
  signal U_uart_top_n_18 : STD_LOGIC;
  signal U_uart_top_n_19 : STD_LOGIC;
  signal U_uart_top_n_2 : STD_LOGIC;
  signal U_uart_top_n_21 : STD_LOGIC;
  signal U_uart_top_n_22 : STD_LOGIC;
  signal U_uart_top_n_24 : STD_LOGIC;
  signal U_uart_top_n_25 : STD_LOGIC;
  signal U_uart_top_n_26 : STD_LOGIC;
  signal U_uart_top_n_27 : STD_LOGIC;
  signal U_uart_top_n_28 : STD_LOGIC;
  signal U_uart_top_n_29 : STD_LOGIC;
  signal U_uart_top_n_3 : STD_LOGIC;
  signal U_uart_top_n_34 : STD_LOGIC;
  signal U_uart_top_n_35 : STD_LOGIC;
  signal U_uart_top_n_36 : STD_LOGIC;
  signal U_uart_top_n_38 : STD_LOGIC;
  signal U_uart_top_n_4 : STD_LOGIC;
  signal U_uart_top_n_40 : STD_LOGIC;
  signal U_uart_top_n_41 : STD_LOGIC;
  signal U_uart_top_n_42 : STD_LOGIC;
  signal U_uart_top_n_43 : STD_LOGIC;
  signal U_uart_top_n_44 : STD_LOGIC;
  signal U_uart_top_n_45 : STD_LOGIC;
  signal U_uart_top_n_46 : STD_LOGIC;
  signal U_uart_top_n_47 : STD_LOGIC;
  signal U_uart_top_n_5 : STD_LOGIC;
  signal U_uart_top_n_6 : STD_LOGIC;
  signal U_uart_top_n_7 : STD_LOGIC;
  signal U_uart_top_n_8 : STD_LOGIC;
  signal \a7_led_rx_dly_reg_n_0_[0]\ : STD_LOGIC;
  signal \a7_led_rx_dly_reg_n_0_[1]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rx_data_cnt : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rx_data_cnt0 : STD_LOGIC;
  signal rx_data_cnt1 : STD_LOGIC;
  signal rx_data_cnt1_carry_i_1_n_0 : STD_LOGIC;
  signal rx_data_cnt1_carry_i_2_n_0 : STD_LOGIC;
  signal rx_data_cnt1_carry_i_3_n_0 : STD_LOGIC;
  signal rx_data_cnt1_carry_i_4_n_0 : STD_LOGIC;
  signal rx_data_cnt1_carry_i_5_n_0 : STD_LOGIC;
  signal rx_data_cnt1_carry_i_6_n_0 : STD_LOGIC;
  signal rx_data_cnt1_carry_i_7_n_0 : STD_LOGIC;
  signal rx_data_cnt1_carry_i_8_n_0 : STD_LOGIC;
  signal rx_data_cnt1_carry_n_1 : STD_LOGIC;
  signal rx_data_cnt1_carry_n_2 : STD_LOGIC;
  signal rx_data_cnt1_carry_n_3 : STD_LOGIC;
  signal \rx_data_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data_cnt[6]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data_cnt[6]_i_5_n_0\ : STD_LOGIC;
  signal rx_data_length : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rx_data_length0 : STD_LOGIC;
  signal rx_frame_state : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rx_frame_state218_in : STD_LOGIC;
  signal \rx_frame_state2_inferred__1_carry_i_1_n_0\ : STD_LOGIC;
  signal \rx_frame_state2_inferred__1_carry_i_2_n_0\ : STD_LOGIC;
  signal \rx_frame_state2_inferred__1_carry_i_3_n_0\ : STD_LOGIC;
  signal \rx_frame_state2_inferred__1_carry_i_4_n_0\ : STD_LOGIC;
  signal \rx_frame_state2_inferred__1_carry_i_5_n_0\ : STD_LOGIC;
  signal \rx_frame_state2_inferred__1_carry_i_6_n_0\ : STD_LOGIC;
  signal \rx_frame_state2_inferred__1_carry_i_7_n_0\ : STD_LOGIC;
  signal \rx_frame_state2_inferred__1_carry_i_8_n_0\ : STD_LOGIC;
  signal \rx_frame_state2_inferred__1_carry_n_1\ : STD_LOGIC;
  signal \rx_frame_state2_inferred__1_carry_n_2\ : STD_LOGIC;
  signal \rx_frame_state2_inferred__1_carry_n_3\ : STD_LOGIC;
  signal \rx_frame_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_frame_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_frame_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \rx_frame_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \rx_frame_state[4]_i_10_n_0\ : STD_LOGIC;
  signal \rx_frame_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \rx_frame_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_frame_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_frame_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \rx_frame_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \rx_frame_state_reg_n_0_[4]\ : STD_LOGIC;
  signal rx_length_char_cnt : STD_LOGIC;
  signal rx_txcmd_buffer : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal serial_tx_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \serial_tx_data[0]_i_3_n_0\ : STD_LOGIC;
  signal \serial_tx_data[0]_i_5_n_0\ : STD_LOGIC;
  signal \serial_tx_data[0]_i_6_n_0\ : STD_LOGIC;
  signal \serial_tx_data[0]_i_7_n_0\ : STD_LOGIC;
  signal \serial_tx_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \serial_tx_data[1]_i_3_n_0\ : STD_LOGIC;
  signal \serial_tx_data[1]_i_6_n_0\ : STD_LOGIC;
  signal \serial_tx_data[1]_i_7_n_0\ : STD_LOGIC;
  signal \serial_tx_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \serial_tx_data[2]_i_3_n_0\ : STD_LOGIC;
  signal \serial_tx_data[2]_i_4_n_0\ : STD_LOGIC;
  signal \serial_tx_data[2]_i_5_n_0\ : STD_LOGIC;
  signal \serial_tx_data[2]_i_6_n_0\ : STD_LOGIC;
  signal \serial_tx_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \serial_tx_data[3]_i_3_n_0\ : STD_LOGIC;
  signal \serial_tx_data[3]_i_4_n_0\ : STD_LOGIC;
  signal \serial_tx_data[4]_i_3_n_0\ : STD_LOGIC;
  signal \serial_tx_data[4]_i_4_n_0\ : STD_LOGIC;
  signal \serial_tx_data[4]_i_5_n_0\ : STD_LOGIC;
  signal \serial_tx_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \serial_tx_data[5]_i_3_n_0\ : STD_LOGIC;
  signal \serial_tx_data[5]_i_4_n_0\ : STD_LOGIC;
  signal \serial_tx_data[6]_i_5_n_0\ : STD_LOGIC;
  signal \serial_tx_data[6]_i_6_n_0\ : STD_LOGIC;
  signal \serial_tx_data[6]_i_8_n_0\ : STD_LOGIC;
  signal \serial_tx_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \serial_tx_data[7]_i_4_n_0\ : STD_LOGIC;
  signal \serial_tx_data[7]_i_5_n_0\ : STD_LOGIC;
  signal \serial_tx_data_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \serial_tx_data_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal soft_reset_cmd0 : STD_LOGIC;
  signal soft_reset_cmd_reg_n_0 : STD_LOGIC;
  signal spi_flash_switch : STD_LOGIC;
  signal spi_flash_switch_i_3_n_0 : STD_LOGIC;
  signal tx_busy : STD_LOGIC;
  signal tx_busy_reg : STD_LOGIC;
  signal tx_data_cnt : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tx_data_cnt0 : STD_LOGIC;
  signal \tx_data_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \tx_data_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_data_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_data_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_data_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \tx_data_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal tx_frame_state : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \tx_frame_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \tx_frame_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \tx_frame_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \tx_frame_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \tx_frame_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \tx_frame_state[4]_i_4_n_0\ : STD_LOGIC;
  signal \tx_frame_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_frame_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_frame_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_frame_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \tx_frame_state_reg_n_0_[4]\ : STD_LOGIC;
  signal tx_length_char_cnt : STD_LOGIC;
  signal tx_valid_i_2_n_0 : STD_LOGIC;
  signal tx_valid_i_3_n_0 : STD_LOGIC;
  signal tx_valid_reg_n_0 : STD_LOGIC;
  signal NLW_rx_data_cnt1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rx_frame_state2_inferred__1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rx_data_cnt[2]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \rx_data_cnt[3]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \rx_data_cnt[4]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \rx_data_cnt[6]_i_5\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \serial_tx_data[1]_i_2\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \serial_tx_data[2]_i_2\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \serial_tx_data[2]_i_4\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \serial_tx_data[2]_i_6\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \serial_tx_data[6]_i_8\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \serial_tx_data[7]_i_5\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \tx_data_cnt[1]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \tx_data_cnt[2]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \tx_data_cnt[3]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \tx_data_cnt[4]_i_3\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of tx_valid_i_2 : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of tx_valid_i_3 : label is "soft_lutpair414";
begin
  E(0) <= spi_flash_switch;
  LED1_ON <= \^led1_on\;
U_uart_top: entity work.st_lc_fpga_top_0_uart_top
     port map (
      CO(0) => rx_data_cnt1,
      D(3) => U_uart_top_n_25,
      D(2) => U_uart_top_n_26,
      D(1) => U_uart_top_n_27,
      D(0) => U_uart_top_n_28,
      E(0) => rx_data_cnt0,
      HP_UART_RX => HP_UART_RX,
      HP_UART_TX => HP_UART_TX,
      Q(7) => U_uart_top_n_3,
      Q(6) => U_uart_top_n_4,
      Q(5) => U_uart_top_n_5,
      Q(4) => U_uart_top_n_6,
      Q(3) => U_uart_top_n_7,
      Q(2) => U_uart_top_n_8,
      Q(1 downto 0) => p_14_in(1 downto 0),
      SR(0) => U_uart_top_n_21,
      \a7_led_rx_dly_reg[2]\(0) => p_0_in,
      clk_out3 => clk_out3,
      fpga_led_reg => \^led1_on\,
      fpga_rst_reg => fpga_rst_reg,
      lane_up => lane_up,
      link_reset_i_2dly_reg => \serial_tx_data[5]_i_2_n_0\,
      pll_not_locked_i_2dly => pll_not_locked_i_2dly,
      rx_data_cnt(6 downto 0) => rx_data_cnt(6 downto 0),
      \rx_data_cnt_reg[2]\ => U_uart_top_n_22,
      \rx_data_cnt_reg[6]\(0) => rx_frame_state218_in,
      \rx_data_length_reg[0]\(0) => rx_data_length0,
      rx_frame_state(4 downto 0) => rx_frame_state(4 downto 0),
      \rx_frame_state_reg[0]\ => U_uart_top_n_18,
      \rx_frame_state_reg[0]_0\ => \rx_frame_state_reg_n_0_[0]\,
      \rx_frame_state_reg[1]\ => U_uart_top_n_2,
      \rx_frame_state_reg[1]_0\ => \rx_frame_state_reg_n_0_[1]\,
      \rx_frame_state_reg[2]\ => \rx_frame_state_reg_n_0_[2]\,
      \rx_frame_state_reg[3]\ => \rx_frame_state_reg_n_0_[3]\,
      \rx_frame_state_reg[4]\ => U_uart_top_n_16,
      \rx_frame_state_reg[4]_0\ => U_uart_top_n_19,
      \rx_frame_state_reg[4]_1\ => \rx_frame_state[4]_i_10_n_0\,
      \rx_frame_state_reg[4]_2\ => \rx_frame_state_reg_n_0_[4]\,
      rx_length_char_cnt => rx_length_char_cnt,
      rx_length_char_cnt_reg => U_uart_top_n_46,
      \rx_txcmd_buffer_reg[3]\(3 downto 0) => rx_txcmd_buffer(3 downto 0),
      \rx_txcmd_buffer_reg[4]\ => spi_flash_switch_i_3_n_0,
      \serial_tx_data_reg[2]\ => U_uart_top_n_24,
      \serial_tx_data_reg[2]_0\ => U_uart_top_n_29,
      \serial_tx_data_reg[2]_1\ => U_uart_top_n_38,
      \serial_tx_data_reg[2]_2\ => U_uart_top_n_42,
      \serial_tx_data_reg[3]\ => U_uart_top_n_34,
      \serial_tx_data_reg[5]\ => U_uart_top_n_35,
      \serial_tx_data_reg[7]\ => U_uart_top_n_36,
      \serial_tx_data_reg[7]_0\(7 downto 0) => serial_tx_data(7 downto 0),
      soft_err => soft_err,
      soft_reset_cmd0 => soft_reset_cmd0,
      soft_reset_cmd_reg => soft_reset_cmd_reg_n_0,
      spi_flash_switch => spi_flash_switch,
      spi_flash_switch_reg => U_uart_top_n_44,
      tx_busy => tx_busy,
      tx_busy_reg => tx_busy_reg,
      \tx_data_cnt_reg[0]\ => tx_valid_i_3_n_0,
      \tx_data_cnt_reg[1]\(0) => tx_data_cnt0,
      \tx_data_cnt_reg[1]_0\ => \serial_tx_data[4]_i_3_n_0\,
      \tx_data_cnt_reg[1]_1\ => \serial_tx_data[6]_i_6_n_0\,
      \tx_data_cnt_reg[1]_2\ => \serial_tx_data[1]_i_3_n_0\,
      \tx_data_cnt_reg[1]_3\ => \serial_tx_data[3]_i_2_n_0\,
      \tx_data_cnt_reg[1]_4\ => \serial_tx_data[3]_i_3_n_0\,
      \tx_data_cnt_reg[1]_5\ => \serial_tx_data[5]_i_3_n_0\,
      \tx_data_cnt_reg[1]_6\ => \serial_tx_data[7]_i_4_n_0\,
      \tx_data_cnt_reg[2]\ => \serial_tx_data_reg[0]_i_4_n_0\,
      \tx_data_cnt_reg[3]\(0) => tx_data_cnt(1),
      \tx_data_cnt_reg[3]_0\ => \serial_tx_data[2]_i_2_n_0\,
      \tx_data_cnt_reg[3]_1\ => \serial_tx_data[2]_i_3_n_0\,
      \tx_data_cnt_reg[3]_2\ => \serial_tx_data[6]_i_5_n_0\,
      \tx_data_cnt_reg[3]_3\ => \serial_tx_data[0]_i_5_n_0\,
      \tx_data_cnt_reg[4]\ => \serial_tx_data[1]_i_2_n_0\,
      \tx_data_cnt_reg[4]_0\(3) => \tx_data_cnt_reg_n_0_[4]\,
      \tx_data_cnt_reg[4]_0\(2) => \tx_data_cnt_reg_n_0_[3]\,
      \tx_data_cnt_reg[4]_0\(1) => \tx_data_cnt_reg_n_0_[2]\,
      \tx_data_cnt_reg[4]_0\(0) => \tx_data_cnt_reg_n_0_[1]\,
      \tx_data_cnt_reg[4]_1\ => \serial_tx_data[4]_i_4_n_0\,
      \tx_data_cnt_reg[4]_2\ => \serial_tx_data[0]_i_3_n_0\,
      \tx_data_cnt_reg[4]_3\ => tx_valid_i_2_n_0,
      tx_frame_state(3 downto 0) => tx_frame_state(4 downto 1),
      \tx_frame_state_reg[0]\ => U_uart_top_n_40,
      \tx_frame_state_reg[0]_0\ => \tx_frame_state_reg_n_0_[0]\,
      \tx_frame_state_reg[1]\ => \tx_frame_state[4]_i_4_n_0\,
      \tx_frame_state_reg[1]_0\ => \tx_frame_state_reg_n_0_[1]\,
      \tx_frame_state_reg[2]\ => \tx_frame_state_reg_n_0_[2]\,
      \tx_frame_state_reg[3]\ => U_uart_top_n_41,
      \tx_frame_state_reg[3]_0\ => U_uart_top_n_43,
      \tx_frame_state_reg[3]_1\ => \tx_frame_state_reg_n_0_[3]\,
      \tx_frame_state_reg[4]\ => \tx_frame_state_reg_n_0_[4]\,
      tx_length_char_cnt => tx_length_char_cnt,
      tx_length_char_cnt_reg => U_uart_top_n_47,
      tx_valid_reg => U_uart_top_n_45,
      tx_valid_reg_0(0) => tx_valid_reg_n_0
    );
\a7_led_rx_dly_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => FMC_LPC_TX0,
      Q => \a7_led_rx_dly_reg_n_0_[0]\,
      R => '0'
    );
\a7_led_rx_dly_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \a7_led_rx_dly_reg_n_0_[0]\,
      Q => \a7_led_rx_dly_reg_n_0_[1]\,
      R => '0'
    );
\a7_led_rx_dly_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \a7_led_rx_dly_reg_n_0_[1]\,
      Q => p_0_in,
      R => '0'
    );
fpga_led_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => p_0_in,
      Q => \^led1_on\,
      R => '0'
    );
rx_data_cnt1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rx_data_cnt1,
      CO(2) => rx_data_cnt1_carry_n_1,
      CO(1) => rx_data_cnt1_carry_n_2,
      CO(0) => rx_data_cnt1_carry_n_3,
      CYINIT => '0',
      DI(3) => rx_data_cnt1_carry_i_1_n_0,
      DI(2) => rx_data_cnt1_carry_i_2_n_0,
      DI(1) => rx_data_cnt1_carry_i_3_n_0,
      DI(0) => rx_data_cnt1_carry_i_4_n_0,
      O(3 downto 0) => NLW_rx_data_cnt1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => rx_data_cnt1_carry_i_5_n_0,
      S(2) => rx_data_cnt1_carry_i_6_n_0,
      S(1) => rx_data_cnt1_carry_i_7_n_0,
      S(0) => rx_data_cnt1_carry_i_8_n_0
    );
rx_data_cnt1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_data_length(6),
      I1 => rx_data_cnt(6),
      O => rx_data_cnt1_carry_i_1_n_0
    );
rx_data_cnt1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => rx_data_length(4),
      I1 => rx_data_cnt(4),
      I2 => rx_data_length(5),
      I3 => rx_data_cnt(5),
      O => rx_data_cnt1_carry_i_2_n_0
    );
rx_data_cnt1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => rx_data_length(2),
      I1 => rx_data_cnt(2),
      I2 => rx_data_length(3),
      I3 => rx_data_cnt(3),
      O => rx_data_cnt1_carry_i_3_n_0
    );
rx_data_cnt1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => rx_data_length(0),
      I1 => rx_data_cnt(0),
      I2 => rx_data_length(1),
      I3 => rx_data_cnt(1),
      O => rx_data_cnt1_carry_i_4_n_0
    );
rx_data_cnt1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rx_data_cnt(6),
      I1 => rx_data_length(6),
      O => rx_data_cnt1_carry_i_5_n_0
    );
rx_data_cnt1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rx_data_cnt(4),
      I1 => rx_data_length(4),
      I2 => rx_data_cnt(5),
      I3 => rx_data_length(5),
      O => rx_data_cnt1_carry_i_6_n_0
    );
rx_data_cnt1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rx_data_cnt(2),
      I1 => rx_data_length(2),
      I2 => rx_data_cnt(3),
      I3 => rx_data_length(3),
      O => rx_data_cnt1_carry_i_7_n_0
    );
rx_data_cnt1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rx_data_cnt(0),
      I1 => rx_data_length(0),
      I2 => rx_data_cnt(1),
      I3 => rx_data_length(1),
      O => rx_data_cnt1_carry_i_8_n_0
    );
\rx_data_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DE"
    )
        port map (
      I0 => rx_data_cnt(0),
      I1 => rx_frame_state(3),
      I2 => rx_data_cnt0,
      I3 => U_uart_top_n_22,
      O => \rx_data_cnt[0]_i_1_n_0\
    );
\rx_data_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_data_cnt(1),
      I1 => rx_data_cnt(0),
      O => \rx_data_cnt[1]_i_1_n_0\
    );
\rx_data_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rx_data_cnt(2),
      I1 => rx_data_cnt(1),
      I2 => rx_data_cnt(0),
      O => \rx_data_cnt[2]_i_1_n_0\
    );
\rx_data_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rx_data_cnt(3),
      I1 => rx_data_cnt(0),
      I2 => rx_data_cnt(1),
      I3 => rx_data_cnt(2),
      O => \rx_data_cnt[3]_i_1_n_0\
    );
\rx_data_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => rx_data_cnt(4),
      I1 => rx_data_cnt(2),
      I2 => rx_data_cnt(1),
      I3 => rx_data_cnt(0),
      I4 => rx_data_cnt(3),
      O => \rx_data_cnt[4]_i_1_n_0\
    );
\rx_data_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rx_data_cnt(3),
      I1 => rx_data_cnt(0),
      I2 => rx_data_cnt(1),
      I3 => rx_data_cnt(2),
      I4 => rx_data_cnt(4),
      I5 => rx_data_cnt(5),
      O => \rx_data_cnt[5]_i_1_n_0\
    );
\rx_data_cnt[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => rx_data_cnt(6),
      I1 => \rx_data_cnt[6]_i_5_n_0\,
      I2 => rx_data_cnt(5),
      O => \rx_data_cnt[6]_i_3_n_0\
    );
\rx_data_cnt[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => rx_data_cnt(3),
      I1 => rx_data_cnt(0),
      I2 => rx_data_cnt(1),
      I3 => rx_data_cnt(2),
      I4 => rx_data_cnt(4),
      O => \rx_data_cnt[6]_i_5_n_0\
    );
\rx_data_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \rx_data_cnt[0]_i_1_n_0\,
      Q => rx_data_cnt(0),
      R => '0'
    );
\rx_data_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => rx_data_cnt0,
      D => \rx_data_cnt[1]_i_1_n_0\,
      Q => rx_data_cnt(1),
      R => U_uart_top_n_21
    );
\rx_data_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => rx_data_cnt0,
      D => \rx_data_cnt[2]_i_1_n_0\,
      Q => rx_data_cnt(2),
      R => U_uart_top_n_21
    );
\rx_data_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => rx_data_cnt0,
      D => \rx_data_cnt[3]_i_1_n_0\,
      Q => rx_data_cnt(3),
      R => U_uart_top_n_21
    );
\rx_data_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => rx_data_cnt0,
      D => \rx_data_cnt[4]_i_1_n_0\,
      Q => rx_data_cnt(4),
      R => U_uart_top_n_21
    );
\rx_data_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => rx_data_cnt0,
      D => \rx_data_cnt[5]_i_1_n_0\,
      Q => rx_data_cnt(5),
      R => U_uart_top_n_21
    );
\rx_data_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => rx_data_cnt0,
      D => \rx_data_cnt[6]_i_3_n_0\,
      Q => rx_data_cnt(6),
      R => U_uart_top_n_21
    );
\rx_data_length_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => rx_data_length0,
      D => p_14_in(0),
      Q => rx_data_length(0),
      R => '0'
    );
\rx_data_length_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => rx_data_length0,
      D => p_14_in(1),
      Q => rx_data_length(1),
      R => '0'
    );
\rx_data_length_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => rx_data_length0,
      D => U_uart_top_n_8,
      Q => rx_data_length(2),
      R => '0'
    );
\rx_data_length_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => rx_data_length0,
      D => U_uart_top_n_7,
      Q => rx_data_length(3),
      R => '0'
    );
\rx_data_length_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => rx_data_length0,
      D => U_uart_top_n_6,
      Q => rx_data_length(4),
      R => '0'
    );
\rx_data_length_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => rx_data_length0,
      D => U_uart_top_n_5,
      Q => rx_data_length(5),
      R => '0'
    );
\rx_data_length_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => rx_data_length0,
      D => U_uart_top_n_4,
      Q => rx_data_length(6),
      R => '0'
    );
\rx_frame_state2_inferred__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rx_frame_state218_in,
      CO(2) => \rx_frame_state2_inferred__1_carry_n_1\,
      CO(1) => \rx_frame_state2_inferred__1_carry_n_2\,
      CO(0) => \rx_frame_state2_inferred__1_carry_n_3\,
      CYINIT => '1',
      DI(3) => \rx_frame_state2_inferred__1_carry_i_1_n_0\,
      DI(2) => \rx_frame_state2_inferred__1_carry_i_2_n_0\,
      DI(1) => \rx_frame_state2_inferred__1_carry_i_3_n_0\,
      DI(0) => \rx_frame_state2_inferred__1_carry_i_4_n_0\,
      O(3 downto 0) => \NLW_rx_frame_state2_inferred__1_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \rx_frame_state2_inferred__1_carry_i_5_n_0\,
      S(2) => \rx_frame_state2_inferred__1_carry_i_6_n_0\,
      S(1) => \rx_frame_state2_inferred__1_carry_i_7_n_0\,
      S(0) => \rx_frame_state2_inferred__1_carry_i_8_n_0\
    );
\rx_frame_state2_inferred__1_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_data_cnt(6),
      I1 => rx_data_length(6),
      O => \rx_frame_state2_inferred__1_carry_i_1_n_0\
    );
\rx_frame_state2_inferred__1_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => rx_data_cnt(4),
      I1 => rx_data_length(4),
      I2 => rx_data_cnt(5),
      I3 => rx_data_length(5),
      O => \rx_frame_state2_inferred__1_carry_i_2_n_0\
    );
\rx_frame_state2_inferred__1_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => rx_data_cnt(2),
      I1 => rx_data_length(2),
      I2 => rx_data_cnt(3),
      I3 => rx_data_length(3),
      O => \rx_frame_state2_inferred__1_carry_i_3_n_0\
    );
\rx_frame_state2_inferred__1_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => rx_data_cnt(0),
      I1 => rx_data_length(0),
      I2 => rx_data_cnt(1),
      I3 => rx_data_length(1),
      O => \rx_frame_state2_inferred__1_carry_i_4_n_0\
    );
\rx_frame_state2_inferred__1_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rx_data_length(6),
      I1 => rx_data_cnt(6),
      O => \rx_frame_state2_inferred__1_carry_i_5_n_0\
    );
\rx_frame_state2_inferred__1_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rx_data_cnt(4),
      I1 => rx_data_length(4),
      I2 => rx_data_cnt(5),
      I3 => rx_data_length(5),
      O => \rx_frame_state2_inferred__1_carry_i_6_n_0\
    );
\rx_frame_state2_inferred__1_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rx_data_cnt(2),
      I1 => rx_data_length(2),
      I2 => rx_data_cnt(3),
      I3 => rx_data_length(3),
      O => \rx_frame_state2_inferred__1_carry_i_7_n_0\
    );
\rx_frame_state2_inferred__1_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rx_data_cnt(0),
      I1 => rx_data_length(0),
      I2 => rx_data_cnt(1),
      I3 => rx_data_length(1),
      O => \rx_frame_state2_inferred__1_carry_i_8_n_0\
    );
\rx_frame_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => rx_frame_state(0),
      I1 => U_uart_top_n_18,
      I2 => rx_frame_state(2),
      I3 => rx_frame_state(1),
      I4 => \rx_frame_state_reg_n_0_[0]\,
      O => \rx_frame_state[0]_i_1_n_0\
    );
\rx_frame_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF02"
    )
        port map (
      I0 => \rx_frame_state_reg_n_0_[1]\,
      I1 => U_uart_top_n_18,
      I2 => rx_frame_state(2),
      I3 => rx_frame_state(1),
      I4 => U_uart_top_n_2,
      O => \rx_frame_state[1]_i_1_n_0\
    );
\rx_frame_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F2"
    )
        port map (
      I0 => \rx_frame_state_reg_n_0_[2]\,
      I1 => U_uart_top_n_18,
      I2 => rx_frame_state(2),
      I3 => U_uart_top_n_2,
      I4 => rx_frame_state(1),
      O => \rx_frame_state[2]_i_1_n_0\
    );
\rx_frame_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \rx_frame_state_reg_n_0_[3]\,
      I1 => U_uart_top_n_18,
      I2 => rx_frame_state(3),
      I3 => rx_frame_state(2),
      I4 => rx_frame_state(1),
      I5 => U_uart_top_n_2,
      O => \rx_frame_state[3]_i_1_n_0\
    );
\rx_frame_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000F2"
    )
        port map (
      I0 => \rx_frame_state_reg_n_0_[4]\,
      I1 => U_uart_top_n_19,
      I2 => rx_frame_state(4),
      I3 => U_uart_top_n_2,
      I4 => U_uart_top_n_16,
      I5 => rx_frame_state(3),
      O => \rx_frame_state[4]_i_1_n_0\
    );
\rx_frame_state[4]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \rx_frame_state_reg_n_0_[4]\,
      I1 => \rx_frame_state_reg_n_0_[3]\,
      I2 => \rx_frame_state_reg_n_0_[1]\,
      I3 => \rx_frame_state_reg_n_0_[2]\,
      O => \rx_frame_state[4]_i_10_n_0\
    );
\rx_frame_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \rx_frame_state[0]_i_1_n_0\,
      Q => \rx_frame_state_reg_n_0_[0]\,
      R => fpga_rst_reg
    );
\rx_frame_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \rx_frame_state[1]_i_1_n_0\,
      Q => \rx_frame_state_reg_n_0_[1]\,
      R => '0'
    );
\rx_frame_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \rx_frame_state[2]_i_1_n_0\,
      Q => \rx_frame_state_reg_n_0_[2]\,
      R => '0'
    );
\rx_frame_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \rx_frame_state[3]_i_1_n_0\,
      Q => \rx_frame_state_reg_n_0_[3]\,
      R => '0'
    );
\rx_frame_state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \rx_frame_state[4]_i_1_n_0\,
      Q => \rx_frame_state_reg_n_0_[4]\,
      R => '0'
    );
rx_length_char_cnt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => U_uart_top_n_46,
      Q => rx_length_char_cnt,
      R => '0'
    );
\rx_txcmd_buffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => rx_frame_state(1),
      D => p_14_in(0),
      Q => rx_txcmd_buffer(0),
      R => '0'
    );
\rx_txcmd_buffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => rx_frame_state(1),
      D => p_14_in(1),
      Q => rx_txcmd_buffer(1),
      R => '0'
    );
\rx_txcmd_buffer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => rx_frame_state(1),
      D => U_uart_top_n_8,
      Q => rx_txcmd_buffer(2),
      R => '0'
    );
\rx_txcmd_buffer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => rx_frame_state(1),
      D => U_uart_top_n_7,
      Q => rx_txcmd_buffer(3),
      R => '0'
    );
\rx_txcmd_buffer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => rx_frame_state(1),
      D => U_uart_top_n_6,
      Q => rx_txcmd_buffer(4),
      R => '0'
    );
\rx_txcmd_buffer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => rx_frame_state(1),
      D => U_uart_top_n_5,
      Q => rx_txcmd_buffer(5),
      R => '0'
    );
\rx_txcmd_buffer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => rx_frame_state(1),
      D => U_uart_top_n_4,
      Q => rx_txcmd_buffer(6),
      R => '0'
    );
\rx_txcmd_buffer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => rx_frame_state(1),
      D => U_uart_top_n_3,
      Q => rx_txcmd_buffer(7),
      R => '0'
    );
\serial_tx_data[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1002010010000100"
    )
        port map (
      I0 => \tx_data_cnt_reg_n_0_[4]\,
      I1 => \tx_data_cnt_reg_n_0_[3]\,
      I2 => \tx_data_cnt_reg_n_0_[2]\,
      I3 => \tx_data_cnt_reg_n_0_[1]\,
      I4 => \tx_data_cnt_reg_n_0_[0]\,
      I5 => channel_up,
      O => \serial_tx_data[0]_i_3_n_0\
    );
\serial_tx_data[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tx_data_cnt_reg_n_0_[3]\,
      I1 => \tx_data_cnt_reg_n_0_[4]\,
      O => \serial_tx_data[0]_i_5_n_0\
    );
\serial_tx_data[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SFPP2_LOS,
      I1 => SFPP13_LOS,
      I2 => \tx_data_cnt_reg_n_0_[1]\,
      I3 => SFPP2_ABS_2,
      I4 => \tx_data_cnt_reg_n_0_[0]\,
      I5 => SFPP13_ABS_13,
      O => \serial_tx_data[0]_i_6_n_0\
    );
\serial_tx_data[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_verify_err(0),
      I1 => rx_verify_err(8),
      I2 => \tx_data_cnt_reg_n_0_[1]\,
      I3 => rx_comm_err(0),
      I4 => \tx_data_cnt_reg_n_0_[0]\,
      I5 => rx_comm_err(8),
      O => \serial_tx_data[0]_i_7_n_0\
    );
\serial_tx_data[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => \tx_data_cnt_reg_n_0_[4]\,
      I1 => \tx_data_cnt_reg_n_0_[3]\,
      I2 => \tx_data_cnt_reg_n_0_[2]\,
      I3 => \tx_data_cnt_reg_n_0_[1]\,
      I4 => \tx_data_cnt_reg_n_0_[0]\,
      O => \serial_tx_data[1]_i_2_n_0\
    );
\serial_tx_data[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000280028"
    )
        port map (
      I0 => \tx_data_cnt_reg_n_0_[1]\,
      I1 => \tx_data_cnt_reg_n_0_[0]\,
      I2 => \tx_data_cnt_reg_n_0_[2]\,
      I3 => \tx_data_cnt_reg_n_0_[4]\,
      I4 => \serial_tx_data_reg[1]_i_5_n_0\,
      I5 => \tx_data_cnt_reg_n_0_[3]\,
      O => \serial_tx_data[1]_i_3_n_0\
    );
\serial_tx_data[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SFPP3_LOS,
      I1 => SFPP12_LOS,
      I2 => \tx_data_cnt_reg_n_0_[1]\,
      I3 => SFPP3_ABS_3,
      I4 => \tx_data_cnt_reg_n_0_[0]\,
      I5 => SFPP12_ABS_12,
      O => \serial_tx_data[1]_i_6_n_0\
    );
\serial_tx_data[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rx_verify_err(1),
      I1 => rx_verify_err(9),
      I2 => \tx_data_cnt_reg_n_0_[1]\,
      I3 => rx_comm_err(1),
      I4 => \tx_data_cnt_reg_n_0_[0]\,
      I5 => rx_comm_err(9),
      O => \serial_tx_data[1]_i_7_n_0\
    );
\serial_tx_data[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BAAA"
    )
        port map (
      I0 => \tx_data_cnt_reg_n_0_[3]\,
      I1 => \tx_data_cnt_reg_n_0_[0]\,
      I2 => \tx_data_cnt_reg_n_0_[1]\,
      I3 => \tx_data_cnt_reg_n_0_[2]\,
      I4 => \tx_data_cnt_reg_n_0_[4]\,
      O => \serial_tx_data[2]_i_2_n_0\
    );
\serial_tx_data[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FD5DFFFFFFFF"
    )
        port map (
      I0 => \tx_data_cnt_reg_n_0_[3]\,
      I1 => SFPP10_ABS_10,
      I2 => \tx_data_cnt_reg_n_0_[0]\,
      I3 => SFPP7_ABS_7,
      I4 => \serial_tx_data[2]_i_4_n_0\,
      I5 => \serial_tx_data[2]_i_5_n_0\,
      O => \serial_tx_data[2]_i_3_n_0\
    );
\serial_tx_data[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tx_data_cnt_reg_n_0_[1]\,
      I1 => \tx_data_cnt_reg_n_0_[2]\,
      O => \serial_tx_data[2]_i_4_n_0\
    );
\serial_tx_data[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F7FFFFF4F7F0000"
    )
        port map (
      I0 => rx_verify_err(2),
      I1 => \tx_data_cnt_reg_n_0_[1]\,
      I2 => \tx_data_cnt_reg_n_0_[0]\,
      I3 => rx_comm_err(2),
      I4 => \tx_data_cnt_reg_n_0_[2]\,
      I5 => \serial_tx_data[2]_i_6_n_0\,
      O => \serial_tx_data[2]_i_5_n_0\
    );
\serial_tx_data[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \tx_data_cnt_reg_n_0_[1]\,
      I1 => SFPP10_LOS,
      I2 => \tx_data_cnt_reg_n_0_[0]\,
      I3 => SFPP7_LOS,
      O => \serial_tx_data[2]_i_6_n_0\
    );
\serial_tx_data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000040F000"
    )
        port map (
      I0 => \tx_data_cnt_reg_n_0_[1]\,
      I1 => rx_resetdone_out,
      I2 => \tx_data_cnt_reg_n_0_[0]\,
      I3 => \tx_data_cnt_reg_n_0_[2]\,
      I4 => \tx_data_cnt_reg_n_0_[4]\,
      I5 => \tx_data_cnt_reg_n_0_[3]\,
      O => \serial_tx_data[3]_i_2_n_0\
    );
\serial_tx_data[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => rx_verify_err(3),
      I1 => \tx_data_cnt_reg_n_0_[1]\,
      I2 => \tx_data_cnt_reg_n_0_[0]\,
      I3 => rx_comm_err(3),
      I4 => \tx_data_cnt_reg_n_0_[2]\,
      I5 => \serial_tx_data[3]_i_4_n_0\,
      O => \serial_tx_data[3]_i_3_n_0\
    );
\serial_tx_data[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SFPP6_LOS,
      I1 => SFPP11_LOS,
      I2 => \tx_data_cnt_reg_n_0_[1]\,
      I3 => SFPP6_ABS_6,
      I4 => \tx_data_cnt_reg_n_0_[0]\,
      I5 => SFPP11_ABS_11,
      O => \serial_tx_data[3]_i_4_n_0\
    );
\serial_tx_data[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => rx_verify_err(4),
      I1 => \tx_data_cnt_reg_n_0_[1]\,
      I2 => \tx_data_cnt_reg_n_0_[0]\,
      I3 => rx_comm_err(4),
      I4 => \tx_data_cnt_reg_n_0_[2]\,
      I5 => \serial_tx_data[4]_i_5_n_0\,
      O => \serial_tx_data[4]_i_3_n_0\
    );
\serial_tx_data[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0013000100110001"
    )
        port map (
      I0 => \tx_data_cnt_reg_n_0_[4]\,
      I1 => \tx_data_cnt_reg_n_0_[3]\,
      I2 => \tx_data_cnt_reg_n_0_[2]\,
      I3 => \tx_data_cnt_reg_n_0_[1]\,
      I4 => \tx_data_cnt_reg_n_0_[0]\,
      I5 => tx_resetdone_out,
      O => \serial_tx_data[4]_i_4_n_0\
    );
\serial_tx_data[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SFPP4_LOS,
      I1 => SFPP0_LOS,
      I2 => \tx_data_cnt_reg_n_0_[1]\,
      I3 => SFPP4_ABS_4,
      I4 => \tx_data_cnt_reg_n_0_[0]\,
      I5 => SFPP0_ABS_0,
      O => \serial_tx_data[4]_i_5_n_0\
    );
\serial_tx_data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C02000000000C"
    )
        port map (
      I0 => link_reset_i_2dly,
      I1 => \tx_data_cnt_reg_n_0_[2]\,
      I2 => \tx_data_cnt_reg_n_0_[3]\,
      I3 => \tx_data_cnt_reg_n_0_[4]\,
      I4 => \tx_data_cnt_reg_n_0_[1]\,
      I5 => \tx_data_cnt_reg_n_0_[0]\,
      O => \serial_tx_data[5]_i_2_n_0\
    );
\serial_tx_data[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E020FFFFE0200000"
    )
        port map (
      I0 => rx_comm_err(5),
      I1 => \tx_data_cnt_reg_n_0_[1]\,
      I2 => \tx_data_cnt_reg_n_0_[0]\,
      I3 => rx_verify_err(5),
      I4 => \tx_data_cnt_reg_n_0_[2]\,
      I5 => \serial_tx_data[5]_i_4_n_0\,
      O => \serial_tx_data[5]_i_3_n_0\
    );
\serial_tx_data[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => SFPP5_LOS,
      I1 => SFPP1_LOS,
      I2 => \tx_data_cnt_reg_n_0_[1]\,
      I3 => SFPP5_ABS_5,
      I4 => \tx_data_cnt_reg_n_0_[0]\,
      I5 => SFPP1_ABS_1,
      O => \serial_tx_data[5]_i_4_n_0\
    );
\serial_tx_data[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000001000100"
    )
        port map (
      I0 => \tx_data_cnt_reg_n_0_[3]\,
      I1 => \tx_data_cnt_reg_n_0_[2]\,
      I2 => \tx_data_cnt_reg_n_0_[1]\,
      I3 => \tx_data_cnt_reg_n_0_[0]\,
      I4 => hard_err,
      I5 => \tx_data_cnt_reg_n_0_[4]\,
      O => \serial_tx_data[6]_i_5_n_0\
    );
\serial_tx_data[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FDFFFFF1FDF0000"
    )
        port map (
      I0 => rx_comm_err(6),
      I1 => \tx_data_cnt_reg_n_0_[1]\,
      I2 => \tx_data_cnt_reg_n_0_[0]\,
      I3 => rx_verify_err(6),
      I4 => \tx_data_cnt_reg_n_0_[2]\,
      I5 => \serial_tx_data[6]_i_8_n_0\,
      O => \serial_tx_data[6]_i_6_n_0\
    );
\serial_tx_data[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F7F"
    )
        port map (
      I0 => SFPP8_LOS,
      I1 => \tx_data_cnt_reg_n_0_[1]\,
      I2 => \tx_data_cnt_reg_n_0_[0]\,
      I3 => SFPP8_ABS_8,
      O => \serial_tx_data[6]_i_8_n_0\
    );
\serial_tx_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444440"
    )
        port map (
      I0 => p_0_in,
      I1 => \^led1_on\,
      I2 => U_uart_top_n_29,
      I3 => U_uart_top_n_38,
      I4 => tx_frame_state(3),
      O => \serial_tx_data[7]_i_1_n_0\
    );
\serial_tx_data[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FDFFFFF1FDF0000"
    )
        port map (
      I0 => rx_comm_err(7),
      I1 => \tx_data_cnt_reg_n_0_[1]\,
      I2 => \tx_data_cnt_reg_n_0_[0]\,
      I3 => rx_verify_err(7),
      I4 => \tx_data_cnt_reg_n_0_[2]\,
      I5 => \serial_tx_data[7]_i_5_n_0\,
      O => \serial_tx_data[7]_i_4_n_0\
    );
\serial_tx_data[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F7F"
    )
        port map (
      I0 => SFPP9_LOS,
      I1 => \tx_data_cnt_reg_n_0_[1]\,
      I2 => \tx_data_cnt_reg_n_0_[0]\,
      I3 => SFPP9_ABS_9,
      O => \serial_tx_data[7]_i_5_n_0\
    );
\serial_tx_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => U_uart_top_n_42,
      D => U_uart_top_n_28,
      Q => serial_tx_data(0),
      R => '0'
    );
\serial_tx_data_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_tx_data[0]_i_6_n_0\,
      I1 => \serial_tx_data[0]_i_7_n_0\,
      O => \serial_tx_data_reg[0]_i_4_n_0\,
      S => \tx_data_cnt_reg_n_0_[2]\
    );
\serial_tx_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => U_uart_top_n_42,
      D => U_uart_top_n_27,
      Q => serial_tx_data(1),
      R => '0'
    );
\serial_tx_data_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial_tx_data[1]_i_6_n_0\,
      I1 => \serial_tx_data[1]_i_7_n_0\,
      O => \serial_tx_data_reg[1]_i_5_n_0\,
      S => \tx_data_cnt_reg_n_0_[2]\
    );
\serial_tx_data_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk_out3,
      CE => U_uart_top_n_42,
      D => U_uart_top_n_24,
      Q => serial_tx_data(2),
      S => \serial_tx_data[7]_i_1_n_0\
    );
\serial_tx_data_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk_out3,
      CE => U_uart_top_n_42,
      D => U_uart_top_n_34,
      Q => serial_tx_data(3),
      S => \serial_tx_data[7]_i_1_n_0\
    );
\serial_tx_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => U_uart_top_n_42,
      D => U_uart_top_n_26,
      Q => serial_tx_data(4),
      R => '0'
    );
\serial_tx_data_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk_out3,
      CE => U_uart_top_n_42,
      D => U_uart_top_n_35,
      Q => serial_tx_data(5),
      S => \serial_tx_data[7]_i_1_n_0\
    );
\serial_tx_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => U_uart_top_n_42,
      D => U_uart_top_n_25,
      Q => serial_tx_data(6),
      R => '0'
    );
\serial_tx_data_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk_out3,
      CE => U_uart_top_n_42,
      D => U_uart_top_n_36,
      Q => serial_tx_data(7),
      S => \serial_tx_data[7]_i_1_n_0\
    );
soft_reset_cmd_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => soft_reset_cmd0,
      Q => soft_reset_cmd_reg_n_0,
      R => '0'
    );
spi_flash_switch_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => rx_txcmd_buffer(4),
      I1 => rx_txcmd_buffer(7),
      I2 => rx_txcmd_buffer(6),
      I3 => rx_txcmd_buffer(5),
      O => spi_flash_switch_i_3_n_0
    );
spi_flash_switch_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => U_uart_top_n_44,
      Q => spi_flash_switch,
      R => fpga_rst_reg
    );
tx_busy_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => tx_busy,
      Q => tx_busy_reg,
      R => '0'
    );
\tx_data_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000DE"
    )
        port map (
      I0 => \tx_data_cnt_reg_n_0_[0]\,
      I1 => tx_frame_state(3),
      I2 => tx_data_cnt0,
      I3 => tx_frame_state(4),
      I4 => fpga_rst_reg,
      O => \tx_data_cnt[0]_i_1_n_0\
    );
\tx_data_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tx_data_cnt_reg_n_0_[0]\,
      I1 => \tx_data_cnt_reg_n_0_[1]\,
      O => \tx_data_cnt[1]_i_1_n_0\
    );
\tx_data_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \tx_data_cnt_reg_n_0_[2]\,
      I1 => \tx_data_cnt_reg_n_0_[0]\,
      I2 => \tx_data_cnt_reg_n_0_[1]\,
      O => \tx_data_cnt[2]_i_1_n_0\
    );
\tx_data_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \tx_data_cnt_reg_n_0_[3]\,
      I1 => \tx_data_cnt_reg_n_0_[1]\,
      I2 => \tx_data_cnt_reg_n_0_[0]\,
      I3 => \tx_data_cnt_reg_n_0_[2]\,
      O => \tx_data_cnt[3]_i_1_n_0\
    );
\tx_data_cnt[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \tx_data_cnt_reg_n_0_[4]\,
      I1 => \tx_data_cnt_reg_n_0_[3]\,
      I2 => \tx_data_cnt_reg_n_0_[2]\,
      I3 => \tx_data_cnt_reg_n_0_[0]\,
      I4 => \tx_data_cnt_reg_n_0_[1]\,
      O => \tx_data_cnt[4]_i_3_n_0\
    );
\tx_data_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \tx_data_cnt[0]_i_1_n_0\,
      Q => \tx_data_cnt_reg_n_0_[0]\,
      R => '0'
    );
\tx_data_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => tx_data_cnt0,
      D => \tx_data_cnt[1]_i_1_n_0\,
      Q => \tx_data_cnt_reg_n_0_[1]\,
      R => tx_data_cnt(1)
    );
\tx_data_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => tx_data_cnt0,
      D => \tx_data_cnt[2]_i_1_n_0\,
      Q => \tx_data_cnt_reg_n_0_[2]\,
      R => tx_data_cnt(1)
    );
\tx_data_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => tx_data_cnt0,
      D => \tx_data_cnt[3]_i_1_n_0\,
      Q => \tx_data_cnt_reg_n_0_[3]\,
      R => tx_data_cnt(1)
    );
\tx_data_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => tx_data_cnt0,
      D => \tx_data_cnt[4]_i_3_n_0\,
      Q => \tx_data_cnt_reg_n_0_[4]\,
      R => tx_data_cnt(1)
    );
\tx_frame_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222F22222222"
    )
        port map (
      I0 => \^led1_on\,
      I1 => p_0_in,
      I2 => tx_frame_state(1),
      I3 => U_uart_top_n_40,
      I4 => tx_frame_state(2),
      I5 => \tx_frame_state_reg_n_0_[0]\,
      O => \tx_frame_state[0]_i_1_n_0\
    );
\tx_frame_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF02"
    )
        port map (
      I0 => \tx_frame_state_reg_n_0_[1]\,
      I1 => tx_frame_state(2),
      I2 => U_uart_top_n_40,
      I3 => tx_frame_state(1),
      I4 => tx_frame_state(0),
      I5 => fpga_rst_reg,
      O => \tx_frame_state[1]_i_1_n_0\
    );
\tx_frame_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000F2"
    )
        port map (
      I0 => \tx_frame_state_reg_n_0_[2]\,
      I1 => U_uart_top_n_40,
      I2 => tx_frame_state(2),
      I3 => fpga_rst_reg,
      I4 => tx_frame_state(0),
      I5 => tx_frame_state(1),
      O => \tx_frame_state[2]_i_1_n_0\
    );
\tx_frame_state[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^led1_on\,
      I1 => p_0_in,
      O => tx_frame_state(0)
    );
\tx_frame_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \tx_frame_state_reg_n_0_[3]\,
      I1 => U_uart_top_n_41,
      I2 => tx_frame_state(3),
      I3 => U_uart_top_n_43,
      O => \tx_frame_state[3]_i_1_n_0\
    );
\tx_frame_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \tx_frame_state_reg_n_0_[4]\,
      I1 => U_uart_top_n_41,
      I2 => tx_frame_state(4),
      I3 => U_uart_top_n_43,
      I4 => tx_frame_state(3),
      O => \tx_frame_state[4]_i_1_n_0\
    );
\tx_frame_state[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tx_frame_state_reg_n_0_[1]\,
      I1 => \tx_frame_state_reg_n_0_[0]\,
      O => \tx_frame_state[4]_i_4_n_0\
    );
\tx_frame_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \tx_frame_state[0]_i_1_n_0\,
      Q => \tx_frame_state_reg_n_0_[0]\,
      R => fpga_rst_reg
    );
\tx_frame_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \tx_frame_state[1]_i_1_n_0\,
      Q => \tx_frame_state_reg_n_0_[1]\,
      R => '0'
    );
\tx_frame_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \tx_frame_state[2]_i_1_n_0\,
      Q => \tx_frame_state_reg_n_0_[2]\,
      R => '0'
    );
\tx_frame_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \tx_frame_state[3]_i_1_n_0\,
      Q => \tx_frame_state_reg_n_0_[3]\,
      R => '0'
    );
\tx_frame_state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => \tx_frame_state[4]_i_1_n_0\,
      Q => \tx_frame_state_reg_n_0_[4]\,
      R => '0'
    );
tx_length_char_cnt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => U_uart_top_n_47,
      Q => tx_length_char_cnt,
      R => '0'
    );
tx_valid_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5557"
    )
        port map (
      I0 => \tx_data_cnt_reg_n_0_[4]\,
      I1 => \tx_data_cnt_reg_n_0_[1]\,
      I2 => \tx_data_cnt_reg_n_0_[2]\,
      I3 => \tx_data_cnt_reg_n_0_[3]\,
      O => tx_valid_i_2_n_0
    );
tx_valid_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \tx_data_cnt_reg_n_0_[0]\,
      I1 => \tx_data_cnt_reg_n_0_[1]\,
      I2 => \tx_data_cnt_reg_n_0_[2]\,
      I3 => \tx_data_cnt_reg_n_0_[4]\,
      I4 => \tx_data_cnt_reg_n_0_[3]\,
      O => tx_valid_i_3_n_0
    );
tx_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_out3,
      CE => '1',
      D => U_uart_top_n_45,
      Q => tx_valid_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_blk_mem_gen_generic_cstr is
  port (
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_5_out : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end st_lc_fpga_top_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of st_lc_fpga_top_0_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.st_lc_fpga_top_0_blk_mem_gen_prim_width
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      WEBWE(0) => WEBWE(0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      m_aclk => m_aclk,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tlast => m_axis_tlast,
      p_5_out => p_5_out,
      ram_rd_en_i => ram_rd_en_i,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_blk_mem_gen_generic_cstr_32 is
  port (
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_5_out : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_blk_mem_gen_generic_cstr_32 : entity is "blk_mem_gen_generic_cstr";
end st_lc_fpga_top_0_blk_mem_gen_generic_cstr_32;

architecture STRUCTURE of st_lc_fpga_top_0_blk_mem_gen_generic_cstr_32 is
begin
\ramloop[0].ram.r\: entity work.st_lc_fpga_top_0_blk_mem_gen_prim_width_33
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      WEBWE(0) => WEBWE(0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      m_aclk => m_aclk,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tlast => m_axis_tlast,
      p_5_out => p_5_out,
      ram_rd_en_i => ram_rd_en_i,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_rd_logic is
  port (
    user_valid : out STD_LOGIC;
    \g_rd.gvalid_low.rd_dc_i_reg[9]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_d1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    ram_rd_en_i : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    p_5_out : out STD_LOGIC;
    \g_rd.gvalid_low.rd_dc_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_gc_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \g_rd.gvalid_low.rd_dc_i_reg[5]\ : out STD_LOGIC;
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \wr_pntr_bin_reg[1]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[2]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[4]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[6]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[1]_0\ : in STD_LOGIC;
    \wr_pntr_bin_reg[3]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[5]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[6]_0\ : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_pntr_bin_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \wr_pntr_bin_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_pntr_bin_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en_int_sync : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_int_sync_1 : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    \wr_pntr_bin_reg[7]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_rd_logic : entity is "rd_logic";
end st_lc_fpga_top_0_rd_logic;

architecture STRUCTURE of st_lc_fpga_top_0_rd_logic is
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal diff_wr_rd : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^g_rd.gvalid_low.rd_dc_i_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^g_rd.gvalid_low.rd_dc_i_reg[9]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gr1.gr1_int.rfwft_n_6\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_7\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_8\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_9\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal \^p_7_out\ : STD_LOGIC;
  signal rpntr_n_0 : STD_LOGIC;
  signal rpntr_n_10 : STD_LOGIC;
begin
  \g_rd.gvalid_low.rd_dc_i_reg[0]\(0) <= \^g_rd.gvalid_low.rd_dc_i_reg[0]\(0);
  \g_rd.gvalid_low.rd_dc_i_reg[9]\(7 downto 0) <= \^g_rd.gvalid_low.rd_dc_i_reg[9]\(7 downto 0);
  p_7_out <= \^p_7_out\;
\gr1.gr1_int.rfwft\: entity work.st_lc_fpga_top_0_rd_fwft
     port map (
      D(3) => \gr1.gr1_int.rfwft_n_6\,
      D(2) => \gr1.gr1_int.rfwft_n_7\,
      D(1) => \gr1.gr1_int.rfwft_n_8\,
      D(0) => \gr1.gr1_int.rfwft_n_9\,
      O(0) => diff_wr_rd(0),
      Q(0) => Q(1),
      \g_rd.gvalid_low.rd_dc_i_reg[0]\ => user_valid,
      \g_rd.gvalid_low.rd_dc_i_reg[0]_0\(1) => \^g_rd.gvalid_low.rd_dc_i_reg[0]\(0),
      \g_rd.gvalid_low.rd_dc_i_reg[0]_0\(0) => curr_fwft_state(0),
      \g_rd.gvalid_low.rd_dc_i_reg[5]\ => \g_rd.gvalid_low.rd_dc_i_reg[5]\,
      m_aclk => m_aclk,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      p_2_out => p_2_out,
      p_5_out => p_5_out,
      p_7_out => \^p_7_out\,
      \wr_pntr_bin_reg[7]\(2) => \^g_rd.gvalid_low.rd_dc_i_reg[9]\(5),
      \wr_pntr_bin_reg[7]\(1 downto 0) => \^g_rd.gvalid_low.rd_dc_i_reg[9]\(1 downto 0),
      \wr_pntr_bin_reg[7]_0\ => \wr_pntr_bin_reg[7]\
    );
\gr1.grdc2.rdc\: entity work.st_lc_fpga_top_0_rd_dc_fwft_ext_as
     port map (
      D(9 downto 7) => D(5 downto 3),
      D(6) => \gr1.gr1_int.rfwft_n_6\,
      D(5 downto 3) => D(2 downto 0),
      D(2) => \gr1.gr1_int.rfwft_n_7\,
      D(1) => \gr1.gr1_int.rfwft_n_8\,
      D(0) => \gr1.gr1_int.rfwft_n_9\,
      O(0) => diff_wr_rd(0),
      Q(0) => Q(1),
      S(3 downto 0) => S(3 downto 0),
      axis_rd_data_count(9 downto 0) => axis_rd_data_count(9 downto 0),
      \g_rd.gvalid_low.rd_dc_i_reg[9]_0\(7 downto 0) => \^g_rd.gvalid_low.rd_dc_i_reg[9]\(7 downto 0),
      m_aclk => m_aclk,
      \wr_pntr_bin_reg[3]\(3 downto 0) => \wr_pntr_bin_reg[3]_0\(3 downto 0),
      \wr_pntr_bin_reg[7]\(7 downto 0) => \wr_pntr_bin_reg[8]\(7 downto 0),
      \wr_pntr_bin_reg[8]\(0) => \wr_pntr_bin_reg[8]_0\(0)
    );
\gras.rsts\: entity work.st_lc_fpga_top_0_rd_status_flags_as
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      SS(0) => SS(0),
      \gc0.count_d1_reg[8]\ => rpntr_n_0,
      \gc0.count_reg[8]\ => rpntr_n_10,
      \gpregsm1.curr_fwft_state_reg[1]\(1) => \^g_rd.gvalid_low.rd_dc_i_reg[0]\(0),
      \gpregsm1.curr_fwft_state_reg[1]\(0) => curr_fwft_state(0),
      m_aclk => m_aclk,
      m_axis_tready => m_axis_tready,
      p_2_out => p_2_out,
      p_7_out => \^p_7_out\,
      ram_rd_en_i => ram_rd_en_i,
      rd_en_int_sync => rd_en_int_sync,
      rst_int_sync_1 => rst_int_sync_1,
      \wr_pntr_bin_reg[1]\ => \wr_pntr_bin_reg[1]\,
      \wr_pntr_bin_reg[1]_0\ => \wr_pntr_bin_reg[1]_0\,
      \wr_pntr_bin_reg[2]\ => \wr_pntr_bin_reg[2]\,
      \wr_pntr_bin_reg[3]\ => \wr_pntr_bin_reg[3]\,
      \wr_pntr_bin_reg[4]\ => \wr_pntr_bin_reg[4]\,
      \wr_pntr_bin_reg[5]\ => \wr_pntr_bin_reg[5]\,
      \wr_pntr_bin_reg[6]\ => \wr_pntr_bin_reg[6]\,
      \wr_pntr_bin_reg[6]_0\ => \wr_pntr_bin_reg[6]_0\
    );
rpntr: entity work.st_lc_fpga_top_0_rd_bin_cntr
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      SS(0) => SS(0),
      m_aclk => m_aclk,
      ram_empty_fb_i_reg => rpntr_n_0,
      ram_empty_fb_i_reg_0 => rpntr_n_10,
      \rd_pntr_gc_reg[7]\(7 downto 0) => \rd_pntr_gc_reg[7]\(7 downto 0),
      \wr_pntr_bin_reg[8]\(0) => \wr_pntr_bin_reg[8]\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_rd_logic_25 is
  port (
    user_valid : out STD_LOGIC;
    \g_rd.gvalid_low.rd_dc_i_reg[9]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_d1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    ram_rd_en_i : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    p_5_out : out STD_LOGIC;
    \g_rd.gvalid_low.rd_dc_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_gc_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \g_rd.gvalid_low.rd_dc_i_reg[5]\ : out STD_LOGIC;
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \wr_pntr_bin_reg[1]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[2]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[4]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[6]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[1]_0\ : in STD_LOGIC;
    \wr_pntr_bin_reg[3]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[5]\ : in STD_LOGIC;
    \wr_pntr_bin_reg[6]_0\ : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_pntr_bin_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \wr_pntr_bin_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_pntr_bin_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en_int_sync : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_int_sync_1 : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    \wr_pntr_bin_reg[7]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_rd_logic_25 : entity is "rd_logic";
end st_lc_fpga_top_0_rd_logic_25;

architecture STRUCTURE of st_lc_fpga_top_0_rd_logic_25 is
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal diff_wr_rd : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^g_rd.gvalid_low.rd_dc_i_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^g_rd.gvalid_low.rd_dc_i_reg[9]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gr1.gr1_int.rfwft_n_6\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_7\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_8\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft_n_9\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal \^p_7_out\ : STD_LOGIC;
  signal rpntr_n_0 : STD_LOGIC;
  signal rpntr_n_10 : STD_LOGIC;
begin
  \g_rd.gvalid_low.rd_dc_i_reg[0]\(0) <= \^g_rd.gvalid_low.rd_dc_i_reg[0]\(0);
  \g_rd.gvalid_low.rd_dc_i_reg[9]\(7 downto 0) <= \^g_rd.gvalid_low.rd_dc_i_reg[9]\(7 downto 0);
  p_7_out <= \^p_7_out\;
\gr1.gr1_int.rfwft\: entity work.st_lc_fpga_top_0_rd_fwft_40
     port map (
      D(3) => \gr1.gr1_int.rfwft_n_6\,
      D(2) => \gr1.gr1_int.rfwft_n_7\,
      D(1) => \gr1.gr1_int.rfwft_n_8\,
      D(0) => \gr1.gr1_int.rfwft_n_9\,
      O(0) => diff_wr_rd(0),
      Q(0) => Q(1),
      \g_rd.gvalid_low.rd_dc_i_reg[0]\ => user_valid,
      \g_rd.gvalid_low.rd_dc_i_reg[0]_0\(1) => \^g_rd.gvalid_low.rd_dc_i_reg[0]\(0),
      \g_rd.gvalid_low.rd_dc_i_reg[0]_0\(0) => curr_fwft_state(0),
      \g_rd.gvalid_low.rd_dc_i_reg[5]\ => \g_rd.gvalid_low.rd_dc_i_reg[5]\,
      m_aclk => m_aclk,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      p_2_out => p_2_out,
      p_5_out => p_5_out,
      p_7_out => \^p_7_out\,
      \wr_pntr_bin_reg[7]\(2) => \^g_rd.gvalid_low.rd_dc_i_reg[9]\(5),
      \wr_pntr_bin_reg[7]\(1 downto 0) => \^g_rd.gvalid_low.rd_dc_i_reg[9]\(1 downto 0),
      \wr_pntr_bin_reg[7]_0\ => \wr_pntr_bin_reg[7]\
    );
\gr1.grdc2.rdc\: entity work.st_lc_fpga_top_0_rd_dc_fwft_ext_as_41
     port map (
      D(9 downto 7) => D(5 downto 3),
      D(6) => \gr1.gr1_int.rfwft_n_6\,
      D(5 downto 3) => D(2 downto 0),
      D(2) => \gr1.gr1_int.rfwft_n_7\,
      D(1) => \gr1.gr1_int.rfwft_n_8\,
      D(0) => \gr1.gr1_int.rfwft_n_9\,
      O(0) => diff_wr_rd(0),
      Q(0) => Q(1),
      S(3 downto 0) => S(3 downto 0),
      axis_rd_data_count(9 downto 0) => axis_rd_data_count(9 downto 0),
      \g_rd.gvalid_low.rd_dc_i_reg[9]_0\(7 downto 0) => \^g_rd.gvalid_low.rd_dc_i_reg[9]\(7 downto 0),
      m_aclk => m_aclk,
      \wr_pntr_bin_reg[3]\(3 downto 0) => \wr_pntr_bin_reg[3]_0\(3 downto 0),
      \wr_pntr_bin_reg[7]\(7 downto 0) => \wr_pntr_bin_reg[8]\(7 downto 0),
      \wr_pntr_bin_reg[8]\(0) => \wr_pntr_bin_reg[8]_0\(0)
    );
\gras.rsts\: entity work.st_lc_fpga_top_0_rd_status_flags_as_42
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      SS(0) => SS(0),
      \gc0.count_d1_reg[8]\ => rpntr_n_0,
      \gc0.count_reg[8]\ => rpntr_n_10,
      \gpregsm1.curr_fwft_state_reg[1]\(1) => \^g_rd.gvalid_low.rd_dc_i_reg[0]\(0),
      \gpregsm1.curr_fwft_state_reg[1]\(0) => curr_fwft_state(0),
      m_aclk => m_aclk,
      m_axis_tready => m_axis_tready,
      p_2_out => p_2_out,
      p_7_out => \^p_7_out\,
      ram_rd_en_i => ram_rd_en_i,
      rd_en_int_sync => rd_en_int_sync,
      rst_int_sync_1 => rst_int_sync_1,
      \wr_pntr_bin_reg[1]\ => \wr_pntr_bin_reg[1]\,
      \wr_pntr_bin_reg[1]_0\ => \wr_pntr_bin_reg[1]_0\,
      \wr_pntr_bin_reg[2]\ => \wr_pntr_bin_reg[2]\,
      \wr_pntr_bin_reg[3]\ => \wr_pntr_bin_reg[3]\,
      \wr_pntr_bin_reg[4]\ => \wr_pntr_bin_reg[4]\,
      \wr_pntr_bin_reg[5]\ => \wr_pntr_bin_reg[5]\,
      \wr_pntr_bin_reg[6]\ => \wr_pntr_bin_reg[6]\,
      \wr_pntr_bin_reg[6]_0\ => \wr_pntr_bin_reg[6]_0\
    );
rpntr: entity work.st_lc_fpga_top_0_rd_bin_cntr_43
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      SS(0) => SS(0),
      m_aclk => m_aclk,
      ram_empty_fb_i_reg => rpntr_n_0,
      ram_empty_fb_i_reg_0 => rpntr_n_10,
      \rd_pntr_gc_reg[7]\(7 downto 0) => \rd_pntr_gc_reg[7]\(7 downto 0),
      \wr_pntr_bin_reg[8]\(0) => \wr_pntr_bin_reg[8]\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_wr_logic is
  port (
    ram_full_fb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gsafety_ic.wr_en_int_sync_1_reg\ : out STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_gc_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \rd_pntr_bin_reg[8]\ : in STD_LOGIC;
    \rd_pntr_bin_reg[8]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    \rd_pntr_bin_reg[8]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \grstd1.grst_full_axis.grst_f.rst_d5_reg\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_wr_logic : entity is "wr_logic";
end st_lc_fpga_top_0_wr_logic;

architecture STRUCTURE of st_lc_fpga_top_0_wr_logic is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwas.gwdc1.wdcext_n_0\ : STD_LOGIC;
  signal \gwas.gwdc1.wdcext_n_1\ : STD_LOGIC;
  signal \gwas.gwdc1.wdcext_n_2\ : STD_LOGIC;
  signal \gwas.gwdc1.wdcext_n_3\ : STD_LOGIC;
  signal \gwas.gwdc1.wdcext_n_4\ : STD_LOGIC;
  signal \gwas.gwdc1.wdcext_n_5\ : STD_LOGIC;
  signal \gwas.gwdc1.wdcext_n_6\ : STD_LOGIC;
  signal \gwas.gwdc1.wdcext_n_7\ : STD_LOGIC;
  signal wpntr_n_0 : STD_LOGIC;
  signal wpntr_n_1 : STD_LOGIC;
  signal wpntr_n_13 : STD_LOGIC;
  signal wpntr_n_14 : STD_LOGIC;
  signal wpntr_n_15 : STD_LOGIC;
  signal wpntr_n_16 : STD_LOGIC;
  signal wpntr_n_17 : STD_LOGIC;
  signal wpntr_n_2 : STD_LOGIC;
  signal wpntr_n_3 : STD_LOGIC;
  signal wpntr_n_35 : STD_LOGIC;
  signal wpntr_n_36 : STD_LOGIC;
  signal wpntr_n_37 : STD_LOGIC;
  signal wpntr_n_38 : STD_LOGIC;
  signal wpntr_n_39 : STD_LOGIC;
  signal wpntr_n_40 : STD_LOGIC;
  signal wpntr_n_41 : STD_LOGIC;
  signal wpntr_n_42 : STD_LOGIC;
  signal wpntr_n_43 : STD_LOGIC;
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\gwas.gwdc1.wdcext\: entity work.st_lc_fpga_top_0_wr_dc_fwft_ext_as
     port map (
      D(8) => wpntr_n_35,
      D(7) => wpntr_n_36,
      D(6) => wpntr_n_37,
      D(5) => wpntr_n_38,
      D(4) => wpntr_n_39,
      D(3) => wpntr_n_40,
      D(2) => wpntr_n_41,
      D(1) => wpntr_n_42,
      D(0) => wpntr_n_43,
      O(2) => \gwas.gwdc1.wdcext_n_0\,
      O(1) => \gwas.gwdc1.wdcext_n_1\,
      O(0) => \gwas.gwdc1.wdcext_n_2\,
      Q(7 downto 0) => \^q\(7 downto 0),
      S(3) => wpntr_n_0,
      S(2) => wpntr_n_1,
      S(1) => wpntr_n_2,
      S(0) => wpntr_n_3,
      axis_wr_data_count(9 downto 0) => axis_wr_data_count(9 downto 0),
      \gic0.gc0.count_d2_reg[7]\(3) => wpntr_n_13,
      \gic0.gc0.count_d2_reg[7]\(2) => wpntr_n_14,
      \gic0.gc0.count_d2_reg[7]\(1) => wpntr_n_15,
      \gic0.gc0.count_d2_reg[7]\(0) => wpntr_n_16,
      \gic0.gc0.count_d2_reg[8]\(0) => wpntr_n_17,
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      s_aclk => s_aclk,
      \wr_data_count_i_reg[9]_0\(3) => \gwas.gwdc1.wdcext_n_3\,
      \wr_data_count_i_reg[9]_0\(2) => \gwas.gwdc1.wdcext_n_4\,
      \wr_data_count_i_reg[9]_0\(1) => \gwas.gwdc1.wdcext_n_5\,
      \wr_data_count_i_reg[9]_0\(0) => \gwas.gwdc1.wdcext_n_6\,
      \wr_data_count_i_reg[9]_1\(0) => \gwas.gwdc1.wdcext_n_7\
    );
\gwas.wsts\: entity work.st_lc_fpga_top_0_wr_status_flags_as
     port map (
      \grstd1.grst_full_axis.grst_f.rst_d5_reg\ => \grstd1.grst_full_axis.grst_f.rst_d5_reg\,
      \gsafety_ic.wr_en_int_sync_1_reg\ => \gsafety_ic.wr_en_int_sync_1_reg\,
      \out\ => \out\,
      ram_full_fb => ram_full_fb,
      \rd_pntr_bin_reg[8]\ => \rd_pntr_bin_reg[8]\,
      \rd_pntr_bin_reg[8]_0\ => \rd_pntr_bin_reg[8]_0\,
      s_aclk => s_aclk,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid,
      v1_reg(3 downto 0) => \c1/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \c2/v1_reg\(3 downto 0)
    );
wpntr: entity work.st_lc_fpga_top_0_wr_bin_cntr
     port map (
      D(8) => wpntr_n_35,
      D(7) => wpntr_n_36,
      D(6) => wpntr_n_37,
      D(5) => wpntr_n_38,
      D(4) => wpntr_n_39,
      D(3) => wpntr_n_40,
      D(2) => wpntr_n_41,
      D(1) => wpntr_n_42,
      D(0) => wpntr_n_43,
      E(0) => E(0),
      O(2) => \gwas.gwdc1.wdcext_n_0\,
      O(1) => \gwas.gwdc1.wdcext_n_1\,
      O(0) => \gwas.gwdc1.wdcext_n_2\,
      Q(8 downto 0) => \^q\(8 downto 0),
      S(3) => wpntr_n_0,
      S(2) => wpntr_n_1,
      S(1) => wpntr_n_2,
      S(0) => wpntr_n_3,
      SS(0) => SS(0),
      \gic0.gc0.count_d1_reg[8]_0\(0) => \gic0.gc0.count_d1_reg[8]\(0),
      \gic0.gc0.count_d2_reg[7]_0\(0) => \gwas.gwdc1.wdcext_n_7\,
      \gic0.gc0.count_d2_reg[7]_1\(3) => \gwas.gwdc1.wdcext_n_3\,
      \gic0.gc0.count_d2_reg[7]_1\(2) => \gwas.gwdc1.wdcext_n_4\,
      \gic0.gc0.count_d2_reg[7]_1\(1) => \gwas.gwdc1.wdcext_n_5\,
      \gic0.gc0.count_d2_reg[7]_1\(0) => \gwas.gwdc1.wdcext_n_6\,
      \gic0.gc0.count_d2_reg[8]_0\(0) => \gic0.gc0.count_d2_reg[8]\(0),
      \rd_pntr_bin_reg[8]\(8 downto 0) => \rd_pntr_bin_reg[8]_1\(8 downto 0),
      s_aclk => s_aclk,
      v1_reg(3 downto 0) => \c1/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \c2/v1_reg\(3 downto 0),
      \wr_data_count_i_reg[9]\(3) => wpntr_n_13,
      \wr_data_count_i_reg[9]\(2) => wpntr_n_14,
      \wr_data_count_i_reg[9]\(1) => wpntr_n_15,
      \wr_data_count_i_reg[9]\(0) => wpntr_n_16,
      \wr_data_count_i_reg[9]_0\(0) => wpntr_n_17,
      \wr_pntr_gc_reg[7]\(7 downto 0) => \wr_pntr_gc_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_wr_logic_26 is
  port (
    ram_full_fb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gsafety_ic.wr_en_int_sync_1_reg\ : out STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_gc_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gic0.gc0.count_d2_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \rd_pntr_bin_reg[8]\ : in STD_LOGIC;
    \rd_pntr_bin_reg[8]_0\ : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    \rd_pntr_bin_reg[8]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \grstd1.grst_full_axis.grst_f.rst_d5_reg\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_wr_logic_26 : entity is "wr_logic";
end st_lc_fpga_top_0_wr_logic_26;

architecture STRUCTURE of st_lc_fpga_top_0_wr_logic_26 is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwas.gwdc1.wdcext_n_0\ : STD_LOGIC;
  signal \gwas.gwdc1.wdcext_n_1\ : STD_LOGIC;
  signal \gwas.gwdc1.wdcext_n_2\ : STD_LOGIC;
  signal \gwas.gwdc1.wdcext_n_3\ : STD_LOGIC;
  signal \gwas.gwdc1.wdcext_n_4\ : STD_LOGIC;
  signal \gwas.gwdc1.wdcext_n_5\ : STD_LOGIC;
  signal \gwas.gwdc1.wdcext_n_6\ : STD_LOGIC;
  signal \gwas.gwdc1.wdcext_n_7\ : STD_LOGIC;
  signal wpntr_n_0 : STD_LOGIC;
  signal wpntr_n_1 : STD_LOGIC;
  signal wpntr_n_13 : STD_LOGIC;
  signal wpntr_n_14 : STD_LOGIC;
  signal wpntr_n_15 : STD_LOGIC;
  signal wpntr_n_16 : STD_LOGIC;
  signal wpntr_n_17 : STD_LOGIC;
  signal wpntr_n_2 : STD_LOGIC;
  signal wpntr_n_3 : STD_LOGIC;
  signal wpntr_n_35 : STD_LOGIC;
  signal wpntr_n_36 : STD_LOGIC;
  signal wpntr_n_37 : STD_LOGIC;
  signal wpntr_n_38 : STD_LOGIC;
  signal wpntr_n_39 : STD_LOGIC;
  signal wpntr_n_40 : STD_LOGIC;
  signal wpntr_n_41 : STD_LOGIC;
  signal wpntr_n_42 : STD_LOGIC;
  signal wpntr_n_43 : STD_LOGIC;
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\gwas.gwdc1.wdcext\: entity work.st_lc_fpga_top_0_wr_dc_fwft_ext_as_35
     port map (
      D(8) => wpntr_n_35,
      D(7) => wpntr_n_36,
      D(6) => wpntr_n_37,
      D(5) => wpntr_n_38,
      D(4) => wpntr_n_39,
      D(3) => wpntr_n_40,
      D(2) => wpntr_n_41,
      D(1) => wpntr_n_42,
      D(0) => wpntr_n_43,
      O(2) => \gwas.gwdc1.wdcext_n_0\,
      O(1) => \gwas.gwdc1.wdcext_n_1\,
      O(0) => \gwas.gwdc1.wdcext_n_2\,
      Q(7 downto 0) => \^q\(7 downto 0),
      S(3) => wpntr_n_0,
      S(2) => wpntr_n_1,
      S(1) => wpntr_n_2,
      S(0) => wpntr_n_3,
      axis_wr_data_count(9 downto 0) => axis_wr_data_count(9 downto 0),
      \gic0.gc0.count_d2_reg[7]\(3) => wpntr_n_13,
      \gic0.gc0.count_d2_reg[7]\(2) => wpntr_n_14,
      \gic0.gc0.count_d2_reg[7]\(1) => wpntr_n_15,
      \gic0.gc0.count_d2_reg[7]\(0) => wpntr_n_16,
      \gic0.gc0.count_d2_reg[8]\(0) => wpntr_n_17,
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0),
      s_aclk => s_aclk,
      \wr_data_count_i_reg[9]_0\(3) => \gwas.gwdc1.wdcext_n_3\,
      \wr_data_count_i_reg[9]_0\(2) => \gwas.gwdc1.wdcext_n_4\,
      \wr_data_count_i_reg[9]_0\(1) => \gwas.gwdc1.wdcext_n_5\,
      \wr_data_count_i_reg[9]_0\(0) => \gwas.gwdc1.wdcext_n_6\,
      \wr_data_count_i_reg[9]_1\(0) => \gwas.gwdc1.wdcext_n_7\
    );
\gwas.wsts\: entity work.st_lc_fpga_top_0_wr_status_flags_as_36
     port map (
      \grstd1.grst_full_axis.grst_f.rst_d5_reg\ => \grstd1.grst_full_axis.grst_f.rst_d5_reg\,
      \gsafety_ic.wr_en_int_sync_1_reg\ => \gsafety_ic.wr_en_int_sync_1_reg\,
      \out\ => \out\,
      ram_full_fb => ram_full_fb,
      \rd_pntr_bin_reg[8]\ => \rd_pntr_bin_reg[8]\,
      \rd_pntr_bin_reg[8]_0\ => \rd_pntr_bin_reg[8]_0\,
      s_aclk => s_aclk,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid,
      v1_reg(3 downto 0) => \c1/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \c2/v1_reg\(3 downto 0)
    );
wpntr: entity work.st_lc_fpga_top_0_wr_bin_cntr_37
     port map (
      D(8) => wpntr_n_35,
      D(7) => wpntr_n_36,
      D(6) => wpntr_n_37,
      D(5) => wpntr_n_38,
      D(4) => wpntr_n_39,
      D(3) => wpntr_n_40,
      D(2) => wpntr_n_41,
      D(1) => wpntr_n_42,
      D(0) => wpntr_n_43,
      E(0) => E(0),
      O(2) => \gwas.gwdc1.wdcext_n_0\,
      O(1) => \gwas.gwdc1.wdcext_n_1\,
      O(0) => \gwas.gwdc1.wdcext_n_2\,
      Q(8 downto 0) => \^q\(8 downto 0),
      S(3) => wpntr_n_0,
      S(2) => wpntr_n_1,
      S(1) => wpntr_n_2,
      S(0) => wpntr_n_3,
      SS(0) => SS(0),
      \gic0.gc0.count_d1_reg[8]_0\(0) => \gic0.gc0.count_d1_reg[8]\(0),
      \gic0.gc0.count_d2_reg[7]_0\(0) => \gwas.gwdc1.wdcext_n_7\,
      \gic0.gc0.count_d2_reg[7]_1\(3) => \gwas.gwdc1.wdcext_n_3\,
      \gic0.gc0.count_d2_reg[7]_1\(2) => \gwas.gwdc1.wdcext_n_4\,
      \gic0.gc0.count_d2_reg[7]_1\(1) => \gwas.gwdc1.wdcext_n_5\,
      \gic0.gc0.count_d2_reg[7]_1\(0) => \gwas.gwdc1.wdcext_n_6\,
      \gic0.gc0.count_d2_reg[8]_0\(0) => \gic0.gc0.count_d2_reg[8]\(0),
      \rd_pntr_bin_reg[8]\(8 downto 0) => \rd_pntr_bin_reg[8]_1\(8 downto 0),
      s_aclk => s_aclk,
      v1_reg(3 downto 0) => \c1/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \c2/v1_reg\(3 downto 0),
      \wr_data_count_i_reg[9]\(3) => wpntr_n_13,
      \wr_data_count_i_reg[9]\(2) => wpntr_n_14,
      \wr_data_count_i_reg[9]\(1) => wpntr_n_15,
      \wr_data_count_i_reg[9]\(0) => wpntr_n_16,
      \wr_data_count_i_reg[9]_0\(0) => wpntr_n_17,
      \wr_pntr_gc_reg[7]\(7 downto 0) => \wr_pntr_gc_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_multi_gt is
  port (
    DRP_OP_DONE_reg : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    RXREALIGN_OUT : out STD_LOGIC;
    rxfsm_rxresetdone_r3_reg : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC;
    txfsm_txresetdone_r_reg : out STD_LOGIC;
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    RXDATA_OUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    RXCHARISCOMMA_OUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RXCHARISK : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_count_r_reg : out STD_LOGIC;
    \soft_err_r_reg[1]\ : out STD_LOGIC;
    \soft_err_r_reg[0]\ : out STD_LOGIC;
    reset_count_r_reg_0 : out STD_LOGIC;
    \soft_err_r_reg[3]\ : out STD_LOGIC;
    \soft_err_r_reg[2]\ : out STD_LOGIC;
    \word_aligned_data_r_reg[16]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \word_aligned_data_r_reg[24]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \word_aligned_control_bits_r_reg[3]\ : out STD_LOGIC;
    hard_err_gt0 : out STD_LOGIC;
    \left_align_select_r_reg[0]\ : out STD_LOGIC;
    \left_align_select_r_reg[1]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt_tx_reset_i : in STD_LOGIC;
    gt0_pll0outclk_in : in STD_LOGIC;
    gt0_pll0outrefclk_in : in STD_LOGIC;
    gt0_pll1outclk_in : in STD_LOGIC;
    gt0_pll1outrefclk_in : in STD_LOGIC;
    ENMCOMMAALIGN_IN : in STD_LOGIC;
    RXPOLARITY_IN : in STD_LOGIC;
    gt_rxuserrdy_i : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    power_down : in STD_LOGIC;
    gt_txuserrdy_i : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    TXDATA_IN : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TXCHARISK_IN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_common_reset_out : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rst_r_reg : in STD_LOGIC;
    consecutive_commas_r : in STD_LOGIC;
    first_v_received_r : in STD_LOGIC;
    align_r_reg : in STD_LOGIC;
    \left_align_select_r_reg[1]_0\ : in STD_LOGIC;
    \left_align_select_r_reg[0]_0\ : in STD_LOGIC;
    \previous_cycle_data_r_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC;
    drpwe_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_multi_gt : entity is "aurora_8b10b_gtp_multi_gt";
end st_lc_fpga_top_0_aurora_8b10b_gtp_multi_gt;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_multi_gt is
begin
gt0_aurora_8b10b_gtp_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_gt
     port map (
      DRP_OP_DONE_reg => DRP_OP_DONE_reg,
      ENMCOMMAALIGN_IN => ENMCOMMAALIGN_IN,
      RXCHARISCOMMA_OUT(3 downto 0) => RXCHARISCOMMA_OUT(3 downto 0),
      RXCHARISK(3 downto 0) => RXCHARISK(3 downto 0),
      RXDATA_OUT(31 downto 0) => RXDATA_OUT(31 downto 0),
      RXPOLARITY_IN => RXPOLARITY_IN,
      RXREALIGN_OUT => RXREALIGN_OUT,
      SR(0) => SR(0),
      TXCHARISK_IN(3 downto 0) => TXCHARISK_IN(3 downto 0),
      TXDATA_IN(31 downto 0) => TXDATA_IN(31 downto 0),
      align_r_reg => align_r_reg,
      consecutive_commas_r => consecutive_commas_r,
      drpaddr_in(8 downto 0) => drpaddr_in(8 downto 0),
      drpclk_in => drpclk_in,
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_in => drpen_in,
      drpwe_in => drpwe_in,
      first_v_received_r => first_v_received_r,
      gt0_pll0outclk_in => gt0_pll0outclk_in,
      gt0_pll0outrefclk_in => gt0_pll0outrefclk_in,
      gt0_pll1outclk_in => gt0_pll1outclk_in,
      gt0_pll1outrefclk_in => gt0_pll1outrefclk_in,
      gt_common_reset_out => gt_common_reset_out,
      gt_rxuserrdy_i => gt_rxuserrdy_i,
      gt_tx_reset_i => gt_tx_reset_i,
      gt_txuserrdy_i => gt_txuserrdy_i,
      hard_err_gt0 => hard_err_gt0,
      init_clk_in => init_clk_in,
      \left_align_select_r_reg[0]\ => \left_align_select_r_reg[0]\,
      \left_align_select_r_reg[0]_0\ => \left_align_select_r_reg[0]_0\,
      \left_align_select_r_reg[1]\ => \left_align_select_r_reg[1]\,
      \left_align_select_r_reg[1]_0\ => \left_align_select_r_reg[1]_0\,
      loopback(2 downto 0) => loopback(2 downto 0),
      power_down => power_down,
      \previous_cycle_data_r_reg[7]\(7 downto 0) => \previous_cycle_data_r_reg[7]\(7 downto 0),
      reset_count_r_reg => reset_count_r_reg,
      reset_count_r_reg_0 => reset_count_r_reg_0,
      rst_r_reg => rst_r_reg,
      rxfsm_rxresetdone_r3_reg => rxfsm_rxresetdone_r3_reg,
      rxn => rxn,
      rxp => rxp,
      \soft_err_r_reg[0]\ => \soft_err_r_reg[0]\,
      \soft_err_r_reg[1]\ => \soft_err_r_reg[1]\,
      \soft_err_r_reg[2]\ => \soft_err_r_reg[2]\,
      \soft_err_r_reg[3]\ => \soft_err_r_reg[3]\,
      sync_clk => sync_clk,
      tx_out_clk => tx_out_clk,
      txfsm_txresetdone_r_reg => txfsm_txresetdone_r_reg,
      txn => txn,
      txp => txp,
      user_clk => user_clk,
      \word_aligned_control_bits_r_reg[3]\ => \word_aligned_control_bits_r_reg[3]\,
      \word_aligned_data_r_reg[16]\(7 downto 0) => \word_aligned_data_r_reg[16]\(7 downto 0),
      \word_aligned_data_r_reg[24]\(7 downto 0) => \word_aligned_data_r_reg[24]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_blk_mem_gen_top is
  port (
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_5_out : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end st_lc_fpga_top_0_blk_mem_gen_top;

architecture STRUCTURE of st_lc_fpga_top_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.st_lc_fpga_top_0_blk_mem_gen_generic_cstr
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      WEBWE(0) => WEBWE(0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      m_aclk => m_aclk,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tlast => m_axis_tlast,
      p_5_out => p_5_out,
      ram_rd_en_i => ram_rd_en_i,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_blk_mem_gen_top_31 is
  port (
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_5_out : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_blk_mem_gen_top_31 : entity is "blk_mem_gen_top";
end st_lc_fpga_top_0_blk_mem_gen_top_31;

architecture STRUCTURE of st_lc_fpga_top_0_blk_mem_gen_top_31 is
begin
\valid.cstr\: entity work.st_lc_fpga_top_0_blk_mem_gen_generic_cstr_32
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      WEBWE(0) => WEBWE(0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      m_aclk => m_aclk,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tlast => m_axis_tlast,
      p_5_out => p_5_out,
      ram_rd_en_i => ram_rd_en_i,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_GT_WRAPPER is
  port (
    rx_resetdone_out : out STD_LOGIC;
    link_reset_r : out STD_LOGIC;
    tx_lock : out STD_LOGIC;
    reset_count_r_reg : out STD_LOGIC;
    \soft_err_r_reg[1]\ : out STD_LOGIC;
    \soft_err_r_reg[0]\ : out STD_LOGIC;
    reset_count_r_reg_0 : out STD_LOGIC;
    \soft_err_r_reg[3]\ : out STD_LOGIC;
    \soft_err_r_reg[2]\ : out STD_LOGIC;
    RXCHARISK_OUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \word_aligned_data_r_reg[16]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RXDATA_OUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \word_aligned_data_r_reg[24]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \word_aligned_control_bits_r_reg[3]\ : out STD_LOGIC;
    hard_err_gt0 : out STD_LOGIC;
    RXREALIGN_OUT : out STD_LOGIC;
    gt_txresetdone_r2_reg : out STD_LOGIC;
    tx_resetdone_out : out STD_LOGIC;
    gt_rxresetdone_r2_reg : out STD_LOGIC;
    \left_align_select_r_reg[0]\ : out STD_LOGIC;
    \left_align_select_r_reg[1]\ : out STD_LOGIC;
    DRPRDY_OUT : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC;
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    RXCHARISCOMMA_OUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_common_reset_out : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    link_reset_out : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    quad1_common_lock_in : in STD_LOGIC;
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rst_r_reg : in STD_LOGIC;
    consecutive_commas_r : in STD_LOGIC;
    first_v_received_r : in STD_LOGIC;
    align_r_reg : in STD_LOGIC;
    \left_align_select_r_reg[1]_0\ : in STD_LOGIC;
    \left_align_select_r_reg[0]_0\ : in STD_LOGIC;
    \previous_cycle_data_r_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_pll0outclk_in : in STD_LOGIC;
    gt0_pll0outrefclk_in : in STD_LOGIC;
    gt0_pll1outclk_in : in STD_LOGIC;
    gt0_pll1outrefclk_in : in STD_LOGIC;
    ENMCOMMAALIGN_IN : in STD_LOGIC;
    RXPOLARITY_IN : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    power_down : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    TXDATA_IN : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TXCHARISK_IN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    GTRXRESET_IN : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC;
    drpwe_in : in STD_LOGIC;
    pll_not_locked : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_GT_WRAPPER : entity is "aurora_8b10b_gtp_GT_WRAPPER";
end st_lc_fpga_top_0_aurora_8b10b_gtp_GT_WRAPPER;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_GT_WRAPPER is
  signal aurora_8b10b_gtp_multi_gt_i_n_4 : STD_LOGIC;
  signal aurora_8b10b_gtp_multi_gt_i_n_6 : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal gt0_txresetdone_r3_reg_srl3_n_0 : STD_LOGIC;
  signal \^gt_common_reset_out\ : STD_LOGIC;
  signal gt_rx_reset_i_reg_n_0 : STD_LOGIC;
  signal gt_rxuserrdy_i : STD_LOGIC;
  signal gt_tx_reset_i : STD_LOGIC;
  signal gt_txuserrdy_i : STD_LOGIC;
  signal gtrxreset_cdc_sync_n_0 : STD_LOGIC;
  signal gtrxreset_i : STD_LOGIC;
  signal gtrxreset_pulse : STD_LOGIC;
  signal gtrxreset_pulse_i_1_n_0 : STD_LOGIC;
  signal gtrxreset_r2 : STD_LOGIC;
  signal gtrxreset_r3 : STD_LOGIC;
  signal \^link_reset_r\ : STD_LOGIC;
  signal link_reset_r2 : STD_LOGIC;
  signal rx_cdrlock_counter : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \rx_cdrlock_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_10_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_5_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_9_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal rx_cdrlocked_i_1_n_0 : STD_LOGIC;
  signal rx_cdrlocked_reg_n_0 : STD_LOGIC;
  signal \^rx_resetdone_out\ : STD_LOGIC;
  signal rxfsm_rxresetdone_r2_reg_srl5_n_0 : STD_LOGIC;
  signal rxfsm_soft_reset_r : STD_LOGIC;
  signal rxfsm_soft_reset_r_i_1_n_0 : STD_LOGIC;
  signal txfsm_txresetdone_r : STD_LOGIC;
  signal \NLW_rx_cdrlock_counter_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rx_cdrlock_counter_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_name : string;
  attribute srl_name of gt0_txresetdone_r3_reg_srl3 : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/gt_wrapper_i/gt0_txresetdone_r3_reg_srl3 ";
  attribute srl_name of rxfsm_rxresetdone_r2_reg_srl5 : label is "inst/\U_serdes_bank0_user0/aurora_8b10b_gtp_i /\inst/gt_wrapper_i/rxfsm_rxresetdone_r2_reg_srl5 ";
begin
  gt_common_reset_out <= \^gt_common_reset_out\;
  link_reset_r <= \^link_reset_r\;
  rx_resetdone_out <= \^rx_resetdone_out\;
aurora_8b10b_gtp_multi_gt_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_multi_gt
     port map (
      DRP_OP_DONE_reg => DRPRDY_OUT,
      ENMCOMMAALIGN_IN => ENMCOMMAALIGN_IN,
      RXCHARISCOMMA_OUT(3 downto 0) => RXCHARISCOMMA_OUT(3 downto 0),
      RXCHARISK(3 downto 0) => RXCHARISK_OUT(3 downto 0),
      RXDATA_OUT(31 downto 0) => RXDATA_OUT(31 downto 0),
      RXPOLARITY_IN => RXPOLARITY_IN,
      RXREALIGN_OUT => RXREALIGN_OUT,
      SR(0) => gt_rx_reset_i_reg_n_0,
      TXCHARISK_IN(3 downto 0) => TXCHARISK_IN(3 downto 0),
      TXDATA_IN(31 downto 0) => TXDATA_IN(31 downto 0),
      align_r_reg => align_r_reg,
      consecutive_commas_r => consecutive_commas_r,
      drpaddr_in(8 downto 0) => drpaddr_in(8 downto 0),
      drpclk_in => drpclk_in,
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_in => drpen_in,
      drpwe_in => drpwe_in,
      first_v_received_r => first_v_received_r,
      gt0_pll0outclk_in => gt0_pll0outclk_in,
      gt0_pll0outrefclk_in => gt0_pll0outrefclk_in,
      gt0_pll1outclk_in => gt0_pll1outclk_in,
      gt0_pll1outrefclk_in => gt0_pll1outrefclk_in,
      gt_common_reset_out => \^gt_common_reset_out\,
      gt_rxuserrdy_i => gt_rxuserrdy_i,
      gt_tx_reset_i => gt_tx_reset_i,
      gt_txuserrdy_i => gt_txuserrdy_i,
      hard_err_gt0 => hard_err_gt0,
      init_clk_in => init_clk_in,
      \left_align_select_r_reg[0]\ => \left_align_select_r_reg[0]\,
      \left_align_select_r_reg[0]_0\ => \left_align_select_r_reg[0]_0\,
      \left_align_select_r_reg[1]\ => \left_align_select_r_reg[1]\,
      \left_align_select_r_reg[1]_0\ => \left_align_select_r_reg[1]_0\,
      loopback(2 downto 0) => loopback(2 downto 0),
      power_down => power_down,
      \previous_cycle_data_r_reg[7]\(7 downto 0) => \previous_cycle_data_r_reg[7]\(7 downto 0),
      reset_count_r_reg => reset_count_r_reg,
      reset_count_r_reg_0 => reset_count_r_reg_0,
      rst_r_reg => rst_r_reg,
      rxfsm_rxresetdone_r3_reg => aurora_8b10b_gtp_multi_gt_i_n_4,
      rxn => rxn,
      rxp => rxp,
      \soft_err_r_reg[0]\ => \soft_err_r_reg[0]\,
      \soft_err_r_reg[1]\ => \soft_err_r_reg[1]\,
      \soft_err_r_reg[2]\ => \soft_err_r_reg[2]\,
      \soft_err_r_reg[3]\ => \soft_err_r_reg[3]\,
      sync_clk => sync_clk,
      tx_out_clk => tx_out_clk,
      txfsm_txresetdone_r_reg => aurora_8b10b_gtp_multi_gt_i_n_6,
      txn => txn,
      txp => txp,
      user_clk => user_clk,
      \word_aligned_control_bits_r_reg[3]\ => \word_aligned_control_bits_r_reg[3]\,
      \word_aligned_data_r_reg[16]\(7 downto 0) => \word_aligned_data_r_reg[16]\(7 downto 0),
      \word_aligned_data_r_reg[24]\(7 downto 0) => \word_aligned_data_r_reg[24]\(7 downto 0)
    );
gt0_txresetdone_r3_reg_srl3: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => aurora_8b10b_gtp_multi_gt_i_n_6,
      Q => gt0_txresetdone_r3_reg_srl3_n_0
    );
gt_rx_reset_i_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => '1',
      D => gtrxreset_i,
      Q => gt_rx_reset_i_reg_n_0,
      R => '0'
    );
gt_rxresetdone_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rx_resetdone_out\,
      O => gt_rxresetdone_r2_reg
    );
gt_rxresetfsm_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_rx_startup_fsm
     port map (
      SR(0) => gt_rx_reset_i_reg_n_0,
      gt_rxuserrdy_i => gt_rxuserrdy_i,
      gt_txuserrdy_i => gt_txuserrdy_i,
      gtrxreset_i => gtrxreset_i,
      init_clk_in => init_clk_in,
      quad1_common_lock_in => quad1_common_lock_in,
      rx_cdrlocked_reg => rx_cdrlocked_reg_n_0,
      rxfsm_soft_reset_r => rxfsm_soft_reset_r,
      user_clk => user_clk
    );
gt_txresetfsm_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_tx_startup_fsm
     port map (
      AR(0) => AR(0),
      gt_common_reset_out => \^gt_common_reset_out\,
      gt_tx_reset_i => gt_tx_reset_i,
      gt_txresetdone_r2_reg => gt_txresetdone_r2_reg,
      gt_txuserrdy_i => gt_txuserrdy_i,
      init_clk_in => init_clk_in,
      pll_not_locked => pll_not_locked,
      quad1_common_lock_in => quad1_common_lock_in,
      tx_lock => tx_lock,
      tx_resetdone_out => tx_resetdone_out,
      txfsm_txresetdone_r => txfsm_txresetdone_r,
      user_clk => user_clk
    );
gtrxreset_cdc_sync: entity work.\st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized5\
     port map (
      GTRXRESET_IN => GTRXRESET_IN,
      in0 => gtrxreset_cdc_sync_n_0,
      init_clk_in => init_clk_in,
      user_clk => user_clk
    );
gtrxreset_pulse_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gtrxreset_r2,
      I1 => gtrxreset_r3,
      O => gtrxreset_pulse_i_1_n_0
    );
gtrxreset_pulse_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => '1',
      D => gtrxreset_pulse_i_1_n_0,
      Q => gtrxreset_pulse,
      R => '0'
    );
gtrxreset_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => '1',
      D => gtrxreset_cdc_sync_n_0,
      Q => gtrxreset_r2,
      R => '0'
    );
gtrxreset_r3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => '1',
      D => gtrxreset_r2,
      Q => gtrxreset_r3,
      R => '0'
    );
link_reset_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => '1',
      D => \^link_reset_r\,
      Q => link_reset_r2,
      R => '0'
    );
link_reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => '1',
      D => link_reset_out,
      Q => \^link_reset_r\,
      R => '0'
    );
\rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \rx_cdrlock_counter_reg_n_0_[0]\,
      O => \rx_cdrlock_counter[0]_i_1_n_0\
    );
\rx_cdrlock_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(10),
      O => rx_cdrlock_counter(10)
    );
\rx_cdrlock_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(11),
      O => rx_cdrlock_counter(11)
    );
\rx_cdrlock_counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(12),
      O => rx_cdrlock_counter(12)
    );
\rx_cdrlock_counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(13),
      O => rx_cdrlock_counter(13)
    );
\rx_cdrlock_counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(14),
      O => rx_cdrlock_counter(14)
    );
\rx_cdrlock_counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(15),
      O => rx_cdrlock_counter(15)
    );
\rx_cdrlock_counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(16),
      O => rx_cdrlock_counter(16)
    );
\rx_cdrlock_counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(17),
      O => rx_cdrlock_counter(17)
    );
\rx_cdrlock_counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(18),
      O => rx_cdrlock_counter(18)
    );
\rx_cdrlock_counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(19),
      O => rx_cdrlock_counter(19)
    );
\rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(1),
      O => rx_cdrlock_counter(1)
    );
\rx_cdrlock_counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(20),
      O => rx_cdrlock_counter(20)
    );
\rx_cdrlock_counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(21),
      O => rx_cdrlock_counter(21)
    );
\rx_cdrlock_counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(22),
      O => rx_cdrlock_counter(22)
    );
\rx_cdrlock_counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(23),
      O => rx_cdrlock_counter(23)
    );
\rx_cdrlock_counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(24),
      O => rx_cdrlock_counter(24)
    );
\rx_cdrlock_counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(25),
      O => rx_cdrlock_counter(25)
    );
\rx_cdrlock_counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(26),
      O => rx_cdrlock_counter(26)
    );
\rx_cdrlock_counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(27),
      O => rx_cdrlock_counter(27)
    );
\rx_cdrlock_counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(28),
      O => rx_cdrlock_counter(28)
    );
\rx_cdrlock_counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(29),
      O => rx_cdrlock_counter(29)
    );
\rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(2),
      O => rx_cdrlock_counter(2)
    );
\rx_cdrlock_counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(30),
      O => rx_cdrlock_counter(30)
    );
\rx_cdrlock_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(31),
      O => rx_cdrlock_counter(31)
    );
\rx_cdrlock_counter[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rx_cdrlock_counter_reg_n_0_[21]\,
      I1 => \rx_cdrlock_counter_reg_n_0_[20]\,
      I2 => \rx_cdrlock_counter_reg_n_0_[23]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[22]\,
      O => \rx_cdrlock_counter[31]_i_10_n_0\
    );
\rx_cdrlock_counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \rx_cdrlock_counter_reg_n_0_[11]\,
      I1 => \rx_cdrlock_counter_reg_n_0_[10]\,
      I2 => \rx_cdrlock_counter_reg_n_0_[8]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[9]\,
      I4 => \rx_cdrlock_counter[31]_i_7_n_0\,
      O => \rx_cdrlock_counter[31]_i_2_n_0\
    );
\rx_cdrlock_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \rx_cdrlock_counter_reg_n_0_[2]\,
      I1 => \rx_cdrlock_counter_reg_n_0_[3]\,
      I2 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[1]\,
      I4 => \rx_cdrlock_counter[31]_i_8_n_0\,
      O => \rx_cdrlock_counter[31]_i_3_n_0\
    );
\rx_cdrlock_counter[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rx_cdrlock_counter_reg_n_0_[26]\,
      I1 => \rx_cdrlock_counter_reg_n_0_[27]\,
      I2 => \rx_cdrlock_counter_reg_n_0_[24]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[25]\,
      I4 => \rx_cdrlock_counter[31]_i_9_n_0\,
      O => \rx_cdrlock_counter[31]_i_4_n_0\
    );
\rx_cdrlock_counter[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rx_cdrlock_counter_reg_n_0_[18]\,
      I1 => \rx_cdrlock_counter_reg_n_0_[19]\,
      I2 => \rx_cdrlock_counter_reg_n_0_[16]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[17]\,
      I4 => \rx_cdrlock_counter[31]_i_10_n_0\,
      O => \rx_cdrlock_counter[31]_i_5_n_0\
    );
\rx_cdrlock_counter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rx_cdrlock_counter_reg_n_0_[13]\,
      I1 => \rx_cdrlock_counter_reg_n_0_[12]\,
      I2 => \rx_cdrlock_counter_reg_n_0_[15]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[14]\,
      O => \rx_cdrlock_counter[31]_i_7_n_0\
    );
\rx_cdrlock_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \rx_cdrlock_counter_reg_n_0_[5]\,
      I1 => \rx_cdrlock_counter_reg_n_0_[4]\,
      I2 => \rx_cdrlock_counter_reg_n_0_[7]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[6]\,
      O => \rx_cdrlock_counter[31]_i_8_n_0\
    );
\rx_cdrlock_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rx_cdrlock_counter_reg_n_0_[29]\,
      I1 => \rx_cdrlock_counter_reg_n_0_[28]\,
      I2 => \rx_cdrlock_counter_reg_n_0_[31]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[30]\,
      O => \rx_cdrlock_counter[31]_i_9_n_0\
    );
\rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(3),
      O => rx_cdrlock_counter(3)
    );
\rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(4),
      O => rx_cdrlock_counter(4)
    );
\rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(5),
      O => rx_cdrlock_counter(5)
    );
\rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(6),
      O => rx_cdrlock_counter(6)
    );
\rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(7),
      O => rx_cdrlock_counter(7)
    );
\rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(8),
      O => rx_cdrlock_counter(8)
    );
\rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => data0(9),
      O => rx_cdrlock_counter(9)
    );
\rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => \rx_cdrlock_counter[0]_i_1_n_0\,
      Q => \rx_cdrlock_counter_reg_n_0_[0]\,
      R => gt_rx_reset_i_reg_n_0
    );
\rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(10),
      Q => \rx_cdrlock_counter_reg_n_0_[10]\,
      R => gt_rx_reset_i_reg_n_0
    );
\rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(11),
      Q => \rx_cdrlock_counter_reg_n_0_[11]\,
      R => gt_rx_reset_i_reg_n_0
    );
\rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(12),
      Q => \rx_cdrlock_counter_reg_n_0_[12]\,
      R => gt_rx_reset_i_reg_n_0
    );
\rx_cdrlock_counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(3) => \rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(2) => \rx_cdrlock_counter_reg[12]_i_2_n_1\,
      CO(1) => \rx_cdrlock_counter_reg[12]_i_2_n_2\,
      CO(0) => \rx_cdrlock_counter_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3) => \rx_cdrlock_counter_reg_n_0_[12]\,
      S(2) => \rx_cdrlock_counter_reg_n_0_[11]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[10]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[9]\
    );
\rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(13),
      Q => \rx_cdrlock_counter_reg_n_0_[13]\,
      R => gt_rx_reset_i_reg_n_0
    );
\rx_cdrlock_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(14),
      Q => \rx_cdrlock_counter_reg_n_0_[14]\,
      R => gt_rx_reset_i_reg_n_0
    );
\rx_cdrlock_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(15),
      Q => \rx_cdrlock_counter_reg_n_0_[15]\,
      R => gt_rx_reset_i_reg_n_0
    );
\rx_cdrlock_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(16),
      Q => \rx_cdrlock_counter_reg_n_0_[16]\,
      R => gt_rx_reset_i_reg_n_0
    );
\rx_cdrlock_counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cdrlock_counter_reg[12]_i_2_n_0\,
      CO(3) => \rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(2) => \rx_cdrlock_counter_reg[16]_i_2_n_1\,
      CO(1) => \rx_cdrlock_counter_reg[16]_i_2_n_2\,
      CO(0) => \rx_cdrlock_counter_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3) => \rx_cdrlock_counter_reg_n_0_[16]\,
      S(2) => \rx_cdrlock_counter_reg_n_0_[15]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[14]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[13]\
    );
\rx_cdrlock_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(17),
      Q => \rx_cdrlock_counter_reg_n_0_[17]\,
      R => gt_rx_reset_i_reg_n_0
    );
\rx_cdrlock_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(18),
      Q => \rx_cdrlock_counter_reg_n_0_[18]\,
      R => gt_rx_reset_i_reg_n_0
    );
\rx_cdrlock_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(19),
      Q => \rx_cdrlock_counter_reg_n_0_[19]\,
      R => gt_rx_reset_i_reg_n_0
    );
\rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(1),
      Q => \rx_cdrlock_counter_reg_n_0_[1]\,
      R => gt_rx_reset_i_reg_n_0
    );
\rx_cdrlock_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(20),
      Q => \rx_cdrlock_counter_reg_n_0_[20]\,
      R => gt_rx_reset_i_reg_n_0
    );
\rx_cdrlock_counter_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cdrlock_counter_reg[16]_i_2_n_0\,
      CO(3) => \rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(2) => \rx_cdrlock_counter_reg[20]_i_2_n_1\,
      CO(1) => \rx_cdrlock_counter_reg[20]_i_2_n_2\,
      CO(0) => \rx_cdrlock_counter_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3) => \rx_cdrlock_counter_reg_n_0_[20]\,
      S(2) => \rx_cdrlock_counter_reg_n_0_[19]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[18]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[17]\
    );
\rx_cdrlock_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(21),
      Q => \rx_cdrlock_counter_reg_n_0_[21]\,
      R => gt_rx_reset_i_reg_n_0
    );
\rx_cdrlock_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(22),
      Q => \rx_cdrlock_counter_reg_n_0_[22]\,
      R => gt_rx_reset_i_reg_n_0
    );
\rx_cdrlock_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(23),
      Q => \rx_cdrlock_counter_reg_n_0_[23]\,
      R => gt_rx_reset_i_reg_n_0
    );
\rx_cdrlock_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(24),
      Q => \rx_cdrlock_counter_reg_n_0_[24]\,
      R => gt_rx_reset_i_reg_n_0
    );
\rx_cdrlock_counter_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cdrlock_counter_reg[20]_i_2_n_0\,
      CO(3) => \rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(2) => \rx_cdrlock_counter_reg[24]_i_2_n_1\,
      CO(1) => \rx_cdrlock_counter_reg[24]_i_2_n_2\,
      CO(0) => \rx_cdrlock_counter_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3) => \rx_cdrlock_counter_reg_n_0_[24]\,
      S(2) => \rx_cdrlock_counter_reg_n_0_[23]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[22]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[21]\
    );
\rx_cdrlock_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(25),
      Q => \rx_cdrlock_counter_reg_n_0_[25]\,
      R => gt_rx_reset_i_reg_n_0
    );
\rx_cdrlock_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(26),
      Q => \rx_cdrlock_counter_reg_n_0_[26]\,
      R => gt_rx_reset_i_reg_n_0
    );
\rx_cdrlock_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(27),
      Q => \rx_cdrlock_counter_reg_n_0_[27]\,
      R => gt_rx_reset_i_reg_n_0
    );
\rx_cdrlock_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(28),
      Q => \rx_cdrlock_counter_reg_n_0_[28]\,
      R => gt_rx_reset_i_reg_n_0
    );
\rx_cdrlock_counter_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cdrlock_counter_reg[24]_i_2_n_0\,
      CO(3) => \rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(2) => \rx_cdrlock_counter_reg[28]_i_2_n_1\,
      CO(1) => \rx_cdrlock_counter_reg[28]_i_2_n_2\,
      CO(0) => \rx_cdrlock_counter_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3) => \rx_cdrlock_counter_reg_n_0_[28]\,
      S(2) => \rx_cdrlock_counter_reg_n_0_[27]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[26]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[25]\
    );
\rx_cdrlock_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(29),
      Q => \rx_cdrlock_counter_reg_n_0_[29]\,
      R => gt_rx_reset_i_reg_n_0
    );
\rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(2),
      Q => \rx_cdrlock_counter_reg_n_0_[2]\,
      R => gt_rx_reset_i_reg_n_0
    );
\rx_cdrlock_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(30),
      Q => \rx_cdrlock_counter_reg_n_0_[30]\,
      R => gt_rx_reset_i_reg_n_0
    );
\rx_cdrlock_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(31),
      Q => \rx_cdrlock_counter_reg_n_0_[31]\,
      R => gt_rx_reset_i_reg_n_0
    );
\rx_cdrlock_counter_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cdrlock_counter_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_rx_cdrlock_counter_reg[31]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \rx_cdrlock_counter_reg[31]_i_6_n_2\,
      CO(0) => \rx_cdrlock_counter_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_rx_cdrlock_counter_reg[31]_i_6_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2) => \rx_cdrlock_counter_reg_n_0_[31]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[30]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[29]\
    );
\rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(3),
      Q => \rx_cdrlock_counter_reg_n_0_[3]\,
      R => gt_rx_reset_i_reg_n_0
    );
\rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(4),
      Q => \rx_cdrlock_counter_reg_n_0_[4]\,
      R => gt_rx_reset_i_reg_n_0
    );
\rx_cdrlock_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(2) => \rx_cdrlock_counter_reg[4]_i_2_n_1\,
      CO(1) => \rx_cdrlock_counter_reg[4]_i_2_n_2\,
      CO(0) => \rx_cdrlock_counter_reg[4]_i_2_n_3\,
      CYINIT => \rx_cdrlock_counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3) => \rx_cdrlock_counter_reg_n_0_[4]\,
      S(2) => \rx_cdrlock_counter_reg_n_0_[3]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[2]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[1]\
    );
\rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(5),
      Q => \rx_cdrlock_counter_reg_n_0_[5]\,
      R => gt_rx_reset_i_reg_n_0
    );
\rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(6),
      Q => \rx_cdrlock_counter_reg_n_0_[6]\,
      R => gt_rx_reset_i_reg_n_0
    );
\rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(7),
      Q => \rx_cdrlock_counter_reg_n_0_[7]\,
      R => gt_rx_reset_i_reg_n_0
    );
\rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(8),
      Q => \rx_cdrlock_counter_reg_n_0_[8]\,
      R => gt_rx_reset_i_reg_n_0
    );
\rx_cdrlock_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cdrlock_counter_reg[4]_i_2_n_0\,
      CO(3) => \rx_cdrlock_counter_reg[8]_i_2_n_0\,
      CO(2) => \rx_cdrlock_counter_reg[8]_i_2_n_1\,
      CO(1) => \rx_cdrlock_counter_reg[8]_i_2_n_2\,
      CO(0) => \rx_cdrlock_counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \rx_cdrlock_counter_reg_n_0_[8]\,
      S(2) => \rx_cdrlock_counter_reg_n_0_[7]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[6]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[5]\
    );
\rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlock_counter(9),
      Q => \rx_cdrlock_counter_reg_n_0_[9]\,
      R => gt_rx_reset_i_reg_n_0
    );
rx_cdrlocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => rx_cdrlocked_reg_n_0,
      O => rx_cdrlocked_i_1_n_0
    );
rx_cdrlocked_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => '1',
      D => rx_cdrlocked_i_1_n_0,
      Q => rx_cdrlocked_reg_n_0,
      R => gt_rx_reset_i_reg_n_0
    );
rxfsm_rxresetdone_r2_reg_srl5: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => aurora_8b10b_gtp_multi_gt_i_n_4,
      Q => rxfsm_rxresetdone_r2_reg_srl5_n_0
    );
rxfsm_rxresetdone_r3_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxfsm_rxresetdone_r2_reg_srl5_n_0,
      Q => \^rx_resetdone_out\,
      R => '0'
    );
rxfsm_soft_reset_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => link_reset_r2,
      I1 => AR(0),
      I2 => gtrxreset_pulse,
      O => rxfsm_soft_reset_r_i_1_n_0
    );
rxfsm_soft_reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk_in,
      CE => '1',
      D => rxfsm_soft_reset_r_i_1_n_0,
      Q => rxfsm_soft_reset_r,
      R => '0'
    );
txfsm_txresetdone_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => gt0_txresetdone_r3_reg_srl3_n_0,
      Q => txfsm_txresetdone_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_blk_mem_gen_v8_3_2_synth is
  port (
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_5_out : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_blk_mem_gen_v8_3_2_synth : entity is "blk_mem_gen_v8_3_2_synth";
end st_lc_fpga_top_0_blk_mem_gen_v8_3_2_synth;

architecture STRUCTURE of st_lc_fpga_top_0_blk_mem_gen_v8_3_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.st_lc_fpga_top_0_blk_mem_gen_top
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      WEBWE(0) => WEBWE(0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      m_aclk => m_aclk,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tlast => m_axis_tlast,
      p_5_out => p_5_out,
      ram_rd_en_i => ram_rd_en_i,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_blk_mem_gen_v8_3_2_synth_30 is
  port (
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_5_out : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_blk_mem_gen_v8_3_2_synth_30 : entity is "blk_mem_gen_v8_3_2_synth";
end st_lc_fpga_top_0_blk_mem_gen_v8_3_2_synth_30;

architecture STRUCTURE of st_lc_fpga_top_0_blk_mem_gen_v8_3_2_synth_30 is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.st_lc_fpga_top_0_blk_mem_gen_top_31
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      WEBWE(0) => WEBWE(0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      m_aclk => m_aclk,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tlast => m_axis_tlast,
      p_5_out => p_5_out,
      ram_rd_en_i => ram_rd_en_i,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_core is
  port (
    rx_resetdone_out : out STD_LOGIC;
    lane_up : out STD_LOGIC;
    channel_up : out STD_LOGIC;
    tx_lock : out STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    tx_resetdone_out : out STD_LOGIC;
    drprdy_out : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC;
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt_common_reset_out : out STD_LOGIC;
    sys_reset_out : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    hard_err : out STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    m_axi_rx_tkeep : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_rx_tlast : out STD_LOGIC;
    m_axi_rx_tvalid : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    crc_valid : out STD_LOGIC;
    crc_pass_fail_n : out STD_LOGIC;
    frame_err : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    s_axi_tx_tlast : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC;
    quad1_common_lock_in : in STD_LOGIC;
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    power_down : in STD_LOGIC;
    reset : in STD_LOGIC;
    gt_reset : in STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_pll0outclk_in : in STD_LOGIC;
    gt0_pll0outrefclk_in : in STD_LOGIC;
    gt0_pll1outclk_in : in STD_LOGIC;
    gt0_pll1outrefclk_in : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC;
    drpwe_in : in STD_LOGIC;
    pll_not_locked : in STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_tx_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_core : entity is "aurora_8b10b_gtp_core";
end st_lc_fpga_top_0_aurora_8b10b_gtp_core;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_core is
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_101 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_14 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_19 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_21 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_22 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_23 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_24 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_25 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_26 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_27 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_28 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_29 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_3 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_30 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_63 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_64 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_65 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_66 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_67 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_68 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_69 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_70 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_71 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_72 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_73 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_74 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_75 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_76 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_77 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_78 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_8 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_83 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_84 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_85 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_86 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_87 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_88 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_89 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_9 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_90 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_91 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_92 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_93 : STD_LOGIC;
  signal aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_94 : STD_LOGIC;
  signal \aurora_8b10b_gtp_err_detect_4byte_i/hard_err_gt0\ : STD_LOGIC;
  signal aurora_8b10b_gtp_global_logic_i_n_19 : STD_LOGIC;
  signal \aurora_8b10b_gtp_lane_init_sm_4byte_i/consecutive_commas_r\ : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_10 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_11 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_12 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_13 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_14 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_15 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_16 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_17 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_18 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_19 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_20 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_21 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_22 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_23 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_24 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_25 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_26 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_27 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_28 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_29 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_30 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_31 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_32 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_33 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_34 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_35 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_36 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_37 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_38 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_39 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_4 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_40 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_41 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_42 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_43 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_6 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_76 : STD_LOGIC;
  signal aurora_8b10b_gtp_rx_ll_i_n_9 : STD_LOGIC;
  signal \aurora_8b10b_gtp_sym_dec_4byte_i/first_v_received_r\ : STD_LOGIC;
  signal \aurora_8b10b_gtp_sym_dec_4byte_i/p_0_in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal aurora_8b10b_gtp_tx_ll_i_n_4 : STD_LOGIC;
  signal aurora_8b10b_gtp_tx_ll_i_n_5 : STD_LOGIC;
  signal axi_to_ll_pdu_i_n_0 : STD_LOGIC;
  signal \channel_init_sm_i/wait_for_lane_up_r0\ : STD_LOGIC;
  signal core_reset_logic_i_n_2 : STD_LOGIC;
  signal do_cc_i : STD_LOGIC;
  signal ena_comma_align_i : STD_LOGIC;
  signal gen_a_i : STD_LOGIC;
  signal gen_cc_i : STD_LOGIC;
  signal gen_ecp_i : STD_LOGIC;
  signal gen_k_i : STD_LOGIC_VECTOR ( 0 to 3 );
  signal gen_pad_i : STD_LOGIC_VECTOR ( 0 to 1 );
  signal gen_r_i : STD_LOGIC_VECTOR ( 0 to 3 );
  signal gen_scp_striped_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gen_v_i : STD_LOGIC_VECTOR ( 1 to 3 );
  signal got_v_i : STD_LOGIC;
  signal gt_reset_sync_init_clk : STD_LOGIC;
  signal gt_wrapper_i_n_13 : STD_LOGIC;
  signal gt_wrapper_i_n_14 : STD_LOGIC;
  signal gt_wrapper_i_n_15 : STD_LOGIC;
  signal gt_wrapper_i_n_16 : STD_LOGIC;
  signal gt_wrapper_i_n_17 : STD_LOGIC;
  signal gt_wrapper_i_n_18 : STD_LOGIC;
  signal gt_wrapper_i_n_19 : STD_LOGIC;
  signal gt_wrapper_i_n_20 : STD_LOGIC;
  signal gt_wrapper_i_n_3 : STD_LOGIC;
  signal gt_wrapper_i_n_4 : STD_LOGIC;
  signal gt_wrapper_i_n_5 : STD_LOGIC;
  signal gt_wrapper_i_n_53 : STD_LOGIC;
  signal gt_wrapper_i_n_54 : STD_LOGIC;
  signal gt_wrapper_i_n_55 : STD_LOGIC;
  signal gt_wrapper_i_n_56 : STD_LOGIC;
  signal gt_wrapper_i_n_57 : STD_LOGIC;
  signal gt_wrapper_i_n_58 : STD_LOGIC;
  signal gt_wrapper_i_n_59 : STD_LOGIC;
  signal gt_wrapper_i_n_6 : STD_LOGIC;
  signal gt_wrapper_i_n_60 : STD_LOGIC;
  signal gt_wrapper_i_n_61 : STD_LOGIC;
  signal gt_wrapper_i_n_64 : STD_LOGIC;
  signal gt_wrapper_i_n_66 : STD_LOGIC;
  signal gt_wrapper_i_n_67 : STD_LOGIC;
  signal gt_wrapper_i_n_68 : STD_LOGIC;
  signal gt_wrapper_i_n_7 : STD_LOGIC;
  signal gt_wrapper_i_n_8 : STD_LOGIC;
  signal gtrxreset_i : STD_LOGIC;
  signal hard_err_i : STD_LOGIC;
  signal \^lane_up\ : STD_LOGIC;
  signal \^link_reset_out\ : STD_LOGIC;
  signal link_reset_r : STD_LOGIC;
  signal p_0_out0 : STD_LOGIC;
  signal reset_channel_i : STD_LOGIC;
  signal reset_lanes_i : STD_LOGIC;
  signal reset_sync_user_clk : STD_LOGIC;
  signal rx_char_is_comma_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_char_is_k_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_crc_i_n_0 : STD_LOGIC;
  signal rx_crc_i_n_10 : STD_LOGIC;
  signal rx_crc_i_n_11 : STD_LOGIC;
  signal rx_crc_i_n_12 : STD_LOGIC;
  signal rx_crc_i_n_13 : STD_LOGIC;
  signal rx_crc_i_n_14 : STD_LOGIC;
  signal rx_crc_i_n_15 : STD_LOGIC;
  signal rx_crc_i_n_16 : STD_LOGIC;
  signal rx_crc_i_n_17 : STD_LOGIC;
  signal rx_crc_i_n_18 : STD_LOGIC;
  signal rx_crc_i_n_19 : STD_LOGIC;
  signal rx_crc_i_n_2 : STD_LOGIC;
  signal rx_crc_i_n_20 : STD_LOGIC;
  signal rx_crc_i_n_21 : STD_LOGIC;
  signal rx_crc_i_n_22 : STD_LOGIC;
  signal rx_crc_i_n_23 : STD_LOGIC;
  signal rx_crc_i_n_24 : STD_LOGIC;
  signal rx_crc_i_n_25 : STD_LOGIC;
  signal rx_crc_i_n_3 : STD_LOGIC;
  signal rx_crc_i_n_4 : STD_LOGIC;
  signal rx_crc_i_n_5 : STD_LOGIC;
  signal rx_crc_i_n_6 : STD_LOGIC;
  signal rx_crc_i_n_7 : STD_LOGIC;
  signal rx_crc_i_n_8 : STD_LOGIC;
  signal rx_crc_i_n_9 : STD_LOGIC;
  signal rx_data_crc : STD_LOGIC_VECTOR ( 0 to 31 );
  signal rx_data_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rx_ecp_striped_i : STD_LOGIC_VECTOR ( 0 to 1 );
  signal rx_eof_crc : STD_LOGIC;
  signal \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/after_scp_select_c_0\ : STD_LOGIC;
  signal \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/after_scp_select_c_1\ : STD_LOGIC;
  signal rx_ll_rst : STD_LOGIC;
  signal rx_pe_data_v_striped_i : STD_LOGIC_VECTOR ( 0 to 1 );
  signal rx_polarity_i : STD_LOGIC;
  signal rx_realign_i : STD_LOGIC;
  signal rx_rem_crc : STD_LOGIC_VECTOR ( 0 to 1 );
  signal rx_scp_striped_i : STD_LOGIC_VECTOR ( 0 to 1 );
  signal rx_sof_crc : STD_LOGIC;
  signal rx_src_rdy_crc : STD_LOGIC;
  signal rxfsm_data_valid_r : STD_LOGIC;
  signal soft_err_i : STD_LOGIC_VECTOR ( 0 to 1 );
  signal start_rx_i : STD_LOGIC;
  signal \^sys_reset_out\ : STD_LOGIC;
  signal tx_char_is_k_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tx_crc_i_n_0 : STD_LOGIC;
  signal tx_crc_i_n_7 : STD_LOGIC;
  signal tx_crc_i_n_9 : STD_LOGIC;
  signal tx_data_crc : STD_LOGIC_VECTOR ( 0 to 31 );
  signal tx_data_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tx_dst_rdy_crc : STD_LOGIC;
  signal tx_eof_crc : STD_LOGIC;
  signal \tx_ll_control_i/do_eof_c__0\ : STD_LOGIC;
  signal \tx_ll_control_i/do_sof_c__0\ : STD_LOGIC;
  signal \tx_ll_control_i/reset_i\ : STD_LOGIC;
  signal \tx_ll_datapath_i/p_1_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tx_ll_datapath_i/storage_pad_r0\ : STD_LOGIC;
  signal \tx_ll_datapath_i/storage_v_r0\ : STD_LOGIC;
  signal \^tx_lock\ : STD_LOGIC;
  signal tx_pe_data_i : STD_LOGIC_VECTOR ( 0 to 31 );
  signal tx_pe_data_v_i : STD_LOGIC_VECTOR ( 0 to 1 );
  signal tx_sof_crc : STD_LOGIC;
  signal tx_src_rdy_crc : STD_LOGIC;
begin
  lane_up <= \^lane_up\;
  link_reset_out <= \^link_reset_out\;
  sys_reset_out <= \^sys_reset_out\;
  tx_lock <= \^tx_lock\;
aurora_8b10b_gtp_aurora_lane_4byte_0_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_AURORA_LANE_4BYTE
     port map (
      D(1) => gen_pad_i(0),
      D(0) => gen_pad_i(1),
      \DEFRAMED_DATA_V_reg[0]\(1) => rx_pe_data_v_striped_i(0),
      \DEFRAMED_DATA_V_reg[0]\(0) => rx_pe_data_v_striped_i(1),
      GEN_A => gen_a_i,
      GEN_CC => gen_cc_i,
      GEN_ECP => gen_ecp_i,
      GEN_K(0 to 3) => gen_k_i(0 to 3),
      GEN_R(0 to 3) => gen_r_i(0 to 3),
      GEN_SCP => gen_scp_striped_i(0),
      GEN_V(2) => gen_v_i(1),
      GEN_V(1) => gen_v_i(2),
      GEN_V(0) => gen_v_i(3),
      GOT_V => got_v_i,
      HARD_ERR => hard_err_i,
      \IN_FRAME_reg[1]\ => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_19,
      Q(1) => rx_ecp_striped_i(0),
      Q(0) => rx_ecp_striped_i(1),
      RESET_LANES => reset_lanes_i,
      RXCHARISCOMMA_OUT(3 downto 0) => rx_char_is_comma_i(3 downto 0),
      RXCHARISK_OUT(3 downto 0) => rx_char_is_k_i(3 downto 0),
      RXDATA_OUT(31 downto 0) => rx_data_i(31 downto 0),
      RXPOLARITY_IN => rx_polarity_i,
      RXREALIGN_OUT => rx_realign_i,
      TXCHARISK_IN(3 downto 0) => tx_char_is_k_i(3 downto 0),
      TXDATA_IN(31 downto 0) => tx_data_i(31 downto 0),
      TX_PE_DATA(0 to 31) => tx_pe_data_i(0 to 31),
      \TX_PE_DATA_V_reg[0]\(1) => tx_pe_data_v_i(0),
      \TX_PE_DATA_V_reg[0]\(0) => tx_pe_data_v_i(1),
      after_scp_select_c_0 => \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/after_scp_select_c_0\,
      after_scp_select_c_1 => \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/after_scp_select_c_1\,
      align_r_reg => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_3,
      consecutive_commas_r => \aurora_8b10b_gtp_lane_init_sm_4byte_i/consecutive_commas_r\,
      ena_comma_align_i => ena_comma_align_i,
      first_v_received_r => \aurora_8b10b_gtp_sym_dec_4byte_i/first_v_received_r\,
      gtrxreset_o_reg => gt_wrapper_i_n_5,
      gtrxreset_o_reg_0 => gt_wrapper_i_n_4,
      gtrxreset_o_reg_1 => gt_wrapper_i_n_8,
      gtrxreset_o_reg_2 => gt_wrapper_i_n_7,
      hard_err_gt0 => \aurora_8b10b_gtp_err_detect_4byte_i/hard_err_gt0\,
      in_frame_r_reg => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_14,
      init_clk_in => init_clk_in,
      lane_up => \^lane_up\,
      \left_align_select_r_reg[0]\ => gt_wrapper_i_n_67,
      \left_align_select_r_reg[1]\ => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_21,
      \left_align_select_r_reg[1]_0\ => gt_wrapper_i_n_68,
      \left_align_select_r_reg[1]_1\ => gt_wrapper_i_n_61,
      \left_align_select_r_reg[1]_2\(7) => gt_wrapper_i_n_53,
      \left_align_select_r_reg[1]_2\(6) => gt_wrapper_i_n_54,
      \left_align_select_r_reg[1]_2\(5) => gt_wrapper_i_n_55,
      \left_align_select_r_reg[1]_2\(4) => gt_wrapper_i_n_56,
      \left_align_select_r_reg[1]_2\(3) => gt_wrapper_i_n_57,
      \left_align_select_r_reg[1]_2\(2) => gt_wrapper_i_n_58,
      \left_align_select_r_reg[1]_2\(1) => gt_wrapper_i_n_59,
      \left_align_select_r_reg[1]_2\(0) => gt_wrapper_i_n_60,
      \left_align_select_r_reg[1]_3\(7) => gt_wrapper_i_n_13,
      \left_align_select_r_reg[1]_3\(6) => gt_wrapper_i_n_14,
      \left_align_select_r_reg[1]_3\(5) => gt_wrapper_i_n_15,
      \left_align_select_r_reg[1]_3\(4) => gt_wrapper_i_n_16,
      \left_align_select_r_reg[1]_3\(3) => gt_wrapper_i_n_17,
      \left_align_select_r_reg[1]_3\(2) => gt_wrapper_i_n_18,
      \left_align_select_r_reg[1]_3\(1) => gt_wrapper_i_n_19,
      \left_align_select_r_reg[1]_3\(0) => gt_wrapper_i_n_20,
      link_reset_out => \^link_reset_out\,
      rst_r_reg => gt_wrapper_i_n_3,
      rst_r_reg_0 => gt_wrapper_i_n_6,
      \rx_scp_d_r_reg[0]\(7) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_87,
      \rx_scp_d_r_reg[0]\(6) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_88,
      \rx_scp_d_r_reg[0]\(5) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_89,
      \rx_scp_d_r_reg[0]\(4) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_90,
      \rx_scp_d_r_reg[0]\(3) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_91,
      \rx_scp_d_r_reg[0]\(2) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_92,
      \rx_scp_d_r_reg[0]\(1) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_93,
      \rx_scp_d_r_reg[0]\(0) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_94,
      \rx_spa_r_reg[2]\(7 downto 4) => \aurora_8b10b_gtp_sym_dec_4byte_i/p_0_in\(3 downto 0),
      \rx_spa_r_reg[2]\(3) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_83,
      \rx_spa_r_reg[2]\(2) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_84,
      \rx_spa_r_reg[2]\(1) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_85,
      \rx_spa_r_reg[2]\(0) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_86,
      \rx_spa_r_reg[4]\(7) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_71,
      \rx_spa_r_reg[4]\(6) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_72,
      \rx_spa_r_reg[4]\(5) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_73,
      \rx_spa_r_reg[4]\(4) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_74,
      \rx_spa_r_reg[4]\(3) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_75,
      \rx_spa_r_reg[4]\(2) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_76,
      \rx_spa_r_reg[4]\(1) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_77,
      \rx_spa_r_reg[4]\(0) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_78,
      \rx_spa_r_reg[6]\(7) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_63,
      \rx_spa_r_reg[6]\(6) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_64,
      \rx_spa_r_reg[6]\(5) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_65,
      \rx_spa_r_reg[6]\(4) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_66,
      \rx_spa_r_reg[6]\(3) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_67,
      \rx_spa_r_reg[6]\(2) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_68,
      \rx_spa_r_reg[6]\(1) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_69,
      \rx_spa_r_reg[6]\(0) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_70,
      \soft_err_r_reg[0]\(1) => soft_err_i(0),
      \soft_err_r_reg[0]\(0) => soft_err_i(1),
      stage_1_pad_r_reg => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_30,
      \stage_1_scp_r_reg[0]\(1) => rx_scp_striped_i(0),
      \stage_1_scp_r_reg[0]\(0) => rx_scp_striped_i(1),
      stage_1_start_detected_r_reg => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_101,
      user_clk => user_clk,
      \word_aligned_control_bits_r_reg[2]\ => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_8,
      \word_aligned_control_bits_r_reg[2]_0\ => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_9,
      \word_aligned_data_r_reg[8]\(7) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_22,
      \word_aligned_data_r_reg[8]\(6) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_23,
      \word_aligned_data_r_reg[8]\(5) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_24,
      \word_aligned_data_r_reg[8]\(4) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_25,
      \word_aligned_data_r_reg[8]\(3) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_26,
      \word_aligned_data_r_reg[8]\(2) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_27,
      \word_aligned_data_r_reg[8]\(1) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_28,
      \word_aligned_data_r_reg[8]\(0) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_29
    );
aurora_8b10b_gtp_global_logic_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_GLOBAL_LOGIC
     port map (
      D(1) => soft_err_i(0),
      D(0) => soft_err_i(1),
      GEN_A => gen_a_i,
      GEN_K(0 to 3) => gen_k_i(0 to 3),
      GEN_R(0 to 3) => gen_r_i(0 to 3),
      GEN_V(2) => gen_v_i(1),
      GEN_V(1) => gen_v_i(2),
      GEN_V(0) => gen_v_i(3),
      GOT_V => got_v_i,
      GTRXRESET_IN => gtrxreset_i,
      HARD_ERR => hard_err_i,
      RESET_LANES => reset_lanes_i,
      SR(0) => rx_ll_rst,
      SYSTEM_RESET_reg => \^sys_reset_out\,
      channel_up => channel_up,
      \count_reg[0]\ => tx_crc_i_n_0,
      \^hard_err\ => hard_err,
      new_pkt_r_reg => aurora_8b10b_gtp_global_logic_i_n_19,
      new_pkt_r_reg_0 => axi_to_ll_pdu_i_n_0,
      power_down => power_down,
      reset_channel_i => reset_channel_i,
      reset_i => \tx_ll_control_i/reset_i\,
      rxfsm_data_valid_r => rxfsm_data_valid_r,
      s_axi_tx_tlast => s_axi_tx_tlast,
      soft_err => soft_err,
      start_rx_i => start_rx_i,
      user_clk => user_clk,
      wait_for_lane_up_r0 => \channel_init_sm_i/wait_for_lane_up_r0\
    );
aurora_8b10b_gtp_rx_ll_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_RX_LL
     port map (
      D(1) => rx_scp_striped_i(0),
      D(0) => rx_scp_striped_i(1),
      \DATA_US_r_reg[23]\(23) => rx_crc_i_n_2,
      \DATA_US_r_reg[23]\(22) => rx_crc_i_n_3,
      \DATA_US_r_reg[23]\(21) => rx_crc_i_n_4,
      \DATA_US_r_reg[23]\(20) => rx_crc_i_n_5,
      \DATA_US_r_reg[23]\(19) => rx_crc_i_n_6,
      \DATA_US_r_reg[23]\(18) => rx_crc_i_n_7,
      \DATA_US_r_reg[23]\(17) => rx_crc_i_n_8,
      \DATA_US_r_reg[23]\(16) => rx_crc_i_n_9,
      \DATA_US_r_reg[23]\(15) => rx_crc_i_n_10,
      \DATA_US_r_reg[23]\(14) => rx_crc_i_n_11,
      \DATA_US_r_reg[23]\(13) => rx_crc_i_n_12,
      \DATA_US_r_reg[23]\(12) => rx_crc_i_n_13,
      \DATA_US_r_reg[23]\(11) => rx_crc_i_n_14,
      \DATA_US_r_reg[23]\(10) => rx_crc_i_n_15,
      \DATA_US_r_reg[23]\(9) => rx_crc_i_n_16,
      \DATA_US_r_reg[23]\(8) => rx_crc_i_n_17,
      \DATA_US_r_reg[23]\(7) => rx_crc_i_n_18,
      \DATA_US_r_reg[23]\(6) => rx_crc_i_n_19,
      \DATA_US_r_reg[23]\(5) => rx_crc_i_n_20,
      \DATA_US_r_reg[23]\(4) => rx_crc_i_n_21,
      \DATA_US_r_reg[23]\(3) => rx_crc_i_n_22,
      \DATA_US_r_reg[23]\(2) => rx_crc_i_n_23,
      \DATA_US_r_reg[23]\(1) => rx_crc_i_n_24,
      \DATA_US_r_reg[23]\(0) => rx_crc_i_n_25,
      \DATA_US_r_reg[31]\(31) => rx_data_crc(0),
      \DATA_US_r_reg[31]\(30) => rx_data_crc(1),
      \DATA_US_r_reg[31]\(29) => rx_data_crc(2),
      \DATA_US_r_reg[31]\(28) => rx_data_crc(3),
      \DATA_US_r_reg[31]\(27) => rx_data_crc(4),
      \DATA_US_r_reg[31]\(26) => rx_data_crc(5),
      \DATA_US_r_reg[31]\(25) => rx_data_crc(6),
      \DATA_US_r_reg[31]\(24) => rx_data_crc(7),
      \DATA_US_r_reg[31]\(23) => rx_data_crc(8),
      \DATA_US_r_reg[31]\(22) => rx_data_crc(9),
      \DATA_US_r_reg[31]\(21) => rx_data_crc(10),
      \DATA_US_r_reg[31]\(20) => rx_data_crc(11),
      \DATA_US_r_reg[31]\(19) => rx_data_crc(12),
      \DATA_US_r_reg[31]\(18) => rx_data_crc(13),
      \DATA_US_r_reg[31]\(17) => rx_data_crc(14),
      \DATA_US_r_reg[31]\(16) => rx_data_crc(15),
      \DATA_US_r_reg[31]\(15) => rx_data_crc(16),
      \DATA_US_r_reg[31]\(14) => rx_data_crc(17),
      \DATA_US_r_reg[31]\(13) => rx_data_crc(18),
      \DATA_US_r_reg[31]\(12) => rx_data_crc(19),
      \DATA_US_r_reg[31]\(11) => rx_data_crc(20),
      \DATA_US_r_reg[31]\(10) => rx_data_crc(21),
      \DATA_US_r_reg[31]\(9) => rx_data_crc(22),
      \DATA_US_r_reg[31]\(8) => rx_data_crc(23),
      \DATA_US_r_reg[31]\(7) => rx_data_crc(24),
      \DATA_US_r_reg[31]\(6) => rx_data_crc(25),
      \DATA_US_r_reg[31]\(5) => rx_data_crc(26),
      \DATA_US_r_reg[31]\(4) => rx_data_crc(27),
      \DATA_US_r_reg[31]\(3) => rx_data_crc(28),
      \DATA_US_r_reg[31]\(2) => rx_data_crc(29),
      \DATA_US_r_reg[31]\(1) => rx_data_crc(30),
      \DATA_US_r_reg[31]\(0) => rx_data_crc(31),
      E(0) => aurora_8b10b_gtp_rx_ll_i_n_10,
      Q(1) => rx_rem_crc(0),
      Q(0) => rx_rem_crc(1),
      \RX_ECP_reg[0]\ => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_19,
      \RX_ECP_reg[0]_0\(1) => rx_ecp_striped_i(0),
      \RX_ECP_reg[0]_0\(0) => rx_ecp_striped_i(1),
      \RX_ECP_reg[1]\ => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_14,
      \RX_PAD_reg[0]\ => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_30,
      \RX_PE_DATA_V_reg[0]\(1) => rx_pe_data_v_striped_i(0),
      \RX_PE_DATA_V_reg[0]\(0) => rx_pe_data_v_striped_i(1),
      \RX_SCP_reg[0]\ => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_101,
      SR(0) => rx_ll_rst,
      after_scp_select_c_0 => \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/after_scp_select_c_0\,
      after_scp_select_c_1 => \rx_ll_pdu_datapath_i/stage_1_rx_ll_deframer_i/after_scp_select_c_1\,
      \count_reg[0]\ => aurora_8b10b_gtp_rx_ll_i_n_11,
      \count_reg[0]_0\ => rx_crc_i_n_0,
      \crc_data_i_reg[17]\(2) => aurora_8b10b_gtp_rx_ll_i_n_4,
      \crc_data_i_reg[17]\(1) => p_0_out0,
      \crc_data_i_reg[17]\(0) => aurora_8b10b_gtp_rx_ll_i_n_6,
      \data_width_reg[0]\ => aurora_8b10b_gtp_rx_ll_i_n_9,
      \data_width_reg[1]\ => aurora_8b10b_gtp_rx_ll_i_n_76,
      frame_err => frame_err,
      \received_CRC_reg[31]\(31) => aurora_8b10b_gtp_rx_ll_i_n_12,
      \received_CRC_reg[31]\(30) => aurora_8b10b_gtp_rx_ll_i_n_13,
      \received_CRC_reg[31]\(29) => aurora_8b10b_gtp_rx_ll_i_n_14,
      \received_CRC_reg[31]\(28) => aurora_8b10b_gtp_rx_ll_i_n_15,
      \received_CRC_reg[31]\(27) => aurora_8b10b_gtp_rx_ll_i_n_16,
      \received_CRC_reg[31]\(26) => aurora_8b10b_gtp_rx_ll_i_n_17,
      \received_CRC_reg[31]\(25) => aurora_8b10b_gtp_rx_ll_i_n_18,
      \received_CRC_reg[31]\(24) => aurora_8b10b_gtp_rx_ll_i_n_19,
      \received_CRC_reg[31]\(23) => aurora_8b10b_gtp_rx_ll_i_n_20,
      \received_CRC_reg[31]\(22) => aurora_8b10b_gtp_rx_ll_i_n_21,
      \received_CRC_reg[31]\(21) => aurora_8b10b_gtp_rx_ll_i_n_22,
      \received_CRC_reg[31]\(20) => aurora_8b10b_gtp_rx_ll_i_n_23,
      \received_CRC_reg[31]\(19) => aurora_8b10b_gtp_rx_ll_i_n_24,
      \received_CRC_reg[31]\(18) => aurora_8b10b_gtp_rx_ll_i_n_25,
      \received_CRC_reg[31]\(17) => aurora_8b10b_gtp_rx_ll_i_n_26,
      \received_CRC_reg[31]\(16) => aurora_8b10b_gtp_rx_ll_i_n_27,
      \received_CRC_reg[31]\(15) => aurora_8b10b_gtp_rx_ll_i_n_28,
      \received_CRC_reg[31]\(14) => aurora_8b10b_gtp_rx_ll_i_n_29,
      \received_CRC_reg[31]\(13) => aurora_8b10b_gtp_rx_ll_i_n_30,
      \received_CRC_reg[31]\(12) => aurora_8b10b_gtp_rx_ll_i_n_31,
      \received_CRC_reg[31]\(11) => aurora_8b10b_gtp_rx_ll_i_n_32,
      \received_CRC_reg[31]\(10) => aurora_8b10b_gtp_rx_ll_i_n_33,
      \received_CRC_reg[31]\(9) => aurora_8b10b_gtp_rx_ll_i_n_34,
      \received_CRC_reg[31]\(8) => aurora_8b10b_gtp_rx_ll_i_n_35,
      \received_CRC_reg[31]\(7) => aurora_8b10b_gtp_rx_ll_i_n_36,
      \received_CRC_reg[31]\(6) => aurora_8b10b_gtp_rx_ll_i_n_37,
      \received_CRC_reg[31]\(5) => aurora_8b10b_gtp_rx_ll_i_n_38,
      \received_CRC_reg[31]\(4) => aurora_8b10b_gtp_rx_ll_i_n_39,
      \received_CRC_reg[31]\(3) => aurora_8b10b_gtp_rx_ll_i_n_40,
      \received_CRC_reg[31]\(2) => aurora_8b10b_gtp_rx_ll_i_n_41,
      \received_CRC_reg[31]\(1) => aurora_8b10b_gtp_rx_ll_i_n_42,
      \received_CRC_reg[31]\(0) => aurora_8b10b_gtp_rx_ll_i_n_43,
      rx_eof_crc => rx_eof_crc,
      rx_sof_crc => rx_sof_crc,
      rx_src_rdy_crc => rx_src_rdy_crc,
      start_rx_i => start_rx_i,
      user_clk => user_clk,
      \word_aligned_data_r_reg[0]\(7) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_87,
      \word_aligned_data_r_reg[0]\(6) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_88,
      \word_aligned_data_r_reg[0]\(5) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_89,
      \word_aligned_data_r_reg[0]\(4) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_90,
      \word_aligned_data_r_reg[0]\(3) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_91,
      \word_aligned_data_r_reg[0]\(2) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_92,
      \word_aligned_data_r_reg[0]\(1) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_93,
      \word_aligned_data_r_reg[0]\(0) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_94,
      \word_aligned_data_r_reg[16]\(7) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_71,
      \word_aligned_data_r_reg[16]\(6) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_72,
      \word_aligned_data_r_reg[16]\(5) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_73,
      \word_aligned_data_r_reg[16]\(4) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_74,
      \word_aligned_data_r_reg[16]\(3) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_75,
      \word_aligned_data_r_reg[16]\(2) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_76,
      \word_aligned_data_r_reg[16]\(1) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_77,
      \word_aligned_data_r_reg[16]\(0) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_78,
      \word_aligned_data_r_reg[24]\(7) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_63,
      \word_aligned_data_r_reg[24]\(6) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_64,
      \word_aligned_data_r_reg[24]\(5) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_65,
      \word_aligned_data_r_reg[24]\(4) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_66,
      \word_aligned_data_r_reg[24]\(3) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_67,
      \word_aligned_data_r_reg[24]\(2) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_68,
      \word_aligned_data_r_reg[24]\(1) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_69,
      \word_aligned_data_r_reg[24]\(0) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_70,
      \word_aligned_data_r_reg[8]\(7 downto 4) => \aurora_8b10b_gtp_sym_dec_4byte_i/p_0_in\(3 downto 0),
      \word_aligned_data_r_reg[8]\(3) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_83,
      \word_aligned_data_r_reg[8]\(2) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_84,
      \word_aligned_data_r_reg[8]\(1) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_85,
      \word_aligned_data_r_reg[8]\(0) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_86
    );
aurora_8b10b_gtp_tx_ll_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_TX_LL
     port map (
      D(0) => \tx_ll_datapath_i/p_1_out\(0),
      E(0) => aurora_8b10b_gtp_tx_ll_i_n_5,
      EOF_N_DS_reg => tx_crc_i_n_9,
      GEN_CC => gen_cc_i,
      GEN_ECP => gen_ecp_i,
      GEN_SCP => gen_scp_striped_i(0),
      Q(31) => tx_pe_data_i(0),
      Q(30) => tx_pe_data_i(1),
      Q(29) => tx_pe_data_i(2),
      Q(28) => tx_pe_data_i(3),
      Q(27) => tx_pe_data_i(4),
      Q(26) => tx_pe_data_i(5),
      Q(25) => tx_pe_data_i(6),
      Q(24) => tx_pe_data_i(7),
      Q(23) => tx_pe_data_i(8),
      Q(22) => tx_pe_data_i(9),
      Q(21) => tx_pe_data_i(10),
      Q(20) => tx_pe_data_i(11),
      Q(19) => tx_pe_data_i(12),
      Q(18) => tx_pe_data_i(13),
      Q(17) => tx_pe_data_i(14),
      Q(16) => tx_pe_data_i(15),
      Q(15) => tx_pe_data_i(16),
      Q(14) => tx_pe_data_i(17),
      Q(13) => tx_pe_data_i(18),
      Q(12) => tx_pe_data_i(19),
      Q(11) => tx_pe_data_i(20),
      Q(10) => tx_pe_data_i(21),
      Q(9) => tx_pe_data_i(22),
      Q(8) => tx_pe_data_i(23),
      Q(7) => tx_pe_data_i(24),
      Q(6) => tx_pe_data_i(25),
      Q(5) => tx_pe_data_i(26),
      Q(4) => tx_pe_data_i(27),
      Q(3) => tx_pe_data_i(28),
      Q(2) => tx_pe_data_i(29),
      Q(1) => tx_pe_data_i(30),
      Q(0) => tx_pe_data_i(31),
      \REM_DS_reg[0]\(0) => tx_crc_i_n_7,
      do_cc_i => do_cc_i,
      \do_eof_c__0\ => \tx_ll_control_i/do_eof_c__0\,
      \do_sof_c__0\ => \tx_ll_control_i/do_sof_c__0\,
      \gen_pad_r_reg[0]\(1) => gen_pad_i(0),
      \gen_pad_r_reg[0]\(0) => gen_pad_i(1),
      reset_i => \tx_ll_control_i/reset_i\,
      storage_pad_r0 => \tx_ll_datapath_i/storage_pad_r0\,
      storage_v_r0 => \tx_ll_datapath_i/storage_v_r0\,
      tx_data_crc(0 to 31) => tx_data_crc(0 to 31),
      tx_dst_rdy_crc => tx_dst_rdy_crc,
      tx_eof_crc => tx_eof_crc,
      \tx_pe_data_v_r_reg[0]\(1) => tx_pe_data_v_i(0),
      \tx_pe_data_v_r_reg[0]\(0) => tx_pe_data_v_i(1),
      \tx_pe_data_v_r_reg[1]\ => aurora_8b10b_gtp_tx_ll_i_n_4,
      tx_sof_crc => tx_sof_crc,
      tx_src_rdy_crc => tx_src_rdy_crc,
      user_clk => user_clk
    );
axi_to_ll_pdu_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_AXI_TO_LL
     port map (
      CHANNEL_UP_reg => aurora_8b10b_gtp_global_logic_i_n_19,
      SYSTEM_RESET_reg => \^sys_reset_out\,
      \crcreg_reg[0]\ => axi_to_ll_pdu_i_n_0,
      user_clk => user_clk
    );
core_reset_logic_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_RESET_LOGIC
     port map (
      \DATA_DS_reg[31]\ => core_reset_logic_i_n_2,
      \count_reg[1]\ => \^sys_reset_out\,
      init_clk_in => init_clk_in,
      link_reset_r => link_reset_r,
      \out\ => reset_sync_user_clk,
      pll_not_locked => pll_not_locked,
      reset_channel_i => reset_channel_i,
      rxfsm_rxresetdone_r3_reg => gt_wrapper_i_n_66,
      s_level_out_d3_reg => gt_wrapper_i_n_64,
      tx_dst_rdy_crc => tx_dst_rdy_crc,
      tx_lock => \^tx_lock\,
      user_clk => user_clk,
      wait_for_lane_up_r0 => \channel_init_sm_i/wait_for_lane_up_r0\
    );
gt_reset_cdc_sync: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync
     port map (
      AR(0) => gt_reset_sync_init_clk,
      gt_reset => gt_reset,
      init_clk_in => init_clk_in
    );
gt_wrapper_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_GT_WRAPPER
     port map (
      AR(0) => gt_reset_sync_init_clk,
      DRPRDY_OUT => drprdy_out,
      ENMCOMMAALIGN_IN => ena_comma_align_i,
      GTRXRESET_IN => gtrxreset_i,
      RXCHARISCOMMA_OUT(3 downto 0) => rx_char_is_comma_i(3 downto 0),
      RXCHARISK_OUT(3 downto 0) => rx_char_is_k_i(3 downto 0),
      RXDATA_OUT(31 downto 0) => rx_data_i(31 downto 0),
      RXPOLARITY_IN => rx_polarity_i,
      RXREALIGN_OUT => rx_realign_i,
      TXCHARISK_IN(3 downto 0) => tx_char_is_k_i(3 downto 0),
      TXDATA_IN(31 downto 0) => tx_data_i(31 downto 0),
      align_r_reg => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_21,
      consecutive_commas_r => \aurora_8b10b_gtp_lane_init_sm_4byte_i/consecutive_commas_r\,
      drpaddr_in(8 downto 0) => drpaddr_in(8 downto 0),
      drpclk_in => drpclk_in,
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_in => drpen_in,
      drpwe_in => drpwe_in,
      first_v_received_r => \aurora_8b10b_gtp_sym_dec_4byte_i/first_v_received_r\,
      gt0_pll0outclk_in => gt0_pll0outclk_in,
      gt0_pll0outrefclk_in => gt0_pll0outrefclk_in,
      gt0_pll1outclk_in => gt0_pll1outclk_in,
      gt0_pll1outrefclk_in => gt0_pll1outrefclk_in,
      gt_common_reset_out => gt_common_reset_out,
      gt_rxresetdone_r2_reg => gt_wrapper_i_n_66,
      gt_txresetdone_r2_reg => gt_wrapper_i_n_64,
      hard_err_gt0 => \aurora_8b10b_gtp_err_detect_4byte_i/hard_err_gt0\,
      init_clk_in => init_clk_in,
      \left_align_select_r_reg[0]\ => gt_wrapper_i_n_67,
      \left_align_select_r_reg[0]_0\ => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_8,
      \left_align_select_r_reg[1]\ => gt_wrapper_i_n_68,
      \left_align_select_r_reg[1]_0\ => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_9,
      link_reset_out => \^link_reset_out\,
      link_reset_r => link_reset_r,
      loopback(2 downto 0) => loopback(2 downto 0),
      pll_not_locked => pll_not_locked,
      power_down => power_down,
      \previous_cycle_data_r_reg[7]\(7) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_22,
      \previous_cycle_data_r_reg[7]\(6) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_23,
      \previous_cycle_data_r_reg[7]\(5) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_24,
      \previous_cycle_data_r_reg[7]\(4) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_25,
      \previous_cycle_data_r_reg[7]\(3) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_26,
      \previous_cycle_data_r_reg[7]\(2) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_27,
      \previous_cycle_data_r_reg[7]\(1) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_28,
      \previous_cycle_data_r_reg[7]\(0) => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_29,
      quad1_common_lock_in => quad1_common_lock_in,
      reset_count_r_reg => gt_wrapper_i_n_3,
      reset_count_r_reg_0 => gt_wrapper_i_n_6,
      rst_r_reg => aurora_8b10b_gtp_aurora_lane_4byte_0_i_n_3,
      rx_resetdone_out => rx_resetdone_out,
      rxn => rxn,
      rxp => rxp,
      \soft_err_r_reg[0]\ => gt_wrapper_i_n_5,
      \soft_err_r_reg[1]\ => gt_wrapper_i_n_4,
      \soft_err_r_reg[2]\ => gt_wrapper_i_n_8,
      \soft_err_r_reg[3]\ => gt_wrapper_i_n_7,
      sync_clk => sync_clk,
      tx_lock => \^tx_lock\,
      tx_out_clk => tx_out_clk,
      tx_resetdone_out => tx_resetdone_out,
      txn => txn,
      txp => txp,
      user_clk => user_clk,
      \word_aligned_control_bits_r_reg[3]\ => gt_wrapper_i_n_61,
      \word_aligned_data_r_reg[16]\(7) => gt_wrapper_i_n_13,
      \word_aligned_data_r_reg[16]\(6) => gt_wrapper_i_n_14,
      \word_aligned_data_r_reg[16]\(5) => gt_wrapper_i_n_15,
      \word_aligned_data_r_reg[16]\(4) => gt_wrapper_i_n_16,
      \word_aligned_data_r_reg[16]\(3) => gt_wrapper_i_n_17,
      \word_aligned_data_r_reg[16]\(2) => gt_wrapper_i_n_18,
      \word_aligned_data_r_reg[16]\(1) => gt_wrapper_i_n_19,
      \word_aligned_data_r_reg[16]\(0) => gt_wrapper_i_n_20,
      \word_aligned_data_r_reg[24]\(7) => gt_wrapper_i_n_53,
      \word_aligned_data_r_reg[24]\(6) => gt_wrapper_i_n_54,
      \word_aligned_data_r_reg[24]\(5) => gt_wrapper_i_n_55,
      \word_aligned_data_r_reg[24]\(4) => gt_wrapper_i_n_56,
      \word_aligned_data_r_reg[24]\(3) => gt_wrapper_i_n_57,
      \word_aligned_data_r_reg[24]\(2) => gt_wrapper_i_n_58,
      \word_aligned_data_r_reg[24]\(1) => gt_wrapper_i_n_59,
      \word_aligned_data_r_reg[24]\(0) => gt_wrapper_i_n_60
    );
hpcnt_reset_cdc_sync: entity work.\st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync__parameterized3\
     port map (
      init_clk_in => init_clk_in,
      reset => reset,
      user_clk => user_clk
    );
reset_sync_user_clk_cdc_sync: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_cdc_sync_0
     port map (
      \out\ => reset_sync_user_clk,
      reset => reset,
      user_clk => user_clk
    );
rx_crc_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_RX_CRC
     port map (
      D(31) => rx_data_crc(0),
      D(30) => rx_data_crc(1),
      D(29) => rx_data_crc(2),
      D(28) => rx_data_crc(3),
      D(27) => rx_data_crc(4),
      D(26) => rx_data_crc(5),
      D(25) => rx_data_crc(6),
      D(24) => rx_data_crc(7),
      D(23) => rx_data_crc(8),
      D(22) => rx_data_crc(9),
      D(21) => rx_data_crc(10),
      D(20) => rx_data_crc(11),
      D(19) => rx_data_crc(12),
      D(18) => rx_data_crc(13),
      D(17) => rx_data_crc(14),
      D(16) => rx_data_crc(15),
      D(15) => rx_data_crc(16),
      D(14) => rx_data_crc(17),
      D(13) => rx_data_crc(18),
      D(12) => rx_data_crc(19),
      D(11) => rx_data_crc(20),
      D(10) => rx_data_crc(21),
      D(9) => rx_data_crc(22),
      D(8) => rx_data_crc(23),
      D(7) => rx_data_crc(24),
      D(6) => rx_data_crc(25),
      D(5) => rx_data_crc(26),
      D(4) => rx_data_crc(27),
      D(3) => rx_data_crc(28),
      D(2) => rx_data_crc(29),
      D(1) => rx_data_crc(30),
      D(0) => rx_data_crc(31),
      E(0) => aurora_8b10b_gtp_rx_ll_i_n_10,
      \OUTPUT_DATA_reg[0]\(31) => aurora_8b10b_gtp_rx_ll_i_n_12,
      \OUTPUT_DATA_reg[0]\(30) => aurora_8b10b_gtp_rx_ll_i_n_13,
      \OUTPUT_DATA_reg[0]\(29) => aurora_8b10b_gtp_rx_ll_i_n_14,
      \OUTPUT_DATA_reg[0]\(28) => aurora_8b10b_gtp_rx_ll_i_n_15,
      \OUTPUT_DATA_reg[0]\(27) => aurora_8b10b_gtp_rx_ll_i_n_16,
      \OUTPUT_DATA_reg[0]\(26) => aurora_8b10b_gtp_rx_ll_i_n_17,
      \OUTPUT_DATA_reg[0]\(25) => aurora_8b10b_gtp_rx_ll_i_n_18,
      \OUTPUT_DATA_reg[0]\(24) => aurora_8b10b_gtp_rx_ll_i_n_19,
      \OUTPUT_DATA_reg[0]\(23) => aurora_8b10b_gtp_rx_ll_i_n_20,
      \OUTPUT_DATA_reg[0]\(22) => aurora_8b10b_gtp_rx_ll_i_n_21,
      \OUTPUT_DATA_reg[0]\(21) => aurora_8b10b_gtp_rx_ll_i_n_22,
      \OUTPUT_DATA_reg[0]\(20) => aurora_8b10b_gtp_rx_ll_i_n_23,
      \OUTPUT_DATA_reg[0]\(19) => aurora_8b10b_gtp_rx_ll_i_n_24,
      \OUTPUT_DATA_reg[0]\(18) => aurora_8b10b_gtp_rx_ll_i_n_25,
      \OUTPUT_DATA_reg[0]\(17) => aurora_8b10b_gtp_rx_ll_i_n_26,
      \OUTPUT_DATA_reg[0]\(16) => aurora_8b10b_gtp_rx_ll_i_n_27,
      \OUTPUT_DATA_reg[0]\(15) => aurora_8b10b_gtp_rx_ll_i_n_28,
      \OUTPUT_DATA_reg[0]\(14) => aurora_8b10b_gtp_rx_ll_i_n_29,
      \OUTPUT_DATA_reg[0]\(13) => aurora_8b10b_gtp_rx_ll_i_n_30,
      \OUTPUT_DATA_reg[0]\(12) => aurora_8b10b_gtp_rx_ll_i_n_31,
      \OUTPUT_DATA_reg[0]\(11) => aurora_8b10b_gtp_rx_ll_i_n_32,
      \OUTPUT_DATA_reg[0]\(10) => aurora_8b10b_gtp_rx_ll_i_n_33,
      \OUTPUT_DATA_reg[0]\(9) => aurora_8b10b_gtp_rx_ll_i_n_34,
      \OUTPUT_DATA_reg[0]\(8) => aurora_8b10b_gtp_rx_ll_i_n_35,
      \OUTPUT_DATA_reg[0]\(7) => aurora_8b10b_gtp_rx_ll_i_n_36,
      \OUTPUT_DATA_reg[0]\(6) => aurora_8b10b_gtp_rx_ll_i_n_37,
      \OUTPUT_DATA_reg[0]\(5) => aurora_8b10b_gtp_rx_ll_i_n_38,
      \OUTPUT_DATA_reg[0]\(4) => aurora_8b10b_gtp_rx_ll_i_n_39,
      \OUTPUT_DATA_reg[0]\(3) => aurora_8b10b_gtp_rx_ll_i_n_40,
      \OUTPUT_DATA_reg[0]\(2) => aurora_8b10b_gtp_rx_ll_i_n_41,
      \OUTPUT_DATA_reg[0]\(1) => aurora_8b10b_gtp_rx_ll_i_n_42,
      \OUTPUT_DATA_reg[0]\(0) => aurora_8b10b_gtp_rx_ll_i_n_43,
      Q(23) => rx_crc_i_n_2,
      Q(22) => rx_crc_i_n_3,
      Q(21) => rx_crc_i_n_4,
      Q(20) => rx_crc_i_n_5,
      Q(19) => rx_crc_i_n_6,
      Q(18) => rx_crc_i_n_7,
      Q(17) => rx_crc_i_n_8,
      Q(16) => rx_crc_i_n_9,
      Q(15) => rx_crc_i_n_10,
      Q(14) => rx_crc_i_n_11,
      Q(13) => rx_crc_i_n_12,
      Q(12) => rx_crc_i_n_13,
      Q(11) => rx_crc_i_n_14,
      Q(10) => rx_crc_i_n_15,
      Q(9) => rx_crc_i_n_16,
      Q(8) => rx_crc_i_n_17,
      Q(7) => rx_crc_i_n_18,
      Q(6) => rx_crc_i_n_19,
      Q(5) => rx_crc_i_n_20,
      Q(4) => rx_crc_i_n_21,
      Q(3) => rx_crc_i_n_22,
      Q(2) => rx_crc_i_n_23,
      Q(1) => rx_crc_i_n_24,
      Q(0) => rx_crc_i_n_25,
      RX_EOF_N_reg => aurora_8b10b_gtp_rx_ll_i_n_11,
      \RX_REM_reg[0]\(1) => rx_rem_crc(0),
      \RX_REM_reg[0]\(0) => rx_rem_crc(1),
      \RX_REM_reg[1]\ => aurora_8b10b_gtp_rx_ll_i_n_9,
      RX_SRC_RDY_N_reg => aurora_8b10b_gtp_rx_ll_i_n_76,
      SOF_N_US_r_reg_0 => rx_crc_i_n_0,
      SR(2) => aurora_8b10b_gtp_rx_ll_i_n_4,
      SR(1) => p_0_out0,
      SR(0) => aurora_8b10b_gtp_rx_ll_i_n_6,
      SYSTEM_RESET_reg => \^sys_reset_out\,
      crc_pass_fail_n => crc_pass_fail_n,
      crc_valid => crc_valid,
      m_axi_rx_tdata(31 downto 0) => m_axi_rx_tdata(31 downto 0),
      m_axi_rx_tkeep(2 downto 0) => m_axi_rx_tkeep(2 downto 0),
      m_axi_rx_tlast => m_axi_rx_tlast,
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      rx_eof_crc => rx_eof_crc,
      rx_sof_crc => rx_sof_crc,
      rx_src_rdy_crc => rx_src_rdy_crc,
      user_clk => user_clk
    );
rxfsm_data_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \^lane_up\,
      Q => rxfsm_data_valid_r,
      R => '0'
    );
standard_cc_module_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_STANDARD_CC_MODULE
     port map (
      do_cc_i => do_cc_i,
      rxfsm_data_valid_r => rxfsm_data_valid_r,
      user_clk => user_clk
    );
tx_crc_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_TX_CRC
     port map (
      D(0) => \tx_ll_datapath_i/p_1_out\(0),
      E(0) => aurora_8b10b_gtp_tx_ll_i_n_5,
      SYSTEM_RESET_reg => \^sys_reset_out\,
      SYSTEM_RESET_reg_0 => core_reset_logic_i_n_2,
      data_valid_reg => tx_crc_i_n_0,
      \do_eof_c__0\ => \tx_ll_control_i/do_eof_c__0\,
      \do_sof_c__0\ => \tx_ll_control_i/do_sof_c__0\,
      \gen_pad_r_reg[1]\(0) => tx_crc_i_n_7,
      in_frame_r_reg => tx_crc_i_n_9,
      in_frame_r_reg_0 => aurora_8b10b_gtp_tx_ll_i_n_4,
      new_pkt_r_reg => axi_to_ll_pdu_i_n_0,
      s_axi_tx_tdata(31 downto 0) => s_axi_tx_tdata(31 downto 0),
      s_axi_tx_tkeep(3 downto 0) => s_axi_tx_tkeep(3 downto 0),
      s_axi_tx_tlast => s_axi_tx_tlast,
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      storage_pad_r0 => \tx_ll_datapath_i/storage_pad_r0\,
      storage_v_r0 => \tx_ll_datapath_i/storage_v_r0\,
      tx_data_crc(0 to 31) => tx_data_crc(0 to 31),
      tx_dst_rdy_crc => tx_dst_rdy_crc,
      tx_eof_crc => tx_eof_crc,
      tx_sof_crc => tx_sof_crc,
      tx_src_rdy_crc => tx_src_rdy_crc,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_blk_mem_gen_v8_3_2 is
  port (
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_5_out : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_blk_mem_gen_v8_3_2 : entity is "blk_mem_gen_v8_3_2";
end st_lc_fpga_top_0_blk_mem_gen_v8_3_2;

architecture STRUCTURE of st_lc_fpga_top_0_blk_mem_gen_v8_3_2 is
begin
inst_blk_mem_gen: entity work.st_lc_fpga_top_0_blk_mem_gen_v8_3_2_synth
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      WEBWE(0) => WEBWE(0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      m_aclk => m_aclk,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tlast => m_axis_tlast,
      p_5_out => p_5_out,
      ram_rd_en_i => ram_rd_en_i,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_blk_mem_gen_v8_3_2_29 is
  port (
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_5_out : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_blk_mem_gen_v8_3_2_29 : entity is "blk_mem_gen_v8_3_2";
end st_lc_fpga_top_0_blk_mem_gen_v8_3_2_29;

architecture STRUCTURE of st_lc_fpga_top_0_blk_mem_gen_v8_3_2_29 is
begin
inst_blk_mem_gen: entity work.st_lc_fpga_top_0_blk_mem_gen_v8_3_2_synth_30
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      WEBWE(0) => WEBWE(0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      m_aclk => m_aclk,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tlast => m_axis_tlast,
      p_5_out => p_5_out,
      ram_rd_en_i => ram_rd_en_i,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp is
  port (
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_tx_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tlast : in STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rx_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rx_tvalid : out STD_LOGIC;
    m_axi_rx_tlast : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    gt_refclk1 : in STD_LOGIC;
    frame_err : out STD_LOGIC;
    hard_err : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    lane_up : out STD_LOGIC;
    channel_up : out STD_LOGIC;
    crc_pass_fail_n : out STD_LOGIC;
    crc_valid : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    gt_reset : in STD_LOGIC;
    reset : in STD_LOGIC;
    sys_reset_out : out STD_LOGIC;
    power_down : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_lock : out STD_LOGIC;
    init_clk_in : in STD_LOGIC;
    tx_resetdone_out : out STD_LOGIC;
    rx_resetdone_out : out STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    drpclk_in : in STD_LOGIC;
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drpen_in : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC;
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_in : in STD_LOGIC;
    gt_common_reset_out : out STD_LOGIC;
    gt0_pll0refclklost_in : in STD_LOGIC;
    quad1_common_lock_in : in STD_LOGIC;
    gt0_pll0outclk_in : in STD_LOGIC;
    gt0_pll1outclk_in : in STD_LOGIC;
    gt0_pll0outrefclk_in : in STD_LOGIC;
    gt0_pll1outrefclk_in : in STD_LOGIC;
    tx_out_clk : out STD_LOGIC;
    pll_not_locked : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp : entity is "aurora_8b10b_gtp";
end st_lc_fpga_top_0_aurora_8b10b_gtp;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp is
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axi_rx_tkeep\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  m_axi_rx_tkeep(3 downto 1) <= \^m_axi_rx_tkeep\(3 downto 1);
  m_axi_rx_tkeep(0) <= \<const1>\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_core
     port map (
      channel_up => channel_up,
      crc_pass_fail_n => crc_pass_fail_n,
      crc_valid => crc_valid,
      drpaddr_in(8 downto 0) => drpaddr_in(8 downto 0),
      drpclk_in => drpclk_in,
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_in => drpen_in,
      drprdy_out => drprdy_out,
      drpwe_in => drpwe_in,
      frame_err => frame_err,
      gt0_pll0outclk_in => gt0_pll0outclk_in,
      gt0_pll0outrefclk_in => gt0_pll0outrefclk_in,
      gt0_pll1outclk_in => gt0_pll1outclk_in,
      gt0_pll1outrefclk_in => gt0_pll1outrefclk_in,
      gt_common_reset_out => gt_common_reset_out,
      gt_reset => gt_reset,
      hard_err => hard_err,
      init_clk_in => init_clk_in,
      lane_up => lane_up,
      link_reset_out => link_reset_out,
      loopback(2 downto 0) => loopback(2 downto 0),
      m_axi_rx_tdata(31 downto 0) => m_axi_rx_tdata(31 downto 0),
      m_axi_rx_tkeep(2 downto 0) => \^m_axi_rx_tkeep\(3 downto 1),
      m_axi_rx_tlast => m_axi_rx_tlast,
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      pll_not_locked => pll_not_locked,
      power_down => power_down,
      quad1_common_lock_in => quad1_common_lock_in,
      reset => reset,
      rx_resetdone_out => rx_resetdone_out,
      rxn => rxn,
      rxp => rxp,
      s_axi_tx_tdata(31 downto 0) => s_axi_tx_tdata(31 downto 0),
      s_axi_tx_tkeep(3 downto 0) => s_axi_tx_tkeep(3 downto 0),
      s_axi_tx_tlast => s_axi_tx_tlast,
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      soft_err => soft_err,
      sync_clk => sync_clk,
      sys_reset_out => sys_reset_out,
      tx_lock => tx_lock,
      tx_out_clk => tx_out_clk,
      tx_resetdone_out => tx_resetdone_out,
      txn => txn,
      txp => txp,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_memory is
  port (
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_5_out : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_memory : entity is "memory";
end st_lc_fpga_top_0_memory;

architecture STRUCTURE of st_lc_fpga_top_0_memory is
begin
\gbm.gbmg.gbmgb.ngecc.bmg\: entity work.st_lc_fpga_top_0_blk_mem_gen_v8_3_2
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      WEBWE(0) => WEBWE(0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      m_aclk => m_aclk,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tlast => m_axis_tlast,
      p_5_out => p_5_out,
      ram_rd_en_i => ram_rd_en_i,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_memory_27 is
  port (
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    ram_rd_en_i : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_5_out : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_memory_27 : entity is "memory";
end st_lc_fpga_top_0_memory_27;

architecture STRUCTURE of st_lc_fpga_top_0_memory_27 is
begin
\gbm.gbmg.gbmgb.ngecc.bmg\: entity work.st_lc_fpga_top_0_blk_mem_gen_v8_3_2_29
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      WEBWE(0) => WEBWE(0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      m_aclk => m_aclk,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tlast => m_axis_tlast,
      p_5_out => p_5_out,
      ram_rd_en_i => ram_rd_en_i,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_8b10b_gtp_support is
  port (
    clk_125M : out STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rx_tvalid : out STD_LOGIC;
    m_axi_rx_tlast : out STD_LOGIC;
    FMC_LPC_GTX00_P : out STD_LOGIC;
    FMC_LPC_GTX00_N : out STD_LOGIC;
    hard_err : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    lane_up : out STD_LOGIC;
    channel_up : out STD_LOGIC;
    tx_resetdone_out : out STD_LOGIC;
    rx_resetdone_out : out STD_LOGIC;
    pll_not_locked_i_2dly : out STD_LOGIC;
    link_reset_i_2dly : out STD_LOGIC;
    MGT_REFCLK_216_P : in STD_LOGIC;
    MGT_REFCLK_216_N : in STD_LOGIC;
    USER_CLK_N : in STD_LOGIC;
    s_axis_tdata_tfifo : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tvalid_tfifo : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast_tfifo : in STD_LOGIC_VECTOR ( 0 to 0 );
    FMC_LPC_GRX00_P : in STD_LOGIC;
    FMC_LPC_GRX00_N : in STD_LOGIC;
    fpga_rst_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_8b10b_gtp_support : entity is "aurora_8b10b_gtp_support";
end st_lc_fpga_top_0_aurora_8b10b_gtp_support;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_8b10b_gtp_support is
  signal aurora_8b10b_gtp_i_n_33 : STD_LOGIC;
  signal aurora_8b10b_gtp_i_n_34 : STD_LOGIC;
  signal aurora_8b10b_gtp_i_n_35 : STD_LOGIC;
  signal aurora_8b10b_gtp_i_n_36 : STD_LOGIC;
  signal aurora_8b10b_gtp_i_n_41 : STD_LOGIC;
  signal aurora_8b10b_gtp_i_n_46 : STD_LOGIC;
  signal aurora_8b10b_gtp_i_n_47 : STD_LOGIC;
  signal aurora_8b10b_gtp_i_n_48 : STD_LOGIC;
  signal \^clk_125m\ : STD_LOGIC;
  signal common_reset_i : STD_LOGIC;
  signal gt0_pll0outclk_i : STD_LOGIC;
  signal gt0_pll0outrefclk_i : STD_LOGIC;
  signal gt0_pll0refclklost_i : STD_LOGIC;
  signal gt0_pll1outclk_i : STD_LOGIC;
  signal gt0_pll1outrefclk_i : STD_LOGIC;
  signal gt_refclk1_i : STD_LOGIC;
  signal gt_reset_i : STD_LOGIC;
  signal link_reset_i : STD_LOGIC;
  signal link_reset_i_1dly : STD_LOGIC;
  signal pll_not_locked_i : STD_LOGIC;
  signal pll_not_locked_i_1dly : STD_LOGIC;
  signal quad1_common_lock_i : STD_LOGIC;
  signal sync_clk_i : STD_LOGIC;
  signal system_reset_i : STD_LOGIC;
  signal tx_out_clk_i : STD_LOGIC;
  signal NLW_IBUFDS_GTE2_CLK1_ODIV2_UNCONNECTED : STD_LOGIC;
  signal NLW_aurora_8b10b_gtp_i_drprdy_out_UNCONNECTED : STD_LOGIC;
  signal NLW_aurora_8b10b_gtp_i_tx_lock_UNCONNECTED : STD_LOGIC;
  signal NLW_aurora_8b10b_gtp_i_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of IBUFDS_GTE2_CLK1 : label is "PRIMITIVE";
begin
  clk_125M <= \^clk_125m\;
IBUFDS_GTE2_CLK1: unisim.vcomponents.IBUFDS_GTE2
    generic map(
      CLKCM_CFG => true,
      CLKRCV_TRST => true,
      CLKSWING_CFG => B"11"
    )
        port map (
      CEB => '0',
      I => MGT_REFCLK_216_P,
      IB => MGT_REFCLK_216_N,
      O => gt_refclk1_i,
      ODIV2 => NLW_IBUFDS_GTE2_CLK1_ODIV2_UNCONNECTED
    );
aurora_8b10b_gtp_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp
     port map (
      channel_up => channel_up,
      crc_pass_fail_n => aurora_8b10b_gtp_i_n_46,
      crc_valid => aurora_8b10b_gtp_i_n_47,
      drpaddr_in(8 downto 0) => B"000000000",
      drpclk_in => USER_CLK_N,
      drpdi_in(15 downto 0) => B"0000000000000000",
      drpdo_out(15 downto 0) => NLW_aurora_8b10b_gtp_i_drpdo_out_UNCONNECTED(15 downto 0),
      drpen_in => '0',
      drprdy_out => NLW_aurora_8b10b_gtp_i_drprdy_out_UNCONNECTED,
      drpwe_in => '0',
      frame_err => aurora_8b10b_gtp_i_n_41,
      gt0_pll0outclk_in => gt0_pll0outclk_i,
      gt0_pll0outrefclk_in => gt0_pll0outrefclk_i,
      gt0_pll0refclklost_in => gt0_pll0refclklost_i,
      gt0_pll1outclk_in => gt0_pll1outclk_i,
      gt0_pll1outrefclk_in => gt0_pll1outrefclk_i,
      gt_common_reset_out => common_reset_i,
      gt_refclk1 => gt_refclk1_i,
      gt_reset => gt_reset_i,
      hard_err => hard_err,
      init_clk_in => USER_CLK_N,
      lane_up => lane_up,
      link_reset_out => link_reset_i,
      loopback(2 downto 0) => B"000",
      m_axi_rx_tdata(31 downto 0) => m_axi_rx_tdata(31 downto 0),
      m_axi_rx_tkeep(3) => aurora_8b10b_gtp_i_n_33,
      m_axi_rx_tkeep(2) => aurora_8b10b_gtp_i_n_34,
      m_axi_rx_tkeep(1) => aurora_8b10b_gtp_i_n_35,
      m_axi_rx_tkeep(0) => aurora_8b10b_gtp_i_n_36,
      m_axi_rx_tlast => m_axi_rx_tlast,
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      pll_not_locked => pll_not_locked_i,
      power_down => '0',
      quad1_common_lock_in => quad1_common_lock_i,
      reset => system_reset_i,
      rx_resetdone_out => rx_resetdone_out,
      rxn => FMC_LPC_GRX00_N,
      rxp => FMC_LPC_GRX00_P,
      s_axi_tx_tdata(31 downto 0) => s_axis_tdata_tfifo(31 downto 0),
      s_axi_tx_tkeep(3 downto 0) => B"1111",
      s_axi_tx_tlast => s_axis_tlast_tfifo(0),
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axis_tvalid_tfifo(0),
      soft_err => soft_err,
      sync_clk => sync_clk_i,
      sys_reset_out => aurora_8b10b_gtp_i_n_48,
      tx_lock => NLW_aurora_8b10b_gtp_i_tx_lock_UNCONNECTED,
      tx_out_clk => tx_out_clk_i,
      tx_resetdone_out => tx_resetdone_out,
      txn => FMC_LPC_GTX00_N,
      txp => FMC_LPC_GTX00_P,
      user_clk => \^clk_125m\
    );
clock_module_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_CLOCK_MODULE
     port map (
      CLK => \^clk_125m\,
      pll_not_locked => pll_not_locked_i,
      sync_clk => sync_clk_i,
      tx_out_clk => tx_out_clk_i
    );
gt_common_support: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_gt_common_wrapper
     port map (
      USER_CLK_N => USER_CLK_N,
      gt0_pll0outclk_in => gt0_pll0outclk_i,
      gt0_pll0outrefclk_in => gt0_pll0outrefclk_i,
      gt0_pll0refclklost_in => gt0_pll0refclklost_i,
      gt0_pll1outclk_in => gt0_pll1outclk_i,
      gt0_pll1outrefclk_in => gt0_pll1outrefclk_i,
      gt_common_reset_out => common_reset_i,
      gt_refclk1_i => gt_refclk1_i,
      quad1_common_lock_in => quad1_common_lock_i
    );
link_reset_i_1dly_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk_125m\,
      CE => '1',
      D => link_reset_i,
      Q => link_reset_i_1dly,
      R => '0'
    );
link_reset_i_2dly_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk_125m\,
      CE => '1',
      D => link_reset_i_1dly,
      Q => link_reset_i_2dly,
      R => '0'
    );
pll_not_locked_i_1dly_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk_125m\,
      CE => '1',
      D => pll_not_locked_i,
      Q => pll_not_locked_i_1dly,
      R => '0'
    );
pll_not_locked_i_2dly_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk_125m\,
      CE => '1',
      D => pll_not_locked_i_1dly,
      Q => pll_not_locked_i_2dly,
      R => '0'
    );
support_reset_logic_i: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_SUPPORT_RESET_LOGIC
     port map (
      CLK => \^clk_125m\,
      D(0) => D(0),
      USER_CLK_N => USER_CLK_N,
      fpga_rst_reg => fpga_rst_reg,
      gt_reset => gt_reset_i,
      reset => system_reset_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_fifo_generator_ramfifo is
  port (
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : out STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end st_lc_fpga_top_0_fifo_generator_ramfifo;

architecture STRUCTURE of st_lc_fpga_top_0_fifo_generator_ramfifo is
  signal RD_RST : STD_LOGIC;
  signal WR_RST : STD_LOGIC;
  signal diff_wr_rd : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_13\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_14\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_15\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_18\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_20\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_21\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_22\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_23\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_24\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_25\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_26\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_36\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_37\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_38\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_39\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_40\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_41\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_42\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_43\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_31\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_32\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_33\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_34\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_35\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_36\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_37\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_38\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_39\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_10\ : STD_LOGIC;
  signal p_0_in7_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal p_22_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_23_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal ram_full_fb : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_en_int_sync : STD_LOGIC;
  signal rd_en_int_sync_1 : STD_LOGIC;
  signal rd_en_into_bram : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rst_int_sync : STD_LOGIC;
  signal rst_int_sync_1 : STD_LOGIC;
  signal rstblk_n_3 : STD_LOGIC;
  signal rstblk_n_6 : STD_LOGIC;
  signal rstblk_n_8 : STD_LOGIC;
  signal user_valid : STD_LOGIC;
  signal wr_en_int_sync : STD_LOGIC;
  signal wr_en_int_sync_1 : STD_LOGIC;
  signal wr_en_into_bram : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal wr_rst_i : STD_LOGIC_VECTOR ( 2 to 2 );
  signal wr_rst_int_sync : STD_LOGIC;
  signal wr_rst_int_sync_1 : STD_LOGIC;
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.st_lc_fpga_top_0_clk_x_pntrs
     port map (
      D(5) => \gntv_or_sync_fifo.gcx.clkx_n_37\,
      D(4) => \gntv_or_sync_fifo.gcx.clkx_n_38\,
      D(3) => \gntv_or_sync_fifo.gcx.clkx_n_39\,
      D(2) => \gntv_or_sync_fifo.gcx.clkx_n_40\,
      D(1) => \gntv_or_sync_fifo.gcx.clkx_n_41\,
      D(0) => \gntv_or_sync_fifo.gcx.clkx_n_42\,
      O464(0) => wr_pntr_plus2(8),
      Q(8 downto 0) => p_22_out(8 downto 0),
      S(3) => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      S(2) => \gntv_or_sync_fifo.gcx.clkx_n_1\,
      S(1) => \gntv_or_sync_fifo.gcx.clkx_n_2\,
      S(0) => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      diff_wr_rd(7 downto 0) => diff_wr_rd(8 downto 1),
      \g_rd.gvalid_low.rd_dc_i_reg[5]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_15\,
      \g_rd.gvalid_low.rd_dc_i_reg[5]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_16\,
      \g_rd.gvalid_low.rd_dc_i_reg[5]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_17\,
      \g_rd.gvalid_low.rd_dc_i_reg[5]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_18\,
      \g_rd.gvalid_low.rd_dc_i_reg[9]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_25\,
      \g_rd.gvalid_low.rd_dc_i_reg[9]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_43\,
      \gc0.count_d1_reg[7]\(7) => \gntv_or_sync_fifo.gl0.rd_n_31\,
      \gc0.count_d1_reg[7]\(6) => \gntv_or_sync_fifo.gl0.rd_n_32\,
      \gc0.count_d1_reg[7]\(5) => \gntv_or_sync_fifo.gl0.rd_n_33\,
      \gc0.count_d1_reg[7]\(4) => \gntv_or_sync_fifo.gl0.rd_n_34\,
      \gc0.count_d1_reg[7]\(3) => \gntv_or_sync_fifo.gl0.rd_n_35\,
      \gc0.count_d1_reg[7]\(2) => \gntv_or_sync_fifo.gl0.rd_n_36\,
      \gc0.count_d1_reg[7]\(1) => \gntv_or_sync_fifo.gl0.rd_n_37\,
      \gc0.count_d1_reg[7]\(0) => \gntv_or_sync_fifo.gl0.rd_n_38\,
      \gc0.count_d1_reg[8]\(8 downto 0) => p_0_out(8 downto 0),
      \gc0.count_reg[7]\(7 downto 0) => rd_pntr_plus1(7 downto 0),
      \gic0.gc0.count_d1_reg[8]\(0) => p_13_out(8),
      \gic0.gc0.count_d2_reg[8]\(8) => p_12_out(8),
      \gic0.gc0.count_d2_reg[8]\(7 downto 0) => p_0_in7_out(7 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(0) => p_2_out,
      \gpregsm1.user_valid_reg\ => \gntv_or_sync_fifo.gl0.rd_n_39\,
      m_aclk => m_aclk,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => RD_RST,
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => rstblk_n_6,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_13\,
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_14\,
      ram_empty_fb_i_reg_1 => \gntv_or_sync_fifo.gcx.clkx_n_19\,
      ram_empty_fb_i_reg_2 => \gntv_or_sync_fifo.gcx.clkx_n_20\,
      ram_empty_fb_i_reg_3 => \gntv_or_sync_fifo.gcx.clkx_n_21\,
      ram_empty_fb_i_reg_4 => \gntv_or_sync_fifo.gcx.clkx_n_22\,
      ram_empty_fb_i_reg_5 => \gntv_or_sync_fifo.gcx.clkx_n_23\,
      ram_empty_fb_i_reg_6 => \gntv_or_sync_fifo.gcx.clkx_n_24\,
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_26\,
      ram_full_i_reg_0(8 downto 0) => p_23_out(8 downto 0),
      ram_full_i_reg_1 => \gntv_or_sync_fifo.gcx.clkx_n_36\,
      s_aclk => s_aclk,
      user_valid => user_valid
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.st_lc_fpga_top_0_rd_logic
     port map (
      D(5) => \gntv_or_sync_fifo.gcx.clkx_n_37\,
      D(4) => \gntv_or_sync_fifo.gcx.clkx_n_38\,
      D(3) => \gntv_or_sync_fifo.gcx.clkx_n_39\,
      D(2) => \gntv_or_sync_fifo.gcx.clkx_n_40\,
      D(1) => \gntv_or_sync_fifo.gcx.clkx_n_41\,
      D(0) => \gntv_or_sync_fifo.gcx.clkx_n_42\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => p_0_out(8 downto 0),
      E(0) => rd_en_into_bram,
      Q(1) => rstblk_n_8,
      Q(0) => rd_rst_i(0),
      S(3) => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      S(2) => \gntv_or_sync_fifo.gcx.clkx_n_1\,
      S(1) => \gntv_or_sync_fifo.gcx.clkx_n_2\,
      S(0) => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      SS(0) => rst_int_sync,
      axis_rd_data_count(9 downto 0) => axis_rd_data_count(9 downto 0),
      \g_rd.gvalid_low.rd_dc_i_reg[0]\(0) => p_2_out,
      \g_rd.gvalid_low.rd_dc_i_reg[5]\ => \gntv_or_sync_fifo.gl0.rd_n_39\,
      \g_rd.gvalid_low.rd_dc_i_reg[9]\(7 downto 0) => diff_wr_rd(8 downto 1),
      \gc0.count_d1_reg[7]\(7 downto 0) => rd_pntr_plus1(7 downto 0),
      m_aclk => m_aclk,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      p_5_out => p_5_out,
      p_7_out => p_7_out,
      ram_rd_en_i => ram_rd_en_i,
      rd_en_int_sync => rd_en_int_sync,
      \rd_pntr_gc_reg[7]\(7) => \gntv_or_sync_fifo.gl0.rd_n_31\,
      \rd_pntr_gc_reg[7]\(6) => \gntv_or_sync_fifo.gl0.rd_n_32\,
      \rd_pntr_gc_reg[7]\(5) => \gntv_or_sync_fifo.gl0.rd_n_33\,
      \rd_pntr_gc_reg[7]\(4) => \gntv_or_sync_fifo.gl0.rd_n_34\,
      \rd_pntr_gc_reg[7]\(3) => \gntv_or_sync_fifo.gl0.rd_n_35\,
      \rd_pntr_gc_reg[7]\(2) => \gntv_or_sync_fifo.gl0.rd_n_36\,
      \rd_pntr_gc_reg[7]\(1) => \gntv_or_sync_fifo.gl0.rd_n_37\,
      \rd_pntr_gc_reg[7]\(0) => \gntv_or_sync_fifo.gl0.rd_n_38\,
      rst_int_sync_1 => rst_int_sync_1,
      user_valid => user_valid,
      \wr_pntr_bin_reg[1]\ => \gntv_or_sync_fifo.gcx.clkx_n_20\,
      \wr_pntr_bin_reg[1]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_24\,
      \wr_pntr_bin_reg[2]\ => \gntv_or_sync_fifo.gcx.clkx_n_19\,
      \wr_pntr_bin_reg[3]\ => \gntv_or_sync_fifo.gcx.clkx_n_23\,
      \wr_pntr_bin_reg[3]_0\(3) => \gntv_or_sync_fifo.gcx.clkx_n_15\,
      \wr_pntr_bin_reg[3]_0\(2) => \gntv_or_sync_fifo.gcx.clkx_n_16\,
      \wr_pntr_bin_reg[3]_0\(1) => \gntv_or_sync_fifo.gcx.clkx_n_17\,
      \wr_pntr_bin_reg[3]_0\(0) => \gntv_or_sync_fifo.gcx.clkx_n_18\,
      \wr_pntr_bin_reg[4]\ => \gntv_or_sync_fifo.gcx.clkx_n_14\,
      \wr_pntr_bin_reg[5]\ => \gntv_or_sync_fifo.gcx.clkx_n_22\,
      \wr_pntr_bin_reg[6]\ => \gntv_or_sync_fifo.gcx.clkx_n_13\,
      \wr_pntr_bin_reg[6]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_21\,
      \wr_pntr_bin_reg[7]\ => \gntv_or_sync_fifo.gcx.clkx_n_43\,
      \wr_pntr_bin_reg[8]\(8 downto 0) => p_22_out(8 downto 0),
      \wr_pntr_bin_reg[8]_0\(0) => \gntv_or_sync_fifo.gcx.clkx_n_25\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.st_lc_fpga_top_0_wr_logic
     port map (
      E(0) => rstblk_n_3,
      Q(8 downto 0) => p_12_out(8 downto 0),
      SS(0) => wr_rst_int_sync,
      axis_wr_data_count(9 downto 0) => axis_wr_data_count(9 downto 0),
      \gic0.gc0.count_d1_reg[8]\(0) => wr_pntr_plus2(8),
      \gic0.gc0.count_d2_reg[8]\(0) => p_13_out(8),
      \grstd1.grst_full_axis.grst_f.rst_d5_reg\ => rst_full_gen_i,
      \gsafety_ic.wr_en_int_sync_1_reg\ => \gntv_or_sync_fifo.gl0.wr_n_10\,
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0) => WR_RST,
      \out\ => rst_full_ff_i,
      ram_full_fb => ram_full_fb,
      \rd_pntr_bin_reg[8]\ => \gntv_or_sync_fifo.gcx.clkx_n_26\,
      \rd_pntr_bin_reg[8]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_36\,
      \rd_pntr_bin_reg[8]_1\(8 downto 0) => p_23_out(8 downto 0),
      s_aclk => s_aclk,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid,
      \wr_pntr_gc_reg[7]\(7 downto 0) => p_0_in7_out(7 downto 0)
    );
\gntv_or_sync_fifo.mem\: entity work.st_lc_fpga_top_0_memory
     port map (
      Q(8 downto 0) => p_12_out(8 downto 0),
      WEBWE(0) => wr_en_into_bram,
      \gc0.count_d1_reg[8]\(8 downto 0) => p_0_out(8 downto 0),
      m_aclk => m_aclk,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tlast => m_axis_tlast,
      p_5_out => p_5_out,
      ram_rd_en_i => ram_rd_en_i,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast
    );
\gsafety_ic.rd_en_int_sync_1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => p_7_out,
      Q => rd_en_int_sync_1,
      R => '0'
    );
\gsafety_ic.rd_en_int_sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => rd_en_int_sync_1,
      Q => rd_en_int_sync,
      R => '0'
    );
\gsafety_ic.rst_int_sync_1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => rd_rst_i(0),
      Q => rst_int_sync_1,
      R => '0'
    );
\gsafety_ic.rst_int_sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => rst_int_sync_1,
      Q => rst_int_sync,
      R => '0'
    );
\gsafety_ic.wr_en_int_sync_1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \gntv_or_sync_fifo.gl0.wr_n_10\,
      Q => wr_en_int_sync_1,
      R => '0'
    );
\gsafety_ic.wr_en_int_sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => wr_en_int_sync_1,
      Q => wr_en_int_sync,
      R => '0'
    );
\gsafety_ic.wr_rst_int_sync_1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => wr_rst_i(2),
      Q => wr_rst_int_sync_1,
      R => '0'
    );
\gsafety_ic.wr_rst_int_sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => wr_rst_int_sync_1,
      Q => wr_rst_int_sync,
      R => '0'
    );
rstblk: entity work.\st_lc_fpga_top_0_reset_blk_ramfifo__parameterized0\
     port map (
      E(0) => rstblk_n_3,
      Q(2) => wr_rst_i(2),
      Q(1) => WR_RST,
      Q(0) => rstblk_n_6,
      SS(0) => wr_rst_int_sync,
      WEBWE(0) => wr_en_into_bram,
      \gc0.count_reg[8]\(0) => rd_en_into_bram,
      \gsafety_ic.rst_int_sync_reg\(0) => rst_int_sync,
      m_aclk => m_aclk,
      \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\ => \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\,
      \out\ => rst_full_ff_i,
      p_7_out => p_7_out,
      ram_empty_fb_i_reg(2) => rstblk_n_8,
      ram_empty_fb_i_reg(1) => RD_RST,
      ram_empty_fb_i_reg(0) => rd_rst_i(0),
      ram_full_fb => ram_full_fb,
      ram_full_i_reg => rst_full_gen_i,
      rd_en_int_sync => rd_en_int_sync,
      rst_int_sync_1 => rst_int_sync_1,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axis_tvalid => s_axis_tvalid,
      wr_en_int_sync => wr_en_int_sync,
      wr_rst_int_sync_1 => wr_rst_int_sync_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_fifo_generator_ramfifo_23 is
  port (
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : out STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_fifo_generator_ramfifo_23 : entity is "fifo_generator_ramfifo";
end st_lc_fpga_top_0_fifo_generator_ramfifo_23;

architecture STRUCTURE of st_lc_fpga_top_0_fifo_generator_ramfifo_23 is
  signal RD_RST : STD_LOGIC;
  signal WR_RST : STD_LOGIC;
  signal diff_wr_rd : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_13\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_14\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_15\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_18\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_20\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_21\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_22\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_23\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_24\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_25\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_26\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_36\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_37\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_38\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_39\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_40\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_41\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_42\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_43\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_31\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_32\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_33\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_34\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_35\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_36\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_37\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_38\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_39\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_10\ : STD_LOGIC;
  signal p_0_in7_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal p_22_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_23_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal ram_full_fb : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_en_int_sync : STD_LOGIC;
  signal rd_en_int_sync_1 : STD_LOGIC;
  signal rd_en_into_bram : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rst_int_sync : STD_LOGIC;
  signal rst_int_sync_1 : STD_LOGIC;
  signal rstblk_n_3 : STD_LOGIC;
  signal rstblk_n_6 : STD_LOGIC;
  signal rstblk_n_8 : STD_LOGIC;
  signal user_valid : STD_LOGIC;
  signal wr_en_int_sync : STD_LOGIC;
  signal wr_en_int_sync_1 : STD_LOGIC;
  signal wr_en_into_bram : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal wr_rst_i : STD_LOGIC_VECTOR ( 2 to 2 );
  signal wr_rst_int_sync : STD_LOGIC;
  signal wr_rst_int_sync_1 : STD_LOGIC;
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.st_lc_fpga_top_0_clk_x_pntrs_24
     port map (
      D(5) => \gntv_or_sync_fifo.gcx.clkx_n_37\,
      D(4) => \gntv_or_sync_fifo.gcx.clkx_n_38\,
      D(3) => \gntv_or_sync_fifo.gcx.clkx_n_39\,
      D(2) => \gntv_or_sync_fifo.gcx.clkx_n_40\,
      D(1) => \gntv_or_sync_fifo.gcx.clkx_n_41\,
      D(0) => \gntv_or_sync_fifo.gcx.clkx_n_42\,
      O464(0) => wr_pntr_plus2(8),
      Q(8 downto 0) => p_22_out(8 downto 0),
      S(3) => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      S(2) => \gntv_or_sync_fifo.gcx.clkx_n_1\,
      S(1) => \gntv_or_sync_fifo.gcx.clkx_n_2\,
      S(0) => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      diff_wr_rd(7 downto 0) => diff_wr_rd(8 downto 1),
      \g_rd.gvalid_low.rd_dc_i_reg[5]\(3) => \gntv_or_sync_fifo.gcx.clkx_n_15\,
      \g_rd.gvalid_low.rd_dc_i_reg[5]\(2) => \gntv_or_sync_fifo.gcx.clkx_n_16\,
      \g_rd.gvalid_low.rd_dc_i_reg[5]\(1) => \gntv_or_sync_fifo.gcx.clkx_n_17\,
      \g_rd.gvalid_low.rd_dc_i_reg[5]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_18\,
      \g_rd.gvalid_low.rd_dc_i_reg[9]\(0) => \gntv_or_sync_fifo.gcx.clkx_n_25\,
      \g_rd.gvalid_low.rd_dc_i_reg[9]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_43\,
      \gc0.count_d1_reg[7]\(7) => \gntv_or_sync_fifo.gl0.rd_n_31\,
      \gc0.count_d1_reg[7]\(6) => \gntv_or_sync_fifo.gl0.rd_n_32\,
      \gc0.count_d1_reg[7]\(5) => \gntv_or_sync_fifo.gl0.rd_n_33\,
      \gc0.count_d1_reg[7]\(4) => \gntv_or_sync_fifo.gl0.rd_n_34\,
      \gc0.count_d1_reg[7]\(3) => \gntv_or_sync_fifo.gl0.rd_n_35\,
      \gc0.count_d1_reg[7]\(2) => \gntv_or_sync_fifo.gl0.rd_n_36\,
      \gc0.count_d1_reg[7]\(1) => \gntv_or_sync_fifo.gl0.rd_n_37\,
      \gc0.count_d1_reg[7]\(0) => \gntv_or_sync_fifo.gl0.rd_n_38\,
      \gc0.count_d1_reg[8]\(8 downto 0) => p_0_out(8 downto 0),
      \gc0.count_reg[7]\(7 downto 0) => rd_pntr_plus1(7 downto 0),
      \gic0.gc0.count_d1_reg[8]\(0) => p_13_out(8),
      \gic0.gc0.count_d2_reg[8]\(8) => p_12_out(8),
      \gic0.gc0.count_d2_reg[8]\(7 downto 0) => p_0_in7_out(7 downto 0),
      \gpregsm1.curr_fwft_state_reg[1]\(0) => p_2_out,
      \gpregsm1.user_valid_reg\ => \gntv_or_sync_fifo.gl0.rd_n_39\,
      m_aclk => m_aclk,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => RD_RST,
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => rstblk_n_6,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_13\,
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_14\,
      ram_empty_fb_i_reg_1 => \gntv_or_sync_fifo.gcx.clkx_n_19\,
      ram_empty_fb_i_reg_2 => \gntv_or_sync_fifo.gcx.clkx_n_20\,
      ram_empty_fb_i_reg_3 => \gntv_or_sync_fifo.gcx.clkx_n_21\,
      ram_empty_fb_i_reg_4 => \gntv_or_sync_fifo.gcx.clkx_n_22\,
      ram_empty_fb_i_reg_5 => \gntv_or_sync_fifo.gcx.clkx_n_23\,
      ram_empty_fb_i_reg_6 => \gntv_or_sync_fifo.gcx.clkx_n_24\,
      ram_full_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_26\,
      ram_full_i_reg_0(8 downto 0) => p_23_out(8 downto 0),
      ram_full_i_reg_1 => \gntv_or_sync_fifo.gcx.clkx_n_36\,
      s_aclk => s_aclk,
      user_valid => user_valid
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.st_lc_fpga_top_0_rd_logic_25
     port map (
      D(5) => \gntv_or_sync_fifo.gcx.clkx_n_37\,
      D(4) => \gntv_or_sync_fifo.gcx.clkx_n_38\,
      D(3) => \gntv_or_sync_fifo.gcx.clkx_n_39\,
      D(2) => \gntv_or_sync_fifo.gcx.clkx_n_40\,
      D(1) => \gntv_or_sync_fifo.gcx.clkx_n_41\,
      D(0) => \gntv_or_sync_fifo.gcx.clkx_n_42\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => p_0_out(8 downto 0),
      E(0) => rd_en_into_bram,
      Q(1) => rstblk_n_8,
      Q(0) => rd_rst_i(0),
      S(3) => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      S(2) => \gntv_or_sync_fifo.gcx.clkx_n_1\,
      S(1) => \gntv_or_sync_fifo.gcx.clkx_n_2\,
      S(0) => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      SS(0) => rst_int_sync,
      axis_rd_data_count(9 downto 0) => axis_rd_data_count(9 downto 0),
      \g_rd.gvalid_low.rd_dc_i_reg[0]\(0) => p_2_out,
      \g_rd.gvalid_low.rd_dc_i_reg[5]\ => \gntv_or_sync_fifo.gl0.rd_n_39\,
      \g_rd.gvalid_low.rd_dc_i_reg[9]\(7 downto 0) => diff_wr_rd(8 downto 1),
      \gc0.count_d1_reg[7]\(7 downto 0) => rd_pntr_plus1(7 downto 0),
      m_aclk => m_aclk,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      p_5_out => p_5_out,
      p_7_out => p_7_out,
      ram_rd_en_i => ram_rd_en_i,
      rd_en_int_sync => rd_en_int_sync,
      \rd_pntr_gc_reg[7]\(7) => \gntv_or_sync_fifo.gl0.rd_n_31\,
      \rd_pntr_gc_reg[7]\(6) => \gntv_or_sync_fifo.gl0.rd_n_32\,
      \rd_pntr_gc_reg[7]\(5) => \gntv_or_sync_fifo.gl0.rd_n_33\,
      \rd_pntr_gc_reg[7]\(4) => \gntv_or_sync_fifo.gl0.rd_n_34\,
      \rd_pntr_gc_reg[7]\(3) => \gntv_or_sync_fifo.gl0.rd_n_35\,
      \rd_pntr_gc_reg[7]\(2) => \gntv_or_sync_fifo.gl0.rd_n_36\,
      \rd_pntr_gc_reg[7]\(1) => \gntv_or_sync_fifo.gl0.rd_n_37\,
      \rd_pntr_gc_reg[7]\(0) => \gntv_or_sync_fifo.gl0.rd_n_38\,
      rst_int_sync_1 => rst_int_sync_1,
      user_valid => user_valid,
      \wr_pntr_bin_reg[1]\ => \gntv_or_sync_fifo.gcx.clkx_n_20\,
      \wr_pntr_bin_reg[1]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_24\,
      \wr_pntr_bin_reg[2]\ => \gntv_or_sync_fifo.gcx.clkx_n_19\,
      \wr_pntr_bin_reg[3]\ => \gntv_or_sync_fifo.gcx.clkx_n_23\,
      \wr_pntr_bin_reg[3]_0\(3) => \gntv_or_sync_fifo.gcx.clkx_n_15\,
      \wr_pntr_bin_reg[3]_0\(2) => \gntv_or_sync_fifo.gcx.clkx_n_16\,
      \wr_pntr_bin_reg[3]_0\(1) => \gntv_or_sync_fifo.gcx.clkx_n_17\,
      \wr_pntr_bin_reg[3]_0\(0) => \gntv_or_sync_fifo.gcx.clkx_n_18\,
      \wr_pntr_bin_reg[4]\ => \gntv_or_sync_fifo.gcx.clkx_n_14\,
      \wr_pntr_bin_reg[5]\ => \gntv_or_sync_fifo.gcx.clkx_n_22\,
      \wr_pntr_bin_reg[6]\ => \gntv_or_sync_fifo.gcx.clkx_n_13\,
      \wr_pntr_bin_reg[6]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_21\,
      \wr_pntr_bin_reg[7]\ => \gntv_or_sync_fifo.gcx.clkx_n_43\,
      \wr_pntr_bin_reg[8]\(8 downto 0) => p_22_out(8 downto 0),
      \wr_pntr_bin_reg[8]_0\(0) => \gntv_or_sync_fifo.gcx.clkx_n_25\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.st_lc_fpga_top_0_wr_logic_26
     port map (
      E(0) => rstblk_n_3,
      Q(8 downto 0) => p_12_out(8 downto 0),
      SS(0) => wr_rst_int_sync,
      axis_wr_data_count(9 downto 0) => axis_wr_data_count(9 downto 0),
      \gic0.gc0.count_d1_reg[8]\(0) => wr_pntr_plus2(8),
      \gic0.gc0.count_d2_reg[8]\(0) => p_13_out(8),
      \grstd1.grst_full_axis.grst_f.rst_d5_reg\ => rst_full_gen_i,
      \gsafety_ic.wr_en_int_sync_1_reg\ => \gntv_or_sync_fifo.gl0.wr_n_10\,
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\(0) => WR_RST,
      \out\ => rst_full_ff_i,
      ram_full_fb => ram_full_fb,
      \rd_pntr_bin_reg[8]\ => \gntv_or_sync_fifo.gcx.clkx_n_26\,
      \rd_pntr_bin_reg[8]_0\ => \gntv_or_sync_fifo.gcx.clkx_n_36\,
      \rd_pntr_bin_reg[8]_1\(8 downto 0) => p_23_out(8 downto 0),
      s_aclk => s_aclk,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid,
      \wr_pntr_gc_reg[7]\(7 downto 0) => p_0_in7_out(7 downto 0)
    );
\gntv_or_sync_fifo.mem\: entity work.st_lc_fpga_top_0_memory_27
     port map (
      Q(8 downto 0) => p_12_out(8 downto 0),
      WEBWE(0) => wr_en_into_bram,
      \gc0.count_d1_reg[8]\(8 downto 0) => p_0_out(8 downto 0),
      m_aclk => m_aclk,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tlast => m_axis_tlast,
      p_5_out => p_5_out,
      ram_rd_en_i => ram_rd_en_i,
      s_aclk => s_aclk,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast
    );
\gsafety_ic.rd_en_int_sync_1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => p_7_out,
      Q => rd_en_int_sync_1,
      R => '0'
    );
\gsafety_ic.rd_en_int_sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => rd_en_int_sync_1,
      Q => rd_en_int_sync,
      R => '0'
    );
\gsafety_ic.rst_int_sync_1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => rd_rst_i(0),
      Q => rst_int_sync_1,
      R => '0'
    );
\gsafety_ic.rst_int_sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_aclk,
      CE => '1',
      D => rst_int_sync_1,
      Q => rst_int_sync,
      R => '0'
    );
\gsafety_ic.wr_en_int_sync_1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \gntv_or_sync_fifo.gl0.wr_n_10\,
      Q => wr_en_int_sync_1,
      R => '0'
    );
\gsafety_ic.wr_en_int_sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => wr_en_int_sync_1,
      Q => wr_en_int_sync,
      R => '0'
    );
\gsafety_ic.wr_rst_int_sync_1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => wr_rst_i(2),
      Q => wr_rst_int_sync_1,
      R => '0'
    );
\gsafety_ic.wr_rst_int_sync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => wr_rst_int_sync_1,
      Q => wr_rst_int_sync,
      R => '0'
    );
rstblk: entity work.\st_lc_fpga_top_0_reset_blk_ramfifo__parameterized0_28\
     port map (
      E(0) => rstblk_n_3,
      Q(2) => wr_rst_i(2),
      Q(1) => WR_RST,
      Q(0) => rstblk_n_6,
      SS(0) => wr_rst_int_sync,
      WEBWE(0) => wr_en_into_bram,
      \gc0.count_reg[8]\(0) => rd_en_into_bram,
      \gsafety_ic.rst_int_sync_reg\(0) => rst_int_sync,
      m_aclk => m_aclk,
      \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0\ => \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\,
      \out\ => rst_full_ff_i,
      p_7_out => p_7_out,
      ram_empty_fb_i_reg(2) => rstblk_n_8,
      ram_empty_fb_i_reg(1) => RD_RST,
      ram_empty_fb_i_reg(0) => rd_rst_i(0),
      ram_full_fb => ram_full_fb,
      ram_full_i_reg => rst_full_gen_i,
      rd_en_int_sync => rd_en_int_sync,
      rst_int_sync_1 => rst_int_sync_1,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axis_tvalid => s_axis_tvalid,
      wr_en_int_sync => wr_en_int_sync,
      wr_rst_int_sync_1 => wr_rst_int_sync_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_fifo_generator_top is
  port (
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    inverted_reset : out STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_fifo_generator_top : entity is "fifo_generator_top";
end st_lc_fpga_top_0_fifo_generator_top;

architecture STRUCTURE of st_lc_fpga_top_0_fifo_generator_top is
begin
\grf.rf\: entity work.st_lc_fpga_top_0_fifo_generator_ramfifo
     port map (
      axis_rd_data_count(9 downto 0) => axis_rd_data_count(9 downto 0),
      axis_wr_data_count(9 downto 0) => axis_wr_data_count(9 downto 0),
      m_aclk => m_aclk,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ => inverted_reset,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_fifo_generator_top_21 is
  port (
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    inverted_reset : out STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_fifo_generator_top_21 : entity is "fifo_generator_top";
end st_lc_fpga_top_0_fifo_generator_top_21;

architecture STRUCTURE of st_lc_fpga_top_0_fifo_generator_top_21 is
begin
\grf.rf\: entity work.st_lc_fpga_top_0_fifo_generator_ramfifo_23
     port map (
      axis_rd_data_count(9 downto 0) => axis_rd_data_count(9 downto 0),
      axis_wr_data_count(9 downto 0) => axis_wr_data_count(9 downto 0),
      m_aclk => m_aclk,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ => inverted_reset,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_fifo_generator_v13_1_0_synth is
  port (
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axis_tready : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    s_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_fifo_generator_v13_1_0_synth : entity is "fifo_generator_v13_1_0_synth";
end st_lc_fpga_top_0_fifo_generator_v13_1_0_synth;

architecture STRUCTURE of st_lc_fpga_top_0_fifo_generator_v13_1_0_synth is
  signal inverted_reset : STD_LOGIC;
begin
\gaxis_fifo.gaxisf.axisf\: entity work.st_lc_fpga_top_0_fifo_generator_top
     port map (
      axis_rd_data_count(9 downto 0) => axis_rd_data_count(9 downto 0),
      axis_wr_data_count(9 downto 0) => axis_wr_data_count(9 downto 0),
      inverted_reset => inverted_reset,
      m_aclk => m_aclk,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid
    );
\reset_gen_ic.rstblk_cc\: entity work.st_lc_fpga_top_0_reset_blk_ramfifo
     port map (
      inverted_reset => inverted_reset,
      m_aclk => m_aclk,
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_fifo_generator_v13_1_0_synth_20 is
  port (
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axis_tready : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    s_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_fifo_generator_v13_1_0_synth_20 : entity is "fifo_generator_v13_1_0_synth";
end st_lc_fpga_top_0_fifo_generator_v13_1_0_synth_20;

architecture STRUCTURE of st_lc_fpga_top_0_fifo_generator_v13_1_0_synth_20 is
  signal inverted_reset : STD_LOGIC;
begin
\gaxis_fifo.gaxisf.axisf\: entity work.st_lc_fpga_top_0_fifo_generator_top_21
     port map (
      axis_rd_data_count(9 downto 0) => axis_rd_data_count(9 downto 0),
      axis_wr_data_count(9 downto 0) => axis_wr_data_count(9 downto 0),
      inverted_reset => inverted_reset,
      m_aclk => m_aclk,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid
    );
\reset_gen_ic.rstblk_cc\: entity work.st_lc_fpga_top_0_reset_blk_ramfifo_22
     port map (
      inverted_reset => inverted_reset,
      m_aclk => m_aclk,
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_fifo_generator_v13_1_0 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 17 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 17 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 32;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 18;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 33;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 18;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 11;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 12;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 11;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 12;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 11;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 12;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 2;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is "4kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 509;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 13;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1021;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 13;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1021;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 13;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 511;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 15;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 4;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 512;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 9;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_fifo_generator_v13_1_0 : entity is "fifo_generator_v13_1_0";
end st_lc_fpga_top_0_fifo_generator_v13_1_0;

architecture STRUCTURE of st_lc_fpga_top_0_fifo_generator_v13_1_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const1>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  data_count(9) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(17) <= \<const0>\;
  dout(16) <= \<const0>\;
  dout(15) <= \<const0>\;
  dout(14) <= \<const0>\;
  dout(13) <= \<const0>\;
  dout(12) <= \<const0>\;
  dout(11) <= \<const0>\;
  dout(10) <= \<const0>\;
  dout(9) <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7) <= \<const0>\;
  dout(6) <= \<const0>\;
  dout(5) <= \<const0>\;
  dout(4) <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2) <= \<const0>\;
  dout(1) <= \<const0>\;
  dout(0) <= \<const0>\;
  empty <= \<const1>\;
  full <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const1>\;
  prog_full <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.st_lc_fpga_top_0_fifo_generator_v13_1_0_synth
     port map (
      axis_rd_data_count(9 downto 0) => axis_rd_data_count(9 downto 0),
      axis_wr_data_count(9 downto 0) => axis_wr_data_count(9 downto 0),
      m_aclk => m_aclk,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 17 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 17 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 32;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 18;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 33;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 18;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 11;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 12;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 11;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 12;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 11;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 12;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 2;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is "4kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 509;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 13;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1021;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 13;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1021;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 13;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 511;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 15;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 4;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 512;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 9;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ : entity is "fifo_generator_v13_1_0";
end \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\;

architecture STRUCTURE of \st_lc_fpga_top_0_fifo_generator_v13_1_0__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const1>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  data_count(9) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(17) <= \<const0>\;
  dout(16) <= \<const0>\;
  dout(15) <= \<const0>\;
  dout(14) <= \<const0>\;
  dout(13) <= \<const0>\;
  dout(12) <= \<const0>\;
  dout(11) <= \<const0>\;
  dout(10) <= \<const0>\;
  dout(9) <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7) <= \<const0>\;
  dout(6) <= \<const0>\;
  dout(5) <= \<const0>\;
  dout(4) <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2) <= \<const0>\;
  dout(1) <= \<const0>\;
  dout(0) <= \<const0>\;
  empty <= \<const1>\;
  full <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const1>\;
  prog_full <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.st_lc_fpga_top_0_fifo_generator_v13_1_0_synth_20
     port map (
      axis_rd_data_count(9 downto 0) => axis_rd_data_count(9 downto 0),
      axis_wr_data_count(9 downto 0) => axis_wr_data_count(9 downto 0),
      m_aclk => m_aclk,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_fifo_512x33_dual_clk is
  port (
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of st_lc_fpga_top_0_fifo_512x33_dual_clk : entity is "fifo_512x33_dual_clk,fifo_generator_v13_1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of st_lc_fpga_top_0_fifo_512x33_dual_clk : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_fifo_512x33_dual_clk : entity is "fifo_512x33_dual_clk";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of st_lc_fpga_top_0_fifo_512x33_dual_clk : entity is "fifo_generator_v13_1_0,Vivado 2016.1";
end st_lc_fpga_top_0_fifo_512x33_dual_clk;

architecture STRUCTURE of st_lc_fpga_top_0_fifo_512x33_dual_clk is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 32;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 1;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 18;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 33;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 18;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 1;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 1;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 11;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 12;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 11;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 12;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 11;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 12;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 1;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 2;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "4kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 509;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 13;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1021;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 13;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1021;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 13;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 511;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 4;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 1;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 512;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 9;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "true";
begin
U0: entity work.\st_lc_fpga_top_0_fifo_generator_v13_1_0__2\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(9 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(9 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(8 downto 0) => B"000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(8 downto 0) => B"000000000",
      axis_rd_data_count(9 downto 0) => axis_rd_data_count(9 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(9 downto 0) => axis_wr_data_count(9 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(9 downto 0) => NLW_U0_data_count_UNCONNECTED(9 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(17 downto 0) => B"000000000000000000",
      dout(17 downto 0) => NLW_U0_dout_UNCONNECTED(17 downto 0),
      empty => NLW_U0_empty_UNCONNECTED,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => m_aclk,
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(3 downto 0) => NLW_U0_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tstrb(3 downto 0) => NLW_U0_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(0) => NLW_U0_m_axis_tuser_UNCONNECTED(0),
      m_axis_tvalid => m_axis_tvalid,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(9 downto 0) => B"0000000000",
      prog_empty_thresh_assert(9 downto 0) => B"0000000000",
      prog_empty_thresh_negate(9 downto 0) => B"0000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(9 downto 0) => B"0000000000",
      prog_full_thresh_assert(9 downto 0) => B"0000000000",
      prog_full_thresh_negate(9 downto 0) => B"0000000000",
      rd_clk => '0',
      rd_data_count(9 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(9 downto 0),
      rd_en => '0',
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => s_aclk,
      s_aclk_en => '0',
      s_aresetn => s_aresetn,
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(0) => '0',
      s_axis_tvalid => s_axis_tvalid,
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(9 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(9 downto 0),
      wr_en => '0',
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \st_lc_fpga_top_0_fifo_512x33_dual_clk__xdcDup__1\ is
  port (
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \st_lc_fpga_top_0_fifo_512x33_dual_clk__xdcDup__1\ : entity is "fifo_512x33_dual_clk,fifo_generator_v13_1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \st_lc_fpga_top_0_fifo_512x33_dual_clk__xdcDup__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \st_lc_fpga_top_0_fifo_512x33_dual_clk__xdcDup__1\ : entity is "fifo_512x33_dual_clk";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \st_lc_fpga_top_0_fifo_512x33_dual_clk__xdcDup__1\ : entity is "fifo_generator_v13_1_0,Vivado 2016.1";
end \st_lc_fpga_top_0_fifo_512x33_dual_clk__xdcDup__1\;

architecture STRUCTURE of \st_lc_fpga_top_0_fifo_512x33_dual_clk__xdcDup__1\ is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 32;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 1;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 18;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 33;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 18;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 1;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 1;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 11;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 12;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 11;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 12;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 11;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 12;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 1;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 2;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "4kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 509;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 13;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1021;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 13;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1021;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 13;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 511;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 4;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 1;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 512;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 9;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "true";
begin
U0: entity work.st_lc_fpga_top_0_fifo_generator_v13_1_0
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(9 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(9 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(8 downto 0) => B"000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(8 downto 0) => B"000000000",
      axis_rd_data_count(9 downto 0) => axis_rd_data_count(9 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(9 downto 0) => axis_wr_data_count(9 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(9 downto 0) => NLW_U0_data_count_UNCONNECTED(9 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(17 downto 0) => B"000000000000000000",
      dout(17 downto 0) => NLW_U0_dout_UNCONNECTED(17 downto 0),
      empty => NLW_U0_empty_UNCONNECTED,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => m_aclk,
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(3 downto 0) => NLW_U0_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tstrb(3 downto 0) => NLW_U0_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(0) => NLW_U0_m_axis_tuser_UNCONNECTED(0),
      m_axis_tvalid => m_axis_tvalid,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(9 downto 0) => B"0000000000",
      prog_empty_thresh_assert(9 downto 0) => B"0000000000",
      prog_empty_thresh_negate(9 downto 0) => B"0000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(9 downto 0) => B"0000000000",
      prog_full_thresh_assert(9 downto 0) => B"0000000000",
      prog_full_thresh_negate(9 downto 0) => B"0000000000",
      rd_clk => '0',
      rd_data_count(9 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(9 downto 0),
      rd_en => '0',
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => s_aclk,
      s_aclk_en => '0',
      s_aresetn => s_aresetn,
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(0) => '0',
      s_axis_tvalid => s_axis_tvalid,
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(9 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(9 downto 0),
      wr_en => '0',
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_aurora_app_s is
  port (
    reset : in STD_LOGIC;
    clk_sys : in STD_LOGIC;
    clk_125m : in STD_LOGIC;
    channel_up : in STD_LOGIC;
    vc_trans_data : out STD_LOGIC_VECTOR ( 447 downto 0 );
    st_trans_data : out STD_LOGIC_VECTOR ( 447 downto 0 );
    sfp_rx_end_extend : out STD_LOGIC;
    rxd_data_o : in STD_LOGIC_VECTOR ( 111 downto 0 );
    m_axis_tdata_rfifo : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tvalid_rfifo : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast_rfifo : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdata_tfifo : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tvalid_tfifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast_tfifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_tfifo : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute AURORA_RX_OVERFLOW : string;
  attribute AURORA_RX_OVERFLOW of st_lc_fpga_top_0_aurora_app_s : entity is "10'b1010000000";
  attribute AURORA_SERDES_HEADER : integer;
  attribute AURORA_SERDES_HEADER of st_lc_fpga_top_0_aurora_app_s : entity is -342862058;
  attribute AURORA_TX_CNT_WIDTH : integer;
  attribute AURORA_TX_CNT_WIDTH of st_lc_fpga_top_0_aurora_app_s : entity is 11;
  attribute AURORA_TX_PERIOD : integer;
  attribute AURORA_TX_PERIOD of st_lc_fpga_top_0_aurora_app_s : entity is 50;
  attribute AURORA_TX_PERIOD_CLK_NUM : integer;
  attribute AURORA_TX_PERIOD_CLK_NUM of st_lc_fpga_top_0_aurora_app_s : entity is 5000;
  attribute CH_INDEX0 : integer;
  attribute CH_INDEX0 of st_lc_fpga_top_0_aurora_app_s : entity is 1;
  attribute CH_INDEX1 : integer;
  attribute CH_INDEX1 of st_lc_fpga_top_0_aurora_app_s : entity is 2;
  attribute CH_INDEX10 : integer;
  attribute CH_INDEX10 of st_lc_fpga_top_0_aurora_app_s : entity is 11;
  attribute CH_INDEX11 : integer;
  attribute CH_INDEX11 of st_lc_fpga_top_0_aurora_app_s : entity is 12;
  attribute CH_INDEX12 : integer;
  attribute CH_INDEX12 of st_lc_fpga_top_0_aurora_app_s : entity is 13;
  attribute CH_INDEX13 : integer;
  attribute CH_INDEX13 of st_lc_fpga_top_0_aurora_app_s : entity is 14;
  attribute CH_INDEX2 : integer;
  attribute CH_INDEX2 of st_lc_fpga_top_0_aurora_app_s : entity is 3;
  attribute CH_INDEX3 : integer;
  attribute CH_INDEX3 of st_lc_fpga_top_0_aurora_app_s : entity is 4;
  attribute CH_INDEX4 : integer;
  attribute CH_INDEX4 of st_lc_fpga_top_0_aurora_app_s : entity is 5;
  attribute CH_INDEX5 : integer;
  attribute CH_INDEX5 of st_lc_fpga_top_0_aurora_app_s : entity is 6;
  attribute CH_INDEX6 : integer;
  attribute CH_INDEX6 of st_lc_fpga_top_0_aurora_app_s : entity is 7;
  attribute CH_INDEX7 : integer;
  attribute CH_INDEX7 of st_lc_fpga_top_0_aurora_app_s : entity is 8;
  attribute CH_INDEX8 : integer;
  attribute CH_INDEX8 of st_lc_fpga_top_0_aurora_app_s : entity is 9;
  attribute CH_INDEX9 : integer;
  attribute CH_INDEX9 of st_lc_fpga_top_0_aurora_app_s : entity is 10;
  attribute CH_NUM : integer;
  attribute CH_NUM of st_lc_fpga_top_0_aurora_app_s : entity is 14;
  attribute FC_HEADER : string;
  attribute FC_HEADER of st_lc_fpga_top_0_aurora_app_s : entity is "4'b1100";
  attribute FC_PAYLOAD : string;
  attribute FC_PAYLOAD of st_lc_fpga_top_0_aurora_app_s : entity is "12'b011110001101";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_aurora_app_s : entity is "aurora_app_s";
  attribute PORT_NUM : integer;
  attribute PORT_NUM of st_lc_fpga_top_0_aurora_app_s : entity is 1;
  attribute SFP_IDLE : string;
  attribute SFP_IDLE of st_lc_fpga_top_0_aurora_app_s : entity is "2'b00";
  attribute SFP_RX : string;
  attribute SFP_RX of st_lc_fpga_top_0_aurora_app_s : entity is "2'b01";
  attribute ST_HEADER : string;
  attribute ST_HEADER of st_lc_fpga_top_0_aurora_app_s : entity is "4'b1010";
  attribute SYS_CLK_FREQ : integer;
  attribute SYS_CLK_FREQ of st_lc_fpga_top_0_aurora_app_s : entity is 100;
  attribute VC_HEADER : string;
  attribute VC_HEADER of st_lc_fpga_top_0_aurora_app_s : entity is "4'b0101";
end st_lc_fpga_top_0_aurora_app_s;

architecture STRUCTURE of st_lc_fpga_top_0_aurora_app_s is
  signal \<const0>\ : STD_LOGIC;
  signal U_tx_sync_tfifo_i_1_n_0 : STD_LOGIC;
  signal aurora_tx_cnt : STD_LOGIC_VECTOR ( 2 to 2 );
  signal aurora_tx_cnt0 : STD_LOGIC;
  signal \aurora_tx_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \aurora_tx_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \aurora_tx_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \aurora_tx_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \aurora_tx_gap_cnt[10]_i_2_n_0\ : STD_LOGIC;
  signal \aurora_tx_gap_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \aurora_tx_gap_cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \aurora_tx_gap_cnt_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal aurora_tx_start : STD_LOGIC;
  signal aurora_tx_start0 : STD_LOGIC;
  signal aurora_tx_start_i_2_n_0 : STD_LOGIC;
  signal aurora_tx_start_i_3_n_0 : STD_LOGIC;
  signal data13 : STD_LOGIC_VECTOR ( 431 downto 416 );
  signal m_axis_tdata_rfifo_100m : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_axis_tdata_rfifo_1dly : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_rfifo_2dly_reg_n_0_[24]\ : STD_LOGIC;
  signal \m_axis_tdata_rfifo_2dly_reg_n_0_[25]\ : STD_LOGIC;
  signal \m_axis_tdata_rfifo_2dly_reg_n_0_[26]\ : STD_LOGIC;
  signal \m_axis_tdata_rfifo_2dly_reg_n_0_[27]\ : STD_LOGIC;
  signal \m_axis_tdata_rfifo_2dly_reg_n_0_[28]\ : STD_LOGIC;
  signal \m_axis_tdata_rfifo_2dly_reg_n_0_[29]\ : STD_LOGIC;
  signal \m_axis_tdata_rfifo_2dly_reg_n_0_[30]\ : STD_LOGIC;
  signal \m_axis_tdata_rfifo_2dly_reg_n_0_[31]\ : STD_LOGIC;
  signal m_axis_tlast_rfifo_100m : STD_LOGIC;
  signal m_axis_tlast_rfifo_1dly : STD_LOGIC;
  signal m_axis_tlast_rfifo_2dly : STD_LOGIC;
  signal m_axis_tvalid_rfifo_100m : STD_LOGIC;
  signal m_axis_tvalid_rfifo_1dly : STD_LOGIC;
  signal m_axis_tvalid_rfifo_2dly : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal rxd_data_shift_reg : STD_LOGIC_VECTOR ( 111 downto 8 );
  signal \rxd_data_shift_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[100]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[101]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[102]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[103]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[103]_i_2_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[111]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[33]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[34]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[37]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[38]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[41]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[42]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[45]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[46]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[49]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[50]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[51]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[52]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[53]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[54]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[55]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[56]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[57]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[58]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[59]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[60]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[61]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[62]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[63]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[64]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[65]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[66]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[67]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[68]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[69]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[70]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[71]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[72]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[73]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[74]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[75]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[76]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[77]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[78]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[79]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[80]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[81]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[82]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[83]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[84]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[85]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[86]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[87]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[88]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[89]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[90]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[91]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[92]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[93]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[94]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[95]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[96]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[97]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[98]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[99]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_data_shift_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal s_axis_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_axis_tlast : STD_LOGIC;
  signal s_axis_tlast_i_1_n_0 : STD_LOGIC;
  signal s_axis_tready_debug : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of s_axis_tready_debug : signal is std.standard.true;
  attribute syn_keep : string;
  attribute syn_keep of s_axis_tready_debug : signal is "1";
  signal s_axis_tvalid : STD_LOGIC;
  signal s_axis_tvalid_i_1_n_0 : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sfp_init_rcnt : STD_LOGIC;
  signal sfp_init_rcnt_i_1_n_0 : STD_LOGIC;
  signal sfp_rx_end : STD_LOGIC;
  signal sfp_rx_end_dly : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sfp_rx_end_extend0 : STD_LOGIC;
  signal sfp_rx_overflow : STD_LOGIC;
  signal sfp_rx_overflow_cnt : STD_LOGIC_VECTOR ( 7 to 7 );
  signal sfp_rx_overflow_cnt0 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \sfp_rx_overflow_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \sfp_rx_overflow_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \sfp_rx_overflow_cnt[9]_i_2_n_0\ : STD_LOGIC;
  signal \sfp_rx_overflow_cnt[9]_i_4_n_0\ : STD_LOGIC;
  signal \sfp_rx_overflow_cnt[9]_i_5_n_0\ : STD_LOGIC;
  signal \sfp_rx_overflow_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \sfp_rx_overflow_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \sfp_rx_overflow_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \sfp_rx_overflow_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \sfp_rx_overflow_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \sfp_rx_overflow_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \sfp_rx_overflow_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \sfp_rx_overflow_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \sfp_rx_overflow_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \sfp_rx_overflow_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal sfp_rx_overflow_i_1_n_0 : STD_LOGIC;
  signal sfp_rx_state_p1 : STD_LOGIC;
  signal sfp_rx_state_p14_out : STD_LOGIC;
  signal \sfp_rx_state_p[0]_i_1_n_0\ : STD_LOGIC;
  signal \sfp_rx_state_p[1]_i_1_n_0\ : STD_LOGIC;
  signal \sfp_rx_state_p_reg_n_0_[0]\ : STD_LOGIC;
  signal \sfp_rx_state_p_reg_n_0_[1]\ : STD_LOGIC;
  signal \^st_trans_data\ : STD_LOGIC_VECTOR ( 431 downto 0 );
  signal st_trans_data1 : STD_LOGIC;
  signal \st_trans_data[111]_i_1_n_0\ : STD_LOGIC;
  signal \st_trans_data[143]_i_1_n_0\ : STD_LOGIC;
  signal \st_trans_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \st_trans_data[175]_i_1_n_0\ : STD_LOGIC;
  signal \st_trans_data[207]_i_1_n_0\ : STD_LOGIC;
  signal \st_trans_data[239]_i_1_n_0\ : STD_LOGIC;
  signal \st_trans_data[271]_i_1_n_0\ : STD_LOGIC;
  signal \st_trans_data[303]_i_1_n_0\ : STD_LOGIC;
  signal \st_trans_data[335]_i_1_n_0\ : STD_LOGIC;
  signal \st_trans_data[367]_i_1_n_0\ : STD_LOGIC;
  signal \st_trans_data[399]_i_1_n_0\ : STD_LOGIC;
  signal \st_trans_data[431]_i_1_n_0\ : STD_LOGIC;
  signal \st_trans_data[47]_i_1_n_0\ : STD_LOGIC;
  signal \st_trans_data[79]_i_1_n_0\ : STD_LOGIC;
  signal \^vc_trans_data\ : STD_LOGIC_VECTOR ( 431 downto 0 );
  signal vc_trans_data1 : STD_LOGIC;
  signal \vc_trans_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[100]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[101]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[102]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[103]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[104]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[105]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[106]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[107]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[108]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[109]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[110]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[111]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[111]_i_2_n_0\ : STD_LOGIC;
  signal \vc_trans_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[128]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[129]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[130]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[131]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[132]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[133]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[134]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[135]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[136]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[137]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[138]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[139]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[140]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[141]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[142]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[143]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[143]_i_2_n_0\ : STD_LOGIC;
  signal \vc_trans_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[15]_i_2_n_0\ : STD_LOGIC;
  signal \vc_trans_data[160]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[161]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[162]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[163]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[164]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[165]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[166]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[167]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[168]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[169]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[170]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[171]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[172]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[173]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[174]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[175]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[175]_i_2_n_0\ : STD_LOGIC;
  signal \vc_trans_data[192]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[193]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[194]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[195]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[196]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[197]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[198]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[199]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[200]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[201]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[202]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[203]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[204]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[205]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[206]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[207]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[207]_i_2_n_0\ : STD_LOGIC;
  signal \vc_trans_data[224]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[225]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[226]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[227]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[228]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[229]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[230]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[231]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[232]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[233]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[234]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[235]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[236]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[237]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[238]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[239]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[239]_i_2_n_0\ : STD_LOGIC;
  signal \vc_trans_data[239]_i_3_n_0\ : STD_LOGIC;
  signal \vc_trans_data[256]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[257]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[258]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[259]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[260]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[261]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[262]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[263]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[264]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[265]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[266]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[267]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[268]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[269]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[270]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[271]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[271]_i_2_n_0\ : STD_LOGIC;
  signal \vc_trans_data[288]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[289]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[290]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[291]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[292]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[293]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[294]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[295]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[296]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[297]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[298]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[299]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[300]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[301]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[302]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[303]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[303]_i_2_n_0\ : STD_LOGIC;
  signal \vc_trans_data[320]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[321]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[322]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[323]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[324]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[325]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[326]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[327]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[328]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[329]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[32]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[330]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[331]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[332]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[333]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[334]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[335]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[335]_i_2_n_0\ : STD_LOGIC;
  signal \vc_trans_data[33]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[34]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[352]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[353]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[354]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[355]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[356]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[357]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[358]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[359]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[35]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[360]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[361]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[362]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[363]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[364]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[365]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[366]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[367]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[367]_i_2_n_0\ : STD_LOGIC;
  signal \vc_trans_data[367]_i_3_n_0\ : STD_LOGIC;
  signal \vc_trans_data[36]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[37]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[384]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[385]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[386]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[387]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[388]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[389]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[38]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[390]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[391]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[392]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[393]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[394]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[395]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[396]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[397]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[398]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[399]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[399]_i_2_n_0\ : STD_LOGIC;
  signal \vc_trans_data[39]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[40]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[416]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[417]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[418]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[419]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[41]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[420]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[421]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[422]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[423]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[424]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[425]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[426]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[427]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[428]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[429]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[42]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[430]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[431]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[431]_i_2_n_0\ : STD_LOGIC;
  signal \vc_trans_data[431]_i_4_n_0\ : STD_LOGIC;
  signal \vc_trans_data[43]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[44]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[45]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[46]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[47]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[47]_i_2_n_0\ : STD_LOGIC;
  signal \vc_trans_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[64]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[65]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[66]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[67]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[68]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[69]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[70]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[71]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[72]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[73]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[74]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[75]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[76]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[77]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[78]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[79]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[79]_i_2_n_0\ : STD_LOGIC;
  signal \vc_trans_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[96]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[97]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[98]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[99]_i_1_n_0\ : STD_LOGIC;
  signal \vc_trans_data[9]_i_1_n_0\ : STD_LOGIC;
  signal NLW_U_rx_sync_rfifo_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U_rx_sync_rfifo_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U_rx_sync_rfifo_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U_tx_sync_tfifo_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U_tx_sync_tfifo_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of U_rx_sync_rfifo : label is "fifo_512x33_dual_clk,fifo_generator_v13_1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of U_rx_sync_rfifo : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of U_rx_sync_rfifo : label is "fifo_generator_v13_1_0,Vivado 2016.1";
  attribute CHECK_LICENSE_TYPE of U_tx_sync_tfifo : label is "fifo_512x33_dual_clk,fifo_generator_v13_1_0,{}";
  attribute DowngradeIPIdentifiedWarnings of U_tx_sync_tfifo : label is "yes";
  attribute x_core_info of U_tx_sync_tfifo : label is "fifo_generator_v13_1_0,Vivado 2016.1";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \aurora_tx_gap_cnt[1]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \aurora_tx_gap_cnt[2]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \aurora_tx_gap_cnt[3]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \aurora_tx_gap_cnt[4]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \aurora_tx_gap_cnt[6]_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \aurora_tx_gap_cnt[8]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \aurora_tx_gap_cnt[9]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of aurora_tx_start_i_2 : label is "soft_lutpair100";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \m_axis_tdata_rfifo_2dly_reg[20]\ : label is "m_axis_tdata_rfifo_2dly_reg[20]";
  attribute ORIG_CELL_NAME of \m_axis_tdata_rfifo_2dly_reg[20]_rep\ : label is "m_axis_tdata_rfifo_2dly_reg[20]";
  attribute ORIG_CELL_NAME of \m_axis_tdata_rfifo_2dly_reg[21]\ : label is "m_axis_tdata_rfifo_2dly_reg[21]";
  attribute ORIG_CELL_NAME of \m_axis_tdata_rfifo_2dly_reg[21]_rep\ : label is "m_axis_tdata_rfifo_2dly_reg[21]";
  attribute ORIG_CELL_NAME of \m_axis_tdata_rfifo_2dly_reg[22]\ : label is "m_axis_tdata_rfifo_2dly_reg[22]";
  attribute ORIG_CELL_NAME of \m_axis_tdata_rfifo_2dly_reg[22]_rep\ : label is "m_axis_tdata_rfifo_2dly_reg[22]";
  attribute ORIG_CELL_NAME of \m_axis_tdata_rfifo_2dly_reg[23]\ : label is "m_axis_tdata_rfifo_2dly_reg[23]";
  attribute ORIG_CELL_NAME of \m_axis_tdata_rfifo_2dly_reg[23]_rep\ : label is "m_axis_tdata_rfifo_2dly_reg[23]";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[0]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[100]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[101]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[102]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[103]_i_2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[10]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[11]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[12]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[13]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[14]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[15]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[16]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[17]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[18]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[19]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[20]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[21]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[22]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[23]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[24]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[25]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[26]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[27]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[28]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[29]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[2]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[30]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[31]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[32]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[33]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[34]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[35]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[36]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[37]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[38]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[39]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[3]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[40]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[41]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[42]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[43]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[44]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[45]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[46]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[47]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[48]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[49]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[4]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[50]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[51]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[52]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[53]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[54]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[55]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[56]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[57]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[58]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[59]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[5]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[60]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[61]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[62]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[63]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[64]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[65]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[66]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[67]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[68]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[69]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[6]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[70]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[71]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[72]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[73]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[74]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[75]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[76]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[77]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[78]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[79]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[7]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[80]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[81]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[82]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[83]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[84]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[85]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[86]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[87]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[88]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[89]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[8]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[90]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[91]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[92]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[93]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[94]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[95]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[96]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[97]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[98]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[99]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \rxd_data_shift_reg[9]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of s_axis_tlast_i_1 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of s_axis_tvalid_i_1 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of sfp_init_rcnt_i_1 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \sfp_rx_overflow_cnt[0]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \sfp_rx_overflow_cnt[2]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sfp_rx_overflow_cnt[3]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sfp_rx_overflow_cnt[4]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \sfp_rx_overflow_cnt[6]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sfp_rx_overflow_cnt[7]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sfp_rx_overflow_cnt[8]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \sfp_rx_overflow_cnt[9]_i_3\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \sfp_rx_overflow_cnt[9]_i_4\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of sfp_rx_overflow_i_1 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \sfp_rx_state_p[1]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \vc_trans_data[100]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \vc_trans_data[101]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \vc_trans_data[102]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \vc_trans_data[103]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \vc_trans_data[109]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \vc_trans_data[110]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \vc_trans_data[111]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \vc_trans_data[135]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \vc_trans_data[136]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \vc_trans_data[137]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \vc_trans_data[138]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \vc_trans_data[139]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \vc_trans_data[13]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \vc_trans_data[140]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \vc_trans_data[141]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \vc_trans_data[142]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \vc_trans_data[143]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \vc_trans_data[14]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \vc_trans_data[15]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \vc_trans_data[160]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \vc_trans_data[161]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \vc_trans_data[162]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \vc_trans_data[163]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \vc_trans_data[164]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \vc_trans_data[165]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \vc_trans_data[166]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \vc_trans_data[167]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \vc_trans_data[168]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \vc_trans_data[169]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \vc_trans_data[170]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \vc_trans_data[171]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \vc_trans_data[172]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \vc_trans_data[173]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \vc_trans_data[174]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \vc_trans_data[175]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \vc_trans_data[192]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \vc_trans_data[193]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \vc_trans_data[194]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \vc_trans_data[195]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \vc_trans_data[196]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \vc_trans_data[197]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \vc_trans_data[198]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \vc_trans_data[256]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \vc_trans_data[257]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \vc_trans_data[263]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \vc_trans_data[265]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \vc_trans_data[266]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \vc_trans_data[267]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \vc_trans_data[268]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \vc_trans_data[288]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \vc_trans_data[289]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \vc_trans_data[290]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \vc_trans_data[291]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \vc_trans_data[292]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \vc_trans_data[293]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \vc_trans_data[294]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \vc_trans_data[295]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \vc_trans_data[296]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \vc_trans_data[297]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \vc_trans_data[298]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \vc_trans_data[299]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \vc_trans_data[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \vc_trans_data[300]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \vc_trans_data[301]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \vc_trans_data[302]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \vc_trans_data[303]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \vc_trans_data[320]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \vc_trans_data[321]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \vc_trans_data[322]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \vc_trans_data[323]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \vc_trans_data[324]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \vc_trans_data[325]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \vc_trans_data[326]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \vc_trans_data[327]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \vc_trans_data[328]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \vc_trans_data[329]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \vc_trans_data[32]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \vc_trans_data[330]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \vc_trans_data[331]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \vc_trans_data[332]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \vc_trans_data[333]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \vc_trans_data[334]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \vc_trans_data[335]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \vc_trans_data[33]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \vc_trans_data[352]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \vc_trans_data[353]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \vc_trans_data[354]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \vc_trans_data[355]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \vc_trans_data[356]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \vc_trans_data[357]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \vc_trans_data[358]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \vc_trans_data[359]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \vc_trans_data[360]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \vc_trans_data[361]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \vc_trans_data[362]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \vc_trans_data[363]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \vc_trans_data[364]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \vc_trans_data[365]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \vc_trans_data[366]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \vc_trans_data[367]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \vc_trans_data[367]_i_3\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \vc_trans_data[384]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \vc_trans_data[385]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \vc_trans_data[386]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \vc_trans_data[387]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \vc_trans_data[388]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \vc_trans_data[389]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \vc_trans_data[390]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \vc_trans_data[391]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \vc_trans_data[392]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \vc_trans_data[393]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \vc_trans_data[394]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \vc_trans_data[395]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \vc_trans_data[396]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \vc_trans_data[397]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \vc_trans_data[398]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \vc_trans_data[399]_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \vc_trans_data[3]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \vc_trans_data[40]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \vc_trans_data[416]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \vc_trans_data[417]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \vc_trans_data[418]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \vc_trans_data[419]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \vc_trans_data[41]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \vc_trans_data[420]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \vc_trans_data[421]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \vc_trans_data[422]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \vc_trans_data[423]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \vc_trans_data[424]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \vc_trans_data[425]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \vc_trans_data[426]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \vc_trans_data[427]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \vc_trans_data[428]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \vc_trans_data[429]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \vc_trans_data[42]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \vc_trans_data[430]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \vc_trans_data[431]_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \vc_trans_data[431]_i_4\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \vc_trans_data[43]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \vc_trans_data[44]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \vc_trans_data[4]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \vc_trans_data[5]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \vc_trans_data[64]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \vc_trans_data[65]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \vc_trans_data[66]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \vc_trans_data[67]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \vc_trans_data[68]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \vc_trans_data[69]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \vc_trans_data[6]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \vc_trans_data[70]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \vc_trans_data[71]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \vc_trans_data[72]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \vc_trans_data[73]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \vc_trans_data[74]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \vc_trans_data[75]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \vc_trans_data[76]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \vc_trans_data[77]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \vc_trans_data[78]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \vc_trans_data[79]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \vc_trans_data[8]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \vc_trans_data[98]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \vc_trans_data[99]_i_1\ : label is "soft_lutpair105";
begin
  st_trans_data(447) <= \<const0>\;
  st_trans_data(446) <= \<const0>\;
  st_trans_data(445) <= \<const0>\;
  st_trans_data(444) <= \<const0>\;
  st_trans_data(443) <= \<const0>\;
  st_trans_data(442) <= \<const0>\;
  st_trans_data(441) <= \<const0>\;
  st_trans_data(440) <= \<const0>\;
  st_trans_data(439) <= \<const0>\;
  st_trans_data(438) <= \<const0>\;
  st_trans_data(437) <= \<const0>\;
  st_trans_data(436) <= \<const0>\;
  st_trans_data(435) <= \<const0>\;
  st_trans_data(434) <= \<const0>\;
  st_trans_data(433) <= \<const0>\;
  st_trans_data(432) <= \<const0>\;
  st_trans_data(431 downto 416) <= \^st_trans_data\(431 downto 416);
  st_trans_data(415) <= \<const0>\;
  st_trans_data(414) <= \<const0>\;
  st_trans_data(413) <= \<const0>\;
  st_trans_data(412) <= \<const0>\;
  st_trans_data(411) <= \<const0>\;
  st_trans_data(410) <= \<const0>\;
  st_trans_data(409) <= \<const0>\;
  st_trans_data(408) <= \<const0>\;
  st_trans_data(407) <= \<const0>\;
  st_trans_data(406) <= \<const0>\;
  st_trans_data(405) <= \<const0>\;
  st_trans_data(404) <= \<const0>\;
  st_trans_data(403) <= \<const0>\;
  st_trans_data(402) <= \<const0>\;
  st_trans_data(401) <= \<const0>\;
  st_trans_data(400) <= \<const0>\;
  st_trans_data(399 downto 384) <= \^st_trans_data\(399 downto 384);
  st_trans_data(383) <= \<const0>\;
  st_trans_data(382) <= \<const0>\;
  st_trans_data(381) <= \<const0>\;
  st_trans_data(380) <= \<const0>\;
  st_trans_data(379) <= \<const0>\;
  st_trans_data(378) <= \<const0>\;
  st_trans_data(377) <= \<const0>\;
  st_trans_data(376) <= \<const0>\;
  st_trans_data(375) <= \<const0>\;
  st_trans_data(374) <= \<const0>\;
  st_trans_data(373) <= \<const0>\;
  st_trans_data(372) <= \<const0>\;
  st_trans_data(371) <= \<const0>\;
  st_trans_data(370) <= \<const0>\;
  st_trans_data(369) <= \<const0>\;
  st_trans_data(368) <= \<const0>\;
  st_trans_data(367 downto 352) <= \^st_trans_data\(367 downto 352);
  st_trans_data(351) <= \<const0>\;
  st_trans_data(350) <= \<const0>\;
  st_trans_data(349) <= \<const0>\;
  st_trans_data(348) <= \<const0>\;
  st_trans_data(347) <= \<const0>\;
  st_trans_data(346) <= \<const0>\;
  st_trans_data(345) <= \<const0>\;
  st_trans_data(344) <= \<const0>\;
  st_trans_data(343) <= \<const0>\;
  st_trans_data(342) <= \<const0>\;
  st_trans_data(341) <= \<const0>\;
  st_trans_data(340) <= \<const0>\;
  st_trans_data(339) <= \<const0>\;
  st_trans_data(338) <= \<const0>\;
  st_trans_data(337) <= \<const0>\;
  st_trans_data(336) <= \<const0>\;
  st_trans_data(335 downto 320) <= \^st_trans_data\(335 downto 320);
  st_trans_data(319) <= \<const0>\;
  st_trans_data(318) <= \<const0>\;
  st_trans_data(317) <= \<const0>\;
  st_trans_data(316) <= \<const0>\;
  st_trans_data(315) <= \<const0>\;
  st_trans_data(314) <= \<const0>\;
  st_trans_data(313) <= \<const0>\;
  st_trans_data(312) <= \<const0>\;
  st_trans_data(311) <= \<const0>\;
  st_trans_data(310) <= \<const0>\;
  st_trans_data(309) <= \<const0>\;
  st_trans_data(308) <= \<const0>\;
  st_trans_data(307) <= \<const0>\;
  st_trans_data(306) <= \<const0>\;
  st_trans_data(305) <= \<const0>\;
  st_trans_data(304) <= \<const0>\;
  st_trans_data(303 downto 288) <= \^st_trans_data\(303 downto 288);
  st_trans_data(287) <= \<const0>\;
  st_trans_data(286) <= \<const0>\;
  st_trans_data(285) <= \<const0>\;
  st_trans_data(284) <= \<const0>\;
  st_trans_data(283) <= \<const0>\;
  st_trans_data(282) <= \<const0>\;
  st_trans_data(281) <= \<const0>\;
  st_trans_data(280) <= \<const0>\;
  st_trans_data(279) <= \<const0>\;
  st_trans_data(278) <= \<const0>\;
  st_trans_data(277) <= \<const0>\;
  st_trans_data(276) <= \<const0>\;
  st_trans_data(275) <= \<const0>\;
  st_trans_data(274) <= \<const0>\;
  st_trans_data(273) <= \<const0>\;
  st_trans_data(272) <= \<const0>\;
  st_trans_data(271 downto 256) <= \^st_trans_data\(271 downto 256);
  st_trans_data(255) <= \<const0>\;
  st_trans_data(254) <= \<const0>\;
  st_trans_data(253) <= \<const0>\;
  st_trans_data(252) <= \<const0>\;
  st_trans_data(251) <= \<const0>\;
  st_trans_data(250) <= \<const0>\;
  st_trans_data(249) <= \<const0>\;
  st_trans_data(248) <= \<const0>\;
  st_trans_data(247) <= \<const0>\;
  st_trans_data(246) <= \<const0>\;
  st_trans_data(245) <= \<const0>\;
  st_trans_data(244) <= \<const0>\;
  st_trans_data(243) <= \<const0>\;
  st_trans_data(242) <= \<const0>\;
  st_trans_data(241) <= \<const0>\;
  st_trans_data(240) <= \<const0>\;
  st_trans_data(239 downto 224) <= \^st_trans_data\(239 downto 224);
  st_trans_data(223) <= \<const0>\;
  st_trans_data(222) <= \<const0>\;
  st_trans_data(221) <= \<const0>\;
  st_trans_data(220) <= \<const0>\;
  st_trans_data(219) <= \<const0>\;
  st_trans_data(218) <= \<const0>\;
  st_trans_data(217) <= \<const0>\;
  st_trans_data(216) <= \<const0>\;
  st_trans_data(215) <= \<const0>\;
  st_trans_data(214) <= \<const0>\;
  st_trans_data(213) <= \<const0>\;
  st_trans_data(212) <= \<const0>\;
  st_trans_data(211) <= \<const0>\;
  st_trans_data(210) <= \<const0>\;
  st_trans_data(209) <= \<const0>\;
  st_trans_data(208) <= \<const0>\;
  st_trans_data(207 downto 192) <= \^st_trans_data\(207 downto 192);
  st_trans_data(191) <= \<const0>\;
  st_trans_data(190) <= \<const0>\;
  st_trans_data(189) <= \<const0>\;
  st_trans_data(188) <= \<const0>\;
  st_trans_data(187) <= \<const0>\;
  st_trans_data(186) <= \<const0>\;
  st_trans_data(185) <= \<const0>\;
  st_trans_data(184) <= \<const0>\;
  st_trans_data(183) <= \<const0>\;
  st_trans_data(182) <= \<const0>\;
  st_trans_data(181) <= \<const0>\;
  st_trans_data(180) <= \<const0>\;
  st_trans_data(179) <= \<const0>\;
  st_trans_data(178) <= \<const0>\;
  st_trans_data(177) <= \<const0>\;
  st_trans_data(176) <= \<const0>\;
  st_trans_data(175 downto 160) <= \^st_trans_data\(175 downto 160);
  st_trans_data(159) <= \<const0>\;
  st_trans_data(158) <= \<const0>\;
  st_trans_data(157) <= \<const0>\;
  st_trans_data(156) <= \<const0>\;
  st_trans_data(155) <= \<const0>\;
  st_trans_data(154) <= \<const0>\;
  st_trans_data(153) <= \<const0>\;
  st_trans_data(152) <= \<const0>\;
  st_trans_data(151) <= \<const0>\;
  st_trans_data(150) <= \<const0>\;
  st_trans_data(149) <= \<const0>\;
  st_trans_data(148) <= \<const0>\;
  st_trans_data(147) <= \<const0>\;
  st_trans_data(146) <= \<const0>\;
  st_trans_data(145) <= \<const0>\;
  st_trans_data(144) <= \<const0>\;
  st_trans_data(143 downto 128) <= \^st_trans_data\(143 downto 128);
  st_trans_data(127) <= \<const0>\;
  st_trans_data(126) <= \<const0>\;
  st_trans_data(125) <= \<const0>\;
  st_trans_data(124) <= \<const0>\;
  st_trans_data(123) <= \<const0>\;
  st_trans_data(122) <= \<const0>\;
  st_trans_data(121) <= \<const0>\;
  st_trans_data(120) <= \<const0>\;
  st_trans_data(119) <= \<const0>\;
  st_trans_data(118) <= \<const0>\;
  st_trans_data(117) <= \<const0>\;
  st_trans_data(116) <= \<const0>\;
  st_trans_data(115) <= \<const0>\;
  st_trans_data(114) <= \<const0>\;
  st_trans_data(113) <= \<const0>\;
  st_trans_data(112) <= \<const0>\;
  st_trans_data(111 downto 96) <= \^st_trans_data\(111 downto 96);
  st_trans_data(95) <= \<const0>\;
  st_trans_data(94) <= \<const0>\;
  st_trans_data(93) <= \<const0>\;
  st_trans_data(92) <= \<const0>\;
  st_trans_data(91) <= \<const0>\;
  st_trans_data(90) <= \<const0>\;
  st_trans_data(89) <= \<const0>\;
  st_trans_data(88) <= \<const0>\;
  st_trans_data(87) <= \<const0>\;
  st_trans_data(86) <= \<const0>\;
  st_trans_data(85) <= \<const0>\;
  st_trans_data(84) <= \<const0>\;
  st_trans_data(83) <= \<const0>\;
  st_trans_data(82) <= \<const0>\;
  st_trans_data(81) <= \<const0>\;
  st_trans_data(80) <= \<const0>\;
  st_trans_data(79 downto 64) <= \^st_trans_data\(79 downto 64);
  st_trans_data(63) <= \<const0>\;
  st_trans_data(62) <= \<const0>\;
  st_trans_data(61) <= \<const0>\;
  st_trans_data(60) <= \<const0>\;
  st_trans_data(59) <= \<const0>\;
  st_trans_data(58) <= \<const0>\;
  st_trans_data(57) <= \<const0>\;
  st_trans_data(56) <= \<const0>\;
  st_trans_data(55) <= \<const0>\;
  st_trans_data(54) <= \<const0>\;
  st_trans_data(53) <= \<const0>\;
  st_trans_data(52) <= \<const0>\;
  st_trans_data(51) <= \<const0>\;
  st_trans_data(50) <= \<const0>\;
  st_trans_data(49) <= \<const0>\;
  st_trans_data(48) <= \<const0>\;
  st_trans_data(47 downto 32) <= \^st_trans_data\(47 downto 32);
  st_trans_data(31) <= \<const0>\;
  st_trans_data(30) <= \<const0>\;
  st_trans_data(29) <= \<const0>\;
  st_trans_data(28) <= \<const0>\;
  st_trans_data(27) <= \<const0>\;
  st_trans_data(26) <= \<const0>\;
  st_trans_data(25) <= \<const0>\;
  st_trans_data(24) <= \<const0>\;
  st_trans_data(23) <= \<const0>\;
  st_trans_data(22) <= \<const0>\;
  st_trans_data(21) <= \<const0>\;
  st_trans_data(20) <= \<const0>\;
  st_trans_data(19) <= \<const0>\;
  st_trans_data(18) <= \<const0>\;
  st_trans_data(17) <= \<const0>\;
  st_trans_data(16) <= \<const0>\;
  st_trans_data(15 downto 0) <= \^st_trans_data\(15 downto 0);
  vc_trans_data(447) <= \<const0>\;
  vc_trans_data(446) <= \<const0>\;
  vc_trans_data(445) <= \<const0>\;
  vc_trans_data(444) <= \<const0>\;
  vc_trans_data(443) <= \<const0>\;
  vc_trans_data(442) <= \<const0>\;
  vc_trans_data(441) <= \<const0>\;
  vc_trans_data(440) <= \<const0>\;
  vc_trans_data(439) <= \<const0>\;
  vc_trans_data(438) <= \<const0>\;
  vc_trans_data(437) <= \<const0>\;
  vc_trans_data(436) <= \<const0>\;
  vc_trans_data(435) <= \<const0>\;
  vc_trans_data(434) <= \<const0>\;
  vc_trans_data(433) <= \<const0>\;
  vc_trans_data(432) <= \<const0>\;
  vc_trans_data(431 downto 416) <= \^vc_trans_data\(431 downto 416);
  vc_trans_data(415) <= \<const0>\;
  vc_trans_data(414) <= \<const0>\;
  vc_trans_data(413) <= \<const0>\;
  vc_trans_data(412) <= \<const0>\;
  vc_trans_data(411) <= \<const0>\;
  vc_trans_data(410) <= \<const0>\;
  vc_trans_data(409) <= \<const0>\;
  vc_trans_data(408) <= \<const0>\;
  vc_trans_data(407) <= \<const0>\;
  vc_trans_data(406) <= \<const0>\;
  vc_trans_data(405) <= \<const0>\;
  vc_trans_data(404) <= \<const0>\;
  vc_trans_data(403) <= \<const0>\;
  vc_trans_data(402) <= \<const0>\;
  vc_trans_data(401) <= \<const0>\;
  vc_trans_data(400) <= \<const0>\;
  vc_trans_data(399 downto 384) <= \^vc_trans_data\(399 downto 384);
  vc_trans_data(383) <= \<const0>\;
  vc_trans_data(382) <= \<const0>\;
  vc_trans_data(381) <= \<const0>\;
  vc_trans_data(380) <= \<const0>\;
  vc_trans_data(379) <= \<const0>\;
  vc_trans_data(378) <= \<const0>\;
  vc_trans_data(377) <= \<const0>\;
  vc_trans_data(376) <= \<const0>\;
  vc_trans_data(375) <= \<const0>\;
  vc_trans_data(374) <= \<const0>\;
  vc_trans_data(373) <= \<const0>\;
  vc_trans_data(372) <= \<const0>\;
  vc_trans_data(371) <= \<const0>\;
  vc_trans_data(370) <= \<const0>\;
  vc_trans_data(369) <= \<const0>\;
  vc_trans_data(368) <= \<const0>\;
  vc_trans_data(367 downto 352) <= \^vc_trans_data\(367 downto 352);
  vc_trans_data(351) <= \<const0>\;
  vc_trans_data(350) <= \<const0>\;
  vc_trans_data(349) <= \<const0>\;
  vc_trans_data(348) <= \<const0>\;
  vc_trans_data(347) <= \<const0>\;
  vc_trans_data(346) <= \<const0>\;
  vc_trans_data(345) <= \<const0>\;
  vc_trans_data(344) <= \<const0>\;
  vc_trans_data(343) <= \<const0>\;
  vc_trans_data(342) <= \<const0>\;
  vc_trans_data(341) <= \<const0>\;
  vc_trans_data(340) <= \<const0>\;
  vc_trans_data(339) <= \<const0>\;
  vc_trans_data(338) <= \<const0>\;
  vc_trans_data(337) <= \<const0>\;
  vc_trans_data(336) <= \<const0>\;
  vc_trans_data(335 downto 320) <= \^vc_trans_data\(335 downto 320);
  vc_trans_data(319) <= \<const0>\;
  vc_trans_data(318) <= \<const0>\;
  vc_trans_data(317) <= \<const0>\;
  vc_trans_data(316) <= \<const0>\;
  vc_trans_data(315) <= \<const0>\;
  vc_trans_data(314) <= \<const0>\;
  vc_trans_data(313) <= \<const0>\;
  vc_trans_data(312) <= \<const0>\;
  vc_trans_data(311) <= \<const0>\;
  vc_trans_data(310) <= \<const0>\;
  vc_trans_data(309) <= \<const0>\;
  vc_trans_data(308) <= \<const0>\;
  vc_trans_data(307) <= \<const0>\;
  vc_trans_data(306) <= \<const0>\;
  vc_trans_data(305) <= \<const0>\;
  vc_trans_data(304) <= \<const0>\;
  vc_trans_data(303 downto 288) <= \^vc_trans_data\(303 downto 288);
  vc_trans_data(287) <= \<const0>\;
  vc_trans_data(286) <= \<const0>\;
  vc_trans_data(285) <= \<const0>\;
  vc_trans_data(284) <= \<const0>\;
  vc_trans_data(283) <= \<const0>\;
  vc_trans_data(282) <= \<const0>\;
  vc_trans_data(281) <= \<const0>\;
  vc_trans_data(280) <= \<const0>\;
  vc_trans_data(279) <= \<const0>\;
  vc_trans_data(278) <= \<const0>\;
  vc_trans_data(277) <= \<const0>\;
  vc_trans_data(276) <= \<const0>\;
  vc_trans_data(275) <= \<const0>\;
  vc_trans_data(274) <= \<const0>\;
  vc_trans_data(273) <= \<const0>\;
  vc_trans_data(272) <= \<const0>\;
  vc_trans_data(271 downto 256) <= \^vc_trans_data\(271 downto 256);
  vc_trans_data(255) <= \<const0>\;
  vc_trans_data(254) <= \<const0>\;
  vc_trans_data(253) <= \<const0>\;
  vc_trans_data(252) <= \<const0>\;
  vc_trans_data(251) <= \<const0>\;
  vc_trans_data(250) <= \<const0>\;
  vc_trans_data(249) <= \<const0>\;
  vc_trans_data(248) <= \<const0>\;
  vc_trans_data(247) <= \<const0>\;
  vc_trans_data(246) <= \<const0>\;
  vc_trans_data(245) <= \<const0>\;
  vc_trans_data(244) <= \<const0>\;
  vc_trans_data(243) <= \<const0>\;
  vc_trans_data(242) <= \<const0>\;
  vc_trans_data(241) <= \<const0>\;
  vc_trans_data(240) <= \<const0>\;
  vc_trans_data(239 downto 224) <= \^vc_trans_data\(239 downto 224);
  vc_trans_data(223) <= \<const0>\;
  vc_trans_data(222) <= \<const0>\;
  vc_trans_data(221) <= \<const0>\;
  vc_trans_data(220) <= \<const0>\;
  vc_trans_data(219) <= \<const0>\;
  vc_trans_data(218) <= \<const0>\;
  vc_trans_data(217) <= \<const0>\;
  vc_trans_data(216) <= \<const0>\;
  vc_trans_data(215) <= \<const0>\;
  vc_trans_data(214) <= \<const0>\;
  vc_trans_data(213) <= \<const0>\;
  vc_trans_data(212) <= \<const0>\;
  vc_trans_data(211) <= \<const0>\;
  vc_trans_data(210) <= \<const0>\;
  vc_trans_data(209) <= \<const0>\;
  vc_trans_data(208) <= \<const0>\;
  vc_trans_data(207 downto 192) <= \^vc_trans_data\(207 downto 192);
  vc_trans_data(191) <= \<const0>\;
  vc_trans_data(190) <= \<const0>\;
  vc_trans_data(189) <= \<const0>\;
  vc_trans_data(188) <= \<const0>\;
  vc_trans_data(187) <= \<const0>\;
  vc_trans_data(186) <= \<const0>\;
  vc_trans_data(185) <= \<const0>\;
  vc_trans_data(184) <= \<const0>\;
  vc_trans_data(183) <= \<const0>\;
  vc_trans_data(182) <= \<const0>\;
  vc_trans_data(181) <= \<const0>\;
  vc_trans_data(180) <= \<const0>\;
  vc_trans_data(179) <= \<const0>\;
  vc_trans_data(178) <= \<const0>\;
  vc_trans_data(177) <= \<const0>\;
  vc_trans_data(176) <= \<const0>\;
  vc_trans_data(175 downto 160) <= \^vc_trans_data\(175 downto 160);
  vc_trans_data(159) <= \<const0>\;
  vc_trans_data(158) <= \<const0>\;
  vc_trans_data(157) <= \<const0>\;
  vc_trans_data(156) <= \<const0>\;
  vc_trans_data(155) <= \<const0>\;
  vc_trans_data(154) <= \<const0>\;
  vc_trans_data(153) <= \<const0>\;
  vc_trans_data(152) <= \<const0>\;
  vc_trans_data(151) <= \<const0>\;
  vc_trans_data(150) <= \<const0>\;
  vc_trans_data(149) <= \<const0>\;
  vc_trans_data(148) <= \<const0>\;
  vc_trans_data(147) <= \<const0>\;
  vc_trans_data(146) <= \<const0>\;
  vc_trans_data(145) <= \<const0>\;
  vc_trans_data(144) <= \<const0>\;
  vc_trans_data(143 downto 128) <= \^vc_trans_data\(143 downto 128);
  vc_trans_data(127) <= \<const0>\;
  vc_trans_data(126) <= \<const0>\;
  vc_trans_data(125) <= \<const0>\;
  vc_trans_data(124) <= \<const0>\;
  vc_trans_data(123) <= \<const0>\;
  vc_trans_data(122) <= \<const0>\;
  vc_trans_data(121) <= \<const0>\;
  vc_trans_data(120) <= \<const0>\;
  vc_trans_data(119) <= \<const0>\;
  vc_trans_data(118) <= \<const0>\;
  vc_trans_data(117) <= \<const0>\;
  vc_trans_data(116) <= \<const0>\;
  vc_trans_data(115) <= \<const0>\;
  vc_trans_data(114) <= \<const0>\;
  vc_trans_data(113) <= \<const0>\;
  vc_trans_data(112) <= \<const0>\;
  vc_trans_data(111 downto 96) <= \^vc_trans_data\(111 downto 96);
  vc_trans_data(95) <= \<const0>\;
  vc_trans_data(94) <= \<const0>\;
  vc_trans_data(93) <= \<const0>\;
  vc_trans_data(92) <= \<const0>\;
  vc_trans_data(91) <= \<const0>\;
  vc_trans_data(90) <= \<const0>\;
  vc_trans_data(89) <= \<const0>\;
  vc_trans_data(88) <= \<const0>\;
  vc_trans_data(87) <= \<const0>\;
  vc_trans_data(86) <= \<const0>\;
  vc_trans_data(85) <= \<const0>\;
  vc_trans_data(84) <= \<const0>\;
  vc_trans_data(83) <= \<const0>\;
  vc_trans_data(82) <= \<const0>\;
  vc_trans_data(81) <= \<const0>\;
  vc_trans_data(80) <= \<const0>\;
  vc_trans_data(79 downto 64) <= \^vc_trans_data\(79 downto 64);
  vc_trans_data(63) <= \<const0>\;
  vc_trans_data(62) <= \<const0>\;
  vc_trans_data(61) <= \<const0>\;
  vc_trans_data(60) <= \<const0>\;
  vc_trans_data(59) <= \<const0>\;
  vc_trans_data(58) <= \<const0>\;
  vc_trans_data(57) <= \<const0>\;
  vc_trans_data(56) <= \<const0>\;
  vc_trans_data(55) <= \<const0>\;
  vc_trans_data(54) <= \<const0>\;
  vc_trans_data(53) <= \<const0>\;
  vc_trans_data(52) <= \<const0>\;
  vc_trans_data(51) <= \<const0>\;
  vc_trans_data(50) <= \<const0>\;
  vc_trans_data(49) <= \<const0>\;
  vc_trans_data(48) <= \<const0>\;
  vc_trans_data(47 downto 32) <= \^vc_trans_data\(47 downto 32);
  vc_trans_data(31) <= \<const0>\;
  vc_trans_data(30) <= \<const0>\;
  vc_trans_data(29) <= \<const0>\;
  vc_trans_data(28) <= \<const0>\;
  vc_trans_data(27) <= \<const0>\;
  vc_trans_data(26) <= \<const0>\;
  vc_trans_data(25) <= \<const0>\;
  vc_trans_data(24) <= \<const0>\;
  vc_trans_data(23) <= \<const0>\;
  vc_trans_data(22) <= \<const0>\;
  vc_trans_data(21) <= \<const0>\;
  vc_trans_data(20) <= \<const0>\;
  vc_trans_data(19) <= \<const0>\;
  vc_trans_data(18) <= \<const0>\;
  vc_trans_data(17) <= \<const0>\;
  vc_trans_data(16) <= \<const0>\;
  vc_trans_data(15 downto 0) <= \^vc_trans_data\(15 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U_rx_sync_rfifo: entity work.\st_lc_fpga_top_0_fifo_512x33_dual_clk__xdcDup__1\
     port map (
      axis_rd_data_count(9 downto 0) => NLW_U_rx_sync_rfifo_axis_rd_data_count_UNCONNECTED(9 downto 0),
      axis_wr_data_count(9 downto 0) => NLW_U_rx_sync_rfifo_axis_wr_data_count_UNCONNECTED(9 downto 0),
      m_aclk => clk_sys,
      m_axis_tdata(31 downto 0) => m_axis_tdata_rfifo_100m(31 downto 0),
      m_axis_tlast => m_axis_tlast_rfifo_100m,
      m_axis_tready => '1',
      m_axis_tvalid => m_axis_tvalid_rfifo_100m,
      s_aclk => clk_125m,
      s_aresetn => U_tx_sync_tfifo_i_1_n_0,
      s_axis_tdata(31 downto 0) => m_axis_tdata_rfifo(31 downto 0),
      s_axis_tlast => m_axis_tlast_rfifo(0),
      s_axis_tready => NLW_U_rx_sync_rfifo_s_axis_tready_UNCONNECTED,
      s_axis_tvalid => m_axis_tvalid_rfifo(0)
    );
U_tx_sync_tfifo: entity work.st_lc_fpga_top_0_fifo_512x33_dual_clk
     port map (
      axis_rd_data_count(9 downto 0) => NLW_U_tx_sync_tfifo_axis_rd_data_count_UNCONNECTED(9 downto 0),
      axis_wr_data_count(9 downto 0) => NLW_U_tx_sync_tfifo_axis_wr_data_count_UNCONNECTED(9 downto 0),
      m_aclk => clk_125m,
      m_axis_tdata(31 downto 0) => s_axis_tdata_tfifo(31 downto 0),
      m_axis_tlast => s_axis_tlast_tfifo(0),
      m_axis_tready => s_axis_tready_tfifo(0),
      m_axis_tvalid => s_axis_tvalid_tfifo(0),
      s_aclk => clk_sys,
      s_aresetn => U_tx_sync_tfifo_i_1_n_0,
      s_axis_tdata(31) => s_axis_tdata(31),
      s_axis_tdata(30) => s_axis_tdata(31),
      s_axis_tdata(29) => s_axis_tdata(29),
      s_axis_tdata(28) => '0',
      s_axis_tdata(27) => s_axis_tdata(29),
      s_axis_tdata(26) => '0',
      s_axis_tdata(25) => s_axis_tdata(29),
      s_axis_tdata(24) => s_axis_tdata(29),
      s_axis_tdata(23 downto 20) => s_axis_tdata(23 downto 20),
      s_axis_tdata(19) => '0',
      s_axis_tdata(18) => s_axis_tdata(18),
      s_axis_tdata(17) => s_axis_tdata(18),
      s_axis_tdata(16) => s_axis_tdata(18),
      s_axis_tdata(15) => s_axis_tdata(18),
      s_axis_tdata(14) => s_axis_tdata(29),
      s_axis_tdata(13) => '0',
      s_axis_tdata(12) => s_axis_tdata(29),
      s_axis_tdata(11) => s_axis_tdata(18),
      s_axis_tdata(10) => s_axis_tdata(31),
      s_axis_tdata(9) => s_axis_tdata(29),
      s_axis_tdata(8) => s_axis_tdata(31),
      s_axis_tdata(7 downto 0) => s_axis_tdata(7 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready_debug,
      s_axis_tvalid => s_axis_tvalid
    );
U_tx_sync_tfifo_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => U_tx_sync_tfifo_i_1_n_0
    );
\aurora_tx_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFAAFEBFAAFFAA"
    )
        port map (
      I0 => aurora_tx_start,
      I1 => p_2_in(23),
      I2 => p_2_in(22),
      I3 => p_2_in(20),
      I4 => p_2_in(21),
      I5 => s_axis_tready_debug,
      O => \aurora_tx_cnt[0]_i_1_n_0\
    );
\aurora_tx_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000006A"
    )
        port map (
      I0 => p_2_in(21),
      I1 => aurora_tx_cnt0,
      I2 => p_2_in(20),
      I3 => reset,
      I4 => s_axis_tlast_i_1_n_0,
      I5 => aurora_tx_start,
      O => \aurora_tx_cnt[1]_i_1_n_0\
    );
\aurora_tx_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => s_axis_tready_debug,
      I1 => p_2_in(21),
      I2 => p_2_in(20),
      I3 => p_2_in(22),
      I4 => aurora_tx_cnt(2),
      O => \aurora_tx_cnt[2]_i_1_n_0\
    );
\aurora_tx_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => s_axis_tready_debug,
      I1 => p_2_in(21),
      I2 => p_2_in(20),
      I3 => p_2_in(22),
      I4 => p_2_in(23),
      I5 => aurora_tx_cnt(2),
      O => \aurora_tx_cnt[3]_i_1_n_0\
    );
\aurora_tx_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAAA"
    )
        port map (
      I0 => aurora_tx_start,
      I1 => p_2_in(22),
      I2 => p_2_in(23),
      I3 => p_2_in(21),
      I4 => reset,
      O => aurora_tx_cnt(2)
    );
\aurora_tx_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => \aurora_tx_cnt[0]_i_1_n_0\,
      Q => p_2_in(20),
      R => reset
    );
\aurora_tx_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => \aurora_tx_cnt[1]_i_1_n_0\,
      Q => p_2_in(21),
      R => '0'
    );
\aurora_tx_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => \aurora_tx_cnt[2]_i_1_n_0\,
      Q => p_2_in(22),
      R => '0'
    );
\aurora_tx_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => \aurora_tx_cnt[3]_i_1_n_0\,
      Q => p_2_in(23),
      R => '0'
    );
\aurora_tx_gap_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \aurora_tx_gap_cnt_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\aurora_tx_gap_cnt[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \aurora_tx_gap_cnt_reg__0\(8),
      I1 => \aurora_tx_gap_cnt_reg__0\(6),
      I2 => \aurora_tx_gap_cnt[10]_i_2_n_0\,
      I3 => \aurora_tx_gap_cnt_reg__0\(7),
      I4 => \aurora_tx_gap_cnt_reg__0\(9),
      I5 => \aurora_tx_gap_cnt_reg__0\(10),
      O => \p_0_in__0\(10)
    );
\aurora_tx_gap_cnt[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \aurora_tx_gap_cnt_reg__0\(5),
      I1 => \aurora_tx_gap_cnt_reg__0\(3),
      I2 => \aurora_tx_gap_cnt_reg__0\(1),
      I3 => \aurora_tx_gap_cnt_reg__0\(0),
      I4 => \aurora_tx_gap_cnt_reg__0\(2),
      I5 => \aurora_tx_gap_cnt_reg__0\(4),
      O => \aurora_tx_gap_cnt[10]_i_2_n_0\
    );
\aurora_tx_gap_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \aurora_tx_gap_cnt_reg__0\(0),
      I1 => \aurora_tx_gap_cnt_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\aurora_tx_gap_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \aurora_tx_gap_cnt_reg__0\(0),
      I1 => \aurora_tx_gap_cnt_reg__0\(1),
      I2 => \aurora_tx_gap_cnt_reg__0\(2),
      O => \aurora_tx_gap_cnt[2]_i_1_n_0\
    );
\aurora_tx_gap_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \aurora_tx_gap_cnt_reg__0\(1),
      I1 => \aurora_tx_gap_cnt_reg__0\(0),
      I2 => \aurora_tx_gap_cnt_reg__0\(2),
      I3 => \aurora_tx_gap_cnt_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\aurora_tx_gap_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \aurora_tx_gap_cnt_reg__0\(2),
      I1 => \aurora_tx_gap_cnt_reg__0\(0),
      I2 => \aurora_tx_gap_cnt_reg__0\(1),
      I3 => \aurora_tx_gap_cnt_reg__0\(3),
      I4 => \aurora_tx_gap_cnt_reg__0\(4),
      O => \p_0_in__0\(4)
    );
\aurora_tx_gap_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \aurora_tx_gap_cnt_reg__0\(3),
      I1 => \aurora_tx_gap_cnt_reg__0\(1),
      I2 => \aurora_tx_gap_cnt_reg__0\(0),
      I3 => \aurora_tx_gap_cnt_reg__0\(2),
      I4 => \aurora_tx_gap_cnt_reg__0\(4),
      I5 => \aurora_tx_gap_cnt_reg__0\(5),
      O => \p_0_in__0\(5)
    );
\aurora_tx_gap_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \aurora_tx_gap_cnt_reg__0\(4),
      I1 => \aurora_tx_gap_cnt_reg__0\(2),
      I2 => \aurora_tx_gap_cnt[6]_i_2_n_0\,
      I3 => \aurora_tx_gap_cnt_reg__0\(3),
      I4 => \aurora_tx_gap_cnt_reg__0\(5),
      I5 => \aurora_tx_gap_cnt_reg__0\(6),
      O => \p_0_in__0\(6)
    );
\aurora_tx_gap_cnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \aurora_tx_gap_cnt_reg__0\(1),
      I1 => \aurora_tx_gap_cnt_reg__0\(0),
      O => \aurora_tx_gap_cnt[6]_i_2_n_0\
    );
\aurora_tx_gap_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \aurora_tx_gap_cnt[10]_i_2_n_0\,
      I1 => \aurora_tx_gap_cnt_reg__0\(6),
      I2 => \aurora_tx_gap_cnt_reg__0\(7),
      O => \p_0_in__0\(7)
    );
\aurora_tx_gap_cnt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \aurora_tx_gap_cnt_reg__0\(6),
      I1 => \aurora_tx_gap_cnt[10]_i_2_n_0\,
      I2 => \aurora_tx_gap_cnt_reg__0\(7),
      I3 => \aurora_tx_gap_cnt_reg__0\(8),
      O => \p_0_in__0\(8)
    );
\aurora_tx_gap_cnt[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \aurora_tx_gap_cnt_reg__0\(7),
      I1 => \aurora_tx_gap_cnt[10]_i_2_n_0\,
      I2 => \aurora_tx_gap_cnt_reg__0\(6),
      I3 => \aurora_tx_gap_cnt_reg__0\(8),
      I4 => \aurora_tx_gap_cnt_reg__0\(9),
      O => \p_0_in__0\(9)
    );
\aurora_tx_gap_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \aurora_tx_gap_cnt_reg__0\(0),
      R => '0'
    );
\aurora_tx_gap_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => '1',
      D => \p_0_in__0\(10),
      Q => \aurora_tx_gap_cnt_reg__0\(10),
      R => '0'
    );
\aurora_tx_gap_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \aurora_tx_gap_cnt_reg__0\(1),
      R => '0'
    );
\aurora_tx_gap_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => '1',
      D => \aurora_tx_gap_cnt[2]_i_1_n_0\,
      Q => \aurora_tx_gap_cnt_reg__0\(2),
      R => '0'
    );
\aurora_tx_gap_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \aurora_tx_gap_cnt_reg__0\(3),
      R => '0'
    );
\aurora_tx_gap_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => \aurora_tx_gap_cnt_reg__0\(4),
      R => '0'
    );
\aurora_tx_gap_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => \aurora_tx_gap_cnt_reg__0\(5),
      R => '0'
    );
\aurora_tx_gap_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => \aurora_tx_gap_cnt_reg__0\(6),
      R => '0'
    );
\aurora_tx_gap_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => '1',
      D => \p_0_in__0\(7),
      Q => \aurora_tx_gap_cnt_reg__0\(7),
      R => '0'
    );
\aurora_tx_gap_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => '1',
      D => \p_0_in__0\(8),
      Q => \aurora_tx_gap_cnt_reg__0\(8),
      R => '0'
    );
\aurora_tx_gap_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => '1',
      D => \p_0_in__0\(9),
      Q => \aurora_tx_gap_cnt_reg__0\(9),
      R => '0'
    );
aurora_tx_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \aurora_tx_gap_cnt_reg__0\(9),
      I1 => \aurora_tx_gap_cnt_reg__0\(8),
      I2 => \aurora_tx_gap_cnt_reg__0\(10),
      I3 => \aurora_tx_gap_cnt_reg__0\(5),
      I4 => aurora_tx_start_i_2_n_0,
      I5 => aurora_tx_start_i_3_n_0,
      O => aurora_tx_start0
    );
aurora_tx_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \aurora_tx_gap_cnt_reg__0\(2),
      I1 => \aurora_tx_gap_cnt_reg__0\(3),
      I2 => \aurora_tx_gap_cnt_reg__0\(0),
      I3 => \aurora_tx_gap_cnt_reg__0\(1),
      O => aurora_tx_start_i_2_n_0
    );
aurora_tx_start_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \aurora_tx_gap_cnt_reg__0\(6),
      I1 => \aurora_tx_gap_cnt_reg__0\(7),
      I2 => \aurora_tx_gap_cnt_reg__0\(4),
      I3 => channel_up,
      O => aurora_tx_start_i_3_n_0
    );
aurora_tx_start_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => aurora_tx_start0,
      Q => aurora_tx_start,
      R => '0'
    );
\m_axis_tdata_rfifo_1dly_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_100m(0),
      Q => m_axis_tdata_rfifo_1dly(0),
      R => '0'
    );
\m_axis_tdata_rfifo_1dly_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_100m(10),
      Q => m_axis_tdata_rfifo_1dly(10),
      R => '0'
    );
\m_axis_tdata_rfifo_1dly_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_100m(11),
      Q => m_axis_tdata_rfifo_1dly(11),
      R => '0'
    );
\m_axis_tdata_rfifo_1dly_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_100m(12),
      Q => m_axis_tdata_rfifo_1dly(12),
      R => '0'
    );
\m_axis_tdata_rfifo_1dly_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_100m(13),
      Q => m_axis_tdata_rfifo_1dly(13),
      R => '0'
    );
\m_axis_tdata_rfifo_1dly_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_100m(14),
      Q => m_axis_tdata_rfifo_1dly(14),
      R => '0'
    );
\m_axis_tdata_rfifo_1dly_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_100m(15),
      Q => m_axis_tdata_rfifo_1dly(15),
      R => '0'
    );
\m_axis_tdata_rfifo_1dly_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_100m(1),
      Q => m_axis_tdata_rfifo_1dly(1),
      R => '0'
    );
\m_axis_tdata_rfifo_1dly_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_100m(20),
      Q => m_axis_tdata_rfifo_1dly(20),
      R => '0'
    );
\m_axis_tdata_rfifo_1dly_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_100m(21),
      Q => m_axis_tdata_rfifo_1dly(21),
      R => '0'
    );
\m_axis_tdata_rfifo_1dly_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_100m(22),
      Q => m_axis_tdata_rfifo_1dly(22),
      R => '0'
    );
\m_axis_tdata_rfifo_1dly_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_100m(23),
      Q => m_axis_tdata_rfifo_1dly(23),
      R => '0'
    );
\m_axis_tdata_rfifo_1dly_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_100m(24),
      Q => m_axis_tdata_rfifo_1dly(24),
      R => '0'
    );
\m_axis_tdata_rfifo_1dly_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_100m(25),
      Q => m_axis_tdata_rfifo_1dly(25),
      R => '0'
    );
\m_axis_tdata_rfifo_1dly_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_100m(26),
      Q => m_axis_tdata_rfifo_1dly(26),
      R => '0'
    );
\m_axis_tdata_rfifo_1dly_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_100m(27),
      Q => m_axis_tdata_rfifo_1dly(27),
      R => '0'
    );
\m_axis_tdata_rfifo_1dly_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_100m(28),
      Q => m_axis_tdata_rfifo_1dly(28),
      R => '0'
    );
\m_axis_tdata_rfifo_1dly_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_100m(29),
      Q => m_axis_tdata_rfifo_1dly(29),
      R => '0'
    );
\m_axis_tdata_rfifo_1dly_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_100m(2),
      Q => m_axis_tdata_rfifo_1dly(2),
      R => '0'
    );
\m_axis_tdata_rfifo_1dly_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_100m(30),
      Q => m_axis_tdata_rfifo_1dly(30),
      R => '0'
    );
\m_axis_tdata_rfifo_1dly_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_100m(31),
      Q => m_axis_tdata_rfifo_1dly(31),
      R => '0'
    );
\m_axis_tdata_rfifo_1dly_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_100m(3),
      Q => m_axis_tdata_rfifo_1dly(3),
      R => '0'
    );
\m_axis_tdata_rfifo_1dly_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_100m(4),
      Q => m_axis_tdata_rfifo_1dly(4),
      R => '0'
    );
\m_axis_tdata_rfifo_1dly_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_100m(5),
      Q => m_axis_tdata_rfifo_1dly(5),
      R => '0'
    );
\m_axis_tdata_rfifo_1dly_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_100m(6),
      Q => m_axis_tdata_rfifo_1dly(6),
      R => '0'
    );
\m_axis_tdata_rfifo_1dly_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_100m(7),
      Q => m_axis_tdata_rfifo_1dly(7),
      R => '0'
    );
\m_axis_tdata_rfifo_1dly_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_100m(8),
      Q => m_axis_tdata_rfifo_1dly(8),
      R => '0'
    );
\m_axis_tdata_rfifo_1dly_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_100m(9),
      Q => m_axis_tdata_rfifo_1dly(9),
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(0),
      Q => data13(424),
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(10),
      Q => data13(418),
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(11),
      Q => data13(419),
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(12),
      Q => data13(420),
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(13),
      Q => data13(421),
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(14),
      Q => data13(422),
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(15),
      Q => data13(423),
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(1),
      Q => data13(425),
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(20),
      Q => sel0(0),
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[20]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(20),
      Q => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(21),
      Q => sel0(1),
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[21]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(21),
      Q => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(22),
      Q => sel0(2),
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[22]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(22),
      Q => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(23),
      Q => sel0(3),
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[23]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(23),
      Q => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(24),
      Q => \m_axis_tdata_rfifo_2dly_reg_n_0_[24]\,
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(25),
      Q => \m_axis_tdata_rfifo_2dly_reg_n_0_[25]\,
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(26),
      Q => \m_axis_tdata_rfifo_2dly_reg_n_0_[26]\,
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(27),
      Q => \m_axis_tdata_rfifo_2dly_reg_n_0_[27]\,
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(28),
      Q => \m_axis_tdata_rfifo_2dly_reg_n_0_[28]\,
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(29),
      Q => \m_axis_tdata_rfifo_2dly_reg_n_0_[29]\,
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(2),
      Q => data13(426),
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(30),
      Q => \m_axis_tdata_rfifo_2dly_reg_n_0_[30]\,
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(31),
      Q => \m_axis_tdata_rfifo_2dly_reg_n_0_[31]\,
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(3),
      Q => data13(427),
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(4),
      Q => data13(428),
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(5),
      Q => data13(429),
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(6),
      Q => data13(430),
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(7),
      Q => data13(431),
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(8),
      Q => data13(416),
      R => '0'
    );
\m_axis_tdata_rfifo_2dly_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tdata_rfifo_1dly(9),
      Q => data13(417),
      R => '0'
    );
m_axis_tlast_rfifo_1dly_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tlast_rfifo_100m,
      Q => m_axis_tlast_rfifo_1dly,
      R => '0'
    );
m_axis_tlast_rfifo_2dly_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tlast_rfifo_1dly,
      Q => m_axis_tlast_rfifo_2dly,
      R => '0'
    );
m_axis_tvalid_rfifo_1dly_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tvalid_rfifo_100m,
      Q => m_axis_tvalid_rfifo_1dly,
      R => '0'
    );
m_axis_tvalid_rfifo_2dly_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => m_axis_tvalid_rfifo_1dly,
      Q => m_axis_tvalid_rfifo_2dly,
      R => '0'
    );
\rxd_data_shift_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(0),
      I1 => rxd_data_shift_reg(8),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[0]_i_1_n_0\
    );
\rxd_data_shift_reg[100]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(100),
      I1 => rxd_data_shift_reg(108),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[100]_i_1_n_0\
    );
\rxd_data_shift_reg[101]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(101),
      I1 => rxd_data_shift_reg(109),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[101]_i_1_n_0\
    );
\rxd_data_shift_reg[102]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(102),
      I1 => rxd_data_shift_reg(110),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[102]_i_1_n_0\
    );
\rxd_data_shift_reg[103]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEEA"
    )
        port map (
      I0 => aurora_tx_start,
      I1 => s_axis_tready_debug,
      I2 => p_2_in(21),
      I3 => p_2_in(20),
      I4 => p_2_in(22),
      I5 => p_2_in(23),
      O => \rxd_data_shift_reg[103]_i_1_n_0\
    );
\rxd_data_shift_reg[103]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(103),
      I1 => rxd_data_shift_reg(111),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[103]_i_2_n_0\
    );
\rxd_data_shift_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(10),
      I1 => rxd_data_shift_reg(18),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[10]_i_1_n_0\
    );
\rxd_data_shift_reg[111]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => p_2_in(23),
      I1 => p_2_in(22),
      I2 => p_2_in(20),
      I3 => p_2_in(21),
      I4 => s_axis_tready_debug,
      I5 => aurora_tx_start,
      O => \rxd_data_shift_reg[111]_i_1_n_0\
    );
\rxd_data_shift_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(11),
      I1 => rxd_data_shift_reg(19),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[11]_i_1_n_0\
    );
\rxd_data_shift_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(12),
      I1 => rxd_data_shift_reg(20),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[12]_i_1_n_0\
    );
\rxd_data_shift_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(13),
      I1 => rxd_data_shift_reg(21),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[13]_i_1_n_0\
    );
\rxd_data_shift_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(14),
      I1 => rxd_data_shift_reg(22),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[14]_i_1_n_0\
    );
\rxd_data_shift_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(15),
      I1 => rxd_data_shift_reg(23),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[15]_i_1_n_0\
    );
\rxd_data_shift_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(16),
      I1 => rxd_data_shift_reg(24),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[16]_i_1_n_0\
    );
\rxd_data_shift_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(17),
      I1 => rxd_data_shift_reg(25),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[17]_i_1_n_0\
    );
\rxd_data_shift_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(18),
      I1 => rxd_data_shift_reg(26),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[18]_i_1_n_0\
    );
\rxd_data_shift_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(19),
      I1 => rxd_data_shift_reg(27),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[19]_i_1_n_0\
    );
\rxd_data_shift_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(1),
      I1 => rxd_data_shift_reg(9),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[1]_i_1_n_0\
    );
\rxd_data_shift_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(20),
      I1 => rxd_data_shift_reg(28),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[20]_i_1_n_0\
    );
\rxd_data_shift_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(21),
      I1 => rxd_data_shift_reg(29),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[21]_i_1_n_0\
    );
\rxd_data_shift_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(22),
      I1 => rxd_data_shift_reg(30),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[22]_i_1_n_0\
    );
\rxd_data_shift_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(23),
      I1 => rxd_data_shift_reg(31),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[23]_i_1_n_0\
    );
\rxd_data_shift_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(24),
      I1 => rxd_data_shift_reg(32),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[24]_i_1_n_0\
    );
\rxd_data_shift_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(25),
      I1 => rxd_data_shift_reg(33),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[25]_i_1_n_0\
    );
\rxd_data_shift_reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(26),
      I1 => rxd_data_shift_reg(34),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[26]_i_1_n_0\
    );
\rxd_data_shift_reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(27),
      I1 => rxd_data_shift_reg(35),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[27]_i_1_n_0\
    );
\rxd_data_shift_reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(28),
      I1 => rxd_data_shift_reg(36),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[28]_i_1_n_0\
    );
\rxd_data_shift_reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(29),
      I1 => rxd_data_shift_reg(37),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[29]_i_1_n_0\
    );
\rxd_data_shift_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(2),
      I1 => rxd_data_shift_reg(10),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[2]_i_1_n_0\
    );
\rxd_data_shift_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(30),
      I1 => rxd_data_shift_reg(38),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[30]_i_1_n_0\
    );
\rxd_data_shift_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(31),
      I1 => rxd_data_shift_reg(39),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[31]_i_1_n_0\
    );
\rxd_data_shift_reg[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(32),
      I1 => rxd_data_shift_reg(40),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[32]_i_1_n_0\
    );
\rxd_data_shift_reg[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(33),
      I1 => rxd_data_shift_reg(41),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[33]_i_1_n_0\
    );
\rxd_data_shift_reg[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(34),
      I1 => rxd_data_shift_reg(42),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[34]_i_1_n_0\
    );
\rxd_data_shift_reg[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(35),
      I1 => rxd_data_shift_reg(43),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[35]_i_1_n_0\
    );
\rxd_data_shift_reg[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(36),
      I1 => rxd_data_shift_reg(44),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[36]_i_1_n_0\
    );
\rxd_data_shift_reg[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(37),
      I1 => rxd_data_shift_reg(45),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[37]_i_1_n_0\
    );
\rxd_data_shift_reg[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(38),
      I1 => rxd_data_shift_reg(46),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[38]_i_1_n_0\
    );
\rxd_data_shift_reg[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(39),
      I1 => rxd_data_shift_reg(47),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[39]_i_1_n_0\
    );
\rxd_data_shift_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(3),
      I1 => rxd_data_shift_reg(11),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[3]_i_1_n_0\
    );
\rxd_data_shift_reg[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(40),
      I1 => rxd_data_shift_reg(48),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[40]_i_1_n_0\
    );
\rxd_data_shift_reg[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(41),
      I1 => rxd_data_shift_reg(49),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[41]_i_1_n_0\
    );
\rxd_data_shift_reg[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(42),
      I1 => rxd_data_shift_reg(50),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[42]_i_1_n_0\
    );
\rxd_data_shift_reg[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(43),
      I1 => rxd_data_shift_reg(51),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[43]_i_1_n_0\
    );
\rxd_data_shift_reg[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(44),
      I1 => rxd_data_shift_reg(52),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[44]_i_1_n_0\
    );
\rxd_data_shift_reg[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(45),
      I1 => rxd_data_shift_reg(53),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[45]_i_1_n_0\
    );
\rxd_data_shift_reg[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(46),
      I1 => rxd_data_shift_reg(54),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[46]_i_1_n_0\
    );
\rxd_data_shift_reg[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(47),
      I1 => rxd_data_shift_reg(55),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[47]_i_1_n_0\
    );
\rxd_data_shift_reg[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(48),
      I1 => rxd_data_shift_reg(56),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[48]_i_1_n_0\
    );
\rxd_data_shift_reg[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(49),
      I1 => rxd_data_shift_reg(57),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[49]_i_1_n_0\
    );
\rxd_data_shift_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(4),
      I1 => rxd_data_shift_reg(12),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[4]_i_1_n_0\
    );
\rxd_data_shift_reg[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(50),
      I1 => rxd_data_shift_reg(58),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[50]_i_1_n_0\
    );
\rxd_data_shift_reg[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(51),
      I1 => rxd_data_shift_reg(59),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[51]_i_1_n_0\
    );
\rxd_data_shift_reg[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(52),
      I1 => rxd_data_shift_reg(60),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[52]_i_1_n_0\
    );
\rxd_data_shift_reg[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(53),
      I1 => rxd_data_shift_reg(61),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[53]_i_1_n_0\
    );
\rxd_data_shift_reg[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(54),
      I1 => rxd_data_shift_reg(62),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[54]_i_1_n_0\
    );
\rxd_data_shift_reg[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(55),
      I1 => rxd_data_shift_reg(63),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[55]_i_1_n_0\
    );
\rxd_data_shift_reg[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(56),
      I1 => rxd_data_shift_reg(64),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[56]_i_1_n_0\
    );
\rxd_data_shift_reg[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(57),
      I1 => rxd_data_shift_reg(65),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[57]_i_1_n_0\
    );
\rxd_data_shift_reg[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(58),
      I1 => rxd_data_shift_reg(66),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[58]_i_1_n_0\
    );
\rxd_data_shift_reg[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(59),
      I1 => rxd_data_shift_reg(67),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[59]_i_1_n_0\
    );
\rxd_data_shift_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(5),
      I1 => rxd_data_shift_reg(13),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[5]_i_1_n_0\
    );
\rxd_data_shift_reg[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(60),
      I1 => rxd_data_shift_reg(68),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[60]_i_1_n_0\
    );
\rxd_data_shift_reg[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(61),
      I1 => rxd_data_shift_reg(69),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[61]_i_1_n_0\
    );
\rxd_data_shift_reg[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(62),
      I1 => rxd_data_shift_reg(70),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[62]_i_1_n_0\
    );
\rxd_data_shift_reg[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(63),
      I1 => rxd_data_shift_reg(71),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[63]_i_1_n_0\
    );
\rxd_data_shift_reg[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(64),
      I1 => rxd_data_shift_reg(72),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[64]_i_1_n_0\
    );
\rxd_data_shift_reg[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(65),
      I1 => rxd_data_shift_reg(73),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[65]_i_1_n_0\
    );
\rxd_data_shift_reg[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(66),
      I1 => rxd_data_shift_reg(74),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[66]_i_1_n_0\
    );
\rxd_data_shift_reg[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(67),
      I1 => rxd_data_shift_reg(75),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[67]_i_1_n_0\
    );
\rxd_data_shift_reg[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(68),
      I1 => rxd_data_shift_reg(76),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[68]_i_1_n_0\
    );
\rxd_data_shift_reg[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(69),
      I1 => rxd_data_shift_reg(77),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[69]_i_1_n_0\
    );
\rxd_data_shift_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(6),
      I1 => rxd_data_shift_reg(14),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[6]_i_1_n_0\
    );
\rxd_data_shift_reg[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(70),
      I1 => rxd_data_shift_reg(78),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[70]_i_1_n_0\
    );
\rxd_data_shift_reg[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(71),
      I1 => rxd_data_shift_reg(79),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[71]_i_1_n_0\
    );
\rxd_data_shift_reg[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(72),
      I1 => rxd_data_shift_reg(80),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[72]_i_1_n_0\
    );
\rxd_data_shift_reg[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(73),
      I1 => rxd_data_shift_reg(81),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[73]_i_1_n_0\
    );
\rxd_data_shift_reg[74]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(74),
      I1 => rxd_data_shift_reg(82),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[74]_i_1_n_0\
    );
\rxd_data_shift_reg[75]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(75),
      I1 => rxd_data_shift_reg(83),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[75]_i_1_n_0\
    );
\rxd_data_shift_reg[76]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(76),
      I1 => rxd_data_shift_reg(84),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[76]_i_1_n_0\
    );
\rxd_data_shift_reg[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(77),
      I1 => rxd_data_shift_reg(85),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[77]_i_1_n_0\
    );
\rxd_data_shift_reg[78]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(78),
      I1 => rxd_data_shift_reg(86),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[78]_i_1_n_0\
    );
\rxd_data_shift_reg[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(79),
      I1 => rxd_data_shift_reg(87),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[79]_i_1_n_0\
    );
\rxd_data_shift_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(7),
      I1 => rxd_data_shift_reg(15),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[7]_i_1_n_0\
    );
\rxd_data_shift_reg[80]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(80),
      I1 => rxd_data_shift_reg(88),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[80]_i_1_n_0\
    );
\rxd_data_shift_reg[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(81),
      I1 => rxd_data_shift_reg(89),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[81]_i_1_n_0\
    );
\rxd_data_shift_reg[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(82),
      I1 => rxd_data_shift_reg(90),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[82]_i_1_n_0\
    );
\rxd_data_shift_reg[83]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(83),
      I1 => rxd_data_shift_reg(91),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[83]_i_1_n_0\
    );
\rxd_data_shift_reg[84]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(84),
      I1 => rxd_data_shift_reg(92),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[84]_i_1_n_0\
    );
\rxd_data_shift_reg[85]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(85),
      I1 => rxd_data_shift_reg(93),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[85]_i_1_n_0\
    );
\rxd_data_shift_reg[86]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(86),
      I1 => rxd_data_shift_reg(94),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[86]_i_1_n_0\
    );
\rxd_data_shift_reg[87]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(87),
      I1 => rxd_data_shift_reg(95),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[87]_i_1_n_0\
    );
\rxd_data_shift_reg[88]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(88),
      I1 => rxd_data_shift_reg(96),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[88]_i_1_n_0\
    );
\rxd_data_shift_reg[89]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(89),
      I1 => rxd_data_shift_reg(97),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[89]_i_1_n_0\
    );
\rxd_data_shift_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(8),
      I1 => rxd_data_shift_reg(16),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[8]_i_1_n_0\
    );
\rxd_data_shift_reg[90]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(90),
      I1 => rxd_data_shift_reg(98),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[90]_i_1_n_0\
    );
\rxd_data_shift_reg[91]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(91),
      I1 => rxd_data_shift_reg(99),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[91]_i_1_n_0\
    );
\rxd_data_shift_reg[92]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(92),
      I1 => rxd_data_shift_reg(100),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[92]_i_1_n_0\
    );
\rxd_data_shift_reg[93]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(93),
      I1 => rxd_data_shift_reg(101),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[93]_i_1_n_0\
    );
\rxd_data_shift_reg[94]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(94),
      I1 => rxd_data_shift_reg(102),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[94]_i_1_n_0\
    );
\rxd_data_shift_reg[95]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(95),
      I1 => rxd_data_shift_reg(103),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[95]_i_1_n_0\
    );
\rxd_data_shift_reg[96]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(96),
      I1 => rxd_data_shift_reg(104),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[96]_i_1_n_0\
    );
\rxd_data_shift_reg[97]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(97),
      I1 => rxd_data_shift_reg(105),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[97]_i_1_n_0\
    );
\rxd_data_shift_reg[98]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(98),
      I1 => rxd_data_shift_reg(106),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[98]_i_1_n_0\
    );
\rxd_data_shift_reg[99]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(99),
      I1 => rxd_data_shift_reg(107),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[99]_i_1_n_0\
    );
\rxd_data_shift_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => rxd_data_o(9),
      I1 => rxd_data_shift_reg(17),
      I2 => aurora_tx_start,
      O => \rxd_data_shift_reg[9]_i_1_n_0\
    );
\rxd_data_shift_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[0]_i_1_n_0\,
      Q => p_2_in(0),
      R => '0'
    );
\rxd_data_shift_reg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[100]_i_1_n_0\,
      Q => rxd_data_shift_reg(100),
      R => '0'
    );
\rxd_data_shift_reg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[101]_i_1_n_0\,
      Q => rxd_data_shift_reg(101),
      R => '0'
    );
\rxd_data_shift_reg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[102]_i_1_n_0\,
      Q => rxd_data_shift_reg(102),
      R => '0'
    );
\rxd_data_shift_reg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[103]_i_2_n_0\,
      Q => rxd_data_shift_reg(103),
      R => '0'
    );
\rxd_data_shift_reg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => rxd_data_o(104),
      Q => rxd_data_shift_reg(104),
      R => \rxd_data_shift_reg[111]_i_1_n_0\
    );
\rxd_data_shift_reg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => rxd_data_o(105),
      Q => rxd_data_shift_reg(105),
      R => \rxd_data_shift_reg[111]_i_1_n_0\
    );
\rxd_data_shift_reg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => rxd_data_o(106),
      Q => rxd_data_shift_reg(106),
      R => \rxd_data_shift_reg[111]_i_1_n_0\
    );
\rxd_data_shift_reg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => rxd_data_o(107),
      Q => rxd_data_shift_reg(107),
      R => \rxd_data_shift_reg[111]_i_1_n_0\
    );
\rxd_data_shift_reg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => rxd_data_o(108),
      Q => rxd_data_shift_reg(108),
      R => \rxd_data_shift_reg[111]_i_1_n_0\
    );
\rxd_data_shift_reg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => rxd_data_o(109),
      Q => rxd_data_shift_reg(109),
      R => \rxd_data_shift_reg[111]_i_1_n_0\
    );
\rxd_data_shift_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[10]_i_1_n_0\,
      Q => rxd_data_shift_reg(10),
      R => '0'
    );
\rxd_data_shift_reg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => rxd_data_o(110),
      Q => rxd_data_shift_reg(110),
      R => \rxd_data_shift_reg[111]_i_1_n_0\
    );
\rxd_data_shift_reg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => rxd_data_o(111),
      Q => rxd_data_shift_reg(111),
      R => \rxd_data_shift_reg[111]_i_1_n_0\
    );
\rxd_data_shift_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[11]_i_1_n_0\,
      Q => rxd_data_shift_reg(11),
      R => '0'
    );
\rxd_data_shift_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[12]_i_1_n_0\,
      Q => rxd_data_shift_reg(12),
      R => '0'
    );
\rxd_data_shift_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[13]_i_1_n_0\,
      Q => rxd_data_shift_reg(13),
      R => '0'
    );
\rxd_data_shift_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[14]_i_1_n_0\,
      Q => rxd_data_shift_reg(14),
      R => '0'
    );
\rxd_data_shift_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[15]_i_1_n_0\,
      Q => rxd_data_shift_reg(15),
      R => '0'
    );
\rxd_data_shift_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[16]_i_1_n_0\,
      Q => rxd_data_shift_reg(16),
      R => '0'
    );
\rxd_data_shift_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[17]_i_1_n_0\,
      Q => rxd_data_shift_reg(17),
      R => '0'
    );
\rxd_data_shift_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[18]_i_1_n_0\,
      Q => rxd_data_shift_reg(18),
      R => '0'
    );
\rxd_data_shift_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[19]_i_1_n_0\,
      Q => rxd_data_shift_reg(19),
      R => '0'
    );
\rxd_data_shift_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[1]_i_1_n_0\,
      Q => p_2_in(1),
      R => '0'
    );
\rxd_data_shift_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[20]_i_1_n_0\,
      Q => rxd_data_shift_reg(20),
      R => '0'
    );
\rxd_data_shift_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[21]_i_1_n_0\,
      Q => rxd_data_shift_reg(21),
      R => '0'
    );
\rxd_data_shift_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[22]_i_1_n_0\,
      Q => rxd_data_shift_reg(22),
      R => '0'
    );
\rxd_data_shift_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[23]_i_1_n_0\,
      Q => rxd_data_shift_reg(23),
      R => '0'
    );
\rxd_data_shift_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[24]_i_1_n_0\,
      Q => rxd_data_shift_reg(24),
      R => '0'
    );
\rxd_data_shift_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[25]_i_1_n_0\,
      Q => rxd_data_shift_reg(25),
      R => '0'
    );
\rxd_data_shift_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[26]_i_1_n_0\,
      Q => rxd_data_shift_reg(26),
      R => '0'
    );
\rxd_data_shift_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[27]_i_1_n_0\,
      Q => rxd_data_shift_reg(27),
      R => '0'
    );
\rxd_data_shift_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[28]_i_1_n_0\,
      Q => rxd_data_shift_reg(28),
      R => '0'
    );
\rxd_data_shift_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[29]_i_1_n_0\,
      Q => rxd_data_shift_reg(29),
      R => '0'
    );
\rxd_data_shift_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[2]_i_1_n_0\,
      Q => p_2_in(2),
      R => '0'
    );
\rxd_data_shift_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[30]_i_1_n_0\,
      Q => rxd_data_shift_reg(30),
      R => '0'
    );
\rxd_data_shift_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[31]_i_1_n_0\,
      Q => rxd_data_shift_reg(31),
      R => '0'
    );
\rxd_data_shift_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[32]_i_1_n_0\,
      Q => rxd_data_shift_reg(32),
      R => '0'
    );
\rxd_data_shift_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[33]_i_1_n_0\,
      Q => rxd_data_shift_reg(33),
      R => '0'
    );
\rxd_data_shift_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[34]_i_1_n_0\,
      Q => rxd_data_shift_reg(34),
      R => '0'
    );
\rxd_data_shift_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[35]_i_1_n_0\,
      Q => rxd_data_shift_reg(35),
      R => '0'
    );
\rxd_data_shift_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[36]_i_1_n_0\,
      Q => rxd_data_shift_reg(36),
      R => '0'
    );
\rxd_data_shift_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[37]_i_1_n_0\,
      Q => rxd_data_shift_reg(37),
      R => '0'
    );
\rxd_data_shift_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[38]_i_1_n_0\,
      Q => rxd_data_shift_reg(38),
      R => '0'
    );
\rxd_data_shift_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[39]_i_1_n_0\,
      Q => rxd_data_shift_reg(39),
      R => '0'
    );
\rxd_data_shift_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[3]_i_1_n_0\,
      Q => p_2_in(3),
      R => '0'
    );
\rxd_data_shift_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[40]_i_1_n_0\,
      Q => rxd_data_shift_reg(40),
      R => '0'
    );
\rxd_data_shift_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[41]_i_1_n_0\,
      Q => rxd_data_shift_reg(41),
      R => '0'
    );
\rxd_data_shift_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[42]_i_1_n_0\,
      Q => rxd_data_shift_reg(42),
      R => '0'
    );
\rxd_data_shift_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[43]_i_1_n_0\,
      Q => rxd_data_shift_reg(43),
      R => '0'
    );
\rxd_data_shift_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[44]_i_1_n_0\,
      Q => rxd_data_shift_reg(44),
      R => '0'
    );
\rxd_data_shift_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[45]_i_1_n_0\,
      Q => rxd_data_shift_reg(45),
      R => '0'
    );
\rxd_data_shift_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[46]_i_1_n_0\,
      Q => rxd_data_shift_reg(46),
      R => '0'
    );
\rxd_data_shift_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[47]_i_1_n_0\,
      Q => rxd_data_shift_reg(47),
      R => '0'
    );
\rxd_data_shift_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[48]_i_1_n_0\,
      Q => rxd_data_shift_reg(48),
      R => '0'
    );
\rxd_data_shift_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[49]_i_1_n_0\,
      Q => rxd_data_shift_reg(49),
      R => '0'
    );
\rxd_data_shift_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[4]_i_1_n_0\,
      Q => p_2_in(4),
      R => '0'
    );
\rxd_data_shift_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[50]_i_1_n_0\,
      Q => rxd_data_shift_reg(50),
      R => '0'
    );
\rxd_data_shift_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[51]_i_1_n_0\,
      Q => rxd_data_shift_reg(51),
      R => '0'
    );
\rxd_data_shift_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[52]_i_1_n_0\,
      Q => rxd_data_shift_reg(52),
      R => '0'
    );
\rxd_data_shift_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[53]_i_1_n_0\,
      Q => rxd_data_shift_reg(53),
      R => '0'
    );
\rxd_data_shift_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[54]_i_1_n_0\,
      Q => rxd_data_shift_reg(54),
      R => '0'
    );
\rxd_data_shift_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[55]_i_1_n_0\,
      Q => rxd_data_shift_reg(55),
      R => '0'
    );
\rxd_data_shift_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[56]_i_1_n_0\,
      Q => rxd_data_shift_reg(56),
      R => '0'
    );
\rxd_data_shift_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[57]_i_1_n_0\,
      Q => rxd_data_shift_reg(57),
      R => '0'
    );
\rxd_data_shift_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[58]_i_1_n_0\,
      Q => rxd_data_shift_reg(58),
      R => '0'
    );
\rxd_data_shift_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[59]_i_1_n_0\,
      Q => rxd_data_shift_reg(59),
      R => '0'
    );
\rxd_data_shift_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[5]_i_1_n_0\,
      Q => p_2_in(5),
      R => '0'
    );
\rxd_data_shift_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[60]_i_1_n_0\,
      Q => rxd_data_shift_reg(60),
      R => '0'
    );
\rxd_data_shift_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[61]_i_1_n_0\,
      Q => rxd_data_shift_reg(61),
      R => '0'
    );
\rxd_data_shift_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[62]_i_1_n_0\,
      Q => rxd_data_shift_reg(62),
      R => '0'
    );
\rxd_data_shift_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[63]_i_1_n_0\,
      Q => rxd_data_shift_reg(63),
      R => '0'
    );
\rxd_data_shift_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[64]_i_1_n_0\,
      Q => rxd_data_shift_reg(64),
      R => '0'
    );
\rxd_data_shift_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[65]_i_1_n_0\,
      Q => rxd_data_shift_reg(65),
      R => '0'
    );
\rxd_data_shift_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[66]_i_1_n_0\,
      Q => rxd_data_shift_reg(66),
      R => '0'
    );
\rxd_data_shift_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[67]_i_1_n_0\,
      Q => rxd_data_shift_reg(67),
      R => '0'
    );
\rxd_data_shift_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[68]_i_1_n_0\,
      Q => rxd_data_shift_reg(68),
      R => '0'
    );
\rxd_data_shift_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[69]_i_1_n_0\,
      Q => rxd_data_shift_reg(69),
      R => '0'
    );
\rxd_data_shift_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[6]_i_1_n_0\,
      Q => p_2_in(6),
      R => '0'
    );
\rxd_data_shift_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[70]_i_1_n_0\,
      Q => rxd_data_shift_reg(70),
      R => '0'
    );
\rxd_data_shift_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[71]_i_1_n_0\,
      Q => rxd_data_shift_reg(71),
      R => '0'
    );
\rxd_data_shift_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[72]_i_1_n_0\,
      Q => rxd_data_shift_reg(72),
      R => '0'
    );
\rxd_data_shift_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[73]_i_1_n_0\,
      Q => rxd_data_shift_reg(73),
      R => '0'
    );
\rxd_data_shift_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[74]_i_1_n_0\,
      Q => rxd_data_shift_reg(74),
      R => '0'
    );
\rxd_data_shift_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[75]_i_1_n_0\,
      Q => rxd_data_shift_reg(75),
      R => '0'
    );
\rxd_data_shift_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[76]_i_1_n_0\,
      Q => rxd_data_shift_reg(76),
      R => '0'
    );
\rxd_data_shift_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[77]_i_1_n_0\,
      Q => rxd_data_shift_reg(77),
      R => '0'
    );
\rxd_data_shift_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[78]_i_1_n_0\,
      Q => rxd_data_shift_reg(78),
      R => '0'
    );
\rxd_data_shift_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[79]_i_1_n_0\,
      Q => rxd_data_shift_reg(79),
      R => '0'
    );
\rxd_data_shift_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[7]_i_1_n_0\,
      Q => p_2_in(7),
      R => '0'
    );
\rxd_data_shift_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[80]_i_1_n_0\,
      Q => rxd_data_shift_reg(80),
      R => '0'
    );
\rxd_data_shift_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[81]_i_1_n_0\,
      Q => rxd_data_shift_reg(81),
      R => '0'
    );
\rxd_data_shift_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[82]_i_1_n_0\,
      Q => rxd_data_shift_reg(82),
      R => '0'
    );
\rxd_data_shift_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[83]_i_1_n_0\,
      Q => rxd_data_shift_reg(83),
      R => '0'
    );
\rxd_data_shift_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[84]_i_1_n_0\,
      Q => rxd_data_shift_reg(84),
      R => '0'
    );
\rxd_data_shift_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[85]_i_1_n_0\,
      Q => rxd_data_shift_reg(85),
      R => '0'
    );
\rxd_data_shift_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[86]_i_1_n_0\,
      Q => rxd_data_shift_reg(86),
      R => '0'
    );
\rxd_data_shift_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[87]_i_1_n_0\,
      Q => rxd_data_shift_reg(87),
      R => '0'
    );
\rxd_data_shift_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[88]_i_1_n_0\,
      Q => rxd_data_shift_reg(88),
      R => '0'
    );
\rxd_data_shift_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[89]_i_1_n_0\,
      Q => rxd_data_shift_reg(89),
      R => '0'
    );
\rxd_data_shift_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[8]_i_1_n_0\,
      Q => rxd_data_shift_reg(8),
      R => '0'
    );
\rxd_data_shift_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[90]_i_1_n_0\,
      Q => rxd_data_shift_reg(90),
      R => '0'
    );
\rxd_data_shift_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[91]_i_1_n_0\,
      Q => rxd_data_shift_reg(91),
      R => '0'
    );
\rxd_data_shift_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[92]_i_1_n_0\,
      Q => rxd_data_shift_reg(92),
      R => '0'
    );
\rxd_data_shift_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[93]_i_1_n_0\,
      Q => rxd_data_shift_reg(93),
      R => '0'
    );
\rxd_data_shift_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[94]_i_1_n_0\,
      Q => rxd_data_shift_reg(94),
      R => '0'
    );
\rxd_data_shift_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[95]_i_1_n_0\,
      Q => rxd_data_shift_reg(95),
      R => '0'
    );
\rxd_data_shift_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[96]_i_1_n_0\,
      Q => rxd_data_shift_reg(96),
      R => '0'
    );
\rxd_data_shift_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[97]_i_1_n_0\,
      Q => rxd_data_shift_reg(97),
      R => '0'
    );
\rxd_data_shift_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[98]_i_1_n_0\,
      Q => rxd_data_shift_reg(98),
      R => '0'
    );
\rxd_data_shift_reg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[99]_i_1_n_0\,
      Q => rxd_data_shift_reg(99),
      R => '0'
    );
\rxd_data_shift_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_sys,
      CE => \rxd_data_shift_reg[103]_i_1_n_0\,
      D => \rxd_data_shift_reg[9]_i_1_n_0\,
      Q => rxd_data_shift_reg(9),
      R => '0'
    );
\s_axis_tdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => p_2_in(23),
      I1 => p_2_in(22),
      I2 => p_2_in(20),
      I3 => p_2_in(21),
      I4 => s_axis_tready_debug,
      O => aurora_tx_cnt0
    );
\s_axis_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => aurora_tx_cnt0,
      D => p_2_in(0),
      Q => s_axis_tdata(0),
      R => aurora_tx_start
    );
\s_axis_tdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => aurora_tx_cnt0,
      D => aurora_tx_cnt0,
      Q => s_axis_tdata(18),
      R => aurora_tx_start
    );
\s_axis_tdata_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk_sys,
      CE => aurora_tx_cnt0,
      D => p_2_in(1),
      Q => s_axis_tdata(1),
      S => aurora_tx_start
    );
\s_axis_tdata_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => clk_sys,
      CE => aurora_tx_cnt0,
      D => p_2_in(20),
      Q => s_axis_tdata(20),
      S => aurora_tx_start
    );
\s_axis_tdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => aurora_tx_cnt0,
      D => p_2_in(21),
      Q => s_axis_tdata(21),
      R => aurora_tx_start
    );
\s_axis_tdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => aurora_tx_cnt0,
      D => p_2_in(22),
      Q => s_axis_tdata(22),
      R => aurora_tx_start
    );
\s_axis_tdata_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => clk_sys,
      CE => aurora_tx_cnt0,
      D => p_2_in(23),
      Q => s_axis_tdata(23),
      S => aurora_tx_start
    );
\s_axis_tdata_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => clk_sys,
      CE => aurora_tx_cnt0,
      D => '0',
      Q => s_axis_tdata(29),
      S => aurora_tx_start
    );
\s_axis_tdata_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk_sys,
      CE => aurora_tx_cnt0,
      D => p_2_in(2),
      Q => s_axis_tdata(2),
      S => aurora_tx_start
    );
\s_axis_tdata_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => clk_sys,
      CE => aurora_tx_cnt0,
      D => '0',
      Q => s_axis_tdata(31),
      S => \rxd_data_shift_reg[103]_i_1_n_0\
    );
\s_axis_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => aurora_tx_cnt0,
      D => p_2_in(3),
      Q => s_axis_tdata(3),
      R => aurora_tx_start
    );
\s_axis_tdata_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk_sys,
      CE => aurora_tx_cnt0,
      D => p_2_in(4),
      Q => s_axis_tdata(4),
      S => aurora_tx_start
    );
\s_axis_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => aurora_tx_cnt0,
      D => p_2_in(5),
      Q => s_axis_tdata(5),
      R => aurora_tx_start
    );
\s_axis_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => aurora_tx_cnt0,
      D => p_2_in(6),
      Q => s_axis_tdata(6),
      R => aurora_tx_start
    );
\s_axis_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => aurora_tx_cnt0,
      D => p_2_in(7),
      Q => s_axis_tdata(7),
      R => aurora_tx_start
    );
s_axis_tlast_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_2_in(22),
      I1 => p_2_in(23),
      I2 => p_2_in(21),
      O => s_axis_tlast_i_1_n_0
    );
s_axis_tlast_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => s_axis_tlast_i_1_n_0,
      Q => s_axis_tlast,
      R => '0'
    );
s_axis_tvalid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_2_in(23),
      I1 => p_2_in(22),
      I2 => p_2_in(20),
      I3 => p_2_in(21),
      I4 => aurora_tx_start,
      O => s_axis_tvalid_i_1_n_0
    );
s_axis_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => s_axis_tvalid_i_1_n_0,
      Q => s_axis_tvalid,
      R => '0'
    );
sfp_init_rcnt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF02"
    )
        port map (
      I0 => m_axis_tvalid_rfifo_1dly,
      I1 => \sfp_rx_state_p_reg_n_0_[0]\,
      I2 => \sfp_rx_state_p_reg_n_0_[1]\,
      I3 => sfp_init_rcnt,
      I4 => m_axis_tvalid_rfifo_2dly,
      O => sfp_init_rcnt_i_1_n_0
    );
sfp_init_rcnt_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => sfp_init_rcnt_i_1_n_0,
      Q => sfp_init_rcnt,
      R => reset
    );
\sfp_rx_end_dly_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => sfp_rx_end,
      Q => sfp_rx_end_dly(0),
      R => '0'
    );
\sfp_rx_end_dly_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => sfp_rx_end_dly(0),
      Q => sfp_rx_end_dly(1),
      R => '0'
    );
\sfp_rx_end_dly_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => sfp_rx_end_dly(1),
      Q => sfp_rx_end_dly(2),
      R => '0'
    );
\sfp_rx_end_dly_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => sfp_rx_end_dly(2),
      Q => sfp_rx_end_dly(3),
      R => '0'
    );
sfp_rx_end_extend_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sfp_rx_end_dly(3),
      I1 => sfp_rx_end_dly(2),
      I2 => sfp_rx_end_dly(0),
      I3 => sfp_rx_end_dly(1),
      I4 => sfp_rx_end,
      O => sfp_rx_end_extend0
    );
sfp_rx_end_extend_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => sfp_rx_end_extend0,
      Q => sfp_rx_end_extend,
      R => '0'
    );
sfp_rx_end_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_tvalid_rfifo_2dly,
      I1 => m_axis_tlast_rfifo_2dly,
      O => sfp_rx_state_p1
    );
sfp_rx_end_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => sfp_rx_state_p1,
      Q => sfp_rx_end,
      R => '0'
    );
\sfp_rx_overflow_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDCCCCCCCCCDCDCD"
    )
        port map (
      I0 => sfp_rx_state_p1,
      I1 => sfp_rx_state_p14_out,
      I2 => sfp_rx_overflow_i_1_n_0,
      I3 => \sfp_rx_overflow_cnt[0]_i_2_n_0\,
      I4 => \sfp_rx_overflow_cnt[9]_i_4_n_0\,
      I5 => \sfp_rx_overflow_cnt_reg_n_0_[0]\,
      O => \sfp_rx_overflow_cnt[0]_i_1_n_0\
    );
\sfp_rx_overflow_cnt[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sfp_rx_overflow_cnt_reg_n_0_[4]\,
      I1 => \sfp_rx_overflow_cnt_reg_n_0_[3]\,
      I2 => \sfp_rx_overflow_cnt_reg_n_0_[0]\,
      I3 => \sfp_rx_overflow_cnt_reg_n_0_[1]\,
      I4 => \sfp_rx_overflow_cnt_reg_n_0_[2]\,
      O => \sfp_rx_overflow_cnt[0]_i_2_n_0\
    );
\sfp_rx_overflow_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sfp_rx_overflow_cnt_reg_n_0_[0]\,
      I1 => \sfp_rx_overflow_cnt_reg_n_0_[1]\,
      O => sfp_rx_overflow_cnt0(1)
    );
\sfp_rx_overflow_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sfp_rx_overflow_cnt_reg_n_0_[0]\,
      I1 => \sfp_rx_overflow_cnt_reg_n_0_[1]\,
      I2 => \sfp_rx_overflow_cnt_reg_n_0_[2]\,
      O => sfp_rx_overflow_cnt0(2)
    );
\sfp_rx_overflow_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \sfp_rx_overflow_cnt_reg_n_0_[1]\,
      I1 => \sfp_rx_overflow_cnt_reg_n_0_[0]\,
      I2 => \sfp_rx_overflow_cnt_reg_n_0_[2]\,
      I3 => \sfp_rx_overflow_cnt_reg_n_0_[3]\,
      O => sfp_rx_overflow_cnt0(3)
    );
\sfp_rx_overflow_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \sfp_rx_overflow_cnt_reg_n_0_[2]\,
      I1 => \sfp_rx_overflow_cnt_reg_n_0_[0]\,
      I2 => \sfp_rx_overflow_cnt_reg_n_0_[1]\,
      I3 => \sfp_rx_overflow_cnt_reg_n_0_[3]\,
      I4 => \sfp_rx_overflow_cnt_reg_n_0_[4]\,
      O => sfp_rx_overflow_cnt0(4)
    );
\sfp_rx_overflow_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \sfp_rx_overflow_cnt_reg_n_0_[3]\,
      I1 => \sfp_rx_overflow_cnt_reg_n_0_[1]\,
      I2 => \sfp_rx_overflow_cnt_reg_n_0_[0]\,
      I3 => \sfp_rx_overflow_cnt_reg_n_0_[2]\,
      I4 => \sfp_rx_overflow_cnt_reg_n_0_[4]\,
      I5 => \sfp_rx_overflow_cnt_reg_n_0_[5]\,
      O => sfp_rx_overflow_cnt0(5)
    );
\sfp_rx_overflow_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sfp_rx_overflow_cnt[9]_i_5_n_0\,
      I1 => \sfp_rx_overflow_cnt_reg_n_0_[6]\,
      O => sfp_rx_overflow_cnt0(6)
    );
\sfp_rx_overflow_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sfp_rx_overflow_cnt[9]_i_5_n_0\,
      I1 => \sfp_rx_overflow_cnt_reg_n_0_[6]\,
      I2 => \sfp_rx_overflow_cnt_reg_n_0_[7]\,
      O => sfp_rx_overflow_cnt0(7)
    );
\sfp_rx_overflow_cnt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \sfp_rx_overflow_cnt_reg_n_0_[6]\,
      I1 => \sfp_rx_overflow_cnt[9]_i_5_n_0\,
      I2 => \sfp_rx_overflow_cnt_reg_n_0_[7]\,
      I3 => \sfp_rx_overflow_cnt_reg_n_0_[8]\,
      O => sfp_rx_overflow_cnt0(8)
    );
\sfp_rx_overflow_cnt[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEEA"
    )
        port map (
      I0 => sfp_rx_state_p1,
      I1 => \sfp_rx_overflow_cnt_reg_n_0_[9]\,
      I2 => \sfp_rx_overflow_cnt_reg_n_0_[7]\,
      I3 => \sfp_rx_overflow_cnt_reg_n_0_[8]\,
      I4 => sfp_rx_state_p14_out,
      I5 => reset,
      O => sfp_rx_overflow_cnt(7)
    );
\sfp_rx_overflow_cnt[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \sfp_rx_overflow_cnt_reg_n_0_[2]\,
      I1 => \sfp_rx_overflow_cnt_reg_n_0_[1]\,
      I2 => \sfp_rx_overflow_cnt_reg_n_0_[0]\,
      I3 => \sfp_rx_overflow_cnt_reg_n_0_[3]\,
      I4 => \sfp_rx_overflow_cnt_reg_n_0_[4]\,
      I5 => \sfp_rx_overflow_cnt[9]_i_4_n_0\,
      O => \sfp_rx_overflow_cnt[9]_i_2_n_0\
    );
\sfp_rx_overflow_cnt[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \sfp_rx_overflow_cnt_reg_n_0_[7]\,
      I1 => \sfp_rx_overflow_cnt[9]_i_5_n_0\,
      I2 => \sfp_rx_overflow_cnt_reg_n_0_[6]\,
      I3 => \sfp_rx_overflow_cnt_reg_n_0_[8]\,
      I4 => \sfp_rx_overflow_cnt_reg_n_0_[9]\,
      O => sfp_rx_overflow_cnt0(9)
    );
\sfp_rx_overflow_cnt[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sfp_rx_overflow_cnt_reg_n_0_[8]\,
      I1 => \sfp_rx_overflow_cnt_reg_n_0_[9]\,
      I2 => \sfp_rx_overflow_cnt_reg_n_0_[5]\,
      I3 => \sfp_rx_overflow_cnt_reg_n_0_[6]\,
      I4 => \sfp_rx_overflow_cnt_reg_n_0_[7]\,
      O => \sfp_rx_overflow_cnt[9]_i_4_n_0\
    );
\sfp_rx_overflow_cnt[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \sfp_rx_overflow_cnt_reg_n_0_[5]\,
      I1 => \sfp_rx_overflow_cnt_reg_n_0_[3]\,
      I2 => \sfp_rx_overflow_cnt_reg_n_0_[1]\,
      I3 => \sfp_rx_overflow_cnt_reg_n_0_[0]\,
      I4 => \sfp_rx_overflow_cnt_reg_n_0_[2]\,
      I5 => \sfp_rx_overflow_cnt_reg_n_0_[4]\,
      O => \sfp_rx_overflow_cnt[9]_i_5_n_0\
    );
\sfp_rx_overflow_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => \sfp_rx_overflow_cnt[0]_i_1_n_0\,
      Q => \sfp_rx_overflow_cnt_reg_n_0_[0]\,
      R => reset
    );
\sfp_rx_overflow_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \sfp_rx_overflow_cnt[9]_i_2_n_0\,
      D => sfp_rx_overflow_cnt0(1),
      Q => \sfp_rx_overflow_cnt_reg_n_0_[1]\,
      R => sfp_rx_overflow_cnt(7)
    );
\sfp_rx_overflow_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \sfp_rx_overflow_cnt[9]_i_2_n_0\,
      D => sfp_rx_overflow_cnt0(2),
      Q => \sfp_rx_overflow_cnt_reg_n_0_[2]\,
      R => sfp_rx_overflow_cnt(7)
    );
\sfp_rx_overflow_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \sfp_rx_overflow_cnt[9]_i_2_n_0\,
      D => sfp_rx_overflow_cnt0(3),
      Q => \sfp_rx_overflow_cnt_reg_n_0_[3]\,
      R => sfp_rx_overflow_cnt(7)
    );
\sfp_rx_overflow_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \sfp_rx_overflow_cnt[9]_i_2_n_0\,
      D => sfp_rx_overflow_cnt0(4),
      Q => \sfp_rx_overflow_cnt_reg_n_0_[4]\,
      R => sfp_rx_overflow_cnt(7)
    );
\sfp_rx_overflow_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \sfp_rx_overflow_cnt[9]_i_2_n_0\,
      D => sfp_rx_overflow_cnt0(5),
      Q => \sfp_rx_overflow_cnt_reg_n_0_[5]\,
      R => sfp_rx_overflow_cnt(7)
    );
\sfp_rx_overflow_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \sfp_rx_overflow_cnt[9]_i_2_n_0\,
      D => sfp_rx_overflow_cnt0(6),
      Q => \sfp_rx_overflow_cnt_reg_n_0_[6]\,
      R => sfp_rx_overflow_cnt(7)
    );
\sfp_rx_overflow_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \sfp_rx_overflow_cnt[9]_i_2_n_0\,
      D => sfp_rx_overflow_cnt0(7),
      Q => \sfp_rx_overflow_cnt_reg_n_0_[7]\,
      R => sfp_rx_overflow_cnt(7)
    );
\sfp_rx_overflow_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \sfp_rx_overflow_cnt[9]_i_2_n_0\,
      D => sfp_rx_overflow_cnt0(8),
      Q => \sfp_rx_overflow_cnt_reg_n_0_[8]\,
      R => sfp_rx_overflow_cnt(7)
    );
\sfp_rx_overflow_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \sfp_rx_overflow_cnt[9]_i_2_n_0\,
      D => sfp_rx_overflow_cnt0(9),
      Q => \sfp_rx_overflow_cnt_reg_n_0_[9]\,
      R => sfp_rx_overflow_cnt(7)
    );
sfp_rx_overflow_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \sfp_rx_overflow_cnt_reg_n_0_[9]\,
      I1 => \sfp_rx_overflow_cnt_reg_n_0_[7]\,
      I2 => \sfp_rx_overflow_cnt_reg_n_0_[8]\,
      O => sfp_rx_overflow_i_1_n_0
    );
sfp_rx_overflow_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => sfp_rx_overflow_i_1_n_0,
      Q => sfp_rx_overflow,
      R => '0'
    );
\sfp_rx_state_p[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00550010"
    )
        port map (
      I0 => reset,
      I1 => sfp_rx_state_p1,
      I2 => \sfp_rx_state_p_reg_n_0_[0]\,
      I3 => sfp_rx_overflow,
      I4 => sfp_rx_state_p14_out,
      O => \sfp_rx_state_p[0]_i_1_n_0\
    );
\sfp_rx_state_p[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005444"
    )
        port map (
      I0 => reset,
      I1 => sfp_rx_state_p1,
      I2 => \sfp_rx_state_p_reg_n_0_[0]\,
      I3 => \sfp_rx_state_p_reg_n_0_[1]\,
      I4 => sfp_rx_overflow,
      I5 => sfp_rx_state_p14_out,
      O => \sfp_rx_state_p[1]_i_1_n_0\
    );
\sfp_rx_state_p[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \sfp_rx_state_p_reg_n_0_[1]\,
      I1 => \sfp_rx_state_p_reg_n_0_[0]\,
      I2 => m_axis_tvalid_rfifo_1dly,
      I3 => m_axis_tvalid_rfifo_2dly,
      O => sfp_rx_state_p14_out
    );
\sfp_rx_state_p_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => \sfp_rx_state_p[0]_i_1_n_0\,
      Q => \sfp_rx_state_p_reg_n_0_[0]\,
      R => '0'
    );
\sfp_rx_state_p_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => '1',
      D => \sfp_rx_state_p[1]_i_1_n_0\,
      Q => \sfp_rx_state_p_reg_n_0_[1]\,
      R => '0'
    );
\st_trans_data[111]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => st_trans_data1,
      I1 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \vc_trans_data[239]_i_3_n_0\,
      O => \st_trans_data[111]_i_1_n_0\
    );
\st_trans_data[143]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => st_trans_data1,
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => sel0(2),
      I4 => \vc_trans_data[239]_i_3_n_0\,
      O => \st_trans_data[143]_i_1_n_0\
    );
\st_trans_data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => st_trans_data1,
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \vc_trans_data[239]_i_3_n_0\,
      O => \st_trans_data[15]_i_1_n_0\
    );
\st_trans_data[175]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => st_trans_data1,
      I1 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I4 => \vc_trans_data[239]_i_3_n_0\,
      O => \st_trans_data[175]_i_1_n_0\
    );
\st_trans_data[207]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => st_trans_data1,
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \vc_trans_data[239]_i_3_n_0\,
      O => \st_trans_data[207]_i_1_n_0\
    );
\st_trans_data[239]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => st_trans_data1,
      I1 => sel0(1),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \vc_trans_data[239]_i_3_n_0\,
      O => \st_trans_data[239]_i_1_n_0\
    );
\st_trans_data[271]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => st_trans_data1,
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => sel0(3),
      I4 => \vc_trans_data[367]_i_3_n_0\,
      O => \st_trans_data[271]_i_1_n_0\
    );
\st_trans_data[303]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => st_trans_data1,
      I1 => sel0(3),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I4 => \vc_trans_data[367]_i_3_n_0\,
      O => \st_trans_data[303]_i_1_n_0\
    );
\st_trans_data[335]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => st_trans_data1,
      I1 => sel0(3),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \vc_trans_data[367]_i_3_n_0\,
      O => \st_trans_data[335]_i_1_n_0\
    );
\st_trans_data[367]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => st_trans_data1,
      I1 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => sel0(3),
      I4 => \vc_trans_data[367]_i_3_n_0\,
      O => \st_trans_data[367]_i_1_n_0\
    );
\st_trans_data[399]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => st_trans_data1,
      I1 => sel0(3),
      I2 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \vc_trans_data[431]_i_4_n_0\,
      O => \st_trans_data[399]_i_1_n_0\
    );
\st_trans_data[431]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => st_trans_data1,
      I1 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I2 => sel0(0),
      I3 => sel0(3),
      I4 => sel0(1),
      I5 => \vc_trans_data[431]_i_4_n_0\,
      O => \st_trans_data[431]_i_1_n_0\
    );
\st_trans_data[431]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg_n_0_[30]\,
      I1 => \m_axis_tdata_rfifo_2dly_reg_n_0_[29]\,
      I2 => sfp_init_rcnt,
      I3 => m_axis_tvalid_rfifo_2dly,
      I4 => \m_axis_tdata_rfifo_2dly_reg_n_0_[28]\,
      I5 => \m_axis_tdata_rfifo_2dly_reg_n_0_[31]\,
      O => st_trans_data1
    );
\st_trans_data[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => st_trans_data1,
      I1 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \vc_trans_data[239]_i_3_n_0\,
      O => \st_trans_data[47]_i_1_n_0\
    );
\st_trans_data[79]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => st_trans_data1,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \vc_trans_data[239]_i_3_n_0\,
      O => \st_trans_data[79]_i_1_n_0\
    );
\st_trans_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[0]_i_1_n_0\,
      Q => \^st_trans_data\(0),
      R => reset
    );
\st_trans_data_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[100]_i_1_n_0\,
      Q => \^st_trans_data\(100),
      R => reset
    );
\st_trans_data_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[101]_i_1_n_0\,
      Q => \^st_trans_data\(101),
      R => reset
    );
\st_trans_data_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[102]_i_1_n_0\,
      Q => \^st_trans_data\(102),
      R => reset
    );
\st_trans_data_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[103]_i_1_n_0\,
      Q => \^st_trans_data\(103),
      R => reset
    );
\st_trans_data_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[104]_i_1_n_0\,
      Q => \^st_trans_data\(104),
      R => reset
    );
\st_trans_data_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[105]_i_1_n_0\,
      Q => \^st_trans_data\(105),
      R => reset
    );
\st_trans_data_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[106]_i_1_n_0\,
      Q => \^st_trans_data\(106),
      R => reset
    );
\st_trans_data_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[107]_i_1_n_0\,
      Q => \^st_trans_data\(107),
      R => reset
    );
\st_trans_data_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[108]_i_1_n_0\,
      Q => \^st_trans_data\(108),
      R => reset
    );
\st_trans_data_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[109]_i_1_n_0\,
      Q => \^st_trans_data\(109),
      R => reset
    );
\st_trans_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[10]_i_1_n_0\,
      Q => \^st_trans_data\(10),
      R => reset
    );
\st_trans_data_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[110]_i_1_n_0\,
      Q => \^st_trans_data\(110),
      R => reset
    );
\st_trans_data_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[111]_i_2_n_0\,
      Q => \^st_trans_data\(111),
      R => reset
    );
\st_trans_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[11]_i_1_n_0\,
      Q => \^st_trans_data\(11),
      R => reset
    );
\st_trans_data_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[128]_i_1_n_0\,
      Q => \^st_trans_data\(128),
      R => reset
    );
\st_trans_data_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[129]_i_1_n_0\,
      Q => \^st_trans_data\(129),
      R => reset
    );
\st_trans_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[12]_i_1_n_0\,
      Q => \^st_trans_data\(12),
      R => reset
    );
\st_trans_data_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[130]_i_1_n_0\,
      Q => \^st_trans_data\(130),
      R => reset
    );
\st_trans_data_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[131]_i_1_n_0\,
      Q => \^st_trans_data\(131),
      R => reset
    );
\st_trans_data_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[132]_i_1_n_0\,
      Q => \^st_trans_data\(132),
      R => reset
    );
\st_trans_data_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[133]_i_1_n_0\,
      Q => \^st_trans_data\(133),
      R => reset
    );
\st_trans_data_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[134]_i_1_n_0\,
      Q => \^st_trans_data\(134),
      R => reset
    );
\st_trans_data_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[135]_i_1_n_0\,
      Q => \^st_trans_data\(135),
      R => reset
    );
\st_trans_data_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[136]_i_1_n_0\,
      Q => \^st_trans_data\(136),
      R => reset
    );
\st_trans_data_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[137]_i_1_n_0\,
      Q => \^st_trans_data\(137),
      R => reset
    );
\st_trans_data_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[138]_i_1_n_0\,
      Q => \^st_trans_data\(138),
      R => reset
    );
\st_trans_data_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[139]_i_1_n_0\,
      Q => \^st_trans_data\(139),
      R => reset
    );
\st_trans_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[13]_i_1_n_0\,
      Q => \^st_trans_data\(13),
      R => reset
    );
\st_trans_data_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[140]_i_1_n_0\,
      Q => \^st_trans_data\(140),
      R => reset
    );
\st_trans_data_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[141]_i_1_n_0\,
      Q => \^st_trans_data\(141),
      R => reset
    );
\st_trans_data_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[142]_i_1_n_0\,
      Q => \^st_trans_data\(142),
      R => reset
    );
\st_trans_data_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[143]_i_2_n_0\,
      Q => \^st_trans_data\(143),
      R => reset
    );
\st_trans_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[14]_i_1_n_0\,
      Q => \^st_trans_data\(14),
      R => reset
    );
\st_trans_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[15]_i_2_n_0\,
      Q => \^st_trans_data\(15),
      R => reset
    );
\st_trans_data_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[160]_i_1_n_0\,
      Q => \^st_trans_data\(160),
      R => reset
    );
\st_trans_data_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[161]_i_1_n_0\,
      Q => \^st_trans_data\(161),
      R => reset
    );
\st_trans_data_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[162]_i_1_n_0\,
      Q => \^st_trans_data\(162),
      R => reset
    );
\st_trans_data_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[163]_i_1_n_0\,
      Q => \^st_trans_data\(163),
      R => reset
    );
\st_trans_data_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[164]_i_1_n_0\,
      Q => \^st_trans_data\(164),
      R => reset
    );
\st_trans_data_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[165]_i_1_n_0\,
      Q => \^st_trans_data\(165),
      R => reset
    );
\st_trans_data_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[166]_i_1_n_0\,
      Q => \^st_trans_data\(166),
      R => reset
    );
\st_trans_data_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[167]_i_1_n_0\,
      Q => \^st_trans_data\(167),
      R => reset
    );
\st_trans_data_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[168]_i_1_n_0\,
      Q => \^st_trans_data\(168),
      R => reset
    );
\st_trans_data_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[169]_i_1_n_0\,
      Q => \^st_trans_data\(169),
      R => reset
    );
\st_trans_data_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[170]_i_1_n_0\,
      Q => \^st_trans_data\(170),
      R => reset
    );
\st_trans_data_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[171]_i_1_n_0\,
      Q => \^st_trans_data\(171),
      R => reset
    );
\st_trans_data_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[172]_i_1_n_0\,
      Q => \^st_trans_data\(172),
      R => reset
    );
\st_trans_data_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[173]_i_1_n_0\,
      Q => \^st_trans_data\(173),
      R => reset
    );
\st_trans_data_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[174]_i_1_n_0\,
      Q => \^st_trans_data\(174),
      R => reset
    );
\st_trans_data_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[175]_i_2_n_0\,
      Q => \^st_trans_data\(175),
      R => reset
    );
\st_trans_data_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[192]_i_1_n_0\,
      Q => \^st_trans_data\(192),
      R => reset
    );
\st_trans_data_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[193]_i_1_n_0\,
      Q => \^st_trans_data\(193),
      R => reset
    );
\st_trans_data_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[194]_i_1_n_0\,
      Q => \^st_trans_data\(194),
      R => reset
    );
\st_trans_data_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[195]_i_1_n_0\,
      Q => \^st_trans_data\(195),
      R => reset
    );
\st_trans_data_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[196]_i_1_n_0\,
      Q => \^st_trans_data\(196),
      R => reset
    );
\st_trans_data_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[197]_i_1_n_0\,
      Q => \^st_trans_data\(197),
      R => reset
    );
\st_trans_data_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[198]_i_1_n_0\,
      Q => \^st_trans_data\(198),
      R => reset
    );
\st_trans_data_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[199]_i_1_n_0\,
      Q => \^st_trans_data\(199),
      R => reset
    );
\st_trans_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[1]_i_1_n_0\,
      Q => \^st_trans_data\(1),
      R => reset
    );
\st_trans_data_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[200]_i_1_n_0\,
      Q => \^st_trans_data\(200),
      R => reset
    );
\st_trans_data_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[201]_i_1_n_0\,
      Q => \^st_trans_data\(201),
      R => reset
    );
\st_trans_data_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[202]_i_1_n_0\,
      Q => \^st_trans_data\(202),
      R => reset
    );
\st_trans_data_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[203]_i_1_n_0\,
      Q => \^st_trans_data\(203),
      R => reset
    );
\st_trans_data_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[204]_i_1_n_0\,
      Q => \^st_trans_data\(204),
      R => reset
    );
\st_trans_data_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[205]_i_1_n_0\,
      Q => \^st_trans_data\(205),
      R => reset
    );
\st_trans_data_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[206]_i_1_n_0\,
      Q => \^st_trans_data\(206),
      R => reset
    );
\st_trans_data_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[207]_i_2_n_0\,
      Q => \^st_trans_data\(207),
      R => reset
    );
\st_trans_data_reg[224]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[224]_i_1_n_0\,
      Q => \^st_trans_data\(224),
      R => reset
    );
\st_trans_data_reg[225]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[225]_i_1_n_0\,
      Q => \^st_trans_data\(225),
      R => reset
    );
\st_trans_data_reg[226]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[226]_i_1_n_0\,
      Q => \^st_trans_data\(226),
      R => reset
    );
\st_trans_data_reg[227]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[227]_i_1_n_0\,
      Q => \^st_trans_data\(227),
      R => reset
    );
\st_trans_data_reg[228]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[228]_i_1_n_0\,
      Q => \^st_trans_data\(228),
      R => reset
    );
\st_trans_data_reg[229]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[229]_i_1_n_0\,
      Q => \^st_trans_data\(229),
      R => reset
    );
\st_trans_data_reg[230]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[230]_i_1_n_0\,
      Q => \^st_trans_data\(230),
      R => reset
    );
\st_trans_data_reg[231]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[231]_i_1_n_0\,
      Q => \^st_trans_data\(231),
      R => reset
    );
\st_trans_data_reg[232]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[232]_i_1_n_0\,
      Q => \^st_trans_data\(232),
      R => reset
    );
\st_trans_data_reg[233]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[233]_i_1_n_0\,
      Q => \^st_trans_data\(233),
      R => reset
    );
\st_trans_data_reg[234]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[234]_i_1_n_0\,
      Q => \^st_trans_data\(234),
      R => reset
    );
\st_trans_data_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[235]_i_1_n_0\,
      Q => \^st_trans_data\(235),
      R => reset
    );
\st_trans_data_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[236]_i_1_n_0\,
      Q => \^st_trans_data\(236),
      R => reset
    );
\st_trans_data_reg[237]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[237]_i_1_n_0\,
      Q => \^st_trans_data\(237),
      R => reset
    );
\st_trans_data_reg[238]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[238]_i_1_n_0\,
      Q => \^st_trans_data\(238),
      R => reset
    );
\st_trans_data_reg[239]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[239]_i_2_n_0\,
      Q => \^st_trans_data\(239),
      R => reset
    );
\st_trans_data_reg[256]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[256]_i_1_n_0\,
      Q => \^st_trans_data\(256),
      R => reset
    );
\st_trans_data_reg[257]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[257]_i_1_n_0\,
      Q => \^st_trans_data\(257),
      R => reset
    );
\st_trans_data_reg[258]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[258]_i_1_n_0\,
      Q => \^st_trans_data\(258),
      R => reset
    );
\st_trans_data_reg[259]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[259]_i_1_n_0\,
      Q => \^st_trans_data\(259),
      R => reset
    );
\st_trans_data_reg[260]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[260]_i_1_n_0\,
      Q => \^st_trans_data\(260),
      R => reset
    );
\st_trans_data_reg[261]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[261]_i_1_n_0\,
      Q => \^st_trans_data\(261),
      R => reset
    );
\st_trans_data_reg[262]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[262]_i_1_n_0\,
      Q => \^st_trans_data\(262),
      R => reset
    );
\st_trans_data_reg[263]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[263]_i_1_n_0\,
      Q => \^st_trans_data\(263),
      R => reset
    );
\st_trans_data_reg[264]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[264]_i_1_n_0\,
      Q => \^st_trans_data\(264),
      R => reset
    );
\st_trans_data_reg[265]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[265]_i_1_n_0\,
      Q => \^st_trans_data\(265),
      R => reset
    );
\st_trans_data_reg[266]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[266]_i_1_n_0\,
      Q => \^st_trans_data\(266),
      R => reset
    );
\st_trans_data_reg[267]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[267]_i_1_n_0\,
      Q => \^st_trans_data\(267),
      R => reset
    );
\st_trans_data_reg[268]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[268]_i_1_n_0\,
      Q => \^st_trans_data\(268),
      R => reset
    );
\st_trans_data_reg[269]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[269]_i_1_n_0\,
      Q => \^st_trans_data\(269),
      R => reset
    );
\st_trans_data_reg[270]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[270]_i_1_n_0\,
      Q => \^st_trans_data\(270),
      R => reset
    );
\st_trans_data_reg[271]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[271]_i_2_n_0\,
      Q => \^st_trans_data\(271),
      R => reset
    );
\st_trans_data_reg[288]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[288]_i_1_n_0\,
      Q => \^st_trans_data\(288),
      R => reset
    );
\st_trans_data_reg[289]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[289]_i_1_n_0\,
      Q => \^st_trans_data\(289),
      R => reset
    );
\st_trans_data_reg[290]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[290]_i_1_n_0\,
      Q => \^st_trans_data\(290),
      R => reset
    );
\st_trans_data_reg[291]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[291]_i_1_n_0\,
      Q => \^st_trans_data\(291),
      R => reset
    );
\st_trans_data_reg[292]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[292]_i_1_n_0\,
      Q => \^st_trans_data\(292),
      R => reset
    );
\st_trans_data_reg[293]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[293]_i_1_n_0\,
      Q => \^st_trans_data\(293),
      R => reset
    );
\st_trans_data_reg[294]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[294]_i_1_n_0\,
      Q => \^st_trans_data\(294),
      R => reset
    );
\st_trans_data_reg[295]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[295]_i_1_n_0\,
      Q => \^st_trans_data\(295),
      R => reset
    );
\st_trans_data_reg[296]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[296]_i_1_n_0\,
      Q => \^st_trans_data\(296),
      R => reset
    );
\st_trans_data_reg[297]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[297]_i_1_n_0\,
      Q => \^st_trans_data\(297),
      R => reset
    );
\st_trans_data_reg[298]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[298]_i_1_n_0\,
      Q => \^st_trans_data\(298),
      R => reset
    );
\st_trans_data_reg[299]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[299]_i_1_n_0\,
      Q => \^st_trans_data\(299),
      R => reset
    );
\st_trans_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[2]_i_1_n_0\,
      Q => \^st_trans_data\(2),
      R => reset
    );
\st_trans_data_reg[300]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[300]_i_1_n_0\,
      Q => \^st_trans_data\(300),
      R => reset
    );
\st_trans_data_reg[301]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[301]_i_1_n_0\,
      Q => \^st_trans_data\(301),
      R => reset
    );
\st_trans_data_reg[302]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[302]_i_1_n_0\,
      Q => \^st_trans_data\(302),
      R => reset
    );
\st_trans_data_reg[303]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[303]_i_2_n_0\,
      Q => \^st_trans_data\(303),
      R => reset
    );
\st_trans_data_reg[320]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[320]_i_1_n_0\,
      Q => \^st_trans_data\(320),
      R => reset
    );
\st_trans_data_reg[321]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[321]_i_1_n_0\,
      Q => \^st_trans_data\(321),
      R => reset
    );
\st_trans_data_reg[322]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[322]_i_1_n_0\,
      Q => \^st_trans_data\(322),
      R => reset
    );
\st_trans_data_reg[323]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[323]_i_1_n_0\,
      Q => \^st_trans_data\(323),
      R => reset
    );
\st_trans_data_reg[324]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[324]_i_1_n_0\,
      Q => \^st_trans_data\(324),
      R => reset
    );
\st_trans_data_reg[325]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[325]_i_1_n_0\,
      Q => \^st_trans_data\(325),
      R => reset
    );
\st_trans_data_reg[326]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[326]_i_1_n_0\,
      Q => \^st_trans_data\(326),
      R => reset
    );
\st_trans_data_reg[327]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[327]_i_1_n_0\,
      Q => \^st_trans_data\(327),
      R => reset
    );
\st_trans_data_reg[328]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[328]_i_1_n_0\,
      Q => \^st_trans_data\(328),
      R => reset
    );
\st_trans_data_reg[329]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[329]_i_1_n_0\,
      Q => \^st_trans_data\(329),
      R => reset
    );
\st_trans_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[32]_i_1_n_0\,
      Q => \^st_trans_data\(32),
      R => reset
    );
\st_trans_data_reg[330]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[330]_i_1_n_0\,
      Q => \^st_trans_data\(330),
      R => reset
    );
\st_trans_data_reg[331]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[331]_i_1_n_0\,
      Q => \^st_trans_data\(331),
      R => reset
    );
\st_trans_data_reg[332]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[332]_i_1_n_0\,
      Q => \^st_trans_data\(332),
      R => reset
    );
\st_trans_data_reg[333]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[333]_i_1_n_0\,
      Q => \^st_trans_data\(333),
      R => reset
    );
\st_trans_data_reg[334]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[334]_i_1_n_0\,
      Q => \^st_trans_data\(334),
      R => reset
    );
\st_trans_data_reg[335]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[335]_i_2_n_0\,
      Q => \^st_trans_data\(335),
      R => reset
    );
\st_trans_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[33]_i_1_n_0\,
      Q => \^st_trans_data\(33),
      R => reset
    );
\st_trans_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[34]_i_1_n_0\,
      Q => \^st_trans_data\(34),
      R => reset
    );
\st_trans_data_reg[352]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[352]_i_1_n_0\,
      Q => \^st_trans_data\(352),
      R => reset
    );
\st_trans_data_reg[353]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[353]_i_1_n_0\,
      Q => \^st_trans_data\(353),
      R => reset
    );
\st_trans_data_reg[354]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[354]_i_1_n_0\,
      Q => \^st_trans_data\(354),
      R => reset
    );
\st_trans_data_reg[355]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[355]_i_1_n_0\,
      Q => \^st_trans_data\(355),
      R => reset
    );
\st_trans_data_reg[356]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[356]_i_1_n_0\,
      Q => \^st_trans_data\(356),
      R => reset
    );
\st_trans_data_reg[357]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[357]_i_1_n_0\,
      Q => \^st_trans_data\(357),
      R => reset
    );
\st_trans_data_reg[358]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[358]_i_1_n_0\,
      Q => \^st_trans_data\(358),
      R => reset
    );
\st_trans_data_reg[359]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[359]_i_1_n_0\,
      Q => \^st_trans_data\(359),
      R => reset
    );
\st_trans_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[35]_i_1_n_0\,
      Q => \^st_trans_data\(35),
      R => reset
    );
\st_trans_data_reg[360]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[360]_i_1_n_0\,
      Q => \^st_trans_data\(360),
      R => reset
    );
\st_trans_data_reg[361]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[361]_i_1_n_0\,
      Q => \^st_trans_data\(361),
      R => reset
    );
\st_trans_data_reg[362]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[362]_i_1_n_0\,
      Q => \^st_trans_data\(362),
      R => reset
    );
\st_trans_data_reg[363]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[363]_i_1_n_0\,
      Q => \^st_trans_data\(363),
      R => reset
    );
\st_trans_data_reg[364]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[364]_i_1_n_0\,
      Q => \^st_trans_data\(364),
      R => reset
    );
\st_trans_data_reg[365]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[365]_i_1_n_0\,
      Q => \^st_trans_data\(365),
      R => reset
    );
\st_trans_data_reg[366]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[366]_i_1_n_0\,
      Q => \^st_trans_data\(366),
      R => reset
    );
\st_trans_data_reg[367]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[367]_i_2_n_0\,
      Q => \^st_trans_data\(367),
      R => reset
    );
\st_trans_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[36]_i_1_n_0\,
      Q => \^st_trans_data\(36),
      R => reset
    );
\st_trans_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[37]_i_1_n_0\,
      Q => \^st_trans_data\(37),
      R => reset
    );
\st_trans_data_reg[384]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[384]_i_1_n_0\,
      Q => \^st_trans_data\(384),
      R => reset
    );
\st_trans_data_reg[385]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[385]_i_1_n_0\,
      Q => \^st_trans_data\(385),
      R => reset
    );
\st_trans_data_reg[386]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[386]_i_1_n_0\,
      Q => \^st_trans_data\(386),
      R => reset
    );
\st_trans_data_reg[387]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[387]_i_1_n_0\,
      Q => \^st_trans_data\(387),
      R => reset
    );
\st_trans_data_reg[388]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[388]_i_1_n_0\,
      Q => \^st_trans_data\(388),
      R => reset
    );
\st_trans_data_reg[389]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[389]_i_1_n_0\,
      Q => \^st_trans_data\(389),
      R => reset
    );
\st_trans_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[38]_i_1_n_0\,
      Q => \^st_trans_data\(38),
      R => reset
    );
\st_trans_data_reg[390]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[390]_i_1_n_0\,
      Q => \^st_trans_data\(390),
      R => reset
    );
\st_trans_data_reg[391]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[391]_i_1_n_0\,
      Q => \^st_trans_data\(391),
      R => reset
    );
\st_trans_data_reg[392]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[392]_i_1_n_0\,
      Q => \^st_trans_data\(392),
      R => reset
    );
\st_trans_data_reg[393]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[393]_i_1_n_0\,
      Q => \^st_trans_data\(393),
      R => reset
    );
\st_trans_data_reg[394]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[394]_i_1_n_0\,
      Q => \^st_trans_data\(394),
      R => reset
    );
\st_trans_data_reg[395]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[395]_i_1_n_0\,
      Q => \^st_trans_data\(395),
      R => reset
    );
\st_trans_data_reg[396]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[396]_i_1_n_0\,
      Q => \^st_trans_data\(396),
      R => reset
    );
\st_trans_data_reg[397]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[397]_i_1_n_0\,
      Q => \^st_trans_data\(397),
      R => reset
    );
\st_trans_data_reg[398]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[398]_i_1_n_0\,
      Q => \^st_trans_data\(398),
      R => reset
    );
\st_trans_data_reg[399]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[399]_i_2_n_0\,
      Q => \^st_trans_data\(399),
      R => reset
    );
\st_trans_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[39]_i_1_n_0\,
      Q => \^st_trans_data\(39),
      R => reset
    );
\st_trans_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[3]_i_1_n_0\,
      Q => \^st_trans_data\(3),
      R => reset
    );
\st_trans_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[40]_i_1_n_0\,
      Q => \^st_trans_data\(40),
      R => reset
    );
\st_trans_data_reg[416]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[416]_i_1_n_0\,
      Q => \^st_trans_data\(416),
      R => reset
    );
\st_trans_data_reg[417]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[417]_i_1_n_0\,
      Q => \^st_trans_data\(417),
      R => reset
    );
\st_trans_data_reg[418]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[418]_i_1_n_0\,
      Q => \^st_trans_data\(418),
      R => reset
    );
\st_trans_data_reg[419]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[419]_i_1_n_0\,
      Q => \^st_trans_data\(419),
      R => reset
    );
\st_trans_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[41]_i_1_n_0\,
      Q => \^st_trans_data\(41),
      R => reset
    );
\st_trans_data_reg[420]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[420]_i_1_n_0\,
      Q => \^st_trans_data\(420),
      R => reset
    );
\st_trans_data_reg[421]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[421]_i_1_n_0\,
      Q => \^st_trans_data\(421),
      R => reset
    );
\st_trans_data_reg[422]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[422]_i_1_n_0\,
      Q => \^st_trans_data\(422),
      R => reset
    );
\st_trans_data_reg[423]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[423]_i_1_n_0\,
      Q => \^st_trans_data\(423),
      R => reset
    );
\st_trans_data_reg[424]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[424]_i_1_n_0\,
      Q => \^st_trans_data\(424),
      R => reset
    );
\st_trans_data_reg[425]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[425]_i_1_n_0\,
      Q => \^st_trans_data\(425),
      R => reset
    );
\st_trans_data_reg[426]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[426]_i_1_n_0\,
      Q => \^st_trans_data\(426),
      R => reset
    );
\st_trans_data_reg[427]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[427]_i_1_n_0\,
      Q => \^st_trans_data\(427),
      R => reset
    );
\st_trans_data_reg[428]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[428]_i_1_n_0\,
      Q => \^st_trans_data\(428),
      R => reset
    );
\st_trans_data_reg[429]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[429]_i_1_n_0\,
      Q => \^st_trans_data\(429),
      R => reset
    );
\st_trans_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[42]_i_1_n_0\,
      Q => \^st_trans_data\(42),
      R => reset
    );
\st_trans_data_reg[430]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[430]_i_1_n_0\,
      Q => \^st_trans_data\(430),
      R => reset
    );
\st_trans_data_reg[431]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[431]_i_2_n_0\,
      Q => \^st_trans_data\(431),
      R => reset
    );
\st_trans_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[43]_i_1_n_0\,
      Q => \^st_trans_data\(43),
      R => reset
    );
\st_trans_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[44]_i_1_n_0\,
      Q => \^st_trans_data\(44),
      R => reset
    );
\st_trans_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[45]_i_1_n_0\,
      Q => \^st_trans_data\(45),
      R => reset
    );
\st_trans_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[46]_i_1_n_0\,
      Q => \^st_trans_data\(46),
      R => reset
    );
\st_trans_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[47]_i_2_n_0\,
      Q => \^st_trans_data\(47),
      R => reset
    );
\st_trans_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[4]_i_1_n_0\,
      Q => \^st_trans_data\(4),
      R => reset
    );
\st_trans_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[5]_i_1_n_0\,
      Q => \^st_trans_data\(5),
      R => reset
    );
\st_trans_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[64]_i_1_n_0\,
      Q => \^st_trans_data\(64),
      R => reset
    );
\st_trans_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[65]_i_1_n_0\,
      Q => \^st_trans_data\(65),
      R => reset
    );
\st_trans_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[66]_i_1_n_0\,
      Q => \^st_trans_data\(66),
      R => reset
    );
\st_trans_data_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[67]_i_1_n_0\,
      Q => \^st_trans_data\(67),
      R => reset
    );
\st_trans_data_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[68]_i_1_n_0\,
      Q => \^st_trans_data\(68),
      R => reset
    );
\st_trans_data_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[69]_i_1_n_0\,
      Q => \^st_trans_data\(69),
      R => reset
    );
\st_trans_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[6]_i_1_n_0\,
      Q => \^st_trans_data\(6),
      R => reset
    );
\st_trans_data_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[70]_i_1_n_0\,
      Q => \^st_trans_data\(70),
      R => reset
    );
\st_trans_data_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[71]_i_1_n_0\,
      Q => \^st_trans_data\(71),
      R => reset
    );
\st_trans_data_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[72]_i_1_n_0\,
      Q => \^st_trans_data\(72),
      R => reset
    );
\st_trans_data_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[73]_i_1_n_0\,
      Q => \^st_trans_data\(73),
      R => reset
    );
\st_trans_data_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[74]_i_1_n_0\,
      Q => \^st_trans_data\(74),
      R => reset
    );
\st_trans_data_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[75]_i_1_n_0\,
      Q => \^st_trans_data\(75),
      R => reset
    );
\st_trans_data_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[76]_i_1_n_0\,
      Q => \^st_trans_data\(76),
      R => reset
    );
\st_trans_data_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[77]_i_1_n_0\,
      Q => \^st_trans_data\(77),
      R => reset
    );
\st_trans_data_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[78]_i_1_n_0\,
      Q => \^st_trans_data\(78),
      R => reset
    );
\st_trans_data_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[79]_i_2_n_0\,
      Q => \^st_trans_data\(79),
      R => reset
    );
\st_trans_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[7]_i_1_n_0\,
      Q => \^st_trans_data\(7),
      R => reset
    );
\st_trans_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[8]_i_1_n_0\,
      Q => \^st_trans_data\(8),
      R => reset
    );
\st_trans_data_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[96]_i_1_n_0\,
      Q => \^st_trans_data\(96),
      R => reset
    );
\st_trans_data_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[97]_i_1_n_0\,
      Q => \^st_trans_data\(97),
      R => reset
    );
\st_trans_data_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[98]_i_1_n_0\,
      Q => \^st_trans_data\(98),
      R => reset
    );
\st_trans_data_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[99]_i_1_n_0\,
      Q => \^st_trans_data\(99),
      R => reset
    );
\st_trans_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \st_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[9]_i_1_n_0\,
      Q => \^st_trans_data\(9),
      R => reset
    );
\vc_trans_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => data13(416),
      I3 => sel0(1),
      I4 => sel0(3),
      O => \vc_trans_data[0]_i_1_n_0\
    );
\vc_trans_data[100]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I2 => data13(420),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[100]_i_1_n_0\
    );
\vc_trans_data[101]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I2 => data13(421),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[101]_i_1_n_0\
    );
\vc_trans_data[102]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I2 => data13(422),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[102]_i_1_n_0\
    );
\vc_trans_data[103]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I2 => data13(423),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[103]_i_1_n_0\
    );
\vc_trans_data[104]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I2 => data13(424),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[104]_i_1_n_0\
    );
\vc_trans_data[105]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I2 => data13(425),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[105]_i_1_n_0\
    );
\vc_trans_data[106]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I2 => data13(426),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[106]_i_1_n_0\
    );
\vc_trans_data[107]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I2 => data13(427),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[107]_i_1_n_0\
    );
\vc_trans_data[108]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I2 => data13(428),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[108]_i_1_n_0\
    );
\vc_trans_data[109]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I2 => data13(429),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[109]_i_1_n_0\
    );
\vc_trans_data[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => data13(426),
      I3 => sel0(1),
      I4 => sel0(3),
      O => \vc_trans_data[10]_i_1_n_0\
    );
\vc_trans_data[110]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I2 => data13(430),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[110]_i_1_n_0\
    );
\vc_trans_data[111]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => vc_trans_data1,
      I1 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \vc_trans_data[239]_i_3_n_0\,
      O => \vc_trans_data[111]_i_1_n_0\
    );
\vc_trans_data[111]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I2 => data13(431),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[111]_i_2_n_0\
    );
\vc_trans_data[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => data13(427),
      I3 => sel0(1),
      I4 => sel0(3),
      O => \vc_trans_data[11]_i_1_n_0\
    );
\vc_trans_data[128]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(0),
      I1 => data13(416),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[128]_i_1_n_0\
    );
\vc_trans_data[129]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(0),
      I1 => data13(417),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[129]_i_1_n_0\
    );
\vc_trans_data[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => data13(428),
      I3 => sel0(1),
      I4 => sel0(3),
      O => \vc_trans_data[12]_i_1_n_0\
    );
\vc_trans_data[130]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(0),
      I1 => data13(418),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[130]_i_1_n_0\
    );
\vc_trans_data[131]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(0),
      I1 => data13(419),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[131]_i_1_n_0\
    );
\vc_trans_data[132]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(0),
      I1 => data13(420),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[132]_i_1_n_0\
    );
\vc_trans_data[133]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(0),
      I1 => data13(421),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[133]_i_1_n_0\
    );
\vc_trans_data[134]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(0),
      I1 => data13(422),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[134]_i_1_n_0\
    );
\vc_trans_data[135]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(0),
      I1 => data13(423),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[135]_i_1_n_0\
    );
\vc_trans_data[136]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(0),
      I1 => data13(424),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[136]_i_1_n_0\
    );
\vc_trans_data[137]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(0),
      I1 => data13(425),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[137]_i_1_n_0\
    );
\vc_trans_data[138]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(0),
      I1 => data13(426),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[138]_i_1_n_0\
    );
\vc_trans_data[139]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(0),
      I1 => data13(427),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[139]_i_1_n_0\
    );
\vc_trans_data[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => data13(429),
      I3 => sel0(1),
      I4 => sel0(3),
      O => \vc_trans_data[13]_i_1_n_0\
    );
\vc_trans_data[140]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(0),
      I1 => data13(428),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[140]_i_1_n_0\
    );
\vc_trans_data[141]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(0),
      I1 => data13(429),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[141]_i_1_n_0\
    );
\vc_trans_data[142]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(0),
      I1 => data13(430),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[142]_i_1_n_0\
    );
\vc_trans_data[143]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => vc_trans_data1,
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => sel0(2),
      I4 => \vc_trans_data[239]_i_3_n_0\,
      O => \vc_trans_data[143]_i_1_n_0\
    );
\vc_trans_data[143]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(0),
      I1 => data13(431),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[143]_i_2_n_0\
    );
\vc_trans_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => data13(430),
      I3 => sel0(1),
      I4 => sel0(3),
      O => \vc_trans_data[14]_i_1_n_0\
    );
\vc_trans_data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => vc_trans_data1,
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \vc_trans_data[239]_i_3_n_0\,
      O => \vc_trans_data[15]_i_1_n_0\
    );
\vc_trans_data[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => data13(431),
      I3 => sel0(1),
      I4 => sel0(3),
      O => \vc_trans_data[15]_i_2_n_0\
    );
\vc_trans_data[160]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => data13(416),
      I1 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[160]_i_1_n_0\
    );
\vc_trans_data[161]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => data13(417),
      I1 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[161]_i_1_n_0\
    );
\vc_trans_data[162]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => data13(418),
      I1 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[162]_i_1_n_0\
    );
\vc_trans_data[163]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => data13(419),
      I1 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[163]_i_1_n_0\
    );
\vc_trans_data[164]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => data13(420),
      I1 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[164]_i_1_n_0\
    );
\vc_trans_data[165]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => data13(421),
      I1 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[165]_i_1_n_0\
    );
\vc_trans_data[166]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => data13(422),
      I1 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[166]_i_1_n_0\
    );
\vc_trans_data[167]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => data13(423),
      I1 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[167]_i_1_n_0\
    );
\vc_trans_data[168]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => data13(424),
      I1 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[168]_i_1_n_0\
    );
\vc_trans_data[169]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => data13(425),
      I1 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[169]_i_1_n_0\
    );
\vc_trans_data[170]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => data13(426),
      I1 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[170]_i_1_n_0\
    );
\vc_trans_data[171]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => data13(427),
      I1 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[171]_i_1_n_0\
    );
\vc_trans_data[172]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => data13(428),
      I1 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[172]_i_1_n_0\
    );
\vc_trans_data[173]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => data13(429),
      I1 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[173]_i_1_n_0\
    );
\vc_trans_data[174]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => data13(430),
      I1 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[174]_i_1_n_0\
    );
\vc_trans_data[175]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => vc_trans_data1,
      I1 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I4 => \vc_trans_data[239]_i_3_n_0\,
      O => \vc_trans_data[175]_i_1_n_0\
    );
\vc_trans_data[175]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => data13(431),
      I1 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[175]_i_2_n_0\
    );
\vc_trans_data[192]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => data13(416),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[192]_i_1_n_0\
    );
\vc_trans_data[193]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => data13(417),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[193]_i_1_n_0\
    );
\vc_trans_data[194]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => data13(418),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[194]_i_1_n_0\
    );
\vc_trans_data[195]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => data13(419),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[195]_i_1_n_0\
    );
\vc_trans_data[196]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => data13(420),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[196]_i_1_n_0\
    );
\vc_trans_data[197]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => data13(421),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[197]_i_1_n_0\
    );
\vc_trans_data[198]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => data13(422),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[198]_i_1_n_0\
    );
\vc_trans_data[199]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => data13(423),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[199]_i_1_n_0\
    );
\vc_trans_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => data13(417),
      I3 => sel0(1),
      I4 => sel0(3),
      O => \vc_trans_data[1]_i_1_n_0\
    );
\vc_trans_data[200]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => data13(424),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[200]_i_1_n_0\
    );
\vc_trans_data[201]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => data13(425),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[201]_i_1_n_0\
    );
\vc_trans_data[202]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => data13(426),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[202]_i_1_n_0\
    );
\vc_trans_data[203]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => data13(427),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[203]_i_1_n_0\
    );
\vc_trans_data[204]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => data13(428),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[204]_i_1_n_0\
    );
\vc_trans_data[205]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => data13(429),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[205]_i_1_n_0\
    );
\vc_trans_data[206]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => data13(430),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[206]_i_1_n_0\
    );
\vc_trans_data[207]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => vc_trans_data1,
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \vc_trans_data[239]_i_3_n_0\,
      O => \vc_trans_data[207]_i_1_n_0\
    );
\vc_trans_data[207]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => data13(431),
      I3 => sel0(2),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[207]_i_2_n_0\
    );
\vc_trans_data[224]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => sel0(1),
      I1 => data13(416),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[224]_i_1_n_0\
    );
\vc_trans_data[225]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => sel0(1),
      I1 => data13(417),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[225]_i_1_n_0\
    );
\vc_trans_data[226]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => sel0(1),
      I1 => data13(418),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[226]_i_1_n_0\
    );
\vc_trans_data[227]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => sel0(1),
      I1 => data13(419),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[227]_i_1_n_0\
    );
\vc_trans_data[228]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => sel0(1),
      I1 => data13(420),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[228]_i_1_n_0\
    );
\vc_trans_data[229]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => sel0(1),
      I1 => data13(421),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[229]_i_1_n_0\
    );
\vc_trans_data[230]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => sel0(1),
      I1 => data13(422),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[230]_i_1_n_0\
    );
\vc_trans_data[231]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => sel0(1),
      I1 => data13(423),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[231]_i_1_n_0\
    );
\vc_trans_data[232]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => sel0(1),
      I1 => data13(424),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[232]_i_1_n_0\
    );
\vc_trans_data[233]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => sel0(1),
      I1 => data13(425),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[233]_i_1_n_0\
    );
\vc_trans_data[234]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => sel0(1),
      I1 => data13(426),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[234]_i_1_n_0\
    );
\vc_trans_data[235]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => sel0(1),
      I1 => data13(427),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[235]_i_1_n_0\
    );
\vc_trans_data[236]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => sel0(1),
      I1 => data13(428),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[236]_i_1_n_0\
    );
\vc_trans_data[237]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => sel0(1),
      I1 => data13(429),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[237]_i_1_n_0\
    );
\vc_trans_data[238]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => sel0(1),
      I1 => data13(430),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[238]_i_1_n_0\
    );
\vc_trans_data[239]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => vc_trans_data1,
      I1 => sel0(1),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \vc_trans_data[239]_i_3_n_0\,
      O => \vc_trans_data[239]_i_1_n_0\
    );
\vc_trans_data[239]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => sel0(1),
      I1 => data13(431),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[239]_i_2_n_0\
    );
\vc_trans_data[239]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg_n_0_[24]\,
      I1 => \m_axis_tdata_rfifo_2dly_reg_n_0_[25]\,
      I2 => \m_axis_tdata_rfifo_2dly_reg_n_0_[27]\,
      I3 => \m_axis_tdata_rfifo_2dly_reg_n_0_[26]\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[239]_i_3_n_0\
    );
\vc_trans_data[256]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => data13(416),
      I4 => sel0(1),
      O => \vc_trans_data[256]_i_1_n_0\
    );
\vc_trans_data[257]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => data13(417),
      I4 => sel0(1),
      O => \vc_trans_data[257]_i_1_n_0\
    );
\vc_trans_data[258]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => data13(418),
      I4 => sel0(1),
      O => \vc_trans_data[258]_i_1_n_0\
    );
\vc_trans_data[259]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => data13(419),
      I4 => sel0(1),
      O => \vc_trans_data[259]_i_1_n_0\
    );
\vc_trans_data[260]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => data13(420),
      I4 => sel0(1),
      O => \vc_trans_data[260]_i_1_n_0\
    );
\vc_trans_data[261]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => data13(421),
      I4 => sel0(1),
      O => \vc_trans_data[261]_i_1_n_0\
    );
\vc_trans_data[262]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => data13(422),
      I4 => sel0(1),
      O => \vc_trans_data[262]_i_1_n_0\
    );
\vc_trans_data[263]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => data13(423),
      I4 => sel0(1),
      O => \vc_trans_data[263]_i_1_n_0\
    );
\vc_trans_data[264]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => data13(424),
      I4 => sel0(1),
      O => \vc_trans_data[264]_i_1_n_0\
    );
\vc_trans_data[265]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => data13(425),
      I4 => sel0(1),
      O => \vc_trans_data[265]_i_1_n_0\
    );
\vc_trans_data[266]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => data13(426),
      I4 => sel0(1),
      O => \vc_trans_data[266]_i_1_n_0\
    );
\vc_trans_data[267]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => data13(427),
      I4 => sel0(1),
      O => \vc_trans_data[267]_i_1_n_0\
    );
\vc_trans_data[268]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => data13(428),
      I4 => sel0(1),
      O => \vc_trans_data[268]_i_1_n_0\
    );
\vc_trans_data[269]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => data13(429),
      I4 => sel0(1),
      O => \vc_trans_data[269]_i_1_n_0\
    );
\vc_trans_data[270]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => data13(430),
      I4 => sel0(1),
      O => \vc_trans_data[270]_i_1_n_0\
    );
\vc_trans_data[271]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => vc_trans_data1,
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => sel0(3),
      I4 => \vc_trans_data[367]_i_3_n_0\,
      O => \vc_trans_data[271]_i_1_n_0\
    );
\vc_trans_data[271]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => data13(431),
      I4 => sel0(1),
      O => \vc_trans_data[271]_i_2_n_0\
    );
\vc_trans_data[288]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => data13(416),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      O => \vc_trans_data[288]_i_1_n_0\
    );
\vc_trans_data[289]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => data13(417),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      O => \vc_trans_data[289]_i_1_n_0\
    );
\vc_trans_data[290]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => data13(418),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      O => \vc_trans_data[290]_i_1_n_0\
    );
\vc_trans_data[291]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => data13(419),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      O => \vc_trans_data[291]_i_1_n_0\
    );
\vc_trans_data[292]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => data13(420),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      O => \vc_trans_data[292]_i_1_n_0\
    );
\vc_trans_data[293]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => data13(421),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      O => \vc_trans_data[293]_i_1_n_0\
    );
\vc_trans_data[294]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => data13(422),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      O => \vc_trans_data[294]_i_1_n_0\
    );
\vc_trans_data[295]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => data13(423),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      O => \vc_trans_data[295]_i_1_n_0\
    );
\vc_trans_data[296]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => data13(424),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      O => \vc_trans_data[296]_i_1_n_0\
    );
\vc_trans_data[297]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => data13(425),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      O => \vc_trans_data[297]_i_1_n_0\
    );
\vc_trans_data[298]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => data13(426),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      O => \vc_trans_data[298]_i_1_n_0\
    );
\vc_trans_data[299]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => data13(427),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      O => \vc_trans_data[299]_i_1_n_0\
    );
\vc_trans_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => data13(418),
      I3 => sel0(1),
      I4 => sel0(3),
      O => \vc_trans_data[2]_i_1_n_0\
    );
\vc_trans_data[300]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => data13(428),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      O => \vc_trans_data[300]_i_1_n_0\
    );
\vc_trans_data[301]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => data13(429),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      O => \vc_trans_data[301]_i_1_n_0\
    );
\vc_trans_data[302]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => data13(430),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      O => \vc_trans_data[302]_i_1_n_0\
    );
\vc_trans_data[303]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => vc_trans_data1,
      I1 => sel0(3),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I4 => \vc_trans_data[367]_i_3_n_0\,
      O => \vc_trans_data[303]_i_1_n_0\
    );
\vc_trans_data[303]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => data13(431),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      O => \vc_trans_data[303]_i_2_n_0\
    );
\vc_trans_data[320]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => data13(416),
      O => \vc_trans_data[320]_i_1_n_0\
    );
\vc_trans_data[321]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => data13(417),
      O => \vc_trans_data[321]_i_1_n_0\
    );
\vc_trans_data[322]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => data13(418),
      O => \vc_trans_data[322]_i_1_n_0\
    );
\vc_trans_data[323]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => data13(419),
      O => \vc_trans_data[323]_i_1_n_0\
    );
\vc_trans_data[324]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => data13(420),
      O => \vc_trans_data[324]_i_1_n_0\
    );
\vc_trans_data[325]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => data13(421),
      O => \vc_trans_data[325]_i_1_n_0\
    );
\vc_trans_data[326]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => data13(422),
      O => \vc_trans_data[326]_i_1_n_0\
    );
\vc_trans_data[327]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => data13(423),
      O => \vc_trans_data[327]_i_1_n_0\
    );
\vc_trans_data[328]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => data13(424),
      O => \vc_trans_data[328]_i_1_n_0\
    );
\vc_trans_data[329]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => data13(425),
      O => \vc_trans_data[329]_i_1_n_0\
    );
\vc_trans_data[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => data13(416),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[32]_i_1_n_0\
    );
\vc_trans_data[330]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => data13(426),
      O => \vc_trans_data[330]_i_1_n_0\
    );
\vc_trans_data[331]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => data13(427),
      O => \vc_trans_data[331]_i_1_n_0\
    );
\vc_trans_data[332]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => data13(428),
      O => \vc_trans_data[332]_i_1_n_0\
    );
\vc_trans_data[333]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => data13(429),
      O => \vc_trans_data[333]_i_1_n_0\
    );
\vc_trans_data[334]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => data13(430),
      O => \vc_trans_data[334]_i_1_n_0\
    );
\vc_trans_data[335]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => vc_trans_data1,
      I1 => sel0(3),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \vc_trans_data[367]_i_3_n_0\,
      O => \vc_trans_data[335]_i_1_n_0\
    );
\vc_trans_data[335]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => data13(431),
      O => \vc_trans_data[335]_i_2_n_0\
    );
\vc_trans_data[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => data13(417),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[33]_i_1_n_0\
    );
\vc_trans_data[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => data13(418),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[34]_i_1_n_0\
    );
\vc_trans_data[352]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => data13(416),
      I4 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      O => \vc_trans_data[352]_i_1_n_0\
    );
\vc_trans_data[353]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => data13(417),
      I4 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      O => \vc_trans_data[353]_i_1_n_0\
    );
\vc_trans_data[354]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => data13(418),
      I4 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      O => \vc_trans_data[354]_i_1_n_0\
    );
\vc_trans_data[355]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => data13(419),
      I4 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      O => \vc_trans_data[355]_i_1_n_0\
    );
\vc_trans_data[356]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => data13(420),
      I4 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      O => \vc_trans_data[356]_i_1_n_0\
    );
\vc_trans_data[357]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => data13(421),
      I4 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      O => \vc_trans_data[357]_i_1_n_0\
    );
\vc_trans_data[358]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => data13(422),
      I4 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      O => \vc_trans_data[358]_i_1_n_0\
    );
\vc_trans_data[359]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => data13(423),
      I4 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      O => \vc_trans_data[359]_i_1_n_0\
    );
\vc_trans_data[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => data13(419),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[35]_i_1_n_0\
    );
\vc_trans_data[360]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => data13(424),
      I4 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      O => \vc_trans_data[360]_i_1_n_0\
    );
\vc_trans_data[361]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => data13(425),
      I4 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      O => \vc_trans_data[361]_i_1_n_0\
    );
\vc_trans_data[362]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => data13(426),
      I4 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      O => \vc_trans_data[362]_i_1_n_0\
    );
\vc_trans_data[363]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => data13(427),
      I4 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      O => \vc_trans_data[363]_i_1_n_0\
    );
\vc_trans_data[364]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => data13(428),
      I4 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      O => \vc_trans_data[364]_i_1_n_0\
    );
\vc_trans_data[365]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => data13(429),
      I4 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      O => \vc_trans_data[365]_i_1_n_0\
    );
\vc_trans_data[366]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => data13(430),
      I4 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      O => \vc_trans_data[366]_i_1_n_0\
    );
\vc_trans_data[367]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => vc_trans_data1,
      I1 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => sel0(3),
      I4 => \vc_trans_data[367]_i_3_n_0\,
      O => \vc_trans_data[367]_i_1_n_0\
    );
\vc_trans_data[367]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => data13(431),
      I4 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      O => \vc_trans_data[367]_i_2_n_0\
    );
\vc_trans_data[367]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sel0(2),
      I1 => \m_axis_tdata_rfifo_2dly_reg_n_0_[24]\,
      I2 => \m_axis_tdata_rfifo_2dly_reg_n_0_[25]\,
      I3 => \m_axis_tdata_rfifo_2dly_reg_n_0_[27]\,
      I4 => \m_axis_tdata_rfifo_2dly_reg_n_0_[26]\,
      O => \vc_trans_data[367]_i_3_n_0\
    );
\vc_trans_data[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => data13(420),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[36]_i_1_n_0\
    );
\vc_trans_data[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => data13(421),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[37]_i_1_n_0\
    );
\vc_trans_data[384]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => sel0(3),
      I1 => data13(416),
      I2 => sel0(0),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[384]_i_1_n_0\
    );
\vc_trans_data[385]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => sel0(3),
      I1 => data13(417),
      I2 => sel0(0),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[385]_i_1_n_0\
    );
\vc_trans_data[386]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => sel0(3),
      I1 => data13(418),
      I2 => sel0(0),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[386]_i_1_n_0\
    );
\vc_trans_data[387]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => sel0(3),
      I1 => data13(419),
      I2 => sel0(0),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[387]_i_1_n_0\
    );
\vc_trans_data[388]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => sel0(3),
      I1 => data13(420),
      I2 => sel0(0),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[388]_i_1_n_0\
    );
\vc_trans_data[389]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => sel0(3),
      I1 => data13(421),
      I2 => sel0(0),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[389]_i_1_n_0\
    );
\vc_trans_data[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => data13(422),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[38]_i_1_n_0\
    );
\vc_trans_data[390]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => sel0(3),
      I1 => data13(422),
      I2 => sel0(0),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[390]_i_1_n_0\
    );
\vc_trans_data[391]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => sel0(3),
      I1 => data13(423),
      I2 => sel0(0),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[391]_i_1_n_0\
    );
\vc_trans_data[392]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => sel0(3),
      I1 => data13(424),
      I2 => sel0(0),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[392]_i_1_n_0\
    );
\vc_trans_data[393]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => sel0(3),
      I1 => data13(425),
      I2 => sel0(0),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[393]_i_1_n_0\
    );
\vc_trans_data[394]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => sel0(3),
      I1 => data13(426),
      I2 => sel0(0),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[394]_i_1_n_0\
    );
\vc_trans_data[395]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => sel0(3),
      I1 => data13(427),
      I2 => sel0(0),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[395]_i_1_n_0\
    );
\vc_trans_data[396]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => sel0(3),
      I1 => data13(428),
      I2 => sel0(0),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[396]_i_1_n_0\
    );
\vc_trans_data[397]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => sel0(3),
      I1 => data13(429),
      I2 => sel0(0),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[397]_i_1_n_0\
    );
\vc_trans_data[398]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => sel0(3),
      I1 => data13(430),
      I2 => sel0(0),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[398]_i_1_n_0\
    );
\vc_trans_data[399]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => vc_trans_data1,
      I1 => sel0(3),
      I2 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => \vc_trans_data[431]_i_4_n_0\,
      O => \vc_trans_data[399]_i_1_n_0\
    );
\vc_trans_data[399]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => sel0(3),
      I1 => data13(431),
      I2 => sel0(0),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[399]_i_2_n_0\
    );
\vc_trans_data[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => data13(423),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[39]_i_1_n_0\
    );
\vc_trans_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => data13(419),
      I3 => sel0(1),
      I4 => sel0(3),
      O => \vc_trans_data[3]_i_1_n_0\
    );
\vc_trans_data[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => data13(424),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[40]_i_1_n_0\
    );
\vc_trans_data[416]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(0),
      I2 => data13(416),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[416]_i_1_n_0\
    );
\vc_trans_data[417]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(0),
      I2 => data13(417),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[417]_i_1_n_0\
    );
\vc_trans_data[418]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(0),
      I2 => data13(418),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[418]_i_1_n_0\
    );
\vc_trans_data[419]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(0),
      I2 => data13(419),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[419]_i_1_n_0\
    );
\vc_trans_data[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => data13(425),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[41]_i_1_n_0\
    );
\vc_trans_data[420]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(0),
      I2 => data13(420),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[420]_i_1_n_0\
    );
\vc_trans_data[421]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(0),
      I2 => data13(421),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[421]_i_1_n_0\
    );
\vc_trans_data[422]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(0),
      I2 => data13(422),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[422]_i_1_n_0\
    );
\vc_trans_data[423]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(0),
      I2 => data13(423),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[423]_i_1_n_0\
    );
\vc_trans_data[424]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(0),
      I2 => data13(424),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[424]_i_1_n_0\
    );
\vc_trans_data[425]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(0),
      I2 => data13(425),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[425]_i_1_n_0\
    );
\vc_trans_data[426]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(0),
      I2 => data13(426),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[426]_i_1_n_0\
    );
\vc_trans_data[427]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(0),
      I2 => data13(427),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[427]_i_1_n_0\
    );
\vc_trans_data[428]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(0),
      I2 => data13(428),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[428]_i_1_n_0\
    );
\vc_trans_data[429]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(0),
      I2 => data13(429),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[429]_i_1_n_0\
    );
\vc_trans_data[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => data13(426),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[42]_i_1_n_0\
    );
\vc_trans_data[430]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(0),
      I2 => data13(430),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[430]_i_1_n_0\
    );
\vc_trans_data[431]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => vc_trans_data1,
      I1 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I2 => sel0(0),
      I3 => sel0(3),
      I4 => sel0(1),
      I5 => \vc_trans_data[431]_i_4_n_0\,
      O => \vc_trans_data[431]_i_1_n_0\
    );
\vc_trans_data[431]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(0),
      I2 => data13(431),
      I3 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      O => \vc_trans_data[431]_i_2_n_0\
    );
\vc_trans_data[431]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg_n_0_[29]\,
      I1 => \m_axis_tdata_rfifo_2dly_reg_n_0_[28]\,
      I2 => sfp_init_rcnt,
      I3 => m_axis_tvalid_rfifo_2dly,
      I4 => \m_axis_tdata_rfifo_2dly_reg_n_0_[31]\,
      I5 => \m_axis_tdata_rfifo_2dly_reg_n_0_[30]\,
      O => vc_trans_data1
    );
\vc_trans_data[431]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg_n_0_[26]\,
      I1 => \m_axis_tdata_rfifo_2dly_reg_n_0_[27]\,
      I2 => \m_axis_tdata_rfifo_2dly_reg_n_0_[25]\,
      I3 => \m_axis_tdata_rfifo_2dly_reg_n_0_[24]\,
      O => \vc_trans_data[431]_i_4_n_0\
    );
\vc_trans_data[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => data13(427),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[43]_i_1_n_0\
    );
\vc_trans_data[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => data13(428),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[44]_i_1_n_0\
    );
\vc_trans_data[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => data13(429),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[45]_i_1_n_0\
    );
\vc_trans_data[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => data13(430),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[46]_i_1_n_0\
    );
\vc_trans_data[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => vc_trans_data1,
      I1 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I2 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \vc_trans_data[239]_i_3_n_0\,
      O => \vc_trans_data[47]_i_1_n_0\
    );
\vc_trans_data[47]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => data13(431),
      I2 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I3 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[47]_i_2_n_0\
    );
\vc_trans_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => data13(420),
      I3 => sel0(1),
      I4 => sel0(3),
      O => \vc_trans_data[4]_i_1_n_0\
    );
\vc_trans_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => data13(421),
      I3 => sel0(1),
      I4 => sel0(3),
      O => \vc_trans_data[5]_i_1_n_0\
    );
\vc_trans_data[64]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => data13(416),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[64]_i_1_n_0\
    );
\vc_trans_data[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => data13(417),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[65]_i_1_n_0\
    );
\vc_trans_data[66]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => data13(418),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[66]_i_1_n_0\
    );
\vc_trans_data[67]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => data13(419),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[67]_i_1_n_0\
    );
\vc_trans_data[68]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => data13(420),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[68]_i_1_n_0\
    );
\vc_trans_data[69]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => data13(421),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[69]_i_1_n_0\
    );
\vc_trans_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => data13(422),
      I3 => sel0(1),
      I4 => sel0(3),
      O => \vc_trans_data[6]_i_1_n_0\
    );
\vc_trans_data[70]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => data13(422),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[70]_i_1_n_0\
    );
\vc_trans_data[71]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => data13(423),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[71]_i_1_n_0\
    );
\vc_trans_data[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => data13(424),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[72]_i_1_n_0\
    );
\vc_trans_data[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => data13(425),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[73]_i_1_n_0\
    );
\vc_trans_data[74]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => data13(426),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[74]_i_1_n_0\
    );
\vc_trans_data[75]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => data13(427),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[75]_i_1_n_0\
    );
\vc_trans_data[76]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => data13(428),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[76]_i_1_n_0\
    );
\vc_trans_data[77]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => data13(429),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[77]_i_1_n_0\
    );
\vc_trans_data[78]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => data13(430),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[78]_i_1_n_0\
    );
\vc_trans_data[79]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => vc_trans_data1,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => \vc_trans_data[239]_i_3_n_0\,
      O => \vc_trans_data[79]_i_1_n_0\
    );
\vc_trans_data[79]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => data13(431),
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[79]_i_2_n_0\
    );
\vc_trans_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => data13(423),
      I3 => sel0(1),
      I4 => sel0(3),
      O => \vc_trans_data[7]_i_1_n_0\
    );
\vc_trans_data[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => data13(424),
      I3 => sel0(1),
      I4 => sel0(3),
      O => \vc_trans_data[8]_i_1_n_0\
    );
\vc_trans_data[96]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I2 => data13(416),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[96]_i_1_n_0\
    );
\vc_trans_data[97]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I2 => data13(417),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[97]_i_1_n_0\
    );
\vc_trans_data[98]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I2 => data13(418),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[98]_i_1_n_0\
    );
\vc_trans_data[99]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \m_axis_tdata_rfifo_2dly_reg[22]_rep_n_0\,
      I1 => \m_axis_tdata_rfifo_2dly_reg[21]_rep_n_0\,
      I2 => data13(419),
      I3 => \m_axis_tdata_rfifo_2dly_reg[20]_rep_n_0\,
      I4 => \m_axis_tdata_rfifo_2dly_reg[23]_rep_n_0\,
      O => \vc_trans_data[99]_i_1_n_0\
    );
\vc_trans_data[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => data13(425),
      I3 => sel0(1),
      I4 => sel0(3),
      O => \vc_trans_data[9]_i_1_n_0\
    );
\vc_trans_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[0]_i_1_n_0\,
      Q => \^vc_trans_data\(0),
      R => reset
    );
\vc_trans_data_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[100]_i_1_n_0\,
      Q => \^vc_trans_data\(100),
      R => reset
    );
\vc_trans_data_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[101]_i_1_n_0\,
      Q => \^vc_trans_data\(101),
      R => reset
    );
\vc_trans_data_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[102]_i_1_n_0\,
      Q => \^vc_trans_data\(102),
      R => reset
    );
\vc_trans_data_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[103]_i_1_n_0\,
      Q => \^vc_trans_data\(103),
      R => reset
    );
\vc_trans_data_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[104]_i_1_n_0\,
      Q => \^vc_trans_data\(104),
      R => reset
    );
\vc_trans_data_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[105]_i_1_n_0\,
      Q => \^vc_trans_data\(105),
      R => reset
    );
\vc_trans_data_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[106]_i_1_n_0\,
      Q => \^vc_trans_data\(106),
      R => reset
    );
\vc_trans_data_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[107]_i_1_n_0\,
      Q => \^vc_trans_data\(107),
      R => reset
    );
\vc_trans_data_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[108]_i_1_n_0\,
      Q => \^vc_trans_data\(108),
      R => reset
    );
\vc_trans_data_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[109]_i_1_n_0\,
      Q => \^vc_trans_data\(109),
      R => reset
    );
\vc_trans_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[10]_i_1_n_0\,
      Q => \^vc_trans_data\(10),
      R => reset
    );
\vc_trans_data_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[110]_i_1_n_0\,
      Q => \^vc_trans_data\(110),
      R => reset
    );
\vc_trans_data_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[111]_i_2_n_0\,
      Q => \^vc_trans_data\(111),
      R => reset
    );
\vc_trans_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[11]_i_1_n_0\,
      Q => \^vc_trans_data\(11),
      R => reset
    );
\vc_trans_data_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[128]_i_1_n_0\,
      Q => \^vc_trans_data\(128),
      R => reset
    );
\vc_trans_data_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[129]_i_1_n_0\,
      Q => \^vc_trans_data\(129),
      R => reset
    );
\vc_trans_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[12]_i_1_n_0\,
      Q => \^vc_trans_data\(12),
      R => reset
    );
\vc_trans_data_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[130]_i_1_n_0\,
      Q => \^vc_trans_data\(130),
      R => reset
    );
\vc_trans_data_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[131]_i_1_n_0\,
      Q => \^vc_trans_data\(131),
      R => reset
    );
\vc_trans_data_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[132]_i_1_n_0\,
      Q => \^vc_trans_data\(132),
      R => reset
    );
\vc_trans_data_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[133]_i_1_n_0\,
      Q => \^vc_trans_data\(133),
      R => reset
    );
\vc_trans_data_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[134]_i_1_n_0\,
      Q => \^vc_trans_data\(134),
      R => reset
    );
\vc_trans_data_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[135]_i_1_n_0\,
      Q => \^vc_trans_data\(135),
      R => reset
    );
\vc_trans_data_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[136]_i_1_n_0\,
      Q => \^vc_trans_data\(136),
      R => reset
    );
\vc_trans_data_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[137]_i_1_n_0\,
      Q => \^vc_trans_data\(137),
      R => reset
    );
\vc_trans_data_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[138]_i_1_n_0\,
      Q => \^vc_trans_data\(138),
      R => reset
    );
\vc_trans_data_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[139]_i_1_n_0\,
      Q => \^vc_trans_data\(139),
      R => reset
    );
\vc_trans_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[13]_i_1_n_0\,
      Q => \^vc_trans_data\(13),
      R => reset
    );
\vc_trans_data_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[140]_i_1_n_0\,
      Q => \^vc_trans_data\(140),
      R => reset
    );
\vc_trans_data_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[141]_i_1_n_0\,
      Q => \^vc_trans_data\(141),
      R => reset
    );
\vc_trans_data_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[142]_i_1_n_0\,
      Q => \^vc_trans_data\(142),
      R => reset
    );
\vc_trans_data_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[143]_i_1_n_0\,
      D => \vc_trans_data[143]_i_2_n_0\,
      Q => \^vc_trans_data\(143),
      R => reset
    );
\vc_trans_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[14]_i_1_n_0\,
      Q => \^vc_trans_data\(14),
      R => reset
    );
\vc_trans_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[15]_i_2_n_0\,
      Q => \^vc_trans_data\(15),
      R => reset
    );
\vc_trans_data_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[160]_i_1_n_0\,
      Q => \^vc_trans_data\(160),
      R => reset
    );
\vc_trans_data_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[161]_i_1_n_0\,
      Q => \^vc_trans_data\(161),
      R => reset
    );
\vc_trans_data_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[162]_i_1_n_0\,
      Q => \^vc_trans_data\(162),
      R => reset
    );
\vc_trans_data_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[163]_i_1_n_0\,
      Q => \^vc_trans_data\(163),
      R => reset
    );
\vc_trans_data_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[164]_i_1_n_0\,
      Q => \^vc_trans_data\(164),
      R => reset
    );
\vc_trans_data_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[165]_i_1_n_0\,
      Q => \^vc_trans_data\(165),
      R => reset
    );
\vc_trans_data_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[166]_i_1_n_0\,
      Q => \^vc_trans_data\(166),
      R => reset
    );
\vc_trans_data_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[167]_i_1_n_0\,
      Q => \^vc_trans_data\(167),
      R => reset
    );
\vc_trans_data_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[168]_i_1_n_0\,
      Q => \^vc_trans_data\(168),
      R => reset
    );
\vc_trans_data_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[169]_i_1_n_0\,
      Q => \^vc_trans_data\(169),
      R => reset
    );
\vc_trans_data_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[170]_i_1_n_0\,
      Q => \^vc_trans_data\(170),
      R => reset
    );
\vc_trans_data_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[171]_i_1_n_0\,
      Q => \^vc_trans_data\(171),
      R => reset
    );
\vc_trans_data_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[172]_i_1_n_0\,
      Q => \^vc_trans_data\(172),
      R => reset
    );
\vc_trans_data_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[173]_i_1_n_0\,
      Q => \^vc_trans_data\(173),
      R => reset
    );
\vc_trans_data_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[174]_i_1_n_0\,
      Q => \^vc_trans_data\(174),
      R => reset
    );
\vc_trans_data_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[175]_i_1_n_0\,
      D => \vc_trans_data[175]_i_2_n_0\,
      Q => \^vc_trans_data\(175),
      R => reset
    );
\vc_trans_data_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[192]_i_1_n_0\,
      Q => \^vc_trans_data\(192),
      R => reset
    );
\vc_trans_data_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[193]_i_1_n_0\,
      Q => \^vc_trans_data\(193),
      R => reset
    );
\vc_trans_data_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[194]_i_1_n_0\,
      Q => \^vc_trans_data\(194),
      R => reset
    );
\vc_trans_data_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[195]_i_1_n_0\,
      Q => \^vc_trans_data\(195),
      R => reset
    );
\vc_trans_data_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[196]_i_1_n_0\,
      Q => \^vc_trans_data\(196),
      R => reset
    );
\vc_trans_data_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[197]_i_1_n_0\,
      Q => \^vc_trans_data\(197),
      R => reset
    );
\vc_trans_data_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[198]_i_1_n_0\,
      Q => \^vc_trans_data\(198),
      R => reset
    );
\vc_trans_data_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[199]_i_1_n_0\,
      Q => \^vc_trans_data\(199),
      R => reset
    );
\vc_trans_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[1]_i_1_n_0\,
      Q => \^vc_trans_data\(1),
      R => reset
    );
\vc_trans_data_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[200]_i_1_n_0\,
      Q => \^vc_trans_data\(200),
      R => reset
    );
\vc_trans_data_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[201]_i_1_n_0\,
      Q => \^vc_trans_data\(201),
      R => reset
    );
\vc_trans_data_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[202]_i_1_n_0\,
      Q => \^vc_trans_data\(202),
      R => reset
    );
\vc_trans_data_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[203]_i_1_n_0\,
      Q => \^vc_trans_data\(203),
      R => reset
    );
\vc_trans_data_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[204]_i_1_n_0\,
      Q => \^vc_trans_data\(204),
      R => reset
    );
\vc_trans_data_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[205]_i_1_n_0\,
      Q => \^vc_trans_data\(205),
      R => reset
    );
\vc_trans_data_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[206]_i_1_n_0\,
      Q => \^vc_trans_data\(206),
      R => reset
    );
\vc_trans_data_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[207]_i_1_n_0\,
      D => \vc_trans_data[207]_i_2_n_0\,
      Q => \^vc_trans_data\(207),
      R => reset
    );
\vc_trans_data_reg[224]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[224]_i_1_n_0\,
      Q => \^vc_trans_data\(224),
      R => reset
    );
\vc_trans_data_reg[225]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[225]_i_1_n_0\,
      Q => \^vc_trans_data\(225),
      R => reset
    );
\vc_trans_data_reg[226]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[226]_i_1_n_0\,
      Q => \^vc_trans_data\(226),
      R => reset
    );
\vc_trans_data_reg[227]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[227]_i_1_n_0\,
      Q => \^vc_trans_data\(227),
      R => reset
    );
\vc_trans_data_reg[228]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[228]_i_1_n_0\,
      Q => \^vc_trans_data\(228),
      R => reset
    );
\vc_trans_data_reg[229]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[229]_i_1_n_0\,
      Q => \^vc_trans_data\(229),
      R => reset
    );
\vc_trans_data_reg[230]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[230]_i_1_n_0\,
      Q => \^vc_trans_data\(230),
      R => reset
    );
\vc_trans_data_reg[231]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[231]_i_1_n_0\,
      Q => \^vc_trans_data\(231),
      R => reset
    );
\vc_trans_data_reg[232]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[232]_i_1_n_0\,
      Q => \^vc_trans_data\(232),
      R => reset
    );
\vc_trans_data_reg[233]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[233]_i_1_n_0\,
      Q => \^vc_trans_data\(233),
      R => reset
    );
\vc_trans_data_reg[234]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[234]_i_1_n_0\,
      Q => \^vc_trans_data\(234),
      R => reset
    );
\vc_trans_data_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[235]_i_1_n_0\,
      Q => \^vc_trans_data\(235),
      R => reset
    );
\vc_trans_data_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[236]_i_1_n_0\,
      Q => \^vc_trans_data\(236),
      R => reset
    );
\vc_trans_data_reg[237]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[237]_i_1_n_0\,
      Q => \^vc_trans_data\(237),
      R => reset
    );
\vc_trans_data_reg[238]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[238]_i_1_n_0\,
      Q => \^vc_trans_data\(238),
      R => reset
    );
\vc_trans_data_reg[239]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[239]_i_1_n_0\,
      D => \vc_trans_data[239]_i_2_n_0\,
      Q => \^vc_trans_data\(239),
      R => reset
    );
\vc_trans_data_reg[256]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[256]_i_1_n_0\,
      Q => \^vc_trans_data\(256),
      R => reset
    );
\vc_trans_data_reg[257]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[257]_i_1_n_0\,
      Q => \^vc_trans_data\(257),
      R => reset
    );
\vc_trans_data_reg[258]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[258]_i_1_n_0\,
      Q => \^vc_trans_data\(258),
      R => reset
    );
\vc_trans_data_reg[259]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[259]_i_1_n_0\,
      Q => \^vc_trans_data\(259),
      R => reset
    );
\vc_trans_data_reg[260]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[260]_i_1_n_0\,
      Q => \^vc_trans_data\(260),
      R => reset
    );
\vc_trans_data_reg[261]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[261]_i_1_n_0\,
      Q => \^vc_trans_data\(261),
      R => reset
    );
\vc_trans_data_reg[262]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[262]_i_1_n_0\,
      Q => \^vc_trans_data\(262),
      R => reset
    );
\vc_trans_data_reg[263]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[263]_i_1_n_0\,
      Q => \^vc_trans_data\(263),
      R => reset
    );
\vc_trans_data_reg[264]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[264]_i_1_n_0\,
      Q => \^vc_trans_data\(264),
      R => reset
    );
\vc_trans_data_reg[265]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[265]_i_1_n_0\,
      Q => \^vc_trans_data\(265),
      R => reset
    );
\vc_trans_data_reg[266]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[266]_i_1_n_0\,
      Q => \^vc_trans_data\(266),
      R => reset
    );
\vc_trans_data_reg[267]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[267]_i_1_n_0\,
      Q => \^vc_trans_data\(267),
      R => reset
    );
\vc_trans_data_reg[268]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[268]_i_1_n_0\,
      Q => \^vc_trans_data\(268),
      R => reset
    );
\vc_trans_data_reg[269]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[269]_i_1_n_0\,
      Q => \^vc_trans_data\(269),
      R => reset
    );
\vc_trans_data_reg[270]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[270]_i_1_n_0\,
      Q => \^vc_trans_data\(270),
      R => reset
    );
\vc_trans_data_reg[271]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[271]_i_1_n_0\,
      D => \vc_trans_data[271]_i_2_n_0\,
      Q => \^vc_trans_data\(271),
      R => reset
    );
\vc_trans_data_reg[288]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[288]_i_1_n_0\,
      Q => \^vc_trans_data\(288),
      R => reset
    );
\vc_trans_data_reg[289]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[289]_i_1_n_0\,
      Q => \^vc_trans_data\(289),
      R => reset
    );
\vc_trans_data_reg[290]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[290]_i_1_n_0\,
      Q => \^vc_trans_data\(290),
      R => reset
    );
\vc_trans_data_reg[291]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[291]_i_1_n_0\,
      Q => \^vc_trans_data\(291),
      R => reset
    );
\vc_trans_data_reg[292]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[292]_i_1_n_0\,
      Q => \^vc_trans_data\(292),
      R => reset
    );
\vc_trans_data_reg[293]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[293]_i_1_n_0\,
      Q => \^vc_trans_data\(293),
      R => reset
    );
\vc_trans_data_reg[294]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[294]_i_1_n_0\,
      Q => \^vc_trans_data\(294),
      R => reset
    );
\vc_trans_data_reg[295]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[295]_i_1_n_0\,
      Q => \^vc_trans_data\(295),
      R => reset
    );
\vc_trans_data_reg[296]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[296]_i_1_n_0\,
      Q => \^vc_trans_data\(296),
      R => reset
    );
\vc_trans_data_reg[297]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[297]_i_1_n_0\,
      Q => \^vc_trans_data\(297),
      R => reset
    );
\vc_trans_data_reg[298]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[298]_i_1_n_0\,
      Q => \^vc_trans_data\(298),
      R => reset
    );
\vc_trans_data_reg[299]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[299]_i_1_n_0\,
      Q => \^vc_trans_data\(299),
      R => reset
    );
\vc_trans_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[2]_i_1_n_0\,
      Q => \^vc_trans_data\(2),
      R => reset
    );
\vc_trans_data_reg[300]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[300]_i_1_n_0\,
      Q => \^vc_trans_data\(300),
      R => reset
    );
\vc_trans_data_reg[301]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[301]_i_1_n_0\,
      Q => \^vc_trans_data\(301),
      R => reset
    );
\vc_trans_data_reg[302]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[302]_i_1_n_0\,
      Q => \^vc_trans_data\(302),
      R => reset
    );
\vc_trans_data_reg[303]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[303]_i_1_n_0\,
      D => \vc_trans_data[303]_i_2_n_0\,
      Q => \^vc_trans_data\(303),
      R => reset
    );
\vc_trans_data_reg[320]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[320]_i_1_n_0\,
      Q => \^vc_trans_data\(320),
      R => reset
    );
\vc_trans_data_reg[321]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[321]_i_1_n_0\,
      Q => \^vc_trans_data\(321),
      R => reset
    );
\vc_trans_data_reg[322]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[322]_i_1_n_0\,
      Q => \^vc_trans_data\(322),
      R => reset
    );
\vc_trans_data_reg[323]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[323]_i_1_n_0\,
      Q => \^vc_trans_data\(323),
      R => reset
    );
\vc_trans_data_reg[324]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[324]_i_1_n_0\,
      Q => \^vc_trans_data\(324),
      R => reset
    );
\vc_trans_data_reg[325]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[325]_i_1_n_0\,
      Q => \^vc_trans_data\(325),
      R => reset
    );
\vc_trans_data_reg[326]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[326]_i_1_n_0\,
      Q => \^vc_trans_data\(326),
      R => reset
    );
\vc_trans_data_reg[327]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[327]_i_1_n_0\,
      Q => \^vc_trans_data\(327),
      R => reset
    );
\vc_trans_data_reg[328]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[328]_i_1_n_0\,
      Q => \^vc_trans_data\(328),
      R => reset
    );
\vc_trans_data_reg[329]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[329]_i_1_n_0\,
      Q => \^vc_trans_data\(329),
      R => reset
    );
\vc_trans_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[32]_i_1_n_0\,
      Q => \^vc_trans_data\(32),
      R => reset
    );
\vc_trans_data_reg[330]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[330]_i_1_n_0\,
      Q => \^vc_trans_data\(330),
      R => reset
    );
\vc_trans_data_reg[331]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[331]_i_1_n_0\,
      Q => \^vc_trans_data\(331),
      R => reset
    );
\vc_trans_data_reg[332]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[332]_i_1_n_0\,
      Q => \^vc_trans_data\(332),
      R => reset
    );
\vc_trans_data_reg[333]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[333]_i_1_n_0\,
      Q => \^vc_trans_data\(333),
      R => reset
    );
\vc_trans_data_reg[334]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[334]_i_1_n_0\,
      Q => \^vc_trans_data\(334),
      R => reset
    );
\vc_trans_data_reg[335]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[335]_i_1_n_0\,
      D => \vc_trans_data[335]_i_2_n_0\,
      Q => \^vc_trans_data\(335),
      R => reset
    );
\vc_trans_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[33]_i_1_n_0\,
      Q => \^vc_trans_data\(33),
      R => reset
    );
\vc_trans_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[34]_i_1_n_0\,
      Q => \^vc_trans_data\(34),
      R => reset
    );
\vc_trans_data_reg[352]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[352]_i_1_n_0\,
      Q => \^vc_trans_data\(352),
      R => reset
    );
\vc_trans_data_reg[353]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[353]_i_1_n_0\,
      Q => \^vc_trans_data\(353),
      R => reset
    );
\vc_trans_data_reg[354]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[354]_i_1_n_0\,
      Q => \^vc_trans_data\(354),
      R => reset
    );
\vc_trans_data_reg[355]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[355]_i_1_n_0\,
      Q => \^vc_trans_data\(355),
      R => reset
    );
\vc_trans_data_reg[356]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[356]_i_1_n_0\,
      Q => \^vc_trans_data\(356),
      R => reset
    );
\vc_trans_data_reg[357]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[357]_i_1_n_0\,
      Q => \^vc_trans_data\(357),
      R => reset
    );
\vc_trans_data_reg[358]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[358]_i_1_n_0\,
      Q => \^vc_trans_data\(358),
      R => reset
    );
\vc_trans_data_reg[359]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[359]_i_1_n_0\,
      Q => \^vc_trans_data\(359),
      R => reset
    );
\vc_trans_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[35]_i_1_n_0\,
      Q => \^vc_trans_data\(35),
      R => reset
    );
\vc_trans_data_reg[360]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[360]_i_1_n_0\,
      Q => \^vc_trans_data\(360),
      R => reset
    );
\vc_trans_data_reg[361]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[361]_i_1_n_0\,
      Q => \^vc_trans_data\(361),
      R => reset
    );
\vc_trans_data_reg[362]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[362]_i_1_n_0\,
      Q => \^vc_trans_data\(362),
      R => reset
    );
\vc_trans_data_reg[363]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[363]_i_1_n_0\,
      Q => \^vc_trans_data\(363),
      R => reset
    );
\vc_trans_data_reg[364]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[364]_i_1_n_0\,
      Q => \^vc_trans_data\(364),
      R => reset
    );
\vc_trans_data_reg[365]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[365]_i_1_n_0\,
      Q => \^vc_trans_data\(365),
      R => reset
    );
\vc_trans_data_reg[366]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[366]_i_1_n_0\,
      Q => \^vc_trans_data\(366),
      R => reset
    );
\vc_trans_data_reg[367]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[367]_i_1_n_0\,
      D => \vc_trans_data[367]_i_2_n_0\,
      Q => \^vc_trans_data\(367),
      R => reset
    );
\vc_trans_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[36]_i_1_n_0\,
      Q => \^vc_trans_data\(36),
      R => reset
    );
\vc_trans_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[37]_i_1_n_0\,
      Q => \^vc_trans_data\(37),
      R => reset
    );
\vc_trans_data_reg[384]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[384]_i_1_n_0\,
      Q => \^vc_trans_data\(384),
      R => reset
    );
\vc_trans_data_reg[385]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[385]_i_1_n_0\,
      Q => \^vc_trans_data\(385),
      R => reset
    );
\vc_trans_data_reg[386]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[386]_i_1_n_0\,
      Q => \^vc_trans_data\(386),
      R => reset
    );
\vc_trans_data_reg[387]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[387]_i_1_n_0\,
      Q => \^vc_trans_data\(387),
      R => reset
    );
\vc_trans_data_reg[388]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[388]_i_1_n_0\,
      Q => \^vc_trans_data\(388),
      R => reset
    );
\vc_trans_data_reg[389]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[389]_i_1_n_0\,
      Q => \^vc_trans_data\(389),
      R => reset
    );
\vc_trans_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[38]_i_1_n_0\,
      Q => \^vc_trans_data\(38),
      R => reset
    );
\vc_trans_data_reg[390]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[390]_i_1_n_0\,
      Q => \^vc_trans_data\(390),
      R => reset
    );
\vc_trans_data_reg[391]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[391]_i_1_n_0\,
      Q => \^vc_trans_data\(391),
      R => reset
    );
\vc_trans_data_reg[392]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[392]_i_1_n_0\,
      Q => \^vc_trans_data\(392),
      R => reset
    );
\vc_trans_data_reg[393]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[393]_i_1_n_0\,
      Q => \^vc_trans_data\(393),
      R => reset
    );
\vc_trans_data_reg[394]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[394]_i_1_n_0\,
      Q => \^vc_trans_data\(394),
      R => reset
    );
\vc_trans_data_reg[395]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[395]_i_1_n_0\,
      Q => \^vc_trans_data\(395),
      R => reset
    );
\vc_trans_data_reg[396]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[396]_i_1_n_0\,
      Q => \^vc_trans_data\(396),
      R => reset
    );
\vc_trans_data_reg[397]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[397]_i_1_n_0\,
      Q => \^vc_trans_data\(397),
      R => reset
    );
\vc_trans_data_reg[398]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[398]_i_1_n_0\,
      Q => \^vc_trans_data\(398),
      R => reset
    );
\vc_trans_data_reg[399]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[399]_i_1_n_0\,
      D => \vc_trans_data[399]_i_2_n_0\,
      Q => \^vc_trans_data\(399),
      R => reset
    );
\vc_trans_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[39]_i_1_n_0\,
      Q => \^vc_trans_data\(39),
      R => reset
    );
\vc_trans_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[3]_i_1_n_0\,
      Q => \^vc_trans_data\(3),
      R => reset
    );
\vc_trans_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[40]_i_1_n_0\,
      Q => \^vc_trans_data\(40),
      R => reset
    );
\vc_trans_data_reg[416]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[416]_i_1_n_0\,
      Q => \^vc_trans_data\(416),
      R => reset
    );
\vc_trans_data_reg[417]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[417]_i_1_n_0\,
      Q => \^vc_trans_data\(417),
      R => reset
    );
\vc_trans_data_reg[418]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[418]_i_1_n_0\,
      Q => \^vc_trans_data\(418),
      R => reset
    );
\vc_trans_data_reg[419]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[419]_i_1_n_0\,
      Q => \^vc_trans_data\(419),
      R => reset
    );
\vc_trans_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[41]_i_1_n_0\,
      Q => \^vc_trans_data\(41),
      R => reset
    );
\vc_trans_data_reg[420]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[420]_i_1_n_0\,
      Q => \^vc_trans_data\(420),
      R => reset
    );
\vc_trans_data_reg[421]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[421]_i_1_n_0\,
      Q => \^vc_trans_data\(421),
      R => reset
    );
\vc_trans_data_reg[422]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[422]_i_1_n_0\,
      Q => \^vc_trans_data\(422),
      R => reset
    );
\vc_trans_data_reg[423]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[423]_i_1_n_0\,
      Q => \^vc_trans_data\(423),
      R => reset
    );
\vc_trans_data_reg[424]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[424]_i_1_n_0\,
      Q => \^vc_trans_data\(424),
      R => reset
    );
\vc_trans_data_reg[425]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[425]_i_1_n_0\,
      Q => \^vc_trans_data\(425),
      R => reset
    );
\vc_trans_data_reg[426]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[426]_i_1_n_0\,
      Q => \^vc_trans_data\(426),
      R => reset
    );
\vc_trans_data_reg[427]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[427]_i_1_n_0\,
      Q => \^vc_trans_data\(427),
      R => reset
    );
\vc_trans_data_reg[428]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[428]_i_1_n_0\,
      Q => \^vc_trans_data\(428),
      R => reset
    );
\vc_trans_data_reg[429]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[429]_i_1_n_0\,
      Q => \^vc_trans_data\(429),
      R => reset
    );
\vc_trans_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[42]_i_1_n_0\,
      Q => \^vc_trans_data\(42),
      R => reset
    );
\vc_trans_data_reg[430]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[430]_i_1_n_0\,
      Q => \^vc_trans_data\(430),
      R => reset
    );
\vc_trans_data_reg[431]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[431]_i_1_n_0\,
      D => \vc_trans_data[431]_i_2_n_0\,
      Q => \^vc_trans_data\(431),
      R => reset
    );
\vc_trans_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[43]_i_1_n_0\,
      Q => \^vc_trans_data\(43),
      R => reset
    );
\vc_trans_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[44]_i_1_n_0\,
      Q => \^vc_trans_data\(44),
      R => reset
    );
\vc_trans_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[45]_i_1_n_0\,
      Q => \^vc_trans_data\(45),
      R => reset
    );
\vc_trans_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[46]_i_1_n_0\,
      Q => \^vc_trans_data\(46),
      R => reset
    );
\vc_trans_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[47]_i_1_n_0\,
      D => \vc_trans_data[47]_i_2_n_0\,
      Q => \^vc_trans_data\(47),
      R => reset
    );
\vc_trans_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[4]_i_1_n_0\,
      Q => \^vc_trans_data\(4),
      R => reset
    );
\vc_trans_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[5]_i_1_n_0\,
      Q => \^vc_trans_data\(5),
      R => reset
    );
\vc_trans_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[64]_i_1_n_0\,
      Q => \^vc_trans_data\(64),
      R => reset
    );
\vc_trans_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[65]_i_1_n_0\,
      Q => \^vc_trans_data\(65),
      R => reset
    );
\vc_trans_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[66]_i_1_n_0\,
      Q => \^vc_trans_data\(66),
      R => reset
    );
\vc_trans_data_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[67]_i_1_n_0\,
      Q => \^vc_trans_data\(67),
      R => reset
    );
\vc_trans_data_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[68]_i_1_n_0\,
      Q => \^vc_trans_data\(68),
      R => reset
    );
\vc_trans_data_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[69]_i_1_n_0\,
      Q => \^vc_trans_data\(69),
      R => reset
    );
\vc_trans_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[6]_i_1_n_0\,
      Q => \^vc_trans_data\(6),
      R => reset
    );
\vc_trans_data_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[70]_i_1_n_0\,
      Q => \^vc_trans_data\(70),
      R => reset
    );
\vc_trans_data_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[71]_i_1_n_0\,
      Q => \^vc_trans_data\(71),
      R => reset
    );
\vc_trans_data_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[72]_i_1_n_0\,
      Q => \^vc_trans_data\(72),
      R => reset
    );
\vc_trans_data_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[73]_i_1_n_0\,
      Q => \^vc_trans_data\(73),
      R => reset
    );
\vc_trans_data_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[74]_i_1_n_0\,
      Q => \^vc_trans_data\(74),
      R => reset
    );
\vc_trans_data_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[75]_i_1_n_0\,
      Q => \^vc_trans_data\(75),
      R => reset
    );
\vc_trans_data_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[76]_i_1_n_0\,
      Q => \^vc_trans_data\(76),
      R => reset
    );
\vc_trans_data_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[77]_i_1_n_0\,
      Q => \^vc_trans_data\(77),
      R => reset
    );
\vc_trans_data_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[78]_i_1_n_0\,
      Q => \^vc_trans_data\(78),
      R => reset
    );
\vc_trans_data_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[79]_i_1_n_0\,
      D => \vc_trans_data[79]_i_2_n_0\,
      Q => \^vc_trans_data\(79),
      R => reset
    );
\vc_trans_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[7]_i_1_n_0\,
      Q => \^vc_trans_data\(7),
      R => reset
    );
\vc_trans_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[8]_i_1_n_0\,
      Q => \^vc_trans_data\(8),
      R => reset
    );
\vc_trans_data_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[96]_i_1_n_0\,
      Q => \^vc_trans_data\(96),
      R => reset
    );
\vc_trans_data_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[97]_i_1_n_0\,
      Q => \^vc_trans_data\(97),
      R => reset
    );
\vc_trans_data_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[98]_i_1_n_0\,
      Q => \^vc_trans_data\(98),
      R => reset
    );
\vc_trans_data_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[111]_i_1_n_0\,
      D => \vc_trans_data[99]_i_1_n_0\,
      Q => \^vc_trans_data\(99),
      R => reset
    );
\vc_trans_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_sys,
      CE => \vc_trans_data[15]_i_1_n_0\,
      D => \vc_trans_data[9]_i_1_n_0\,
      Q => \^vc_trans_data\(9),
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0_st_lc_fpga_top is
  port (
    FPGA_RST_N : in STD_LOGIC;
    MGT_REFCLK_216_P : in STD_LOGIC;
    MGT_REFCLK_216_N : in STD_LOGIC;
    USER_CLK_P : in STD_LOGIC;
    USER_CLK_N : in STD_LOGIC;
    FMC_LPC_TX0 : in STD_LOGIC;
    TP23 : out STD_LOGIC;
    SFPP8_ABS_8 : in STD_LOGIC;
    SFPP9_ABS_9 : in STD_LOGIC;
    SFPP12_SCL : out STD_LOGIC;
    SFPP1_SCL : out STD_LOGIC;
    SFPP13_LOS : in STD_LOGIC;
    SFPP12_ABS_12 : in STD_LOGIC;
    SFPP0_SDA : out STD_LOGIC;
    SFPP1_SDA : out STD_LOGIC;
    SFPP0_SCL : out STD_LOGIC;
    SFPP11_SCL : out STD_LOGIC;
    SFPP1_ABS_1 : in STD_LOGIC;
    SFPP11_SDA : out STD_LOGIC;
    SFPP1_LOS : in STD_LOGIC;
    SFPP1_TX_DIS : out STD_LOGIC;
    SFPP0_TX_DIS : out STD_LOGIC;
    SFPP0_LOS : in STD_LOGIC;
    SFPP11_LOS : in STD_LOGIC;
    SFPP0_ABS_0 : in STD_LOGIC;
    SFPP11_ABS_11 : in STD_LOGIC;
    SFPP10_ABS_10 : in STD_LOGIC;
    SFPP11_TX_DIS : out STD_LOGIC;
    SFPP10_LOS : in STD_LOGIC;
    SFPP13_ABS_13 : in STD_LOGIC;
    SFPP10_TX_DIS : out STD_LOGIC;
    SFPP12_TX_DIS : out STD_LOGIC;
    SFPP12_LOS : in STD_LOGIC;
    SFPP9_LOS : in STD_LOGIC;
    SFPP13_TX_DIS : out STD_LOGIC;
    SFPP5_ABS_5 : in STD_LOGIC;
    SFPP8_TX_DIS : out STD_LOGIC;
    SFPP5_LOS : in STD_LOGIC;
    TP22 : out STD_LOGIC;
    FSD_DATA0 : in STD_LOGIC;
    SFPP_RD0 : in STD_LOGIC;
    SFPP_RD1 : in STD_LOGIC;
    SFPP_RD2 : in STD_LOGIC;
    SFPP_RD3 : in STD_LOGIC;
    SFPP_RD11 : in STD_LOGIC;
    SFPP_RD10 : in STD_LOGIC;
    SFPP_RD12 : in STD_LOGIC;
    SFPP_RD13 : in STD_LOGIC;
    SFPP_RD4 : in STD_LOGIC;
    SFPP_RD8 : in STD_LOGIC;
    SFPP_RD5 : in STD_LOGIC;
    SFPP_RD9 : in STD_LOGIC;
    SFPP_RD7 : in STD_LOGIC;
    SFPP_RD6 : in STD_LOGIC;
    FTX_DATA7 : in STD_LOGIC;
    SFPP_TD0 : out STD_LOGIC;
    SFPP_TD1 : out STD_LOGIC;
    SFPP_TD9 : out STD_LOGIC;
    SFPP_TD11 : out STD_LOGIC;
    SFPP_TD5 : out STD_LOGIC;
    SFPP_TD13 : out STD_LOGIC;
    SFPP_TD12 : out STD_LOGIC;
    SFPP_TD10 : out STD_LOGIC;
    SFPP_TD7 : out STD_LOGIC;
    SFPP_TD6 : out STD_LOGIC;
    SFPP10_SDA : out STD_LOGIC;
    SFPP10_SCL : out STD_LOGIC;
    SFPP13_SCL : out STD_LOGIC;
    SFPP12_SDA : out STD_LOGIC;
    SFPP8_LOS : in STD_LOGIC;
    SFPP13_SDA : out STD_LOGIC;
    SFPP_TD2 : out STD_LOGIC;
    SFPP_TD3 : out STD_LOGIC;
    SFPP_TD4 : out STD_LOGIC;
    SFPP_TD8 : out STD_LOGIC;
    SFPP9_TX_DIS : out STD_LOGIC;
    SFPP9_SCL : out STD_LOGIC;
    SFPP9_SDA : out STD_LOGIC;
    SFPP8_SDA : out STD_LOGIC;
    SFPP4_SCL : out STD_LOGIC;
    SFPP2_SCL : out STD_LOGIC;
    SFPP3_SCL : out STD_LOGIC;
    SFPP3_SDA : out STD_LOGIC;
    SFPP2_SDA : out STD_LOGIC;
    SFPP7_SDA : out STD_LOGIC;
    SFPP4_SDA : out STD_LOGIC;
    SFPP7_SCL : out STD_LOGIC;
    SFPP5_SCL : out STD_LOGIC;
    SFPP5_SDA : out STD_LOGIC;
    SFPP6_SDA : out STD_LOGIC;
    SFPP6_SCL : out STD_LOGIC;
    SFPP8_SCL : out STD_LOGIC;
    SFPP2_TX_DIS : out STD_LOGIC;
    SFPP3_TX_DIS : out STD_LOGIC;
    SFPP2_ABS_2 : in STD_LOGIC;
    SFPP2_LOS : in STD_LOGIC;
    SFPP3_LOS : in STD_LOGIC;
    SFPP3_ABS_3 : in STD_LOGIC;
    SFPP6_ABS_6 : in STD_LOGIC;
    SFPP6_TX_DIS : out STD_LOGIC;
    SFPP7_TX_DIS : out STD_LOGIC;
    SFPP7_LOS : in STD_LOGIC;
    SFPP7_ABS_7 : in STD_LOGIC;
    SFPP4_TX_DIS : out STD_LOGIC;
    SFPP4_LOS : in STD_LOGIC;
    SFPP6_LOS : in STD_LOGIC;
    SFPP5_TX_DIS : out STD_LOGIC;
    SFPP4_ABS_4 : in STD_LOGIC;
    FMC_LPC_GTX00_P : out STD_LOGIC;
    FMC_LPC_GTX00_N : out STD_LOGIC;
    FMC_LPC_GRX00_P : in STD_LOGIC;
    FMC_LPC_GRX00_N : in STD_LOGIC;
    FMC_LPC_TX : in STD_LOGIC_VECTOR ( 3 downto 1 );
    FMC_LPC_RX : out STD_LOGIC_VECTOR ( 2 downto 0 );
    HP_UART_TX : in STD_LOGIC;
    HP_UART_RX : out STD_LOGIC;
    EEPROM_IIC_SCL : out STD_LOGIC;
    EEPROM_IIC_SDA : out STD_LOGIC;
    FLASH_SPI_CLK_SW : out STD_LOGIC;
    FLASH_SPI_CS : out STD_LOGIC;
    FLASH_SPI_DI : out STD_LOGIC;
    FLASH_SPI_DO : in STD_LOGIC;
    FLASH_WP_N : out STD_LOGIC;
    FLASH_HOLD : out STD_LOGIC;
    FLASH_SPI_IO_CLK : out STD_LOGIC;
    DEBUG_UART_TX0 : out STD_LOGIC;
    DEBUG_UART_RX0 : in STD_LOGIC;
    DEBUG_UART_TX1 : out STD_LOGIC;
    DEBUG_UART_RX1 : in STD_LOGIC;
    LED1_ON : out STD_LOGIC;
    LED2_ON : out STD_LOGIC;
    LED3_ON : out STD_LOGIC;
    reset : out STD_LOGIC;
    clk_sys : out STD_LOGIC;
    clk_125M : out STD_LOGIC;
    clk_50M : out STD_LOGIC;
    clk_250M : out STD_LOGIC;
    vc_trans_data : out STD_LOGIC_VECTOR ( 319 downto 0 );
    st_trans_data : out STD_LOGIC_VECTOR ( 319 downto 0 );
    trans_start : out STD_LOGIC;
    phy_txd : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rx_comm_err : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rx_verify_err : in STD_LOGIC_VECTOR ( 9 downto 0 );
    phy_rxd : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rxd_data : in STD_LOGIC_VECTOR ( 79 downto 0 )
  );
  attribute AURORA_TX_CNT_WIDTH : integer;
  attribute AURORA_TX_CNT_WIDTH of st_lc_fpga_top_0_st_lc_fpga_top : entity is 11;
  attribute AURORA_TX_PERIOD : integer;
  attribute AURORA_TX_PERIOD of st_lc_fpga_top_0_st_lc_fpga_top : entity is 50;
  attribute CH_NUM : integer;
  attribute CH_NUM of st_lc_fpga_top_0_st_lc_fpga_top : entity is 14;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of st_lc_fpga_top_0_st_lc_fpga_top : entity is "st_lc_fpga_top";
  attribute PORT_NUM : integer;
  attribute PORT_NUM of st_lc_fpga_top_0_st_lc_fpga_top : entity is 1;
  attribute SYS_CLK_FREQ : integer;
  attribute SYS_CLK_FREQ of st_lc_fpga_top_0_st_lc_fpga_top : entity is 100;
end st_lc_fpga_top_0_st_lc_fpga_top;

architecture STRUCTURE of st_lc_fpga_top_0_st_lc_fpga_top is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^led3_on\ : STD_LOGIC;
  signal \^sfpp_rd12\ : STD_LOGIC;
  signal \^sfpp_rd13\ : STD_LOGIC;
  signal \^sfpp_rd2\ : STD_LOGIC;
  signal \^sfpp_rd3\ : STD_LOGIC;
  signal \^sfpp_rd4\ : STD_LOGIC;
  signal \^sfpp_rd5\ : STD_LOGIC;
  signal \^sfpp_rd6\ : STD_LOGIC;
  signal \^sfpp_rd7\ : STD_LOGIC;
  signal \^sfpp_rd8\ : STD_LOGIC;
  signal \^sfpp_rd9\ : STD_LOGIC;
  signal \^sfpp_td0\ : STD_LOGIC;
  signal \^sfpp_td1\ : STD_LOGIC;
  signal \^sfpp_td11\ : STD_LOGIC;
  signal \^tp23\ : STD_LOGIC;
  signal U_rst_ctrl_high_n_0 : STD_LOGIC;
  signal U_rst_ctrl_high_n_2 : STD_LOGIC;
  signal U_uart_app_s_n_2 : STD_LOGIC;
  signal channel_up : STD_LOGIC;
  signal clk_100m : STD_LOGIC;
  signal \^clk_125m\ : STD_LOGIC;
  signal fpga_rst : STD_LOGIC;
  signal hard_err : STD_LOGIC;
  signal lane_up : STD_LOGIC;
  signal link_reset_i_2dly : STD_LOGIC;
  signal lvds_clk : STD_LOGIC;
  signal m_axis_tdata_rfifo : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_axis_tlast_rfifo : STD_LOGIC;
  signal m_axis_tvalid_rfifo : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \^phy_txd\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal pll_not_locked_i_2dly : STD_LOGIC;
  signal pll_rst_n : STD_LOGIC;
  signal reset_i : STD_LOGIC;
  signal rx_resetdone_out : STD_LOGIC;
  signal \^rxd_data\ : STD_LOGIC_VECTOR ( 79 downto 8 );
  signal rxd_data_debug : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of rxd_data_debug : signal is std.standard.true;
  signal s_axis_tdata_tfifo : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_axis_tlast_tfifo : STD_LOGIC;
  signal s_axis_tready_tfifo : STD_LOGIC;
  signal s_axis_tvalid_tfifo : STD_LOGIC;
  signal soft_err : STD_LOGIC;
  signal \^st_trans_data\ : STD_LOGIC_VECTOR ( 319 downto 16 );
  signal st_trans_data_debug : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute MARK_DEBUG of st_trans_data_debug : signal is std.standard.true;
  signal tx_resetdone_out : STD_LOGIC;
  signal \^vc_trans_data\ : STD_LOGIC_VECTOR ( 319 downto 16 );
  signal vc_trans_data_debug : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute MARK_DEBUG of vc_trans_data_debug : signal is std.standard.true;
  signal NLW_U_aurora_app_s_st_trans_data_UNCONNECTED : STD_LOGIC_VECTOR ( 447 downto 320 );
  signal NLW_U_aurora_app_s_vc_trans_data_UNCONNECTED : STD_LOGIC_VECTOR ( 447 downto 320 );
  attribute AURORA_RX_OVERFLOW : string;
  attribute AURORA_RX_OVERFLOW of U_aurora_app_s : label is "10'b1010000000";
  attribute AURORA_SERDES_HEADER : integer;
  attribute AURORA_SERDES_HEADER of U_aurora_app_s : label is -342862058;
  attribute AURORA_TX_CNT_WIDTH of U_aurora_app_s : label is 11;
  attribute AURORA_TX_PERIOD of U_aurora_app_s : label is 50;
  attribute AURORA_TX_PERIOD_CLK_NUM : integer;
  attribute AURORA_TX_PERIOD_CLK_NUM of U_aurora_app_s : label is 5000;
  attribute CH_INDEX0 : integer;
  attribute CH_INDEX0 of U_aurora_app_s : label is 1;
  attribute CH_INDEX1 : integer;
  attribute CH_INDEX1 of U_aurora_app_s : label is 2;
  attribute CH_INDEX10 : integer;
  attribute CH_INDEX10 of U_aurora_app_s : label is 11;
  attribute CH_INDEX11 : integer;
  attribute CH_INDEX11 of U_aurora_app_s : label is 12;
  attribute CH_INDEX12 : integer;
  attribute CH_INDEX12 of U_aurora_app_s : label is 13;
  attribute CH_INDEX13 : integer;
  attribute CH_INDEX13 of U_aurora_app_s : label is 14;
  attribute CH_INDEX2 : integer;
  attribute CH_INDEX2 of U_aurora_app_s : label is 3;
  attribute CH_INDEX3 : integer;
  attribute CH_INDEX3 of U_aurora_app_s : label is 4;
  attribute CH_INDEX4 : integer;
  attribute CH_INDEX4 of U_aurora_app_s : label is 5;
  attribute CH_INDEX5 : integer;
  attribute CH_INDEX5 of U_aurora_app_s : label is 6;
  attribute CH_INDEX6 : integer;
  attribute CH_INDEX6 of U_aurora_app_s : label is 7;
  attribute CH_INDEX7 : integer;
  attribute CH_INDEX7 of U_aurora_app_s : label is 8;
  attribute CH_INDEX8 : integer;
  attribute CH_INDEX8 of U_aurora_app_s : label is 9;
  attribute CH_INDEX9 : integer;
  attribute CH_INDEX9 of U_aurora_app_s : label is 10;
  attribute CH_NUM of U_aurora_app_s : label is 14;
  attribute FC_HEADER : string;
  attribute FC_HEADER of U_aurora_app_s : label is "4'b1100";
  attribute FC_PAYLOAD : string;
  attribute FC_PAYLOAD of U_aurora_app_s : label is "12'b011110001101";
  attribute PORT_NUM of U_aurora_app_s : label is 1;
  attribute SFP_IDLE : string;
  attribute SFP_IDLE of U_aurora_app_s : label is "2'b00";
  attribute SFP_RX : string;
  attribute SFP_RX of U_aurora_app_s : label is "2'b01";
  attribute SFP_RX_END : string;
  attribute SFP_RX_END of U_aurora_app_s : label is "2'b10";
  attribute ST_HEADER : string;
  attribute ST_HEADER of U_aurora_app_s : label is "4'b1010";
  attribute SYS_CLK_FREQ of U_aurora_app_s : label is 100;
  attribute VC_HEADER : string;
  attribute VC_HEADER of U_aurora_app_s : label is "4'b0101";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of lvds_ibuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of lvds_ibuf : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of lvds_ibuf : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of lvds_ibuf : label is "AUTO";
  attribute BOX_TYPE of reset_bufg : label is "PRIMITIVE";
  attribute BOX_TYPE of sys_reset_n_ibuf : label is "PRIMITIVE";
  attribute CAPACITANCE of sys_reset_n_ibuf : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of sys_reset_n_ibuf : label is "0";
  attribute IFD_DELAY_VALUE of sys_reset_n_ibuf : label is "AUTO";
  attribute BOX_TYPE of u_ibufg_sys_clk : label is "PRIMITIVE";
  attribute CAPACITANCE of u_ibufg_sys_clk : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of u_ibufg_sys_clk : label is "0";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of u_ibufg_sys_clk : label is "IBUFGDS";
begin
  DEBUG_UART_TX0 <= \<const1>\;
  DEBUG_UART_TX1 <= \<const1>\;
  EEPROM_IIC_SCL <= \<const1>\;
  EEPROM_IIC_SDA <= \<const1>\;
  FLASH_HOLD <= \<const1>\;
  FLASH_SPI_CLK_SW <= \<const1>\;
  FLASH_WP_N <= \<const1>\;
  LED3_ON <= \^led3_on\;
  SFPP0_SCL <= \<const1>\;
  SFPP0_SDA <= \<const1>\;
  SFPP0_TX_DIS <= \<const0>\;
  SFPP10_SCL <= \<const1>\;
  SFPP10_SDA <= \<const1>\;
  SFPP10_TX_DIS <= \<const0>\;
  SFPP11_SCL <= \<const1>\;
  SFPP11_SDA <= \<const1>\;
  SFPP11_TX_DIS <= \<const0>\;
  SFPP12_SCL <= \<const1>\;
  SFPP12_SDA <= \<const1>\;
  SFPP12_TX_DIS <= \<const0>\;
  SFPP13_SCL <= \<const1>\;
  SFPP13_SDA <= \<const1>\;
  SFPP13_TX_DIS <= \<const0>\;
  SFPP1_SCL <= \<const1>\;
  SFPP1_SDA <= \<const1>\;
  SFPP1_TX_DIS <= \<const0>\;
  SFPP2_SCL <= \<const1>\;
  SFPP2_SDA <= \<const1>\;
  SFPP2_TX_DIS <= \<const0>\;
  SFPP3_SCL <= \<const1>\;
  SFPP3_SDA <= \<const1>\;
  SFPP3_TX_DIS <= \<const0>\;
  SFPP4_SCL <= \<const1>\;
  SFPP4_SDA <= \<const1>\;
  SFPP4_TX_DIS <= \<const0>\;
  SFPP5_SCL <= \<const1>\;
  SFPP5_SDA <= \<const1>\;
  SFPP5_TX_DIS <= \<const0>\;
  SFPP6_SCL <= \<const1>\;
  SFPP6_SDA <= \<const1>\;
  SFPP6_TX_DIS <= \<const0>\;
  SFPP7_SCL <= \<const1>\;
  SFPP7_SDA <= \<const1>\;
  SFPP7_TX_DIS <= \<const0>\;
  SFPP8_SCL <= \<const1>\;
  SFPP8_SDA <= \<const1>\;
  SFPP8_TX_DIS <= \<const0>\;
  SFPP9_SCL <= \<const1>\;
  SFPP9_SDA <= \<const1>\;
  SFPP9_TX_DIS <= \<const0>\;
  SFPP_TD0 <= \^sfpp_td0\;
  SFPP_TD1 <= \^sfpp_td1\;
  SFPP_TD11 <= \^sfpp_td11\;
  SFPP_TD12 <= \^phy_txd\(9);
  SFPP_TD13 <= \^phy_txd\(8);
  SFPP_TD2 <= \^phy_txd\(0);
  SFPP_TD3 <= \^phy_txd\(1);
  SFPP_TD4 <= \^phy_txd\(4);
  SFPP_TD5 <= \^phy_txd\(5);
  SFPP_TD6 <= \^phy_txd\(3);
  SFPP_TD7 <= \^phy_txd\(2);
  SFPP_TD8 <= \^phy_txd\(6);
  SFPP_TD9 <= \^phy_txd\(7);
  TP23 <= \^tp23\;
  \^phy_txd\(9 downto 0) <= phy_txd(9 downto 0);
  \^rxd_data\(79 downto 8) <= rxd_data(79 downto 8);
  \^sfpp_rd12\ <= SFPP_RD12;
  \^sfpp_rd13\ <= SFPP_RD13;
  \^sfpp_rd2\ <= SFPP_RD2;
  \^sfpp_rd3\ <= SFPP_RD3;
  \^sfpp_rd4\ <= SFPP_RD4;
  \^sfpp_rd5\ <= SFPP_RD5;
  \^sfpp_rd6\ <= SFPP_RD6;
  \^sfpp_rd7\ <= SFPP_RD7;
  \^sfpp_rd8\ <= SFPP_RD8;
  \^sfpp_rd9\ <= SFPP_RD9;
  clk_125M <= \^clk_125m\;
  clk_sys <= \<const0>\;
  phy_rxd(9) <= \^sfpp_rd12\;
  phy_rxd(8) <= \^sfpp_rd13\;
  phy_rxd(7) <= \^sfpp_rd9\;
  phy_rxd(6) <= \^sfpp_rd8\;
  phy_rxd(5) <= \^sfpp_rd5\;
  phy_rxd(4) <= \^sfpp_rd4\;
  phy_rxd(3) <= \^sfpp_rd6\;
  phy_rxd(2) <= \^sfpp_rd7\;
  phy_rxd(1) <= \^sfpp_rd3\;
  phy_rxd(0) <= \^sfpp_rd2\;
  reset <= \^led3_on\;
  rxd_data_debug(7 downto 0) <= rxd_data(7 downto 0);
  st_trans_data(319 downto 16) <= \^st_trans_data\(319 downto 16);
  st_trans_data(15 downto 0) <= st_trans_data_debug(15 downto 0);
  vc_trans_data(319 downto 16) <= \^vc_trans_data\(319 downto 16);
  vc_trans_data(15 downto 0) <= vc_trans_data_debug(15 downto 0);
FLASH_SPI_CS_reg: unisim.vcomponents.FDRE
     port map (
      C => lvds_clk,
      CE => '1',
      D => \^sfpp_td1\,
      Q => FLASH_SPI_CS,
      R => '0'
    );
FLASH_SPI_DI_reg: unisim.vcomponents.FDRE
     port map (
      C => lvds_clk,
      CE => '1',
      D => \^sfpp_td11\,
      Q => FLASH_SPI_DI,
      R => '0'
    );
FLASH_SPI_DO_d0_reg: unisim.vcomponents.FDRE
     port map (
      C => lvds_clk,
      CE => '1',
      D => FLASH_SPI_DO,
      Q => FMC_LPC_RX(0),
      R => '0'
    );
FLASH_SPI_IO_CLK_reg: unisim.vcomponents.FDRE
     port map (
      C => lvds_clk,
      CE => '1',
      D => \^sfpp_td0\,
      Q => FLASH_SPI_IO_CLK,
      R => '0'
    );
FT3_MUX_CODE_DECODE: entity work.st_lc_fpga_top_0_FT3_MUX_CODE_DECODE
     port map (
      D(3) => SFPP_RD1,
      D(2) => SFPP_RD0,
      D(1) => SFPP_RD11,
      D(0) => SFPP_RD10,
      E(0) => U_uart_app_s_n_2,
      FMC_LPC_RX(1 downto 0) => FMC_LPC_RX(2 downto 1),
      FMC_LPC_TX(1 downto 0) => FMC_LPC_TX(2 downto 1),
      SFPP_TD0 => \^sfpp_td0\,
      SFPP_TD1 => \^sfpp_td1\,
      SFPP_TD10 => SFPP_TD10,
      SFPP_TD11 => \^sfpp_td11\,
      fpga_rst_reg => \^led3_on\,
      lvds_clk => lvds_clk
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U_aurora_app_s: entity work.st_lc_fpga_top_0_aurora_app_s
     port map (
      channel_up => channel_up,
      clk_125m => \^clk_125m\,
      clk_sys => clk_100m,
      m_axis_tdata_rfifo(31 downto 0) => m_axis_tdata_rfifo(31 downto 0),
      m_axis_tlast_rfifo(0) => m_axis_tlast_rfifo,
      m_axis_tvalid_rfifo(0) => m_axis_tvalid_rfifo,
      reset => \^led3_on\,
      rxd_data_o(111 downto 80) => B"00000000000000000000000000000000",
      rxd_data_o(79 downto 8) => \^rxd_data\(79 downto 8),
      rxd_data_o(7 downto 0) => rxd_data_debug(7 downto 0),
      s_axis_tdata_tfifo(31 downto 0) => s_axis_tdata_tfifo(31 downto 0),
      s_axis_tlast_tfifo(0) => s_axis_tlast_tfifo,
      s_axis_tready_tfifo(0) => s_axis_tready_tfifo,
      s_axis_tvalid_tfifo(0) => s_axis_tvalid_tfifo,
      sfp_rx_end_extend => trans_start,
      st_trans_data(447 downto 320) => NLW_U_aurora_app_s_st_trans_data_UNCONNECTED(447 downto 320),
      st_trans_data(319 downto 16) => \^st_trans_data\(319 downto 16),
      st_trans_data(15 downto 0) => st_trans_data_debug(15 downto 0),
      vc_trans_data(447 downto 320) => NLW_U_aurora_app_s_vc_trans_data_UNCONNECTED(447 downto 320),
      vc_trans_data(319 downto 16) => \^vc_trans_data\(319 downto 16),
      vc_trans_data(15 downto 0) => vc_trans_data_debug(15 downto 0)
    );
U_clk_wiz_125m: entity work.st_lc_fpga_top_0_clk_wiz_125m
     port map (
      clk_in1 => \^tp23\,
      clk_out1 => clk_50M,
      clk_out2 => clk_250M,
      clk_out3 => clk_100m,
      locked => TP22
    );
U_led_125m: entity work.st_lc_fpga_top_0_led
     port map (
      LED2_ON => LED2_ON,
      fpga_rst_reg => \^led3_on\,
      gtrxreset_o_reg => \^clk_125m\
    );
U_rst_ctrl_high: entity work.st_lc_fpga_top_0_rst_ctrl_high
     port map (
      USER_CLK_N => \^tp23\,
      \fpga_rst_cnt_reg[1]_0\ => U_rst_ctrl_high_n_2,
      \locked_dly_reg[3]\ => U_rst_ctrl_high_n_0,
      p_0_in => p_0_in,
      pll_rst_n => pll_rst_n,
      reset_i => reset_i
    );
U_rst_ctrl_high_gt: entity work.st_lc_fpga_top_0_rst_ctrl_high_gt
     port map (
      D(0) => fpga_rst,
      USER_CLK_N => \^tp23\,
      \locked_dly_reg[2]\ => U_rst_ctrl_high_n_0,
      \locked_dly_reg[2]_0\ => U_rst_ctrl_high_n_2,
      p_0_in => p_0_in
    );
U_serdes_bank0_user0: entity work.st_lc_fpga_top_0_aurora_8b10b_gtp_support
     port map (
      D(0) => fpga_rst,
      FMC_LPC_GRX00_N => FMC_LPC_GRX00_N,
      FMC_LPC_GRX00_P => FMC_LPC_GRX00_P,
      FMC_LPC_GTX00_N => FMC_LPC_GTX00_N,
      FMC_LPC_GTX00_P => FMC_LPC_GTX00_P,
      MGT_REFCLK_216_N => MGT_REFCLK_216_N,
      MGT_REFCLK_216_P => MGT_REFCLK_216_P,
      USER_CLK_N => \^tp23\,
      channel_up => channel_up,
      clk_125M => \^clk_125m\,
      fpga_rst_reg => \^led3_on\,
      hard_err => hard_err,
      lane_up => lane_up,
      link_reset_i_2dly => link_reset_i_2dly,
      m_axi_rx_tdata(31 downto 0) => m_axis_tdata_rfifo(31 downto 0),
      m_axi_rx_tlast => m_axis_tlast_rfifo,
      m_axi_rx_tvalid => m_axis_tvalid_rfifo,
      pll_not_locked_i_2dly => pll_not_locked_i_2dly,
      rx_resetdone_out => rx_resetdone_out,
      s_axi_tx_tready => s_axis_tready_tfifo,
      s_axis_tdata_tfifo(31 downto 0) => s_axis_tdata_tfifo(31 downto 0),
      s_axis_tlast_tfifo(0) => s_axis_tlast_tfifo,
      s_axis_tvalid_tfifo(0) => s_axis_tvalid_tfifo,
      soft_err => soft_err,
      tx_resetdone_out => tx_resetdone_out
    );
U_uart_app_s: entity work.st_lc_fpga_top_0_uart_app_s
     port map (
      E(0) => U_uart_app_s_n_2,
      FMC_LPC_TX0 => FMC_LPC_TX0,
      HP_UART_RX => HP_UART_RX,
      HP_UART_TX => HP_UART_TX,
      LED1_ON => LED1_ON,
      SFPP0_ABS_0 => SFPP0_ABS_0,
      SFPP0_LOS => SFPP0_LOS,
      SFPP10_ABS_10 => SFPP10_ABS_10,
      SFPP10_LOS => SFPP10_LOS,
      SFPP11_ABS_11 => SFPP11_ABS_11,
      SFPP11_LOS => SFPP11_LOS,
      SFPP12_ABS_12 => SFPP12_ABS_12,
      SFPP12_LOS => SFPP12_LOS,
      SFPP13_ABS_13 => SFPP13_ABS_13,
      SFPP13_LOS => SFPP13_LOS,
      SFPP1_ABS_1 => SFPP1_ABS_1,
      SFPP1_LOS => SFPP1_LOS,
      SFPP2_ABS_2 => SFPP2_ABS_2,
      SFPP2_LOS => SFPP2_LOS,
      SFPP3_ABS_3 => SFPP3_ABS_3,
      SFPP3_LOS => SFPP3_LOS,
      SFPP4_ABS_4 => SFPP4_ABS_4,
      SFPP4_LOS => SFPP4_LOS,
      SFPP5_ABS_5 => SFPP5_ABS_5,
      SFPP5_LOS => SFPP5_LOS,
      SFPP6_ABS_6 => SFPP6_ABS_6,
      SFPP6_LOS => SFPP6_LOS,
      SFPP7_ABS_7 => SFPP7_ABS_7,
      SFPP7_LOS => SFPP7_LOS,
      SFPP8_ABS_8 => SFPP8_ABS_8,
      SFPP8_LOS => SFPP8_LOS,
      SFPP9_ABS_9 => SFPP9_ABS_9,
      SFPP9_LOS => SFPP9_LOS,
      channel_up => channel_up,
      clk_out3 => clk_100m,
      fpga_rst_reg => \^led3_on\,
      hard_err => hard_err,
      lane_up => lane_up,
      link_reset_i_2dly => link_reset_i_2dly,
      pll_not_locked_i_2dly => pll_not_locked_i_2dly,
      rx_comm_err(9 downto 0) => rx_comm_err(9 downto 0),
      rx_resetdone_out => rx_resetdone_out,
      rx_verify_err(9 downto 0) => rx_verify_err(9 downto 0),
      soft_err => soft_err,
      tx_resetdone_out => tx_resetdone_out
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
lvds_ibuf: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => FMC_LPC_TX(3),
      O => lvds_clk
    );
reset_bufg: unisim.vcomponents.BUFG
     port map (
      I => reset_i,
      O => \^led3_on\
    );
sys_reset_n_ibuf: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => FPGA_RST_N,
      O => pll_rst_n
    );
u_ibufg_sys_clk: unisim.vcomponents.IBUFDS
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => USER_CLK_P,
      IB => USER_CLK_N,
      O => \^tp23\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity st_lc_fpga_top_0 is
  port (
    FPGA_RST_N : in STD_LOGIC;
    MGT_REFCLK_216_P : in STD_LOGIC;
    MGT_REFCLK_216_N : in STD_LOGIC;
    USER_CLK_P : in STD_LOGIC;
    USER_CLK_N : in STD_LOGIC;
    FMC_LPC_TX0 : in STD_LOGIC;
    TP23 : out STD_LOGIC;
    SFPP8_ABS_8 : in STD_LOGIC;
    SFPP9_ABS_9 : in STD_LOGIC;
    SFPP12_SCL : out STD_LOGIC;
    SFPP1_SCL : out STD_LOGIC;
    SFPP13_LOS : in STD_LOGIC;
    SFPP12_ABS_12 : in STD_LOGIC;
    SFPP0_SDA : out STD_LOGIC;
    SFPP1_SDA : out STD_LOGIC;
    SFPP0_SCL : out STD_LOGIC;
    SFPP11_SCL : out STD_LOGIC;
    SFPP1_ABS_1 : in STD_LOGIC;
    SFPP11_SDA : out STD_LOGIC;
    SFPP1_LOS : in STD_LOGIC;
    SFPP1_TX_DIS : out STD_LOGIC;
    SFPP0_TX_DIS : out STD_LOGIC;
    SFPP0_LOS : in STD_LOGIC;
    SFPP11_LOS : in STD_LOGIC;
    SFPP0_ABS_0 : in STD_LOGIC;
    SFPP11_ABS_11 : in STD_LOGIC;
    SFPP10_ABS_10 : in STD_LOGIC;
    SFPP11_TX_DIS : out STD_LOGIC;
    SFPP10_LOS : in STD_LOGIC;
    SFPP13_ABS_13 : in STD_LOGIC;
    SFPP10_TX_DIS : out STD_LOGIC;
    SFPP12_TX_DIS : out STD_LOGIC;
    SFPP12_LOS : in STD_LOGIC;
    SFPP9_LOS : in STD_LOGIC;
    SFPP13_TX_DIS : out STD_LOGIC;
    SFPP5_ABS_5 : in STD_LOGIC;
    SFPP8_TX_DIS : out STD_LOGIC;
    SFPP5_LOS : in STD_LOGIC;
    TP22 : out STD_LOGIC;
    FSD_DATA0 : in STD_LOGIC;
    SFPP_RD0 : in STD_LOGIC;
    SFPP_RD1 : in STD_LOGIC;
    SFPP_RD2 : in STD_LOGIC;
    SFPP_RD3 : in STD_LOGIC;
    SFPP_RD11 : in STD_LOGIC;
    SFPP_RD10 : in STD_LOGIC;
    SFPP_RD12 : in STD_LOGIC;
    SFPP_RD13 : in STD_LOGIC;
    SFPP_RD4 : in STD_LOGIC;
    SFPP_RD8 : in STD_LOGIC;
    SFPP_RD5 : in STD_LOGIC;
    SFPP_RD9 : in STD_LOGIC;
    SFPP_RD7 : in STD_LOGIC;
    SFPP_RD6 : in STD_LOGIC;
    FTX_DATA7 : in STD_LOGIC;
    SFPP_TD0 : out STD_LOGIC;
    SFPP_TD1 : out STD_LOGIC;
    SFPP_TD9 : out STD_LOGIC;
    SFPP_TD11 : out STD_LOGIC;
    SFPP_TD5 : out STD_LOGIC;
    SFPP_TD13 : out STD_LOGIC;
    SFPP_TD12 : out STD_LOGIC;
    SFPP_TD10 : out STD_LOGIC;
    SFPP_TD7 : out STD_LOGIC;
    SFPP_TD6 : out STD_LOGIC;
    SFPP10_SDA : out STD_LOGIC;
    SFPP10_SCL : out STD_LOGIC;
    SFPP13_SCL : out STD_LOGIC;
    SFPP12_SDA : out STD_LOGIC;
    SFPP8_LOS : in STD_LOGIC;
    SFPP13_SDA : out STD_LOGIC;
    SFPP_TD2 : out STD_LOGIC;
    SFPP_TD3 : out STD_LOGIC;
    SFPP_TD4 : out STD_LOGIC;
    SFPP_TD8 : out STD_LOGIC;
    SFPP9_TX_DIS : out STD_LOGIC;
    SFPP9_SCL : out STD_LOGIC;
    SFPP9_SDA : out STD_LOGIC;
    SFPP8_SDA : out STD_LOGIC;
    SFPP4_SCL : out STD_LOGIC;
    SFPP2_SCL : out STD_LOGIC;
    SFPP3_SCL : out STD_LOGIC;
    SFPP3_SDA : out STD_LOGIC;
    SFPP2_SDA : out STD_LOGIC;
    SFPP7_SDA : out STD_LOGIC;
    SFPP4_SDA : out STD_LOGIC;
    SFPP7_SCL : out STD_LOGIC;
    SFPP5_SCL : out STD_LOGIC;
    SFPP5_SDA : out STD_LOGIC;
    SFPP6_SDA : out STD_LOGIC;
    SFPP6_SCL : out STD_LOGIC;
    SFPP8_SCL : out STD_LOGIC;
    SFPP2_TX_DIS : out STD_LOGIC;
    SFPP3_TX_DIS : out STD_LOGIC;
    SFPP2_ABS_2 : in STD_LOGIC;
    SFPP2_LOS : in STD_LOGIC;
    SFPP3_LOS : in STD_LOGIC;
    SFPP3_ABS_3 : in STD_LOGIC;
    SFPP6_ABS_6 : in STD_LOGIC;
    SFPP6_TX_DIS : out STD_LOGIC;
    SFPP7_TX_DIS : out STD_LOGIC;
    SFPP7_LOS : in STD_LOGIC;
    SFPP7_ABS_7 : in STD_LOGIC;
    SFPP4_TX_DIS : out STD_LOGIC;
    SFPP4_LOS : in STD_LOGIC;
    SFPP6_LOS : in STD_LOGIC;
    SFPP5_TX_DIS : out STD_LOGIC;
    SFPP4_ABS_4 : in STD_LOGIC;
    FMC_LPC_GTX00_P : out STD_LOGIC;
    FMC_LPC_GTX00_N : out STD_LOGIC;
    FMC_LPC_GRX00_P : in STD_LOGIC;
    FMC_LPC_GRX00_N : in STD_LOGIC;
    FMC_LPC_TX : in STD_LOGIC_VECTOR ( 3 downto 1 );
    FMC_LPC_RX : out STD_LOGIC_VECTOR ( 2 downto 0 );
    HP_UART_TX : in STD_LOGIC;
    HP_UART_RX : out STD_LOGIC;
    EEPROM_IIC_SCL : out STD_LOGIC;
    EEPROM_IIC_SDA : out STD_LOGIC;
    FLASH_SPI_CLK_SW : out STD_LOGIC;
    FLASH_SPI_CS : out STD_LOGIC;
    FLASH_SPI_DI : out STD_LOGIC;
    FLASH_SPI_DO : in STD_LOGIC;
    FLASH_WP_N : out STD_LOGIC;
    FLASH_HOLD : out STD_LOGIC;
    FLASH_SPI_IO_CLK : out STD_LOGIC;
    DEBUG_UART_TX0 : out STD_LOGIC;
    DEBUG_UART_RX0 : in STD_LOGIC;
    DEBUG_UART_TX1 : out STD_LOGIC;
    DEBUG_UART_RX1 : in STD_LOGIC;
    LED1_ON : out STD_LOGIC;
    LED2_ON : out STD_LOGIC;
    LED3_ON : out STD_LOGIC;
    reset : out STD_LOGIC;
    clk_sys : out STD_LOGIC;
    clk_125M : out STD_LOGIC;
    clk_50M : out STD_LOGIC;
    clk_250M : out STD_LOGIC;
    vc_trans_data : out STD_LOGIC_VECTOR ( 319 downto 0 );
    st_trans_data : out STD_LOGIC_VECTOR ( 319 downto 0 );
    trans_start : out STD_LOGIC;
    phy_txd : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rx_comm_err : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rx_verify_err : in STD_LOGIC_VECTOR ( 9 downto 0 );
    phy_rxd : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rxd_data : in STD_LOGIC_VECTOR ( 79 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of st_lc_fpga_top_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of st_lc_fpga_top_0 : entity is "st_lc_fpga_top_0,st_lc_fpga_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of st_lc_fpga_top_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of st_lc_fpga_top_0 : entity is "st_lc_fpga_top,Vivado 2016.1";
end st_lc_fpga_top_0;

architecture STRUCTURE of st_lc_fpga_top_0 is
  attribute AURORA_TX_CNT_WIDTH : integer;
  attribute AURORA_TX_CNT_WIDTH of inst : label is 11;
  attribute AURORA_TX_PERIOD : integer;
  attribute AURORA_TX_PERIOD of inst : label is 50;
  attribute CH_NUM : integer;
  attribute CH_NUM of inst : label is 14;
  attribute PORT_NUM : integer;
  attribute PORT_NUM of inst : label is 1;
  attribute SYS_CLK_FREQ : integer;
  attribute SYS_CLK_FREQ of inst : label is 100;
begin
inst: entity work.st_lc_fpga_top_0_st_lc_fpga_top
     port map (
      DEBUG_UART_RX0 => DEBUG_UART_RX0,
      DEBUG_UART_RX1 => DEBUG_UART_RX1,
      DEBUG_UART_TX0 => DEBUG_UART_TX0,
      DEBUG_UART_TX1 => DEBUG_UART_TX1,
      EEPROM_IIC_SCL => EEPROM_IIC_SCL,
      EEPROM_IIC_SDA => EEPROM_IIC_SDA,
      FLASH_HOLD => FLASH_HOLD,
      FLASH_SPI_CLK_SW => FLASH_SPI_CLK_SW,
      FLASH_SPI_CS => FLASH_SPI_CS,
      FLASH_SPI_DI => FLASH_SPI_DI,
      FLASH_SPI_DO => FLASH_SPI_DO,
      FLASH_SPI_IO_CLK => FLASH_SPI_IO_CLK,
      FLASH_WP_N => FLASH_WP_N,
      FMC_LPC_GRX00_N => FMC_LPC_GRX00_N,
      FMC_LPC_GRX00_P => FMC_LPC_GRX00_P,
      FMC_LPC_GTX00_N => FMC_LPC_GTX00_N,
      FMC_LPC_GTX00_P => FMC_LPC_GTX00_P,
      FMC_LPC_RX(2 downto 0) => FMC_LPC_RX(2 downto 0),
      FMC_LPC_TX(3 downto 1) => FMC_LPC_TX(3 downto 1),
      FMC_LPC_TX0 => FMC_LPC_TX0,
      FPGA_RST_N => FPGA_RST_N,
      FSD_DATA0 => FSD_DATA0,
      FTX_DATA7 => FTX_DATA7,
      HP_UART_RX => HP_UART_RX,
      HP_UART_TX => HP_UART_TX,
      LED1_ON => LED1_ON,
      LED2_ON => LED2_ON,
      LED3_ON => LED3_ON,
      MGT_REFCLK_216_N => MGT_REFCLK_216_N,
      MGT_REFCLK_216_P => MGT_REFCLK_216_P,
      SFPP0_ABS_0 => SFPP0_ABS_0,
      SFPP0_LOS => SFPP0_LOS,
      SFPP0_SCL => SFPP0_SCL,
      SFPP0_SDA => SFPP0_SDA,
      SFPP0_TX_DIS => SFPP0_TX_DIS,
      SFPP10_ABS_10 => SFPP10_ABS_10,
      SFPP10_LOS => SFPP10_LOS,
      SFPP10_SCL => SFPP10_SCL,
      SFPP10_SDA => SFPP10_SDA,
      SFPP10_TX_DIS => SFPP10_TX_DIS,
      SFPP11_ABS_11 => SFPP11_ABS_11,
      SFPP11_LOS => SFPP11_LOS,
      SFPP11_SCL => SFPP11_SCL,
      SFPP11_SDA => SFPP11_SDA,
      SFPP11_TX_DIS => SFPP11_TX_DIS,
      SFPP12_ABS_12 => SFPP12_ABS_12,
      SFPP12_LOS => SFPP12_LOS,
      SFPP12_SCL => SFPP12_SCL,
      SFPP12_SDA => SFPP12_SDA,
      SFPP12_TX_DIS => SFPP12_TX_DIS,
      SFPP13_ABS_13 => SFPP13_ABS_13,
      SFPP13_LOS => SFPP13_LOS,
      SFPP13_SCL => SFPP13_SCL,
      SFPP13_SDA => SFPP13_SDA,
      SFPP13_TX_DIS => SFPP13_TX_DIS,
      SFPP1_ABS_1 => SFPP1_ABS_1,
      SFPP1_LOS => SFPP1_LOS,
      SFPP1_SCL => SFPP1_SCL,
      SFPP1_SDA => SFPP1_SDA,
      SFPP1_TX_DIS => SFPP1_TX_DIS,
      SFPP2_ABS_2 => SFPP2_ABS_2,
      SFPP2_LOS => SFPP2_LOS,
      SFPP2_SCL => SFPP2_SCL,
      SFPP2_SDA => SFPP2_SDA,
      SFPP2_TX_DIS => SFPP2_TX_DIS,
      SFPP3_ABS_3 => SFPP3_ABS_3,
      SFPP3_LOS => SFPP3_LOS,
      SFPP3_SCL => SFPP3_SCL,
      SFPP3_SDA => SFPP3_SDA,
      SFPP3_TX_DIS => SFPP3_TX_DIS,
      SFPP4_ABS_4 => SFPP4_ABS_4,
      SFPP4_LOS => SFPP4_LOS,
      SFPP4_SCL => SFPP4_SCL,
      SFPP4_SDA => SFPP4_SDA,
      SFPP4_TX_DIS => SFPP4_TX_DIS,
      SFPP5_ABS_5 => SFPP5_ABS_5,
      SFPP5_LOS => SFPP5_LOS,
      SFPP5_SCL => SFPP5_SCL,
      SFPP5_SDA => SFPP5_SDA,
      SFPP5_TX_DIS => SFPP5_TX_DIS,
      SFPP6_ABS_6 => SFPP6_ABS_6,
      SFPP6_LOS => SFPP6_LOS,
      SFPP6_SCL => SFPP6_SCL,
      SFPP6_SDA => SFPP6_SDA,
      SFPP6_TX_DIS => SFPP6_TX_DIS,
      SFPP7_ABS_7 => SFPP7_ABS_7,
      SFPP7_LOS => SFPP7_LOS,
      SFPP7_SCL => SFPP7_SCL,
      SFPP7_SDA => SFPP7_SDA,
      SFPP7_TX_DIS => SFPP7_TX_DIS,
      SFPP8_ABS_8 => SFPP8_ABS_8,
      SFPP8_LOS => SFPP8_LOS,
      SFPP8_SCL => SFPP8_SCL,
      SFPP8_SDA => SFPP8_SDA,
      SFPP8_TX_DIS => SFPP8_TX_DIS,
      SFPP9_ABS_9 => SFPP9_ABS_9,
      SFPP9_LOS => SFPP9_LOS,
      SFPP9_SCL => SFPP9_SCL,
      SFPP9_SDA => SFPP9_SDA,
      SFPP9_TX_DIS => SFPP9_TX_DIS,
      SFPP_RD0 => SFPP_RD0,
      SFPP_RD1 => SFPP_RD1,
      SFPP_RD10 => SFPP_RD10,
      SFPP_RD11 => SFPP_RD11,
      SFPP_RD12 => SFPP_RD12,
      SFPP_RD13 => SFPP_RD13,
      SFPP_RD2 => SFPP_RD2,
      SFPP_RD3 => SFPP_RD3,
      SFPP_RD4 => SFPP_RD4,
      SFPP_RD5 => SFPP_RD5,
      SFPP_RD6 => SFPP_RD6,
      SFPP_RD7 => SFPP_RD7,
      SFPP_RD8 => SFPP_RD8,
      SFPP_RD9 => SFPP_RD9,
      SFPP_TD0 => SFPP_TD0,
      SFPP_TD1 => SFPP_TD1,
      SFPP_TD10 => SFPP_TD10,
      SFPP_TD11 => SFPP_TD11,
      SFPP_TD12 => SFPP_TD12,
      SFPP_TD13 => SFPP_TD13,
      SFPP_TD2 => SFPP_TD2,
      SFPP_TD3 => SFPP_TD3,
      SFPP_TD4 => SFPP_TD4,
      SFPP_TD5 => SFPP_TD5,
      SFPP_TD6 => SFPP_TD6,
      SFPP_TD7 => SFPP_TD7,
      SFPP_TD8 => SFPP_TD8,
      SFPP_TD9 => SFPP_TD9,
      TP22 => TP22,
      TP23 => TP23,
      USER_CLK_N => USER_CLK_N,
      USER_CLK_P => USER_CLK_P,
      clk_125M => clk_125M,
      clk_250M => clk_250M,
      clk_50M => clk_50M,
      clk_sys => clk_sys,
      phy_rxd(9 downto 0) => phy_rxd(9 downto 0),
      phy_txd(9 downto 0) => phy_txd(9 downto 0),
      reset => reset,
      rx_comm_err(9 downto 0) => rx_comm_err(9 downto 0),
      rx_verify_err(9 downto 0) => rx_verify_err(9 downto 0),
      rxd_data(79 downto 0) => rxd_data(79 downto 0),
      st_trans_data(319 downto 0) => st_trans_data(319 downto 0),
      trans_start => trans_start,
      vc_trans_data(319 downto 0) => vc_trans_data(319 downto 0)
    );
end STRUCTURE;
