#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1cf45d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cdf710 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1c92b00 .functor NOT 1, L_0x1d2d540, C4<0>, C4<0>, C4<0>;
L_0x1d2c700 .functor XOR 8, L_0x1d2ccd0, L_0x1d2d1b0, C4<00000000>, C4<00000000>;
L_0x1d2d430 .functor XOR 8, L_0x1d2c700, L_0x1d2d340, C4<00000000>, C4<00000000>;
v0x1d29440_0 .net "B3_next_dut", 0 0, v0x1d286c0_0;  1 drivers
v0x1d29500_0 .net "B3_next_ref", 0 0, L_0x1d2ab60;  1 drivers
v0x1d295a0_0 .net "Count_next_dut", 0 0, v0x1d287a0_0;  1 drivers
v0x1d29640_0 .net "Count_next_ref", 0 0, L_0x1d2bd90;  1 drivers
v0x1d296e0_0 .net "S1_next_dut", 0 0, v0x1d28860_0;  1 drivers
v0x1d297d0_0 .net "S1_next_ref", 0 0, L_0x1d2b910;  1 drivers
v0x1d298a0_0 .net "S_next_dut", 0 0, v0x1d28900_0;  1 drivers
v0x1d29970_0 .net "S_next_ref", 0 0, L_0x1d2b6c0;  1 drivers
v0x1d29a40_0 .net "Wait_next_dut", 0 0, v0x1d289c0_0;  1 drivers
v0x1d29ba0_0 .net "Wait_next_ref", 0 0, L_0x1d2c320;  1 drivers
v0x1d29c70_0 .net *"_ivl_10", 7 0, L_0x1d2d340;  1 drivers
v0x1d29d10_0 .net *"_ivl_12", 7 0, L_0x1d2d430;  1 drivers
v0x1d29db0_0 .net *"_ivl_2", 7 0, L_0x1d2cbe0;  1 drivers
v0x1d29e50_0 .net *"_ivl_4", 7 0, L_0x1d2ccd0;  1 drivers
v0x1d29ef0_0 .net *"_ivl_6", 7 0, L_0x1d2d1b0;  1 drivers
v0x1d29f90_0 .net *"_ivl_8", 7 0, L_0x1d2c700;  1 drivers
v0x1d2a050_0 .net "ack", 0 0, v0x1d27570_0;  1 drivers
v0x1d2a0f0_0 .var "clk", 0 0;
v0x1d2a1c0_0 .net "counting_dut", 0 0, v0x1d28bc0_0;  1 drivers
v0x1d2a290_0 .net "counting_ref", 0 0, L_0x1d2c610;  1 drivers
v0x1d2a360_0 .net "d", 0 0, v0x1d276d0_0;  1 drivers
v0x1d2a400_0 .net "done_counting", 0 0, v0x1d27770_0;  1 drivers
v0x1d2a4a0_0 .net "done_dut", 0 0, v0x1d28d70_0;  1 drivers
v0x1d2a570_0 .net "done_ref", 0 0, L_0x1d2c520;  1 drivers
v0x1d2a640_0 .net "shift_ena_dut", 0 0, v0x1d28ed0_0;  1 drivers
v0x1d2a710_0 .net "shift_ena_ref", 0 0, L_0x1d2ca20;  1 drivers
v0x1d2a7e0_0 .net "state", 9 0, v0x1d279d0_0;  1 drivers
v0x1d2a880_0 .var/2u "stats1", 607 0;
v0x1d2a920_0 .var/2u "strobe", 0 0;
v0x1d2a9c0_0 .net "tb_match", 0 0, L_0x1d2d540;  1 drivers
v0x1d2aa90_0 .net "tb_mismatch", 0 0, L_0x1c92b00;  1 drivers
LS_0x1d2cbe0_0_0 .concat [ 1 1 1 1], L_0x1d2ca20, L_0x1d2c610, L_0x1d2c520, L_0x1d2c320;
LS_0x1d2cbe0_0_4 .concat [ 1 1 1 1], L_0x1d2bd90, L_0x1d2b910, L_0x1d2b6c0, L_0x1d2ab60;
L_0x1d2cbe0 .concat [ 4 4 0 0], LS_0x1d2cbe0_0_0, LS_0x1d2cbe0_0_4;
LS_0x1d2ccd0_0_0 .concat [ 1 1 1 1], L_0x1d2ca20, L_0x1d2c610, L_0x1d2c520, L_0x1d2c320;
LS_0x1d2ccd0_0_4 .concat [ 1 1 1 1], L_0x1d2bd90, L_0x1d2b910, L_0x1d2b6c0, L_0x1d2ab60;
L_0x1d2ccd0 .concat [ 4 4 0 0], LS_0x1d2ccd0_0_0, LS_0x1d2ccd0_0_4;
LS_0x1d2d1b0_0_0 .concat [ 1 1 1 1], v0x1d28ed0_0, v0x1d28bc0_0, v0x1d28d70_0, v0x1d289c0_0;
LS_0x1d2d1b0_0_4 .concat [ 1 1 1 1], v0x1d287a0_0, v0x1d28860_0, v0x1d28900_0, v0x1d286c0_0;
L_0x1d2d1b0 .concat [ 4 4 0 0], LS_0x1d2d1b0_0_0, LS_0x1d2d1b0_0_4;
LS_0x1d2d340_0_0 .concat [ 1 1 1 1], L_0x1d2ca20, L_0x1d2c610, L_0x1d2c520, L_0x1d2c320;
LS_0x1d2d340_0_4 .concat [ 1 1 1 1], L_0x1d2bd90, L_0x1d2b910, L_0x1d2b6c0, L_0x1d2ab60;
L_0x1d2d340 .concat [ 4 4 0 0], LS_0x1d2d340_0_0, LS_0x1d2d340_0_4;
L_0x1d2d540 .cmp/eeq 8, L_0x1d2cbe0, L_0x1d2d430;
S_0x1cbc1f0 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x1cdf710;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1cbc3d0 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1cbc410 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1cbc450 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1cbc490 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1cbc4d0 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1cbc510 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1cbc550 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1cbc590 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1cbc5d0 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1cbc610 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1cc31a0 .functor NOT 1, v0x1d276d0_0, C4<0>, C4<0>, C4<0>;
L_0x1cb8c40 .functor AND 1, L_0x1d2ac50, L_0x1cc31a0, C4<1>, C4<1>;
L_0x1cf5bb0 .functor NOT 1, v0x1d276d0_0, C4<0>, C4<0>, C4<0>;
L_0x1cf5c20 .functor AND 1, L_0x1d2adb0, L_0x1cf5bb0, C4<1>, C4<1>;
L_0x1d2af50 .functor OR 1, L_0x1cb8c40, L_0x1cf5c20, C4<0>, C4<0>;
L_0x1d2b130 .functor NOT 1, v0x1d276d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d2b1e0 .functor AND 1, L_0x1d2b060, L_0x1d2b130, C4<1>, C4<1>;
L_0x1d2b2f0 .functor OR 1, L_0x1d2af50, L_0x1d2b1e0, C4<0>, C4<0>;
L_0x1d2b600 .functor AND 1, L_0x1d2b450, v0x1d27570_0, C4<1>, C4<1>;
L_0x1d2b6c0 .functor OR 1, L_0x1d2b2f0, L_0x1d2b600, C4<0>, C4<0>;
L_0x1d2b910 .functor AND 1, L_0x1d2b830, v0x1d276d0_0, C4<1>, C4<1>;
L_0x1d2bb60 .functor NOT 1, v0x1d27770_0, C4<0>, C4<0>, C4<0>;
L_0x1d2bcd0 .functor AND 1, L_0x1d2ba70, L_0x1d2bb60, C4<1>, C4<1>;
L_0x1d2bd90 .functor OR 1, L_0x1d2b9d0, L_0x1d2bcd0, C4<0>, C4<0>;
L_0x1d2bc60 .functor AND 1, L_0x1d2bf70, v0x1d27770_0, C4<1>, C4<1>;
L_0x1d2c160 .functor NOT 1, v0x1d27570_0, C4<0>, C4<0>, C4<0>;
L_0x1d2c260 .functor AND 1, L_0x1d2c060, L_0x1d2c160, C4<1>, C4<1>;
L_0x1d2c320 .functor OR 1, L_0x1d2bc60, L_0x1d2c260, C4<0>, C4<0>;
v0x1cf5d20_0 .net "B3_next", 0 0, L_0x1d2ab60;  alias, 1 drivers
v0x1c913c0_0 .net "Count_next", 0 0, L_0x1d2bd90;  alias, 1 drivers
v0x1c914c0_0 .net "S1_next", 0 0, L_0x1d2b910;  alias, 1 drivers
v0x1c92c50_0 .net "S_next", 0 0, L_0x1d2b6c0;  alias, 1 drivers
v0x1c92cf0_0 .net "Wait_next", 0 0, L_0x1d2c320;  alias, 1 drivers
v0x1c92fe0_0 .net *"_ivl_10", 0 0, L_0x1cf5bb0;  1 drivers
v0x1cf5dc0_0 .net *"_ivl_12", 0 0, L_0x1cf5c20;  1 drivers
v0x1d25750_0 .net *"_ivl_14", 0 0, L_0x1d2af50;  1 drivers
v0x1d25830_0 .net *"_ivl_17", 0 0, L_0x1d2b060;  1 drivers
v0x1d25910_0 .net *"_ivl_18", 0 0, L_0x1d2b130;  1 drivers
v0x1d259f0_0 .net *"_ivl_20", 0 0, L_0x1d2b1e0;  1 drivers
v0x1d25ad0_0 .net *"_ivl_22", 0 0, L_0x1d2b2f0;  1 drivers
v0x1d25bb0_0 .net *"_ivl_25", 0 0, L_0x1d2b450;  1 drivers
v0x1d25c90_0 .net *"_ivl_26", 0 0, L_0x1d2b600;  1 drivers
v0x1d25d70_0 .net *"_ivl_3", 0 0, L_0x1d2ac50;  1 drivers
v0x1d25e50_0 .net *"_ivl_31", 0 0, L_0x1d2b830;  1 drivers
v0x1d25f30_0 .net *"_ivl_35", 0 0, L_0x1d2b9d0;  1 drivers
v0x1d26010_0 .net *"_ivl_37", 0 0, L_0x1d2ba70;  1 drivers
v0x1d260f0_0 .net *"_ivl_38", 0 0, L_0x1d2bb60;  1 drivers
v0x1d261d0_0 .net *"_ivl_4", 0 0, L_0x1cc31a0;  1 drivers
v0x1d262b0_0 .net *"_ivl_40", 0 0, L_0x1d2bcd0;  1 drivers
v0x1d26390_0 .net *"_ivl_45", 0 0, L_0x1d2bf70;  1 drivers
v0x1d26470_0 .net *"_ivl_46", 0 0, L_0x1d2bc60;  1 drivers
v0x1d26550_0 .net *"_ivl_49", 0 0, L_0x1d2c060;  1 drivers
v0x1d26630_0 .net *"_ivl_50", 0 0, L_0x1d2c160;  1 drivers
v0x1d26710_0 .net *"_ivl_52", 0 0, L_0x1d2c260;  1 drivers
v0x1d267f0_0 .net *"_ivl_6", 0 0, L_0x1cb8c40;  1 drivers
v0x1d268d0_0 .net *"_ivl_61", 3 0, L_0x1d2c770;  1 drivers
v0x1d269b0_0 .net *"_ivl_9", 0 0, L_0x1d2adb0;  1 drivers
v0x1d26a90_0 .net "ack", 0 0, v0x1d27570_0;  alias, 1 drivers
v0x1d26b50_0 .net "counting", 0 0, L_0x1d2c610;  alias, 1 drivers
v0x1d26c10_0 .net "d", 0 0, v0x1d276d0_0;  alias, 1 drivers
v0x1d26cd0_0 .net "done", 0 0, L_0x1d2c520;  alias, 1 drivers
v0x1d26fa0_0 .net "done_counting", 0 0, v0x1d27770_0;  alias, 1 drivers
v0x1d27060_0 .net "shift_ena", 0 0, L_0x1d2ca20;  alias, 1 drivers
v0x1d27120_0 .net "state", 9 0, v0x1d279d0_0;  alias, 1 drivers
L_0x1d2ab60 .part v0x1d279d0_0, 6, 1;
L_0x1d2ac50 .part v0x1d279d0_0, 0, 1;
L_0x1d2adb0 .part v0x1d279d0_0, 1, 1;
L_0x1d2b060 .part v0x1d279d0_0, 3, 1;
L_0x1d2b450 .part v0x1d279d0_0, 9, 1;
L_0x1d2b830 .part v0x1d279d0_0, 0, 1;
L_0x1d2b9d0 .part v0x1d279d0_0, 7, 1;
L_0x1d2ba70 .part v0x1d279d0_0, 8, 1;
L_0x1d2bf70 .part v0x1d279d0_0, 8, 1;
L_0x1d2c060 .part v0x1d279d0_0, 9, 1;
L_0x1d2c520 .part v0x1d279d0_0, 9, 1;
L_0x1d2c610 .part v0x1d279d0_0, 8, 1;
L_0x1d2c770 .part v0x1d279d0_0, 4, 4;
L_0x1d2ca20 .reduce/or L_0x1d2c770;
S_0x1d27380 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x1cdf710;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1d27570_0 .var "ack", 0 0;
v0x1d27630_0 .net "clk", 0 0, v0x1d2a0f0_0;  1 drivers
v0x1d276d0_0 .var "d", 0 0;
v0x1d27770_0 .var "done_counting", 0 0;
v0x1d27840_0 .var/2u "fail_onehot", 0 0;
v0x1d27930_0 .var/2u "failed", 0 0;
v0x1d279d0_0 .var "state", 9 0;
v0x1d27a70_0 .net "tb_match", 0 0, L_0x1d2d540;  alias, 1 drivers
E_0x1cb8c00 .event posedge, v0x1d27630_0;
E_0x1cb78c0/0 .event negedge, v0x1d27630_0;
E_0x1cb78c0/1 .event posedge, v0x1d27630_0;
E_0x1cb78c0 .event/or E_0x1cb78c0/0, E_0x1cb78c0/1;
S_0x1d27bd0 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1cdf710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1d27de0 .param/l "B0" 0 4 21, C4<0000001000>;
P_0x1d27e20 .param/l "B1" 0 4 22, C4<0000010000>;
P_0x1d27e60 .param/l "B2" 0 4 23, C4<0000100000>;
P_0x1d27ea0 .param/l "B3" 0 4 24, C4<0001000000>;
P_0x1d27ee0 .param/l "Count" 0 4 25, C4<0010000000>;
P_0x1d27f20 .param/l "S" 0 4 17, C4<0000000001>;
P_0x1d27f60 .param/l "S1" 0 4 18, C4<0000000010>;
P_0x1d27fa0 .param/l "S11" 0 4 19, C4<0000000011>;
P_0x1d27fe0 .param/l "S110" 0 4 20, C4<0000000100>;
P_0x1d28020 .param/l "Wait" 0 4 26, C4<0100000000>;
v0x1d286c0_0 .var "B3_next", 0 0;
v0x1d287a0_0 .var "Count_next", 0 0;
v0x1d28860_0 .var "S1_next", 0 0;
v0x1d28900_0 .var "S_next", 0 0;
v0x1d289c0_0 .var "Wait_next", 0 0;
v0x1d28ad0_0 .net "ack", 0 0, v0x1d27570_0;  alias, 1 drivers
v0x1d28bc0_0 .var "counting", 0 0;
v0x1d28c80_0 .net "d", 0 0, v0x1d276d0_0;  alias, 1 drivers
v0x1d28d70_0 .var "done", 0 0;
v0x1d28e30_0 .net "done_counting", 0 0, v0x1d27770_0;  alias, 1 drivers
v0x1d28ed0_0 .var "shift_ena", 0 0;
v0x1d28f90_0 .net "state", 9 0, v0x1d279d0_0;  alias, 1 drivers
E_0x1cb7250 .event anyedge, v0x1d26fa0_0, v0x1d26a90_0, v0x1d26c10_0, v0x1d27120_0;
S_0x1d29220 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x1cdf710;
 .timescale -12 -12;
E_0x1d09140 .event anyedge, v0x1d2a920_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d2a920_0;
    %nor/r;
    %assign/vec4 v0x1d2a920_0, 0;
    %wait E_0x1d09140;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d27380;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d27930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d27840_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1d27380;
T_2 ;
    %wait E_0x1cb78c0;
    %load/vec4 v0x1d27a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d27930_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1d27380;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1d27570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d27770_0, 0;
    %assign/vec4 v0x1d276d0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1d279d0_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cb78c0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1d27570_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1d27770_0, 0, 1;
    %store/vec4 v0x1d276d0_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1d279d0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1cb8c00;
    %load/vec4 v0x1d27930_0;
    %assign/vec4 v0x1d27840_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cb78c0;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1d27570_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1d27770_0, 0, 1;
    %store/vec4 v0x1d276d0_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1d279d0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1cb8c00;
    %load/vec4 v0x1d27840_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1d27930_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1d27bd0;
T_4 ;
    %wait E_0x1cb7250;
    %load/vec4 v0x1d28f90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 10;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 10;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 10;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 10;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 10;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %jmp T_4.10;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28ed0_0, 0, 1;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 32, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.11, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.12, 8;
T_4.11 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.12, 8;
 ; End of false expr.
    %blend;
T_4.12;
    %store/vec4 v0x1d286c0_0, 0, 1;
    %load/vec4 v0x1d28c80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.18, 4;
    %load/vec4 v0x1d28f90_0;
    %pushi/vec4 1, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.18;
    %flag_set/vec4 8;
    %jmp/1 T_4.17, 8;
    %load/vec4 v0x1d28c80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.19, 4;
    %load/vec4 v0x1d28f90_0;
    %pushi/vec4 2, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.19;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.17;
    %jmp/1 T_4.16, 8;
    %load/vec4 v0x1d28c80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.20, 4;
    %load/vec4 v0x1d28f90_0;
    %pushi/vec4 4, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.20;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.16;
    %jmp/1 T_4.15, 8;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.21, 4;
    %load/vec4 v0x1d28ad0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.21;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.15;
    %jmp/0 T_4.13, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.14, 8;
T_4.13 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.14, 8;
 ; End of false expr.
    %blend;
T_4.14;
    %store/vec4 v0x1d28900_0, 0, 1;
    %load/vec4 v0x1d28c80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.24, 4;
    %load/vec4 v0x1d28f90_0;
    %pushi/vec4 1, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.24;
    %flag_set/vec4 8;
    %jmp/0 T_4.22, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.23, 8;
T_4.22 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.23, 8;
 ; End of false expr.
    %blend;
T_4.23;
    %store/vec4 v0x1d28860_0, 0, 1;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 64, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.25, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.26, 8;
T_4.25 ; End of true expr.
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 128, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.29, 4;
    %load/vec4 v0x1d28e30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.29;
    %flag_set/vec4 9;
    %jmp/0 T_4.27, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.28, 9;
T_4.27 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.28, 9;
 ; End of false expr.
    %blend;
T_4.28;
    %jmp/0 T_4.26, 8;
 ; End of false expr.
    %blend;
T_4.26;
    %store/vec4 v0x1d287a0_0, 0, 1;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.32, 4;
    %load/vec4 v0x1d28ad0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.32;
    %flag_set/vec4 8;
    %jmp/0 T_4.30, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.31, 8;
T_4.30 ; End of true expr.
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 128, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.35, 4;
    %load/vec4 v0x1d28e30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.35;
    %flag_set/vec4 9;
    %jmp/0 T_4.33, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.34, 9;
T_4.33 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.34, 9;
 ; End of false expr.
    %blend;
T_4.34;
    %jmp/0 T_4.31, 8;
 ; End of false expr.
    %blend;
T_4.31;
    %store/vec4 v0x1d289c0_0, 0, 1;
    %jmp T_4.10;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28ed0_0, 0, 1;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 32, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.36, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.37, 8;
T_4.36 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.37, 8;
 ; End of false expr.
    %blend;
T_4.37;
    %store/vec4 v0x1d286c0_0, 0, 1;
    %load/vec4 v0x1d28c80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.43, 4;
    %load/vec4 v0x1d28f90_0;
    %pushi/vec4 1, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.43;
    %flag_set/vec4 8;
    %jmp/1 T_4.42, 8;
    %load/vec4 v0x1d28c80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.44, 4;
    %load/vec4 v0x1d28f90_0;
    %pushi/vec4 2, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.44;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.42;
    %jmp/1 T_4.41, 8;
    %load/vec4 v0x1d28c80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.45, 4;
    %load/vec4 v0x1d28f90_0;
    %pushi/vec4 4, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.45;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.41;
    %jmp/1 T_4.40, 8;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.46, 4;
    %load/vec4 v0x1d28ad0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.46;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.40;
    %jmp/0 T_4.38, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.39, 8;
T_4.38 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.39, 8;
 ; End of false expr.
    %blend;
T_4.39;
    %store/vec4 v0x1d28900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28860_0, 0, 1;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 64, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 128, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.51, 4;
    %load/vec4 v0x1d28e30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.51;
    %flag_set/vec4 9;
    %jmp/0 T_4.49, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.50, 9;
T_4.49 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.50, 9;
 ; End of false expr.
    %blend;
T_4.50;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x1d287a0_0, 0, 1;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.54, 4;
    %load/vec4 v0x1d28ad0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.54;
    %flag_set/vec4 8;
    %jmp/0 T_4.52, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.53, 8;
T_4.52 ; End of true expr.
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 128, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.57, 4;
    %load/vec4 v0x1d28e30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.57;
    %flag_set/vec4 9;
    %jmp/0 T_4.55, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.56, 9;
T_4.55 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.56, 9;
 ; End of false expr.
    %blend;
T_4.56;
    %jmp/0 T_4.53, 8;
 ; End of false expr.
    %blend;
T_4.53;
    %store/vec4 v0x1d289c0_0, 0, 1;
    %jmp T_4.10;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28ed0_0, 0, 1;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 32, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.59, 8;
T_4.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.59, 8;
 ; End of false expr.
    %blend;
T_4.59;
    %store/vec4 v0x1d286c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28860_0, 0, 1;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 64, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.61, 8;
T_4.60 ; End of true expr.
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 128, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.64, 4;
    %load/vec4 v0x1d28e30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.64;
    %flag_set/vec4 9;
    %jmp/0 T_4.62, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.63, 9;
T_4.62 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.63, 9;
 ; End of false expr.
    %blend;
T_4.63;
    %jmp/0 T_4.61, 8;
 ; End of false expr.
    %blend;
T_4.61;
    %store/vec4 v0x1d287a0_0, 0, 1;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.67, 4;
    %load/vec4 v0x1d28ad0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.67;
    %flag_set/vec4 8;
    %jmp/0 T_4.65, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.66, 8;
T_4.65 ; End of true expr.
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 128, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.70, 4;
    %load/vec4 v0x1d28e30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.70;
    %flag_set/vec4 9;
    %jmp/0 T_4.68, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.69, 9;
T_4.68 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.69, 9;
 ; End of false expr.
    %blend;
T_4.69;
    %jmp/0 T_4.66, 8;
 ; End of false expr.
    %blend;
T_4.66;
    %store/vec4 v0x1d289c0_0, 0, 1;
    %jmp T_4.10;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28ed0_0, 0, 1;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 32, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.71, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.72, 8;
T_4.71 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.72, 8;
 ; End of false expr.
    %blend;
T_4.72;
    %store/vec4 v0x1d286c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28860_0, 0, 1;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 64, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.73, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.74, 8;
T_4.73 ; End of true expr.
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 128, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.77, 4;
    %load/vec4 v0x1d28e30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.77;
    %flag_set/vec4 9;
    %jmp/0 T_4.75, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.76, 9;
T_4.75 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.76, 9;
 ; End of false expr.
    %blend;
T_4.76;
    %jmp/0 T_4.74, 8;
 ; End of false expr.
    %blend;
T_4.74;
    %store/vec4 v0x1d287a0_0, 0, 1;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.80, 4;
    %load/vec4 v0x1d28ad0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.80;
    %flag_set/vec4 8;
    %jmp/0 T_4.78, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.79, 8;
T_4.78 ; End of true expr.
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 128, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.83, 4;
    %load/vec4 v0x1d28e30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.83;
    %flag_set/vec4 9;
    %jmp/0 T_4.81, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.82, 9;
T_4.81 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.82, 9;
 ; End of false expr.
    %blend;
T_4.82;
    %jmp/0 T_4.79, 8;
 ; End of false expr.
    %blend;
T_4.79;
    %store/vec4 v0x1d289c0_0, 0, 1;
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d28ed0_0, 0, 1;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 32, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.84, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.85, 8;
T_4.84 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.85, 8;
 ; End of false expr.
    %blend;
T_4.85;
    %store/vec4 v0x1d286c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28860_0, 0, 1;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 64, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.86, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.87, 8;
T_4.86 ; End of true expr.
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 128, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.90, 4;
    %load/vec4 v0x1d28e30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.90;
    %flag_set/vec4 9;
    %jmp/0 T_4.88, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.89, 9;
T_4.88 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.89, 9;
 ; End of false expr.
    %blend;
T_4.89;
    %jmp/0 T_4.87, 8;
 ; End of false expr.
    %blend;
T_4.87;
    %store/vec4 v0x1d287a0_0, 0, 1;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.93, 4;
    %load/vec4 v0x1d28ad0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.93;
    %flag_set/vec4 8;
    %jmp/0 T_4.91, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.92, 8;
T_4.91 ; End of true expr.
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 128, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.96, 4;
    %load/vec4 v0x1d28e30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.96;
    %flag_set/vec4 9;
    %jmp/0 T_4.94, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.95, 9;
T_4.94 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.95, 9;
 ; End of false expr.
    %blend;
T_4.95;
    %jmp/0 T_4.92, 8;
 ; End of false expr.
    %blend;
T_4.92;
    %store/vec4 v0x1d289c0_0, 0, 1;
    %jmp T_4.10;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d28ed0_0, 0, 1;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 32, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.97, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.98, 8;
T_4.97 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.98, 8;
 ; End of false expr.
    %blend;
T_4.98;
    %store/vec4 v0x1d286c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28860_0, 0, 1;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 64, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.99, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.100, 8;
T_4.99 ; End of true expr.
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 128, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.103, 4;
    %load/vec4 v0x1d28e30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.103;
    %flag_set/vec4 9;
    %jmp/0 T_4.101, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.102, 9;
T_4.101 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.102, 9;
 ; End of false expr.
    %blend;
T_4.102;
    %jmp/0 T_4.100, 8;
 ; End of false expr.
    %blend;
T_4.100;
    %store/vec4 v0x1d287a0_0, 0, 1;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.106, 4;
    %load/vec4 v0x1d28ad0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.106;
    %flag_set/vec4 8;
    %jmp/0 T_4.104, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.105, 8;
T_4.104 ; End of true expr.
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 128, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.109, 4;
    %load/vec4 v0x1d28e30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.109;
    %flag_set/vec4 9;
    %jmp/0 T_4.107, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.108, 9;
T_4.107 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.108, 9;
 ; End of false expr.
    %blend;
T_4.108;
    %jmp/0 T_4.105, 8;
 ; End of false expr.
    %blend;
T_4.105;
    %store/vec4 v0x1d289c0_0, 0, 1;
    %jmp T_4.10;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d28ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d286c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28860_0, 0, 1;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 64, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.110, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.111, 8;
T_4.110 ; End of true expr.
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 128, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.114, 4;
    %load/vec4 v0x1d28e30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.114;
    %flag_set/vec4 9;
    %jmp/0 T_4.112, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.113, 9;
T_4.112 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.113, 9;
 ; End of false expr.
    %blend;
T_4.113;
    %jmp/0 T_4.111, 8;
 ; End of false expr.
    %blend;
T_4.111;
    %store/vec4 v0x1d287a0_0, 0, 1;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.117, 4;
    %load/vec4 v0x1d28ad0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.117;
    %flag_set/vec4 8;
    %jmp/0 T_4.115, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.116, 8;
T_4.115 ; End of true expr.
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 128, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.120, 4;
    %load/vec4 v0x1d28e30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.120;
    %flag_set/vec4 9;
    %jmp/0 T_4.118, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.119, 9;
T_4.118 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.119, 9;
 ; End of false expr.
    %blend;
T_4.119;
    %jmp/0 T_4.116, 8;
 ; End of false expr.
    %blend;
T_4.116;
    %store/vec4 v0x1d289c0_0, 0, 1;
    %jmp T_4.10;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d28ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d286c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28860_0, 0, 1;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 64, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.121, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.122, 8;
T_4.121 ; End of true expr.
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 128, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.125, 4;
    %load/vec4 v0x1d28e30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.125;
    %flag_set/vec4 9;
    %jmp/0 T_4.123, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.124, 9;
T_4.123 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.124, 9;
 ; End of false expr.
    %blend;
T_4.124;
    %jmp/0 T_4.122, 8;
 ; End of false expr.
    %blend;
T_4.122;
    %store/vec4 v0x1d287a0_0, 0, 1;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.128, 4;
    %load/vec4 v0x1d28ad0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.128;
    %flag_set/vec4 8;
    %jmp/0 T_4.126, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.127, 8;
T_4.126 ; End of true expr.
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 128, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.131, 4;
    %load/vec4 v0x1d28e30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.131;
    %flag_set/vec4 9;
    %jmp/0 T_4.129, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.130, 9;
T_4.129 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.130, 9;
 ; End of false expr.
    %blend;
T_4.130;
    %jmp/0 T_4.127, 8;
 ; End of false expr.
    %blend;
T_4.127;
    %store/vec4 v0x1d289c0_0, 0, 1;
    %jmp T_4.10;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d28bc0_0, 0, 1;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 64, 0, 10;
    %jmp/1 T_4.136, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 32, 0, 10;
    %flag_or 4, 8;
T_4.136;
    %jmp/1 T_4.135, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 16, 0, 10;
    %flag_or 4, 8;
T_4.135;
    %jmp/1 T_4.134, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 8, 0, 10;
    %flag_or 4, 8;
T_4.134;
    %flag_mov 8, 4;
    %jmp/0 T_4.132, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.133, 8;
T_4.132 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.133, 8;
 ; End of false expr.
    %blend;
T_4.133;
    %store/vec4 v0x1d28ed0_0, 0, 1;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 32, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.137, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.138, 8;
T_4.137 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.138, 8;
 ; End of false expr.
    %blend;
T_4.138;
    %store/vec4 v0x1d286c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28860_0, 0, 1;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 64, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.139, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.140, 8;
T_4.139 ; End of true expr.
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 128, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.143, 4;
    %load/vec4 v0x1d28e30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.143;
    %flag_set/vec4 9;
    %jmp/0 T_4.141, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.142, 9;
T_4.141 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.142, 9;
 ; End of false expr.
    %blend;
T_4.142;
    %jmp/0 T_4.140, 8;
 ; End of false expr.
    %blend;
T_4.140;
    %store/vec4 v0x1d287a0_0, 0, 1;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.146, 4;
    %load/vec4 v0x1d28ad0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.146;
    %flag_set/vec4 8;
    %jmp/0 T_4.144, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.145, 8;
T_4.144 ; End of true expr.
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 128, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.149, 4;
    %load/vec4 v0x1d28e30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.149;
    %flag_set/vec4 9;
    %jmp/0 T_4.147, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.148, 9;
T_4.147 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.148, 9;
 ; End of false expr.
    %blend;
T_4.148;
    %jmp/0 T_4.145, 8;
 ; End of false expr.
    %blend;
T_4.145;
    %store/vec4 v0x1d289c0_0, 0, 1;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d28d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d28bc0_0, 0, 1;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 64, 0, 10;
    %jmp/1 T_4.154, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 32, 0, 10;
    %flag_or 4, 8;
T_4.154;
    %jmp/1 T_4.153, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 16, 0, 10;
    %flag_or 4, 8;
T_4.153;
    %jmp/1 T_4.152, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 8, 0, 10;
    %flag_or 4, 8;
T_4.152;
    %flag_mov 8, 4;
    %jmp/0 T_4.150, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.151, 8;
T_4.150 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.151, 8;
 ; End of false expr.
    %blend;
T_4.151;
    %store/vec4 v0x1d28ed0_0, 0, 1;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 32, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.155, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.156, 8;
T_4.155 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.156, 8;
 ; End of false expr.
    %blend;
T_4.156;
    %store/vec4 v0x1d286c0_0, 0, 1;
    %load/vec4 v0x1d28c80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.162, 4;
    %load/vec4 v0x1d28f90_0;
    %pushi/vec4 1, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.162;
    %flag_set/vec4 8;
    %jmp/1 T_4.161, 8;
    %load/vec4 v0x1d28c80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.163, 4;
    %load/vec4 v0x1d28f90_0;
    %pushi/vec4 2, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.163;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.161;
    %jmp/1 T_4.160, 8;
    %load/vec4 v0x1d28c80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.164, 4;
    %load/vec4 v0x1d28f90_0;
    %pushi/vec4 4, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.164;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.160;
    %jmp/1 T_4.159, 8;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.165, 4;
    %load/vec4 v0x1d28ad0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.165;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.159;
    %jmp/0 T_4.157, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.158, 8;
T_4.157 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.158, 8;
 ; End of false expr.
    %blend;
T_4.158;
    %store/vec4 v0x1d28900_0, 0, 1;
    %load/vec4 v0x1d28c80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.168, 4;
    %load/vec4 v0x1d28f90_0;
    %pushi/vec4 1, 0, 10;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.168;
    %flag_set/vec4 8;
    %jmp/0 T_4.166, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.167, 8;
T_4.166 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.167, 8;
 ; End of false expr.
    %blend;
T_4.167;
    %store/vec4 v0x1d28860_0, 0, 1;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 64, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.169, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.170, 8;
T_4.169 ; End of true expr.
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 128, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.173, 4;
    %load/vec4 v0x1d28e30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.173;
    %flag_set/vec4 9;
    %jmp/0 T_4.171, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.172, 9;
T_4.171 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.172, 9;
 ; End of false expr.
    %blend;
T_4.172;
    %jmp/0 T_4.170, 8;
 ; End of false expr.
    %blend;
T_4.170;
    %store/vec4 v0x1d287a0_0, 0, 1;
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 256, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.176, 4;
    %load/vec4 v0x1d28ad0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.176;
    %flag_set/vec4 8;
    %jmp/0 T_4.174, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.175, 8;
T_4.174 ; End of true expr.
    %load/vec4 v0x1d28f90_0;
    %cmpi/e 128, 0, 10;
    %flag_get/vec4 4;
    %jmp/0 T_4.179, 4;
    %load/vec4 v0x1d28e30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.179;
    %flag_set/vec4 9;
    %jmp/0 T_4.177, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.178, 9;
T_4.177 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.178, 9;
 ; End of false expr.
    %blend;
T_4.178;
    %jmp/0 T_4.175, 8;
 ; End of false expr.
    %blend;
T_4.175;
    %store/vec4 v0x1d289c0_0, 0, 1;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1cdf710;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d2a0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d2a920_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x1cdf710;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d2a0f0_0;
    %inv;
    %store/vec4 v0x1d2a0f0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x1cdf710;
T_7 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d27630_0, v0x1d2aa90_0, v0x1d2a360_0, v0x1d2a400_0, v0x1d2a050_0, v0x1d2a7e0_0, v0x1d29500_0, v0x1d29440_0, v0x1d29970_0, v0x1d298a0_0, v0x1d297d0_0, v0x1d296e0_0, v0x1d29640_0, v0x1d295a0_0, v0x1d29ba0_0, v0x1d29a40_0, v0x1d2a570_0, v0x1d2a4a0_0, v0x1d2a290_0, v0x1d2a1c0_0, v0x1d2a710_0, v0x1d2a640_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1cdf710;
T_8 ;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_8.1 ;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_8.3 ;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_8.5 ;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.7;
T_8.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_8.7 ;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.9;
T_8.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_8.9 ;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.11;
T_8.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_8.11 ;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.12, 4;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.13;
T_8.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_8.13 ;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.15;
T_8.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_8.15 ;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x1cdf710;
T_9 ;
    %wait E_0x1cb78c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d2a880_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2a880_0, 4, 32;
    %load/vec4 v0x1d2a9c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2a880_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d2a880_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2a880_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x1d29500_0;
    %load/vec4 v0x1d29500_0;
    %load/vec4 v0x1d29440_0;
    %xor;
    %load/vec4 v0x1d29500_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2a880_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2a880_0, 4, 32;
T_9.4 ;
    %load/vec4 v0x1d29970_0;
    %load/vec4 v0x1d29970_0;
    %load/vec4 v0x1d298a0_0;
    %xor;
    %load/vec4 v0x1d29970_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2a880_0, 4, 32;
T_9.10 ;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2a880_0, 4, 32;
T_9.8 ;
    %load/vec4 v0x1d297d0_0;
    %load/vec4 v0x1d297d0_0;
    %load/vec4 v0x1d296e0_0;
    %xor;
    %load/vec4 v0x1d297d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.12, 6;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2a880_0, 4, 32;
T_9.14 ;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2a880_0, 4, 32;
T_9.12 ;
    %load/vec4 v0x1d29640_0;
    %load/vec4 v0x1d29640_0;
    %load/vec4 v0x1d295a0_0;
    %xor;
    %load/vec4 v0x1d29640_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.16, 6;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2a880_0, 4, 32;
T_9.18 ;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2a880_0, 4, 32;
T_9.16 ;
    %load/vec4 v0x1d29ba0_0;
    %load/vec4 v0x1d29ba0_0;
    %load/vec4 v0x1d29a40_0;
    %xor;
    %load/vec4 v0x1d29ba0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.20, 6;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2a880_0, 4, 32;
T_9.22 ;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2a880_0, 4, 32;
T_9.20 ;
    %load/vec4 v0x1d2a570_0;
    %load/vec4 v0x1d2a570_0;
    %load/vec4 v0x1d2a4a0_0;
    %xor;
    %load/vec4 v0x1d2a570_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.24, 6;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2a880_0, 4, 32;
T_9.26 ;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2a880_0, 4, 32;
T_9.24 ;
    %load/vec4 v0x1d2a290_0;
    %load/vec4 v0x1d2a290_0;
    %load/vec4 v0x1d2a1c0_0;
    %xor;
    %load/vec4 v0x1d2a290_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.28, 6;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2a880_0, 4, 32;
T_9.30 ;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2a880_0, 4, 32;
T_9.28 ;
    %load/vec4 v0x1d2a710_0;
    %load/vec4 v0x1d2a710_0;
    %load/vec4 v0x1d2a640_0;
    %xor;
    %load/vec4 v0x1d2a710_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.32, 6;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2a880_0, 4, 32;
T_9.34 ;
    %load/vec4 v0x1d2a880_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2a880_0, 4, 32;
T_9.32 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/machine/review2015_fsmonehot/iter8/response4/top_module.sv";
