\hypertarget{group___r_c_c_ex___l_s_e_drive___configuration}{}\doxysection{RCC LSE Drive Configuration}
\label{group___r_c_c_ex___l_s_e_drive___configuration}\index{RCC LSE Drive Configuration@{RCC LSE Drive Configuration}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___l_s_e_drive___configuration_gab5fa5b50304710db2d7f6d583a225da3}{RCC\+\_\+\+LSEDRIVE\+\_\+\+LOW}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___l_s_e_drive___configuration_ga1151beb7f9869e91fe7617936ad0efff}{RCC\+\_\+\+LSEDRIVE\+\_\+\+MEDIUMLOW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9a3c17caf7eb216d874b7cf1d90358e}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___l_s_e_drive___configuration_ga295eed1e1368d526fa0f6356ceecbc48}{RCC\+\_\+\+LSEDRIVE\+\_\+\+MEDIUMHIGH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf168a5913ecf4eb6eb5f87a825aa58}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___l_s_e_drive___configuration_ga90b0854f3813d7ab2781519bfa58fd95}{RCC\+\_\+\+LSEDRIVE\+\_\+\+HIGH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9e761cf5e09906a38e9c7e8e750514c}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___l_s_e_drive___configuration_ga90b0854f3813d7ab2781519bfa58fd95}\label{group___r_c_c_ex___l_s_e_drive___configuration_ga90b0854f3813d7ab2781519bfa58fd95}} 
\index{RCC LSE Drive Configuration@{RCC LSE Drive Configuration}!RCC\_LSEDRIVE\_HIGH@{RCC\_LSEDRIVE\_HIGH}}
\index{RCC\_LSEDRIVE\_HIGH@{RCC\_LSEDRIVE\_HIGH}!RCC LSE Drive Configuration@{RCC LSE Drive Configuration}}
\doxysubsubsection{\texorpdfstring{RCC\_LSEDRIVE\_HIGH}{RCC\_LSEDRIVE\_HIGH}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LSEDRIVE\+\_\+\+HIGH~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9e761cf5e09906a38e9c7e8e750514c}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV}}}

Xtal mode higher driving capability 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc__ex_8h_source_l00796}{796}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc__ex_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___l_s_e_drive___configuration_gab5fa5b50304710db2d7f6d583a225da3}\label{group___r_c_c_ex___l_s_e_drive___configuration_gab5fa5b50304710db2d7f6d583a225da3}} 
\index{RCC LSE Drive Configuration@{RCC LSE Drive Configuration}!RCC\_LSEDRIVE\_LOW@{RCC\_LSEDRIVE\_LOW}}
\index{RCC\_LSEDRIVE\_LOW@{RCC\_LSEDRIVE\_LOW}!RCC LSE Drive Configuration@{RCC LSE Drive Configuration}}
\doxysubsubsection{\texorpdfstring{RCC\_LSEDRIVE\_LOW}{RCC\_LSEDRIVE\_LOW}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LSEDRIVE\+\_\+\+LOW~(0x00000000U)}

Xtal mode lower driving capability 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc__ex_8h_source_l00793}{793}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc__ex_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___l_s_e_drive___configuration_ga295eed1e1368d526fa0f6356ceecbc48}\label{group___r_c_c_ex___l_s_e_drive___configuration_ga295eed1e1368d526fa0f6356ceecbc48}} 
\index{RCC LSE Drive Configuration@{RCC LSE Drive Configuration}!RCC\_LSEDRIVE\_MEDIUMHIGH@{RCC\_LSEDRIVE\_MEDIUMHIGH}}
\index{RCC\_LSEDRIVE\_MEDIUMHIGH@{RCC\_LSEDRIVE\_MEDIUMHIGH}!RCC LSE Drive Configuration@{RCC LSE Drive Configuration}}
\doxysubsubsection{\texorpdfstring{RCC\_LSEDRIVE\_MEDIUMHIGH}{RCC\_LSEDRIVE\_MEDIUMHIGH}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LSEDRIVE\+\_\+\+MEDIUMHIGH~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf168a5913ecf4eb6eb5f87a825aa58}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+0}}}

Xtal mode medium high driving capability 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc__ex_8h_source_l00795}{795}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc__ex_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___l_s_e_drive___configuration_ga1151beb7f9869e91fe7617936ad0efff}\label{group___r_c_c_ex___l_s_e_drive___configuration_ga1151beb7f9869e91fe7617936ad0efff}} 
\index{RCC LSE Drive Configuration@{RCC LSE Drive Configuration}!RCC\_LSEDRIVE\_MEDIUMLOW@{RCC\_LSEDRIVE\_MEDIUMLOW}}
\index{RCC\_LSEDRIVE\_MEDIUMLOW@{RCC\_LSEDRIVE\_MEDIUMLOW}!RCC LSE Drive Configuration@{RCC LSE Drive Configuration}}
\doxysubsubsection{\texorpdfstring{RCC\_LSEDRIVE\_MEDIUMLOW}{RCC\_LSEDRIVE\_MEDIUMLOW}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LSEDRIVE\+\_\+\+MEDIUMLOW~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9a3c17caf7eb216d874b7cf1d90358e}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+1}}}

Xtal mode medium low driving capability 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc__ex_8h_source_l00794}{794}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc__ex_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

