
---------- Begin Simulation Statistics ----------
final_tick                               342150704500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  68713                       # Simulator instruction rate (inst/s)
host_mem_usage                                 667108                       # Number of bytes of host memory used
host_op_rate                                   126991                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1455.32                       # Real time elapsed on the host
host_tick_rate                              235102701                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184812628                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.342151                       # Number of seconds simulated
sim_ticks                                342150704500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184812628                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.843014                       # CPI: cycles per instruction
system.cpu.discardedOps                          3907                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       464739138                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.146134                       # IPC: instructions per cycle
system.cpu.numCycles                        684301409                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                98417144     53.25%     53.25% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114667      0.06%     53.31% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       5      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                2      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.31% # Class of committed instruction
system.cpu.op_class_0::MemRead                1305605      0.71%     54.02% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84975205     45.98%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184812628                       # Class of committed instruction
system.cpu.tickCycles                       219562271                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2634092                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5284804                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2650062                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          354                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5300873                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            354                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10731612                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10723648                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1278                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10724194                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10722940                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.988307                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2637                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             128                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  5                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              123                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           82                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     80898344                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         80898344                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     80898379                       # number of overall hits
system.cpu.dcache.overall_hits::total        80898379                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5299095                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5299095                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5299107                       # number of overall misses
system.cpu.dcache.overall_misses::total       5299107                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 502967967000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 502967967000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 502967967000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 502967967000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86197439                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86197439                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86197486                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86197486                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.061476                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.061476                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.061476                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061476                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 94915.823740                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 94915.823740                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 94915.608800                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 94915.608800                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2649649                       # number of writebacks
system.cpu.dcache.writebacks::total           2649649                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2648813                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2648813                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2648813                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2648813                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2650282                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2650282                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2650289                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2650289                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 246914425000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 246914425000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 246915165500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 246915165500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030747                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030747                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030747                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030747                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 93165.340518                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93165.340518                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 93165.373852                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93165.373852                       # average overall mshr miss latency
system.cpu.dcache.replacements                2649778                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1266463                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1266463                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          167                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           167                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     14067500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14067500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1266630                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1266630                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000132                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000132                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 84236.526946                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84236.526946                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          159                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          159                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13136000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13136000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 82616.352201                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82616.352201                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     79631881                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       79631881                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5298928                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5298928                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 502953899500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 502953899500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84930809                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84930809                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 94916.160306                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94916.160306                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2648805                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2648805                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2650123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2650123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 246901289000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 246901289000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 93165.973428                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93165.973428                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           35                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            35                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           47                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           47                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.255319                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.255319                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       740500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       740500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.148936                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.148936                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 105785.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 105785.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       105000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       105000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.020000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.020000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       105000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       105000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       104000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       104000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.020000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.020000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       104000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       104000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           50                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           50                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 342150704500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.747491                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            83548768                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2650290                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.524387                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.747491                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999507                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999507                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          433                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         175045462                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        175045462                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 342150704500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 342150704500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 342150704500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45696929                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            1307112                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169366                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32305593                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32305593                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32305593                       # number of overall hits
system.cpu.icache.overall_hits::total        32305593                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          521                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            521                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          521                       # number of overall misses
system.cpu.icache.overall_misses::total           521                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     43537000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     43537000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     43537000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     43537000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32306114                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32306114                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32306114                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32306114                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 83564.299424                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83564.299424                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 83564.299424                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83564.299424                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          284                       # number of writebacks
system.cpu.icache.writebacks::total               284                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          521                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          521                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          521                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          521                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     43016000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43016000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     43016000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43016000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 82564.299424                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82564.299424                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 82564.299424                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82564.299424                       # average overall mshr miss latency
system.cpu.icache.replacements                    284                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32305593                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32305593                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          521                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           521                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     43537000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     43537000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32306114                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32306114                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 83564.299424                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83564.299424                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          521                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          521                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     43016000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43016000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 82564.299424                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82564.299424                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 342150704500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           216.068278                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32306114                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               521                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          62007.896353                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   216.068278                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.844017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.844017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          237                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          237                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          64612749                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         64612749                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 342150704500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 342150704500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 342150704500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 342150704500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184812628                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   54                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   42                       # number of demand (read+write) hits
system.l2.demand_hits::total                       96                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  54                       # number of overall hits
system.l2.overall_hits::.cpu.data                  42                       # number of overall hits
system.l2.overall_hits::total                      96                       # number of overall hits
system.l2.demand_misses::.cpu.inst                467                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2650248                       # number of demand (read+write) misses
system.l2.demand_misses::total                2650715                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               467                       # number of overall misses
system.l2.overall_misses::.cpu.data           2650248                       # number of overall misses
system.l2.overall_misses::total               2650715                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     41585500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 242939335500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     242980921000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     41585500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 242939335500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    242980921000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              521                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2650290                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2650811                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             521                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2650290                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2650811                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.896353                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999984                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999964                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.896353                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999984                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999964                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 89048.179872                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91666.642329                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91666.181012                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 89048.179872                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91666.642329                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91666.181012                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2633752                       # number of writebacks
system.l2.writebacks::total                   2633752                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           467                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2650246                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2650713                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          467                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2650246                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2650713                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     36915500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 216436762500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 216473678000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     36915500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 216436762500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 216473678000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.896353                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999963                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.896353                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999963                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79048.179872                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81666.668868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81666.207545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79048.179872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81666.668868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81666.207545                       # average overall mshr miss latency
system.l2.replacements                        2634445                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2649649                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2649649                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2649649                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2649649                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          279                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              279                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          279                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          279                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2650111                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2650111                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 242925965000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  242925965000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2650123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2650123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91666.335863                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91666.335863                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2650111                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2650111                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 216424855000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 216424855000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81666.335863                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81666.335863                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             54                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 54                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          467                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              467                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     41585500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41585500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          521                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            521                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.896353                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.896353                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 89048.179872                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89048.179872                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          467                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          467                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     36915500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36915500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.896353                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.896353                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79048.179872                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79048.179872                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            30                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                30                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          137                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             137                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     13370500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     13370500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          167                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           167                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.820359                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.820359                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97594.890511                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97594.890511                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          135                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          135                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     11907500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11907500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.808383                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.808383                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88203.703704                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88203.703704                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 342150704500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16238.999880                       # Cycle average of tags in use
system.l2.tags.total_refs                     5300845                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2650829                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999693                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.653607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         4.195499                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16234.150774                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.990854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991150                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          704                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7020                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8581                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45057605                       # Number of tag accesses
system.l2.tags.data_accesses                 45057605                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 342150704500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5267504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       934.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5300492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000476720750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       329204                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       329204                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10332856                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4955308                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2650713                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2633752                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5301426                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5267504                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.39                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5301426                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5267504                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2650218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2650222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 328828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 329200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 329207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 329210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 329213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 329210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 329210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 329257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 329258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 329212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 329206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 329209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 329210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 329207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 329209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 329207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       329204                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.103759                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.004721                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     49.006992                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       329203    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        329204                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       329204                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000665                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.045943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           329124     99.98%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               49      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               23      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        329204                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               339291264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            337120256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    991.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    985.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  342150688000                       # Total gap between requests
system.mem_ctrls.avgGap                      64746.51                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        59776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    339231488                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    337118912                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 174706.640126178652                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 991468038.903307318687                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 985293636.886256933212                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          934                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5300492                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5267504                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     33023000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 203360584500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 8276996465250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     35356.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     38366.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1571331.79                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        59776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    339231488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     339291264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        59776                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        59776                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    337120256                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    337120256                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          467                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      2650246                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2650713                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2633752                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2633752                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       174707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    991468039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        991642746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       174707                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       174707                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    985297565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       985297565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    985297565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       174707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    991468039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1976940311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5301426                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5267483                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       331342                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       331400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       331178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       331304                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       331478                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       331590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       331428                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       331354                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       331408                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       331386                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       331234                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       331310                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       331206                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       331170                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       331306                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       331332                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       329222                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       329212                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       329082                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       329174                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       329364                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       329444                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       329343                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       329272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       329288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       329274                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       329134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       329088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       329088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       329090                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       329180                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       329228                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            103991870000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26507130000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       203393607500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19615.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           38365.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4893851                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4890744                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.31                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.85                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       784311                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   862.425400                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   771.750914                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   285.895612                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1547      0.20%      0.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        58531      7.46%      7.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        27197      3.47%     11.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        24302      3.10%     14.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        35000      4.46%     18.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        24373      3.11%     21.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        42920      5.47%     27.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        27186      3.47%     30.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       543255     69.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       784311                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             339291264                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          337118912                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              991.642746                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              985.293637                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   15.44                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               7.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 342150704500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2800857780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1488679830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18928668360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13750069860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 27008510880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  82563293880                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  61858886400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  208398966990                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   609.085307                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 157986989000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  11424920000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 172738795500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2799144180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1487780415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18923513280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13746191400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 27008510880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  82559290200                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  61862257920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  208386688275                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   609.049420                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 157996656750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  11424920000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 172729127750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 342150704500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                602                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2633752                       # Transaction distribution
system.membus.trans_dist::CleanEvict              339                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2650111                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2650111                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           602                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      7935517                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                7935517                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    676411520                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               676411520                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2650713                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2650713    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2650713                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 342150704500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         26377365500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        24560333750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               688                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5283401                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          284                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             822                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2650123                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2650123                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           521                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          167                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1326                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7950358                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               7951684                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       103040                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    678392192                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              678495232                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2634445                       # Total snoops (count)
system.tol2bus.snoopTraffic                 337120256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5285256                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000072                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008479                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5284876     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    380      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5285256                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 342150704500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         7950302500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1302500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6625725998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
