<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="d" filename="/home/jasmin/0.git-repo/verilator/include/verilated_std.sv" language="1800-2023"/>
    <file id="bh" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/custom/adc/adc.sv" language="1800-2023"/>
    <file id="bg" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/custom/adc/adc_core.sv" language="1800-2023"/>
    <file id="bo" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/custom/dac/dac.sv" language="1800-2023"/>
    <file id="bl" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/custom/dac/hann_gen.sv" language="1800-2023"/>
    <file id="bk" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/custom/dac/hann_lut.sv" language="1800-2023"/>
    <file id="bm" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/custom/dac/mixer.sv" language="1800-2023"/>
    <file id="bn" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/custom/dac/ping_gen.sv" language="1800-2023"/>
    <file id="bj" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/custom/dac/sin_gen.sv" language="1800-2023"/>
    <file id="bi" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/custom/dac/sin_lut.sv" language="1800-2023"/>
    <file id="g" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/fpgatech_lib/GOWIN/fpga_iddr.sv" language="1800-2023"/>
    <file id="f" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/fpgatech_lib/GOWIN/fpga_ilvds.sv" language="1800-2023"/>
    <file id="e" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/fpgatech_lib/GOWIN/fpga_iobuf.sv" language="1800-2023"/>
    <file id="h" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/fpgatech_lib/GOWIN/fpga_iser8.sv" language="1800-2023"/>
    <file id="i" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/fpgatech_lib/GOWIN/fpga_obuf.sv" language="1800-2023"/>
    <file id="k" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/fpgatech_lib/GOWIN/fpga_oddr.sv" language="1800-2023"/>
    <file id="j" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/fpgatech_lib/GOWIN/fpga_olvds.sv" language="1800-2023"/>
    <file id="l" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/fpgatech_lib/GOWIN/fpga_oser10.sv" language="1800-2023"/>
    <file id="m" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/fpgatech_lib/GOWIN/fpga_pll.sv" language="1800-2023"/>
    <file id="x" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.cpu/cpu.PICORV32/picorv32.CHILI.sv" language="1800-2023"/>
    <file id="v" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.cpu/imem.sv" language="1800-2023"/>
    <file id="y" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.cpu/soc_cpu.PICORV32.sv" language="1800-2023"/>
    <file id="ba" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.csr/csr_if.sv" language="1800-2023"/>
    <file id="z" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.csr/csr_pkg.sv" language="1800-2023"/>
    <file id="bb" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.csr/soc_csr.sv" language="1800-2023"/>
    <file id="r" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.infra/clk_rst_gen.sv" language="1800-2023"/>
    <file id="t" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.infra/debounce.sv" language="1800-2023"/>
    <file id="q" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.infra/soc_fabric.sv" language="1800-2023"/>
    <file id="o" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.infra/soc_if.sv" language="1800-2023"/>
    <file id="n" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.infra/soc_pkg.sv" language="1800-2023"/>
    <file id="p" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.infra/soc_ram.sv" language="1800-2023"/>
    <file id="u" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.infra/sync_fifo_ram.sv" language="1800-2023"/>
    <file id="s" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.infra/uart.WITH-FIFO.sv" language="1800-2023"/>
    <file id="be" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.sdram/sdram_ctrl.sv" language="1800-2023"/>
    <file id="bd" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.sdram/sdram_if.sv" language="1800-2023"/>
    <file id="bc" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.sdram/sdram_pkg.sv" language="1800-2023"/>
    <file id="bf" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.sdram/soc_sdram.sv" language="1800-2023"/>
    <file id="c" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/top.filelist" language="1800-2023"/>
    <file id="bp" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/top.sv" language="1800-2023"/>
    <file id="w" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../3.build/imem.INIT.vh" language="1800-2023"/>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2023"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2023"/>
    <file id="bu" filename="models/bfm_adc.sv" language="1800-2023"/>
    <file id="bt" filename="models/bfm_dac.sv" language="1800-2023"/>
    <file id="bs" filename="models/bfm_uart.sv" language="1800-2023"/>
    <file id="bq" filename="models/gowin.prim_sim.CHILI.v" language="1800-2023"/>
    <file id="br" filename="models/sdr_sdram/sdr.CHILI.sv" language="1800-2023"/>
    <file id="bv" filename="tb.sv" language="1800-2023"/>
  </files>
  <module_files>
    <file id="bv" filename="tb.sv" language="1800-2023"/>
    <file id="bp" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/top.sv" language="1800-2023"/>
    <file id="br" filename="models/sdr_sdram/sdr.CHILI.sv" language="1800-2023"/>
    <file id="bs" filename="models/bfm_uart.sv" language="1800-2023"/>
    <file id="bt" filename="models/bfm_dac.sv" language="1800-2023"/>
    <file id="bu" filename="models/bfm_adc.sv" language="1800-2023"/>
    <file id="q" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.infra/soc_fabric.sv" language="1800-2023"/>
    <file id="r" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.infra/clk_rst_gen.sv" language="1800-2023"/>
    <file id="s" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.infra/uart.WITH-FIFO.sv" language="1800-2023"/>
    <file id="t" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.infra/debounce.sv" language="1800-2023"/>
    <file id="y" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.cpu/soc_cpu.PICORV32.sv" language="1800-2023"/>
    <file id="bb" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.csr/soc_csr.sv" language="1800-2023"/>
    <file id="bf" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.sdram/soc_sdram.sv" language="1800-2023"/>
    <file id="bo" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/custom/dac/dac.sv" language="1800-2023"/>
    <file id="p" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.infra/soc_ram.sv" language="1800-2023"/>
    <file id="bh" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/custom/adc/adc.sv" language="1800-2023"/>
    <file id="m" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/fpgatech_lib/GOWIN/fpga_pll.sv" language="1800-2023"/>
    <file id="o" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.infra/soc_if.sv" language="1800-2023"/>
    <file id="v" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.cpu/imem.sv" language="1800-2023"/>
    <file id="ba" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.csr/csr_if.sv" language="1800-2023"/>
    <file id="be" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.sdram/sdram_ctrl.sv" language="1800-2023"/>
    <file id="bn" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/custom/dac/ping_gen.sv" language="1800-2023"/>
    <file id="x" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.cpu/cpu.PICORV32/picorv32.CHILI.sv" language="1800-2023"/>
    <file id="bg" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/custom/adc/adc_core.sv" language="1800-2023"/>
    <file id="e" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/fpgatech_lib/GOWIN/fpga_iobuf.sv" language="1800-2023"/>
    <file id="f" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/fpgatech_lib/GOWIN/fpga_ilvds.sv" language="1800-2023"/>
    <file id="i" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/fpgatech_lib/GOWIN/fpga_obuf.sv" language="1800-2023"/>
    <file id="k" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/fpgatech_lib/GOWIN/fpga_oddr.sv" language="1800-2023"/>
    <file id="bd" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.sdram/sdram_if.sv" language="1800-2023"/>
    <file id="bj" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/custom/dac/sin_gen.sv" language="1800-2023"/>
    <file id="bl" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/custom/dac/hann_gen.sv" language="1800-2023"/>
    <file id="bm" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/custom/dac/mixer.sv" language="1800-2023"/>
    <file id="u" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/ip.infra/sync_fifo_ram.sv" language="1800-2023"/>
    <file id="bi" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/custom/dac/sin_lut.sv" language="1800-2023"/>
    <file id="bk" filename="/mnt/d/Projects/GitHub-repo/eduSOC/4.sim/../1.hw/custom/dac/hann_lut.sv" language="1800-2023"/>
    <file id="bq" filename="models/gowin.prim_sim.CHILI.v" language="1800-2023"/>
  </module_files>
  <cells>
    <cell loc="bv,19,8,19,10" name="tb" submodname="tb" hier="tb">
      <cell loc="bv,82,8,82,11" name="dut" submodname="top" hier="tb.dut">
        <cell loc="bp,80,16,80,25" name="u_clk_rst" submodname="clk_rst_gen" hier="tb.dut.u_clk_rst">
          <cell loc="r,32,13,32,18" name="u_pll" submodname="fpga_pll" hier="tb.dut.u_clk_rst.u_pll">
            <cell loc="m,57,4,57,9" name="u_pll" submodname="rPLL__DGz1_Fz2_FB3_DDz3" hier="tb.dut.u_clk_rst.u_pll.u_pll"/>
            <cell loc="m,83,4,83,12" name="u_clkdiv" submodname="CLKDIV" hier="tb.dut.u_clk_rst.u_pll.u_clkdiv"/>
          </cell>
        </cell>
        <cell loc="bp,92,30,92,40" name="u_debounce" submodname="debounce" hier="tb.dut.u_debounce"/>
        <cell loc="bp,106,11,106,18" name="bus_cpu" submodname="soc_if" hier="tb.dut.bus_cpu"/>
        <cell loc="bp,107,11,107,18" name="bus_adc" submodname="soc_if" hier="tb.dut.bus_adc"/>
        <cell loc="bp,108,11,108,19" name="bus_dmem" submodname="soc_if" hier="tb.dut.bus_dmem"/>
        <cell loc="bp,109,11,109,18" name="bus_csr" submodname="soc_if" hier="tb.dut.bus_csr"/>
        <cell loc="bp,110,11,110,20" name="bus_sdram" submodname="soc_if" hier="tb.dut.bus_sdram"/>
        <cell loc="bp,112,11,112,14" name="csr" submodname="csr_if" hier="tb.dut.csr"/>
        <cell loc="bp,123,4,123,9" name="u_cpu" submodname="soc_cpu" hier="tb.dut.u_cpu">
          <cell loc="y,156,5,156,10" name="u_cpu" submodname="picorv32__P0_S8000" hier="tb.dut.u_cpu.u_cpu"/>
          <cell loc="y,205,5,205,11" name="u_imem" submodname="imem" hier="tb.dut.u_cpu.u_imem"/>
        </cell>
        <cell loc="bp,132,14,132,22" name="u_fabric" submodname="soc_fabric" hier="tb.dut.u_fabric"/>
        <cell loc="bp,142,41,142,47" name="u_dmem" submodname="soc_ram__N2000" hier="tb.dut.u_dmem"/>
        <cell loc="bp,147,11,147,16" name="u_csr" submodname="soc_csr" hier="tb.dut.u_csr"/>
        <cell loc="bp,153,13,153,20" name="u_sdram" submodname="soc_sdram" hier="tb.dut.u_sdram">
          <cell loc="bf,45,13,45,16" name="pad" submodname="sdram_if" hier="tb.dut.u_sdram.pad"/>
          <cell loc="bf,47,15,47,27" name="u_sdram_ctrl" submodname="sdram_ctrl" hier="tb.dut.u_sdram.u_sdram_ctrl">
            <cell loc="be,84,14,84,24" name="u_oddr_clk" submodname="fpga_oddr" hier="tb.dut.u_sdram.u_sdram_ctrl.u_oddr_clk">
              <cell loc="k,27,4,27,10" name="u_oddr" submodname="ODDR" hier="tb.dut.u_sdram.u_sdram_ctrl.u_oddr_clk.u_oddr"/>
            </cell>
            <cell loc="be,99,15,99,23" name="u_pad_dq" submodname="fpga_iobuf" hier="tb.dut.u_sdram.u_sdram_ctrl.u_pad_dq">
              <cell loc="e,25,10,25,17" name="u_iobuf" submodname="IOBUF" hier="tb.dut.u_sdram.u_sdram_ctrl.u_pad_dq.u_iobuf"/>
            </cell>
            <cell loc="be,113,14,113,23" name="u_pad_cmd" submodname="fpga_obuf" hier="tb.dut.u_sdram.u_sdram_ctrl.u_pad_cmd">
              <cell loc="i,22,9,22,15" name="u_obuf" submodname="OBUF" hier="tb.dut.u_sdram.u_sdram_ctrl.u_pad_cmd.u_obuf"/>
            </cell>
          </cell>
        </cell>
        <cell loc="bp,174,8,174,14" name="u_uart" submodname="uart" hier="tb.dut.u_uart">
          <cell loc="s,252,6,252,15" name="u_rx_fifo" submodname="sync_fifo_ram__D8" hier="tb.dut.u_uart.u_rx_fifo"/>
          <cell loc="s,425,6,425,15" name="u_tx_fifo" submodname="sync_fifo_ram__D8" hier="tb.dut.u_uart.u_tx_fifo"/>
        </cell>
        <cell loc="bp,200,3,200,8" name="u_adc" submodname="adc__S532" hier="tb.dut.u_adc">
          <cell loc="bh,49,42,49,47" name="u_adc" submodname="adc_core__S532" hier="tb.dut.u_adc.u_adc">
            <cell loc="bg,121,14,121,24" name="u_oddr_clk" submodname="fpga_oddr" hier="tb.dut.u_adc.u_adc.u_oddr_clk">
              <cell loc="k,27,4,27,10" name="u_oddr" submodname="ODDR" hier="tb.dut.u_adc.u_adc.u_oddr_clk.u_oddr"/>
            </cell>
            <cell loc="bg,132,15,132,26" name="u_pad_ivlds" submodname="fpga_ilvds" hier="tb.dut.u_adc.u_adc.u_pad_ivlds">
              <cell loc="f,47,15,47,22" name="u_ilvds" submodname="TLVDS_IBUF" hier="tb.dut.u_adc.u_adc.u_pad_ivlds.u_ilvds"/>
            </cell>
            <cell loc="bg,314,6,314,12" name="u_fifo" submodname="sync_fifo_ram__D18" hier="tb.dut.u_adc.u_adc.u_fifo"/>
          </cell>
        </cell>
        <cell loc="bp,219,7,219,12" name="u_dac" submodname="dac" hier="tb.dut.u_dac">
          <cell loc="bo,41,13,41,23" name="u_ping_gen" submodname="ping_gen" hier="tb.dut.u_dac.u_ping_gen">
            <cell loc="bn,36,12,36,21" name="u_sin_gen" submodname="sin_gen" hier="tb.dut.u_dac.u_ping_gen.u_sin_gen">
              <cell loc="bj,95,12,95,21" name="u_sin_lut" submodname="sin_lut" hier="tb.dut.u_dac.u_ping_gen.u_sin_gen.u_sin_lut"/>
            </cell>
            <cell loc="bn,49,13,49,23" name="u_hann_gen" submodname="hann_gen" hier="tb.dut.u_dac.u_ping_gen.u_hann_gen">
              <cell loc="bl,99,13,99,23" name="u_hann_lut" submodname="hann_lut" hier="tb.dut.u_dac.u_ping_gen.u_hann_gen.u_hann_lut"/>
            </cell>
            <cell loc="bn,62,10,62,17" name="u_mixer" submodname="mixer" hier="tb.dut.u_dac.u_ping_gen.u_mixer"/>
          </cell>
        </cell>
      </cell>
      <cell loc="bv,129,8,129,17" name="bfm_sdram" submodname="sdr" hier="tb.bfm_sdram"/>
      <cell loc="bv,151,13,151,21" name="bfm_uart" submodname="bfm_uart" hier="tb.bfm_uart"/>
      <cell loc="bv,171,4,171,11" name="bfm_dac" submodname="bfm_dac" hier="tb.bfm_dac"/>
      <cell loc="bv,180,12,180,19" name="bfm_adc" submodname="bfm_adc" hier="tb.bfm_adc"/>
    </cell>
  </cells>
  <netlist>
    <module loc="bv,19,8,19,10" name="tb" origName="tb" topModule="1">
      <var loc="bv,20,18,20,28" name="RUN_SIM_US" dtype_id="1" vartype="int" origName="RUN_SIM_US" param="true">
        <const loc="bv,20,31,20,37" name="32&apos;sh7530" dtype_id="2"/>
      </var>
      <var loc="bv,23,15,23,29" name="DLY_PCB_PAD_PS" dtype_id="2" vartype="logic" origName="DLY_PCB_PAD_PS" localparam="true">
        <const loc="bv,23,32,23,37" name="32&apos;sh3e8" dtype_id="2"/>
      </var>
      <var loc="bv,27,16,27,30" name="HALF_PERIOD_PS" dtype_id="2" vartype="logic" origName="HALF_PERIOD_PS" localparam="true">
        <const loc="bv,27,33,27,39" name="32&apos;sh4856" dtype_id="2"/>
      </var>
      <var loc="bv,28,16,28,22" name="clk_27" dtype_id="3" vartype="logic" origName="clk_27"/>
      <var loc="bv,29,16,29,24" name="clk_fpll" dtype_id="4" vartype="logic" origName="clk_fpll"/>
      <var loc="bv,30,16,30,19" name="key" dtype_id="5" vartype="logic" origName="key"/>
      <initial loc="bv,32,4,32,11">
        <begin loc="bv,32,12,32,17">
          <assign loc="bv,33,16,33,17" dtype_id="5">
            <const loc="bv,33,18,33,22" name="2&apos;h0" dtype_id="6"/>
            <varref loc="bv,33,7,33,10" name="key" dtype_id="5"/>
          </assign>
          <assign loc="bv,34,16,34,17" dtype_id="3">
            <const loc="bv,34,18,34,22" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bv,34,7,34,13" name="clk_27" dtype_id="3"/>
          </assign>
          <assign loc="bv,35,16,35,17" dtype_id="4">
            <const loc="bv,35,18,35,20" name="3&apos;h0" dtype_id="4"/>
            <varref loc="bv,35,7,35,15" name="clk_fpll" dtype_id="4"/>
          </assign>
          <fork loc="bv,37,7,37,11">
            <while loc="bv,38,10,38,17">
              <begin>
              </begin>
              <begin>
                <const loc="bv,38,10,38,17" name="1&apos;h1" dtype_id="3"/>
              </begin>
              <begin>
                <begin loc="bv,38,25,38,34" name="clock_gen">
                  <delay loc="bv,39,13,39,14">
                    <const loc="bv,39,30,39,31" name="18518.0" dtype_id="7"/>
                    <assign loc="bv,39,44,39,45" dtype_id="3">
                      <not loc="bv,39,46,39,47" dtype_id="3">
                        <varref loc="bv,39,47,39,53" name="clk_27" dtype_id="3"/>
                      </not>
                      <varref loc="bv,39,37,39,43" name="clk_27" dtype_id="3"/>
                    </assign>
                  </delay>
                </begin>
              </begin>
            </while>
            <begin loc="bv,42,17,42,24" name="run_sim">
              <delay loc="bv,43,13,43,14">
                <const loc="bv,43,26,43,27" name="30000000000.0" dtype_id="7"/>
              </delay>
              <finish loc="bv,44,13,44,20"/>
            </begin>
          </fork>
        </begin>
      </initial>
      <var loc="bv,50,17,50,24" name="uart_rx" dtype_id="3" vartype="logic" origName="uart_rx"/>
      <var loc="bv,50,26,50,33" name="uart_tx" dtype_id="3" vartype="logic" origName="uart_tx"/>
      <var loc="bv,51,17,51,22" name="led_n" dtype_id="8" vartype="logic" origName="led_n"/>
      <var loc="bv,53,17,53,28" name="O_sdram_clk" dtype_id="3" vartype="logic" origName="O_sdram_clk"/>
      <var loc="bv,54,17,54,28" name="O_sdram_cke" dtype_id="3" vartype="logic" origName="O_sdram_cke"/>
      <var loc="bv,55,17,55,29" name="O_sdram_cs_n" dtype_id="3" vartype="logic" origName="O_sdram_cs_n"/>
      <var loc="bv,57,17,57,30" name="O_sdram_ras_n" dtype_id="3" vartype="logic" origName="O_sdram_ras_n"/>
      <var loc="bv,58,17,58,30" name="O_sdram_cas_n" dtype_id="3" vartype="logic" origName="O_sdram_cas_n"/>
      <var loc="bv,59,17,59,30" name="O_sdram_wen_n" dtype_id="3" vartype="logic" origName="O_sdram_wen_n"/>
      <var loc="bv,60,17,60,27" name="O_sdram_ba" dtype_id="6" vartype="logic" origName="O_sdram_ba"/>
      <var loc="bv,61,17,61,29" name="O_sdram_addr" dtype_id="9" vartype="logic" origName="O_sdram_addr"/>
      <var loc="bv,62,17,62,28" name="O_sdram_dqm" dtype_id="10" vartype="logic" origName="O_sdram_dqm"/>
      <var loc="bv,63,17,63,28" name="IO_sdram_dq" dtype_id="11" vartype="logic" origName="IO_sdram_dq"/>
      <var loc="bv,65,17,65,24" name="adc_ssr" dtype_id="5" vartype="logic" origName="adc_ssr"/>
      <var loc="bv,66,17,66,27" name="adc_inject" dtype_id="5" vartype="logic" origName="adc_inject"/>
      <var loc="bv,67,17,67,27" name="adc_pwdn_n" dtype_id="5" vartype="logic" origName="adc_pwdn_n"/>
      <var loc="bv,68,17,68,26" name="adc_start" dtype_id="5" vartype="logic" origName="adc_start"/>
      <var loc="bv,69,17,69,24" name="adc_clk" dtype_id="5" vartype="logic" origName="adc_clk"/>
      <var loc="bv,69,29,69,40" name="adc_clk_dly" dtype_id="5" vartype="logic" origName="adc_clk_dly"/>
      <var loc="bv,70,17,70,27" name="adc_dout_p" dtype_id="5" vartype="logic" origName="adc_dout_p"/>
      <var loc="bv,70,29,70,43" name="adc_dout_p_dly" dtype_id="5" vartype="logic" origName="adc_dout_p_dly"/>
      <var loc="bv,71,17,71,27" name="adc_dout_n" dtype_id="5" vartype="logic" origName="adc_dout_n"/>
      <var loc="bv,71,29,71,43" name="adc_dout_n_dly" dtype_id="5" vartype="logic" origName="adc_dout_n_dly"/>
      <var loc="bv,73,17,73,28" name="dac_clk_out" dtype_id="3" vartype="logic" origName="dac_clk_out"/>
      <var loc="bv,74,17,74,24" name="dac_pwd" dtype_id="3" vartype="logic" origName="dac_pwd"/>
      <var loc="bv,75,17,75,25" name="dac_data" dtype_id="12" vartype="logic" origName="dac_data"/>
      <always loc="bv,77,4,77,10">
        <sentree loc="bv,77,11,77,12">
          <senitem loc="bv,77,13,77,20" edgeType="CHANGED">
            <varref loc="bv,77,13,77,20" name="adc_clk" dtype_id="5"/>
          </senitem>
        </sentree>
        <delay loc="bv,77,25,77,26">
          <const loc="bv,77,42,77,43" name="1000.0" dtype_id="7"/>
          <assign loc="bv,77,64,77,65" dtype_id="5">
            <varref loc="bv,77,66,77,73" name="adc_clk" dtype_id="5"/>
            <varref loc="bv,77,49,77,60" name="adc_clk_dly" dtype_id="5"/>
          </assign>
        </delay>
      </always>
      <always loc="bv,78,4,78,10">
        <sentree loc="bv,78,11,78,12">
          <senitem loc="bv,78,13,78,23" edgeType="CHANGED">
            <varref loc="bv,78,13,78,23" name="adc_dout_p" dtype_id="5"/>
          </senitem>
        </sentree>
        <delay loc="bv,78,25,78,26">
          <const loc="bv,78,42,78,43" name="1000.0" dtype_id="7"/>
          <assign loc="bv,78,64,78,65" dtype_id="5">
            <varref loc="bv,78,66,78,76" name="adc_dout_p" dtype_id="5"/>
            <varref loc="bv,78,49,78,63" name="adc_dout_p_dly" dtype_id="5"/>
          </assign>
        </delay>
      </always>
      <always loc="bv,79,4,79,10">
        <sentree loc="bv,79,11,79,12">
          <senitem loc="bv,79,13,79,23" edgeType="CHANGED">
            <varref loc="bv,79,13,79,23" name="adc_dout_n" dtype_id="5"/>
          </senitem>
        </sentree>
        <delay loc="bv,79,25,79,26">
          <const loc="bv,79,42,79,43" name="1000.0" dtype_id="7"/>
          <assign loc="bv,79,64,79,65" dtype_id="5">
            <varref loc="bv,79,66,79,76" name="adc_dout_n" dtype_id="5"/>
            <varref loc="bv,79,49,79,63" name="adc_dout_n_dly" dtype_id="5"/>
          </assign>
        </delay>
      </always>
      <instance loc="bv,82,8,82,11" name="dut" defName="top" origName="dut">
        <port loc="bv,83,8,83,14" name="clk_27" direction="in" portIndex="1">
          <varref loc="bv,83,23,83,29" name="clk_27" dtype_id="3"/>
        </port>
        <port loc="bv,84,8,84,16" name="clk_fpll" direction="in" portIndex="2">
          <varref loc="bv,84,23,84,31" name="clk_fpll" dtype_id="4"/>
        </port>
        <port loc="bv,85,8,85,11" name="key" direction="in" portIndex="3">
          <varref loc="bv,85,23,85,26" name="key" dtype_id="5"/>
        </port>
        <port loc="bv,86,8,86,13" name="led_n" direction="out" portIndex="4">
          <varref loc="bv,86,23,86,28" name="led_n" dtype_id="8"/>
        </port>
        <port loc="bv,88,8,88,15" name="uart_rx" direction="in" portIndex="5">
          <varref loc="bv,88,23,88,30" name="uart_rx" dtype_id="3"/>
        </port>
        <port loc="bv,89,8,89,15" name="uart_tx" direction="out" portIndex="6">
          <varref loc="bv,89,23,89,30" name="uart_tx" dtype_id="3"/>
        </port>
        <port loc="bv,92,8,92,19" name="O_sdram_clk" direction="out" portIndex="7">
          <varref loc="bv,92,23,92,34" name="O_sdram_clk" dtype_id="3"/>
        </port>
        <port loc="bv,93,8,93,19" name="O_sdram_cke" direction="out" portIndex="8">
          <varref loc="bv,93,23,93,34" name="O_sdram_cke" dtype_id="3"/>
        </port>
        <port loc="bv,94,8,94,20" name="O_sdram_cs_n" direction="out" portIndex="9">
          <varref loc="bv,94,23,94,35" name="O_sdram_cs_n" dtype_id="3"/>
        </port>
        <port loc="bv,96,8,96,21" name="O_sdram_ras_n" direction="out" portIndex="10">
          <varref loc="bv,96,23,96,36" name="O_sdram_ras_n" dtype_id="3"/>
        </port>
        <port loc="bv,97,8,97,21" name="O_sdram_cas_n" direction="out" portIndex="11">
          <varref loc="bv,97,23,97,36" name="O_sdram_cas_n" dtype_id="3"/>
        </port>
        <port loc="bv,98,8,98,21" name="O_sdram_wen_n" direction="out" portIndex="12">
          <varref loc="bv,98,23,98,36" name="O_sdram_wen_n" dtype_id="3"/>
        </port>
        <port loc="bv,100,8,100,18" name="O_sdram_ba" direction="out" portIndex="13">
          <varref loc="bv,100,23,100,33" name="O_sdram_ba" dtype_id="6"/>
        </port>
        <port loc="bv,101,8,101,20" name="O_sdram_addr" direction="out" portIndex="14">
          <varref loc="bv,101,23,101,35" name="O_sdram_addr" dtype_id="9"/>
        </port>
        <port loc="bv,102,8,102,19" name="O_sdram_dqm" direction="out" portIndex="15">
          <varref loc="bv,102,23,102,34" name="O_sdram_dqm" dtype_id="10"/>
        </port>
        <port loc="bv,104,8,104,19" name="IO_sdram_dq" direction="inout" portIndex="16">
          <varref loc="bv,104,23,104,34" name="IO_sdram_dq" dtype_id="11"/>
        </port>
        <port loc="bv,107,8,107,15" name="adc_ssr" direction="out" portIndex="17">
          <varref loc="bv,107,23,107,30" name="adc_ssr" dtype_id="5"/>
        </port>
        <port loc="bv,108,8,108,18" name="adc_inject" direction="out" portIndex="18">
          <varref loc="bv,108,23,108,33" name="adc_inject" dtype_id="5"/>
        </port>
        <port loc="bv,109,8,109,18" name="adc_pwdn_n" direction="out" portIndex="19">
          <varref loc="bv,109,23,109,33" name="adc_pwdn_n" dtype_id="5"/>
        </port>
        <port loc="bv,110,8,110,17" name="adc_start" direction="out" portIndex="20">
          <varref loc="bv,110,23,110,32" name="adc_start" dtype_id="5"/>
        </port>
        <port loc="bv,111,8,111,15" name="adc_clk" direction="out" portIndex="21">
          <varref loc="bv,111,23,111,30" name="adc_clk" dtype_id="5"/>
        </port>
        <port loc="bv,112,8,112,18" name="adc_dout_p" direction="in" portIndex="22">
          <varref loc="bv,112,23,112,37" name="adc_dout_p_dly" dtype_id="5"/>
        </port>
        <port loc="bv,113,8,113,18" name="adc_dout_n" direction="in" portIndex="23">
          <varref loc="bv,113,23,113,37" name="adc_dout_n_dly" dtype_id="5"/>
        </port>
        <port loc="bv,116,8,116,19" name="dac_clk_out" direction="out" portIndex="24">
          <varref loc="bv,116,23,116,34" name="dac_clk_out" dtype_id="3"/>
        </port>
        <port loc="bv,117,8,117,15" name="dac_pwd" direction="out" portIndex="25">
          <varref loc="bv,117,23,117,30" name="dac_pwd" dtype_id="3"/>
        </port>
        <port loc="bv,118,8,118,16" name="dac_data" direction="out" portIndex="26">
          <varref loc="bv,118,23,118,31" name="dac_data" dtype_id="12"/>
        </port>
      </instance>
      <var loc="bv,126,18,126,23" name="Dq_in" dtype_id="11" vartype="sdram_data_t" origName="Dq_in"/>
      <var loc="bv,126,25,126,31" name="Dq_out" dtype_id="11" vartype="sdram_data_t" origName="Dq_out"/>
      <var loc="bv,127,18,127,32" name="Data_in_enable" dtype_id="3" vartype="logic" origName="Data_in_enable"/>
      <var loc="bv,127,34,127,49" name="Data_out_enable" dtype_id="3" vartype="logic" origName="Data_out_enable"/>
      <instance loc="bv,129,8,129,17" name="bfm_sdram" defName="sdr" origName="bfm_sdram">
        <port loc="bv,130,8,130,11" name="Clk" direction="in" portIndex="1">
          <varref loc="bv,130,25,130,36" name="O_sdram_clk" dtype_id="3"/>
        </port>
        <port loc="bv,131,8,131,11" name="Cke" direction="in" portIndex="2">
          <varref loc="bv,131,25,131,36" name="O_sdram_cke" dtype_id="3"/>
        </port>
        <port loc="bv,132,8,132,12" name="Cs_n" direction="in" portIndex="3">
          <varref loc="bv,132,25,132,37" name="O_sdram_cs_n" dtype_id="3"/>
        </port>
        <port loc="bv,134,8,134,13" name="Ras_n" direction="in" portIndex="4">
          <varref loc="bv,134,25,134,38" name="O_sdram_ras_n" dtype_id="3"/>
        </port>
        <port loc="bv,135,8,135,13" name="Cas_n" direction="in" portIndex="5">
          <varref loc="bv,135,25,135,38" name="O_sdram_cas_n" dtype_id="3"/>
        </port>
        <port loc="bv,136,8,136,12" name="We_n" direction="in" portIndex="6">
          <varref loc="bv,136,25,136,38" name="O_sdram_wen_n" dtype_id="3"/>
        </port>
        <port loc="bv,138,8,138,10" name="Ba" direction="in" portIndex="7">
          <varref loc="bv,138,25,138,35" name="O_sdram_ba" dtype_id="6"/>
        </port>
        <port loc="bv,139,8,139,12" name="Addr" direction="in" portIndex="8">
          <varref loc="bv,139,25,139,37" name="O_sdram_addr" dtype_id="9"/>
        </port>
        <port loc="bv,140,8,140,11" name="Dqm" direction="in" portIndex="9">
          <varref loc="bv,140,25,140,36" name="O_sdram_dqm" dtype_id="10"/>
        </port>
        <port loc="bv,143,8,143,13" name="Dq_in" direction="in" portIndex="10">
          <varref loc="bv,143,25,143,36" name="IO_sdram_dq" dtype_id="11"/>
        </port>
        <port loc="bv,144,8,144,14" name="Dq_out" direction="out" portIndex="11">
          <varref loc="bv,144,25,144,36" name="IO_sdram_dq" dtype_id="11"/>
        </port>
      </instance>
      <instance loc="bv,151,13,151,21" name="bfm_uart" defName="bfm_uart" origName="bfm_uart">
        <port loc="bv,152,8,152,15" name="uart_rx" direction="in" portIndex="1">
          <varref loc="bv,152,18,152,25" name="uart_tx" dtype_id="3"/>
        </port>
        <port loc="bv,153,8,153,15" name="uart_tx" direction="out" portIndex="2">
          <varref loc="bv,153,18,153,25" name="uart_rx" dtype_id="3"/>
        </port>
      </instance>
      <instance loc="bv,171,4,171,11" name="bfm_dac" defName="bfm_dac" origName="bfm_dac">
        <port loc="bv,172,8,172,19" name="dac_clk_out" direction="in" portIndex="1">
          <varref loc="bv,172,24,172,35" name="dac_clk_out" dtype_id="3"/>
        </port>
        <port loc="bv,173,8,173,16" name="dac_data" direction="in" portIndex="2">
          <varref loc="bv,173,24,173,32" name="dac_data" dtype_id="12"/>
        </port>
      </instance>
      <instance loc="bv,180,12,180,19" name="bfm_adc" defName="bfm_adc" origName="bfm_adc">
        <port loc="bv,181,7,181,17" name="adc_pwdn_n" direction="in" portIndex="1">
          <varref loc="bv,181,19,181,29" name="adc_pwdn_n" dtype_id="5"/>
        </port>
        <port loc="bv,183,7,183,14" name="adc_clk" direction="in" portIndex="2">
          <varref loc="bv,183,19,183,30" name="adc_clk_dly" dtype_id="5"/>
        </port>
        <port loc="bv,184,7,184,16" name="adc_start" direction="in" portIndex="3">
          <varref loc="bv,184,19,184,28" name="adc_start" dtype_id="5"/>
        </port>
        <port loc="bv,186,7,186,17" name="adc_dout_p" direction="out" portIndex="4">
          <varref loc="bv,186,19,186,29" name="adc_dout_p" dtype_id="5"/>
        </port>
        <port loc="bv,187,7,187,17" name="adc_dout_n" direction="out" portIndex="5">
          <varref loc="bv,187,19,187,29" name="adc_dout_n" dtype_id="5"/>
        </port>
        <range loc="bv,180,19,180,20">
          <const loc="bv,180,20,180,21" name="32&apos;sh2" dtype_id="2"/>
          <const loc="bv,180,22,180,23" name="32&apos;sh1" dtype_id="2"/>
        </range>
      </instance>
    </module>
    <package loc="a,0,0,0,0" name="$unit" origName="__024unit">
      <task loc="x,53,9,53,24" name="empty_statement"/>
    </package>
    <module loc="bp,23,8,23,11" name="top" origName="top">
      <var loc="bp,28,24,28,30" name="clk_27" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="clk_27"/>
      <var loc="bp,29,24,29,32" name="clk_fpll" dtype_id="4" dir="input" pinIndex="2" vartype="logic" origName="clk_fpll"/>
      <var loc="bp,30,24,30,27" name="key" dtype_id="5" dir="input" pinIndex="3" vartype="logic" origName="key"/>
      <var loc="bp,31,24,31,29" name="led_n" dtype_id="8" dir="output" pinIndex="4" vartype="logic" origName="led_n"/>
      <var loc="bp,33,24,33,31" name="uart_rx" dtype_id="3" dir="input" pinIndex="5" vartype="logic" origName="uart_rx"/>
      <var loc="bp,34,24,34,31" name="uart_tx" dtype_id="3" dir="output" pinIndex="6" vartype="logic" origName="uart_tx"/>
      <var loc="bp,40,24,40,35" name="O_sdram_clk" dtype_id="3" dir="output" pinIndex="7" vartype="logic" origName="O_sdram_clk"/>
      <var loc="bp,41,24,41,35" name="O_sdram_cke" dtype_id="3" dir="output" pinIndex="8" vartype="logic" origName="O_sdram_cke"/>
      <var loc="bp,42,24,42,36" name="O_sdram_cs_n" dtype_id="3" dir="output" pinIndex="9" vartype="logic" origName="O_sdram_cs_n"/>
      <var loc="bp,44,24,44,37" name="O_sdram_ras_n" dtype_id="3" dir="output" pinIndex="10" vartype="logic" origName="O_sdram_ras_n"/>
      <var loc="bp,45,24,45,37" name="O_sdram_cas_n" dtype_id="3" dir="output" pinIndex="11" vartype="logic" origName="O_sdram_cas_n"/>
      <var loc="bp,46,24,46,37" name="O_sdram_wen_n" dtype_id="3" dir="output" pinIndex="12" vartype="logic" origName="O_sdram_wen_n"/>
      <var loc="bp,48,24,48,34" name="O_sdram_ba" dtype_id="6" dir="output" pinIndex="13" vartype="logic" origName="O_sdram_ba"/>
      <var loc="bp,49,24,49,36" name="O_sdram_addr" dtype_id="9" dir="output" pinIndex="14" vartype="logic" origName="O_sdram_addr"/>
      <var loc="bp,50,24,50,35" name="O_sdram_dqm" dtype_id="10" dir="output" pinIndex="15" vartype="logic" origName="O_sdram_dqm"/>
      <var loc="bp,52,24,52,35" name="IO_sdram_dq" dtype_id="11" dir="inout" pinIndex="16" vartype="logic" origName="IO_sdram_dq"/>
      <var loc="bp,55,24,55,31" name="adc_ssr" dtype_id="5" dir="output" pinIndex="17" vartype="logic" origName="adc_ssr"/>
      <var loc="bp,56,24,56,34" name="adc_inject" dtype_id="5" dir="output" pinIndex="18" vartype="logic" origName="adc_inject"/>
      <var loc="bp,57,24,57,34" name="adc_pwdn_n" dtype_id="5" dir="output" pinIndex="19" vartype="logic" origName="adc_pwdn_n"/>
      <var loc="bp,58,24,58,33" name="adc_start" dtype_id="5" dir="output" pinIndex="20" vartype="logic" origName="adc_start"/>
      <var loc="bp,59,24,59,31" name="adc_clk" dtype_id="5" dir="output" pinIndex="21" vartype="logic" origName="adc_clk"/>
      <var loc="bp,60,24,60,34" name="adc_dout_p" dtype_id="5" dir="input" pinIndex="22" vartype="logic" origName="adc_dout_p"/>
      <var loc="bp,61,24,61,34" name="adc_dout_n" dtype_id="5" dir="input" pinIndex="23" vartype="logic" origName="adc_dout_n"/>
      <var loc="bp,64,24,64,35" name="dac_clk_out" dtype_id="3" dir="output" pinIndex="24" vartype="logic" origName="dac_clk_out"/>
      <var loc="bp,65,24,65,31" name="dac_pwd" dtype_id="3" dir="output" pinIndex="25" vartype="logic" origName="dac_pwd"/>
      <var loc="bp,66,24,66,32" name="dac_data" dtype_id="12" dir="output" pinIndex="26" vartype="logic" origName="dac_data"/>
      <var loc="bp,72,16,72,22" name="clk_54" dtype_id="3" vartype="logic" origName="clk_54"/>
      <var loc="bp,73,16,73,24" name="srst54_n" dtype_id="3" vartype="logic" origName="srst54_n"/>
      <var loc="bp,75,16,75,25" name="strobe_27" dtype_id="3" vartype="logic" origName="strobe_27"/>
      <var loc="bp,76,16,76,24" name="tick_1us" dtype_id="3" vartype="logic" origName="tick_1us"/>
      <var loc="bp,77,16,77,28" name="tick_cca15us" dtype_id="3" vartype="logic" origName="tick_cca15us"/>
      <var loc="bp,78,16,78,26" name="key1_clean" dtype_id="3" vartype="logic" origName="key1_clean"/>
      <instance loc="bp,80,16,80,25" name="u_clk_rst" defName="clk_rst_gen" origName="u_clk_rst">
        <port loc="bp,81,8,81,14" name="clk_27" direction="in" portIndex="1">
          <varref loc="bp,81,19,81,25" name="clk_27" dtype_id="3"/>
        </port>
        <port loc="bp,82,8,82,16" name="clk_fpll" direction="in" portIndex="2">
          <varref loc="bp,82,19,82,27" name="clk_fpll" dtype_id="4"/>
        </port>
        <port loc="bp,83,8,83,17" name="force_rst" direction="in" portIndex="3">
          <sel loc="bp,83,22,83,23" dtype_id="3">
            <varref loc="bp,83,19,83,22" name="key" dtype_id="5"/>
            <const loc="bp,83,23,83,24" name="2&apos;h1" dtype_id="13"/>
            <const loc="bp,83,22,83,23" name="32&apos;h1" dtype_id="11"/>
          </sel>
        </port>
        <port loc="bp,85,8,85,14" name="clk_54" direction="out" portIndex="4">
          <varref loc="bp,85,19,85,25" name="clk_54" dtype_id="3"/>
        </port>
        <port loc="bp,86,8,86,16" name="srst54_n" direction="out" portIndex="5">
          <varref loc="bp,86,19,86,27" name="srst54_n" dtype_id="3"/>
        </port>
        <port loc="bp,88,8,88,17" name="strobe_27" direction="out" portIndex="6">
          <varref loc="bp,88,19,88,28" name="strobe_27" dtype_id="3"/>
        </port>
        <port loc="bp,89,8,89,16" name="tick_1us" direction="out" portIndex="7">
          <varref loc="bp,89,19,89,27" name="tick_1us" dtype_id="3"/>
        </port>
      </instance>
      <instance loc="bp,92,30,92,40" name="u_debounce" defName="debounce" origName="u_debounce">
        <port loc="bp,93,8,93,14" name="arst_n" direction="in" portIndex="1">
          <varref loc="bp,93,19,93,27" name="srst54_n" dtype_id="3"/>
        </port>
        <port loc="bp,94,8,94,11" name="clk" direction="in" portIndex="2">
          <varref loc="bp,94,19,94,25" name="clk_54" dtype_id="3"/>
        </port>
        <port loc="bp,95,8,95,17" name="tick_15us" direction="in" portIndex="3">
          <varref loc="bp,95,19,95,31" name="tick_cca15us" dtype_id="3"/>
        </port>
        <port loc="bp,96,8,96,11" name="inp" direction="in" portIndex="4">
          <sel loc="bp,96,22,96,23" dtype_id="3">
            <varref loc="bp,96,19,96,22" name="key" dtype_id="5"/>
            <const loc="bp,96,23,96,24" name="2&apos;h0" dtype_id="13"/>
            <const loc="bp,96,22,96,23" name="32&apos;h1" dtype_id="11"/>
          </sel>
        </port>
        <port loc="bp,97,8,97,11" name="out" direction="out" portIndex="5">
          <varref loc="bp,97,19,97,29" name="key1_clean" dtype_id="3"/>
        </port>
      </instance>
      <var loc="bp,103,15,103,29" name="NUM_WORDS_IMEM" dtype_id="2" vartype="logic" origName="NUM_WORDS_IMEM" localparam="true">
        <const loc="bp,103,32,103,36" name="32&apos;sh2000" dtype_id="2"/>
      </var>
      <var loc="bp,104,15,104,29" name="NUM_WORDS_DMEM" dtype_id="2" vartype="logic" origName="NUM_WORDS_DMEM" localparam="true">
        <const loc="bp,104,32,104,36" name="32&apos;sh2000" dtype_id="2"/>
      </var>
      <instance loc="bp,106,11,106,18" name="bus_cpu" defName="soc_if" origName="bus_cpu">
        <port loc="bp,106,23,106,29" name="arst_n" direction="in" portIndex="1">
          <varref loc="bp,106,30,106,38" name="srst54_n" dtype_id="3"/>
        </port>
        <port loc="bp,106,42,106,45" name="clk" direction="in" portIndex="2">
          <varref loc="bp,106,46,106,52" name="clk_54" dtype_id="3"/>
        </port>
      </instance>
      <var loc="bp,106,11,106,18" name="bus_cpu__Viftop" dtype_id="14" vartype="ifaceref" origName="bus_cpu__Viftop"/>
      <instance loc="bp,107,11,107,18" name="bus_adc" defName="soc_if" origName="bus_adc">
        <port loc="bp,107,23,107,29" name="arst_n" direction="in" portIndex="1">
          <varref loc="bp,107,30,107,38" name="srst54_n" dtype_id="3"/>
        </port>
        <port loc="bp,107,42,107,45" name="clk" direction="in" portIndex="2">
          <varref loc="bp,107,46,107,52" name="clk_54" dtype_id="3"/>
        </port>
      </instance>
      <var loc="bp,107,11,107,18" name="bus_adc__Viftop" dtype_id="15" vartype="ifaceref" origName="bus_adc__Viftop"/>
      <instance loc="bp,108,11,108,19" name="bus_dmem" defName="soc_if" origName="bus_dmem">
        <port loc="bp,108,23,108,29" name="arst_n" direction="in" portIndex="1">
          <varref loc="bp,108,30,108,38" name="srst54_n" dtype_id="3"/>
        </port>
        <port loc="bp,108,42,108,45" name="clk" direction="in" portIndex="2">
          <varref loc="bp,108,46,108,52" name="clk_54" dtype_id="3"/>
        </port>
      </instance>
      <var loc="bp,108,11,108,19" name="bus_dmem__Viftop" dtype_id="16" vartype="ifaceref" origName="bus_dmem__Viftop"/>
      <instance loc="bp,109,11,109,18" name="bus_csr" defName="soc_if" origName="bus_csr">
        <port loc="bp,109,23,109,29" name="arst_n" direction="in" portIndex="1">
          <varref loc="bp,109,30,109,38" name="srst54_n" dtype_id="3"/>
        </port>
        <port loc="bp,109,42,109,45" name="clk" direction="in" portIndex="2">
          <varref loc="bp,109,46,109,52" name="clk_54" dtype_id="3"/>
        </port>
      </instance>
      <var loc="bp,109,11,109,18" name="bus_csr__Viftop" dtype_id="17" vartype="ifaceref" origName="bus_csr__Viftop"/>
      <instance loc="bp,110,11,110,20" name="bus_sdram" defName="soc_if" origName="bus_sdram">
        <port loc="bp,110,23,110,29" name="arst_n" direction="in" portIndex="1">
          <varref loc="bp,110,30,110,38" name="srst54_n" dtype_id="3"/>
        </port>
        <port loc="bp,110,42,110,45" name="clk" direction="in" portIndex="2">
          <varref loc="bp,110,46,110,52" name="clk_54" dtype_id="3"/>
        </port>
      </instance>
      <var loc="bp,110,11,110,20" name="bus_sdram__Viftop" dtype_id="18" vartype="ifaceref" origName="bus_sdram__Viftop"/>
      <instance loc="bp,112,11,112,14" name="csr" defName="csr_if" origName="csr"/>
      <var loc="bp,112,11,112,14" name="csr__Viftop" dtype_id="19" vartype="ifaceref" origName="csr__Viftop"/>
      <var loc="bp,114,17,114,24" name="imem_we" dtype_id="3" vartype="logic" origName="imem_we"/>
      <var loc="bp,115,17,115,27" name="imem_waddr" dtype_id="20" vartype="logic" origName="imem_waddr"/>
      <var loc="bp,116,17,116,26" name="imem_wdat" dtype_id="11" vartype="logic" origName="imem_wdat"/>
      <instance loc="bp,123,4,123,9" name="u_cpu" defName="soc_cpu" origName="u_cpu">
        <port loc="bp,124,7,124,10" name="bus" portIndex="1">
          <varref loc="bp,124,19,124,26" name="bus_cpu__Viftop" dtype_id="14"/>
        </port>
        <port loc="bp,126,7,126,14" name="imem_we" direction="in" portIndex="2">
          <varref loc="bp,126,19,126,26" name="imem_we" dtype_id="3"/>
        </port>
        <port loc="bp,127,7,127,17" name="imem_waddr" direction="in" portIndex="3">
          <varref loc="bp,127,19,127,29" name="imem_waddr" dtype_id="20"/>
        </port>
        <port loc="bp,128,7,128,16" name="imem_wdat" direction="in" portIndex="4">
          <varref loc="bp,128,19,128,28" name="imem_wdat" dtype_id="11"/>
        </port>
      </instance>
      <instance loc="bp,132,14,132,22" name="u_fabric" defName="soc_fabric" origName="u_fabric">
        <port loc="bp,133,7,133,10" name="cpu" portIndex="1">
          <varref loc="bp,133,14,133,21" name="bus_cpu__Viftop" dtype_id="14"/>
        </port>
        <port loc="bp,134,7,134,10" name="adc" portIndex="2">
          <varref loc="bp,134,14,134,21" name="bus_adc__Viftop" dtype_id="15"/>
        </port>
        <port loc="bp,136,7,136,11" name="dmem" portIndex="3">
          <varref loc="bp,136,14,136,22" name="bus_dmem__Viftop" dtype_id="16"/>
        </port>
        <port loc="bp,137,7,137,10" name="csr" portIndex="4">
          <varref loc="bp,137,14,137,21" name="bus_csr__Viftop" dtype_id="17"/>
        </port>
        <port loc="bp,138,7,138,12" name="sdram" portIndex="5">
          <varref loc="bp,138,14,138,23" name="bus_sdram__Viftop" dtype_id="18"/>
        </port>
      </instance>
      <instance loc="bp,142,41,142,47" name="u_dmem" defName="soc_ram__N2000" origName="u_dmem">
        <port loc="bp,143,7,143,10" name="bus" portIndex="1">
          <varref loc="bp,143,12,143,20" name="bus_dmem__Viftop" dtype_id="16"/>
        </port>
      </instance>
      <instance loc="bp,147,11,147,16" name="u_csr" defName="soc_csr" origName="u_csr">
        <port loc="bp,148,7,148,10" name="bus" portIndex="1">
          <varref loc="bp,148,12,148,19" name="bus_csr__Viftop" dtype_id="17"/>
        </port>
        <port loc="bp,149,7,149,10" name="csr" portIndex="2">
          <varref loc="bp,149,12,149,15" name="csr__Viftop" dtype_id="19"/>
        </port>
      </instance>
      <instance loc="bp,153,13,153,20" name="u_sdram" defName="soc_sdram" origName="u_sdram">
        <port loc="bp,154,7,154,18" name="O_sdram_clk" direction="out" portIndex="1">
          <varref loc="bp,154,22,154,33" name="O_sdram_clk" dtype_id="3"/>
        </port>
        <port loc="bp,155,7,155,18" name="O_sdram_cke" direction="out" portIndex="2">
          <varref loc="bp,155,22,155,33" name="O_sdram_cke" dtype_id="3"/>
        </port>
        <port loc="bp,156,7,156,19" name="O_sdram_cs_n" direction="out" portIndex="3">
          <varref loc="bp,156,22,156,34" name="O_sdram_cs_n" dtype_id="3"/>
        </port>
        <port loc="bp,158,7,158,20" name="O_sdram_ras_n" direction="out" portIndex="4">
          <varref loc="bp,158,22,158,35" name="O_sdram_ras_n" dtype_id="3"/>
        </port>
        <port loc="bp,159,7,159,20" name="O_sdram_cas_n" direction="out" portIndex="5">
          <varref loc="bp,159,22,159,35" name="O_sdram_cas_n" dtype_id="3"/>
        </port>
        <port loc="bp,160,7,160,20" name="O_sdram_wen_n" direction="out" portIndex="6">
          <varref loc="bp,160,22,160,35" name="O_sdram_wen_n" dtype_id="3"/>
        </port>
        <port loc="bp,162,7,162,17" name="O_sdram_ba" direction="out" portIndex="7">
          <varref loc="bp,162,22,162,32" name="O_sdram_ba" dtype_id="6"/>
        </port>
        <port loc="bp,163,7,163,19" name="O_sdram_addr" direction="out" portIndex="8">
          <varref loc="bp,163,22,163,34" name="O_sdram_addr" dtype_id="9"/>
        </port>
        <port loc="bp,164,7,164,18" name="O_sdram_dqm" direction="out" portIndex="9">
          <varref loc="bp,164,22,164,33" name="O_sdram_dqm" dtype_id="10"/>
        </port>
        <port loc="bp,165,7,165,18" name="IO_sdram_dq" direction="inout" portIndex="10">
          <varref loc="bp,165,22,165,33" name="IO_sdram_dq" dtype_id="11"/>
        </port>
        <port loc="bp,167,7,167,10" name="bus" portIndex="11">
          <varref loc="bp,167,22,167,31" name="bus_sdram__Viftop" dtype_id="18"/>
        </port>
        <port loc="bp,169,7,169,15" name="tick_1us" direction="in" portIndex="12">
          <varref loc="bp,169,22,169,30" name="tick_1us" dtype_id="3"/>
        </port>
        <port loc="bp,170,7,170,19" name="tick_cca15us" direction="out" portIndex="13">
          <varref loc="bp,170,22,170,34" name="tick_cca15us" dtype_id="3"/>
        </port>
      </instance>
      <instance loc="bp,174,8,174,14" name="u_uart" defName="uart" origName="u_uart">
        <port loc="bp,175,6,175,12" name="arst_n" direction="in" portIndex="1">
          <varref loc="bp,175,18,175,26" name="srst54_n" dtype_id="3"/>
        </port>
        <port loc="bp,176,6,176,9" name="clk" direction="in" portIndex="2">
          <varref loc="bp,176,18,176,24" name="clk_54" dtype_id="3"/>
        </port>
        <port loc="bp,177,6,177,14" name="tick_1us" direction="in" portIndex="3">
          <varref loc="bp,177,18,177,26" name="tick_1us" dtype_id="3"/>
        </port>
        <port loc="bp,179,6,179,13" name="uart_rx" direction="in" portIndex="4">
          <varref loc="bp,179,18,179,25" name="uart_rx" dtype_id="3"/>
        </port>
        <port loc="bp,180,6,180,13" name="uart_tx" direction="out" portIndex="5">
          <varref loc="bp,180,18,180,25" name="uart_tx" dtype_id="3"/>
        </port>
        <port loc="bp,182,6,182,9" name="csr" portIndex="6">
          <varref loc="bp,182,18,182,21" name="csr__Viftop" dtype_id="19"/>
        </port>
        <port loc="bp,185,6,185,13" name="imem_we" direction="out" portIndex="7">
          <varref loc="bp,185,18,185,25" name="imem_we" dtype_id="3"/>
        </port>
        <port loc="bp,186,6,186,16" name="imem_waddr" direction="out" portIndex="8">
          <varref loc="bp,186,18,186,28" name="imem_waddr" dtype_id="20"/>
        </port>
        <port loc="bp,187,6,187,15" name="imem_wdat" direction="out" portIndex="9">
          <varref loc="bp,187,18,187,27" name="imem_wdat" dtype_id="11"/>
        </port>
      </instance>
      <instance loc="bp,200,3,200,8" name="u_adc" defName="adc__S532" origName="u_adc">
        <port loc="bp,201,6,201,14" name="tick_1us" direction="in" portIndex="1">
          <varref loc="bp,201,18,201,26" name="tick_1us" dtype_id="3"/>
        </port>
        <port loc="bp,203,6,203,9" name="bus" portIndex="2">
          <varref loc="bp,203,18,203,25" name="bus_adc__Viftop" dtype_id="15"/>
        </port>
        <port loc="bp,204,6,204,9" name="csr" portIndex="3">
          <varref loc="bp,204,18,204,21" name="csr__Viftop" dtype_id="19"/>
        </port>
        <port loc="bp,207,6,207,13" name="adc_ssr" direction="out" portIndex="4">
          <varref loc="bp,207,18,207,25" name="adc_ssr" dtype_id="5"/>
        </port>
        <port loc="bp,208,6,208,16" name="adc_inject" direction="out" portIndex="5">
          <varref loc="bp,208,18,208,28" name="adc_inject" dtype_id="5"/>
        </port>
        <port loc="bp,209,6,209,16" name="adc_pwdn_n" direction="out" portIndex="6">
          <varref loc="bp,209,18,209,28" name="adc_pwdn_n" dtype_id="5"/>
        </port>
        <port loc="bp,210,6,210,15" name="adc_start" direction="out" portIndex="7">
          <varref loc="bp,210,18,210,27" name="adc_start" dtype_id="5"/>
        </port>
        <port loc="bp,211,6,211,13" name="adc_clk" direction="out" portIndex="8">
          <varref loc="bp,211,18,211,25" name="adc_clk" dtype_id="5"/>
        </port>
        <port loc="bp,212,6,212,16" name="adc_dout_p" direction="in" portIndex="9">
          <varref loc="bp,212,18,212,28" name="adc_dout_p" dtype_id="5"/>
        </port>
        <port loc="bp,213,6,213,16" name="adc_dout_n" direction="in" portIndex="10">
          <varref loc="bp,213,18,213,28" name="adc_dout_n" dtype_id="5"/>
        </port>
      </instance>
      <instance loc="bp,219,7,219,12" name="u_dac" defName="dac" origName="u_dac">
        <port loc="bp,220,6,220,12" name="arst_n" direction="in" portIndex="1">
          <varref loc="bp,220,18,220,26" name="srst54_n" dtype_id="3"/>
        </port>
        <port loc="bp,221,6,221,12" name="clk_54" direction="in" portIndex="2">
          <varref loc="bp,221,18,221,24" name="clk_54" dtype_id="3"/>
        </port>
        <port loc="bp,222,6,222,15" name="strobe_27" direction="in" portIndex="3">
          <varref loc="bp,222,18,222,27" name="strobe_27" dtype_id="3"/>
        </port>
        <port loc="bp,224,6,224,9" name="csr" portIndex="4">
          <varref loc="bp,224,18,224,21" name="csr__Viftop" dtype_id="19"/>
        </port>
        <port loc="bp,227,6,227,17" name="dac_clk_out" direction="out" portIndex="5">
          <varref loc="bp,227,18,227,29" name="dac_clk_out" dtype_id="3"/>
        </port>
        <port loc="bp,228,6,228,13" name="dac_pwd" direction="out" portIndex="6">
          <varref loc="bp,228,18,228,25" name="dac_pwd" dtype_id="3"/>
        </port>
        <port loc="bp,229,6,229,14" name="dac_data" direction="out" portIndex="7">
          <varref loc="bp,229,18,229,26" name="dac_data" dtype_id="12"/>
        </port>
      </instance>
      <contassign loc="bp,236,26,236,27" dtype_id="6">
        <sel loc="bp,236,43,236,44" dtype_id="6">
          <varxref loc="bp,236,32,236,35" name="gpo" dtype_id="21" dotted="csr"/>
          <const loc="bp,236,46,236,47" name="3&apos;h2" dtype_id="22"/>
          <const loc="bp,236,44,236,45" name="32&apos;h2" dtype_id="11"/>
        </sel>
        <varref loc="bp,236,11,236,16" name="led_n" dtype_id="6"/>
      </contassign>
      <contassign loc="bp,237,26,237,27" dtype_id="23">
        <varref loc="bp,237,28,237,38" name="key1_clean" dtype_id="3"/>
        <varxref loc="bp,237,15,237,18" name="gpi" dtype_id="23" dotted="csr"/>
      </contassign>
    </module>
    <module loc="br,53,8,53,11" name="sdr" origName="sdr">
      <var loc="br,56,23,56,26" name="Clk" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="Clk"/>
      <var loc="br,57,23,57,26" name="Cke" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="Cke"/>
      <var loc="br,58,23,58,27" name="Cs_n" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="Cs_n"/>
      <var loc="br,59,23,59,28" name="Ras_n" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="Ras_n"/>
      <var loc="br,60,23,60,28" name="Cas_n" dtype_id="3" dir="input" pinIndex="5" vartype="logic" origName="Cas_n"/>
      <var loc="br,61,23,61,27" name="We_n" dtype_id="3" dir="input" pinIndex="6" vartype="logic" origName="We_n"/>
      <var loc="br,62,23,62,27" name="Addr" dtype_id="9" dir="input" pinIndex="7" vartype="sdram_row_t" origName="Addr"/>
      <var loc="br,63,23,63,25" name="Ba" dtype_id="6" dir="input" pinIndex="8" vartype="sdram_ba_t" origName="Ba"/>
      <var loc="br,64,23,64,26" name="Dqm" dtype_id="10" dir="input" pinIndex="9" vartype="sdram_dqm_t" origName="Dqm"/>
      <var loc="br,69,23,69,28" name="Dq_in" dtype_id="11" dir="input" pinIndex="10" vartype="sdram_data_t" origName="Dq_in"/>
      <var loc="br,70,23,70,29" name="Dq_out" dtype_id="11" dir="output" pinIndex="11" vartype="sdram_data_t" origName="Dq_out"/>
      <var loc="br,77,19,77,22" name="tCK" dtype_id="7" vartype="real" origName="tCK" localparam="true">
        <const loc="br,77,31,77,36" name="6000.0" dtype_id="7"/>
      </var>
      <var loc="br,78,19,78,27" name="tCK3_min" dtype_id="7" vartype="real" origName="tCK3_min" localparam="true">
        <const loc="br,78,31,78,36" name="6000.0" dtype_id="7"/>
      </var>
      <var loc="br,79,19,79,27" name="tCK2_min" dtype_id="7" vartype="real" origName="tCK2_min" localparam="true">
        <const loc="br,79,30,79,36" name="10000.0" dtype_id="7"/>
      </var>
      <var loc="br,80,19,80,27" name="tCK1_min" dtype_id="7" vartype="real" origName="tCK1_min" localparam="true">
        <const loc="br,80,30,80,36" name="20000.0" dtype_id="7"/>
      </var>
      <var loc="br,82,19,82,23" name="tAC3" dtype_id="7" vartype="real" origName="tAC3" localparam="true">
        <const loc="br,82,31,82,36" name="5400.0" dtype_id="7"/>
      </var>
      <var loc="br,83,19,83,23" name="tAC2" dtype_id="7" vartype="real" origName="tAC2" localparam="true">
        <const loc="br,83,31,83,36" name="7500.0" dtype_id="7"/>
      </var>
      <var loc="br,84,19,84,23" name="tAC1" dtype_id="7" vartype="real" origName="tAC1" localparam="true">
        <const loc="br,84,30,84,36" name="17000.0" dtype_id="7"/>
      </var>
      <var loc="br,86,19,86,23" name="tHZ3" dtype_id="7" vartype="real" origName="tHZ3" localparam="true">
        <const loc="br,86,31,86,36" name="5400.0" dtype_id="7"/>
      </var>
      <var loc="br,87,19,87,23" name="tHZ2" dtype_id="7" vartype="real" origName="tHZ2" localparam="true">
        <const loc="br,87,31,87,36" name="7500.0" dtype_id="7"/>
      </var>
      <var loc="br,88,19,88,23" name="tHZ1" dtype_id="7" vartype="real" origName="tHZ1" localparam="true">
        <const loc="br,88,30,88,36" name="17000.0" dtype_id="7"/>
      </var>
      <var loc="br,90,19,90,22" name="tOH" dtype_id="7" vartype="real" origName="tOH" localparam="true">
        <const loc="br,90,31,90,36" name="3000.0" dtype_id="7"/>
      </var>
      <var loc="br,92,19,92,23" name="tRAS" dtype_id="7" vartype="real" origName="tRAS" localparam="true">
        <const loc="br,92,30,92,36" name="42000.0" dtype_id="7"/>
      </var>
      <var loc="br,93,19,93,22" name="tRC" dtype_id="7" vartype="real" origName="tRC" localparam="true">
        <const loc="br,93,30,93,36" name="60000.0" dtype_id="7"/>
      </var>
      <var loc="br,94,19,94,23" name="tRFC" dtype_id="7" vartype="real" origName="tRFC" localparam="true">
        <const loc="br,94,30,94,36" name="60000.0" dtype_id="7"/>
      </var>
      <var loc="br,95,19,95,23" name="tRCD" dtype_id="7" vartype="real" origName="tRCD" localparam="true">
        <const loc="br,95,30,95,36" name="18000.0" dtype_id="7"/>
      </var>
      <var loc="br,96,19,96,22" name="tRP" dtype_id="7" vartype="real" origName="tRP" localparam="true">
        <const loc="br,96,30,96,36" name="18000.0" dtype_id="7"/>
      </var>
      <var loc="br,97,19,97,23" name="tWRa" dtype_id="7" vartype="real" origName="tWRa" localparam="true">
        <const loc="br,97,31,97,36" name="6000.0" dtype_id="7"/>
      </var>
      <var loc="br,98,19,98,23" name="tWRm" dtype_id="7" vartype="real" origName="tWRm" localparam="true">
        <const loc="br,98,30,98,36" name="12000.0" dtype_id="7"/>
      </var>
      <var loc="br,100,19,100,23" name="tMRD" dtype_id="7" vartype="real" origName="tMRD" localparam="true">
        <const loc="br,100,35,100,36" name="2.0" dtype_id="7"/>
      </var>
      <var loc="br,101,19,101,23" name="tRRD" dtype_id="7" vartype="real" origName="tRRD" localparam="true">
        <const loc="br,101,35,101,36" name="2.0" dtype_id="7"/>
      </var>
      <var loc="br,104,17,104,26" name="MEM_SIZES" dtype_id="1" vartype="int" origName="MEM_SIZES" param="true">
        <const loc="br,104,54,104,55" name="32&apos;h7ffff" dtype_id="1"/>
      </var>
      <var loc="br,106,17,106,24" name="Command" dtype_id="24" vartype="" origName="Command"/>
      <var loc="br,107,17,107,26" name="Dqm_pipe2" dtype_id="10" vartype="sdram_dqm_t" origName="Dqm_pipe2"/>
      <var loc="br,107,28,107,37" name="Dqm_pipe1" dtype_id="10" vartype="sdram_dqm_t" origName="Dqm_pipe1"/>
      <var loc="br,109,17,109,26" name="Bank_addr" dtype_id="25" vartype="" origName="Bank_addr"/>
      <var loc="br,111,17,111,20" name="Row" dtype_id="9" vartype="sdram_row_t" origName="Row"/>
      <var loc="br,112,17,112,25" name="Mode_reg" dtype_id="9" vartype="sdram_row_t" origName="Mode_reg"/>
      <var loc="br,113,17,113,28" name="B0_row_addr" dtype_id="9" vartype="sdram_row_t" origName="B0_row_addr"/>
      <var loc="br,113,30,113,41" name="B1_row_addr" dtype_id="9" vartype="sdram_row_t" origName="B1_row_addr"/>
      <var loc="br,113,43,113,54" name="B2_row_addr" dtype_id="9" vartype="sdram_row_t" origName="B2_row_addr"/>
      <var loc="br,113,56,113,67" name="B3_row_addr" dtype_id="9" vartype="sdram_row_t" origName="B3_row_addr"/>
      <var loc="br,115,17,115,25" name="Col_addr" dtype_id="26" vartype="" origName="Col_addr"/>
      <var loc="br,116,17,116,20" name="Col" dtype_id="27" vartype="sdram_col_t" origName="Col"/>
      <var loc="br,116,22,116,30" name="Col_brst" dtype_id="27" vartype="sdram_col_t" origName="Col_brst"/>
      <var loc="br,117,17,117,25" name="Col_temp" dtype_id="27" vartype="sdram_col_t" origName="Col_temp"/>
      <var loc="br,117,27,117,40" name="Burst_counter" dtype_id="27" vartype="sdram_col_t" origName="Burst_counter"/>
      <var loc="br,119,19,119,29" name="Dq_in_data" dtype_id="11" vartype="sdram_data_t" origName="Dq_in_data"/>
      <var loc="br,119,31,119,42" name="Dq_out_data" dtype_id="11" vartype="sdram_data_t" origName="Dq_out_data"/>
      <var loc="br,119,44,119,52" name="mem_data" dtype_id="11" vartype="sdram_data_t" origName="mem_data"/>
      <var loc="br,120,17,120,22" name="Bank0" dtype_id="28" vartype="" origName="Bank0"/>
      <var loc="br,121,17,121,22" name="Bank1" dtype_id="29" vartype="" origName="Bank1"/>
      <var loc="br,122,17,122,22" name="Bank2" dtype_id="30" vartype="" origName="Bank2"/>
      <var loc="br,123,17,123,22" name="Bank3" dtype_id="31" vartype="" origName="Bank3"/>
      <var loc="br,125,17,125,23" name="Act_b0" dtype_id="3" vartype="logic" origName="Act_b0"/>
      <var loc="br,125,25,125,31" name="Act_b1" dtype_id="3" vartype="logic" origName="Act_b1"/>
      <var loc="br,125,33,125,39" name="Act_b2" dtype_id="3" vartype="logic" origName="Act_b2"/>
      <var loc="br,125,41,125,47" name="Act_b3" dtype_id="3" vartype="logic" origName="Act_b3"/>
      <var loc="br,126,17,126,22" name="Pc_b0" dtype_id="3" vartype="logic" origName="Pc_b0"/>
      <var loc="br,126,24,126,29" name="Pc_b1" dtype_id="3" vartype="logic" origName="Pc_b1"/>
      <var loc="br,126,31,126,36" name="Pc_b2" dtype_id="3" vartype="logic" origName="Pc_b2"/>
      <var loc="br,126,38,126,43" name="Pc_b3" dtype_id="3" vartype="logic" origName="Pc_b3"/>
      <var loc="br,128,17,128,31" name="Bank_precharge" dtype_id="32" vartype="" origName="Bank_precharge"/>
      <var loc="br,129,17,129,30" name="A10_precharge" dtype_id="33" vartype="" origName="A10_precharge"/>
      <var loc="br,130,17,130,31" name="Auto_precharge" dtype_id="34" vartype="" origName="Auto_precharge"/>
      <var loc="br,131,17,131,31" name="Read_precharge" dtype_id="35" vartype="" origName="Read_precharge"/>
      <var loc="br,132,17,132,32" name="Write_precharge" dtype_id="36" vartype="" origName="Write_precharge"/>
      <var loc="br,133,17,133,34" name="RW_interrupt_read" dtype_id="37" vartype="" origName="RW_interrupt_read"/>
      <var loc="br,134,17,134,35" name="RW_interrupt_write" dtype_id="38" vartype="" origName="RW_interrupt_write"/>
      <var loc="br,135,17,135,34" name="RW_interrupt_bank" dtype_id="6" vartype="logic" origName="RW_interrupt_bank"/>
      <var loc="br,136,17,136,37" name="RW_interrupt_counter" dtype_id="39" vartype="" origName="RW_interrupt_counter"/>
      <var loc="br,137,17,137,32" name="Count_precharge" dtype_id="40" vartype="" origName="Count_precharge"/>
      <var loc="br,139,17,139,21" name="Bank" dtype_id="6" vartype="logic" origName="Bank"/>
      <var loc="br,139,23,139,32" name="Prev_bank" dtype_id="6" vartype="logic" origName="Prev_bank"/>
      <var loc="br,143,9,143,22" name="Active_enable" dtype_id="3" vartype="logic" origName="Active_enable"/>
      <var loc="br,144,9,144,20" name="Aref_enable" dtype_id="3" vartype="logic" origName="Aref_enable"/>
      <var loc="br,145,9,145,19" name="Burst_term" dtype_id="3" vartype="logic" origName="Burst_term"/>
      <var loc="br,146,9,146,24" name="Mode_reg_enable" dtype_id="3" vartype="logic" origName="Mode_reg_enable"/>
      <var loc="br,147,9,147,21" name="Prech_enable" dtype_id="3" vartype="logic" origName="Prech_enable"/>
      <var loc="br,148,9,148,20" name="Read_enable" dtype_id="3" vartype="logic" origName="Read_enable"/>
      <var loc="br,149,9,149,21" name="Write_enable" dtype_id="3" vartype="logic" origName="Write_enable"/>
      <var loc="br,152,9,152,23" name="Burst_length_1" dtype_id="3" vartype="logic" origName="Burst_length_1"/>
      <var loc="br,153,9,153,23" name="Burst_length_2" dtype_id="3" vartype="logic" origName="Burst_length_2"/>
      <var loc="br,154,9,154,23" name="Burst_length_4" dtype_id="3" vartype="logic" origName="Burst_length_4"/>
      <var loc="br,155,9,155,23" name="Burst_length_8" dtype_id="3" vartype="logic" origName="Burst_length_8"/>
      <var loc="br,159,14,159,25" name="Cas_latency" dtype_id="4" vartype="logic" origName="Cas_latency"/>
      <var loc="br,162,9,162,25" name="Write_burst_mode" dtype_id="3" vartype="logic" origName="Write_burst_mode"/>
      <var loc="br,165,15,165,29" name="Data_in_enable" dtype_id="3" vartype="logic" origName="Data_in_enable"/>
      <var loc="br,165,31,165,46" name="Data_out_enable" dtype_id="3" vartype="logic" origName="Data_out_enable"/>
      <var loc="br,166,15,166,31" name="Data_out_enable2" dtype_id="10" vartype="sdram_dqm_t" origName="Data_out_enable2"/>
      <begin loc="br,168,3,168,6" name="genblk1">
        <var loc="br,168,15,168,16" name="i" dtype_id="41" vartype="integer" origName="i"/>
      </begin>
      <begin loc="br,169,30,169,31" name="genblk1[0]">
        <contassign loc="br,169,30,169,31" dtype_id="27">
          <cond loc="br,170,30,170,31" dtype_id="27">
            <sel loc="br,169,49,169,50" dtype_id="3">
              <varref loc="br,169,33,169,49" name="Data_out_enable2" dtype_id="10"/>
              <const loc="br,168,3,168,6" name="2&apos;h0" dtype_id="13"/>
              <const loc="br,169,49,169,50" name="32&apos;h1" dtype_id="11"/>
            </sel>
            <sel loc="br,170,43,170,44" dtype_id="27">
              <varref loc="br,170,32,170,43" name="Dq_out_data" dtype_id="11"/>
              <const loc="br,170,45,170,46" name="5&apos;h0" dtype_id="42"/>
              <const loc="br,170,51,170,52" name="32&apos;sh8" dtype_id="2"/>
            </sel>
            <const loc="br,171,32,171,36" name="8&apos;bzzzzzzzz" dtype_id="27"/>
          </cond>
          <sel loc="br,169,19,169,20" dtype_id="27">
            <varref loc="br,169,13,169,19" name="Dq_out" dtype_id="11"/>
            <const loc="br,169,21,169,22" name="5&apos;h0" dtype_id="42"/>
            <const loc="br,169,27,169,28" name="32&apos;sh8" dtype_id="2"/>
          </sel>
        </contassign>
      </begin>
      <begin loc="br,169,30,169,31" name="genblk1[1]">
        <contassign loc="br,169,30,169,31" dtype_id="27">
          <cond loc="br,170,30,170,31" dtype_id="27">
            <sel loc="br,169,49,169,50" dtype_id="3">
              <varref loc="br,169,33,169,49" name="Data_out_enable2" dtype_id="10"/>
              <const loc="br,168,3,168,6" name="2&apos;h1" dtype_id="13"/>
              <const loc="br,169,49,169,50" name="32&apos;h1" dtype_id="11"/>
            </sel>
            <sel loc="br,170,43,170,44" dtype_id="27">
              <varref loc="br,170,32,170,43" name="Dq_out_data" dtype_id="11"/>
              <const loc="br,170,45,170,46" name="5&apos;h8" dtype_id="42"/>
              <const loc="br,170,51,170,52" name="32&apos;sh8" dtype_id="2"/>
            </sel>
            <const loc="br,171,32,171,36" name="8&apos;bzzzzzzzz" dtype_id="27"/>
          </cond>
          <sel loc="br,169,19,169,20" dtype_id="27">
            <varref loc="br,169,13,169,19" name="Dq_out" dtype_id="11"/>
            <const loc="br,169,21,169,22" name="5&apos;h8" dtype_id="42"/>
            <const loc="br,169,27,169,28" name="32&apos;sh8" dtype_id="2"/>
          </sel>
        </contassign>
      </begin>
      <begin loc="br,169,30,169,31" name="genblk1[2]">
        <contassign loc="br,169,30,169,31" dtype_id="27">
          <cond loc="br,170,30,170,31" dtype_id="27">
            <sel loc="br,169,49,169,50" dtype_id="3">
              <varref loc="br,169,33,169,49" name="Data_out_enable2" dtype_id="10"/>
              <const loc="br,168,3,168,6" name="2&apos;h2" dtype_id="13"/>
              <const loc="br,169,49,169,50" name="32&apos;h1" dtype_id="11"/>
            </sel>
            <sel loc="br,170,43,170,44" dtype_id="27">
              <varref loc="br,170,32,170,43" name="Dq_out_data" dtype_id="11"/>
              <const loc="br,170,45,170,46" name="5&apos;h10" dtype_id="42"/>
              <const loc="br,170,51,170,52" name="32&apos;sh8" dtype_id="2"/>
            </sel>
            <const loc="br,171,32,171,36" name="8&apos;bzzzzzzzz" dtype_id="27"/>
          </cond>
          <sel loc="br,169,19,169,20" dtype_id="27">
            <varref loc="br,169,13,169,19" name="Dq_out" dtype_id="11"/>
            <const loc="br,169,21,169,22" name="5&apos;h10" dtype_id="42"/>
            <const loc="br,169,27,169,28" name="32&apos;sh8" dtype_id="2"/>
          </sel>
        </contassign>
      </begin>
      <begin loc="br,169,30,169,31" name="genblk1[3]">
        <contassign loc="br,169,30,169,31" dtype_id="27">
          <cond loc="br,170,30,170,31" dtype_id="27">
            <sel loc="br,169,49,169,50" dtype_id="3">
              <varref loc="br,169,33,169,49" name="Data_out_enable2" dtype_id="10"/>
              <const loc="br,168,3,168,6" name="2&apos;h3" dtype_id="13"/>
              <const loc="br,169,49,169,50" name="32&apos;h1" dtype_id="11"/>
            </sel>
            <sel loc="br,170,43,170,44" dtype_id="27">
              <varref loc="br,170,32,170,43" name="Dq_out_data" dtype_id="11"/>
              <const loc="br,170,45,170,46" name="5&apos;h18" dtype_id="42"/>
              <const loc="br,170,51,170,52" name="32&apos;sh8" dtype_id="2"/>
            </sel>
            <const loc="br,171,32,171,36" name="8&apos;bzzzzzzzz" dtype_id="27"/>
          </cond>
          <sel loc="br,169,19,169,20" dtype_id="27">
            <varref loc="br,169,13,169,19" name="Dq_out" dtype_id="11"/>
            <const loc="br,169,21,169,22" name="5&apos;h18" dtype_id="42"/>
            <const loc="br,169,27,169,28" name="32&apos;sh8" dtype_id="2"/>
          </sel>
        </contassign>
      </begin>
      <typedef loc="br,185,5,185,10" name="cmd_t" dtype_id="10"/>
      <var loc="br,188,13,188,16" name="tAC" dtype_id="7" vartype="real" origName="tAC"/>
      <var loc="br,188,18,188,21" name="tHZ" dtype_id="7" vartype="real" origName="tHZ"/>
      <var loc="br,199,13,199,21" name="RAS_chk0" dtype_id="7" vartype="real" origName="RAS_chk0"/>
      <var loc="br,199,23,199,31" name="RAS_chk1" dtype_id="7" vartype="real" origName="RAS_chk1"/>
      <var loc="br,199,33,199,41" name="RAS_chk2" dtype_id="7" vartype="real" origName="RAS_chk2"/>
      <var loc="br,199,43,199,51" name="RAS_chk3" dtype_id="7" vartype="real" origName="RAS_chk3"/>
      <initial loc="br,202,3,202,10">
        <begin loc="br,202,18,202,23" name="_init">
          <assign loc="br,204,23,204,24" dtype_id="3">
            <const loc="br,204,25,204,29" name="1&apos;h0" dtype_id="3"/>
            <varref loc="br,204,6,204,20" name="Data_in_enable" dtype_id="3"/>
          </assign>
          <assign loc="br,205,23,205,24" dtype_id="3">
            <const loc="br,205,25,205,29" name="1&apos;h0" dtype_id="3"/>
            <varref loc="br,205,6,205,21" name="Data_out_enable" dtype_id="3"/>
          </assign>
          <assign loc="br,206,23,206,24" dtype_id="10">
            <const loc="br,206,25,206,27" name="4&apos;h0" dtype_id="10"/>
            <varref loc="br,206,6,206,22" name="Data_out_enable2" dtype_id="10"/>
          </assign>
          <assign loc="br,208,13,208,14" dtype_id="3">
            <const loc="br,208,15,208,16" name="1&apos;h1" dtype_id="3"/>
            <varref loc="br,208,6,208,12" name="Act_b0" dtype_id="3"/>
          </assign>
          <assign loc="br,208,25,208,26" dtype_id="3">
            <const loc="br,208,27,208,28" name="1&apos;h1" dtype_id="3"/>
            <varref loc="br,208,18,208,24" name="Act_b1" dtype_id="3"/>
          </assign>
          <assign loc="br,208,37,208,38" dtype_id="3">
            <const loc="br,208,39,208,40" name="1&apos;h1" dtype_id="3"/>
            <varref loc="br,208,30,208,36" name="Act_b2" dtype_id="3"/>
          </assign>
          <assign loc="br,208,49,208,50" dtype_id="3">
            <const loc="br,208,51,208,52" name="1&apos;h1" dtype_id="3"/>
            <varref loc="br,208,42,208,48" name="Act_b3" dtype_id="3"/>
          </assign>
          <assign loc="br,209,13,209,14" dtype_id="3">
            <const loc="br,209,15,209,16" name="1&apos;h0" dtype_id="3"/>
            <varref loc="br,209,6,209,11" name="Pc_b0" dtype_id="3"/>
          </assign>
          <assign loc="br,209,25,209,26" dtype_id="3">
            <const loc="br,209,27,209,28" name="1&apos;h0" dtype_id="3"/>
            <varref loc="br,209,18,209,23" name="Pc_b1" dtype_id="3"/>
          </assign>
          <assign loc="br,209,37,209,38" dtype_id="3">
            <const loc="br,209,39,209,40" name="1&apos;h0" dtype_id="3"/>
            <varref loc="br,209,30,209,35" name="Pc_b2" dtype_id="3"/>
          </assign>
          <assign loc="br,209,49,209,50" dtype_id="3">
            <const loc="br,209,51,209,52" name="1&apos;h0" dtype_id="3"/>
            <varref loc="br,209,42,209,47" name="Pc_b3" dtype_id="3"/>
          </assign>
          <assign loc="br,211,28,211,29" dtype_id="3">
            <const loc="br,211,30,211,31" name="1&apos;h0" dtype_id="3"/>
            <arraysel loc="br,211,24,211,25" dtype_id="3">
              <varref loc="br,211,6,211,23" name="RW_interrupt_read" dtype_id="37"/>
              <const loc="br,211,25,211,26" name="2&apos;h0" dtype_id="13"/>
            </arraysel>
          </assign>
          <assign loc="br,212,28,212,29" dtype_id="3">
            <const loc="br,212,30,212,31" name="1&apos;h0" dtype_id="3"/>
            <arraysel loc="br,212,24,212,25" dtype_id="3">
              <varref loc="br,212,6,212,23" name="RW_interrupt_read" dtype_id="37"/>
              <const loc="br,212,25,212,26" name="2&apos;h1" dtype_id="13"/>
            </arraysel>
          </assign>
          <assign loc="br,213,28,213,29" dtype_id="3">
            <const loc="br,213,30,213,31" name="1&apos;h0" dtype_id="3"/>
            <arraysel loc="br,213,24,213,25" dtype_id="3">
              <varref loc="br,213,6,213,23" name="RW_interrupt_read" dtype_id="37"/>
              <const loc="br,213,25,213,26" name="2&apos;h2" dtype_id="13"/>
            </arraysel>
          </assign>
          <assign loc="br,214,28,214,29" dtype_id="3">
            <const loc="br,214,30,214,31" name="1&apos;h0" dtype_id="3"/>
            <arraysel loc="br,214,24,214,25" dtype_id="3">
              <varref loc="br,214,6,214,23" name="RW_interrupt_read" dtype_id="37"/>
              <const loc="br,214,25,214,26" name="2&apos;h3" dtype_id="13"/>
            </arraysel>
          </assign>
          <assign loc="br,216,28,216,29" dtype_id="3">
            <const loc="br,216,30,216,31" name="1&apos;h0" dtype_id="3"/>
            <arraysel loc="br,216,24,216,25" dtype_id="3">
              <varref loc="br,216,6,216,24" name="RW_interrupt_write" dtype_id="38"/>
              <const loc="br,216,25,216,26" name="2&apos;h0" dtype_id="13"/>
            </arraysel>
          </assign>
          <assign loc="br,217,28,217,29" dtype_id="3">
            <const loc="br,217,30,217,31" name="1&apos;h0" dtype_id="3"/>
            <arraysel loc="br,217,24,217,25" dtype_id="3">
              <varref loc="br,217,6,217,24" name="RW_interrupt_write" dtype_id="38"/>
              <const loc="br,217,25,217,26" name="2&apos;h1" dtype_id="13"/>
            </arraysel>
          </assign>
          <assign loc="br,218,28,218,29" dtype_id="3">
            <const loc="br,218,30,218,31" name="1&apos;h0" dtype_id="3"/>
            <arraysel loc="br,218,24,218,25" dtype_id="3">
              <varref loc="br,218,6,218,24" name="RW_interrupt_write" dtype_id="38"/>
              <const loc="br,218,25,218,26" name="2&apos;h2" dtype_id="13"/>
            </arraysel>
          </assign>
          <assign loc="br,219,28,219,29" dtype_id="3">
            <const loc="br,219,30,219,31" name="1&apos;h0" dtype_id="3"/>
            <arraysel loc="br,219,24,219,25" dtype_id="3">
              <varref loc="br,219,6,219,24" name="RW_interrupt_write" dtype_id="38"/>
              <const loc="br,219,25,219,26" name="2&apos;h3" dtype_id="13"/>
            </arraysel>
          </assign>
          <assign loc="br,228,17,228,18" dtype_id="7">
            <const loc="br,228,19,228,20" name="0.0" dtype_id="7"/>
            <varref loc="br,228,6,228,14" name="RAS_chk0" dtype_id="7"/>
          </assign>
          <assign loc="br,228,33,228,34" dtype_id="7">
            <const loc="br,228,35,228,36" name="0.0" dtype_id="7"/>
            <varref loc="br,228,22,228,30" name="RAS_chk1" dtype_id="7"/>
          </assign>
          <assign loc="br,228,49,228,50" dtype_id="7">
            <const loc="br,228,51,228,52" name="0.0" dtype_id="7"/>
            <varref loc="br,228,38,228,46" name="RAS_chk2" dtype_id="7"/>
          </assign>
          <assign loc="br,228,65,228,66" dtype_id="7">
            <const loc="br,228,67,228,68" name="0.0" dtype_id="7"/>
            <varref loc="br,228,54,228,62" name="RAS_chk3" dtype_id="7"/>
          </assign>
          <timeformat loc="br,231,5,231,16">
            <const loc="br,231,18,231,19" name="32&apos;hfffffff7" dtype_id="2"/>
            <const loc="br,231,22,231,23" name="32&apos;sh0" dtype_id="2"/>
            <const loc="br,231,25,231,29" name="&quot;ns&quot;" dtype_id="43"/>
            <const loc="br,231,31,231,33" name="32&apos;shc" dtype_id="2"/>
          </timeformat>
        </begin>
      </initial>
      <var loc="br,236,9,236,13" name="CkeZ" dtype_id="3" vartype="logic" origName="CkeZ"/>
      <var loc="br,236,15,236,22" name="Sys_clk" dtype_id="3" vartype="logic" origName="Sys_clk"/>
      <always loc="br,242,3,242,9">
        <begin loc="br,242,10,242,15">
          <eventcontrol loc="br,243,7,243,8">
            <sentree loc="br,243,7,243,8">
              <senitem loc="br,243,10,243,17" edgeType="POS">
                <varref loc="br,243,18,243,21" name="Clk" dtype_id="3"/>
              </senitem>
            </sentree>
            <begin loc="br,243,23,243,28">
              <assign loc="br,244,19,244,20" dtype_id="3">
                <varref loc="br,244,21,244,25" name="CkeZ" dtype_id="3"/>
                <varref loc="br,244,11,244,18" name="Sys_clk" dtype_id="3"/>
              </assign>
              <assign loc="br,245,19,245,20" dtype_id="3">
                <varref loc="br,245,21,245,24" name="Cke" dtype_id="3"/>
                <varref loc="br,245,11,245,15" name="CkeZ" dtype_id="3"/>
              </assign>
            </begin>
          </eventcontrol>
          <eventcontrol loc="br,247,7,247,8">
            <sentree loc="br,247,7,247,8">
              <senitem loc="br,247,10,247,17" edgeType="NEG">
                <varref loc="br,247,18,247,21" name="Clk" dtype_id="3"/>
              </senitem>
            </sentree>
            <begin loc="br,247,23,247,28">
              <assign loc="br,248,19,248,20" dtype_id="3">
                <const loc="br,248,21,248,25" name="1&apos;h0" dtype_id="3"/>
                <varref loc="br,248,11,248,18" name="Sys_clk" dtype_id="3"/>
              </assign>
            </begin>
          </eventcontrol>
        </begin>
      </always>
      <always loc="br,254,3,254,9">
        <sentree loc="br,254,10,254,11">
          <senitem loc="br,254,13,254,24" edgeType="CHANGED">
            <varref loc="br,254,13,254,24" name="Cas_latency" dtype_id="4"/>
          </senitem>
        </sentree>
        <begin loc="br,254,26,254,31">
          <case loc="br,255,6,255,10">
            <extend loc="br,255,12,255,23" dtype_id="11" width="32" widthminv="3">
              <varref loc="br,255,12,255,23" name="Cas_latency" dtype_id="4"/>
            </extend>
            <caseitem loc="br,256,11,256,12">
              <const loc="br,256,9,256,10" name="32&apos;sh1" dtype_id="2"/>
              <begin loc="br,256,13,256,18">
                <assign loc="br,256,23,256,24" dtype_id="7">
                  <const loc="br,256,25,256,29" name="17000.0" dtype_id="7"/>
                  <varref loc="br,256,19,256,22" name="tAC" dtype_id="7"/>
                </assign>
                <assign loc="br,256,35,256,36" dtype_id="7">
                  <const loc="br,256,37,256,41" name="17000.0" dtype_id="7"/>
                  <varref loc="br,256,31,256,34" name="tHZ" dtype_id="7"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="br,257,11,257,12">
              <const loc="br,257,9,257,10" name="32&apos;sh2" dtype_id="2"/>
              <begin loc="br,257,13,257,18">
                <assign loc="br,257,23,257,24" dtype_id="7">
                  <const loc="br,257,25,257,29" name="7500.0" dtype_id="7"/>
                  <varref loc="br,257,19,257,22" name="tAC" dtype_id="7"/>
                </assign>
                <assign loc="br,257,35,257,36" dtype_id="7">
                  <const loc="br,257,37,257,41" name="7500.0" dtype_id="7"/>
                  <varref loc="br,257,31,257,34" name="tHZ" dtype_id="7"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="br,258,11,258,12">
              <const loc="br,258,9,258,10" name="32&apos;sh3" dtype_id="2"/>
              <begin loc="br,258,13,258,18">
                <assign loc="br,258,23,258,24" dtype_id="7">
                  <const loc="br,258,25,258,29" name="5400.0" dtype_id="7"/>
                  <varref loc="br,258,19,258,22" name="tAC" dtype_id="7"/>
                </assign>
                <assign loc="br,258,35,258,36" dtype_id="7">
                  <const loc="br,258,37,258,41" name="5400.0" dtype_id="7"/>
                  <varref loc="br,258,31,258,34" name="tHZ" dtype_id="7"/>
                </assign>
              </begin>
            </caseitem>
          </case>
        </begin>
      </always>
      <always loc="br,262,3,262,9">
        <sentree loc="br,262,10,262,11">
          <senitem loc="br,262,13,262,20" edgeType="POS">
            <varref loc="br,262,21,262,28" name="Sys_clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="br,262,30,262,35">
          <if loc="br,264,7,264,9">
            <redor loc="br,264,11,264,12" dtype_id="3">
              <varref loc="br,264,12,264,28" name="Data_out_enable2" dtype_id="10"/>
            </redor>
            <begin>
              <begin loc="br,264,38,264,43">
                <assigndly loc="br,265,27,265,29" dtype_id="10">
                  <replicate loc="br,265,37,265,38" dtype_id="10">
                    <varref loc="br,265,38,265,53" name="Data_out_enable" dtype_id="3"/>
                    <const loc="br,265,36,265,37" name="32&apos;sh4" dtype_id="2"/>
                  </replicate>
                  <varref loc="br,265,10,265,26" name="Data_out_enable2" dtype_id="10"/>
                  <delay loc="br,265,30,265,31">
                    <const loc="br,265,31,265,34" name="3000.0" dtype_id="7"/>
                  </delay>
                </assigndly>
              </begin>
            </begin>
          </if>
          <assign loc="br,270,25,270,26" dtype_id="10">
            <arraysel loc="br,270,34,270,35" dtype_id="10">
              <varref loc="br,270,27,270,34" name="Command" dtype_id="24"/>
              <const loc="br,270,35,270,36" name="2&apos;h1" dtype_id="13"/>
            </arraysel>
            <arraysel loc="br,270,14,270,15" dtype_id="10">
              <varref loc="br,270,7,270,14" name="Command" dtype_id="24"/>
              <const loc="br,270,15,270,16" name="2&apos;h0" dtype_id="13"/>
            </arraysel>
          </assign>
          <assign loc="br,271,25,271,26" dtype_id="10">
            <arraysel loc="br,271,34,271,35" dtype_id="10">
              <varref loc="br,271,27,271,34" name="Command" dtype_id="24"/>
              <const loc="br,271,35,271,36" name="2&apos;h2" dtype_id="13"/>
            </arraysel>
            <arraysel loc="br,271,14,271,15" dtype_id="10">
              <varref loc="br,271,7,271,14" name="Command" dtype_id="24"/>
              <const loc="br,271,15,271,16" name="2&apos;h1" dtype_id="13"/>
            </arraysel>
          </assign>
          <assign loc="br,272,25,272,26" dtype_id="10">
            <arraysel loc="br,272,34,272,35" dtype_id="10">
              <varref loc="br,272,27,272,34" name="Command" dtype_id="24"/>
              <const loc="br,272,35,272,36" name="2&apos;h3" dtype_id="13"/>
            </arraysel>
            <arraysel loc="br,272,14,272,15" dtype_id="10">
              <varref loc="br,272,7,272,14" name="Command" dtype_id="24"/>
              <const loc="br,272,15,272,16" name="2&apos;h2" dtype_id="13"/>
            </arraysel>
          </assign>
          <assign loc="br,273,25,273,26" dtype_id="10">
            <const loc="br,273,27,273,30" name="4&apos;h1" dtype_id="10"/>
            <arraysel loc="br,273,14,273,15" dtype_id="10">
              <varref loc="br,273,7,273,14" name="Command" dtype_id="24"/>
              <const loc="br,273,15,273,16" name="2&apos;h3" dtype_id="13"/>
            </arraysel>
          </assign>
          <assign loc="br,275,25,275,26" dtype_id="27">
            <arraysel loc="br,275,35,275,36" dtype_id="27">
              <varref loc="br,275,27,275,35" name="Col_addr" dtype_id="26"/>
              <const loc="br,275,36,275,37" name="2&apos;h1" dtype_id="13"/>
            </arraysel>
            <arraysel loc="br,275,15,275,16" dtype_id="27">
              <varref loc="br,275,7,275,15" name="Col_addr" dtype_id="26"/>
              <const loc="br,275,16,275,17" name="2&apos;h0" dtype_id="13"/>
            </arraysel>
          </assign>
          <assign loc="br,276,25,276,26" dtype_id="27">
            <arraysel loc="br,276,35,276,36" dtype_id="27">
              <varref loc="br,276,27,276,35" name="Col_addr" dtype_id="26"/>
              <const loc="br,276,36,276,37" name="2&apos;h2" dtype_id="13"/>
            </arraysel>
            <arraysel loc="br,276,15,276,16" dtype_id="27">
              <varref loc="br,276,7,276,15" name="Col_addr" dtype_id="26"/>
              <const loc="br,276,16,276,17" name="2&apos;h1" dtype_id="13"/>
            </arraysel>
          </assign>
          <assign loc="br,277,25,277,26" dtype_id="27">
            <arraysel loc="br,277,35,277,36" dtype_id="27">
              <varref loc="br,277,27,277,35" name="Col_addr" dtype_id="26"/>
              <const loc="br,277,36,277,37" name="2&apos;h3" dtype_id="13"/>
            </arraysel>
            <arraysel loc="br,277,15,277,16" dtype_id="27">
              <varref loc="br,277,7,277,15" name="Col_addr" dtype_id="26"/>
              <const loc="br,277,16,277,17" name="2&apos;h2" dtype_id="13"/>
            </arraysel>
          </assign>
          <assign loc="br,278,25,278,26" dtype_id="27">
            <const loc="br,278,27,278,29" name="8&apos;h0" dtype_id="27"/>
            <arraysel loc="br,278,15,278,16" dtype_id="27">
              <varref loc="br,278,7,278,15" name="Col_addr" dtype_id="26"/>
              <const loc="br,278,16,278,17" name="2&apos;h3" dtype_id="13"/>
            </arraysel>
          </assign>
          <assign loc="br,280,25,280,26" dtype_id="6">
            <arraysel loc="br,280,36,280,37" dtype_id="6">
              <varref loc="br,280,27,280,36" name="Bank_addr" dtype_id="25"/>
              <const loc="br,280,37,280,38" name="2&apos;h1" dtype_id="13"/>
            </arraysel>
            <arraysel loc="br,280,16,280,17" dtype_id="6">
              <varref loc="br,280,7,280,16" name="Bank_addr" dtype_id="25"/>
              <const loc="br,280,17,280,18" name="2&apos;h0" dtype_id="13"/>
            </arraysel>
          </assign>
          <assign loc="br,281,25,281,26" dtype_id="6">
            <arraysel loc="br,281,36,281,37" dtype_id="6">
              <varref loc="br,281,27,281,36" name="Bank_addr" dtype_id="25"/>
              <const loc="br,281,37,281,38" name="2&apos;h2" dtype_id="13"/>
            </arraysel>
            <arraysel loc="br,281,16,281,17" dtype_id="6">
              <varref loc="br,281,7,281,16" name="Bank_addr" dtype_id="25"/>
              <const loc="br,281,17,281,18" name="2&apos;h1" dtype_id="13"/>
            </arraysel>
          </assign>
          <assign loc="br,282,25,282,26" dtype_id="6">
            <arraysel loc="br,282,36,282,37" dtype_id="6">
              <varref loc="br,282,27,282,36" name="Bank_addr" dtype_id="25"/>
              <const loc="br,282,37,282,38" name="2&apos;h3" dtype_id="13"/>
            </arraysel>
            <arraysel loc="br,282,16,282,17" dtype_id="6">
              <varref loc="br,282,7,282,16" name="Bank_addr" dtype_id="25"/>
              <const loc="br,282,17,282,18" name="2&apos;h2" dtype_id="13"/>
            </arraysel>
          </assign>
          <assign loc="br,283,25,283,26" dtype_id="6">
            <const loc="br,283,27,283,31" name="2&apos;h0" dtype_id="6"/>
            <arraysel loc="br,283,16,283,17" dtype_id="6">
              <varref loc="br,283,7,283,16" name="Bank_addr" dtype_id="25"/>
              <const loc="br,283,17,283,18" name="2&apos;h3" dtype_id="13"/>
            </arraysel>
          </assign>
          <assign loc="br,285,25,285,26" dtype_id="6">
            <arraysel loc="br,285,41,285,42" dtype_id="6">
              <varref loc="br,285,27,285,41" name="Bank_precharge" dtype_id="32"/>
              <const loc="br,285,42,285,43" name="2&apos;h1" dtype_id="13"/>
            </arraysel>
            <arraysel loc="br,285,21,285,22" dtype_id="6">
              <varref loc="br,285,7,285,21" name="Bank_precharge" dtype_id="32"/>
              <const loc="br,285,22,285,23" name="2&apos;h0" dtype_id="13"/>
            </arraysel>
          </assign>
          <assign loc="br,286,25,286,26" dtype_id="6">
            <arraysel loc="br,286,41,286,42" dtype_id="6">
              <varref loc="br,286,27,286,41" name="Bank_precharge" dtype_id="32"/>
              <const loc="br,286,42,286,43" name="2&apos;h2" dtype_id="13"/>
            </arraysel>
            <arraysel loc="br,286,21,286,22" dtype_id="6">
              <varref loc="br,286,7,286,21" name="Bank_precharge" dtype_id="32"/>
              <const loc="br,286,22,286,23" name="2&apos;h1" dtype_id="13"/>
            </arraysel>
          </assign>
          <assign loc="br,287,25,287,26" dtype_id="6">
            <arraysel loc="br,287,41,287,42" dtype_id="6">
              <varref loc="br,287,27,287,41" name="Bank_precharge" dtype_id="32"/>
              <const loc="br,287,42,287,43" name="2&apos;h3" dtype_id="13"/>
            </arraysel>
            <arraysel loc="br,287,21,287,22" dtype_id="6">
              <varref loc="br,287,7,287,21" name="Bank_precharge" dtype_id="32"/>
              <const loc="br,287,22,287,23" name="2&apos;h2" dtype_id="13"/>
            </arraysel>
          </assign>
          <assign loc="br,288,25,288,26" dtype_id="6">
            <const loc="br,288,27,288,31" name="2&apos;h0" dtype_id="6"/>
            <arraysel loc="br,288,21,288,22" dtype_id="6">
              <varref loc="br,288,7,288,21" name="Bank_precharge" dtype_id="32"/>
              <const loc="br,288,22,288,23" name="2&apos;h3" dtype_id="13"/>
            </arraysel>
          </assign>
          <assign loc="br,290,25,290,26" dtype_id="3">
            <arraysel loc="br,290,40,290,41" dtype_id="3">
              <varref loc="br,290,27,290,40" name="A10_precharge" dtype_id="33"/>
              <const loc="br,290,41,290,42" name="2&apos;h1" dtype_id="13"/>
            </arraysel>
            <arraysel loc="br,290,20,290,21" dtype_id="3">
              <varref loc="br,290,7,290,20" name="A10_precharge" dtype_id="33"/>
              <const loc="br,290,21,290,22" name="2&apos;h0" dtype_id="13"/>
            </arraysel>
          </assign>
          <assign loc="br,291,25,291,26" dtype_id="3">
            <arraysel loc="br,291,40,291,41" dtype_id="3">
              <varref loc="br,291,27,291,40" name="A10_precharge" dtype_id="33"/>
              <const loc="br,291,41,291,42" name="2&apos;h2" dtype_id="13"/>
            </arraysel>
            <arraysel loc="br,291,20,291,21" dtype_id="3">
              <varref loc="br,291,7,291,20" name="A10_precharge" dtype_id="33"/>
              <const loc="br,291,21,291,22" name="2&apos;h1" dtype_id="13"/>
            </arraysel>
          </assign>
          <assign loc="br,292,25,292,26" dtype_id="3">
            <arraysel loc="br,292,40,292,41" dtype_id="3">
              <varref loc="br,292,27,292,40" name="A10_precharge" dtype_id="33"/>
              <const loc="br,292,41,292,42" name="2&apos;h3" dtype_id="13"/>
            </arraysel>
            <arraysel loc="br,292,20,292,21" dtype_id="3">
              <varref loc="br,292,7,292,20" name="A10_precharge" dtype_id="33"/>
              <const loc="br,292,21,292,22" name="2&apos;h2" dtype_id="13"/>
            </arraysel>
          </assign>
          <assign loc="br,293,25,293,26" dtype_id="3">
            <const loc="br,293,27,293,31" name="1&apos;h0" dtype_id="3"/>
            <arraysel loc="br,293,20,293,21" dtype_id="3">
              <varref loc="br,293,7,293,20" name="A10_precharge" dtype_id="33"/>
              <const loc="br,293,21,293,22" name="2&apos;h3" dtype_id="13"/>
            </arraysel>
          </assign>
          <assign loc="br,296,17,296,18" dtype_id="10">
            <varref loc="br,296,19,296,28" name="Dqm_pipe1" dtype_id="10"/>
            <varref loc="br,296,7,296,16" name="Dqm_pipe2" dtype_id="10"/>
          </assign>
          <assign loc="br,297,17,297,18" dtype_id="10">
            <varref loc="br,297,19,297,22" name="Dqm" dtype_id="10"/>
            <varref loc="br,297,7,297,16" name="Dqm_pipe1" dtype_id="10"/>
          </assign>
          <if loc="br,301,7,301,9">
            <eqcase loc="br,301,29,301,32" dtype_id="3">
              <const loc="br,301,33,301,37" name="1&apos;h1" dtype_id="3"/>
              <arraysel loc="br,301,25,301,26" dtype_id="3">
                <varref loc="br,301,11,301,25" name="Auto_precharge" dtype_id="34"/>
                <const loc="br,301,26,301,27" name="2&apos;h0" dtype_id="13"/>
              </arraysel>
            </eqcase>
            <begin>
              <begin loc="br,301,39,301,44">
                <assign loc="br,302,30,302,31" dtype_id="1">
                  <add loc="br,302,51,302,52" dtype_id="1">
                    <const loc="br,302,53,302,54" name="32&apos;sh1" dtype_id="2"/>
                    <arraysel loc="br,302,47,302,48" dtype_id="1">
                      <varref loc="br,302,32,302,47" name="Count_precharge" dtype_id="40"/>
                      <const loc="br,302,48,302,49" name="2&apos;h0" dtype_id="13"/>
                    </arraysel>
                  </add>
                  <arraysel loc="br,302,26,302,27" dtype_id="1">
                    <varref loc="br,302,11,302,26" name="Count_precharge" dtype_id="40"/>
                    <const loc="br,302,27,302,28" name="2&apos;h0" dtype_id="13"/>
                  </arraysel>
                </assign>
              </begin>
            </begin>
          </if>
          <if loc="br,304,7,304,9">
            <eqcase loc="br,304,29,304,32" dtype_id="3">
              <const loc="br,304,33,304,37" name="1&apos;h1" dtype_id="3"/>
              <arraysel loc="br,304,25,304,26" dtype_id="3">
                <varref loc="br,304,11,304,25" name="Auto_precharge" dtype_id="34"/>
                <const loc="br,304,26,304,27" name="2&apos;h1" dtype_id="13"/>
              </arraysel>
            </eqcase>
            <begin>
              <begin loc="br,304,39,304,44">
                <assign loc="br,305,30,305,31" dtype_id="1">
                  <add loc="br,305,51,305,52" dtype_id="1">
                    <const loc="br,305,53,305,54" name="32&apos;sh1" dtype_id="2"/>
                    <arraysel loc="br,305,47,305,48" dtype_id="1">
                      <varref loc="br,305,32,305,47" name="Count_precharge" dtype_id="40"/>
                      <const loc="br,305,48,305,49" name="2&apos;h1" dtype_id="13"/>
                    </arraysel>
                  </add>
                  <arraysel loc="br,305,26,305,27" dtype_id="1">
                    <varref loc="br,305,11,305,26" name="Count_precharge" dtype_id="40"/>
                    <const loc="br,305,27,305,28" name="2&apos;h1" dtype_id="13"/>
                  </arraysel>
                </assign>
              </begin>
            </begin>
          </if>
          <if loc="br,307,7,307,9">
            <eqcase loc="br,307,29,307,32" dtype_id="3">
              <const loc="br,307,33,307,37" name="1&apos;h1" dtype_id="3"/>
              <arraysel loc="br,307,25,307,26" dtype_id="3">
                <varref loc="br,307,11,307,25" name="Auto_precharge" dtype_id="34"/>
                <const loc="br,307,26,307,27" name="2&apos;h2" dtype_id="13"/>
              </arraysel>
            </eqcase>
            <begin>
              <begin loc="br,307,39,307,44">
                <assign loc="br,308,30,308,31" dtype_id="1">
                  <add loc="br,308,51,308,52" dtype_id="1">
                    <const loc="br,308,53,308,54" name="32&apos;sh1" dtype_id="2"/>
                    <arraysel loc="br,308,47,308,48" dtype_id="1">
                      <varref loc="br,308,32,308,47" name="Count_precharge" dtype_id="40"/>
                      <const loc="br,308,48,308,49" name="2&apos;h2" dtype_id="13"/>
                    </arraysel>
                  </add>
                  <arraysel loc="br,308,26,308,27" dtype_id="1">
                    <varref loc="br,308,11,308,26" name="Count_precharge" dtype_id="40"/>
                    <const loc="br,308,27,308,28" name="2&apos;h2" dtype_id="13"/>
                  </arraysel>
                </assign>
              </begin>
            </begin>
          </if>
          <if loc="br,310,7,310,9">
            <eqcase loc="br,310,29,310,32" dtype_id="3">
              <const loc="br,310,33,310,37" name="1&apos;h1" dtype_id="3"/>
              <arraysel loc="br,310,25,310,26" dtype_id="3">
                <varref loc="br,310,11,310,25" name="Auto_precharge" dtype_id="34"/>
                <const loc="br,310,26,310,27" name="2&apos;h3" dtype_id="13"/>
              </arraysel>
            </eqcase>
            <begin>
              <begin loc="br,310,39,310,44">
                <assign loc="br,311,30,311,31" dtype_id="1">
                  <add loc="br,311,51,311,52" dtype_id="1">
                    <const loc="br,311,53,311,54" name="32&apos;sh1" dtype_id="2"/>
                    <arraysel loc="br,311,47,311,48" dtype_id="1">
                      <varref loc="br,311,32,311,47" name="Count_precharge" dtype_id="40"/>
                      <const loc="br,311,48,311,49" name="2&apos;h3" dtype_id="13"/>
                    </arraysel>
                  </add>
                  <arraysel loc="br,311,26,311,27" dtype_id="1">
                    <varref loc="br,311,11,311,26" name="Count_precharge" dtype_id="40"/>
                    <const loc="br,311,27,311,28" name="2&apos;h3" dtype_id="13"/>
                  </arraysel>
                </assign>
              </begin>
            </begin>
          </if>
          <if loc="br,316,7,316,9">
            <eqcase loc="br,316,33,316,36" dtype_id="3">
              <const loc="br,316,37,316,41" name="1&apos;h1" dtype_id="3"/>
              <arraysel loc="br,316,29,316,30" dtype_id="3">
                <varref loc="br,316,11,316,29" name="RW_interrupt_write" dtype_id="38"/>
                <const loc="br,316,30,316,31" name="2&apos;h0" dtype_id="13"/>
              </arraysel>
            </eqcase>
            <begin>
              <begin loc="br,316,43,316,48">
                <assign loc="br,317,35,317,36" dtype_id="1">
                  <add loc="br,317,61,317,62" dtype_id="1">
                    <const loc="br,317,63,317,64" name="32&apos;sh1" dtype_id="2"/>
                    <arraysel loc="br,317,57,317,58" dtype_id="1">
                      <varref loc="br,317,37,317,57" name="RW_interrupt_counter" dtype_id="39"/>
                      <const loc="br,317,58,317,59" name="2&apos;h0" dtype_id="13"/>
                    </arraysel>
                  </add>
                  <arraysel loc="br,317,31,317,32" dtype_id="1">
                    <varref loc="br,317,11,317,31" name="RW_interrupt_counter" dtype_id="39"/>
                    <const loc="br,317,32,317,33" name="2&apos;h0" dtype_id="13"/>
                  </arraysel>
                </assign>
              </begin>
            </begin>
          </if>
          <if loc="br,319,7,319,9">
            <eqcase loc="br,319,33,319,36" dtype_id="3">
              <const loc="br,319,37,319,41" name="1&apos;h1" dtype_id="3"/>
              <arraysel loc="br,319,29,319,30" dtype_id="3">
                <varref loc="br,319,11,319,29" name="RW_interrupt_write" dtype_id="38"/>
                <const loc="br,319,30,319,31" name="2&apos;h1" dtype_id="13"/>
              </arraysel>
            </eqcase>
            <begin>
              <begin loc="br,319,43,319,48">
                <assign loc="br,320,35,320,36" dtype_id="1">
                  <add loc="br,320,61,320,62" dtype_id="1">
                    <const loc="br,320,63,320,64" name="32&apos;sh1" dtype_id="2"/>
                    <arraysel loc="br,320,57,320,58" dtype_id="1">
                      <varref loc="br,320,37,320,57" name="RW_interrupt_counter" dtype_id="39"/>
                      <const loc="br,320,58,320,59" name="2&apos;h1" dtype_id="13"/>
                    </arraysel>
                  </add>
                  <arraysel loc="br,320,31,320,32" dtype_id="1">
                    <varref loc="br,320,11,320,31" name="RW_interrupt_counter" dtype_id="39"/>
                    <const loc="br,320,32,320,33" name="2&apos;h1" dtype_id="13"/>
                  </arraysel>
                </assign>
              </begin>
            </begin>
          </if>
          <if loc="br,322,7,322,9">
            <eqcase loc="br,322,33,322,36" dtype_id="3">
              <const loc="br,322,37,322,41" name="1&apos;h1" dtype_id="3"/>
              <arraysel loc="br,322,29,322,30" dtype_id="3">
                <varref loc="br,322,11,322,29" name="RW_interrupt_write" dtype_id="38"/>
                <const loc="br,322,30,322,31" name="2&apos;h2" dtype_id="13"/>
              </arraysel>
            </eqcase>
            <begin>
              <begin loc="br,322,43,322,48">
                <assign loc="br,323,35,323,36" dtype_id="1">
                  <add loc="br,323,61,323,62" dtype_id="1">
                    <const loc="br,323,63,323,64" name="32&apos;sh1" dtype_id="2"/>
                    <arraysel loc="br,323,57,323,58" dtype_id="1">
                      <varref loc="br,323,37,323,57" name="RW_interrupt_counter" dtype_id="39"/>
                      <const loc="br,323,58,323,59" name="2&apos;h2" dtype_id="13"/>
                    </arraysel>
                  </add>
                  <arraysel loc="br,323,31,323,32" dtype_id="1">
                    <varref loc="br,323,11,323,31" name="RW_interrupt_counter" dtype_id="39"/>
                    <const loc="br,323,32,323,33" name="2&apos;h2" dtype_id="13"/>
                  </arraysel>
                </assign>
              </begin>
            </begin>
          </if>
          <if loc="br,325,7,325,9">
            <eqcase loc="br,325,33,325,36" dtype_id="3">
              <const loc="br,325,37,325,41" name="1&apos;h1" dtype_id="3"/>
              <arraysel loc="br,325,29,325,30" dtype_id="3">
                <varref loc="br,325,11,325,29" name="RW_interrupt_write" dtype_id="38"/>
                <const loc="br,325,30,325,31" name="2&apos;h3" dtype_id="13"/>
              </arraysel>
            </eqcase>
            <begin>
              <begin loc="br,325,43,325,48">
                <assign loc="br,326,35,326,36" dtype_id="1">
                  <add loc="br,326,61,326,62" dtype_id="1">
                    <const loc="br,326,63,326,64" name="32&apos;sh1" dtype_id="2"/>
                    <arraysel loc="br,326,57,326,58" dtype_id="1">
                      <varref loc="br,326,37,326,57" name="RW_interrupt_counter" dtype_id="39"/>
                      <const loc="br,326,58,326,59" name="2&apos;h3" dtype_id="13"/>
                    </arraysel>
                  </add>
                  <arraysel loc="br,326,31,326,32" dtype_id="1">
                    <varref loc="br,326,11,326,31" name="RW_interrupt_counter" dtype_id="39"/>
                    <const loc="br,326,32,326,33" name="2&apos;h3" dtype_id="13"/>
                  </arraysel>
                </assign>
              </begin>
            </begin>
          </if>
          <if loc="br,336,7,336,9">
            <eqcase loc="br,336,23,336,26" dtype_id="3">
              <const loc="br,336,27,336,31" name="1&apos;h1" dtype_id="3"/>
              <varref loc="br,336,11,336,22" name="Aref_enable" dtype_id="3"/>
            </eqcase>
            <begin>
              <begin loc="br,336,33,336,38">
                <if loc="br,342,11,342,13">
                  <or loc="br,342,66,342,68" dtype_id="3">
                    <or loc="br,342,48,342,50" dtype_id="3">
                      <or loc="br,342,30,342,32" dtype_id="3">
                        <eqcase loc="br,342,21,342,24" dtype_id="3">
                          <const loc="br,342,25,342,29" name="1&apos;h0" dtype_id="3"/>
                          <varref loc="br,342,15,342,20" name="Pc_b0" dtype_id="3"/>
                        </eqcase>
                        <eqcase loc="br,342,39,342,42" dtype_id="3">
                          <const loc="br,342,43,342,47" name="1&apos;h0" dtype_id="3"/>
                          <varref loc="br,342,33,342,38" name="Pc_b1" dtype_id="3"/>
                        </eqcase>
                      </or>
                      <eqcase loc="br,342,57,342,60" dtype_id="3">
                        <const loc="br,342,61,342,65" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="br,342,51,342,56" name="Pc_b2" dtype_id="3"/>
                      </eqcase>
                    </or>
                    <eqcase loc="br,342,75,342,78" dtype_id="3">
                      <const loc="br,342,79,342,83" name="1&apos;h0" dtype_id="3"/>
                      <varref loc="br,342,69,342,74" name="Pc_b3" dtype_id="3"/>
                    </eqcase>
                  </or>
                  <begin>
                    <begin loc="br,342,85,342,90">
                      <display loc="br,343,15,343,23" displaytype="$display">
                        <sformatf loc="br,343,15,343,23" name="%m : at time %t ERROR: All banks must be Precharge before Auto Refresh" dtype_id="43">
                          <time loc="br,343,99,343,104" dtype_id="44"/>
                          <scopename loc="br,343,15,343,23" dtype_id="44"/>
                        </sformatf>
                      </display>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
          <if loc="br,374,7,374,9">
            <eqcase loc="br,374,27,374,30" dtype_id="3">
              <const loc="br,374,31,374,35" name="1&apos;h1" dtype_id="3"/>
              <varref loc="br,374,11,374,26" name="Mode_reg_enable" dtype_id="3"/>
            </eqcase>
            <begin>
              <begin loc="br,374,37,374,42">
                <assign loc="br,376,20,376,21" dtype_id="9">
                  <varref loc="br,376,22,376,26" name="Addr" dtype_id="9"/>
                  <varref loc="br,376,11,376,19" name="Mode_reg" dtype_id="9"/>
                </assign>
                <display loc="br,379,11,379,19" displaytype="$display">
                  <sformatf loc="br,379,11,379,19" name="%t %m LMR  : Load Mode Register" dtype_id="43">
                    <time loc="br,379,56,379,61" dtype_id="44"/>
                    <scopename loc="br,379,11,379,19" dtype_id="44"/>
                  </sformatf>
                </display>
                <case loc="br,382,11,382,15">
                  <sel loc="br,382,21,382,22" dtype_id="4">
                    <varref loc="br,382,17,382,21" name="Addr" dtype_id="9"/>
                    <const loc="br,382,24,382,25" name="4&apos;h4" dtype_id="45"/>
                    <const loc="br,382,22,382,23" name="32&apos;h3" dtype_id="11"/>
                  </sel>
                  <caseitem loc="br,383,22,383,23">
                    <const loc="br,383,14,383,20" name="3&apos;h2" dtype_id="4"/>
                    <display loc="br,383,24,383,32" displaytype="$display">
                      <sformatf loc="br,383,24,383,32" name="&#9;&#9;CAS Latency = 2" dtype_id="43"/>
                    </display>
                  </caseitem>
                  <caseitem loc="br,384,22,384,23">
                    <const loc="br,384,14,384,20" name="3&apos;h3" dtype_id="4"/>
                    <display loc="br,384,24,384,32" displaytype="$display">
                      <sformatf loc="br,384,24,384,32" name="&#9;&#9;CAS Latency = 3" dtype_id="43"/>
                    </display>
                  </caseitem>
                  <caseitem loc="br,385,14,385,21">
                    <display loc="br,385,24,385,32" displaytype="$display">
                      <sformatf loc="br,385,24,385,32" name="&#9;&#9;CAS Latency = Reserved" dtype_id="43"/>
                    </display>
                  </caseitem>
                </case>
                <case loc="br,389,11,389,15">
                  <sel loc="br,389,21,389,22" dtype_id="4">
                    <varref loc="br,389,17,389,21" name="Addr" dtype_id="9"/>
                    <const loc="br,389,24,389,25" name="4&apos;h0" dtype_id="45"/>
                    <const loc="br,389,22,389,23" name="32&apos;h3" dtype_id="11"/>
                  </sel>
                  <caseitem loc="br,390,22,390,23">
                    <const loc="br,390,14,390,20" name="3&apos;h0" dtype_id="4"/>
                    <display loc="br,390,24,390,32" displaytype="$display">
                      <sformatf loc="br,390,24,390,32" name="&#9;&#9;Burst Length = 1" dtype_id="43"/>
                    </display>
                  </caseitem>
                  <caseitem loc="br,391,22,391,23">
                    <const loc="br,391,14,391,20" name="3&apos;h1" dtype_id="4"/>
                    <display loc="br,391,24,391,32" displaytype="$display">
                      <sformatf loc="br,391,24,391,32" name="&#9;&#9;Burst Length = 2" dtype_id="43"/>
                    </display>
                  </caseitem>
                  <caseitem loc="br,392,22,392,23">
                    <const loc="br,392,14,392,20" name="3&apos;h2" dtype_id="4"/>
                    <display loc="br,392,24,392,32" displaytype="$display">
                      <sformatf loc="br,392,24,392,32" name="&#9;&#9;Burst Length = 4" dtype_id="43"/>
                    </display>
                  </caseitem>
                  <caseitem loc="br,393,22,393,23">
                    <const loc="br,393,14,393,20" name="3&apos;h3" dtype_id="4"/>
                    <display loc="br,393,24,393,32" displaytype="$display">
                      <sformatf loc="br,393,24,393,32" name="&#9;&#9;Burst Length = 8" dtype_id="43"/>
                    </display>
                  </caseitem>
                  <caseitem loc="br,394,22,394,23">
                    <const loc="br,394,14,394,20" name="3&apos;h7" dtype_id="4"/>
                    <display loc="br,394,24,394,32" displaytype="$display">
                      <sformatf loc="br,394,24,394,32" name="&#9;&#9;Burst Length = Full" dtype_id="43"/>
                    </display>
                  </caseitem>
                  <caseitem loc="br,395,14,395,21">
                    <display loc="br,395,24,395,32" displaytype="$display">
                      <sformatf loc="br,395,24,395,32" name="&#9;&#9;Burst Length = Reserved" dtype_id="43"/>
                    </display>
                  </caseitem>
                </case>
                <if loc="br,399,11,399,13">
                  <eqcase loc="br,399,23,399,26" dtype_id="3">
                    <const loc="br,399,27,399,31" name="1&apos;h0" dtype_id="3"/>
                    <sel loc="br,399,19,399,20" dtype_id="3">
                      <varref loc="br,399,15,399,19" name="Addr" dtype_id="9"/>
                      <const loc="br,399,20,399,21" name="4&apos;h3" dtype_id="45"/>
                      <const loc="br,399,19,399,20" name="32&apos;h1" dtype_id="11"/>
                    </sel>
                  </eqcase>
                  <begin>
                    <begin loc="br,399,33,399,38">
                      <display loc="br,400,14,400,22" displaytype="$display">
                        <sformatf loc="br,400,14,400,22" name="&#9;&#9;Burst Type = Sequential" dtype_id="43"/>
                      </display>
                    </begin>
                  </begin>
                  <begin>
                    <if loc="br,402,16,402,18">
                      <eqcase loc="br,402,28,402,31" dtype_id="3">
                        <const loc="br,402,32,402,36" name="1&apos;h1" dtype_id="3"/>
                        <sel loc="br,402,24,402,25" dtype_id="3">
                          <varref loc="br,402,20,402,24" name="Addr" dtype_id="9"/>
                          <const loc="br,402,25,402,26" name="4&apos;h3" dtype_id="45"/>
                          <const loc="br,402,24,402,25" name="32&apos;h1" dtype_id="11"/>
                        </sel>
                      </eqcase>
                      <begin>
                        <begin loc="br,402,38,402,43">
                          <display loc="br,403,14,403,22" displaytype="$display">
                            <sformatf loc="br,403,14,403,22" name="&#9;&#9;Burst Type = Interleaved" dtype_id="43"/>
                          </display>
                        </begin>
                      </begin>
                      <begin>
                        <begin loc="br,405,16,405,21">
                          <display loc="br,406,14,406,22" displaytype="$display">
                            <sformatf loc="br,406,14,406,22" name="&#9;&#9;Burst Type = Reserved" dtype_id="43"/>
                          </display>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </if>
                <if loc="br,410,11,410,13">
                  <eqcase loc="br,410,23,410,26" dtype_id="3">
                    <const loc="br,410,27,410,31" name="1&apos;h0" dtype_id="3"/>
                    <sel loc="br,410,19,410,20" dtype_id="3">
                      <varref loc="br,410,15,410,19" name="Addr" dtype_id="9"/>
                      <const loc="br,410,20,410,21" name="4&apos;h9" dtype_id="45"/>
                      <const loc="br,410,19,410,20" name="32&apos;h1" dtype_id="11"/>
                    </sel>
                  </eqcase>
                  <begin>
                    <begin loc="br,410,33,410,38">
                      <display loc="br,411,14,411,22" displaytype="$display">
                        <sformatf loc="br,411,14,411,22" name="&#9;&#9;Write Burst Mode = Programmed Burst Length" dtype_id="43"/>
                      </display>
                    </begin>
                  </begin>
                  <begin>
                    <if loc="br,413,16,413,18">
                      <eqcase loc="br,413,28,413,31" dtype_id="3">
                        <const loc="br,413,32,413,36" name="1&apos;h1" dtype_id="3"/>
                        <sel loc="br,413,24,413,25" dtype_id="3">
                          <varref loc="br,413,20,413,24" name="Addr" dtype_id="9"/>
                          <const loc="br,413,25,413,26" name="4&apos;h9" dtype_id="45"/>
                          <const loc="br,413,24,413,25" name="32&apos;h1" dtype_id="11"/>
                        </sel>
                      </eqcase>
                      <begin>
                        <begin loc="br,413,38,413,43">
                          <display loc="br,414,14,414,22" displaytype="$display">
                            <sformatf loc="br,414,14,414,22" name="&#9;&#9;Write Burst Mode = Single Location Access" dtype_id="43"/>
                          </display>
                        </begin>
                      </begin>
                      <begin>
                        <begin loc="br,416,16,416,21">
                          <display loc="br,417,14,417,22" displaytype="$display">
                            <sformatf loc="br,417,14,417,22" name="&#9;&#9;Write Burst Mode = Reserved" dtype_id="43"/>
                          </display>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </if>
                <if loc="br,421,11,421,13">
                  <eqcase loc="br,421,44,421,47" dtype_id="3">
                    <const loc="br,421,48,421,55" name="4&apos;h0" dtype_id="10"/>
                    <concat loc="br,421,35,421,36" dtype_id="10">
                      <varref loc="br,421,16,421,21" name="Pc_b0" dtype_id="3"/>
                      <concat loc="br,421,28,421,29" dtype_id="4">
                        <varref loc="br,421,23,421,28" name="Pc_b1" dtype_id="3"/>
                        <concat loc="br,421,21,421,22" dtype_id="6">
                          <varref loc="br,421,30,421,35" name="Pc_b2" dtype_id="3"/>
                          <varref loc="br,421,37,421,42" name="Pc_b3" dtype_id="3"/>
                        </concat>
                      </concat>
                    </concat>
                  </eqcase>
                  <begin>
                    <begin loc="br,421,57,421,62">
                      <display loc="br,422,15,422,23" displaytype="$display">
                        <sformatf loc="br,422,15,422,23" name="%m : at time %t ERROR: all banks must be Precharge before Load Mode Register" dtype_id="43">
                          <time loc="br,422,105,422,110" dtype_id="44"/>
                          <scopename loc="br,422,15,422,23" dtype_id="44"/>
                        </sformatf>
                      </display>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
          <if loc="br,452,7,452,9">
            <eqcase loc="br,452,25,452,28" dtype_id="3">
              <const loc="br,452,29,452,33" name="1&apos;h1" dtype_id="3"/>
              <varref loc="br,452,11,452,24" name="Active_enable" dtype_id="3"/>
            </eqcase>
            <begin>
              <begin loc="br,452,35,452,40">
                <if loc="br,454,11,454,13">
                  <or loc="br,455,49,455,51" dtype_id="3">
                    <or loc="br,454,86,454,88" dtype_id="3">
                      <or loc="br,454,49,454,51" dtype_id="3">
                        <and loc="br,454,29,454,31" dtype_id="3">
                          <eqcase loc="br,454,19,454,22" dtype_id="3">
                            <const loc="br,454,23,454,28" name="2&apos;h0" dtype_id="6"/>
                            <varref loc="br,454,16,454,18" name="Ba" dtype_id="6"/>
                          </eqcase>
                          <eqcase loc="br,454,39,454,42" dtype_id="3">
                            <const loc="br,454,43,454,47" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="br,454,32,454,38" name="Act_b0" dtype_id="3"/>
                          </eqcase>
                        </and>
                        <and loc="br,454,66,454,68" dtype_id="3">
                          <eqcase loc="br,454,56,454,59" dtype_id="3">
                            <const loc="br,454,60,454,65" name="2&apos;h1" dtype_id="6"/>
                            <varref loc="br,454,53,454,55" name="Ba" dtype_id="6"/>
                          </eqcase>
                          <eqcase loc="br,454,76,454,79" dtype_id="3">
                            <const loc="br,454,80,454,84" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="br,454,69,454,75" name="Act_b1" dtype_id="3"/>
                          </eqcase>
                        </and>
                      </or>
                      <and loc="br,455,29,455,31" dtype_id="3">
                        <eqcase loc="br,455,19,455,22" dtype_id="3">
                          <const loc="br,455,23,455,28" name="2&apos;h2" dtype_id="6"/>
                          <varref loc="br,455,16,455,18" name="Ba" dtype_id="6"/>
                        </eqcase>
                        <eqcase loc="br,455,39,455,42" dtype_id="3">
                          <const loc="br,455,43,455,47" name="1&apos;h1" dtype_id="3"/>
                          <varref loc="br,455,32,455,38" name="Act_b2" dtype_id="3"/>
                        </eqcase>
                      </and>
                    </or>
                    <and loc="br,455,66,455,68" dtype_id="3">
                      <eqcase loc="br,455,56,455,59" dtype_id="3">
                        <const loc="br,455,60,455,65" name="2&apos;h3" dtype_id="6"/>
                        <varref loc="br,455,53,455,55" name="Ba" dtype_id="6"/>
                      </eqcase>
                      <eqcase loc="br,455,76,455,79" dtype_id="3">
                        <const loc="br,455,80,455,84" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="br,455,69,455,75" name="Act_b3" dtype_id="3"/>
                      </eqcase>
                    </and>
                  </or>
                  <begin>
                    <begin loc="br,455,87,455,92">
                      <display loc="br,456,15,456,23" displaytype="$display">
                        <sformatf loc="br,456,15,456,23" name="%m : at time %t ERROR: Bank already activated -- data can be corrupted" dtype_id="43">
                          <time loc="br,456,99,456,104" dtype_id="44"/>
                          <scopename loc="br,456,15,456,23" dtype_id="44"/>
                        </sformatf>
                      </display>
                    </begin>
                  </begin>
                </if>
                <if loc="br,460,11,460,13">
                  <and loc="br,460,28,460,30" dtype_id="3">
                    <eqcase loc="br,460,18,460,21" dtype_id="3">
                      <const loc="br,460,22,460,27" name="2&apos;h0" dtype_id="6"/>
                      <varref loc="br,460,15,460,17" name="Ba" dtype_id="6"/>
                    </eqcase>
                    <eqcase loc="br,460,37,460,40" dtype_id="3">
                      <const loc="br,460,41,460,45" name="1&apos;h1" dtype_id="3"/>
                      <varref loc="br,460,31,460,36" name="Pc_b0" dtype_id="3"/>
                    </eqcase>
                  </and>
                  <begin>
                    <begin loc="br,460,47,460,52">
                      <assign loc="br,480,27,480,28" dtype_id="7">
                        <itord loc="br,480,29,480,34" dtype_id="7">
                          <time loc="br,480,29,480,34" dtype_id="44"/>
                        </itord>
                        <varref loc="br,480,15,480,23" name="RAS_chk0" dtype_id="7"/>
                      </assign>
                      <assign loc="br,482,27,482,28" dtype_id="3">
                        <const loc="br,482,29,482,33" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="br,482,15,482,21" name="Act_b0" dtype_id="3"/>
                      </assign>
                      <assign loc="br,483,27,483,28" dtype_id="3">
                        <const loc="br,483,29,483,33" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="br,483,15,483,20" name="Pc_b0" dtype_id="3"/>
                      </assign>
                      <assign loc="br,484,27,484,28" dtype_id="9">
                        <varref loc="br,484,29,484,33" name="Addr" dtype_id="9"/>
                        <varref loc="br,484,15,484,26" name="B0_row_addr" dtype_id="9"/>
                      </assign>
                    </begin>
                  </begin>
                </if>
                <if loc="br,487,11,487,13">
                  <and loc="br,487,27,487,29" dtype_id="3">
                    <eq loc="br,487,18,487,20" dtype_id="3">
                      <const loc="br,487,21,487,26" name="2&apos;h1" dtype_id="6"/>
                      <varref loc="br,487,15,487,17" name="Ba" dtype_id="6"/>
                    </eq>
                    <varref loc="br,487,30,487,35" name="Pc_b1" dtype_id="3"/>
                  </and>
                  <begin>
                    <begin loc="br,487,45,487,50">
                      <assign loc="br,507,27,507,28" dtype_id="7">
                        <itord loc="br,507,29,507,34" dtype_id="7">
                          <time loc="br,507,29,507,34" dtype_id="44"/>
                        </itord>
                        <varref loc="br,507,15,507,23" name="RAS_chk1" dtype_id="7"/>
                      </assign>
                      <assign loc="br,509,27,509,28" dtype_id="3">
                        <const loc="br,509,29,509,33" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="br,509,15,509,21" name="Act_b1" dtype_id="3"/>
                      </assign>
                      <assign loc="br,510,27,510,28" dtype_id="3">
                        <const loc="br,510,29,510,33" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="br,510,15,510,20" name="Pc_b1" dtype_id="3"/>
                      </assign>
                      <assign loc="br,511,27,511,28" dtype_id="9">
                        <varref loc="br,511,29,511,33" name="Addr" dtype_id="9"/>
                        <varref loc="br,511,15,511,26" name="B1_row_addr" dtype_id="9"/>
                      </assign>
                    </begin>
                  </begin>
                </if>
                <if loc="br,514,11,514,13">
                  <and loc="br,514,27,514,29" dtype_id="3">
                    <eq loc="br,514,18,514,20" dtype_id="3">
                      <const loc="br,514,21,514,26" name="2&apos;h2" dtype_id="6"/>
                      <varref loc="br,514,15,514,17" name="Ba" dtype_id="6"/>
                    </eq>
                    <varref loc="br,514,30,514,35" name="Pc_b2" dtype_id="3"/>
                  </and>
                  <begin>
                    <begin loc="br,514,45,514,50">
                      <assign loc="br,534,27,534,28" dtype_id="7">
                        <itord loc="br,534,29,534,34" dtype_id="7">
                          <time loc="br,534,29,534,34" dtype_id="44"/>
                        </itord>
                        <varref loc="br,534,15,534,23" name="RAS_chk2" dtype_id="7"/>
                      </assign>
                      <assign loc="br,536,27,536,28" dtype_id="3">
                        <const loc="br,536,29,536,33" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="br,536,15,536,21" name="Act_b2" dtype_id="3"/>
                      </assign>
                      <assign loc="br,537,27,537,28" dtype_id="3">
                        <const loc="br,537,29,537,33" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="br,537,15,537,20" name="Pc_b2" dtype_id="3"/>
                      </assign>
                      <assign loc="br,538,27,538,28" dtype_id="9">
                        <varref loc="br,538,29,538,33" name="Addr" dtype_id="9"/>
                        <varref loc="br,538,15,538,26" name="B2_row_addr" dtype_id="9"/>
                      </assign>
                    </begin>
                  </begin>
                </if>
                <if loc="br,541,11,541,13">
                  <and loc="br,541,27,541,29" dtype_id="3">
                    <eq loc="br,541,18,541,20" dtype_id="3">
                      <const loc="br,541,21,541,26" name="2&apos;h3" dtype_id="6"/>
                      <varref loc="br,541,15,541,17" name="Ba" dtype_id="6"/>
                    </eq>
                    <varref loc="br,541,30,541,35" name="Pc_b3" dtype_id="3"/>
                  </and>
                  <begin>
                    <begin loc="br,541,45,541,50">
                      <assign loc="br,561,27,561,28" dtype_id="7">
                        <itord loc="br,561,29,561,34" dtype_id="7">
                          <time loc="br,561,29,561,34" dtype_id="44"/>
                        </itord>
                        <varref loc="br,561,15,561,23" name="RAS_chk3" dtype_id="7"/>
                      </assign>
                      <assign loc="br,563,27,563,28" dtype_id="3">
                        <const loc="br,563,29,563,33" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="br,563,15,563,21" name="Act_b3" dtype_id="3"/>
                      </assign>
                      <assign loc="br,564,27,564,28" dtype_id="3">
                        <const loc="br,564,29,564,33" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="br,564,15,564,20" name="Pc_b3" dtype_id="3"/>
                      </assign>
                      <assign loc="br,565,27,565,28" dtype_id="9">
                        <varref loc="br,565,29,565,33" name="Addr" dtype_id="9"/>
                        <varref loc="br,565,15,565,26" name="B3_row_addr" dtype_id="9"/>
                      </assign>
                    </begin>
                  </begin>
                </if>
                <assign loc="br,588,21,588,22" dtype_id="6">
                  <varref loc="br,588,23,588,25" name="Ba" dtype_id="6"/>
                  <varref loc="br,588,11,588,20" name="Prev_bank" dtype_id="6"/>
                </assign>
              </begin>
            </begin>
          </if>
          <if loc="br,593,7,593,9">
            <varref loc="br,593,11,593,23" name="Prech_enable" dtype_id="3"/>
            <begin>
              <begin loc="br,593,33,593,38">
                <if loc="br,603,11,603,13">
                  <and loc="br,603,74,603,76" dtype_id="3">
                    <or loc="br,603,34,603,36" dtype_id="3">
                      <eqcase loc="br,603,25,603,28" dtype_id="3">
                        <const loc="br,603,29,603,33" name="1&apos;h1" dtype_id="3"/>
                        <sel loc="br,603,20,603,21" dtype_id="3">
                          <varref loc="br,603,16,603,20" name="Addr" dtype_id="9"/>
                          <const loc="br,603,21,603,23" name="4&apos;ha" dtype_id="45"/>
                          <const loc="br,603,20,603,21" name="32&apos;h1" dtype_id="11"/>
                        </sel>
                      </eqcase>
                      <and loc="br,603,56,603,58" dtype_id="3">
                        <eqcase loc="br,603,47,603,50" dtype_id="3">
                          <const loc="br,603,51,603,55" name="1&apos;h0" dtype_id="3"/>
                          <sel loc="br,603,42,603,43" dtype_id="3">
                            <varref loc="br,603,38,603,42" name="Addr" dtype_id="9"/>
                            <const loc="br,603,43,603,45" name="4&apos;ha" dtype_id="45"/>
                            <const loc="br,603,42,603,43" name="32&apos;h1" dtype_id="11"/>
                          </sel>
                        </eqcase>
                        <eqcase loc="br,603,62,603,65" dtype_id="3">
                          <const loc="br,603,66,603,71" name="2&apos;h0" dtype_id="6"/>
                          <varref loc="br,603,59,603,61" name="Ba" dtype_id="6"/>
                        </eqcase>
                      </and>
                    </or>
                    <eqcase loc="br,603,84,603,87" dtype_id="3">
                      <const loc="br,603,88,603,92" name="1&apos;h1" dtype_id="3"/>
                      <varref loc="br,603,77,603,83" name="Act_b0" dtype_id="3"/>
                    </eqcase>
                  </and>
                  <begin>
                    <begin loc="br,603,94,603,99">
                      <assign loc="br,604,23,604,24" dtype_id="3">
                        <const loc="br,604,25,604,29" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="br,604,15,604,21" name="Act_b0" dtype_id="3"/>
                      </assign>
                      <assign loc="br,605,23,605,24" dtype_id="3">
                        <const loc="br,605,25,605,29" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="br,605,15,605,20" name="Pc_b0" dtype_id="3"/>
                      </assign>
                    </begin>
                  </begin>
                </if>
                <if loc="br,623,11,623,13">
                  <and loc="br,623,74,623,76" dtype_id="3">
                    <or loc="br,623,34,623,36" dtype_id="3">
                      <eqcase loc="br,623,25,623,28" dtype_id="3">
                        <const loc="br,623,29,623,33" name="1&apos;h1" dtype_id="3"/>
                        <sel loc="br,623,20,623,21" dtype_id="3">
                          <varref loc="br,623,16,623,20" name="Addr" dtype_id="9"/>
                          <const loc="br,623,21,623,23" name="4&apos;ha" dtype_id="45"/>
                          <const loc="br,623,20,623,21" name="32&apos;h1" dtype_id="11"/>
                        </sel>
                      </eqcase>
                      <and loc="br,623,56,623,58" dtype_id="3">
                        <eqcase loc="br,623,47,623,50" dtype_id="3">
                          <const loc="br,623,51,623,55" name="1&apos;h0" dtype_id="3"/>
                          <sel loc="br,623,42,623,43" dtype_id="3">
                            <varref loc="br,623,38,623,42" name="Addr" dtype_id="9"/>
                            <const loc="br,623,43,623,45" name="4&apos;ha" dtype_id="45"/>
                            <const loc="br,623,42,623,43" name="32&apos;h1" dtype_id="11"/>
                          </sel>
                        </eqcase>
                        <eqcase loc="br,623,62,623,65" dtype_id="3">
                          <const loc="br,623,66,623,71" name="2&apos;h1" dtype_id="6"/>
                          <varref loc="br,623,59,623,61" name="Ba" dtype_id="6"/>
                        </eqcase>
                      </and>
                    </or>
                    <eqcase loc="br,623,84,623,87" dtype_id="3">
                      <const loc="br,623,88,623,92" name="1&apos;h1" dtype_id="3"/>
                      <varref loc="br,623,77,623,83" name="Act_b1" dtype_id="3"/>
                    </eqcase>
                  </and>
                  <begin>
                    <begin loc="br,623,94,623,99">
                      <assign loc="br,624,23,624,24" dtype_id="3">
                        <const loc="br,624,25,624,29" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="br,624,15,624,21" name="Act_b1" dtype_id="3"/>
                      </assign>
                      <assign loc="br,625,23,625,24" dtype_id="3">
                        <const loc="br,625,25,625,29" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="br,625,15,625,20" name="Pc_b1" dtype_id="3"/>
                      </assign>
                    </begin>
                  </begin>
                </if>
                <if loc="br,643,11,643,13">
                  <and loc="br,643,74,643,76" dtype_id="3">
                    <or loc="br,643,34,643,36" dtype_id="3">
                      <eqcase loc="br,643,25,643,28" dtype_id="3">
                        <const loc="br,643,29,643,33" name="1&apos;h1" dtype_id="3"/>
                        <sel loc="br,643,20,643,21" dtype_id="3">
                          <varref loc="br,643,16,643,20" name="Addr" dtype_id="9"/>
                          <const loc="br,643,21,643,23" name="4&apos;ha" dtype_id="45"/>
                          <const loc="br,643,20,643,21" name="32&apos;h1" dtype_id="11"/>
                        </sel>
                      </eqcase>
                      <and loc="br,643,56,643,58" dtype_id="3">
                        <eqcase loc="br,643,47,643,50" dtype_id="3">
                          <const loc="br,643,51,643,55" name="1&apos;h0" dtype_id="3"/>
                          <sel loc="br,643,42,643,43" dtype_id="3">
                            <varref loc="br,643,38,643,42" name="Addr" dtype_id="9"/>
                            <const loc="br,643,43,643,45" name="4&apos;ha" dtype_id="45"/>
                            <const loc="br,643,42,643,43" name="32&apos;h1" dtype_id="11"/>
                          </sel>
                        </eqcase>
                        <eqcase loc="br,643,62,643,65" dtype_id="3">
                          <const loc="br,643,66,643,71" name="2&apos;h2" dtype_id="6"/>
                          <varref loc="br,643,59,643,61" name="Ba" dtype_id="6"/>
                        </eqcase>
                      </and>
                    </or>
                    <eqcase loc="br,643,84,643,87" dtype_id="3">
                      <const loc="br,643,88,643,92" name="1&apos;h1" dtype_id="3"/>
                      <varref loc="br,643,77,643,83" name="Act_b2" dtype_id="3"/>
                    </eqcase>
                  </and>
                  <begin>
                    <begin loc="br,643,94,643,99">
                      <assign loc="br,644,23,644,24" dtype_id="3">
                        <const loc="br,644,25,644,29" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="br,644,15,644,21" name="Act_b2" dtype_id="3"/>
                      </assign>
                      <assign loc="br,645,23,645,24" dtype_id="3">
                        <const loc="br,645,25,645,29" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="br,645,15,645,20" name="Pc_b2" dtype_id="3"/>
                      </assign>
                    </begin>
                  </begin>
                </if>
                <if loc="br,663,11,663,13">
                  <and loc="br,663,74,663,76" dtype_id="3">
                    <or loc="br,663,34,663,36" dtype_id="3">
                      <eqcase loc="br,663,25,663,28" dtype_id="3">
                        <const loc="br,663,29,663,33" name="1&apos;h1" dtype_id="3"/>
                        <sel loc="br,663,20,663,21" dtype_id="3">
                          <varref loc="br,663,16,663,20" name="Addr" dtype_id="9"/>
                          <const loc="br,663,21,663,23" name="4&apos;ha" dtype_id="45"/>
                          <const loc="br,663,20,663,21" name="32&apos;h1" dtype_id="11"/>
                        </sel>
                      </eqcase>
                      <and loc="br,663,56,663,58" dtype_id="3">
                        <eqcase loc="br,663,47,663,50" dtype_id="3">
                          <const loc="br,663,51,663,55" name="1&apos;h0" dtype_id="3"/>
                          <sel loc="br,663,42,663,43" dtype_id="3">
                            <varref loc="br,663,38,663,42" name="Addr" dtype_id="9"/>
                            <const loc="br,663,43,663,45" name="4&apos;ha" dtype_id="45"/>
                            <const loc="br,663,42,663,43" name="32&apos;h1" dtype_id="11"/>
                          </sel>
                        </eqcase>
                        <eqcase loc="br,663,62,663,65" dtype_id="3">
                          <const loc="br,663,66,663,71" name="2&apos;h3" dtype_id="6"/>
                          <varref loc="br,663,59,663,61" name="Ba" dtype_id="6"/>
                        </eqcase>
                      </and>
                    </or>
                    <eqcase loc="br,663,84,663,87" dtype_id="3">
                      <const loc="br,663,88,663,92" name="1&apos;h1" dtype_id="3"/>
                      <varref loc="br,663,77,663,83" name="Act_b3" dtype_id="3"/>
                    </eqcase>
                  </and>
                  <begin>
                    <begin loc="br,663,94,663,99">
                      <assign loc="br,664,23,664,24" dtype_id="3">
                        <const loc="br,664,25,664,29" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="br,664,15,664,21" name="Act_b3" dtype_id="3"/>
                      </assign>
                      <assign loc="br,665,23,665,24" dtype_id="3">
                        <const loc="br,665,25,665,29" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="br,665,15,665,20" name="Pc_b3" dtype_id="3"/>
                      </assign>
                    </begin>
                  </begin>
                </if>
                <if loc="br,682,11,682,13">
                  <varref loc="br,682,15,682,29" name="Data_in_enable" dtype_id="3"/>
                  <begin>
                    <begin loc="br,682,39,682,44">
                      <if loc="br,684,14,684,16">
                        <neq loc="br,684,22,684,24" dtype_id="3">
                          <const loc="br,684,25,684,27" name="4&apos;hf" dtype_id="10"/>
                          <varref loc="br,684,18,684,21" name="Dqm" dtype_id="10"/>
                        </neq>
                        <begin>
                          <begin loc="br,684,29,684,34">
                            <display loc="br,685,18,685,26" displaytype="$display">
                              <sformatf loc="br,685,18,685,26" name="%m : at time %t ERROR: DQM not inactive during Precharge truncation" dtype_id="43">
                                <time loc="br,685,99,685,104" dtype_id="44"/>
                                <scopename loc="br,685,18,685,26" dtype_id="44"/>
                              </sformatf>
                            </display>
                          </begin>
                        </begin>
                      </if>
                      <if loc="br,689,14,689,16">
                        <or loc="br,689,32,689,34" dtype_id="3">
                          <eqcase loc="br,689,24,689,27" dtype_id="3">
                            <varref loc="br,689,19,689,23" name="Bank" dtype_id="6"/>
                            <varref loc="br,689,28,689,30" name="Ba" dtype_id="6"/>
                          </eqcase>
                          <eqcase loc="br,689,45,689,48" dtype_id="3">
                            <const loc="br,689,49,689,53" name="1&apos;h1" dtype_id="3"/>
                            <sel loc="br,689,40,689,41" dtype_id="3">
                              <varref loc="br,689,36,689,40" name="Addr" dtype_id="9"/>
                              <const loc="br,689,41,689,43" name="4&apos;ha" dtype_id="45"/>
                              <const loc="br,689,40,689,41" name="32&apos;h1" dtype_id="11"/>
                            </sel>
                          </eqcase>
                        </or>
                        <begin>
                          <begin loc="br,689,56,689,61">
                            <assign loc="br,690,33,690,34" dtype_id="3">
                              <const loc="br,690,35,690,39" name="1&apos;h0" dtype_id="3"/>
                              <varref loc="br,690,18,690,32" name="Data_in_enable" dtype_id="3"/>
                            </assign>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </begin>
                </if>
                <assign loc="br,695,43,695,44" dtype_id="10">
                  <const loc="br,695,45,695,50" name="4&apos;h4" dtype_id="10"/>
                  <arraysel loc="br,695,25,695,26" dtype_id="10">
                    <varref loc="br,695,11,695,18" name="Command" dtype_id="24"/>
                    <sub loc="br,695,38,695,39" dtype_id="6">
                      <sel loc="br,695,38,695,39" dtype_id="6">
                        <extend loc="br,695,26,695,37" dtype_id="11" width="32" widthminv="3">
                          <varref loc="br,695,26,695,37" name="Cas_latency" dtype_id="4"/>
                        </extend>
                        <const loc="br,695,38,695,39" name="32&apos;h0" dtype_id="11"/>
                        <const loc="br,695,38,695,39" name="32&apos;h2" dtype_id="11"/>
                      </sel>
                      <const loc="br,695,38,695,39" name="2&apos;h1" dtype_id="6"/>
                    </sub>
                  </arraysel>
                </assign>
                <assign loc="br,696,43,696,44" dtype_id="6">
                  <varref loc="br,696,45,696,47" name="Ba" dtype_id="6"/>
                  <arraysel loc="br,696,25,696,26" dtype_id="6">
                    <varref loc="br,696,11,696,25" name="Bank_precharge" dtype_id="32"/>
                    <sub loc="br,696,38,696,39" dtype_id="6">
                      <sel loc="br,696,38,696,39" dtype_id="6">
                        <extend loc="br,696,26,696,37" dtype_id="11" width="32" widthminv="3">
                          <varref loc="br,696,26,696,37" name="Cas_latency" dtype_id="4"/>
                        </extend>
                        <const loc="br,696,38,696,39" name="32&apos;h0" dtype_id="11"/>
                        <const loc="br,696,38,696,39" name="32&apos;h2" dtype_id="11"/>
                      </sel>
                      <const loc="br,696,38,696,39" name="2&apos;h1" dtype_id="6"/>
                    </sub>
                  </arraysel>
                </assign>
                <assign loc="br,697,43,697,44" dtype_id="3">
                  <sel loc="br,697,49,697,50" dtype_id="3">
                    <varref loc="br,697,45,697,49" name="Addr" dtype_id="9"/>
                    <const loc="br,697,50,697,52" name="4&apos;ha" dtype_id="45"/>
                    <const loc="br,697,49,697,50" name="32&apos;h1" dtype_id="11"/>
                  </sel>
                  <arraysel loc="br,697,25,697,26" dtype_id="3">
                    <varref loc="br,697,11,697,24" name="A10_precharge" dtype_id="33"/>
                    <sub loc="br,697,38,697,39" dtype_id="6">
                      <sel loc="br,697,38,697,39" dtype_id="6">
                        <extend loc="br,697,26,697,37" dtype_id="11" width="32" widthminv="3">
                          <varref loc="br,697,26,697,37" name="Cas_latency" dtype_id="4"/>
                        </extend>
                        <const loc="br,697,38,697,39" name="32&apos;h0" dtype_id="11"/>
                        <const loc="br,697,38,697,39" name="32&apos;h2" dtype_id="11"/>
                      </sel>
                      <const loc="br,697,38,697,39" name="2&apos;h1" dtype_id="6"/>
                    </sub>
                  </arraysel>
                </assign>
              </begin>
            </begin>
          </if>
          <if loc="br,702,7,702,9">
            <eqcase loc="br,702,22,702,25" dtype_id="3">
              <const loc="br,702,26,702,30" name="1&apos;h1" dtype_id="3"/>
              <varref loc="br,702,11,702,21" name="Burst_term" dtype_id="3"/>
            </eqcase>
            <begin>
              <begin loc="br,702,32,702,37">
                <if loc="br,704,11,704,13">
                  <varref loc="br,704,15,704,29" name="Data_in_enable" dtype_id="3"/>
                  <begin>
                    <begin loc="br,704,39,704,44">
                      <assign loc="br,705,30,705,31" dtype_id="3">
                        <const loc="br,705,32,705,36" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="br,705,15,705,29" name="Data_in_enable" dtype_id="3"/>
                      </assign>
                    </begin>
                  </begin>
                </if>
                <assign loc="br,709,36,709,37" dtype_id="10">
                  <const loc="br,709,38,709,41" name="4&apos;h6" dtype_id="10"/>
                  <arraysel loc="br,709,18,709,19" dtype_id="10">
                    <varref loc="br,709,11,709,18" name="Command" dtype_id="24"/>
                    <sub loc="br,709,31,709,32" dtype_id="6">
                      <sel loc="br,709,31,709,32" dtype_id="6">
                        <extend loc="br,709,19,709,30" dtype_id="11" width="32" widthminv="3">
                          <varref loc="br,709,19,709,30" name="Cas_latency" dtype_id="4"/>
                        </extend>
                        <const loc="br,709,31,709,32" name="32&apos;h0" dtype_id="11"/>
                        <const loc="br,709,31,709,32" name="32&apos;h2" dtype_id="11"/>
                      </sel>
                      <const loc="br,709,31,709,32" name="2&apos;h1" dtype_id="6"/>
                    </sub>
                  </arraysel>
                </assign>
              </begin>
            </begin>
          </if>
          <if loc="br,718,7,718,9">
            <eqcase loc="br,718,23,718,26" dtype_id="3">
              <const loc="br,718,27,718,31" name="1&apos;h1" dtype_id="3"/>
              <varref loc="br,718,11,718,22" name="Read_enable" dtype_id="3"/>
            </eqcase>
            <begin>
              <begin loc="br,718,33,718,38">
                <if loc="br,720,11,720,13">
                  <or loc="br,721,46,721,48" dtype_id="3">
                    <or loc="br,720,80,720,82" dtype_id="3">
                      <or loc="br,720,46,720,48" dtype_id="3">
                        <and loc="br,720,28,720,30" dtype_id="3">
                          <eq loc="br,720,19,720,21" dtype_id="3">
                            <const loc="br,720,22,720,27" name="2&apos;h0" dtype_id="6"/>
                            <varref loc="br,720,16,720,18" name="Ba" dtype_id="6"/>
                          </eq>
                          <varref loc="br,720,31,720,36" name="Pc_b0" dtype_id="3"/>
                        </and>
                        <and loc="br,720,62,720,64" dtype_id="3">
                          <eq loc="br,720,53,720,55" dtype_id="3">
                            <const loc="br,720,56,720,61" name="2&apos;h1" dtype_id="6"/>
                            <varref loc="br,720,50,720,52" name="Ba" dtype_id="6"/>
                          </eq>
                          <varref loc="br,720,65,720,70" name="Pc_b1" dtype_id="3"/>
                        </and>
                      </or>
                      <and loc="br,721,28,721,30" dtype_id="3">
                        <eq loc="br,721,19,721,21" dtype_id="3">
                          <const loc="br,721,22,721,27" name="2&apos;h2" dtype_id="6"/>
                          <varref loc="br,721,16,721,18" name="Ba" dtype_id="6"/>
                        </eq>
                        <varref loc="br,721,31,721,36" name="Pc_b2" dtype_id="3"/>
                      </and>
                    </or>
                    <and loc="br,721,62,721,64" dtype_id="3">
                      <eq loc="br,721,53,721,55" dtype_id="3">
                        <const loc="br,721,56,721,61" name="2&apos;h3" dtype_id="6"/>
                        <varref loc="br,721,50,721,52" name="Ba" dtype_id="6"/>
                      </eq>
                      <varref loc="br,721,65,721,70" name="Pc_b3" dtype_id="3"/>
                    </and>
                  </or>
                  <begin>
                    <begin loc="br,721,81,721,86">
                      <display loc="br,722,15,722,23" displaytype="$display">
                        <sformatf loc="br,722,15,722,23" name="%m : at time %t ERROR: Bank is not Activated for Read" dtype_id="43">
                          <time loc="br,722,81,722,86" dtype_id="44"/>
                          <scopename loc="br,722,15,722,23" dtype_id="44"/>
                        </sformatf>
                      </display>
                    </begin>
                  </begin>
                </if>
                <assign loc="br,736,38,736,39" dtype_id="10">
                  <const loc="br,736,40,736,44" name="4&apos;h2" dtype_id="10"/>
                  <arraysel loc="br,736,20,736,21" dtype_id="10">
                    <varref loc="br,736,11,736,18" name="Command" dtype_id="24"/>
                    <sub loc="br,736,33,736,34" dtype_id="6">
                      <sel loc="br,736,33,736,34" dtype_id="6">
                        <extend loc="br,736,21,736,32" dtype_id="11" width="32" widthminv="3">
                          <varref loc="br,736,21,736,32" name="Cas_latency" dtype_id="4"/>
                        </extend>
                        <const loc="br,736,33,736,34" name="32&apos;h0" dtype_id="11"/>
                        <const loc="br,736,33,736,34" name="32&apos;h2" dtype_id="11"/>
                      </sel>
                      <const loc="br,736,33,736,34" name="2&apos;h1" dtype_id="6"/>
                    </sub>
                  </arraysel>
                </assign>
                <assign loc="br,737,38,737,39" dtype_id="27">
                  <sel loc="br,737,44,737,45" dtype_id="27">
                    <varref loc="br,737,40,737,44" name="Addr" dtype_id="9"/>
                    <const loc="br,737,57,737,58" name="4&apos;h0" dtype_id="45"/>
                    <const loc="br,737,54,737,55" name="32&apos;h8" dtype_id="11"/>
                  </sel>
                  <arraysel loc="br,737,20,737,21" dtype_id="27">
                    <varref loc="br,737,11,737,19" name="Col_addr" dtype_id="26"/>
                    <sub loc="br,737,33,737,34" dtype_id="6">
                      <sel loc="br,737,33,737,34" dtype_id="6">
                        <extend loc="br,737,21,737,32" dtype_id="11" width="32" widthminv="3">
                          <varref loc="br,737,21,737,32" name="Cas_latency" dtype_id="4"/>
                        </extend>
                        <const loc="br,737,33,737,34" name="32&apos;h0" dtype_id="11"/>
                        <const loc="br,737,33,737,34" name="32&apos;h2" dtype_id="11"/>
                      </sel>
                      <const loc="br,737,33,737,34" name="2&apos;h1" dtype_id="6"/>
                    </sub>
                  </arraysel>
                </assign>
                <assign loc="br,738,38,738,39" dtype_id="6">
                  <varref loc="br,738,40,738,42" name="Ba" dtype_id="6"/>
                  <arraysel loc="br,738,20,738,21" dtype_id="6">
                    <varref loc="br,738,11,738,20" name="Bank_addr" dtype_id="25"/>
                    <sub loc="br,738,33,738,34" dtype_id="6">
                      <sel loc="br,738,33,738,34" dtype_id="6">
                        <extend loc="br,738,21,738,32" dtype_id="11" width="32" widthminv="3">
                          <varref loc="br,738,21,738,32" name="Cas_latency" dtype_id="4"/>
                        </extend>
                        <const loc="br,738,33,738,34" name="32&apos;h0" dtype_id="11"/>
                        <const loc="br,738,33,738,34" name="32&apos;h2" dtype_id="11"/>
                      </sel>
                      <const loc="br,738,33,738,34" name="2&apos;h1" dtype_id="6"/>
                    </sub>
                  </arraysel>
                </assign>
                <if loc="br,741,11,741,13">
                  <varref loc="br,741,15,741,29" name="Data_in_enable" dtype_id="3"/>
                  <begin>
                    <begin loc="br,741,39,741,44">
                      <assign loc="br,742,30,742,31" dtype_id="3">
                        <const loc="br,742,32,742,36" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="br,742,15,742,29" name="Data_in_enable" dtype_id="3"/>
                      </assign>
                      <if loc="br,745,15,745,17">
                        <and loc="br,746,20,746,22" dtype_id="3">
                          <arraysel loc="br,745,39,745,40" dtype_id="3">
                            <varref loc="br,745,24,745,38" name="Auto_precharge" dtype_id="34"/>
                            <varref loc="br,745,40,745,57" name="RW_interrupt_bank" dtype_id="6"/>
                          </arraysel>
                          <arraysel loc="br,746,39,746,40" dtype_id="3">
                            <varref loc="br,746,24,746,39" name="Write_precharge" dtype_id="36"/>
                            <varref loc="br,746,40,746,57" name="RW_interrupt_bank" dtype_id="6"/>
                          </arraysel>
                        </and>
                        <begin>
                          <begin loc="br,747,17,747,22">
                            <assign loc="br,748,59,748,60" dtype_id="3">
                              <const loc="br,748,61,748,65" name="1&apos;h1" dtype_id="3"/>
                              <arraysel loc="br,748,39,748,40" dtype_id="3">
                                <varref loc="br,748,19,748,37" name="RW_interrupt_write" dtype_id="38"/>
                                <varref loc="br,748,40,748,57" name="RW_interrupt_bank" dtype_id="6"/>
                              </arraysel>
                            </assign>
                            <assign loc="br,749,59,749,60" dtype_id="1">
                              <const loc="br,749,61,749,62" name="32&apos;sh0" dtype_id="2"/>
                              <arraysel loc="br,749,39,749,40" dtype_id="1">
                                <varref loc="br,749,19,749,39" name="RW_interrupt_counter" dtype_id="39"/>
                                <varref loc="br,749,40,749,57" name="RW_interrupt_bank" dtype_id="6"/>
                              </arraysel>
                            </assign>
                            <display loc="br,751,19,751,27" displaytype="$display">
                              <sformatf loc="br,751,19,751,27" name="%t %m WARNING : Read interrupt Write with Autoprecharge" dtype_id="43">
                                <time loc="br,751,88,751,93" dtype_id="44"/>
                                <scopename loc="br,751,19,751,27" dtype_id="44"/>
                              </sformatf>
                            </display>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </begin>
                </if>
                <if loc="br,756,11,756,13">
                  <sel loc="br,756,19,756,20" dtype_id="3">
                    <varref loc="br,756,15,756,19" name="Addr" dtype_id="9"/>
                    <const loc="br,756,20,756,22" name="4&apos;ha" dtype_id="45"/>
                    <const loc="br,756,19,756,20" name="32&apos;h1" dtype_id="11"/>
                  </sel>
                  <begin>
                    <begin loc="br,756,33,756,38">
                      <assign loc="br,757,35,757,36" dtype_id="3">
                        <const loc="br,757,37,757,41" name="1&apos;h1" dtype_id="3"/>
                        <arraysel loc="br,757,30,757,31" dtype_id="3">
                          <varref loc="br,757,15,757,29" name="Auto_precharge" dtype_id="34"/>
                          <varref loc="br,757,31,757,33" name="Ba" dtype_id="6"/>
                        </arraysel>
                      </assign>
                      <assign loc="br,758,35,758,36" dtype_id="1">
                        <const loc="br,758,37,758,38" name="32&apos;sh0" dtype_id="2"/>
                        <arraysel loc="br,758,30,758,31" dtype_id="1">
                          <varref loc="br,758,15,758,30" name="Count_precharge" dtype_id="40"/>
                          <varref loc="br,758,31,758,33" name="Ba" dtype_id="6"/>
                        </arraysel>
                      </assign>
                      <assign loc="br,759,35,759,36" dtype_id="6">
                        <varref loc="br,759,37,759,39" name="Ba" dtype_id="6"/>
                        <varref loc="br,759,15,759,32" name="RW_interrupt_bank" dtype_id="6"/>
                      </assign>
                      <assign loc="br,760,35,760,36" dtype_id="3">
                        <const loc="br,760,37,760,41" name="1&apos;h1" dtype_id="3"/>
                        <arraysel loc="br,760,30,760,31" dtype_id="3">
                          <varref loc="br,760,15,760,29" name="Read_precharge" dtype_id="35"/>
                          <varref loc="br,760,31,760,33" name="Ba" dtype_id="6"/>
                        </arraysel>
                      </assign>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
          <if loc="br,766,7,766,9">
            <varref loc="br,766,11,766,23" name="Write_enable" dtype_id="3"/>
            <begin>
              <begin loc="br,766,33,766,38">
                <if loc="br,768,11,768,13">
                  <or loc="br,769,50,769,52" dtype_id="3">
                    <or loc="br,769,16,769,18" dtype_id="3">
                      <or loc="br,768,50,768,52" dtype_id="3">
                        <and loc="br,768,32,768,34" dtype_id="3">
                          <eq loc="br,768,23,768,25" dtype_id="3">
                            <const loc="br,768,26,768,31" name="2&apos;h0" dtype_id="6"/>
                            <varref loc="br,768,20,768,22" name="Ba" dtype_id="6"/>
                          </eq>
                          <varref loc="br,768,35,768,40" name="Pc_b0" dtype_id="3"/>
                        </and>
                        <and loc="br,768,66,768,68" dtype_id="3">
                          <eq loc="br,768,57,768,59" dtype_id="3">
                            <const loc="br,768,60,768,65" name="2&apos;h1" dtype_id="6"/>
                            <varref loc="br,768,54,768,56" name="Ba" dtype_id="6"/>
                          </eq>
                          <varref loc="br,768,69,768,74" name="Pc_b1" dtype_id="3"/>
                        </and>
                      </or>
                      <and loc="br,769,32,769,34" dtype_id="3">
                        <eq loc="br,769,23,769,25" dtype_id="3">
                          <const loc="br,769,26,769,31" name="2&apos;h2" dtype_id="6"/>
                          <varref loc="br,769,20,769,22" name="Ba" dtype_id="6"/>
                        </eq>
                        <varref loc="br,769,35,769,40" name="Pc_b2" dtype_id="3"/>
                      </and>
                    </or>
                    <and loc="br,769,66,769,68" dtype_id="3">
                      <eq loc="br,769,57,769,59" dtype_id="3">
                        <const loc="br,769,60,769,65" name="2&apos;h3" dtype_id="6"/>
                        <varref loc="br,769,54,769,56" name="Ba" dtype_id="6"/>
                      </eq>
                      <varref loc="br,769,69,769,74" name="Pc_b3" dtype_id="3"/>
                    </and>
                  </or>
                  <begin>
                    <begin loc="br,770,13,770,18">
                      <display loc="br,771,15,771,23" displaytype="$display">
                        <sformatf loc="br,771,15,771,23" name="%m : at time %t ERROR: Bank is not Activated for Write" dtype_id="43">
                          <time loc="br,771,82,771,87" dtype_id="44"/>
                          <scopename loc="br,771,15,771,23" dtype_id="44"/>
                        </sformatf>
                      </display>
                    </begin>
                  </begin>
                </if>
                <assign loc="br,786,24,786,25" dtype_id="10">
                  <const loc="br,786,26,786,31" name="4&apos;h3" dtype_id="10"/>
                  <arraysel loc="br,786,20,786,21" dtype_id="10">
                    <varref loc="br,786,11,786,18" name="Command" dtype_id="24"/>
                    <const loc="br,786,21,786,22" name="2&apos;h0" dtype_id="13"/>
                  </arraysel>
                </assign>
                <assign loc="br,787,24,787,25" dtype_id="27">
                  <sel loc="br,787,30,787,31" dtype_id="27">
                    <varref loc="br,787,26,787,30" name="Addr" dtype_id="9"/>
                    <const loc="br,787,43,787,44" name="4&apos;h0" dtype_id="45"/>
                    <const loc="br,787,40,787,41" name="32&apos;h8" dtype_id="11"/>
                  </sel>
                  <arraysel loc="br,787,20,787,21" dtype_id="27">
                    <varref loc="br,787,11,787,19" name="Col_addr" dtype_id="26"/>
                    <const loc="br,787,21,787,22" name="2&apos;h0" dtype_id="13"/>
                  </arraysel>
                </assign>
                <assign loc="br,788,24,788,25" dtype_id="6">
                  <varref loc="br,788,26,788,28" name="Ba" dtype_id="6"/>
                  <arraysel loc="br,788,20,788,21" dtype_id="6">
                    <varref loc="br,788,11,788,20" name="Bank_addr" dtype_id="25"/>
                    <const loc="br,788,21,788,22" name="2&apos;h0" dtype_id="13"/>
                  </arraysel>
                </assign>
                <if loc="br,791,11,791,13">
                  <varref loc="br,791,15,791,29" name="Data_in_enable" dtype_id="3"/>
                  <begin>
                    <begin loc="br,791,39,791,44">
                      <assign loc="br,792,30,792,31" dtype_id="3">
                        <const loc="br,792,32,792,36" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="br,792,15,792,29" name="Data_in_enable" dtype_id="3"/>
                      </assign>
                      <if loc="br,795,15,795,17">
                        <and loc="br,796,20,796,22" dtype_id="3">
                          <arraysel loc="br,795,39,795,40" dtype_id="3">
                            <varref loc="br,795,24,795,38" name="Auto_precharge" dtype_id="34"/>
                            <varref loc="br,795,40,795,57" name="RW_interrupt_bank" dtype_id="6"/>
                          </arraysel>
                          <arraysel loc="br,796,39,796,40" dtype_id="3">
                            <varref loc="br,796,24,796,39" name="Write_precharge" dtype_id="36"/>
                            <varref loc="br,796,40,796,57" name="RW_interrupt_bank" dtype_id="6"/>
                          </arraysel>
                        </and>
                        <begin>
                          <begin loc="br,797,20,797,25">
                            <assign loc="br,798,57,798,58" dtype_id="3">
                              <const loc="br,798,59,798,63" name="1&apos;h1" dtype_id="3"/>
                              <arraysel loc="br,798,37,798,38" dtype_id="3">
                                <varref loc="br,798,19,798,37" name="RW_interrupt_write" dtype_id="38"/>
                                <varref loc="br,798,38,798,55" name="RW_interrupt_bank" dtype_id="6"/>
                              </arraysel>
                            </assign>
                            <display loc="br,801,19,801,27" displaytype="$display">
                              <sformatf loc="br,801,19,801,27" name="%t %m WARNING : Read Bank %d interrupt Write Bank %d with Autoprecharge" dtype_id="43">
                                <time loc="br,801,104,801,109" dtype_id="44"/>
                                <varref loc="br,801,111,801,113" name="Ba" dtype_id="6"/>
                                <varref loc="br,801,115,801,132" name="RW_interrupt_bank" dtype_id="6"/>
                                <scopename loc="br,801,19,801,27" dtype_id="44"/>
                              </sformatf>
                            </display>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </begin>
                </if>
                <if loc="br,806,11,806,13">
                  <varref loc="br,806,15,806,30" name="Data_out_enable" dtype_id="3"/>
                  <begin>
                    <begin loc="br,806,40,806,45">
                      <assign loc="br,807,31,807,32" dtype_id="3">
                        <const loc="br,807,33,807,37" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="br,807,15,807,30" name="Data_out_enable" dtype_id="3"/>
                      </assign>
                      <if loc="br,810,15,810,17">
                        <and loc="br,811,19,811,21" dtype_id="3">
                          <arraysel loc="br,810,36,810,37" dtype_id="3">
                            <varref loc="br,810,22,810,36" name="Auto_precharge" dtype_id="34"/>
                            <varref loc="br,810,37,810,54" name="RW_interrupt_bank" dtype_id="6"/>
                          </arraysel>
                          <arraysel loc="br,811,36,811,37" dtype_id="3">
                            <varref loc="br,811,22,811,36" name="Read_precharge" dtype_id="35"/>
                            <varref loc="br,811,37,811,54" name="RW_interrupt_bank" dtype_id="6"/>
                          </arraysel>
                        </and>
                        <begin>
                          <begin loc="br,812,17,812,22">
                            <assign loc="br,813,56,813,57" dtype_id="3">
                              <const loc="br,813,58,813,62" name="1&apos;h1" dtype_id="3"/>
                              <arraysel loc="br,813,36,813,37" dtype_id="3">
                                <varref loc="br,813,19,813,36" name="RW_interrupt_read" dtype_id="37"/>
                                <varref loc="br,813,37,813,54" name="RW_interrupt_bank" dtype_id="6"/>
                              </arraysel>
                            </assign>
                            <display loc="br,815,19,815,27" displaytype="$display">
                              <sformatf loc="br,815,19,815,27" name="%t %m WARNING : Write Bank %d interrupt Read Bank %d with Autoprecharge" dtype_id="43">
                                <time loc="br,815,104,815,109" dtype_id="44"/>
                                <varref loc="br,815,111,815,113" name="Ba" dtype_id="6"/>
                                <varref loc="br,815,115,815,132" name="RW_interrupt_bank" dtype_id="6"/>
                                <scopename loc="br,815,19,815,27" dtype_id="44"/>
                              </sformatf>
                            </display>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </begin>
                </if>
                <if loc="br,820,11,820,13">
                  <sel loc="br,820,19,820,20" dtype_id="3">
                    <varref loc="br,820,15,820,19" name="Addr" dtype_id="9"/>
                    <const loc="br,820,20,820,22" name="4&apos;ha" dtype_id="45"/>
                    <const loc="br,820,19,820,20" name="32&apos;h1" dtype_id="11"/>
                  </sel>
                  <begin>
                    <begin loc="br,820,33,820,38">
                      <assign loc="br,821,35,821,36" dtype_id="3">
                        <const loc="br,821,37,821,41" name="1&apos;h1" dtype_id="3"/>
                        <arraysel loc="br,821,30,821,31" dtype_id="3">
                          <varref loc="br,821,15,821,29" name="Auto_precharge" dtype_id="34"/>
                          <varref loc="br,821,31,821,33" name="Ba" dtype_id="6"/>
                        </arraysel>
                      </assign>
                      <assign loc="br,822,35,822,36" dtype_id="1">
                        <const loc="br,822,37,822,38" name="32&apos;sh0" dtype_id="2"/>
                        <arraysel loc="br,822,30,822,31" dtype_id="1">
                          <varref loc="br,822,15,822,30" name="Count_precharge" dtype_id="40"/>
                          <varref loc="br,822,31,822,33" name="Ba" dtype_id="6"/>
                        </arraysel>
                      </assign>
                      <assign loc="br,823,35,823,36" dtype_id="6">
                        <varref loc="br,823,37,823,39" name="Ba" dtype_id="6"/>
                        <varref loc="br,823,15,823,32" name="RW_interrupt_bank" dtype_id="6"/>
                      </assign>
                      <assign loc="br,824,35,824,36" dtype_id="3">
                        <const loc="br,824,37,824,41" name="1&apos;h1" dtype_id="3"/>
                        <arraysel loc="br,824,30,824,31" dtype_id="3">
                          <varref loc="br,824,15,824,30" name="Write_precharge" dtype_id="36"/>
                          <varref loc="br,824,31,824,33" name="Ba" dtype_id="6"/>
                        </arraysel>
                      </assign>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
          <if loc="br,839,7,839,9">
            <and loc="br,839,39,839,41" dtype_id="3">
              <arraysel loc="br,839,26,839,27" dtype_id="3">
                <varref loc="br,839,12,839,26" name="Auto_precharge" dtype_id="34"/>
                <const loc="br,839,27,839,28" name="2&apos;h0" dtype_id="13"/>
              </arraysel>
              <arraysel loc="br,839,58,839,59" dtype_id="3">
                <varref loc="br,839,43,839,58" name="Write_precharge" dtype_id="36"/>
                <const loc="br,839,59,839,60" name="2&apos;h0" dtype_id="13"/>
              </arraysel>
            </and>
            <begin>
              <begin loc="br,839,72,839,77">
                <if loc="br,840,11,840,13">
                  <or loc="br,844,100,844,102" dtype_id="3">
                    <and loc="br,840,43,840,45" dtype_id="3">
                      <gted loc="br,840,34,840,36" dtype_id="3">
                        <subd loc="br,840,23,840,24" dtype_id="7">
                          <itord loc="br,840,17,840,22" dtype_id="7">
                            <time loc="br,840,17,840,22" dtype_id="44"/>
                          </itord>
                          <varref loc="br,840,25,840,33" name="RAS_chk0" dtype_id="7"/>
                        </subd>
                        <const loc="br,840,37,840,41" name="42000.0" dtype_id="7"/>
                      </gted>
                      <or loc="br,843,98,843,100" dtype_id="3">
                        <or loc="br,842,98,842,100" dtype_id="3">
                          <or loc="br,841,98,841,100" dtype_id="3">
                            <and loc="br,841,69,841,71" dtype_id="3">
                              <or loc="br,841,40,841,42" dtype_id="3">
                                <varref loc="br,841,17,841,31" name="Burst_length_1" dtype_id="3"/>
                                <varref loc="br,841,43,841,59" name="Write_burst_mode" dtype_id="3"/>
                              </or>
                              <ltes loc="br,841,92,841,94" dtype_id="3">
                                <const loc="br,841,95,841,96" name="32&apos;sh1" dtype_id="2"/>
                                <arraysel loc="br,841,88,841,89" dtype_id="1">
                                  <varref loc="br,841,72,841,87" name="Count_precharge" dtype_id="40"/>
                                  <const loc="br,841,89,841,90" name="2&apos;h0" dtype_id="13"/>
                                </arraysel>
                              </ltes>
                            </and>
                            <and loc="br,842,69,842,71" dtype_id="3">
                              <varref loc="br,842,17,842,31" name="Burst_length_2" dtype_id="3"/>
                              <ltes loc="br,842,92,842,94" dtype_id="3">
                                <const loc="br,842,95,842,96" name="32&apos;sh2" dtype_id="2"/>
                                <arraysel loc="br,842,88,842,89" dtype_id="1">
                                  <varref loc="br,842,72,842,87" name="Count_precharge" dtype_id="40"/>
                                  <const loc="br,842,89,842,90" name="2&apos;h0" dtype_id="13"/>
                                </arraysel>
                              </ltes>
                            </and>
                          </or>
                          <and loc="br,843,69,843,71" dtype_id="3">
                            <varref loc="br,843,17,843,31" name="Burst_length_4" dtype_id="3"/>
                            <ltes loc="br,843,92,843,94" dtype_id="3">
                              <const loc="br,843,95,843,96" name="32&apos;sh4" dtype_id="2"/>
                              <arraysel loc="br,843,88,843,89" dtype_id="1">
                                <varref loc="br,843,72,843,87" name="Count_precharge" dtype_id="40"/>
                                <const loc="br,843,89,843,90" name="2&apos;h0" dtype_id="13"/>
                              </arraysel>
                            </ltes>
                          </and>
                        </or>
                        <and loc="br,844,69,844,71" dtype_id="3">
                          <varref loc="br,844,17,844,31" name="Burst_length_8" dtype_id="3"/>
                          <ltes loc="br,844,92,844,94" dtype_id="3">
                            <const loc="br,844,95,844,96" name="32&apos;sh8" dtype_id="2"/>
                            <arraysel loc="br,844,88,844,89" dtype_id="1">
                              <varref loc="br,844,72,844,87" name="Count_precharge" dtype_id="40"/>
                              <const loc="br,844,89,844,90" name="2&apos;h0" dtype_id="13"/>
                            </arraysel>
                          </ltes>
                        </and>
                      </or>
                    </and>
                    <and loc="br,845,47,845,49" dtype_id="3">
                      <arraysel loc="br,845,35,845,36" dtype_id="3">
                        <varref loc="br,845,17,845,35" name="RW_interrupt_write" dtype_id="38"/>
                        <const loc="br,845,36,845,37" name="2&apos;h0" dtype_id="13"/>
                      </arraysel>
                      <ltes loc="br,845,74,845,76" dtype_id="3">
                        <const loc="br,845,77,845,78" name="32&apos;sh1" dtype_id="2"/>
                        <arraysel loc="br,845,70,845,71" dtype_id="1">
                          <varref loc="br,845,50,845,70" name="RW_interrupt_counter" dtype_id="39"/>
                          <const loc="br,845,71,845,72" name="2&apos;h0" dtype_id="13"/>
                        </arraysel>
                      </ltes>
                    </and>
                  </or>
                  <begin>
                    <begin loc="br,845,81,845,86">
                      <assign loc="br,846,41,846,42" dtype_id="3">
                        <const loc="br,846,43,846,47" name="1&apos;h0" dtype_id="3"/>
                        <arraysel loc="br,846,33,846,34" dtype_id="3">
                          <varref loc="br,846,19,846,33" name="Auto_precharge" dtype_id="34"/>
                          <const loc="br,846,34,846,35" name="2&apos;h0" dtype_id="13"/>
                        </arraysel>
                      </assign>
                      <assign loc="br,847,41,847,42" dtype_id="3">
                        <const loc="br,847,43,847,47" name="1&apos;h0" dtype_id="3"/>
                        <arraysel loc="br,847,34,847,35" dtype_id="3">
                          <varref loc="br,847,19,847,34" name="Write_precharge" dtype_id="36"/>
                          <const loc="br,847,35,847,36" name="2&apos;h0" dtype_id="13"/>
                        </arraysel>
                      </assign>
                      <assign loc="br,848,41,848,42" dtype_id="3">
                        <const loc="br,848,43,848,47" name="1&apos;h0" dtype_id="3"/>
                        <arraysel loc="br,848,37,848,38" dtype_id="3">
                          <varref loc="br,848,19,848,37" name="RW_interrupt_write" dtype_id="38"/>
                          <const loc="br,848,38,848,39" name="2&apos;h0" dtype_id="13"/>
                        </arraysel>
                      </assign>
                      <assign loc="br,849,41,849,42" dtype_id="3">
                        <const loc="br,849,43,849,47" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="br,849,19,849,24" name="Pc_b0" dtype_id="3"/>
                      </assign>
                      <assign loc="br,850,41,850,42" dtype_id="3">
                        <const loc="br,850,43,850,47" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="br,850,19,850,25" name="Act_b0" dtype_id="3"/>
                      </assign>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
          <if loc="br,860,7,860,9">
            <and loc="br,860,39,860,41" dtype_id="3">
              <arraysel loc="br,860,26,860,27" dtype_id="3">
                <varref loc="br,860,12,860,26" name="Auto_precharge" dtype_id="34"/>
                <const loc="br,860,27,860,28" name="2&apos;h1" dtype_id="13"/>
              </arraysel>
              <arraysel loc="br,860,58,860,59" dtype_id="3">
                <varref loc="br,860,43,860,58" name="Write_precharge" dtype_id="36"/>
                <const loc="br,860,59,860,60" name="2&apos;h1" dtype_id="13"/>
              </arraysel>
            </and>
            <begin>
              <begin loc="br,860,72,860,77">
                <if loc="br,861,11,861,13">
                  <or loc="br,865,100,865,102" dtype_id="3">
                    <and loc="br,861,43,861,45" dtype_id="3">
                      <gted loc="br,861,34,861,36" dtype_id="3">
                        <subd loc="br,861,23,861,24" dtype_id="7">
                          <itord loc="br,861,17,861,22" dtype_id="7">
                            <time loc="br,861,17,861,22" dtype_id="44"/>
                          </itord>
                          <varref loc="br,861,25,861,33" name="RAS_chk1" dtype_id="7"/>
                        </subd>
                        <const loc="br,861,37,861,41" name="42000.0" dtype_id="7"/>
                      </gted>
                      <or loc="br,864,98,864,100" dtype_id="3">
                        <or loc="br,863,98,863,100" dtype_id="3">
                          <or loc="br,862,98,862,100" dtype_id="3">
                            <and loc="br,862,69,862,71" dtype_id="3">
                              <or loc="br,862,40,862,42" dtype_id="3">
                                <varref loc="br,862,17,862,31" name="Burst_length_1" dtype_id="3"/>
                                <varref loc="br,862,43,862,59" name="Write_burst_mode" dtype_id="3"/>
                              </or>
                              <ltes loc="br,862,92,862,94" dtype_id="3">
                                <const loc="br,862,95,862,96" name="32&apos;sh1" dtype_id="2"/>
                                <arraysel loc="br,862,88,862,89" dtype_id="1">
                                  <varref loc="br,862,72,862,87" name="Count_precharge" dtype_id="40"/>
                                  <const loc="br,862,89,862,90" name="2&apos;h1" dtype_id="13"/>
                                </arraysel>
                              </ltes>
                            </and>
                            <and loc="br,863,69,863,71" dtype_id="3">
                              <varref loc="br,863,17,863,31" name="Burst_length_2" dtype_id="3"/>
                              <ltes loc="br,863,92,863,94" dtype_id="3">
                                <const loc="br,863,95,863,96" name="32&apos;sh2" dtype_id="2"/>
                                <arraysel loc="br,863,88,863,89" dtype_id="1">
                                  <varref loc="br,863,72,863,87" name="Count_precharge" dtype_id="40"/>
                                  <const loc="br,863,89,863,90" name="2&apos;h1" dtype_id="13"/>
                                </arraysel>
                              </ltes>
                            </and>
                          </or>
                          <and loc="br,864,69,864,71" dtype_id="3">
                            <varref loc="br,864,17,864,31" name="Burst_length_4" dtype_id="3"/>
                            <ltes loc="br,864,92,864,94" dtype_id="3">
                              <const loc="br,864,95,864,96" name="32&apos;sh4" dtype_id="2"/>
                              <arraysel loc="br,864,88,864,89" dtype_id="1">
                                <varref loc="br,864,72,864,87" name="Count_precharge" dtype_id="40"/>
                                <const loc="br,864,89,864,90" name="2&apos;h1" dtype_id="13"/>
                              </arraysel>
                            </ltes>
                          </and>
                        </or>
                        <and loc="br,865,69,865,71" dtype_id="3">
                          <varref loc="br,865,17,865,31" name="Burst_length_8" dtype_id="3"/>
                          <ltes loc="br,865,92,865,94" dtype_id="3">
                            <const loc="br,865,95,865,96" name="32&apos;sh8" dtype_id="2"/>
                            <arraysel loc="br,865,88,865,89" dtype_id="1">
                              <varref loc="br,865,72,865,87" name="Count_precharge" dtype_id="40"/>
                              <const loc="br,865,89,865,90" name="2&apos;h1" dtype_id="13"/>
                            </arraysel>
                          </ltes>
                        </and>
                      </or>
                    </and>
                    <and loc="br,866,47,866,49" dtype_id="3">
                      <arraysel loc="br,866,35,866,36" dtype_id="3">
                        <varref loc="br,866,17,866,35" name="RW_interrupt_write" dtype_id="38"/>
                        <const loc="br,866,36,866,37" name="2&apos;h1" dtype_id="13"/>
                      </arraysel>
                      <ltes loc="br,866,74,866,76" dtype_id="3">
                        <const loc="br,866,77,866,78" name="32&apos;sh1" dtype_id="2"/>
                        <arraysel loc="br,866,70,866,71" dtype_id="1">
                          <varref loc="br,866,50,866,70" name="RW_interrupt_counter" dtype_id="39"/>
                          <const loc="br,866,71,866,72" name="2&apos;h1" dtype_id="13"/>
                        </arraysel>
                      </ltes>
                    </and>
                  </or>
                  <begin>
                    <begin loc="br,866,81,866,86">
                      <assign loc="br,867,37,867,38" dtype_id="3">
                        <const loc="br,867,39,867,43" name="1&apos;h0" dtype_id="3"/>
                        <arraysel loc="br,867,33,867,34" dtype_id="3">
                          <varref loc="br,867,19,867,33" name="Auto_precharge" dtype_id="34"/>
                          <const loc="br,867,34,867,35" name="2&apos;h1" dtype_id="13"/>
                        </arraysel>
                      </assign>
                      <assign loc="br,868,38,868,39" dtype_id="3">
                        <const loc="br,868,40,868,44" name="1&apos;h0" dtype_id="3"/>
                        <arraysel loc="br,868,34,868,35" dtype_id="3">
                          <varref loc="br,868,19,868,34" name="Write_precharge" dtype_id="36"/>
                          <const loc="br,868,35,868,36" name="2&apos;h1" dtype_id="13"/>
                        </arraysel>
                      </assign>
                      <assign loc="br,869,41,869,42" dtype_id="3">
                        <const loc="br,869,43,869,47" name="1&apos;h0" dtype_id="3"/>
                        <arraysel loc="br,869,37,869,38" dtype_id="3">
                          <varref loc="br,869,19,869,37" name="RW_interrupt_write" dtype_id="38"/>
                          <const loc="br,869,38,869,39" name="2&apos;h1" dtype_id="13"/>
                        </arraysel>
                      </assign>
                      <assign loc="br,870,25,870,26" dtype_id="3">
                        <const loc="br,870,27,870,31" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="br,870,19,870,24" name="Pc_b1" dtype_id="3"/>
                      </assign>
                      <assign loc="br,871,26,871,27" dtype_id="3">
                        <const loc="br,871,28,871,32" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="br,871,19,871,25" name="Act_b1" dtype_id="3"/>
                      </assign>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
          <if loc="br,881,7,881,9">
            <and loc="br,881,39,881,41" dtype_id="3">
              <arraysel loc="br,881,26,881,27" dtype_id="3">
                <varref loc="br,881,12,881,26" name="Auto_precharge" dtype_id="34"/>
                <const loc="br,881,27,881,28" name="2&apos;h2" dtype_id="13"/>
              </arraysel>
              <arraysel loc="br,881,58,881,59" dtype_id="3">
                <varref loc="br,881,43,881,58" name="Write_precharge" dtype_id="36"/>
                <const loc="br,881,59,881,60" name="2&apos;h2" dtype_id="13"/>
              </arraysel>
            </and>
            <begin>
              <begin loc="br,881,72,881,77">
                <if loc="br,882,11,882,13">
                  <or loc="br,886,100,886,102" dtype_id="3">
                    <and loc="br,882,43,882,45" dtype_id="3">
                      <gted loc="br,882,34,882,36" dtype_id="3">
                        <subd loc="br,882,23,882,24" dtype_id="7">
                          <itord loc="br,882,17,882,22" dtype_id="7">
                            <time loc="br,882,17,882,22" dtype_id="44"/>
                          </itord>
                          <varref loc="br,882,25,882,33" name="RAS_chk2" dtype_id="7"/>
                        </subd>
                        <const loc="br,882,37,882,41" name="42000.0" dtype_id="7"/>
                      </gted>
                      <or loc="br,885,98,885,100" dtype_id="3">
                        <or loc="br,884,98,884,100" dtype_id="3">
                          <or loc="br,883,98,883,100" dtype_id="3">
                            <and loc="br,883,69,883,71" dtype_id="3">
                              <or loc="br,883,40,883,42" dtype_id="3">
                                <varref loc="br,883,17,883,31" name="Burst_length_1" dtype_id="3"/>
                                <varref loc="br,883,43,883,59" name="Write_burst_mode" dtype_id="3"/>
                              </or>
                              <ltes loc="br,883,92,883,94" dtype_id="3">
                                <const loc="br,883,95,883,96" name="32&apos;sh1" dtype_id="2"/>
                                <arraysel loc="br,883,88,883,89" dtype_id="1">
                                  <varref loc="br,883,72,883,87" name="Count_precharge" dtype_id="40"/>
                                  <const loc="br,883,89,883,90" name="2&apos;h2" dtype_id="13"/>
                                </arraysel>
                              </ltes>
                            </and>
                            <and loc="br,884,69,884,71" dtype_id="3">
                              <varref loc="br,884,17,884,31" name="Burst_length_2" dtype_id="3"/>
                              <ltes loc="br,884,92,884,94" dtype_id="3">
                                <const loc="br,884,95,884,96" name="32&apos;sh2" dtype_id="2"/>
                                <arraysel loc="br,884,88,884,89" dtype_id="1">
                                  <varref loc="br,884,72,884,87" name="Count_precharge" dtype_id="40"/>
                                  <const loc="br,884,89,884,90" name="2&apos;h2" dtype_id="13"/>
                                </arraysel>
                              </ltes>
                            </and>
                          </or>
                          <and loc="br,885,69,885,71" dtype_id="3">
                            <varref loc="br,885,17,885,31" name="Burst_length_4" dtype_id="3"/>
                            <ltes loc="br,885,92,885,94" dtype_id="3">
                              <const loc="br,885,95,885,96" name="32&apos;sh4" dtype_id="2"/>
                              <arraysel loc="br,885,88,885,89" dtype_id="1">
                                <varref loc="br,885,72,885,87" name="Count_precharge" dtype_id="40"/>
                                <const loc="br,885,89,885,90" name="2&apos;h2" dtype_id="13"/>
                              </arraysel>
                            </ltes>
                          </and>
                        </or>
                        <and loc="br,886,69,886,71" dtype_id="3">
                          <varref loc="br,886,17,886,31" name="Burst_length_8" dtype_id="3"/>
                          <ltes loc="br,886,92,886,94" dtype_id="3">
                            <const loc="br,886,95,886,96" name="32&apos;sh8" dtype_id="2"/>
                            <arraysel loc="br,886,88,886,89" dtype_id="1">
                              <varref loc="br,886,72,886,87" name="Count_precharge" dtype_id="40"/>
                              <const loc="br,886,89,886,90" name="2&apos;h2" dtype_id="13"/>
                            </arraysel>
                          </ltes>
                        </and>
                      </or>
                    </and>
                    <and loc="br,887,47,887,49" dtype_id="3">
                      <arraysel loc="br,887,35,887,36" dtype_id="3">
                        <varref loc="br,887,17,887,35" name="RW_interrupt_write" dtype_id="38"/>
                        <const loc="br,887,36,887,37" name="2&apos;h2" dtype_id="13"/>
                      </arraysel>
                      <ltes loc="br,887,74,887,76" dtype_id="3">
                        <const loc="br,887,77,887,78" name="32&apos;sh1" dtype_id="2"/>
                        <arraysel loc="br,887,70,887,71" dtype_id="1">
                          <varref loc="br,887,50,887,70" name="RW_interrupt_counter" dtype_id="39"/>
                          <const loc="br,887,71,887,72" name="2&apos;h2" dtype_id="13"/>
                        </arraysel>
                      </ltes>
                    </and>
                  </or>
                  <begin>
                    <begin loc="br,887,81,887,86">
                      <assign loc="br,888,37,888,38" dtype_id="3">
                        <const loc="br,888,39,888,43" name="1&apos;h0" dtype_id="3"/>
                        <arraysel loc="br,888,33,888,34" dtype_id="3">
                          <varref loc="br,888,19,888,33" name="Auto_precharge" dtype_id="34"/>
                          <const loc="br,888,34,888,35" name="2&apos;h2" dtype_id="13"/>
                        </arraysel>
                      </assign>
                      <assign loc="br,889,38,889,39" dtype_id="3">
                        <const loc="br,889,40,889,44" name="1&apos;h0" dtype_id="3"/>
                        <arraysel loc="br,889,34,889,35" dtype_id="3">
                          <varref loc="br,889,19,889,34" name="Write_precharge" dtype_id="36"/>
                          <const loc="br,889,35,889,36" name="2&apos;h2" dtype_id="13"/>
                        </arraysel>
                      </assign>
                      <assign loc="br,890,41,890,42" dtype_id="3">
                        <const loc="br,890,43,890,47" name="1&apos;h0" dtype_id="3"/>
                        <arraysel loc="br,890,37,890,38" dtype_id="3">
                          <varref loc="br,890,19,890,37" name="RW_interrupt_write" dtype_id="38"/>
                          <const loc="br,890,38,890,39" name="2&apos;h2" dtype_id="13"/>
                        </arraysel>
                      </assign>
                      <assign loc="br,891,25,891,26" dtype_id="3">
                        <const loc="br,891,27,891,31" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="br,891,19,891,24" name="Pc_b2" dtype_id="3"/>
                      </assign>
                      <assign loc="br,892,26,892,27" dtype_id="3">
                        <const loc="br,892,28,892,32" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="br,892,19,892,25" name="Act_b2" dtype_id="3"/>
                      </assign>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
          <if loc="br,902,7,902,9">
            <and loc="br,902,39,902,41" dtype_id="3">
              <arraysel loc="br,902,26,902,27" dtype_id="3">
                <varref loc="br,902,12,902,26" name="Auto_precharge" dtype_id="34"/>
                <const loc="br,902,27,902,28" name="2&apos;h3" dtype_id="13"/>
              </arraysel>
              <arraysel loc="br,902,58,902,59" dtype_id="3">
                <varref loc="br,902,43,902,58" name="Write_precharge" dtype_id="36"/>
                <const loc="br,902,59,902,60" name="2&apos;h3" dtype_id="13"/>
              </arraysel>
            </and>
            <begin>
              <begin loc="br,902,72,902,77">
                <if loc="br,903,11,903,13">
                  <or loc="br,907,100,907,102" dtype_id="3">
                    <and loc="br,903,43,903,45" dtype_id="3">
                      <gted loc="br,903,34,903,36" dtype_id="3">
                        <subd loc="br,903,23,903,24" dtype_id="7">
                          <itord loc="br,903,17,903,22" dtype_id="7">
                            <time loc="br,903,17,903,22" dtype_id="44"/>
                          </itord>
                          <varref loc="br,903,25,903,33" name="RAS_chk3" dtype_id="7"/>
                        </subd>
                        <const loc="br,903,37,903,41" name="42000.0" dtype_id="7"/>
                      </gted>
                      <or loc="br,906,98,906,100" dtype_id="3">
                        <or loc="br,905,98,905,100" dtype_id="3">
                          <or loc="br,904,98,904,100" dtype_id="3">
                            <and loc="br,904,69,904,71" dtype_id="3">
                              <or loc="br,904,40,904,42" dtype_id="3">
                                <varref loc="br,904,17,904,31" name="Burst_length_1" dtype_id="3"/>
                                <varref loc="br,904,43,904,59" name="Write_burst_mode" dtype_id="3"/>
                              </or>
                              <ltes loc="br,904,92,904,94" dtype_id="3">
                                <const loc="br,904,95,904,96" name="32&apos;sh1" dtype_id="2"/>
                                <arraysel loc="br,904,88,904,89" dtype_id="1">
                                  <varref loc="br,904,72,904,87" name="Count_precharge" dtype_id="40"/>
                                  <const loc="br,904,89,904,90" name="2&apos;h3" dtype_id="13"/>
                                </arraysel>
                              </ltes>
                            </and>
                            <and loc="br,905,69,905,71" dtype_id="3">
                              <varref loc="br,905,17,905,31" name="Burst_length_2" dtype_id="3"/>
                              <ltes loc="br,905,92,905,94" dtype_id="3">
                                <const loc="br,905,95,905,96" name="32&apos;sh2" dtype_id="2"/>
                                <arraysel loc="br,905,88,905,89" dtype_id="1">
                                  <varref loc="br,905,72,905,87" name="Count_precharge" dtype_id="40"/>
                                  <const loc="br,905,89,905,90" name="2&apos;h3" dtype_id="13"/>
                                </arraysel>
                              </ltes>
                            </and>
                          </or>
                          <and loc="br,906,69,906,71" dtype_id="3">
                            <varref loc="br,906,17,906,31" name="Burst_length_4" dtype_id="3"/>
                            <ltes loc="br,906,92,906,94" dtype_id="3">
                              <const loc="br,906,95,906,96" name="32&apos;sh4" dtype_id="2"/>
                              <arraysel loc="br,906,88,906,89" dtype_id="1">
                                <varref loc="br,906,72,906,87" name="Count_precharge" dtype_id="40"/>
                                <const loc="br,906,89,906,90" name="2&apos;h3" dtype_id="13"/>
                              </arraysel>
                            </ltes>
                          </and>
                        </or>
                        <and loc="br,907,69,907,71" dtype_id="3">
                          <varref loc="br,907,17,907,31" name="Burst_length_8" dtype_id="3"/>
                          <ltes loc="br,907,92,907,94" dtype_id="3">
                            <const loc="br,907,95,907,96" name="32&apos;sh8" dtype_id="2"/>
                            <arraysel loc="br,907,88,907,89" dtype_id="1">
                              <varref loc="br,907,72,907,87" name="Count_precharge" dtype_id="40"/>
                              <const loc="br,907,89,907,90" name="2&apos;h3" dtype_id="13"/>
                            </arraysel>
                          </ltes>
                        </and>
                      </or>
                    </and>
                    <and loc="br,908,47,908,49" dtype_id="3">
                      <arraysel loc="br,908,35,908,36" dtype_id="3">
                        <varref loc="br,908,17,908,35" name="RW_interrupt_write" dtype_id="38"/>
                        <const loc="br,908,36,908,37" name="2&apos;h3" dtype_id="13"/>
                      </arraysel>
                      <ltes loc="br,908,74,908,76" dtype_id="3">
                        <const loc="br,908,77,908,78" name="32&apos;sh1" dtype_id="2"/>
                        <arraysel loc="br,908,70,908,71" dtype_id="1">
                          <varref loc="br,908,50,908,70" name="RW_interrupt_counter" dtype_id="39"/>
                          <const loc="br,908,71,908,72" name="2&apos;h3" dtype_id="13"/>
                        </arraysel>
                      </ltes>
                    </and>
                  </or>
                  <begin>
                    <begin loc="br,908,81,908,86">
                      <assign loc="br,909,41,909,42" dtype_id="3">
                        <const loc="br,909,43,909,47" name="1&apos;h0" dtype_id="3"/>
                        <arraysel loc="br,909,33,909,34" dtype_id="3">
                          <varref loc="br,909,19,909,33" name="Auto_precharge" dtype_id="34"/>
                          <const loc="br,909,34,909,35" name="2&apos;h3" dtype_id="13"/>
                        </arraysel>
                      </assign>
                      <assign loc="br,910,41,910,42" dtype_id="3">
                        <const loc="br,910,43,910,47" name="1&apos;h0" dtype_id="3"/>
                        <arraysel loc="br,910,34,910,35" dtype_id="3">
                          <varref loc="br,910,19,910,34" name="Write_precharge" dtype_id="36"/>
                          <const loc="br,910,35,910,36" name="2&apos;h3" dtype_id="13"/>
                        </arraysel>
                      </assign>
                      <assign loc="br,911,41,911,42" dtype_id="3">
                        <const loc="br,911,43,911,47" name="1&apos;h0" dtype_id="3"/>
                        <arraysel loc="br,911,37,911,38" dtype_id="3">
                          <varref loc="br,911,19,911,37" name="RW_interrupt_write" dtype_id="38"/>
                          <const loc="br,911,38,911,39" name="2&apos;h3" dtype_id="13"/>
                        </arraysel>
                      </assign>
                      <assign loc="br,912,27,912,28" dtype_id="3">
                        <const loc="br,912,29,912,33" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="br,912,19,912,24" name="Pc_b3" dtype_id="3"/>
                      </assign>
                      <assign loc="br,913,27,913,28" dtype_id="3">
                        <const loc="br,913,29,913,33" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="br,913,19,913,25" name="Act_b3" dtype_id="3"/>
                      </assign>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
          <if loc="br,930,7,930,9">
            <and loc="br,930,39,930,41" dtype_id="3">
              <arraysel loc="br,930,26,930,27" dtype_id="3">
                <varref loc="br,930,12,930,26" name="Auto_precharge" dtype_id="34"/>
                <const loc="br,930,27,930,28" name="2&apos;h0" dtype_id="13"/>
              </arraysel>
              <arraysel loc="br,930,57,930,58" dtype_id="3">
                <varref loc="br,930,43,930,57" name="Read_precharge" dtype_id="35"/>
                <const loc="br,930,58,930,59" name="2&apos;h0" dtype_id="13"/>
              </arraysel>
            </and>
            <begin>
              <begin loc="br,930,71,930,76">
                <if loc="br,931,11,931,13">
                  <or loc="br,937,16,937,18" dtype_id="3">
                    <and loc="br,931,44,931,46" dtype_id="3">
                      <gted loc="br,931,35,931,37" dtype_id="3">
                        <subd loc="br,931,24,931,25" dtype_id="7">
                          <itord loc="br,931,18,931,23" dtype_id="7">
                            <time loc="br,931,18,931,23" dtype_id="44"/>
                          </itord>
                          <varref loc="br,931,26,931,34" name="RAS_chk0" dtype_id="7"/>
                        </subd>
                        <const loc="br,931,38,931,42" name="42000.0" dtype_id="7"/>
                      </gted>
                      <or loc="br,935,18,935,20" dtype_id="3">
                        <or loc="br,934,18,934,20" dtype_id="3">
                          <or loc="br,933,18,933,20" dtype_id="3">
                            <and loc="br,932,45,932,47" dtype_id="3">
                              <varref loc="br,932,22,932,36" name="Burst_length_1" dtype_id="3"/>
                              <ltes loc="br,932,67,932,69" dtype_id="3">
                                <const loc="br,932,70,932,71" name="32&apos;sh1" dtype_id="2"/>
                                <arraysel loc="br,932,63,932,64" dtype_id="1">
                                  <varref loc="br,932,48,932,63" name="Count_precharge" dtype_id="40"/>
                                  <const loc="br,932,64,932,65" name="2&apos;h0" dtype_id="13"/>
                                </arraysel>
                              </ltes>
                            </and>
                            <and loc="br,933,45,933,47" dtype_id="3">
                              <varref loc="br,933,22,933,36" name="Burst_length_2" dtype_id="3"/>
                              <ltes loc="br,933,67,933,69" dtype_id="3">
                                <const loc="br,933,70,933,71" name="32&apos;sh2" dtype_id="2"/>
                                <arraysel loc="br,933,63,933,64" dtype_id="1">
                                  <varref loc="br,933,48,933,63" name="Count_precharge" dtype_id="40"/>
                                  <const loc="br,933,64,933,65" name="2&apos;h0" dtype_id="13"/>
                                </arraysel>
                              </ltes>
                            </and>
                          </or>
                          <and loc="br,934,45,934,47" dtype_id="3">
                            <varref loc="br,934,22,934,36" name="Burst_length_4" dtype_id="3"/>
                            <ltes loc="br,934,67,934,69" dtype_id="3">
                              <const loc="br,934,70,934,71" name="32&apos;sh4" dtype_id="2"/>
                              <arraysel loc="br,934,63,934,64" dtype_id="1">
                                <varref loc="br,934,48,934,63" name="Count_precharge" dtype_id="40"/>
                                <const loc="br,934,64,934,65" name="2&apos;h0" dtype_id="13"/>
                              </arraysel>
                            </ltes>
                          </and>
                        </or>
                        <and loc="br,935,45,935,47" dtype_id="3">
                          <varref loc="br,935,22,935,36" name="Burst_length_8" dtype_id="3"/>
                          <ltes loc="br,935,67,935,69" dtype_id="3">
                            <const loc="br,935,70,935,71" name="32&apos;sh8" dtype_id="2"/>
                            <arraysel loc="br,935,63,935,64" dtype_id="1">
                              <varref loc="br,935,48,935,63" name="Count_precharge" dtype_id="40"/>
                              <const loc="br,935,64,935,65" name="2&apos;h0" dtype_id="13"/>
                            </arraysel>
                          </ltes>
                        </and>
                      </or>
                    </and>
                    <arraysel loc="br,937,37,937,38" dtype_id="3">
                      <varref loc="br,937,20,937,37" name="RW_interrupt_read" dtype_id="37"/>
                      <const loc="br,937,38,937,39" name="2&apos;h0" dtype_id="13"/>
                    </arraysel>
                  </or>
                  <begin>
                    <begin loc="br,938,13,938,18">
                      <assign loc="br,939,36,939,37" dtype_id="3">
                        <const loc="br,939,38,939,42" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="br,939,15,939,20" name="Pc_b0" dtype_id="3"/>
                      </assign>
                      <assign loc="br,940,36,940,37" dtype_id="3">
                        <const loc="br,940,38,940,42" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="br,940,15,940,21" name="Act_b0" dtype_id="3"/>
                      </assign>
                      <assign loc="br,941,36,941,37" dtype_id="3">
                        <const loc="br,941,38,941,42" name="1&apos;h0" dtype_id="3"/>
                        <arraysel loc="br,941,29,941,30" dtype_id="3">
                          <varref loc="br,941,15,941,29" name="Auto_precharge" dtype_id="34"/>
                          <const loc="br,941,30,941,31" name="2&apos;h0" dtype_id="13"/>
                        </arraysel>
                      </assign>
                      <assign loc="br,942,36,942,37" dtype_id="3">
                        <const loc="br,942,38,942,42" name="1&apos;h0" dtype_id="3"/>
                        <arraysel loc="br,942,29,942,30" dtype_id="3">
                          <varref loc="br,942,15,942,29" name="Read_precharge" dtype_id="35"/>
                          <const loc="br,942,30,942,31" name="2&apos;h0" dtype_id="13"/>
                        </arraysel>
                      </assign>
                      <assign loc="br,943,36,943,37" dtype_id="3">
                        <const loc="br,943,38,943,42" name="1&apos;h0" dtype_id="3"/>
                        <arraysel loc="br,943,32,943,33" dtype_id="3">
                          <varref loc="br,943,15,943,32" name="RW_interrupt_read" dtype_id="37"/>
                          <const loc="br,943,33,943,34" name="2&apos;h0" dtype_id="13"/>
                        </arraysel>
                      </assign>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
          <if loc="br,953,7,953,9">
            <and loc="br,953,39,953,41" dtype_id="3">
              <arraysel loc="br,953,26,953,27" dtype_id="3">
                <varref loc="br,953,12,953,26" name="Auto_precharge" dtype_id="34"/>
                <const loc="br,953,27,953,28" name="2&apos;h1" dtype_id="13"/>
              </arraysel>
              <arraysel loc="br,953,57,953,58" dtype_id="3">
                <varref loc="br,953,43,953,57" name="Read_precharge" dtype_id="35"/>
                <const loc="br,953,58,953,59" name="2&apos;h1" dtype_id="13"/>
              </arraysel>
            </and>
            <begin>
              <begin loc="br,953,71,953,76">
                <if loc="br,954,11,954,13">
                  <or loc="br,960,17,960,19" dtype_id="3">
                    <and loc="br,954,43,954,45" dtype_id="3">
                      <gted loc="br,954,34,954,36" dtype_id="3">
                        <subd loc="br,954,23,954,24" dtype_id="7">
                          <itord loc="br,954,17,954,22" dtype_id="7">
                            <time loc="br,954,17,954,22" dtype_id="44"/>
                          </itord>
                          <varref loc="br,954,25,954,33" name="RAS_chk1" dtype_id="7"/>
                        </subd>
                        <const loc="br,954,37,954,41" name="42000.0" dtype_id="7"/>
                      </gted>
                      <or loc="br,958,17,958,19" dtype_id="3">
                        <or loc="br,957,17,957,19" dtype_id="3">
                          <or loc="br,956,17,956,19" dtype_id="3">
                            <and loc="br,955,44,955,46" dtype_id="3">
                              <varref loc="br,955,21,955,35" name="Burst_length_1" dtype_id="3"/>
                              <ltes loc="br,955,66,955,68" dtype_id="3">
                                <const loc="br,955,69,955,70" name="32&apos;sh1" dtype_id="2"/>
                                <arraysel loc="br,955,62,955,63" dtype_id="1">
                                  <varref loc="br,955,47,955,62" name="Count_precharge" dtype_id="40"/>
                                  <const loc="br,955,63,955,64" name="2&apos;h1" dtype_id="13"/>
                                </arraysel>
                              </ltes>
                            </and>
                            <and loc="br,956,44,956,46" dtype_id="3">
                              <varref loc="br,956,21,956,35" name="Burst_length_2" dtype_id="3"/>
                              <ltes loc="br,956,66,956,68" dtype_id="3">
                                <const loc="br,956,69,956,70" name="32&apos;sh2" dtype_id="2"/>
                                <arraysel loc="br,956,62,956,63" dtype_id="1">
                                  <varref loc="br,956,47,956,62" name="Count_precharge" dtype_id="40"/>
                                  <const loc="br,956,63,956,64" name="2&apos;h1" dtype_id="13"/>
                                </arraysel>
                              </ltes>
                            </and>
                          </or>
                          <and loc="br,957,44,957,46" dtype_id="3">
                            <varref loc="br,957,21,957,35" name="Burst_length_4" dtype_id="3"/>
                            <ltes loc="br,957,66,957,68" dtype_id="3">
                              <const loc="br,957,69,957,70" name="32&apos;sh4" dtype_id="2"/>
                              <arraysel loc="br,957,62,957,63" dtype_id="1">
                                <varref loc="br,957,47,957,62" name="Count_precharge" dtype_id="40"/>
                                <const loc="br,957,63,957,64" name="2&apos;h1" dtype_id="13"/>
                              </arraysel>
                            </ltes>
                          </and>
                        </or>
                        <and loc="br,958,44,958,46" dtype_id="3">
                          <varref loc="br,958,21,958,35" name="Burst_length_8" dtype_id="3"/>
                          <ltes loc="br,958,66,958,68" dtype_id="3">
                            <const loc="br,958,69,958,70" name="32&apos;sh8" dtype_id="2"/>
                            <arraysel loc="br,958,62,958,63" dtype_id="1">
                              <varref loc="br,958,47,958,62" name="Count_precharge" dtype_id="40"/>
                              <const loc="br,958,63,958,64" name="2&apos;h1" dtype_id="13"/>
                            </arraysel>
                          </ltes>
                        </and>
                      </or>
                    </and>
                    <arraysel loc="br,960,38,960,39" dtype_id="3">
                      <varref loc="br,960,21,960,38" name="RW_interrupt_read" dtype_id="37"/>
                      <const loc="br,960,39,960,40" name="2&apos;h1" dtype_id="13"/>
                    </arraysel>
                  </or>
                  <begin>
                    <begin loc="br,961,13,961,18">
                      <assign loc="br,962,36,962,37" dtype_id="3">
                        <const loc="br,962,38,962,42" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="br,962,15,962,20" name="Pc_b1" dtype_id="3"/>
                      </assign>
                      <assign loc="br,963,36,963,37" dtype_id="3">
                        <const loc="br,963,38,963,42" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="br,963,15,963,21" name="Act_b1" dtype_id="3"/>
                      </assign>
                      <assign loc="br,964,36,964,37" dtype_id="3">
                        <const loc="br,964,38,964,42" name="1&apos;h0" dtype_id="3"/>
                        <arraysel loc="br,964,29,964,30" dtype_id="3">
                          <varref loc="br,964,15,964,29" name="Auto_precharge" dtype_id="34"/>
                          <const loc="br,964,30,964,31" name="2&apos;h1" dtype_id="13"/>
                        </arraysel>
                      </assign>
                      <assign loc="br,965,36,965,37" dtype_id="3">
                        <const loc="br,965,38,965,42" name="1&apos;h0" dtype_id="3"/>
                        <arraysel loc="br,965,29,965,30" dtype_id="3">
                          <varref loc="br,965,15,965,29" name="Read_precharge" dtype_id="35"/>
                          <const loc="br,965,30,965,31" name="2&apos;h1" dtype_id="13"/>
                        </arraysel>
                      </assign>
                      <assign loc="br,966,36,966,37" dtype_id="3">
                        <const loc="br,966,38,966,42" name="1&apos;h0" dtype_id="3"/>
                        <arraysel loc="br,966,32,966,33" dtype_id="3">
                          <varref loc="br,966,15,966,32" name="RW_interrupt_read" dtype_id="37"/>
                          <const loc="br,966,33,966,34" name="2&apos;h1" dtype_id="13"/>
                        </arraysel>
                      </assign>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
          <if loc="br,976,7,976,9">
            <and loc="br,976,39,976,41" dtype_id="3">
              <arraysel loc="br,976,26,976,27" dtype_id="3">
                <varref loc="br,976,12,976,26" name="Auto_precharge" dtype_id="34"/>
                <const loc="br,976,27,976,28" name="2&apos;h2" dtype_id="13"/>
              </arraysel>
              <arraysel loc="br,976,57,976,58" dtype_id="3">
                <varref loc="br,976,43,976,57" name="Read_precharge" dtype_id="35"/>
                <const loc="br,976,58,976,59" name="2&apos;h2" dtype_id="13"/>
              </arraysel>
            </and>
            <begin>
              <begin loc="br,976,71,976,76">
                <if loc="br,977,11,977,13">
                  <or loc="br,983,17,983,19" dtype_id="3">
                    <and loc="br,977,43,977,45" dtype_id="3">
                      <gted loc="br,977,34,977,36" dtype_id="3">
                        <subd loc="br,977,23,977,24" dtype_id="7">
                          <itord loc="br,977,17,977,22" dtype_id="7">
                            <time loc="br,977,17,977,22" dtype_id="44"/>
                          </itord>
                          <varref loc="br,977,25,977,33" name="RAS_chk2" dtype_id="7"/>
                        </subd>
                        <const loc="br,977,37,977,41" name="42000.0" dtype_id="7"/>
                      </gted>
                      <or loc="br,981,17,981,19" dtype_id="3">
                        <or loc="br,980,17,980,19" dtype_id="3">
                          <or loc="br,979,17,979,19" dtype_id="3">
                            <and loc="br,978,44,978,46" dtype_id="3">
                              <varref loc="br,978,21,978,35" name="Burst_length_1" dtype_id="3"/>
                              <ltes loc="br,978,66,978,68" dtype_id="3">
                                <const loc="br,978,69,978,70" name="32&apos;sh1" dtype_id="2"/>
                                <arraysel loc="br,978,62,978,63" dtype_id="1">
                                  <varref loc="br,978,47,978,62" name="Count_precharge" dtype_id="40"/>
                                  <const loc="br,978,63,978,64" name="2&apos;h2" dtype_id="13"/>
                                </arraysel>
                              </ltes>
                            </and>
                            <and loc="br,979,44,979,46" dtype_id="3">
                              <varref loc="br,979,21,979,35" name="Burst_length_2" dtype_id="3"/>
                              <ltes loc="br,979,66,979,68" dtype_id="3">
                                <const loc="br,979,69,979,70" name="32&apos;sh2" dtype_id="2"/>
                                <arraysel loc="br,979,62,979,63" dtype_id="1">
                                  <varref loc="br,979,47,979,62" name="Count_precharge" dtype_id="40"/>
                                  <const loc="br,979,63,979,64" name="2&apos;h2" dtype_id="13"/>
                                </arraysel>
                              </ltes>
                            </and>
                          </or>
                          <and loc="br,980,44,980,46" dtype_id="3">
                            <varref loc="br,980,21,980,35" name="Burst_length_4" dtype_id="3"/>
                            <ltes loc="br,980,66,980,68" dtype_id="3">
                              <const loc="br,980,69,980,70" name="32&apos;sh4" dtype_id="2"/>
                              <arraysel loc="br,980,62,980,63" dtype_id="1">
                                <varref loc="br,980,47,980,62" name="Count_precharge" dtype_id="40"/>
                                <const loc="br,980,63,980,64" name="2&apos;h2" dtype_id="13"/>
                              </arraysel>
                            </ltes>
                          </and>
                        </or>
                        <and loc="br,981,44,981,46" dtype_id="3">
                          <varref loc="br,981,21,981,35" name="Burst_length_8" dtype_id="3"/>
                          <ltes loc="br,981,66,981,68" dtype_id="3">
                            <const loc="br,981,69,981,70" name="32&apos;sh8" dtype_id="2"/>
                            <arraysel loc="br,981,62,981,63" dtype_id="1">
                              <varref loc="br,981,47,981,62" name="Count_precharge" dtype_id="40"/>
                              <const loc="br,981,63,981,64" name="2&apos;h2" dtype_id="13"/>
                            </arraysel>
                          </ltes>
                        </and>
                      </or>
                    </and>
                    <arraysel loc="br,983,38,983,39" dtype_id="3">
                      <varref loc="br,983,21,983,38" name="RW_interrupt_read" dtype_id="37"/>
                      <const loc="br,983,39,983,40" name="2&apos;h2" dtype_id="13"/>
                    </arraysel>
                  </or>
                  <begin>
                    <begin loc="br,984,13,984,18">
                      <assign loc="br,985,36,985,37" dtype_id="3">
                        <const loc="br,985,38,985,42" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="br,985,15,985,20" name="Pc_b2" dtype_id="3"/>
                      </assign>
                      <assign loc="br,986,36,986,37" dtype_id="3">
                        <const loc="br,986,38,986,42" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="br,986,15,986,21" name="Act_b2" dtype_id="3"/>
                      </assign>
                      <assign loc="br,987,36,987,37" dtype_id="3">
                        <const loc="br,987,38,987,42" name="1&apos;h0" dtype_id="3"/>
                        <arraysel loc="br,987,29,987,30" dtype_id="3">
                          <varref loc="br,987,15,987,29" name="Auto_precharge" dtype_id="34"/>
                          <const loc="br,987,30,987,31" name="2&apos;h2" dtype_id="13"/>
                        </arraysel>
                      </assign>
                      <assign loc="br,988,36,988,37" dtype_id="3">
                        <const loc="br,988,38,988,42" name="1&apos;h0" dtype_id="3"/>
                        <arraysel loc="br,988,29,988,30" dtype_id="3">
                          <varref loc="br,988,15,988,29" name="Read_precharge" dtype_id="35"/>
                          <const loc="br,988,30,988,31" name="2&apos;h2" dtype_id="13"/>
                        </arraysel>
                      </assign>
                      <assign loc="br,989,36,989,37" dtype_id="3">
                        <const loc="br,989,38,989,42" name="1&apos;h0" dtype_id="3"/>
                        <arraysel loc="br,989,32,989,33" dtype_id="3">
                          <varref loc="br,989,15,989,32" name="RW_interrupt_read" dtype_id="37"/>
                          <const loc="br,989,33,989,34" name="2&apos;h2" dtype_id="13"/>
                        </arraysel>
                      </assign>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
          <if loc="br,999,7,999,9">
            <and loc="br,999,39,999,41" dtype_id="3">
              <arraysel loc="br,999,26,999,27" dtype_id="3">
                <varref loc="br,999,12,999,26" name="Auto_precharge" dtype_id="34"/>
                <const loc="br,999,27,999,28" name="2&apos;h3" dtype_id="13"/>
              </arraysel>
              <arraysel loc="br,999,57,999,58" dtype_id="3">
                <varref loc="br,999,43,999,57" name="Read_precharge" dtype_id="35"/>
                <const loc="br,999,58,999,59" name="2&apos;h3" dtype_id="13"/>
              </arraysel>
            </and>
            <begin>
              <begin loc="br,999,71,999,76">
                <if loc="br,1000,11,1000,13">
                  <or loc="br,1006,17,1006,19" dtype_id="3">
                    <and loc="br,1000,43,1000,45" dtype_id="3">
                      <gted loc="br,1000,34,1000,36" dtype_id="3">
                        <subd loc="br,1000,23,1000,24" dtype_id="7">
                          <itord loc="br,1000,17,1000,22" dtype_id="7">
                            <time loc="br,1000,17,1000,22" dtype_id="44"/>
                          </itord>
                          <varref loc="br,1000,25,1000,33" name="RAS_chk3" dtype_id="7"/>
                        </subd>
                        <const loc="br,1000,37,1000,41" name="42000.0" dtype_id="7"/>
                      </gted>
                      <or loc="br,1004,17,1004,19" dtype_id="3">
                        <or loc="br,1003,17,1003,19" dtype_id="3">
                          <or loc="br,1002,17,1002,19" dtype_id="3">
                            <and loc="br,1001,44,1001,46" dtype_id="3">
                              <varref loc="br,1001,21,1001,35" name="Burst_length_1" dtype_id="3"/>
                              <ltes loc="br,1001,66,1001,68" dtype_id="3">
                                <const loc="br,1001,69,1001,70" name="32&apos;sh1" dtype_id="2"/>
                                <arraysel loc="br,1001,62,1001,63" dtype_id="1">
                                  <varref loc="br,1001,47,1001,62" name="Count_precharge" dtype_id="40"/>
                                  <const loc="br,1001,63,1001,64" name="2&apos;h3" dtype_id="13"/>
                                </arraysel>
                              </ltes>
                            </and>
                            <and loc="br,1002,44,1002,46" dtype_id="3">
                              <varref loc="br,1002,21,1002,35" name="Burst_length_2" dtype_id="3"/>
                              <ltes loc="br,1002,66,1002,68" dtype_id="3">
                                <const loc="br,1002,69,1002,70" name="32&apos;sh2" dtype_id="2"/>
                                <arraysel loc="br,1002,62,1002,63" dtype_id="1">
                                  <varref loc="br,1002,47,1002,62" name="Count_precharge" dtype_id="40"/>
                                  <const loc="br,1002,63,1002,64" name="2&apos;h3" dtype_id="13"/>
                                </arraysel>
                              </ltes>
                            </and>
                          </or>
                          <and loc="br,1003,44,1003,46" dtype_id="3">
                            <varref loc="br,1003,21,1003,35" name="Burst_length_4" dtype_id="3"/>
                            <ltes loc="br,1003,66,1003,68" dtype_id="3">
                              <const loc="br,1003,69,1003,70" name="32&apos;sh4" dtype_id="2"/>
                              <arraysel loc="br,1003,62,1003,63" dtype_id="1">
                                <varref loc="br,1003,47,1003,62" name="Count_precharge" dtype_id="40"/>
                                <const loc="br,1003,63,1003,64" name="2&apos;h3" dtype_id="13"/>
                              </arraysel>
                            </ltes>
                          </and>
                        </or>
                        <and loc="br,1004,44,1004,46" dtype_id="3">
                          <varref loc="br,1004,21,1004,35" name="Burst_length_8" dtype_id="3"/>
                          <ltes loc="br,1004,66,1004,68" dtype_id="3">
                            <const loc="br,1004,69,1004,70" name="32&apos;sh8" dtype_id="2"/>
                            <arraysel loc="br,1004,62,1004,63" dtype_id="1">
                              <varref loc="br,1004,47,1004,62" name="Count_precharge" dtype_id="40"/>
                              <const loc="br,1004,63,1004,64" name="2&apos;h3" dtype_id="13"/>
                            </arraysel>
                          </ltes>
                        </and>
                      </or>
                    </and>
                    <arraysel loc="br,1006,38,1006,39" dtype_id="3">
                      <varref loc="br,1006,21,1006,38" name="RW_interrupt_read" dtype_id="37"/>
                      <const loc="br,1006,39,1006,40" name="2&apos;h3" dtype_id="13"/>
                    </arraysel>
                  </or>
                  <begin>
                    <begin loc="br,1007,13,1007,18">
                      <assign loc="br,1008,36,1008,37" dtype_id="3">
                        <const loc="br,1008,38,1008,42" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="br,1008,15,1008,20" name="Pc_b3" dtype_id="3"/>
                      </assign>
                      <assign loc="br,1009,36,1009,37" dtype_id="3">
                        <const loc="br,1009,38,1009,42" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="br,1009,15,1009,21" name="Act_b3" dtype_id="3"/>
                      </assign>
                      <assign loc="br,1010,36,1010,37" dtype_id="3">
                        <const loc="br,1010,38,1010,42" name="1&apos;h0" dtype_id="3"/>
                        <arraysel loc="br,1010,29,1010,30" dtype_id="3">
                          <varref loc="br,1010,15,1010,29" name="Auto_precharge" dtype_id="34"/>
                          <const loc="br,1010,30,1010,31" name="2&apos;h3" dtype_id="13"/>
                        </arraysel>
                      </assign>
                      <assign loc="br,1011,36,1011,37" dtype_id="3">
                        <const loc="br,1011,38,1011,42" name="1&apos;h0" dtype_id="3"/>
                        <arraysel loc="br,1011,29,1011,30" dtype_id="3">
                          <varref loc="br,1011,15,1011,29" name="Read_precharge" dtype_id="35"/>
                          <const loc="br,1011,30,1011,31" name="2&apos;h3" dtype_id="13"/>
                        </arraysel>
                      </assign>
                      <assign loc="br,1012,36,1012,37" dtype_id="3">
                        <const loc="br,1012,38,1012,42" name="1&apos;h0" dtype_id="3"/>
                        <arraysel loc="br,1012,32,1012,33" dtype_id="3">
                          <varref loc="br,1012,15,1012,32" name="RW_interrupt_read" dtype_id="37"/>
                          <const loc="br,1012,33,1012,34" name="2&apos;h3" dtype_id="13"/>
                        </arraysel>
                      </assign>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
          <if loc="br,1025,7,1025,9">
            <eq loc="br,1025,22,1025,24" dtype_id="3">
              <const loc="br,1025,25,1025,30" name="4&apos;h4" dtype_id="10"/>
              <arraysel loc="br,1025,18,1025,19" dtype_id="10">
                <varref loc="br,1025,11,1025,18" name="Command" dtype_id="24"/>
                <const loc="br,1025,19,1025,20" name="2&apos;h0" dtype_id="13"/>
              </arraysel>
            </eq>
            <begin>
              <begin loc="br,1025,32,1025,37">
                <if loc="br,1026,11,1026,13">
                  <or loc="br,1026,41,1026,43" dtype_id="3">
                    <eq loc="br,1026,33,1026,35" dtype_id="3">
                      <arraysel loc="br,1026,29,1026,30" dtype_id="6">
                        <varref loc="br,1026,15,1026,29" name="Bank_precharge" dtype_id="32"/>
                        <const loc="br,1026,30,1026,31" name="2&apos;h0" dtype_id="13"/>
                      </arraysel>
                      <varref loc="br,1026,36,1026,40" name="Bank" dtype_id="6"/>
                    </eq>
                    <arraysel loc="br,1026,57,1026,58" dtype_id="3">
                      <varref loc="br,1026,44,1026,57" name="A10_precharge" dtype_id="33"/>
                      <const loc="br,1026,58,1026,59" name="2&apos;h0" dtype_id="13"/>
                    </arraysel>
                  </or>
                  <begin>
                    <begin loc="br,1026,70,1026,75">
                      <if loc="br,1027,15,1027,17">
                        <varref loc="br,1027,19,1027,34" name="Data_out_enable" dtype_id="3"/>
                        <begin>
                          <begin loc="br,1027,44,1027,49">
                            <assign loc="br,1028,35,1028,36" dtype_id="3">
                              <const loc="br,1028,37,1028,41" name="1&apos;h0" dtype_id="3"/>
                              <varref loc="br,1028,19,1028,34" name="Data_out_enable" dtype_id="3"/>
                            </assign>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <if loc="br,1032,12,1032,14">
                <eq loc="br,1032,27,1032,29" dtype_id="3">
                  <const loc="br,1032,30,1032,33" name="4&apos;h6" dtype_id="10"/>
                  <arraysel loc="br,1032,23,1032,24" dtype_id="10">
                    <varref loc="br,1032,16,1032,23" name="Command" dtype_id="24"/>
                    <const loc="br,1032,24,1032,25" name="2&apos;h0" dtype_id="13"/>
                  </arraysel>
                </eq>
                <begin>
                  <begin loc="br,1032,35,1032,40">
                    <if loc="br,1033,11,1033,13">
                      <varref loc="br,1033,15,1033,30" name="Data_out_enable" dtype_id="3"/>
                      <begin>
                        <begin loc="br,1033,40,1033,45">
                          <assign loc="br,1034,31,1034,32" dtype_id="3">
                            <const loc="br,1034,33,1034,37" name="1&apos;h0" dtype_id="3"/>
                            <varref loc="br,1034,15,1034,30" name="Data_out_enable" dtype_id="3"/>
                          </assign>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </begin>
              </if>
            </begin>
          </if>
          <if loc="br,1045,7,1045,9">
            <eq loc="br,1045,22,1045,24" dtype_id="3">
              <const loc="br,1045,25,1045,29" name="4&apos;h2" dtype_id="10"/>
              <arraysel loc="br,1045,18,1045,19" dtype_id="10">
                <varref loc="br,1045,11,1045,18" name="Command" dtype_id="24"/>
                <const loc="br,1045,19,1045,20" name="2&apos;h0" dtype_id="13"/>
              </arraysel>
            </eq>
            <begin>
              <begin loc="br,1045,31,1045,36">
                <assign loc="br,1046,20,1046,21" dtype_id="6">
                  <arraysel loc="br,1046,31,1046,32" dtype_id="6">
                    <varref loc="br,1046,22,1046,31" name="Bank_addr" dtype_id="25"/>
                    <const loc="br,1046,32,1046,33" name="2&apos;h0" dtype_id="13"/>
                  </arraysel>
                  <varref loc="br,1046,11,1046,15" name="Bank" dtype_id="6"/>
                </assign>
                <assign loc="br,1047,20,1047,21" dtype_id="27">
                  <arraysel loc="br,1047,30,1047,31" dtype_id="27">
                    <varref loc="br,1047,22,1047,30" name="Col_addr" dtype_id="26"/>
                    <const loc="br,1047,31,1047,32" name="2&apos;h0" dtype_id="13"/>
                  </arraysel>
                  <varref loc="br,1047,11,1047,14" name="Col" dtype_id="27"/>
                </assign>
                <assign loc="br,1048,20,1048,21" dtype_id="27">
                  <arraysel loc="br,1048,30,1048,31" dtype_id="27">
                    <varref loc="br,1048,22,1048,30" name="Col_addr" dtype_id="26"/>
                    <const loc="br,1048,31,1048,32" name="2&apos;h0" dtype_id="13"/>
                  </arraysel>
                  <varref loc="br,1048,11,1048,19" name="Col_brst" dtype_id="27"/>
                </assign>
                <case loc="br,1050,11,1050,15">
                  <arraysel loc="br,1050,26,1050,27" dtype_id="6">
                    <varref loc="br,1050,17,1050,26" name="Bank_addr" dtype_id="25"/>
                    <const loc="br,1050,27,1050,28" name="2&apos;h0" dtype_id="13"/>
                  </arraysel>
                  <caseitem loc="br,1051,21,1051,22">
                    <const loc="br,1051,15,1051,20" name="2&apos;h0" dtype_id="6"/>
                    <assign loc="br,1051,27,1051,28" dtype_id="9">
                      <varref loc="br,1051,29,1051,40" name="B0_row_addr" dtype_id="9"/>
                      <varref loc="br,1051,23,1051,26" name="Row" dtype_id="9"/>
                    </assign>
                  </caseitem>
                  <caseitem loc="br,1052,21,1052,22">
                    <const loc="br,1052,15,1052,20" name="2&apos;h1" dtype_id="6"/>
                    <assign loc="br,1052,27,1052,28" dtype_id="9">
                      <varref loc="br,1052,29,1052,40" name="B1_row_addr" dtype_id="9"/>
                      <varref loc="br,1052,23,1052,26" name="Row" dtype_id="9"/>
                    </assign>
                  </caseitem>
                  <caseitem loc="br,1053,21,1053,22">
                    <const loc="br,1053,15,1053,20" name="2&apos;h2" dtype_id="6"/>
                    <assign loc="br,1053,27,1053,28" dtype_id="9">
                      <varref loc="br,1053,29,1053,40" name="B2_row_addr" dtype_id="9"/>
                      <varref loc="br,1053,23,1053,26" name="Row" dtype_id="9"/>
                    </assign>
                  </caseitem>
                  <caseitem loc="br,1054,21,1054,22">
                    <const loc="br,1054,15,1054,20" name="2&apos;h3" dtype_id="6"/>
                    <assign loc="br,1054,27,1054,28" dtype_id="9">
                      <varref loc="br,1054,29,1054,40" name="B3_row_addr" dtype_id="9"/>
                      <varref loc="br,1054,23,1054,26" name="Row" dtype_id="9"/>
                    </assign>
                  </caseitem>
                </case>
                <assign loc="br,1057,27,1057,28" dtype_id="27">
                  <const loc="br,1057,29,1057,30" name="8&apos;h0" dtype_id="27"/>
                  <varref loc="br,1057,11,1057,24" name="Burst_counter" dtype_id="27"/>
                </assign>
                <assign loc="br,1058,27,1058,28" dtype_id="3">
                  <const loc="br,1058,29,1058,33" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="br,1058,11,1058,25" name="Data_in_enable" dtype_id="3"/>
                </assign>
                <assign loc="br,1059,27,1059,28" dtype_id="3">
                  <const loc="br,1059,29,1059,33" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="br,1059,11,1059,26" name="Data_out_enable" dtype_id="3"/>
                </assign>
              </begin>
            </begin>
            <begin>
              <if loc="br,1064,12,1064,14">
                <eq loc="br,1064,27,1064,29" dtype_id="3">
                  <const loc="br,1064,30,1064,35" name="4&apos;h3" dtype_id="10"/>
                  <arraysel loc="br,1064,23,1064,24" dtype_id="10">
                    <varref loc="br,1064,16,1064,23" name="Command" dtype_id="24"/>
                    <const loc="br,1064,24,1064,25" name="2&apos;h0" dtype_id="13"/>
                  </arraysel>
                </eq>
                <begin>
                  <begin loc="br,1064,37,1064,42">
                    <assign loc="br,1065,20,1065,21" dtype_id="6">
                      <arraysel loc="br,1065,31,1065,32" dtype_id="6">
                        <varref loc="br,1065,22,1065,31" name="Bank_addr" dtype_id="25"/>
                        <const loc="br,1065,32,1065,33" name="2&apos;h0" dtype_id="13"/>
                      </arraysel>
                      <varref loc="br,1065,11,1065,15" name="Bank" dtype_id="6"/>
                    </assign>
                    <assign loc="br,1066,20,1066,21" dtype_id="27">
                      <arraysel loc="br,1066,30,1066,31" dtype_id="27">
                        <varref loc="br,1066,22,1066,30" name="Col_addr" dtype_id="26"/>
                        <const loc="br,1066,31,1066,32" name="2&apos;h0" dtype_id="13"/>
                      </arraysel>
                      <varref loc="br,1066,11,1066,14" name="Col" dtype_id="27"/>
                    </assign>
                    <assign loc="br,1067,20,1067,21" dtype_id="27">
                      <arraysel loc="br,1067,30,1067,31" dtype_id="27">
                        <varref loc="br,1067,22,1067,30" name="Col_addr" dtype_id="26"/>
                        <const loc="br,1067,31,1067,32" name="2&apos;h0" dtype_id="13"/>
                      </arraysel>
                      <varref loc="br,1067,11,1067,19" name="Col_brst" dtype_id="27"/>
                    </assign>
                    <case loc="br,1068,11,1068,15">
                      <arraysel loc="br,1068,26,1068,27" dtype_id="6">
                        <varref loc="br,1068,17,1068,26" name="Bank_addr" dtype_id="25"/>
                        <const loc="br,1068,27,1068,28" name="2&apos;h0" dtype_id="13"/>
                      </arraysel>
                      <caseitem loc="br,1069,21,1069,22">
                        <const loc="br,1069,15,1069,20" name="2&apos;h0" dtype_id="6"/>
                        <assign loc="br,1069,27,1069,28" dtype_id="9">
                          <varref loc="br,1069,29,1069,40" name="B0_row_addr" dtype_id="9"/>
                          <varref loc="br,1069,23,1069,26" name="Row" dtype_id="9"/>
                        </assign>
                      </caseitem>
                      <caseitem loc="br,1070,21,1070,22">
                        <const loc="br,1070,15,1070,20" name="2&apos;h1" dtype_id="6"/>
                        <assign loc="br,1070,27,1070,28" dtype_id="9">
                          <varref loc="br,1070,29,1070,40" name="B1_row_addr" dtype_id="9"/>
                          <varref loc="br,1070,23,1070,26" name="Row" dtype_id="9"/>
                        </assign>
                      </caseitem>
                      <caseitem loc="br,1071,21,1071,22">
                        <const loc="br,1071,15,1071,20" name="2&apos;h2" dtype_id="6"/>
                        <assign loc="br,1071,27,1071,28" dtype_id="9">
                          <varref loc="br,1071,29,1071,40" name="B2_row_addr" dtype_id="9"/>
                          <varref loc="br,1071,23,1071,26" name="Row" dtype_id="9"/>
                        </assign>
                      </caseitem>
                      <caseitem loc="br,1072,21,1072,22">
                        <const loc="br,1072,15,1072,20" name="2&apos;h3" dtype_id="6"/>
                        <assign loc="br,1072,27,1072,28" dtype_id="9">
                          <varref loc="br,1072,29,1072,40" name="B3_row_addr" dtype_id="9"/>
                          <varref loc="br,1072,23,1072,26" name="Row" dtype_id="9"/>
                        </assign>
                      </caseitem>
                    </case>
                    <assign loc="br,1075,27,1075,28" dtype_id="27">
                      <const loc="br,1075,29,1075,30" name="8&apos;h0" dtype_id="27"/>
                      <varref loc="br,1075,11,1075,24" name="Burst_counter" dtype_id="27"/>
                    </assign>
                    <assign loc="br,1076,27,1076,28" dtype_id="3">
                      <const loc="br,1076,29,1076,33" name="1&apos;h1" dtype_id="3"/>
                      <varref loc="br,1076,11,1076,25" name="Data_in_enable" dtype_id="3"/>
                    </assign>
                    <assign loc="br,1077,27,1077,28" dtype_id="3">
                      <const loc="br,1077,29,1077,33" name="1&apos;h0" dtype_id="3"/>
                      <varref loc="br,1077,11,1077,26" name="Data_out_enable" dtype_id="3"/>
                    </assign>
                  </begin>
                </begin>
              </if>
            </begin>
          </if>
          <if loc="br,1084,7,1084,9">
            <varref loc="br,1084,11,1084,25" name="Data_in_enable" dtype_id="3"/>
            <begin>
              <begin loc="br,1084,35,1084,40">
                <case loc="br,1086,11,1086,15">
                  <varref loc="br,1086,17,1086,21" name="Bank" dtype_id="6"/>
                  <caseitem loc="br,1087,21,1087,22">
                    <const loc="br,1087,15,1087,20" name="2&apos;h0" dtype_id="6"/>
                    <assign loc="br,1087,32,1087,33" dtype_id="11">
                      <arraysel loc="br,1087,40,1087,41" dtype_id="11">
                        <varref loc="br,1087,34,1087,39" name="Bank0" dtype_id="28"/>
                        <concat loc="br,1087,45,1087,46" dtype_id="46">
                          <varref loc="br,1087,42,1087,45" name="Row" dtype_id="9"/>
                          <varref loc="br,1087,47,1087,50" name="Col" dtype_id="27"/>
                        </concat>
                      </arraysel>
                      <varref loc="br,1087,23,1087,31" name="mem_data" dtype_id="11"/>
                    </assign>
                  </caseitem>
                  <caseitem loc="br,1088,21,1088,22">
                    <const loc="br,1088,15,1088,20" name="2&apos;h1" dtype_id="6"/>
                    <assign loc="br,1088,32,1088,33" dtype_id="11">
                      <arraysel loc="br,1088,40,1088,41" dtype_id="11">
                        <varref loc="br,1088,34,1088,39" name="Bank1" dtype_id="29"/>
                        <concat loc="br,1088,45,1088,46" dtype_id="46">
                          <varref loc="br,1088,42,1088,45" name="Row" dtype_id="9"/>
                          <varref loc="br,1088,47,1088,50" name="Col" dtype_id="27"/>
                        </concat>
                      </arraysel>
                      <varref loc="br,1088,23,1088,31" name="mem_data" dtype_id="11"/>
                    </assign>
                  </caseitem>
                  <caseitem loc="br,1089,21,1089,22">
                    <const loc="br,1089,15,1089,20" name="2&apos;h2" dtype_id="6"/>
                    <assign loc="br,1089,32,1089,33" dtype_id="11">
                      <arraysel loc="br,1089,40,1089,41" dtype_id="11">
                        <varref loc="br,1089,34,1089,39" name="Bank2" dtype_id="30"/>
                        <concat loc="br,1089,45,1089,46" dtype_id="46">
                          <varref loc="br,1089,42,1089,45" name="Row" dtype_id="9"/>
                          <varref loc="br,1089,47,1089,50" name="Col" dtype_id="27"/>
                        </concat>
                      </arraysel>
                      <varref loc="br,1089,23,1089,31" name="mem_data" dtype_id="11"/>
                    </assign>
                  </caseitem>
                  <caseitem loc="br,1090,21,1090,22">
                    <const loc="br,1090,15,1090,20" name="2&apos;h3" dtype_id="6"/>
                    <assign loc="br,1090,32,1090,33" dtype_id="11">
                      <arraysel loc="br,1090,40,1090,41" dtype_id="11">
                        <varref loc="br,1090,34,1090,39" name="Bank3" dtype_id="31"/>
                        <concat loc="br,1090,45,1090,46" dtype_id="46">
                          <varref loc="br,1090,42,1090,45" name="Row" dtype_id="9"/>
                          <varref loc="br,1090,47,1090,50" name="Col" dtype_id="27"/>
                        </concat>
                      </arraysel>
                      <varref loc="br,1090,23,1090,31" name="mem_data" dtype_id="11"/>
                    </assign>
                  </caseitem>
                </case>
                <assign loc="br,1100,29,1100,30" dtype_id="47">
                  <concat loc="br,1100,48,1100,49" dtype_id="47">
                    <cond loc="br,1101,48,1101,49" dtype_id="27">
                      <sel loc="br,1101,35,1101,36" dtype_id="3">
                        <varref loc="br,1101,32,1101,35" name="Dqm" dtype_id="10"/>
                        <const loc="br,1101,36,1101,37" name="2&apos;h1" dtype_id="13"/>
                        <const loc="br,1101,35,1101,36" name="32&apos;h1" dtype_id="11"/>
                      </sel>
                      <sel loc="br,1101,58,1101,59" dtype_id="27">
                        <varref loc="br,1101,50,1101,58" name="mem_data" dtype_id="11"/>
                        <const loc="br,1101,63,1101,64" name="5&apos;h8" dtype_id="42"/>
                        <const loc="br,1101,59,1101,61" name="32&apos;h8" dtype_id="11"/>
                      </sel>
                      <sel loc="br,1101,73,1101,74" dtype_id="27">
                        <varref loc="br,1101,68,1101,73" name="Dq_in" dtype_id="11"/>
                        <const loc="br,1101,78,1101,79" name="5&apos;h8" dtype_id="42"/>
                        <const loc="br,1101,74,1101,76" name="32&apos;h8" dtype_id="11"/>
                      </sel>
                    </cond>
                    <cond loc="br,1100,48,1100,49" dtype_id="27">
                      <sel loc="br,1100,35,1100,36" dtype_id="3">
                        <varref loc="br,1100,32,1100,35" name="Dqm" dtype_id="10"/>
                        <const loc="br,1100,36,1100,37" name="2&apos;h0" dtype_id="13"/>
                        <const loc="br,1100,35,1100,36" name="32&apos;h1" dtype_id="11"/>
                      </sel>
                      <sel loc="br,1100,58,1100,59" dtype_id="27">
                        <varref loc="br,1100,50,1100,58" name="mem_data" dtype_id="11"/>
                        <const loc="br,1100,63,1100,64" name="5&apos;h0" dtype_id="42"/>
                        <const loc="br,1100,60,1100,61" name="32&apos;h8" dtype_id="11"/>
                      </sel>
                      <sel loc="br,1100,73,1100,74" dtype_id="27">
                        <varref loc="br,1100,68,1100,73" name="Dq_in" dtype_id="11"/>
                        <const loc="br,1100,78,1100,79" name="5&apos;h0" dtype_id="42"/>
                        <const loc="br,1100,75,1100,76" name="32&apos;h8" dtype_id="11"/>
                      </sel>
                    </cond>
                  </concat>
                  <sel loc="br,1100,21,1100,22" dtype_id="47">
                    <varref loc="br,1100,11,1100,21" name="Dq_in_data" dtype_id="11"/>
                    <const loc="br,1100,21,1100,22" name="32&apos;h0" dtype_id="11"/>
                    <const loc="br,1100,21,1100,22" name="32&apos;h10" dtype_id="11"/>
                  </sel>
                </assign>
                <assign loc="br,1102,29,1102,30" dtype_id="47">
                  <concat loc="br,1102,48,1102,49" dtype_id="47">
                    <cond loc="br,1103,48,1103,49" dtype_id="27">
                      <sel loc="br,1103,35,1103,36" dtype_id="3">
                        <varref loc="br,1103,32,1103,35" name="Dqm" dtype_id="10"/>
                        <const loc="br,1103,36,1103,37" name="2&apos;h3" dtype_id="13"/>
                        <const loc="br,1103,35,1103,36" name="32&apos;h1" dtype_id="11"/>
                      </sel>
                      <sel loc="br,1103,58,1103,59" dtype_id="27">
                        <varref loc="br,1103,50,1103,58" name="mem_data" dtype_id="11"/>
                        <const loc="br,1103,62,1103,64" name="5&apos;h18" dtype_id="42"/>
                        <const loc="br,1103,59,1103,61" name="32&apos;h8" dtype_id="11"/>
                      </sel>
                      <sel loc="br,1103,73,1103,74" dtype_id="27">
                        <varref loc="br,1103,68,1103,73" name="Dq_in" dtype_id="11"/>
                        <const loc="br,1103,77,1103,79" name="5&apos;h18" dtype_id="42"/>
                        <const loc="br,1103,74,1103,76" name="32&apos;h8" dtype_id="11"/>
                      </sel>
                    </cond>
                    <cond loc="br,1102,48,1102,49" dtype_id="27">
                      <sel loc="br,1102,35,1102,36" dtype_id="3">
                        <varref loc="br,1102,32,1102,35" name="Dqm" dtype_id="10"/>
                        <const loc="br,1102,36,1102,37" name="2&apos;h2" dtype_id="13"/>
                        <const loc="br,1102,35,1102,36" name="32&apos;h1" dtype_id="11"/>
                      </sel>
                      <sel loc="br,1102,58,1102,59" dtype_id="27">
                        <varref loc="br,1102,50,1102,58" name="mem_data" dtype_id="11"/>
                        <const loc="br,1102,62,1102,64" name="5&apos;h10" dtype_id="42"/>
                        <const loc="br,1102,59,1102,61" name="32&apos;h8" dtype_id="11"/>
                      </sel>
                      <sel loc="br,1102,73,1102,74" dtype_id="27">
                        <varref loc="br,1102,68,1102,73" name="Dq_in" dtype_id="11"/>
                        <const loc="br,1102,77,1102,79" name="5&apos;h10" dtype_id="42"/>
                        <const loc="br,1102,74,1102,76" name="32&apos;h8" dtype_id="11"/>
                      </sel>
                    </cond>
                  </concat>
                  <sel loc="br,1102,21,1102,22" dtype_id="47">
                    <varref loc="br,1102,11,1102,21" name="Dq_in_data" dtype_id="11"/>
                    <const loc="br,1102,21,1102,22" name="32&apos;h10" dtype_id="11"/>
                    <const loc="br,1102,21,1102,22" name="32&apos;h10" dtype_id="11"/>
                  </sel>
                </assign>
                <case loc="br,1123,11,1123,15">
                  <varref loc="br,1123,17,1123,21" name="Bank" dtype_id="6"/>
                  <caseitem loc="br,1124,21,1124,22">
                    <const loc="br,1124,15,1124,20" name="2&apos;h0" dtype_id="6"/>
                    <assign loc="br,1124,42,1124,43" dtype_id="11">
                      <varref loc="br,1124,44,1124,54" name="Dq_in_data" dtype_id="11"/>
                      <arraysel loc="br,1124,29,1124,30" dtype_id="11">
                        <varref loc="br,1124,23,1124,28" name="Bank0" dtype_id="28"/>
                        <concat loc="br,1124,34,1124,35" dtype_id="46">
                          <varref loc="br,1124,31,1124,34" name="Row" dtype_id="9"/>
                          <varref loc="br,1124,36,1124,39" name="Col" dtype_id="27"/>
                        </concat>
                      </arraysel>
                    </assign>
                  </caseitem>
                  <caseitem loc="br,1125,21,1125,22">
                    <const loc="br,1125,15,1125,20" name="2&apos;h1" dtype_id="6"/>
                    <assign loc="br,1125,42,1125,43" dtype_id="11">
                      <varref loc="br,1125,44,1125,54" name="Dq_in_data" dtype_id="11"/>
                      <arraysel loc="br,1125,29,1125,30" dtype_id="11">
                        <varref loc="br,1125,23,1125,28" name="Bank1" dtype_id="29"/>
                        <concat loc="br,1125,34,1125,35" dtype_id="46">
                          <varref loc="br,1125,31,1125,34" name="Row" dtype_id="9"/>
                          <varref loc="br,1125,36,1125,39" name="Col" dtype_id="27"/>
                        </concat>
                      </arraysel>
                    </assign>
                  </caseitem>
                  <caseitem loc="br,1126,21,1126,22">
                    <const loc="br,1126,15,1126,20" name="2&apos;h2" dtype_id="6"/>
                    <assign loc="br,1126,42,1126,43" dtype_id="11">
                      <varref loc="br,1126,44,1126,54" name="Dq_in_data" dtype_id="11"/>
                      <arraysel loc="br,1126,29,1126,30" dtype_id="11">
                        <varref loc="br,1126,23,1126,28" name="Bank2" dtype_id="30"/>
                        <concat loc="br,1126,34,1126,35" dtype_id="46">
                          <varref loc="br,1126,31,1126,34" name="Row" dtype_id="9"/>
                          <varref loc="br,1126,36,1126,39" name="Col" dtype_id="27"/>
                        </concat>
                      </arraysel>
                    </assign>
                  </caseitem>
                  <caseitem loc="br,1127,21,1127,22">
                    <const loc="br,1127,15,1127,20" name="2&apos;h3" dtype_id="6"/>
                    <assign loc="br,1127,42,1127,43" dtype_id="11">
                      <varref loc="br,1127,44,1127,54" name="Dq_in_data" dtype_id="11"/>
                      <arraysel loc="br,1127,29,1127,30" dtype_id="11">
                        <varref loc="br,1127,23,1127,28" name="Bank3" dtype_id="31"/>
                        <concat loc="br,1127,34,1127,35" dtype_id="46">
                          <varref loc="br,1127,31,1127,34" name="Row" dtype_id="9"/>
                          <varref loc="br,1127,36,1127,39" name="Col" dtype_id="27"/>
                        </concat>
                      </arraysel>
                    </assign>
                  </caseitem>
                </case>
                <if loc="br,1131,11,1131,13">
                  <eqcase loc="br,1131,19,1131,22" dtype_id="3">
                    <const loc="br,1131,23,1131,25" name="4&apos;hf" dtype_id="10"/>
                    <varref loc="br,1131,15,1131,18" name="Dqm" dtype_id="10"/>
                  </eqcase>
                  <begin>
                    <begin loc="br,1131,27,1131,32"/>
                  </begin>
                  <begin>
                    <begin loc="br,1137,16,1137,21"/>
                  </begin>
                </if>
                <delay loc="br,1151,10,1151,11">
                  <varref loc="br,1151,11,1151,14" name="tHZ" dtype_id="7"/>
                </delay>
                <stmtexpr loc="br,1152,10,1152,22">
                  <taskref loc="br,1152,10,1152,22" name="Burst_decode" dtype_id="48"/>
                </stmtexpr>
              </begin>
            </begin>
            <begin>
              <if loc="br,1159,12,1159,14">
                <varref loc="br,1159,16,1159,31" name="Data_out_enable" dtype_id="3"/>
                <begin>
                  <begin loc="br,1159,41,1159,46">
                    <case loc="br,1161,11,1161,15">
                      <varref loc="br,1161,17,1161,21" name="Bank" dtype_id="6"/>
                      <caseitem loc="br,1162,21,1162,22">
                        <const loc="br,1162,15,1162,20" name="2&apos;h0" dtype_id="6"/>
                        <assign loc="br,1162,32,1162,33" dtype_id="11">
                          <arraysel loc="br,1162,39,1162,40" dtype_id="11">
                            <varref loc="br,1162,34,1162,39" name="Bank0" dtype_id="28"/>
                            <concat loc="br,1162,44,1162,45" dtype_id="46">
                              <varref loc="br,1162,41,1162,44" name="Row" dtype_id="9"/>
                              <varref loc="br,1162,46,1162,49" name="Col" dtype_id="27"/>
                            </concat>
                          </arraysel>
                          <varref loc="br,1162,23,1162,31" name="mem_data" dtype_id="11"/>
                        </assign>
                      </caseitem>
                      <caseitem loc="br,1163,21,1163,22">
                        <const loc="br,1163,15,1163,20" name="2&apos;h1" dtype_id="6"/>
                        <assign loc="br,1163,32,1163,33" dtype_id="11">
                          <arraysel loc="br,1163,39,1163,40" dtype_id="11">
                            <varref loc="br,1163,34,1163,39" name="Bank1" dtype_id="29"/>
                            <concat loc="br,1163,44,1163,45" dtype_id="46">
                              <varref loc="br,1163,41,1163,44" name="Row" dtype_id="9"/>
                              <varref loc="br,1163,46,1163,49" name="Col" dtype_id="27"/>
                            </concat>
                          </arraysel>
                          <varref loc="br,1163,23,1163,31" name="mem_data" dtype_id="11"/>
                        </assign>
                      </caseitem>
                      <caseitem loc="br,1164,21,1164,22">
                        <const loc="br,1164,15,1164,20" name="2&apos;h2" dtype_id="6"/>
                        <assign loc="br,1164,32,1164,33" dtype_id="11">
                          <arraysel loc="br,1164,39,1164,40" dtype_id="11">
                            <varref loc="br,1164,34,1164,39" name="Bank2" dtype_id="30"/>
                            <concat loc="br,1164,44,1164,45" dtype_id="46">
                              <varref loc="br,1164,41,1164,44" name="Row" dtype_id="9"/>
                              <varref loc="br,1164,46,1164,49" name="Col" dtype_id="27"/>
                            </concat>
                          </arraysel>
                          <varref loc="br,1164,23,1164,31" name="mem_data" dtype_id="11"/>
                        </assign>
                      </caseitem>
                      <caseitem loc="br,1165,21,1165,22">
                        <const loc="br,1165,15,1165,20" name="2&apos;h3" dtype_id="6"/>
                        <assign loc="br,1165,32,1165,33" dtype_id="11">
                          <arraysel loc="br,1165,39,1165,40" dtype_id="11">
                            <varref loc="br,1165,34,1165,39" name="Bank3" dtype_id="31"/>
                            <concat loc="br,1165,44,1165,45" dtype_id="46">
                              <varref loc="br,1165,41,1165,44" name="Row" dtype_id="9"/>
                              <varref loc="br,1165,46,1165,49" name="Col" dtype_id="27"/>
                            </concat>
                          </arraysel>
                          <varref loc="br,1165,23,1165,31" name="mem_data" dtype_id="11"/>
                        </assign>
                      </caseitem>
                    </case>
                    <delay loc="br,1195,11,1195,12">
                      <varref loc="br,1195,12,1195,15" name="tAC" dtype_id="7"/>
                    </delay>
                    <assign loc="br,1196,28,1196,29" dtype_id="10">
                      <not loc="br,1196,30,1196,31" dtype_id="10">
                        <varref loc="br,1196,31,1196,40" name="Dqm_pipe2" dtype_id="10"/>
                      </not>
                      <varref loc="br,1196,11,1196,27" name="Data_out_enable2" dtype_id="10"/>
                    </assign>
                    <assign loc="br,1197,28,1197,29" dtype_id="11">
                      <varref loc="br,1197,30,1197,38" name="mem_data" dtype_id="11"/>
                      <varref loc="br,1197,11,1197,22" name="Dq_out_data" dtype_id="11"/>
                    </assign>
                    <stmtexpr loc="br,1205,11,1205,23">
                      <taskref loc="br,1205,11,1205,23" name="Burst_decode" dtype_id="48"/>
                    </stmtexpr>
                  </begin>
                </begin>
              </if>
            </begin>
          </if>
        </begin>
      </always>
      <task loc="br,1214,10,1214,22" name="Burst_decode">
        <begin loc="br,1215,8,1215,13">
          <assign loc="br,1217,25,1217,26" dtype_id="27">
            <add loc="br,1217,41,1217,42" dtype_id="27">
              <const loc="br,1217,41,1217,42" name="8&apos;h1" dtype_id="27"/>
              <varref loc="br,1217,27,1217,40" name="Burst_counter" dtype_id="27"/>
            </add>
            <varref loc="br,1217,11,1217,24" name="Burst_counter" dtype_id="27"/>
          </assign>
          <if loc="br,1220,11,1220,13">
            <sel loc="br,1220,23,1220,24" dtype_id="3">
              <varref loc="br,1220,15,1220,23" name="Mode_reg" dtype_id="9"/>
              <const loc="br,1220,24,1220,25" name="4&apos;h3" dtype_id="45"/>
              <const loc="br,1220,23,1220,24" name="32&apos;h1" dtype_id="11"/>
            </sel>
            <begin>
              <if loc="br,1223,16,1223,18">
                <sel loc="br,1223,28,1223,29" dtype_id="3">
                  <varref loc="br,1223,20,1223,28" name="Mode_reg" dtype_id="9"/>
                  <const loc="br,1223,29,1223,30" name="4&apos;h3" dtype_id="45"/>
                  <const loc="br,1223,28,1223,29" name="32&apos;h1" dtype_id="11"/>
                </sel>
                <begin>
                  <begin loc="br,1223,41,1223,46">
                    <assign loc="br,1224,26,1224,27" dtype_id="4">
                      <xor loc="br,1224,45,1224,46" dtype_id="4">
                        <sel loc="br,1225,28,1225,41" dtype_id="4">
                          <varref loc="br,1226,28,1226,41" name="Burst_counter" dtype_id="27"/>
                          <const loc="br,1225,28,1225,41" name="32&apos;h0" dtype_id="11"/>
                          <const loc="br,1225,28,1225,41" name="32&apos;h3" dtype_id="11"/>
                        </sel>
                        <sel loc="br,1225,47,1225,55" dtype_id="4">
                          <varref loc="br,1226,47,1226,55" name="Col_brst" dtype_id="27"/>
                          <const loc="br,1225,47,1225,55" name="32&apos;h0" dtype_id="11"/>
                          <const loc="br,1225,47,1225,55" name="32&apos;h3" dtype_id="11"/>
                        </sel>
                      </xor>
                      <sel loc="br,1224,22,1224,23" dtype_id="4">
                        <varref loc="br,1224,14,1224,22" name="Col_temp" dtype_id="27"/>
                        <const loc="br,1224,22,1224,23" name="32&apos;h0" dtype_id="11"/>
                        <const loc="br,1224,22,1224,23" name="32&apos;h3" dtype_id="11"/>
                      </sel>
                    </assign>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="br,1220,36,1220,41">
                <assign loc="br,1221,23,1221,24" dtype_id="27">
                  <add loc="br,1221,29,1221,30" dtype_id="27">
                    <const loc="br,1221,29,1221,30" name="8&apos;h1" dtype_id="27"/>
                    <varref loc="br,1221,25,1221,28" name="Col" dtype_id="27"/>
                  </add>
                  <varref loc="br,1221,14,1221,22" name="Col_temp" dtype_id="27"/>
                </assign>
              </begin>
            </begin>
          </if>
          <if loc="br,1230,11,1230,13">
            <varref loc="br,1230,15,1230,29" name="Burst_length_2" dtype_id="3"/>
            <begin>
              <begin loc="br,1230,31,1230,36">
                <assign loc="br,1231,26,1231,27" dtype_id="3">
                  <sel loc="br,1231,37,1231,38" dtype_id="3">
                    <varref loc="br,1231,28,1231,36" name="Col_temp" dtype_id="27"/>
                    <const loc="br,1231,38,1231,39" name="3&apos;h0" dtype_id="22"/>
                    <const loc="br,1231,37,1231,38" name="32&apos;h1" dtype_id="11"/>
                  </sel>
                  <sel loc="br,1231,18,1231,19" dtype_id="3">
                    <varref loc="br,1231,14,1231,17" name="Col" dtype_id="27"/>
                    <const loc="br,1231,19,1231,20" name="3&apos;h0" dtype_id="22"/>
                    <const loc="br,1231,18,1231,19" name="32&apos;h1" dtype_id="11"/>
                  </sel>
                </assign>
              </begin>
            </begin>
            <begin>
              <if loc="br,1233,16,1233,18">
                <varref loc="br,1233,20,1233,34" name="Burst_length_4" dtype_id="3"/>
                <begin>
                  <begin loc="br,1233,36,1233,41">
                    <assign loc="br,1234,26,1234,27" dtype_id="6">
                      <sel loc="br,1234,37,1234,38" dtype_id="6">
                        <varref loc="br,1234,28,1234,36" name="Col_temp" dtype_id="27"/>
                        <const loc="br,1234,42,1234,43" name="3&apos;h0" dtype_id="22"/>
                        <const loc="br,1234,38,1234,39" name="32&apos;h2" dtype_id="11"/>
                      </sel>
                      <sel loc="br,1234,18,1234,19" dtype_id="6">
                        <varref loc="br,1234,14,1234,17" name="Col" dtype_id="27"/>
                        <const loc="br,1234,23,1234,24" name="3&apos;h0" dtype_id="22"/>
                        <const loc="br,1234,19,1234,20" name="32&apos;h2" dtype_id="11"/>
                      </sel>
                    </assign>
                  </begin>
                </begin>
                <begin>
                  <if loc="br,1236,16,1236,18">
                    <varref loc="br,1236,20,1236,34" name="Burst_length_8" dtype_id="3"/>
                    <begin>
                      <begin loc="br,1236,36,1236,41">
                        <assign loc="br,1237,26,1237,27" dtype_id="4">
                          <sel loc="br,1237,37,1237,38" dtype_id="4">
                            <varref loc="br,1237,28,1237,36" name="Col_temp" dtype_id="27"/>
                            <const loc="br,1237,42,1237,43" name="3&apos;h0" dtype_id="22"/>
                            <const loc="br,1237,38,1237,39" name="32&apos;h3" dtype_id="11"/>
                          </sel>
                          <sel loc="br,1237,18,1237,19" dtype_id="4">
                            <varref loc="br,1237,14,1237,17" name="Col" dtype_id="27"/>
                            <const loc="br,1237,23,1237,24" name="3&apos;h0" dtype_id="22"/>
                            <const loc="br,1237,19,1237,20" name="32&apos;h3" dtype_id="11"/>
                          </sel>
                        </assign>
                      </begin>
                    </begin>
                    <begin>
                      <begin loc="br,1239,16,1239,21">
                        <assign loc="br,1240,26,1240,27" dtype_id="27">
                          <varref loc="br,1240,28,1240,36" name="Col_temp" dtype_id="27"/>
                          <varref loc="br,1240,14,1240,17" name="Col" dtype_id="27"/>
                        </assign>
                      </begin>
                    </begin>
                  </if>
                </begin>
              </if>
            </begin>
          </if>
          <if loc="br,1244,11,1244,13">
            <varref loc="br,1244,15,1244,31" name="Write_burst_mode" dtype_id="3"/>
            <begin>
              <begin loc="br,1244,41,1244,46">
                <assign loc="br,1245,29,1245,30" dtype_id="3">
                  <const loc="br,1245,31,1245,35" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="br,1245,14,1245,28" name="Data_in_enable" dtype_id="3"/>
                </assign>
              </begin>
            </begin>
          </if>
          <if loc="br,1249,11,1249,13">
            <varref loc="br,1249,15,1249,29" name="Burst_length_1" dtype_id="3"/>
            <begin>
              <begin loc="br,1249,39,1249,44">
                <if loc="br,1250,14,1250,16">
                  <lte loc="br,1250,32,1250,34" dtype_id="3">
                    <const loc="br,1250,35,1250,36" name="8&apos;h1" dtype_id="27"/>
                    <varref loc="br,1250,18,1250,31" name="Burst_counter" dtype_id="27"/>
                  </lte>
                  <begin>
                    <begin loc="br,1250,38,1250,43">
                      <assign loc="br,1251,34,1251,35" dtype_id="3">
                        <const loc="br,1251,36,1251,40" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="br,1251,18,1251,32" name="Data_in_enable" dtype_id="3"/>
                      </assign>
                      <assign loc="br,1252,34,1252,35" dtype_id="3">
                        <const loc="br,1252,36,1252,40" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="br,1252,18,1252,33" name="Data_out_enable" dtype_id="3"/>
                      </assign>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <if loc="br,1255,16,1255,18">
                <varref loc="br,1255,20,1255,34" name="Burst_length_2" dtype_id="3"/>
                <begin>
                  <begin loc="br,1255,44,1255,49">
                    <if loc="br,1256,14,1256,16">
                      <lte loc="br,1256,32,1256,34" dtype_id="3">
                        <const loc="br,1256,35,1256,36" name="8&apos;h2" dtype_id="27"/>
                        <varref loc="br,1256,18,1256,31" name="Burst_counter" dtype_id="27"/>
                      </lte>
                      <begin>
                        <begin loc="br,1256,38,1256,43">
                          <assign loc="br,1257,34,1257,35" dtype_id="3">
                            <const loc="br,1257,36,1257,40" name="1&apos;h0" dtype_id="3"/>
                            <varref loc="br,1257,18,1257,32" name="Data_in_enable" dtype_id="3"/>
                          </assign>
                          <assign loc="br,1258,34,1258,35" dtype_id="3">
                            <const loc="br,1258,36,1258,40" name="1&apos;h0" dtype_id="3"/>
                            <varref loc="br,1258,18,1258,33" name="Data_out_enable" dtype_id="3"/>
                          </assign>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </begin>
                <begin>
                  <if loc="br,1261,16,1261,18">
                    <varref loc="br,1261,20,1261,34" name="Burst_length_4" dtype_id="3"/>
                    <begin>
                      <begin loc="br,1261,44,1261,49">
                        <if loc="br,1262,14,1262,16">
                          <lte loc="br,1262,32,1262,34" dtype_id="3">
                            <const loc="br,1262,35,1262,36" name="8&apos;h4" dtype_id="27"/>
                            <varref loc="br,1262,18,1262,31" name="Burst_counter" dtype_id="27"/>
                          </lte>
                          <begin>
                            <begin loc="br,1262,38,1262,43">
                              <assign loc="br,1263,34,1263,35" dtype_id="3">
                                <const loc="br,1263,36,1263,40" name="1&apos;h0" dtype_id="3"/>
                                <varref loc="br,1263,18,1263,32" name="Data_in_enable" dtype_id="3"/>
                              </assign>
                              <assign loc="br,1264,34,1264,35" dtype_id="3">
                                <const loc="br,1264,36,1264,40" name="1&apos;h0" dtype_id="3"/>
                                <varref loc="br,1264,18,1264,33" name="Data_out_enable" dtype_id="3"/>
                              </assign>
                            </begin>
                          </begin>
                        </if>
                      </begin>
                    </begin>
                    <begin>
                      <if loc="br,1267,16,1267,18">
                        <varref loc="br,1267,20,1267,34" name="Burst_length_8" dtype_id="3"/>
                        <begin>
                          <begin loc="br,1267,44,1267,49">
                            <if loc="br,1268,14,1268,16">
                              <lte loc="br,1268,32,1268,34" dtype_id="3">
                                <const loc="br,1268,35,1268,36" name="8&apos;h8" dtype_id="27"/>
                                <varref loc="br,1268,18,1268,31" name="Burst_counter" dtype_id="27"/>
                              </lte>
                              <begin>
                                <begin loc="br,1268,38,1268,43">
                                  <assign loc="br,1269,34,1269,35" dtype_id="3">
                                    <const loc="br,1269,36,1269,40" name="1&apos;h0" dtype_id="3"/>
                                    <varref loc="br,1269,18,1269,32" name="Data_in_enable" dtype_id="3"/>
                                  </assign>
                                  <assign loc="br,1270,34,1270,35" dtype_id="3">
                                    <const loc="br,1270,36,1270,40" name="1&apos;h0" dtype_id="3"/>
                                    <varref loc="br,1270,18,1270,33" name="Data_out_enable" dtype_id="3"/>
                                  </assign>
                                </begin>
                              </begin>
                            </if>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </if>
                </begin>
              </if>
            </begin>
          </if>
        </begin>
      </task>
      <var loc="br,143,27,143,28" name="__VdfgRegularize_h11831ea8_0_0" dtype_id="3" vartype="logic" origName="__VdfgRegularize_h11831ea8_0_0"/>
      <var loc="br,143,33,143,34" name="__VdfgRegularize_h11831ea8_0_1" dtype_id="3" vartype="logic" origName="__VdfgRegularize_h11831ea8_0_1"/>
      <var loc="br,143,42,143,43" name="__VdfgRegularize_h11831ea8_0_2" dtype_id="3" vartype="logic" origName="__VdfgRegularize_h11831ea8_0_2"/>
      <var loc="br,144,44,144,45" name="__VdfgRegularize_h11831ea8_0_3" dtype_id="3" vartype="logic" origName="__VdfgRegularize_h11831ea8_0_3"/>
      <var loc="br,145,33,145,34" name="__VdfgRegularize_h11831ea8_0_4" dtype_id="3" vartype="logic" origName="__VdfgRegularize_h11831ea8_0_4"/>
      <var loc="br,145,53,145,54" name="__VdfgRegularize_h11831ea8_0_5" dtype_id="3" vartype="logic" origName="__VdfgRegularize_h11831ea8_0_5"/>
      <var loc="br,148,42,148,43" name="__VdfgRegularize_h11831ea8_0_6" dtype_id="3" vartype="logic" origName="__VdfgRegularize_h11831ea8_0_6"/>
      <var loc="br,144,42,144,43" name="__VdfgRegularize_h11831ea8_0_7" dtype_id="3" vartype="logic" origName="__VdfgRegularize_h11831ea8_0_7"/>
      <var loc="br,152,27,152,28" name="__VdfgRegularize_h11831ea8_1_1" dtype_id="3" vartype="logic" origName="__VdfgRegularize_h11831ea8_1_1"/>
      <var loc="br,152,51,152,52" name="__VdfgRegularize_h11831ea8_1_2" dtype_id="3" vartype="logic" origName="__VdfgRegularize_h11831ea8_1_2"/>
      <var loc="br,152,40,152,41" name="__VdfgRegularize_h11831ea8_1_3" dtype_id="3" vartype="logic" origName="__VdfgRegularize_h11831ea8_1_3"/>
      <var loc="br,152,66,152,67" name="__VdfgRegularize_h11831ea8_1_4" dtype_id="3" vartype="logic" origName="__VdfgRegularize_h11831ea8_1_4"/>
      <var loc="br,152,57,152,58" name="__VdfgRegularize_h11831ea8_1_5" dtype_id="3" vartype="logic" origName="__VdfgRegularize_h11831ea8_1_5"/>
      <var loc="br,154,40,154,41" name="__VdfgRegularize_h11831ea8_1_6" dtype_id="3" vartype="logic" origName="__VdfgRegularize_h11831ea8_1_6"/>
      <contassign loc="br,144,25,144,26" dtype_id="3">
        <and loc="br,144,51,144,52" dtype_id="3">
          <varref loc="br,144,42,144,43" name="__VdfgRegularize_h11831ea8_0_7" dtype_id="3"/>
          <varref loc="br,61,23,61,27" name="We_n" dtype_id="3"/>
        </and>
        <varref loc="br,144,25,144,26" name="Aref_enable" dtype_id="3"/>
      </contassign>
      <contassign loc="br,146,25,146,26" dtype_id="3">
        <and loc="br,146,51,146,52" dtype_id="3">
          <varref loc="br,145,53,145,54" name="__VdfgRegularize_h11831ea8_0_5" dtype_id="3"/>
          <varref loc="br,144,42,144,43" name="__VdfgRegularize_h11831ea8_0_7" dtype_id="3"/>
        </and>
        <varref loc="br,146,25,146,26" name="Mode_reg_enable" dtype_id="3"/>
      </contassign>
      <contassign loc="br,143,25,143,26" dtype_id="3">
        <and loc="br,143,51,143,52" dtype_id="3">
          <varref loc="br,143,42,143,43" name="__VdfgRegularize_h11831ea8_0_2" dtype_id="3"/>
          <varref loc="br,61,23,61,27" name="We_n" dtype_id="3"/>
        </and>
        <varref loc="br,143,25,143,26" name="Active_enable" dtype_id="3"/>
      </contassign>
      <contassign loc="br,147,25,147,26" dtype_id="3">
        <and loc="br,147,51,147,52" dtype_id="3">
          <varref loc="br,145,53,145,54" name="__VdfgRegularize_h11831ea8_0_5" dtype_id="3"/>
          <varref loc="br,143,42,143,43" name="__VdfgRegularize_h11831ea8_0_2" dtype_id="3"/>
        </and>
        <varref loc="br,147,25,147,26" name="Prech_enable" dtype_id="3"/>
      </contassign>
      <contassign loc="br,145,25,145,26" dtype_id="3">
        <and loc="br,145,42,145,43" dtype_id="3">
          <varref loc="br,145,33,145,34" name="__VdfgRegularize_h11831ea8_0_4" dtype_id="3"/>
          <and loc="br,145,51,145,52" dtype_id="3">
            <varref loc="br,145,53,145,54" name="__VdfgRegularize_h11831ea8_0_5" dtype_id="3"/>
            <varref loc="br,60,23,60,28" name="Cas_n" dtype_id="3"/>
          </and>
        </and>
        <varref loc="br,145,25,145,26" name="Burst_term" dtype_id="3"/>
      </contassign>
      <contassign loc="br,148,25,148,26" dtype_id="3">
        <and loc="br,148,51,148,52" dtype_id="3">
          <varref loc="br,148,42,148,43" name="__VdfgRegularize_h11831ea8_0_6" dtype_id="3"/>
          <varref loc="br,61,23,61,27" name="We_n" dtype_id="3"/>
        </and>
        <varref loc="br,148,25,148,26" name="Read_enable" dtype_id="3"/>
      </contassign>
      <contassign loc="br,149,25,149,26" dtype_id="3">
        <and loc="br,149,51,149,52" dtype_id="3">
          <varref loc="br,145,53,145,54" name="__VdfgRegularize_h11831ea8_0_5" dtype_id="3"/>
          <varref loc="br,148,42,148,43" name="__VdfgRegularize_h11831ea8_0_6" dtype_id="3"/>
        </and>
        <varref loc="br,149,25,149,26" name="Write_enable" dtype_id="3"/>
      </contassign>
      <contassign loc="br,143,42,143,43" dtype_id="3">
        <and loc="br,143,42,143,43" dtype_id="3">
          <varref loc="br,143,33,143,34" name="__VdfgRegularize_h11831ea8_0_1" dtype_id="3"/>
          <varref loc="br,60,23,60,28" name="Cas_n" dtype_id="3"/>
        </and>
        <varref loc="br,143,42,143,43" name="__VdfgRegularize_h11831ea8_0_2" dtype_id="3"/>
      </contassign>
      <contassign loc="br,144,42,144,43" dtype_id="3">
        <and loc="br,144,42,144,43" dtype_id="3">
          <varref loc="br,144,44,144,45" name="__VdfgRegularize_h11831ea8_0_3" dtype_id="3"/>
          <varref loc="br,143,33,143,34" name="__VdfgRegularize_h11831ea8_0_1" dtype_id="3"/>
        </and>
        <varref loc="br,144,42,144,43" name="__VdfgRegularize_h11831ea8_0_7" dtype_id="3"/>
      </contassign>
      <contassign loc="br,145,33,145,34" dtype_id="3">
        <and loc="br,145,33,145,34" dtype_id="3">
          <varref loc="br,143,27,143,28" name="__VdfgRegularize_h11831ea8_0_0" dtype_id="3"/>
          <varref loc="br,59,23,59,28" name="Ras_n" dtype_id="3"/>
        </and>
        <varref loc="br,145,33,145,34" name="__VdfgRegularize_h11831ea8_0_4" dtype_id="3"/>
      </contassign>
      <contassign loc="br,145,53,145,54" dtype_id="3">
        <not loc="br,145,53,145,54" dtype_id="3">
          <varref loc="br,61,23,61,27" name="We_n" dtype_id="3"/>
        </not>
        <varref loc="br,145,53,145,54" name="__VdfgRegularize_h11831ea8_0_5" dtype_id="3"/>
      </contassign>
      <contassign loc="br,148,42,148,43" dtype_id="3">
        <and loc="br,148,42,148,43" dtype_id="3">
          <varref loc="br,144,44,144,45" name="__VdfgRegularize_h11831ea8_0_3" dtype_id="3"/>
          <varref loc="br,145,33,145,34" name="__VdfgRegularize_h11831ea8_0_4" dtype_id="3"/>
        </and>
        <varref loc="br,148,42,148,43" name="__VdfgRegularize_h11831ea8_0_6" dtype_id="3"/>
      </contassign>
      <contassign loc="br,143,27,143,28" dtype_id="3">
        <not loc="br,143,27,143,28" dtype_id="3">
          <varref loc="br,58,23,58,27" name="Cs_n" dtype_id="3"/>
        </not>
        <varref loc="br,143,27,143,28" name="__VdfgRegularize_h11831ea8_0_0" dtype_id="3"/>
      </contassign>
      <contassign loc="br,143,33,143,34" dtype_id="3">
        <and loc="br,143,33,143,34" dtype_id="3">
          <varref loc="br,143,27,143,28" name="__VdfgRegularize_h11831ea8_0_0" dtype_id="3"/>
          <not loc="br,143,35,143,36" dtype_id="3">
            <varref loc="br,59,23,59,28" name="Ras_n" dtype_id="3"/>
          </not>
        </and>
        <varref loc="br,143,33,143,34" name="__VdfgRegularize_h11831ea8_0_1" dtype_id="3"/>
      </contassign>
      <contassign loc="br,144,44,144,45" dtype_id="3">
        <not loc="br,144,44,144,45" dtype_id="3">
          <varref loc="br,60,23,60,28" name="Cas_n" dtype_id="3"/>
        </not>
        <varref loc="br,144,44,144,45" name="__VdfgRegularize_h11831ea8_0_3" dtype_id="3"/>
      </contassign>
      <contassign loc="br,159,26,159,27" dtype_id="4">
        <sel loc="br,159,43,159,51" dtype_id="4">
          <varref loc="br,112,17,112,25" name="Mode_reg" dtype_id="9"/>
          <const loc="br,159,43,159,51" name="32&apos;h4" dtype_id="11"/>
          <const loc="br,159,43,159,51" name="32&apos;h3" dtype_id="11"/>
        </sel>
        <varref loc="br,159,26,159,27" name="Cas_latency" dtype_id="4"/>
      </contassign>
      <contassign loc="br,152,25,152,26" dtype_id="3">
        <and loc="br,152,55,152,56" dtype_id="3">
          <varref loc="br,152,57,152,58" name="__VdfgRegularize_h11831ea8_1_5" dtype_id="3"/>
          <varref loc="br,152,40,152,41" name="__VdfgRegularize_h11831ea8_1_3" dtype_id="3"/>
        </and>
        <varref loc="br,152,25,152,26" name="Burst_length_1" dtype_id="3"/>
      </contassign>
      <contassign loc="br,162,26,162,27" dtype_id="3">
        <sel loc="br,162,36,162,37" dtype_id="3">
          <varref loc="br,112,17,112,25" name="Mode_reg" dtype_id="9"/>
          <const loc="br,162,36,162,37" name="32&apos;h9" dtype_id="11"/>
          <const loc="br,162,36,162,37" name="32&apos;h1" dtype_id="11"/>
        </sel>
        <varref loc="br,162,26,162,27" name="Write_burst_mode" dtype_id="3"/>
      </contassign>
      <contassign loc="br,153,25,153,26" dtype_id="3">
        <and loc="br,153,55,153,56" dtype_id="3">
          <varref loc="br,152,40,152,41" name="__VdfgRegularize_h11831ea8_1_3" dtype_id="3"/>
          <varref loc="br,152,66,152,67" name="__VdfgRegularize_h11831ea8_1_4" dtype_id="3"/>
        </and>
        <varref loc="br,153,25,153,26" name="Burst_length_2" dtype_id="3"/>
      </contassign>
      <contassign loc="br,154,25,154,26" dtype_id="3">
        <and loc="br,154,55,154,56" dtype_id="3">
          <varref loc="br,152,57,152,58" name="__VdfgRegularize_h11831ea8_1_5" dtype_id="3"/>
          <varref loc="br,154,40,154,41" name="__VdfgRegularize_h11831ea8_1_6" dtype_id="3"/>
        </and>
        <varref loc="br,154,25,154,26" name="Burst_length_4" dtype_id="3"/>
      </contassign>
      <contassign loc="br,155,25,155,26" dtype_id="3">
        <and loc="br,155,55,155,56" dtype_id="3">
          <varref loc="br,154,40,154,41" name="__VdfgRegularize_h11831ea8_1_6" dtype_id="3"/>
          <varref loc="br,152,66,152,67" name="__VdfgRegularize_h11831ea8_1_4" dtype_id="3"/>
        </and>
        <varref loc="br,155,25,155,26" name="Burst_length_8" dtype_id="3"/>
      </contassign>
      <contassign loc="br,152,57,152,58" dtype_id="3">
        <not loc="br,152,57,152,58" dtype_id="3">
          <varref loc="br,152,66,152,67" name="__VdfgRegularize_h11831ea8_1_4" dtype_id="3"/>
        </not>
        <varref loc="br,152,57,152,58" name="__VdfgRegularize_h11831ea8_1_5" dtype_id="3"/>
      </contassign>
      <contassign loc="br,152,40,152,41" dtype_id="3">
        <and loc="br,152,40,152,41" dtype_id="3">
          <varref loc="br,152,27,152,28" name="__VdfgRegularize_h11831ea8_1_1" dtype_id="3"/>
          <not loc="br,152,42,152,43" dtype_id="3">
            <varref loc="br,152,51,152,52" name="__VdfgRegularize_h11831ea8_1_2" dtype_id="3"/>
          </not>
        </and>
        <varref loc="br,152,40,152,41" name="__VdfgRegularize_h11831ea8_1_3" dtype_id="3"/>
      </contassign>
      <contassign loc="br,152,66,152,67" dtype_id="3">
        <sel loc="br,152,66,152,67" dtype_id="3">
          <varref loc="br,112,17,112,25" name="Mode_reg" dtype_id="9"/>
          <const loc="br,152,66,152,67" name="32&apos;h0" dtype_id="11"/>
          <const loc="br,152,66,152,67" name="32&apos;h1" dtype_id="11"/>
        </sel>
        <varref loc="br,152,66,152,67" name="__VdfgRegularize_h11831ea8_1_4" dtype_id="3"/>
      </contassign>
      <contassign loc="br,154,40,154,41" dtype_id="3">
        <and loc="br,154,40,154,41" dtype_id="3">
          <varref loc="br,152,27,152,28" name="__VdfgRegularize_h11831ea8_1_1" dtype_id="3"/>
          <varref loc="br,152,51,152,52" name="__VdfgRegularize_h11831ea8_1_2" dtype_id="3"/>
        </and>
        <varref loc="br,154,40,154,41" name="__VdfgRegularize_h11831ea8_1_6" dtype_id="3"/>
      </contassign>
      <contassign loc="br,152,27,152,28" dtype_id="3">
        <not loc="br,152,27,152,28" dtype_id="3">
          <sel loc="br,152,36,152,37" dtype_id="3">
            <varref loc="br,112,17,112,25" name="Mode_reg" dtype_id="9"/>
            <const loc="br,152,36,152,37" name="32&apos;h2" dtype_id="11"/>
            <const loc="br,152,36,152,37" name="32&apos;h1" dtype_id="11"/>
          </sel>
        </not>
        <varref loc="br,152,27,152,28" name="__VdfgRegularize_h11831ea8_1_1" dtype_id="3"/>
      </contassign>
      <contassign loc="br,152,51,152,52" dtype_id="3">
        <sel loc="br,152,51,152,52" dtype_id="3">
          <varref loc="br,112,17,112,25" name="Mode_reg" dtype_id="9"/>
          <const loc="br,152,51,152,52" name="32&apos;h1" dtype_id="11"/>
          <const loc="br,152,51,152,52" name="32&apos;h1" dtype_id="11"/>
        </sel>
        <varref loc="br,152,51,152,52" name="__VdfgRegularize_h11831ea8_1_2" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="bs,31,8,31,16" name="bfm_uart" origName="bfm_uart">
      <var loc="bs,32,18,32,25" name="uart_rx" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="uart_rx"/>
      <var loc="bs,33,18,33,25" name="uart_tx" dtype_id="3" dir="output" pinIndex="2" vartype="logic" origName="uart_tx"/>
      <var loc="bs,36,19,36,28" name="BITIME_NS" dtype_id="1" vartype="int" origName="BITIME_NS" localparam="true">
        <const loc="bs,36,31,36,36" name="32&apos;sh21e8" dtype_id="2"/>
      </var>
      <task loc="bs,41,9,41,18" name="send_char">
        <var loc="bs,41,31,41,35" name="char" dtype_id="49" dir="input" vartype="byte" origName="char"/>
        <assign loc="bs,43,15,43,16" dtype_id="3">
          <const loc="bs,43,17,43,21" name="1&apos;h0" dtype_id="3"/>
          <varref loc="bs,43,7,43,14" name="uart_tx" dtype_id="3"/>
        </assign>
        <delay loc="bs,44,7,44,8">
          <const loc="bs,44,19,44,20" name="8680.0" dtype_id="7"/>
        </delay>
        <begin loc="bs,47,7,47,10" name="unnamedblk1">
          <var loc="bs,47,16,47,17" name="i" dtype_id="1" vartype="int" origName="i"/>
          <assign loc="bs,47,17,47,18" dtype_id="1">
            <const loc="bs,47,18,47,19" name="32&apos;sh0" dtype_id="2"/>
            <varref loc="bs,47,16,47,17" name="i" dtype_id="1"/>
          </assign>
          <while loc="bs,47,7,47,10">
            <begin>
            </begin>
            <begin>
              <gts loc="bs,47,22,47,23" dtype_id="3">
                <const loc="bs,47,23,47,24" name="32&apos;sh8" dtype_id="2"/>
                <varref loc="bs,47,21,47,22" name="i" dtype_id="1"/>
              </gts>
            </begin>
            <begin>
              <begin loc="bs,47,31,47,36">
                <assign loc="bs,48,18,48,19" dtype_id="3">
                  <sel loc="bs,48,24,48,25" dtype_id="3">
                    <varref loc="bs,48,20,48,24" name="char" dtype_id="49"/>
                    <sel loc="bs,48,25,48,26" dtype_id="22">
                      <varref loc="bs,48,25,48,26" name="i" dtype_id="1"/>
                      <const loc="bs,48,25,48,26" name="32&apos;h0" dtype_id="11"/>
                      <const loc="bs,48,25,48,26" name="32&apos;h3" dtype_id="11"/>
                    </sel>
                    <const loc="bs,48,24,48,25" name="32&apos;h1" dtype_id="11"/>
                  </sel>
                  <varref loc="bs,48,10,48,17" name="uart_tx" dtype_id="3"/>
                </assign>
                <delay loc="bs,49,10,49,11">
                  <const loc="bs,49,22,49,23" name="8680.0" dtype_id="7"/>
                </delay>
              </begin>
            </begin>
            <begin>
              <assign loc="bs,47,27,47,29" dtype_id="1">
                <add loc="bs,47,27,47,29" dtype_id="11">
                  <const loc="bs,47,27,47,29" name="32&apos;h1" dtype_id="11"/>
                  <varref loc="bs,47,26,47,27" name="i" dtype_id="1"/>
                </add>
                <varref loc="bs,47,26,47,27" name="i" dtype_id="1"/>
              </assign>
            </begin>
          </while>
        </begin>
        <assign loc="bs,53,15,53,16" dtype_id="3">
          <const loc="bs,53,17,53,21" name="1&apos;h1" dtype_id="3"/>
          <varref loc="bs,53,7,53,14" name="uart_tx" dtype_id="3"/>
        </assign>
        <delay loc="bs,54,7,54,8">
          <const loc="bs,54,19,54,20" name="8680.0" dtype_id="7"/>
        </delay>
      </task>
      <task loc="bs,58,9,58,20" name="send_string">
        <var loc="bs,58,35,58,39" name="text" dtype_id="43" dir="input" vartype="string" origName="text"/>
        <begin loc="bs,63,7,63,10" name="unnamedblk2">
          <var loc="bs,63,16,63,17" name="i" dtype_id="1" vartype="int" origName="i"/>
          <assign loc="bs,63,17,63,18" dtype_id="1">
            <const loc="bs,63,18,63,19" name="32&apos;sh0" dtype_id="2"/>
            <varref loc="bs,63,16,63,17" name="i" dtype_id="1"/>
          </assign>
          <while loc="bs,63,7,63,10">
            <begin>
            </begin>
            <begin>
              <lts loc="bs,63,22,63,23" dtype_id="3">
                <varref loc="bs,63,21,63,22" name="i" dtype_id="1"/>
                <lenn loc="bs,63,28,63,31" dtype_id="41">
                  <varref loc="bs,63,23,63,27" name="text" dtype_id="43"/>
                </lenn>
              </lts>
            </begin>
            <begin>
              <begin loc="bs,63,38,63,43">
                <stmtexpr loc="bs,64,10,64,19">
                  <taskref loc="bs,64,10,64,19" name="send_char" dtype_id="48">
                    <arg loc="bs,64,22,64,26">
                      <getcn loc="bs,64,31,64,32" name="getc" dtype_id="50">
                        <varref loc="bs,64,27,64,31" name="text" dtype_id="43"/>
                        <varref loc="bs,64,32,64,33" name="i" dtype_id="1"/>
                      </getcn>
                    </arg>
                  </taskref>
                </stmtexpr>
              </begin>
            </begin>
            <begin>
              <assign loc="bs,63,34,63,36" dtype_id="1">
                <add loc="bs,63,34,63,36" dtype_id="11">
                  <const loc="bs,63,34,63,36" name="32&apos;h1" dtype_id="11"/>
                  <varref loc="bs,63,33,63,34" name="i" dtype_id="1"/>
                </add>
                <varref loc="bs,63,33,63,34" name="i" dtype_id="1"/>
              </assign>
            </begin>
          </while>
        </begin>
        <stmtexpr loc="bs,68,7,68,16">
          <taskref loc="bs,68,7,68,16" name="send_char" dtype_id="48">
            <arg loc="bs,68,19,68,23">
              <const loc="bs,68,24,68,28" name="8&apos;h0" dtype_id="27"/>
            </arg>
          </taskref>
        </stmtexpr>
      </task>
      <var loc="bs,79,8,79,21" name="recv_byte_cnt" dtype_id="1" vartype="int" origName="recv_byte_cnt"/>
      <initial loc="bs,81,4,81,11">
        <begin loc="bs,81,19,81,24" name="_init">
          <assign loc="bs,82,21,82,22" dtype_id="1">
            <const loc="bs,82,23,82,24" name="32&apos;sh0" dtype_id="2"/>
            <varref loc="bs,82,7,82,20" name="recv_byte_cnt" dtype_id="1"/>
          </assign>
          <assign loc="bs,84,15,84,16" dtype_id="3">
            <const loc="bs,84,17,84,21" name="1&apos;h1" dtype_id="3"/>
            <varref loc="bs,84,7,84,14" name="uart_tx" dtype_id="3"/>
          </assign>
          <delay loc="bs,85,7,85,8">
            <const loc="bs,85,19,85,20" name="8680.0" dtype_id="7"/>
          </delay>
          <stmtexpr loc="bs,91,8,91,19">
            <taskref loc="bs,91,8,91,19" name="send_string" dtype_id="48">
              <arg loc="bs,91,21,91,35">
                <const loc="bs,91,21,91,35" name="&quot;$3,50,50&#13;&#10;&quot;" dtype_id="43"/>
              </arg>
            </taskref>
          </stmtexpr>
          <stmtexpr loc="bs,92,8,92,19">
            <taskref loc="bs,92,8,92,19" name="send_string" dtype_id="48">
              <arg loc="bs,92,21,92,35">
                <const loc="bs,92,21,92,35" name="&quot;$4,50,50&#13;&#10;&quot;" dtype_id="43"/>
              </arg>
            </taskref>
          </stmtexpr>
          <stmtexpr loc="bs,94,8,94,19">
            <taskref loc="bs,94,8,94,19" name="send_string" dtype_id="48">
              <arg loc="bs,94,21,94,33">
                <const loc="bs,94,21,94,33" name="&quot;$1,5,1&#13;&#10;&quot;" dtype_id="43"/>
              </arg>
            </taskref>
          </stmtexpr>
          <stmtexpr loc="bs,95,8,95,19">
            <taskref loc="bs,95,8,95,19" name="send_string" dtype_id="48">
              <arg loc="bs,95,21,95,34">
                <const loc="bs,95,21,95,34" name="&quot;$2,21,1&#13;&#10;&quot;" dtype_id="43"/>
              </arg>
            </taskref>
          </stmtexpr>
          <stmtexpr loc="bs,97,8,97,19">
            <taskref loc="bs,97,8,97,19" name="send_string" dtype_id="48">
              <arg loc="bs,97,21,97,36">
                <const loc="bs,97,21,97,36" name="&quot;$3,100,10&#13;&#10;&quot;" dtype_id="43"/>
              </arg>
            </taskref>
          </stmtexpr>
          <stmtexpr loc="bs,98,8,98,19">
            <taskref loc="bs,98,8,98,19" name="send_string" dtype_id="48">
              <arg loc="bs,98,21,98,35">
                <const loc="bs,98,21,98,35" name="&quot;$4,20,10&#13;&#10;&quot;" dtype_id="43"/>
              </arg>
            </taskref>
          </stmtexpr>
          <stmtexpr loc="bs,100,8,100,19">
            <taskref loc="bs,100,8,100,19" name="send_string" dtype_id="48">
              <arg loc="bs,100,21,100,34">
                <const loc="bs,100,21,100,34" name="&quot;$1,0,10&#13;&#10;&quot;" dtype_id="43"/>
              </arg>
            </taskref>
          </stmtexpr>
          <stmtexpr loc="bs,101,8,101,19">
            <taskref loc="bs,101,8,101,19" name="send_string" dtype_id="48">
              <arg loc="bs,101,21,101,34">
                <const loc="bs,101,21,101,34" name="&quot;$2,1,10&#13;&#10;&quot;" dtype_id="43"/>
              </arg>
            </taskref>
          </stmtexpr>
        </begin>
      </initial>
      <var loc="bs,108,9,108,18" name="recv_data" dtype_id="49" vartype="byte" origName="recv_data"/>
      <initial loc="bs,110,4,110,11">
        <while loc="bs,110,12,110,19">
          <begin>
          </begin>
          <begin>
            <const loc="bs,110,12,110,19" name="1&apos;h1" dtype_id="3"/>
          </begin>
          <begin>
            <begin loc="bs,110,27,110,35" name="receiver">
              <eventcontrol loc="bs,113,7,113,8">
                <sentree loc="bs,113,7,113,8">
                  <senitem loc="bs,113,9,113,16" edgeType="NEG">
                    <varref loc="bs,113,17,113,24" name="uart_rx" dtype_id="3"/>
                  </senitem>
                </sentree>
              </eventcontrol>
              <delay loc="bs,116,7,116,8">
                <const loc="bs,116,23,116,24" name="4340.0" dtype_id="7"/>
              </delay>
              <if loc="bs,117,7,117,9">
                <neqcase loc="bs,117,19,117,22" dtype_id="3">
                  <const loc="bs,117,23,117,27" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bs,117,11,117,18" name="uart_rx" dtype_id="3"/>
                </neqcase>
                <begin>
                  <begin loc="bs,117,29,117,34">
                    <display loc="bs,118,10,118,18" displaytype="$display">
                      <sformatf loc="bs,118,10,118,18" name="%t %m RX_ERROR: START bit not 0" dtype_id="43">
                        <time loc="bs,118,54,118,59" dtype_id="44"/>
                        <scopename loc="bs,118,10,118,18" dtype_id="44"/>
                      </sformatf>
                    </display>
                  </begin>
                </begin>
              </if>
              <begin loc="bs,122,7,122,10" name="unnamedblk3">
                <var loc="bs,122,16,122,17" name="i" dtype_id="1" vartype="int" origName="i"/>
                <assign loc="bs,122,17,122,18" dtype_id="1">
                  <const loc="bs,122,18,122,19" name="32&apos;sh0" dtype_id="2"/>
                  <varref loc="bs,122,16,122,17" name="i" dtype_id="1"/>
                </assign>
                <while loc="bs,122,7,122,10">
                  <begin>
                  </begin>
                  <begin>
                    <gts loc="bs,122,22,122,23" dtype_id="3">
                      <const loc="bs,122,23,122,24" name="32&apos;sh8" dtype_id="2"/>
                      <varref loc="bs,122,21,122,22" name="i" dtype_id="1"/>
                    </gts>
                  </begin>
                  <begin>
                    <begin loc="bs,122,31,122,36">
                      <delay loc="bs,123,10,123,11">
                        <const loc="bs,123,22,123,23" name="8680.0" dtype_id="7"/>
                      </delay>
                      <assign loc="bs,124,23,124,24" dtype_id="3">
                        <varref loc="bs,124,25,124,32" name="uart_rx" dtype_id="3"/>
                        <sel loc="bs,124,19,124,20" dtype_id="3">
                          <varref loc="bs,124,10,124,19" name="recv_data" dtype_id="49"/>
                          <sel loc="bs,124,20,124,21" dtype_id="22">
                            <varref loc="bs,124,20,124,21" name="i" dtype_id="1"/>
                            <const loc="bs,124,20,124,21" name="32&apos;h0" dtype_id="11"/>
                            <const loc="bs,124,20,124,21" name="32&apos;h3" dtype_id="11"/>
                          </sel>
                          <const loc="bs,124,19,124,20" name="32&apos;h1" dtype_id="11"/>
                        </sel>
                      </assign>
                    </begin>
                  </begin>
                  <begin>
                    <assign loc="bs,122,27,122,29" dtype_id="1">
                      <add loc="bs,122,27,122,29" dtype_id="11">
                        <const loc="bs,122,27,122,29" name="32&apos;h1" dtype_id="11"/>
                        <varref loc="bs,122,26,122,27" name="i" dtype_id="1"/>
                      </add>
                      <varref loc="bs,122,26,122,27" name="i" dtype_id="1"/>
                    </assign>
                  </begin>
                </while>
              </begin>
              <delay loc="bs,128,7,128,8">
                <const loc="bs,128,19,128,20" name="8680.0" dtype_id="7"/>
              </delay>
              <if loc="bs,129,7,129,9">
                <neqcase loc="bs,129,19,129,22" dtype_id="3">
                  <const loc="bs,129,23,129,27" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="bs,129,11,129,18" name="uart_rx" dtype_id="3"/>
                </neqcase>
                <begin>
                  <begin loc="bs,129,29,129,34">
                    <display loc="bs,130,10,130,18" displaytype="$display">
                      <sformatf loc="bs,130,10,130,18" name="%t %m RX_ERROR: STOP bit not 1" dtype_id="43">
                        <time loc="bs,130,53,130,58" dtype_id="44"/>
                        <scopename loc="bs,130,10,130,18" dtype_id="44"/>
                      </sformatf>
                    </display>
                  </begin>
                </begin>
              </if>
            </begin>
          </begin>
        </while>
      </initial>
    </module>
    <module loc="bt,26,8,26,15" name="bfm_dac" origName="bfm_dac">
      <var loc="bt,27,19,27,33" name="BASE_TOLERANCE" dtype_id="7" vartype="real" origName="BASE_TOLERANCE" param="true">
        <const loc="bt,27,36,27,40" name="0.050000000000000003" dtype_id="7"/>
      </var>
      <var loc="bt,28,19,28,32" name="SIN_TOLERANCE" dtype_id="7" vartype="real" origName="SIN_TOLERANCE" param="true">
        <const loc="bt,28,36,28,39" name="0.29999999999999999" dtype_id="7"/>
      </var>
      <var loc="bt,29,19,29,33" name="HANN_TOLERANCE" dtype_id="7" vartype="real" origName="HANN_TOLERANCE" param="true">
        <const loc="bt,29,36,29,40" name="0.34999999999999998" dtype_id="7"/>
      </var>
      <var loc="bt,30,19,30,31" name="SCALE_FACTOR" dtype_id="1" vartype="int" origName="SCALE_FACTOR" param="true">
        <const loc="bt,30,36,30,40" name="32&apos;sh400" dtype_id="2"/>
      </var>
      <var loc="bt,32,19,32,27" name="SIN_AMPL" dtype_id="1" vartype="int" origName="SIN_AMPL" param="true">
        <const loc="bt,32,36,32,39" name="32&apos;sh200" dtype_id="2"/>
      </var>
      <var loc="bt,33,19,33,31" name="SIN_LUT_SIZE" dtype_id="1" vartype="int" origName="SIN_LUT_SIZE" param="true">
        <const loc="bt,33,36,33,40" name="32&apos;sh400" dtype_id="2"/>
      </var>
      <var loc="bt,34,19,34,28" name="HANN_AMPL" dtype_id="1" vartype="int" origName="HANN_AMPL" param="true">
        <const loc="bt,34,36,34,40" name="32&apos;sh400" dtype_id="2"/>
      </var>
      <var loc="bt,35,19,35,32" name="HANN_LUT_SIZE" dtype_id="1" vartype="int" origName="HANN_LUT_SIZE" param="true">
        <const loc="bt,35,36,35,38" name="32&apos;sh40" dtype_id="2"/>
      </var>
      <var loc="bt,37,22,37,33" name="dac_clk_out" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="dac_clk_out"/>
      <var loc="bt,38,22,38,30" name="dac_data" dtype_id="12" dir="input" pinIndex="2" vartype="logic" origName="dac_data"/>
      <var loc="bt,41,20,41,22" name="PI" dtype_id="7" vartype="real" origName="PI" localparam="true">
        <const loc="bt,41,26,41,27" name="3.1415926535897931" dtype_id="7"/>
      </var>
      <var loc="bt,46,10,46,19" name="busy_dac1" dtype_id="3" vartype="logic" origName="busy_dac1"/>
      <initialstatic loc="bt,46,51,46,52">
        <assign loc="bt,46,51,46,52" dtype_id="3">
          <varxref loc="bt,46,52,46,56" name="busy" dtype_id="3" dotted="tb.dut.u_dac.u_ping_gen__BRA__1__KET__"/>
          <varref loc="bt,46,51,46,52" name="busy_dac1" dtype_id="3"/>
        </assign>
      </initialstatic>
      <var loc="bt,47,10,47,19" name="busy_dac2" dtype_id="3" vartype="logic" origName="busy_dac2"/>
      <initialstatic loc="bt,47,51,47,52">
        <assign loc="bt,47,51,47,52" dtype_id="3">
          <varxref loc="bt,47,52,47,56" name="busy" dtype_id="3" dotted="tb.dut.u_dac.u_ping_gen__BRA__2__KET__"/>
          <varref loc="bt,47,51,47,52" name="busy_dac2" dtype_id="3"/>
        </assign>
      </initialstatic>
      <var loc="bt,49,9,49,22" name="sin_tune_dac1" dtype_id="7" vartype="real" origName="sin_tune_dac1"/>
      <initialstatic loc="bt,49,51,49,52">
        <assign loc="bt,49,51,49,52" dtype_id="7">
          <itord loc="bt,49,60,49,61" dtype_id="7">
            <varxref loc="bt,49,52,49,60" name="sin_tune" dtype_id="51" dotted="tb.dut.u_dac.u_ping_gen__BRA__1__KET__"/>
          </itord>
          <varref loc="bt,49,51,49,52" name="sin_tune_dac1" dtype_id="7"/>
        </assign>
      </initialstatic>
      <var loc="bt,50,9,50,22" name="sin_tune_dac2" dtype_id="7" vartype="real" origName="sin_tune_dac2"/>
      <initialstatic loc="bt,50,51,50,52">
        <assign loc="bt,50,51,50,52" dtype_id="7">
          <itord loc="bt,50,60,50,61" dtype_id="7">
            <varxref loc="bt,50,52,50,60" name="sin_tune" dtype_id="51" dotted="tb.dut.u_dac.u_ping_gen__BRA__2__KET__"/>
          </itord>
          <varref loc="bt,50,51,50,52" name="sin_tune_dac2" dtype_id="7"/>
        </assign>
      </initialstatic>
      <var loc="bt,52,9,52,28" name="sin_angle_step_dac1" dtype_id="7" vartype="real" origName="sin_angle_step_dac1"/>
      <initialstatic loc="bt,52,71,52,72">
        <assign loc="bt,52,71,52,72" dtype_id="7">
          <divd loc="bt,52,71,52,72" dtype_id="7">
            <divd loc="bt,52,56,52,57" dtype_id="7">
              <muld loc="bt,52,39,52,40" dtype_id="7">
                <const loc="bt,52,34,52,35" name="6.2831853071795862" dtype_id="7"/>
                <varref loc="bt,52,41,52,54" name="sin_tune_dac1" dtype_id="7"/>
              </muld>
              <const loc="bt,52,58,52,70" name="1024.0" dtype_id="7"/>
            </divd>
            <const loc="bt,52,73,52,85" name="1024.0" dtype_id="7"/>
          </divd>
          <varref loc="bt,52,71,52,72" name="sin_angle_step_dac1" dtype_id="7"/>
        </assign>
      </initialstatic>
      <var loc="bt,53,9,53,28" name="sin_angle_step_dac2" dtype_id="7" vartype="real" origName="sin_angle_step_dac2"/>
      <initialstatic loc="bt,53,71,53,72">
        <assign loc="bt,53,71,53,72" dtype_id="7">
          <divd loc="bt,53,71,53,72" dtype_id="7">
            <divd loc="bt,53,56,53,57" dtype_id="7">
              <muld loc="bt,53,39,53,40" dtype_id="7">
                <const loc="bt,53,34,53,35" name="6.2831853071795862" dtype_id="7"/>
                <varref loc="bt,53,41,53,54" name="sin_tune_dac2" dtype_id="7"/>
              </muld>
              <const loc="bt,53,58,53,70" name="1024.0" dtype_id="7"/>
            </divd>
            <const loc="bt,53,73,53,85" name="1024.0" dtype_id="7"/>
          </divd>
          <varref loc="bt,53,71,53,72" name="sin_angle_step_dac2" dtype_id="7"/>
        </assign>
      </initialstatic>
      <var loc="bt,55,9,55,29" name="sin_accumulator_dac1" dtype_id="7" vartype="real" origName="sin_accumulator_dac1"/>
      <var loc="bt,55,31,55,45" name="sin_value_dac1" dtype_id="7" vartype="real" origName="sin_value_dac1"/>
      <var loc="bt,56,9,56,29" name="sin_accumulator_dac2" dtype_id="7" vartype="real" origName="sin_accumulator_dac2"/>
      <var loc="bt,56,31,56,45" name="sin_value_dac2" dtype_id="7" vartype="real" origName="sin_value_dac2"/>
      <var loc="bt,58,16,58,29" name="sin_data_dac1" dtype_id="12" vartype="logic" origName="sin_data_dac1"/>
      <initialstatic loc="bt,58,58,58,59">
        <assign loc="bt,58,58,58,59" dtype_id="12">
          <varxref loc="bt,58,59,58,67" name="sin_data" dtype_id="12" dotted="tb.dut.u_dac.u_ping_gen__BRA__1__KET__"/>
          <varref loc="bt,58,58,58,59" name="sin_data_dac1" dtype_id="12"/>
        </assign>
      </initialstatic>
      <var loc="bt,59,16,59,29" name="sin_data_dac2" dtype_id="12" vartype="logic" origName="sin_data_dac2"/>
      <initialstatic loc="bt,59,58,59,59">
        <assign loc="bt,59,58,59,59" dtype_id="12">
          <varxref loc="bt,59,59,59,67" name="sin_data" dtype_id="12" dotted="tb.dut.u_dac.u_ping_gen__BRA__2__KET__"/>
          <varref loc="bt,59,58,59,59" name="sin_data_dac2" dtype_id="12"/>
        </assign>
      </initialstatic>
      <var loc="bt,64,9,64,23" name="hann_step_dac1" dtype_id="7" vartype="real" origName="hann_step_dac1"/>
      <initialstatic loc="bt,64,52,64,53">
        <assign loc="bt,64,52,64,53" dtype_id="7">
          <itord loc="bt,64,62,64,63" dtype_id="7">
            <varxref loc="bt,64,53,64,62" name="hann_step" dtype_id="12" dotted="tb.dut.u_dac.u_ping_gen__BRA__1__KET__"/>
          </itord>
          <varref loc="bt,64,52,64,53" name="hann_step_dac1" dtype_id="7"/>
        </assign>
      </initialstatic>
      <var loc="bt,65,9,65,23" name="hann_step_dac2" dtype_id="7" vartype="real" origName="hann_step_dac2"/>
      <initialstatic loc="bt,65,52,65,53">
        <assign loc="bt,65,52,65,53" dtype_id="7">
          <itord loc="bt,65,62,65,63" dtype_id="7">
            <varxref loc="bt,65,53,65,62" name="hann_step" dtype_id="12" dotted="tb.dut.u_dac.u_ping_gen__BRA__2__KET__"/>
          </itord>
          <varref loc="bt,65,52,65,53" name="hann_step_dac2" dtype_id="7"/>
        </assign>
      </initialstatic>
      <var loc="bt,67,20,67,35" name="HANN_VALUE_STEP" dtype_id="7" vartype="real" origName="HANN_VALUE_STEP" localparam="true">
        <const loc="bt,67,41,67,42" name="0.049087385212340517" dtype_id="7"/>
      </var>
      <var loc="bt,69,9,69,30" name="hann_accumulator_dac1" dtype_id="7" vartype="real" origName="hann_accumulator_dac1"/>
      <var loc="bt,69,32,69,49" name="hann_address_dac1" dtype_id="7" vartype="real" origName="hann_address_dac1"/>
      <var loc="bt,69,51,69,66" name="hann_index_dac1" dtype_id="7" vartype="real" origName="hann_index_dac1"/>
      <var loc="bt,69,68,69,83" name="hann_value_dac1" dtype_id="7" vartype="real" origName="hann_value_dac1"/>
      <var loc="bt,70,9,70,30" name="hann_accumulator_dac2" dtype_id="7" vartype="real" origName="hann_accumulator_dac2"/>
      <var loc="bt,70,32,70,49" name="hann_address_dac2" dtype_id="7" vartype="real" origName="hann_address_dac2"/>
      <var loc="bt,70,51,70,66" name="hann_index_dac2" dtype_id="7" vartype="real" origName="hann_index_dac2"/>
      <var loc="bt,70,68,70,83" name="hann_value_dac2" dtype_id="7" vartype="real" origName="hann_value_dac2"/>
      <var loc="bt,72,16,72,30" name="hann_data_dac1" dtype_id="12" vartype="logic" origName="hann_data_dac1"/>
      <initialstatic loc="bt,72,59,72,60">
        <assign loc="bt,72,59,72,60" dtype_id="12">
          <varxref loc="bt,72,60,72,69" name="hann_data" dtype_id="12" dotted="tb.dut.u_dac.u_ping_gen__BRA__1__KET__"/>
          <varref loc="bt,72,59,72,60" name="hann_data_dac1" dtype_id="12"/>
        </assign>
      </initialstatic>
      <var loc="bt,73,16,73,30" name="hann_data_dac2" dtype_id="12" vartype="logic" origName="hann_data_dac2"/>
      <initialstatic loc="bt,73,59,73,60">
        <assign loc="bt,73,59,73,60" dtype_id="12">
          <varxref loc="bt,73,60,73,69" name="hann_data" dtype_id="12" dotted="tb.dut.u_dac.u_ping_gen__BRA__2__KET__"/>
          <varref loc="bt,73,59,73,60" name="hann_data_dac2" dtype_id="12"/>
        </assign>
      </initialstatic>
      <var loc="bt,75,9,75,27" name="expected_dac1_data" dtype_id="7" vartype="real" origName="expected_dac1_data"/>
      <var loc="bt,76,9,76,27" name="expected_dac2_data" dtype_id="7" vartype="real" origName="expected_dac2_data"/>
      <var loc="bt,78,10,78,16" name="clk_54" dtype_id="3" vartype="logic" origName="clk_54"/>
      <initialstatic loc="bt,78,31,78,32">
        <assign loc="bt,78,31,78,32" dtype_id="3">
          <varxref loc="bt,78,32,78,38" name="clk_54" dtype_id="3" dotted="tb.dut.u_dac"/>
          <varref loc="bt,78,31,78,32" name="clk_54" dtype_id="3"/>
        </assign>
      </initialstatic>
      <var loc="bt,79,10,79,16" name="arst_n" dtype_id="3" vartype="logic" origName="arst_n"/>
      <initialstatic loc="bt,79,31,79,32">
        <assign loc="bt,79,31,79,32" dtype_id="3">
          <varxref loc="bt,79,32,79,38" name="arst_n" dtype_id="3" dotted="tb.dut.u_dac"/>
          <varref loc="bt,79,31,79,32" name="arst_n" dtype_id="3"/>
        </assign>
      </initialstatic>
      <always loc="bt,84,4,84,13">
        <sentree loc="bt,84,14,84,15">
          <senitem loc="bt,84,34,84,41" edgeType="NEG">
            <varref loc="bt,84,42,84,48" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="bt,84,16,84,23" edgeType="POS">
            <varref loc="bt,84,24,84,30" name="clk_54" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bt,84,50,84,55">
          <if loc="bt,85,7,85,9">
            <varref loc="bt,85,11,85,17" name="arst_n" dtype_id="3"/>
            <begin>
              <if loc="bt,94,12,94,14">
                <varref loc="bt,94,16,94,25" name="busy_dac1" dtype_id="3"/>
                <begin>
                  <if loc="bt,103,12,103,14">
                    <and loc="bt,103,34,103,36" dtype_id="3">
                      <varref loc="bt,103,16,103,25" name="busy_dac1" dtype_id="3"/>
                      <varref loc="bt,103,37,103,48" name="dac_clk_out" dtype_id="3"/>
                    </and>
                    <begin>
                      <begin loc="bt,103,58,103,63">
                        <assign loc="bt,104,31,104,33" dtype_id="7">
                          <addd loc="bt,104,31,104,33" dtype_id="7">
                            <varref loc="bt,104,10,104,30" name="sin_accumulator_dac1" dtype_id="7"/>
                            <varref loc="bt,104,34,104,53" name="sin_angle_step_dac1" dtype_id="7"/>
                          </addd>
                          <varref loc="bt,104,10,104,30" name="sin_accumulator_dac1" dtype_id="7"/>
                        </assign>
                        <if loc="bt,105,10,105,12">
                          <gted loc="bt,105,35,105,37" dtype_id="3">
                            <varref loc="bt,105,14,105,34" name="sin_accumulator_dac1" dtype_id="7"/>
                            <const loc="bt,105,40,105,41" name="6.2831853071795862" dtype_id="7"/>
                          </gted>
                          <begin>
                            <assign loc="bt,106,34,106,36" dtype_id="7">
                              <subd loc="bt,106,34,106,36" dtype_id="7">
                                <varref loc="bt,106,13,106,33" name="sin_accumulator_dac1" dtype_id="7"/>
                                <const loc="bt,106,39,106,40" name="6.2831853071795862" dtype_id="7"/>
                              </subd>
                              <varref loc="bt,106,13,106,33" name="sin_accumulator_dac1" dtype_id="7"/>
                            </assign>
                          </begin>
                        </if>
                        <assign loc="bt,108,25,108,26" dtype_id="7">
                          <muld loc="bt,108,53,108,54" dtype_id="7">
                            <const loc="bt,108,54,108,62" name="512.0" dtype_id="7"/>
                            <sind loc="bt,108,27,108,31" dtype_id="7">
                              <varref loc="bt,108,32,108,52" name="sin_accumulator_dac1" dtype_id="7"/>
                            </sind>
                          </muld>
                          <varref loc="bt,108,10,108,24" name="sin_value_dac1" dtype_id="7"/>
                        </assign>
                        <assign loc="bt,110,32,110,34" dtype_id="7">
                          <addd loc="bt,110,32,110,34" dtype_id="7">
                            <varref loc="bt,110,10,110,31" name="hann_accumulator_dac1" dtype_id="7"/>
                            <varref loc="bt,110,35,110,49" name="hann_step_dac1" dtype_id="7"/>
                          </addd>
                          <varref loc="bt,110,10,110,31" name="hann_accumulator_dac1" dtype_id="7"/>
                        </assign>
                        <if loc="bt,111,10,111,12">
                          <gted loc="bt,111,36,111,38" dtype_id="3">
                            <varref loc="bt,111,14,111,35" name="hann_accumulator_dac1" dtype_id="7"/>
                            <const loc="bt,111,39,111,51" name="1024.0" dtype_id="7"/>
                          </gted>
                          <begin>
                            <begin loc="bt,111,53,111,58">
                              <assign loc="bt,112,31,112,32" dtype_id="7">
                                <addd loc="bt,112,51,112,52" dtype_id="7">
                                  <const loc="bt,112,53,112,54" name="1.0" dtype_id="7"/>
                                  <varref loc="bt,112,33,112,50" name="hann_address_dac1" dtype_id="7"/>
                                </addd>
                                <varref loc="bt,112,13,112,30" name="hann_address_dac1" dtype_id="7"/>
                              </assign>
                              <if loc="bt,113,13,113,15">
                                <eqd loc="bt,113,35,113,37" dtype_id="3">
                                  <const loc="bt,113,39,113,40" name="128.0" dtype_id="7"/>
                                  <varref loc="bt,113,17,113,34" name="hann_address_dac1" dtype_id="7"/>
                                </eqd>
                                <begin>
                                  <assign loc="bt,114,34,114,35" dtype_id="7">
                                    <const loc="bt,114,36,114,37" name="0.0" dtype_id="7"/>
                                    <varref loc="bt,114,16,114,33" name="hann_address_dac1" dtype_id="7"/>
                                  </assign>
                                </begin>
                              </if>
                              <assign loc="bt,117,32,117,33" dtype_id="7">
                                <cond loc="bt,117,70,117,71" dtype_id="7">
                                  <gted loc="bt,116,35,116,37" dtype_id="3">
                                    <varref loc="bt,116,17,116,34" name="hann_address_dac1" dtype_id="7"/>
                                    <const loc="bt,116,38,116,51" name="64.0" dtype_id="7"/>
                                  </gted>
                                  <subd loc="bt,117,70,117,71" dtype_id="7">
                                    <subd loc="bt,117,50,117,51" dtype_id="7">
                                      <const loc="bt,117,35,117,36" name="128.0" dtype_id="7"/>
                                      <varref loc="bt,117,52,117,69" name="hann_address_dac1" dtype_id="7"/>
                                    </subd>
                                    <const loc="bt,117,72,117,73" name="1.0" dtype_id="7"/>
                                  </subd>
                                  <varref loc="bt,119,34,119,51" name="hann_address_dac1" dtype_id="7"/>
                                </cond>
                                <varref loc="bt,117,16,117,31" name="hann_index_dac1" dtype_id="7"/>
                              </assign>
                              <assign loc="bt,121,35,121,37" dtype_id="7">
                                <subd loc="bt,121,35,121,37" dtype_id="7">
                                  <varref loc="bt,121,13,121,34" name="hann_accumulator_dac1" dtype_id="7"/>
                                  <const loc="bt,121,38,121,50" name="1024.0" dtype_id="7"/>
                                </subd>
                                <varref loc="bt,121,13,121,34" name="hann_accumulator_dac1" dtype_id="7"/>
                              </assign>
                            </begin>
                          </begin>
                        </if>
                        <assign loc="bt,124,26,124,27" dtype_id="7">
                          <addd loc="bt,124,94,124,95" dtype_id="7">
                            <const loc="bt,124,96,124,99" name="0.5" dtype_id="7"/>
                            <muld loc="bt,124,46,124,47" dtype_id="7">
                              <const loc="bt,124,39,124,40" name="512.0" dtype_id="7"/>
                              <subd loc="bt,124,53,124,54" dtype_id="7">
                                <const loc="bt,124,49,124,52" name="1.0" dtype_id="7"/>
                                <cosd loc="bt,124,55,124,59" dtype_id="7">
                                  <muld loc="bt,124,75,124,76" dtype_id="7">
                                    <const loc="bt,124,76,124,91" name="0.049087385212340517" dtype_id="7"/>
                                    <varref loc="bt,124,60,124,75" name="hann_index_dac1" dtype_id="7"/>
                                  </muld>
                                </cosd>
                              </subd>
                            </muld>
                          </addd>
                          <varref loc="bt,124,10,124,25" name="hann_value_dac1" dtype_id="7"/>
                        </assign>
                        <assign loc="bt,127,29,127,30" dtype_id="7">
                          <addd loc="bt,127,87,127,88" dtype_id="7">
                            <const loc="bt,127,89,127,92" name="512.0" dtype_id="7"/>
                            <divd loc="bt,127,65,127,66" dtype_id="7">
                              <muld loc="bt,127,47,127,48" dtype_id="7">
                                <varref loc="bt,127,32,127,46" name="sin_value_dac1" dtype_id="7"/>
                                <varref loc="bt,127,49,127,64" name="hann_value_dac1" dtype_id="7"/>
                              </muld>
                              <const loc="bt,127,81,127,82" name="1023.0" dtype_id="7"/>
                            </divd>
                          </addd>
                          <varref loc="bt,127,10,127,28" name="expected_dac1_data" dtype_id="7"/>
                        </assign>
                      </begin>
                    </begin>
                  </if>
                </begin>
                <begin>
                  <begin loc="bt,94,35,94,40">
                    <assign loc="bt,95,32,95,33" dtype_id="7">
                      <const loc="bt,95,34,95,35" name="0.0" dtype_id="7"/>
                      <varref loc="bt,95,10,95,30" name="sin_accumulator_dac1" dtype_id="7"/>
                    </assign>
                    <assign loc="bt,96,32,96,33" dtype_id="7">
                      <const loc="bt,96,34,96,35" name="0.0" dtype_id="7"/>
                      <varref loc="bt,96,10,96,24" name="sin_value_dac1" dtype_id="7"/>
                    </assign>
                    <assign loc="bt,97,32,97,33" dtype_id="7">
                      <const loc="bt,97,34,97,35" name="0.0" dtype_id="7"/>
                      <varref loc="bt,97,10,97,31" name="hann_accumulator_dac1" dtype_id="7"/>
                    </assign>
                    <assign loc="bt,98,32,98,33" dtype_id="7">
                      <const loc="bt,98,34,98,35" name="0.0" dtype_id="7"/>
                      <varref loc="bt,98,10,98,27" name="hann_address_dac1" dtype_id="7"/>
                    </assign>
                    <assign loc="bt,99,32,99,33" dtype_id="7">
                      <const loc="bt,99,34,99,35" name="0.0" dtype_id="7"/>
                      <varref loc="bt,99,10,99,25" name="hann_index_dac1" dtype_id="7"/>
                    </assign>
                    <assign loc="bt,100,32,100,33" dtype_id="7">
                      <const loc="bt,100,34,100,35" name="0.0" dtype_id="7"/>
                      <varref loc="bt,100,10,100,25" name="hann_value_dac1" dtype_id="7"/>
                    </assign>
                    <assign loc="bt,101,32,101,33" dtype_id="7">
                      <const loc="bt,101,34,101,37" name="512.0" dtype_id="7"/>
                      <varref loc="bt,101,10,101,28" name="expected_dac1_data" dtype_id="7"/>
                    </assign>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="bt,85,27,85,32">
                <assign loc="bt,86,32,86,33" dtype_id="7">
                  <const loc="bt,86,34,86,35" name="0.0" dtype_id="7"/>
                  <varref loc="bt,86,10,86,30" name="sin_accumulator_dac1" dtype_id="7"/>
                </assign>
                <assign loc="bt,87,32,87,33" dtype_id="7">
                  <const loc="bt,87,34,87,35" name="0.0" dtype_id="7"/>
                  <varref loc="bt,87,10,87,24" name="sin_value_dac1" dtype_id="7"/>
                </assign>
                <assign loc="bt,88,32,88,33" dtype_id="7">
                  <const loc="bt,88,34,88,35" name="0.0" dtype_id="7"/>
                  <varref loc="bt,88,10,88,31" name="hann_accumulator_dac1" dtype_id="7"/>
                </assign>
                <assign loc="bt,89,32,89,33" dtype_id="7">
                  <const loc="bt,89,34,89,35" name="0.0" dtype_id="7"/>
                  <varref loc="bt,89,10,89,27" name="hann_address_dac1" dtype_id="7"/>
                </assign>
                <assign loc="bt,90,32,90,33" dtype_id="7">
                  <const loc="bt,90,34,90,35" name="0.0" dtype_id="7"/>
                  <varref loc="bt,90,10,90,25" name="hann_index_dac1" dtype_id="7"/>
                </assign>
                <assign loc="bt,91,32,91,33" dtype_id="7">
                  <const loc="bt,91,34,91,35" name="0.0" dtype_id="7"/>
                  <varref loc="bt,91,10,91,25" name="hann_value_dac1" dtype_id="7"/>
                </assign>
                <assign loc="bt,92,32,92,33" dtype_id="7">
                  <const loc="bt,92,34,92,35" name="0.0" dtype_id="7"/>
                  <varref loc="bt,92,10,92,28" name="expected_dac1_data" dtype_id="7"/>
                </assign>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="bt,131,10,131,20" name="temp_state" dtype_id="3" vartype="logic" origName="temp_state"/>
      <always loc="bt,136,4,136,13">
        <sentree loc="bt,136,14,136,15">
          <senitem loc="bt,136,34,136,41" edgeType="NEG">
            <varref loc="bt,136,42,136,48" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="bt,136,16,136,23" edgeType="POS">
            <varref loc="bt,136,24,136,30" name="clk_54" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bt,136,50,136,55">
          <if loc="bt,137,7,137,9">
            <varref loc="bt,137,11,137,17" name="arst_n" dtype_id="3"/>
            <begin>
              <if loc="bt,146,12,146,14">
                <varref loc="bt,146,16,146,25" name="busy_dac2" dtype_id="3"/>
                <begin>
                  <if loc="bt,157,12,157,14">
                    <and loc="bt,157,34,157,36" dtype_id="3">
                      <varref loc="bt,157,16,157,25" name="busy_dac2" dtype_id="3"/>
                      <not loc="bt,157,48,157,50" dtype_id="3">
                        <varref loc="bt,157,37,157,47" name="temp_state" dtype_id="3"/>
                      </not>
                    </and>
                    <begin>
                      <begin loc="bt,157,57,157,62">
                        <assign loc="bt,158,21,158,22" dtype_id="3">
                          <const loc="bt,158,23,158,27" name="1&apos;h1" dtype_id="3"/>
                          <varref loc="bt,158,10,158,20" name="temp_state" dtype_id="3"/>
                        </assign>
                      </begin>
                    </begin>
                    <begin>
                      <if loc="bt,160,12,160,14">
                        <and loc="bt,160,35,160,37" dtype_id="3">
                          <varref loc="bt,160,16,160,26" name="temp_state" dtype_id="3"/>
                          <not loc="bt,160,50,160,52" dtype_id="3">
                            <varref loc="bt,160,38,160,49" name="dac_clk_out" dtype_id="3"/>
                          </not>
                        </and>
                        <begin>
                          <begin loc="bt,160,59,160,64">
                            <assign loc="bt,161,31,161,33" dtype_id="7">
                              <addd loc="bt,161,31,161,33" dtype_id="7">
                                <varref loc="bt,161,10,161,30" name="sin_accumulator_dac2" dtype_id="7"/>
                                <varref loc="bt,161,34,161,53" name="sin_angle_step_dac2" dtype_id="7"/>
                              </addd>
                              <varref loc="bt,161,10,161,30" name="sin_accumulator_dac2" dtype_id="7"/>
                            </assign>
                            <if loc="bt,162,10,162,12">
                              <gted loc="bt,162,35,162,37" dtype_id="3">
                                <varref loc="bt,162,14,162,34" name="sin_accumulator_dac2" dtype_id="7"/>
                                <const loc="bt,162,40,162,41" name="6.2831853071795862" dtype_id="7"/>
                              </gted>
                              <begin>
                                <assign loc="bt,163,34,163,36" dtype_id="7">
                                  <subd loc="bt,163,34,163,36" dtype_id="7">
                                    <varref loc="bt,163,13,163,33" name="sin_accumulator_dac2" dtype_id="7"/>
                                    <const loc="bt,163,39,163,40" name="6.2831853071795862" dtype_id="7"/>
                                  </subd>
                                  <varref loc="bt,163,13,163,33" name="sin_accumulator_dac2" dtype_id="7"/>
                                </assign>
                              </begin>
                            </if>
                            <assign loc="bt,165,25,165,26" dtype_id="7">
                              <muld loc="bt,165,53,165,54" dtype_id="7">
                                <const loc="bt,165,54,165,62" name="512.0" dtype_id="7"/>
                                <sind loc="bt,165,27,165,31" dtype_id="7">
                                  <varref loc="bt,165,32,165,52" name="sin_accumulator_dac2" dtype_id="7"/>
                                </sind>
                              </muld>
                              <varref loc="bt,165,10,165,24" name="sin_value_dac2" dtype_id="7"/>
                            </assign>
                            <assign loc="bt,167,32,167,34" dtype_id="7">
                              <addd loc="bt,167,32,167,34" dtype_id="7">
                                <varref loc="bt,167,10,167,31" name="hann_accumulator_dac2" dtype_id="7"/>
                                <varref loc="bt,167,35,167,49" name="hann_step_dac2" dtype_id="7"/>
                              </addd>
                              <varref loc="bt,167,10,167,31" name="hann_accumulator_dac2" dtype_id="7"/>
                            </assign>
                            <if loc="bt,168,10,168,12">
                              <gted loc="bt,168,36,168,38" dtype_id="3">
                                <varref loc="bt,168,14,168,35" name="hann_accumulator_dac2" dtype_id="7"/>
                                <const loc="bt,168,39,168,51" name="1024.0" dtype_id="7"/>
                              </gted>
                              <begin>
                                <begin loc="bt,168,53,168,58">
                                  <assign loc="bt,169,31,169,32" dtype_id="7">
                                    <addd loc="bt,169,51,169,52" dtype_id="7">
                                      <const loc="bt,169,53,169,54" name="1.0" dtype_id="7"/>
                                      <varref loc="bt,169,33,169,50" name="hann_address_dac2" dtype_id="7"/>
                                    </addd>
                                    <varref loc="bt,169,13,169,30" name="hann_address_dac2" dtype_id="7"/>
                                  </assign>
                                  <if loc="bt,170,13,170,15">
                                    <eqd loc="bt,170,35,170,37" dtype_id="3">
                                      <const loc="bt,170,38,170,41" name="128.0" dtype_id="7"/>
                                      <varref loc="bt,170,17,170,34" name="hann_address_dac2" dtype_id="7"/>
                                    </eqd>
                                    <begin>
                                      <assign loc="bt,171,34,171,35" dtype_id="7">
                                        <const loc="bt,171,36,171,37" name="0.0" dtype_id="7"/>
                                        <varref loc="bt,171,16,171,33" name="hann_address_dac2" dtype_id="7"/>
                                      </assign>
                                    </begin>
                                  </if>
                                  <assign loc="bt,174,32,174,33" dtype_id="7">
                                    <cond loc="bt,174,70,174,71" dtype_id="7">
                                      <gted loc="bt,173,35,173,37" dtype_id="3">
                                        <varref loc="bt,173,17,173,34" name="hann_address_dac2" dtype_id="7"/>
                                        <const loc="bt,173,38,173,40" name="64.0" dtype_id="7"/>
                                      </gted>
                                      <subd loc="bt,174,70,174,71" dtype_id="7">
                                        <subd loc="bt,174,50,174,51" dtype_id="7">
                                          <const loc="bt,174,35,174,36" name="128.0" dtype_id="7"/>
                                          <varref loc="bt,174,52,174,69" name="hann_address_dac2" dtype_id="7"/>
                                        </subd>
                                        <const loc="bt,174,72,174,73" name="1.0" dtype_id="7"/>
                                      </subd>
                                      <varref loc="bt,176,34,176,51" name="hann_address_dac2" dtype_id="7"/>
                                    </cond>
                                    <varref loc="bt,174,16,174,31" name="hann_index_dac2" dtype_id="7"/>
                                  </assign>
                                  <assign loc="bt,178,35,178,37" dtype_id="7">
                                    <subd loc="bt,178,35,178,37" dtype_id="7">
                                      <varref loc="bt,178,13,178,34" name="hann_accumulator_dac2" dtype_id="7"/>
                                      <const loc="bt,178,38,178,50" name="1024.0" dtype_id="7"/>
                                    </subd>
                                    <varref loc="bt,178,13,178,34" name="hann_accumulator_dac2" dtype_id="7"/>
                                  </assign>
                                </begin>
                              </begin>
                            </if>
                            <assign loc="bt,181,26,181,27" dtype_id="7">
                              <addd loc="bt,181,94,181,95" dtype_id="7">
                                <const loc="bt,181,96,181,99" name="0.5" dtype_id="7"/>
                                <muld loc="bt,181,46,181,47" dtype_id="7">
                                  <const loc="bt,181,39,181,40" name="512.0" dtype_id="7"/>
                                  <subd loc="bt,181,53,181,54" dtype_id="7">
                                    <const loc="bt,181,49,181,52" name="1.0" dtype_id="7"/>
                                    <cosd loc="bt,181,55,181,59" dtype_id="7">
                                      <muld loc="bt,181,75,181,76" dtype_id="7">
                                        <const loc="bt,181,76,181,91" name="0.049087385212340517" dtype_id="7"/>
                                        <varref loc="bt,181,60,181,75" name="hann_index_dac2" dtype_id="7"/>
                                      </muld>
                                    </cosd>
                                  </subd>
                                </muld>
                              </addd>
                              <varref loc="bt,181,10,181,25" name="hann_value_dac2" dtype_id="7"/>
                            </assign>
                            <assign loc="bt,184,29,184,30" dtype_id="7">
                              <addd loc="bt,184,87,184,88" dtype_id="7">
                                <const loc="bt,184,89,184,92" name="512.0" dtype_id="7"/>
                                <divd loc="bt,184,65,184,66" dtype_id="7">
                                  <muld loc="bt,184,47,184,48" dtype_id="7">
                                    <varref loc="bt,184,32,184,46" name="sin_value_dac2" dtype_id="7"/>
                                    <varref loc="bt,184,49,184,64" name="hann_value_dac2" dtype_id="7"/>
                                  </muld>
                                  <const loc="bt,184,81,184,82" name="1023.0" dtype_id="7"/>
                                </divd>
                              </addd>
                              <varref loc="bt,184,10,184,28" name="expected_dac2_data" dtype_id="7"/>
                            </assign>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </if>
                </begin>
                <begin>
                  <begin loc="bt,146,35,146,40">
                    <assign loc="bt,147,32,147,33" dtype_id="7">
                      <const loc="bt,147,34,147,35" name="0.0" dtype_id="7"/>
                      <varref loc="bt,147,10,147,30" name="sin_accumulator_dac2" dtype_id="7"/>
                    </assign>
                    <assign loc="bt,148,32,148,33" dtype_id="7">
                      <const loc="bt,148,34,148,35" name="0.0" dtype_id="7"/>
                      <varref loc="bt,148,10,148,24" name="sin_value_dac2" dtype_id="7"/>
                    </assign>
                    <assign loc="bt,149,32,149,33" dtype_id="7">
                      <const loc="bt,149,34,149,35" name="0.0" dtype_id="7"/>
                      <varref loc="bt,149,10,149,31" name="hann_accumulator_dac2" dtype_id="7"/>
                    </assign>
                    <assign loc="bt,150,32,150,33" dtype_id="7">
                      <const loc="bt,150,34,150,35" name="0.0" dtype_id="7"/>
                      <varref loc="bt,150,10,150,27" name="hann_address_dac2" dtype_id="7"/>
                    </assign>
                    <assign loc="bt,151,32,151,33" dtype_id="7">
                      <const loc="bt,151,34,151,35" name="0.0" dtype_id="7"/>
                      <varref loc="bt,151,10,151,25" name="hann_index_dac2" dtype_id="7"/>
                    </assign>
                    <assign loc="bt,152,32,152,33" dtype_id="7">
                      <const loc="bt,152,34,152,35" name="0.0" dtype_id="7"/>
                      <varref loc="bt,152,10,152,25" name="hann_value_dac2" dtype_id="7"/>
                    </assign>
                    <assign loc="bt,153,32,153,33" dtype_id="7">
                      <const loc="bt,153,34,153,37" name="512.0" dtype_id="7"/>
                      <varref loc="bt,153,10,153,28" name="expected_dac2_data" dtype_id="7"/>
                    </assign>
                    <assign loc="bt,155,32,155,33" dtype_id="3">
                      <const loc="bt,155,34,155,38" name="1&apos;h0" dtype_id="3"/>
                      <varref loc="bt,155,10,155,20" name="temp_state" dtype_id="3"/>
                    </assign>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="bt,137,27,137,32">
                <assign loc="bt,138,32,138,33" dtype_id="7">
                  <const loc="bt,138,34,138,35" name="0.0" dtype_id="7"/>
                  <varref loc="bt,138,10,138,30" name="sin_accumulator_dac2" dtype_id="7"/>
                </assign>
                <assign loc="bt,139,32,139,33" dtype_id="7">
                  <const loc="bt,139,34,139,35" name="0.0" dtype_id="7"/>
                  <varref loc="bt,139,10,139,24" name="sin_value_dac2" dtype_id="7"/>
                </assign>
                <assign loc="bt,140,32,140,33" dtype_id="7">
                  <const loc="bt,140,34,140,35" name="0.0" dtype_id="7"/>
                  <varref loc="bt,140,10,140,31" name="hann_accumulator_dac2" dtype_id="7"/>
                </assign>
                <assign loc="bt,141,32,141,33" dtype_id="7">
                  <const loc="bt,141,34,141,35" name="0.0" dtype_id="7"/>
                  <varref loc="bt,141,10,141,27" name="hann_address_dac2" dtype_id="7"/>
                </assign>
                <assign loc="bt,142,32,142,33" dtype_id="7">
                  <const loc="bt,142,34,142,35" name="0.0" dtype_id="7"/>
                  <varref loc="bt,142,10,142,25" name="hann_index_dac2" dtype_id="7"/>
                </assign>
                <assign loc="bt,143,32,143,33" dtype_id="7">
                  <const loc="bt,143,34,143,35" name="0.0" dtype_id="7"/>
                  <varref loc="bt,143,10,143,25" name="hann_value_dac2" dtype_id="7"/>
                </assign>
                <assign loc="bt,144,32,144,33" dtype_id="7">
                  <const loc="bt,144,34,144,35" name="0.0" dtype_id="7"/>
                  <varref loc="bt,144,10,144,28" name="expected_dac2_data" dtype_id="7"/>
                </assign>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="bt,191,4,191,10">
        <sentree loc="bt,191,11,191,12">
          <senitem loc="bt,191,13,191,24" edgeType="CHANGED">
            <varref loc="bt,191,13,191,24" name="dac_clk_out" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bt,191,26,191,31">
          <if loc="bt,192,7,192,9">
            <varref loc="bt,192,11,192,22" name="dac_clk_out" dtype_id="3"/>
            <begin>
              <begin loc="bt,192,32,192,37">
                <stmtexpr loc="bt,193,10,193,35">
                  <taskref loc="bt,193,10,193,35" name="check_data_with_tolerance" dtype_id="48">
                    <arg loc="bt,193,36,193,37">
                      <const loc="bt,193,36,193,37" name="32&apos;sh1" dtype_id="2"/>
                    </arg>
                    <arg loc="bt,193,39,193,47">
                      <varref loc="bt,193,39,193,47" name="dac_data" dtype_id="12"/>
                    </arg>
                    <arg loc="bt,193,55,193,73">
                      <varref loc="bt,193,55,193,73" name="expected_dac1_data" dtype_id="7"/>
                    </arg>
                    <arg loc="bt,193,75,193,89">
                      <const loc="bt,193,75,193,89" name="0.050000000000000003" dtype_id="7"/>
                    </arg>
                    <arg loc="bt,193,91,193,95">
                      <const loc="bt,193,91,193,95" name="1&apos;h0" dtype_id="3"/>
                    </arg>
                  </taskref>
                </stmtexpr>
                <stmtexpr loc="bt,194,10,194,35">
                  <taskref loc="bt,194,10,194,35" name="check_data_with_tolerance" dtype_id="48">
                    <arg loc="bt,194,36,194,37">
                      <const loc="bt,194,36,194,37" name="32&apos;sh1" dtype_id="2"/>
                    </arg>
                    <arg loc="bt,194,39,194,52">
                      <varref loc="bt,194,39,194,52" name="sin_data_dac2" dtype_id="12"/>
                    </arg>
                    <arg loc="bt,194,55,194,69">
                      <varref loc="bt,194,55,194,69" name="sin_value_dac2" dtype_id="7"/>
                    </arg>
                    <arg loc="bt,194,75,194,88">
                      <const loc="bt,194,75,194,88" name="0.29999999999999999" dtype_id="7"/>
                    </arg>
                    <arg loc="bt,194,91,194,95">
                      <const loc="bt,194,91,194,95" name="1&apos;h1" dtype_id="3"/>
                    </arg>
                  </taskref>
                </stmtexpr>
                <stmtexpr loc="bt,195,10,195,35">
                  <taskref loc="bt,195,10,195,35" name="check_data_with_tolerance" dtype_id="48">
                    <arg loc="bt,195,36,195,37">
                      <const loc="bt,195,36,195,37" name="32&apos;sh1" dtype_id="2"/>
                    </arg>
                    <arg loc="bt,195,39,195,53">
                      <varref loc="bt,195,39,195,53" name="hann_data_dac2" dtype_id="12"/>
                    </arg>
                    <arg loc="bt,195,55,195,70">
                      <varref loc="bt,195,55,195,70" name="hann_value_dac2" dtype_id="7"/>
                    </arg>
                    <arg loc="bt,195,75,195,89">
                      <const loc="bt,195,75,195,89" name="0.34999999999999998" dtype_id="7"/>
                    </arg>
                    <arg loc="bt,195,91,195,95">
                      <const loc="bt,195,91,195,95" name="1&apos;h0" dtype_id="3"/>
                    </arg>
                  </taskref>
                </stmtexpr>
              </begin>
            </begin>
          </if>
          <if loc="bt,198,7,198,9">
            <not loc="bt,198,23,198,25" dtype_id="3">
              <varref loc="bt,198,11,198,22" name="dac_clk_out" dtype_id="3"/>
            </not>
            <begin>
              <begin loc="bt,198,32,198,37">
                <stmtexpr loc="bt,199,10,199,35">
                  <taskref loc="bt,199,10,199,35" name="check_data_with_tolerance" dtype_id="48">
                    <arg loc="bt,199,36,199,37">
                      <const loc="bt,199,36,199,37" name="32&apos;sh2" dtype_id="2"/>
                    </arg>
                    <arg loc="bt,199,39,199,47">
                      <varref loc="bt,199,39,199,47" name="dac_data" dtype_id="12"/>
                    </arg>
                    <arg loc="bt,199,55,199,73">
                      <varref loc="bt,199,55,199,73" name="expected_dac2_data" dtype_id="7"/>
                    </arg>
                    <arg loc="bt,199,75,199,89">
                      <const loc="bt,199,75,199,89" name="0.050000000000000003" dtype_id="7"/>
                    </arg>
                    <arg loc="bt,199,91,199,95">
                      <const loc="bt,199,91,199,95" name="1&apos;h0" dtype_id="3"/>
                    </arg>
                  </taskref>
                </stmtexpr>
                <stmtexpr loc="bt,200,10,200,35">
                  <taskref loc="bt,200,10,200,35" name="check_data_with_tolerance" dtype_id="48">
                    <arg loc="bt,200,36,200,37">
                      <const loc="bt,200,36,200,37" name="32&apos;sh2" dtype_id="2"/>
                    </arg>
                    <arg loc="bt,200,39,200,52">
                      <varref loc="bt,200,39,200,52" name="sin_data_dac1" dtype_id="12"/>
                    </arg>
                    <arg loc="bt,200,55,200,69">
                      <varref loc="bt,200,55,200,69" name="sin_value_dac1" dtype_id="7"/>
                    </arg>
                    <arg loc="bt,200,75,200,88">
                      <const loc="bt,200,75,200,88" name="0.29999999999999999" dtype_id="7"/>
                    </arg>
                    <arg loc="bt,200,91,200,95">
                      <const loc="bt,200,91,200,95" name="1&apos;h1" dtype_id="3"/>
                    </arg>
                  </taskref>
                </stmtexpr>
                <stmtexpr loc="bt,201,10,201,35">
                  <taskref loc="bt,201,10,201,35" name="check_data_with_tolerance" dtype_id="48">
                    <arg loc="bt,201,36,201,37">
                      <const loc="bt,201,36,201,37" name="32&apos;sh2" dtype_id="2"/>
                    </arg>
                    <arg loc="bt,201,39,201,53">
                      <varref loc="bt,201,39,201,53" name="hann_data_dac1" dtype_id="12"/>
                    </arg>
                    <arg loc="bt,201,55,201,70">
                      <varref loc="bt,201,55,201,70" name="hann_value_dac1" dtype_id="7"/>
                    </arg>
                    <arg loc="bt,201,75,201,89">
                      <const loc="bt,201,75,201,89" name="0.34999999999999998" dtype_id="7"/>
                    </arg>
                    <arg loc="bt,201,91,201,95">
                      <const loc="bt,201,91,201,95" name="1&apos;h0" dtype_id="3"/>
                    </arg>
                  </taskref>
                </stmtexpr>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="bt,205,9,205,24" name="data_difference" dtype_id="7" vartype="real" origName="data_difference"/>
      <var loc="bt,206,9,206,26" name="dinamic_tolerance" dtype_id="7" vartype="real" origName="dinamic_tolerance"/>
      <var loc="bt,207,9,207,26" name="expected_data_pos" dtype_id="7" vartype="real" origName="expected_data_pos"/>
      <var loc="bt,208,9,208,22" name="actual_data_t" dtype_id="7" vartype="real" origName="actual_data_t"/>
      <task loc="bt,212,9,212,34" name="check_data_with_tolerance">
        <var loc="bt,213,25,213,30" name="ch_id" dtype_id="1" dir="input" vartype="int" origName="ch_id"/>
        <var loc="bt,214,25,214,36" name="actual_data" dtype_id="12" dir="input" vartype="logic" origName="actual_data"/>
        <var loc="bt,215,25,215,38" name="expected_data" dtype_id="7" dir="input" vartype="real" origName="expected_data"/>
        <var loc="bt,216,25,216,34" name="tolerance" dtype_id="7" dir="input" vartype="real" origName="tolerance"/>
        <var loc="bt,217,25,217,29" name="sine" dtype_id="3" dir="input" vartype="logic" origName="sine"/>
        <assign loc="bt,221,24,221,25" dtype_id="7">
          <cond loc="bt,221,26,221,27" dtype_id="7">
            <eq loc="bt,220,33,220,35" dtype_id="3">
              <const loc="bt,220,36,220,41" name="2&apos;h3" dtype_id="6"/>
              <concat loc="bt,220,15,220,16" dtype_id="6">
                <varref loc="bt,220,11,220,15" name="sine" dtype_id="3"/>
                <sel loc="bt,220,28,220,29" dtype_id="3">
                  <varref loc="bt,220,17,220,28" name="actual_data" dtype_id="12"/>
                  <const loc="bt,220,29,220,30" name="4&apos;h9" dtype_id="45"/>
                  <const loc="bt,220,28,220,29" name="32&apos;h1" dtype_id="11"/>
                </sel>
              </concat>
            </eq>
            <negated loc="bt,221,26,221,27" dtype_id="7">
              <itord loc="bt,221,27,221,31" dtype_id="7">
                <not loc="bt,221,33,221,34" dtype_id="52">
                  <sel loc="bt,221,45,221,46" dtype_id="52">
                    <varref loc="bt,221,34,221,45" name="actual_data" dtype_id="12"/>
                    <const loc="bt,221,48,221,49" name="4&apos;h0" dtype_id="45"/>
                    <const loc="bt,221,46,221,47" name="32&apos;h9" dtype_id="11"/>
                  </sel>
                </not>
              </itord>
            </negated>
            <itord loc="bt,223,26,223,37" dtype_id="7">
              <varref loc="bt,223,26,223,37" name="actual_data" dtype_id="12"/>
            </itord>
          </cond>
          <varref loc="bt,221,10,221,23" name="actual_data_t" dtype_id="7"/>
        </assign>
        <assign loc="bt,225,25,225,26" dtype_id="7">
          <varref loc="bt,225,27,225,40" name="expected_data" dtype_id="7"/>
          <varref loc="bt,225,7,225,24" name="expected_data_pos" dtype_id="7"/>
        </assign>
        <if loc="bt,226,7,226,9">
          <ltd loc="bt,226,29,226,30" dtype_id="3">
            <varref loc="bt,226,11,226,28" name="expected_data_pos" dtype_id="7"/>
            <const loc="bt,226,31,226,32" name="0.0" dtype_id="7"/>
          </ltd>
          <begin>
            <assign loc="bt,227,28,227,29" dtype_id="7">
              <negated loc="bt,227,30,227,31" dtype_id="7">
                <varref loc="bt,227,31,227,48" name="expected_data_pos" dtype_id="7"/>
              </negated>
              <varref loc="bt,227,10,227,27" name="expected_data_pos" dtype_id="7"/>
            </assign>
          </begin>
        </if>
        <assign loc="bt,229,25,229,26" dtype_id="7">
          <addd loc="bt,229,37,229,38" dtype_id="7">
            <varref loc="bt,229,27,229,36" name="tolerance" dtype_id="7"/>
            <divd loc="bt,229,44,229,45" dtype_id="7">
              <const loc="bt,229,40,229,43" name="1.0" dtype_id="7"/>
              <addd loc="bt,229,65,229,66" dtype_id="7">
                <const loc="bt,229,67,229,70" name="1.0" dtype_id="7"/>
                <varref loc="bt,229,47,229,64" name="expected_data_pos" dtype_id="7"/>
              </addd>
            </divd>
          </addd>
          <varref loc="bt,229,7,229,24" name="dinamic_tolerance" dtype_id="7"/>
        </assign>
        <assign loc="bt,230,23,230,24" dtype_id="7">
          <subd loc="bt,230,46,230,47" dtype_id="7">
            <varref loc="bt,230,31,230,44" name="actual_data_t" dtype_id="7"/>
            <varref loc="bt,230,48,230,61" name="expected_data" dtype_id="7"/>
          </subd>
          <varref loc="bt,230,7,230,22" name="data_difference" dtype_id="7"/>
        </assign>
        <if loc="bt,232,7,232,9">
          <ltd loc="bt,232,27,232,28" dtype_id="3">
            <varref loc="bt,232,11,232,26" name="data_difference" dtype_id="7"/>
            <const loc="bt,232,29,232,30" name="0.0" dtype_id="7"/>
          </ltd>
          <begin>
            <assign loc="bt,233,26,233,27" dtype_id="7">
              <negated loc="bt,233,28,233,29" dtype_id="7">
                <varref loc="bt,233,29,233,44" name="data_difference" dtype_id="7"/>
              </negated>
              <varref loc="bt,233,10,233,25" name="data_difference" dtype_id="7"/>
            </assign>
          </begin>
        </if>
        <if loc="bt,235,7,235,9">
          <gtd loc="bt,235,27,235,28" dtype_id="3">
            <varref loc="bt,235,11,235,26" name="data_difference" dtype_id="7"/>
            <muld loc="bt,235,46,235,47" dtype_id="7">
              <varref loc="bt,235,29,235,46" name="expected_data_pos" dtype_id="7"/>
              <varref loc="bt,235,47,235,64" name="dinamic_tolerance" dtype_id="7"/>
            </muld>
          </gtd>
          <begin>
            <begin loc="bt,235,66,235,71"/>
          </begin>
          <begin>
            <begin loc="bt,240,16,240,21"/>
          </begin>
        </if>
      </task>
    </module>
    <module loc="bu,46,8,46,15" name="bfm_adc" origName="bfm_adc">
      <var loc="bu,47,17,47,27" name="adc_pwdn_n" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="adc_pwdn_n"/>
      <var loc="bu,49,17,49,24" name="adc_clk" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="adc_clk"/>
      <var loc="bu,50,17,50,26" name="adc_start" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="adc_start"/>
      <var loc="bu,52,17,52,27" name="adc_dout_p" dtype_id="3" dir="output" pinIndex="4" vartype="logic" origName="adc_dout_p"/>
      <var loc="bu,53,17,53,27" name="adc_dout_n" dtype_id="3" dir="output" pinIndex="5" vartype="logic" origName="adc_dout_n"/>
      <var loc="bu,57,15,57,26" name="tLPLLSTL_US" dtype_id="2" vartype="logic" origName="tLPLLSTL_US" localparam="true">
        <const loc="bu,57,30,57,32" name="32&apos;sh50" dtype_id="2"/>
      </var>
      <var loc="bu,58,15,58,21" name="tLDRPW" dtype_id="2" vartype="logic" origName="tLDRPW" localparam="true">
        <const loc="bu,58,30,58,31" name="32&apos;sh3" dtype_id="2"/>
      </var>
      <var loc="bu,59,15,59,26" name="tLSCLKDR_PS" dtype_id="2" vartype="logic" origName="tLSCLKDR_PS" localparam="true">
        <const loc="bu,59,30,59,35" name="32&apos;sh9c4" dtype_id="2"/>
      </var>
      <var loc="bu,60,15,60,24" name="tLDOPD_PS" dtype_id="2" vartype="logic" origName="tLDOPD_PS" localparam="true">
        <const loc="bu,60,30,60,35" name="32&apos;sh7d0" dtype_id="2"/>
      </var>
      <var loc="bu,61,15,61,27" name="tLCLKSCLK_NS" dtype_id="2" vartype="logic" origName="tLCLKSCLK_NS" localparam="true">
        <const loc="bu,61,30,61,32" name="32&apos;sh10" dtype_id="2"/>
      </var>
      <var loc="bu,63,15,63,25" name="tSTART_CLK" dtype_id="7" vartype="real" origName="tSTART_CLK" localparam="true">
        <const loc="bu,63,30,63,33" name="0.5" dtype_id="7"/>
      </var>
      <var loc="bu,64,15,64,21" name="tSTART" dtype_id="2" vartype="logic" origName="tSTART" localparam="true">
        <const loc="bu,64,30,64,31" name="32&apos;sh2" dtype_id="2"/>
      </var>
      <var loc="bu,66,15,66,35" name="tSCLK_HALF_PERIOD_NS" dtype_id="2" vartype="logic" origName="tSCLK_HALF_PERIOD_NS" localparam="true">
        <const loc="bu,66,38,66,39" name="32&apos;sh9" dtype_id="2"/>
      </var>
      <var loc="bu,71,15,71,27" name="tSETTLE_SCLK" dtype_id="2" vartype="logic" origName="tSETTLE_SCLK" localparam="true">
        <const loc="bu,71,30,71,34" name="32&apos;sh52c" dtype_id="2"/>
      </var>
      <var loc="bu,77,8,77,18" name="powered_up" dtype_id="53" vartype="bit" origName="powered_up"/>
      <initial loc="bu,79,4,79,11">
        <begin loc="bu,79,12,79,17">
          <assign loc="bu,80,18,80,19" dtype_id="53">
            <const loc="bu,80,20,80,24" name="1&apos;h1" dtype_id="3"/>
            <varref loc="bu,80,7,80,17" name="powered_up" dtype_id="53"/>
          </assign>
          <while loc="bu,82,7,82,14">
            <begin>
            </begin>
            <begin>
              <const loc="bu,82,7,82,14" name="1&apos;h1" dtype_id="3"/>
            </begin>
            <begin>
              <eventcontrol loc="bu,82,15,82,16">
                <sentree loc="bu,82,15,82,16">
                  <senitem loc="bu,82,17,82,27" edgeType="CHANGED">
                    <varref loc="bu,82,17,82,27" name="adc_pwdn_n" dtype_id="3"/>
                  </senitem>
                </sentree>
                <begin loc="bu,82,29,82,34">
                  <if loc="bu,84,10,84,12">
                    <varref loc="bu,84,14,84,24" name="adc_pwdn_n" dtype_id="3"/>
                    <begin>
                      <begin loc="bu,88,15,88,20">
                        <delay loc="bu,89,13,89,14">
                          <const loc="bu,89,27,89,28" name="80000000.0" dtype_id="7"/>
                        </delay>
                        <assign loc="bu,90,24,90,25" dtype_id="53">
                          <const loc="bu,90,26,90,30" name="1&apos;h1" dtype_id="3"/>
                          <varref loc="bu,90,13,90,23" name="powered_up" dtype_id="53"/>
                        </assign>
                      </begin>
                    </begin>
                    <begin>
                      <begin loc="bu,84,34,84,39">
                        <assign loc="bu,85,24,85,25" dtype_id="53">
                          <const loc="bu,85,26,85,30" name="1&apos;h0" dtype_id="3"/>
                          <varref loc="bu,85,13,85,23" name="powered_up" dtype_id="53"/>
                        </assign>
                      </begin>
                    </begin>
                  </if>
                </begin>
              </eventcontrol>
            </begin>
          </while>
        </begin>
      </initial>
      <var loc="bu,102,8,102,12" name="sclk" dtype_id="53" vartype="bit" origName="sclk"/>
      <var loc="bu,102,14,102,23" name="sclk_dseg" dtype_id="54" vartype="" origName="sclk_dseg"/>
      <var loc="bu,102,28,102,36" name="sclk_dly" dtype_id="53" vartype="bit" origName="sclk_dly"/>
      <initial loc="bu,104,4,104,11">
        <begin loc="bu,104,12,104,17">
          <assign loc="bu,105,12,105,13" dtype_id="53">
            <const loc="bu,105,14,105,18" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bu,105,7,105,11" name="sclk" dtype_id="53"/>
          </assign>
          <while loc="bu,107,7,107,14">
            <begin>
            </begin>
            <begin>
              <const loc="bu,107,7,107,14" name="1&apos;h1" dtype_id="3"/>
            </begin>
            <begin>
              <eventcontrol loc="bu,107,15,107,16">
                <sentree loc="bu,107,15,107,16">
                  <senitem loc="bu,107,17,107,24" edgeType="POS">
                    <varref loc="bu,107,25,107,32" name="adc_clk" dtype_id="3"/>
                  </senitem>
                </sentree>
                <begin loc="bu,107,34,107,39">
                  <assign loc="bu,111,10,111,16" dtype_id="41">
                    <const loc="bu,111,18,111,19" name="32&apos;sh3" dtype_id="2"/>
                    <varref loc="bu,111,10,111,16" name="__Vrepeat0" dtype_id="41"/>
                  </assign>
                  <while loc="bu,111,10,111,16">
                    <begin>
                    </begin>
                    <begin>
                      <lts loc="bu,111,10,111,16" dtype_id="3">
                        <const loc="bu,111,10,111,16" name="32&apos;h0" dtype_id="2"/>
                        <varref loc="bu,111,10,111,16" name="__Vrepeat0" dtype_id="41"/>
                      </lts>
                    </begin>
                    <begin>
                      <if loc="bu,111,21,111,23">
                        <varref loc="bu,111,25,111,35" name="powered_up" dtype_id="3"/>
                        <begin>
                          <begin loc="bu,111,45,111,50">
                            <assign loc="bu,112,18,112,19" dtype_id="53">
                              <const loc="bu,112,20,112,24" name="1&apos;h1" dtype_id="3"/>
                              <varref loc="bu,112,13,112,17" name="sclk" dtype_id="53"/>
                            </assign>
                            <delay loc="bu,113,13,113,14">
                              <const loc="bu,113,36,113,37" name="9000.0000000000018" dtype_id="7"/>
                            </delay>
                            <assign loc="bu,114,18,114,19" dtype_id="53">
                              <const loc="bu,114,20,114,24" name="1&apos;h0" dtype_id="3"/>
                              <varref loc="bu,114,13,114,17" name="sclk" dtype_id="53"/>
                            </assign>
                            <delay loc="bu,115,13,115,14">
                              <const loc="bu,115,36,115,37" name="9000.0000000000018" dtype_id="7"/>
                            </delay>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                    <begin>
                      <assign loc="bu,111,10,111,16" dtype_id="41">
                        <sub loc="bu,111,10,111,16" dtype_id="11">
                          <varref loc="bu,111,10,111,16" name="__Vrepeat0" dtype_id="41"/>
                          <const loc="bu,111,10,111,16" name="32&apos;h1" dtype_id="11"/>
                        </sub>
                        <varref loc="bu,111,10,111,16" name="__Vrepeat0" dtype_id="41"/>
                      </assign>
                    </begin>
                  </while>
                </begin>
              </eventcontrol>
            </begin>
          </while>
        </begin>
      </initial>
      <always loc="bu,123,4,123,10">
        <sentree loc="bu,123,11,123,12">
          <senitem loc="bu,123,13,123,17" edgeType="CHANGED">
            <varref loc="bu,123,13,123,17" name="sclk" dtype_id="53"/>
          </senitem>
        </sentree>
        <assign loc="bu,123,40,123,41" dtype_id="53">
          <varref loc="bu,123,66,123,70" name="sclk" dtype_id="53"/>
          <arraysel loc="bu,123,36,123,37" dtype_id="53">
            <varref loc="bu,123,27,123,36" name="sclk_dseg" dtype_id="54"/>
            <const loc="bu,123,37,123,38" name="2&apos;h0" dtype_id="13"/>
          </arraysel>
          <delay loc="bu,123,42,123,43">
            <const loc="bu,123,59,123,60" name="4000.0000000000005" dtype_id="7"/>
          </delay>
        </assign>
      </always>
      <always loc="bu,124,4,124,10">
        <sentree loc="bu,124,11,124,12">
          <senitem loc="bu,124,13,124,22" edgeType="CHANGED">
            <arraysel loc="bu,124,22,124,23" dtype_id="53">
              <varref loc="bu,124,13,124,22" name="sclk_dseg" dtype_id="54"/>
              <const loc="bu,124,23,124,24" name="2&apos;h0" dtype_id="13"/>
            </arraysel>
          </senitem>
        </sentree>
        <assign loc="bu,124,40,124,41" dtype_id="53">
          <arraysel loc="bu,124,75,124,76" dtype_id="53">
            <varref loc="bu,124,66,124,75" name="sclk_dseg" dtype_id="54"/>
            <const loc="bu,124,76,124,77" name="2&apos;h0" dtype_id="13"/>
          </arraysel>
          <arraysel loc="bu,124,36,124,37" dtype_id="53">
            <varref loc="bu,124,27,124,36" name="sclk_dseg" dtype_id="54"/>
            <const loc="bu,124,37,124,38" name="2&apos;h1" dtype_id="13"/>
          </arraysel>
          <delay loc="bu,124,42,124,43">
            <const loc="bu,124,59,124,60" name="4000.0000000000005" dtype_id="7"/>
          </delay>
        </assign>
      </always>
      <always loc="bu,125,4,125,10">
        <sentree loc="bu,125,11,125,12">
          <senitem loc="bu,125,13,125,22" edgeType="CHANGED">
            <arraysel loc="bu,125,22,125,23" dtype_id="53">
              <varref loc="bu,125,13,125,22" name="sclk_dseg" dtype_id="54"/>
              <const loc="bu,125,23,125,24" name="2&apos;h1" dtype_id="13"/>
            </arraysel>
          </senitem>
        </sentree>
        <assign loc="bu,125,40,125,41" dtype_id="53">
          <arraysel loc="bu,125,75,125,76" dtype_id="53">
            <varref loc="bu,125,66,125,75" name="sclk_dseg" dtype_id="54"/>
            <const loc="bu,125,76,125,77" name="2&apos;h1" dtype_id="13"/>
          </arraysel>
          <arraysel loc="bu,125,36,125,37" dtype_id="53">
            <varref loc="bu,125,27,125,36" name="sclk_dseg" dtype_id="54"/>
            <const loc="bu,125,37,125,38" name="2&apos;h2" dtype_id="13"/>
          </arraysel>
          <delay loc="bu,125,42,125,43">
            <const loc="bu,125,59,125,60" name="4000.0000000000005" dtype_id="7"/>
          </delay>
        </assign>
      </always>
      <always loc="bu,126,4,126,10">
        <sentree loc="bu,126,11,126,12">
          <senitem loc="bu,126,13,126,22" edgeType="CHANGED">
            <arraysel loc="bu,126,22,126,23" dtype_id="53">
              <varref loc="bu,126,13,126,22" name="sclk_dseg" dtype_id="54"/>
              <const loc="bu,126,23,126,24" name="2&apos;h2" dtype_id="13"/>
            </arraysel>
          </senitem>
        </sentree>
        <assign loc="bu,126,40,126,41" dtype_id="53">
          <arraysel loc="bu,126,75,126,76" dtype_id="53">
            <varref loc="bu,126,66,126,75" name="sclk_dseg" dtype_id="54"/>
            <const loc="bu,126,76,126,77" name="2&apos;h2" dtype_id="13"/>
          </arraysel>
          <arraysel loc="bu,126,36,126,37" dtype_id="53">
            <varref loc="bu,126,27,126,36" name="sclk_dseg" dtype_id="54"/>
            <const loc="bu,126,37,126,38" name="2&apos;h3" dtype_id="13"/>
          </arraysel>
          <delay loc="bu,126,42,126,43">
            <const loc="bu,126,59,126,60" name="4000.0000000000005" dtype_id="7"/>
          </delay>
        </assign>
      </always>
      <var loc="bu,134,16,134,21" name="start" dtype_id="6" vartype="logic" origName="start"/>
      <var loc="bu,136,37,136,47" name="settle_cnt" dtype_id="9" vartype="logic" origName="settle_cnt"/>
      <initialstatic loc="bu,136,50,136,52">
        <assign loc="bu,136,50,136,52" dtype_id="9">
          <const loc="bu,136,50,136,52" name="11&apos;h7ff" dtype_id="9"/>
          <varref loc="bu,136,50,136,52" name="settle_cnt" dtype_id="9"/>
        </assign>
      </initialstatic>
      <var loc="bu,138,16,138,23" name="settled" dtype_id="3" vartype="logic" origName="settled"/>
      <always loc="bu,142,4,142,10">
        <sentree loc="bu,142,11,142,12">
          <senitem loc="bu,142,13,142,20" edgeType="POS">
            <varref loc="bu,142,21,142,28" name="adc_clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bu,142,30,142,35">
          <assigndly loc="bu,143,13,143,15" dtype_id="6">
            <concat loc="bu,143,25,143,26" dtype_id="6">
              <sel loc="bu,143,22,143,23" dtype_id="3">
                <varref loc="bu,143,17,143,22" name="start" dtype_id="6"/>
                <const loc="bu,143,23,143,24" name="1&apos;h0" dtype_id="55"/>
                <const loc="bu,143,22,143,23" name="32&apos;h1" dtype_id="11"/>
              </sel>
              <varref loc="bu,143,27,143,36" name="adc_start" dtype_id="3"/>
            </concat>
            <varref loc="bu,143,7,143,12" name="start" dtype_id="6"/>
          </assigndly>
        </begin>
      </always>
      <always loc="bu,146,4,146,10">
        <sentree loc="bu,146,11,146,12">
          <senitem loc="bu,146,13,146,20" edgeType="POS">
            <varref loc="bu,146,21,146,25" name="sclk" dtype_id="53"/>
          </senitem>
        </sentree>
        <begin loc="bu,146,27,146,32">
          <if loc="bu,147,7,147,9">
            <varref loc="bu,147,11,147,21" name="powered_up" dtype_id="53"/>
            <begin>
              <if loc="bu,150,12,150,14">
                <sel loc="bu,150,21,150,22" dtype_id="3">
                  <varref loc="bu,150,16,150,21" name="start" dtype_id="6"/>
                  <const loc="bu,150,22,150,23" name="1&apos;h1" dtype_id="55"/>
                  <const loc="bu,150,21,150,22" name="32&apos;h1" dtype_id="11"/>
                </sel>
                <begin>
                  <if loc="bu,153,12,153,14">
                    <not loc="bu,153,24,153,26" dtype_id="3">
                      <varref loc="bu,153,16,153,23" name="settled" dtype_id="3"/>
                    </not>
                    <begin>
                      <begin loc="bu,153,33,153,38">
                        <assigndly loc="bu,154,21,154,23" dtype_id="9">
                          <sub loc="bu,154,35,154,36" dtype_id="9">
                            <varref loc="bu,154,24,154,34" name="settle_cnt" dtype_id="9"/>
                            <const loc="bu,154,35,154,36" name="11&apos;h1" dtype_id="9"/>
                          </sub>
                          <varref loc="bu,154,10,154,20" name="settle_cnt" dtype_id="9"/>
                        </assigndly>
                      </begin>
                    </begin>
                  </if>
                </begin>
                <begin>
                  <begin loc="bu,150,34,150,39">
                    <assigndly loc="bu,151,21,151,23" dtype_id="9">
                      <const loc="bu,151,36,151,37" name="11&apos;h52b" dtype_id="9"/>
                      <varref loc="bu,151,10,151,20" name="settle_cnt" dtype_id="9"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="bu,147,31,147,36">
                <assigndly loc="bu,148,21,148,23" dtype_id="9">
                  <const loc="bu,148,24,148,26" name="11&apos;h7ff" dtype_id="9"/>
                  <varref loc="bu,148,10,148,20" name="settle_cnt" dtype_id="9"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="bu,162,17,162,21" name="drdy" dtype_id="53" vartype="bit" origName="drdy"/>
      <var loc="bu,162,23,162,31" name="adc_drdy" dtype_id="53" vartype="bit" origName="adc_drdy"/>
      <var loc="bu,163,17,163,21" name="dout" dtype_id="53" vartype="bit" origName="dout"/>
      <var loc="bu,165,17,165,23" name="sample" dtype_id="56" vartype="bit" origName="sample"/>
      <var loc="bu,166,17,166,27" name="sample_cnt" dtype_id="57" vartype="int" origName="sample_cnt"/>
      <var loc="bu,167,17,167,24" name="bit_cnt" dtype_id="57" vartype="int" origName="bit_cnt"/>
      <initial loc="bu,169,4,169,11">
        <begin loc="bu,169,12,169,17">
          <assign loc="bu,170,18,170,19" dtype_id="53">
            <const loc="bu,170,20,170,24" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bu,170,7,170,11" name="drdy" dtype_id="53"/>
          </assign>
          <assign loc="bu,171,18,171,19" dtype_id="56">
            <rand loc="bu,171,24,171,31" dtype_id="58"/>
            <varref loc="bu,171,7,171,13" name="sample" dtype_id="56"/>
          </assign>
          <assign loc="bu,172,18,172,19" dtype_id="57">
            <const loc="bu,172,20,172,21" name="32&apos;sh0" dtype_id="2"/>
            <varref loc="bu,172,7,172,17" name="sample_cnt" dtype_id="57"/>
          </assign>
          <assign loc="bu,173,18,173,19" dtype_id="57">
            <const loc="bu,173,20,173,21" name="32&apos;sh0" dtype_id="2"/>
            <varref loc="bu,173,7,173,14" name="bit_cnt" dtype_id="57"/>
          </assign>
          <assign loc="bu,175,18,175,19" dtype_id="53">
            <const loc="bu,175,20,175,24" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bu,175,7,175,11" name="dout" dtype_id="53"/>
          </assign>
          <while loc="bu,177,7,177,14">
            <begin>
            </begin>
            <begin>
              <const loc="bu,177,7,177,14" name="1&apos;h1" dtype_id="3"/>
            </begin>
            <begin>
              <eventcontrol loc="bu,177,15,177,16">
                <sentree loc="bu,177,15,177,16">
                  <senitem loc="bu,177,17,177,24" edgeType="POS">
                    <varref loc="bu,177,25,177,33" name="sclk_dly" dtype_id="53"/>
                  </senitem>
                </sentree>
                <begin loc="bu,177,35,177,40">
                  <if loc="bu,178,10,178,12">
                    <sel loc="bu,178,19,178,20" dtype_id="3">
                      <varref loc="bu,178,14,178,19" name="start" dtype_id="6"/>
                      <const loc="bu,178,20,178,21" name="1&apos;h1" dtype_id="55"/>
                      <const loc="bu,178,19,178,20" name="32&apos;h1" dtype_id="11"/>
                    </sel>
                    <begin>
                      <if loc="bu,185,15,185,17">
                        <varref loc="bu,185,19,185,26" name="settled" dtype_id="3"/>
                        <begin>
                          <begin loc="bu,185,36,185,41">
                            <if loc="bu,186,13,186,15">
                              <eq loc="bu,186,25,186,27" dtype_id="3">
                                <const loc="bu,186,28,186,29" name="32&apos;sh0" dtype_id="2"/>
                                <varref loc="bu,186,17,186,24" name="bit_cnt" dtype_id="57"/>
                              </eq>
                              <begin>
                                <begin loc="bu,186,31,186,36">
                                  <assign loc="bu,187,24,187,25" dtype_id="53">
                                    <const loc="bu,187,26,187,30" name="1&apos;h1" dtype_id="3"/>
                                    <varref loc="bu,187,16,187,20" name="drdy" dtype_id="53"/>
                                  </assign>
                                  <assign loc="bu,188,24,188,25" dtype_id="57">
                                    <const loc="bu,188,26,188,28" name="32&apos;sh17" dtype_id="2"/>
                                    <varref loc="bu,188,16,188,23" name="bit_cnt" dtype_id="57"/>
                                  </assign>
                                </begin>
                              </begin>
                              <begin>
                                <begin loc="bu,190,18,190,23">
                                  <assign loc="bu,191,23,191,25" dtype_id="57">
                                    <sub loc="bu,191,23,191,25" dtype_id="57">
                                      <varref loc="bu,191,16,191,23" name="bit_cnt" dtype_id="57"/>
                                      <const loc="bu,191,23,191,25" name="32&apos;h1" dtype_id="11"/>
                                    </sub>
                                    <varref loc="bu,191,16,191,23" name="bit_cnt" dtype_id="57"/>
                                  </assign>
                                </begin>
                              </begin>
                            </if>
                            <if loc="bu,194,13,194,15">
                              <eq loc="bu,194,25,194,27" dtype_id="3">
                                <const loc="bu,194,32,194,33" name="32&apos;h14" dtype_id="11"/>
                                <varref loc="bu,194,17,194,24" name="bit_cnt" dtype_id="57"/>
                              </eq>
                              <begin>
                                <assign loc="bu,194,48,194,49" dtype_id="53">
                                  <const loc="bu,194,50,194,54" name="1&apos;h0" dtype_id="3"/>
                                  <varref loc="bu,194,43,194,47" name="drdy" dtype_id="53"/>
                                </assign>
                              </begin>
                            </if>
                            <assign loc="bu,196,18,196,19" dtype_id="53">
                              <sel loc="bu,196,26,196,27" dtype_id="3">
                                <varref loc="bu,196,20,196,26" name="sample" dtype_id="56"/>
                                <sel loc="bu,196,27,196,34" dtype_id="59">
                                  <varref loc="bu,196,27,196,34" name="bit_cnt" dtype_id="57"/>
                                  <const loc="bu,196,27,196,34" name="32&apos;h0" dtype_id="11"/>
                                  <const loc="bu,196,27,196,34" name="32&apos;h5" dtype_id="11"/>
                                </sel>
                                <const loc="bu,196,26,196,27" name="32&apos;h1" dtype_id="11"/>
                              </sel>
                              <varref loc="bu,196,13,196,17" name="dout" dtype_id="53"/>
                            </assign>
                            <if loc="bu,198,13,198,15">
                              <eq loc="bu,198,25,198,27" dtype_id="3">
                                <const loc="bu,198,28,198,29" name="32&apos;sh0" dtype_id="2"/>
                                <varref loc="bu,198,17,198,24" name="bit_cnt" dtype_id="57"/>
                              </eq>
                              <begin>
                                <begin loc="bu,198,31,198,36">
                                  <assign loc="bu,199,26,199,28" dtype_id="57">
                                    <add loc="bu,199,26,199,28" dtype_id="57">
                                      <const loc="bu,199,26,199,28" name="32&apos;h1" dtype_id="11"/>
                                      <varref loc="bu,199,16,199,26" name="sample_cnt" dtype_id="57"/>
                                    </add>
                                    <varref loc="bu,199,16,199,26" name="sample_cnt" dtype_id="57"/>
                                  </assign>
                                  <assign loc="bu,206,22,206,24" dtype_id="56">
                                    <add loc="bu,206,22,206,24" dtype_id="56">
                                      <const loc="bu,206,22,206,24" name="24&apos;h1" dtype_id="60"/>
                                      <varref loc="bu,206,16,206,22" name="sample" dtype_id="60"/>
                                    </add>
                                    <varref loc="bu,206,16,206,22" name="sample" dtype_id="56"/>
                                  </assign>
                                </begin>
                              </begin>
                            </if>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                    <begin>
                      <begin loc="bu,178,32,178,37">
                        <assign loc="bu,179,24,179,25" dtype_id="53">
                          <const loc="bu,179,26,179,30" name="1&apos;h0" dtype_id="3"/>
                          <varref loc="bu,179,13,179,17" name="drdy" dtype_id="53"/>
                        </assign>
                        <assign loc="bu,180,24,180,25" dtype_id="57">
                          <const loc="bu,180,26,180,27" name="32&apos;sh0" dtype_id="2"/>
                          <varref loc="bu,180,13,180,23" name="sample_cnt" dtype_id="57"/>
                        </assign>
                        <assign loc="bu,181,24,181,25" dtype_id="57">
                          <const loc="bu,181,26,181,27" name="32&apos;sh0" dtype_id="2"/>
                          <varref loc="bu,181,13,181,20" name="bit_cnt" dtype_id="57"/>
                        </assign>
                        <assign loc="bu,183,24,183,25" dtype_id="53">
                          <const loc="bu,183,26,183,30" name="1&apos;h0" dtype_id="3"/>
                          <varref loc="bu,183,13,183,17" name="dout" dtype_id="53"/>
                        </assign>
                      </begin>
                    </begin>
                  </if>
                </begin>
              </eventcontrol>
            </begin>
          </while>
        </begin>
      </initial>
      <always loc="bu,216,4,216,10">
        <sentree loc="bu,216,11,216,12">
          <senitem loc="bu,216,13,216,20" edgeType="POS">
            <varref loc="bu,216,21,216,29" name="sclk_dly" dtype_id="53"/>
          </senitem>
        </sentree>
        <delay loc="bu,216,31,216,32">
          <const loc="bu,216,45,216,46" name="2500.0" dtype_id="7"/>
          <assign loc="bu,216,63,216,64" dtype_id="53">
            <varref loc="bu,216,65,216,69" name="drdy" dtype_id="53"/>
            <varref loc="bu,216,52,216,60" name="adc_drdy" dtype_id="53"/>
          </assign>
        </delay>
      </always>
      <always loc="bu,217,4,217,10">
        <sentree loc="bu,217,11,217,12">
          <senitem loc="bu,217,13,217,20" edgeType="POS">
            <varref loc="bu,217,21,217,29" name="sclk_dly" dtype_id="53"/>
          </senitem>
        </sentree>
        <delay loc="bu,217,31,217,32">
          <const loc="bu,217,45,217,46" name="2000.0" dtype_id="7"/>
          <assign loc="bu,217,63,217,64" dtype_id="3">
            <varref loc="bu,217,65,217,69" name="dout" dtype_id="53"/>
            <varref loc="bu,217,52,217,62" name="adc_dout_p" dtype_id="3"/>
          </assign>
        </delay>
      </always>
      <var loc="bu,111,10,111,16" name="__Vrepeat0" dtype_id="41" vartype="integer" origName="__Vrepeat0"/>
      <contassign loc="bu,219,22,219,23" dtype_id="3">
        <not loc="bu,219,24,219,25" dtype_id="3">
          <varref loc="bu,52,17,52,27" name="adc_dout_p" dtype_id="3"/>
        </not>
        <varref loc="bu,219,22,219,23" name="adc_dout_n" dtype_id="3"/>
      </contassign>
      <contassign loc="bu,128,20,128,21" dtype_id="53">
        <arraysel loc="bu,128,31,128,32" dtype_id="53">
          <varref loc="bu,102,14,102,23" name="sclk_dseg" dtype_id="54"/>
          <const loc="bu,128,32,128,33" name="2&apos;h3" dtype_id="6"/>
        </arraysel>
        <varref loc="bu,128,20,128,21" name="sclk_dly" dtype_id="53"/>
      </contassign>
      <contassign loc="bu,139,24,139,25" dtype_id="3">
        <eq loc="bu,139,38,139,40" dtype_id="3">
          <const loc="bu,139,41,139,43" name="11&apos;h0" dtype_id="9"/>
          <varref loc="bu,136,37,136,47" name="settle_cnt" dtype_id="9"/>
        </eq>
        <varref loc="bu,139,24,139,25" name="settled" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="q,39,8,39,18" name="soc_fabric" origName="soc_fabric">
      <var loc="q,41,16,41,19" name="cpu" dtype_id="61" vartype="ifaceref" origName="cpu"/>
      <var loc="q,42,16,42,19" name="adc" dtype_id="62" vartype="ifaceref" origName="adc"/>
      <var loc="q,45,16,45,20" name="dmem" dtype_id="63" vartype="ifaceref" origName="dmem"/>
      <var loc="q,46,16,46,19" name="csr" dtype_id="64" vartype="ifaceref" origName="csr"/>
      <var loc="q,47,16,47,21" name="sdram" dtype_id="65" vartype="ifaceref" origName="sdram"/>
      <contassign loc="q,53,22,53,23" dtype_id="20">
        <varxref loc="q,53,28,53,32" name="addr" dtype_id="20" dotted="cpu"/>
        <varxref loc="q,53,16,53,20" name="addr" dtype_id="20" dotted="dmem"/>
      </contassign>
      <contassign loc="q,54,22,54,23" dtype_id="10">
        <varxref loc="q,54,28,54,30" name="we" dtype_id="10" dotted="cpu"/>
        <varxref loc="q,54,16,54,18" name="we" dtype_id="10" dotted="dmem"/>
      </contassign>
      <contassign loc="q,55,22,55,23" dtype_id="11">
        <varxref loc="q,55,28,55,32" name="wdat" dtype_id="11" dotted="cpu"/>
        <varxref loc="q,55,16,55,20" name="wdat" dtype_id="11" dotted="dmem"/>
      </contassign>
      <contassign loc="q,57,22,57,23" dtype_id="20">
        <varxref loc="q,57,28,57,32" name="addr" dtype_id="20" dotted="cpu"/>
        <varxref loc="q,57,15,57,19" name="addr" dtype_id="20" dotted="csr"/>
      </contassign>
      <contassign loc="q,58,22,58,23" dtype_id="10">
        <varxref loc="q,58,28,58,30" name="we" dtype_id="10" dotted="cpu"/>
        <varxref loc="q,58,15,58,17" name="we" dtype_id="10" dotted="csr"/>
      </contassign>
      <contassign loc="q,59,22,59,23" dtype_id="11">
        <varxref loc="q,59,28,59,32" name="wdat" dtype_id="11" dotted="cpu"/>
        <varxref loc="q,59,15,59,19" name="wdat" dtype_id="11" dotted="csr"/>
      </contassign>
      <var loc="q,65,10,65,23" name="adc_sdram_ack" dtype_id="3" vartype="logic" origName="adc_sdram_ack"/>
      <var loc="q,66,10,66,24" name="cpu_sdram_busy" dtype_id="3" vartype="logic" origName="cpu_sdram_busy"/>
      <contassign loc="q,68,22,68,23" dtype_id="20">
        <cond loc="q,68,39,68,40" dtype_id="20">
          <varref loc="q,68,24,68,37" name="adc_sdram_ack" dtype_id="3"/>
          <varxref loc="q,68,45,68,49" name="addr" dtype_id="20" dotted="adc"/>
          <varxref loc="q,68,56,68,60" name="addr" dtype_id="20" dotted="cpu"/>
        </cond>
        <varxref loc="q,68,17,68,21" name="addr" dtype_id="20" dotted="sdram"/>
      </contassign>
      <contassign loc="q,69,22,69,23" dtype_id="10">
        <cond loc="q,69,39,69,40" dtype_id="10">
          <varref loc="q,69,24,69,37" name="adc_sdram_ack" dtype_id="3"/>
          <varxref loc="q,69,45,69,47" name="we" dtype_id="10" dotted="adc"/>
          <varxref loc="q,69,56,69,58" name="we" dtype_id="10" dotted="cpu"/>
        </cond>
        <varxref loc="q,69,17,69,19" name="we" dtype_id="10" dotted="sdram"/>
      </contassign>
      <contassign loc="q,70,22,70,23" dtype_id="11">
        <cond loc="q,70,39,70,40" dtype_id="11">
          <varref loc="q,70,24,70,38" name="cpu_sdram_busy" dtype_id="3"/>
          <varxref loc="q,70,45,70,49" name="wdat" dtype_id="11" dotted="cpu"/>
          <varxref loc="q,70,56,70,60" name="wdat" dtype_id="11" dotted="adc"/>
        </cond>
        <varxref loc="q,70,17,70,21" name="wdat" dtype_id="11" dotted="sdram"/>
      </contassign>
      <var loc="q,76,10,76,18" name="dmem_sel" dtype_id="3" vartype="logic" origName="dmem_sel"/>
      <var loc="q,76,20,76,27" name="csr_sel" dtype_id="3" vartype="logic" origName="csr_sel"/>
      <var loc="q,76,29,76,38" name="sdram_sel" dtype_id="3" vartype="logic" origName="sdram_sel"/>
      <var loc="q,76,40,76,53" name="cpu_sdram_vld" dtype_id="3" vartype="logic" origName="cpu_sdram_vld"/>
      <contassign loc="q,79,21,79,22" dtype_id="3">
        <eq loc="q,79,40,79,42" dtype_id="3">
          <const loc="q,79,43,79,47" name="4&apos;h1" dtype_id="10"/>
          <sel loc="q,79,32,79,33" dtype_id="10">
            <varxref loc="q,79,28,79,32" name="addr" dtype_id="20" dotted="cpu"/>
            <const loc="q,79,36,79,38" name="5&apos;h1a" dtype_id="42"/>
            <const loc="q,79,33,79,35" name="32&apos;h4" dtype_id="11"/>
          </sel>
        </eq>
        <varref loc="q,79,11,79,19" name="dmem_sel" dtype_id="3"/>
      </contassign>
      <contassign loc="q,80,21,80,22" dtype_id="3">
        <eq loc="q,80,40,80,42" dtype_id="3">
          <const loc="q,80,43,80,47" name="3&apos;h1" dtype_id="4"/>
          <sel loc="q,80,32,80,33" dtype_id="4">
            <varxref loc="q,80,28,80,32" name="addr" dtype_id="20" dotted="cpu"/>
            <const loc="q,80,36,80,38" name="5&apos;h1b" dtype_id="42"/>
            <const loc="q,80,33,80,35" name="32&apos;h3" dtype_id="11"/>
          </sel>
        </eq>
        <varref loc="q,80,11,80,18" name="csr_sel" dtype_id="3"/>
      </contassign>
      <contassign loc="q,81,21,81,22" dtype_id="3">
        <neq loc="q,81,40,81,42" dtype_id="3">
          <const loc="q,81,43,81,47" name="2&apos;h0" dtype_id="6"/>
          <sel loc="q,81,32,81,33" dtype_id="6">
            <varxref loc="q,81,28,81,32" name="addr" dtype_id="20" dotted="cpu"/>
            <const loc="q,81,36,81,38" name="5&apos;h1c" dtype_id="42"/>
            <const loc="q,81,33,81,35" name="32&apos;h2" dtype_id="11"/>
          </sel>
        </neq>
        <varref loc="q,81,11,81,20" name="sdram_sel" dtype_id="3"/>
      </contassign>
      <contassign loc="q,84,25,84,26" dtype_id="3">
        <and loc="q,84,35,84,36" dtype_id="3">
          <varxref loc="q,84,31,84,34" name="vld" dtype_id="3" dotted="cpu"/>
          <varref loc="q,84,37,84,45" name="dmem_sel" dtype_id="3"/>
        </and>
        <varxref loc="q,84,16,84,19" name="vld" dtype_id="3" dotted="dmem"/>
      </contassign>
      <contassign loc="q,85,25,85,26" dtype_id="3">
        <and loc="q,85,35,85,36" dtype_id="3">
          <varxref loc="q,85,31,85,34" name="vld" dtype_id="3" dotted="cpu"/>
          <varref loc="q,85,37,85,44" name="csr_sel" dtype_id="3"/>
        </and>
        <varxref loc="q,85,15,85,18" name="vld" dtype_id="3" dotted="csr"/>
      </contassign>
      <contassign loc="q,86,25,86,26" dtype_id="3">
        <and loc="q,86,35,86,36" dtype_id="3">
          <varxref loc="q,86,31,86,34" name="vld" dtype_id="3" dotted="cpu"/>
          <varref loc="q,86,37,86,46" name="sdram_sel" dtype_id="3"/>
        </and>
        <varref loc="q,86,11,86,24" name="cpu_sdram_vld" dtype_id="3"/>
      </contassign>
      <contassign loc="q,91,21,91,22" dtype_id="3">
        <or loc="q,91,37,91,38" dtype_id="3">
          <varref loc="q,91,23,91,36" name="cpu_sdram_vld" dtype_id="3"/>
          <varxref loc="q,91,43,91,46" name="vld" dtype_id="3" dotted="adc"/>
        </or>
        <varxref loc="q,91,17,91,20" name="vld" dtype_id="3" dotted="sdram"/>
      </contassign>
      <contassign loc="q,94,21,94,22" dtype_id="3">
        <cond loc="q,94,32,94,33" dtype_id="3">
          <varref loc="q,94,23,94,31" name="dmem_sel" dtype_id="3"/>
          <varxref loc="q,94,39,94,42" name="rdy" dtype_id="3" dotted="dmem"/>
          <cond loc="q,95,32,95,33" dtype_id="3">
            <varref loc="q,95,23,95,30" name="csr_sel" dtype_id="3"/>
            <varxref loc="q,95,38,95,41" name="rdy" dtype_id="3" dotted="csr"/>
            <and loc="q,96,44,96,45" dtype_id="3">
              <varxref loc="q,96,40,96,43" name="rdy" dtype_id="3" dotted="sdram"/>
              <varref loc="q,96,46,96,60" name="cpu_sdram_busy" dtype_id="3"/>
            </and>
          </cond>
        </cond>
        <varxref loc="q,94,15,94,18" name="rdy" dtype_id="3" dotted="cpu"/>
      </contassign>
      <contassign loc="q,98,21,98,22" dtype_id="11">
        <cond loc="q,98,32,98,33" dtype_id="11">
          <varref loc="q,98,23,98,31" name="dmem_sel" dtype_id="3"/>
          <varxref loc="q,98,39,98,43" name="rdat" dtype_id="11" dotted="dmem"/>
          <cond loc="q,99,32,99,33" dtype_id="11">
            <varref loc="q,99,23,99,30" name="csr_sel" dtype_id="3"/>
            <varxref loc="q,99,38,99,42" name="rdat" dtype_id="11" dotted="csr"/>
            <varxref loc="q,100,40,100,44" name="rdat" dtype_id="11" dotted="sdram"/>
          </cond>
        </cond>
        <varxref loc="q,98,15,98,19" name="rdat" dtype_id="11" dotted="cpu"/>
      </contassign>
      <contassign loc="q,103,21,103,22" dtype_id="3">
        <and loc="q,103,33,103,34" dtype_id="3">
          <varxref loc="q,103,29,103,32" name="rdy" dtype_id="3" dotted="sdram"/>
          <not loc="q,103,35,103,36" dtype_id="3">
            <varref loc="q,103,36,103,50" name="cpu_sdram_busy" dtype_id="3"/>
          </not>
        </and>
        <varxref loc="q,103,15,103,18" name="rdy" dtype_id="3" dotted="adc"/>
      </contassign>
      <contassign loc="q,104,21,104,22" dtype_id="11">
        <varxref loc="q,104,29,104,33" name="rdat" dtype_id="11" dotted="sdram"/>
        <varxref loc="q,104,15,104,19" name="rdat" dtype_id="11" dotted="adc"/>
      </contassign>
      <always loc="q,120,4,120,13">
        <sentree loc="q,120,14,120,15">
          <senitem loc="q,120,38,120,45" edgeType="POS">
            <varxref loc="q,120,50,120,53" name="clk" dtype_id="3" dotted="adc"/>
          </senitem>
          <senitem loc="q,120,16,120,23" edgeType="NEG">
            <varxref loc="q,120,28,120,34" name="arst_n" dtype_id="3" dotted="adc"/>
          </senitem>
        </sentree>
        <begin loc="q,120,55,120,60">
          <if loc="q,121,7,121,9">
            <varxref loc="q,121,15,121,21" name="arst_n" dtype_id="3" dotted="adc"/>
            <begin>
              <begin loc="q,124,12,124,17">
                <assigndly loc="q,125,25,125,27" dtype_id="3">
                  <cond loc="q,127,11,127,12" dtype_id="3">
                    <varref loc="q,125,28,125,42" name="cpu_sdram_busy" dtype_id="3"/>
                    <not loc="q,127,13,127,14" dtype_id="3">
                      <varxref loc="q,127,20,127,23" name="rdy" dtype_id="3" dotted="sdram"/>
                    </not>
                    <eq loc="q,130,39,130,41" dtype_id="3">
                      <const loc="q,130,42,130,47" name="2&apos;h1" dtype_id="6"/>
                      <concat loc="q,130,22,130,23" dtype_id="6">
                        <varxref loc="q,130,19,130,22" name="vld" dtype_id="3" dotted="adc"/>
                        <varref loc="q,130,24,130,37" name="cpu_sdram_vld" dtype_id="3"/>
                      </concat>
                    </eq>
                  </cond>
                  <varref loc="q,125,10,125,24" name="cpu_sdram_busy" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="q,121,31,121,36">
                <assigndly loc="q,122,25,122,27" dtype_id="3">
                  <const loc="q,122,28,122,32" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="q,122,10,122,24" name="cpu_sdram_busy" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="q,135,25,135,26" dtype_id="3">
        <and loc="q,135,35,135,36" dtype_id="3">
          <varxref loc="q,135,31,135,34" name="vld" dtype_id="3" dotted="adc"/>
          <not loc="q,135,37,135,38" dtype_id="3">
            <varref loc="q,135,38,135,52" name="cpu_sdram_busy" dtype_id="3"/>
          </not>
        </and>
        <varref loc="q,135,11,135,24" name="adc_sdram_ack" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="r,18,8,18,19" name="clk_rst_gen" origName="clk_rst_gen">
      <var loc="r,21,24,21,30" name="clk_27" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="clk_27"/>
      <var loc="r,22,24,22,32" name="clk_fpll" dtype_id="4" dir="input" pinIndex="2" vartype="logic" origName="clk_fpll"/>
      <var loc="r,23,24,23,33" name="force_rst" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="force_rst"/>
      <var loc="r,25,24,25,30" name="clk_54" dtype_id="3" dir="output" pinIndex="4" vartype="logic" origName="clk_54"/>
      <var loc="r,26,24,26,32" name="srst54_n" dtype_id="3" dir="output" pinIndex="5" vartype="logic" origName="srst54_n"/>
      <var loc="r,28,24,28,33" name="strobe_27" dtype_id="3" dir="output" pinIndex="6" vartype="logic" origName="strobe_27"/>
      <var loc="r,29,24,29,32" name="tick_1us" dtype_id="3" dir="output" pinIndex="7" vartype="logic" origName="tick_1us"/>
      <instance loc="r,32,13,32,18" name="u_pll" defName="fpga_pll" origName="u_pll">
        <port loc="r,33,8,33,14" name="clk_27" direction="in" portIndex="1">
          <varref loc="r,33,19,33,25" name="clk_27" dtype_id="3"/>
        </port>
        <port loc="r,34,8,34,17" name="force_rst" direction="in" portIndex="2">
          <varref loc="r,34,19,34,28" name="force_rst" dtype_id="3"/>
        </port>
        <port loc="r,36,8,36,14" name="srst_n" direction="out" portIndex="3">
          <varref loc="r,36,19,36,27" name="srst54_n" dtype_id="3"/>
        </port>
        <port loc="r,37,8,37,14" name="clk_54" direction="out" portIndex="4">
          <varref loc="r,37,19,37,25" name="clk_54" dtype_id="3"/>
        </port>
        <port loc="r,38,8,38,15" name="clk_108" direction="out" portIndex="5"/>
      </instance>
      <var loc="r,45,15,45,22" name="cnt_1us" dtype_id="21" vartype="cnt_1us_t" origName="cnt_1us"/>
      <always loc="r,47,4,47,13">
        <sentree loc="r,47,14,47,15">
          <senitem loc="r,47,36,47,43" edgeType="POS">
            <varref loc="r,47,44,47,50" name="clk_54" dtype_id="3"/>
          </senitem>
          <senitem loc="r,47,16,47,23" edgeType="NEG">
            <varref loc="r,47,24,47,32" name="srst54_n" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="r,47,52,47,57">
          <if loc="r,48,7,48,9">
            <varref loc="r,48,11,48,19" name="srst54_n" dtype_id="3"/>
            <begin>
              <begin loc="r,54,12,54,17">
                <assigndly loc="r,55,20,55,22" dtype_id="3">
                  <not loc="r,55,23,55,24" dtype_id="3">
                    <varref loc="r,55,24,55,33" name="strobe_27" dtype_id="3"/>
                  </not>
                  <varref loc="r,55,10,55,19" name="strobe_27" dtype_id="3"/>
                </assigndly>
                <assigndly loc="r,59,20,59,22" dtype_id="3">
                  <eq loc="r,59,32,59,34" dtype_id="3">
                    <const loc="r,59,58,59,59" name="6&apos;h34" dtype_id="21"/>
                    <varref loc="r,59,24,59,31" name="cnt_1us" dtype_id="21"/>
                  </eq>
                  <varref loc="r,59,10,59,18" name="tick_1us" dtype_id="3"/>
                </assigndly>
                <if loc="r,61,10,61,12">
                  <varref loc="r,61,14,61,22" name="tick_1us" dtype_id="3"/>
                  <begin>
                    <begin loc="r,61,32,61,37">
                      <assigndly loc="r,62,21,62,23" dtype_id="21">
                        <const loc="r,62,24,62,26" name="6&apos;h0" dtype_id="21"/>
                        <varref loc="r,62,13,62,20" name="cnt_1us" dtype_id="21"/>
                      </assigndly>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="r,64,15,64,20">
                      <assigndly loc="r,65,21,65,23" dtype_id="21">
                        <add loc="r,65,43,65,44" dtype_id="21">
                          <const loc="r,65,56,65,57" name="6&apos;h1" dtype_id="21"/>
                          <varref loc="r,65,35,65,42" name="cnt_1us" dtype_id="21"/>
                        </add>
                        <varref loc="r,65,13,65,20" name="cnt_1us" dtype_id="21"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="r,48,29,48,34">
                <assigndly loc="r,49,20,49,22" dtype_id="3">
                  <const loc="r,49,23,49,27" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="r,49,10,49,19" name="strobe_27" dtype_id="3"/>
                </assigndly>
                <assigndly loc="r,51,20,51,22" dtype_id="3">
                  <const loc="r,51,23,51,27" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="r,51,10,51,18" name="tick_1us" dtype_id="3"/>
                </assigndly>
                <assigndly loc="r,52,20,52,22" dtype_id="21">
                  <const loc="r,52,23,52,25" name="6&apos;h0" dtype_id="21"/>
                  <varref loc="r,52,10,52,17" name="cnt_1us" dtype_id="21"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
    </module>
    <module loc="s,35,8,35,12" name="uart" origName="uart">
      <var loc="s,36,20,36,26" name="arst_n" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="arst_n"/>
      <var loc="s,37,20,37,23" name="clk" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="clk"/>
      <var loc="s,38,20,38,28" name="tick_1us" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="tick_1us"/>
      <var loc="s,40,20,40,27" name="uart_rx" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="uart_rx"/>
      <var loc="s,41,20,41,27" name="uart_tx" dtype_id="3" dir="output" pinIndex="5" vartype="logic" origName="uart_tx"/>
      <var loc="s,43,20,43,23" name="csr" dtype_id="66" vartype="ifaceref" origName="csr"/>
      <var loc="s,46,24,46,31" name="imem_we" dtype_id="3" dir="output" pinIndex="7" vartype="logic" origName="imem_we">
        <const loc="s,450,24,450,26" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="s,47,24,47,34" name="imem_waddr" dtype_id="20" dir="output" pinIndex="8" vartype="logic" origName="imem_waddr">
        <const loc="s,451,24,451,26" name="30&apos;h0" dtype_id="67"/>
      </var>
      <var loc="s,48,24,48,33" name="imem_wdat" dtype_id="11" dir="output" pinIndex="9" vartype="logic" origName="imem_wdat">
        <const loc="s,452,24,452,26" name="32&apos;h0" dtype_id="11"/>
      </var>
      <typedef loc="s,72,6,72,13" name="state_t" dtype_id="10"/>
      <typedef loc="s,74,24,74,32" name="cnt1us_t" dtype_id="10"/>
      <var loc="s,120,24,120,34" name="RX_WAIT_D0" dtype_id="68" vartype="bit" origName="RX_WAIT_D0" localparam="true">
        <const loc="s,120,39,120,44" name="4&apos;hd" dtype_id="10"/>
      </var>
      <var loc="s,121,24,121,34" name="RX_WAIT_D1" dtype_id="68" vartype="bit" origName="RX_WAIT_D1" localparam="true">
        <const loc="s,121,39,121,43" name="4&apos;h7" dtype_id="10"/>
      </var>
      <var loc="s,122,24,122,34" name="RX_WAIT_D2" dtype_id="68" vartype="bit" origName="RX_WAIT_D2" localparam="true">
        <const loc="s,122,39,122,43" name="4&apos;h8" dtype_id="10"/>
      </var>
      <var loc="s,123,24,123,34" name="RX_WAIT_D3" dtype_id="68" vartype="bit" origName="RX_WAIT_D3" localparam="true">
        <const loc="s,123,39,123,43" name="4&apos;h8" dtype_id="10"/>
      </var>
      <var loc="s,124,24,124,34" name="RX_WAIT_D4" dtype_id="68" vartype="bit" origName="RX_WAIT_D4" localparam="true">
        <const loc="s,124,39,124,43" name="4&apos;h7" dtype_id="10"/>
      </var>
      <var loc="s,125,24,125,34" name="RX_WAIT_D5" dtype_id="68" vartype="bit" origName="RX_WAIT_D5" localparam="true">
        <const loc="s,125,39,125,43" name="4&apos;h8" dtype_id="10"/>
      </var>
      <var loc="s,126,24,126,34" name="RX_WAIT_D6" dtype_id="68" vartype="bit" origName="RX_WAIT_D6" localparam="true">
        <const loc="s,126,39,126,43" name="4&apos;h8" dtype_id="10"/>
      </var>
      <var loc="s,127,24,127,34" name="RX_WAIT_D7" dtype_id="68" vartype="bit" origName="RX_WAIT_D7" localparam="true">
        <const loc="s,127,39,127,43" name="4&apos;h7" dtype_id="10"/>
      </var>
      <var loc="s,128,24,128,36" name="RX_WAIT_STOP" dtype_id="68" vartype="bit" origName="RX_WAIT_STOP" localparam="true">
        <const loc="s,128,39,128,43" name="4&apos;h8" dtype_id="10"/>
      </var>
      <var loc="s,130,16,130,24" name="rx_state" dtype_id="10" vartype="state_t" origName="rx_state"/>
      <var loc="s,132,16,132,25" name="rx_cnt1us" dtype_id="10" vartype="cnt1us_t" origName="rx_cnt1us"/>
      <var loc="s,133,16,133,29" name="rx_cnt1us_is0" dtype_id="3" vartype="logic" origName="rx_cnt1us_is0"/>
      <var loc="s,135,16,135,26" name="rx_nextbit" dtype_id="3" vartype="logic" origName="rx_nextbit"/>
      <var loc="s,137,16,137,24" name="rx_shift" dtype_id="27" vartype="logic" origName="rx_shift"/>
      <var loc="s,138,16,138,26" name="rx_fifo_we" dtype_id="3" vartype="logic" origName="rx_fifo_we"/>
      <var loc="s,138,28,138,40" name="rx_fifo_full" dtype_id="3" vartype="logic" origName="rx_fifo_full"/>
      <var loc="s,138,42,138,50" name="rx_oflow" dtype_id="3" vartype="logic" origName="rx_oflow"/>
      <var loc="s,139,16,139,29" name="rx_fifo_empty" dtype_id="3" vartype="logic" origName="rx_fifo_empty"/>
      <always loc="s,141,4,141,15">
        <begin loc="s,141,16,141,21">
          <assign loc="s,142,25,142,26" dtype_id="3">
            <eq loc="s,142,38,142,40" dtype_id="3">
              <const loc="s,142,41,142,43" name="4&apos;h0" dtype_id="10"/>
              <varref loc="s,142,28,142,37" name="rx_cnt1us" dtype_id="10"/>
            </eq>
            <varref loc="s,142,7,142,20" name="rx_cnt1us_is0" dtype_id="3"/>
          </assign>
          <assign loc="s,143,25,143,26" dtype_id="3">
            <and loc="s,143,36,143,37" dtype_id="3">
              <varref loc="s,143,27,143,35" name="tick_1us" dtype_id="3"/>
              <varref loc="s,143,38,143,51" name="rx_cnt1us_is0" dtype_id="3"/>
            </and>
            <varref loc="s,143,7,143,17" name="rx_nextbit" dtype_id="3"/>
          </assign>
          <assign loc="s,145,25,145,26" dtype_id="69">
            <varref loc="s,145,27,145,35" name="rx_oflow" dtype_id="3"/>
            <sel loc="s,145,19,145,24" dtype_id="69">
              <varxref loc="s,145,11,145,18" name="uart_rx" dtype_id="70" dotted="csr"/>
              <const loc="s,145,19,145,24" name="32&apos;h8" dtype_id="11"/>
              <const loc="s,145,19,145,24" name="32&apos;h1" dtype_id="11"/>
            </sel>
          </assign>
          <assign loc="s,146,25,146,26" dtype_id="71">
            <not loc="s,146,27,146,28" dtype_id="71">
              <varref loc="s,146,28,146,41" name="rx_fifo_empty" dtype_id="3"/>
            </not>
            <sel loc="s,146,19,146,24" dtype_id="71">
              <varxref loc="s,146,11,146,18" name="uart_rx" dtype_id="70" dotted="csr"/>
              <const loc="s,146,19,146,24" name="32&apos;h9" dtype_id="11"/>
              <const loc="s,146,19,146,24" name="32&apos;h1" dtype_id="11"/>
            </sel>
          </assign>
          <assign loc="s,148,25,148,26" dtype_id="3">
            <and loc="s,148,38,148,39" dtype_id="3">
              <varref loc="s,148,27,148,37" name="rx_nextbit" dtype_id="3"/>
              <eq loc="s,148,50,148,52" dtype_id="3">
                <const loc="s,148,53,148,57" name="4&apos;h8" dtype_id="10"/>
                <varref loc="s,148,41,148,49" name="rx_state" dtype_id="10"/>
              </eq>
            </and>
            <varref loc="s,148,7,148,17" name="rx_fifo_we" dtype_id="3"/>
          </assign>
        </begin>
      </always>
      <always loc="s,151,4,151,13">
        <sentree loc="s,151,14,151,15">
          <senitem loc="s,151,16,151,23" edgeType="NEG">
            <varref loc="s,151,24,151,30" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="s,151,34,151,41" edgeType="POS">
            <varref loc="s,151,42,151,45" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="s,151,47,151,52">
          <if loc="s,152,7,152,9">
            <varref loc="s,152,11,152,17" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="s,159,12,159,17">
                <if loc="s,162,10,162,12">
                  <and loc="s,162,33,162,35" dtype_id="3">
                    <varref loc="s,162,15,162,23" name="tick_1us" dtype_id="3"/>
                    <neq loc="s,162,46,162,48" dtype_id="3">
                      <const loc="s,162,49,162,53" name="4&apos;he" dtype_id="10"/>
                      <varref loc="s,162,37,162,45" name="rx_state" dtype_id="10"/>
                    </neq>
                  </and>
                  <begin>
                    <begin loc="s,162,56,162,61">
                      <assigndly loc="s,163,23,163,25" dtype_id="10">
                        <sub loc="s,163,46,163,47" dtype_id="10">
                          <varref loc="s,163,36,163,45" name="rx_cnt1us" dtype_id="10"/>
                          <const loc="s,163,58,163,59" name="4&apos;h1" dtype_id="10"/>
                        </sub>
                        <varref loc="s,163,13,163,22" name="rx_cnt1us" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <if loc="s,167,10,167,12">
                  <eq loc="s,167,41,167,43" dtype_id="3">
                    <const loc="s,167,44,167,49" name="2&apos;h3" dtype_id="6"/>
                    <concat loc="s,167,25,167,26" dtype_id="6">
                      <varref loc="s,167,15,167,25" name="rx_fifo_we" dtype_id="3"/>
                      <varref loc="s,167,27,167,39" name="rx_fifo_full" dtype_id="3"/>
                    </concat>
                  </eq>
                  <begin>
                    <begin loc="s,167,51,167,56">
                      <assigndly loc="s,168,22,168,24" dtype_id="3">
                        <const loc="s,168,25,168,29" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="s,168,13,168,21" name="rx_oflow" dtype_id="3"/>
                      </assigndly>
                    </begin>
                  </begin>
                  <begin>
                    <if loc="s,172,15,172,17">
                      <varxref loc="s,172,23,172,35" name="uart_rx_read" dtype_id="3" dotted="csr"/>
                      <begin>
                        <begin loc="s,172,45,172,50">
                          <assigndly loc="s,173,22,173,24" dtype_id="3">
                            <const loc="s,173,25,173,29" name="1&apos;h0" dtype_id="3"/>
                            <varref loc="s,173,13,173,21" name="rx_oflow" dtype_id="3"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </if>
                <case loc="s,178,17,178,21">
                  <varref loc="s,178,23,178,31" name="rx_state" dtype_id="10"/>
                  <caseitem loc="s,181,17,181,18">
                    <const loc="s,181,13,181,17" name="4&apos;he" dtype_id="10"/>
                    <begin loc="s,181,19,181,24">
                      <assigndly loc="s,182,26,182,28" dtype_id="10">
                        <const loc="s,182,29,182,39" name="4&apos;hd" dtype_id="68"/>
                        <varref loc="s,182,16,182,25" name="rx_cnt1us" dtype_id="10"/>
                      </assigndly>
                      <if loc="s,184,16,184,18">
                        <not loc="s,184,28,184,30" dtype_id="3">
                          <varref loc="s,184,20,184,27" name="uart_rx" dtype_id="3"/>
                        </not>
                        <begin>
                          <begin loc="s,184,37,184,42">
                            <assigndly loc="s,185,28,185,30" dtype_id="10">
                              <const loc="s,185,31,185,33" name="4&apos;h0" dtype_id="10"/>
                              <varref loc="s,185,19,185,27" name="rx_state" dtype_id="10"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="s,192,17,192,18">
                    <const loc="s,192,13,192,17" name="4&apos;h8" dtype_id="10"/>
                    <if loc="s,192,19,192,21">
                      <varref loc="s,192,23,192,33" name="rx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="s,192,43,192,48">
                          <assigndly loc="s,194,25,194,27" dtype_id="10">
                            <const loc="s,194,28,194,32" name="4&apos;he" dtype_id="10"/>
                            <varref loc="s,194,16,194,24" name="rx_state" dtype_id="10"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="s,203,13,203,20">
                    <if loc="s,203,22,203,24">
                      <varref loc="s,203,26,203,36" name="rx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="s,203,46,203,51">
                          <assigndly loc="s,204,25,204,27" dtype_id="27">
                            <concat loc="s,204,36,204,37" dtype_id="27">
                              <varref loc="s,204,29,204,36" name="uart_rx" dtype_id="3"/>
                              <sel loc="s,204,46,204,47" dtype_id="72">
                                <varref loc="s,204,38,204,46" name="rx_shift" dtype_id="27"/>
                                <const loc="s,204,49,204,50" name="3&apos;h1" dtype_id="22"/>
                                <const loc="s,204,47,204,48" name="32&apos;h7" dtype_id="11"/>
                              </sel>
                            </concat>
                            <varref loc="s,204,16,204,24" name="rx_shift" dtype_id="27"/>
                          </assigndly>
                          <case loc="s,206,23,206,27">
                            <varref loc="s,206,29,206,37" name="rx_state" dtype_id="10"/>
                            <caseitem loc="s,207,21,207,22">
                              <const loc="s,207,19,207,21" name="4&apos;h0" dtype_id="10"/>
                              <begin loc="s,207,23,207,28">
                                <assigndly loc="s,208,36,208,38" dtype_id="10">
                                  <const loc="s,208,39,208,49" name="4&apos;h7" dtype_id="68"/>
                                  <varref loc="s,208,26,208,35" name="rx_cnt1us" dtype_id="10"/>
                                </assigndly>
                                <assigndly loc="s,209,36,209,38" dtype_id="10">
                                  <const loc="s,209,39,209,41" name="4&apos;h1" dtype_id="10"/>
                                  <varref loc="s,209,26,209,34" name="rx_state" dtype_id="10"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="s,211,21,211,22">
                              <const loc="s,211,19,211,21" name="4&apos;h1" dtype_id="10"/>
                              <begin loc="s,211,23,211,28">
                                <assigndly loc="s,212,36,212,38" dtype_id="10">
                                  <const loc="s,212,39,212,49" name="4&apos;h8" dtype_id="68"/>
                                  <varref loc="s,212,26,212,35" name="rx_cnt1us" dtype_id="10"/>
                                </assigndly>
                                <assigndly loc="s,213,36,213,38" dtype_id="10">
                                  <const loc="s,213,39,213,41" name="4&apos;h2" dtype_id="10"/>
                                  <varref loc="s,213,26,213,34" name="rx_state" dtype_id="10"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="s,215,21,215,22">
                              <const loc="s,215,19,215,21" name="4&apos;h2" dtype_id="10"/>
                              <begin loc="s,215,23,215,28">
                                <assigndly loc="s,216,36,216,38" dtype_id="10">
                                  <const loc="s,216,39,216,49" name="4&apos;h8" dtype_id="68"/>
                                  <varref loc="s,216,26,216,35" name="rx_cnt1us" dtype_id="10"/>
                                </assigndly>
                                <assigndly loc="s,217,36,217,38" dtype_id="10">
                                  <const loc="s,217,39,217,41" name="4&apos;h3" dtype_id="10"/>
                                  <varref loc="s,217,26,217,34" name="rx_state" dtype_id="10"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="s,219,21,219,22">
                              <const loc="s,219,19,219,21" name="4&apos;h3" dtype_id="10"/>
                              <begin loc="s,219,23,219,28">
                                <assigndly loc="s,220,36,220,38" dtype_id="10">
                                  <const loc="s,220,39,220,49" name="4&apos;h7" dtype_id="68"/>
                                  <varref loc="s,220,26,220,35" name="rx_cnt1us" dtype_id="10"/>
                                </assigndly>
                                <assigndly loc="s,221,36,221,38" dtype_id="10">
                                  <const loc="s,221,39,221,41" name="4&apos;h4" dtype_id="10"/>
                                  <varref loc="s,221,26,221,34" name="rx_state" dtype_id="10"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="s,223,21,223,22">
                              <const loc="s,223,19,223,21" name="4&apos;h4" dtype_id="10"/>
                              <begin loc="s,223,23,223,28">
                                <assigndly loc="s,224,36,224,38" dtype_id="10">
                                  <const loc="s,224,39,224,49" name="4&apos;h8" dtype_id="68"/>
                                  <varref loc="s,224,26,224,35" name="rx_cnt1us" dtype_id="10"/>
                                </assigndly>
                                <assigndly loc="s,225,36,225,38" dtype_id="10">
                                  <const loc="s,225,39,225,41" name="4&apos;h5" dtype_id="10"/>
                                  <varref loc="s,225,26,225,34" name="rx_state" dtype_id="10"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="s,227,21,227,22">
                              <const loc="s,227,19,227,21" name="4&apos;h5" dtype_id="10"/>
                              <begin loc="s,227,23,227,28">
                                <assigndly loc="s,228,36,228,38" dtype_id="10">
                                  <const loc="s,228,39,228,49" name="4&apos;h8" dtype_id="68"/>
                                  <varref loc="s,228,26,228,35" name="rx_cnt1us" dtype_id="10"/>
                                </assigndly>
                                <assigndly loc="s,229,36,229,38" dtype_id="10">
                                  <const loc="s,229,39,229,41" name="4&apos;h6" dtype_id="10"/>
                                  <varref loc="s,229,26,229,34" name="rx_state" dtype_id="10"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="s,231,21,231,22">
                              <const loc="s,231,19,231,21" name="4&apos;h6" dtype_id="10"/>
                              <begin loc="s,231,23,231,28">
                                <assigndly loc="s,232,36,232,38" dtype_id="10">
                                  <const loc="s,232,39,232,49" name="4&apos;h7" dtype_id="68"/>
                                  <varref loc="s,232,26,232,35" name="rx_cnt1us" dtype_id="10"/>
                                </assigndly>
                                <assigndly loc="s,233,36,233,38" dtype_id="10">
                                  <const loc="s,233,39,233,41" name="4&apos;h7" dtype_id="10"/>
                                  <varref loc="s,233,26,233,34" name="rx_state" dtype_id="10"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="s,235,21,235,22">
                              <const loc="s,235,19,235,21" name="4&apos;h7" dtype_id="10"/>
                              <begin loc="s,235,23,235,28">
                                <assigndly loc="s,236,36,236,38" dtype_id="10">
                                  <const loc="s,236,39,236,51" name="4&apos;h8" dtype_id="68"/>
                                  <varref loc="s,236,26,236,35" name="rx_cnt1us" dtype_id="10"/>
                                </assigndly>
                                <assigndly loc="s,237,36,237,38" dtype_id="10">
                                  <const loc="s,237,39,237,43" name="4&apos;h8" dtype_id="10"/>
                                  <varref loc="s,237,26,237,34" name="rx_state" dtype_id="10"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="s,239,18,239,25">
                              <begin loc="s,239,27,239,32"/>
                            </caseitem>
                          </case>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                </case>
              </begin>
            </begin>
            <begin>
              <begin loc="s,152,27,152,32">
                <assigndly loc="s,153,20,153,22" dtype_id="10">
                  <const loc="s,153,23,153,27" name="4&apos;he" dtype_id="10"/>
                  <varref loc="s,153,10,153,18" name="rx_state" dtype_id="10"/>
                </assigndly>
                <assigndly loc="s,154,20,154,22" dtype_id="10">
                  <const loc="s,154,23,154,25" name="4&apos;h0" dtype_id="10"/>
                  <varref loc="s,154,10,154,19" name="rx_cnt1us" dtype_id="10"/>
                </assigndly>
                <assigndly loc="s,155,20,155,22" dtype_id="27">
                  <const loc="s,155,23,155,25" name="8&apos;h0" dtype_id="27"/>
                  <varref loc="s,155,10,155,18" name="rx_shift" dtype_id="27"/>
                </assigndly>
                <assigndly loc="s,157,20,157,22" dtype_id="3">
                  <const loc="s,157,23,157,27" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="s,157,10,157,18" name="rx_oflow" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <instance loc="s,252,6,252,15" name="u_rx_fifo" defName="sync_fifo_ram__D8" origName="u_rx_fifo">
        <port loc="s,255,8,255,14" name="arst_n" direction="in" portIndex="1">
          <varref loc="s,255,19,255,25" name="arst_n" dtype_id="3"/>
        </port>
        <port loc="s,256,8,256,11" name="clk" direction="in" portIndex="2">
          <varref loc="s,256,19,256,22" name="clk" dtype_id="3"/>
        </port>
        <port loc="s,258,8,258,11" name="din" direction="in" portIndex="3">
          <varref loc="s,258,19,258,27" name="rx_shift" dtype_id="27"/>
        </port>
        <port loc="s,259,8,259,10" name="we" direction="in" portIndex="4">
          <varref loc="s,259,19,259,29" name="rx_fifo_we" dtype_id="3"/>
        </port>
        <port loc="s,260,8,260,10" name="re" direction="in" portIndex="5">
          <varxref loc="s,260,23,260,35" name="uart_rx_read" dtype_id="3" dotted="csr"/>
        </port>
        <port loc="s,263,8,263,14" name="dcount" direction="out" portIndex="6"/>
        <port loc="s,264,8,264,13" name="empty" direction="out" portIndex="7">
          <varref loc="s,264,19,264,32" name="rx_fifo_empty" dtype_id="3"/>
        </port>
        <port loc="s,265,8,265,12" name="full" direction="out" portIndex="8">
          <varref loc="s,265,19,265,31" name="rx_fifo_full" dtype_id="3"/>
        </port>
        <port loc="s,267,8,267,17" name="dout_comb" direction="out" portIndex="9">
          <sel loc="s,267,31,267,35" dtype_id="27">
            <varxref loc="s,267,23,267,30" name="uart_rx" dtype_id="70" dotted="csr"/>
            <const loc="s,267,31,267,35" name="32&apos;h0" dtype_id="11"/>
            <const loc="s,267,31,267,35" name="32&apos;h8" dtype_id="11"/>
          </sel>
        </port>
        <port loc="s,270,8,270,12" name="dout" direction="out" portIndex="10"/>
      </instance>
      <var loc="s,296,24,296,37" name="TX_WAIT_START" dtype_id="68" vartype="bit" origName="TX_WAIT_START" localparam="true">
        <const loc="s,296,40,296,44" name="4&apos;h9" dtype_id="10"/>
      </var>
      <var loc="s,297,24,297,34" name="TX_WAIT_D0" dtype_id="68" vartype="bit" origName="TX_WAIT_D0" localparam="true">
        <const loc="s,297,40,297,44" name="4&apos;h7" dtype_id="10"/>
      </var>
      <var loc="s,298,24,298,34" name="TX_WAIT_D1" dtype_id="68" vartype="bit" origName="TX_WAIT_D1" localparam="true">
        <const loc="s,298,40,298,44" name="4&apos;h8" dtype_id="10"/>
      </var>
      <var loc="s,299,24,299,34" name="TX_WAIT_D2" dtype_id="68" vartype="bit" origName="TX_WAIT_D2" localparam="true">
        <const loc="s,299,40,299,44" name="4&apos;h8" dtype_id="10"/>
      </var>
      <var loc="s,300,24,300,34" name="TX_WAIT_D3" dtype_id="68" vartype="bit" origName="TX_WAIT_D3" localparam="true">
        <const loc="s,300,40,300,44" name="4&apos;h7" dtype_id="10"/>
      </var>
      <var loc="s,301,24,301,34" name="TX_WAIT_D4" dtype_id="68" vartype="bit" origName="TX_WAIT_D4" localparam="true">
        <const loc="s,301,40,301,44" name="4&apos;h8" dtype_id="10"/>
      </var>
      <var loc="s,302,24,302,34" name="TX_WAIT_D5" dtype_id="68" vartype="bit" origName="TX_WAIT_D5" localparam="true">
        <const loc="s,302,40,302,44" name="4&apos;h8" dtype_id="10"/>
      </var>
      <var loc="s,303,24,303,34" name="TX_WAIT_D6" dtype_id="68" vartype="bit" origName="TX_WAIT_D6" localparam="true">
        <const loc="s,303,40,303,44" name="4&apos;h7" dtype_id="10"/>
      </var>
      <var loc="s,304,24,304,34" name="TX_WAIT_D7" dtype_id="68" vartype="bit" origName="TX_WAIT_D7" localparam="true">
        <const loc="s,304,40,304,44" name="4&apos;h8" dtype_id="10"/>
      </var>
      <var loc="s,305,24,305,36" name="TX_WAIT_STOP" dtype_id="68" vartype="bit" origName="TX_WAIT_STOP" localparam="true">
        <const loc="s,305,40,305,44" name="4&apos;h8" dtype_id="10"/>
      </var>
      <var loc="s,307,16,307,24" name="tx_state" dtype_id="10" vartype="state_t" origName="tx_state"/>
      <var loc="s,308,16,308,25" name="tx_cnt1us" dtype_id="10" vartype="cnt1us_t" origName="tx_cnt1us"/>
      <var loc="s,309,16,309,29" name="tx_cnt1us_is0" dtype_id="3" vartype="logic" origName="tx_cnt1us_is0"/>
      <var loc="s,311,16,311,26" name="tx_nextbit" dtype_id="3" vartype="logic" origName="tx_nextbit"/>
      <var loc="s,313,16,313,23" name="tx_data" dtype_id="27" vartype="logic" origName="tx_data"/>
      <var loc="s,314,16,314,26" name="tx_fifo_re" dtype_id="3" vartype="logic" origName="tx_fifo_re"/>
      <var loc="s,314,28,314,41" name="tx_fifo_empty" dtype_id="3" vartype="logic" origName="tx_fifo_empty"/>
      <always loc="s,316,4,316,15">
        <begin loc="s,316,16,316,21">
          <assign loc="s,317,21,317,22" dtype_id="3">
            <eq loc="s,317,34,317,36" dtype_id="3">
              <const loc="s,317,37,317,39" name="4&apos;h0" dtype_id="10"/>
              <varref loc="s,317,24,317,33" name="tx_cnt1us" dtype_id="10"/>
            </eq>
            <varref loc="s,317,7,317,20" name="tx_cnt1us_is0" dtype_id="3"/>
          </assign>
          <assign loc="s,318,21,318,22" dtype_id="3">
            <and loc="s,318,32,318,33" dtype_id="3">
              <varref loc="s,318,23,318,31" name="tick_1us" dtype_id="3"/>
              <varref loc="s,318,34,318,47" name="tx_cnt1us_is0" dtype_id="3"/>
            </and>
            <varref loc="s,318,7,318,17" name="tx_nextbit" dtype_id="3"/>
          </assign>
          <assign loc="s,319,21,319,22" dtype_id="3">
            <and loc="s,319,34,319,35" dtype_id="3">
              <varref loc="s,319,23,319,33" name="tx_nextbit" dtype_id="3"/>
              <eq loc="s,319,46,319,48" dtype_id="3">
                <const loc="s,319,49,319,53" name="4&apos;h8" dtype_id="10"/>
                <varref loc="s,319,37,319,45" name="tx_state" dtype_id="10"/>
              </eq>
            </and>
            <varref loc="s,319,7,319,17" name="tx_fifo_re" dtype_id="3"/>
          </assign>
        </begin>
      </always>
      <always loc="s,323,4,323,13">
        <sentree loc="s,323,14,323,15">
          <senitem loc="s,323,16,323,23" edgeType="NEG">
            <varref loc="s,323,24,323,30" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="s,323,34,323,41" edgeType="POS">
            <varref loc="s,323,42,323,45" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="s,323,47,323,52">
          <if loc="s,324,7,324,9">
            <varref loc="s,324,11,324,17" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="s,330,12,330,17">
                <if loc="s,333,10,333,12">
                  <and loc="s,333,33,333,35" dtype_id="3">
                    <varref loc="s,333,15,333,23" name="tick_1us" dtype_id="3"/>
                    <neq loc="s,333,46,333,48" dtype_id="3">
                      <const loc="s,333,49,333,53" name="4&apos;he" dtype_id="10"/>
                      <varref loc="s,333,37,333,45" name="tx_state" dtype_id="10"/>
                    </neq>
                  </and>
                  <begin>
                    <begin loc="s,333,56,333,61">
                      <assigndly loc="s,334,23,334,25" dtype_id="10">
                        <sub loc="s,334,46,334,47" dtype_id="10">
                          <varref loc="s,334,36,334,45" name="tx_cnt1us" dtype_id="10"/>
                          <const loc="s,334,58,334,59" name="4&apos;h1" dtype_id="10"/>
                        </sub>
                        <varref loc="s,334,13,334,22" name="tx_cnt1us" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <case loc="s,338,17,338,21">
                  <varref loc="s,338,23,338,31" name="tx_state" dtype_id="10"/>
                  <caseitem loc="s,342,17,342,18">
                    <const loc="s,342,13,342,17" name="4&apos;he" dtype_id="10"/>
                    <begin loc="s,342,19,342,24">
                      <assigndly loc="s,343,26,343,28" dtype_id="3">
                        <const loc="s,343,29,343,33" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="s,343,16,343,23" name="uart_tx" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="s,344,26,344,28" dtype_id="10">
                        <const loc="s,344,29,344,42" name="4&apos;h9" dtype_id="68"/>
                        <varref loc="s,344,16,344,25" name="tx_cnt1us" dtype_id="10"/>
                      </assigndly>
                      <if loc="s,346,16,346,18">
                        <not loc="s,346,34,346,36" dtype_id="3">
                          <varref loc="s,346,20,346,33" name="tx_fifo_empty" dtype_id="3"/>
                        </not>
                        <begin>
                          <begin loc="s,346,43,346,48">
                            <assigndly loc="s,347,28,347,30" dtype_id="10">
                              <const loc="s,347,31,347,36" name="4&apos;hf" dtype_id="10"/>
                              <varref loc="s,347,19,347,27" name="tx_state" dtype_id="10"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="s,353,17,353,18">
                    <const loc="s,353,12,353,17" name="4&apos;hf" dtype_id="10"/>
                    <if loc="s,353,19,353,21">
                      <varref loc="s,353,23,353,31" name="tick_1us" dtype_id="3"/>
                      <begin>
                        <begin loc="s,353,41,353,46">
                          <assigndly loc="s,354,23,354,25" dtype_id="3">
                            <const loc="s,354,26,354,30" name="1&apos;h0" dtype_id="3"/>
                            <varref loc="s,354,15,354,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <if loc="s,356,15,356,17">
                            <varref loc="s,356,19,356,32" name="tx_cnt1us_is0" dtype_id="3"/>
                            <begin>
                              <begin loc="s,356,42,356,47">
                                <assigndly loc="s,357,28,357,30" dtype_id="3">
                                  <sel loc="s,357,38,357,39" dtype_id="3">
                                    <varref loc="s,357,31,357,38" name="tx_data" dtype_id="27"/>
                                    <const loc="s,357,39,357,40" name="3&apos;h0" dtype_id="22"/>
                                    <const loc="s,357,38,357,39" name="32&apos;h1" dtype_id="11"/>
                                  </sel>
                                  <varref loc="s,357,18,357,25" name="uart_tx" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="s,358,28,358,30" dtype_id="10">
                                  <const loc="s,358,31,358,41" name="4&apos;h7" dtype_id="68"/>
                                  <varref loc="s,358,18,358,27" name="tx_cnt1us" dtype_id="10"/>
                                </assigndly>
                                <assigndly loc="s,359,28,359,30" dtype_id="10">
                                  <const loc="s,359,31,359,33" name="4&apos;h0" dtype_id="10"/>
                                  <varref loc="s,359,18,359,26" name="tx_state" dtype_id="10"/>
                                </assigndly>
                              </begin>
                            </begin>
                          </if>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="s,364,14,364,15">
                    <const loc="s,364,12,364,14" name="4&apos;h0" dtype_id="10"/>
                    <if loc="s,364,16,364,18">
                      <varref loc="s,364,20,364,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="s,364,40,364,45">
                          <assigndly loc="s,365,25,365,27" dtype_id="3">
                            <sel loc="s,365,35,365,36" dtype_id="3">
                              <varref loc="s,365,28,365,35" name="tx_data" dtype_id="27"/>
                              <const loc="s,365,36,365,37" name="3&apos;h1" dtype_id="22"/>
                              <const loc="s,365,35,365,36" name="32&apos;h1" dtype_id="11"/>
                            </sel>
                            <varref loc="s,365,15,365,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="s,366,25,366,27" dtype_id="10">
                            <const loc="s,366,28,366,38" name="4&apos;h8" dtype_id="68"/>
                            <varref loc="s,366,15,366,24" name="tx_cnt1us" dtype_id="10"/>
                          </assigndly>
                          <assigndly loc="s,367,25,367,27" dtype_id="10">
                            <const loc="s,367,28,367,30" name="4&apos;h1" dtype_id="10"/>
                            <varref loc="s,367,15,367,23" name="tx_state" dtype_id="10"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="s,369,14,369,15">
                    <const loc="s,369,12,369,14" name="4&apos;h1" dtype_id="10"/>
                    <if loc="s,369,16,369,18">
                      <varref loc="s,369,20,369,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="s,369,40,369,45">
                          <assigndly loc="s,370,25,370,27" dtype_id="3">
                            <sel loc="s,370,35,370,36" dtype_id="3">
                              <varref loc="s,370,28,370,35" name="tx_data" dtype_id="27"/>
                              <const loc="s,370,36,370,37" name="3&apos;h2" dtype_id="22"/>
                              <const loc="s,370,35,370,36" name="32&apos;h1" dtype_id="11"/>
                            </sel>
                            <varref loc="s,370,15,370,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="s,371,25,371,27" dtype_id="10">
                            <const loc="s,371,28,371,38" name="4&apos;h8" dtype_id="68"/>
                            <varref loc="s,371,15,371,24" name="tx_cnt1us" dtype_id="10"/>
                          </assigndly>
                          <assigndly loc="s,372,25,372,27" dtype_id="10">
                            <const loc="s,372,28,372,30" name="4&apos;h2" dtype_id="10"/>
                            <varref loc="s,372,15,372,23" name="tx_state" dtype_id="10"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="s,374,14,374,15">
                    <const loc="s,374,12,374,14" name="4&apos;h2" dtype_id="10"/>
                    <if loc="s,374,16,374,18">
                      <varref loc="s,374,20,374,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="s,374,40,374,45">
                          <assigndly loc="s,375,25,375,27" dtype_id="3">
                            <sel loc="s,375,35,375,36" dtype_id="3">
                              <varref loc="s,375,28,375,35" name="tx_data" dtype_id="27"/>
                              <const loc="s,375,36,375,37" name="3&apos;h3" dtype_id="22"/>
                              <const loc="s,375,35,375,36" name="32&apos;h1" dtype_id="11"/>
                            </sel>
                            <varref loc="s,375,15,375,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="s,376,25,376,27" dtype_id="10">
                            <const loc="s,376,28,376,38" name="4&apos;h7" dtype_id="68"/>
                            <varref loc="s,376,15,376,24" name="tx_cnt1us" dtype_id="10"/>
                          </assigndly>
                          <assigndly loc="s,377,25,377,27" dtype_id="10">
                            <const loc="s,377,28,377,30" name="4&apos;h3" dtype_id="10"/>
                            <varref loc="s,377,15,377,23" name="tx_state" dtype_id="10"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="s,379,14,379,15">
                    <const loc="s,379,12,379,14" name="4&apos;h3" dtype_id="10"/>
                    <if loc="s,379,16,379,18">
                      <varref loc="s,379,20,379,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="s,379,40,379,45">
                          <assigndly loc="s,380,25,380,27" dtype_id="3">
                            <sel loc="s,380,35,380,36" dtype_id="3">
                              <varref loc="s,380,28,380,35" name="tx_data" dtype_id="27"/>
                              <const loc="s,380,36,380,37" name="3&apos;h4" dtype_id="22"/>
                              <const loc="s,380,35,380,36" name="32&apos;h1" dtype_id="11"/>
                            </sel>
                            <varref loc="s,380,15,380,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="s,381,25,381,27" dtype_id="10">
                            <const loc="s,381,28,381,38" name="4&apos;h8" dtype_id="68"/>
                            <varref loc="s,381,15,381,24" name="tx_cnt1us" dtype_id="10"/>
                          </assigndly>
                          <assigndly loc="s,382,25,382,27" dtype_id="10">
                            <const loc="s,382,28,382,30" name="4&apos;h4" dtype_id="10"/>
                            <varref loc="s,382,15,382,23" name="tx_state" dtype_id="10"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="s,384,14,384,15">
                    <const loc="s,384,12,384,14" name="4&apos;h4" dtype_id="10"/>
                    <if loc="s,384,16,384,18">
                      <varref loc="s,384,20,384,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="s,384,40,384,45">
                          <assigndly loc="s,385,25,385,27" dtype_id="3">
                            <sel loc="s,385,35,385,36" dtype_id="3">
                              <varref loc="s,385,28,385,35" name="tx_data" dtype_id="27"/>
                              <const loc="s,385,36,385,37" name="3&apos;h5" dtype_id="22"/>
                              <const loc="s,385,35,385,36" name="32&apos;h1" dtype_id="11"/>
                            </sel>
                            <varref loc="s,385,15,385,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="s,386,25,386,27" dtype_id="10">
                            <const loc="s,386,28,386,38" name="4&apos;h8" dtype_id="68"/>
                            <varref loc="s,386,15,386,24" name="tx_cnt1us" dtype_id="10"/>
                          </assigndly>
                          <assigndly loc="s,387,25,387,27" dtype_id="10">
                            <const loc="s,387,28,387,30" name="4&apos;h5" dtype_id="10"/>
                            <varref loc="s,387,15,387,23" name="tx_state" dtype_id="10"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="s,389,14,389,15">
                    <const loc="s,389,12,389,14" name="4&apos;h5" dtype_id="10"/>
                    <if loc="s,389,16,389,18">
                      <varref loc="s,389,20,389,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="s,389,40,389,45">
                          <assigndly loc="s,390,25,390,27" dtype_id="3">
                            <sel loc="s,390,35,390,36" dtype_id="3">
                              <varref loc="s,390,28,390,35" name="tx_data" dtype_id="27"/>
                              <const loc="s,390,36,390,37" name="3&apos;h6" dtype_id="22"/>
                              <const loc="s,390,35,390,36" name="32&apos;h1" dtype_id="11"/>
                            </sel>
                            <varref loc="s,390,15,390,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="s,391,25,391,27" dtype_id="10">
                            <const loc="s,391,28,391,38" name="4&apos;h7" dtype_id="68"/>
                            <varref loc="s,391,15,391,24" name="tx_cnt1us" dtype_id="10"/>
                          </assigndly>
                          <assigndly loc="s,392,25,392,27" dtype_id="10">
                            <const loc="s,392,28,392,30" name="4&apos;h6" dtype_id="10"/>
                            <varref loc="s,392,15,392,23" name="tx_state" dtype_id="10"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="s,394,14,394,15">
                    <const loc="s,394,12,394,14" name="4&apos;h6" dtype_id="10"/>
                    <if loc="s,394,16,394,18">
                      <varref loc="s,394,20,394,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="s,394,40,394,45">
                          <assigndly loc="s,395,25,395,27" dtype_id="3">
                            <sel loc="s,395,35,395,36" dtype_id="3">
                              <varref loc="s,395,28,395,35" name="tx_data" dtype_id="27"/>
                              <const loc="s,395,36,395,37" name="3&apos;h7" dtype_id="22"/>
                              <const loc="s,395,35,395,36" name="32&apos;h1" dtype_id="11"/>
                            </sel>
                            <varref loc="s,395,15,395,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="s,396,25,396,27" dtype_id="10">
                            <const loc="s,396,28,396,38" name="4&apos;h8" dtype_id="68"/>
                            <varref loc="s,396,15,396,24" name="tx_cnt1us" dtype_id="10"/>
                          </assigndly>
                          <assigndly loc="s,397,25,397,27" dtype_id="10">
                            <const loc="s,397,28,397,30" name="4&apos;h7" dtype_id="10"/>
                            <varref loc="s,397,15,397,23" name="tx_state" dtype_id="10"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="s,399,14,399,15">
                    <const loc="s,399,12,399,14" name="4&apos;h7" dtype_id="10"/>
                    <if loc="s,399,16,399,18">
                      <varref loc="s,399,20,399,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="s,399,40,399,45">
                          <assigndly loc="s,400,25,400,27" dtype_id="3">
                            <const loc="s,400,28,400,32" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="s,400,15,400,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="s,401,25,401,27" dtype_id="10">
                            <const loc="s,401,28,401,40" name="4&apos;h8" dtype_id="68"/>
                            <varref loc="s,401,15,401,24" name="tx_cnt1us" dtype_id="10"/>
                          </assigndly>
                          <assigndly loc="s,402,25,402,27" dtype_id="10">
                            <const loc="s,402,28,402,32" name="4&apos;h8" dtype_id="10"/>
                            <varref loc="s,402,15,402,23" name="tx_state" dtype_id="10"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="s,411,16,411,17">
                    <const loc="s,411,12,411,16" name="4&apos;h8" dtype_id="10"/>
                    <if loc="s,411,18,411,20">
                      <varref loc="s,411,22,411,32" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="s,411,42,411,47">
                          <assigndly loc="s,412,25,412,27" dtype_id="10">
                            <const loc="s,412,28,412,32" name="4&apos;he" dtype_id="10"/>
                            <varref loc="s,412,15,412,23" name="tx_state" dtype_id="10"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="s,415,12,415,19">
                    <begin loc="s,415,21,415,26"/>
                  </caseitem>
                </case>
              </begin>
            </begin>
            <begin>
              <begin loc="s,324,27,324,32">
                <assigndly loc="s,325,20,325,22" dtype_id="10">
                  <const loc="s,325,23,325,27" name="4&apos;he" dtype_id="10"/>
                  <varref loc="s,325,10,325,18" name="tx_state" dtype_id="10"/>
                </assigndly>
                <assigndly loc="s,326,20,326,22" dtype_id="10">
                  <const loc="s,326,23,326,25" name="4&apos;h0" dtype_id="10"/>
                  <varref loc="s,326,10,326,19" name="tx_cnt1us" dtype_id="10"/>
                </assigndly>
                <assigndly loc="s,328,20,328,22" dtype_id="3">
                  <const loc="s,328,23,328,27" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="s,328,10,328,17" name="uart_tx" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <instance loc="s,425,6,425,15" name="u_tx_fifo" defName="sync_fifo_ram__D8" origName="u_tx_fifo">
        <port loc="s,428,8,428,14" name="arst_n" direction="in" portIndex="1">
          <varref loc="s,428,19,428,25" name="arst_n" dtype_id="3"/>
        </port>
        <port loc="s,429,8,429,11" name="clk" direction="in" portIndex="2">
          <varref loc="s,429,19,429,22" name="clk" dtype_id="3"/>
        </port>
        <port loc="s,431,8,431,11" name="din" direction="in" portIndex="3">
          <varxref loc="s,431,23,431,35" name="uart_tx_data" dtype_id="27" dotted="csr"/>
        </port>
        <port loc="s,432,8,432,10" name="we" direction="in" portIndex="4">
          <varxref loc="s,432,23,432,36" name="uart_tx_write" dtype_id="3" dotted="csr"/>
        </port>
        <port loc="s,433,8,433,10" name="re" direction="in" portIndex="5">
          <varref loc="s,433,19,433,29" name="tx_fifo_re" dtype_id="3"/>
        </port>
        <port loc="s,436,8,436,14" name="dcount" direction="out" portIndex="6"/>
        <port loc="s,437,8,437,13" name="empty" direction="out" portIndex="7">
          <varref loc="s,437,19,437,32" name="tx_fifo_empty" dtype_id="3"/>
        </port>
        <port loc="s,438,8,438,12" name="full" direction="out" portIndex="8">
          <varxref loc="s,438,23,438,35" name="uart_tx_busy" dtype_id="3" dotted="csr"/>
        </port>
        <port loc="s,440,8,440,17" name="dout_comb" direction="out" portIndex="9">
          <varref loc="s,440,19,440,26" name="tx_data" dtype_id="27"/>
        </port>
        <port loc="s,443,8,443,12" name="dout" direction="out" portIndex="10"/>
      </instance>
      <initial loc="s,450,22,450,23">
        <assign loc="s,450,22,450,23" dtype_id="3">
          <const loc="s,450,24,450,26" name="1&apos;h0" dtype_id="3"/>
          <varref loc="s,450,11,450,18" name="imem_we" dtype_id="3"/>
        </assign>
      </initial>
      <initial loc="s,451,22,451,23">
        <assign loc="s,451,22,451,23" dtype_id="20">
          <const loc="s,451,24,451,26" name="30&apos;h0" dtype_id="67"/>
          <varref loc="s,451,11,451,21" name="imem_waddr" dtype_id="20"/>
        </assign>
      </initial>
      <initial loc="s,452,22,452,23">
        <assign loc="s,452,22,452,23" dtype_id="11">
          <const loc="s,452,24,452,26" name="32&apos;h0" dtype_id="11"/>
          <varref loc="s,452,11,452,20" name="imem_wdat" dtype_id="11"/>
        </assign>
      </initial>
    </module>
    <module loc="t,17,8,17,16" name="debounce" origName="debounce">
      <var loc="t,18,18,18,24" name="ACTIVE" dtype_id="53" vartype="bit" origName="ACTIVE" param="true">
        <const loc="t,18,27,18,31" name="1&apos;h1" dtype_id="3"/>
      </var>
      <var loc="t,20,18,20,24" name="arst_n" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="arst_n"/>
      <var loc="t,21,18,21,21" name="clk" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="clk"/>
      <var loc="t,22,18,22,27" name="tick_15us" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="tick_15us"/>
      <var loc="t,24,18,24,21" name="inp" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="inp"/>
      <var loc="t,25,18,25,21" name="out" dtype_id="3" dir="output" pinIndex="5" vartype="logic" origName="out"/>
      <var loc="t,28,17,28,21" name="pipe" dtype_id="4" vartype="logic" origName="pipe"/>
      <always loc="t,30,4,30,13">
        <sentree loc="t,30,14,30,15">
          <senitem loc="t,30,17,30,24" edgeType="NEG">
            <varref loc="t,30,25,30,31" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="t,30,35,30,42" edgeType="POS">
            <varref loc="t,30,43,30,46" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="t,30,48,30,53">
          <if loc="t,33,6,33,8">
            <varref loc="t,33,10,33,16" name="arst_n" dtype_id="3"/>
            <begin>
              <if loc="t,40,11,40,13">
                <varref loc="t,40,15,40,24" name="tick_15us" dtype_id="3"/>
                <begin>
                  <begin loc="t,40,34,40,39">
                    <assigndly loc="t,41,14,41,16" dtype_id="4">
                      <concat loc="t,41,27,41,28" dtype_id="4">
                        <sel loc="t,41,22,41,23" dtype_id="6">
                          <varref loc="t,41,18,41,22" name="pipe" dtype_id="4"/>
                          <const loc="t,41,25,41,26" name="2&apos;h0" dtype_id="13"/>
                          <const loc="t,41,23,41,24" name="32&apos;h2" dtype_id="11"/>
                        </sel>
                        <varref loc="t,41,29,41,32" name="inp" dtype_id="3"/>
                      </concat>
                      <varref loc="t,41,9,41,13" name="pipe" dtype_id="4"/>
                    </assigndly>
                    <assigndly loc="t,42,14,42,16" dtype_id="3">
                      <eq loc="t,42,23,42,25" dtype_id="3">
                        <const loc="t,42,28,42,29" name="3&apos;h7" dtype_id="4"/>
                        <varref loc="t,42,18,42,22" name="pipe" dtype_id="4"/>
                      </eq>
                      <varref loc="t,42,9,42,12" name="out" dtype_id="3"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="t,33,26,33,31">
                <assigndly loc="t,34,14,34,16" dtype_id="4">
                  <const loc="t,34,19,34,20" name="3&apos;h0" dtype_id="4"/>
                  <varref loc="t,34,9,34,13" name="pipe" dtype_id="4"/>
                </assigndly>
                <assigndly loc="t,35,14,35,16" dtype_id="3">
                  <const loc="t,35,20,35,21" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="t,35,9,35,12" name="out" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
    </module>
    <module loc="y,60,8,60,15" name="soc_cpu" origName="soc_cpu">
      <var loc="y,61,23,61,33" name="ADDR_RESET" dtype_id="11" vartype="logic" origName="ADDR_RESET" param="true">
        <const loc="y,61,40,61,54" name="32&apos;h0" dtype_id="11"/>
      </var>
      <var loc="y,62,23,62,37" name="NUM_WORDS_IMEM" dtype_id="1" vartype="int" origName="NUM_WORDS_IMEM" param="true">
        <const loc="y,62,40,62,44" name="32&apos;sh2000" dtype_id="2"/>
      </var>
      <var loc="y,64,23,64,26" name="bus" dtype_id="73" vartype="ifaceref" origName="bus"/>
      <var loc="y,67,23,67,30" name="imem_we" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="imem_we"/>
      <var loc="y,68,23,68,33" name="imem_waddr" dtype_id="20" dir="input" pinIndex="3" vartype="logic" origName="imem_waddr"/>
      <var loc="y,69,23,69,32" name="imem_wdat" dtype_id="11" dir="input" pinIndex="4" vartype="logic" origName="imem_wdat"/>
      <var loc="y,72,17,72,26" name="cpu_valid" dtype_id="3" vartype="logic" origName="cpu_valid"/>
      <var loc="y,73,17,73,26" name="cpu_instr" dtype_id="3" vartype="logic" origName="cpu_instr"/>
      <var loc="y,74,17,74,26" name="cpu_ready" dtype_id="3" vartype="logic" origName="cpu_ready"/>
      <var loc="y,75,17,75,25" name="cpu_addr" dtype_id="11" vartype="logic" origName="cpu_addr"/>
      <var loc="y,76,17,76,26" name="cpu_wdata" dtype_id="11" vartype="logic" origName="cpu_wdata"/>
      <var loc="y,77,17,77,26" name="cpu_wstrb" dtype_id="10" vartype="logic" origName="cpu_wstrb"/>
      <var loc="y,78,17,78,26" name="cpu_rdata" dtype_id="11" vartype="logic" origName="cpu_rdata"/>
      <var loc="y,80,17,80,25" name="imem_vld" dtype_id="3" vartype="logic" origName="imem_vld"/>
      <var loc="y,80,27,80,35" name="imem_rdy" dtype_id="3" vartype="logic" origName="imem_rdy"/>
      <var loc="y,81,17,81,26" name="imem_rdat" dtype_id="11" vartype="logic" origName="imem_rdat"/>
      <always loc="y,83,4,83,15">
        <begin loc="y,83,23,83,30" name="_decode">
          <assign loc="y,91,17,91,18" dtype_id="3">
            <eq loc="y,91,36,91,38" dtype_id="3">
              <const loc="y,91,39,91,41" name="4&apos;h0" dtype_id="10"/>
              <sel loc="y,91,28,91,29" dtype_id="10">
                <varref loc="y,91,20,91,28" name="cpu_addr" dtype_id="11"/>
                <const loc="y,91,32,91,34" name="5&apos;h1c" dtype_id="42"/>
                <const loc="y,91,29,91,31" name="32&apos;h4" dtype_id="11"/>
              </sel>
            </eq>
            <varref loc="y,91,7,91,16" name="cpu_instr" dtype_id="3"/>
          </assign>
          <assign loc="y,92,17,92,18" dtype_id="3">
            <and loc="y,92,30,92,31" dtype_id="3">
              <varref loc="y,92,20,92,29" name="cpu_valid" dtype_id="3"/>
              <varref loc="y,92,33,92,42" name="cpu_instr" dtype_id="3"/>
            </and>
            <varref loc="y,92,7,92,15" name="imem_vld" dtype_id="3"/>
          </assign>
          <assign loc="y,93,17,93,18" dtype_id="3">
            <and loc="y,93,30,93,31" dtype_id="3">
              <varref loc="y,93,20,93,29" name="cpu_valid" dtype_id="3"/>
              <not loc="y,93,32,93,33" dtype_id="3">
                <varref loc="y,93,33,93,42" name="cpu_instr" dtype_id="3"/>
              </not>
            </and>
            <varxref loc="y,93,11,93,14" name="vld" dtype_id="3" dotted="bus"/>
          </assign>
          <assign loc="y,95,17,95,18" dtype_id="10">
            <varref loc="y,95,20,95,29" name="cpu_wstrb" dtype_id="10"/>
            <varxref loc="y,95,11,95,13" name="we" dtype_id="10" dotted="bus"/>
          </assign>
          <assign loc="y,96,17,96,18" dtype_id="20">
            <sel loc="y,96,28,96,29" dtype_id="67">
              <varref loc="y,96,20,96,28" name="cpu_addr" dtype_id="11"/>
              <const loc="y,96,32,96,33" name="5&apos;h2" dtype_id="42"/>
              <const loc="y,96,29,96,31" name="32&apos;h1e" dtype_id="11"/>
            </sel>
            <varxref loc="y,96,11,96,15" name="addr" dtype_id="20" dotted="bus"/>
          </assign>
          <assign loc="y,97,17,97,18" dtype_id="11">
            <varref loc="y,97,20,97,29" name="cpu_wdata" dtype_id="11"/>
            <varxref loc="y,97,11,97,15" name="wdat" dtype_id="11" dotted="bus"/>
          </assign>
          <if loc="y,99,6,99,8">
            <varref loc="y,99,10,99,19" name="cpu_instr" dtype_id="3"/>
            <begin>
              <begin loc="y,99,29,99,34">
                <assign loc="y,100,20,100,21" dtype_id="3">
                  <varref loc="y,100,22,100,30" name="imem_rdy" dtype_id="3"/>
                  <varref loc="y,100,10,100,19" name="cpu_ready" dtype_id="3"/>
                </assign>
                <assign loc="y,101,20,101,21" dtype_id="11">
                  <varref loc="y,101,22,101,31" name="imem_rdat" dtype_id="11"/>
                  <varref loc="y,101,10,101,19" name="cpu_rdata" dtype_id="11"/>
                </assign>
              </begin>
            </begin>
            <begin>
              <begin loc="y,103,12,103,17">
                <assign loc="y,104,20,104,21" dtype_id="3">
                  <varxref loc="y,104,27,104,30" name="rdy" dtype_id="3" dotted="bus"/>
                  <varref loc="y,104,10,104,19" name="cpu_ready" dtype_id="3"/>
                </assign>
                <assign loc="y,105,20,105,21" dtype_id="11">
                  <varxref loc="y,105,27,105,31" name="rdat" dtype_id="11" dotted="bus"/>
                  <varref loc="y,105,10,105,19" name="cpu_rdata" dtype_id="11"/>
                </assign>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="y,115,18,115,29" name="trace_valid" dtype_id="3" vartype="logic" origName="trace_valid"/>
      <var loc="y,116,18,116,28" name="trace_data" dtype_id="74" vartype="logic" origName="trace_data"/>
      <instance loc="y,156,5,156,10" name="u_cpu" defName="picorv32__P0_S8000" origName="u_cpu">
        <port loc="y,157,9,157,12" name="clk" direction="in" portIndex="1">
          <varxref loc="y,157,27,157,30" name="clk" dtype_id="3" dotted="bus"/>
        </port>
        <port loc="y,158,9,158,15" name="resetn" direction="in" portIndex="2">
          <varxref loc="y,158,27,158,33" name="arst_n" dtype_id="3" dotted="bus"/>
        </port>
        <port loc="y,160,9,160,13" name="trap" direction="out" portIndex="3"/>
        <port loc="y,162,9,162,18" name="mem_valid" direction="out" portIndex="4">
          <varref loc="y,162,23,162,32" name="cpu_valid" dtype_id="3"/>
        </port>
        <port loc="y,163,9,163,18" name="mem_instr" direction="out" portIndex="5"/>
        <port loc="y,164,9,164,18" name="mem_ready" direction="in" portIndex="6">
          <varref loc="y,164,23,164,32" name="cpu_ready" dtype_id="3"/>
        </port>
        <port loc="y,166,9,166,17" name="mem_addr" direction="out" portIndex="7">
          <varref loc="y,166,23,166,31" name="cpu_addr" dtype_id="11"/>
        </port>
        <port loc="y,167,9,167,18" name="mem_wdata" direction="out" portIndex="8">
          <varref loc="y,167,23,167,32" name="cpu_wdata" dtype_id="11"/>
        </port>
        <port loc="y,168,9,168,18" name="mem_wstrb" direction="out" portIndex="9">
          <varref loc="y,168,23,168,32" name="cpu_wstrb" dtype_id="10"/>
        </port>
        <port loc="y,169,9,169,18" name="mem_rdata" direction="in" portIndex="10">
          <varref loc="y,169,23,169,32" name="cpu_rdata" dtype_id="11"/>
        </port>
        <port loc="y,172,9,172,20" name="mem_la_read" direction="out" portIndex="11"/>
        <port loc="y,173,9,173,21" name="mem_la_write" direction="out" portIndex="12"/>
        <port loc="y,174,9,174,20" name="mem_la_addr" direction="out" portIndex="13"/>
        <port loc="y,175,9,175,21" name="mem_la_wdata" direction="out" portIndex="14"/>
        <port loc="y,176,9,176,21" name="mem_la_wstrb" direction="out" portIndex="15"/>
        <port loc="y,179,9,179,19" name="pcpi_valid" direction="out" portIndex="16"/>
        <port loc="y,180,9,180,18" name="pcpi_insn" direction="out" portIndex="17"/>
        <port loc="y,181,9,181,19" name="pcpi_rsrc1" direction="out" portIndex="18"/>
        <port loc="y,182,9,182,19" name="pcpi_rsrc2" direction="out" portIndex="19"/>
        <port loc="y,184,9,184,16" name="pcpi_wr" direction="in" portIndex="20">
          <const loc="y,184,23,184,25" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="y,185,9,185,18" name="pcpi_rdst" direction="in" portIndex="21">
          <const loc="y,185,23,185,25" name="32&apos;h0" dtype_id="11"/>
        </port>
        <port loc="y,186,9,186,18" name="pcpi_wait" direction="in" portIndex="22">
          <const loc="y,186,23,186,25" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="y,187,9,187,19" name="pcpi_ready" direction="in" portIndex="23">
          <const loc="y,187,23,187,25" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="y,190,9,190,12" name="irq" direction="in" portIndex="24">
          <const loc="y,190,23,190,25" name="32&apos;h0" dtype_id="11"/>
        </port>
        <port loc="y,191,9,191,12" name="eoi" direction="out" portIndex="25"/>
        <port loc="y,194,9,194,20" name="trace_valid" direction="out" portIndex="26">
          <varref loc="y,194,23,194,34" name="trace_valid" dtype_id="3"/>
        </port>
        <port loc="y,195,9,195,19" name="trace_data" direction="out" portIndex="27">
          <varref loc="y,195,23,195,33" name="trace_data" dtype_id="74"/>
        </port>
      </instance>
      <instance loc="y,205,5,205,11" name="u_imem" defName="imem" origName="u_imem">
        <port loc="y,206,8,206,11" name="clk" direction="in" portIndex="1">
          <varxref loc="y,206,20,206,23" name="clk" dtype_id="3" dotted="bus"/>
        </port>
        <port loc="y,207,8,207,14" name="arst_n" direction="in" portIndex="2">
          <varxref loc="y,207,20,207,26" name="arst_n" dtype_id="3" dotted="bus"/>
        </port>
        <port loc="y,210,8,210,12" name="rvld" direction="in" portIndex="3">
          <varref loc="y,210,16,210,24" name="imem_vld" dtype_id="3"/>
        </port>
        <port loc="y,211,8,211,12" name="rrdy" direction="out" portIndex="4">
          <varref loc="y,211,16,211,24" name="imem_rdy" dtype_id="3"/>
        </port>
        <port loc="y,212,8,212,13" name="raddr" direction="in" portIndex="5">
          <sel loc="y,212,25,212,26" dtype_id="67">
            <varref loc="y,212,16,212,24" name="cpu_addr" dtype_id="11"/>
            <const loc="y,212,29,212,30" name="5&apos;h2" dtype_id="42"/>
            <const loc="y,212,26,212,28" name="32&apos;h1e" dtype_id="11"/>
          </sel>
        </port>
        <port loc="y,213,8,213,12" name="rdat" direction="out" portIndex="6">
          <varref loc="y,213,16,213,25" name="imem_rdat" dtype_id="11"/>
        </port>
        <port loc="y,216,8,216,10" name="we" direction="in" portIndex="7">
          <varref loc="y,216,16,216,23" name="imem_we" dtype_id="3"/>
        </port>
        <port loc="y,217,8,217,13" name="waddr" direction="in" portIndex="8">
          <varref loc="y,217,16,217,26" name="imem_waddr" dtype_id="20"/>
        </port>
        <port loc="y,218,8,218,12" name="wdat" direction="in" portIndex="9">
          <varref loc="y,218,16,218,25" name="imem_wdat" dtype_id="11"/>
        </port>
      </instance>
    </module>
    <module loc="bb,32,8,32,15" name="soc_csr" origName="soc_csr">
      <var loc="bb,36,16,36,19" name="bus" dtype_id="75" vartype="ifaceref" origName="bus"/>
      <var loc="bb,37,16,37,19" name="csr" dtype_id="76" vartype="ifaceref" origName="csr"/>
      <var loc="bb,43,11,43,20" name="any_write" dtype_id="3" vartype="logic" origName="any_write"/>
      <var loc="bb,43,22,43,27" name="write" dtype_id="3" vartype="logic" origName="write"/>
      <var loc="bb,43,29,43,33" name="read" dtype_id="3" vartype="logic" origName="read"/>
      <var loc="bb,44,11,44,14" name="sel" dtype_id="77" vartype="sel_t" origName="sel"/>
      <always loc="bb,46,4,46,15">
        <begin loc="bb,46,16,46,21">
          <assign loc="bb,49,17,49,18" dtype_id="3">
            <redor loc="bb,49,19,49,20" dtype_id="3">
              <varxref loc="bb,49,24,49,26" name="we" dtype_id="10" dotted="bus"/>
            </redor>
            <varref loc="bb,49,7,49,16" name="any_write" dtype_id="3"/>
          </assign>
          <assign loc="bb,51,13,51,14" dtype_id="3">
            <and loc="bb,51,23,51,24" dtype_id="3">
              <varxref loc="bb,51,19,51,22" name="vld" dtype_id="3" dotted="bus"/>
              <varref loc="bb,51,26,51,35" name="any_write" dtype_id="3"/>
            </and>
            <varref loc="bb,51,7,51,12" name="write" dtype_id="3"/>
          </assign>
          <assign loc="bb,52,13,52,14" dtype_id="3">
            <and loc="bb,52,23,52,24" dtype_id="3">
              <varxref loc="bb,52,19,52,22" name="vld" dtype_id="3" dotted="bus"/>
              <not loc="bb,52,25,52,26" dtype_id="3">
                <varref loc="bb,52,26,52,35" name="any_write" dtype_id="3"/>
              </not>
            </and>
            <varref loc="bb,52,7,52,11" name="read" dtype_id="3"/>
          </assign>
          <assign loc="bb,54,11,54,12" dtype_id="77">
            <const loc="bb,54,13,54,15" name="10&apos;h0" dtype_id="12"/>
            <varref loc="bb,54,7,54,10" name="sel" dtype_id="77"/>
          </assign>
          <case loc="bb,56,14,56,18">
            <extend loc="bb,56,28,56,29" dtype_id="11" width="32" widthminv="4">
              <sel loc="bb,56,28,56,29" dtype_id="10">
                <varxref loc="bb,56,24,56,28" name="addr" dtype_id="20" dotted="bus"/>
                <const loc="bb,56,42,56,43" name="5&apos;h0" dtype_id="42"/>
                <const loc="bb,56,29,56,41" name="32&apos;h4" dtype_id="11"/>
              </sel>
            </extend>
            <caseitem loc="bb,57,23,57,24">
              <const loc="bb,57,10,57,22" name="32&apos;h0" dtype_id="11"/>
              <assign loc="bb,57,38,57,39" dtype_id="3">
                <const loc="bb,57,40,57,42" name="1&apos;h1" dtype_id="3"/>
                <sel loc="bb,57,30,57,37" dtype_id="3">
                  <varref loc="bb,57,26,57,29" name="sel" dtype_id="77"/>
                  <const loc="bb,57,30,57,37" name="32&apos;h9" dtype_id="11"/>
                  <const loc="bb,57,30,57,37" name="32&apos;h1" dtype_id="11"/>
                </sel>
              </assign>
            </caseitem>
            <caseitem loc="bb,58,23,58,24">
              <const loc="bb,58,10,58,22" name="32&apos;h1" dtype_id="11"/>
              <assign loc="bb,58,38,58,39" dtype_id="3">
                <const loc="bb,58,40,58,42" name="1&apos;h1" dtype_id="3"/>
                <sel loc="bb,58,30,58,37" dtype_id="3">
                  <varref loc="bb,58,26,58,29" name="sel" dtype_id="77"/>
                  <const loc="bb,58,30,58,37" name="32&apos;h8" dtype_id="11"/>
                  <const loc="bb,58,30,58,37" name="32&apos;h1" dtype_id="11"/>
                </sel>
              </assign>
            </caseitem>
            <caseitem loc="bb,60,23,60,24">
              <const loc="bb,60,10,60,22" name="32&apos;h2" dtype_id="11"/>
              <assign loc="bb,60,38,60,39" dtype_id="3">
                <const loc="bb,60,40,60,42" name="1&apos;h1" dtype_id="3"/>
                <sel loc="bb,60,30,60,37" dtype_id="3">
                  <varref loc="bb,60,26,60,29" name="sel" dtype_id="77"/>
                  <const loc="bb,60,30,60,37" name="32&apos;h7" dtype_id="11"/>
                  <const loc="bb,60,30,60,37" name="32&apos;h1" dtype_id="11"/>
                </sel>
              </assign>
            </caseitem>
            <caseitem loc="bb,61,23,61,24">
              <const loc="bb,61,10,61,22" name="32&apos;h3" dtype_id="11"/>
              <assign loc="bb,61,38,61,39" dtype_id="3">
                <const loc="bb,61,40,61,42" name="1&apos;h1" dtype_id="3"/>
                <sel loc="bb,61,30,61,37" dtype_id="3">
                  <varref loc="bb,61,26,61,29" name="sel" dtype_id="77"/>
                  <const loc="bb,61,30,61,37" name="32&apos;h6" dtype_id="11"/>
                  <const loc="bb,61,30,61,37" name="32&apos;h1" dtype_id="11"/>
                </sel>
              </assign>
            </caseitem>
            <caseitem loc="bb,63,23,63,24">
              <const loc="bb,63,10,63,22" name="32&apos;h4" dtype_id="11"/>
              <assign loc="bb,63,38,63,39" dtype_id="3">
                <const loc="bb,63,40,63,42" name="1&apos;h1" dtype_id="3"/>
                <sel loc="bb,63,30,63,37" dtype_id="3">
                  <varref loc="bb,63,26,63,29" name="sel" dtype_id="77"/>
                  <const loc="bb,63,30,63,37" name="32&apos;h5" dtype_id="11"/>
                  <const loc="bb,63,30,63,37" name="32&apos;h1" dtype_id="11"/>
                </sel>
              </assign>
            </caseitem>
            <caseitem loc="bb,64,23,64,24">
              <const loc="bb,64,10,64,22" name="32&apos;h5" dtype_id="11"/>
              <assign loc="bb,64,38,64,39" dtype_id="3">
                <const loc="bb,64,40,64,42" name="1&apos;h1" dtype_id="3"/>
                <sel loc="bb,64,30,64,37" dtype_id="3">
                  <varref loc="bb,64,26,64,29" name="sel" dtype_id="77"/>
                  <const loc="bb,64,30,64,37" name="32&apos;h4" dtype_id="11"/>
                  <const loc="bb,64,30,64,37" name="32&apos;h1" dtype_id="11"/>
                </sel>
              </assign>
            </caseitem>
            <caseitem loc="bb,66,23,66,24">
              <const loc="bb,66,10,66,18" name="32&apos;h6" dtype_id="11"/>
              <assign loc="bb,66,38,66,39" dtype_id="3">
                <const loc="bb,66,40,66,42" name="1&apos;h1" dtype_id="3"/>
                <sel loc="bb,66,30,66,33" dtype_id="3">
                  <varref loc="bb,66,26,66,29" name="sel" dtype_id="77"/>
                  <const loc="bb,66,30,66,33" name="32&apos;h3" dtype_id="11"/>
                  <const loc="bb,66,30,66,33" name="32&apos;h1" dtype_id="11"/>
                </sel>
              </assign>
            </caseitem>
            <caseitem loc="bb,67,23,67,24">
              <const loc="bb,67,10,67,18" name="32&apos;h7" dtype_id="11"/>
              <assign loc="bb,67,38,67,39" dtype_id="3">
                <const loc="bb,67,40,67,42" name="1&apos;h1" dtype_id="3"/>
                <sel loc="bb,67,30,67,33" dtype_id="3">
                  <varref loc="bb,67,26,67,29" name="sel" dtype_id="77"/>
                  <const loc="bb,67,30,67,33" name="32&apos;h2" dtype_id="11"/>
                  <const loc="bb,67,30,67,33" name="32&apos;h1" dtype_id="11"/>
                </sel>
              </assign>
            </caseitem>
            <caseitem loc="bb,69,23,69,24">
              <const loc="bb,69,10,69,19" name="32&apos;h8" dtype_id="11"/>
              <assign loc="bb,69,38,69,39" dtype_id="3">
                <const loc="bb,69,40,69,42" name="1&apos;h1" dtype_id="3"/>
                <sel loc="bb,69,30,69,34" dtype_id="3">
                  <varref loc="bb,69,26,69,29" name="sel" dtype_id="77"/>
                  <const loc="bb,69,30,69,34" name="32&apos;h1" dtype_id="11"/>
                  <const loc="bb,69,30,69,34" name="32&apos;h1" dtype_id="11"/>
                </sel>
              </assign>
            </caseitem>
            <caseitem loc="bb,70,23,70,24">
              <const loc="bb,70,10,70,19" name="32&apos;h9" dtype_id="11"/>
              <assign loc="bb,70,38,70,39" dtype_id="3">
                <const loc="bb,70,40,70,42" name="1&apos;h1" dtype_id="3"/>
                <sel loc="bb,70,30,70,34" dtype_id="3">
                  <varref loc="bb,70,26,70,29" name="sel" dtype_id="77"/>
                  <const loc="bb,70,30,70,34" name="32&apos;h0" dtype_id="11"/>
                  <const loc="bb,70,30,70,34" name="32&apos;h1" dtype_id="11"/>
                </sel>
              </assign>
            </caseitem>
            <caseitem loc="bb,72,10,72,17">
              <begin loc="bb,72,19,72,24"/>
            </caseitem>
          </case>
        </begin>
      </always>
      <always loc="bb,79,4,79,13">
        <sentree loc="bb,79,14,79,15">
          <senitem loc="bb,79,38,79,45" edgeType="POS">
            <varxref loc="bb,79,50,79,53" name="clk" dtype_id="3" dotted="bus"/>
          </senitem>
          <senitem loc="bb,79,16,79,23" edgeType="NEG">
            <varxref loc="bb,79,28,79,34" name="arst_n" dtype_id="3" dotted="bus"/>
          </senitem>
        </sentree>
        <begin loc="bb,79,62,79,68" name="wr_reg">
          <if loc="bb,80,7,80,9">
            <varxref loc="bb,80,15,80,21" name="arst_n" dtype_id="3" dotted="bus"/>
            <begin>
              <if loc="bb,91,12,91,14">
                <varref loc="bb,91,16,91,21" name="write" dtype_id="3"/>
                <begin>
                  <begin loc="bb,91,29,91,34">
                    <case loc="bb,92,17,92,21">
                      <const loc="bb,92,23,92,25" name="1&apos;h1" dtype_id="3"/>
                      <caseitem loc="bb,93,21,93,22">
                        <sel loc="bb,93,17,93,20" dtype_id="3">
                          <varref loc="bb,93,13,93,16" name="sel" dtype_id="77"/>
                          <const loc="bb,93,17,93,20" name="32&apos;h3" dtype_id="11"/>
                          <const loc="bb,93,17,93,20" name="32&apos;h1" dtype_id="11"/>
                        </sel>
                        <assigndly loc="bb,93,42,93,44" dtype_id="21">
                          <sel loc="bb,93,53,93,54" dtype_id="21">
                            <varxref loc="bb,93,49,93,53" name="wdat" dtype_id="11" dotted="bus"/>
                            <const loc="bb,93,56,93,57" name="5&apos;h0" dtype_id="42"/>
                            <const loc="bb,93,54,93,55" name="32&apos;h6" dtype_id="11"/>
                          </sel>
                          <varxref loc="bb,93,27,93,30" name="gpo" dtype_id="21" dotted="csr"/>
                        </assigndly>
                      </caseitem>
                      <caseitem loc="bb,96,21,96,22">
                        <sel loc="bb,96,17,96,21" dtype_id="3">
                          <varref loc="bb,96,13,96,16" name="sel" dtype_id="77"/>
                          <const loc="bb,96,17,96,21" name="32&apos;h1" dtype_id="11"/>
                          <const loc="bb,96,17,96,21" name="32&apos;h1" dtype_id="11"/>
                        </sel>
                        <if loc="bb,96,23,96,25">
                          <not loc="bb,96,41,96,43" dtype_id="3">
                            <varxref loc="bb,96,31,96,40" name="dac1_busy" dtype_id="3" dotted="csr"/>
                          </not>
                          <begin>
                            <begin loc="bb,96,50,96,55">
                              <assigndly loc="bb,97,42,97,44" dtype_id="12">
                                <sel loc="bb,97,53,97,54" dtype_id="12">
                                  <varxref loc="bb,97,49,97,53" name="wdat" dtype_id="11" dotted="bus"/>
                                  <const loc="bb,97,57,97,59" name="5&apos;h10" dtype_id="42"/>
                                  <const loc="bb,97,54,97,56" name="32&apos;ha" dtype_id="11"/>
                                </sel>
                                <varxref loc="bb,97,27,97,41" name="dac1_hann_step" dtype_id="12" dotted="csr"/>
                              </assigndly>
                              <assigndly loc="bb,98,42,98,44" dtype_id="51">
                                <sel loc="bb,98,53,98,54" dtype_id="51">
                                  <varxref loc="bb,98,49,98,53" name="wdat" dtype_id="11" dotted="bus"/>
                                  <const loc="bb,98,57,98,58" name="5&apos;h0" dtype_id="42"/>
                                  <const loc="bb,98,54,98,56" name="32&apos;hf" dtype_id="11"/>
                                </sel>
                                <varxref loc="bb,98,27,98,40" name="dac1_sin_tune" dtype_id="51" dotted="csr"/>
                              </assigndly>
                            </begin>
                          </begin>
                        </if>
                      </caseitem>
                      <caseitem loc="bb,102,21,102,22">
                        <sel loc="bb,102,17,102,21" dtype_id="3">
                          <varref loc="bb,102,13,102,16" name="sel" dtype_id="77"/>
                          <const loc="bb,102,17,102,21" name="32&apos;h0" dtype_id="11"/>
                          <const loc="bb,102,17,102,21" name="32&apos;h1" dtype_id="11"/>
                        </sel>
                        <if loc="bb,102,23,102,25">
                          <not loc="bb,102,41,102,43" dtype_id="3">
                            <varxref loc="bb,102,31,102,40" name="dac2_busy" dtype_id="3" dotted="csr"/>
                          </not>
                          <begin>
                            <begin loc="bb,102,50,102,55">
                              <assigndly loc="bb,103,42,103,44" dtype_id="12">
                                <sel loc="bb,103,53,103,54" dtype_id="12">
                                  <varxref loc="bb,103,49,103,53" name="wdat" dtype_id="11" dotted="bus"/>
                                  <const loc="bb,103,57,103,59" name="5&apos;h10" dtype_id="42"/>
                                  <const loc="bb,103,54,103,56" name="32&apos;ha" dtype_id="11"/>
                                </sel>
                                <varxref loc="bb,103,27,103,41" name="dac2_hann_step" dtype_id="12" dotted="csr"/>
                              </assigndly>
                              <assigndly loc="bb,104,42,104,44" dtype_id="51">
                                <sel loc="bb,104,53,104,54" dtype_id="51">
                                  <varxref loc="bb,104,49,104,53" name="wdat" dtype_id="11" dotted="bus"/>
                                  <const loc="bb,104,57,104,58" name="5&apos;h0" dtype_id="42"/>
                                  <const loc="bb,104,54,104,56" name="32&apos;hf" dtype_id="11"/>
                                </sel>
                                <varxref loc="bb,104,27,104,40" name="dac2_sin_tune" dtype_id="51" dotted="csr"/>
                              </assigndly>
                            </begin>
                          </begin>
                        </if>
                      </caseitem>
                      <caseitem loc="bb,107,13,107,20">
                        <begin loc="bb,107,22,107,27"/>
                      </caseitem>
                    </case>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="bb,80,29,80,34">
                <assigndly loc="bb,81,29,81,31" dtype_id="21">
                  <const loc="bb,81,32,81,40" name="6&apos;h0" dtype_id="21"/>
                  <varxref loc="bb,81,14,81,17" name="gpo" dtype_id="21" dotted="csr"/>
                </assigndly>
                <assigndly loc="bb,83,29,83,31" dtype_id="12">
                  <const loc="bb,83,41,83,50" name="10&apos;h0" dtype_id="78"/>
                  <varxref loc="bb,83,14,83,28" name="dac1_hann_step" dtype_id="12" dotted="csr"/>
                </assigndly>
                <assigndly loc="bb,84,29,84,31" dtype_id="51">
                  <const loc="bb,84,41,84,49" name="15&apos;h0" dtype_id="51"/>
                  <varxref loc="bb,84,14,84,27" name="dac1_sin_tune" dtype_id="51" dotted="csr"/>
                </assigndly>
                <assigndly loc="bb,86,29,86,31" dtype_id="12">
                  <const loc="bb,86,41,86,50" name="10&apos;h0" dtype_id="78"/>
                  <varxref loc="bb,86,14,86,28" name="dac2_hann_step" dtype_id="12" dotted="csr"/>
                </assigndly>
                <assigndly loc="bb,87,29,87,31" dtype_id="51">
                  <const loc="bb,87,41,87,49" name="15&apos;h0" dtype_id="51"/>
                  <varxref loc="bb,87,14,87,27" name="dac2_sin_tune" dtype_id="51" dotted="csr"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="bb,117,4,117,15">
        <begin loc="bb,117,23,117,27" name="trig">
          <assign loc="bb,118,27,118,28" dtype_id="3">
            <and loc="bb,118,35,118,36" dtype_id="3">
              <varref loc="bb,118,29,118,34" name="write" dtype_id="3"/>
              <sel loc="bb,118,41,118,48" dtype_id="3">
                <varref loc="bb,118,37,118,40" name="sel" dtype_id="77"/>
                <const loc="bb,118,41,118,48" name="32&apos;h9" dtype_id="11"/>
                <const loc="bb,118,41,118,48" name="32&apos;h1" dtype_id="11"/>
              </sel>
            </and>
            <varxref loc="bb,118,11,118,24" name="uart_tx_write" dtype_id="3" dotted="csr"/>
          </assign>
          <assign loc="bb,119,27,119,28" dtype_id="3">
            <and loc="bb,119,35,119,36" dtype_id="3">
              <varref loc="bb,119,29,119,33" name="read" dtype_id="3"/>
              <sel loc="bb,119,41,119,48" dtype_id="3">
                <varref loc="bb,119,37,119,40" name="sel" dtype_id="77"/>
                <const loc="bb,119,41,119,48" name="32&apos;h8" dtype_id="11"/>
                <const loc="bb,119,41,119,48" name="32&apos;h1" dtype_id="11"/>
              </sel>
            </and>
            <varxref loc="bb,119,11,119,23" name="uart_rx_read" dtype_id="3" dotted="csr"/>
          </assign>
          <assign loc="bb,121,27,121,28" dtype_id="3">
            <and loc="bb,121,35,121,36" dtype_id="3">
              <varref loc="bb,121,29,121,34" name="write" dtype_id="3"/>
              <sel loc="bb,121,41,121,48" dtype_id="3">
                <varref loc="bb,121,37,121,40" name="sel" dtype_id="77"/>
                <const loc="bb,121,41,121,48" name="32&apos;h7" dtype_id="11"/>
                <const loc="bb,121,41,121,48" name="32&apos;h1" dtype_id="11"/>
              </sel>
            </and>
            <varxref loc="bb,121,11,121,24" name="adc1_tx_write" dtype_id="3" dotted="csr"/>
          </assign>
          <assign loc="bb,122,27,122,28" dtype_id="3">
            <and loc="bb,122,35,122,36" dtype_id="3">
              <varref loc="bb,122,29,122,34" name="write" dtype_id="3"/>
              <sel loc="bb,122,41,122,48" dtype_id="3">
                <varref loc="bb,122,37,122,40" name="sel" dtype_id="77"/>
                <const loc="bb,122,41,122,48" name="32&apos;h5" dtype_id="11"/>
                <const loc="bb,122,41,122,48" name="32&apos;h1" dtype_id="11"/>
              </sel>
            </and>
            <varxref loc="bb,122,11,122,24" name="adc2_tx_write" dtype_id="3" dotted="csr"/>
          </assign>
          <assign loc="bb,124,27,124,28" dtype_id="3">
            <and loc="bb,124,35,124,36" dtype_id="3">
              <varref loc="bb,124,29,124,34" name="write" dtype_id="3"/>
              <sel loc="bb,124,41,124,45" dtype_id="3">
                <varref loc="bb,124,37,124,40" name="sel" dtype_id="77"/>
                <const loc="bb,124,41,124,45" name="32&apos;h1" dtype_id="11"/>
                <const loc="bb,124,41,124,45" name="32&apos;h1" dtype_id="11"/>
              </sel>
            </and>
            <varxref loc="bb,124,11,124,21" name="dac1_write" dtype_id="3" dotted="csr"/>
          </assign>
          <assign loc="bb,125,27,125,28" dtype_id="3">
            <and loc="bb,125,35,125,36" dtype_id="3">
              <varref loc="bb,125,29,125,34" name="write" dtype_id="3"/>
              <sel loc="bb,125,41,125,45" dtype_id="3">
                <varref loc="bb,125,37,125,40" name="sel" dtype_id="77"/>
                <const loc="bb,125,41,125,45" name="32&apos;h0" dtype_id="11"/>
                <const loc="bb,125,41,125,45" name="32&apos;h1" dtype_id="11"/>
              </sel>
            </and>
            <varxref loc="bb,125,11,125,21" name="dac2_write" dtype_id="3" dotted="csr"/>
          </assign>
          <assign loc="bb,128,27,128,28" dtype_id="27">
            <sel loc="bb,128,37,128,38" dtype_id="27">
              <varxref loc="bb,128,33,128,37" name="wdat" dtype_id="11" dotted="bus"/>
              <const loc="bb,128,40,128,41" name="5&apos;h0" dtype_id="42"/>
              <const loc="bb,128,38,128,39" name="32&apos;h8" dtype_id="11"/>
            </sel>
            <varxref loc="bb,128,11,128,23" name="uart_tx_data" dtype_id="27" dotted="csr"/>
          </assign>
          <assign loc="bb,130,27,130,28" dtype_id="3">
            <sel loc="bb,130,37,130,38" dtype_id="3">
              <varxref loc="bb,130,33,130,37" name="wdat" dtype_id="11" dotted="bus"/>
              <const loc="bb,130,38,130,40" name="5&apos;hf" dtype_id="42"/>
              <const loc="bb,130,37,130,38" name="32&apos;h1" dtype_id="11"/>
            </sel>
            <varxref loc="bb,130,11,130,23" name="adc1_tx_test" dtype_id="3" dotted="csr"/>
          </assign>
          <assign loc="bb,131,27,131,28" dtype_id="51">
            <sel loc="bb,131,37,131,38" dtype_id="51">
              <varxref loc="bb,131,33,131,37" name="wdat" dtype_id="11" dotted="bus"/>
              <const loc="bb,131,41,131,42" name="5&apos;h0" dtype_id="42"/>
              <const loc="bb,131,38,131,40" name="32&apos;hf" dtype_id="11"/>
            </sel>
            <varxref loc="bb,131,11,131,26" name="adc1_tx_time_us" dtype_id="51" dotted="csr"/>
          </assign>
          <assign loc="bb,133,27,133,28" dtype_id="3">
            <sel loc="bb,133,37,133,38" dtype_id="3">
              <varxref loc="bb,133,33,133,37" name="wdat" dtype_id="11" dotted="bus"/>
              <const loc="bb,133,38,133,40" name="5&apos;hf" dtype_id="42"/>
              <const loc="bb,133,37,133,38" name="32&apos;h1" dtype_id="11"/>
            </sel>
            <varxref loc="bb,133,11,133,23" name="adc2_tx_test" dtype_id="3" dotted="csr"/>
          </assign>
          <assign loc="bb,134,27,134,28" dtype_id="51">
            <sel loc="bb,134,37,134,38" dtype_id="51">
              <varxref loc="bb,134,33,134,37" name="wdat" dtype_id="11" dotted="bus"/>
              <const loc="bb,134,41,134,42" name="5&apos;h0" dtype_id="42"/>
              <const loc="bb,134,38,134,40" name="32&apos;hf" dtype_id="11"/>
            </sel>
            <varxref loc="bb,134,11,134,26" name="adc2_tx_time_us" dtype_id="51" dotted="csr"/>
          </assign>
        </begin>
      </always>
      <always loc="bb,141,4,141,15">
        <begin loc="bb,141,23,141,29" name="rd_mux">
          <assign loc="bb,142,16,142,17" dtype_id="11">
            <const loc="bb,142,18,142,20" name="32&apos;h0" dtype_id="11"/>
            <varxref loc="bb,142,11,142,15" name="rdat" dtype_id="11" dotted="bus"/>
          </assign>
          <case loc="bb,144,14,144,18">
            <const loc="bb,144,20,144,22" name="1&apos;h1" dtype_id="3"/>
            <caseitem loc="bb,147,24,147,25">
              <sel loc="bb,147,14,147,21" dtype_id="3">
                <varref loc="bb,147,10,147,13" name="sel" dtype_id="77"/>
                <const loc="bb,147,14,147,21" name="32&apos;h9" dtype_id="11"/>
                <const loc="bb,147,14,147,21" name="32&apos;h1" dtype_id="11"/>
              </sel>
              <assign loc="bb,147,41,147,42" dtype_id="3">
                <varxref loc="bb,147,47,147,59" name="uart_tx_busy" dtype_id="3" dotted="csr"/>
                <sel loc="bb,147,34,147,35" dtype_id="3">
                  <varxref loc="bb,147,30,147,34" name="rdat" dtype_id="11" dotted="bus"/>
                  <const loc="bb,147,35,147,37" name="5&apos;h1f" dtype_id="42"/>
                  <const loc="bb,147,34,147,35" name="32&apos;h1" dtype_id="11"/>
                </sel>
              </assign>
            </caseitem>
            <caseitem loc="bb,149,24,149,25">
              <sel loc="bb,149,14,149,21" dtype_id="3">
                <varref loc="bb,149,10,149,13" name="sel" dtype_id="77"/>
                <const loc="bb,149,14,149,21" name="32&apos;h8" dtype_id="11"/>
                <const loc="bb,149,14,149,21" name="32&apos;h1" dtype_id="11"/>
              </sel>
              <begin loc="bb,149,26,149,31">
                <assign loc="bb,150,41,150,42" dtype_id="3">
                  <sel loc="bb,150,55,150,60" dtype_id="71">
                    <varxref loc="bb,150,47,150,54" name="uart_rx" dtype_id="70" dotted="csr"/>
                    <const loc="bb,150,55,150,60" name="32&apos;h9" dtype_id="11"/>
                    <const loc="bb,150,55,150,60" name="32&apos;h1" dtype_id="11"/>
                  </sel>
                  <sel loc="bb,150,34,150,35" dtype_id="3">
                    <varxref loc="bb,150,30,150,34" name="rdat" dtype_id="11" dotted="bus"/>
                    <const loc="bb,150,35,150,37" name="5&apos;h1f" dtype_id="42"/>
                    <const loc="bb,150,34,150,35" name="32&apos;h1" dtype_id="11"/>
                  </sel>
                </assign>
                <assign loc="bb,151,41,151,42" dtype_id="3">
                  <sel loc="bb,151,55,151,60" dtype_id="69">
                    <varxref loc="bb,151,47,151,54" name="uart_rx" dtype_id="70" dotted="csr"/>
                    <const loc="bb,151,55,151,60" name="32&apos;h8" dtype_id="11"/>
                    <const loc="bb,151,55,151,60" name="32&apos;h1" dtype_id="11"/>
                  </sel>
                  <sel loc="bb,151,34,151,35" dtype_id="3">
                    <varxref loc="bb,151,30,151,34" name="rdat" dtype_id="11" dotted="bus"/>
                    <const loc="bb,151,35,151,37" name="5&apos;h1e" dtype_id="42"/>
                    <const loc="bb,151,34,151,35" name="32&apos;h1" dtype_id="11"/>
                  </sel>
                </assign>
                <assign loc="bb,152,41,152,42" dtype_id="27">
                  <sel loc="bb,152,55,152,59" dtype_id="27">
                    <varxref loc="bb,152,47,152,54" name="uart_rx" dtype_id="70" dotted="csr"/>
                    <const loc="bb,152,55,152,59" name="32&apos;h0" dtype_id="11"/>
                    <const loc="bb,152,55,152,59" name="32&apos;h8" dtype_id="11"/>
                  </sel>
                  <sel loc="bb,152,34,152,35" dtype_id="27">
                    <varxref loc="bb,152,30,152,34" name="rdat" dtype_id="11" dotted="bus"/>
                    <const loc="bb,152,37,152,38" name="5&apos;h0" dtype_id="42"/>
                    <const loc="bb,152,35,152,36" name="32&apos;h8" dtype_id="11"/>
                  </sel>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="bb,156,24,156,25">
              <sel loc="bb,156,14,156,21" dtype_id="3">
                <varref loc="bb,156,10,156,13" name="sel" dtype_id="77"/>
                <const loc="bb,156,14,156,21" name="32&apos;h7" dtype_id="11"/>
                <const loc="bb,156,14,156,21" name="32&apos;h1" dtype_id="11"/>
              </sel>
              <assign loc="bb,156,41,156,42" dtype_id="3">
                <varxref loc="bb,156,47,156,59" name="adc1_tx_busy" dtype_id="3" dotted="csr"/>
                <sel loc="bb,156,34,156,35" dtype_id="3">
                  <varxref loc="bb,156,30,156,34" name="rdat" dtype_id="11" dotted="bus"/>
                  <const loc="bb,156,35,156,37" name="5&apos;h1f" dtype_id="42"/>
                  <const loc="bb,156,34,156,35" name="32&apos;h1" dtype_id="11"/>
                </sel>
              </assign>
            </caseitem>
            <caseitem loc="bb,157,24,157,25">
              <sel loc="bb,157,14,157,21" dtype_id="3">
                <varref loc="bb,157,10,157,13" name="sel" dtype_id="77"/>
                <const loc="bb,157,14,157,21" name="32&apos;h6" dtype_id="11"/>
                <const loc="bb,157,14,157,21" name="32&apos;h1" dtype_id="11"/>
              </sel>
              <assign loc="bb,157,41,157,42" dtype_id="79">
                <varxref loc="bb,157,47,157,54" name="adc1_rx" dtype_id="79" dotted="csr"/>
                <sel loc="bb,157,34,157,35" dtype_id="79">
                  <varxref loc="bb,157,30,157,34" name="rdat" dtype_id="11" dotted="bus"/>
                  <const loc="bb,157,38,157,39" name="5&apos;h0" dtype_id="42"/>
                  <const loc="bb,157,35,157,37" name="32&apos;h11" dtype_id="11"/>
                </sel>
              </assign>
            </caseitem>
            <caseitem loc="bb,160,24,160,25">
              <sel loc="bb,160,14,160,21" dtype_id="3">
                <varref loc="bb,160,10,160,13" name="sel" dtype_id="77"/>
                <const loc="bb,160,14,160,21" name="32&apos;h5" dtype_id="11"/>
                <const loc="bb,160,14,160,21" name="32&apos;h1" dtype_id="11"/>
              </sel>
              <assign loc="bb,160,41,160,42" dtype_id="3">
                <varxref loc="bb,160,47,160,59" name="adc2_tx_busy" dtype_id="3" dotted="csr"/>
                <sel loc="bb,160,34,160,35" dtype_id="3">
                  <varxref loc="bb,160,30,160,34" name="rdat" dtype_id="11" dotted="bus"/>
                  <const loc="bb,160,35,160,37" name="5&apos;h1f" dtype_id="42"/>
                  <const loc="bb,160,34,160,35" name="32&apos;h1" dtype_id="11"/>
                </sel>
              </assign>
            </caseitem>
            <caseitem loc="bb,161,24,161,25">
              <sel loc="bb,161,14,161,21" dtype_id="3">
                <varref loc="bb,161,10,161,13" name="sel" dtype_id="77"/>
                <const loc="bb,161,14,161,21" name="32&apos;h4" dtype_id="11"/>
                <const loc="bb,161,14,161,21" name="32&apos;h1" dtype_id="11"/>
              </sel>
              <assign loc="bb,161,41,161,42" dtype_id="79">
                <varxref loc="bb,161,47,161,54" name="adc2_rx" dtype_id="79" dotted="csr"/>
                <sel loc="bb,161,34,161,35" dtype_id="79">
                  <varxref loc="bb,161,30,161,34" name="rdat" dtype_id="11" dotted="bus"/>
                  <const loc="bb,161,38,161,39" name="5&apos;h0" dtype_id="42"/>
                  <const loc="bb,161,35,161,37" name="32&apos;h11" dtype_id="11"/>
                </sel>
              </assign>
            </caseitem>
            <caseitem loc="bb,164,24,164,25">
              <sel loc="bb,164,14,164,17" dtype_id="3">
                <varref loc="bb,164,10,164,13" name="sel" dtype_id="77"/>
                <const loc="bb,164,14,164,17" name="32&apos;h2" dtype_id="11"/>
                <const loc="bb,164,14,164,17" name="32&apos;h1" dtype_id="11"/>
              </sel>
              <assign loc="bb,164,41,164,42" dtype_id="3">
                <varxref loc="bb,164,47,164,50" name="gpi" dtype_id="23" dotted="csr"/>
                <sel loc="bb,164,34,164,35" dtype_id="3">
                  <varxref loc="bb,164,30,164,34" name="rdat" dtype_id="11" dotted="bus"/>
                  <const loc="bb,164,35,164,36" name="5&apos;h0" dtype_id="42"/>
                  <const loc="bb,164,34,164,35" name="32&apos;h1" dtype_id="11"/>
                </sel>
              </assign>
            </caseitem>
            <caseitem loc="bb,167,24,167,25">
              <sel loc="bb,167,14,167,18" dtype_id="3">
                <varref loc="bb,167,10,167,13" name="sel" dtype_id="77"/>
                <const loc="bb,167,14,167,18" name="32&apos;h1" dtype_id="11"/>
                <const loc="bb,167,14,167,18" name="32&apos;h1" dtype_id="11"/>
              </sel>
              <assign loc="bb,167,41,167,42" dtype_id="3">
                <varxref loc="bb,167,47,167,56" name="dac1_busy" dtype_id="3" dotted="csr"/>
                <sel loc="bb,167,34,167,35" dtype_id="3">
                  <varxref loc="bb,167,30,167,34" name="rdat" dtype_id="11" dotted="bus"/>
                  <const loc="bb,167,35,167,37" name="5&apos;h1f" dtype_id="42"/>
                  <const loc="bb,167,34,167,35" name="32&apos;h1" dtype_id="11"/>
                </sel>
              </assign>
            </caseitem>
            <caseitem loc="bb,168,24,168,25">
              <sel loc="bb,168,14,168,18" dtype_id="3">
                <varref loc="bb,168,10,168,13" name="sel" dtype_id="77"/>
                <const loc="bb,168,14,168,18" name="32&apos;h0" dtype_id="11"/>
                <const loc="bb,168,14,168,18" name="32&apos;h1" dtype_id="11"/>
              </sel>
              <assign loc="bb,168,41,168,42" dtype_id="3">
                <varxref loc="bb,168,47,168,56" name="dac2_busy" dtype_id="3" dotted="csr"/>
                <sel loc="bb,168,34,168,35" dtype_id="3">
                  <varxref loc="bb,168,30,168,34" name="rdat" dtype_id="11" dotted="bus"/>
                  <const loc="bb,168,35,168,37" name="5&apos;h1f" dtype_id="42"/>
                  <const loc="bb,168,34,168,35" name="32&apos;h1" dtype_id="11"/>
                </sel>
              </assign>
            </caseitem>
            <caseitem loc="bb,170,10,170,17">
              <begin loc="bb,170,19,170,24"/>
            </caseitem>
          </case>
        </begin>
      </always>
      <contassign loc="bb,179,18,179,19" dtype_id="3">
        <const loc="bb,179,20,179,22" name="1&apos;h1" dtype_id="3"/>
        <varxref loc="bb,179,14,179,17" name="rdy" dtype_id="3" dotted="bus"/>
      </contassign>
    </module>
    <module loc="bf,20,8,20,17" name="soc_sdram" origName="soc_sdram">
      <var loc="bf,24,24,24,35" name="O_sdram_clk" dtype_id="3" dir="output" pinIndex="1" vartype="logic" origName="O_sdram_clk"/>
      <var loc="bf,25,24,25,35" name="O_sdram_cke" dtype_id="3" dir="output" pinIndex="2" vartype="logic" origName="O_sdram_cke"/>
      <var loc="bf,26,24,26,36" name="O_sdram_cs_n" dtype_id="3" dir="output" pinIndex="3" vartype="logic" origName="O_sdram_cs_n"/>
      <var loc="bf,28,24,28,37" name="O_sdram_ras_n" dtype_id="3" dir="output" pinIndex="4" vartype="logic" origName="O_sdram_ras_n"/>
      <var loc="bf,29,24,29,37" name="O_sdram_cas_n" dtype_id="3" dir="output" pinIndex="5" vartype="logic" origName="O_sdram_cas_n"/>
      <var loc="bf,30,24,30,37" name="O_sdram_wen_n" dtype_id="3" dir="output" pinIndex="6" vartype="logic" origName="O_sdram_wen_n"/>
      <var loc="bf,32,24,32,34" name="O_sdram_ba" dtype_id="6" dir="output" pinIndex="7" vartype="logic" origName="O_sdram_ba"/>
      <var loc="bf,33,24,33,36" name="O_sdram_addr" dtype_id="9" dir="output" pinIndex="8" vartype="logic" origName="O_sdram_addr"/>
      <var loc="bf,34,24,34,35" name="O_sdram_dqm" dtype_id="10" dir="output" pinIndex="9" vartype="logic" origName="O_sdram_dqm"/>
      <var loc="bf,36,24,36,35" name="IO_sdram_dq" dtype_id="11" dir="inout" pinIndex="10" vartype="logic" origName="IO_sdram_dq"/>
      <var loc="bf,39,24,39,27" name="bus" dtype_id="80" vartype="ifaceref" origName="bus"/>
      <var loc="bf,41,24,41,32" name="tick_1us" dtype_id="3" dir="input" pinIndex="12" vartype="logic" origName="tick_1us"/>
      <var loc="bf,42,24,42,36" name="tick_cca15us" dtype_id="3" dir="output" pinIndex="13" vartype="logic" origName="tick_cca15us"/>
      <instance loc="bf,45,13,45,16" name="pad" defName="sdram_if" origName="pad"/>
      <var loc="bf,45,13,45,16" name="pad__Viftop" dtype_id="81" vartype="ifaceref" origName="pad__Viftop"/>
      <instance loc="bf,47,15,47,27" name="u_sdram_ctrl" defName="sdram_ctrl" origName="u_sdram_ctrl">
        <port loc="bf,50,8,50,11" name="pad" portIndex="1">
          <varref loc="bf,50,22,50,25" name="pad__Viftop" dtype_id="81"/>
        </port>
        <port loc="bf,51,8,51,19" name="IO_sdram_dq" direction="inout" portIndex="2">
          <varref loc="bf,51,22,51,33" name="IO_sdram_dq" dtype_id="11"/>
        </port>
        <port loc="bf,54,8,54,14" name="arst_n" direction="in" portIndex="3">
          <varxref loc="bf,54,26,54,32" name="arst_n" dtype_id="3" dotted="bus"/>
        </port>
        <port loc="bf,55,8,55,11" name="clk" direction="in" portIndex="4">
          <varxref loc="bf,55,26,55,29" name="clk" dtype_id="3" dotted="bus"/>
        </port>
        <port loc="bf,57,8,57,16" name="tick_1us" direction="in" portIndex="5">
          <varref loc="bf,57,22,57,30" name="tick_1us" dtype_id="3"/>
        </port>
        <port loc="bf,58,8,58,20" name="tick_cca15us" direction="out" portIndex="6">
          <varref loc="bf,58,22,58,34" name="tick_cca15us" dtype_id="3"/>
        </port>
        <port loc="bf,61,8,61,11" name="vld" direction="in" portIndex="7">
          <varxref loc="bf,61,26,61,29" name="vld" dtype_id="3" dotted="bus"/>
        </port>
        <port loc="bf,62,8,62,12" name="addr" direction="in" portIndex="8">
          <sel loc="bf,62,30,62,31" dtype_id="82">
            <varxref loc="bf,62,26,62,30" name="addr" dtype_id="20" dotted="bus"/>
            <const loc="bf,62,34,62,35" name="5&apos;h0" dtype_id="42"/>
            <const loc="bf,62,31,62,33" name="32&apos;h15" dtype_id="11"/>
          </sel>
        </port>
        <port loc="bf,63,8,63,10" name="we" direction="in" portIndex="9">
          <varxref loc="bf,63,26,63,28" name="we" dtype_id="10" dotted="bus"/>
        </port>
        <port loc="bf,64,8,64,12" name="wdat" direction="in" portIndex="10">
          <varxref loc="bf,64,26,64,30" name="wdat" dtype_id="11" dotted="bus"/>
        </port>
        <port loc="bf,67,8,67,11" name="rdy" direction="out" portIndex="11">
          <varxref loc="bf,67,26,67,29" name="rdy" dtype_id="3" dotted="bus"/>
        </port>
        <port loc="bf,68,8,68,12" name="rdat" direction="out" portIndex="12">
          <varxref loc="bf,68,26,68,30" name="rdat" dtype_id="11" dotted="bus"/>
        </port>
      </instance>
      <contassign loc="bf,71,25,71,26" dtype_id="3">
        <varxref loc="bf,71,31,71,42" name="O_sdram_clk" dtype_id="3" dotted="pad"/>
        <varref loc="bf,71,11,71,22" name="O_sdram_clk" dtype_id="3"/>
      </contassign>
      <contassign loc="bf,72,25,72,26" dtype_id="3">
        <varxref loc="bf,72,31,72,42" name="O_sdram_cke" dtype_id="3" dotted="pad"/>
        <varref loc="bf,72,11,72,22" name="O_sdram_cke" dtype_id="3"/>
      </contassign>
      <contassign loc="bf,73,25,73,26" dtype_id="3">
        <varxref loc="bf,73,31,73,43" name="O_sdram_cs_n" dtype_id="3" dotted="pad"/>
        <varref loc="bf,73,11,73,23" name="O_sdram_cs_n" dtype_id="3"/>
      </contassign>
      <contassign loc="bf,75,25,75,26" dtype_id="3">
        <varxref loc="bf,75,31,75,44" name="O_sdram_ras_n" dtype_id="3" dotted="pad"/>
        <varref loc="bf,75,11,75,24" name="O_sdram_ras_n" dtype_id="3"/>
      </contassign>
      <contassign loc="bf,76,25,76,26" dtype_id="3">
        <varxref loc="bf,76,31,76,44" name="O_sdram_cas_n" dtype_id="3" dotted="pad"/>
        <varref loc="bf,76,11,76,24" name="O_sdram_cas_n" dtype_id="3"/>
      </contassign>
      <contassign loc="bf,77,25,77,26" dtype_id="3">
        <varxref loc="bf,77,31,77,44" name="O_sdram_wen_n" dtype_id="3" dotted="pad"/>
        <varref loc="bf,77,11,77,24" name="O_sdram_wen_n" dtype_id="3"/>
      </contassign>
      <contassign loc="bf,79,25,79,26" dtype_id="6">
        <varxref loc="bf,79,31,79,41" name="O_sdram_ba" dtype_id="6" dotted="pad"/>
        <varref loc="bf,79,11,79,21" name="O_sdram_ba" dtype_id="6"/>
      </contassign>
      <contassign loc="bf,80,25,80,26" dtype_id="9">
        <varxref loc="bf,80,31,80,43" name="O_sdram_addr" dtype_id="9" dotted="pad"/>
        <varref loc="bf,80,11,80,23" name="O_sdram_addr" dtype_id="9"/>
      </contassign>
      <contassign loc="bf,81,25,81,26" dtype_id="10">
        <varxref loc="bf,81,31,81,42" name="O_sdram_dqm" dtype_id="10" dotted="pad"/>
        <varref loc="bf,81,11,81,22" name="O_sdram_dqm" dtype_id="10"/>
      </contassign>
    </module>
    <module loc="bo,21,8,21,11" name="dac" origName="dac">
      <var loc="bo,22,24,22,30" name="arst_n" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="arst_n"/>
      <var loc="bo,23,24,23,30" name="clk_54" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="clk_54"/>
      <var loc="bo,24,24,24,33" name="strobe_27" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="strobe_27"/>
      <var loc="bo,26,24,26,27" name="csr" dtype_id="83" vartype="ifaceref" origName="csr"/>
      <var loc="bo,29,24,29,35" name="dac_clk_out" dtype_id="3" dir="output" pinIndex="5" vartype="logic" origName="dac_clk_out"/>
      <var loc="bo,30,24,30,31" name="dac_pwd" dtype_id="3" dir="output" pinIndex="6" vartype="logic" origName="dac_pwd">
        <const loc="bo,102,21,102,25" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bo,31,24,31,32" name="dac_data" dtype_id="12" dir="output" pinIndex="7" vartype="logic" origName="dac_data"/>
      <var loc="bo,37,17,37,26" name="mixd_data" dtype_id="84" vartype="" origName="mixd_data"/>
      <instance loc="bo,41,13,41,23" name="u_ping_gen" defName="ping_gen" origName="u_ping_gen">
        <port loc="bo,42,8,42,14" name="arst_n" direction="in" portIndex="1">
          <varref loc="bo,42,19,42,25" name="arst_n" dtype_id="3"/>
        </port>
        <port loc="bo,43,8,43,14" name="clk_54" direction="in" portIndex="2">
          <varref loc="bo,43,19,43,25" name="clk_54" dtype_id="3"/>
        </port>
        <port loc="bo,44,8,44,17" name="strobe_27" direction="in" portIndex="3">
          <varref loc="bo,44,19,44,28" name="strobe_27" dtype_id="3"/>
        </port>
        <port loc="bo,46,8,46,13" name="start" direction="in" portIndex="4">
          <concat loc="bo,46,34,46,35" dtype_id="6">
            <varxref loc="bo,46,24,46,34" name="dac2_write" dtype_id="3" dotted="csr"/>
            <varxref loc="bo,46,44,46,54" name="dac1_write" dtype_id="3" dotted="csr"/>
          </concat>
        </port>
        <port loc="bo,47,8,47,16" name="sin_tune" direction="in" portIndex="5">
          <concat loc="bo,47,37,47,38" dtype_id="67">
            <varxref loc="bo,47,24,47,37" name="dac2_sin_tune" dtype_id="51" dotted="csr"/>
            <varxref loc="bo,47,44,47,57" name="dac1_sin_tune" dtype_id="51" dotted="csr"/>
          </concat>
        </port>
        <port loc="bo,48,8,48,17" name="hann_step" direction="in" portIndex="6">
          <concat loc="bo,48,38,48,39" dtype_id="85">
            <varxref loc="bo,48,24,48,38" name="dac2_hann_step" dtype_id="12" dotted="csr"/>
            <varxref loc="bo,48,44,48,58" name="dac1_hann_step" dtype_id="12" dotted="csr"/>
          </concat>
        </port>
        <port loc="bo,49,8,49,12" name="busy" direction="out" portIndex="7">
          <concat loc="bo,49,33,49,34" dtype_id="6">
            <varxref loc="bo,49,24,49,33" name="dac2_busy" dtype_id="3" dotted="csr"/>
            <varxref loc="bo,49,44,49,53" name="dac1_busy" dtype_id="3" dotted="csr"/>
          </concat>
        </port>
        <port loc="bo,51,8,51,17" name="mixd_data" direction="out" portIndex="8">
          <concat loc="bo,51,32,51,33" dtype_id="85">
            <arraysel loc="bo,51,29,51,30" dtype_id="12">
              <varref loc="bo,51,20,51,29" name="mixd_data" dtype_id="84"/>
              <const loc="bo,51,30,51,31" name="2&apos;h1" dtype_id="13"/>
            </arraysel>
            <arraysel loc="bo,51,49,51,50" dtype_id="12">
              <varref loc="bo,51,40,51,49" name="mixd_data" dtype_id="84"/>
              <const loc="bo,51,50,51,51" name="2&apos;h0" dtype_id="13"/>
            </arraysel>
          </concat>
        </port>
        <range loc="bo,41,23,41,24">
          <const loc="bo,41,24,41,25" name="32&apos;sh2" dtype_id="2"/>
          <const loc="bo,41,26,41,27" name="32&apos;sh1" dtype_id="2"/>
        </range>
      </instance>
      <always loc="bo,75,4,75,13">
        <sentree loc="bo,75,14,75,15">
          <senitem loc="bo,75,16,75,23" edgeType="NEG">
            <varref loc="bo,75,24,75,30" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="bo,75,34,75,41" edgeType="POS">
            <varref loc="bo,75,42,75,48" name="clk_54" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bo,75,50,75,55">
          <if loc="bo,76,7,76,9">
            <varref loc="bo,76,11,76,17" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="bo,79,12,79,17">
                <assigndly loc="bo,84,19,84,21" dtype_id="12">
                  <cond loc="bo,85,20,85,21" dtype_id="12">
                    <varref loc="bo,84,22,84,31" name="strobe_27" dtype_id="3"/>
                    <arraysel loc="bo,85,31,85,32" dtype_id="12">
                      <varref loc="bo,85,22,85,31" name="mixd_data" dtype_id="84"/>
                      <const loc="bo,85,32,85,33" name="2&apos;h1" dtype_id="13"/>
                    </arraysel>
                    <arraysel loc="bo,86,31,86,32" dtype_id="12">
                      <varref loc="bo,86,22,86,31" name="mixd_data" dtype_id="84"/>
                      <const loc="bo,86,32,86,33" name="2&apos;h0" dtype_id="13"/>
                    </arraysel>
                  </cond>
                  <varref loc="bo,84,10,84,18" name="dac_data" dtype_id="12"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="bo,76,27,76,32">
                <assigndly loc="bo,77,19,77,21" dtype_id="12">
                  <const loc="bo,77,22,77,24" name="10&apos;h0" dtype_id="12"/>
                  <varref loc="bo,77,10,77,18" name="dac_data" dtype_id="12"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="bo,92,4,92,13">
        <sentree loc="bo,92,14,92,15">
          <senitem loc="bo,92,16,92,23" edgeType="NEG">
            <varref loc="bo,92,24,92,30" name="clk_54" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bo,92,32,92,37">
          <assigndly loc="bo,93,19,93,21" dtype_id="3">
            <varref loc="bo,93,22,93,31" name="strobe_27" dtype_id="3"/>
            <varref loc="bo,93,7,93,18" name="dac_clk_out" dtype_id="3"/>
          </assigndly>
        </begin>
      </always>
      <initial loc="bo,102,19,102,20">
        <assign loc="bo,102,19,102,20" dtype_id="3">
          <const loc="bo,102,21,102,25" name="1&apos;h0" dtype_id="3"/>
          <varref loc="bo,102,11,102,18" name="dac_pwd" dtype_id="3"/>
        </assign>
      </initial>
    </module>
    <module loc="p,18,8,18,15" name="soc_ram__N2000" origName="soc_ram">
      <var loc="p,19,14,19,23" name="NUM_WORDS" dtype_id="2" vartype="logic" origName="NUM_WORDS" param="true">
        <const loc="bp,142,24,142,38" name="32&apos;sh2000" dtype_id="2"/>
      </var>
      <var loc="p,21,15,21,18" name="bus" dtype_id="86" vartype="ifaceref" origName="bus"/>
      <var loc="p,26,15,26,23" name="ADDR_MSB" dtype_id="2" vartype="logic" origName="ADDR_MSB" localparam="true">
        <const loc="p,26,44,26,45" name="32&apos;he" dtype_id="2"/>
      </var>
      <var loc="p,31,31,31,35" name="addr" dtype_id="87" vartype="logic" origName="addr"/>
      <var loc="p,32,31,32,33" name="we" dtype_id="10" vartype="soc_we_t" origName="we"/>
      <var loc="p,33,31,33,36" name="write" dtype_id="3" vartype="logic" origName="write"/>
      <always loc="p,35,4,35,15">
        <begin loc="p,35,16,35,21">
          <assign loc="p,36,13,36,14" dtype_id="87">
            <sel loc="p,36,23,36,24" dtype_id="88">
              <varxref loc="p,36,19,36,23" name="addr" dtype_id="20" dotted="bus"/>
              <const loc="p,36,33,36,42" name="5&apos;h0" dtype_id="42"/>
              <const loc="p,36,24,36,32" name="32&apos;hd" dtype_id="11"/>
            </sel>
            <varref loc="p,36,7,36,11" name="addr" dtype_id="87"/>
          </assign>
          <assign loc="p,37,13,37,14" dtype_id="10">
            <cond loc="p,37,23,37,24" dtype_id="10">
              <varxref loc="p,37,19,37,22" name="vld" dtype_id="3" dotted="bus"/>
              <varxref loc="p,37,29,37,31" name="we" dtype_id="10" dotted="bus"/>
              <const loc="p,37,34,37,36" name="4&apos;h0" dtype_id="10"/>
            </cond>
            <varref loc="p,37,7,37,9" name="we" dtype_id="10"/>
          </assign>
          <assign loc="p,39,13,39,14" dtype_id="3">
            <redor loc="p,39,15,39,16" dtype_id="3">
              <varxref loc="p,39,20,39,22" name="we" dtype_id="10" dotted="bus"/>
            </redor>
            <varref loc="p,39,7,39,12" name="write" dtype_id="3"/>
          </assign>
        </begin>
      </always>
      <var loc="p,49,16,49,19" name="mem" dtype_id="89" vartype="" origName="mem"/>
      <always loc="p,53,4,53,13">
        <sentree loc="p,53,14,53,15">
          <senitem loc="p,53,16,53,23" edgeType="POS">
            <varxref loc="p,53,28,53,31" name="clk" dtype_id="3" dotted="bus"/>
          </senitem>
        </sentree>
        <begin loc="p,53,33,53,38">
          <assigndly loc="p,54,16,54,18" dtype_id="11">
            <arraysel loc="p,54,22,54,23" dtype_id="11">
              <varref loc="p,54,19,54,22" name="mem" dtype_id="89"/>
              <varref loc="p,54,23,54,27" name="addr" dtype_id="87"/>
            </arraysel>
            <varxref loc="p,54,11,54,15" name="rdat" dtype_id="11" dotted="bus"/>
          </assigndly>
          <begin loc="p,56,7,56,10" name="unnamedblk1">
            <var loc="p,56,16,56,17" name="i" dtype_id="1" vartype="int" origName="i"/>
            <assign loc="p,56,17,56,18" dtype_id="1">
              <const loc="p,56,18,56,19" name="32&apos;sh0" dtype_id="2"/>
              <varref loc="p,56,16,56,17" name="i" dtype_id="1"/>
            </assign>
            <while loc="p,56,7,56,10">
              <begin>
              </begin>
              <begin>
                <gts loc="p,56,22,56,23" dtype_id="3">
                  <const loc="p,56,24,56,33" name="32&apos;h4" dtype_id="2"/>
                  <varref loc="p,56,21,56,22" name="i" dtype_id="1"/>
                </gts>
              </begin>
              <begin>
                <begin loc="p,56,40,56,45">
                  <if loc="p,57,10,57,12">
                    <sel loc="p,57,16,57,17" dtype_id="3">
                      <varref loc="p,57,14,57,16" name="we" dtype_id="10"/>
                      <sel loc="p,57,17,57,18" dtype_id="13">
                        <varref loc="p,57,17,57,18" name="i" dtype_id="1"/>
                        <const loc="p,57,17,57,18" name="32&apos;h0" dtype_id="11"/>
                        <const loc="p,57,17,57,18" name="32&apos;h2" dtype_id="11"/>
                      </sel>
                      <const loc="p,57,16,57,17" name="32&apos;h1" dtype_id="11"/>
                    </sel>
                    <begin>
                      <assigndly loc="p,57,47,57,49" dtype_id="27">
                        <sel loc="p,57,58,57,59" dtype_id="27">
                          <varxref loc="p,57,54,57,58" name="wdat" dtype_id="11" dotted="bus"/>
                          <sel loc="p,57,60,57,61" dtype_id="42">
                            <muls loc="p,57,60,57,61" dtype_id="2">
                              <const loc="p,57,61,57,62" name="32&apos;sh8" dtype_id="2"/>
                              <varref loc="p,57,59,57,60" name="i" dtype_id="1"/>
                            </muls>
                            <const loc="p,57,60,57,61" name="32&apos;h0" dtype_id="11"/>
                            <const loc="p,57,60,57,61" name="32&apos;h5" dtype_id="11"/>
                          </sel>
                          <const loc="p,57,66,57,67" name="32&apos;sh8" dtype_id="2"/>
                        </sel>
                        <sel loc="p,57,36,57,37" dtype_id="27">
                          <arraysel loc="p,57,30,57,31" dtype_id="11">
                            <varref loc="p,57,27,57,30" name="mem" dtype_id="89"/>
                            <varref loc="p,57,31,57,35" name="addr" dtype_id="87"/>
                          </arraysel>
                          <sel loc="p,57,38,57,39" dtype_id="42">
                            <muls loc="p,57,38,57,39" dtype_id="2">
                              <const loc="p,57,39,57,40" name="32&apos;sh8" dtype_id="2"/>
                              <varref loc="p,57,37,57,38" name="i" dtype_id="1"/>
                            </muls>
                            <const loc="p,57,38,57,39" name="32&apos;h0" dtype_id="11"/>
                            <const loc="p,57,38,57,39" name="32&apos;h5" dtype_id="11"/>
                          </sel>
                          <const loc="p,57,44,57,45" name="32&apos;sh8" dtype_id="2"/>
                        </sel>
                      </assigndly>
                    </begin>
                  </if>
                </begin>
              </begin>
              <begin>
                <assign loc="p,56,36,56,38" dtype_id="1">
                  <add loc="p,56,36,56,38" dtype_id="11">
                    <const loc="p,56,36,56,38" name="32&apos;h1" dtype_id="11"/>
                    <varref loc="p,56,35,56,36" name="i" dtype_id="1"/>
                  </add>
                  <varref loc="p,56,35,56,36" name="i" dtype_id="1"/>
                </assign>
              </begin>
            </while>
          </begin>
        </begin>
      </always>
      <var loc="p,66,11,66,17" name="rdy_rd" dtype_id="3" vartype="logic" origName="rdy_rd"/>
      <always loc="p,68,4,68,13">
        <sentree loc="p,68,14,68,15">
          <senitem loc="p,68,38,68,45" edgeType="POS">
            <varxref loc="p,68,50,68,53" name="clk" dtype_id="3" dotted="bus"/>
          </senitem>
          <senitem loc="p,68,16,68,23" edgeType="NEG">
            <varxref loc="p,68,28,68,34" name="arst_n" dtype_id="3" dotted="bus"/>
          </senitem>
        </sentree>
        <begin loc="p,68,55,68,60">
          <if loc="p,69,7,69,9">
            <varxref loc="p,69,15,69,21" name="arst_n" dtype_id="3" dotted="bus"/>
            <begin>
              <begin loc="p,72,12,72,17">
                <assigndly loc="p,73,17,73,19" dtype_id="3">
                  <and loc="p,73,37,73,38" dtype_id="3">
                    <and loc="p,73,28,73,29" dtype_id="3">
                      <varxref loc="p,73,24,73,27" name="vld" dtype_id="3" dotted="bus"/>
                      <not loc="p,73,30,73,31" dtype_id="3">
                        <varref loc="p,73,31,73,36" name="write" dtype_id="3"/>
                      </not>
                    </and>
                    <not loc="p,73,39,73,40" dtype_id="3">
                      <varxref loc="p,73,44,73,47" name="rdy" dtype_id="3" dotted="bus"/>
                    </not>
                  </and>
                  <varref loc="p,73,10,73,16" name="rdy_rd" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="p,69,31,69,36">
                <assigndly loc="p,70,17,70,19" dtype_id="3">
                  <const loc="p,70,20,70,22" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="p,70,10,70,16" name="rdy_rd" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="p,77,18,77,19" dtype_id="3">
        <or loc="p,77,26,77,27" dtype_id="3">
          <varref loc="p,77,20,77,25" name="write" dtype_id="3"/>
          <varref loc="p,77,28,77,34" name="rdy_rd" dtype_id="3"/>
        </or>
        <varxref loc="p,77,14,77,17" name="rdy" dtype_id="3" dotted="bus"/>
      </contassign>
    </module>
    <module loc="bh,19,8,19,11" name="adc__S532" origName="adc">
      <var loc="bh,22,14,22,25" name="SETTLE_SCLK" dtype_id="2" vartype="logic" origName="SETTLE_SCLK" param="true">
        <const loc="bp,197,20,197,21" name="32&apos;h532" dtype_id="2"/>
      </var>
      <var loc="bh,25,23,25,31" name="tick_1us" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="tick_1us"/>
      <var loc="bh,27,23,27,26" name="bus" dtype_id="90" vartype="ifaceref" origName="bus"/>
      <var loc="bh,28,23,28,26" name="csr" dtype_id="91" vartype="ifaceref" origName="csr"/>
      <var loc="bh,31,23,31,30" name="adc_ssr" dtype_id="5" dir="output" pinIndex="4" vartype="logic" origName="adc_ssr"/>
      <var loc="bh,32,23,32,33" name="adc_inject" dtype_id="5" dir="output" pinIndex="5" vartype="logic" origName="adc_inject"/>
      <var loc="bh,33,23,33,33" name="adc_pwdn_n" dtype_id="5" dir="output" pinIndex="6" vartype="logic" origName="adc_pwdn_n"/>
      <var loc="bh,35,23,35,32" name="adc_start" dtype_id="5" dir="output" pinIndex="7" vartype="logic" origName="adc_start"/>
      <var loc="bh,36,23,36,30" name="adc_clk" dtype_id="5" dir="output" pinIndex="8" vartype="logic" origName="adc_clk"/>
      <var loc="bh,38,23,38,33" name="adc_dout_p" dtype_id="5" dir="input" pinIndex="9" vartype="logic" origName="adc_dout_p"/>
      <var loc="bh,39,23,39,33" name="adc_dout_n" dtype_id="5" dir="input" pinIndex="10" vartype="logic" origName="adc_dout_n"/>
      <var loc="bh,45,23,45,30" name="fifo_re" dtype_id="5" vartype="logic" origName="fifo_re"/>
      <var loc="bh,46,23,46,33" name="fifo_empty" dtype_id="5" vartype="logic" origName="fifo_empty"/>
      <var loc="bh,47,23,47,32" name="fifo_rdat" dtype_id="92" vartype="" origName="fifo_rdat"/>
      <instance loc="bh,49,42,49,47" name="u_adc" defName="adc_core__S532" origName="u_adc">
        <port loc="bh,50,8,50,14" name="adc_id" direction="in" portIndex="1">
          <const loc="bh,50,24,50,29" name="2&apos;h2" dtype_id="6"/>
        </port>
        <port loc="bh,53,8,53,14" name="arst_n" direction="in" portIndex="2">
          <varxref loc="bh,53,28,53,34" name="arst_n" dtype_id="3" dotted="bus"/>
        </port>
        <port loc="bh,54,8,54,11" name="clk" direction="in" portIndex="3">
          <varxref loc="bh,54,28,54,31" name="clk" dtype_id="3" dotted="bus"/>
        </port>
        <port loc="bh,55,8,55,16" name="tick_1us" direction="in" portIndex="4">
          <varref loc="bh,55,24,55,32" name="tick_1us" dtype_id="3"/>
        </port>
        <port loc="bh,57,8,57,19" name="csr_tx_busy" direction="out" portIndex="5">
          <concat loc="bh,57,41,57,42" dtype_id="6">
            <varxref loc="bh,57,29,57,41" name="adc2_tx_busy" dtype_id="3" dotted="csr"/>
            <varxref loc="bh,57,53,57,65" name="adc1_tx_busy" dtype_id="3" dotted="csr"/>
          </concat>
        </port>
        <port loc="bh,58,8,58,17" name="csr_tx_we" direction="in" portIndex="6">
          <concat loc="bh,58,42,58,43" dtype_id="6">
            <varxref loc="bh,58,29,58,42" name="adc2_tx_write" dtype_id="3" dotted="csr"/>
            <varxref loc="bh,58,53,58,66" name="adc1_tx_write" dtype_id="3" dotted="csr"/>
          </concat>
        </port>
        <port loc="bh,59,8,59,19" name="csr_tx_test" direction="in" portIndex="7">
          <concat loc="bh,59,41,59,42" dtype_id="6">
            <varxref loc="bh,59,29,59,41" name="adc2_tx_test" dtype_id="3" dotted="csr"/>
            <varxref loc="bh,59,53,59,65" name="adc1_tx_test" dtype_id="3" dotted="csr"/>
          </concat>
        </port>
        <port loc="bh,60,8,60,22" name="csr_tx_time_us" direction="in" portIndex="8">
          <concat loc="bh,60,44,60,45" dtype_id="67">
            <varxref loc="bh,60,29,60,44" name="adc2_tx_time_us" dtype_id="51" dotted="csr"/>
            <varxref loc="bh,60,53,60,68" name="adc1_tx_time_us" dtype_id="51" dotted="csr"/>
          </concat>
        </port>
        <port loc="bh,62,8,62,18" name="sample_cnt" direction="out" portIndex="9">
          <concat loc="bh,62,47,62,48" dtype_id="93">
            <varxref loc="bh,62,29,62,36" name="adc2_rx" dtype_id="79" dotted="csr"/>
            <varxref loc="bh,62,53,62,60" name="adc1_rx" dtype_id="79" dotted="csr"/>
          </concat>
        </port>
        <port loc="bh,63,8,63,17" name="fifo_rdat" direction="out" portIndex="10">
          <concat loc="bh,63,37,63,38" dtype_id="94">
            <arraysel loc="bh,63,34,63,35" dtype_id="60">
              <varref loc="bh,63,25,63,34" name="fifo_rdat" dtype_id="92"/>
              <const loc="bh,63,35,63,36" name="2&apos;h1" dtype_id="13"/>
            </arraysel>
            <arraysel loc="bh,63,58,63,59" dtype_id="60">
              <varref loc="bh,63,49,63,58" name="fifo_rdat" dtype_id="92"/>
              <const loc="bh,63,59,63,60" name="2&apos;h0" dtype_id="13"/>
            </arraysel>
          </concat>
        </port>
        <port loc="bh,64,8,64,18" name="fifo_empty" direction="out" portIndex="11">
          <varref loc="bh,64,25,64,35" name="fifo_empty" dtype_id="5"/>
        </port>
        <port loc="bh,65,8,65,15" name="fifo_re" direction="in" portIndex="12">
          <varref loc="bh,65,25,65,32" name="fifo_re" dtype_id="5"/>
        </port>
        <port loc="bh,68,8,68,15" name="adc_ssr" direction="out" portIndex="13">
          <varref loc="bh,68,24,68,31" name="adc_ssr" dtype_id="5"/>
        </port>
        <port loc="bh,69,8,69,18" name="adc_inject" direction="out" portIndex="14">
          <varref loc="bh,69,24,69,34" name="adc_inject" dtype_id="5"/>
        </port>
        <port loc="bh,70,8,70,18" name="adc_pwdn_n" direction="out" portIndex="15">
          <varref loc="bh,70,24,70,34" name="adc_pwdn_n" dtype_id="5"/>
        </port>
        <port loc="bh,72,8,72,15" name="adc_clk" direction="out" portIndex="16">
          <varref loc="bh,72,24,72,31" name="adc_clk" dtype_id="5"/>
        </port>
        <port loc="bh,73,8,73,17" name="adc_start" direction="out" portIndex="17">
          <varref loc="bh,73,24,73,33" name="adc_start" dtype_id="5"/>
        </port>
        <port loc="bh,75,8,75,18" name="adc_dout_p" direction="in" portIndex="18">
          <varref loc="bh,75,24,75,34" name="adc_dout_p" dtype_id="5"/>
        </port>
        <port loc="bh,76,8,76,18" name="adc_dout_n" direction="in" portIndex="19">
          <varref loc="bh,76,24,76,34" name="adc_dout_n" dtype_id="5"/>
        </port>
        <range loc="bh,49,47,49,48">
          <const loc="bh,49,48,49,49" name="32&apos;sh2" dtype_id="2"/>
          <const loc="bh,49,50,49,51" name="32&apos;sh1" dtype_id="2"/>
        </range>
      </instance>
      <var loc="bh,85,17,85,29" name="adc1_dma_ack" dtype_id="3" vartype="logic" origName="adc1_dma_ack"/>
      <var loc="bh,86,17,86,30" name="adc2_dma_busy" dtype_id="3" vartype="logic" origName="adc2_dma_busy"/>
      <var loc="bh,88,17,88,27" name="meas_start" dtype_id="5" vartype="logic" origName="meas_start"/>
      <var loc="bh,89,17,89,24" name="dma_cnt" dtype_id="95" vartype="" origName="dma_cnt"/>
      <always loc="bh,92,4,92,15">
        <begin loc="bh,92,16,92,21">
          <assign loc="bh,93,21,93,22" dtype_id="3">
            <and loc="bh,93,38,93,39" dtype_id="3">
              <not loc="bh,93,23,93,24" dtype_id="3">
                <sel loc="bh,93,34,93,35" dtype_id="3">
                  <varref loc="bh,93,24,93,34" name="fifo_empty" dtype_id="5"/>
                  <const loc="bh,93,35,93,36" name="2&apos;h0" dtype_id="13"/>
                  <const loc="bh,93,34,93,35" name="32&apos;h1" dtype_id="11"/>
                </sel>
              </not>
              <not loc="bh,93,40,93,41" dtype_id="3">
                <varref loc="bh,93,41,93,54" name="adc2_dma_busy" dtype_id="3"/>
              </not>
            </and>
            <varref loc="bh,93,7,93,19" name="adc1_dma_ack" dtype_id="3"/>
          </assign>
          <assign loc="bh,95,21,95,22" dtype_id="6">
            <concat loc="bh,95,41,95,42" dtype_id="6">
              <and loc="bh,96,41,96,42" dtype_id="3">
                <varxref loc="bh,96,27,96,40" name="adc2_tx_write" dtype_id="3" dotted="csr"/>
                <not loc="bh,96,43,96,44" dtype_id="3">
                  <varxref loc="bh,96,48,96,60" name="adc2_tx_busy" dtype_id="3" dotted="csr"/>
                </not>
              </and>
              <and loc="bh,95,41,95,42" dtype_id="3">
                <varxref loc="bh,95,27,95,40" name="adc1_tx_write" dtype_id="3" dotted="csr"/>
                <not loc="bh,95,43,95,44" dtype_id="3">
                  <varxref loc="bh,95,48,95,60" name="adc1_tx_busy" dtype_id="3" dotted="csr"/>
                </not>
              </and>
            </concat>
            <varref loc="bh,95,7,95,17" name="meas_start" dtype_id="6"/>
          </assign>
          <assign loc="bh,98,21,98,22" dtype_id="10">
            <const loc="bh,98,23,98,25" name="4&apos;hf" dtype_id="10"/>
            <varxref loc="bh,98,11,98,13" name="we" dtype_id="10" dotted="bus"/>
          </assign>
          <assign loc="bh,99,21,99,22" dtype_id="3">
            <neq loc="bh,99,35,99,37" dtype_id="3">
              <const loc="bh,99,38,99,40" name="2&apos;h3" dtype_id="6"/>
              <varref loc="bh,99,24,99,34" name="fifo_empty" dtype_id="5"/>
            </neq>
            <varxref loc="bh,99,11,99,14" name="vld" dtype_id="3" dotted="bus"/>
          </assign>
          <assign loc="bh,102,21,102,22" dtype_id="6">
            <concat loc="bh,102,31,102,32" dtype_id="6">
              <and loc="bh,103,31,103,32" dtype_id="3">
                <varxref loc="bh,103,27,103,30" name="rdy" dtype_id="3" dotted="bus"/>
                <varref loc="bh,103,34,103,47" name="adc2_dma_busy" dtype_id="3"/>
              </and>
              <and loc="bh,102,31,102,32" dtype_id="3">
                <varxref loc="bh,102,27,102,30" name="rdy" dtype_id="3" dotted="bus"/>
                <not loc="bh,102,33,102,34" dtype_id="3">
                  <varref loc="bh,102,34,102,47" name="adc2_dma_busy" dtype_id="3"/>
                </not>
              </and>
            </concat>
            <varref loc="bh,102,7,102,14" name="fifo_re" dtype_id="6"/>
          </assign>
          <assign loc="bh,107,21,107,22" dtype_id="20">
            <cond loc="bh,108,21,108,22" dtype_id="20">
              <varref loc="bh,107,23,107,35" name="adc1_dma_ack" dtype_id="3"/>
              <extend loc="bh,108,29,108,30" dtype_id="67" width="30" widthminv="17">
                <arraysel loc="bh,108,38,108,39" dtype_id="79">
                  <varref loc="bh,108,31,108,38" name="dma_cnt" dtype_id="95"/>
                  <const loc="bh,108,39,108,40" name="2&apos;h0" dtype_id="13"/>
                </arraysel>
              </extend>
              <concat loc="bh,109,29,109,30" dtype_id="67">
                <const loc="bh,109,24,109,29" name="13&apos;h8" dtype_id="88"/>
                <arraysel loc="bh,109,38,109,39" dtype_id="79">
                  <varref loc="bh,109,31,109,38" name="dma_cnt" dtype_id="95"/>
                  <const loc="bh,109,39,109,40" name="2&apos;h1" dtype_id="13"/>
                </arraysel>
              </concat>
            </cond>
            <varxref loc="bh,107,11,107,15" name="addr" dtype_id="20" dotted="bus"/>
          </assign>
          <assign loc="bh,111,21,111,22" dtype_id="11">
            <cond loc="bh,112,21,112,22" dtype_id="11">
              <varref loc="bh,111,23,111,36" name="adc2_dma_busy" dtype_id="3"/>
              <concat loc="bh,112,29,112,30" dtype_id="11">
                <const loc="bh,112,24,112,29" name="8&apos;h20" dtype_id="27"/>
                <arraysel loc="bh,112,40,112,41" dtype_id="60">
                  <varref loc="bh,112,31,112,40" name="fifo_rdat" dtype_id="92"/>
                  <const loc="bh,112,41,112,42" name="2&apos;h1" dtype_id="13"/>
                </arraysel>
              </concat>
              <concat loc="bh,113,29,113,30" dtype_id="11">
                <const loc="bh,113,24,113,29" name="8&apos;h10" dtype_id="27"/>
                <arraysel loc="bh,113,40,113,41" dtype_id="60">
                  <varref loc="bh,113,31,113,40" name="fifo_rdat" dtype_id="92"/>
                  <const loc="bh,113,41,113,42" name="2&apos;h0" dtype_id="13"/>
                </arraysel>
              </concat>
            </cond>
            <varxref loc="bh,111,11,111,15" name="wdat" dtype_id="11" dotted="bus"/>
          </assign>
        </begin>
      </always>
      <always loc="bh,117,4,117,13">
        <sentree loc="bh,117,14,117,15">
          <senitem loc="bh,117,38,117,45" edgeType="POS">
            <varxref loc="bh,117,50,117,53" name="clk" dtype_id="3" dotted="bus"/>
          </senitem>
          <senitem loc="bh,117,16,117,23" edgeType="NEG">
            <varxref loc="bh,117,28,117,34" name="arst_n" dtype_id="3" dotted="bus"/>
          </senitem>
        </sentree>
        <begin loc="bh,117,55,117,60">
          <if loc="bh,118,7,118,9">
            <varxref loc="bh,118,15,118,21" name="arst_n" dtype_id="3" dotted="bus"/>
            <begin>
              <begin loc="bh,124,12,124,17">
                <assigndly loc="bh,126,24,126,26" dtype_id="3">
                  <cond loc="bh,128,11,128,12" dtype_id="3">
                    <varref loc="bh,126,27,126,40" name="adc2_dma_busy" dtype_id="3"/>
                    <not loc="bh,128,13,128,14" dtype_id="3">
                      <varxref loc="bh,128,18,128,21" name="rdy" dtype_id="3" dotted="bus"/>
                    </not>
                    <eq loc="bh,131,25,131,27" dtype_id="3">
                      <const loc="bh,131,28,131,33" name="2&apos;h1" dtype_id="6"/>
                      <varref loc="bh,131,14,131,24" name="fifo_empty" dtype_id="5"/>
                    </eq>
                  </cond>
                  <varref loc="bh,126,10,126,23" name="adc2_dma_busy" dtype_id="3"/>
                </assigndly>
                <begin loc="bh,135,10,135,13" name="unnamedblk1">
                  <var loc="bh,135,19,135,20" name="i" dtype_id="1" vartype="int" origName="i"/>
                  <assign loc="bh,135,20,135,21" dtype_id="1">
                    <const loc="bh,135,21,135,22" name="32&apos;sh1" dtype_id="2"/>
                    <varref loc="bh,135,19,135,20" name="i" dtype_id="1"/>
                  </assign>
                  <while loc="bh,135,10,135,13">
                    <begin>
                    </begin>
                    <begin>
                      <gts loc="bh,135,25,135,26" dtype_id="3">
                        <const loc="bh,135,26,135,27" name="32&apos;sh3" dtype_id="2"/>
                        <varref loc="bh,135,24,135,25" name="i" dtype_id="1"/>
                      </gts>
                    </begin>
                    <begin>
                      <begin loc="bh,135,34,135,39">
                        <if loc="bh,136,13,136,15">
                          <sel loc="bh,136,27,136,28" dtype_id="3">
                            <varref loc="bh,136,17,136,27" name="meas_start" dtype_id="5"/>
                            <sub loc="bh,136,28,136,29" dtype_id="6">
                              <sel loc="bh,136,28,136,29" dtype_id="6">
                                <varref loc="bh,136,28,136,29" name="i" dtype_id="1"/>
                                <const loc="bh,136,28,136,29" name="32&apos;h0" dtype_id="11"/>
                                <const loc="bh,136,28,136,29" name="32&apos;h2" dtype_id="11"/>
                              </sel>
                              <const loc="bh,136,28,136,29" name="2&apos;h1" dtype_id="6"/>
                            </sub>
                            <const loc="bh,136,27,136,28" name="32&apos;h1" dtype_id="11"/>
                          </sel>
                          <begin>
                            <begin loc="bh,136,40,136,45">
                              <assigndly loc="bh,137,27,137,29" dtype_id="79">
                                <const loc="bh,137,30,137,32" name="17&apos;h0" dtype_id="79"/>
                                <arraysel loc="bh,137,23,137,24" dtype_id="79">
                                  <varref loc="bh,137,16,137,23" name="dma_cnt" dtype_id="95"/>
                                  <sub loc="bh,137,24,137,25" dtype_id="6">
                                    <sel loc="bh,137,24,137,25" dtype_id="6">
                                      <varref loc="bh,137,24,137,25" name="i" dtype_id="1"/>
                                      <const loc="bh,137,24,137,25" name="32&apos;h0" dtype_id="11"/>
                                      <const loc="bh,137,24,137,25" name="32&apos;h2" dtype_id="11"/>
                                    </sel>
                                    <const loc="bh,137,24,137,25" name="2&apos;h1" dtype_id="6"/>
                                  </sub>
                                </arraysel>
                              </assigndly>
                            </begin>
                          </begin>
                          <begin>
                            <if loc="bh,139,18,139,20">
                              <sel loc="bh,139,29,139,30" dtype_id="3">
                                <varref loc="bh,139,22,139,29" name="fifo_re" dtype_id="5"/>
                                <sub loc="bh,139,30,139,31" dtype_id="6">
                                  <sel loc="bh,139,30,139,31" dtype_id="6">
                                    <varref loc="bh,139,30,139,31" name="i" dtype_id="1"/>
                                    <const loc="bh,139,30,139,31" name="32&apos;h0" dtype_id="11"/>
                                    <const loc="bh,139,30,139,31" name="32&apos;h2" dtype_id="11"/>
                                  </sel>
                                  <const loc="bh,139,30,139,31" name="2&apos;h1" dtype_id="6"/>
                                </sub>
                                <const loc="bh,139,29,139,30" name="32&apos;h1" dtype_id="11"/>
                              </sel>
                              <begin>
                                <begin loc="bh,139,42,139,47">
                                  <assigndly loc="bh,140,27,140,29" dtype_id="79">
                                    <add loc="bh,140,45,140,46" dtype_id="79">
                                      <const loc="bh,140,47,140,52" name="17&apos;h1" dtype_id="79"/>
                                      <arraysel loc="bh,140,41,140,42" dtype_id="79">
                                        <varref loc="bh,140,34,140,41" name="dma_cnt" dtype_id="95"/>
                                        <sub loc="bh,140,42,140,43" dtype_id="6">
                                          <sel loc="bh,140,42,140,43" dtype_id="6">
                                            <varref loc="bh,140,42,140,43" name="i" dtype_id="1"/>
                                            <const loc="bh,140,42,140,43" name="32&apos;h0" dtype_id="11"/>
                                            <const loc="bh,140,42,140,43" name="32&apos;h2" dtype_id="11"/>
                                          </sel>
                                          <const loc="bh,140,42,140,43" name="2&apos;h1" dtype_id="6"/>
                                        </sub>
                                      </arraysel>
                                    </add>
                                    <arraysel loc="bh,140,23,140,24" dtype_id="79">
                                      <varref loc="bh,140,16,140,23" name="dma_cnt" dtype_id="95"/>
                                      <sub loc="bh,140,24,140,25" dtype_id="6">
                                        <sel loc="bh,140,24,140,25" dtype_id="6">
                                          <varref loc="bh,140,24,140,25" name="i" dtype_id="1"/>
                                          <const loc="bh,140,24,140,25" name="32&apos;h0" dtype_id="11"/>
                                          <const loc="bh,140,24,140,25" name="32&apos;h2" dtype_id="11"/>
                                        </sel>
                                        <const loc="bh,140,24,140,25" name="2&apos;h1" dtype_id="6"/>
                                      </sub>
                                    </arraysel>
                                  </assigndly>
                                </begin>
                              </begin>
                            </if>
                          </begin>
                        </if>
                      </begin>
                    </begin>
                    <begin>
                      <assign loc="bh,135,30,135,32" dtype_id="1">
                        <add loc="bh,135,30,135,32" dtype_id="11">
                          <const loc="bh,135,30,135,32" name="32&apos;h1" dtype_id="11"/>
                          <varref loc="bh,135,29,135,30" name="i" dtype_id="1"/>
                        </add>
                        <varref loc="bh,135,29,135,30" name="i" dtype_id="1"/>
                      </assign>
                    </begin>
                  </while>
                </begin>
              </begin>
            </begin>
            <begin>
              <begin loc="bh,118,31,118,36">
                <assigndly loc="bh,119,24,119,26" dtype_id="3">
                  <const loc="bh,119,27,119,31" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bh,119,10,119,23" name="adc2_dma_busy" dtype_id="3"/>
                </assigndly>
                <assigndly loc="bh,121,24,121,26" dtype_id="79">
                  <const loc="bh,121,27,121,29" name="17&apos;h0" dtype_id="79"/>
                  <arraysel loc="bh,121,17,121,18" dtype_id="79">
                    <varref loc="bh,121,10,121,17" name="dma_cnt" dtype_id="95"/>
                    <const loc="bh,121,18,121,19" name="2&apos;h0" dtype_id="13"/>
                  </arraysel>
                </assigndly>
                <assigndly loc="bh,122,24,122,26" dtype_id="79">
                  <const loc="bh,122,27,122,29" name="17&apos;h0" dtype_id="79"/>
                  <arraysel loc="bh,122,17,122,18" dtype_id="79">
                    <varref loc="bh,122,10,122,17" name="dma_cnt" dtype_id="95"/>
                    <const loc="bh,122,18,122,19" name="2&apos;h1" dtype_id="13"/>
                  </arraysel>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
    </module>
    <module loc="m,18,8,18,16" name="fpga_pll" origName="fpga_pll">
      <var loc="m,19,17,19,23" name="clk_27" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="clk_27"/>
      <var loc="m,20,17,20,26" name="force_rst" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="force_rst"/>
      <var loc="m,22,17,22,23" name="srst_n" dtype_id="3" dir="output" pinIndex="3" vartype="logic" origName="srst_n"/>
      <var loc="m,23,17,23,23" name="clk_54" dtype_id="3" dir="output" pinIndex="4" vartype="logic" origName="clk_54"/>
      <var loc="m,24,17,24,24" name="clk_108" dtype_id="3" dir="output" pinIndex="5" vartype="logic" origName="clk_108"/>
      <var loc="m,30,10,30,18" name="pll_lock" dtype_id="3" vartype="logic" origName="pll_lock"/>
      <instance loc="m,57,4,57,9" name="u_pll" defName="rPLL__DGz1_Fz2_FB3_DDz3" origName="u_pll">
        <port loc="m,58,8,58,14" name="CLKOUT" direction="out" portIndex="1">
          <varref loc="m,58,18,58,25" name="clk_108" dtype_id="3"/>
        </port>
        <port loc="m,59,8,59,12" name="LOCK" direction="out" portIndex="2">
          <varref loc="m,59,18,59,26" name="pll_lock" dtype_id="3"/>
        </port>
        <port loc="m,60,8,60,15" name="CLKOUTP" direction="out" portIndex="3"/>
        <port loc="m,61,8,61,15" name="CLKOUTD" direction="out" portIndex="4"/>
        <port loc="m,62,8,62,16" name="CLKOUTD3" direction="out" portIndex="5"/>
        <port loc="m,64,8,64,13" name="RESET" direction="in" portIndex="6">
          <const loc="m,64,18,64,22" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="m,65,8,65,15" name="RESET_P" direction="in" portIndex="7">
          <const loc="m,65,18,65,22" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="m,66,8,66,13" name="CLKIN" direction="in" portIndex="8">
          <varref loc="m,66,18,66,24" name="clk_27" dtype_id="3"/>
        </port>
        <port loc="m,67,8,67,13" name="CLKFB" direction="in" portIndex="9">
          <const loc="m,67,18,67,22" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="m,68,8,68,14" name="FBDSEL" direction="in" portIndex="10">
          <const loc="m,68,18,68,20" name="6&apos;h0" dtype_id="21"/>
        </port>
        <port loc="m,69,8,69,13" name="IDSEL" direction="in" portIndex="11">
          <const loc="m,69,18,69,20" name="6&apos;h0" dtype_id="21"/>
        </port>
        <port loc="m,70,8,70,13" name="ODSEL" direction="in" portIndex="12">
          <const loc="m,70,18,70,20" name="6&apos;h0" dtype_id="21"/>
        </port>
        <port loc="m,71,8,71,12" name="PSDA" direction="in" portIndex="13">
          <const loc="m,71,18,71,20" name="4&apos;h0" dtype_id="10"/>
        </port>
        <port loc="m,72,8,72,14" name="DUTYDA" direction="in" portIndex="14">
          <const loc="m,72,18,72,20" name="4&apos;h0" dtype_id="10"/>
        </port>
        <port loc="m,73,8,73,12" name="FDLY" direction="in" portIndex="15">
          <const loc="m,73,18,73,20" name="4&apos;h0" dtype_id="10"/>
        </port>
      </instance>
      <instance loc="m,83,4,83,12" name="u_clkdiv" defName="CLKDIV" origName="u_clkdiv">
        <port loc="m,84,8,84,14" name="CLKOUT" direction="out" portIndex="1">
          <varref loc="m,84,18,84,24" name="clk_54" dtype_id="3"/>
        </port>
        <port loc="m,85,8,85,14" name="HCLKIN" direction="in" portIndex="2">
          <varref loc="m,85,18,85,25" name="clk_108" dtype_id="3"/>
        </port>
        <port loc="m,86,8,86,14" name="RESETN" direction="in" portIndex="3">
          <varref loc="m,86,18,86,26" name="pll_lock" dtype_id="3"/>
        </port>
        <port loc="m,87,8,87,13" name="CALIB" direction="in" portIndex="4">
          <const loc="m,87,18,87,22" name="1&apos;h0" dtype_id="3"/>
        </port>
      </instance>
      <var loc="m,93,11,93,22" name="srst_n_pipe" dtype_id="3" vartype="logic" origName="srst_n_pipe"/>
      <var loc="m,94,11,94,20" name="final_rst" dtype_id="3" vartype="logic" origName="final_rst"/>
      <always loc="m,98,4,98,13">
        <sentree loc="m,98,14,98,15">
          <senitem loc="m,98,37,98,44" edgeType="POS">
            <varref loc="m,98,45,98,51" name="clk_54" dtype_id="3"/>
          </senitem>
          <senitem loc="m,98,16,98,23" edgeType="POS">
            <varref loc="m,98,24,98,33" name="final_rst" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="m,98,53,98,58">
          <if loc="m,99,7,99,9">
            <varref loc="m,99,11,99,20" name="final_rst" dtype_id="3"/>
            <begin>
              <begin loc="m,99,30,99,35">
                <assigndly loc="m,100,22,100,24" dtype_id="3">
                  <const loc="m,100,25,100,29" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="m,100,10,100,21" name="srst_n_pipe" dtype_id="3"/>
                </assigndly>
                <assigndly loc="m,101,22,101,24" dtype_id="3">
                  <const loc="m,101,25,101,29" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="m,101,10,101,16" name="srst_n" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="m,103,12,103,17">
                <assigndly loc="m,104,22,104,24" dtype_id="3">
                  <const loc="m,104,25,104,29" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="m,104,10,104,21" name="srst_n_pipe" dtype_id="3"/>
                </assigndly>
                <assigndly loc="m,105,22,105,24" dtype_id="3">
                  <varref loc="m,105,25,105,36" name="srst_n_pipe" dtype_id="3"/>
                  <varref loc="m,105,10,105,16" name="srst_n" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="m,95,21,95,22" dtype_id="3">
        <or loc="m,95,33,95,34" dtype_id="3">
          <not loc="m,95,35,95,36" dtype_id="3">
            <varref loc="m,30,10,30,18" name="pll_lock" dtype_id="3"/>
          </not>
          <varref loc="m,20,17,20,26" name="force_rst" dtype_id="3"/>
        </or>
        <varref loc="m,95,21,95,22" name="final_rst" dtype_id="3"/>
      </contassign>
    </module>
    <iface loc="o,28,11,28,17" name="soc_if" origName="soc_if">
      <var loc="o,29,17,29,23" name="arst_n" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="arst_n"/>
      <var loc="o,30,17,30,20" name="clk" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="clk"/>
      <var loc="o,35,17,35,20" name="vld" dtype_id="3" vartype="logic" origName="vld"/>
      <var loc="o,36,17,36,20" name="rdy" dtype_id="3" vartype="logic" origName="rdy"/>
      <var loc="o,38,17,38,21" name="addr" dtype_id="20" vartype="soc_addr_t" origName="addr"/>
      <var loc="o,39,17,39,19" name="we" dtype_id="10" vartype="soc_we_t" origName="we"/>
      <var loc="o,40,17,40,21" name="wdat" dtype_id="11" vartype="soc_data_t" origName="wdat"/>
      <var loc="o,41,17,41,21" name="rdat" dtype_id="11" vartype="soc_data_t" origName="rdat"/>
      <modport loc="o,46,12,46,15" name="MST">
        <modportvarref loc="o,47,13,47,16" name="vld" direction="out"/>
        <modportvarref loc="o,48,13,48,17" name="addr" direction="out"/>
        <modportvarref loc="o,49,13,49,15" name="we" direction="out"/>
        <modportvarref loc="o,49,17,49,21" name="wdat" direction="out"/>
        <modportvarref loc="o,51,13,51,19" name="arst_n" direction="in"/>
        <modportvarref loc="o,51,21,51,24" name="clk" direction="in"/>
        <modportvarref loc="o,52,13,52,16" name="rdy" direction="in"/>
        <modportvarref loc="o,53,13,53,17" name="rdat" direction="in"/>
      </modport>
      <modport loc="o,59,12,59,15" name="SLV">
        <modportvarref loc="o,60,13,60,19" name="arst_n" direction="in"/>
        <modportvarref loc="o,60,21,60,24" name="clk" direction="in"/>
        <modportvarref loc="o,61,13,61,16" name="vld" direction="in"/>
        <modportvarref loc="o,62,13,62,17" name="addr" direction="in"/>
        <modportvarref loc="o,63,13,63,15" name="we" direction="in"/>
        <modportvarref loc="o,63,17,63,21" name="wdat" direction="in"/>
        <modportvarref loc="o,65,13,65,16" name="rdy" direction="out"/>
        <modportvarref loc="o,66,13,66,17" name="rdat" direction="out"/>
      </modport>
    </iface>
    <module loc="v,21,8,21,12" name="imem" origName="imem">
      <var loc="v,23,25,23,34" name="NUM_WORDS" dtype_id="1" vartype="int" origName="NUM_WORDS" param="true">
        <const loc="v,23,37,23,41" name="32&apos;sh2000" dtype_id="2"/>
      </var>
      <var loc="v,26,25,26,28" name="clk" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="clk"/>
      <var loc="v,27,25,27,31" name="arst_n" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="arst_n"/>
      <var loc="v,30,25,30,29" name="rvld" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="rvld"/>
      <var loc="v,31,25,31,29" name="rrdy" dtype_id="3" dir="output" pinIndex="4" vartype="logic" origName="rrdy"/>
      <var loc="v,32,25,32,30" name="raddr" dtype_id="20" dir="input" pinIndex="5" vartype="logic" origName="raddr"/>
      <var loc="v,33,25,33,29" name="rdat" dtype_id="11" dir="output" pinIndex="6" vartype="logic" origName="rdat"/>
      <var loc="v,36,25,36,27" name="we" dtype_id="3" dir="input" pinIndex="7" vartype="logic" origName="we"/>
      <var loc="v,37,25,37,30" name="waddr" dtype_id="20" dir="input" pinIndex="8" vartype="logic" origName="waddr"/>
      <var loc="v,38,25,38,29" name="wdat" dtype_id="11" dir="input" pinIndex="9" vartype="logic" origName="wdat"/>
      <var loc="v,44,14,44,22" name="ADDR_MSB" dtype_id="2" vartype="logic" origName="ADDR_MSB" localparam="true">
        <const loc="v,44,44,44,45" name="32&apos;he" dtype_id="2"/>
      </var>
      <var loc="v,50,18,50,21" name="mem" dtype_id="96" vartype="" origName="mem"/>
      <var loc="v,57,22,57,31" name="raddr_int" dtype_id="87" vartype="logic" origName="raddr_int"/>
      <var loc="v,58,22,58,31" name="waddr_int" dtype_id="87" vartype="logic" origName="waddr_int"/>
      <initial loc="v,63,3,63,10">
        <begin loc="v,63,11,63,16">
          <assign loc="w,1,13,1,14" dtype_id="11">
            <const loc="w,1,15,1,27" name="32&apos;h517" dtype_id="11"/>
            <arraysel loc="w,1,4,1,5" dtype_id="11">
              <varref loc="w,1,1,1,4" name="mem" dtype_id="96"/>
              <const loc="w,1,5,1,11" name="13&apos;h0" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,2,13,2,14" dtype_id="11">
            <const loc="w,2,15,2,27" name="32&apos;h71850513" dtype_id="11"/>
            <arraysel loc="w,2,4,2,5" dtype_id="11">
              <varref loc="w,2,1,2,4" name="mem" dtype_id="96"/>
              <const loc="w,2,5,2,11" name="13&apos;h1" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,3,13,3,14" dtype_id="11">
            <const loc="w,3,15,3,27" name="32&apos;h10000597" dtype_id="11"/>
            <arraysel loc="w,3,4,3,5" dtype_id="11">
              <varref loc="w,3,1,3,4" name="mem" dtype_id="96"/>
              <const loc="w,3,5,3,11" name="13&apos;h2" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,4,13,4,14" dtype_id="11">
            <const loc="w,4,15,4,27" name="32&apos;hff858593" dtype_id="11"/>
            <arraysel loc="w,4,4,4,5" dtype_id="11">
              <varref loc="w,4,1,4,4" name="mem" dtype_id="96"/>
              <const loc="w,4,5,4,11" name="13&apos;h3" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,5,13,5,14" dtype_id="11">
            <const loc="w,5,15,5,27" name="32&apos;h10000617" dtype_id="11"/>
            <arraysel loc="w,5,4,5,5" dtype_id="11">
              <varref loc="w,5,1,5,4" name="mem" dtype_id="96"/>
              <const loc="w,5,5,5,11" name="13&apos;h4" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,6,13,6,14" dtype_id="11">
            <const loc="w,6,15,6,27" name="32&apos;hff060613" dtype_id="11"/>
            <arraysel loc="w,6,4,6,5" dtype_id="11">
              <varref loc="w,6,1,6,4" name="mem" dtype_id="96"/>
              <const loc="w,6,5,6,11" name="13&apos;h5" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,7,13,7,14" dtype_id="11">
            <const loc="w,7,15,7,27" name="32&apos;hc5dc63" dtype_id="11"/>
            <arraysel loc="w,7,4,7,5" dtype_id="11">
              <varref loc="w,7,1,7,4" name="mem" dtype_id="96"/>
              <const loc="w,7,5,7,11" name="13&apos;h6" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,8,13,8,14" dtype_id="11">
            <const loc="w,8,15,8,27" name="32&apos;h52683" dtype_id="11"/>
            <arraysel loc="w,8,4,8,5" dtype_id="11">
              <varref loc="w,8,1,8,4" name="mem" dtype_id="96"/>
              <const loc="w,8,5,8,11" name="13&apos;h7" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,9,13,9,14" dtype_id="11">
            <const loc="w,9,15,9,27" name="32&apos;hd5a023" dtype_id="11"/>
            <arraysel loc="w,9,4,9,5" dtype_id="11">
              <varref loc="w,9,1,9,4" name="mem" dtype_id="96"/>
              <const loc="w,9,5,9,11" name="13&apos;h8" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,10,13,10,14" dtype_id="11">
            <const loc="w,10,15,10,27" name="32&apos;h450513" dtype_id="11"/>
            <arraysel loc="w,10,4,10,5" dtype_id="11">
              <varref loc="w,10,1,10,4" name="mem" dtype_id="96"/>
              <const loc="w,10,5,10,11" name="13&apos;h9" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,11,13,11,14" dtype_id="11">
            <const loc="w,11,15,11,27" name="32&apos;h458593" dtype_id="11"/>
            <arraysel loc="w,11,4,11,5" dtype_id="11">
              <varref loc="w,11,1,11,4" name="mem" dtype_id="96"/>
              <const loc="w,11,5,11,11" name="13&apos;ha" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,12,13,12,14" dtype_id="11">
            <const loc="w,12,15,12,27" name="32&apos;hfec5c8e3" dtype_id="11"/>
            <arraysel loc="w,12,4,12,5" dtype_id="11">
              <varref loc="w,12,1,12,4" name="mem" dtype_id="96"/>
              <const loc="w,12,5,12,11" name="13&apos;hb" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,13,13,13,14" dtype_id="11">
            <const loc="w,13,15,13,27" name="32&apos;h10000517" dtype_id="11"/>
            <arraysel loc="w,13,4,13,5" dtype_id="11">
              <varref loc="w,13,1,13,4" name="mem" dtype_id="96"/>
              <const loc="w,13,5,13,11" name="13&apos;hc" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,14,13,14,14" dtype_id="11">
            <const loc="w,14,15,14,27" name="32&apos;hfd050513" dtype_id="11"/>
            <arraysel loc="w,14,4,14,5" dtype_id="11">
              <varref loc="w,14,1,14,4" name="mem" dtype_id="96"/>
              <const loc="w,14,5,14,11" name="13&apos;hd" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,15,13,15,14" dtype_id="11">
            <const loc="w,15,15,15,27" name="32&apos;h84818593" dtype_id="11"/>
            <arraysel loc="w,15,4,15,5" dtype_id="11">
              <varref loc="w,15,1,15,4" name="mem" dtype_id="96"/>
              <const loc="w,15,5,15,11" name="13&apos;he" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,16,13,16,14" dtype_id="11">
            <const loc="w,16,15,16,27" name="32&apos;hb55863" dtype_id="11"/>
            <arraysel loc="w,16,4,16,5" dtype_id="11">
              <varref loc="w,16,1,16,4" name="mem" dtype_id="96"/>
              <const loc="w,16,5,16,11" name="13&apos;hf" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,17,13,17,14" dtype_id="11">
            <const loc="w,17,15,17,27" name="32&apos;h52023" dtype_id="11"/>
            <arraysel loc="w,17,4,17,5" dtype_id="11">
              <varref loc="w,17,1,17,4" name="mem" dtype_id="96"/>
              <const loc="w,17,5,17,11" name="13&apos;h10" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,18,13,18,14" dtype_id="11">
            <const loc="w,18,15,18,27" name="32&apos;h450513" dtype_id="11"/>
            <arraysel loc="w,18,4,18,5" dtype_id="11">
              <varref loc="w,18,1,18,4" name="mem" dtype_id="96"/>
              <const loc="w,18,5,18,11" name="13&apos;h11" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,19,13,19,14" dtype_id="11">
            <const loc="w,19,15,19,27" name="32&apos;hfeb54ce3" dtype_id="11"/>
            <arraysel loc="w,19,4,19,5" dtype_id="11">
              <varref loc="w,19,1,19,4" name="mem" dtype_id="96"/>
              <const loc="w,19,5,19,11" name="13&apos;h12" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,20,13,20,14" dtype_id="11">
            <const loc="w,20,15,20,27" name="32&apos;h10008117" dtype_id="11"/>
            <arraysel loc="w,20,4,20,5" dtype_id="11">
              <varref loc="w,20,1,20,4" name="mem" dtype_id="96"/>
              <const loc="w,20,5,20,11" name="13&apos;h13" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,21,13,21,14" dtype_id="11">
            <const loc="w,21,15,21,27" name="32&apos;hfb410113" dtype_id="11"/>
            <arraysel loc="w,21,4,21,5" dtype_id="11">
              <varref loc="w,21,1,21,4" name="mem" dtype_id="96"/>
              <const loc="w,21,5,21,11" name="13&apos;h14" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,22,13,22,14" dtype_id="11">
            <const loc="w,22,15,22,27" name="32&apos;h10000197" dtype_id="11"/>
            <arraysel loc="w,22,4,22,5" dtype_id="11">
              <varref loc="w,22,1,22,4" name="mem" dtype_id="96"/>
              <const loc="w,22,5,22,11" name="13&apos;h15" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,23,13,23,14" dtype_id="11">
            <const loc="w,23,15,23,27" name="32&apos;h7ac18193" dtype_id="11"/>
            <arraysel loc="w,23,4,23,5" dtype_id="11">
              <varref loc="w,23,1,23,4" name="mem" dtype_id="96"/>
              <const loc="w,23,5,23,11" name="13&apos;h16" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,24,13,24,14" dtype_id="11">
            <const loc="w,24,15,24,27" name="32&apos;ha54533" dtype_id="11"/>
            <arraysel loc="w,24,4,24,5" dtype_id="11">
              <varref loc="w,24,1,24,4" name="mem" dtype_id="96"/>
              <const loc="w,24,5,24,11" name="13&apos;h17" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,25,13,25,14" dtype_id="11">
            <const loc="w,25,15,25,27" name="32&apos;hb5c5b3" dtype_id="11"/>
            <arraysel loc="w,25,4,25,5" dtype_id="11">
              <varref loc="w,25,1,25,4" name="mem" dtype_id="96"/>
              <const loc="w,25,5,25,11" name="13&apos;h18" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,26,13,26,14" dtype_id="11">
            <const loc="w,26,15,26,27" name="32&apos;hc64633" dtype_id="11"/>
            <arraysel loc="w,26,4,26,5" dtype_id="11">
              <varref loc="w,26,1,26,4" name="mem" dtype_id="96"/>
              <const loc="w,26,5,26,11" name="13&apos;h19" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,27,13,27,14" dtype_id="11">
            <const loc="w,27,15,27,27" name="32&apos;h634000ef" dtype_id="11"/>
            <arraysel loc="w,27,4,27,5" dtype_id="11">
              <varref loc="w,27,1,27,4" name="mem" dtype_id="96"/>
              <const loc="w,27,5,27,11" name="13&apos;h1a" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,28,13,28,14" dtype_id="11">
            <const loc="w,28,15,28,27" name="32&apos;h6f" dtype_id="11"/>
            <arraysel loc="w,28,4,28,5" dtype_id="11">
              <varref loc="w,28,1,28,4" name="mem" dtype_id="96"/>
              <const loc="w,28,5,28,11" name="13&apos;h1b" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,29,13,29,14" dtype_id="11">
            <const loc="w,29,15,29,27" name="32&apos;h793" dtype_id="11"/>
            <arraysel loc="w,29,4,29,5" dtype_id="11">
              <varref loc="w,29,1,29,4" name="mem" dtype_id="96"/>
              <const loc="w,29,5,29,11" name="13&apos;h1c" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,30,13,30,14" dtype_id="11">
            <const loc="w,30,15,30,27" name="32&apos;hc79463" dtype_id="11"/>
            <arraysel loc="w,30,4,30,5" dtype_id="11">
              <varref loc="w,30,1,30,4" name="mem" dtype_id="96"/>
              <const loc="w,30,5,30,11" name="13&apos;h1d" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,31,13,31,14" dtype_id="11">
            <const loc="w,31,15,31,27" name="32&apos;h8067" dtype_id="11"/>
            <arraysel loc="w,31,4,31,5" dtype_id="11">
              <varref loc="w,31,1,31,4" name="mem" dtype_id="96"/>
              <const loc="w,31,5,31,11" name="13&apos;h1e" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,32,13,32,14" dtype_id="11">
            <const loc="w,32,15,32,27" name="32&apos;hf58733" dtype_id="11"/>
            <arraysel loc="w,32,4,32,5" dtype_id="11">
              <varref loc="w,32,1,32,4" name="mem" dtype_id="96"/>
              <const loc="w,32,5,32,11" name="13&apos;h1f" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,33,13,33,14" dtype_id="11">
            <const loc="w,33,15,33,27" name="32&apos;h74683" dtype_id="11"/>
            <arraysel loc="w,33,4,33,5" dtype_id="11">
              <varref loc="w,33,1,33,4" name="mem" dtype_id="96"/>
              <const loc="w,33,5,33,11" name="13&apos;h20" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,34,13,34,14" dtype_id="11">
            <const loc="w,34,15,34,27" name="32&apos;hf50733" dtype_id="11"/>
            <arraysel loc="w,34,4,34,5" dtype_id="11">
              <varref loc="w,34,1,34,4" name="mem" dtype_id="96"/>
              <const loc="w,34,5,34,11" name="13&apos;h21" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,35,13,35,14" dtype_id="11">
            <const loc="w,35,15,35,27" name="32&apos;h178793" dtype_id="11"/>
            <arraysel loc="w,35,4,35,5" dtype_id="11">
              <varref loc="w,35,1,35,4" name="mem" dtype_id="96"/>
              <const loc="w,35,5,35,11" name="13&apos;h22" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,36,13,36,14" dtype_id="11">
            <const loc="w,36,15,36,27" name="32&apos;hd70023" dtype_id="11"/>
            <arraysel loc="w,36,4,36,5" dtype_id="11">
              <varref loc="w,36,1,36,4" name="mem" dtype_id="96"/>
              <const loc="w,36,5,36,11" name="13&apos;h23" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,37,13,37,14" dtype_id="11">
            <const loc="w,37,15,37,27" name="32&apos;hfe5ff06f" dtype_id="11"/>
            <arraysel loc="w,37,4,37,5" dtype_id="11">
              <varref loc="w,37,1,37,4" name="mem" dtype_id="96"/>
              <const loc="w,37,5,37,11" name="13&apos;h24" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,38,13,38,14" dtype_id="11">
            <const loc="w,38,15,38,27" name="32&apos;h54783" dtype_id="11"/>
            <arraysel loc="w,38,4,38,5" dtype_id="11">
              <varref loc="w,38,1,38,4" name="mem" dtype_id="96"/>
              <const loc="w,38,5,38,11" name="13&apos;h25" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,39,13,39,14" dtype_id="11">
            <const loc="w,39,15,39,27" name="32&apos;h5c703" dtype_id="11"/>
            <arraysel loc="w,39,4,39,5" dtype_id="11">
              <varref loc="w,39,1,39,4" name="mem" dtype_id="96"/>
              <const loc="w,39,5,39,11" name="13&apos;h26" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,40,13,40,14" dtype_id="11">
            <const loc="w,40,15,40,27" name="32&apos;he79463" dtype_id="11"/>
            <arraysel loc="w,40,4,40,5" dtype_id="11">
              <varref loc="w,40,1,40,4" name="mem" dtype_id="96"/>
              <const loc="w,40,5,40,11" name="13&apos;h27" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,41,13,41,14" dtype_id="11">
            <const loc="w,41,15,41,27" name="32&apos;h79663" dtype_id="11"/>
            <arraysel loc="w,41,4,41,5" dtype_id="11">
              <varref loc="w,41,1,41,4" name="mem" dtype_id="96"/>
              <const loc="w,41,5,41,11" name="13&apos;h28" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,42,13,42,14" dtype_id="11">
            <const loc="w,42,15,42,27" name="32&apos;h40e78533" dtype_id="11"/>
            <arraysel loc="w,42,4,42,5" dtype_id="11">
              <varref loc="w,42,1,42,4" name="mem" dtype_id="96"/>
              <const loc="w,42,5,42,11" name="13&apos;h29" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,43,13,43,14" dtype_id="11">
            <const loc="w,43,15,43,27" name="32&apos;h8067" dtype_id="11"/>
            <arraysel loc="w,43,4,43,5" dtype_id="11">
              <varref loc="w,43,1,43,4" name="mem" dtype_id="96"/>
              <const loc="w,43,5,43,11" name="13&apos;h2a" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,44,13,44,14" dtype_id="11">
            <const loc="w,44,15,44,27" name="32&apos;h150513" dtype_id="11"/>
            <arraysel loc="w,44,4,44,5" dtype_id="11">
              <varref loc="w,44,1,44,4" name="mem" dtype_id="96"/>
              <const loc="w,44,5,44,11" name="13&apos;h2b" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,45,13,45,14" dtype_id="11">
            <const loc="w,45,15,45,27" name="32&apos;h158593" dtype_id="11"/>
            <arraysel loc="w,45,4,45,5" dtype_id="11">
              <varref loc="w,45,1,45,4" name="mem" dtype_id="96"/>
              <const loc="w,45,5,45,11" name="13&apos;h2c" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,46,13,46,14" dtype_id="11">
            <const loc="w,46,15,46,27" name="32&apos;hfe1ff06f" dtype_id="11"/>
            <arraysel loc="w,46,4,46,5" dtype_id="11">
              <varref loc="w,46,1,46,4" name="mem" dtype_id="96"/>
              <const loc="w,46,5,46,11" name="13&apos;h2d" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,47,13,47,14" dtype_id="11">
            <const loc="w,47,15,47,27" name="32&apos;h251793" dtype_id="11"/>
            <arraysel loc="w,47,4,47,5" dtype_id="11">
              <varref loc="w,47,1,47,4" name="mem" dtype_id="96"/>
              <const loc="w,47,5,47,11" name="13&apos;h2e" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,48,13,48,14" dtype_id="11">
            <const loc="w,48,15,48,27" name="32&apos;h40a78533" dtype_id="11"/>
            <arraysel loc="w,48,4,48,5" dtype_id="11">
              <varref loc="w,48,1,48,4" name="mem" dtype_id="96"/>
              <const loc="w,48,5,48,11" name="13&apos;h2f" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,49,13,49,14" dtype_id="11">
            <const loc="w,49,15,49,27" name="32&apos;h8067" dtype_id="11"/>
            <arraysel loc="w,49,4,49,5" dtype_id="11">
              <varref loc="w,49,1,49,4" name="mem" dtype_id="96"/>
              <const loc="w,49,5,49,11" name="13&apos;h30" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,50,13,50,14" dtype_id="11">
            <const loc="w,50,15,50,27" name="32&apos;h200007b7" dtype_id="11"/>
            <arraysel loc="w,50,4,50,5" dtype_id="11">
              <varref loc="w,50,1,50,4" name="mem" dtype_id="96"/>
              <const loc="w,50,5,50,11" name="13&apos;h31" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,51,13,51,14" dtype_id="11">
            <const loc="w,51,15,51,27" name="32&apos;h7a703" dtype_id="11"/>
            <arraysel loc="w,51,4,51,5" dtype_id="11">
              <varref loc="w,51,1,51,4" name="mem" dtype_id="96"/>
              <const loc="w,51,5,51,11" name="13&apos;h32" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,52,13,52,14" dtype_id="11">
            <const loc="w,52,15,52,27" name="32&apos;hfe074ee3" dtype_id="11"/>
            <arraysel loc="w,52,4,52,5" dtype_id="11">
              <varref loc="w,52,1,52,4" name="mem" dtype_id="96"/>
              <const loc="w,52,5,52,11" name="13&apos;h33" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,53,13,53,14" dtype_id="11">
            <const loc="w,53,15,53,27" name="32&apos;ha78023" dtype_id="11"/>
            <arraysel loc="w,53,4,53,5" dtype_id="11">
              <varref loc="w,53,1,53,4" name="mem" dtype_id="96"/>
              <const loc="w,53,5,53,11" name="13&apos;h34" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,54,13,54,14" dtype_id="11">
            <const loc="w,54,15,54,27" name="32&apos;h8067" dtype_id="11"/>
            <arraysel loc="w,54,4,54,5" dtype_id="11">
              <varref loc="w,54,1,54,4" name="mem" dtype_id="96"/>
              <const loc="w,54,5,54,11" name="13&apos;h35" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,55,13,55,14" dtype_id="11">
            <const loc="w,55,15,55,27" name="32&apos;hff010113" dtype_id="11"/>
            <arraysel loc="w,55,4,55,5" dtype_id="11">
              <varref loc="w,55,1,55,4" name="mem" dtype_id="96"/>
              <const loc="w,55,5,55,11" name="13&apos;h36" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,56,13,56,14" dtype_id="11">
            <const loc="w,56,15,56,27" name="32&apos;h812423" dtype_id="11"/>
            <arraysel loc="w,56,4,56,5" dtype_id="11">
              <varref loc="w,56,1,56,4" name="mem" dtype_id="96"/>
              <const loc="w,56,5,56,11" name="13&apos;h37" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,57,13,57,14" dtype_id="11">
            <const loc="w,57,15,57,27" name="32&apos;h1212023" dtype_id="11"/>
            <arraysel loc="w,57,4,57,5" dtype_id="11">
              <varref loc="w,57,1,57,4" name="mem" dtype_id="96"/>
              <const loc="w,57,5,57,11" name="13&apos;h38" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,58,13,58,14" dtype_id="11">
            <const loc="w,58,15,58,27" name="32&apos;hfff58413" dtype_id="11"/>
            <arraysel loc="w,58,4,58,5" dtype_id="11">
              <varref loc="w,58,1,58,4" name="mem" dtype_id="96"/>
              <const loc="w,58,5,58,11" name="13&apos;h39" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,59,13,59,14" dtype_id="11">
            <const loc="w,59,15,59,27" name="32&apos;h912223" dtype_id="11"/>
            <arraysel loc="w,59,4,59,5" dtype_id="11">
              <varref loc="w,59,1,59,4" name="mem" dtype_id="96"/>
              <const loc="w,59,5,59,11" name="13&apos;h3a" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,60,13,60,14" dtype_id="11">
            <const loc="w,60,15,60,27" name="32&apos;h112623" dtype_id="11"/>
            <arraysel loc="w,60,4,60,5" dtype_id="11">
              <varref loc="w,60,1,60,4" name="mem" dtype_id="96"/>
              <const loc="w,60,5,60,11" name="13&apos;h3b" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,61,13,61,14" dtype_id="11">
            <const loc="w,61,15,61,27" name="32&apos;h50493" dtype_id="11"/>
            <arraysel loc="w,61,4,61,5" dtype_id="11">
              <varref loc="w,61,1,61,4" name="mem" dtype_id="96"/>
              <const loc="w,61,5,61,11" name="13&apos;h3c" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,62,13,62,14" dtype_id="11">
            <const loc="w,62,15,62,27" name="32&apos;h241413" dtype_id="11"/>
            <arraysel loc="w,62,4,62,5" dtype_id="11">
              <varref loc="w,62,1,62,4" name="mem" dtype_id="96"/>
              <const loc="w,62,5,62,11" name="13&apos;h3d" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,63,13,63,14" dtype_id="11">
            <const loc="w,63,15,63,27" name="32&apos;h6d400913" dtype_id="11"/>
            <arraysel loc="w,63,4,63,5" dtype_id="11">
              <varref loc="w,63,1,63,4" name="mem" dtype_id="96"/>
              <const loc="w,63,5,63,11" name="13&apos;h3e" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,64,13,64,14" dtype_id="11">
            <const loc="w,64,15,64,27" name="32&apos;h45e63" dtype_id="11"/>
            <arraysel loc="w,64,4,64,5" dtype_id="11">
              <varref loc="w,64,1,64,4" name="mem" dtype_id="96"/>
              <const loc="w,64,5,64,11" name="13&apos;h3f" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,65,13,65,14" dtype_id="11">
            <const loc="w,65,15,65,27" name="32&apos;hc12083" dtype_id="11"/>
            <arraysel loc="w,65,4,65,5" dtype_id="11">
              <varref loc="w,65,1,65,4" name="mem" dtype_id="96"/>
              <const loc="w,65,5,65,11" name="13&apos;h40" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,66,13,66,14" dtype_id="11">
            <const loc="w,66,15,66,27" name="32&apos;h812403" dtype_id="11"/>
            <arraysel loc="w,66,4,66,5" dtype_id="11">
              <varref loc="w,66,1,66,4" name="mem" dtype_id="96"/>
              <const loc="w,66,5,66,11" name="13&apos;h41" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,67,13,67,14" dtype_id="11">
            <const loc="w,67,15,67,27" name="32&apos;h412483" dtype_id="11"/>
            <arraysel loc="w,67,4,67,5" dtype_id="11">
              <varref loc="w,67,1,67,4" name="mem" dtype_id="96"/>
              <const loc="w,67,5,67,11" name="13&apos;h42" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,68,13,68,14" dtype_id="11">
            <const loc="w,68,15,68,27" name="32&apos;h12903" dtype_id="11"/>
            <arraysel loc="w,68,4,68,5" dtype_id="11">
              <varref loc="w,68,1,68,4" name="mem" dtype_id="96"/>
              <const loc="w,68,5,68,11" name="13&apos;h43" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,69,13,69,14" dtype_id="11">
            <const loc="w,69,15,69,27" name="32&apos;h1010113" dtype_id="11"/>
            <arraysel loc="w,69,4,69,5" dtype_id="11">
              <varref loc="w,69,1,69,4" name="mem" dtype_id="96"/>
              <const loc="w,69,5,69,11" name="13&apos;h44" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,70,13,70,14" dtype_id="11">
            <const loc="w,70,15,70,27" name="32&apos;h8067" dtype_id="11"/>
            <arraysel loc="w,70,4,70,5" dtype_id="11">
              <varref loc="w,70,1,70,4" name="mem" dtype_id="96"/>
              <const loc="w,70,5,70,11" name="13&apos;h45" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,71,13,71,14" dtype_id="11">
            <const loc="w,71,15,71,27" name="32&apos;h84d7b3" dtype_id="11"/>
            <arraysel loc="w,71,4,71,5" dtype_id="11">
              <varref loc="w,71,1,71,4" name="mem" dtype_id="96"/>
              <const loc="w,71,5,71,11" name="13&apos;h46" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,72,13,72,14" dtype_id="11">
            <const loc="w,72,15,72,27" name="32&apos;hf7f793" dtype_id="11"/>
            <arraysel loc="w,72,4,72,5" dtype_id="11">
              <varref loc="w,72,1,72,4" name="mem" dtype_id="96"/>
              <const loc="w,72,5,72,11" name="13&apos;h47" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,73,13,73,14" dtype_id="11">
            <const loc="w,73,15,73,27" name="32&apos;hf907b3" dtype_id="11"/>
            <arraysel loc="w,73,4,73,5" dtype_id="11">
              <varref loc="w,73,1,73,4" name="mem" dtype_id="96"/>
              <const loc="w,73,5,73,11" name="13&apos;h48" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,74,13,74,14" dtype_id="11">
            <const loc="w,74,15,74,27" name="32&apos;h7c503" dtype_id="11"/>
            <arraysel loc="w,74,4,74,5" dtype_id="11">
              <varref loc="w,74,1,74,4" name="mem" dtype_id="96"/>
              <const loc="w,74,5,74,11" name="13&apos;h49" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,75,13,75,14" dtype_id="11">
            <const loc="w,75,15,75,27" name="32&apos;hffc40413" dtype_id="11"/>
            <arraysel loc="w,75,4,75,5" dtype_id="11">
              <varref loc="w,75,1,75,4" name="mem" dtype_id="96"/>
              <const loc="w,75,5,75,11" name="13&apos;h4a" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,76,13,76,14" dtype_id="11">
            <const loc="w,76,15,76,27" name="32&apos;hf99ff0ef" dtype_id="11"/>
            <arraysel loc="w,76,4,76,5" dtype_id="11">
              <varref loc="w,76,1,76,4" name="mem" dtype_id="96"/>
              <const loc="w,76,5,76,11" name="13&apos;h4b" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,77,13,77,14" dtype_id="11">
            <const loc="w,77,15,77,27" name="32&apos;hfcdff06f" dtype_id="11"/>
            <arraysel loc="w,77,4,77,5" dtype_id="11">
              <varref loc="w,77,1,77,4" name="mem" dtype_id="96"/>
              <const loc="w,77,5,77,11" name="13&apos;h4c" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,78,13,78,14" dtype_id="11">
            <const loc="w,78,15,78,27" name="32&apos;hff010113" dtype_id="11"/>
            <arraysel loc="w,78,4,78,5" dtype_id="11">
              <varref loc="w,78,1,78,4" name="mem" dtype_id="96"/>
              <const loc="w,78,5,78,11" name="13&apos;h4d" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,79,13,79,14" dtype_id="11">
            <const loc="w,79,15,79,27" name="32&apos;h812423" dtype_id="11"/>
            <arraysel loc="w,79,4,79,5" dtype_id="11">
              <varref loc="w,79,1,79,4" name="mem" dtype_id="96"/>
              <const loc="w,79,5,79,11" name="13&apos;h4e" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,80,13,80,14" dtype_id="11">
            <const loc="w,80,15,80,27" name="32&apos;h112623" dtype_id="11"/>
            <arraysel loc="w,80,4,80,5" dtype_id="11">
              <varref loc="w,80,1,80,4" name="mem" dtype_id="96"/>
              <const loc="w,80,5,80,11" name="13&apos;h4f" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,81,13,81,14" dtype_id="11">
            <const loc="w,81,15,81,27" name="32&apos;h50413" dtype_id="11"/>
            <arraysel loc="w,81,4,81,5" dtype_id="11">
              <varref loc="w,81,1,81,4" name="mem" dtype_id="96"/>
              <const loc="w,81,5,81,11" name="13&apos;h50" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,82,13,82,14" dtype_id="11">
            <const loc="w,82,15,82,27" name="32&apos;h44503" dtype_id="11"/>
            <arraysel loc="w,82,4,82,5" dtype_id="11">
              <varref loc="w,82,1,82,4" name="mem" dtype_id="96"/>
              <const loc="w,82,5,82,11" name="13&apos;h51" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,83,13,83,14" dtype_id="11">
            <const loc="w,83,15,83,27" name="32&apos;h51a63" dtype_id="11"/>
            <arraysel loc="w,83,4,83,5" dtype_id="11">
              <varref loc="w,83,1,83,4" name="mem" dtype_id="96"/>
              <const loc="w,83,5,83,11" name="13&apos;h52" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,84,13,84,14" dtype_id="11">
            <const loc="w,84,15,84,27" name="32&apos;hc12083" dtype_id="11"/>
            <arraysel loc="w,84,4,84,5" dtype_id="11">
              <varref loc="w,84,1,84,4" name="mem" dtype_id="96"/>
              <const loc="w,84,5,84,11" name="13&apos;h53" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,85,13,85,14" dtype_id="11">
            <const loc="w,85,15,85,27" name="32&apos;h812403" dtype_id="11"/>
            <arraysel loc="w,85,4,85,5" dtype_id="11">
              <varref loc="w,85,1,85,4" name="mem" dtype_id="96"/>
              <const loc="w,85,5,85,11" name="13&apos;h54" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,86,13,86,14" dtype_id="11">
            <const loc="w,86,15,86,27" name="32&apos;h1010113" dtype_id="11"/>
            <arraysel loc="w,86,4,86,5" dtype_id="11">
              <varref loc="w,86,1,86,4" name="mem" dtype_id="96"/>
              <const loc="w,86,5,86,11" name="13&apos;h55" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,87,13,87,14" dtype_id="11">
            <const loc="w,87,15,87,27" name="32&apos;h8067" dtype_id="11"/>
            <arraysel loc="w,87,4,87,5" dtype_id="11">
              <varref loc="w,87,1,87,4" name="mem" dtype_id="96"/>
              <const loc="w,87,5,87,11" name="13&apos;h56" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,88,13,88,14" dtype_id="11">
            <const loc="w,88,15,88,27" name="32&apos;h140413" dtype_id="11"/>
            <arraysel loc="w,88,4,88,5" dtype_id="11">
              <varref loc="w,88,1,88,4" name="mem" dtype_id="96"/>
              <const loc="w,88,5,88,11" name="13&apos;h57" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,89,13,89,14" dtype_id="11">
            <const loc="w,89,15,89,27" name="32&apos;hf65ff0ef" dtype_id="11"/>
            <arraysel loc="w,89,4,89,5" dtype_id="11">
              <varref loc="w,89,1,89,4" name="mem" dtype_id="96"/>
              <const loc="w,89,5,89,11" name="13&apos;h58" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,90,13,90,14" dtype_id="11">
            <const loc="w,90,15,90,27" name="32&apos;hfe1ff06f" dtype_id="11"/>
            <arraysel loc="w,90,4,90,5" dtype_id="11">
              <varref loc="w,90,1,90,4" name="mem" dtype_id="96"/>
              <const loc="w,90,5,90,11" name="13&apos;h59" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,91,13,91,14" dtype_id="11">
            <const loc="w,91,15,91,27" name="32&apos;h200007b7" dtype_id="11"/>
            <arraysel loc="w,91,4,91,5" dtype_id="11">
              <varref loc="w,91,1,91,4" name="mem" dtype_id="96"/>
              <const loc="w,91,5,91,11" name="13&apos;h5a" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,92,13,92,14" dtype_id="11">
            <const loc="w,92,15,92,27" name="32&apos;h47a703" dtype_id="11"/>
            <arraysel loc="w,92,4,92,5" dtype_id="11">
              <varref loc="w,92,1,92,4" name="mem" dtype_id="96"/>
              <const loc="w,92,5,92,11" name="13&apos;h5b" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,93,13,93,14" dtype_id="11">
            <const loc="w,93,15,93,27" name="32&apos;h82e1aa23" dtype_id="11"/>
            <arraysel loc="w,93,4,93,5" dtype_id="11">
              <varref loc="w,93,1,93,4" name="mem" dtype_id="96"/>
              <const loc="w,93,5,93,11" name="13&apos;h5c" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,94,13,94,14" dtype_id="11">
            <const loc="w,94,15,94,27" name="32&apos;h16074063" dtype_id="11"/>
            <arraysel loc="w,94,4,94,5" dtype_id="11">
              <varref loc="w,94,1,94,4" name="mem" dtype_id="96"/>
              <const loc="w,94,5,94,11" name="13&apos;h5d" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,95,13,95,14" dtype_id="11">
            <const loc="w,95,15,95,27" name="32&apos;h400006b7" dtype_id="11"/>
            <arraysel loc="w,95,4,95,5" dtype_id="11">
              <varref loc="w,95,1,95,4" name="mem" dtype_id="96"/>
              <const loc="w,95,5,95,11" name="13&apos;h5e" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,96,13,96,14" dtype_id="11">
            <const loc="w,96,15,96,27" name="32&apos;h100007b7" dtype_id="11"/>
            <arraysel loc="w,96,4,96,5" dtype_id="11">
              <varref loc="w,96,1,96,4" name="mem" dtype_id="96"/>
              <const loc="w,96,5,96,11" name="13&apos;h5f" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,97,13,97,14" dtype_id="11">
            <const loc="w,97,15,97,27" name="32&apos;hd776b3" dtype_id="11"/>
            <arraysel loc="w,97,4,97,5" dtype_id="11">
              <varref loc="w,97,1,97,4" name="mem" dtype_id="96"/>
              <const loc="w,97,5,97,11" name="13&apos;h60" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,98,13,98,14" dtype_id="11">
            <const loc="w,98,15,98,27" name="32&apos;h78793" dtype_id="11"/>
            <arraysel loc="w,98,4,98,5" dtype_id="11">
              <varref loc="w,98,1,98,4" name="mem" dtype_id="96"/>
              <const loc="w,98,5,98,11" name="13&apos;h61" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,99,13,99,14" dtype_id="11">
            <const loc="w,99,15,99,27" name="32&apos;h68663" dtype_id="11"/>
            <arraysel loc="w,99,4,99,5" dtype_id="11">
              <varref loc="w,99,1,99,4" name="mem" dtype_id="96"/>
              <const loc="w,99,5,99,11" name="13&apos;h62" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,100,13,100,14" dtype_id="11">
            <const loc="w,100,15,100,27" name="32&apos;h78023" dtype_id="11"/>
            <arraysel loc="w,100,4,100,5" dtype_id="11">
              <varref loc="w,100,1,100,4" name="mem" dtype_id="96"/>
              <const loc="w,100,5,100,11" name="13&apos;h63" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,101,13,101,14" dtype_id="11">
            <const loc="w,101,15,101,27" name="32&apos;h8067" dtype_id="11"/>
            <arraysel loc="w,101,4,101,5" dtype_id="11">
              <varref loc="w,101,1,101,4" name="mem" dtype_id="96"/>
              <const loc="w,101,5,101,11" name="13&apos;h64" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,102,13,102,14" dtype_id="11">
            <const loc="w,102,15,102,27" name="32&apos;hff77713" dtype_id="11"/>
            <arraysel loc="w,102,4,102,5" dtype_id="11">
              <varref loc="w,102,1,102,4" name="mem" dtype_id="96"/>
              <const loc="w,102,5,102,11" name="13&apos;h65" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,103,13,103,14" dtype_id="11">
            <const loc="w,103,15,103,27" name="32&apos;h2400613" dtype_id="11"/>
            <arraysel loc="w,103,4,103,5" dtype_id="11">
              <varref loc="w,103,1,103,4" name="mem" dtype_id="96"/>
              <const loc="w,103,5,103,11" name="13&apos;h66" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,104,13,104,14" dtype_id="11">
            <const loc="w,104,15,104,27" name="32&apos;h2c71c63" dtype_id="11"/>
            <arraysel loc="w,104,4,104,5" dtype_id="11">
              <varref loc="w,104,1,104,4" name="mem" dtype_id="96"/>
              <const loc="w,104,5,104,11" name="13&apos;h67" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,105,13,105,14" dtype_id="11">
            <const loc="w,105,15,105,27" name="32&apos;h17c603" dtype_id="11"/>
            <arraysel loc="w,105,4,105,5" dtype_id="11">
              <varref loc="w,105,1,105,4" name="mem" dtype_id="96"/>
              <const loc="w,105,5,105,11" name="13&apos;h68" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,106,13,106,14" dtype_id="11">
            <const loc="w,106,15,106,27" name="32&apos;h2061863" dtype_id="11"/>
            <arraysel loc="w,106,4,106,5" dtype_id="11">
              <varref loc="w,106,1,106,4" name="mem" dtype_id="96"/>
              <const loc="w,106,5,106,11" name="13&apos;h69" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,107,13,107,14" dtype_id="11">
            <const loc="w,107,15,107,27" name="32&apos;h82018e23" dtype_id="11"/>
            <arraysel loc="w,107,4,107,5" dtype_id="11">
              <varref loc="w,107,1,107,4" name="mem" dtype_id="96"/>
              <const loc="w,107,5,107,11" name="13&apos;h6a" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,108,13,108,14" dtype_id="11">
            <const loc="w,108,15,108,27" name="32&apos;h7a703" dtype_id="11"/>
            <arraysel loc="w,108,4,108,5" dtype_id="11">
              <varref loc="w,108,1,108,4" name="mem" dtype_id="96"/>
              <const loc="w,108,5,108,11" name="13&apos;h6b" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,109,13,109,14" dtype_id="11">
            <const loc="w,109,15,109,27" name="32&apos;h106b7" dtype_id="11"/>
            <arraysel loc="w,109,4,109,5" dtype_id="11">
              <varref loc="w,109,1,109,4" name="mem" dtype_id="96"/>
              <const loc="w,109,5,109,11" name="13&apos;h6c" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,110,13,110,14" dtype_id="11">
            <const loc="w,110,15,110,27" name="32&apos;hf0068693" dtype_id="11"/>
            <arraysel loc="w,110,4,110,5" dtype_id="11">
              <varref loc="w,110,1,110,4" name="mem" dtype_id="96"/>
              <const loc="w,110,5,110,11" name="13&apos;h6d" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,111,13,111,14" dtype_id="11">
            <const loc="w,111,15,111,27" name="32&apos;hd77733" dtype_id="11"/>
            <arraysel loc="w,111,4,111,5" dtype_id="11">
              <varref loc="w,111,1,111,4" name="mem" dtype_id="96"/>
              <const loc="w,111,5,111,11" name="13&apos;h6e" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,112,13,112,14" dtype_id="11">
            <const loc="w,112,15,112,27" name="32&apos;hff76713" dtype_id="11"/>
            <arraysel loc="w,112,4,112,5" dtype_id="11">
              <varref loc="w,112,1,112,4" name="mem" dtype_id="96"/>
              <const loc="w,112,5,112,11" name="13&apos;h6f" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,113,13,113,14" dtype_id="11">
            <const loc="w,113,15,113,27" name="32&apos;he7a023" dtype_id="11"/>
            <arraysel loc="w,113,4,113,5" dtype_id="11">
              <varref loc="w,113,1,113,4" name="mem" dtype_id="96"/>
              <const loc="w,113,5,113,11" name="13&apos;h70" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,114,13,114,14" dtype_id="11">
            <const loc="w,114,15,114,27" name="32&apos;h7a223" dtype_id="11"/>
            <arraysel loc="w,114,4,114,5" dtype_id="11">
              <varref loc="w,114,1,114,4" name="mem" dtype_id="96"/>
              <const loc="w,114,5,114,11" name="13&apos;h71" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,115,13,115,14" dtype_id="11">
            <const loc="w,115,15,115,27" name="32&apos;h7a423" dtype_id="11"/>
            <arraysel loc="w,115,4,115,5" dtype_id="11">
              <varref loc="w,115,1,115,4" name="mem" dtype_id="96"/>
              <const loc="w,115,5,115,11" name="13&apos;h72" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,116,13,116,14" dtype_id="11">
            <const loc="w,116,15,116,27" name="32&apos;h7a623" dtype_id="11"/>
            <arraysel loc="w,116,4,116,5" dtype_id="11">
              <varref loc="w,116,1,116,4" name="mem" dtype_id="96"/>
              <const loc="w,116,5,116,11" name="13&apos;h73" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,117,13,117,14" dtype_id="11">
            <const loc="w,117,15,117,27" name="32&apos;h8067" dtype_id="11"/>
            <arraysel loc="w,117,4,117,5" dtype_id="11">
              <varref loc="w,117,1,117,4" name="mem" dtype_id="96"/>
              <const loc="w,117,5,117,11" name="13&apos;h74" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,118,13,118,14" dtype_id="11">
            <const loc="w,118,15,118,27" name="32&apos;h7c603" dtype_id="11"/>
            <arraysel loc="w,118,4,118,5" dtype_id="11">
              <varref loc="w,118,1,118,4" name="mem" dtype_id="96"/>
              <const loc="w,118,5,118,11" name="13&apos;h75" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,119,13,119,14" dtype_id="11">
            <const loc="w,119,15,119,27" name="32&apos;he060e63" dtype_id="11"/>
            <arraysel loc="w,119,4,119,5" dtype_id="11">
              <varref loc="w,119,1,119,4" name="mem" dtype_id="96"/>
              <const loc="w,119,5,119,11" name="13&apos;h76" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,120,13,120,14" dtype_id="11">
            <const loc="w,120,15,120,27" name="32&apos;hd00613" dtype_id="11"/>
            <arraysel loc="w,120,4,120,5" dtype_id="11">
              <varref loc="w,120,1,120,4" name="mem" dtype_id="96"/>
              <const loc="w,120,5,120,11" name="13&apos;h77" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,121,13,121,14" dtype_id="11">
            <const loc="w,121,15,121,27" name="32&apos;h2c70063" dtype_id="11"/>
            <arraysel loc="w,121,4,121,5" dtype_id="11">
              <varref loc="w,121,1,121,4" name="mem" dtype_id="96"/>
              <const loc="w,121,5,121,11" name="13&apos;h78" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,122,13,122,14" dtype_id="11">
            <const loc="w,122,15,122,27" name="32&apos;h2c00613" dtype_id="11"/>
            <arraysel loc="w,122,4,122,5" dtype_id="11">
              <varref loc="w,122,1,122,4" name="mem" dtype_id="96"/>
              <const loc="w,122,5,122,11" name="13&apos;h79" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,123,13,123,14" dtype_id="11">
            <const loc="w,123,15,123,27" name="32&apos;hc70c63" dtype_id="11"/>
            <arraysel loc="w,123,4,123,5" dtype_id="11">
              <varref loc="w,123,1,123,4" name="mem" dtype_id="96"/>
              <const loc="w,123,5,123,11" name="13&apos;h7a" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,124,13,124,14" dtype_id="11">
            <const loc="w,124,15,124,27" name="32&apos;ha00693" dtype_id="11"/>
            <arraysel loc="w,124,4,124,5" dtype_id="11">
              <varref loc="w,124,1,124,4" name="mem" dtype_id="96"/>
              <const loc="w,124,5,124,11" name="13&apos;h7b" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,125,13,125,14" dtype_id="11">
            <const loc="w,125,15,125,27" name="32&apos;had71a63" dtype_id="11"/>
            <arraysel loc="w,125,4,125,5" dtype_id="11">
              <varref loc="w,125,1,125,4" name="mem" dtype_id="96"/>
              <const loc="w,125,5,125,11" name="13&apos;h7c" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,126,13,126,14" dtype_id="11">
            <const loc="w,126,15,126,27" name="32&apos;hf0000713" dtype_id="11"/>
            <arraysel loc="w,126,4,126,5" dtype_id="11">
              <varref loc="w,126,1,126,4" name="mem" dtype_id="96"/>
              <const loc="w,126,5,126,11" name="13&apos;h7d" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,127,13,127,14" dtype_id="11">
            <const loc="w,127,15,127,27" name="32&apos;he79023" dtype_id="11"/>
            <arraysel loc="w,127,4,127,5" dtype_id="11">
              <varref loc="w,127,1,127,4" name="mem" dtype_id="96"/>
              <const loc="w,127,5,127,11" name="13&apos;h7e" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,128,13,128,14" dtype_id="11">
            <const loc="w,128,15,128,27" name="32&apos;h8067" dtype_id="11"/>
            <arraysel loc="w,128,4,128,5" dtype_id="11">
              <varref loc="w,128,1,128,4" name="mem" dtype_id="96"/>
              <const loc="w,128,5,128,11" name="13&apos;h7f" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,129,13,129,14" dtype_id="11">
            <const loc="w,129,15,129,27" name="32&apos;h27c703" dtype_id="11"/>
            <arraysel loc="w,129,4,129,5" dtype_id="11">
              <varref loc="w,129,1,129,4" name="mem" dtype_id="96"/>
              <const loc="w,129,5,129,11" name="13&apos;h80" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,130,13,130,14" dtype_id="11">
            <const loc="w,130,15,130,27" name="32&apos;h300613" dtype_id="11"/>
            <arraysel loc="w,130,4,130,5" dtype_id="11">
              <varref loc="w,130,1,130,4" name="mem" dtype_id="96"/>
              <const loc="w,130,5,130,11" name="13&apos;h81" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,131,13,131,14" dtype_id="11">
            <const loc="w,131,15,131,27" name="32&apos;hce66663" dtype_id="11"/>
            <arraysel loc="w,131,4,131,5" dtype_id="11">
              <varref loc="w,131,1,131,4" name="mem" dtype_id="96"/>
              <const loc="w,131,5,131,11" name="13&apos;h82" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,132,13,132,14" dtype_id="11">
            <const loc="w,132,15,132,27" name="32&apos;h83c1ce03" dtype_id="11"/>
            <arraysel loc="w,132,4,132,5" dtype_id="11">
              <varref loc="w,132,1,132,4" name="mem" dtype_id="96"/>
              <const loc="w,132,5,132,11" name="13&apos;h83" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,133,13,133,14" dtype_id="11">
            <const loc="w,133,15,133,27" name="32&apos;h8201ac23" dtype_id="11"/>
            <arraysel loc="w,133,4,133,5" dtype_id="11">
              <varref loc="w,133,1,133,4" name="mem" dtype_id="96"/>
              <const loc="w,133,5,133,11" name="13&apos;h84" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,134,13,134,14" dtype_id="11">
            <const loc="w,134,15,134,27" name="32&apos;h813" dtype_id="11"/>
            <arraysel loc="w,134,4,134,5" dtype_id="11">
              <varref loc="w,134,1,134,4" name="mem" dtype_id="96"/>
              <const loc="w,134,5,134,11" name="13&apos;h85" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,135,13,135,14" dtype_id="11">
            <const loc="w,135,15,135,27" name="32&apos;h313" dtype_id="11"/>
            <arraysel loc="w,135,4,135,5" dtype_id="11">
              <varref loc="w,135,1,135,4" name="mem" dtype_id="96"/>
              <const loc="w,135,5,135,11" name="13&apos;h86" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,136,13,136,14" dtype_id="11">
            <const loc="w,136,15,136,27" name="32&apos;h60513" dtype_id="11"/>
            <arraysel loc="w,136,4,136,5" dtype_id="11">
              <varref loc="w,136,1,136,4" name="mem" dtype_id="96"/>
              <const loc="w,136,5,136,11" name="13&apos;h87" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,137,13,137,14" dtype_id="11">
            <const loc="w,137,15,137,27" name="32&apos;h84018893" dtype_id="11"/>
            <arraysel loc="w,137,4,137,5" dtype_id="11">
              <varref loc="w,137,1,137,4" name="mem" dtype_id="96"/>
              <const loc="w,137,5,137,11" name="13&apos;h88" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,138,13,138,14" dtype_id="11">
            <const loc="w,138,15,138,27" name="32&apos;hff87613" dtype_id="11"/>
            <arraysel loc="w,138,4,138,5" dtype_id="11">
              <varref loc="w,138,1,138,4" name="mem" dtype_id="96"/>
              <const loc="w,138,5,138,11" name="13&apos;h89" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,139,13,139,14" dtype_id="11">
            <const loc="w,139,15,139,27" name="32&apos;h3c66e63" dtype_id="11"/>
            <arraysel loc="w,139,4,139,5" dtype_id="11">
              <varref loc="w,139,1,139,4" name="mem" dtype_id="96"/>
              <const loc="w,139,5,139,11" name="13&apos;h8a" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,140,13,140,14" dtype_id="11">
            <const loc="w,140,15,140,27" name="32&apos;h30463" dtype_id="11"/>
            <arraysel loc="w,140,4,140,5" dtype_id="11">
              <varref loc="w,140,1,140,4" name="mem" dtype_id="96"/>
              <const loc="w,140,5,140,11" name="13&apos;h8b" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,141,13,141,14" dtype_id="11">
            <const loc="w,141,15,141,27" name="32&apos;h82d1ac23" dtype_id="11"/>
            <arraysel loc="w,141,4,141,5" dtype_id="11">
              <varref loc="w,141,1,141,4" name="mem" dtype_id="96"/>
              <const loc="w,141,5,141,11" name="13&apos;h8c" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,142,13,142,14" dtype_id="11">
            <const loc="w,142,15,142,27" name="32&apos;h200613" dtype_id="11"/>
            <arraysel loc="w,142,4,142,5" dtype_id="11">
              <varref loc="w,142,1,142,4" name="mem" dtype_id="96"/>
              <const loc="w,142,5,142,11" name="13&apos;h8d" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,143,13,143,14" dtype_id="11">
            <const loc="w,143,15,143,27" name="32&apos;h8381a683" dtype_id="11"/>
            <arraysel loc="w,143,4,143,5" dtype_id="11">
              <varref loc="w,143,1,143,4" name="mem" dtype_id="96"/>
              <const loc="w,143,5,143,11" name="13&apos;h8e" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,144,13,144,14" dtype_id="11">
            <const loc="w,144,15,144,27" name="32&apos;h4c70c63" dtype_id="11"/>
            <arraysel loc="w,144,4,144,5" dtype_id="11">
              <varref loc="w,144,1,144,4" name="mem" dtype_id="96"/>
              <const loc="w,144,5,144,11" name="13&apos;h8f" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,145,13,145,14" dtype_id="11">
            <const loc="w,145,15,145,27" name="32&apos;h300613" dtype_id="11"/>
            <arraysel loc="w,145,4,145,5" dtype_id="11">
              <varref loc="w,145,1,145,4" name="mem" dtype_id="96"/>
              <const loc="w,145,5,145,11" name="13&apos;h90" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,146,13,146,14" dtype_id="11">
            <const loc="w,146,15,146,27" name="32&apos;h4c70c63" dtype_id="11"/>
            <arraysel loc="w,146,4,146,5" dtype_id="11">
              <varref loc="w,146,1,146,4" name="mem" dtype_id="96"/>
              <const loc="w,146,5,146,11" name="13&apos;h91" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,147,13,147,14" dtype_id="11">
            <const loc="w,147,15,147,27" name="32&apos;h100613" dtype_id="11"/>
            <arraysel loc="w,147,4,147,5" dtype_id="11">
              <varref loc="w,147,1,147,4" name="mem" dtype_id="96"/>
              <const loc="w,147,5,147,11" name="13&apos;h92" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,148,13,148,14" dtype_id="11">
            <const loc="w,148,15,148,27" name="32&apos;h4c70063" dtype_id="11"/>
            <arraysel loc="w,148,4,148,5" dtype_id="11">
              <varref loc="w,148,1,148,4" name="mem" dtype_id="96"/>
              <const loc="w,148,5,148,11" name="13&apos;h93" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,149,13,149,14" dtype_id="11">
            <const loc="w,149,15,149,27" name="32&apos;hd781a3" dtype_id="11"/>
            <arraysel loc="w,149,4,149,5" dtype_id="11">
              <varref loc="w,149,1,149,4" name="mem" dtype_id="96"/>
              <const loc="w,149,5,149,11" name="13&apos;h94" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,150,13,150,14" dtype_id="11">
            <const loc="w,150,15,150,27" name="32&apos;h170713" dtype_id="11"/>
            <arraysel loc="w,150,4,150,5" dtype_id="11">
              <varref loc="w,150,1,150,4" name="mem" dtype_id="96"/>
              <const loc="w,150,5,150,11" name="13&apos;h95" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,151,13,151,14" dtype_id="11">
            <const loc="w,151,15,151,27" name="32&apos;h82018e23" dtype_id="11"/>
            <arraysel loc="w,151,4,151,5" dtype_id="11">
              <varref loc="w,151,1,151,4" name="mem" dtype_id="96"/>
              <const loc="w,151,5,151,11" name="13&apos;h96" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,152,13,152,14" dtype_id="11">
            <const loc="w,152,15,152,27" name="32&apos;he78123" dtype_id="11"/>
            <arraysel loc="w,152,4,152,5" dtype_id="11">
              <varref loc="w,152,1,152,4" name="mem" dtype_id="96"/>
              <const loc="w,152,5,152,11" name="13&apos;h97" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,153,13,153,14" dtype_id="11">
            <const loc="w,153,15,153,27" name="32&apos;h8067" dtype_id="11"/>
            <arraysel loc="w,153,4,153,5" dtype_id="11">
              <varref loc="w,153,1,153,4" name="mem" dtype_id="96"/>
              <const loc="w,153,5,153,11" name="13&apos;h98" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,154,13,154,14" dtype_id="11">
            <const loc="w,154,15,154,27" name="32&apos;h1180633" dtype_id="11"/>
            <arraysel loc="w,154,4,154,5" dtype_id="11">
              <varref loc="w,154,1,154,4" name="mem" dtype_id="96"/>
              <const loc="w,154,5,154,11" name="13&apos;h99" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,155,13,155,14" dtype_id="11">
            <const loc="w,155,15,155,27" name="32&apos;h64303" dtype_id="11"/>
            <arraysel loc="w,155,4,155,5" dtype_id="11">
              <varref loc="w,155,1,155,4" name="mem" dtype_id="96"/>
              <const loc="w,155,5,155,11" name="13&apos;h9a" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,156,13,156,14" dtype_id="11">
            <const loc="w,156,15,156,27" name="32&apos;h269613" dtype_id="11"/>
            <arraysel loc="w,156,4,156,5" dtype_id="11">
              <varref loc="w,156,1,156,4" name="mem" dtype_id="96"/>
              <const loc="w,156,5,156,11" name="13&apos;h9b" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,157,13,157,14" dtype_id="11">
            <const loc="w,157,15,157,27" name="32&apos;hd606b3" dtype_id="11"/>
            <arraysel loc="w,157,4,157,5" dtype_id="11">
              <varref loc="w,157,1,157,4" name="mem" dtype_id="96"/>
              <const loc="w,157,5,157,11" name="13&apos;h9c" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,158,13,158,14" dtype_id="11">
            <const loc="w,158,15,158,27" name="32&apos;h169693" dtype_id="11"/>
            <arraysel loc="w,158,4,158,5" dtype_id="11">
              <varref loc="w,158,1,158,4" name="mem" dtype_id="96"/>
              <const loc="w,158,5,158,11" name="13&apos;h9d" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,159,13,159,14" dtype_id="11">
            <const loc="w,159,15,159,27" name="32&apos;hfd068693" dtype_id="11"/>
            <arraysel loc="w,159,4,159,5" dtype_id="11">
              <varref loc="w,159,1,159,4" name="mem" dtype_id="96"/>
              <const loc="w,159,5,159,11" name="13&apos;h9e" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,160,13,160,14" dtype_id="11">
            <const loc="w,160,15,160,27" name="32&apos;hd306b3" dtype_id="11"/>
            <arraysel loc="w,160,4,160,5" dtype_id="11">
              <varref loc="w,160,1,160,4" name="mem" dtype_id="96"/>
              <const loc="w,160,5,160,11" name="13&apos;h9f" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,161,13,161,14" dtype_id="11">
            <const loc="w,161,15,161,27" name="32&apos;h180813" dtype_id="11"/>
            <arraysel loc="w,161,4,161,5" dtype_id="11">
              <varref loc="w,161,1,161,4" name="mem" dtype_id="96"/>
              <const loc="w,161,5,161,11" name="13&apos;ha0" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,162,13,162,14" dtype_id="11">
            <const loc="w,162,15,162,27" name="32&apos;h100313" dtype_id="11"/>
            <arraysel loc="w,162,4,162,5" dtype_id="11">
              <varref loc="w,162,1,162,4" name="mem" dtype_id="96"/>
              <const loc="w,162,5,162,11" name="13&apos;ha1" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,163,13,163,14" dtype_id="11">
            <const loc="w,163,15,163,27" name="32&apos;hf9dff06f" dtype_id="11"/>
            <arraysel loc="w,163,4,163,5" dtype_id="11">
              <varref loc="w,163,1,163,4" name="mem" dtype_id="96"/>
              <const loc="w,163,5,163,11" name="13&apos;ha2" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,164,13,164,14" dtype_id="11">
            <const loc="w,164,15,164,27" name="32&apos;hd7a223" dtype_id="11"/>
            <arraysel loc="w,164,4,164,5" dtype_id="11">
              <varref loc="w,164,1,164,4" name="mem" dtype_id="96"/>
              <const loc="w,164,5,164,11" name="13&apos;ha3" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,165,13,165,14" dtype_id="11">
            <const loc="w,165,15,165,27" name="32&apos;hfc5ff06f" dtype_id="11"/>
            <arraysel loc="w,165,4,165,5" dtype_id="11">
              <varref loc="w,165,1,165,4" name="mem" dtype_id="96"/>
              <const loc="w,165,5,165,11" name="13&apos;ha4" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,166,13,166,14" dtype_id="11">
            <const loc="w,166,15,166,27" name="32&apos;hd7a423" dtype_id="11"/>
            <arraysel loc="w,166,4,166,5" dtype_id="11">
              <varref loc="w,166,1,166,4" name="mem" dtype_id="96"/>
              <const loc="w,166,5,166,11" name="13&apos;ha5" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,167,13,167,14" dtype_id="11">
            <const loc="w,167,15,167,27" name="32&apos;hfbdff06f" dtype_id="11"/>
            <arraysel loc="w,167,4,167,5" dtype_id="11">
              <varref loc="w,167,1,167,4" name="mem" dtype_id="96"/>
              <const loc="w,167,5,167,11" name="13&apos;ha6" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,168,13,168,14" dtype_id="11">
            <const loc="w,168,15,168,27" name="32&apos;hd7a623" dtype_id="11"/>
            <arraysel loc="w,168,4,168,5" dtype_id="11">
              <varref loc="w,168,1,168,4" name="mem" dtype_id="96"/>
              <const loc="w,168,5,168,11" name="13&apos;ha7" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,169,13,169,14" dtype_id="11">
            <const loc="w,169,15,169,27" name="32&apos;hfb5ff06f" dtype_id="11"/>
            <arraysel loc="w,169,4,169,5" dtype_id="11">
              <varref loc="w,169,1,169,4" name="mem" dtype_id="96"/>
              <const loc="w,169,5,169,11" name="13&apos;ha8" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,170,13,170,14" dtype_id="11">
            <const loc="w,170,15,170,27" name="32&apos;hfd070693" dtype_id="11"/>
            <arraysel loc="w,170,4,170,5" dtype_id="11">
              <varref loc="w,170,1,170,4" name="mem" dtype_id="96"/>
              <const loc="w,170,5,170,11" name="13&apos;ha9" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,171,13,171,14" dtype_id="11">
            <const loc="w,171,15,171,27" name="32&apos;hff6f693" dtype_id="11"/>
            <arraysel loc="w,171,4,171,5" dtype_id="11">
              <varref loc="w,171,1,171,4" name="mem" dtype_id="96"/>
              <const loc="w,171,5,171,11" name="13&apos;haa" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,172,13,172,14" dtype_id="11">
            <const loc="w,172,15,172,27" name="32&apos;h900613" dtype_id="11"/>
            <arraysel loc="w,172,4,172,5" dtype_id="11">
              <varref loc="w,172,1,172,4" name="mem" dtype_id="96"/>
              <const loc="w,172,5,172,11" name="13&apos;hab" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,173,13,173,14" dtype_id="11">
            <const loc="w,173,15,173,27" name="32&apos;hecd66ee3" dtype_id="11"/>
            <arraysel loc="w,173,4,173,5" dtype_id="11">
              <varref loc="w,173,1,173,4" name="mem" dtype_id="96"/>
              <const loc="w,173,5,173,11" name="13&apos;hac" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,174,13,174,14" dtype_id="11">
            <const loc="w,174,15,174,27" name="32&apos;h83c1c683" dtype_id="11"/>
            <arraysel loc="w,174,4,174,5" dtype_id="11">
              <varref loc="w,174,1,174,4" name="mem" dtype_id="96"/>
              <const loc="w,174,5,174,11" name="13&apos;had" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,175,13,175,14" dtype_id="11">
            <const loc="w,175,15,175,27" name="32&apos;h700593" dtype_id="11"/>
            <arraysel loc="w,175,4,175,5" dtype_id="11">
              <varref loc="w,175,1,175,4" name="mem" dtype_id="96"/>
              <const loc="w,175,5,175,11" name="13&apos;hae" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,176,13,176,14" dtype_id="11">
            <const loc="w,176,15,176,27" name="32&apos;hecd5e8e3" dtype_id="11"/>
            <arraysel loc="w,176,4,176,5" dtype_id="11">
              <varref loc="w,176,1,176,4" name="mem" dtype_id="96"/>
              <const loc="w,176,5,176,11" name="13&apos;haf" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,177,13,177,14" dtype_id="11">
            <const loc="w,177,15,177,27" name="32&apos;h168793" dtype_id="11"/>
            <arraysel loc="w,177,4,177,5" dtype_id="11">
              <varref loc="w,177,1,177,4" name="mem" dtype_id="96"/>
              <const loc="w,177,5,177,11" name="13&apos;hb0" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,178,13,178,14" dtype_id="11">
            <const loc="w,178,15,178,27" name="32&apos;h82f18e23" dtype_id="11"/>
            <arraysel loc="w,178,4,178,5" dtype_id="11">
              <varref loc="w,178,1,178,4" name="mem" dtype_id="96"/>
              <const loc="w,178,5,178,11" name="13&apos;hb1" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,179,13,179,14" dtype_id="11">
            <const loc="w,179,15,179,27" name="32&apos;h84018793" dtype_id="11"/>
            <arraysel loc="w,179,4,179,5" dtype_id="11">
              <varref loc="w,179,1,179,4" name="mem" dtype_id="96"/>
              <const loc="w,179,5,179,11" name="13&apos;hb2" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,180,13,180,14" dtype_id="11">
            <const loc="w,180,15,180,27" name="32&apos;hd787b3" dtype_id="11"/>
            <arraysel loc="w,180,4,180,5" dtype_id="11">
              <varref loc="w,180,1,180,4" name="mem" dtype_id="96"/>
              <const loc="w,180,5,180,11" name="13&apos;hb3" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,181,13,181,14" dtype_id="11">
            <const loc="w,181,15,181,27" name="32&apos;he78023" dtype_id="11"/>
            <arraysel loc="w,181,4,181,5" dtype_id="11">
              <varref loc="w,181,1,181,4" name="mem" dtype_id="96"/>
              <const loc="w,181,5,181,11" name="13&apos;hb4" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,182,13,182,14" dtype_id="11">
            <const loc="w,182,15,182,27" name="32&apos;h8067" dtype_id="11"/>
            <arraysel loc="w,182,4,182,5" dtype_id="11">
              <varref loc="w,182,1,182,4" name="mem" dtype_id="96"/>
              <const loc="w,182,5,182,11" name="13&apos;hb5" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,183,13,183,14" dtype_id="11">
            <const loc="w,183,15,183,27" name="32&apos;h100007b7" dtype_id="11"/>
            <arraysel loc="w,183,4,183,5" dtype_id="11">
              <varref loc="w,183,1,183,4" name="mem" dtype_id="96"/>
              <const loc="w,183,5,183,11" name="13&apos;hb6" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,184,13,184,14" dtype_id="11">
            <const loc="w,184,15,184,27" name="32&apos;h78793" dtype_id="11"/>
            <arraysel loc="w,184,4,184,5" dtype_id="11">
              <varref loc="w,184,1,184,4" name="mem" dtype_id="96"/>
              <const loc="w,184,5,184,11" name="13&apos;hb7" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,185,13,185,14" dtype_id="11">
            <const loc="w,185,15,185,27" name="32&apos;h17c703" dtype_id="11"/>
            <arraysel loc="w,185,4,185,5" dtype_id="11">
              <varref loc="w,185,1,185,4" name="mem" dtype_id="96"/>
              <const loc="w,185,5,185,11" name="13&apos;hb8" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,186,13,186,14" dtype_id="11">
            <const loc="w,186,15,186,27" name="32&apos;hc070863" dtype_id="11"/>
            <arraysel loc="w,186,4,186,5" dtype_id="11">
              <varref loc="w,186,1,186,4" name="mem" dtype_id="96"/>
              <const loc="w,186,5,186,11" name="13&apos;hb9" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,187,13,187,14" dtype_id="11">
            <const loc="w,187,15,187,27" name="32&apos;h37c703" dtype_id="11"/>
            <arraysel loc="w,187,4,187,5" dtype_id="11">
              <varref loc="w,187,1,187,4" name="mem" dtype_id="96"/>
              <const loc="w,187,5,187,11" name="13&apos;hba" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,188,13,188,14" dtype_id="11">
            <const loc="w,188,15,188,27" name="32&apos;h780a3" dtype_id="11"/>
            <arraysel loc="w,188,4,188,5" dtype_id="11">
              <varref loc="w,188,1,188,4" name="mem" dtype_id="96"/>
              <const loc="w,188,5,188,11" name="13&apos;hbb" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,189,13,189,14" dtype_id="11">
            <const loc="w,189,15,189,27" name="32&apos;h300693" dtype_id="11"/>
            <arraysel loc="w,189,4,189,5" dtype_id="11">
              <varref loc="w,189,1,189,4" name="mem" dtype_id="96"/>
              <const loc="w,189,5,189,11" name="13&apos;hbc" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,190,13,190,14" dtype_id="11">
            <const loc="w,190,15,190,27" name="32&apos;h10d70863" dtype_id="11"/>
            <arraysel loc="w,190,4,190,5" dtype_id="11">
              <varref loc="w,190,1,190,4" name="mem" dtype_id="96"/>
              <const loc="w,190,5,190,11" name="13&apos;hbd" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,191,13,191,14" dtype_id="11">
            <const loc="w,191,15,191,27" name="32&apos;h2e6e263" dtype_id="11"/>
            <arraysel loc="w,191,4,191,5" dtype_id="11">
              <varref loc="w,191,1,191,4" name="mem" dtype_id="96"/>
              <const loc="w,191,5,191,11" name="13&apos;hbe" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,192,13,192,14" dtype_id="11">
            <const loc="w,192,15,192,27" name="32&apos;h100693" dtype_id="11"/>
            <arraysel loc="w,192,4,192,5" dtype_id="11">
              <varref loc="w,192,1,192,4" name="mem" dtype_id="96"/>
              <const loc="w,192,5,192,11" name="13&apos;hbf" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,193,13,193,14" dtype_id="11">
            <const loc="w,193,15,193,27" name="32&apos;h6d70663" dtype_id="11"/>
            <arraysel loc="w,193,4,193,5" dtype_id="11">
              <varref loc="w,193,1,193,4" name="mem" dtype_id="96"/>
              <const loc="w,193,5,193,11" name="13&apos;hc0" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,194,13,194,14" dtype_id="11">
            <const loc="w,194,15,194,27" name="32&apos;h200693" dtype_id="11"/>
            <arraysel loc="w,194,4,194,5" dtype_id="11">
              <varref loc="w,194,1,194,4" name="mem" dtype_id="96"/>
              <const loc="w,194,5,194,11" name="13&apos;hc1" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,195,13,195,14" dtype_id="11">
            <const loc="w,195,15,195,27" name="32&apos;had70863" dtype_id="11"/>
            <arraysel loc="w,195,4,195,5" dtype_id="11">
              <varref loc="w,195,1,195,4" name="mem" dtype_id="96"/>
              <const loc="w,195,5,195,11" name="13&apos;hc2" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,196,13,196,14" dtype_id="11">
            <const loc="w,196,15,196,27" name="32&apos;h20000737" dtype_id="11"/>
            <arraysel loc="w,196,4,196,5" dtype_id="11">
              <varref loc="w,196,1,196,4" name="mem" dtype_id="96"/>
              <const loc="w,196,5,196,11" name="13&apos;hc3" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,197,13,197,14" dtype_id="11">
            <const loc="w,197,15,197,27" name="32&apos;h1872783" dtype_id="11"/>
            <arraysel loc="w,197,4,197,5" dtype_id="11">
              <varref loc="w,197,1,197,4" name="mem" dtype_id="96"/>
              <const loc="w,197,5,197,11" name="13&apos;hc4" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,198,13,198,14" dtype_id="11">
            <const loc="w,198,15,198,27" name="32&apos;hc7e793" dtype_id="11"/>
            <arraysel loc="w,198,4,198,5" dtype_id="11">
              <varref loc="w,198,1,198,4" name="mem" dtype_id="96"/>
              <const loc="w,198,5,198,11" name="13&apos;hc5" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,199,13,199,14" dtype_id="11">
            <const loc="w,199,15,199,27" name="32&apos;h980006f" dtype_id="11"/>
            <arraysel loc="w,199,4,199,5" dtype_id="11">
              <varref loc="w,199,1,199,4" name="mem" dtype_id="96"/>
              <const loc="w,199,5,199,11" name="13&apos;hc6" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,200,13,200,14" dtype_id="11">
            <const loc="w,200,15,200,27" name="32&apos;h400693" dtype_id="11"/>
            <arraysel loc="w,200,4,200,5" dtype_id="11">
              <varref loc="w,200,1,200,4" name="mem" dtype_id="96"/>
              <const loc="w,200,5,200,11" name="13&apos;hc7" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,201,13,201,14" dtype_id="11">
            <const loc="w,201,15,201,27" name="32&apos;hfed716e3" dtype_id="11"/>
            <arraysel loc="w,201,4,201,5" dtype_id="11">
              <varref loc="w,201,1,201,4" name="mem" dtype_id="96"/>
              <const loc="w,201,5,201,11" name="13&apos;hc8" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,202,13,202,14" dtype_id="11">
            <const loc="w,202,15,202,27" name="32&apos;h200006b7" dtype_id="11"/>
            <arraysel loc="w,202,4,202,5" dtype_id="11">
              <varref loc="w,202,1,202,4" name="mem" dtype_id="96"/>
              <const loc="w,202,5,202,11" name="13&apos;hc9" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,203,13,203,14" dtype_id="11">
            <const loc="w,203,15,203,27" name="32&apos;h246a703" dtype_id="11"/>
            <arraysel loc="w,203,4,203,5" dtype_id="11">
              <varref loc="w,203,1,203,4" name="mem" dtype_id="96"/>
              <const loc="w,203,5,203,11" name="13&apos;hca" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,204,13,204,14" dtype_id="11">
            <const loc="w,204,15,204,27" name="32&apos;h8074463" dtype_id="11"/>
            <arraysel loc="w,204,4,204,5" dtype_id="11">
              <varref loc="w,204,1,204,4" name="mem" dtype_id="96"/>
              <const loc="w,204,5,204,11" name="13&apos;hcb" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,205,13,205,14" dtype_id="11">
            <const loc="w,205,15,205,27" name="32&apos;h47a703" dtype_id="11"/>
            <arraysel loc="w,205,4,205,5" dtype_id="11">
              <varref loc="w,205,1,205,4" name="mem" dtype_id="96"/>
              <const loc="w,205,5,205,11" name="13&apos;hcc" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,206,13,206,14" dtype_id="11">
            <const loc="w,206,15,206,27" name="32&apos;h87a783" dtype_id="11"/>
            <arraysel loc="w,206,4,206,5" dtype_id="11">
              <varref loc="w,206,1,206,4" name="mem" dtype_id="96"/>
              <const loc="w,206,5,206,11" name="13&apos;hcd" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,207,13,207,14" dtype_id="11">
            <const loc="w,207,15,207,27" name="32&apos;h3ff05b7" dtype_id="11"/>
            <arraysel loc="w,207,4,207,5" dtype_id="11">
              <varref loc="w,207,1,207,4" name="mem" dtype_id="96"/>
              <const loc="w,207,5,207,11" name="13&apos;hce" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,208,13,208,14" dtype_id="11">
            <const loc="w,208,15,208,27" name="32&apos;h1071713" dtype_id="11"/>
            <arraysel loc="w,208,4,208,5" dtype_id="11">
              <varref loc="w,208,1,208,4" name="mem" dtype_id="96"/>
              <const loc="w,208,5,208,11" name="13&apos;hcf" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,209,13,209,14" dtype_id="11">
            <const loc="w,209,15,209,27" name="32&apos;hb77733" dtype_id="11"/>
            <arraysel loc="w,209,4,209,5" dtype_id="11">
              <varref loc="w,209,1,209,4" name="mem" dtype_id="96"/>
              <const loc="w,209,5,209,11" name="13&apos;hd0" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,210,13,210,14" dtype_id="11">
            <const loc="w,210,15,210,27" name="32&apos;h1179793" dtype_id="11"/>
            <arraysel loc="w,210,4,210,5" dtype_id="11">
              <varref loc="w,210,1,210,4" name="mem" dtype_id="96"/>
              <const loc="w,210,5,210,11" name="13&apos;hd1" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,211,13,211,14" dtype_id="11">
            <const loc="w,211,15,211,27" name="32&apos;h82c1a583" dtype_id="11"/>
            <arraysel loc="w,211,4,211,5" dtype_id="11">
              <varref loc="w,211,1,211,4" name="mem" dtype_id="96"/>
              <const loc="w,211,5,211,11" name="13&apos;hd2" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,212,13,212,14" dtype_id="11">
            <const loc="w,212,15,212,27" name="32&apos;h117d793" dtype_id="11"/>
            <arraysel loc="w,212,4,212,5" dtype_id="11">
              <varref loc="w,212,1,212,4" name="mem" dtype_id="96"/>
              <const loc="w,212,5,212,11" name="13&apos;hd3" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,213,13,213,14" dtype_id="11">
            <const loc="w,213,15,213,27" name="32&apos;hf767b3" dtype_id="11"/>
            <arraysel loc="w,213,4,213,5" dtype_id="11">
              <varref loc="w,213,1,213,4" name="mem" dtype_id="96"/>
              <const loc="w,213,5,213,11" name="13&apos;hd4" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,214,13,214,14" dtype_id="11">
            <const loc="w,214,15,214,27" name="32&apos;hfc008737" dtype_id="11"/>
            <arraysel loc="w,214,4,214,5" dtype_id="11">
              <varref loc="w,214,1,214,4" name="mem" dtype_id="96"/>
              <const loc="w,214,5,214,11" name="13&apos;hd5" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,215,13,215,14" dtype_id="11">
            <const loc="w,215,15,215,27" name="32&apos;hb77733" dtype_id="11"/>
            <arraysel loc="w,215,4,215,5" dtype_id="11">
              <varref loc="w,215,1,215,4" name="mem" dtype_id="96"/>
              <const loc="w,215,5,215,11" name="13&apos;hd6" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,216,13,216,14" dtype_id="11">
            <const loc="w,216,15,216,27" name="32&apos;he7e7b3" dtype_id="11"/>
            <arraysel loc="w,216,4,216,5" dtype_id="11">
              <varref loc="w,216,1,216,4" name="mem" dtype_id="96"/>
              <const loc="w,216,5,216,11" name="13&apos;hd7" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,217,13,217,14" dtype_id="11">
            <const loc="w,217,15,217,27" name="32&apos;h82f1a623" dtype_id="11"/>
            <arraysel loc="w,217,4,217,5" dtype_id="11">
              <varref loc="w,217,1,217,4" name="mem" dtype_id="96"/>
              <const loc="w,217,5,217,11" name="13&apos;hd8" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,218,13,218,14" dtype_id="11">
            <const loc="w,218,15,218,27" name="32&apos;h2f6a223" dtype_id="11"/>
            <arraysel loc="w,218,4,218,5" dtype_id="11">
              <varref loc="w,218,1,218,4" name="mem" dtype_id="96"/>
              <const loc="w,218,5,218,11" name="13&apos;hd9" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,219,13,219,14" dtype_id="11">
            <const loc="w,219,15,219,27" name="32&apos;he00006f" dtype_id="11"/>
            <arraysel loc="w,219,4,219,5" dtype_id="11">
              <varref loc="w,219,1,219,4" name="mem" dtype_id="96"/>
              <const loc="w,219,5,219,11" name="13&apos;hda" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,220,13,220,14" dtype_id="11">
            <const loc="w,220,15,220,27" name="32&apos;h8281c703" dtype_id="11"/>
            <arraysel loc="w,220,4,220,5" dtype_id="11">
              <varref loc="w,220,1,220,4" name="mem" dtype_id="96"/>
              <const loc="w,220,5,220,11" name="13&apos;hdb" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,221,13,221,14" dtype_id="11">
            <const loc="w,221,15,221,27" name="32&apos;h4071263" dtype_id="11"/>
            <arraysel loc="w,221,4,221,5" dtype_id="11">
              <varref loc="w,221,1,221,4" name="mem" dtype_id="96"/>
              <const loc="w,221,5,221,11" name="13&apos;hdc" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,222,13,222,14" dtype_id="11">
            <const loc="w,222,15,222,27" name="32&apos;h87a703" dtype_id="11"/>
            <arraysel loc="w,222,4,222,5" dtype_id="11">
              <varref loc="w,222,1,222,4" name="mem" dtype_id="96"/>
              <const loc="w,222,5,222,11" name="13&apos;hdd" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,223,13,223,14" dtype_id="11">
            <const loc="w,223,15,223,27" name="32&apos;h47a783" dtype_id="11"/>
            <arraysel loc="w,223,4,223,5" dtype_id="11">
              <varref loc="w,223,1,223,4" name="mem" dtype_id="96"/>
              <const loc="w,223,5,223,11" name="13&apos;hde" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,224,13,224,14" dtype_id="11">
            <const loc="w,224,15,224,27" name="32&apos;hf71713" dtype_id="11"/>
            <arraysel loc="w,224,4,224,5" dtype_id="11">
              <varref loc="w,224,1,224,4" name="mem" dtype_id="96"/>
              <const loc="w,224,5,224,11" name="13&apos;hdf" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,225,13,225,14" dtype_id="11">
            <const loc="w,225,15,225,27" name="32&apos;h1179793" dtype_id="11"/>
            <arraysel loc="w,225,4,225,5" dtype_id="11">
              <varref loc="w,225,1,225,4" name="mem" dtype_id="96"/>
              <const loc="w,225,5,225,11" name="13&apos;he0" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,226,13,226,14" dtype_id="11">
            <const loc="w,226,15,226,27" name="32&apos;h117d793" dtype_id="11"/>
            <arraysel loc="w,226,4,226,5" dtype_id="11">
              <varref loc="w,226,1,226,4" name="mem" dtype_id="96"/>
              <const loc="w,226,5,226,11" name="13&apos;he1" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,227,13,227,14" dtype_id="11">
            <const loc="w,227,15,227,27" name="32&apos;hf767b3" dtype_id="11"/>
            <arraysel loc="w,227,4,227,5" dtype_id="11">
              <varref loc="w,227,1,227,4" name="mem" dtype_id="96"/>
              <const loc="w,227,5,227,11" name="13&apos;he2" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,228,13,228,14" dtype_id="11">
            <const loc="w,228,15,228,27" name="32&apos;h82f19823" dtype_id="11"/>
            <arraysel loc="w,228,4,228,5" dtype_id="11">
              <varref loc="w,228,1,228,4" name="mem" dtype_id="96"/>
              <const loc="w,228,5,228,11" name="13&apos;he3" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,229,13,229,14" dtype_id="11">
            <const loc="w,229,15,229,27" name="32&apos;h8301a783" dtype_id="11"/>
            <arraysel loc="w,229,4,229,5" dtype_id="11">
              <varref loc="w,229,1,229,4" name="mem" dtype_id="96"/>
              <const loc="w,229,5,229,11" name="13&apos;he4" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,230,13,230,14" dtype_id="11">
            <const loc="w,230,15,230,27" name="32&apos;h20000737" dtype_id="11"/>
            <arraysel loc="w,230,4,230,5" dtype_id="11">
              <varref loc="w,230,1,230,4" name="mem" dtype_id="96"/>
              <const loc="w,230,5,230,11" name="13&apos;he5" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,231,13,231,14" dtype_id="11">
            <const loc="w,231,15,231,27" name="32&apos;hf72423" dtype_id="11"/>
            <arraysel loc="w,231,4,231,5" dtype_id="11">
              <varref loc="w,231,1,231,4" name="mem" dtype_id="96"/>
              <const loc="w,231,5,231,11" name="13&apos;he6" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,232,13,232,14" dtype_id="11">
            <const loc="w,232,15,232,27" name="32&apos;hfff00793" dtype_id="11"/>
            <arraysel loc="w,232,4,232,5" dtype_id="11">
              <varref loc="w,232,1,232,4" name="mem" dtype_id="96"/>
              <const loc="w,232,5,232,11" name="13&apos;he7" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,233,13,233,14" dtype_id="11">
            <const loc="w,233,15,233,27" name="32&apos;h82f18423" dtype_id="11"/>
            <arraysel loc="w,233,4,233,5" dtype_id="11">
              <varref loc="w,233,1,233,4" name="mem" dtype_id="96"/>
              <const loc="w,233,5,233,11" name="13&apos;he8" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,234,13,234,14" dtype_id="11">
            <const loc="w,234,15,234,27" name="32&apos;h1872783" dtype_id="11"/>
            <arraysel loc="w,234,4,234,5" dtype_id="11">
              <varref loc="w,234,1,234,4" name="mem" dtype_id="96"/>
              <const loc="w,234,5,234,11" name="13&apos;he9" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,235,13,235,14" dtype_id="11">
            <const loc="w,235,15,235,27" name="32&apos;hff37f793" dtype_id="11"/>
            <arraysel loc="w,235,4,235,5" dtype_id="11">
              <varref loc="w,235,1,235,4" name="mem" dtype_id="96"/>
              <const loc="w,235,5,235,11" name="13&apos;hea" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,236,13,236,14" dtype_id="11">
            <const loc="w,236,15,236,27" name="32&apos;h87e793" dtype_id="11"/>
            <arraysel loc="w,236,4,236,5" dtype_id="11">
              <varref loc="w,236,1,236,4" name="mem" dtype_id="96"/>
              <const loc="w,236,5,236,11" name="13&apos;heb" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,237,13,237,14" dtype_id="11">
            <const loc="w,237,15,237,27" name="32&apos;hf72c23" dtype_id="11"/>
            <arraysel loc="w,237,4,237,5" dtype_id="11">
              <varref loc="w,237,1,237,4" name="mem" dtype_id="96"/>
              <const loc="w,237,5,237,11" name="13&apos;hec" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,238,13,238,14" dtype_id="11">
            <const loc="w,238,15,238,27" name="32&apos;h8067" dtype_id="11"/>
            <arraysel loc="w,238,4,238,5" dtype_id="11">
              <varref loc="w,238,1,238,4" name="mem" dtype_id="96"/>
              <const loc="w,238,5,238,11" name="13&apos;hed" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,239,13,239,14" dtype_id="11">
            <const loc="w,239,15,239,27" name="32&apos;h82818693" dtype_id="11"/>
            <arraysel loc="w,239,4,239,5" dtype_id="11">
              <varref loc="w,239,1,239,4" name="mem" dtype_id="96"/>
              <const loc="w,239,5,239,11" name="13&apos;hee" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,240,13,240,14" dtype_id="11">
            <const loc="w,240,15,240,27" name="32&apos;h16c703" dtype_id="11"/>
            <arraysel loc="w,240,4,240,5" dtype_id="11">
              <varref loc="w,240,1,240,4" name="mem" dtype_id="96"/>
              <const loc="w,240,5,240,11" name="13&apos;hef" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,241,13,241,14" dtype_id="11">
            <const loc="w,241,15,241,27" name="32&apos;hfe071ae3" dtype_id="11"/>
            <arraysel loc="w,241,4,241,5" dtype_id="11">
              <varref loc="w,241,1,241,4" name="mem" dtype_id="96"/>
              <const loc="w,241,5,241,11" name="13&apos;hf0" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,242,13,242,14" dtype_id="11">
            <const loc="w,242,15,242,27" name="32&apos;h87a703" dtype_id="11"/>
            <arraysel loc="w,242,4,242,5" dtype_id="11">
              <varref loc="w,242,1,242,4" name="mem" dtype_id="96"/>
              <const loc="w,242,5,242,11" name="13&apos;hf1" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,243,13,243,14" dtype_id="11">
            <const loc="w,243,15,243,27" name="32&apos;h47a783" dtype_id="11"/>
            <arraysel loc="w,243,4,243,5" dtype_id="11">
              <varref loc="w,243,1,243,4" name="mem" dtype_id="96"/>
              <const loc="w,243,5,243,11" name="13&apos;hf2" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,244,13,244,14" dtype_id="11">
            <const loc="w,244,15,244,27" name="32&apos;hf71713" dtype_id="11"/>
            <arraysel loc="w,244,4,244,5" dtype_id="11">
              <varref loc="w,244,1,244,4" name="mem" dtype_id="96"/>
              <const loc="w,244,5,244,11" name="13&apos;hf3" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,245,13,245,14" dtype_id="11">
            <const loc="w,245,15,245,27" name="32&apos;h1179793" dtype_id="11"/>
            <arraysel loc="w,245,4,245,5" dtype_id="11">
              <varref loc="w,245,1,245,4" name="mem" dtype_id="96"/>
              <const loc="w,245,5,245,11" name="13&apos;hf4" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,246,13,246,14" dtype_id="11">
            <const loc="w,246,15,246,27" name="32&apos;h117d793" dtype_id="11"/>
            <arraysel loc="w,246,4,246,5" dtype_id="11">
              <varref loc="w,246,1,246,4" name="mem" dtype_id="96"/>
              <const loc="w,246,5,246,11" name="13&apos;hf5" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,247,13,247,14" dtype_id="11">
            <const loc="w,247,15,247,27" name="32&apos;hf767b3" dtype_id="11"/>
            <arraysel loc="w,247,4,247,5" dtype_id="11">
              <varref loc="w,247,1,247,4" name="mem" dtype_id="96"/>
              <const loc="w,247,5,247,11" name="13&apos;hf6" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,248,13,248,14" dtype_id="11">
            <const loc="w,248,15,248,27" name="32&apos;h82f19823" dtype_id="11"/>
            <arraysel loc="w,248,4,248,5" dtype_id="11">
              <varref loc="w,248,1,248,4" name="mem" dtype_id="96"/>
              <const loc="w,248,5,248,11" name="13&apos;hf7" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,249,13,249,14" dtype_id="11">
            <const loc="w,249,15,249,27" name="32&apos;h8301a783" dtype_id="11"/>
            <arraysel loc="w,249,4,249,5" dtype_id="11">
              <varref loc="w,249,1,249,4" name="mem" dtype_id="96"/>
              <const loc="w,249,5,249,11" name="13&apos;hf8" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,250,13,250,14" dtype_id="11">
            <const loc="w,250,15,250,27" name="32&apos;h20000737" dtype_id="11"/>
            <arraysel loc="w,250,4,250,5" dtype_id="11">
              <varref loc="w,250,1,250,4" name="mem" dtype_id="96"/>
              <const loc="w,250,5,250,11" name="13&apos;hf9" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,251,13,251,14" dtype_id="11">
            <const loc="w,251,15,251,27" name="32&apos;hf72823" dtype_id="11"/>
            <arraysel loc="w,251,4,251,5" dtype_id="11">
              <varref loc="w,251,1,251,4" name="mem" dtype_id="96"/>
              <const loc="w,251,5,251,11" name="13&apos;hfa" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,252,13,252,14" dtype_id="11">
            <const loc="w,252,15,252,27" name="32&apos;hfff00793" dtype_id="11"/>
            <arraysel loc="w,252,4,252,5" dtype_id="11">
              <varref loc="w,252,1,252,4" name="mem" dtype_id="96"/>
              <const loc="w,252,5,252,11" name="13&apos;hfb" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,253,13,253,14" dtype_id="11">
            <const loc="w,253,15,253,27" name="32&apos;hf680a3" dtype_id="11"/>
            <arraysel loc="w,253,4,253,5" dtype_id="11">
              <varref loc="w,253,1,253,4" name="mem" dtype_id="96"/>
              <const loc="w,253,5,253,11" name="13&apos;hfc" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,254,13,254,14" dtype_id="11">
            <const loc="w,254,15,254,27" name="32&apos;h1872783" dtype_id="11"/>
            <arraysel loc="w,254,4,254,5" dtype_id="11">
              <varref loc="w,254,1,254,4" name="mem" dtype_id="96"/>
              <const loc="w,254,5,254,11" name="13&apos;hfd" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,255,13,255,14" dtype_id="11">
            <const loc="w,255,15,255,27" name="32&apos;hff37f793" dtype_id="11"/>
            <arraysel loc="w,255,4,255,5" dtype_id="11">
              <varref loc="w,255,1,255,4" name="mem" dtype_id="96"/>
              <const loc="w,255,5,255,11" name="13&apos;hfe" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,256,13,256,14" dtype_id="11">
            <const loc="w,256,15,256,27" name="32&apos;h47e793" dtype_id="11"/>
            <arraysel loc="w,256,4,256,5" dtype_id="11">
              <varref loc="w,256,1,256,4" name="mem" dtype_id="96"/>
              <const loc="w,256,5,256,11" name="13&apos;hff" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,257,13,257,14" dtype_id="11">
            <const loc="w,257,15,257,27" name="32&apos;hfb1ff06f" dtype_id="11"/>
            <arraysel loc="w,257,4,257,5" dtype_id="11">
              <varref loc="w,257,1,257,4" name="mem" dtype_id="96"/>
              <const loc="w,257,5,257,11" name="13&apos;h100" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,258,13,258,14" dtype_id="11">
            <const loc="w,258,15,258,27" name="32&apos;h200006b7" dtype_id="11"/>
            <arraysel loc="w,258,4,258,5" dtype_id="11">
              <varref loc="w,258,1,258,4" name="mem" dtype_id="96"/>
              <const loc="w,258,5,258,11" name="13&apos;h101" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,259,13,259,14" dtype_id="11">
            <const loc="w,259,15,259,27" name="32&apos;h206a703" dtype_id="11"/>
            <arraysel loc="w,259,4,259,5" dtype_id="11">
              <varref loc="w,259,1,259,4" name="mem" dtype_id="96"/>
              <const loc="w,259,5,259,11" name="13&apos;h102" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,260,13,260,14" dtype_id="11">
            <const loc="w,260,15,260,27" name="32&apos;hfa0744e3" dtype_id="11"/>
            <arraysel loc="w,260,4,260,5" dtype_id="11">
              <varref loc="w,260,1,260,4" name="mem" dtype_id="96"/>
              <const loc="w,260,5,260,11" name="13&apos;h103" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,261,13,261,14" dtype_id="11">
            <const loc="w,261,15,261,27" name="32&apos;h47a703" dtype_id="11"/>
            <arraysel loc="w,261,4,261,5" dtype_id="11">
              <varref loc="w,261,1,261,4" name="mem" dtype_id="96"/>
              <const loc="w,261,5,261,11" name="13&apos;h104" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,262,13,262,14" dtype_id="11">
            <const loc="w,262,15,262,27" name="32&apos;h87a783" dtype_id="11"/>
            <arraysel loc="w,262,4,262,5" dtype_id="11">
              <varref loc="w,262,1,262,4" name="mem" dtype_id="96"/>
              <const loc="w,262,5,262,11" name="13&apos;h105" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,263,13,263,14" dtype_id="11">
            <const loc="w,263,15,263,27" name="32&apos;h3ff05b7" dtype_id="11"/>
            <arraysel loc="w,263,4,263,5" dtype_id="11">
              <varref loc="w,263,1,263,4" name="mem" dtype_id="96"/>
              <const loc="w,263,5,263,11" name="13&apos;h106" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,264,13,264,14" dtype_id="11">
            <const loc="w,264,15,264,27" name="32&apos;h1071713" dtype_id="11"/>
            <arraysel loc="w,264,4,264,5" dtype_id="11">
              <varref loc="w,264,1,264,4" name="mem" dtype_id="96"/>
              <const loc="w,264,5,264,11" name="13&apos;h107" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,265,13,265,14" dtype_id="11">
            <const loc="w,265,15,265,27" name="32&apos;hb77733" dtype_id="11"/>
            <arraysel loc="w,265,4,265,5" dtype_id="11">
              <varref loc="w,265,1,265,4" name="mem" dtype_id="96"/>
              <const loc="w,265,5,265,11" name="13&apos;h108" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,266,13,266,14" dtype_id="11">
            <const loc="w,266,15,266,27" name="32&apos;h1179793" dtype_id="11"/>
            <arraysel loc="w,266,4,266,5" dtype_id="11">
              <varref loc="w,266,1,266,4" name="mem" dtype_id="96"/>
              <const loc="w,266,5,266,11" name="13&apos;h109" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,267,13,267,14" dtype_id="11">
            <const loc="w,267,15,267,27" name="32&apos;h82c1a583" dtype_id="11"/>
            <arraysel loc="w,267,4,267,5" dtype_id="11">
              <varref loc="w,267,1,267,4" name="mem" dtype_id="96"/>
              <const loc="w,267,5,267,11" name="13&apos;h10a" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,268,13,268,14" dtype_id="11">
            <const loc="w,268,15,268,27" name="32&apos;h117d793" dtype_id="11"/>
            <arraysel loc="w,268,4,268,5" dtype_id="11">
              <varref loc="w,268,1,268,4" name="mem" dtype_id="96"/>
              <const loc="w,268,5,268,11" name="13&apos;h10b" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,269,13,269,14" dtype_id="11">
            <const loc="w,269,15,269,27" name="32&apos;hf767b3" dtype_id="11"/>
            <arraysel loc="w,269,4,269,5" dtype_id="11">
              <varref loc="w,269,1,269,4" name="mem" dtype_id="96"/>
              <const loc="w,269,5,269,11" name="13&apos;h10c" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,270,13,270,14" dtype_id="11">
            <const loc="w,270,15,270,27" name="32&apos;hfc008737" dtype_id="11"/>
            <arraysel loc="w,270,4,270,5" dtype_id="11">
              <varref loc="w,270,1,270,4" name="mem" dtype_id="96"/>
              <const loc="w,270,5,270,11" name="13&apos;h10d" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,271,13,271,14" dtype_id="11">
            <const loc="w,271,15,271,27" name="32&apos;hb77733" dtype_id="11"/>
            <arraysel loc="w,271,4,271,5" dtype_id="11">
              <varref loc="w,271,1,271,4" name="mem" dtype_id="96"/>
              <const loc="w,271,5,271,11" name="13&apos;h10e" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,272,13,272,14" dtype_id="11">
            <const loc="w,272,15,272,27" name="32&apos;he7e7b3" dtype_id="11"/>
            <arraysel loc="w,272,4,272,5" dtype_id="11">
              <varref loc="w,272,1,272,4" name="mem" dtype_id="96"/>
              <const loc="w,272,5,272,11" name="13&apos;h10f" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,273,13,273,14" dtype_id="11">
            <const loc="w,273,15,273,27" name="32&apos;h82f1a623" dtype_id="11"/>
            <arraysel loc="w,273,4,273,5" dtype_id="11">
              <varref loc="w,273,1,273,4" name="mem" dtype_id="96"/>
              <const loc="w,273,5,273,11" name="13&apos;h110" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,274,13,274,14" dtype_id="11">
            <const loc="w,274,15,274,27" name="32&apos;h2f6a023" dtype_id="11"/>
            <arraysel loc="w,274,4,274,5" dtype_id="11">
              <varref loc="w,274,1,274,4" name="mem" dtype_id="96"/>
              <const loc="w,274,5,274,11" name="13&apos;h111" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,275,13,275,14" dtype_id="11">
            <const loc="w,275,15,275,27" name="32&apos;h186a783" dtype_id="11"/>
            <arraysel loc="w,275,4,275,5" dtype_id="11">
              <varref loc="w,275,1,275,4" name="mem" dtype_id="96"/>
              <const loc="w,275,5,275,11" name="13&apos;h112" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,276,13,276,14" dtype_id="11">
            <const loc="w,276,15,276,27" name="32&apos;hff37f793" dtype_id="11"/>
            <arraysel loc="w,276,4,276,5" dtype_id="11">
              <varref loc="w,276,1,276,4" name="mem" dtype_id="96"/>
              <const loc="w,276,5,276,11" name="13&apos;h113" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,277,13,277,14" dtype_id="11">
            <const loc="w,277,15,277,27" name="32&apos;hf6ac23" dtype_id="11"/>
            <arraysel loc="w,277,4,277,5" dtype_id="11">
              <varref loc="w,277,1,277,4" name="mem" dtype_id="96"/>
              <const loc="w,277,5,277,11" name="13&apos;h114" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,278,13,278,14" dtype_id="11">
            <const loc="w,278,15,278,27" name="32&apos;h8067" dtype_id="11"/>
            <arraysel loc="w,278,4,278,5" dtype_id="11">
              <varref loc="w,278,1,278,4" name="mem" dtype_id="96"/>
              <const loc="w,278,5,278,11" name="13&apos;h115" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,279,13,279,14" dtype_id="11">
            <const loc="w,279,15,279,27" name="32&apos;h82818793" dtype_id="11"/>
            <arraysel loc="w,279,4,279,5" dtype_id="11">
              <varref loc="w,279,1,279,4" name="mem" dtype_id="96"/>
              <const loc="w,279,5,279,11" name="13&apos;h116" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,280,13,280,14" dtype_id="11">
            <const loc="w,280,15,280,27" name="32&apos;h27c603" dtype_id="11"/>
            <arraysel loc="w,280,4,280,5" dtype_id="11">
              <varref loc="w,280,1,280,4" name="mem" dtype_id="96"/>
              <const loc="w,280,5,280,11" name="13&apos;h117" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,281,13,281,14" dtype_id="11">
            <const loc="w,281,15,281,27" name="32&apos;hff00693" dtype_id="11"/>
            <arraysel loc="w,281,4,281,5" dtype_id="11">
              <varref loc="w,281,1,281,4" name="mem" dtype_id="96"/>
              <const loc="w,281,5,281,11" name="13&apos;h118" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,282,13,282,14" dtype_id="11">
            <const loc="w,282,15,282,27" name="32&apos;h8d60063" dtype_id="11"/>
            <arraysel loc="w,282,4,282,5" dtype_id="11">
              <varref loc="w,282,1,282,4" name="mem" dtype_id="96"/>
              <const loc="w,282,5,282,11" name="13&apos;h119" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,283,13,283,14" dtype_id="11">
            <const loc="w,283,15,283,27" name="32&apos;h8281c603" dtype_id="11"/>
            <arraysel loc="w,283,4,283,5" dtype_id="11">
              <varref loc="w,283,1,283,4" name="mem" dtype_id="96"/>
              <const loc="w,283,5,283,11" name="13&apos;h11a" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,284,13,284,14" dtype_id="11">
            <const loc="w,284,15,284,27" name="32&apos;h2d61c63" dtype_id="11"/>
            <arraysel loc="w,284,4,284,5" dtype_id="11">
              <varref loc="w,284,1,284,4" name="mem" dtype_id="96"/>
              <const loc="w,284,5,284,11" name="13&apos;h11b" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,285,13,285,14" dtype_id="11">
            <const loc="w,285,15,285,27" name="32&apos;h200006b7" dtype_id="11"/>
            <arraysel loc="w,285,4,285,5" dtype_id="11">
              <varref loc="w,285,1,285,4" name="mem" dtype_id="96"/>
              <const loc="w,285,5,285,11" name="13&apos;h11c" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,286,13,286,14" dtype_id="11">
            <const loc="w,286,15,286,27" name="32&apos;h86a603" dtype_id="11"/>
            <arraysel loc="w,286,4,286,5" dtype_id="11">
              <varref loc="w,286,1,286,4" name="mem" dtype_id="96"/>
              <const loc="w,286,5,286,11" name="13&apos;h11d" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,287,13,287,14" dtype_id="11">
            <const loc="w,287,15,287,27" name="32&apos;h2064663" dtype_id="11"/>
            <arraysel loc="w,287,4,287,5" dtype_id="11">
              <varref loc="w,287,1,287,4" name="mem" dtype_id="96"/>
              <const loc="w,287,5,287,11" name="13&apos;h11e" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,288,13,288,14" dtype_id="11">
            <const loc="w,288,15,288,27" name="32&apos;hc6a683" dtype_id="11"/>
            <arraysel loc="w,288,4,288,5" dtype_id="11">
              <varref loc="w,288,1,288,4" name="mem" dtype_id="96"/>
              <const loc="w,288,5,288,11" name="13&apos;h11f" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,289,13,289,14" dtype_id="11">
            <const loc="w,289,15,289,27" name="32&apos;h82018423" dtype_id="11"/>
            <arraysel loc="w,289,4,289,5" dtype_id="11">
              <varref loc="w,289,1,289,4" name="mem" dtype_id="96"/>
              <const loc="w,289,5,289,11" name="13&apos;h120" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,290,13,290,14" dtype_id="11">
            <const loc="w,290,15,290,27" name="32&apos;h82d1a223" dtype_id="11"/>
            <arraysel loc="w,290,4,290,5" dtype_id="11">
              <varref loc="w,290,1,290,4" name="mem" dtype_id="96"/>
              <const loc="w,290,5,290,11" name="13&apos;h121" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,291,13,291,14" dtype_id="11">
            <const loc="w,291,15,291,27" name="32&apos;h100693" dtype_id="11"/>
            <arraysel loc="w,291,4,291,5" dtype_id="11">
              <varref loc="w,291,1,291,4" name="mem" dtype_id="96"/>
              <const loc="w,291,5,291,11" name="13&apos;h122" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,292,13,292,14" dtype_id="11">
            <const loc="w,292,15,292,27" name="32&apos;h82d18023" dtype_id="11"/>
            <arraysel loc="w,292,4,292,5" dtype_id="11">
              <varref loc="w,292,1,292,4" name="mem" dtype_id="96"/>
              <const loc="w,292,5,292,11" name="13&apos;h123" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,293,13,293,14" dtype_id="11">
            <const loc="w,293,15,293,27" name="32&apos;h400006b7" dtype_id="11"/>
            <arraysel loc="w,293,4,293,5" dtype_id="11">
              <varref loc="w,293,1,293,4" name="mem" dtype_id="96"/>
              <const loc="w,293,5,293,11" name="13&apos;h124" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,294,13,294,14" dtype_id="11">
            <const loc="w,294,15,294,27" name="32&apos;h80d1ac23" dtype_id="11"/>
            <arraysel loc="w,294,4,294,5" dtype_id="11">
              <varref loc="w,294,1,294,4" name="mem" dtype_id="96"/>
              <const loc="w,294,5,294,11" name="13&apos;h125" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,295,13,295,14" dtype_id="11">
            <const loc="w,295,15,295,27" name="32&apos;h80018e23" dtype_id="11"/>
            <arraysel loc="w,295,4,295,5" dtype_id="11">
              <varref loc="w,295,1,295,4" name="mem" dtype_id="96"/>
              <const loc="w,295,5,295,11" name="13&apos;h126" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,296,13,296,14" dtype_id="11">
            <const loc="w,296,15,296,27" name="32&apos;hfff00713" dtype_id="11"/>
            <arraysel loc="w,296,4,296,5" dtype_id="11">
              <varref loc="w,296,1,296,4" name="mem" dtype_id="96"/>
              <const loc="w,296,5,296,11" name="13&apos;h127" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,297,13,297,14" dtype_id="11">
            <const loc="w,297,15,297,27" name="32&apos;he78123" dtype_id="11"/>
            <arraysel loc="w,297,4,297,5" dtype_id="11">
              <varref loc="w,297,1,297,4" name="mem" dtype_id="96"/>
              <const loc="w,297,5,297,11" name="13&apos;h128" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,298,13,298,14" dtype_id="11">
            <const loc="w,298,15,298,27" name="32&apos;h17c683" dtype_id="11"/>
            <arraysel loc="w,298,4,298,5" dtype_id="11">
              <varref loc="w,298,1,298,4" name="mem" dtype_id="96"/>
              <const loc="w,298,5,298,11" name="13&apos;h129" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,299,13,299,14" dtype_id="11">
            <const loc="w,299,15,299,27" name="32&apos;hff00713" dtype_id="11"/>
            <arraysel loc="w,299,4,299,5" dtype_id="11">
              <varref loc="w,299,1,299,4" name="mem" dtype_id="96"/>
              <const loc="w,299,5,299,11" name="13&apos;h12a" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,300,13,300,14" dtype_id="11">
            <const loc="w,300,15,300,27" name="32&apos;h2e69c63" dtype_id="11"/>
            <arraysel loc="w,300,4,300,5" dtype_id="11">
              <varref loc="w,300,1,300,4" name="mem" dtype_id="96"/>
              <const loc="w,300,5,300,11" name="13&apos;h12b" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,301,13,301,14" dtype_id="11">
            <const loc="w,301,15,301,27" name="32&apos;h20000737" dtype_id="11"/>
            <arraysel loc="w,301,4,301,5" dtype_id="11">
              <varref loc="w,301,1,301,4" name="mem" dtype_id="96"/>
              <const loc="w,301,5,301,11" name="13&apos;h12c" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,302,13,302,14" dtype_id="11">
            <const loc="w,302,15,302,27" name="32&apos;h1072683" dtype_id="11"/>
            <arraysel loc="w,302,4,302,5" dtype_id="11">
              <varref loc="w,302,1,302,4" name="mem" dtype_id="96"/>
              <const loc="w,302,5,302,11" name="13&apos;h12d" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,303,13,303,14" dtype_id="11">
            <const loc="w,303,15,303,27" name="32&apos;h206c663" dtype_id="11"/>
            <arraysel loc="w,303,4,303,5" dtype_id="11">
              <varref loc="w,303,1,303,4" name="mem" dtype_id="96"/>
              <const loc="w,303,5,303,11" name="13&apos;h12e" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,304,13,304,14" dtype_id="11">
            <const loc="w,304,15,304,27" name="32&apos;h1472683" dtype_id="11"/>
            <arraysel loc="w,304,4,304,5" dtype_id="11">
              <varref loc="w,304,1,304,4" name="mem" dtype_id="96"/>
              <const loc="w,304,5,304,11" name="13&apos;h12f" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,305,13,305,14" dtype_id="11">
            <const loc="w,305,15,305,27" name="32&apos;h780a3" dtype_id="11"/>
            <arraysel loc="w,305,4,305,5" dtype_id="11">
              <varref loc="w,305,1,305,4" name="mem" dtype_id="96"/>
              <const loc="w,305,5,305,11" name="13&apos;h130" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,306,13,306,14" dtype_id="11">
            <const loc="w,306,15,306,27" name="32&apos;h82d1a223" dtype_id="11"/>
            <arraysel loc="w,306,4,306,5" dtype_id="11">
              <varref loc="w,306,1,306,4" name="mem" dtype_id="96"/>
              <const loc="w,306,5,306,11" name="13&apos;h131" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,307,13,307,14" dtype_id="11">
            <const loc="w,307,15,307,27" name="32&apos;h200693" dtype_id="11"/>
            <arraysel loc="w,307,4,307,5" dtype_id="11">
              <varref loc="w,307,1,307,4" name="mem" dtype_id="96"/>
              <const loc="w,307,5,307,11" name="13&apos;h132" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,308,13,308,14" dtype_id="11">
            <const loc="w,308,15,308,27" name="32&apos;h82d18023" dtype_id="11"/>
            <arraysel loc="w,308,4,308,5" dtype_id="11">
              <varref loc="w,308,1,308,4" name="mem" dtype_id="96"/>
              <const loc="w,308,5,308,11" name="13&apos;h133" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,309,13,309,14" dtype_id="11">
            <const loc="w,309,15,309,27" name="32&apos;h404006b7" dtype_id="11"/>
            <arraysel loc="w,309,4,309,5" dtype_id="11">
              <varref loc="w,309,1,309,4" name="mem" dtype_id="96"/>
              <const loc="w,309,5,309,11" name="13&apos;h134" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,310,13,310,14" dtype_id="11">
            <const loc="w,310,15,310,27" name="32&apos;h80d1ac23" dtype_id="11"/>
            <arraysel loc="w,310,4,310,5" dtype_id="11">
              <varref loc="w,310,1,310,4" name="mem" dtype_id="96"/>
              <const loc="w,310,5,310,11" name="13&apos;h135" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,311,13,311,14" dtype_id="11">
            <const loc="w,311,15,311,27" name="32&apos;h80018e23" dtype_id="11"/>
            <arraysel loc="w,311,4,311,5" dtype_id="11">
              <varref loc="w,311,1,311,4" name="mem" dtype_id="96"/>
              <const loc="w,311,5,311,11" name="13&apos;h136" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,312,13,312,14" dtype_id="11">
            <const loc="w,312,15,312,27" name="32&apos;hfff00713" dtype_id="11"/>
            <arraysel loc="w,312,4,312,5" dtype_id="11">
              <varref loc="w,312,1,312,4" name="mem" dtype_id="96"/>
              <const loc="w,312,5,312,11" name="13&apos;h137" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,313,13,313,14" dtype_id="11">
            <const loc="w,313,15,313,27" name="32&apos;he78123" dtype_id="11"/>
            <arraysel loc="w,313,4,313,5" dtype_id="11">
              <varref loc="w,313,1,313,4" name="mem" dtype_id="96"/>
              <const loc="w,313,5,313,11" name="13&apos;h138" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,314,13,314,14" dtype_id="11">
            <const loc="w,314,15,314,27" name="32&apos;h8067" dtype_id="11"/>
            <arraysel loc="w,314,4,314,5" dtype_id="11">
              <varref loc="w,314,1,314,4" name="mem" dtype_id="96"/>
              <const loc="w,314,5,314,11" name="13&apos;h139" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,315,13,315,14" dtype_id="11">
            <const loc="w,315,15,315,27" name="32&apos;hfe010113" dtype_id="11"/>
            <arraysel loc="w,315,4,315,5" dtype_id="11">
              <varref loc="w,315,1,315,4" name="mem" dtype_id="96"/>
              <const loc="w,315,5,315,11" name="13&apos;h13a" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,316,13,316,14" dtype_id="11">
            <const loc="w,316,15,316,27" name="32&apos;h812c23" dtype_id="11"/>
            <arraysel loc="w,316,4,316,5" dtype_id="11">
              <varref loc="w,316,1,316,4" name="mem" dtype_id="96"/>
              <const loc="w,316,5,316,11" name="13&apos;h13b" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,317,13,317,14" dtype_id="11">
            <const loc="w,317,15,317,27" name="32&apos;h82818793" dtype_id="11"/>
            <arraysel loc="w,317,4,317,5" dtype_id="11">
              <varref loc="w,317,1,317,4" name="mem" dtype_id="96"/>
              <const loc="w,317,5,317,11" name="13&apos;h13c" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,318,13,318,14" dtype_id="11">
            <const loc="w,318,15,318,27" name="32&apos;h27c783" dtype_id="11"/>
            <arraysel loc="w,318,4,318,5" dtype_id="11">
              <varref loc="w,318,1,318,4" name="mem" dtype_id="96"/>
              <const loc="w,318,5,318,11" name="13&apos;h13d" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,319,13,319,14" dtype_id="11">
            <const loc="w,319,15,319,27" name="32&apos;h112e23" dtype_id="11"/>
            <arraysel loc="w,319,4,319,5" dtype_id="11">
              <varref loc="w,319,1,319,4" name="mem" dtype_id="96"/>
              <const loc="w,319,5,319,11" name="13&apos;h13e" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,320,13,320,14" dtype_id="11">
            <const loc="w,320,15,320,27" name="32&apos;h912a23" dtype_id="11"/>
            <arraysel loc="w,320,4,320,5" dtype_id="11">
              <varref loc="w,320,1,320,4" name="mem" dtype_id="96"/>
              <const loc="w,320,5,320,11" name="13&apos;h13f" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,321,13,321,14" dtype_id="11">
            <const loc="w,321,15,321,27" name="32&apos;h1212823" dtype_id="11"/>
            <arraysel loc="w,321,4,321,5" dtype_id="11">
              <varref loc="w,321,1,321,4" name="mem" dtype_id="96"/>
              <const loc="w,321,5,321,11" name="13&apos;h140" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,322,13,322,14" dtype_id="11">
            <const loc="w,322,15,322,27" name="32&apos;h1312623" dtype_id="11"/>
            <arraysel loc="w,322,4,322,5" dtype_id="11">
              <varref loc="w,322,1,322,4" name="mem" dtype_id="96"/>
              <const loc="w,322,5,322,11" name="13&apos;h141" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,323,13,323,14" dtype_id="11">
            <const loc="w,323,15,323,27" name="32&apos;h1412423" dtype_id="11"/>
            <arraysel loc="w,323,4,323,5" dtype_id="11">
              <varref loc="w,323,1,323,4" name="mem" dtype_id="96"/>
              <const loc="w,323,5,323,11" name="13&apos;h142" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,324,13,324,14" dtype_id="11">
            <const loc="w,324,15,324,27" name="32&apos;h1512223" dtype_id="11"/>
            <arraysel loc="w,324,4,324,5" dtype_id="11">
              <varref loc="w,324,1,324,4" name="mem" dtype_id="96"/>
              <const loc="w,324,5,324,11" name="13&apos;h143" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,325,13,325,14" dtype_id="11">
            <const loc="w,325,15,325,27" name="32&apos;h1612023" dtype_id="11"/>
            <arraysel loc="w,325,4,325,5" dtype_id="11">
              <varref loc="w,325,1,325,4" name="mem" dtype_id="96"/>
              <const loc="w,325,5,325,11" name="13&apos;h144" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,326,13,326,14" dtype_id="11">
            <const loc="w,326,15,326,27" name="32&apos;h8078463" dtype_id="11"/>
            <arraysel loc="w,326,4,326,5" dtype_id="11">
              <varref loc="w,326,1,326,4" name="mem" dtype_id="96"/>
              <const loc="w,326,5,326,11" name="13&apos;h145" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,327,13,327,14" dtype_id="11">
            <const loc="w,327,15,327,27" name="32&apos;h200007b7" dtype_id="11"/>
            <arraysel loc="w,327,4,327,5" dtype_id="11">
              <varref loc="w,327,1,327,4" name="mem" dtype_id="96"/>
              <const loc="w,327,5,327,11" name="13&apos;h146" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,328,13,328,14" dtype_id="11">
            <const loc="w,328,15,328,27" name="32&apos;h7a783" dtype_id="11"/>
            <arraysel loc="w,328,4,328,5" dtype_id="11">
              <varref loc="w,328,1,328,4" name="mem" dtype_id="96"/>
              <const loc="w,328,5,328,11" name="13&apos;h147" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,329,13,329,14" dtype_id="11">
            <const loc="w,329,15,329,27" name="32&apos;h607ce63" dtype_id="11"/>
            <arraysel loc="w,329,4,329,5" dtype_id="11">
              <varref loc="w,329,1,329,4" name="mem" dtype_id="96"/>
              <const loc="w,329,5,329,11" name="13&apos;h148" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,330,13,330,14" dtype_id="11">
            <const loc="w,330,15,330,27" name="32&apos;h82818413" dtype_id="11"/>
            <arraysel loc="w,330,4,330,5" dtype_id="11">
              <varref loc="w,330,1,330,4" name="mem" dtype_id="96"/>
              <const loc="w,330,5,330,11" name="13&apos;h149" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,331,13,331,14" dtype_id="11">
            <const loc="w,331,15,331,27" name="32&apos;ha0493" dtype_id="11"/>
            <arraysel loc="w,331,4,331,5" dtype_id="11">
              <varref loc="w,331,1,331,4" name="mem" dtype_id="96"/>
              <const loc="w,331,5,331,11" name="13&apos;h14a" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,332,13,332,14" dtype_id="11">
            <const loc="w,332,15,332,27" name="32&apos;h6e800913" dtype_id="11"/>
            <arraysel loc="w,332,4,332,5" dtype_id="11">
              <varref loc="w,332,1,332,4" name="mem" dtype_id="96"/>
              <const loc="w,332,5,332,11" name="13&apos;h14b" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,333,13,333,14" dtype_id="11">
            <const loc="w,333,15,333,27" name="32&apos;h600a93" dtype_id="11"/>
            <arraysel loc="w,333,4,333,5" dtype_id="11">
              <varref loc="w,333,1,333,4" name="mem" dtype_id="96"/>
              <const loc="w,333,5,333,11" name="13&apos;h14c" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,334,13,334,14" dtype_id="11">
            <const loc="w,334,15,334,27" name="32&apos;h81418b13" dtype_id="11"/>
            <arraysel loc="w,334,4,334,5" dtype_id="11">
              <varref loc="w,334,1,334,4" name="mem" dtype_id="96"/>
              <const loc="w,334,5,334,11" name="13&apos;h14d" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,335,13,335,14" dtype_id="11">
            <const loc="w,335,15,335,27" name="32&apos;h81c1c783" dtype_id="11"/>
            <arraysel loc="w,335,4,335,5" dtype_id="11">
              <varref loc="w,335,1,335,4" name="mem" dtype_id="96"/>
              <const loc="w,335,5,335,11" name="13&apos;h14e" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,336,13,336,14" dtype_id="11">
            <const loc="w,336,15,336,27" name="32&apos;hb00713" dtype_id="11"/>
            <arraysel loc="w,336,4,336,5" dtype_id="11">
              <varref loc="w,336,1,336,4" name="mem" dtype_id="96"/>
              <const loc="w,336,5,336,11" name="13&apos;h14f" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,337,13,337,14" dtype_id="11">
            <const loc="w,337,15,337,27" name="32&apos;h2f76c63" dtype_id="11"/>
            <arraysel loc="w,337,4,337,5" dtype_id="11">
              <varref loc="w,337,1,337,4" name="mem" dtype_id="96"/>
              <const loc="w,337,5,337,11" name="13&apos;h150" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,338,13,338,14" dtype_id="11">
            <const loc="w,338,15,338,27" name="32&apos;h279793" dtype_id="11"/>
            <arraysel loc="w,338,4,338,5" dtype_id="11">
              <varref loc="w,338,1,338,4" name="mem" dtype_id="96"/>
              <const loc="w,338,5,338,11" name="13&apos;h151" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,339,13,339,14" dtype_id="11">
            <const loc="w,339,15,339,27" name="32&apos;h12787b3" dtype_id="11"/>
            <arraysel loc="w,339,4,339,5" dtype_id="11">
              <varref loc="w,339,1,339,4" name="mem" dtype_id="96"/>
              <const loc="w,339,5,339,11" name="13&apos;h152" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,340,13,340,14" dtype_id="11">
            <const loc="w,340,15,340,27" name="32&apos;h7a783" dtype_id="11"/>
            <arraysel loc="w,340,4,340,5" dtype_id="11">
              <varref loc="w,340,1,340,4" name="mem" dtype_id="96"/>
              <const loc="w,340,5,340,11" name="13&apos;h153" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,341,13,341,14" dtype_id="11">
            <const loc="w,341,15,341,27" name="32&apos;h78067" dtype_id="11"/>
            <arraysel loc="w,341,4,341,5" dtype_id="11">
              <varref loc="w,341,1,341,4" name="mem" dtype_id="96"/>
              <const loc="w,341,5,341,11" name="13&apos;h154" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,342,13,342,14" dtype_id="11">
            <const loc="w,342,15,342,27" name="32&apos;h200007b7" dtype_id="11"/>
            <arraysel loc="w,342,4,342,5" dtype_id="11">
              <varref loc="w,342,1,342,4" name="mem" dtype_id="96"/>
              <const loc="w,342,5,342,11" name="13&apos;h155" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,343,13,343,14" dtype_id="11">
            <const loc="w,343,15,343,27" name="32&apos;h2400713" dtype_id="11"/>
            <arraysel loc="w,343,4,343,5" dtype_id="11">
              <varref loc="w,343,1,343,4" name="mem" dtype_id="96"/>
              <const loc="w,343,5,343,11" name="13&apos;h156" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,344,13,344,14" dtype_id="11">
            <const loc="w,344,15,344,27" name="32&apos;he78023" dtype_id="11"/>
            <arraysel loc="w,344,4,344,5" dtype_id="11">
              <varref loc="w,344,1,344,4" name="mem" dtype_id="96"/>
              <const loc="w,344,5,344,11" name="13&apos;h157" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,345,13,345,14" dtype_id="11">
            <const loc="w,345,15,345,27" name="32&apos;h180006f" dtype_id="11"/>
            <arraysel loc="w,345,4,345,5" dtype_id="11">
              <varref loc="w,345,1,345,4" name="mem" dtype_id="96"/>
              <const loc="w,345,5,345,11" name="13&apos;h158" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,346,13,346,14" dtype_id="11">
            <const loc="w,346,15,346,27" name="32&apos;h8201c783" dtype_id="11"/>
            <arraysel loc="w,346,4,346,5" dtype_id="11">
              <varref loc="w,346,1,346,4" name="mem" dtype_id="96"/>
              <const loc="w,346,5,346,11" name="13&apos;h159" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,347,13,347,14" dtype_id="11">
            <const loc="w,347,15,347,27" name="32&apos;h20000737" dtype_id="11"/>
            <arraysel loc="w,347,4,347,5" dtype_id="11">
              <varref loc="w,347,1,347,4" name="mem" dtype_id="96"/>
              <const loc="w,347,5,347,11" name="13&apos;h15a" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,348,13,348,14" dtype_id="11">
            <const loc="w,348,15,348,27" name="32&apos;h3078793" dtype_id="11"/>
            <arraysel loc="w,348,4,348,5" dtype_id="11">
              <varref loc="w,348,1,348,4" name="mem" dtype_id="96"/>
              <const loc="w,348,5,348,11" name="13&apos;h15b" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,349,13,349,14" dtype_id="11">
            <const loc="w,349,15,349,27" name="32&apos;hff7f793" dtype_id="11"/>
            <arraysel loc="w,349,4,349,5" dtype_id="11">
              <varref loc="w,349,1,349,4" name="mem" dtype_id="96"/>
              <const loc="w,349,5,349,11" name="13&apos;h15c" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,350,13,350,14" dtype_id="11">
            <const loc="w,350,15,350,27" name="32&apos;hf70023" dtype_id="11"/>
            <arraysel loc="w,350,4,350,5" dtype_id="11">
              <varref loc="w,350,1,350,4" name="mem" dtype_id="96"/>
              <const loc="w,350,5,350,11" name="13&apos;h15d" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,351,13,351,14" dtype_id="11">
            <const loc="w,351,15,351,27" name="32&apos;h81c1c783" dtype_id="11"/>
            <arraysel loc="w,351,4,351,5" dtype_id="11">
              <varref loc="w,351,1,351,4" name="mem" dtype_id="96"/>
              <const loc="w,351,5,351,11" name="13&apos;h15e" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,352,13,352,14" dtype_id="11">
            <const loc="w,352,15,352,27" name="32&apos;h244703" dtype_id="11"/>
            <arraysel loc="w,352,4,352,5" dtype_id="11">
              <varref loc="w,352,1,352,4" name="mem" dtype_id="96"/>
              <const loc="w,352,5,352,11" name="13&apos;h15f" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,353,13,353,14" dtype_id="11">
            <const loc="w,353,15,353,27" name="32&apos;h178793" dtype_id="11"/>
            <arraysel loc="w,353,4,353,5" dtype_id="11">
              <varref loc="w,353,1,353,4" name="mem" dtype_id="96"/>
              <const loc="w,353,5,353,11" name="13&apos;h160" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,354,13,354,14" dtype_id="11">
            <const loc="w,354,15,354,27" name="32&apos;h80f18e23" dtype_id="11"/>
            <arraysel loc="w,354,4,354,5" dtype_id="11">
              <varref loc="w,354,1,354,4" name="mem" dtype_id="96"/>
              <const loc="w,354,5,354,11" name="13&apos;h161" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,355,13,355,14" dtype_id="11">
            <const loc="w,355,15,355,27" name="32&apos;hff00793" dtype_id="11"/>
            <arraysel loc="w,355,4,355,5" dtype_id="11">
              <varref loc="w,355,1,355,4" name="mem" dtype_id="96"/>
              <const loc="w,355,5,355,11" name="13&apos;h162" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,356,13,356,14" dtype_id="11">
            <const loc="w,356,15,356,27" name="32&apos;hf71863" dtype_id="11"/>
            <arraysel loc="w,356,4,356,5" dtype_id="11">
              <varref loc="w,356,1,356,4" name="mem" dtype_id="96"/>
              <const loc="w,356,5,356,11" name="13&apos;h163" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,357,13,357,14" dtype_id="11">
            <const loc="w,357,15,357,27" name="32&apos;h200007b7" dtype_id="11"/>
            <arraysel loc="w,357,4,357,5" dtype_id="11">
              <varref loc="w,357,1,357,4" name="mem" dtype_id="96"/>
              <const loc="w,357,5,357,11" name="13&apos;h164" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,358,13,358,14" dtype_id="11">
            <const loc="w,358,15,358,27" name="32&apos;h7a783" dtype_id="11"/>
            <arraysel loc="w,358,4,358,5" dtype_id="11">
              <varref loc="w,358,1,358,4" name="mem" dtype_id="96"/>
              <const loc="w,358,5,358,11" name="13&apos;h165" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,359,13,359,14" dtype_id="11">
            <const loc="w,359,15,359,27" name="32&apos;hfa07d0e3" dtype_id="11"/>
            <arraysel loc="w,359,4,359,5" dtype_id="11">
              <varref loc="w,359,1,359,4" name="mem" dtype_id="96"/>
              <const loc="w,359,5,359,11" name="13&apos;h166" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,360,13,360,14" dtype_id="11">
            <const loc="w,360,15,360,27" name="32&apos;h1c12083" dtype_id="11"/>
            <arraysel loc="w,360,4,360,5" dtype_id="11">
              <varref loc="w,360,1,360,4" name="mem" dtype_id="96"/>
              <const loc="w,360,5,360,11" name="13&apos;h167" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,361,13,361,14" dtype_id="11">
            <const loc="w,361,15,361,27" name="32&apos;h1812403" dtype_id="11"/>
            <arraysel loc="w,361,4,361,5" dtype_id="11">
              <varref loc="w,361,1,361,4" name="mem" dtype_id="96"/>
              <const loc="w,361,5,361,11" name="13&apos;h168" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,362,13,362,14" dtype_id="11">
            <const loc="w,362,15,362,27" name="32&apos;h1412483" dtype_id="11"/>
            <arraysel loc="w,362,4,362,5" dtype_id="11">
              <varref loc="w,362,1,362,4" name="mem" dtype_id="96"/>
              <const loc="w,362,5,362,11" name="13&apos;h169" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,363,13,363,14" dtype_id="11">
            <const loc="w,363,15,363,27" name="32&apos;h1012903" dtype_id="11"/>
            <arraysel loc="w,363,4,363,5" dtype_id="11">
              <varref loc="w,363,1,363,4" name="mem" dtype_id="96"/>
              <const loc="w,363,5,363,11" name="13&apos;h16a" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,364,13,364,14" dtype_id="11">
            <const loc="w,364,15,364,27" name="32&apos;hc12983" dtype_id="11"/>
            <arraysel loc="w,364,4,364,5" dtype_id="11">
              <varref loc="w,364,1,364,4" name="mem" dtype_id="96"/>
              <const loc="w,364,5,364,11" name="13&apos;h16b" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,365,13,365,14" dtype_id="11">
            <const loc="w,365,15,365,27" name="32&apos;h812a03" dtype_id="11"/>
            <arraysel loc="w,365,4,365,5" dtype_id="11">
              <varref loc="w,365,1,365,4" name="mem" dtype_id="96"/>
              <const loc="w,365,5,365,11" name="13&apos;h16c" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,366,13,366,14" dtype_id="11">
            <const loc="w,366,15,366,27" name="32&apos;h412a83" dtype_id="11"/>
            <arraysel loc="w,366,4,366,5" dtype_id="11">
              <varref loc="w,366,1,366,4" name="mem" dtype_id="96"/>
              <const loc="w,366,5,366,11" name="13&apos;h16d" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,367,13,367,14" dtype_id="11">
            <const loc="w,367,15,367,27" name="32&apos;h12b03" dtype_id="11"/>
            <arraysel loc="w,367,4,367,5" dtype_id="11">
              <varref loc="w,367,1,367,4" name="mem" dtype_id="96"/>
              <const loc="w,367,5,367,11" name="13&apos;h16e" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,368,13,368,14" dtype_id="11">
            <const loc="w,368,15,368,27" name="32&apos;h2010113" dtype_id="11"/>
            <arraysel loc="w,368,4,368,5" dtype_id="11">
              <varref loc="w,368,1,368,4" name="mem" dtype_id="96"/>
              <const loc="w,368,5,368,11" name="13&apos;h16f" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,369,13,369,14" dtype_id="11">
            <const loc="w,369,15,369,27" name="32&apos;h8067" dtype_id="11"/>
            <arraysel loc="w,369,4,369,5" dtype_id="11">
              <varref loc="w,369,1,369,4" name="mem" dtype_id="96"/>
              <const loc="w,369,5,369,11" name="13&apos;h170" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,370,13,370,14" dtype_id="11">
            <const loc="w,370,15,370,27" name="32&apos;h200007b7" dtype_id="11"/>
            <arraysel loc="w,370,4,370,5" dtype_id="11">
              <varref loc="w,370,1,370,4" name="mem" dtype_id="96"/>
              <const loc="w,370,5,370,11" name="13&apos;h171" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,371,13,371,14" dtype_id="11">
            <const loc="w,371,15,371,27" name="32&apos;h2c00713" dtype_id="11"/>
            <arraysel loc="w,371,4,371,5" dtype_id="11">
              <varref loc="w,371,1,371,4" name="mem" dtype_id="96"/>
              <const loc="w,371,5,371,11" name="13&apos;h172" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,372,13,372,14" dtype_id="11">
            <const loc="w,372,15,372,27" name="32&apos;hf91ff06f" dtype_id="11"/>
            <arraysel loc="w,372,4,372,5" dtype_id="11">
              <varref loc="w,372,1,372,4" name="mem" dtype_id="96"/>
              <const loc="w,372,5,372,11" name="13&apos;h173" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,373,13,373,14" dtype_id="11">
            <const loc="w,373,15,373,27" name="32&apos;h8241a503" dtype_id="11"/>
            <arraysel loc="w,373,4,373,5" dtype_id="11">
              <varref loc="w,373,1,373,4" name="mem" dtype_id="96"/>
              <const loc="w,373,5,373,11" name="13&apos;h174" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,374,13,374,14" dtype_id="11">
            <const loc="w,374,15,374,27" name="32&apos;hf51513" dtype_id="11"/>
            <arraysel loc="w,374,4,374,5" dtype_id="11">
              <varref loc="w,374,1,374,4" name="mem" dtype_id="96"/>
              <const loc="w,374,5,374,11" name="13&apos;h175" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,375,13,375,14" dtype_id="11">
            <const loc="w,375,15,375,27" name="32&apos;hf55513" dtype_id="11"/>
            <arraysel loc="w,375,4,375,5" dtype_id="11">
              <varref loc="w,375,1,375,4" name="mem" dtype_id="96"/>
              <const loc="w,375,5,375,11" name="13&apos;h176" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,376,13,376,14" dtype_id="11">
            <const loc="w,376,15,376,27" name="32&apos;haddff0ef" dtype_id="11"/>
            <arraysel loc="w,376,4,376,5" dtype_id="11">
              <varref loc="w,376,1,376,4" name="mem" dtype_id="96"/>
              <const loc="w,376,5,376,11" name="13&apos;h177" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,377,13,377,14" dtype_id="11">
            <const loc="w,377,15,377,27" name="32&apos;h82a1a023" dtype_id="11"/>
            <arraysel loc="w,377,4,377,5" dtype_id="11">
              <varref loc="w,377,1,377,4" name="mem" dtype_id="96"/>
              <const loc="w,377,5,377,11" name="13&apos;h178" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,378,13,378,14" dtype_id="11">
            <const loc="w,378,15,378,27" name="32&apos;h1055513" dtype_id="11"/>
            <arraysel loc="w,378,4,378,5" dtype_id="11">
              <varref loc="w,378,1,378,4" name="mem" dtype_id="96"/>
              <const loc="w,378,5,378,11" name="13&apos;h179" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,379,13,379,14" dtype_id="11">
            <const loc="w,379,15,379,27" name="32&apos;h200593" dtype_id="11"/>
            <arraysel loc="w,379,4,379,5" dtype_id="11">
              <varref loc="w,379,1,379,4" name="mem" dtype_id="96"/>
              <const loc="w,379,5,379,11" name="13&apos;h17a" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,380,13,380,14" dtype_id="11">
            <const loc="w,380,15,380,27" name="32&apos;hff57513" dtype_id="11"/>
            <arraysel loc="w,380,4,380,5" dtype_id="11">
              <varref loc="w,380,1,380,4" name="mem" dtype_id="96"/>
              <const loc="w,380,5,380,11" name="13&apos;h17b" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,381,13,381,14" dtype_id="11">
            <const loc="w,381,15,381,27" name="32&apos;hc0006f" dtype_id="11"/>
            <arraysel loc="w,381,4,381,5" dtype_id="11">
              <varref loc="w,381,1,381,4" name="mem" dtype_id="96"/>
              <const loc="w,381,5,381,11" name="13&apos;h17c" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,382,13,382,14" dtype_id="11">
            <const loc="w,382,15,382,27" name="32&apos;h8211c503" dtype_id="11"/>
            <arraysel loc="w,382,4,382,5" dtype_id="11">
              <varref loc="w,382,1,382,4" name="mem" dtype_id="96"/>
              <const loc="w,382,5,382,11" name="13&apos;h17d" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,383,13,383,14" dtype_id="11">
            <const loc="w,383,15,383,27" name="32&apos;h200593" dtype_id="11"/>
            <arraysel loc="w,383,4,383,5" dtype_id="11">
              <varref loc="w,383,1,383,4" name="mem" dtype_id="96"/>
              <const loc="w,383,5,383,11" name="13&apos;h17e" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,384,13,384,14" dtype_id="11">
            <const loc="w,384,15,384,27" name="32&apos;haddff0ef" dtype_id="11"/>
            <arraysel loc="w,384,4,384,5" dtype_id="11">
              <varref loc="w,384,1,384,4" name="mem" dtype_id="96"/>
              <const loc="w,384,5,384,11" name="13&apos;h17f" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,385,13,385,14" dtype_id="11">
            <const loc="w,385,15,385,27" name="32&apos;hf79ff06f" dtype_id="11"/>
            <arraysel loc="w,385,4,385,5" dtype_id="11">
              <varref loc="w,385,1,385,4" name="mem" dtype_id="96"/>
              <const loc="w,385,5,385,11" name="13&apos;h180" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,386,13,386,14" dtype_id="11">
            <const loc="w,386,15,386,27" name="32&apos;h8201c503" dtype_id="11"/>
            <arraysel loc="w,386,4,386,5" dtype_id="11">
              <varref loc="w,386,1,386,4" name="mem" dtype_id="96"/>
              <const loc="w,386,5,386,11" name="13&apos;h181" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,387,13,387,14" dtype_id="11">
            <const loc="w,387,15,387,27" name="32&apos;h200593" dtype_id="11"/>
            <arraysel loc="w,387,4,387,5" dtype_id="11">
              <varref loc="w,387,1,387,4" name="mem" dtype_id="96"/>
              <const loc="w,387,5,387,11" name="13&apos;h182" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,388,13,388,14" dtype_id="11">
            <const loc="w,388,15,388,27" name="32&apos;hff1ff06f" dtype_id="11"/>
            <arraysel loc="w,388,4,388,5" dtype_id="11">
              <varref loc="w,388,1,388,4" name="mem" dtype_id="96"/>
              <const loc="w,388,5,388,11" name="13&apos;h183" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,389,13,389,14" dtype_id="11">
            <const loc="w,389,15,389,27" name="32&apos;h200007b7" dtype_id="11"/>
            <arraysel loc="w,389,4,389,5" dtype_id="11">
              <varref loc="w,389,1,389,4" name="mem" dtype_id="96"/>
              <const loc="w,389,5,389,11" name="13&apos;h184" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,390,13,390,14" dtype_id="11">
            <const loc="w,390,15,390,27" name="32&apos;h2c00713" dtype_id="11"/>
            <arraysel loc="w,390,4,390,5" dtype_id="11">
              <varref loc="w,390,1,390,4" name="mem" dtype_id="96"/>
              <const loc="w,390,5,390,11" name="13&apos;h185" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,391,13,391,14" dtype_id="11">
            <const loc="w,391,15,391,27" name="32&apos;he78023" dtype_id="11"/>
            <arraysel loc="w,391,4,391,5" dtype_id="11">
              <varref loc="w,391,1,391,4" name="mem" dtype_id="96"/>
              <const loc="w,391,5,391,11" name="13&apos;h186" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,392,13,392,14" dtype_id="11">
            <const loc="w,392,15,392,27" name="32&apos;h8001a823" dtype_id="11"/>
            <arraysel loc="w,392,4,392,5" dtype_id="11">
              <varref loc="w,392,1,392,4" name="mem" dtype_id="96"/>
              <const loc="w,392,5,392,11" name="13&apos;h187" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,393,13,393,14" dtype_id="11">
            <const loc="w,393,15,393,27" name="32&apos;hf59ff06f" dtype_id="11"/>
            <arraysel loc="w,393,4,393,5" dtype_id="11">
              <varref loc="w,393,1,393,4" name="mem" dtype_id="96"/>
              <const loc="w,393,5,393,11" name="13&apos;h188" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,394,13,394,14" dtype_id="11">
            <const loc="w,394,15,394,27" name="32&apos;h8181a783" dtype_id="11"/>
            <arraysel loc="w,394,4,394,5" dtype_id="11">
              <varref loc="w,394,1,394,4" name="mem" dtype_id="96"/>
              <const loc="w,394,5,394,11" name="13&apos;h189" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,395,13,395,14" dtype_id="11">
            <const loc="w,395,15,395,27" name="32&apos;h7a503" dtype_id="11"/>
            <arraysel loc="w,395,4,395,5" dtype_id="11">
              <varref loc="w,395,1,395,4" name="mem" dtype_id="96"/>
              <const loc="w,395,5,395,11" name="13&apos;h18a" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,396,13,396,14" dtype_id="11">
            <const loc="w,396,15,396,27" name="32&apos;h80a1aa23" dtype_id="11"/>
            <arraysel loc="w,396,4,396,5" dtype_id="11">
              <varref loc="w,396,1,396,4" name="mem" dtype_id="96"/>
              <const loc="w,396,5,396,11" name="13&apos;h18b" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,397,13,397,14" dtype_id="11">
            <const loc="w,397,15,397,27" name="32&apos;hfb5ff06f" dtype_id="11"/>
            <arraysel loc="w,397,4,397,5" dtype_id="11">
              <varref loc="w,397,1,397,4" name="mem" dtype_id="96"/>
              <const loc="w,397,5,397,11" name="13&apos;h18c" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,398,13,398,14" dtype_id="11">
            <const loc="w,398,15,398,27" name="32&apos;h1b4503" dtype_id="11"/>
            <arraysel loc="w,398,4,398,5" dtype_id="11">
              <varref loc="w,398,1,398,4" name="mem" dtype_id="96"/>
              <const loc="w,398,5,398,11" name="13&apos;h18d" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,399,13,399,14" dtype_id="11">
            <const loc="w,399,15,399,27" name="32&apos;h200593" dtype_id="11"/>
            <arraysel loc="w,399,4,399,5" dtype_id="11">
              <varref loc="w,399,1,399,4" name="mem" dtype_id="96"/>
              <const loc="w,399,5,399,11" name="13&apos;h18e" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,400,13,400,14" dtype_id="11">
            <const loc="w,400,15,400,27" name="32&apos;hfc1ff06f" dtype_id="11"/>
            <arraysel loc="w,400,4,400,5" dtype_id="11">
              <varref loc="w,400,1,400,4" name="mem" dtype_id="96"/>
              <const loc="w,400,5,400,11" name="13&apos;h18f" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,401,13,401,14" dtype_id="11">
            <const loc="w,401,15,401,27" name="32&apos;h8141c503" dtype_id="11"/>
            <arraysel loc="w,401,4,401,5" dtype_id="11">
              <varref loc="w,401,1,401,4" name="mem" dtype_id="96"/>
              <const loc="w,401,5,401,11" name="13&apos;h190" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,402,13,402,14" dtype_id="11">
            <const loc="w,402,15,402,27" name="32&apos;h200593" dtype_id="11"/>
            <arraysel loc="w,402,4,402,5" dtype_id="11">
              <varref loc="w,402,1,402,4" name="mem" dtype_id="96"/>
              <const loc="w,402,5,402,11" name="13&apos;h191" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,403,13,403,14" dtype_id="11">
            <const loc="w,403,15,403,27" name="32&apos;ha91ff0ef" dtype_id="11"/>
            <arraysel loc="w,403,4,403,5" dtype_id="11">
              <varref loc="w,403,1,403,4" name="mem" dtype_id="96"/>
              <const loc="w,403,5,403,11" name="13&apos;h192" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,404,13,404,14" dtype_id="11">
            <const loc="w,404,15,404,27" name="32&apos;h8101a703" dtype_id="11"/>
            <arraysel loc="w,404,4,404,5" dtype_id="11">
              <varref loc="w,404,1,404,4" name="mem" dtype_id="96"/>
              <const loc="w,404,5,404,11" name="13&apos;h193" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,405,13,405,14" dtype_id="11">
            <const loc="w,405,15,405,27" name="32&apos;h170713" dtype_id="11"/>
            <arraysel loc="w,405,4,405,5" dtype_id="11">
              <varref loc="w,405,1,405,4" name="mem" dtype_id="96"/>
              <const loc="w,405,5,405,11" name="13&apos;h194" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,406,13,406,14" dtype_id="11">
            <const loc="w,406,15,406,27" name="32&apos;h80e1a823" dtype_id="11"/>
            <arraysel loc="w,406,4,406,5" dtype_id="11">
              <varref loc="w,406,1,406,4" name="mem" dtype_id="96"/>
              <const loc="w,406,5,406,11" name="13&apos;h195" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,407,13,407,14" dtype_id="11">
            <const loc="w,407,15,407,27" name="32&apos;h8181a783" dtype_id="11"/>
            <arraysel loc="w,407,4,407,5" dtype_id="11">
              <varref loc="w,407,1,407,4" name="mem" dtype_id="96"/>
              <const loc="w,407,5,407,11" name="13&apos;h196" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,408,13,408,14" dtype_id="11">
            <const loc="w,408,15,408,27" name="32&apos;h478793" dtype_id="11"/>
            <arraysel loc="w,408,4,408,5" dtype_id="11">
              <varref loc="w,408,1,408,4" name="mem" dtype_id="96"/>
              <const loc="w,408,5,408,11" name="13&apos;h197" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,409,13,409,14" dtype_id="11">
            <const loc="w,409,15,409,27" name="32&apos;h80f1ac23" dtype_id="11"/>
            <arraysel loc="w,409,4,409,5" dtype_id="11">
              <varref loc="w,409,1,409,4" name="mem" dtype_id="96"/>
              <const loc="w,409,5,409,11" name="13&apos;h198" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,410,13,410,14" dtype_id="11">
            <const loc="w,410,15,410,27" name="32&apos;h8241a783" dtype_id="11"/>
            <arraysel loc="w,410,4,410,5" dtype_id="11">
              <varref loc="w,410,1,410,4" name="mem" dtype_id="96"/>
              <const loc="w,410,5,410,11" name="13&apos;h199" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,411,13,411,14" dtype_id="11">
            <const loc="w,411,15,411,27" name="32&apos;hf79793" dtype_id="11"/>
            <arraysel loc="w,411,4,411,5" dtype_id="11">
              <varref loc="w,411,1,411,4" name="mem" dtype_id="96"/>
              <const loc="w,411,5,411,11" name="13&apos;h19a" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,412,13,412,14" dtype_id="11">
            <const loc="w,412,15,412,27" name="32&apos;hf7d793" dtype_id="11"/>
            <arraysel loc="w,412,4,412,5" dtype_id="11">
              <varref loc="w,412,1,412,4" name="mem" dtype_id="96"/>
              <const loc="w,412,5,412,11" name="13&apos;h19b" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,413,13,413,14" dtype_id="11">
            <const loc="w,413,15,413,27" name="32&apos;hf0f704e3" dtype_id="11"/>
            <arraysel loc="w,413,4,413,5" dtype_id="11">
              <varref loc="w,413,1,413,4" name="mem" dtype_id="96"/>
              <const loc="w,413,5,413,11" name="13&apos;h19c" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,414,13,414,14" dtype_id="11">
            <const loc="w,414,15,414,27" name="32&apos;h81518e23" dtype_id="11"/>
            <arraysel loc="w,414,4,414,5" dtype_id="11">
              <varref loc="w,414,1,414,4" name="mem" dtype_id="96"/>
              <const loc="w,414,5,414,11" name="13&apos;h19d" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,415,13,415,14" dtype_id="11">
            <const loc="w,415,15,415,27" name="32&apos;hf01ff06f" dtype_id="11"/>
            <arraysel loc="w,415,4,415,5" dtype_id="11">
              <varref loc="w,415,1,415,4" name="mem" dtype_id="96"/>
              <const loc="w,415,5,415,11" name="13&apos;h19e" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,416,13,416,14" dtype_id="11">
            <const loc="w,416,15,416,27" name="32&apos;h200007b7" dtype_id="11"/>
            <arraysel loc="w,416,4,416,5" dtype_id="11">
              <varref loc="w,416,1,416,4" name="mem" dtype_id="96"/>
              <const loc="w,416,5,416,11" name="13&apos;h19f" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,417,13,417,14" dtype_id="11">
            <const loc="w,417,15,417,27" name="32&apos;hd00713" dtype_id="11"/>
            <arraysel loc="w,417,4,417,5" dtype_id="11">
              <varref loc="w,417,1,417,4" name="mem" dtype_id="96"/>
              <const loc="w,417,5,417,11" name="13&apos;h1a0" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,418,13,418,14" dtype_id="11">
            <const loc="w,418,15,418,27" name="32&apos;hed9ff06f" dtype_id="11"/>
            <arraysel loc="w,418,4,418,5" dtype_id="11">
              <varref loc="w,418,1,418,4" name="mem" dtype_id="96"/>
              <const loc="w,418,5,418,11" name="13&apos;h1a1" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,419,13,419,14" dtype_id="11">
            <const loc="w,419,15,419,27" name="32&apos;h200007b7" dtype_id="11"/>
            <arraysel loc="w,419,4,419,5" dtype_id="11">
              <varref loc="w,419,1,419,4" name="mem" dtype_id="96"/>
              <const loc="w,419,5,419,11" name="13&apos;h1a2" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,420,13,420,14" dtype_id="11">
            <const loc="w,420,15,420,27" name="32&apos;ha00713" dtype_id="11"/>
            <arraysel loc="w,420,4,420,5" dtype_id="11">
              <varref loc="w,420,1,420,4" name="mem" dtype_id="96"/>
              <const loc="w,420,5,420,11" name="13&apos;h1a3" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,421,13,421,14" dtype_id="11">
            <const loc="w,421,15,421,27" name="32&apos;he78023" dtype_id="11"/>
            <arraysel loc="w,421,4,421,5" dtype_id="11">
              <varref loc="w,421,1,421,4" name="mem" dtype_id="96"/>
              <const loc="w,421,5,421,11" name="13&apos;h1a4" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,422,13,422,14" dtype_id="11">
            <const loc="w,422,15,422,27" name="32&apos;h40123" dtype_id="11"/>
            <arraysel loc="w,422,4,422,5" dtype_id="11">
              <varref loc="w,422,1,422,4" name="mem" dtype_id="96"/>
              <const loc="w,422,5,422,11" name="13&apos;h1a5" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,423,13,423,14" dtype_id="11">
            <const loc="w,423,15,423,27" name="32&apos;hee1ff06f" dtype_id="11"/>
            <arraysel loc="w,423,4,423,5" dtype_id="11">
              <varref loc="w,423,1,423,4" name="mem" dtype_id="96"/>
              <const loc="w,423,5,423,11" name="13&apos;h1a6" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,424,13,424,14" dtype_id="11">
            <const loc="w,424,15,424,27" name="32&apos;hff010113" dtype_id="11"/>
            <arraysel loc="w,424,4,424,5" dtype_id="11">
              <varref loc="w,424,1,424,4" name="mem" dtype_id="96"/>
              <const loc="w,424,5,424,11" name="13&apos;h1a7" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,425,13,425,14" dtype_id="11">
            <const loc="w,425,15,425,27" name="32&apos;h112623" dtype_id="11"/>
            <arraysel loc="w,425,4,425,5" dtype_id="11">
              <varref loc="w,425,1,425,4" name="mem" dtype_id="96"/>
              <const loc="w,425,5,425,11" name="13&apos;h1a8" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,426,13,426,14" dtype_id="11">
            <const loc="w,426,15,426,27" name="32&apos;h20000737" dtype_id="11"/>
            <arraysel loc="w,426,4,426,5" dtype_id="11">
              <varref loc="w,426,1,426,4" name="mem" dtype_id="96"/>
              <const loc="w,426,5,426,11" name="13&apos;h1a9" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,427,13,427,14" dtype_id="11">
            <const loc="w,427,15,427,27" name="32&apos;h1872783" dtype_id="11"/>
            <arraysel loc="w,427,4,427,5" dtype_id="11">
              <varref loc="w,427,1,427,4" name="mem" dtype_id="96"/>
              <const loc="w,427,5,427,11" name="13&apos;h1aa" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,428,13,428,14" dtype_id="11">
            <const loc="w,428,15,428,27" name="32&apos;hc7e793" dtype_id="11"/>
            <arraysel loc="w,428,4,428,5" dtype_id="11">
              <varref loc="w,428,1,428,4" name="mem" dtype_id="96"/>
              <const loc="w,428,5,428,11" name="13&apos;h1ab" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,429,13,429,14" dtype_id="11">
            <const loc="w,429,15,429,27" name="32&apos;hf72c23" dtype_id="11"/>
            <arraysel loc="w,429,4,429,5" dtype_id="11">
              <varref loc="w,429,1,429,4" name="mem" dtype_id="96"/>
              <const loc="w,429,5,429,11" name="13&apos;h1ac" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,430,13,430,14" dtype_id="11">
            <const loc="w,430,15,430,27" name="32&apos;h100007b7" dtype_id="11"/>
            <arraysel loc="w,430,4,430,5" dtype_id="11">
              <varref loc="w,430,1,430,4" name="mem" dtype_id="96"/>
              <const loc="w,430,5,430,11" name="13&apos;h1ad" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,431,13,431,14" dtype_id="11">
            <const loc="w,431,15,431,27" name="32&apos;h79023" dtype_id="11"/>
            <arraysel loc="w,431,4,431,5" dtype_id="11">
              <varref loc="w,431,1,431,4" name="mem" dtype_id="96"/>
              <const loc="w,431,5,431,11" name="13&apos;h1ae" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,432,13,432,14" dtype_id="11">
            <const loc="w,432,15,432,27" name="32&apos;h8201a423" dtype_id="11"/>
            <arraysel loc="w,432,4,432,5" dtype_id="11">
              <varref loc="w,432,1,432,4" name="mem" dtype_id="96"/>
              <const loc="w,432,5,432,11" name="13&apos;h1af" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,433,13,433,14" dtype_id="11">
            <const loc="w,433,15,433,27" name="32&apos;haa9ff0ef" dtype_id="11"/>
            <arraysel loc="w,433,4,433,5" dtype_id="11">
              <varref loc="w,433,1,433,4" name="mem" dtype_id="96"/>
              <const loc="w,433,5,433,11" name="13&apos;h1b0" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,434,13,434,14" dtype_id="11">
            <const loc="w,434,15,434,27" name="32&apos;hc15ff0ef" dtype_id="11"/>
            <arraysel loc="w,434,4,434,5" dtype_id="11">
              <varref loc="w,434,1,434,4" name="mem" dtype_id="96"/>
              <const loc="w,434,5,434,11" name="13&apos;h1b1" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,435,13,435,14" dtype_id="11">
            <const loc="w,435,15,435,27" name="32&apos;hd91ff0ef" dtype_id="11"/>
            <arraysel loc="w,435,4,435,5" dtype_id="11">
              <varref loc="w,435,1,435,4" name="mem" dtype_id="96"/>
              <const loc="w,435,5,435,11" name="13&apos;h1b2" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,436,13,436,14" dtype_id="11">
            <const loc="w,436,15,436,27" name="32&apos;he1dff0ef" dtype_id="11"/>
            <arraysel loc="w,436,4,436,5" dtype_id="11">
              <varref loc="w,436,1,436,4" name="mem" dtype_id="96"/>
              <const loc="w,436,5,436,11" name="13&apos;h1b3" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,437,13,437,14" dtype_id="11">
            <const loc="w,437,15,437,27" name="32&apos;hff1ff06f" dtype_id="11"/>
            <arraysel loc="w,437,4,437,5" dtype_id="11">
              <varref loc="w,437,1,437,4" name="mem" dtype_id="96"/>
              <const loc="w,437,5,437,11" name="13&apos;h1b4" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,438,13,438,14" dtype_id="11">
            <const loc="w,438,15,438,27" name="32&apos;h33323130" dtype_id="11"/>
            <arraysel loc="w,438,4,438,5" dtype_id="11">
              <varref loc="w,438,1,438,4" name="mem" dtype_id="96"/>
              <const loc="w,438,5,438,11" name="13&apos;h1b5" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,439,13,439,14" dtype_id="11">
            <const loc="w,439,15,439,27" name="32&apos;h37363534" dtype_id="11"/>
            <arraysel loc="w,439,4,439,5" dtype_id="11">
              <varref loc="w,439,1,439,4" name="mem" dtype_id="96"/>
              <const loc="w,439,5,439,11" name="13&apos;h1b6" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,440,13,440,14" dtype_id="11">
            <const loc="w,440,15,440,27" name="32&apos;h42413938" dtype_id="11"/>
            <arraysel loc="w,440,4,440,5" dtype_id="11">
              <varref loc="w,440,1,440,4" name="mem" dtype_id="96"/>
              <const loc="w,440,5,440,11" name="13&apos;h1b7" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,441,13,441,14" dtype_id="11">
            <const loc="w,441,15,441,27" name="32&apos;h46454443" dtype_id="11"/>
            <arraysel loc="w,441,4,441,5" dtype_id="11">
              <varref loc="w,441,1,441,4" name="mem" dtype_id="96"/>
              <const loc="w,441,5,441,11" name="13&apos;h1b8" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,442,13,442,14" dtype_id="11">
            <const loc="w,442,15,442,27" name="32&apos;h0" dtype_id="11"/>
            <arraysel loc="w,442,4,442,5" dtype_id="11">
              <varref loc="w,442,1,442,4" name="mem" dtype_id="96"/>
              <const loc="w,442,5,442,11" name="13&apos;h1b9" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,443,13,443,14" dtype_id="11">
            <const loc="w,443,15,443,27" name="32&apos;h554" dtype_id="11"/>
            <arraysel loc="w,443,4,443,5" dtype_id="11">
              <varref loc="w,443,1,443,4" name="mem" dtype_id="96"/>
              <const loc="w,443,5,443,11" name="13&apos;h1ba" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,444,13,444,14" dtype_id="11">
            <const loc="w,444,15,444,27" name="32&apos;h564" dtype_id="11"/>
            <arraysel loc="w,444,4,444,5" dtype_id="11">
              <varref loc="w,444,1,444,4" name="mem" dtype_id="96"/>
              <const loc="w,444,5,444,11" name="13&apos;h1bb" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,445,13,445,14" dtype_id="11">
            <const loc="w,445,15,445,27" name="32&apos;h5c4" dtype_id="11"/>
            <arraysel loc="w,445,4,445,5" dtype_id="11">
              <varref loc="w,445,1,445,4" name="mem" dtype_id="96"/>
              <const loc="w,445,5,445,11" name="13&apos;h1bc" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,446,13,446,14" dtype_id="11">
            <const loc="w,446,15,446,27" name="32&apos;h5d0" dtype_id="11"/>
            <arraysel loc="w,446,4,446,5" dtype_id="11">
              <varref loc="w,446,1,446,4" name="mem" dtype_id="96"/>
              <const loc="w,446,5,446,11" name="13&apos;h1bd" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,447,13,447,14" dtype_id="11">
            <const loc="w,447,15,447,27" name="32&apos;h5f4" dtype_id="11"/>
            <arraysel loc="w,447,4,447,5" dtype_id="11">
              <varref loc="w,447,1,447,4" name="mem" dtype_id="96"/>
              <const loc="w,447,5,447,11" name="13&apos;h1be" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,448,13,448,14" dtype_id="11">
            <const loc="w,448,15,448,27" name="32&apos;h604" dtype_id="11"/>
            <arraysel loc="w,448,4,448,5" dtype_id="11">
              <varref loc="w,448,1,448,4" name="mem" dtype_id="96"/>
              <const loc="w,448,5,448,11" name="13&apos;h1bf" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,449,13,449,14" dtype_id="11">
            <const loc="w,449,15,449,27" name="32&apos;h610" dtype_id="11"/>
            <arraysel loc="w,449,4,449,5" dtype_id="11">
              <varref loc="w,449,1,449,4" name="mem" dtype_id="96"/>
              <const loc="w,449,5,449,11" name="13&apos;h1c0" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,450,13,450,14" dtype_id="11">
            <const loc="w,450,15,450,27" name="32&apos;h624" dtype_id="11"/>
            <arraysel loc="w,450,4,450,5" dtype_id="11">
              <varref loc="w,450,1,450,4" name="mem" dtype_id="96"/>
              <const loc="w,450,5,450,11" name="13&apos;h1c1" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,451,13,451,14" dtype_id="11">
            <const loc="w,451,15,451,27" name="32&apos;h634" dtype_id="11"/>
            <arraysel loc="w,451,4,451,5" dtype_id="11">
              <varref loc="w,451,1,451,4" name="mem" dtype_id="96"/>
              <const loc="w,451,5,451,11" name="13&apos;h1c2" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,452,13,452,14" dtype_id="11">
            <const loc="w,452,15,452,27" name="32&apos;h640" dtype_id="11"/>
            <arraysel loc="w,452,4,452,5" dtype_id="11">
              <varref loc="w,452,1,452,4" name="mem" dtype_id="96"/>
              <const loc="w,452,5,452,11" name="13&apos;h1c3" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,453,13,453,14" dtype_id="11">
            <const loc="w,453,15,453,27" name="32&apos;h67c" dtype_id="11"/>
            <arraysel loc="w,453,4,453,5" dtype_id="11">
              <varref loc="w,453,1,453,4" name="mem" dtype_id="96"/>
              <const loc="w,453,5,453,11" name="13&apos;h1c4" dtype_id="88"/>
            </arraysel>
          </assign>
          <assign loc="w,454,13,454,14" dtype_id="11">
            <const loc="w,454,15,454,27" name="32&apos;h688" dtype_id="11"/>
            <arraysel loc="w,454,4,454,5" dtype_id="11">
              <varref loc="w,454,1,454,4" name="mem" dtype_id="96"/>
              <const loc="w,454,5,454,11" name="13&apos;h1c5" dtype_id="88"/>
            </arraysel>
          </assign>
        </begin>
      </initial>
      <always loc="v,70,3,70,12">
        <sentree loc="v,70,13,70,14">
          <senitem loc="v,70,15,70,22" edgeType="POS">
            <varref loc="v,70,23,70,26" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="v,70,28,70,33">
          <assigndly loc="v,71,11,71,13" dtype_id="11">
            <arraysel loc="v,71,17,71,18" dtype_id="11">
              <varref loc="v,71,14,71,17" name="mem" dtype_id="96"/>
              <varref loc="v,71,18,71,27" name="raddr_int" dtype_id="87"/>
            </arraysel>
            <varref loc="v,71,6,71,10" name="rdat" dtype_id="11"/>
          </assigndly>
          <if loc="v,73,6,73,8">
            <varref loc="v,73,10,73,12" name="we" dtype_id="3"/>
            <begin>
              <begin loc="v,73,22,73,27">
                <assigndly loc="v,74,24,74,26" dtype_id="11">
                  <varref loc="v,74,27,74,31" name="wdat" dtype_id="11"/>
                  <arraysel loc="v,74,12,74,13" dtype_id="11">
                    <varref loc="v,74,9,74,12" name="mem" dtype_id="96"/>
                    <varref loc="v,74,13,74,22" name="waddr_int" dtype_id="87"/>
                  </arraysel>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="v,82,3,82,12">
        <sentree loc="v,82,13,82,14">
          <senitem loc="v,82,15,82,22" edgeType="NEG">
            <varref loc="v,82,23,82,29" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="v,82,33,82,40" edgeType="POS">
            <varref loc="v,82,41,82,44" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="v,82,46,82,51">
          <if loc="v,83,5,83,7">
            <varref loc="v,83,9,83,15" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="v,86,10,86,15">
                <assigndly loc="v,87,13,87,15" dtype_id="3">
                  <and loc="v,87,21,87,22" dtype_id="3">
                    <varref loc="v,87,16,87,20" name="rvld" dtype_id="3"/>
                    <not loc="v,87,23,87,24" dtype_id="3">
                      <varref loc="v,87,24,87,28" name="rrdy" dtype_id="3"/>
                    </not>
                  </and>
                  <varref loc="v,87,8,87,12" name="rrdy" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="v,83,25,83,30">
                <assigndly loc="v,84,13,84,15" dtype_id="3">
                  <const loc="v,84,16,84,18" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="v,84,8,84,12" name="rrdy" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="v,60,20,60,21" dtype_id="87">
        <sel loc="v,60,27,60,28" dtype_id="88">
          <varref loc="v,32,25,32,30" name="raddr" dtype_id="20"/>
          <const loc="v,60,27,60,28" name="32&apos;h0" dtype_id="11"/>
          <const loc="v,60,27,60,28" name="32&apos;hd" dtype_id="11"/>
        </sel>
        <varref loc="v,60,20,60,21" name="raddr_int" dtype_id="87"/>
      </contassign>
      <contassign loc="v,61,20,61,21" dtype_id="87">
        <sel loc="v,61,27,61,28" dtype_id="88">
          <varref loc="v,37,25,37,30" name="waddr" dtype_id="20"/>
          <const loc="v,61,27,61,28" name="32&apos;h0" dtype_id="11"/>
          <const loc="v,61,27,61,28" name="32&apos;hd" dtype_id="11"/>
        </sel>
        <varref loc="v,61,20,61,21" name="waddr_int" dtype_id="87"/>
      </contassign>
    </module>
    <iface loc="ba,18,11,18,17" name="csr_if" origName="csr_if">
      <var loc="ba,22,17,22,30" name="uart_tx_write" dtype_id="3" vartype="logic" origName="uart_tx_write"/>
      <var loc="ba,23,17,23,29" name="uart_tx_busy" dtype_id="3" vartype="logic" origName="uart_tx_busy"/>
      <var loc="ba,24,17,24,29" name="uart_tx_data" dtype_id="27" vartype="logic" origName="uart_tx_data"/>
      <var loc="ba,27,17,27,29" name="uart_rx_read" dtype_id="3" vartype="logic" origName="uart_rx_read"/>
      <var loc="ba,28,17,28,24" name="uart_rx" dtype_id="70" vartype="uart_rx_t" origName="uart_rx"/>
      <var loc="ba,31,17,31,30" name="adc1_tx_write" dtype_id="3" vartype="logic" origName="adc1_tx_write"/>
      <var loc="ba,32,17,32,29" name="adc1_tx_busy" dtype_id="3" vartype="logic" origName="adc1_tx_busy"/>
      <var loc="ba,33,17,33,29" name="adc1_tx_test" dtype_id="3" vartype="logic" origName="adc1_tx_test"/>
      <var loc="ba,34,17,34,32" name="adc1_tx_time_us" dtype_id="51" vartype="logic" origName="adc1_tx_time_us"/>
      <var loc="ba,37,17,37,24" name="adc1_rx" dtype_id="97" vartype="adc_rx_t" origName="adc1_rx"/>
      <var loc="ba,40,17,40,30" name="adc2_tx_write" dtype_id="3" vartype="logic" origName="adc2_tx_write"/>
      <var loc="ba,41,17,41,29" name="adc2_tx_busy" dtype_id="3" vartype="logic" origName="adc2_tx_busy"/>
      <var loc="ba,42,17,42,29" name="adc2_tx_test" dtype_id="3" vartype="logic" origName="adc2_tx_test"/>
      <var loc="ba,43,17,43,32" name="adc2_tx_time_us" dtype_id="51" vartype="logic" origName="adc2_tx_time_us"/>
      <var loc="ba,46,17,46,24" name="adc2_rx" dtype_id="97" vartype="adc_rx_t" origName="adc2_rx"/>
      <var loc="ba,49,17,49,27" name="dac1_write" dtype_id="3" vartype="logic" origName="dac1_write"/>
      <var loc="ba,50,17,50,26" name="dac1_busy" dtype_id="3" vartype="logic" origName="dac1_busy"/>
      <var loc="ba,51,17,51,31" name="dac1_hann_step" dtype_id="12" vartype="logic" origName="dac1_hann_step"/>
      <var loc="ba,52,17,52,30" name="dac1_sin_tune" dtype_id="51" vartype="logic" origName="dac1_sin_tune"/>
      <var loc="ba,55,17,55,27" name="dac2_write" dtype_id="3" vartype="logic" origName="dac2_write"/>
      <var loc="ba,56,17,56,26" name="dac2_busy" dtype_id="3" vartype="logic" origName="dac2_busy"/>
      <var loc="ba,57,17,57,31" name="dac2_hann_step" dtype_id="12" vartype="logic" origName="dac2_hann_step"/>
      <var loc="ba,58,17,58,30" name="dac2_sin_tune" dtype_id="51" vartype="logic" origName="dac2_sin_tune"/>
      <var loc="ba,61,17,61,20" name="gpo" dtype_id="98" vartype="gpo_t" origName="gpo"/>
      <var loc="ba,62,17,62,20" name="gpi" dtype_id="99" vartype="gpi_t" origName="gpi"/>
      <modport loc="ba,68,12,68,15" name="MST">
        <modportvarref loc="ba,69,13,69,26" name="uart_tx_write" direction="out"/>
        <modportvarref loc="ba,70,13,70,25" name="uart_tx_data" direction="out"/>
        <modportvarref loc="ba,71,13,71,25" name="uart_rx_read" direction="out"/>
        <modportvarref loc="ba,73,13,73,26" name="adc1_tx_write" direction="out"/>
        <modportvarref loc="ba,74,13,74,25" name="adc1_tx_test" direction="out"/>
        <modportvarref loc="ba,75,13,75,28" name="adc1_tx_time_us" direction="out"/>
        <modportvarref loc="ba,77,13,77,26" name="adc2_tx_write" direction="out"/>
        <modportvarref loc="ba,78,13,78,25" name="adc2_tx_test" direction="out"/>
        <modportvarref loc="ba,79,13,79,28" name="adc2_tx_time_us" direction="out"/>
        <modportvarref loc="ba,81,13,81,23" name="dac1_write" direction="out"/>
        <modportvarref loc="ba,82,13,82,27" name="dac1_hann_step" direction="out"/>
        <modportvarref loc="ba,83,13,83,26" name="dac1_sin_tune" direction="out"/>
        <modportvarref loc="ba,85,13,85,23" name="dac2_write" direction="out"/>
        <modportvarref loc="ba,86,13,86,27" name="dac2_hann_step" direction="out"/>
        <modportvarref loc="ba,87,13,87,26" name="dac2_sin_tune" direction="out"/>
        <modportvarref loc="ba,89,13,89,16" name="gpo" direction="out"/>
        <modportvarref loc="ba,91,13,91,25" name="uart_tx_busy" direction="in"/>
        <modportvarref loc="ba,92,13,92,20" name="uart_rx" direction="in"/>
        <modportvarref loc="ba,94,13,94,25" name="adc1_tx_busy" direction="in"/>
        <modportvarref loc="ba,95,13,95,20" name="adc1_rx" direction="in"/>
        <modportvarref loc="ba,97,13,97,25" name="adc2_tx_busy" direction="in"/>
        <modportvarref loc="ba,98,13,98,20" name="adc2_rx" direction="in"/>
        <modportvarref loc="ba,100,13,100,22" name="dac1_busy" direction="in"/>
        <modportvarref loc="ba,101,13,101,22" name="dac2_busy" direction="in"/>
        <modportvarref loc="ba,103,13,103,16" name="gpi" direction="in"/>
      </modport>
      <modport loc="ba,109,12,109,20" name="SLV_UART">
        <modportvarref loc="ba,110,13,110,26" name="uart_tx_write" direction="in"/>
        <modportvarref loc="ba,111,13,111,25" name="uart_tx_data" direction="in"/>
        <modportvarref loc="ba,112,13,112,25" name="uart_rx_read" direction="in"/>
        <modportvarref loc="ba,114,13,114,25" name="uart_tx_busy" direction="out"/>
        <modportvarref loc="ba,115,13,115,20" name="uart_rx" direction="out"/>
      </modport>
      <modport loc="ba,118,12,118,19" name="SLV_ADC">
        <modportvarref loc="ba,119,13,119,26" name="adc1_tx_write" direction="in"/>
        <modportvarref loc="ba,120,13,120,25" name="adc1_tx_test" direction="in"/>
        <modportvarref loc="ba,121,13,121,28" name="adc1_tx_time_us" direction="in"/>
        <modportvarref loc="ba,123,13,123,26" name="adc2_tx_write" direction="in"/>
        <modportvarref loc="ba,124,13,124,25" name="adc2_tx_test" direction="in"/>
        <modportvarref loc="ba,125,13,125,28" name="adc2_tx_time_us" direction="in"/>
        <modportvarref loc="ba,127,13,127,25" name="adc1_tx_busy" direction="out"/>
        <modportvarref loc="ba,128,13,128,20" name="adc1_rx" direction="out"/>
        <modportvarref loc="ba,130,13,130,25" name="adc2_tx_busy" direction="out"/>
        <modportvarref loc="ba,131,13,131,20" name="adc2_rx" direction="out"/>
      </modport>
      <modport loc="ba,134,12,134,19" name="SLV_DAC">
        <modportvarref loc="ba,135,13,135,23" name="dac1_write" direction="in"/>
        <modportvarref loc="ba,136,13,136,27" name="dac1_hann_step" direction="in"/>
        <modportvarref loc="ba,137,13,137,26" name="dac1_sin_tune" direction="in"/>
        <modportvarref loc="ba,139,13,139,23" name="dac2_write" direction="in"/>
        <modportvarref loc="ba,140,13,140,27" name="dac2_hann_step" direction="in"/>
        <modportvarref loc="ba,141,13,141,26" name="dac2_sin_tune" direction="in"/>
        <modportvarref loc="ba,143,13,143,22" name="dac1_busy" direction="out"/>
        <modportvarref loc="ba,144,13,144,22" name="dac2_busy" direction="out"/>
      </modport>
    </iface>
    <module loc="be,53,8,53,18" name="sdram_ctrl" origName="sdram_ctrl">
      <var loc="be,57,24,57,27" name="pad" dtype_id="100" vartype="ifaceref" origName="pad"/>
      <var loc="be,59,24,59,35" name="IO_sdram_dq" dtype_id="11" dir="inout" pinIndex="2" vartype="logic" origName="IO_sdram_dq"/>
      <var loc="be,62,24,62,30" name="arst_n" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="arst_n"/>
      <var loc="be,63,24,63,27" name="clk" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="clk"/>
      <var loc="be,65,24,65,32" name="tick_1us" dtype_id="3" dir="input" pinIndex="5" vartype="logic" origName="tick_1us"/>
      <var loc="be,66,24,66,36" name="tick_cca15us" dtype_id="3" dir="output" pinIndex="6" vartype="logic" origName="tick_cca15us"/>
      <var loc="be,69,24,69,27" name="vld" dtype_id="3" dir="input" pinIndex="7" vartype="logic" origName="vld"/>
      <var loc="be,70,24,70,28" name="addr" dtype_id="101" dir="input" pinIndex="8" vartype="core_addr_t" origName="addr"/>
      <var loc="be,71,24,71,26" name="we" dtype_id="10" dir="input" pinIndex="9" vartype="sdram_dqm_t" origName="we"/>
      <var loc="be,72,24,72,28" name="wdat" dtype_id="11" dir="input" pinIndex="10" vartype="sdram_data_t" origName="wdat"/>
      <var loc="be,75,24,75,27" name="rdy" dtype_id="3" dir="output" pinIndex="11" vartype="logic" origName="rdy"/>
      <var loc="be,77,24,77,28" name="rdat" dtype_id="11" dir="output" pinIndex="12" vartype="sdram_data_t" origName="rdat"/>
      <instance loc="be,84,14,84,24" name="u_oddr_clk" defName="fpga_oddr" origName="u_oddr_clk">
        <port loc="be,85,8,85,11" name="clk" direction="in" portIndex="1">
          <varref loc="be,85,13,85,16" name="clk" dtype_id="3"/>
        </port>
        <port loc="be,86,8,86,9" name="d" direction="in" portIndex="2">
          <const loc="be,86,13,86,18" name="2&apos;h2" dtype_id="6"/>
        </port>
        <port loc="be,87,8,87,9" name="q" direction="out" portIndex="3">
          <varxref loc="be,87,17,87,28" name="O_sdram_clk" dtype_id="3" dotted="pad"/>
        </port>
      </instance>
      <contassign loc="be,90,28,90,29" dtype_id="3">
        <const loc="be,90,30,90,34" name="1&apos;h1" dtype_id="3"/>
        <varxref loc="be,90,15,90,26" name="O_sdram_cke" dtype_id="3" dotted="pad"/>
      </contassign>
      <contassign loc="be,91,28,91,29" dtype_id="3">
        <const loc="be,91,30,91,34" name="1&apos;h0" dtype_id="3"/>
        <varxref loc="be,91,15,91,27" name="O_sdram_cs_n" dtype_id="3" dotted="pad"/>
      </contassign>
      <var loc="be,95,17,95,23" name="dq_hiz" dtype_id="3" vartype="logic" origName="dq_hiz"/>
      <var loc="be,96,17,96,23" name="dq_out" dtype_id="11" vartype="sdram_data_t" origName="dq_out"/>
      <var loc="be,97,17,97,22" name="dq_in" dtype_id="11" vartype="sdram_data_t" origName="dq_in"/>
      <instance loc="be,99,15,99,23" name="u_pad_dq" defName="fpga_iobuf" origName="u_pad_dq">
        <port loc="be,100,8,100,11" name="pad" direction="inout" portIndex="1">
          <varref loc="be,100,13,100,24" name="IO_sdram_dq" dtype_id="11"/>
        </port>
        <port loc="be,102,8,102,9" name="i" direction="in" portIndex="2">
          <varref loc="be,102,13,102,19" name="dq_out" dtype_id="11"/>
        </port>
        <port loc="be,103,8,103,9" name="o" direction="out" portIndex="3">
          <varref loc="be,103,13,103,18" name="dq_in" dtype_id="11"/>
        </port>
        <port loc="be,104,8,104,11" name="hiz" direction="in" portIndex="4">
          <varref loc="be,104,13,104,19" name="dq_hiz" dtype_id="3"/>
        </port>
        <range loc="be,99,23,99,24">
          <const loc="be,99,34,99,35" name="32&apos;h1f" dtype_id="2"/>
          <const loc="be,99,37,99,38" name="32&apos;sh0" dtype_id="2"/>
        </range>
      </instance>
      <always loc="be,108,4,108,13">
        <sentree loc="be,108,14,108,15">
          <senitem loc="be,108,16,108,23" edgeType="NEG">
            <varref loc="be,108,24,108,27" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <assigndly loc="be,108,34,108,36" dtype_id="11">
          <varref loc="be,108,37,108,42" name="dq_in" dtype_id="11"/>
          <varref loc="be,108,29,108,33" name="rdat" dtype_id="11"/>
        </assigndly>
      </always>
      <var loc="be,111,16,111,25" name="sdram_cmd" dtype_id="4" vartype="sdram_cmd_t" origName="sdram_cmd"/>
      <instance loc="be,113,14,113,23" name="u_pad_cmd" defName="fpga_obuf" origName="u_pad_cmd">
        <port loc="be,114,8,114,9" name="i" direction="in" portIndex="1">
          <varref loc="be,114,13,114,22" name="sdram_cmd" dtype_id="4"/>
        </port>
        <port loc="be,115,8,115,9" name="o" direction="out" portIndex="2">
          <concat loc="be,116,31,116,32" dtype_id="4">
            <varxref loc="be,115,18,115,31" name="O_sdram_ras_n" dtype_id="3" dotted="pad"/>
            <concat loc="be,115,31,115,32" dtype_id="6">
              <varxref loc="be,116,18,116,31" name="O_sdram_cas_n" dtype_id="3" dotted="pad"/>
              <varxref loc="be,117,18,117,31" name="O_sdram_wen_n" dtype_id="3" dotted="pad"/>
            </concat>
          </concat>
        </port>
        <range loc="be,113,23,113,24">
          <const loc="be,113,24,113,25" name="32&apos;sh2" dtype_id="2"/>
          <const loc="be,113,26,113,27" name="32&apos;sh0" dtype_id="2"/>
        </range>
      </instance>
      <typedef loc="be,130,6,130,13" name="state_t" dtype_id="4"/>
      <var loc="be,132,15,132,20" name="state" dtype_id="4" vartype="state_t" origName="state"/>
      <var loc="be,133,15,133,23" name="wait_cnt" dtype_id="10" vartype="t_width_t" origName="wait_cnt"/>
      <var loc="be,133,25,133,33" name="next_cnt" dtype_id="10" vartype="t_width_t" origName="next_cnt"/>
      <var loc="be,134,15,134,25" name="wait_is_15" dtype_id="3" vartype="logic" origName="wait_is_15"/>
      <var loc="be,137,15,137,24" name="refr_15us" dtype_id="3" vartype="logic" origName="refr_15us"/>
      <always loc="be,140,4,140,15">
        <begin loc="be,140,16,140,21">
          <if loc="be,141,7,141,9">
            <varref loc="be,141,11,141,21" name="wait_is_15" dtype_id="3"/>
            <begin>
              <begin loc="be,141,31,141,36">
                <assign loc="be,142,19,142,20" dtype_id="10">
                  <varref loc="be,142,21,142,29" name="wait_cnt" dtype_id="10"/>
                  <varref loc="be,142,10,142,18" name="next_cnt" dtype_id="10"/>
                </assign>
              </begin>
            </begin>
            <begin>
              <begin loc="be,144,12,144,17">
                <assign loc="be,145,19,145,20" dtype_id="10">
                  <add loc="be,145,41,145,42" dtype_id="10">
                    <const loc="be,145,54,145,55" name="4&apos;h1" dtype_id="10"/>
                    <varref loc="be,145,32,145,40" name="wait_cnt" dtype_id="10"/>
                  </add>
                  <varref loc="be,145,10,145,18" name="next_cnt" dtype_id="10"/>
                </assign>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="be,150,4,150,13">
        <sentree loc="be,150,14,150,15">
          <senitem loc="be,150,16,150,23" edgeType="NEG">
            <varref loc="be,150,24,150,30" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="be,150,34,150,41" edgeType="POS">
            <varref loc="be,150,42,150,45" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="be,150,47,150,52">
          <if loc="be,151,7,151,9">
            <varref loc="be,151,11,151,17" name="arst_n" dtype_id="3"/>
            <begin>
              <case loc="be,164,19,164,23">
                <varref loc="be,164,25,164,30" name="state" dtype_id="4"/>
                <caseitem loc="be,172,14,172,15">
                  <const loc="be,172,10,172,14" name="3&apos;h0" dtype_id="4"/>
                  <if loc="be,172,16,172,18">
                    <varref loc="be,172,20,172,32" name="tick_cca15us" dtype_id="3"/>
                    <begin>
                      <begin loc="be,172,42,172,47">
                        <if loc="be,174,13,174,15">
                          <varref loc="be,174,17,174,27" name="wait_is_15" dtype_id="3"/>
                          <begin>
                            <begin loc="be,174,37,174,42">
                              <assigndly loc="be,175,25,175,27" dtype_id="10">
                                <const loc="be,175,28,175,30" name="4&apos;h0" dtype_id="10"/>
                                <varref loc="be,175,16,175,24" name="wait_cnt" dtype_id="10"/>
                              </assigndly>
                              <assigndly loc="be,176,25,176,27" dtype_id="4">
                                <const loc="be,176,28,176,34" name="3&apos;h1" dtype_id="4"/>
                                <varref loc="be,176,16,176,21" name="state" dtype_id="4"/>
                              </assigndly>
                            </begin>
                          </begin>
                          <begin>
                            <begin loc="be,178,18,178,23">
                              <assigndly loc="be,179,25,179,27" dtype_id="10">
                                <varref loc="be,179,28,179,36" name="next_cnt" dtype_id="10"/>
                                <varref loc="be,179,16,179,24" name="wait_cnt" dtype_id="10"/>
                              </assigndly>
                            </begin>
                          </begin>
                        </if>
                      </begin>
                    </begin>
                  </if>
                </caseitem>
                <caseitem loc="be,192,16,192,17">
                  <const loc="be,192,10,192,16" name="3&apos;h1" dtype_id="4"/>
                  <begin loc="be,192,18,192,23">
                    <assigndly loc="be,193,22,193,24" dtype_id="10">
                      <varref loc="be,193,25,193,33" name="next_cnt" dtype_id="10"/>
                      <varref loc="be,193,13,193,21" name="wait_cnt" dtype_id="10"/>
                    </assigndly>
                    <case loc="be,195,20,195,24">
                      <extend loc="be,195,26,195,34" dtype_id="11" width="32" widthminv="4">
                        <varref loc="be,195,26,195,34" name="wait_cnt" dtype_id="10"/>
                      </extend>
                      <caseitem loc="be,196,16,196,17">
                        <const loc="be,196,15,196,16" name="32&apos;sh0" dtype_id="2"/>
                        <begin loc="be,196,18,196,23">
                          <assigndly loc="be,197,48,197,50" dtype_id="3">
                            <const loc="be,197,51,197,55" name="1&apos;h1" dtype_id="3"/>
                            <sel loc="be,197,43,197,44" dtype_id="3">
                              <varxref loc="be,197,31,197,43" name="O_sdram_addr" dtype_id="9" dotted="pad"/>
                              <const loc="be,197,44,197,46" name="4&apos;ha" dtype_id="45"/>
                              <const loc="be,197,43,197,44" name="32&apos;h1" dtype_id="11"/>
                            </sel>
                          </assigndly>
                          <assigndly loc="be,198,48,198,50" dtype_id="4">
                            <const loc="be,198,51,198,64" name="3&apos;h2" dtype_id="4"/>
                            <varref loc="be,198,38,198,47" name="sdram_cmd" dtype_id="4"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="be,201,36,201,37">
                        <const loc="be,201,15,201,19" name="32&apos;h1" dtype_id="11"/>
                        <assigndly loc="be,201,48,201,50" dtype_id="4">
                          <const loc="be,201,51,201,62" name="3&apos;h1" dtype_id="4"/>
                          <varref loc="be,201,38,201,47" name="sdram_cmd" dtype_id="4"/>
                        </assigndly>
                      </caseitem>
                      <caseitem loc="be,202,36,202,37">
                        <const loc="be,202,20,202,21" name="32&apos;h5" dtype_id="11"/>
                        <assigndly loc="be,202,48,202,50" dtype_id="4">
                          <const loc="be,202,51,202,62" name="3&apos;h1" dtype_id="4"/>
                          <varref loc="be,202,38,202,47" name="sdram_cmd" dtype_id="4"/>
                        </assigndly>
                      </caseitem>
                      <caseitem loc="be,204,36,204,37">
                        <const loc="be,204,20,204,21" name="32&apos;h9" dtype_id="11"/>
                        <begin loc="be,204,38,204,43">
                          <assigndly loc="be,205,48,205,50" dtype_id="4">
                            <const loc="be,205,51,205,64" name="3&apos;h0" dtype_id="4"/>
                            <varref loc="be,205,38,205,47" name="sdram_cmd" dtype_id="4"/>
                          </assigndly>
                          <assigndly loc="be,206,61,206,63" dtype_id="9">
                            <const loc="be,206,64,206,72" name="11&apos;h20" dtype_id="102"/>
                            <varxref loc="be,206,42,206,54" name="O_sdram_addr" dtype_id="9" dotted="pad"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="be,210,39,210,40">
                        <const loc="be,210,37,210,38" name="32&apos;ha" dtype_id="11"/>
                        <begin loc="be,210,41,210,46">
                          <assigndly loc="be,211,48,211,50" dtype_id="4">
                            <const loc="be,211,51,211,58" name="3&apos;h7" dtype_id="4"/>
                            <varref loc="be,211,38,211,47" name="sdram_cmd" dtype_id="4"/>
                          </assigndly>
                          <assigndly loc="be,212,48,212,50" dtype_id="4">
                            <const loc="be,212,51,212,55" name="3&apos;h2" dtype_id="4"/>
                            <varref loc="be,212,38,212,43" name="state" dtype_id="4"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="be,215,15,215,22">
                        <assigndly loc="be,215,48,215,50" dtype_id="4">
                          <const loc="be,215,51,215,58" name="3&apos;h7" dtype_id="4"/>
                          <varref loc="be,215,38,215,47" name="sdram_cmd" dtype_id="4"/>
                        </assigndly>
                      </caseitem>
                    </case>
                  </begin>
                </caseitem>
                <caseitem loc="be,223,15,223,16">
                  <const loc="be,223,11,223,15" name="3&apos;h2" dtype_id="4"/>
                  <begin loc="be,223,17,223,22">
                    <assigndly loc="be,224,23,224,25" dtype_id="10">
                      <const loc="be,224,26,224,30" name="4&apos;h1" dtype_id="10"/>
                      <varref loc="be,224,14,224,22" name="wait_cnt" dtype_id="10"/>
                    </assigndly>
                    <assigndly loc="be,225,23,225,25" dtype_id="3">
                      <const loc="be,225,26,225,30" name="1&apos;h0" dtype_id="3"/>
                      <varref loc="be,225,14,225,17" name="rdy" dtype_id="3"/>
                    </assigndly>
                    <if loc="be,227,14,227,16">
                      <eq loc="be,227,29,227,31" dtype_id="3">
                        <const loc="be,227,32,227,37" name="2&apos;h2" dtype_id="6"/>
                        <concat loc="be,227,22,227,23" dtype_id="6">
                          <varref loc="be,227,19,227,22" name="vld" dtype_id="3"/>
                          <varref loc="be,227,24,227,27" name="rdy" dtype_id="3"/>
                        </concat>
                      </eq>
                      <begin>
                        <begin loc="be,227,39,227,44">
                          <assigndly loc="be,232,35,232,37" dtype_id="4">
                            <const loc="be,232,38,232,50" name="3&apos;h3" dtype_id="4"/>
                            <varref loc="be,232,18,232,27" name="sdram_cmd" dtype_id="4"/>
                          </assigndly>
                          <assigndly loc="be,233,35,233,37" dtype_id="6">
                            <sel loc="be,233,43,233,45" dtype_id="6">
                              <varref loc="be,233,38,233,42" name="addr" dtype_id="101"/>
                              <const loc="be,233,43,233,45" name="32&apos;h13" dtype_id="11"/>
                              <const loc="be,233,43,233,45" name="32&apos;h2" dtype_id="11"/>
                            </sel>
                            <varxref loc="be,233,22,233,32" name="O_sdram_ba" dtype_id="6" dotted="pad"/>
                          </assigndly>
                          <assigndly loc="be,234,35,234,37" dtype_id="9">
                            <sel loc="be,234,43,234,46" dtype_id="9">
                              <varref loc="be,234,38,234,42" name="addr" dtype_id="101"/>
                              <const loc="be,234,43,234,46" name="32&apos;h8" dtype_id="11"/>
                              <const loc="be,234,43,234,46" name="32&apos;hb" dtype_id="11"/>
                            </sel>
                            <varxref loc="be,234,22,234,34" name="O_sdram_addr" dtype_id="9" dotted="pad"/>
                          </assigndly>
                          <assigndly loc="be,235,35,235,37" dtype_id="4">
                            <cond loc="be,235,42,235,43" dtype_id="4">
                              <redor loc="be,235,38,235,39" dtype_id="3">
                                <varref loc="be,235,39,235,41" name="we" dtype_id="10"/>
                              </redor>
                              <const loc="be,235,44,235,49" name="3&apos;h3" dtype_id="4"/>
                              <const loc="be,235,52,235,56" name="3&apos;h4" dtype_id="4"/>
                            </cond>
                            <varref loc="be,235,18,235,23" name="state" dtype_id="4"/>
                          </assigndly>
                        </begin>
                      </begin>
                      <begin>
                        <if loc="be,237,19,237,21">
                          <varref loc="be,237,23,237,32" name="refr_15us" dtype_id="3"/>
                          <begin>
                            <begin loc="be,237,42,237,47">
                              <assigndly loc="be,240,35,240,37" dtype_id="4">
                                <const loc="be,240,38,240,49" name="3&apos;h1" dtype_id="4"/>
                                <varref loc="be,240,18,240,27" name="sdram_cmd" dtype_id="4"/>
                              </assigndly>
                              <assigndly loc="be,241,35,241,37" dtype_id="4">
                                <const loc="be,241,38,241,45" name="3&apos;h5" dtype_id="4"/>
                                <varref loc="be,241,18,241,23" name="state" dtype_id="4"/>
                              </assigndly>
                            </begin>
                          </begin>
                          <begin>
                            <begin loc="be,243,19,243,24">
                              <assigndly loc="be,244,35,244,37" dtype_id="4">
                                <const loc="be,244,38,244,45" name="3&apos;h7" dtype_id="4"/>
                                <varref loc="be,244,18,244,27" name="sdram_cmd" dtype_id="4"/>
                              </assigndly>
                            </begin>
                          </begin>
                        </if>
                      </begin>
                    </if>
                  </begin>
                </caseitem>
                <caseitem loc="be,264,16,264,17">
                  <const loc="be,264,11,264,16" name="3&apos;h3" dtype_id="4"/>
                  <begin loc="be,264,18,264,23">
                    <assigndly loc="be,265,24,265,26" dtype_id="10">
                      <varref loc="be,265,27,265,35" name="next_cnt" dtype_id="10"/>
                      <varref loc="be,265,14,265,22" name="wait_cnt" dtype_id="10"/>
                    </assigndly>
                    <case loc="be,267,21,267,25">
                      <extend loc="be,267,27,267,35" dtype_id="11" width="32" widthminv="4">
                        <varref loc="be,267,27,267,35" name="wait_cnt" dtype_id="10"/>
                      </extend>
                      <caseitem loc="be,268,20,268,21">
                        <const loc="be,268,15,268,20" name="32&apos;h1" dtype_id="11"/>
                        <begin loc="be,268,22,268,27">
                          <assigndly loc="be,269,50,269,52" dtype_id="4">
                            <const loc="be,269,53,269,62" name="3&apos;h4" dtype_id="4"/>
                            <varref loc="be,269,18,269,27" name="sdram_cmd" dtype_id="4"/>
                          </assigndly>
                          <assigndly loc="be,270,50,270,52" dtype_id="3">
                            <const loc="be,270,53,270,57" name="1&apos;h1" dtype_id="3"/>
                            <sel loc="be,270,34,270,35" dtype_id="3">
                              <varxref loc="be,270,22,270,34" name="O_sdram_addr" dtype_id="9" dotted="pad"/>
                              <const loc="be,270,35,270,37" name="4&apos;ha" dtype_id="45"/>
                              <const loc="be,270,34,270,35" name="32&apos;h1" dtype_id="11"/>
                            </sel>
                          </assigndly>
                          <assigndly loc="be,271,50,271,52" dtype_id="6">
                            <const loc="be,271,53,271,55" name="2&apos;h0" dtype_id="6"/>
                            <sel loc="be,271,34,271,35" dtype_id="6">
                              <varxref loc="be,271,22,271,34" name="O_sdram_addr" dtype_id="9" dotted="pad"/>
                              <const loc="be,271,39,271,48" name="4&apos;h8" dtype_id="45"/>
                              <const loc="be,271,35,271,36" name="32&apos;h2" dtype_id="11"/>
                            </sel>
                          </assigndly>
                          <assigndly loc="be,272,50,272,52" dtype_id="27">
                            <sel loc="be,272,58,272,61" dtype_id="27">
                              <varref loc="be,272,53,272,57" name="addr" dtype_id="101"/>
                              <const loc="be,272,58,272,61" name="32&apos;h0" dtype_id="11"/>
                              <const loc="be,272,58,272,61" name="32&apos;h8" dtype_id="11"/>
                            </sel>
                            <sel loc="be,272,34,272,35" dtype_id="27">
                              <varxref loc="be,272,22,272,34" name="O_sdram_addr" dtype_id="9" dotted="pad"/>
                              <const loc="be,272,47,272,48" name="4&apos;h0" dtype_id="45"/>
                              <const loc="be,272,44,272,45" name="32&apos;h8" dtype_id="11"/>
                            </sel>
                          </assigndly>
                          <assigndly loc="be,274,34,274,36" dtype_id="10">
                            <not loc="be,274,37,274,38" dtype_id="10">
                              <varref loc="be,274,38,274,40" name="we" dtype_id="10"/>
                            </not>
                            <varxref loc="be,274,22,274,33" name="O_sdram_dqm" dtype_id="10" dotted="pad"/>
                          </assigndly>
                          <assigndly loc="be,275,34,275,36" dtype_id="11">
                            <varref loc="be,275,37,275,41" name="wdat" dtype_id="11"/>
                            <varref loc="be,275,18,275,24" name="dq_out" dtype_id="11"/>
                          </assigndly>
                          <assigndly loc="be,276,34,276,36" dtype_id="3">
                            <const loc="be,276,37,276,41" name="1&apos;h0" dtype_id="3"/>
                            <varref loc="be,276,18,276,24" name="dq_hiz" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="be,277,34,277,36" dtype_id="3">
                            <const loc="be,277,37,277,41" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="be,277,18,277,21" name="rdy" dtype_id="3"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="be,280,27,280,28">
                        <const loc="be,280,21,280,22" name="32&apos;h2" dtype_id="11"/>
                        <begin loc="be,280,29,280,34">
                          <assigndly loc="be,281,34,281,36" dtype_id="4">
                            <const loc="be,281,37,281,44" name="3&apos;h7" dtype_id="4"/>
                            <varref loc="be,281,18,281,27" name="sdram_cmd" dtype_id="4"/>
                          </assigndly>
                          <assigndly loc="be,282,34,282,36" dtype_id="3">
                            <const loc="be,282,37,282,41" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="be,282,18,282,24" name="dq_hiz" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="be,283,34,283,36" dtype_id="3">
                            <const loc="be,283,37,283,41" name="1&apos;h0" dtype_id="3"/>
                            <varref loc="be,283,18,283,21" name="rdy" dtype_id="3"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="be,287,38,287,39">
                        <const loc="be,287,35,287,36" name="32&apos;h3" dtype_id="11"/>
                        <begin loc="be,287,40,287,45">
                          <assigndly loc="be,288,34,288,36" dtype_id="4">
                            <const loc="be,288,37,288,41" name="3&apos;h2" dtype_id="4"/>
                            <varref loc="be,288,18,288,23" name="state" dtype_id="4"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="be,291,15,291,22">
                        <begin loc="be,291,24,291,29"/>
                      </caseitem>
                    </case>
                  </begin>
                </caseitem>
                <caseitem loc="be,324,15,324,16">
                  <const loc="be,324,11,324,15" name="3&apos;h4" dtype_id="4"/>
                  <begin loc="be,324,17,324,22">
                    <assigndly loc="be,325,23,325,25" dtype_id="10">
                      <varref loc="be,325,26,325,34" name="next_cnt" dtype_id="10"/>
                      <varref loc="be,325,14,325,22" name="wait_cnt" dtype_id="10"/>
                    </assigndly>
                    <case loc="be,327,21,327,25">
                      <extend loc="be,327,27,327,35" dtype_id="11" width="32" widthminv="4">
                        <varref loc="be,327,27,327,35" name="wait_cnt" dtype_id="10"/>
                      </extend>
                      <caseitem loc="be,328,20,328,21">
                        <const loc="be,328,15,328,20" name="32&apos;h1" dtype_id="11"/>
                        <begin loc="be,328,22,328,27">
                          <assigndly loc="be,329,50,329,52" dtype_id="4">
                            <const loc="be,329,53,329,61" name="3&apos;h5" dtype_id="4"/>
                            <varref loc="be,329,18,329,27" name="sdram_cmd" dtype_id="4"/>
                          </assigndly>
                          <assigndly loc="be,330,50,330,52" dtype_id="3">
                            <const loc="be,330,53,330,57" name="1&apos;h1" dtype_id="3"/>
                            <sel loc="be,330,34,330,35" dtype_id="3">
                              <varxref loc="be,330,22,330,34" name="O_sdram_addr" dtype_id="9" dotted="pad"/>
                              <const loc="be,330,35,330,37" name="4&apos;ha" dtype_id="45"/>
                              <const loc="be,330,34,330,35" name="32&apos;h1" dtype_id="11"/>
                            </sel>
                          </assigndly>
                          <assigndly loc="be,331,50,331,52" dtype_id="6">
                            <const loc="be,331,53,331,55" name="2&apos;h0" dtype_id="6"/>
                            <sel loc="be,331,34,331,35" dtype_id="6">
                              <varxref loc="be,331,22,331,34" name="O_sdram_addr" dtype_id="9" dotted="pad"/>
                              <const loc="be,331,39,331,48" name="4&apos;h8" dtype_id="45"/>
                              <const loc="be,331,35,331,36" name="32&apos;h2" dtype_id="11"/>
                            </sel>
                          </assigndly>
                          <assigndly loc="be,332,50,332,52" dtype_id="27">
                            <sel loc="be,332,58,332,61" dtype_id="27">
                              <varref loc="be,332,53,332,57" name="addr" dtype_id="101"/>
                              <const loc="be,332,58,332,61" name="32&apos;h0" dtype_id="11"/>
                              <const loc="be,332,58,332,61" name="32&apos;h8" dtype_id="11"/>
                            </sel>
                            <sel loc="be,332,34,332,35" dtype_id="27">
                              <varxref loc="be,332,22,332,34" name="O_sdram_addr" dtype_id="9" dotted="pad"/>
                              <const loc="be,332,47,332,48" name="4&apos;h0" dtype_id="45"/>
                              <const loc="be,332,44,332,45" name="32&apos;h8" dtype_id="11"/>
                            </sel>
                          </assigndly>
                          <assigndly loc="be,334,50,334,52" dtype_id="10">
                            <const loc="be,334,53,334,55" name="4&apos;h0" dtype_id="10"/>
                            <varxref loc="be,334,22,334,33" name="O_sdram_dqm" dtype_id="10" dotted="pad"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="be,337,27,337,28">
                        <const loc="be,337,21,337,22" name="32&apos;h3" dtype_id="11"/>
                        <begin loc="be,337,29,337,34">
                          <assigndly loc="be,338,28,338,30" dtype_id="4">
                            <const loc="be,338,31,338,38" name="3&apos;h7" dtype_id="4"/>
                            <varref loc="be,338,18,338,27" name="sdram_cmd" dtype_id="4"/>
                          </assigndly>
                          <assigndly loc="be,339,28,339,30" dtype_id="3">
                            <const loc="be,339,31,339,35" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="be,339,18,339,21" name="rdy" dtype_id="3"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="be,342,31,342,32">
                        <const loc="be,342,28,342,29" name="32&apos;h4" dtype_id="11"/>
                        <begin loc="be,342,33,342,38">
                          <assigndly loc="be,343,28,343,30" dtype_id="3">
                            <const loc="be,343,31,343,35" name="1&apos;h0" dtype_id="3"/>
                            <varref loc="be,343,18,343,21" name="rdy" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="be,344,28,344,30" dtype_id="4">
                            <const loc="be,344,31,344,35" name="3&apos;h2" dtype_id="4"/>
                            <varref loc="be,344,18,344,23" name="state" dtype_id="4"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="be,347,16,347,23">
                        <assigndly loc="be,347,35,347,37" dtype_id="4">
                          <const loc="be,347,38,347,45" name="3&apos;h7" dtype_id="4"/>
                          <varref loc="be,347,25,347,34" name="sdram_cmd" dtype_id="4"/>
                        </assigndly>
                      </caseitem>
                    </case>
                  </begin>
                </caseitem>
                <caseitem loc="be,366,18,366,19">
                  <const loc="be,366,11,366,18" name="3&apos;h5" dtype_id="4"/>
                  <begin loc="be,366,20,366,25">
                    <assigndly loc="be,367,24,367,26" dtype_id="10">
                      <varref loc="be,367,27,367,35" name="next_cnt" dtype_id="10"/>
                      <varref loc="be,367,14,367,22" name="wait_cnt" dtype_id="10"/>
                    </assigndly>
                    <assigndly loc="be,368,24,368,26" dtype_id="4">
                      <const loc="be,368,27,368,34" name="3&apos;h7" dtype_id="4"/>
                      <varref loc="be,368,14,368,23" name="sdram_cmd" dtype_id="4"/>
                    </assigndly>
                    <if loc="be,371,14,371,16">
                      <eq loc="be,371,27,371,29" dtype_id="3">
                        <const loc="be,371,36,371,37" name="4&apos;h3" dtype_id="10"/>
                        <varref loc="be,371,18,371,26" name="wait_cnt" dtype_id="10"/>
                      </eq>
                      <begin>
                        <begin loc="be,371,42,371,47">
                          <assigndly loc="be,372,23,372,25" dtype_id="4">
                            <const loc="be,372,26,372,30" name="3&apos;h2" dtype_id="4"/>
                            <varref loc="be,372,17,372,22" name="state" dtype_id="4"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </caseitem>
                <caseitem loc="be,378,11,378,18">
                  <begin loc="be,378,20,378,25"/>
                </caseitem>
              </case>
            </begin>
            <begin>
              <begin loc="be,151,27,151,32">
                <assigndly loc="be,152,27,152,29" dtype_id="4">
                  <const loc="be,152,30,152,34" name="3&apos;h0" dtype_id="4"/>
                  <varref loc="be,152,10,152,15" name="state" dtype_id="4"/>
                </assigndly>
                <assigndly loc="be,154,27,154,29" dtype_id="4">
                  <const loc="be,154,30,154,37" name="3&apos;h7" dtype_id="4"/>
                  <varref loc="be,154,10,154,19" name="sdram_cmd" dtype_id="4"/>
                </assigndly>
                <assigndly loc="be,155,27,155,29" dtype_id="6">
                  <const loc="be,155,30,155,32" name="2&apos;h0" dtype_id="6"/>
                  <varxref loc="be,155,14,155,24" name="O_sdram_ba" dtype_id="6" dotted="pad"/>
                </assigndly>
                <assigndly loc="be,156,27,156,29" dtype_id="9">
                  <const loc="be,156,30,156,32" name="11&apos;h0" dtype_id="9"/>
                  <varxref loc="be,156,14,156,26" name="O_sdram_addr" dtype_id="9" dotted="pad"/>
                </assigndly>
                <assigndly loc="be,157,27,157,29" dtype_id="10">
                  <const loc="be,157,30,157,32" name="4&apos;hf" dtype_id="10"/>
                  <varxref loc="be,157,14,157,25" name="O_sdram_dqm" dtype_id="10" dotted="pad"/>
                </assigndly>
                <assigndly loc="be,158,27,158,29" dtype_id="11">
                  <const loc="be,158,30,158,32" name="32&apos;h0" dtype_id="11"/>
                  <varref loc="be,158,10,158,16" name="dq_out" dtype_id="11"/>
                </assigndly>
                <assigndly loc="be,159,27,159,29" dtype_id="3">
                  <const loc="be,159,30,159,34" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="be,159,10,159,16" name="dq_hiz" dtype_id="3"/>
                </assigndly>
                <assigndly loc="be,161,27,161,29" dtype_id="10">
                  <const loc="be,161,30,161,32" name="4&apos;h0" dtype_id="10"/>
                  <varref loc="be,161,10,161,18" name="wait_cnt" dtype_id="10"/>
                </assigndly>
                <assigndly loc="be,162,27,162,29" dtype_id="3">
                  <const loc="be,162,30,162,34" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="be,162,10,162,13" name="rdy" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="be,395,16,395,24" name="cnt_15us" dtype_id="10" vartype="logic" origName="cnt_15us"/>
      <always loc="be,399,4,399,13">
        <sentree loc="be,399,14,399,15">
          <senitem loc="be,399,16,399,23" edgeType="NEG">
            <varref loc="be,399,24,399,30" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="be,399,34,399,41" edgeType="POS">
            <varref loc="be,399,42,399,45" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="be,399,47,399,52">
          <if loc="be,400,7,400,9">
            <varref loc="be,400,11,400,17" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="be,403,12,403,17">
                <if loc="be,407,10,407,12">
                  <or loc="be,408,14,408,16" dtype_id="3">
                    <eq loc="be,407,37,407,39" dtype_id="3">
                      <const loc="be,407,40,407,41" name="4&apos;h1" dtype_id="10"/>
                      <concat loc="be,407,24,407,25" dtype_id="10">
                        <varref loc="be,407,19,407,24" name="state" dtype_id="4"/>
                        <varref loc="be,407,26,407,35" name="refr_15us" dtype_id="3"/>
                      </concat>
                    </eq>
                    <or loc="be,408,24,408,30" dtype_id="3">
                      <eqwild loc="be,408,32,408,39" dtype_id="3">
                        <varref loc="be,408,18,408,23" name="state" dtype_id="4"/>
                        <const loc="be,408,32,408,39" name="3&apos;h5" dtype_id="4"/>
                      </eqwild>
                      <eqwild loc="be,408,41,408,47" dtype_id="3">
                        <varref loc="be,408,18,408,23" name="state" dtype_id="4"/>
                        <const loc="be,408,41,408,47" name="3&apos;h1" dtype_id="4"/>
                      </eqwild>
                    </or>
                  </or>
                  <begin>
                    <begin loc="be,409,12,409,17">
                      <assigndly loc="be,410,22,410,24" dtype_id="10">
                        <const loc="be,410,25,410,27" name="4&apos;h0" dtype_id="10"/>
                        <varref loc="be,410,13,410,21" name="cnt_15us" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </begin>
                  <begin>
                    <if loc="be,412,15,412,17">
                      <eq loc="be,412,41,412,43" dtype_id="3">
                        <const loc="be,412,44,412,49" name="2&apos;h2" dtype_id="6"/>
                        <concat loc="be,412,28,412,29" dtype_id="6">
                          <varref loc="be,412,20,412,28" name="tick_1us" dtype_id="3"/>
                          <varref loc="be,412,30,412,39" name="refr_15us" dtype_id="3"/>
                        </concat>
                      </eq>
                      <begin>
                        <begin loc="be,412,51,412,56">
                          <assigndly loc="be,413,22,413,24" dtype_id="10">
                            <add loc="be,413,37,413,38" dtype_id="10">
                              <const loc="be,413,39,413,43" name="4&apos;h1" dtype_id="10"/>
                              <varref loc="be,413,28,413,36" name="cnt_15us" dtype_id="10"/>
                            </add>
                            <varref loc="be,413,13,413,21" name="cnt_15us" dtype_id="10"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="be,400,27,400,32">
                <assigndly loc="be,401,19,401,21" dtype_id="10">
                  <const loc="be,401,22,401,24" name="4&apos;h0" dtype_id="10"/>
                  <varref loc="be,401,10,401,18" name="cnt_15us" dtype_id="10"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="be,397,29,397,30" dtype_id="3">
        <and loc="be,397,51,397,52" dtype_id="3">
          <eq loc="be,397,41,397,43" dtype_id="3">
            <const loc="be,397,44,397,49" name="4&apos;he" dtype_id="10"/>
            <varref loc="be,395,16,395,24" name="cnt_15us" dtype_id="10"/>
          </eq>
          <varref loc="be,65,24,65,32" name="tick_1us" dtype_id="3"/>
        </and>
        <varref loc="be,397,29,397,30" name="tick_cca15us" dtype_id="3"/>
      </contassign>
      <contassign loc="be,396,29,396,30" dtype_id="3">
        <eq loc="be,396,41,396,43" dtype_id="3">
          <const loc="be,396,44,396,49" name="4&apos;hf" dtype_id="10"/>
          <varref loc="be,395,16,395,24" name="cnt_15us" dtype_id="10"/>
        </eq>
        <varref loc="be,396,29,396,30" name="refr_15us" dtype_id="3"/>
      </contassign>
      <contassign loc="be,135,26,135,27" dtype_id="3">
        <redand loc="be,135,28,135,29" dtype_id="3">
          <varref loc="be,133,15,133,23" name="wait_cnt" dtype_id="10"/>
        </redand>
        <varref loc="be,135,26,135,27" name="wait_is_15" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="bn,16,8,16,16" name="ping_gen" origName="ping_gen">
      <var loc="bn,17,24,17,30" name="arst_n" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="arst_n"/>
      <var loc="bn,18,24,18,30" name="clk_54" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="clk_54"/>
      <var loc="bn,19,24,19,33" name="strobe_27" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="strobe_27"/>
      <var loc="bn,22,24,22,29" name="start" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="start"/>
      <var loc="bn,23,24,23,32" name="sin_tune" dtype_id="51" dir="input" pinIndex="5" vartype="logic" origName="sin_tune"/>
      <var loc="bn,24,24,24,33" name="hann_step" dtype_id="12" dir="input" pinIndex="6" vartype="logic" origName="hann_step"/>
      <var loc="bn,25,24,25,28" name="busy" dtype_id="3" dir="output" pinIndex="7" vartype="logic" origName="busy"/>
      <var loc="bn,28,24,28,33" name="mixd_data" dtype_id="12" dir="output" pinIndex="8" vartype="logic" origName="mixd_data"/>
      <var loc="bn,31,17,31,25" name="sin_data" dtype_id="12" vartype="logic" origName="sin_data"/>
      <var loc="bn,32,17,32,26" name="hann_data" dtype_id="12" vartype="logic" origName="hann_data"/>
      <instance loc="bn,36,12,36,21" name="u_sin_gen" defName="sin_gen" origName="u_sin_gen">
        <port loc="bn,37,8,37,14" name="arst_n" direction="in" portIndex="1">
          <varref loc="bn,37,19,37,25" name="arst_n" dtype_id="3"/>
        </port>
        <port loc="bn,38,8,38,14" name="clk_54" direction="in" portIndex="2">
          <varref loc="bn,38,19,38,25" name="clk_54" dtype_id="3"/>
        </port>
        <port loc="bn,39,8,39,17" name="strobe_27" direction="in" portIndex="3">
          <varref loc="bn,39,19,39,28" name="strobe_27" dtype_id="3"/>
        </port>
        <port loc="bn,41,8,41,12" name="tune" direction="in" portIndex="4">
          <varref loc="bn,41,19,41,27" name="sin_tune" dtype_id="51"/>
        </port>
        <port loc="bn,42,8,42,14" name="enable" direction="in" portIndex="5">
          <varref loc="bn,42,19,42,23" name="busy" dtype_id="3"/>
        </port>
        <port loc="bn,44,8,44,16" name="sin_data" direction="out" portIndex="6">
          <varref loc="bn,44,19,44,27" name="sin_data" dtype_id="12"/>
        </port>
      </instance>
      <instance loc="bn,49,13,49,23" name="u_hann_gen" defName="hann_gen" origName="u_hann_gen">
        <port loc="bn,50,8,50,14" name="arst_n" direction="in" portIndex="1">
          <varref loc="bn,50,19,50,25" name="arst_n" dtype_id="3"/>
        </port>
        <port loc="bn,51,8,51,14" name="clk_54" direction="in" portIndex="2">
          <varref loc="bn,51,19,51,25" name="clk_54" dtype_id="3"/>
        </port>
        <port loc="bn,52,8,52,17" name="strobe_27" direction="in" portIndex="3">
          <varref loc="bn,52,19,52,28" name="strobe_27" dtype_id="3"/>
        </port>
        <port loc="bn,54,8,54,13" name="start" direction="in" portIndex="4">
          <varref loc="bn,54,19,54,24" name="start" dtype_id="3"/>
        </port>
        <port loc="bn,55,8,55,17" name="hann_step" direction="in" portIndex="5">
          <varref loc="bn,55,19,55,28" name="hann_step" dtype_id="12"/>
        </port>
        <port loc="bn,57,8,57,17" name="hann_data" direction="out" portIndex="6">
          <varref loc="bn,57,19,57,28" name="hann_data" dtype_id="12"/>
        </port>
        <port loc="bn,58,8,58,14" name="active" direction="out" portIndex="7">
          <varref loc="bn,58,19,58,23" name="busy" dtype_id="3"/>
        </port>
      </instance>
      <instance loc="bn,62,10,62,17" name="u_mixer" defName="mixer" origName="u_mixer">
        <port loc="bn,63,8,63,16" name="sin_data" direction="in" portIndex="1">
          <varref loc="bn,63,19,63,27" name="sin_data" dtype_id="12"/>
        </port>
        <port loc="bn,64,8,64,17" name="hann_data" direction="in" portIndex="2">
          <varref loc="bn,64,19,64,28" name="hann_data" dtype_id="12"/>
        </port>
        <port loc="bn,66,8,66,17" name="mixd_data" direction="out" portIndex="3">
          <varref loc="bn,66,19,66,28" name="mixd_data" dtype_id="12"/>
        </port>
      </instance>
    </module>
    <module loc="x,67,8,67,16" name="picorv32__P0_S8000" origName="picorv32">
      <var loc="x,68,21,68,35" name="PROGADDR_RESET" dtype_id="11" vartype="logic" origName="PROGADDR_RESET" param="true">
        <const loc="y,119,31,119,41" name="32&apos;h0" dtype_id="11"/>
      </var>
      <var loc="x,69,21,69,30" name="STACKADDR" dtype_id="11" vartype="logic" origName="STACKADDR" param="true">
        <const loc="y,120,31,120,45" name="32&apos;h8000" dtype_id="11"/>
      </var>
      <var loc="x,70,21,70,35" name="COMPRESSED_ISA" dtype_id="23" vartype="logic" origName="COMPRESSED_ISA" param="true">
        <const loc="y,122,31,122,32" name="1&apos;h0" dtype_id="23"/>
      </var>
      <var loc="x,72,21,72,36" name="TWO_STAGE_SHIFT" dtype_id="23" vartype="logic" origName="TWO_STAGE_SHIFT" param="true">
        <const loc="y,124,31,124,32" name="1&apos;h1" dtype_id="23"/>
      </var>
      <var loc="x,73,21,73,38" name="TWO_CYCLE_COMPARE" dtype_id="23" vartype="logic" origName="TWO_CYCLE_COMPARE" param="true">
        <const loc="y,125,31,125,32" name="1&apos;h0" dtype_id="23"/>
      </var>
      <var loc="x,74,21,74,34" name="TWO_CYCLE_ALU" dtype_id="23" vartype="logic" origName="TWO_CYCLE_ALU" param="true">
        <const loc="y,126,31,126,32" name="1&apos;h0" dtype_id="23"/>
      </var>
      <var loc="x,76,21,76,38" name="LATCHED_MEM_RDATA" dtype_id="23" vartype="logic" origName="LATCHED_MEM_RDATA" param="true">
        <const loc="y,128,31,128,32" name="1&apos;h0" dtype_id="23"/>
      </var>
      <var loc="x,77,21,77,35" name="BARREL_SHIFTER" dtype_id="23" vartype="logic" origName="BARREL_SHIFTER" param="true">
        <const loc="y,129,31,129,32" name="1&apos;h0" dtype_id="23"/>
      </var>
      <var loc="x,78,21,78,31" name="ENABLE_MUL" dtype_id="23" vartype="logic" origName="ENABLE_MUL" param="true">
        <const loc="y,130,31,130,32" name="1&apos;h0" dtype_id="23"/>
      </var>
      <var loc="x,79,21,79,36" name="ENABLE_FAST_MUL" dtype_id="23" vartype="logic" origName="ENABLE_FAST_MUL" param="true">
        <const loc="y,131,31,131,32" name="1&apos;h0" dtype_id="23"/>
      </var>
      <var loc="x,80,21,80,31" name="ENABLE_DIV" dtype_id="23" vartype="logic" origName="ENABLE_DIV" param="true">
        <const loc="y,132,31,132,32" name="1&apos;h0" dtype_id="23"/>
      </var>
      <var loc="x,82,21,82,41" name="ENABLE_REGS_DUALPORT" dtype_id="23" vartype="logic" origName="ENABLE_REGS_DUALPORT" param="true">
        <const loc="y,134,31,134,32" name="1&apos;h1" dtype_id="23"/>
      </var>
      <var loc="x,83,21,83,38" name="ENABLE_REGS_16_31" dtype_id="23" vartype="logic" origName="ENABLE_REGS_16_31" param="true">
        <const loc="y,135,31,135,32" name="1&apos;h1" dtype_id="23"/>
      </var>
      <var loc="x,84,21,84,32" name="ENABLE_PCPI" dtype_id="23" vartype="logic" origName="ENABLE_PCPI" param="true">
        <const loc="y,136,31,136,32" name="1&apos;h0" dtype_id="23"/>
      </var>
      <var loc="x,85,21,85,36" name="ENABLE_COUNTERS" dtype_id="23" vartype="logic" origName="ENABLE_COUNTERS" param="true">
        <const loc="y,137,31,137,32" name="1&apos;h0" dtype_id="23"/>
      </var>
      <var loc="x,86,21,86,38" name="ENABLE_COUNTERS64" dtype_id="23" vartype="logic" origName="ENABLE_COUNTERS64" param="true">
        <const loc="y,138,31,138,32" name="1&apos;h0" dtype_id="23"/>
      </var>
      <var loc="x,87,21,87,33" name="ENABLE_TRACE" dtype_id="23" vartype="logic" origName="ENABLE_TRACE" param="true">
        <const loc="y,142,31,142,32" name="1&apos;h0" dtype_id="23"/>
      </var>
      <var loc="x,89,21,89,31" name="ENABLE_IRQ" dtype_id="23" vartype="logic" origName="ENABLE_IRQ" param="true">
        <const loc="y,145,31,145,32" name="1&apos;h0" dtype_id="23"/>
      </var>
      <var loc="x,90,21,90,37" name="ENABLE_IRQ_QREGS" dtype_id="23" vartype="logic" origName="ENABLE_IRQ_QREGS" param="true">
        <const loc="y,146,31,146,32" name="1&apos;h0" dtype_id="23"/>
      </var>
      <var loc="x,91,21,91,37" name="ENABLE_IRQ_TIMER" dtype_id="23" vartype="logic" origName="ENABLE_IRQ_TIMER" param="true">
        <const loc="y,147,31,147,32" name="1&apos;h0" dtype_id="23"/>
      </var>
      <var loc="x,92,21,92,31" name="MASKED_IRQ" dtype_id="11" vartype="logic" origName="MASKED_IRQ" param="true">
        <const loc="y,148,31,148,44" name="32&apos;h0" dtype_id="11"/>
      </var>
      <var loc="x,93,21,93,32" name="LATCHED_IRQ" dtype_id="11" vartype="logic" origName="LATCHED_IRQ" param="true">
        <const loc="y,149,31,149,44" name="32&apos;hffffffff" dtype_id="11"/>
      </var>
      <var loc="x,94,21,94,33" name="PROGADDR_IRQ" dtype_id="11" vartype="logic" origName="PROGADDR_IRQ" param="true">
        <const loc="y,150,31,150,45" name="32&apos;h10" dtype_id="11"/>
      </var>
      <var loc="x,96,21,96,35" name="CATCH_MISALIGN" dtype_id="23" vartype="logic" origName="CATCH_MISALIGN" param="true">
        <const loc="y,152,31,152,32" name="1&apos;h1" dtype_id="23"/>
      </var>
      <var loc="x,97,21,97,34" name="CATCH_ILLINSN" dtype_id="23" vartype="logic" origName="CATCH_ILLINSN" param="true">
        <const loc="y,153,31,153,32" name="1&apos;h1" dtype_id="23"/>
      </var>
      <var loc="x,98,21,98,35" name="REGS_INIT_ZERO" dtype_id="23" vartype="logic" origName="REGS_INIT_ZERO" param="true">
        <const loc="y,154,31,154,32" name="1&apos;h0" dtype_id="23"/>
      </var>
      <var loc="x,100,22,100,25" name="clk" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="clk"/>
      <var loc="x,100,27,100,33" name="resetn" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="resetn"/>
      <var loc="x,101,22,101,26" name="trap" dtype_id="3" dir="output" pinIndex="3" vartype="logic" origName="trap"/>
      <var loc="x,103,22,103,31" name="mem_valid" dtype_id="3" dir="output" pinIndex="4" vartype="logic" origName="mem_valid"/>
      <var loc="x,104,22,104,31" name="mem_instr" dtype_id="3" dir="output" pinIndex="5" vartype="logic" origName="mem_instr"/>
      <var loc="x,105,22,105,31" name="mem_ready" dtype_id="3" dir="input" pinIndex="6" vartype="logic" origName="mem_ready"/>
      <var loc="x,107,22,107,30" name="mem_addr" dtype_id="11" dir="output" pinIndex="7" vartype="logic" origName="mem_addr"/>
      <var loc="x,108,22,108,31" name="mem_wdata" dtype_id="11" dir="output" pinIndex="8" vartype="logic" origName="mem_wdata"/>
      <var loc="x,109,22,109,31" name="mem_wstrb" dtype_id="10" dir="output" pinIndex="9" vartype="logic" origName="mem_wstrb"/>
      <var loc="x,110,22,110,31" name="mem_rdata" dtype_id="11" dir="input" pinIndex="10" vartype="logic" origName="mem_rdata"/>
      <var loc="x,113,22,113,33" name="mem_la_read" dtype_id="3" dir="output" pinIndex="11" vartype="logic" origName="mem_la_read"/>
      <var loc="x,114,22,114,34" name="mem_la_write" dtype_id="3" dir="output" pinIndex="12" vartype="logic" origName="mem_la_write"/>
      <var loc="x,115,22,115,33" name="mem_la_addr" dtype_id="11" dir="output" pinIndex="13" vartype="logic" origName="mem_la_addr"/>
      <var loc="x,116,22,116,34" name="mem_la_wdata" dtype_id="11" dir="output" pinIndex="14" vartype="logic" origName="mem_la_wdata"/>
      <var loc="x,117,22,117,34" name="mem_la_wstrb" dtype_id="10" dir="output" pinIndex="15" vartype="logic" origName="mem_la_wstrb"/>
      <var loc="x,120,22,120,32" name="pcpi_valid" dtype_id="3" dir="output" pinIndex="16" vartype="logic" origName="pcpi_valid"/>
      <var loc="x,121,22,121,31" name="pcpi_insn" dtype_id="11" dir="output" pinIndex="17" vartype="logic" origName="pcpi_insn">
        <const loc="x,207,24,207,26" name="32&apos;h0" dtype_id="11"/>
      </var>
      <var loc="x,122,22,122,32" name="pcpi_rsrc1" dtype_id="11" dir="output" pinIndex="18" vartype="logic" origName="pcpi_rsrc1"/>
      <var loc="x,123,22,123,32" name="pcpi_rsrc2" dtype_id="11" dir="output" pinIndex="19" vartype="logic" origName="pcpi_rsrc2"/>
      <var loc="x,125,22,125,31" name="pcpi_rdst" dtype_id="11" dir="input" pinIndex="20" vartype="logic" origName="pcpi_rdst"/>
      <var loc="x,126,22,126,29" name="pcpi_wr" dtype_id="3" dir="input" pinIndex="21" vartype="logic" origName="pcpi_wr"/>
      <var loc="x,127,22,127,31" name="pcpi_wait" dtype_id="3" dir="input" pinIndex="22" vartype="logic" origName="pcpi_wait"/>
      <var loc="x,128,22,128,32" name="pcpi_ready" dtype_id="3" dir="input" pinIndex="23" vartype="logic" origName="pcpi_ready"/>
      <var loc="x,131,22,131,25" name="irq" dtype_id="11" dir="input" pinIndex="24" vartype="logic" origName="irq"/>
      <var loc="x,132,22,132,25" name="eoi" dtype_id="11" dir="output" pinIndex="25" vartype="logic" origName="eoi"/>
      <var loc="x,159,22,159,33" name="trace_valid" dtype_id="3" dir="output" pinIndex="26" vartype="logic" origName="trace_valid"/>
      <var loc="x,160,22,160,32" name="trace_data" dtype_id="74" dir="output" pinIndex="27" vartype="logic" origName="trace_data"/>
      <var loc="x,163,22,163,31" name="IRQ_TIMER" dtype_id="1" vartype="int" origName="IRQ_TIMER" localparam="true">
        <const loc="x,163,39,163,40" name="32&apos;sh0" dtype_id="2"/>
      </var>
      <var loc="x,164,22,164,32" name="IRQ_EBREAK" dtype_id="1" vartype="int" origName="IRQ_EBREAK" localparam="true">
        <const loc="x,164,39,164,40" name="32&apos;sh1" dtype_id="2"/>
      </var>
      <var loc="x,165,22,165,34" name="IRQ_BUSERROR" dtype_id="1" vartype="int" origName="IRQ_BUSERROR" localparam="true">
        <const loc="x,165,39,165,40" name="32&apos;sh2" dtype_id="2"/>
      </var>
      <var loc="x,167,22,167,36" name="IRQREGS_OFFSET" dtype_id="1" vartype="int" origName="IRQREGS_OFFSET" localparam="true">
        <const loc="x,167,60,167,62" name="32&apos;sh20" dtype_id="2"/>
      </var>
      <var loc="x,168,22,168,34" name="REGFILE_SIZE" dtype_id="1" vartype="int" origName="REGFILE_SIZE" localparam="true">
        <const loc="x,168,69,168,70" name="32&apos;h20" dtype_id="11"/>
      </var>
      <var loc="x,169,22,169,35" name="REGINDEX_BITS" dtype_id="1" vartype="int" origName="REGINDEX_BITS" localparam="true">
        <const loc="x,169,69,169,70" name="32&apos;h5" dtype_id="11"/>
      </var>
      <var loc="x,171,22,171,31" name="WITH_PCPI" dtype_id="23" vartype="logic" origName="WITH_PCPI" localparam="true">
        <const loc="x,171,82,171,83" name="1&apos;h0" dtype_id="23"/>
      </var>
      <var loc="x,173,22,173,34" name="TRACE_BRANCH" dtype_id="74" vartype="logic" origName="TRACE_BRANCH" localparam="true">
        <const loc="x,173,39,173,40" name="36&apos;h100000000" dtype_id="74"/>
      </var>
      <var loc="x,174,22,174,32" name="TRACE_ADDR" dtype_id="74" vartype="logic" origName="TRACE_ADDR" localparam="true">
        <const loc="x,174,39,174,40" name="36&apos;h200000000" dtype_id="74"/>
      </var>
      <var loc="x,175,22,175,31" name="TRACE_IRQ" dtype_id="74" vartype="logic" origName="TRACE_IRQ" localparam="true">
        <const loc="x,175,39,175,40" name="36&apos;h800000000" dtype_id="74"/>
      </var>
      <var loc="x,177,16,177,22" name="reg_pc" dtype_id="11" vartype="logic" origName="reg_pc"/>
      <var loc="x,177,24,177,35" name="reg_next_pc" dtype_id="11" vartype="logic" origName="reg_next_pc"/>
      <var loc="x,177,37,177,44" name="reg_op1" dtype_id="11" vartype="logic" origName="reg_op1"/>
      <var loc="x,177,46,177,53" name="reg_op2" dtype_id="11" vartype="logic" origName="reg_op2"/>
      <var loc="x,177,55,177,62" name="reg_out" dtype_id="11" vartype="logic" origName="reg_out"/>
      <var loc="x,178,16,178,22" name="reg_sh" dtype_id="59" vartype="logic" origName="reg_sh"/>
      <var loc="x,180,16,180,32" name="next_insn_opcode" dtype_id="11" vartype="logic" origName="next_insn_opcode"/>
      <var loc="x,184,16,184,25" name="irq_delay" dtype_id="3" vartype="logic" origName="irq_delay"/>
      <var loc="x,185,16,185,26" name="irq_active" dtype_id="3" vartype="logic" origName="irq_active"/>
      <var loc="x,186,16,186,24" name="irq_mask" dtype_id="11" vartype="logic" origName="irq_mask"/>
      <var loc="x,187,16,187,27" name="irq_pending" dtype_id="11" vartype="logic" origName="irq_pending"/>
      <var loc="x,188,16,188,25" name="irq_timer" dtype_id="11" vartype="logic" origName="irq_timer"/>
      <var loc="x,190,16,190,27" name="count_cycle" dtype_id="103" vartype="logic" origName="count_cycle"/>
      <var loc="x,190,29,190,40" name="count_instr" dtype_id="103" vartype="logic" origName="count_instr"/>
      <var loc="x,194,16,194,23" name="cpuregs" dtype_id="104" vartype="" origName="cpuregs"/>
      <var loc="x,195,16,195,17" name="i" dtype_id="41" vartype="integer" origName="i"/>
      <initial loc="x,197,4,197,11">
        <begin loc="x,197,12,197,17"/>
      </initial>
      <var loc="x,211,16,211,27" name="pcpi_mul_wr" dtype_id="3" vartype="logic" origName="pcpi_mul_wr">
        <const loc="x,259,31,259,33" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="x,212,16,212,29" name="pcpi_mul_rdst" dtype_id="11" vartype="logic" origName="pcpi_mul_rdst">
        <const loc="x,260,31,260,33" name="32&apos;h0" dtype_id="11"/>
      </var>
      <var loc="x,213,16,213,29" name="pcpi_mul_wait" dtype_id="3" vartype="logic" origName="pcpi_mul_wait">
        <const loc="x,261,31,261,33" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="x,214,16,214,30" name="pcpi_mul_ready" dtype_id="3" vartype="logic" origName="pcpi_mul_ready">
        <const loc="x,262,31,262,33" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="x,216,16,216,27" name="pcpi_div_wr" dtype_id="3" vartype="logic" origName="pcpi_div_wr">
        <const loc="x,284,31,284,33" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="x,217,16,217,29" name="pcpi_div_rdst" dtype_id="11" vartype="logic" origName="pcpi_div_rdst">
        <const loc="x,285,31,285,33" name="32&apos;h0" dtype_id="11"/>
      </var>
      <var loc="x,218,16,218,29" name="pcpi_div_wait" dtype_id="3" vartype="logic" origName="pcpi_div_wait">
        <const loc="x,286,31,286,33" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="x,219,16,219,30" name="pcpi_div_ready" dtype_id="3" vartype="logic" origName="pcpi_div_ready">
        <const loc="x,287,31,287,33" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="x,221,16,221,27" name="pcpi_int_wr" dtype_id="3" vartype="logic" origName="pcpi_int_wr"/>
      <var loc="x,222,16,222,29" name="pcpi_int_rdst" dtype_id="11" vartype="logic" origName="pcpi_int_rdst"/>
      <var loc="x,223,16,223,29" name="pcpi_int_wait" dtype_id="3" vartype="logic" origName="pcpi_int_wait"/>
      <var loc="x,224,16,224,30" name="pcpi_int_ready" dtype_id="3" vartype="logic" origName="pcpi_int_ready"/>
      <begin loc="x,242,9,242,11">
        <begin loc="x,258,16,258,26" name="_no_hw_mul"/>
      </begin>
      <begin loc="x,283,16,283,26" name="_no_hw_div"/>
      <always loc="x,292,4,292,10">
        <begin loc="x,292,14,292,19">
          <assign loc="x,293,22,293,23" dtype_id="3">
            <const loc="x,295,22,295,23" name="1&apos;h0" dtype_id="3"/>
            <varref loc="x,293,7,293,20" name="pcpi_int_wait" dtype_id="3"/>
          </assign>
          <assign loc="x,297,22,297,23" dtype_id="3">
            <const loc="x,299,22,299,23" name="1&apos;h0" dtype_id="3"/>
            <varref loc="x,297,7,297,21" name="pcpi_int_ready" dtype_id="3"/>
          </assign>
          <assign loc="x,302,22,302,23" dtype_id="3">
            <const loc="x,302,24,302,26" name="1&apos;h0" dtype_id="3"/>
            <varref loc="x,302,7,302,18" name="pcpi_int_wr" dtype_id="3"/>
          </assign>
          <assign loc="x,303,22,303,23" dtype_id="11">
            <const loc="x,303,24,303,26" name="32&apos;h0" dtype_id="11"/>
            <varref loc="x,303,7,303,20" name="pcpi_int_rdst" dtype_id="11"/>
          </assign>
        </begin>
      </always>
      <var loc="x,322,16,322,25" name="mem_state" dtype_id="6" vartype="logic" origName="mem_state"/>
      <var loc="x,323,16,323,28" name="mem_wordsize" dtype_id="6" vartype="logic" origName="mem_wordsize"/>
      <var loc="x,324,16,324,30" name="mem_rdata_word" dtype_id="11" vartype="logic" origName="mem_rdata_word"/>
      <var loc="x,325,16,325,27" name="mem_rdata_q" dtype_id="11" vartype="logic" origName="mem_rdata_q"/>
      <var loc="x,326,16,326,31" name="mem_do_prefetch" dtype_id="3" vartype="logic" origName="mem_do_prefetch"/>
      <var loc="x,327,16,327,28" name="mem_do_rinst" dtype_id="3" vartype="logic" origName="mem_do_rinst"/>
      <var loc="x,328,16,328,28" name="mem_do_rdata" dtype_id="3" vartype="logic" origName="mem_do_rdata"/>
      <var loc="x,329,16,329,28" name="mem_do_wdata" dtype_id="3" vartype="logic" origName="mem_do_wdata"/>
      <var loc="x,331,16,331,24" name="mem_xfer" dtype_id="3" vartype="logic" origName="mem_xfer"/>
      <var loc="x,332,16,332,33" name="mem_la_secondword" dtype_id="3" vartype="logic" origName="mem_la_secondword"/>
      <var loc="x,332,35,332,55" name="mem_la_firstword_reg" dtype_id="3" vartype="logic" origName="mem_la_firstword_reg"/>
      <var loc="x,332,57,332,71" name="last_mem_valid" dtype_id="3" vartype="logic" origName="last_mem_valid"/>
      <var loc="x,334,16,334,32" name="mem_la_firstword" dtype_id="3" vartype="logic" origName="mem_la_firstword">
        <const loc="x,337,38,337,39" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="x,339,16,339,37" name="mem_la_firstword_xfer" dtype_id="3" vartype="logic" origName="mem_la_firstword_xfer">
        <const loc="x,341,38,341,39" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="x,344,16,344,36" name="prefetched_high_word" dtype_id="3" vartype="logic" origName="prefetched_high_word"/>
      <var loc="x,345,16,345,42" name="clear_prefetched_high_word" dtype_id="3" vartype="logic" origName="clear_prefetched_high_word"/>
      <var loc="x,346,16,346,32" name="mem_16bit_buffer" dtype_id="47" vartype="logic" origName="mem_16bit_buffer"/>
      <var loc="x,349,16,349,33" name="mem_rdata_latched" dtype_id="11" vartype="logic" origName="mem_rdata_latched"/>
      <var loc="x,351,11,351,42" name="mem_la_use_prefetched_high_word" dtype_id="3" vartype="logic" origName="mem_la_use_prefetched_high_word">
        <const loc="x,354,43,354,44" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="x,361,9,361,17" name="mem_done" dtype_id="3" vartype="logic" origName="mem_done"/>
      <always loc="x,388,4,388,13">
        <sentree loc="x,388,14,388,15">
          <senitem loc="x,388,16,388,23" edgeType="POS">
            <varref loc="x,388,24,388,27" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="x,388,29,388,34">
          <if loc="x,389,7,389,9">
            <varref loc="x,389,12,389,18" name="resetn" dtype_id="3"/>
            <begin>
              <begin loc="x,393,12,393,17">
                <if loc="x,394,10,394,12">
                  <not loc="x,394,14,394,15" dtype_id="3">
                    <varref loc="x,394,15,394,29" name="last_mem_valid" dtype_id="3"/>
                  </not>
                  <begin>
                    <assigndly loc="x,394,52,394,54" dtype_id="3">
                      <const loc="x,394,55,394,71" name="1&apos;h0" dtype_id="3"/>
                      <varref loc="x,394,31,394,51" name="mem_la_firstword_reg" dtype_id="3"/>
                    </assigndly>
                  </begin>
                </if>
                <assigndly loc="x,395,25,395,27" dtype_id="3">
                  <and loc="x,395,38,395,40" dtype_id="3">
                    <varref loc="x,395,28,395,37" name="mem_valid" dtype_id="3"/>
                    <not loc="x,395,41,395,42" dtype_id="3">
                      <varref loc="x,395,42,395,51" name="mem_ready" dtype_id="3"/>
                    </not>
                  </and>
                  <varref loc="x,395,10,395,24" name="last_mem_valid" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="x,389,20,389,25">
                <assigndly loc="x,390,31,390,33" dtype_id="3">
                  <const loc="x,390,34,390,36" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,390,10,390,30" name="mem_la_firstword_reg" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,391,31,391,33" dtype_id="3">
                  <const loc="x,391,34,391,36" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,391,10,391,24" name="last_mem_valid" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="x,399,4,399,10">
        <begin loc="x,399,14,399,19">
          <case loc="x,402,7,402,11">
            <varref loc="x,402,13,402,25" name="mem_wordsize" dtype_id="6"/>
            <caseitem loc="x,403,14,403,15">
              <const loc="x,403,10,403,14" name="2&apos;h0" dtype_id="6"/>
              <begin loc="x,403,16,403,21">
                <assign loc="x,404,28,404,29" dtype_id="11">
                  <varref loc="x,404,30,404,37" name="reg_op2" dtype_id="11"/>
                  <varref loc="x,404,13,404,25" name="mem_la_wdata" dtype_id="11"/>
                </assign>
                <assign loc="x,405,28,405,29" dtype_id="10">
                  <const loc="x,405,30,405,37" name="4&apos;hf" dtype_id="10"/>
                  <varref loc="x,405,13,405,25" name="mem_la_wstrb" dtype_id="10"/>
                </assign>
                <assign loc="x,406,28,406,29" dtype_id="11">
                  <varref loc="x,406,30,406,39" name="mem_rdata" dtype_id="11"/>
                  <varref loc="x,406,13,406,27" name="mem_rdata_word" dtype_id="11"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="x,408,14,408,15">
              <const loc="x,408,10,408,14" name="2&apos;h1" dtype_id="6"/>
              <begin loc="x,408,16,408,21">
                <assign loc="x,409,26,409,27" dtype_id="11">
                  <replicate loc="x,409,30,409,31" dtype_id="11">
                    <sel loc="x,409,38,409,39" dtype_id="47">
                      <varref loc="x,409,31,409,38" name="reg_op2" dtype_id="11"/>
                      <const loc="x,409,42,409,43" name="5&apos;h0" dtype_id="42"/>
                      <const loc="x,409,39,409,41" name="32&apos;h10" dtype_id="11"/>
                    </sel>
                    <const loc="x,409,29,409,30" name="32&apos;sh2" dtype_id="2"/>
                  </replicate>
                  <varref loc="x,409,13,409,25" name="mem_la_wdata" dtype_id="11"/>
                </assign>
                <assign loc="x,410,26,410,27" dtype_id="10">
                  <cond loc="x,410,39,410,40" dtype_id="10">
                    <sel loc="x,410,35,410,36" dtype_id="3">
                      <varref loc="x,410,28,410,35" name="reg_op1" dtype_id="11"/>
                      <const loc="x,410,36,410,37" name="5&apos;h1" dtype_id="42"/>
                      <const loc="x,410,35,410,36" name="32&apos;h1" dtype_id="11"/>
                    </sel>
                    <const loc="x,410,41,410,48" name="4&apos;hc" dtype_id="10"/>
                    <const loc="x,410,51,410,58" name="4&apos;h3" dtype_id="10"/>
                  </cond>
                  <varref loc="x,410,13,410,25" name="mem_la_wstrb" dtype_id="10"/>
                </assign>
                <case loc="x,411,20,411,24">
                  <sel loc="x,411,33,411,34" dtype_id="3">
                    <varref loc="x,411,26,411,33" name="reg_op1" dtype_id="11"/>
                    <const loc="x,411,34,411,35" name="5&apos;h1" dtype_id="42"/>
                    <const loc="x,411,33,411,34" name="32&apos;h1" dtype_id="11"/>
                  </sel>
                  <caseitem loc="x,412,20,412,21">
                    <const loc="x,412,16,412,20" name="1&apos;h0" dtype_id="3"/>
                    <assign loc="x,412,37,412,38" dtype_id="11">
                      <extend loc="x,412,45,412,46" dtype_id="11" width="32" widthminv="16">
                        <sel loc="x,412,56,412,57" dtype_id="47">
                          <varref loc="x,412,47,412,56" name="mem_rdata" dtype_id="11"/>
                          <const loc="x,412,61,412,62" name="5&apos;h0" dtype_id="42"/>
                          <const loc="x,412,57,412,59" name="32&apos;h10" dtype_id="11"/>
                        </sel>
                      </extend>
                      <varref loc="x,412,22,412,36" name="mem_rdata_word" dtype_id="11"/>
                    </assign>
                  </caseitem>
                  <caseitem loc="x,413,20,413,21">
                    <const loc="x,413,16,413,20" name="1&apos;h1" dtype_id="3"/>
                    <assign loc="x,413,37,413,38" dtype_id="11">
                      <extend loc="x,413,45,413,46" dtype_id="11" width="32" widthminv="16">
                        <sel loc="x,413,56,413,57" dtype_id="47">
                          <varref loc="x,413,47,413,56" name="mem_rdata" dtype_id="11"/>
                          <const loc="x,413,60,413,62" name="5&apos;h10" dtype_id="42"/>
                          <const loc="x,413,57,413,59" name="32&apos;h10" dtype_id="11"/>
                        </sel>
                      </extend>
                      <varref loc="x,413,22,413,36" name="mem_rdata_word" dtype_id="11"/>
                    </assign>
                  </caseitem>
                  <caseitem loc="x,414,16,414,23">
                    <begin loc="x,414,25,414,30"/>
                  </caseitem>
                </case>
              </begin>
            </caseitem>
            <caseitem loc="x,417,14,417,15">
              <const loc="x,417,10,417,14" name="2&apos;h2" dtype_id="6"/>
              <begin loc="x,417,16,417,21">
                <assign loc="x,418,26,418,27" dtype_id="11">
                  <replicate loc="x,418,30,418,31" dtype_id="11">
                    <sel loc="x,418,38,418,39" dtype_id="27">
                      <varref loc="x,418,31,418,38" name="reg_op2" dtype_id="11"/>
                      <const loc="x,418,41,418,42" name="5&apos;h0" dtype_id="42"/>
                      <const loc="x,418,39,418,40" name="32&apos;h8" dtype_id="11"/>
                    </sel>
                    <const loc="x,418,29,418,30" name="32&apos;sh4" dtype_id="2"/>
                  </replicate>
                  <varref loc="x,418,13,418,25" name="mem_la_wdata" dtype_id="11"/>
                </assign>
                <assign loc="x,419,26,419,27" dtype_id="10">
                  <shiftl loc="x,419,36,419,38" dtype_id="10">
                    <const loc="x,419,28,419,35" name="4&apos;h1" dtype_id="10"/>
                    <sel loc="x,419,46,419,47" dtype_id="6">
                      <varref loc="x,419,39,419,46" name="reg_op1" dtype_id="11"/>
                      <const loc="x,419,49,419,50" name="5&apos;h0" dtype_id="42"/>
                      <const loc="x,419,47,419,48" name="32&apos;h2" dtype_id="11"/>
                    </sel>
                  </shiftl>
                  <varref loc="x,419,13,419,25" name="mem_la_wstrb" dtype_id="10"/>
                </assign>
                <case loc="x,421,20,421,24">
                  <sel loc="x,421,33,421,34" dtype_id="6">
                    <varref loc="x,421,26,421,33" name="reg_op1" dtype_id="11"/>
                    <const loc="x,421,36,421,37" name="5&apos;h0" dtype_id="42"/>
                    <const loc="x,421,34,421,35" name="32&apos;h2" dtype_id="11"/>
                  </sel>
                  <caseitem loc="x,422,21,422,22">
                    <const loc="x,422,16,422,21" name="2&apos;h0" dtype_id="6"/>
                    <assign loc="x,422,38,422,39" dtype_id="11">
                      <extend loc="x,422,46,422,47" dtype_id="11" width="32" widthminv="8">
                        <sel loc="x,422,57,422,58" dtype_id="27">
                          <varref loc="x,422,48,422,57" name="mem_rdata" dtype_id="11"/>
                          <const loc="x,422,62,422,63" name="5&apos;h0" dtype_id="42"/>
                          <const loc="x,422,59,422,60" name="32&apos;h8" dtype_id="11"/>
                        </sel>
                      </extend>
                      <varref loc="x,422,23,422,37" name="mem_rdata_word" dtype_id="11"/>
                    </assign>
                  </caseitem>
                  <caseitem loc="x,423,21,423,22">
                    <const loc="x,423,16,423,21" name="2&apos;h1" dtype_id="6"/>
                    <assign loc="x,423,38,423,39" dtype_id="11">
                      <extend loc="x,423,46,423,47" dtype_id="11" width="32" widthminv="8">
                        <sel loc="x,423,57,423,58" dtype_id="27">
                          <varref loc="x,423,48,423,57" name="mem_rdata" dtype_id="11"/>
                          <const loc="x,423,62,423,63" name="5&apos;h8" dtype_id="42"/>
                          <const loc="x,423,58,423,60" name="32&apos;h8" dtype_id="11"/>
                        </sel>
                      </extend>
                      <varref loc="x,423,23,423,37" name="mem_rdata_word" dtype_id="11"/>
                    </assign>
                  </caseitem>
                  <caseitem loc="x,424,21,424,22">
                    <const loc="x,424,16,424,21" name="2&apos;h2" dtype_id="6"/>
                    <assign loc="x,424,38,424,39" dtype_id="11">
                      <extend loc="x,424,46,424,47" dtype_id="11" width="32" widthminv="8">
                        <sel loc="x,424,57,424,58" dtype_id="27">
                          <varref loc="x,424,48,424,57" name="mem_rdata" dtype_id="11"/>
                          <const loc="x,424,61,424,63" name="5&apos;h10" dtype_id="42"/>
                          <const loc="x,424,58,424,60" name="32&apos;h8" dtype_id="11"/>
                        </sel>
                      </extend>
                      <varref loc="x,424,23,424,37" name="mem_rdata_word" dtype_id="11"/>
                    </assign>
                  </caseitem>
                  <caseitem loc="x,425,21,425,22">
                    <const loc="x,425,16,425,21" name="2&apos;h3" dtype_id="6"/>
                    <assign loc="x,425,38,425,39" dtype_id="11">
                      <extend loc="x,425,46,425,47" dtype_id="11" width="32" widthminv="8">
                        <sel loc="x,425,57,425,58" dtype_id="27">
                          <varref loc="x,425,48,425,57" name="mem_rdata" dtype_id="11"/>
                          <const loc="x,425,61,425,63" name="5&apos;h18" dtype_id="42"/>
                          <const loc="x,425,58,425,60" name="32&apos;h8" dtype_id="11"/>
                        </sel>
                      </extend>
                      <varref loc="x,425,23,425,37" name="mem_rdata_word" dtype_id="11"/>
                    </assign>
                  </caseitem>
                  <caseitem loc="x,426,16,426,23">
                    <begin loc="x,426,25,426,30"/>
                  </caseitem>
                </case>
              </begin>
            </caseitem>
            <caseitem loc="x,430,10,430,17">
              <begin loc="x,430,19,430,24">
                <assign loc="x,431,28,431,29" dtype_id="11">
                  <varref loc="x,431,30,431,37" name="reg_op2" dtype_id="11"/>
                  <varref loc="x,431,13,431,25" name="mem_la_wdata" dtype_id="11"/>
                </assign>
                <assign loc="x,432,28,432,29" dtype_id="10">
                  <const loc="x,432,30,432,37" name="4&apos;hf" dtype_id="10"/>
                  <varref loc="x,432,13,432,25" name="mem_la_wstrb" dtype_id="10"/>
                </assign>
                <assign loc="x,433,28,433,29" dtype_id="11">
                  <varref loc="x,433,30,433,39" name="mem_rdata" dtype_id="11"/>
                  <varref loc="x,433,13,433,27" name="mem_rdata_word" dtype_id="11"/>
                </assign>
              </begin>
            </caseitem>
          </case>
        </begin>
      </always>
      <always loc="x,438,4,438,13">
        <sentree loc="x,438,14,438,15">
          <senitem loc="x,438,16,438,23" edgeType="POS">
            <varref loc="x,438,24,438,27" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="x,438,29,438,34">
          <if loc="x,439,7,439,9">
            <varref loc="x,439,11,439,19" name="mem_xfer" dtype_id="3"/>
            <begin>
              <begin loc="x,439,21,439,26">
                <assigndly loc="x,440,27,440,29" dtype_id="11">
                  <varref loc="x,440,67,440,76" name="mem_rdata" dtype_id="11"/>
                  <varref loc="x,440,10,440,21" name="mem_rdata_q" dtype_id="11"/>
                </assigndly>
                <assigndly loc="x,441,27,441,29" dtype_id="11">
                  <varref loc="x,441,67,441,76" name="mem_rdata" dtype_id="11"/>
                  <varref loc="x,441,10,441,26" name="next_insn_opcode" dtype_id="11"/>
                </assigndly>
                <if loc="x,443,10,443,12">
                  <not loc="x,443,24,443,26" dtype_id="3">
                    <varref loc="x,443,14,443,23" name="mem_instr" dtype_id="3"/>
                  </not>
                  <begin>
                    <begin loc="x,443,33,443,38">
                      <if loc="x,444,13,444,15">
                        <eq loc="x,444,27,444,29" dtype_id="3">
                          <const loc="x,444,30,444,32" name="4&apos;h0" dtype_id="10"/>
                          <varref loc="x,444,17,444,26" name="mem_wstrb" dtype_id="10"/>
                        </eq>
                        <begin>
                          <begin loc="x,444,34,444,39"/>
                        </begin>
                        <begin>
                          <begin loc="x,448,18,448,23"/>
                        </begin>
                      </if>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="x,621,4,621,13">
        <sentree loc="x,621,14,621,15">
          <senitem loc="x,621,16,621,23" edgeType="POS">
            <varref loc="x,621,24,621,27" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="x,621,29,621,34">
          <if loc="x,622,7,622,9">
            <and loc="x,622,18,622,20" dtype_id="3">
              <varref loc="x,622,11,622,17" name="resetn" dtype_id="3"/>
              <not loc="x,622,21,622,22" dtype_id="3">
                <varref loc="x,622,22,622,26" name="trap" dtype_id="3"/>
              </not>
            </and>
            <begin>
              <begin loc="x,622,28,622,33">
                <if loc="x,623,10,623,12">
                  <or loc="x,623,46,623,48" dtype_id="3">
                    <or loc="x,623,30,623,32" dtype_id="3">
                      <varref loc="x,623,14,623,29" name="mem_do_prefetch" dtype_id="3"/>
                      <varref loc="x,623,33,623,45" name="mem_do_rinst" dtype_id="3"/>
                    </or>
                    <varref loc="x,623,49,623,61" name="mem_do_rdata" dtype_id="3"/>
                  </or>
                  <begin>
                    <stmtexpr loc="x,623,63,623,78">
                      <taskref loc="x,623,63,623,78" name="empty_statement" dtype_id="48"/>
                    </stmtexpr>
                  </begin>
                </if>
                <if loc="x,624,10,624,12">
                  <or loc="x,624,30,624,32" dtype_id="3">
                    <varref loc="x,624,14,624,29" name="mem_do_prefetch" dtype_id="3"/>
                    <varref loc="x,624,33,624,45" name="mem_do_rinst" dtype_id="3"/>
                  </or>
                  <begin>
                    <stmtexpr loc="x,624,47,624,62">
                      <taskref loc="x,624,47,624,62" name="empty_statement" dtype_id="48"/>
                    </stmtexpr>
                  </begin>
                </if>
                <if loc="x,625,10,625,12">
                  <varref loc="x,625,14,625,26" name="mem_do_rdata" dtype_id="3"/>
                  <begin>
                    <stmtexpr loc="x,625,28,625,43">
                      <taskref loc="x,625,28,625,43" name="empty_statement" dtype_id="48"/>
                    </stmtexpr>
                  </begin>
                </if>
                <if loc="x,626,10,626,12">
                  <varref loc="x,626,14,626,26" name="mem_do_wdata" dtype_id="3"/>
                  <begin>
                    <stmtexpr loc="x,626,28,626,43">
                      <taskref loc="x,626,28,626,43" name="empty_statement" dtype_id="48"/>
                    </stmtexpr>
                  </begin>
                </if>
                <if loc="x,627,10,627,12">
                  <or loc="x,627,32,627,34" dtype_id="3">
                    <eq loc="x,627,24,627,26" dtype_id="3">
                      <const loc="x,627,27,627,31" name="2&apos;h2" dtype_id="6"/>
                      <varref loc="x,627,14,627,23" name="mem_state" dtype_id="6"/>
                    </eq>
                    <eq loc="x,627,45,627,47" dtype_id="3">
                      <const loc="x,627,48,627,52" name="2&apos;h3" dtype_id="6"/>
                      <varref loc="x,627,35,627,44" name="mem_state" dtype_id="6"/>
                    </eq>
                  </or>
                  <begin>
                    <stmtexpr loc="x,627,54,627,69">
                      <taskref loc="x,627,54,627,69" name="empty_statement" dtype_id="48"/>
                    </stmtexpr>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="x,631,4,631,13">
        <sentree loc="x,631,14,631,15">
          <senitem loc="x,631,16,631,23" edgeType="POS">
            <varref loc="x,631,24,631,27" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="x,631,29,631,34">
          <if loc="x,632,7,632,9">
            <or loc="x,632,19,632,21" dtype_id="3">
              <not loc="x,632,11,632,12" dtype_id="3">
                <varref loc="x,632,12,632,18" name="resetn" dtype_id="3"/>
              </not>
              <varref loc="x,632,22,632,26" name="trap" dtype_id="3"/>
            </or>
            <begin>
              <begin loc="x,632,28,632,33">
                <if loc="x,633,10,633,12">
                  <not loc="x,633,14,633,15" dtype_id="3">
                    <varref loc="x,633,15,633,21" name="resetn" dtype_id="3"/>
                  </not>
                  <begin>
                    <assigndly loc="x,633,46,633,48" dtype_id="6">
                      <const loc="x,633,49,633,51" name="2&apos;h0" dtype_id="6"/>
                      <varref loc="x,633,36,633,45" name="mem_state" dtype_id="6"/>
                    </assigndly>
                  </begin>
                </if>
                <if loc="x,634,10,634,12">
                  <or loc="x,634,22,634,24" dtype_id="3">
                    <not loc="x,634,14,634,15" dtype_id="3">
                      <varref loc="x,634,15,634,21" name="resetn" dtype_id="3"/>
                    </not>
                    <varref loc="x,634,25,634,34" name="mem_ready" dtype_id="3"/>
                  </or>
                  <begin>
                    <assigndly loc="x,634,46,634,48" dtype_id="3">
                      <const loc="x,634,49,634,51" name="1&apos;h0" dtype_id="3"/>
                      <varref loc="x,634,36,634,45" name="mem_valid" dtype_id="3"/>
                    </assigndly>
                  </begin>
                </if>
                <assigndly loc="x,635,31,635,33" dtype_id="3">
                  <const loc="x,635,34,635,36" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,635,10,635,27" name="mem_la_secondword" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,636,31,636,33" dtype_id="3">
                  <const loc="x,636,34,636,36" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,636,10,636,30" name="prefetched_high_word" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="x,638,12,638,17">
                <if loc="x,639,10,639,12">
                  <or loc="x,639,26,639,28" dtype_id="3">
                    <varref loc="x,639,14,639,25" name="mem_la_read" dtype_id="3"/>
                    <varref loc="x,639,29,639,41" name="mem_la_write" dtype_id="3"/>
                  </or>
                  <begin>
                    <begin loc="x,639,43,639,48">
                      <assigndly loc="x,640,23,640,25" dtype_id="11">
                        <varref loc="x,640,26,640,37" name="mem_la_addr" dtype_id="11"/>
                        <varref loc="x,640,13,640,21" name="mem_addr" dtype_id="11"/>
                      </assigndly>
                      <assigndly loc="x,641,23,641,25" dtype_id="10">
                        <and loc="x,641,39,641,40" dtype_id="10">
                          <varref loc="x,641,26,641,38" name="mem_la_wstrb" dtype_id="10"/>
                          <replicate loc="x,641,43,641,44" dtype_id="10">
                            <varref loc="x,641,44,641,56" name="mem_la_write" dtype_id="3"/>
                            <const loc="x,641,42,641,43" name="32&apos;sh4" dtype_id="2"/>
                          </replicate>
                        </and>
                        <varref loc="x,641,13,641,22" name="mem_wstrb" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <if loc="x,643,10,643,12">
                  <varref loc="x,643,14,643,26" name="mem_la_write" dtype_id="3"/>
                  <begin>
                    <begin loc="x,643,28,643,33">
                      <assigndly loc="x,644,23,644,25" dtype_id="11">
                        <varref loc="x,644,26,644,38" name="mem_la_wdata" dtype_id="11"/>
                        <varref loc="x,644,13,644,22" name="mem_wdata" dtype_id="11"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <case loc="x,647,17,647,21">
                  <varref loc="x,647,23,647,32" name="mem_state" dtype_id="6"/>
                  <caseitem loc="x,649,17,649,18">
                    <const loc="x,649,13,649,17" name="2&apos;h0" dtype_id="6"/>
                    <begin loc="x,649,19,649,24">
                      <if loc="x,650,15,650,17">
                        <or loc="x,650,19,650,20" dtype_id="3">
                          <varref loc="x,650,21,650,36" name="mem_do_prefetch" dtype_id="3"/>
                          <or loc="x,650,19,650,20" dtype_id="3">
                            <varref loc="x,650,38,650,50" name="mem_do_rinst" dtype_id="3"/>
                            <varref loc="x,650,52,650,64" name="mem_do_rdata" dtype_id="3"/>
                          </or>
                        </or>
                        <begin>
                          <begin loc="x,650,75,650,80">
                            <assigndly loc="x,651,28,651,30" dtype_id="3">
                              <const loc="x,651,31,651,32" name="1&apos;h1" dtype_id="3"/>
                              <varref loc="x,651,18,651,27" name="mem_valid" dtype_id="3"/>
                            </assigndly>
                            <assigndly loc="x,652,28,652,30" dtype_id="3">
                              <or loc="x,652,48,652,49" dtype_id="3">
                                <varref loc="x,652,32,652,47" name="mem_do_prefetch" dtype_id="3"/>
                                <varref loc="x,652,50,652,62" name="mem_do_rinst" dtype_id="3"/>
                              </or>
                              <varref loc="x,652,18,652,27" name="mem_instr" dtype_id="3"/>
                            </assigndly>
                            <assigndly loc="x,653,28,653,30" dtype_id="10">
                              <const loc="x,653,31,653,33" name="4&apos;h0" dtype_id="10"/>
                              <varref loc="x,653,18,653,27" name="mem_wstrb" dtype_id="10"/>
                            </assigndly>
                            <assigndly loc="x,654,28,654,30" dtype_id="6">
                              <const loc="x,654,31,654,35" name="2&apos;h1" dtype_id="6"/>
                              <varref loc="x,654,18,654,27" name="mem_state" dtype_id="6"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                      <if loc="x,657,15,657,17">
                        <varref loc="x,657,19,657,31" name="mem_do_wdata" dtype_id="3"/>
                        <begin>
                          <begin loc="x,657,33,657,38">
                            <assigndly loc="x,658,28,658,30" dtype_id="3">
                              <const loc="x,658,31,658,35" name="1&apos;h1" dtype_id="3"/>
                              <varref loc="x,658,18,658,27" name="mem_valid" dtype_id="3"/>
                            </assigndly>
                            <assigndly loc="x,659,28,659,30" dtype_id="3">
                              <const loc="x,659,31,659,35" name="1&apos;h0" dtype_id="3"/>
                              <varref loc="x,659,18,659,27" name="mem_instr" dtype_id="3"/>
                            </assigndly>
                            <assigndly loc="x,660,28,660,30" dtype_id="6">
                              <const loc="x,660,31,660,35" name="2&apos;h2" dtype_id="6"/>
                              <varref loc="x,660,18,660,27" name="mem_state" dtype_id="6"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="x,664,17,664,18">
                    <const loc="x,664,13,664,17" name="2&apos;h1" dtype_id="6"/>
                    <begin loc="x,664,19,664,24">
                      <stmtexpr loc="x,665,16,665,31">
                        <taskref loc="x,665,16,665,31" name="empty_statement" dtype_id="48"/>
                      </stmtexpr>
                      <stmtexpr loc="x,666,16,666,31">
                        <taskref loc="x,666,16,666,31" name="empty_statement" dtype_id="48"/>
                      </stmtexpr>
                      <stmtexpr loc="x,667,16,667,31">
                        <taskref loc="x,667,16,667,31" name="empty_statement" dtype_id="48"/>
                      </stmtexpr>
                      <stmtexpr loc="x,668,16,668,31">
                        <taskref loc="x,668,16,668,31" name="empty_statement" dtype_id="48"/>
                      </stmtexpr>
                      <if loc="x,670,16,670,18">
                        <varref loc="x,670,20,670,28" name="mem_xfer" dtype_id="3"/>
                        <begin>
                          <begin loc="x,670,30,670,35">
                            <begin loc="x,677,24,677,29">
                              <assigndly loc="x,678,40,678,42" dtype_id="3">
                                <const loc="x,678,43,678,44" name="1&apos;h0" dtype_id="3"/>
                                <varref loc="x,678,22,678,31" name="mem_valid" dtype_id="3"/>
                              </assigndly>
                              <assigndly loc="x,679,40,679,42" dtype_id="3">
                                <const loc="x,679,43,679,44" name="1&apos;h0" dtype_id="3"/>
                                <varref loc="x,679,22,679,39" name="mem_la_secondword" dtype_id="3"/>
                              </assigndly>
                              <assigndly loc="x,691,32,691,34" dtype_id="6">
                                <cond loc="x,691,65,691,66" dtype_id="6">
                                  <or loc="x,691,49,691,50" dtype_id="3">
                                    <varref loc="x,691,36,691,48" name="mem_do_rinst" dtype_id="3"/>
                                    <varref loc="x,691,51,691,63" name="mem_do_rdata" dtype_id="3"/>
                                  </or>
                                  <const loc="x,691,67,691,71" name="2&apos;h0" dtype_id="6"/>
                                  <const loc="x,691,74,691,78" name="2&apos;h3" dtype_id="6"/>
                                </cond>
                                <varref loc="x,691,22,691,31" name="mem_state" dtype_id="6"/>
                              </assigndly>
                            </begin>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="x,696,17,696,18">
                    <const loc="x,696,13,696,17" name="2&apos;h2" dtype_id="6"/>
                    <begin loc="x,696,19,696,24">
                      <stmtexpr loc="x,697,16,697,31">
                        <taskref loc="x,697,16,697,31" name="empty_statement" dtype_id="48"/>
                      </stmtexpr>
                      <stmtexpr loc="x,698,16,698,31">
                        <taskref loc="x,698,16,698,31" name="empty_statement" dtype_id="48"/>
                      </stmtexpr>
                      <if loc="x,700,16,700,18">
                        <varref loc="x,700,20,700,28" name="mem_xfer" dtype_id="3"/>
                        <begin>
                          <begin loc="x,700,30,700,35">
                            <assigndly loc="x,701,29,701,31" dtype_id="3">
                              <const loc="x,701,32,701,34" name="1&apos;h0" dtype_id="3"/>
                              <varref loc="x,701,19,701,28" name="mem_valid" dtype_id="3"/>
                            </assigndly>
                            <assigndly loc="x,702,29,702,31" dtype_id="6">
                              <const loc="x,702,32,702,36" name="2&apos;h0" dtype_id="6"/>
                              <varref loc="x,702,19,702,28" name="mem_state" dtype_id="6"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="x,706,17,706,18">
                    <const loc="x,706,13,706,17" name="2&apos;h3" dtype_id="6"/>
                    <begin loc="x,706,19,706,24">
                      <stmtexpr loc="x,707,16,707,31">
                        <taskref loc="x,707,16,707,31" name="empty_statement" dtype_id="48"/>
                      </stmtexpr>
                      <stmtexpr loc="x,708,16,708,31">
                        <taskref loc="x,708,16,708,31" name="empty_statement" dtype_id="48"/>
                      </stmtexpr>
                      <if loc="x,710,16,710,18">
                        <varref loc="x,710,20,710,32" name="mem_do_rinst" dtype_id="3"/>
                        <begin>
                          <begin loc="x,710,34,710,39">
                            <assigndly loc="x,711,29,711,31" dtype_id="6">
                              <const loc="x,711,32,711,36" name="2&apos;h0" dtype_id="6"/>
                              <varref loc="x,711,19,711,28" name="mem_state" dtype_id="6"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="x,716,13,716,20">
                    <begin loc="x,716,22,716,27"/>
                  </caseitem>
                </case>
              </begin>
            </begin>
          </if>
          <if loc="x,720,7,720,9">
            <varref loc="x,720,11,720,37" name="clear_prefetched_high_word" dtype_id="3"/>
            <begin>
              <assigndly loc="x,720,60,720,62" dtype_id="3">
                <const loc="x,720,63,720,64" name="1&apos;h0" dtype_id="3"/>
                <varref loc="x,720,39,720,59" name="prefetched_high_word" dtype_id="3"/>
              </assigndly>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="x,727,8,727,17" name="instr_lui" dtype_id="3" vartype="logic" origName="instr_lui"/>
      <var loc="x,727,19,727,30" name="instr_auipc" dtype_id="3" vartype="logic" origName="instr_auipc"/>
      <var loc="x,727,32,727,41" name="instr_jal" dtype_id="3" vartype="logic" origName="instr_jal"/>
      <var loc="x,727,43,727,53" name="instr_jalr" dtype_id="3" vartype="logic" origName="instr_jalr"/>
      <var loc="x,728,8,728,17" name="instr_beq" dtype_id="3" vartype="logic" origName="instr_beq"/>
      <var loc="x,728,19,728,28" name="instr_bne" dtype_id="3" vartype="logic" origName="instr_bne"/>
      <var loc="x,728,30,728,39" name="instr_blt" dtype_id="3" vartype="logic" origName="instr_blt"/>
      <var loc="x,728,41,728,50" name="instr_bge" dtype_id="3" vartype="logic" origName="instr_bge"/>
      <var loc="x,728,52,728,62" name="instr_bltu" dtype_id="3" vartype="logic" origName="instr_bltu"/>
      <var loc="x,728,64,728,74" name="instr_bgeu" dtype_id="3" vartype="logic" origName="instr_bgeu"/>
      <var loc="x,729,8,729,16" name="instr_lb" dtype_id="3" vartype="logic" origName="instr_lb"/>
      <var loc="x,729,19,729,27" name="instr_lh" dtype_id="3" vartype="logic" origName="instr_lh"/>
      <var loc="x,729,29,729,37" name="instr_lw" dtype_id="3" vartype="logic" origName="instr_lw"/>
      <var loc="x,729,39,729,48" name="instr_lbu" dtype_id="3" vartype="logic" origName="instr_lbu"/>
      <var loc="x,729,50,729,59" name="instr_lhu" dtype_id="3" vartype="logic" origName="instr_lhu"/>
      <var loc="x,729,61,729,69" name="instr_sb" dtype_id="3" vartype="logic" origName="instr_sb"/>
      <var loc="x,729,71,729,79" name="instr_sh" dtype_id="3" vartype="logic" origName="instr_sh"/>
      <var loc="x,729,81,729,89" name="instr_sw" dtype_id="3" vartype="logic" origName="instr_sw"/>
      <var loc="x,730,8,730,18" name="instr_addi" dtype_id="3" vartype="logic" origName="instr_addi"/>
      <var loc="x,730,20,730,30" name="instr_slti" dtype_id="3" vartype="logic" origName="instr_slti"/>
      <var loc="x,730,32,730,43" name="instr_sltiu" dtype_id="3" vartype="logic" origName="instr_sltiu"/>
      <var loc="x,730,45,730,55" name="instr_xori" dtype_id="3" vartype="logic" origName="instr_xori"/>
      <var loc="x,730,57,730,66" name="instr_ori" dtype_id="3" vartype="logic" origName="instr_ori"/>
      <var loc="x,730,68,730,78" name="instr_andi" dtype_id="3" vartype="logic" origName="instr_andi"/>
      <var loc="x,730,80,730,90" name="instr_slli" dtype_id="3" vartype="logic" origName="instr_slli"/>
      <var loc="x,730,92,730,102" name="instr_srli" dtype_id="3" vartype="logic" origName="instr_srli"/>
      <var loc="x,730,104,730,114" name="instr_srai" dtype_id="3" vartype="logic" origName="instr_srai"/>
      <var loc="x,731,8,731,17" name="instr_add" dtype_id="3" vartype="logic" origName="instr_add"/>
      <var loc="x,731,19,731,28" name="instr_sub" dtype_id="3" vartype="logic" origName="instr_sub"/>
      <var loc="x,731,30,731,39" name="instr_sll" dtype_id="3" vartype="logic" origName="instr_sll"/>
      <var loc="x,731,41,731,50" name="instr_slt" dtype_id="3" vartype="logic" origName="instr_slt"/>
      <var loc="x,731,52,731,62" name="instr_sltu" dtype_id="3" vartype="logic" origName="instr_sltu"/>
      <var loc="x,731,64,731,73" name="instr_xor" dtype_id="3" vartype="logic" origName="instr_xor"/>
      <var loc="x,731,75,731,84" name="instr_srl" dtype_id="3" vartype="logic" origName="instr_srl"/>
      <var loc="x,731,86,731,95" name="instr_sra" dtype_id="3" vartype="logic" origName="instr_sra"/>
      <var loc="x,731,97,731,105" name="instr_or" dtype_id="3" vartype="logic" origName="instr_or"/>
      <var loc="x,731,107,731,116" name="instr_and" dtype_id="3" vartype="logic" origName="instr_and"/>
      <var loc="x,732,8,732,21" name="instr_rdcycle" dtype_id="3" vartype="logic" origName="instr_rdcycle"/>
      <var loc="x,732,23,732,37" name="instr_rdcycleh" dtype_id="3" vartype="logic" origName="instr_rdcycleh"/>
      <var loc="x,732,39,732,52" name="instr_rdinstr" dtype_id="3" vartype="logic" origName="instr_rdinstr"/>
      <var loc="x,732,54,732,68" name="instr_rdinstrh" dtype_id="3" vartype="logic" origName="instr_rdinstrh"/>
      <var loc="x,732,70,732,88" name="instr_ecall_ebreak" dtype_id="3" vartype="logic" origName="instr_ecall_ebreak"/>
      <var loc="x,733,8,733,18" name="instr_getq" dtype_id="3" vartype="logic" origName="instr_getq"/>
      <var loc="x,733,20,733,30" name="instr_setq" dtype_id="3" vartype="logic" origName="instr_setq"/>
      <var loc="x,733,32,733,44" name="instr_retirq" dtype_id="3" vartype="logic" origName="instr_retirq"/>
      <var loc="x,733,46,733,59" name="instr_maskirq" dtype_id="3" vartype="logic" origName="instr_maskirq"/>
      <var loc="x,733,61,733,74" name="instr_waitirq" dtype_id="3" vartype="logic" origName="instr_waitirq"/>
      <var loc="x,733,76,733,87" name="instr_timer" dtype_id="3" vartype="logic" origName="instr_timer"/>
      <var loc="x,734,9,734,19" name="instr_trap" dtype_id="3" vartype="logic" origName="instr_trap"/>
      <var loc="x,736,28,736,40" name="decoded_rdst" dtype_id="59" vartype="logic" origName="decoded_rdst"/>
      <var loc="x,736,42,736,55" name="decoded_rsrc1" dtype_id="59" vartype="logic" origName="decoded_rsrc1"/>
      <var loc="x,736,57,736,70" name="decoded_rsrc2" dtype_id="59" vartype="logic" origName="decoded_rsrc2"/>
      <var loc="x,737,15,737,26" name="decoded_imm" dtype_id="11" vartype="logic" origName="decoded_imm"/>
      <var loc="x,737,28,737,42" name="decoded_imm_uj" dtype_id="11" vartype="logic" origName="decoded_imm_uj"/>
      <var loc="x,738,8,738,23" name="decoder_trigger" dtype_id="3" vartype="logic" origName="decoder_trigger"/>
      <var loc="x,739,8,739,25" name="decoder_trigger_q" dtype_id="3" vartype="logic" origName="decoder_trigger_q"/>
      <var loc="x,740,8,740,30" name="decoder_pseudo_trigger" dtype_id="3" vartype="logic" origName="decoder_pseudo_trigger"/>
      <var loc="x,741,8,741,32" name="decoder_pseudo_trigger_q" dtype_id="3" vartype="logic" origName="decoder_pseudo_trigger_q"/>
      <var loc="x,742,8,742,24" name="compressed_instr" dtype_id="3" vartype="logic" origName="compressed_instr"/>
      <var loc="x,744,8,744,24" name="is_lui_auipc_jal" dtype_id="3" vartype="logic" origName="is_lui_auipc_jal"/>
      <var loc="x,745,8,745,27" name="is_lb_lh_lw_lbu_lhu" dtype_id="3" vartype="logic" origName="is_lb_lh_lw_lbu_lhu"/>
      <var loc="x,746,8,746,25" name="is_slli_srli_srai" dtype_id="3" vartype="logic" origName="is_slli_srli_srai"/>
      <var loc="x,747,8,747,45" name="is_jalr_addi_slti_sltiu_xori_ori_andi" dtype_id="3" vartype="logic" origName="is_jalr_addi_slti_sltiu_xori_ori_andi"/>
      <var loc="x,748,8,748,19" name="is_sb_sh_sw" dtype_id="3" vartype="logic" origName="is_sb_sh_sw"/>
      <var loc="x,749,8,749,22" name="is_sll_srl_sra" dtype_id="3" vartype="logic" origName="is_sll_srl_sra"/>
      <var loc="x,750,8,750,42" name="is_lui_auipc_jal_jalr_addi_add_sub" dtype_id="3" vartype="logic" origName="is_lui_auipc_jal_jalr_addi_add_sub"/>
      <var loc="x,751,8,751,23" name="is_slti_blt_slt" dtype_id="3" vartype="logic" origName="is_slti_blt_slt"/>
      <var loc="x,752,8,752,26" name="is_sltiu_bltu_sltu" dtype_id="3" vartype="logic" origName="is_sltiu_bltu_sltu"/>
      <var loc="x,753,8,753,36" name="is_beq_bne_blt_bge_bltu_bgeu" dtype_id="3" vartype="logic" origName="is_beq_bne_blt_bge_bltu_bgeu"/>
      <var loc="x,754,8,754,21" name="is_lbu_lhu_lw" dtype_id="3" vartype="logic" origName="is_lbu_lhu_lw"/>
      <var loc="x,755,8,755,22" name="is_alu_reg_imm" dtype_id="3" vartype="logic" origName="is_alu_reg_imm"/>
      <var loc="x,756,8,756,22" name="is_alu_reg_reg" dtype_id="3" vartype="logic" origName="is_alu_reg_reg"/>
      <var loc="x,757,8,757,18" name="is_compare" dtype_id="3" vartype="logic" origName="is_compare"/>
      <always loc="x,772,4,772,13">
        <sentree loc="x,772,14,772,15">
          <senitem loc="x,772,16,772,23" edgeType="POS">
            <varref loc="x,772,24,772,27" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="x,772,29,772,34">
          <assigndly loc="x,773,42,773,44" dtype_id="3">
            <or loc="x,773,45,773,46" dtype_id="3">
              <varref loc="x,773,47,773,56" name="instr_lui" dtype_id="3"/>
              <or loc="x,773,45,773,46" dtype_id="3">
                <varref loc="x,773,58,773,69" name="instr_auipc" dtype_id="3"/>
                <varref loc="x,773,71,773,80" name="instr_jal" dtype_id="3"/>
              </or>
            </or>
            <varref loc="x,773,7,773,23" name="is_lui_auipc_jal" dtype_id="3"/>
          </assigndly>
          <assigndly loc="x,774,42,774,44" dtype_id="3">
            <or loc="x,774,45,774,46" dtype_id="3">
              <varref loc="x,774,47,774,56" name="instr_lui" dtype_id="3"/>
              <or loc="x,774,45,774,46" dtype_id="3">
                <varref loc="x,774,58,774,69" name="instr_auipc" dtype_id="3"/>
                <or loc="x,774,45,774,46" dtype_id="3">
                  <varref loc="x,774,71,774,80" name="instr_jal" dtype_id="3"/>
                  <or loc="x,774,45,774,46" dtype_id="3">
                    <varref loc="x,774,82,774,92" name="instr_jalr" dtype_id="3"/>
                    <or loc="x,774,45,774,46" dtype_id="3">
                      <varref loc="x,774,94,774,104" name="instr_addi" dtype_id="3"/>
                      <or loc="x,774,45,774,46" dtype_id="3">
                        <varref loc="x,774,106,774,115" name="instr_add" dtype_id="3"/>
                        <varref loc="x,774,117,774,126" name="instr_sub" dtype_id="3"/>
                      </or>
                    </or>
                  </or>
                </or>
              </or>
            </or>
            <varref loc="x,774,7,774,41" name="is_lui_auipc_jal_jalr_addi_add_sub" dtype_id="3"/>
          </assigndly>
          <assigndly loc="x,775,42,775,44" dtype_id="3">
            <or loc="x,775,45,775,46" dtype_id="3">
              <varref loc="x,775,47,775,57" name="instr_slti" dtype_id="3"/>
              <or loc="x,775,45,775,46" dtype_id="3">
                <varref loc="x,775,59,775,68" name="instr_blt" dtype_id="3"/>
                <varref loc="x,775,70,775,79" name="instr_slt" dtype_id="3"/>
              </or>
            </or>
            <varref loc="x,775,7,775,22" name="is_slti_blt_slt" dtype_id="3"/>
          </assigndly>
          <assigndly loc="x,776,42,776,44" dtype_id="3">
            <or loc="x,776,45,776,46" dtype_id="3">
              <varref loc="x,776,47,776,58" name="instr_sltiu" dtype_id="3"/>
              <or loc="x,776,45,776,46" dtype_id="3">
                <varref loc="x,776,60,776,70" name="instr_bltu" dtype_id="3"/>
                <varref loc="x,776,72,776,82" name="instr_sltu" dtype_id="3"/>
              </or>
            </or>
            <varref loc="x,776,7,776,25" name="is_sltiu_bltu_sltu" dtype_id="3"/>
          </assigndly>
          <assigndly loc="x,777,42,777,44" dtype_id="3">
            <or loc="x,777,45,777,46" dtype_id="3">
              <varref loc="x,777,47,777,56" name="instr_lbu" dtype_id="3"/>
              <or loc="x,777,45,777,46" dtype_id="3">
                <varref loc="x,777,58,777,67" name="instr_lhu" dtype_id="3"/>
                <varref loc="x,777,69,777,77" name="instr_lw" dtype_id="3"/>
              </or>
            </or>
            <varref loc="x,777,7,777,20" name="is_lbu_lhu_lw" dtype_id="3"/>
          </assigndly>
          <assigndly loc="x,778,42,778,44" dtype_id="3">
            <or loc="x,778,45,778,46" dtype_id="3">
              <varref loc="x,778,47,778,75" name="is_beq_bne_blt_bge_bltu_bgeu" dtype_id="3"/>
              <or loc="x,778,45,778,46" dtype_id="3">
                <varref loc="x,778,77,778,87" name="instr_slti" dtype_id="3"/>
                <or loc="x,778,45,778,46" dtype_id="3">
                  <varref loc="x,778,89,778,98" name="instr_slt" dtype_id="3"/>
                  <or loc="x,778,45,778,46" dtype_id="3">
                    <varref loc="x,778,100,778,111" name="instr_sltiu" dtype_id="3"/>
                    <varref loc="x,778,113,778,123" name="instr_sltu" dtype_id="3"/>
                  </or>
                </or>
              </or>
            </or>
            <varref loc="x,778,7,778,17" name="is_compare" dtype_id="3"/>
          </assigndly>
          <if loc="x,780,7,780,9">
            <and loc="x,780,24,780,26" dtype_id="3">
              <varref loc="x,780,11,780,23" name="mem_do_rinst" dtype_id="3"/>
              <varref loc="x,780,27,780,35" name="mem_done" dtype_id="3"/>
            </and>
            <begin>
              <begin loc="x,780,37,780,42">
                <assigndly loc="x,781,24,781,26" dtype_id="3">
                  <eq loc="x,781,50,781,52" dtype_id="3">
                    <const loc="x,781,53,781,63" name="7&apos;h37" dtype_id="72"/>
                    <sel loc="x,781,44,781,45" dtype_id="72">
                      <varref loc="x,781,27,781,44" name="mem_rdata_latched" dtype_id="11"/>
                      <const loc="x,781,47,781,48" name="5&apos;h0" dtype_id="42"/>
                      <const loc="x,781,45,781,46" name="32&apos;h7" dtype_id="11"/>
                    </sel>
                  </eq>
                  <varref loc="x,781,10,781,19" name="instr_lui" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,782,24,782,26" dtype_id="3">
                  <eq loc="x,782,50,782,52" dtype_id="3">
                    <const loc="x,782,53,782,63" name="7&apos;h17" dtype_id="72"/>
                    <sel loc="x,782,44,782,45" dtype_id="72">
                      <varref loc="x,782,27,782,44" name="mem_rdata_latched" dtype_id="11"/>
                      <const loc="x,782,47,782,48" name="5&apos;h0" dtype_id="42"/>
                      <const loc="x,782,45,782,46" name="32&apos;h7" dtype_id="11"/>
                    </sel>
                  </eq>
                  <varref loc="x,782,10,782,21" name="instr_auipc" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,783,24,783,26" dtype_id="3">
                  <eq loc="x,783,50,783,52" dtype_id="3">
                    <const loc="x,783,53,783,63" name="7&apos;h6f" dtype_id="72"/>
                    <sel loc="x,783,44,783,45" dtype_id="72">
                      <varref loc="x,783,27,783,44" name="mem_rdata_latched" dtype_id="11"/>
                      <const loc="x,783,47,783,48" name="5&apos;h0" dtype_id="42"/>
                      <const loc="x,783,45,783,46" name="32&apos;h7" dtype_id="11"/>
                    </sel>
                  </eq>
                  <varref loc="x,783,10,783,19" name="instr_jal" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,784,24,784,26" dtype_id="3">
                  <and loc="x,784,64,784,66" dtype_id="3">
                    <eq loc="x,784,50,784,52" dtype_id="3">
                      <const loc="x,784,53,784,63" name="7&apos;h67" dtype_id="72"/>
                      <sel loc="x,784,44,784,45" dtype_id="72">
                        <varref loc="x,784,27,784,44" name="mem_rdata_latched" dtype_id="11"/>
                        <const loc="x,784,47,784,48" name="5&apos;h0" dtype_id="42"/>
                        <const loc="x,784,45,784,46" name="32&apos;h7" dtype_id="11"/>
                      </sel>
                    </eq>
                    <eq loc="x,784,92,784,94" dtype_id="3">
                      <const loc="x,784,95,784,101" name="3&apos;h0" dtype_id="4"/>
                      <sel loc="x,784,84,784,85" dtype_id="4">
                        <varref loc="x,784,67,784,84" name="mem_rdata_latched" dtype_id="11"/>
                        <const loc="x,784,88,784,90" name="5&apos;hc" dtype_id="42"/>
                        <const loc="x,784,85,784,87" name="32&apos;h3" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,784,10,784,20" name="instr_jalr" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,785,24,785,26" dtype_id="3">
                  <const loc="x,785,106,785,108" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,785,10,785,22" name="instr_retirq" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,786,24,786,26" dtype_id="3">
                  <const loc="x,786,106,786,108" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,786,10,786,23" name="instr_waitirq" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,788,39,788,41" dtype_id="3">
                  <eq loc="x,788,65,788,67" dtype_id="3">
                    <const loc="x,788,68,788,78" name="7&apos;h63" dtype_id="72"/>
                    <sel loc="x,788,59,788,60" dtype_id="72">
                      <varref loc="x,788,42,788,59" name="mem_rdata_latched" dtype_id="11"/>
                      <const loc="x,788,62,788,63" name="5&apos;h0" dtype_id="42"/>
                      <const loc="x,788,60,788,61" name="32&apos;h7" dtype_id="11"/>
                    </sel>
                  </eq>
                  <varref loc="x,788,10,788,38" name="is_beq_bne_blt_bge_bltu_bgeu" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,789,39,789,41" dtype_id="3">
                  <eq loc="x,789,65,789,67" dtype_id="3">
                    <const loc="x,789,68,789,78" name="7&apos;h3" dtype_id="72"/>
                    <sel loc="x,789,59,789,60" dtype_id="72">
                      <varref loc="x,789,42,789,59" name="mem_rdata_latched" dtype_id="11"/>
                      <const loc="x,789,62,789,63" name="5&apos;h0" dtype_id="42"/>
                      <const loc="x,789,60,789,61" name="32&apos;h7" dtype_id="11"/>
                    </sel>
                  </eq>
                  <varref loc="x,789,10,789,29" name="is_lb_lh_lw_lbu_lhu" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,790,39,790,41" dtype_id="3">
                  <eq loc="x,790,65,790,67" dtype_id="3">
                    <const loc="x,790,68,790,78" name="7&apos;h23" dtype_id="72"/>
                    <sel loc="x,790,59,790,60" dtype_id="72">
                      <varref loc="x,790,42,790,59" name="mem_rdata_latched" dtype_id="11"/>
                      <const loc="x,790,62,790,63" name="5&apos;h0" dtype_id="42"/>
                      <const loc="x,790,60,790,61" name="32&apos;h7" dtype_id="11"/>
                    </sel>
                  </eq>
                  <varref loc="x,790,10,790,21" name="is_sb_sh_sw" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,791,39,791,41" dtype_id="3">
                  <eq loc="x,791,65,791,67" dtype_id="3">
                    <const loc="x,791,68,791,78" name="7&apos;h13" dtype_id="72"/>
                    <sel loc="x,791,59,791,60" dtype_id="72">
                      <varref loc="x,791,42,791,59" name="mem_rdata_latched" dtype_id="11"/>
                      <const loc="x,791,62,791,63" name="5&apos;h0" dtype_id="42"/>
                      <const loc="x,791,60,791,61" name="32&apos;h7" dtype_id="11"/>
                    </sel>
                  </eq>
                  <varref loc="x,791,10,791,24" name="is_alu_reg_imm" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,792,39,792,41" dtype_id="3">
                  <eq loc="x,792,65,792,67" dtype_id="3">
                    <const loc="x,792,68,792,78" name="7&apos;h33" dtype_id="72"/>
                    <sel loc="x,792,59,792,60" dtype_id="72">
                      <varref loc="x,792,42,792,59" name="mem_rdata_latched" dtype_id="11"/>
                      <const loc="x,792,62,792,63" name="5&apos;h0" dtype_id="42"/>
                      <const loc="x,792,60,792,61" name="32&apos;h7" dtype_id="11"/>
                    </sel>
                  </eq>
                  <varref loc="x,792,10,792,24" name="is_alu_reg_reg" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,798,30,798,32" dtype_id="105">
                  <sel loc="x,797,32,797,33" dtype_id="105">
                    <extends loc="x,798,37,798,44" dtype_id="2" width="32" widthminv="21">
                      <concat loc="x,798,70,798,71" dtype_id="106">
                        <sel loc="x,798,63,798,64" dtype_id="85">
                          <varref loc="x,798,46,798,63" name="mem_rdata_latched" dtype_id="11"/>
                          <const loc="x,798,67,798,69" name="5&apos;hc" dtype_id="42"/>
                          <const loc="x,798,64,798,66" name="32&apos;h14" dtype_id="11"/>
                        </sel>
                        <const loc="x,798,72,798,76" name="1&apos;h0" dtype_id="3"/>
                      </concat>
                    </extends>
                    <const loc="x,797,32,797,33" name="32&apos;h14" dtype_id="11"/>
                    <const loc="x,797,32,797,33" name="32&apos;hc" dtype_id="11"/>
                  </sel>
                  <sel loc="x,794,25,794,26" dtype_id="105">
                    <varref loc="x,794,11,794,25" name="decoded_imm_uj" dtype_id="11"/>
                    <const loc="x,794,29,794,31" name="5&apos;h14" dtype_id="42"/>
                    <const loc="x,794,26,794,28" name="32&apos;hc" dtype_id="11"/>
                  </sel>
                </assigndly>
                <assigndly loc="x,798,30,798,32" dtype_id="12">
                  <sel loc="x,796,29,796,30" dtype_id="12">
                    <extends loc="x,798,37,798,44" dtype_id="2" width="32" widthminv="21">
                      <concat loc="x,798,70,798,71" dtype_id="106">
                        <sel loc="x,798,63,798,64" dtype_id="85">
                          <varref loc="x,798,46,798,63" name="mem_rdata_latched" dtype_id="11"/>
                          <const loc="x,798,67,798,69" name="5&apos;hc" dtype_id="42"/>
                          <const loc="x,798,64,798,66" name="32&apos;h14" dtype_id="11"/>
                        </sel>
                        <const loc="x,798,72,798,76" name="1&apos;h0" dtype_id="3"/>
                      </concat>
                    </extends>
                    <const loc="x,796,29,796,30" name="32&apos;ha" dtype_id="11"/>
                    <const loc="x,796,29,796,30" name="32&apos;ha" dtype_id="11"/>
                  </sel>
                  <sel loc="x,795,25,795,26" dtype_id="12">
                    <varref loc="x,795,11,795,25" name="decoded_imm_uj" dtype_id="11"/>
                    <const loc="x,795,29,795,30" name="5&apos;h1" dtype_id="42"/>
                    <const loc="x,795,26,795,28" name="32&apos;ha" dtype_id="11"/>
                  </sel>
                </assigndly>
                <assigndly loc="x,798,30,798,32" dtype_id="3">
                  <sel loc="x,795,31,795,32" dtype_id="3">
                    <extends loc="x,798,37,798,44" dtype_id="2" width="32" widthminv="21">
                      <concat loc="x,798,70,798,71" dtype_id="106">
                        <sel loc="x,798,63,798,64" dtype_id="85">
                          <varref loc="x,798,46,798,63" name="mem_rdata_latched" dtype_id="11"/>
                          <const loc="x,798,67,798,69" name="5&apos;hc" dtype_id="42"/>
                          <const loc="x,798,64,798,66" name="32&apos;h14" dtype_id="11"/>
                        </sel>
                        <const loc="x,798,72,798,76" name="1&apos;h0" dtype_id="3"/>
                      </concat>
                    </extends>
                    <const loc="x,795,31,795,32" name="32&apos;h9" dtype_id="11"/>
                    <const loc="x,795,31,795,32" name="32&apos;h1" dtype_id="11"/>
                  </sel>
                  <sel loc="x,796,25,796,26" dtype_id="3">
                    <varref loc="x,796,11,796,25" name="decoded_imm_uj" dtype_id="11"/>
                    <const loc="x,796,26,796,28" name="5&apos;hb" dtype_id="42"/>
                    <const loc="x,796,25,796,26" name="32&apos;h1" dtype_id="11"/>
                  </sel>
                </assigndly>
                <assigndly loc="x,798,30,798,32" dtype_id="27">
                  <sel loc="x,794,32,794,33" dtype_id="27">
                    <extends loc="x,798,37,798,44" dtype_id="2" width="32" widthminv="21">
                      <concat loc="x,798,70,798,71" dtype_id="106">
                        <sel loc="x,798,63,798,64" dtype_id="85">
                          <varref loc="x,798,46,798,63" name="mem_rdata_latched" dtype_id="11"/>
                          <const loc="x,798,67,798,69" name="5&apos;hc" dtype_id="42"/>
                          <const loc="x,798,64,798,66" name="32&apos;h14" dtype_id="11"/>
                        </sel>
                        <const loc="x,798,72,798,76" name="1&apos;h0" dtype_id="3"/>
                      </concat>
                    </extends>
                    <const loc="x,794,32,794,33" name="32&apos;h1" dtype_id="11"/>
                    <const loc="x,794,32,794,33" name="32&apos;h8" dtype_id="11"/>
                  </sel>
                  <sel loc="x,797,25,797,26" dtype_id="27">
                    <varref loc="x,797,11,797,25" name="decoded_imm_uj" dtype_id="11"/>
                    <const loc="x,797,29,797,31" name="5&apos;hc" dtype_id="42"/>
                    <const loc="x,797,26,797,28" name="32&apos;h8" dtype_id="11"/>
                  </sel>
                </assigndly>
                <assigndly loc="x,798,30,798,32" dtype_id="3">
                  <sel loc="x,794,32,794,33" dtype_id="3">
                    <extends loc="x,798,37,798,44" dtype_id="2" width="32" widthminv="21">
                      <concat loc="x,798,70,798,71" dtype_id="106">
                        <sel loc="x,798,63,798,64" dtype_id="85">
                          <varref loc="x,798,46,798,63" name="mem_rdata_latched" dtype_id="11"/>
                          <const loc="x,798,67,798,69" name="5&apos;hc" dtype_id="42"/>
                          <const loc="x,798,64,798,66" name="32&apos;h14" dtype_id="11"/>
                        </sel>
                        <const loc="x,798,72,798,76" name="1&apos;h0" dtype_id="3"/>
                      </concat>
                    </extends>
                    <const loc="x,794,32,794,33" name="32&apos;h0" dtype_id="11"/>
                    <const loc="x,794,32,794,33" name="32&apos;h1" dtype_id="11"/>
                  </sel>
                  <sel loc="x,798,25,798,26" dtype_id="3">
                    <varref loc="x,798,11,798,25" name="decoded_imm_uj" dtype_id="11"/>
                    <const loc="x,798,26,798,27" name="5&apos;h0" dtype_id="42"/>
                    <const loc="x,798,25,798,26" name="32&apos;h1" dtype_id="11"/>
                  </sel>
                </assigndly>
                <assigndly loc="x,800,24,800,26" dtype_id="59">
                  <sel loc="x,800,44,800,45" dtype_id="59">
                    <varref loc="x,800,27,800,44" name="mem_rdata_latched" dtype_id="11"/>
                    <const loc="x,800,48,800,49" name="5&apos;h7" dtype_id="42"/>
                    <const loc="x,800,45,800,47" name="32&apos;h5" dtype_id="11"/>
                  </sel>
                  <varref loc="x,800,10,800,22" name="decoded_rdst" dtype_id="59"/>
                </assigndly>
                <assigndly loc="x,801,24,801,26" dtype_id="59">
                  <sel loc="x,801,44,801,45" dtype_id="59">
                    <varref loc="x,801,27,801,44" name="mem_rdata_latched" dtype_id="11"/>
                    <const loc="x,801,48,801,50" name="5&apos;hf" dtype_id="42"/>
                    <const loc="x,801,45,801,47" name="32&apos;h5" dtype_id="11"/>
                  </sel>
                  <varref loc="x,801,10,801,23" name="decoded_rsrc1" dtype_id="59"/>
                </assigndly>
                <assigndly loc="x,802,24,802,26" dtype_id="59">
                  <sel loc="x,802,44,802,45" dtype_id="59">
                    <varref loc="x,802,27,802,44" name="mem_rdata_latched" dtype_id="11"/>
                    <const loc="x,802,48,802,50" name="5&apos;h14" dtype_id="42"/>
                    <const loc="x,802,45,802,47" name="32&apos;h5" dtype_id="11"/>
                  </sel>
                  <varref loc="x,802,10,802,23" name="decoded_rsrc2" dtype_id="59"/>
                </assigndly>
                <assigndly loc="x,810,27,810,29" dtype_id="3">
                  <const loc="x,810,30,810,31" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,810,10,810,26" name="compressed_instr" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
          <if loc="x,971,7,971,9">
            <and loc="x,971,27,971,29" dtype_id="3">
              <varref loc="x,971,11,971,26" name="decoder_trigger" dtype_id="3"/>
              <not loc="x,971,30,971,31" dtype_id="3">
                <varref loc="x,971,31,971,53" name="decoder_pseudo_trigger" dtype_id="3"/>
              </not>
            </and>
            <begin>
              <begin loc="x,971,55,971,60">
                <assigndly loc="x,972,22,972,24" dtype_id="11">
                  <const loc="x,972,51,972,54" name="32&apos;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" dtype_id="11"/>
                  <varref loc="x,972,10,972,19" name="pcpi_insn" dtype_id="11"/>
                </assigndly>
                <assigndly loc="x,974,22,974,24" dtype_id="3">
                  <and loc="x,974,54,974,56" dtype_id="3">
                    <varref loc="x,974,25,974,53" name="is_beq_bne_blt_bge_bltu_bgeu" dtype_id="3"/>
                    <eq loc="x,974,76,974,78" dtype_id="3">
                      <const loc="x,974,79,974,85" name="3&apos;h0" dtype_id="4"/>
                      <sel loc="x,974,68,974,69" dtype_id="4">
                        <varref loc="x,974,57,974,68" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,974,72,974,74" name="5&apos;hc" dtype_id="42"/>
                        <const loc="x,974,69,974,71" name="32&apos;h3" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,974,10,974,19" name="instr_beq" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,975,22,975,24" dtype_id="3">
                  <and loc="x,975,54,975,56" dtype_id="3">
                    <varref loc="x,975,25,975,53" name="is_beq_bne_blt_bge_bltu_bgeu" dtype_id="3"/>
                    <eq loc="x,975,76,975,78" dtype_id="3">
                      <const loc="x,975,79,975,85" name="3&apos;h1" dtype_id="4"/>
                      <sel loc="x,975,68,975,69" dtype_id="4">
                        <varref loc="x,975,57,975,68" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,975,72,975,74" name="5&apos;hc" dtype_id="42"/>
                        <const loc="x,975,69,975,71" name="32&apos;h3" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,975,10,975,19" name="instr_bne" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,976,22,976,24" dtype_id="3">
                  <and loc="x,976,54,976,56" dtype_id="3">
                    <varref loc="x,976,25,976,53" name="is_beq_bne_blt_bge_bltu_bgeu" dtype_id="3"/>
                    <eq loc="x,976,76,976,78" dtype_id="3">
                      <const loc="x,976,79,976,85" name="3&apos;h4" dtype_id="4"/>
                      <sel loc="x,976,68,976,69" dtype_id="4">
                        <varref loc="x,976,57,976,68" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,976,72,976,74" name="5&apos;hc" dtype_id="42"/>
                        <const loc="x,976,69,976,71" name="32&apos;h3" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,976,10,976,19" name="instr_blt" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,977,22,977,24" dtype_id="3">
                  <and loc="x,977,54,977,56" dtype_id="3">
                    <varref loc="x,977,25,977,53" name="is_beq_bne_blt_bge_bltu_bgeu" dtype_id="3"/>
                    <eq loc="x,977,76,977,78" dtype_id="3">
                      <const loc="x,977,79,977,85" name="3&apos;h5" dtype_id="4"/>
                      <sel loc="x,977,68,977,69" dtype_id="4">
                        <varref loc="x,977,57,977,68" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,977,72,977,74" name="5&apos;hc" dtype_id="42"/>
                        <const loc="x,977,69,977,71" name="32&apos;h3" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,977,10,977,19" name="instr_bge" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,978,22,978,24" dtype_id="3">
                  <and loc="x,978,54,978,56" dtype_id="3">
                    <varref loc="x,978,25,978,53" name="is_beq_bne_blt_bge_bltu_bgeu" dtype_id="3"/>
                    <eq loc="x,978,76,978,78" dtype_id="3">
                      <const loc="x,978,79,978,85" name="3&apos;h6" dtype_id="4"/>
                      <sel loc="x,978,68,978,69" dtype_id="4">
                        <varref loc="x,978,57,978,68" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,978,72,978,74" name="5&apos;hc" dtype_id="42"/>
                        <const loc="x,978,69,978,71" name="32&apos;h3" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,978,10,978,20" name="instr_bltu" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,979,22,979,24" dtype_id="3">
                  <and loc="x,979,54,979,56" dtype_id="3">
                    <varref loc="x,979,25,979,53" name="is_beq_bne_blt_bge_bltu_bgeu" dtype_id="3"/>
                    <eq loc="x,979,76,979,78" dtype_id="3">
                      <const loc="x,979,79,979,85" name="3&apos;h7" dtype_id="4"/>
                      <sel loc="x,979,68,979,69" dtype_id="4">
                        <varref loc="x,979,57,979,68" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,979,72,979,74" name="5&apos;hc" dtype_id="42"/>
                        <const loc="x,979,69,979,71" name="32&apos;h3" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,979,10,979,20" name="instr_bgeu" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,981,22,981,24" dtype_id="3">
                  <and loc="x,981,45,981,47" dtype_id="3">
                    <varref loc="x,981,25,981,44" name="is_lb_lh_lw_lbu_lhu" dtype_id="3"/>
                    <eq loc="x,981,67,981,69" dtype_id="3">
                      <const loc="x,981,70,981,76" name="3&apos;h0" dtype_id="4"/>
                      <sel loc="x,981,59,981,60" dtype_id="4">
                        <varref loc="x,981,48,981,59" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,981,63,981,65" name="5&apos;hc" dtype_id="42"/>
                        <const loc="x,981,60,981,62" name="32&apos;h3" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,981,10,981,18" name="instr_lb" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,982,22,982,24" dtype_id="3">
                  <and loc="x,982,45,982,47" dtype_id="3">
                    <varref loc="x,982,25,982,44" name="is_lb_lh_lw_lbu_lhu" dtype_id="3"/>
                    <eq loc="x,982,67,982,69" dtype_id="3">
                      <const loc="x,982,70,982,76" name="3&apos;h1" dtype_id="4"/>
                      <sel loc="x,982,59,982,60" dtype_id="4">
                        <varref loc="x,982,48,982,59" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,982,63,982,65" name="5&apos;hc" dtype_id="42"/>
                        <const loc="x,982,60,982,62" name="32&apos;h3" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,982,10,982,18" name="instr_lh" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,983,22,983,24" dtype_id="3">
                  <and loc="x,983,45,983,47" dtype_id="3">
                    <varref loc="x,983,25,983,44" name="is_lb_lh_lw_lbu_lhu" dtype_id="3"/>
                    <eq loc="x,983,67,983,69" dtype_id="3">
                      <const loc="x,983,70,983,76" name="3&apos;h2" dtype_id="4"/>
                      <sel loc="x,983,59,983,60" dtype_id="4">
                        <varref loc="x,983,48,983,59" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,983,63,983,65" name="5&apos;hc" dtype_id="42"/>
                        <const loc="x,983,60,983,62" name="32&apos;h3" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,983,10,983,18" name="instr_lw" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,984,22,984,24" dtype_id="3">
                  <and loc="x,984,45,984,47" dtype_id="3">
                    <varref loc="x,984,25,984,44" name="is_lb_lh_lw_lbu_lhu" dtype_id="3"/>
                    <eq loc="x,984,67,984,69" dtype_id="3">
                      <const loc="x,984,70,984,76" name="3&apos;h4" dtype_id="4"/>
                      <sel loc="x,984,59,984,60" dtype_id="4">
                        <varref loc="x,984,48,984,59" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,984,63,984,65" name="5&apos;hc" dtype_id="42"/>
                        <const loc="x,984,60,984,62" name="32&apos;h3" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,984,10,984,19" name="instr_lbu" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,985,22,985,24" dtype_id="3">
                  <and loc="x,985,45,985,47" dtype_id="3">
                    <varref loc="x,985,25,985,44" name="is_lb_lh_lw_lbu_lhu" dtype_id="3"/>
                    <eq loc="x,985,67,985,69" dtype_id="3">
                      <const loc="x,985,70,985,76" name="3&apos;h5" dtype_id="4"/>
                      <sel loc="x,985,59,985,60" dtype_id="4">
                        <varref loc="x,985,48,985,59" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,985,63,985,65" name="5&apos;hc" dtype_id="42"/>
                        <const loc="x,985,60,985,62" name="32&apos;h3" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,985,10,985,19" name="instr_lhu" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,987,22,987,24" dtype_id="3">
                  <and loc="x,987,37,987,39" dtype_id="3">
                    <varref loc="x,987,25,987,36" name="is_sb_sh_sw" dtype_id="3"/>
                    <eq loc="x,987,59,987,61" dtype_id="3">
                      <const loc="x,987,62,987,68" name="3&apos;h0" dtype_id="4"/>
                      <sel loc="x,987,51,987,52" dtype_id="4">
                        <varref loc="x,987,40,987,51" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,987,55,987,57" name="5&apos;hc" dtype_id="42"/>
                        <const loc="x,987,52,987,54" name="32&apos;h3" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,987,10,987,18" name="instr_sb" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,988,22,988,24" dtype_id="3">
                  <and loc="x,988,37,988,39" dtype_id="3">
                    <varref loc="x,988,25,988,36" name="is_sb_sh_sw" dtype_id="3"/>
                    <eq loc="x,988,59,988,61" dtype_id="3">
                      <const loc="x,988,62,988,68" name="3&apos;h1" dtype_id="4"/>
                      <sel loc="x,988,51,988,52" dtype_id="4">
                        <varref loc="x,988,40,988,51" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,988,55,988,57" name="5&apos;hc" dtype_id="42"/>
                        <const loc="x,988,52,988,54" name="32&apos;h3" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,988,10,988,18" name="instr_sh" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,989,22,989,24" dtype_id="3">
                  <and loc="x,989,37,989,39" dtype_id="3">
                    <varref loc="x,989,25,989,36" name="is_sb_sh_sw" dtype_id="3"/>
                    <eq loc="x,989,59,989,61" dtype_id="3">
                      <const loc="x,989,62,989,68" name="3&apos;h2" dtype_id="4"/>
                      <sel loc="x,989,51,989,52" dtype_id="4">
                        <varref loc="x,989,40,989,51" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,989,55,989,57" name="5&apos;hc" dtype_id="42"/>
                        <const loc="x,989,52,989,54" name="32&apos;h3" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,989,10,989,18" name="instr_sw" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,991,22,991,24" dtype_id="3">
                  <and loc="x,991,40,991,42" dtype_id="3">
                    <varref loc="x,991,25,991,39" name="is_alu_reg_imm" dtype_id="3"/>
                    <eq loc="x,991,62,991,64" dtype_id="3">
                      <const loc="x,991,65,991,71" name="3&apos;h0" dtype_id="4"/>
                      <sel loc="x,991,54,991,55" dtype_id="4">
                        <varref loc="x,991,43,991,54" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,991,58,991,60" name="5&apos;hc" dtype_id="42"/>
                        <const loc="x,991,55,991,57" name="32&apos;h3" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,991,10,991,20" name="instr_addi" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,992,22,992,24" dtype_id="3">
                  <and loc="x,992,40,992,42" dtype_id="3">
                    <varref loc="x,992,25,992,39" name="is_alu_reg_imm" dtype_id="3"/>
                    <eq loc="x,992,62,992,64" dtype_id="3">
                      <const loc="x,992,65,992,71" name="3&apos;h2" dtype_id="4"/>
                      <sel loc="x,992,54,992,55" dtype_id="4">
                        <varref loc="x,992,43,992,54" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,992,58,992,60" name="5&apos;hc" dtype_id="42"/>
                        <const loc="x,992,55,992,57" name="32&apos;h3" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,992,10,992,20" name="instr_slti" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,993,22,993,24" dtype_id="3">
                  <and loc="x,993,40,993,42" dtype_id="3">
                    <varref loc="x,993,25,993,39" name="is_alu_reg_imm" dtype_id="3"/>
                    <eq loc="x,993,62,993,64" dtype_id="3">
                      <const loc="x,993,65,993,71" name="3&apos;h3" dtype_id="4"/>
                      <sel loc="x,993,54,993,55" dtype_id="4">
                        <varref loc="x,993,43,993,54" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,993,58,993,60" name="5&apos;hc" dtype_id="42"/>
                        <const loc="x,993,55,993,57" name="32&apos;h3" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,993,10,993,21" name="instr_sltiu" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,994,22,994,24" dtype_id="3">
                  <and loc="x,994,40,994,42" dtype_id="3">
                    <varref loc="x,994,25,994,39" name="is_alu_reg_imm" dtype_id="3"/>
                    <eq loc="x,994,62,994,64" dtype_id="3">
                      <const loc="x,994,65,994,71" name="3&apos;h4" dtype_id="4"/>
                      <sel loc="x,994,54,994,55" dtype_id="4">
                        <varref loc="x,994,43,994,54" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,994,58,994,60" name="5&apos;hc" dtype_id="42"/>
                        <const loc="x,994,55,994,57" name="32&apos;h3" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,994,10,994,20" name="instr_xori" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,995,22,995,24" dtype_id="3">
                  <and loc="x,995,40,995,42" dtype_id="3">
                    <varref loc="x,995,25,995,39" name="is_alu_reg_imm" dtype_id="3"/>
                    <eq loc="x,995,62,995,64" dtype_id="3">
                      <const loc="x,995,65,995,71" name="3&apos;h6" dtype_id="4"/>
                      <sel loc="x,995,54,995,55" dtype_id="4">
                        <varref loc="x,995,43,995,54" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,995,58,995,60" name="5&apos;hc" dtype_id="42"/>
                        <const loc="x,995,55,995,57" name="32&apos;h3" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,995,10,995,19" name="instr_ori" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,996,22,996,24" dtype_id="3">
                  <and loc="x,996,40,996,42" dtype_id="3">
                    <varref loc="x,996,25,996,39" name="is_alu_reg_imm" dtype_id="3"/>
                    <eq loc="x,996,62,996,64" dtype_id="3">
                      <const loc="x,996,65,996,71" name="3&apos;h7" dtype_id="4"/>
                      <sel loc="x,996,54,996,55" dtype_id="4">
                        <varref loc="x,996,43,996,54" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,996,58,996,60" name="5&apos;hc" dtype_id="42"/>
                        <const loc="x,996,55,996,57" name="32&apos;h3" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,996,10,996,20" name="instr_andi" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,998,22,998,24" dtype_id="3">
                  <and loc="x,998,72,998,74" dtype_id="3">
                    <and loc="x,998,40,998,42" dtype_id="3">
                      <varref loc="x,998,25,998,39" name="is_alu_reg_imm" dtype_id="3"/>
                      <eq loc="x,998,62,998,64" dtype_id="3">
                        <const loc="x,998,65,998,71" name="3&apos;h1" dtype_id="4"/>
                        <sel loc="x,998,54,998,55" dtype_id="4">
                          <varref loc="x,998,43,998,54" name="mem_rdata_q" dtype_id="11"/>
                          <const loc="x,998,58,998,60" name="5&apos;hc" dtype_id="42"/>
                          <const loc="x,998,55,998,57" name="32&apos;h3" dtype_id="11"/>
                        </sel>
                      </eq>
                    </and>
                    <eq loc="x,998,94,998,96" dtype_id="3">
                      <const loc="x,998,97,998,107" name="7&apos;h0" dtype_id="72"/>
                      <sel loc="x,998,86,998,87" dtype_id="72">
                        <varref loc="x,998,75,998,86" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,998,90,998,92" name="5&apos;h19" dtype_id="42"/>
                        <const loc="x,998,87,998,89" name="32&apos;h7" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,998,10,998,20" name="instr_slli" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,999,22,999,24" dtype_id="3">
                  <and loc="x,999,72,999,74" dtype_id="3">
                    <and loc="x,999,40,999,42" dtype_id="3">
                      <varref loc="x,999,25,999,39" name="is_alu_reg_imm" dtype_id="3"/>
                      <eq loc="x,999,62,999,64" dtype_id="3">
                        <const loc="x,999,65,999,71" name="3&apos;h5" dtype_id="4"/>
                        <sel loc="x,999,54,999,55" dtype_id="4">
                          <varref loc="x,999,43,999,54" name="mem_rdata_q" dtype_id="11"/>
                          <const loc="x,999,58,999,60" name="5&apos;hc" dtype_id="42"/>
                          <const loc="x,999,55,999,57" name="32&apos;h3" dtype_id="11"/>
                        </sel>
                      </eq>
                    </and>
                    <eq loc="x,999,94,999,96" dtype_id="3">
                      <const loc="x,999,97,999,107" name="7&apos;h0" dtype_id="72"/>
                      <sel loc="x,999,86,999,87" dtype_id="72">
                        <varref loc="x,999,75,999,86" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,999,90,999,92" name="5&apos;h19" dtype_id="42"/>
                        <const loc="x,999,87,999,89" name="32&apos;h7" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,999,10,999,20" name="instr_srli" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1000,22,1000,24" dtype_id="3">
                  <and loc="x,1000,72,1000,74" dtype_id="3">
                    <and loc="x,1000,40,1000,42" dtype_id="3">
                      <varref loc="x,1000,25,1000,39" name="is_alu_reg_imm" dtype_id="3"/>
                      <eq loc="x,1000,62,1000,64" dtype_id="3">
                        <const loc="x,1000,65,1000,71" name="3&apos;h5" dtype_id="4"/>
                        <sel loc="x,1000,54,1000,55" dtype_id="4">
                          <varref loc="x,1000,43,1000,54" name="mem_rdata_q" dtype_id="11"/>
                          <const loc="x,1000,58,1000,60" name="5&apos;hc" dtype_id="42"/>
                          <const loc="x,1000,55,1000,57" name="32&apos;h3" dtype_id="11"/>
                        </sel>
                      </eq>
                    </and>
                    <eq loc="x,1000,94,1000,96" dtype_id="3">
                      <const loc="x,1000,97,1000,107" name="7&apos;h20" dtype_id="72"/>
                      <sel loc="x,1000,86,1000,87" dtype_id="72">
                        <varref loc="x,1000,75,1000,86" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,1000,90,1000,92" name="5&apos;h19" dtype_id="42"/>
                        <const loc="x,1000,87,1000,89" name="32&apos;h7" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,1000,10,1000,20" name="instr_srai" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1002,22,1002,24" dtype_id="3">
                  <and loc="x,1002,72,1002,74" dtype_id="3">
                    <and loc="x,1002,40,1002,42" dtype_id="3">
                      <varref loc="x,1002,25,1002,39" name="is_alu_reg_reg" dtype_id="3"/>
                      <eq loc="x,1002,62,1002,64" dtype_id="3">
                        <const loc="x,1002,65,1002,71" name="3&apos;h0" dtype_id="4"/>
                        <sel loc="x,1002,54,1002,55" dtype_id="4">
                          <varref loc="x,1002,43,1002,54" name="mem_rdata_q" dtype_id="11"/>
                          <const loc="x,1002,58,1002,60" name="5&apos;hc" dtype_id="42"/>
                          <const loc="x,1002,55,1002,57" name="32&apos;h3" dtype_id="11"/>
                        </sel>
                      </eq>
                    </and>
                    <eq loc="x,1002,94,1002,96" dtype_id="3">
                      <const loc="x,1002,97,1002,107" name="7&apos;h0" dtype_id="72"/>
                      <sel loc="x,1002,86,1002,87" dtype_id="72">
                        <varref loc="x,1002,75,1002,86" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,1002,90,1002,92" name="5&apos;h19" dtype_id="42"/>
                        <const loc="x,1002,87,1002,89" name="32&apos;h7" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,1002,10,1002,19" name="instr_add" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1003,22,1003,24" dtype_id="3">
                  <and loc="x,1003,72,1003,74" dtype_id="3">
                    <and loc="x,1003,40,1003,42" dtype_id="3">
                      <varref loc="x,1003,25,1003,39" name="is_alu_reg_reg" dtype_id="3"/>
                      <eq loc="x,1003,62,1003,64" dtype_id="3">
                        <const loc="x,1003,65,1003,71" name="3&apos;h0" dtype_id="4"/>
                        <sel loc="x,1003,54,1003,55" dtype_id="4">
                          <varref loc="x,1003,43,1003,54" name="mem_rdata_q" dtype_id="11"/>
                          <const loc="x,1003,58,1003,60" name="5&apos;hc" dtype_id="42"/>
                          <const loc="x,1003,55,1003,57" name="32&apos;h3" dtype_id="11"/>
                        </sel>
                      </eq>
                    </and>
                    <eq loc="x,1003,94,1003,96" dtype_id="3">
                      <const loc="x,1003,97,1003,107" name="7&apos;h20" dtype_id="72"/>
                      <sel loc="x,1003,86,1003,87" dtype_id="72">
                        <varref loc="x,1003,75,1003,86" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,1003,90,1003,92" name="5&apos;h19" dtype_id="42"/>
                        <const loc="x,1003,87,1003,89" name="32&apos;h7" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,1003,10,1003,19" name="instr_sub" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1004,22,1004,24" dtype_id="3">
                  <and loc="x,1004,72,1004,74" dtype_id="3">
                    <and loc="x,1004,40,1004,42" dtype_id="3">
                      <varref loc="x,1004,25,1004,39" name="is_alu_reg_reg" dtype_id="3"/>
                      <eq loc="x,1004,62,1004,64" dtype_id="3">
                        <const loc="x,1004,65,1004,71" name="3&apos;h1" dtype_id="4"/>
                        <sel loc="x,1004,54,1004,55" dtype_id="4">
                          <varref loc="x,1004,43,1004,54" name="mem_rdata_q" dtype_id="11"/>
                          <const loc="x,1004,58,1004,60" name="5&apos;hc" dtype_id="42"/>
                          <const loc="x,1004,55,1004,57" name="32&apos;h3" dtype_id="11"/>
                        </sel>
                      </eq>
                    </and>
                    <eq loc="x,1004,94,1004,96" dtype_id="3">
                      <const loc="x,1004,97,1004,107" name="7&apos;h0" dtype_id="72"/>
                      <sel loc="x,1004,86,1004,87" dtype_id="72">
                        <varref loc="x,1004,75,1004,86" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,1004,90,1004,92" name="5&apos;h19" dtype_id="42"/>
                        <const loc="x,1004,87,1004,89" name="32&apos;h7" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,1004,10,1004,19" name="instr_sll" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1005,22,1005,24" dtype_id="3">
                  <and loc="x,1005,72,1005,74" dtype_id="3">
                    <and loc="x,1005,40,1005,42" dtype_id="3">
                      <varref loc="x,1005,25,1005,39" name="is_alu_reg_reg" dtype_id="3"/>
                      <eq loc="x,1005,62,1005,64" dtype_id="3">
                        <const loc="x,1005,65,1005,71" name="3&apos;h2" dtype_id="4"/>
                        <sel loc="x,1005,54,1005,55" dtype_id="4">
                          <varref loc="x,1005,43,1005,54" name="mem_rdata_q" dtype_id="11"/>
                          <const loc="x,1005,58,1005,60" name="5&apos;hc" dtype_id="42"/>
                          <const loc="x,1005,55,1005,57" name="32&apos;h3" dtype_id="11"/>
                        </sel>
                      </eq>
                    </and>
                    <eq loc="x,1005,94,1005,96" dtype_id="3">
                      <const loc="x,1005,97,1005,107" name="7&apos;h0" dtype_id="72"/>
                      <sel loc="x,1005,86,1005,87" dtype_id="72">
                        <varref loc="x,1005,75,1005,86" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,1005,90,1005,92" name="5&apos;h19" dtype_id="42"/>
                        <const loc="x,1005,87,1005,89" name="32&apos;h7" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,1005,10,1005,19" name="instr_slt" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1006,22,1006,24" dtype_id="3">
                  <and loc="x,1006,72,1006,74" dtype_id="3">
                    <and loc="x,1006,40,1006,42" dtype_id="3">
                      <varref loc="x,1006,25,1006,39" name="is_alu_reg_reg" dtype_id="3"/>
                      <eq loc="x,1006,62,1006,64" dtype_id="3">
                        <const loc="x,1006,65,1006,71" name="3&apos;h3" dtype_id="4"/>
                        <sel loc="x,1006,54,1006,55" dtype_id="4">
                          <varref loc="x,1006,43,1006,54" name="mem_rdata_q" dtype_id="11"/>
                          <const loc="x,1006,58,1006,60" name="5&apos;hc" dtype_id="42"/>
                          <const loc="x,1006,55,1006,57" name="32&apos;h3" dtype_id="11"/>
                        </sel>
                      </eq>
                    </and>
                    <eq loc="x,1006,94,1006,96" dtype_id="3">
                      <const loc="x,1006,97,1006,107" name="7&apos;h0" dtype_id="72"/>
                      <sel loc="x,1006,86,1006,87" dtype_id="72">
                        <varref loc="x,1006,75,1006,86" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,1006,90,1006,92" name="5&apos;h19" dtype_id="42"/>
                        <const loc="x,1006,87,1006,89" name="32&apos;h7" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,1006,10,1006,20" name="instr_sltu" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1007,22,1007,24" dtype_id="3">
                  <and loc="x,1007,72,1007,74" dtype_id="3">
                    <and loc="x,1007,40,1007,42" dtype_id="3">
                      <varref loc="x,1007,25,1007,39" name="is_alu_reg_reg" dtype_id="3"/>
                      <eq loc="x,1007,62,1007,64" dtype_id="3">
                        <const loc="x,1007,65,1007,71" name="3&apos;h4" dtype_id="4"/>
                        <sel loc="x,1007,54,1007,55" dtype_id="4">
                          <varref loc="x,1007,43,1007,54" name="mem_rdata_q" dtype_id="11"/>
                          <const loc="x,1007,58,1007,60" name="5&apos;hc" dtype_id="42"/>
                          <const loc="x,1007,55,1007,57" name="32&apos;h3" dtype_id="11"/>
                        </sel>
                      </eq>
                    </and>
                    <eq loc="x,1007,94,1007,96" dtype_id="3">
                      <const loc="x,1007,97,1007,107" name="7&apos;h0" dtype_id="72"/>
                      <sel loc="x,1007,86,1007,87" dtype_id="72">
                        <varref loc="x,1007,75,1007,86" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,1007,90,1007,92" name="5&apos;h19" dtype_id="42"/>
                        <const loc="x,1007,87,1007,89" name="32&apos;h7" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,1007,10,1007,19" name="instr_xor" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1008,22,1008,24" dtype_id="3">
                  <and loc="x,1008,72,1008,74" dtype_id="3">
                    <and loc="x,1008,40,1008,42" dtype_id="3">
                      <varref loc="x,1008,25,1008,39" name="is_alu_reg_reg" dtype_id="3"/>
                      <eq loc="x,1008,62,1008,64" dtype_id="3">
                        <const loc="x,1008,65,1008,71" name="3&apos;h5" dtype_id="4"/>
                        <sel loc="x,1008,54,1008,55" dtype_id="4">
                          <varref loc="x,1008,43,1008,54" name="mem_rdata_q" dtype_id="11"/>
                          <const loc="x,1008,58,1008,60" name="5&apos;hc" dtype_id="42"/>
                          <const loc="x,1008,55,1008,57" name="32&apos;h3" dtype_id="11"/>
                        </sel>
                      </eq>
                    </and>
                    <eq loc="x,1008,94,1008,96" dtype_id="3">
                      <const loc="x,1008,97,1008,107" name="7&apos;h0" dtype_id="72"/>
                      <sel loc="x,1008,86,1008,87" dtype_id="72">
                        <varref loc="x,1008,75,1008,86" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,1008,90,1008,92" name="5&apos;h19" dtype_id="42"/>
                        <const loc="x,1008,87,1008,89" name="32&apos;h7" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,1008,10,1008,19" name="instr_srl" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1009,22,1009,24" dtype_id="3">
                  <and loc="x,1009,72,1009,74" dtype_id="3">
                    <and loc="x,1009,40,1009,42" dtype_id="3">
                      <varref loc="x,1009,25,1009,39" name="is_alu_reg_reg" dtype_id="3"/>
                      <eq loc="x,1009,62,1009,64" dtype_id="3">
                        <const loc="x,1009,65,1009,71" name="3&apos;h5" dtype_id="4"/>
                        <sel loc="x,1009,54,1009,55" dtype_id="4">
                          <varref loc="x,1009,43,1009,54" name="mem_rdata_q" dtype_id="11"/>
                          <const loc="x,1009,58,1009,60" name="5&apos;hc" dtype_id="42"/>
                          <const loc="x,1009,55,1009,57" name="32&apos;h3" dtype_id="11"/>
                        </sel>
                      </eq>
                    </and>
                    <eq loc="x,1009,94,1009,96" dtype_id="3">
                      <const loc="x,1009,97,1009,107" name="7&apos;h20" dtype_id="72"/>
                      <sel loc="x,1009,86,1009,87" dtype_id="72">
                        <varref loc="x,1009,75,1009,86" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,1009,90,1009,92" name="5&apos;h19" dtype_id="42"/>
                        <const loc="x,1009,87,1009,89" name="32&apos;h7" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,1009,10,1009,19" name="instr_sra" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1010,22,1010,24" dtype_id="3">
                  <and loc="x,1010,72,1010,74" dtype_id="3">
                    <and loc="x,1010,40,1010,42" dtype_id="3">
                      <varref loc="x,1010,25,1010,39" name="is_alu_reg_reg" dtype_id="3"/>
                      <eq loc="x,1010,62,1010,64" dtype_id="3">
                        <const loc="x,1010,65,1010,71" name="3&apos;h6" dtype_id="4"/>
                        <sel loc="x,1010,54,1010,55" dtype_id="4">
                          <varref loc="x,1010,43,1010,54" name="mem_rdata_q" dtype_id="11"/>
                          <const loc="x,1010,58,1010,60" name="5&apos;hc" dtype_id="42"/>
                          <const loc="x,1010,55,1010,57" name="32&apos;h3" dtype_id="11"/>
                        </sel>
                      </eq>
                    </and>
                    <eq loc="x,1010,94,1010,96" dtype_id="3">
                      <const loc="x,1010,97,1010,107" name="7&apos;h0" dtype_id="72"/>
                      <sel loc="x,1010,86,1010,87" dtype_id="72">
                        <varref loc="x,1010,75,1010,86" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,1010,90,1010,92" name="5&apos;h19" dtype_id="42"/>
                        <const loc="x,1010,87,1010,89" name="32&apos;h7" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,1010,10,1010,18" name="instr_or" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1011,22,1011,24" dtype_id="3">
                  <and loc="x,1011,72,1011,74" dtype_id="3">
                    <and loc="x,1011,40,1011,42" dtype_id="3">
                      <varref loc="x,1011,25,1011,39" name="is_alu_reg_reg" dtype_id="3"/>
                      <eq loc="x,1011,62,1011,64" dtype_id="3">
                        <const loc="x,1011,65,1011,71" name="3&apos;h7" dtype_id="4"/>
                        <sel loc="x,1011,54,1011,55" dtype_id="4">
                          <varref loc="x,1011,43,1011,54" name="mem_rdata_q" dtype_id="11"/>
                          <const loc="x,1011,58,1011,60" name="5&apos;hc" dtype_id="42"/>
                          <const loc="x,1011,55,1011,57" name="32&apos;h3" dtype_id="11"/>
                        </sel>
                      </eq>
                    </and>
                    <eq loc="x,1011,94,1011,96" dtype_id="3">
                      <const loc="x,1011,97,1011,107" name="7&apos;h0" dtype_id="72"/>
                      <sel loc="x,1011,86,1011,87" dtype_id="72">
                        <varref loc="x,1011,75,1011,86" name="mem_rdata_q" dtype_id="11"/>
                        <const loc="x,1011,90,1011,92" name="5&apos;h19" dtype_id="42"/>
                        <const loc="x,1011,87,1011,89" name="32&apos;h7" dtype_id="11"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="x,1011,10,1011,19" name="instr_and" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1013,25,1013,27" dtype_id="3">
                  <const loc="x,1014,111,1014,113" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1013,10,1013,23" name="instr_rdcycle" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1015,25,1015,27" dtype_id="3">
                  <const loc="x,1016,130,1016,132" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1015,10,1015,24" name="instr_rdcycleh" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1017,25,1017,27" dtype_id="3">
                  <const loc="x,1017,110,1017,112" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1017,10,1017,23" name="instr_rdinstr" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1018,25,1018,27" dtype_id="3">
                  <const loc="x,1018,129,1018,131" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1018,10,1018,24" name="instr_rdinstrh" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1020,29,1020,31" dtype_id="3">
                  <and loc="x,1020,88,1020,90" dtype_id="3">
                    <and loc="x,1020,65,1020,67" dtype_id="3">
                      <eq loc="x,1020,51,1020,53" dtype_id="3">
                        <const loc="x,1020,54,1020,64" name="7&apos;h73" dtype_id="72"/>
                        <sel loc="x,1020,45,1020,46" dtype_id="72">
                          <varref loc="x,1020,34,1020,45" name="mem_rdata_q" dtype_id="11"/>
                          <const loc="x,1020,48,1020,49" name="5&apos;h0" dtype_id="42"/>
                          <const loc="x,1020,46,1020,47" name="32&apos;h7" dtype_id="11"/>
                        </sel>
                      </eq>
                      <not loc="x,1020,68,1020,69" dtype_id="3">
                        <redor loc="x,1020,80,1020,81" dtype_id="3">
                          <sel loc="x,1020,80,1020,81" dtype_id="9">
                            <varref loc="x,1020,69,1020,80" name="mem_rdata_q" dtype_id="11"/>
                            <const loc="x,1020,84,1020,86" name="5&apos;h15" dtype_id="42"/>
                            <const loc="x,1020,81,1020,83" name="32&apos;hb" dtype_id="11"/>
                          </sel>
                        </redor>
                      </not>
                    </and>
                    <not loc="x,1020,91,1020,92" dtype_id="3">
                      <redor loc="x,1020,103,1020,104" dtype_id="3">
                        <sel loc="x,1020,103,1020,104" dtype_id="88">
                          <varref loc="x,1020,92,1020,103" name="mem_rdata_q" dtype_id="11"/>
                          <const loc="x,1020,107,1020,108" name="5&apos;h7" dtype_id="42"/>
                          <const loc="x,1020,104,1020,106" name="32&apos;hd" dtype_id="11"/>
                        </sel>
                      </redor>
                    </not>
                  </and>
                  <varref loc="x,1020,10,1020,28" name="instr_ecall_ebreak" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1023,24,1023,26" dtype_id="3">
                  <const loc="x,1023,108,1023,110" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1023,10,1023,20" name="instr_getq" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1024,24,1024,26" dtype_id="3">
                  <const loc="x,1024,108,1024,110" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1024,10,1024,20" name="instr_setq" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1025,24,1025,26" dtype_id="3">
                  <const loc="x,1025,94,1025,96" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1025,10,1025,23" name="instr_maskirq" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1026,24,1026,26" dtype_id="3">
                  <const loc="x,1026,108,1026,110" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1026,10,1026,21" name="instr_timer" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1028,28,1028,30" dtype_id="3">
                  <and loc="x,1028,46,1028,48" dtype_id="3">
                    <varref loc="x,1028,31,1028,45" name="is_alu_reg_imm" dtype_id="3"/>
                    <or loc="x,1028,49,1028,50" dtype_id="3">
                      <and loc="x,1029,42,1029,44" dtype_id="3">
                        <eq loc="x,1029,32,1029,34" dtype_id="3">
                          <const loc="x,1029,35,1029,41" name="3&apos;h1" dtype_id="4"/>
                          <sel loc="x,1029,24,1029,25" dtype_id="4">
                            <varref loc="x,1029,13,1029,24" name="mem_rdata_q" dtype_id="11"/>
                            <const loc="x,1029,28,1029,30" name="5&apos;hc" dtype_id="42"/>
                            <const loc="x,1029,25,1029,27" name="32&apos;h3" dtype_id="11"/>
                          </sel>
                        </eq>
                        <eq loc="x,1029,64,1029,66" dtype_id="3">
                          <const loc="x,1029,67,1029,77" name="7&apos;h0" dtype_id="72"/>
                          <sel loc="x,1029,56,1029,57" dtype_id="72">
                            <varref loc="x,1029,45,1029,56" name="mem_rdata_q" dtype_id="11"/>
                            <const loc="x,1029,60,1029,62" name="5&apos;h19" dtype_id="42"/>
                            <const loc="x,1029,57,1029,59" name="32&apos;h7" dtype_id="11"/>
                          </sel>
                        </eq>
                      </and>
                      <or loc="x,1028,49,1028,50" dtype_id="3">
                        <and loc="x,1030,42,1030,44" dtype_id="3">
                          <eq loc="x,1030,32,1030,34" dtype_id="3">
                            <const loc="x,1030,35,1030,41" name="3&apos;h5" dtype_id="4"/>
                            <sel loc="x,1030,24,1030,25" dtype_id="4">
                              <varref loc="x,1030,13,1030,24" name="mem_rdata_q" dtype_id="11"/>
                              <const loc="x,1030,28,1030,30" name="5&apos;hc" dtype_id="42"/>
                              <const loc="x,1030,25,1030,27" name="32&apos;h3" dtype_id="11"/>
                            </sel>
                          </eq>
                          <eq loc="x,1030,64,1030,66" dtype_id="3">
                            <const loc="x,1030,67,1030,77" name="7&apos;h0" dtype_id="72"/>
                            <sel loc="x,1030,56,1030,57" dtype_id="72">
                              <varref loc="x,1030,45,1030,56" name="mem_rdata_q" dtype_id="11"/>
                              <const loc="x,1030,60,1030,62" name="5&apos;h19" dtype_id="42"/>
                              <const loc="x,1030,57,1030,59" name="32&apos;h7" dtype_id="11"/>
                            </sel>
                          </eq>
                        </and>
                        <and loc="x,1031,42,1031,44" dtype_id="3">
                          <eq loc="x,1031,32,1031,34" dtype_id="3">
                            <const loc="x,1031,35,1031,41" name="3&apos;h5" dtype_id="4"/>
                            <sel loc="x,1031,24,1031,25" dtype_id="4">
                              <varref loc="x,1031,13,1031,24" name="mem_rdata_q" dtype_id="11"/>
                              <const loc="x,1031,28,1031,30" name="5&apos;hc" dtype_id="42"/>
                              <const loc="x,1031,25,1031,27" name="32&apos;h3" dtype_id="11"/>
                            </sel>
                          </eq>
                          <eq loc="x,1031,64,1031,66" dtype_id="3">
                            <const loc="x,1031,67,1031,77" name="7&apos;h20" dtype_id="72"/>
                            <sel loc="x,1031,56,1031,57" dtype_id="72">
                              <varref loc="x,1031,45,1031,56" name="mem_rdata_q" dtype_id="11"/>
                              <const loc="x,1031,60,1031,62" name="5&apos;h19" dtype_id="42"/>
                              <const loc="x,1031,57,1031,59" name="32&apos;h7" dtype_id="11"/>
                            </sel>
                          </eq>
                        </and>
                      </or>
                    </or>
                  </and>
                  <varref loc="x,1028,10,1028,27" name="is_slli_srli_srai" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1034,48,1034,50" dtype_id="3">
                  <or loc="x,1034,62,1034,64" dtype_id="3">
                    <varref loc="x,1034,51,1034,61" name="instr_jalr" dtype_id="3"/>
                    <and loc="x,1034,80,1034,82" dtype_id="3">
                      <varref loc="x,1034,65,1034,79" name="is_alu_reg_imm" dtype_id="3"/>
                      <or loc="x,1034,83,1034,84" dtype_id="3">
                        <eq loc="x,1035,32,1035,34" dtype_id="3">
                          <const loc="x,1035,35,1035,41" name="3&apos;h0" dtype_id="4"/>
                          <sel loc="x,1035,24,1035,25" dtype_id="4">
                            <varref loc="x,1035,13,1035,24" name="mem_rdata_q" dtype_id="11"/>
                            <const loc="x,1035,28,1035,30" name="5&apos;hc" dtype_id="42"/>
                            <const loc="x,1035,25,1035,27" name="32&apos;h3" dtype_id="11"/>
                          </sel>
                        </eq>
                        <or loc="x,1034,83,1034,84" dtype_id="3">
                          <eq loc="x,1036,32,1036,34" dtype_id="3">
                            <const loc="x,1036,35,1036,41" name="3&apos;h2" dtype_id="4"/>
                            <sel loc="x,1036,24,1036,25" dtype_id="4">
                              <varref loc="x,1036,13,1036,24" name="mem_rdata_q" dtype_id="11"/>
                              <const loc="x,1036,28,1036,30" name="5&apos;hc" dtype_id="42"/>
                              <const loc="x,1036,25,1036,27" name="32&apos;h3" dtype_id="11"/>
                            </sel>
                          </eq>
                          <or loc="x,1034,83,1034,84" dtype_id="3">
                            <eq loc="x,1037,32,1037,34" dtype_id="3">
                              <const loc="x,1037,35,1037,41" name="3&apos;h3" dtype_id="4"/>
                              <sel loc="x,1037,24,1037,25" dtype_id="4">
                                <varref loc="x,1037,13,1037,24" name="mem_rdata_q" dtype_id="11"/>
                                <const loc="x,1037,28,1037,30" name="5&apos;hc" dtype_id="42"/>
                                <const loc="x,1037,25,1037,27" name="32&apos;h3" dtype_id="11"/>
                              </sel>
                            </eq>
                            <or loc="x,1034,83,1034,84" dtype_id="3">
                              <eq loc="x,1038,32,1038,34" dtype_id="3">
                                <const loc="x,1038,35,1038,41" name="3&apos;h4" dtype_id="4"/>
                                <sel loc="x,1038,24,1038,25" dtype_id="4">
                                  <varref loc="x,1038,13,1038,24" name="mem_rdata_q" dtype_id="11"/>
                                  <const loc="x,1038,28,1038,30" name="5&apos;hc" dtype_id="42"/>
                                  <const loc="x,1038,25,1038,27" name="32&apos;h3" dtype_id="11"/>
                                </sel>
                              </eq>
                              <or loc="x,1034,83,1034,84" dtype_id="3">
                                <eq loc="x,1039,32,1039,34" dtype_id="3">
                                  <const loc="x,1039,35,1039,41" name="3&apos;h6" dtype_id="4"/>
                                  <sel loc="x,1039,24,1039,25" dtype_id="4">
                                    <varref loc="x,1039,13,1039,24" name="mem_rdata_q" dtype_id="11"/>
                                    <const loc="x,1039,28,1039,30" name="5&apos;hc" dtype_id="42"/>
                                    <const loc="x,1039,25,1039,27" name="32&apos;h3" dtype_id="11"/>
                                  </sel>
                                </eq>
                                <eq loc="x,1040,32,1040,34" dtype_id="3">
                                  <const loc="x,1040,35,1040,41" name="3&apos;h7" dtype_id="4"/>
                                  <sel loc="x,1040,24,1040,25" dtype_id="4">
                                    <varref loc="x,1040,13,1040,24" name="mem_rdata_q" dtype_id="11"/>
                                    <const loc="x,1040,28,1040,30" name="5&apos;hc" dtype_id="42"/>
                                    <const loc="x,1040,25,1040,27" name="32&apos;h3" dtype_id="11"/>
                                  </sel>
                                </eq>
                              </or>
                            </or>
                          </or>
                        </or>
                      </or>
                    </and>
                  </or>
                  <varref loc="x,1034,10,1034,47" name="is_jalr_addi_slti_sltiu_xori_ori_andi" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1043,25,1043,27" dtype_id="3">
                  <and loc="x,1043,43,1043,45" dtype_id="3">
                    <varref loc="x,1043,28,1043,42" name="is_alu_reg_reg" dtype_id="3"/>
                    <or loc="x,1043,46,1043,47" dtype_id="3">
                      <and loc="x,1044,42,1044,44" dtype_id="3">
                        <eq loc="x,1044,32,1044,34" dtype_id="3">
                          <const loc="x,1044,35,1044,41" name="3&apos;h1" dtype_id="4"/>
                          <sel loc="x,1044,24,1044,25" dtype_id="4">
                            <varref loc="x,1044,13,1044,24" name="mem_rdata_q" dtype_id="11"/>
                            <const loc="x,1044,28,1044,30" name="5&apos;hc" dtype_id="42"/>
                            <const loc="x,1044,25,1044,27" name="32&apos;h3" dtype_id="11"/>
                          </sel>
                        </eq>
                        <eq loc="x,1044,64,1044,66" dtype_id="3">
                          <const loc="x,1044,67,1044,77" name="7&apos;h0" dtype_id="72"/>
                          <sel loc="x,1044,56,1044,57" dtype_id="72">
                            <varref loc="x,1044,45,1044,56" name="mem_rdata_q" dtype_id="11"/>
                            <const loc="x,1044,60,1044,62" name="5&apos;h19" dtype_id="42"/>
                            <const loc="x,1044,57,1044,59" name="32&apos;h7" dtype_id="11"/>
                          </sel>
                        </eq>
                      </and>
                      <or loc="x,1043,46,1043,47" dtype_id="3">
                        <and loc="x,1045,42,1045,44" dtype_id="3">
                          <eq loc="x,1045,32,1045,34" dtype_id="3">
                            <const loc="x,1045,35,1045,41" name="3&apos;h5" dtype_id="4"/>
                            <sel loc="x,1045,24,1045,25" dtype_id="4">
                              <varref loc="x,1045,13,1045,24" name="mem_rdata_q" dtype_id="11"/>
                              <const loc="x,1045,28,1045,30" name="5&apos;hc" dtype_id="42"/>
                              <const loc="x,1045,25,1045,27" name="32&apos;h3" dtype_id="11"/>
                            </sel>
                          </eq>
                          <eq loc="x,1045,64,1045,66" dtype_id="3">
                            <const loc="x,1045,67,1045,77" name="7&apos;h0" dtype_id="72"/>
                            <sel loc="x,1045,56,1045,57" dtype_id="72">
                              <varref loc="x,1045,45,1045,56" name="mem_rdata_q" dtype_id="11"/>
                              <const loc="x,1045,60,1045,62" name="5&apos;h19" dtype_id="42"/>
                              <const loc="x,1045,57,1045,59" name="32&apos;h7" dtype_id="11"/>
                            </sel>
                          </eq>
                        </and>
                        <and loc="x,1046,42,1046,44" dtype_id="3">
                          <eq loc="x,1046,32,1046,34" dtype_id="3">
                            <const loc="x,1046,35,1046,41" name="3&apos;h5" dtype_id="4"/>
                            <sel loc="x,1046,24,1046,25" dtype_id="4">
                              <varref loc="x,1046,13,1046,24" name="mem_rdata_q" dtype_id="11"/>
                              <const loc="x,1046,28,1046,30" name="5&apos;hc" dtype_id="42"/>
                              <const loc="x,1046,25,1046,27" name="32&apos;h3" dtype_id="11"/>
                            </sel>
                          </eq>
                          <eq loc="x,1046,64,1046,66" dtype_id="3">
                            <const loc="x,1046,67,1046,77" name="7&apos;h20" dtype_id="72"/>
                            <sel loc="x,1046,56,1046,57" dtype_id="72">
                              <varref loc="x,1046,45,1046,56" name="mem_rdata_q" dtype_id="11"/>
                              <const loc="x,1046,60,1046,62" name="5&apos;h19" dtype_id="42"/>
                              <const loc="x,1046,57,1046,59" name="32&apos;h7" dtype_id="11"/>
                            </sel>
                          </eq>
                        </and>
                      </or>
                    </or>
                  </and>
                  <varref loc="x,1043,10,1043,24" name="is_sll_srl_sra" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1049,45,1049,47" dtype_id="3">
                  <const loc="x,1049,48,1049,49" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1049,10,1049,44" name="is_lui_auipc_jal_jalr_addi_add_sub" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1050,21,1050,23" dtype_id="3">
                  <const loc="x,1050,24,1050,25" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1050,10,1050,20" name="is_compare" dtype_id="3"/>
                </assigndly>
                <case loc="x,1053,17,1053,21">
                  <const loc="x,1053,23,1053,27" name="1&apos;h1" dtype_id="3"/>
                  <caseitem loc="x,1054,22,1054,23">
                    <varref loc="x,1054,13,1054,22" name="instr_jal" dtype_id="3"/>
                    <assigndly loc="x,1055,28,1055,30" dtype_id="11">
                      <varref loc="x,1055,31,1055,45" name="decoded_imm_uj" dtype_id="11"/>
                      <varref loc="x,1055,16,1055,27" name="decoded_imm" dtype_id="11"/>
                    </assigndly>
                  </caseitem>
                  <caseitem loc="x,1057,38,1057,39">
                    <or loc="x,1057,13,1057,14" dtype_id="3">
                      <varref loc="x,1057,15,1057,24" name="instr_lui" dtype_id="3"/>
                      <varref loc="x,1057,26,1057,37" name="instr_auipc" dtype_id="3"/>
                    </or>
                    <assigndly loc="x,1058,28,1058,30" dtype_id="11">
                      <shiftl loc="x,1058,50,1058,52" dtype_id="11">
                        <extend loc="x,1058,42,1058,43" dtype_id="11" width="32" widthminv="20">
                          <sel loc="x,1058,42,1058,43" dtype_id="85">
                            <varref loc="x,1058,31,1058,42" name="mem_rdata_q" dtype_id="11"/>
                            <const loc="x,1058,46,1058,48" name="5&apos;hc" dtype_id="42"/>
                            <const loc="x,1058,43,1058,45" name="32&apos;h14" dtype_id="11"/>
                          </sel>
                        </extend>
                        <const loc="x,1058,53,1058,55" name="32&apos;shc" dtype_id="2"/>
                      </shiftl>
                      <varref loc="x,1058,16,1058,27" name="decoded_imm" dtype_id="11"/>
                    </assigndly>
                  </caseitem>
                  <caseitem loc="x,1060,63,1060,64">
                    <or loc="x,1060,13,1060,14" dtype_id="3">
                      <varref loc="x,1060,15,1060,25" name="instr_jalr" dtype_id="3"/>
                      <or loc="x,1060,13,1060,14" dtype_id="3">
                        <varref loc="x,1060,27,1060,46" name="is_lb_lh_lw_lbu_lhu" dtype_id="3"/>
                        <varref loc="x,1060,48,1060,62" name="is_alu_reg_imm" dtype_id="3"/>
                      </or>
                    </or>
                    <assigndly loc="x,1061,28,1061,30" dtype_id="11">
                      <extends loc="x,1061,31,1061,38" dtype_id="11" width="32" widthminv="12">
                        <sel loc="x,1061,50,1061,51" dtype_id="107">
                          <varref loc="x,1061,39,1061,50" name="mem_rdata_q" dtype_id="11"/>
                          <const loc="x,1061,54,1061,56" name="5&apos;h14" dtype_id="42"/>
                          <const loc="x,1061,51,1061,53" name="32&apos;hc" dtype_id="11"/>
                        </sel>
                      </extends>
                      <varref loc="x,1061,16,1061,27" name="decoded_imm" dtype_id="11"/>
                    </assigndly>
                  </caseitem>
                  <caseitem loc="x,1063,41,1063,42">
                    <varref loc="x,1063,13,1063,41" name="is_beq_bne_blt_bge_bltu_bgeu" dtype_id="3"/>
                    <assigndly loc="x,1064,28,1064,30" dtype_id="11">
                      <extends loc="x,1064,31,1064,38" dtype_id="11" width="32" widthminv="13">
                        <concat loc="x,1064,110,1064,111" dtype_id="108">
                          <sel loc="x,1064,51,1064,52" dtype_id="3">
                            <varref loc="x,1064,40,1064,51" name="mem_rdata_q" dtype_id="11"/>
                            <const loc="x,1064,52,1064,54" name="5&apos;h1f" dtype_id="42"/>
                            <const loc="x,1064,51,1064,52" name="32&apos;h1" dtype_id="11"/>
                          </sel>
                          <concat loc="x,1064,91,1064,92" dtype_id="105">
                            <sel loc="x,1064,68,1064,69" dtype_id="3">
                              <varref loc="x,1064,57,1064,68" name="mem_rdata_q" dtype_id="11"/>
                              <const loc="x,1064,69,1064,70" name="5&apos;h7" dtype_id="42"/>
                              <const loc="x,1064,68,1064,69" name="32&apos;h1" dtype_id="11"/>
                            </sel>
                            <concat loc="x,1064,71,1064,72" dtype_id="9">
                              <sel loc="x,1064,84,1064,85" dtype_id="21">
                                <varref loc="x,1064,73,1064,84" name="mem_rdata_q" dtype_id="11"/>
                                <const loc="x,1064,88,1064,90" name="5&apos;h19" dtype_id="42"/>
                                <const loc="x,1064,85,1064,87" name="32&apos;h6" dtype_id="11"/>
                              </sel>
                              <concat loc="x,1064,55,1064,56" dtype_id="59">
                                <sel loc="x,1064,104,1064,105" dtype_id="10">
                                  <varref loc="x,1064,93,1064,104" name="mem_rdata_q" dtype_id="11"/>
                                  <const loc="x,1064,108,1064,109" name="5&apos;h8" dtype_id="42"/>
                                  <const loc="x,1064,105,1064,107" name="32&apos;h4" dtype_id="11"/>
                                </sel>
                                <const loc="x,1064,112,1064,116" name="1&apos;h0" dtype_id="3"/>
                              </concat>
                            </concat>
                          </concat>
                        </concat>
                      </extends>
                      <varref loc="x,1064,16,1064,27" name="decoded_imm" dtype_id="11"/>
                    </assigndly>
                  </caseitem>
                  <caseitem loc="x,1066,24,1066,25">
                    <varref loc="x,1066,13,1066,24" name="is_sb_sh_sw" dtype_id="3"/>
                    <assigndly loc="x,1067,28,1067,30" dtype_id="11">
                      <extends loc="x,1067,31,1067,38" dtype_id="11" width="32" widthminv="12">
                        <concat loc="x,1067,58,1067,59" dtype_id="107">
                          <sel loc="x,1067,51,1067,52" dtype_id="72">
                            <varref loc="x,1067,40,1067,51" name="mem_rdata_q" dtype_id="11"/>
                            <const loc="x,1067,55,1067,57" name="5&apos;h19" dtype_id="42"/>
                            <const loc="x,1067,52,1067,54" name="32&apos;h7" dtype_id="11"/>
                          </sel>
                          <sel loc="x,1067,71,1067,72" dtype_id="59">
                            <varref loc="x,1067,60,1067,71" name="mem_rdata_q" dtype_id="11"/>
                            <const loc="x,1067,75,1067,76" name="5&apos;h7" dtype_id="42"/>
                            <const loc="x,1067,72,1067,74" name="32&apos;h5" dtype_id="11"/>
                          </sel>
                        </concat>
                      </extends>
                      <varref loc="x,1067,16,1067,27" name="decoded_imm" dtype_id="11"/>
                    </assigndly>
                  </caseitem>
                  <caseitem loc="x,1069,13,1069,20">
                    <assigndly loc="x,1069,33,1069,35" dtype_id="11">
                      <const loc="x,1069,36,1069,40" name="32&apos;bx" dtype_id="11"/>
                      <varref loc="x,1069,21,1069,32" name="decoded_imm" dtype_id="11"/>
                    </assigndly>
                  </caseitem>
                </case>
              </begin>
            </begin>
          </if>
          <if loc="x,1073,7,1073,9">
            <not loc="x,1073,11,1073,12" dtype_id="3">
              <varref loc="x,1073,12,1073,18" name="resetn" dtype_id="3"/>
            </not>
            <begin>
              <begin loc="x,1073,20,1073,25">
                <assigndly loc="x,1074,39,1074,41" dtype_id="3">
                  <const loc="x,1074,42,1074,43" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1074,10,1074,38" name="is_beq_bne_blt_bge_bltu_bgeu" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1075,21,1075,23" dtype_id="3">
                  <const loc="x,1075,24,1075,25" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1075,10,1075,20" name="is_compare" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1077,22,1077,24" dtype_id="3">
                  <const loc="x,1077,25,1077,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1077,10,1077,19" name="instr_beq" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1078,22,1078,24" dtype_id="3">
                  <const loc="x,1078,25,1078,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1078,10,1078,19" name="instr_bne" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1079,22,1079,24" dtype_id="3">
                  <const loc="x,1079,25,1079,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1079,10,1079,19" name="instr_blt" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1080,22,1080,24" dtype_id="3">
                  <const loc="x,1080,25,1080,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1080,10,1080,19" name="instr_bge" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1081,22,1081,24" dtype_id="3">
                  <const loc="x,1081,25,1081,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1081,10,1081,20" name="instr_bltu" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1082,22,1082,24" dtype_id="3">
                  <const loc="x,1082,25,1082,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1082,10,1082,20" name="instr_bgeu" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1084,22,1084,24" dtype_id="3">
                  <const loc="x,1084,25,1084,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1084,10,1084,20" name="instr_addi" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1085,22,1085,24" dtype_id="3">
                  <const loc="x,1085,25,1085,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1085,10,1085,20" name="instr_slti" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1086,22,1086,24" dtype_id="3">
                  <const loc="x,1086,25,1086,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1086,10,1086,21" name="instr_sltiu" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1087,22,1087,24" dtype_id="3">
                  <const loc="x,1087,25,1087,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1087,10,1087,20" name="instr_xori" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1088,22,1088,24" dtype_id="3">
                  <const loc="x,1088,25,1088,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1088,10,1088,19" name="instr_ori" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1089,22,1089,24" dtype_id="3">
                  <const loc="x,1089,25,1089,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1089,10,1089,20" name="instr_andi" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1091,22,1091,24" dtype_id="3">
                  <const loc="x,1091,25,1091,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1091,10,1091,19" name="instr_add" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1092,22,1092,24" dtype_id="3">
                  <const loc="x,1092,25,1092,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1092,10,1092,19" name="instr_sub" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1093,22,1093,24" dtype_id="3">
                  <const loc="x,1093,25,1093,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1093,10,1093,19" name="instr_sll" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1094,22,1094,24" dtype_id="3">
                  <const loc="x,1094,25,1094,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1094,10,1094,19" name="instr_slt" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1095,22,1095,24" dtype_id="3">
                  <const loc="x,1095,25,1095,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1095,10,1095,20" name="instr_sltu" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1096,22,1096,24" dtype_id="3">
                  <const loc="x,1096,25,1096,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1096,10,1096,19" name="instr_xor" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1097,22,1097,24" dtype_id="3">
                  <const loc="x,1097,25,1097,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1097,10,1097,19" name="instr_srl" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1098,22,1098,24" dtype_id="3">
                  <const loc="x,1098,25,1098,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1098,10,1098,19" name="instr_sra" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1099,22,1099,24" dtype_id="3">
                  <const loc="x,1099,25,1099,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1099,10,1099,18" name="instr_or" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1100,22,1100,24" dtype_id="3">
                  <const loc="x,1100,25,1100,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1100,10,1100,19" name="instr_and" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <typedef loc="x,1116,6,1116,17" name="cpu_state_t" dtype_id="4"/>
      <var loc="x,1118,16,1118,25" name="cpu_state" dtype_id="4" vartype="cpu_state_t" origName="cpu_state"/>
      <var loc="x,1120,14,1120,23" name="irq_state" dtype_id="6" vartype="logic" origName="irq_state"/>
      <var loc="x,1122,8,1122,24" name="set_mem_do_rinst" dtype_id="3" vartype="logic" origName="set_mem_do_rinst"/>
      <var loc="x,1123,8,1123,24" name="set_mem_do_rdata" dtype_id="3" vartype="logic" origName="set_mem_do_rdata"/>
      <var loc="x,1124,8,1124,24" name="set_mem_do_wdata" dtype_id="3" vartype="logic" origName="set_mem_do_wdata"/>
      <var loc="x,1126,8,1126,21" name="latched_store" dtype_id="3" vartype="logic" origName="latched_store"/>
      <var loc="x,1127,8,1127,21" name="latched_stalu" dtype_id="3" vartype="logic" origName="latched_stalu"/>
      <var loc="x,1128,8,1128,22" name="latched_branch" dtype_id="3" vartype="logic" origName="latched_branch"/>
      <var loc="x,1129,8,1129,21" name="latched_compr" dtype_id="3" vartype="logic" origName="latched_compr"/>
      <var loc="x,1130,8,1130,21" name="latched_trace" dtype_id="3" vartype="logic" origName="latched_trace"/>
      <var loc="x,1131,8,1131,21" name="latched_is_lu" dtype_id="3" vartype="logic" origName="latched_is_lu"/>
      <var loc="x,1132,8,1132,21" name="latched_is_lh" dtype_id="3" vartype="logic" origName="latched_is_lh"/>
      <var loc="x,1133,8,1133,21" name="latched_is_lb" dtype_id="3" vartype="logic" origName="latched_is_lb"/>
      <var loc="x,1134,28,1134,40" name="latched_rdst" dtype_id="59" vartype="logic" origName="latched_rdst"/>
      <var loc="x,1136,15,1136,25" name="current_pc" dtype_id="11" vartype="logic" origName="current_pc"/>
      <var loc="x,1142,15,1142,35" name="pcpi_timeout_counter" dtype_id="10" vartype="logic" origName="pcpi_timeout_counter"/>
      <var loc="x,1143,15,1143,27" name="pcpi_timeout" dtype_id="3" vartype="logic" origName="pcpi_timeout"/>
      <var loc="x,1145,15,1145,31" name="next_irq_pending" dtype_id="11" vartype="logic" origName="next_irq_pending"/>
      <var loc="x,1146,15,1146,25" name="do_waitirq" dtype_id="3" vartype="logic" origName="do_waitirq"/>
      <var loc="x,1148,15,1148,22" name="alu_out" dtype_id="11" vartype="logic" origName="alu_out"/>
      <var loc="x,1148,24,1148,33" name="alu_out_q" dtype_id="11" vartype="logic" origName="alu_out_q"/>
      <var loc="x,1149,15,1149,24" name="alu_out_0" dtype_id="3" vartype="logic" origName="alu_out_0"/>
      <var loc="x,1149,26,1149,37" name="alu_out_0_q" dtype_id="3" vartype="logic" origName="alu_out_0_q"/>
      <var loc="x,1150,15,1150,23" name="alu_wait" dtype_id="3" vartype="logic" origName="alu_wait"/>
      <var loc="x,1150,25,1150,35" name="alu_wait_2" dtype_id="3" vartype="logic" origName="alu_wait_2"/>
      <var loc="x,1152,15,1152,26" name="alu_add_sub" dtype_id="11" vartype="logic" origName="alu_add_sub"/>
      <var loc="x,1153,15,1153,22" name="alu_shl" dtype_id="11" vartype="logic" origName="alu_shl"/>
      <var loc="x,1153,24,1153,31" name="alu_shr" dtype_id="11" vartype="logic" origName="alu_shr"/>
      <var loc="x,1154,15,1154,21" name="alu_eq" dtype_id="3" vartype="logic" origName="alu_eq"/>
      <var loc="x,1154,23,1154,30" name="alu_ltu" dtype_id="3" vartype="logic" origName="alu_ltu"/>
      <var loc="x,1154,32,1154,39" name="alu_lts" dtype_id="3" vartype="logic" origName="alu_lts"/>
      <begin loc="x,1168,16,1168,27" name="_1cycle_alu">
        <always loc="x,1169,7,1169,13">
          <begin loc="x,1169,17,1169,22">
            <assign loc="x,1170,22,1170,23" dtype_id="11">
              <cond loc="x,1170,34,1170,35" dtype_id="11">
                <varref loc="x,1170,24,1170,33" name="instr_sub" dtype_id="3"/>
                <sub loc="x,1170,44,1170,45" dtype_id="11">
                  <varref loc="x,1170,36,1170,43" name="reg_op1" dtype_id="11"/>
                  <varref loc="x,1170,46,1170,53" name="reg_op2" dtype_id="11"/>
                </sub>
                <add loc="x,1170,64,1170,65" dtype_id="11">
                  <varref loc="x,1170,56,1170,63" name="reg_op1" dtype_id="11"/>
                  <varref loc="x,1170,66,1170,73" name="reg_op2" dtype_id="11"/>
                </add>
              </cond>
              <varref loc="x,1170,10,1170,21" name="alu_add_sub" dtype_id="11"/>
            </assign>
            <assign loc="x,1171,17,1171,18" dtype_id="3">
              <eq loc="x,1171,27,1171,29" dtype_id="3">
                <varref loc="x,1171,19,1171,26" name="reg_op1" dtype_id="11"/>
                <varref loc="x,1171,30,1171,37" name="reg_op2" dtype_id="11"/>
              </eq>
              <varref loc="x,1171,10,1171,16" name="alu_eq" dtype_id="3"/>
            </assign>
            <assign loc="x,1172,18,1172,19" dtype_id="3">
              <lts loc="x,1172,37,1172,38" dtype_id="3">
                <varref loc="x,1172,28,1172,35" name="reg_op1" dtype_id="2"/>
                <varref loc="x,1172,47,1172,54" name="reg_op2" dtype_id="2"/>
              </lts>
              <varref loc="x,1172,10,1172,17" name="alu_lts" dtype_id="3"/>
            </assign>
            <assign loc="x,1173,18,1173,19" dtype_id="3">
              <lt loc="x,1173,28,1173,29" dtype_id="3">
                <varref loc="x,1173,20,1173,27" name="reg_op1" dtype_id="11"/>
                <varref loc="x,1173,30,1173,37" name="reg_op2" dtype_id="11"/>
              </lt>
              <varref loc="x,1173,10,1173,17" name="alu_ltu" dtype_id="3"/>
            </assign>
            <assign loc="x,1174,18,1174,19" dtype_id="11">
              <shiftl loc="x,1174,28,1174,30" dtype_id="11">
                <varref loc="x,1174,20,1174,27" name="reg_op1" dtype_id="11"/>
                <sel loc="x,1174,38,1174,39" dtype_id="59">
                  <varref loc="x,1174,31,1174,38" name="reg_op2" dtype_id="11"/>
                  <const loc="x,1174,41,1174,42" name="5&apos;h0" dtype_id="42"/>
                  <const loc="x,1174,39,1174,40" name="32&apos;h5" dtype_id="11"/>
                </sel>
              </shiftl>
              <varref loc="x,1174,10,1174,17" name="alu_shl" dtype_id="11"/>
            </assign>
            <assign loc="x,1175,18,1175,19" dtype_id="11">
              <sel loc="x,1175,89,1175,92" dtype_id="2">
                <shiftrs loc="x,1175,89,1175,92" dtype_id="109">
                  <concat loc="x,1175,77,1175,78" dtype_id="109">
                    <and loc="x,1175,57,1175,58" dtype_id="3">
                      <or loc="x,1175,43,1175,45" dtype_id="3">
                        <varref loc="x,1175,33,1175,42" name="instr_sra" dtype_id="3"/>
                        <varref loc="x,1175,46,1175,56" name="instr_srai" dtype_id="3"/>
                      </or>
                      <sel loc="x,1175,66,1175,67" dtype_id="3">
                        <varref loc="x,1175,59,1175,66" name="reg_op1" dtype_id="11"/>
                        <const loc="x,1175,67,1175,69" name="5&apos;h1f" dtype_id="42"/>
                        <const loc="x,1175,66,1175,67" name="32&apos;h1" dtype_id="11"/>
                      </sel>
                    </and>
                    <varref loc="x,1175,79,1175,86" name="reg_op1" dtype_id="11"/>
                  </concat>
                  <sel loc="x,1175,100,1175,101" dtype_id="59">
                    <varref loc="x,1175,93,1175,100" name="reg_op2" dtype_id="11"/>
                    <const loc="x,1175,103,1175,104" name="5&apos;h0" dtype_id="42"/>
                    <const loc="x,1175,101,1175,102" name="32&apos;h5" dtype_id="11"/>
                  </sel>
                </shiftrs>
                <const loc="x,1175,89,1175,92" name="32&apos;h0" dtype_id="11"/>
                <const loc="x,1175,89,1175,92" name="32&apos;h20" dtype_id="11"/>
              </sel>
              <varref loc="x,1175,10,1175,17" name="alu_shr" dtype_id="11"/>
            </assign>
          </begin>
        </always>
      </begin>
      <always loc="x,1180,4,1180,10">
        <begin loc="x,1180,14,1180,19">
          <assign loc="x,1181,18,1181,19" dtype_id="3">
            <const loc="x,1181,20,1181,22" name="1&apos;bx" dtype_id="3"/>
            <varref loc="x,1181,8,1181,17" name="alu_out_0" dtype_id="3"/>
          </assign>
          <case loc="x,1184,15,1184,19">
            <const loc="x,1184,21,1184,25" name="4&apos;h1" dtype_id="10"/>
            <caseitem loc="x,1185,21,1185,22">
              <extend loc="x,1185,11,1185,20" dtype_id="10" width="4" widthminv="1">
                <varref loc="x,1185,11,1185,20" name="instr_beq" dtype_id="3"/>
              </extend>
              <assign loc="x,1185,33,1185,34" dtype_id="3">
                <varref loc="x,1185,36,1185,42" name="alu_eq" dtype_id="3"/>
                <varref loc="x,1185,23,1185,32" name="alu_out_0" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="x,1186,21,1186,22">
              <extend loc="x,1186,11,1186,20" dtype_id="10" width="4" widthminv="1">
                <varref loc="x,1186,11,1186,20" name="instr_bne" dtype_id="3"/>
              </extend>
              <assign loc="x,1186,33,1186,34" dtype_id="3">
                <not loc="x,1186,35,1186,36" dtype_id="3">
                  <varref loc="x,1186,36,1186,42" name="alu_eq" dtype_id="3"/>
                </not>
                <varref loc="x,1186,23,1186,32" name="alu_out_0" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="x,1187,21,1187,22">
              <extend loc="x,1187,11,1187,20" dtype_id="10" width="4" widthminv="1">
                <varref loc="x,1187,11,1187,20" name="instr_bge" dtype_id="3"/>
              </extend>
              <assign loc="x,1187,33,1187,34" dtype_id="3">
                <not loc="x,1187,35,1187,36" dtype_id="3">
                  <varref loc="x,1187,36,1187,43" name="alu_lts" dtype_id="3"/>
                </not>
                <varref loc="x,1187,23,1187,32" name="alu_out_0" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="x,1188,21,1188,22">
              <extend loc="x,1188,11,1188,21" dtype_id="10" width="4" widthminv="1">
                <varref loc="x,1188,11,1188,21" name="instr_bgeu" dtype_id="3"/>
              </extend>
              <assign loc="x,1188,33,1188,34" dtype_id="3">
                <not loc="x,1188,35,1188,36" dtype_id="3">
                  <varref loc="x,1188,36,1188,43" name="alu_ltu" dtype_id="3"/>
                </not>
                <varref loc="x,1188,23,1188,32" name="alu_out_0" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="x,1189,95,1189,96">
              <and loc="x,1189,27,1189,28" dtype_id="10">
                <extend loc="x,1189,11,1189,26" dtype_id="10" width="4" widthminv="1">
                  <varref loc="x,1189,11,1189,26" name="is_slti_blt_slt" dtype_id="3"/>
                </extend>
                <or loc="x,1189,49,1189,50" dtype_id="10">
                  <const loc="x,1189,30,1189,31" name="4&apos;h1" dtype_id="10"/>
                  <not loc="x,1189,51,1189,52" dtype_id="10">
                    <concat loc="x,1189,82,1189,83" dtype_id="10">
                      <varref loc="x,1189,53,1189,62" name="instr_beq" dtype_id="3"/>
                      <concat loc="x,1189,72,1189,73" dtype_id="4">
                        <varref loc="x,1189,63,1189,72" name="instr_bne" dtype_id="3"/>
                        <concat loc="x,1189,62,1189,63" dtype_id="6">
                          <varref loc="x,1189,73,1189,82" name="instr_bge" dtype_id="3"/>
                          <varref loc="x,1189,83,1189,93" name="instr_bgeu" dtype_id="3"/>
                        </concat>
                      </concat>
                    </concat>
                  </not>
                </or>
              </and>
              <assign loc="x,1190,33,1190,34" dtype_id="3">
                <varref loc="x,1190,35,1190,42" name="alu_lts" dtype_id="3"/>
                <varref loc="x,1190,23,1190,32" name="alu_out_0" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="x,1191,99,1191,100">
              <extend loc="x,1191,30,1191,32" dtype_id="10" width="4" widthminv="1">
                <and loc="x,1191,30,1191,32" dtype_id="3">
                  <varref loc="x,1191,11,1191,29" name="is_sltiu_bltu_sltu" dtype_id="3"/>
                  <redor loc="x,1191,53,1191,54" dtype_id="3">
                    <or loc="x,1191,53,1191,54" dtype_id="10">
                      <const loc="x,1191,34,1191,35" name="4&apos;h1" dtype_id="10"/>
                      <not loc="x,1191,55,1191,56" dtype_id="10">
                        <concat loc="x,1191,86,1191,87" dtype_id="10">
                          <varref loc="x,1191,57,1191,66" name="instr_beq" dtype_id="3"/>
                          <concat loc="x,1191,76,1191,77" dtype_id="4">
                            <varref loc="x,1191,67,1191,76" name="instr_bne" dtype_id="3"/>
                            <concat loc="x,1191,66,1191,67" dtype_id="6">
                              <varref loc="x,1191,77,1191,86" name="instr_bge" dtype_id="3"/>
                              <varref loc="x,1191,87,1191,97" name="instr_bgeu" dtype_id="3"/>
                            </concat>
                          </concat>
                        </concat>
                      </not>
                    </or>
                  </redor>
                </and>
              </extend>
              <assign loc="x,1192,33,1192,34" dtype_id="3">
                <varref loc="x,1192,35,1192,42" name="alu_ltu" dtype_id="3"/>
                <varref loc="x,1192,23,1192,32" name="alu_out_0" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="x,1193,11,1193,18">
              <begin loc="x,1193,20,1193,25"/>
            </caseitem>
          </case>
          <assign loc="x,1196,16,1196,17" dtype_id="11">
            <const loc="x,1196,18,1196,21" name="32&apos;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" dtype_id="11"/>
            <varref loc="x,1196,8,1196,15" name="alu_out" dtype_id="11"/>
          </assign>
          <case loc="x,1199,15,1199,19">
            <const loc="x,1199,21,1199,25" name="1&apos;h1" dtype_id="3"/>
            <caseitem loc="x,1200,45,1200,46">
              <varref loc="x,1200,11,1200,45" name="is_lui_auipc_jal_jalr_addi_add_sub" dtype_id="3"/>
              <assign loc="x,1201,22,1201,23" dtype_id="11">
                <varref loc="x,1201,24,1201,35" name="alu_add_sub" dtype_id="11"/>
                <varref loc="x,1201,14,1201,21" name="alu_out" dtype_id="11"/>
              </assign>
            </caseitem>
            <caseitem loc="x,1203,21,1203,22">
              <varref loc="x,1203,11,1203,21" name="is_compare" dtype_id="3"/>
              <assign loc="x,1204,22,1204,23" dtype_id="11">
                <extend loc="x,1204,24,1204,33" dtype_id="11" width="32" widthminv="1">
                  <varref loc="x,1204,24,1204,33" name="alu_out_0" dtype_id="3"/>
                </extend>
                <varref loc="x,1204,14,1204,21" name="alu_out" dtype_id="11"/>
              </assign>
            </caseitem>
            <caseitem loc="x,1206,34,1206,35">
              <or loc="x,1206,22,1206,23" dtype_id="3">
                <varref loc="x,1206,11,1206,21" name="instr_xori" dtype_id="3"/>
                <varref loc="x,1206,24,1206,33" name="instr_xor" dtype_id="3"/>
              </or>
              <assign loc="x,1207,22,1207,23" dtype_id="11">
                <xor loc="x,1207,32,1207,33" dtype_id="11">
                  <varref loc="x,1207,24,1207,31" name="reg_op1" dtype_id="11"/>
                  <varref loc="x,1207,34,1207,41" name="reg_op2" dtype_id="11"/>
                </xor>
                <varref loc="x,1207,14,1207,21" name="alu_out" dtype_id="11"/>
              </assign>
            </caseitem>
            <caseitem loc="x,1209,32,1209,33">
              <or loc="x,1209,21,1209,22" dtype_id="3">
                <varref loc="x,1209,11,1209,20" name="instr_ori" dtype_id="3"/>
                <varref loc="x,1209,23,1209,31" name="instr_or" dtype_id="3"/>
              </or>
              <assign loc="x,1210,22,1210,23" dtype_id="11">
                <or loc="x,1210,32,1210,33" dtype_id="11">
                  <varref loc="x,1210,24,1210,31" name="reg_op1" dtype_id="11"/>
                  <varref loc="x,1210,34,1210,41" name="reg_op2" dtype_id="11"/>
                </or>
                <varref loc="x,1210,14,1210,21" name="alu_out" dtype_id="11"/>
              </assign>
            </caseitem>
            <caseitem loc="x,1212,34,1212,35">
              <or loc="x,1212,22,1212,23" dtype_id="3">
                <varref loc="x,1212,11,1212,21" name="instr_andi" dtype_id="3"/>
                <varref loc="x,1212,24,1212,33" name="instr_and" dtype_id="3"/>
              </or>
              <assign loc="x,1213,22,1213,23" dtype_id="11">
                <and loc="x,1213,32,1213,33" dtype_id="11">
                  <varref loc="x,1213,24,1213,31" name="reg_op1" dtype_id="11"/>
                  <varref loc="x,1213,34,1213,41" name="reg_op2" dtype_id="11"/>
                </and>
                <varref loc="x,1213,14,1213,21" name="alu_out" dtype_id="11"/>
              </assign>
            </caseitem>
            <caseitem loc="x,1215,53,1215,54">
              <const loc="x,1215,26,1215,27" name="1&apos;h0" dtype_id="3"/>
              <assign loc="x,1216,22,1216,23" dtype_id="11">
                <varref loc="x,1216,24,1216,31" name="alu_shl" dtype_id="11"/>
                <varref loc="x,1216,14,1216,21" name="alu_out" dtype_id="11"/>
              </assign>
            </caseitem>
            <caseitem loc="x,1218,78,1218,79">
              <const loc="x,1218,26,1218,27" name="1&apos;h0" dtype_id="3"/>
              <assign loc="x,1219,22,1219,23" dtype_id="11">
                <varref loc="x,1219,24,1219,31" name="alu_shr" dtype_id="11"/>
                <varref loc="x,1219,14,1219,21" name="alu_out" dtype_id="11"/>
              </assign>
            </caseitem>
            <caseitem loc="x,1220,11,1220,18">
              <begin loc="x,1220,20,1220,25"/>
            </caseitem>
          </case>
        </begin>
      </always>
      <var loc="x,1230,8,1230,36" name="clear_prefetched_high_word_q" dtype_id="3" vartype="logic" origName="clear_prefetched_high_word_q"/>
      <always loc="x,1231,4,1231,13">
        <sentree loc="x,1231,14,1231,15">
          <senitem loc="x,1231,16,1231,23" edgeType="POS">
            <varref loc="x,1231,24,1231,27" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <assigndly loc="x,1231,58,1231,60" dtype_id="3">
          <varref loc="x,1231,61,1231,87" name="clear_prefetched_high_word" dtype_id="3"/>
          <varref loc="x,1231,29,1231,57" name="clear_prefetched_high_word_q" dtype_id="3"/>
        </assigndly>
      </always>
      <always loc="x,1233,4,1233,15">
        <begin loc="x,1233,16,1233,21">
          <assign loc="x,1234,51,1234,52" dtype_id="3">
            <varref loc="x,1234,53,1234,81" name="clear_prefetched_high_word_q" dtype_id="3"/>
            <varref loc="x,1234,7,1234,33" name="clear_prefetched_high_word" dtype_id="3"/>
          </assign>
          <if loc="x,1236,7,1236,9">
            <not loc="x,1236,11,1236,12" dtype_id="3">
              <varref loc="x,1236,12,1236,32" name="prefetched_high_word" dtype_id="3"/>
            </not>
            <begin>
              <assign loc="x,1236,78,1236,79" dtype_id="3">
                <const loc="x,1236,80,1236,82" name="1&apos;h0" dtype_id="3"/>
                <varref loc="x,1236,51,1236,77" name="clear_prefetched_high_word" dtype_id="3"/>
              </assign>
            </begin>
          </if>
          <if loc="x,1237,7,1237,9">
            <or loc="x,1237,49,1237,51" dtype_id="3">
              <or loc="x,1237,26,1237,28" dtype_id="3">
                <varref loc="x,1237,11,1237,25" name="latched_branch" dtype_id="3"/>
                <neq loc="x,1237,40,1237,42" dtype_id="3">
                  <const loc="x,1237,43,1237,45" name="2&apos;h0" dtype_id="6"/>
                  <varref loc="x,1237,30,1237,39" name="irq_state" dtype_id="6"/>
                </neq>
              </or>
              <not loc="x,1237,52,1237,53" dtype_id="3">
                <varref loc="x,1237,53,1237,59" name="resetn" dtype_id="3"/>
              </not>
            </or>
            <begin>
              <assign loc="x,1237,88,1237,89" dtype_id="3">
                <const loc="x,1237,90,1237,104" name="1&apos;h0" dtype_id="23"/>
                <varref loc="x,1237,61,1237,87" name="clear_prefetched_high_word" dtype_id="3"/>
              </assign>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="x,1240,15,1240,28" name="cpuregs_write" dtype_id="3" vartype="logic" origName="cpuregs_write"/>
      <var loc="x,1240,30,1240,40" name="cpuregs_we" dtype_id="3" vartype="logic" origName="cpuregs_we"/>
      <var loc="x,1241,15,1241,29" name="cpuregs_wrdata" dtype_id="11" vartype="logic" origName="cpuregs_wrdata"/>
      <var loc="x,1242,15,1242,28" name="cpuregs_rsrc1" dtype_id="11" vartype="logic" origName="cpuregs_rsrc1"/>
      <var loc="x,1243,15,1243,28" name="cpuregs_rsrc2" dtype_id="11" vartype="logic" origName="cpuregs_rsrc2"/>
      <var loc="x,1244,28,1244,40" name="decoded_rsrc" dtype_id="59" vartype="logic" origName="decoded_rsrc"/>
      <var loc="x,1246,15,1246,26" name="wdat_branch" dtype_id="11" vartype="logic" origName="wdat_branch"/>
      <var loc="x,1247,15,1247,25" name="wdat_store" dtype_id="11" vartype="logic" origName="wdat_store"/>
      <var loc="x,1248,15,1248,26" name="wdat_irq_pc" dtype_id="11" vartype="logic" origName="wdat_irq_pc"/>
      <var loc="x,1249,15,1249,23" name="wdat_irq" dtype_id="11" vartype="logic" origName="wdat_irq"/>
      <always loc="x,1251,4,1251,15">
        <begin loc="x,1251,16,1251,21">
          <assign loc="x,1252,19,1252,20" dtype_id="11">
            <add loc="x,1252,28,1252,29" dtype_id="11">
              <varref loc="x,1252,21,1252,27" name="reg_pc" dtype_id="11"/>
              <cond loc="x,1252,45,1252,46" dtype_id="11">
                <varref loc="x,1252,31,1252,44" name="latched_compr" dtype_id="3"/>
                <const loc="x,1252,47,1252,52" name="32&apos;h2" dtype_id="11"/>
                <const loc="x,1252,55,1252,60" name="32&apos;h4" dtype_id="11"/>
              </cond>
            </add>
            <varref loc="x,1252,7,1252,18" name="wdat_branch" dtype_id="11"/>
          </assign>
          <assign loc="x,1253,19,1253,20" dtype_id="11">
            <cond loc="x,1253,35,1253,36" dtype_id="11">
              <varref loc="x,1253,21,1253,34" name="latched_stalu" dtype_id="3"/>
              <varref loc="x,1253,37,1253,46" name="alu_out_q" dtype_id="11"/>
              <varref loc="x,1253,49,1253,56" name="reg_out" dtype_id="11"/>
            </cond>
            <varref loc="x,1253,7,1253,17" name="wdat_store" dtype_id="11"/>
          </assign>
          <assign loc="x,1254,19,1254,20" dtype_id="11">
            <or loc="x,1254,33,1254,34" dtype_id="11">
              <varref loc="x,1254,21,1254,32" name="reg_next_pc" dtype_id="11"/>
              <extend loc="x,1254,41,1254,42" dtype_id="11" width="32" widthminv="1">
                <varref loc="x,1254,43,1254,56" name="latched_compr" dtype_id="3"/>
              </extend>
            </or>
            <varref loc="x,1254,7,1254,18" name="wdat_irq_pc" dtype_id="11"/>
          </assign>
          <assign loc="x,1255,19,1255,20" dtype_id="11">
            <and loc="x,1255,33,1255,34" dtype_id="11">
              <varref loc="x,1255,21,1255,32" name="irq_pending" dtype_id="11"/>
              <not loc="x,1255,35,1255,36" dtype_id="11">
                <varref loc="x,1255,36,1255,44" name="irq_mask" dtype_id="11"/>
              </not>
            </and>
            <varref loc="x,1255,7,1255,15" name="wdat_irq" dtype_id="11"/>
          </assign>
          <assign loc="x,1257,22,1257,23" dtype_id="3">
            <const loc="x,1257,24,1257,28" name="1&apos;h0" dtype_id="3"/>
            <varref loc="x,1257,7,1257,20" name="cpuregs_write" dtype_id="3"/>
          </assign>
          <assign loc="x,1258,22,1258,23" dtype_id="11">
            <const loc="x,1258,24,1258,26" name="32&apos;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" dtype_id="11"/>
            <varref loc="x,1258,7,1258,21" name="cpuregs_wrdata" dtype_id="11"/>
          </assign>
          <if loc="x,1260,7,1260,9">
            <eq loc="x,1260,21,1260,23" dtype_id="3">
              <const loc="x,1260,24,1260,36" name="3&apos;h1" dtype_id="4"/>
              <varref loc="x,1260,11,1260,20" name="cpu_state" dtype_id="4"/>
            </eq>
            <begin>
              <begin loc="x,1260,38,1260,43">
                <case loc="x,1262,16,1262,20">
                  <const loc="x,1262,22,1262,26" name="1&apos;h1" dtype_id="3"/>
                  <caseitem loc="x,1264,26,1264,27">
                    <varref loc="x,1264,12,1264,26" name="latched_branch" dtype_id="3"/>
                    <begin loc="x,1264,28,1264,33">
                      <assign loc="x,1265,30,1265,31" dtype_id="11">
                        <varref loc="x,1265,32,1265,43" name="wdat_branch" dtype_id="11"/>
                        <varref loc="x,1265,15,1265,29" name="cpuregs_wrdata" dtype_id="11"/>
                      </assign>
                      <assign loc="x,1266,30,1266,31" dtype_id="3">
                        <const loc="x,1266,32,1266,36" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="x,1266,15,1266,28" name="cpuregs_write" dtype_id="3"/>
                      </assign>
                    </begin>
                  </caseitem>
                  <caseitem loc="x,1269,43,1269,44">
                    <and loc="x,1269,28,1269,29" dtype_id="3">
                      <not loc="x,1269,12,1269,13" dtype_id="3">
                        <varref loc="x,1269,13,1269,27" name="latched_branch" dtype_id="3"/>
                      </not>
                      <varref loc="x,1269,30,1269,43" name="latched_store" dtype_id="3"/>
                    </and>
                    <begin loc="x,1269,45,1269,50">
                      <assign loc="x,1270,30,1270,31" dtype_id="11">
                        <varref loc="x,1270,32,1270,42" name="wdat_store" dtype_id="11"/>
                        <varref loc="x,1270,15,1270,29" name="cpuregs_wrdata" dtype_id="11"/>
                      </assign>
                      <assign loc="x,1271,30,1271,31" dtype_id="3">
                        <const loc="x,1271,32,1271,36" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="x,1271,15,1271,28" name="cpuregs_write" dtype_id="3"/>
                      </assign>
                    </begin>
                  </caseitem>
                  <caseitem loc="x,1274,37,1274,38">
                    <const loc="x,1274,23,1274,24" name="1&apos;h0" dtype_id="3"/>
                    <begin loc="x,1274,39,1274,44">
                      <assign loc="x,1275,30,1275,31" dtype_id="11">
                        <varref loc="x,1275,32,1275,43" name="wdat_irq_pc" dtype_id="11"/>
                        <varref loc="x,1275,15,1275,29" name="cpuregs_wrdata" dtype_id="11"/>
                      </assign>
                      <assign loc="x,1276,30,1276,31" dtype_id="3">
                        <const loc="x,1276,32,1276,36" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="x,1276,15,1276,28" name="cpuregs_write" dtype_id="3"/>
                      </assign>
                    </begin>
                  </caseitem>
                  <caseitem loc="x,1279,37,1279,38">
                    <const loc="x,1279,23,1279,24" name="1&apos;h0" dtype_id="3"/>
                    <begin loc="x,1279,39,1279,44">
                      <assign loc="x,1280,30,1280,31" dtype_id="11">
                        <varref loc="x,1280,32,1280,40" name="wdat_irq" dtype_id="11"/>
                        <varref loc="x,1280,15,1280,29" name="cpuregs_wrdata" dtype_id="11"/>
                      </assign>
                      <assign loc="x,1281,30,1281,31" dtype_id="3">
                        <const loc="x,1281,32,1281,36" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="x,1281,15,1281,28" name="cpuregs_write" dtype_id="3"/>
                      </assign>
                    </begin>
                  </caseitem>
                  <caseitem loc="x,1284,12,1284,19">
                    <begin loc="x,1284,21,1284,26"/>
                  </caseitem>
                </case>
              </begin>
            </begin>
          </if>
          <assign loc="x,1289,18,1289,19" dtype_id="3">
            <and loc="x,1289,43,1289,44" dtype_id="3">
              <and loc="x,1289,27,1289,28" dtype_id="3">
                <varref loc="x,1289,20,1289,26" name="resetn" dtype_id="3"/>
                <varref loc="x,1289,29,1289,42" name="cpuregs_write" dtype_id="3"/>
              </and>
              <neq loc="x,1289,59,1289,61" dtype_id="3">
                <const loc="x,1289,62,1289,63" name="5&apos;h0" dtype_id="59"/>
                <varref loc="x,1289,46,1289,58" name="latched_rdst" dtype_id="59"/>
              </neq>
            </and>
            <varref loc="x,1289,7,1289,17" name="cpuregs_we" dtype_id="3"/>
          </assign>
        </begin>
      </always>
      <always loc="x,1333,4,1333,13">
        <sentree loc="x,1333,14,1333,15">
          <senitem loc="x,1333,16,1333,23" edgeType="POS">
            <varref loc="x,1333,24,1333,27" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <if loc="x,1333,29,1333,31">
          <varref loc="x,1333,33,1333,43" name="cpuregs_we" dtype_id="3"/>
          <begin>
            <begin loc="x,1333,53,1333,58">
              <assigndly loc="x,1334,29,1334,31" dtype_id="11">
                <varref loc="x,1334,32,1334,46" name="cpuregs_wrdata" dtype_id="11"/>
                <arraysel loc="x,1334,14,1334,15" dtype_id="11">
                  <varref loc="x,1334,7,1334,14" name="cpuregs" dtype_id="104"/>
                  <varref loc="x,1334,15,1334,27" name="latched_rdst" dtype_id="59"/>
                </arraysel>
              </assigndly>
            </begin>
          </begin>
        </if>
      </always>
      <always loc="x,1337,4,1337,10">
        <begin loc="x,1337,14,1337,19">
          <assign loc="x,1338,20,1338,21" dtype_id="59">
            <const loc="x,1338,22,1338,24" name="5&apos;bxxxxx" dtype_id="59"/>
            <varref loc="x,1338,7,1338,19" name="decoded_rsrc" dtype_id="59"/>
          </assign>
          <begin loc="x,1341,33,1341,38">
            <assign loc="x,1345,24,1345,25" dtype_id="11">
              <cond loc="x,1345,48,1345,49" dtype_id="11">
                <neq loc="x,1345,41,1345,43" dtype_id="3">
                  <const loc="x,1345,44,1345,46" name="5&apos;h0" dtype_id="59"/>
                  <varref loc="x,1345,27,1345,40" name="decoded_rsrc1" dtype_id="59"/>
                </neq>
                <arraysel loc="x,1345,57,1345,58" dtype_id="11">
                  <varref loc="x,1345,50,1345,57" name="cpuregs" dtype_id="104"/>
                  <varref loc="x,1345,58,1345,71" name="decoded_rsrc1" dtype_id="59"/>
                </arraysel>
                <const loc="x,1345,75,1345,77" name="32&apos;h0" dtype_id="11"/>
              </cond>
              <varref loc="x,1345,10,1345,23" name="cpuregs_rsrc1" dtype_id="11"/>
            </assign>
            <assign loc="x,1346,24,1346,25" dtype_id="11">
              <cond loc="x,1346,48,1346,49" dtype_id="11">
                <neq loc="x,1346,41,1346,43" dtype_id="3">
                  <const loc="x,1346,44,1346,46" name="5&apos;h0" dtype_id="59"/>
                  <varref loc="x,1346,27,1346,40" name="decoded_rsrc2" dtype_id="59"/>
                </neq>
                <arraysel loc="x,1346,57,1346,58" dtype_id="11">
                  <varref loc="x,1346,50,1346,57" name="cpuregs" dtype_id="104"/>
                  <varref loc="x,1346,58,1346,71" name="decoded_rsrc2" dtype_id="59"/>
                </arraysel>
                <const loc="x,1346,75,1346,77" name="32&apos;h0" dtype_id="11"/>
              </cond>
              <varref loc="x,1346,10,1346,23" name="cpuregs_rsrc2" dtype_id="11"/>
            </assign>
          </begin>
        </begin>
      </always>
      <always loc="x,1387,4,1387,13">
        <sentree loc="x,1387,14,1387,15">
          <senitem loc="x,1387,16,1387,23" edgeType="POS">
            <varref loc="x,1387,24,1387,27" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="x,1387,29,1387,34">
          <assigndly loc="x,1388,24,1388,26" dtype_id="3">
            <const loc="x,1388,27,1388,29" name="1&apos;h0" dtype_id="3"/>
            <varref loc="x,1388,7,1388,11" name="trap" dtype_id="3"/>
          </assigndly>
          <assigndly loc="x,1389,24,1389,26" dtype_id="59">
            <const loc="x,1389,27,1389,29" name="5&apos;bxxxxx" dtype_id="59"/>
            <varref loc="x,1389,7,1389,13" name="reg_sh" dtype_id="59"/>
          </assigndly>
          <assigndly loc="x,1390,24,1390,26" dtype_id="11">
            <const loc="x,1390,27,1390,29" name="32&apos;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" dtype_id="11"/>
            <varref loc="x,1390,7,1390,14" name="reg_out" dtype_id="11"/>
          </assigndly>
          <assign loc="x,1392,24,1392,25" dtype_id="3">
            <const loc="x,1392,26,1392,30" name="1&apos;h0" dtype_id="3"/>
            <varref loc="x,1392,7,1392,23" name="set_mem_do_rinst" dtype_id="3"/>
          </assign>
          <assign loc="x,1393,24,1393,25" dtype_id="3">
            <const loc="x,1393,26,1393,30" name="1&apos;h0" dtype_id="3"/>
            <varref loc="x,1393,7,1393,23" name="set_mem_do_rdata" dtype_id="3"/>
          </assign>
          <assign loc="x,1394,24,1394,25" dtype_id="3">
            <const loc="x,1394,26,1394,30" name="1&apos;h0" dtype_id="3"/>
            <varref loc="x,1394,7,1394,23" name="set_mem_do_wdata" dtype_id="3"/>
          </assign>
          <assigndly loc="x,1396,24,1396,26" dtype_id="3">
            <varref loc="x,1396,27,1396,36" name="alu_out_0" dtype_id="3"/>
            <varref loc="x,1396,7,1396,18" name="alu_out_0_q" dtype_id="3"/>
          </assigndly>
          <assigndly loc="x,1397,24,1397,26" dtype_id="11">
            <varref loc="x,1397,27,1397,34" name="alu_out" dtype_id="11"/>
            <varref loc="x,1397,7,1397,16" name="alu_out_q" dtype_id="11"/>
          </assigndly>
          <assigndly loc="x,1399,24,1399,26" dtype_id="3">
            <const loc="x,1399,27,1399,29" name="1&apos;h0" dtype_id="3"/>
            <varref loc="x,1399,7,1399,15" name="alu_wait" dtype_id="3"/>
          </assigndly>
          <assigndly loc="x,1400,24,1400,26" dtype_id="3">
            <const loc="x,1400,27,1400,29" name="1&apos;h0" dtype_id="3"/>
            <varref loc="x,1400,7,1400,17" name="alu_wait_2" dtype_id="3"/>
          </assigndly>
          <begin loc="x,1434,12,1434,17">
            <assigndly loc="x,1435,22,1435,24" dtype_id="103">
              <const loc="x,1435,25,1435,27" name="64&apos;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" dtype_id="103"/>
              <varref loc="x,1435,10,1435,21" name="count_cycle" dtype_id="103"/>
            </assigndly>
            <assigndly loc="x,1436,22,1436,24" dtype_id="103">
              <const loc="x,1436,25,1436,27" name="64&apos;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" dtype_id="103"/>
              <varref loc="x,1436,10,1436,21" name="count_instr" dtype_id="103"/>
            </assigndly>
          </begin>
          <assign loc="x,1439,24,1439,25" dtype_id="11">
            <const loc="x,1439,67,1439,69" name="32&apos;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" dtype_id="11"/>
            <varref loc="x,1439,7,1439,23" name="next_irq_pending" dtype_id="11"/>
          </assign>
          <assigndly loc="x,1450,32,1450,34" dtype_id="3">
            <and loc="x,1450,48,1450,49" dtype_id="3">
              <varref loc="x,1450,35,1450,47" name="mem_do_rinst" dtype_id="3"/>
              <varref loc="x,1450,50,1450,58" name="mem_done" dtype_id="3"/>
            </and>
            <varref loc="x,1450,7,1450,22" name="decoder_trigger" dtype_id="3"/>
          </assigndly>
          <assigndly loc="x,1451,32,1451,34" dtype_id="3">
            <varref loc="x,1451,35,1451,50" name="decoder_trigger" dtype_id="3"/>
            <varref loc="x,1451,7,1451,24" name="decoder_trigger_q" dtype_id="3"/>
          </assigndly>
          <assigndly loc="x,1452,32,1452,34" dtype_id="3">
            <const loc="x,1452,35,1452,37" name="1&apos;h0" dtype_id="3"/>
            <varref loc="x,1452,7,1452,29" name="decoder_pseudo_trigger" dtype_id="3"/>
          </assigndly>
          <assigndly loc="x,1453,32,1453,34" dtype_id="3">
            <varref loc="x,1453,35,1453,57" name="decoder_pseudo_trigger" dtype_id="3"/>
            <varref loc="x,1453,7,1453,31" name="decoder_pseudo_trigger_q" dtype_id="3"/>
          </assigndly>
          <assigndly loc="x,1454,32,1454,34" dtype_id="3">
            <const loc="x,1454,35,1454,37" name="1&apos;h0" dtype_id="3"/>
            <varref loc="x,1454,7,1454,17" name="do_waitirq" dtype_id="3"/>
          </assigndly>
          <assigndly loc="x,1456,32,1456,34" dtype_id="3">
            <const loc="x,1456,35,1456,37" name="1&apos;h0" dtype_id="3"/>
            <varref loc="x,1456,7,1456,18" name="trace_valid" dtype_id="3"/>
          </assigndly>
          <assigndly loc="x,1458,37,1458,39" dtype_id="74">
            <const loc="x,1458,40,1458,42" name="36&apos;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" dtype_id="74"/>
            <varref loc="x,1458,26,1458,36" name="trace_data" dtype_id="74"/>
          </assigndly>
          <if loc="x,1464,7,1464,9">
            <varref loc="x,1464,12,1464,18" name="resetn" dtype_id="3"/>
            <begin>
              <case loc="x,1497,14,1497,18">
                <varref loc="x,1497,20,1497,29" name="cpu_state" dtype_id="4"/>
                <caseitem loc="x,1499,19,1499,20">
                  <const loc="x,1499,10,1499,19" name="3&apos;h0" dtype_id="4"/>
                  <begin loc="x,1499,21,1499,26">
                    <assigndly loc="x,1500,18,1500,20" dtype_id="3">
                      <const loc="x,1500,21,1500,25" name="1&apos;h1" dtype_id="3"/>
                      <varref loc="x,1500,13,1500,17" name="trap" dtype_id="3"/>
                    </assigndly>
                  </begin>
                </caseitem>
                <caseitem loc="x,1505,22,1505,23">
                  <const loc="x,1505,10,1505,22" name="3&apos;h1" dtype_id="4"/>
                  <begin loc="x,1505,24,1505,29">
                    <assigndly loc="x,1506,26,1506,28" dtype_id="3">
                      <and loc="x,1506,46,1506,47" dtype_id="3">
                        <not loc="x,1506,29,1506,30" dtype_id="3">
                          <varref loc="x,1506,30,1506,45" name="decoder_trigger" dtype_id="3"/>
                        </not>
                        <not loc="x,1506,48,1506,49" dtype_id="3">
                          <varref loc="x,1506,49,1506,59" name="do_waitirq" dtype_id="3"/>
                        </not>
                      </and>
                      <varref loc="x,1506,13,1506,25" name="mem_do_rinst" dtype_id="3"/>
                    </assigndly>
                    <assigndly loc="x,1507,26,1507,28" dtype_id="6">
                      <const loc="x,1507,29,1507,33" name="2&apos;h0" dtype_id="6"/>
                      <varref loc="x,1507,13,1507,25" name="mem_wordsize" dtype_id="6"/>
                    </assigndly>
                    <assign loc="x,1509,27,1509,28" dtype_id="11">
                      <varref loc="x,1509,29,1509,40" name="reg_next_pc" dtype_id="11"/>
                      <varref loc="x,1509,13,1509,23" name="current_pc" dtype_id="11"/>
                    </assign>
                    <case loc="x,1512,20,1512,24">
                      <const loc="x,1512,26,1512,30" name="1&apos;h1" dtype_id="3"/>
                      <caseitem loc="x,1515,46,1515,47">
                        <and loc="x,1515,31,1515,32" dtype_id="3">
                          <varref loc="x,1515,16,1515,30" name="latched_branch" dtype_id="3"/>
                          <varref loc="x,1515,33,1515,46" name="latched_store" dtype_id="3"/>
                        </and>
                        <begin loc="x,1515,48,1515,53">
                          <assign loc="x,1516,30,1516,31" dtype_id="11">
                            <and loc="x,1516,43,1516,44" dtype_id="11">
                              <const loc="x,1516,45,1516,58" name="32&apos;hfffffffe" dtype_id="11"/>
                              <varref loc="x,1516,32,1516,42" name="wdat_store" dtype_id="11"/>
                            </and>
                            <varref loc="x,1516,19,1516,29" name="current_pc" dtype_id="11"/>
                          </assign>
                        </begin>
                      </caseitem>
                      <caseitem loc="x,1520,41,1520,42">
                        <const loc="x,1520,27,1520,28" name="1&apos;h0" dtype_id="3"/>
                        <begin loc="x,1520,43,1520,48">
                          <assign loc="x,1521,33,1521,34" dtype_id="11">
                            <const loc="x,1521,35,1521,47" name="32&apos;h10" dtype_id="11"/>
                            <varref loc="x,1521,19,1521,29" name="current_pc" dtype_id="11"/>
                          </assign>
                          <assigndly loc="x,1522,32,1522,34" dtype_id="3">
                            <const loc="x,1522,35,1522,39" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="x,1522,19,1522,29" name="irq_active" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="x,1523,32,1523,34" dtype_id="3">
                            <const loc="x,1523,35,1523,39" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="x,1523,19,1523,31" name="mem_do_rinst" dtype_id="3"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="x,1527,41,1527,42">
                        <const loc="x,1527,27,1527,28" name="1&apos;h0" dtype_id="3"/>
                        <begin loc="x,1527,43,1527,48">
                          <assigndly loc="x,1528,36,1528,38" dtype_id="11">
                            <varref loc="x,1528,39,1528,47" name="wdat_irq" dtype_id="11"/>
                            <varref loc="x,1528,19,1528,22" name="eoi" dtype_id="11"/>
                          </assigndly>
                          <assign loc="x,1529,37,1529,38" dtype_id="11">
                            <and loc="x,1529,56,1529,57" dtype_id="11">
                              <varref loc="x,1529,39,1529,55" name="next_irq_pending" dtype_id="11"/>
                              <varref loc="x,1529,58,1529,66" name="irq_mask" dtype_id="11"/>
                            </and>
                            <varref loc="x,1529,19,1529,35" name="next_irq_pending" dtype_id="11"/>
                          </assign>
                        </begin>
                      </caseitem>
                      <caseitem loc="x,1533,16,1533,23">
                        <begin loc="x,1533,25,1533,30"/>
                      </caseitem>
                    </case>
                    <assigndly loc="x,1551,28,1551,30" dtype_id="11">
                      <varref loc="x,1551,31,1551,41" name="current_pc" dtype_id="11"/>
                      <varref loc="x,1551,13,1551,19" name="reg_pc" dtype_id="11"/>
                    </assigndly>
                    <assigndly loc="x,1552,28,1552,30" dtype_id="11">
                      <varref loc="x,1552,31,1552,41" name="current_pc" dtype_id="11"/>
                      <varref loc="x,1552,13,1552,24" name="reg_next_pc" dtype_id="11"/>
                    </assigndly>
                    <assigndly loc="x,1554,28,1554,30" dtype_id="3">
                      <const loc="x,1554,31,1554,33" name="1&apos;h0" dtype_id="3"/>
                      <varref loc="x,1554,13,1554,26" name="latched_store" dtype_id="3"/>
                    </assigndly>
                    <assigndly loc="x,1555,28,1555,30" dtype_id="3">
                      <const loc="x,1555,31,1555,33" name="1&apos;h0" dtype_id="3"/>
                      <varref loc="x,1555,13,1555,26" name="latched_stalu" dtype_id="3"/>
                    </assigndly>
                    <assigndly loc="x,1556,28,1556,30" dtype_id="3">
                      <const loc="x,1556,31,1556,33" name="1&apos;h0" dtype_id="3"/>
                      <varref loc="x,1556,13,1556,27" name="latched_branch" dtype_id="3"/>
                    </assigndly>
                    <assigndly loc="x,1557,28,1557,30" dtype_id="3">
                      <const loc="x,1557,31,1557,33" name="1&apos;h0" dtype_id="3"/>
                      <varref loc="x,1557,13,1557,26" name="latched_is_lu" dtype_id="3"/>
                    </assigndly>
                    <assigndly loc="x,1558,28,1558,30" dtype_id="3">
                      <const loc="x,1558,31,1558,33" name="1&apos;h0" dtype_id="3"/>
                      <varref loc="x,1558,13,1558,26" name="latched_is_lh" dtype_id="3"/>
                    </assigndly>
                    <assigndly loc="x,1559,28,1559,30" dtype_id="3">
                      <const loc="x,1559,31,1559,33" name="1&apos;h0" dtype_id="3"/>
                      <varref loc="x,1559,13,1559,26" name="latched_is_lb" dtype_id="3"/>
                    </assigndly>
                    <assigndly loc="x,1560,28,1560,30" dtype_id="59">
                      <varref loc="x,1560,31,1560,43" name="decoded_rdst" dtype_id="59"/>
                      <varref loc="x,1560,13,1560,25" name="latched_rdst" dtype_id="59"/>
                    </assigndly>
                    <assigndly loc="x,1561,28,1561,30" dtype_id="3">
                      <varref loc="x,1561,31,1561,47" name="compressed_instr" dtype_id="3"/>
                      <varref loc="x,1561,13,1561,26" name="latched_compr" dtype_id="3"/>
                    </assigndly>
                    <if loc="x,1591,18,1591,20">
                      <varref loc="x,1591,22,1591,37" name="decoder_trigger" dtype_id="3"/>
                      <begin>
                        <begin loc="x,1591,47,1591,52">
                          <assigndly loc="x,1601,28,1601,30" dtype_id="3">
                            <varref loc="x,1601,31,1601,41" name="irq_active" dtype_id="3"/>
                            <varref loc="x,1601,16,1601,25" name="irq_delay" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="x,1602,28,1602,30" dtype_id="11">
                            <add loc="x,1602,42,1602,43" dtype_id="11">
                              <varref loc="x,1602,31,1602,41" name="current_pc" dtype_id="11"/>
                              <cond loc="x,1602,62,1602,63" dtype_id="11">
                                <varref loc="x,1602,45,1602,61" name="compressed_instr" dtype_id="3"/>
                                <const loc="x,1602,64,1602,65" name="32&apos;sh2" dtype_id="2"/>
                                <const loc="x,1602,68,1602,69" name="32&apos;sh4" dtype_id="2"/>
                              </cond>
                            </add>
                            <varref loc="x,1602,16,1602,27" name="reg_next_pc" dtype_id="11"/>
                          </assigndly>
                          <if loc="x,1611,16,1611,18">
                            <varref loc="x,1611,20,1611,29" name="instr_jal" dtype_id="3"/>
                            <begin>
                              <begin loc="x,1611,31,1611,36">
                                <assigndly loc="x,1612,35,1612,37" dtype_id="3">
                                  <const loc="x,1612,38,1612,42" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="x,1612,19,1612,31" name="mem_do_rinst" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="x,1613,35,1613,37" dtype_id="11">
                                  <add loc="x,1613,49,1613,50" dtype_id="11">
                                    <varref loc="x,1613,38,1613,48" name="current_pc" dtype_id="11"/>
                                    <varref loc="x,1613,51,1613,65" name="decoded_imm_uj" dtype_id="11"/>
                                  </add>
                                  <varref loc="x,1613,19,1613,30" name="reg_next_pc" dtype_id="11"/>
                                </assigndly>
                                <assigndly loc="x,1614,35,1614,37" dtype_id="3">
                                  <const loc="x,1614,38,1614,42" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="x,1614,19,1614,33" name="latched_branch" dtype_id="3"/>
                                </assigndly>
                              </begin>
                            </begin>
                            <begin>
                              <begin loc="x,1617,16,1617,21">
                                <assigndly loc="x,1618,35,1618,37" dtype_id="3">
                                  <const loc="x,1618,38,1618,42" name="1&apos;h0" dtype_id="3"/>
                                  <varref loc="x,1618,19,1618,31" name="mem_do_rinst" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="x,1619,35,1619,37" dtype_id="3">
                                  <and loc="x,1619,50,1619,51" dtype_id="3">
                                    <not loc="x,1619,38,1619,39" dtype_id="3">
                                      <varref loc="x,1619,39,1619,49" name="instr_jalr" dtype_id="3"/>
                                    </not>
                                    <not loc="x,1619,52,1619,53" dtype_id="3">
                                      <varref loc="x,1619,53,1619,65" name="instr_retirq" dtype_id="3"/>
                                    </not>
                                  </and>
                                  <varref loc="x,1619,19,1619,34" name="mem_do_prefetch" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="x,1620,35,1620,37" dtype_id="4">
                                  <const loc="x,1620,38,1620,44" name="3&apos;h2" dtype_id="4"/>
                                  <varref loc="x,1620,19,1620,28" name="cpu_state" dtype_id="4"/>
                                </assigndly>
                              </begin>
                            </begin>
                          </if>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </caseitem>
                <caseitem loc="x,1634,16,1634,17">
                  <const loc="x,1634,10,1634,16" name="3&apos;h2" dtype_id="4"/>
                  <begin loc="x,1634,18,1634,23">
                    <assigndly loc="x,1635,21,1635,23" dtype_id="11">
                      <const loc="x,1635,24,1635,26" name="32&apos;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" dtype_id="11"/>
                      <varref loc="x,1635,13,1635,20" name="reg_op1" dtype_id="11"/>
                    </assigndly>
                    <assigndly loc="x,1636,21,1636,23" dtype_id="11">
                      <const loc="x,1636,24,1636,26" name="32&apos;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" dtype_id="11"/>
                      <varref loc="x,1636,13,1636,20" name="reg_op2" dtype_id="11"/>
                    </assigndly>
                    <case loc="x,1639,20,1639,24">
                      <const loc="x,1639,26,1639,30" name="1&apos;h1" dtype_id="3"/>
                      <caseitem loc="x,1642,58,1642,59">
                        <varref loc="x,1642,48,1642,58" name="instr_trap" dtype_id="3"/>
                        <begin loc="x,1642,60,1642,65">
                          <begin loc="x,1691,24,1691,29">
                            <assigndly loc="x,1699,35,1699,37" dtype_id="4">
                              <const loc="x,1699,38,1699,47" name="3&apos;h0" dtype_id="4"/>
                              <varref loc="x,1699,25,1699,34" name="cpu_state" dtype_id="4"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </caseitem>
                      <caseitem loc="x,1704,70,1704,71">
                        <const loc="x,1704,32,1704,33" name="1&apos;h0" dtype_id="3"/>
                        <begin loc="x,1704,72,1704,77">
                          <case loc="x,1706,26,1706,30">
                            <const loc="x,1706,32,1706,36" name="1&apos;h1" dtype_id="3"/>
                            <caseitem loc="x,1707,35,1707,36">
                              <varref loc="x,1707,22,1707,35" name="instr_rdcycle" dtype_id="3"/>
                              <assigndly loc="x,1708,33,1708,35" dtype_id="11">
                                <sel loc="x,1708,47,1708,48" dtype_id="11">
                                  <varref loc="x,1708,36,1708,47" name="count_cycle" dtype_id="103"/>
                                  <const loc="x,1708,51,1708,52" name="6&apos;h0" dtype_id="110"/>
                                  <const loc="x,1708,48,1708,50" name="32&apos;h20" dtype_id="11"/>
                                </sel>
                                <varref loc="x,1708,25,1708,32" name="reg_out" dtype_id="11"/>
                              </assigndly>
                            </caseitem>
                            <caseitem loc="x,1710,57,1710,58">
                              <const loc="x,1710,37,1710,39" name="1&apos;h0" dtype_id="3"/>
                              <assigndly loc="x,1711,33,1711,35" dtype_id="11">
                                <sel loc="x,1711,47,1711,48" dtype_id="11">
                                  <varref loc="x,1711,36,1711,47" name="count_cycle" dtype_id="103"/>
                                  <const loc="x,1711,51,1711,53" name="6&apos;h20" dtype_id="110"/>
                                  <const loc="x,1711,48,1711,50" name="32&apos;h20" dtype_id="11"/>
                                </sel>
                                <varref loc="x,1711,25,1711,32" name="reg_out" dtype_id="11"/>
                              </assigndly>
                            </caseitem>
                            <caseitem loc="x,1713,35,1713,36">
                              <varref loc="x,1713,22,1713,35" name="instr_rdinstr" dtype_id="3"/>
                              <assigndly loc="x,1714,33,1714,35" dtype_id="11">
                                <sel loc="x,1714,47,1714,48" dtype_id="11">
                                  <varref loc="x,1714,36,1714,47" name="count_instr" dtype_id="103"/>
                                  <const loc="x,1714,51,1714,52" name="6&apos;h0" dtype_id="110"/>
                                  <const loc="x,1714,48,1714,50" name="32&apos;h20" dtype_id="11"/>
                                </sel>
                                <varref loc="x,1714,25,1714,32" name="reg_out" dtype_id="11"/>
                              </assigndly>
                            </caseitem>
                            <caseitem loc="x,1716,57,1716,58">
                              <const loc="x,1716,37,1716,39" name="1&apos;h0" dtype_id="3"/>
                              <assigndly loc="x,1717,33,1717,35" dtype_id="11">
                                <sel loc="x,1717,47,1717,48" dtype_id="11">
                                  <varref loc="x,1717,36,1717,47" name="count_instr" dtype_id="103"/>
                                  <const loc="x,1717,51,1717,53" name="6&apos;h20" dtype_id="110"/>
                                  <const loc="x,1717,48,1717,50" name="32&apos;h20" dtype_id="11"/>
                                </sel>
                                <varref loc="x,1717,25,1717,32" name="reg_out" dtype_id="11"/>
                              </assigndly>
                            </caseitem>
                            <caseitem loc="x,1719,22,1719,29">
                              <begin loc="x,1719,31,1719,36"/>
                            </caseitem>
                          </case>
                          <assigndly loc="x,1722,33,1722,35" dtype_id="3">
                            <const loc="x,1722,36,1722,37" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="x,1722,19,1722,32" name="latched_store" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="x,1723,33,1723,35" dtype_id="4">
                            <const loc="x,1723,36,1723,48" name="3&apos;h1" dtype_id="4"/>
                            <varref loc="x,1723,19,1723,28" name="cpu_state" dtype_id="4"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="x,1727,32,1727,33">
                        <varref loc="x,1727,16,1727,32" name="is_lui_auipc_jal" dtype_id="3"/>
                        <begin loc="x,1727,34,1727,39">
                          <assigndly loc="x,1728,27,1728,29" dtype_id="11">
                            <cond loc="x,1728,40,1728,41" dtype_id="11">
                              <varref loc="x,1728,30,1728,39" name="instr_lui" dtype_id="3"/>
                              <const loc="x,1728,42,1728,43" name="32&apos;sh0" dtype_id="2"/>
                              <varref loc="x,1728,46,1728,52" name="reg_pc" dtype_id="11"/>
                            </cond>
                            <varref loc="x,1728,19,1728,26" name="reg_op1" dtype_id="11"/>
                          </assigndly>
                          <assigndly loc="x,1729,27,1729,29" dtype_id="11">
                            <varref loc="x,1729,30,1729,41" name="decoded_imm" dtype_id="11"/>
                            <varref loc="x,1729,19,1729,26" name="reg_op2" dtype_id="11"/>
                          </assigndly>
                          <assigndly loc="x,1732,37,1732,39" dtype_id="3">
                            <varref loc="x,1732,40,1732,55" name="mem_do_prefetch" dtype_id="3"/>
                            <varref loc="x,1732,24,1732,36" name="mem_do_rinst" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="x,1734,29,1734,31" dtype_id="4">
                            <const loc="x,1734,32,1734,36" name="3&apos;h4" dtype_id="4"/>
                            <varref loc="x,1734,19,1734,28" name="cpu_state" dtype_id="4"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="x,1738,60,1738,61">
                        <const loc="x,1738,47,1738,49" name="1&apos;h0" dtype_id="3"/>
                        <begin loc="x,1738,62,1738,67">
                          <assigndly loc="x,1742,38,1742,40" dtype_id="11">
                            <varref loc="x,1742,41,1742,54" name="cpuregs_rsrc1" dtype_id="11"/>
                            <varref loc="x,1742,19,1742,26" name="reg_out" dtype_id="11"/>
                          </assigndly>
                          <assigndly loc="x,1749,36,1749,38" dtype_id="3">
                            <const loc="x,1749,39,1749,40" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="x,1749,19,1749,32" name="latched_store" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="x,1750,36,1750,38" dtype_id="4">
                            <const loc="x,1750,39,1750,51" name="3&apos;h1" dtype_id="4"/>
                            <varref loc="x,1750,19,1750,28" name="cpu_state" dtype_id="4"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="x,1754,60,1754,61">
                        <const loc="x,1754,47,1754,49" name="1&apos;h0" dtype_id="3"/>
                        <begin loc="x,1754,62,1754,67">
                          <assigndly loc="x,1758,38,1758,40" dtype_id="11">
                            <varref loc="x,1758,41,1758,54" name="cpuregs_rsrc1" dtype_id="11"/>
                            <varref loc="x,1758,19,1758,26" name="reg_out" dtype_id="11"/>
                          </assigndly>
                          <assigndly loc="x,1765,38,1765,40" dtype_id="59">
                            <varref loc="x,1765,41,1765,53" name="latched_rdst" dtype_id="59"/>
                            <varref loc="x,1765,19,1765,31" name="latched_rdst" dtype_id="59"/>
                          </assigndly>
                          <assigndly loc="x,1766,38,1766,40" dtype_id="3">
                            <const loc="x,1766,41,1766,42" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="x,1766,19,1766,32" name="latched_store" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="x,1767,38,1767,40" dtype_id="4">
                            <const loc="x,1767,41,1767,53" name="3&apos;h1" dtype_id="4"/>
                            <varref loc="x,1767,19,1767,28" name="cpu_state" dtype_id="4"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="x,1771,42,1771,43">
                        <const loc="x,1771,27,1771,29" name="1&apos;h0" dtype_id="3"/>
                        <begin loc="x,1771,44,1771,49">
                          <assigndly loc="x,1775,36,1775,38" dtype_id="11">
                            <and loc="x,1776,54,1776,55" dtype_id="11">
                              <const loc="x,1776,56,1776,70" name="32&apos;hfffffffe" dtype_id="11"/>
                              <varref loc="x,1776,40,1776,53" name="cpuregs_rsrc1" dtype_id="11"/>
                            </and>
                            <varref loc="x,1775,19,1775,26" name="reg_out" dtype_id="11"/>
                          </assigndly>
                          <assigndly loc="x,1784,36,1784,38" dtype_id="11">
                            <const loc="x,1784,39,1784,40" name="32&apos;sh0" dtype_id="2"/>
                            <varref loc="x,1784,19,1784,22" name="eoi" dtype_id="11"/>
                          </assigndly>
                          <assigndly loc="x,1785,36,1785,38" dtype_id="3">
                            <const loc="x,1785,39,1785,40" name="1&apos;h0" dtype_id="3"/>
                            <varref loc="x,1785,19,1785,29" name="irq_active" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="x,1786,36,1786,38" dtype_id="3">
                            <const loc="x,1786,39,1786,40" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="x,1786,19,1786,33" name="latched_branch" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="x,1787,36,1787,38" dtype_id="3">
                            <const loc="x,1787,39,1787,40" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="x,1787,19,1787,32" name="latched_store" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="x,1789,36,1789,38" dtype_id="4">
                            <const loc="x,1789,39,1789,51" name="3&apos;h1" dtype_id="4"/>
                            <varref loc="x,1789,19,1789,28" name="cpu_state" dtype_id="4"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="x,1793,43,1793,44">
                        <const loc="x,1793,27,1793,29" name="1&apos;h0" dtype_id="3"/>
                        <begin loc="x,1793,45,1793,50">
                          <assigndly loc="x,1797,36,1797,38" dtype_id="3">
                            <const loc="x,1797,39,1797,40" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="x,1797,19,1797,32" name="latched_store" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="x,1798,36,1798,38" dtype_id="11">
                            <varref loc="x,1798,39,1798,47" name="irq_mask" dtype_id="11"/>
                            <varref loc="x,1798,19,1798,26" name="reg_out" dtype_id="11"/>
                          </assigndly>
                          <assigndly loc="x,1799,36,1799,38" dtype_id="11">
                            <varref loc="x,1799,39,1799,52" name="cpuregs_rsrc1" dtype_id="11"/>
                            <varref loc="x,1799,19,1799,27" name="irq_mask" dtype_id="11"/>
                          </assigndly>
                          <assigndly loc="x,1806,36,1806,38" dtype_id="4">
                            <const loc="x,1806,39,1806,51" name="3&apos;h1" dtype_id="4"/>
                            <varref loc="x,1806,19,1806,28" name="cpu_state" dtype_id="4"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="x,1810,61,1810,62">
                        <const loc="x,1810,47,1810,49" name="1&apos;h0" dtype_id="3"/>
                        <begin loc="x,1810,63,1810,68">
                          <assigndly loc="x,1814,36,1814,38" dtype_id="3">
                            <const loc="x,1814,39,1814,40" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="x,1814,19,1814,32" name="latched_store" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="x,1815,36,1815,38" dtype_id="11">
                            <varref loc="x,1815,39,1815,48" name="irq_timer" dtype_id="11"/>
                            <varref loc="x,1815,19,1815,26" name="reg_out" dtype_id="11"/>
                          </assigndly>
                          <assigndly loc="x,1816,36,1816,38" dtype_id="11">
                            <varref loc="x,1816,39,1816,52" name="cpuregs_rsrc1" dtype_id="11"/>
                            <varref loc="x,1816,19,1816,28" name="irq_timer" dtype_id="11"/>
                          </assigndly>
                          <assigndly loc="x,1823,36,1823,38" dtype_id="4">
                            <const loc="x,1823,39,1823,51" name="3&apos;h1" dtype_id="4"/>
                            <varref loc="x,1823,19,1823,28" name="cpu_state" dtype_id="4"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="x,1826,50,1826,51">
                        <and loc="x,1826,36,1826,38" dtype_id="3">
                          <varref loc="x,1826,16,1826,35" name="is_lb_lh_lw_lbu_lhu" dtype_id="3"/>
                          <not loc="x,1826,39,1826,40" dtype_id="3">
                            <varref loc="x,1826,40,1826,50" name="instr_trap" dtype_id="3"/>
                          </not>
                        </and>
                        <begin loc="x,1826,52,1826,57">
                          <assigndly loc="x,1830,36,1830,38" dtype_id="11">
                            <varref loc="x,1830,39,1830,52" name="cpuregs_rsrc1" dtype_id="11"/>
                            <varref loc="x,1830,19,1830,26" name="reg_op1" dtype_id="11"/>
                          </assigndly>
                          <assigndly loc="x,1837,36,1837,38" dtype_id="4">
                            <const loc="x,1837,39,1837,45" name="3&apos;h7" dtype_id="4"/>
                            <varref loc="x,1837,19,1837,28" name="cpu_state" dtype_id="4"/>
                          </assigndly>
                          <assigndly loc="x,1838,36,1838,38" dtype_id="3">
                            <const loc="x,1838,39,1838,40" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="x,1838,19,1838,31" name="mem_do_rinst" dtype_id="3"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="x,1842,52,1842,53">
                        <varref loc="x,1842,16,1842,33" name="is_slli_srli_srai" dtype_id="3"/>
                        <begin loc="x,1842,54,1842,59">
                          <assigndly loc="x,1846,36,1846,38" dtype_id="11">
                            <varref loc="x,1846,39,1846,52" name="cpuregs_rsrc1" dtype_id="11"/>
                            <varref loc="x,1846,19,1846,26" name="reg_op1" dtype_id="11"/>
                          </assigndly>
                          <assigndly loc="x,1853,36,1853,38" dtype_id="59">
                            <varref loc="x,1853,39,1853,52" name="decoded_rsrc2" dtype_id="59"/>
                            <varref loc="x,1853,19,1853,25" name="reg_sh" dtype_id="59"/>
                          </assigndly>
                          <assigndly loc="x,1854,36,1854,38" dtype_id="4">
                            <const loc="x,1854,39,1854,44" name="3&apos;h5" dtype_id="4"/>
                            <varref loc="x,1854,19,1854,28" name="cpu_state" dtype_id="4"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="x,1858,90,1858,91">
                        <varref loc="x,1858,16,1858,53" name="is_jalr_addi_slti_sltiu_xori_ori_andi" dtype_id="3"/>
                        <const loc="x,1858,73,1858,75" name="1&apos;h0" dtype_id="3"/>
                        <begin loc="x,1858,92,1858,97">
                          <assigndly loc="x,1862,36,1862,38" dtype_id="11">
                            <varref loc="x,1862,39,1862,52" name="cpuregs_rsrc1" dtype_id="11"/>
                            <varref loc="x,1862,19,1862,26" name="reg_op1" dtype_id="11"/>
                          </assigndly>
                          <assigndly loc="x,1869,36,1869,38" dtype_id="11">
                            <varref loc="x,1870,54,1870,65" name="decoded_imm" dtype_id="11"/>
                            <varref loc="x,1869,19,1869,26" name="reg_op2" dtype_id="11"/>
                          </assigndly>
                          <assigndly loc="x,1873,37,1873,39" dtype_id="3">
                            <varref loc="x,1873,40,1873,55" name="mem_do_prefetch" dtype_id="3"/>
                            <varref loc="x,1873,24,1873,36" name="mem_do_rinst" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="x,1875,37,1875,39" dtype_id="4">
                            <const loc="x,1875,40,1875,44" name="3&apos;h4" dtype_id="4"/>
                            <varref loc="x,1875,19,1875,28" name="cpu_state" dtype_id="4"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="x,1879,16,1879,23">
                        <begin loc="x,1879,25,1879,30">
                          <assigndly loc="x,1883,36,1883,38" dtype_id="11">
                            <varref loc="x,1883,39,1883,52" name="cpuregs_rsrc1" dtype_id="11"/>
                            <varref loc="x,1883,19,1883,26" name="reg_op1" dtype_id="11"/>
                          </assigndly>
                          <begin loc="x,1890,45,1890,50">
                            <assigndly loc="x,1894,39,1894,41" dtype_id="59">
                              <sel loc="x,1894,57,1894,58" dtype_id="59">
                                <varref loc="x,1894,44,1894,57" name="cpuregs_rsrc2" dtype_id="11"/>
                                <const loc="x,1894,60,1894,61" name="5&apos;h0" dtype_id="42"/>
                                <const loc="x,1894,58,1894,59" name="32&apos;h5" dtype_id="11"/>
                              </sel>
                              <varref loc="x,1894,22,1894,28" name="reg_sh" dtype_id="59"/>
                            </assigndly>
                            <assigndly loc="x,1895,39,1895,41" dtype_id="11">
                              <varref loc="x,1895,42,1895,55" name="cpuregs_rsrc2" dtype_id="11"/>
                              <varref loc="x,1895,22,1895,29" name="reg_op2" dtype_id="11"/>
                            </assigndly>
                            <case loc="x,1903,29,1903,33">
                              <const loc="x,1903,35,1903,39" name="1&apos;h1" dtype_id="3"/>
                              <caseitem loc="x,1904,36,1904,37">
                                <varref loc="x,1904,25,1904,36" name="is_sb_sh_sw" dtype_id="3"/>
                                <begin loc="x,1904,38,1904,43">
                                  <assigndly loc="x,1905,41,1905,43" dtype_id="4">
                                    <const loc="x,1905,44,1905,50" name="3&apos;h6" dtype_id="4"/>
                                    <varref loc="x,1905,28,1905,37" name="cpu_state" dtype_id="4"/>
                                  </assigndly>
                                  <assigndly loc="x,1906,41,1906,43" dtype_id="3">
                                    <const loc="x,1906,44,1906,45" name="1&apos;h1" dtype_id="3"/>
                                    <varref loc="x,1906,28,1906,40" name="mem_do_rinst" dtype_id="3"/>
                                  </assigndly>
                                </begin>
                              </caseitem>
                              <caseitem loc="x,1908,58,1908,59">
                                <varref loc="x,1908,25,1908,39" name="is_sll_srl_sra" dtype_id="3"/>
                                <begin loc="x,1908,60,1908,65">
                                  <assigndly loc="x,1909,38,1909,40" dtype_id="4">
                                    <const loc="x,1909,41,1909,46" name="3&apos;h5" dtype_id="4"/>
                                    <varref loc="x,1909,28,1909,37" name="cpu_state" dtype_id="4"/>
                                  </assigndly>
                                </begin>
                              </caseitem>
                              <caseitem loc="x,1911,25,1911,32">
                                <begin loc="x,1911,34,1911,39">
                                  <assigndly loc="x,1916,44,1916,46" dtype_id="3">
                                    <varref loc="x,1916,47,1916,62" name="mem_do_prefetch" dtype_id="3"/>
                                    <varref loc="x,1916,31,1916,43" name="mem_do_rinst" dtype_id="3"/>
                                  </assigndly>
                                  <assigndly loc="x,1917,38,1917,40" dtype_id="4">
                                    <const loc="x,1917,41,1917,45" name="3&apos;h4" dtype_id="4"/>
                                    <varref loc="x,1917,28,1917,37" name="cpu_state" dtype_id="4"/>
                                  </assigndly>
                                </begin>
                              </caseitem>
                            </case>
                          </begin>
                        </begin>
                      </caseitem>
                    </case>
                  </begin>
                </caseitem>
                <caseitem loc="x,1931,17,1931,18">
                  <const loc="x,1931,10,1931,17" name="3&apos;h3" dtype_id="4"/>
                  <begin loc="x,1931,19,1931,24">
                    <assigndly loc="x,1935,30,1935,32" dtype_id="59">
                      <sel loc="x,1935,48,1935,49" dtype_id="59">
                        <varref loc="x,1935,35,1935,48" name="cpuregs_rsrc2" dtype_id="11"/>
                        <const loc="x,1935,51,1935,52" name="5&apos;h0" dtype_id="42"/>
                        <const loc="x,1935,49,1935,50" name="32&apos;h5" dtype_id="11"/>
                      </sel>
                      <varref loc="x,1935,13,1935,19" name="reg_sh" dtype_id="59"/>
                    </assigndly>
                    <assigndly loc="x,1936,30,1936,32" dtype_id="11">
                      <varref loc="x,1936,33,1936,46" name="cpuregs_rsrc2" dtype_id="11"/>
                      <varref loc="x,1936,13,1936,20" name="reg_op2" dtype_id="11"/>
                    </assigndly>
                    <case loc="x,1944,20,1944,24">
                      <const loc="x,1944,26,1944,30" name="1&apos;h1" dtype_id="3"/>
                      <caseitem loc="x,1947,39,1947,40">
                        <const loc="x,1947,26,1947,28" name="1&apos;h0" dtype_id="3"/>
                        <begin loc="x,1947,41,1947,46">
                          <assigndly loc="x,1948,30,1948,32" dtype_id="3">
                            <const loc="x,1948,33,1948,34" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="x,1948,19,1948,29" name="pcpi_valid" dtype_id="3"/>
                          </assigndly>
                          <if loc="x,1950,19,1950,21">
                            <varref loc="x,1950,23,1950,37" name="pcpi_int_ready" dtype_id="3"/>
                            <begin>
                              <begin loc="x,1950,39,1950,44">
                                <assigndly loc="x,1951,36,1951,38" dtype_id="3">
                                  <const loc="x,1951,39,1951,40" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="x,1951,22,1951,34" name="mem_do_rinst" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="x,1952,36,1952,38" dtype_id="3">
                                  <const loc="x,1952,39,1952,40" name="1&apos;h0" dtype_id="3"/>
                                  <varref loc="x,1952,22,1952,32" name="pcpi_valid" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="x,1953,36,1953,38" dtype_id="11">
                                  <varref loc="x,1953,39,1953,52" name="pcpi_int_rdst" dtype_id="11"/>
                                  <varref loc="x,1953,22,1953,29" name="reg_out" dtype_id="11"/>
                                </assigndly>
                                <assigndly loc="x,1954,36,1954,38" dtype_id="3">
                                  <varref loc="x,1954,39,1954,50" name="pcpi_int_wr" dtype_id="3"/>
                                  <varref loc="x,1954,22,1954,35" name="latched_store" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="x,1955,36,1955,38" dtype_id="4">
                                  <const loc="x,1955,39,1955,51" name="3&apos;h1" dtype_id="4"/>
                                  <varref loc="x,1955,22,1955,31" name="cpu_state" dtype_id="4"/>
                                </assigndly>
                              </begin>
                            </begin>
                            <begin>
                              <if loc="x,1957,24,1957,26">
                                <or loc="x,1957,59,1957,61" dtype_id="3">
                                  <varref loc="x,1957,46,1957,58" name="pcpi_timeout" dtype_id="3"/>
                                  <varref loc="x,1957,62,1957,80" name="instr_ecall_ebreak" dtype_id="3"/>
                                </or>
                                <begin>
                                  <begin loc="x,1957,83,1957,88">
                                    <assigndly loc="x,1961,33,1961,35" dtype_id="3">
                                      <const loc="x,1961,36,1961,37" name="1&apos;h0" dtype_id="3"/>
                                      <varref loc="x,1961,22,1961,32" name="pcpi_valid" dtype_id="3"/>
                                    </assigndly>
                                    <assigndly loc="x,1968,35,1968,37" dtype_id="4">
                                      <const loc="x,1968,38,1968,47" name="3&apos;h0" dtype_id="4"/>
                                      <varref loc="x,1968,25,1968,34" name="cpu_state" dtype_id="4"/>
                                    </assigndly>
                                  </begin>
                                </begin>
                              </if>
                            </begin>
                          </if>
                        </begin>
                      </caseitem>
                      <caseitem loc="x,1973,27,1973,28">
                        <varref loc="x,1973,16,1973,27" name="is_sb_sh_sw" dtype_id="3"/>
                        <begin loc="x,1973,29,1973,34">
                          <assigndly loc="x,1974,32,1974,34" dtype_id="4">
                            <const loc="x,1974,35,1974,41" name="3&apos;h6" dtype_id="4"/>
                            <varref loc="x,1974,19,1974,28" name="cpu_state" dtype_id="4"/>
                          </assigndly>
                          <assigndly loc="x,1975,32,1975,34" dtype_id="3">
                            <const loc="x,1975,35,1975,36" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="x,1975,19,1975,31" name="mem_do_rinst" dtype_id="3"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="x,1979,49,1979,50">
                        <varref loc="x,1979,16,1979,30" name="is_sll_srl_sra" dtype_id="3"/>
                        <begin loc="x,1979,51,1979,56">
                          <assigndly loc="x,1980,29,1980,31" dtype_id="4">
                            <const loc="x,1980,32,1980,37" name="3&apos;h5" dtype_id="4"/>
                            <varref loc="x,1980,19,1980,28" name="cpu_state" dtype_id="4"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="x,1984,16,1984,23">
                        <begin loc="x,1984,25,1984,30">
                          <begin loc="x,1989,24,1989,29">
                            <assigndly loc="x,1990,35,1990,37" dtype_id="3">
                              <varref loc="x,1990,38,1990,53" name="mem_do_prefetch" dtype_id="3"/>
                              <varref loc="x,1990,22,1990,34" name="mem_do_rinst" dtype_id="3"/>
                            </assigndly>
                          </begin>
                          <assigndly loc="x,1993,29,1993,31" dtype_id="4">
                            <const loc="x,1993,32,1993,36" name="3&apos;h4" dtype_id="4"/>
                            <varref loc="x,1993,19,1993,28" name="cpu_state" dtype_id="4"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                    </case>
                  </begin>
                </caseitem>
                <caseitem loc="x,2000,14,2000,15">
                  <const loc="x,2000,10,2000,14" name="3&apos;h4" dtype_id="4"/>
                  <begin loc="x,2000,16,2000,21">
                    <assigndly loc="x,2001,21,2001,23" dtype_id="11">
                      <add loc="x,2001,31,2001,32" dtype_id="11">
                        <varref loc="x,2001,24,2001,30" name="reg_pc" dtype_id="11"/>
                        <varref loc="x,2001,33,2001,44" name="decoded_imm" dtype_id="11"/>
                      </add>
                      <varref loc="x,2001,13,2001,20" name="reg_out" dtype_id="11"/>
                    </assigndly>
                    <if loc="x,2008,18,2008,20">
                      <varref loc="x,2008,22,2008,50" name="is_beq_bne_blt_bge_bltu_bgeu" dtype_id="3"/>
                      <begin>
                        <begin loc="x,2008,52,2008,57">
                          <assigndly loc="x,2009,31,2009,33" dtype_id="59">
                            <const loc="x,2009,34,2009,36" name="5&apos;h0" dtype_id="59"/>
                            <varref loc="x,2009,16,2009,28" name="latched_rdst" dtype_id="59"/>
                          </assigndly>
                          <assigndly loc="x,2010,31,2010,33" dtype_id="3">
                            <varref loc="x,2010,68,2010,77" name="alu_out_0" dtype_id="3"/>
                            <varref loc="x,2010,16,2010,29" name="latched_store" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="x,2011,31,2011,33" dtype_id="3">
                            <varref loc="x,2011,68,2011,77" name="alu_out_0" dtype_id="3"/>
                            <varref loc="x,2011,16,2011,30" name="latched_branch" dtype_id="3"/>
                          </assigndly>
                          <if loc="x,2013,16,2013,18">
                            <varref loc="x,2013,20,2013,28" name="mem_done" dtype_id="3"/>
                            <begin>
                              <assigndly loc="x,2014,31,2014,33" dtype_id="4">
                                <const loc="x,2014,34,2014,46" name="3&apos;h1" dtype_id="4"/>
                                <varref loc="x,2014,19,2014,28" name="cpu_state" dtype_id="4"/>
                              </assigndly>
                            </begin>
                          </if>
                          <if loc="x,2016,16,2016,18">
                            <varref loc="x,2016,54,2016,63" name="alu_out_0" dtype_id="3"/>
                            <begin>
                              <begin loc="x,2016,65,2016,70">
                                <assigndly loc="x,2017,36,2017,38" dtype_id="3">
                                  <const loc="x,2017,39,2017,43" name="1&apos;h0" dtype_id="3"/>
                                  <varref loc="x,2017,19,2017,34" name="decoder_trigger" dtype_id="3"/>
                                </assigndly>
                                <assign loc="x,2018,37,2018,38" dtype_id="3">
                                  <const loc="x,2018,39,2018,43" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="x,2018,19,2018,35" name="set_mem_do_rinst" dtype_id="3"/>
                                </assign>
                              </begin>
                            </begin>
                          </if>
                        </begin>
                      </begin>
                      <begin>
                        <begin loc="x,2022,18,2022,23">
                          <assigndly loc="x,2023,31,2023,33" dtype_id="3">
                            <varref loc="x,2023,34,2023,44" name="instr_jalr" dtype_id="3"/>
                            <varref loc="x,2023,16,2023,30" name="latched_branch" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="x,2024,31,2024,33" dtype_id="3">
                            <const loc="x,2024,34,2024,38" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="x,2024,16,2024,29" name="latched_store" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="x,2025,31,2025,33" dtype_id="3">
                            <const loc="x,2025,34,2025,38" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="x,2025,16,2025,29" name="latched_stalu" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="x,2026,31,2026,33" dtype_id="4">
                            <const loc="x,2026,34,2026,46" name="3&apos;h1" dtype_id="4"/>
                            <varref loc="x,2026,16,2026,25" name="cpu_state" dtype_id="4"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </caseitem>
                <caseitem loc="x,2032,15,2032,16">
                  <const loc="x,2032,10,2032,15" name="3&apos;h5" dtype_id="4"/>
                  <begin loc="x,2032,17,2032,22">
                    <assigndly loc="x,2033,27,2033,29" dtype_id="3">
                      <const loc="x,2033,30,2033,34" name="1&apos;h1" dtype_id="3"/>
                      <varref loc="x,2033,13,2033,26" name="latched_store" dtype_id="3"/>
                    </assigndly>
                    <if loc="x,2035,13,2035,15">
                      <eq loc="x,2035,24,2035,26" dtype_id="3">
                        <const loc="x,2035,27,2035,28" name="5&apos;h0" dtype_id="59"/>
                        <varref loc="x,2035,17,2035,23" name="reg_sh" dtype_id="59"/>
                      </eq>
                      <begin>
                        <begin loc="x,2035,30,2035,35">
                          <assigndly loc="x,2036,29,2036,31" dtype_id="11">
                            <varref loc="x,2036,32,2036,39" name="reg_op1" dtype_id="11"/>
                            <varref loc="x,2036,16,2036,23" name="reg_out" dtype_id="11"/>
                          </assigndly>
                          <assigndly loc="x,2037,29,2037,31" dtype_id="3">
                            <varref loc="x,2037,32,2037,47" name="mem_do_prefetch" dtype_id="3"/>
                            <varref loc="x,2037,16,2037,28" name="mem_do_rinst" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="x,2038,29,2038,31" dtype_id="4">
                            <const loc="x,2038,32,2038,44" name="3&apos;h1" dtype_id="4"/>
                            <varref loc="x,2038,16,2038,25" name="cpu_state" dtype_id="4"/>
                          </assigndly>
                        </begin>
                      </begin>
                      <begin>
                        <if loc="x,2041,18,2041,20">
                          <lte loc="x,2041,48,2041,50" dtype_id="3">
                            <const loc="x,2041,51,2041,52" name="5&apos;h4" dtype_id="59"/>
                            <varref loc="x,2041,41,2041,47" name="reg_sh" dtype_id="59"/>
                          </lte>
                          <begin>
                            <begin loc="x,2041,54,2041,59">
                              <case loc="x,2043,23,2043,27">
                                <const loc="x,2043,29,2043,33" name="1&apos;h1" dtype_id="3"/>
                                <caseitem loc="x,2044,42,2044,43">
                                  <or loc="x,2044,30,2044,32" dtype_id="3">
                                    <varref loc="x,2044,19,2044,29" name="instr_slli" dtype_id="3"/>
                                    <varref loc="x,2044,33,2044,42" name="instr_sll" dtype_id="3"/>
                                  </or>
                                  <assigndly loc="x,2044,52,2044,54" dtype_id="11">
                                    <shiftl loc="x,2044,63,2044,65" dtype_id="11">
                                      <varref loc="x,2044,55,2044,62" name="reg_op1" dtype_id="11"/>
                                      <const loc="x,2044,66,2044,67" name="32&apos;sh4" dtype_id="2"/>
                                    </shiftl>
                                    <varref loc="x,2044,44,2044,51" name="reg_op1" dtype_id="11"/>
                                  </assigndly>
                                </caseitem>
                                <caseitem loc="x,2045,42,2045,43">
                                  <or loc="x,2045,30,2045,32" dtype_id="3">
                                    <varref loc="x,2045,19,2045,29" name="instr_srli" dtype_id="3"/>
                                    <varref loc="x,2045,33,2045,42" name="instr_srl" dtype_id="3"/>
                                  </or>
                                  <assigndly loc="x,2045,52,2045,54" dtype_id="11">
                                    <shiftr loc="x,2045,63,2045,65" dtype_id="11">
                                      <varref loc="x,2045,55,2045,62" name="reg_op1" dtype_id="11"/>
                                      <const loc="x,2045,66,2045,67" name="32&apos;sh4" dtype_id="2"/>
                                    </shiftr>
                                    <varref loc="x,2045,44,2045,51" name="reg_op1" dtype_id="11"/>
                                  </assigndly>
                                </caseitem>
                                <caseitem loc="x,2046,42,2046,43">
                                  <or loc="x,2046,30,2046,32" dtype_id="3">
                                    <varref loc="x,2046,19,2046,29" name="instr_srai" dtype_id="3"/>
                                    <varref loc="x,2046,33,2046,42" name="instr_sra" dtype_id="3"/>
                                  </or>
                                  <assigndly loc="x,2046,52,2046,54" dtype_id="11">
                                    <shiftrs loc="x,2046,72,2046,75" dtype_id="2">
                                      <varref loc="x,2046,63,2046,70" name="reg_op1" dtype_id="2"/>
                                      <const loc="x,2046,76,2046,77" name="32&apos;sh4" dtype_id="2"/>
                                    </shiftrs>
                                    <varref loc="x,2046,44,2046,51" name="reg_op1" dtype_id="11"/>
                                  </assigndly>
                                </caseitem>
                                <caseitem loc="x,2047,19,2047,26">
                                  <begin loc="x,2047,28,2047,33"/>
                                </caseitem>
                              </case>
                              <assigndly loc="x,2049,23,2049,25" dtype_id="59">
                                <sub loc="x,2049,36,2049,37" dtype_id="59">
                                  <varref loc="x,2049,29,2049,35" name="reg_sh" dtype_id="59"/>
                                  <const loc="x,2049,36,2049,37" name="5&apos;h4" dtype_id="59"/>
                                </sub>
                                <varref loc="x,2049,16,2049,22" name="reg_sh" dtype_id="59"/>
                              </assigndly>
                            </begin>
                          </begin>
                          <begin>
                            <begin loc="x,2052,18,2052,23">
                              <case loc="x,2054,23,2054,27">
                                <const loc="x,2054,29,2054,33" name="1&apos;h1" dtype_id="3"/>
                                <caseitem loc="x,2055,42,2055,43">
                                  <or loc="x,2055,30,2055,32" dtype_id="3">
                                    <varref loc="x,2055,19,2055,29" name="instr_slli" dtype_id="3"/>
                                    <varref loc="x,2055,33,2055,42" name="instr_sll" dtype_id="3"/>
                                  </or>
                                  <assigndly loc="x,2055,52,2055,54" dtype_id="11">
                                    <shiftl loc="x,2055,63,2055,65" dtype_id="11">
                                      <varref loc="x,2055,55,2055,62" name="reg_op1" dtype_id="11"/>
                                      <const loc="x,2055,66,2055,67" name="32&apos;sh1" dtype_id="2"/>
                                    </shiftl>
                                    <varref loc="x,2055,44,2055,51" name="reg_op1" dtype_id="11"/>
                                  </assigndly>
                                </caseitem>
                                <caseitem loc="x,2056,42,2056,43">
                                  <or loc="x,2056,30,2056,32" dtype_id="3">
                                    <varref loc="x,2056,19,2056,29" name="instr_srli" dtype_id="3"/>
                                    <varref loc="x,2056,33,2056,42" name="instr_srl" dtype_id="3"/>
                                  </or>
                                  <assigndly loc="x,2056,52,2056,54" dtype_id="11">
                                    <shiftr loc="x,2056,63,2056,65" dtype_id="11">
                                      <varref loc="x,2056,55,2056,62" name="reg_op1" dtype_id="11"/>
                                      <const loc="x,2056,66,2056,67" name="32&apos;sh1" dtype_id="2"/>
                                    </shiftr>
                                    <varref loc="x,2056,44,2056,51" name="reg_op1" dtype_id="11"/>
                                  </assigndly>
                                </caseitem>
                                <caseitem loc="x,2057,42,2057,43">
                                  <or loc="x,2057,30,2057,32" dtype_id="3">
                                    <varref loc="x,2057,19,2057,29" name="instr_srai" dtype_id="3"/>
                                    <varref loc="x,2057,33,2057,42" name="instr_sra" dtype_id="3"/>
                                  </or>
                                  <assigndly loc="x,2057,52,2057,54" dtype_id="11">
                                    <shiftrs loc="x,2057,72,2057,75" dtype_id="2">
                                      <varref loc="x,2057,63,2057,70" name="reg_op1" dtype_id="2"/>
                                      <const loc="x,2057,76,2057,77" name="32&apos;sh1" dtype_id="2"/>
                                    </shiftrs>
                                    <varref loc="x,2057,44,2057,51" name="reg_op1" dtype_id="11"/>
                                  </assigndly>
                                </caseitem>
                                <caseitem loc="x,2058,19,2058,26">
                                  <begin loc="x,2058,28,2058,33"/>
                                </caseitem>
                              </case>
                              <assigndly loc="x,2060,23,2060,25" dtype_id="59">
                                <sub loc="x,2060,36,2060,37" dtype_id="59">
                                  <varref loc="x,2060,29,2060,35" name="reg_sh" dtype_id="59"/>
                                  <const loc="x,2060,36,2060,37" name="5&apos;h1" dtype_id="59"/>
                                </sub>
                                <varref loc="x,2060,16,2060,22" name="reg_sh" dtype_id="59"/>
                              </assigndly>
                            </begin>
                          </begin>
                        </if>
                      </begin>
                    </if>
                  </begin>
                </caseitem>
                <caseitem loc="x,2066,16,2066,17">
                  <const loc="x,2066,10,2066,16" name="3&apos;h6" dtype_id="4"/>
                  <begin loc="x,2066,18,2066,23">
                    <if loc="x,2069,13,2069,15">
                      <or loc="x,2069,34,2069,36" dtype_id="3">
                        <not loc="x,2069,17,2069,18" dtype_id="3">
                          <varref loc="x,2069,18,2069,33" name="mem_do_prefetch" dtype_id="3"/>
                        </not>
                        <varref loc="x,2069,37,2069,45" name="mem_done" dtype_id="3"/>
                      </or>
                      <begin>
                        <begin loc="x,2069,47,2069,52">
                          <if loc="x,2070,16,2070,18">
                            <not loc="x,2070,20,2070,21" dtype_id="3">
                              <varref loc="x,2070,21,2070,33" name="mem_do_wdata" dtype_id="3"/>
                            </not>
                            <begin>
                              <begin loc="x,2070,35,2070,40">
                                <case loc="x,2073,26,2073,30">
                                  <const loc="x,2073,32,2073,36" name="1&apos;h1" dtype_id="3"/>
                                  <caseitem loc="x,2074,30,2074,31">
                                    <varref loc="x,2074,22,2074,30" name="instr_sb" dtype_id="3"/>
                                    <assigndly loc="x,2074,45,2074,47" dtype_id="6">
                                      <const loc="x,2074,48,2074,52" name="2&apos;h2" dtype_id="6"/>
                                      <varref loc="x,2074,32,2074,44" name="mem_wordsize" dtype_id="6"/>
                                    </assigndly>
                                  </caseitem>
                                  <caseitem loc="x,2075,30,2075,31">
                                    <varref loc="x,2075,22,2075,30" name="instr_sh" dtype_id="3"/>
                                    <assigndly loc="x,2075,45,2075,47" dtype_id="6">
                                      <const loc="x,2075,48,2075,52" name="2&apos;h1" dtype_id="6"/>
                                      <varref loc="x,2075,32,2075,44" name="mem_wordsize" dtype_id="6"/>
                                    </assigndly>
                                  </caseitem>
                                  <caseitem loc="x,2076,30,2076,31">
                                    <varref loc="x,2076,22,2076,30" name="instr_sw" dtype_id="3"/>
                                    <assigndly loc="x,2076,45,2076,47" dtype_id="6">
                                      <const loc="x,2076,48,2076,52" name="2&apos;h0" dtype_id="6"/>
                                      <varref loc="x,2076,32,2076,44" name="mem_wordsize" dtype_id="6"/>
                                    </assigndly>
                                  </caseitem>
                                  <caseitem loc="x,2077,22,2077,29">
                                    <begin loc="x,2077,32,2077,37"/>
                                  </caseitem>
                                </case>
                                <assigndly loc="x,2086,27,2086,29" dtype_id="11">
                                  <add loc="x,2086,38,2086,39" dtype_id="11">
                                    <varref loc="x,2086,30,2086,37" name="reg_op1" dtype_id="11"/>
                                    <varref loc="x,2086,40,2086,51" name="decoded_imm" dtype_id="11"/>
                                  </add>
                                  <varref loc="x,2086,19,2086,26" name="reg_op1" dtype_id="11"/>
                                </assigndly>
                                <assign loc="x,2087,36,2087,37" dtype_id="3">
                                  <const loc="x,2087,38,2087,42" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="x,2087,19,2087,35" name="set_mem_do_wdata" dtype_id="3"/>
                                </assign>
                              </begin>
                            </begin>
                          </if>
                          <if loc="x,2090,16,2090,18">
                            <and loc="x,2090,37,2090,39" dtype_id="3">
                              <not loc="x,2090,20,2090,21" dtype_id="3">
                                <varref loc="x,2090,21,2090,36" name="mem_do_prefetch" dtype_id="3"/>
                              </not>
                              <varref loc="x,2090,40,2090,48" name="mem_done" dtype_id="3"/>
                            </and>
                            <begin>
                              <begin loc="x,2090,50,2090,55">
                                <assigndly loc="x,2091,35,2091,37" dtype_id="4">
                                  <const loc="x,2091,38,2091,50" name="3&apos;h1" dtype_id="4"/>
                                  <varref loc="x,2091,19,2091,28" name="cpu_state" dtype_id="4"/>
                                </assigndly>
                                <assigndly loc="x,2092,35,2092,37" dtype_id="3">
                                  <const loc="x,2092,38,2092,39" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="x,2092,19,2092,34" name="decoder_trigger" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="x,2093,42,2093,44" dtype_id="3">
                                  <const loc="x,2093,45,2093,46" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="x,2093,19,2093,41" name="decoder_pseudo_trigger" dtype_id="3"/>
                                </assigndly>
                              </begin>
                            </begin>
                          </if>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </caseitem>
                <caseitem loc="x,2100,16,2100,17">
                  <const loc="x,2100,10,2100,16" name="3&apos;h7" dtype_id="4"/>
                  <begin loc="x,2100,18,2100,23">
                    <assigndly loc="x,2101,27,2101,29" dtype_id="3">
                      <const loc="x,2101,30,2101,31" name="1&apos;h1" dtype_id="3"/>
                      <varref loc="x,2101,13,2101,26" name="latched_store" dtype_id="3"/>
                    </assigndly>
                    <if loc="x,2103,13,2103,15">
                      <or loc="x,2103,34,2103,36" dtype_id="3">
                        <not loc="x,2103,17,2103,18" dtype_id="3">
                          <varref loc="x,2103,18,2103,33" name="mem_do_prefetch" dtype_id="3"/>
                        </not>
                        <varref loc="x,2103,37,2103,45" name="mem_done" dtype_id="3"/>
                      </or>
                      <begin>
                        <begin loc="x,2103,47,2103,52">
                          <if loc="x,2104,16,2104,18">
                            <not loc="x,2104,20,2104,21" dtype_id="3">
                              <varref loc="x,2104,21,2104,33" name="mem_do_rdata" dtype_id="3"/>
                            </not>
                            <begin>
                              <begin loc="x,2104,35,2104,40">
                                <case loc="x,2107,26,2107,30">
                                  <const loc="x,2107,32,2107,36" name="1&apos;h1" dtype_id="3"/>
                                  <caseitem loc="x,2108,42,2108,43">
                                    <or loc="x,2108,31,2108,32" dtype_id="3">
                                      <varref loc="x,2108,22,2108,30" name="instr_lb" dtype_id="3"/>
                                      <varref loc="x,2108,33,2108,42" name="instr_lbu" dtype_id="3"/>
                                    </or>
                                    <assigndly loc="x,2108,57,2108,59" dtype_id="6">
                                      <const loc="x,2108,60,2108,64" name="2&apos;h2" dtype_id="6"/>
                                      <varref loc="x,2108,44,2108,56" name="mem_wordsize" dtype_id="6"/>
                                    </assigndly>
                                  </caseitem>
                                  <caseitem loc="x,2109,42,2109,43">
                                    <or loc="x,2109,31,2109,32" dtype_id="3">
                                      <varref loc="x,2109,22,2109,30" name="instr_lh" dtype_id="3"/>
                                      <varref loc="x,2109,33,2109,42" name="instr_lhu" dtype_id="3"/>
                                    </or>
                                    <assigndly loc="x,2109,57,2109,59" dtype_id="6">
                                      <const loc="x,2109,60,2109,64" name="2&apos;h1" dtype_id="6"/>
                                      <varref loc="x,2109,44,2109,56" name="mem_wordsize" dtype_id="6"/>
                                    </assigndly>
                                  </caseitem>
                                  <caseitem loc="x,2110,42,2110,43">
                                    <varref loc="x,2110,22,2110,30" name="instr_lw" dtype_id="3"/>
                                    <assigndly loc="x,2110,57,2110,59" dtype_id="6">
                                      <const loc="x,2110,60,2110,64" name="2&apos;h0" dtype_id="6"/>
                                      <varref loc="x,2110,44,2110,56" name="mem_wordsize" dtype_id="6"/>
                                    </assigndly>
                                  </caseitem>
                                  <caseitem loc="x,2111,22,2111,29">
                                    <begin loc="x,2111,31,2111,36"/>
                                  </caseitem>
                                </case>
                                <assigndly loc="x,2114,33,2114,35" dtype_id="3">
                                  <varref loc="x,2114,36,2114,49" name="is_lbu_lhu_lw" dtype_id="3"/>
                                  <varref loc="x,2114,19,2114,32" name="latched_is_lu" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="x,2115,33,2115,35" dtype_id="3">
                                  <varref loc="x,2115,36,2115,44" name="instr_lh" dtype_id="3"/>
                                  <varref loc="x,2115,19,2115,32" name="latched_is_lh" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="x,2116,33,2116,35" dtype_id="3">
                                  <varref loc="x,2116,36,2116,44" name="instr_lb" dtype_id="3"/>
                                  <varref loc="x,2116,19,2116,32" name="latched_is_lb" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="x,2124,27,2124,29" dtype_id="11">
                                  <add loc="x,2124,38,2124,39" dtype_id="11">
                                    <varref loc="x,2124,30,2124,37" name="reg_op1" dtype_id="11"/>
                                    <varref loc="x,2124,40,2124,51" name="decoded_imm" dtype_id="11"/>
                                  </add>
                                  <varref loc="x,2124,19,2124,26" name="reg_op1" dtype_id="11"/>
                                </assigndly>
                                <assign loc="x,2125,36,2125,37" dtype_id="3">
                                  <const loc="x,2125,38,2125,42" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="x,2125,19,2125,35" name="set_mem_do_rdata" dtype_id="3"/>
                                </assign>
                              </begin>
                            </begin>
                          </if>
                          <if loc="x,2128,16,2128,18">
                            <and loc="x,2128,37,2128,39" dtype_id="3">
                              <not loc="x,2128,20,2128,21" dtype_id="3">
                                <varref loc="x,2128,21,2128,36" name="mem_do_prefetch" dtype_id="3"/>
                              </not>
                              <varref loc="x,2128,40,2128,48" name="mem_done" dtype_id="3"/>
                            </and>
                            <begin>
                              <begin loc="x,2128,50,2128,55">
                                <case loc="x,2130,26,2130,30">
                                  <const loc="x,2130,32,2130,36" name="1&apos;h1" dtype_id="3"/>
                                  <caseitem loc="x,2137,35,2137,36">
                                    <varref loc="x,2137,22,2137,35" name="latched_is_lu" dtype_id="3"/>
                                    <assigndly loc="x,2137,45,2137,47" dtype_id="11">
                                      <varref loc="x,2137,48,2137,62" name="mem_rdata_word" dtype_id="11"/>
                                      <varref loc="x,2137,37,2137,44" name="reg_out" dtype_id="11"/>
                                    </assigndly>
                                  </caseitem>
                                  <caseitem loc="x,2138,35,2138,36">
                                    <varref loc="x,2138,22,2138,35" name="latched_is_lh" dtype_id="3"/>
                                    <assigndly loc="x,2138,45,2138,47" dtype_id="11">
                                      <extends loc="x,2138,48,2138,55" dtype_id="11" width="32" widthminv="16">
                                        <sel loc="x,2138,70,2138,71" dtype_id="111">
                                          <varref loc="x,2138,56,2138,70" name="mem_rdata_word" dtype_id="11"/>
                                          <const loc="x,2138,74,2138,75" name="5&apos;h0" dtype_id="42"/>
                                          <const loc="x,2138,71,2138,73" name="32&apos;h10" dtype_id="11"/>
                                        </sel>
                                      </extends>
                                      <varref loc="x,2138,37,2138,44" name="reg_out" dtype_id="11"/>
                                    </assigndly>
                                  </caseitem>
                                  <caseitem loc="x,2139,35,2139,36">
                                    <varref loc="x,2139,22,2139,35" name="latched_is_lb" dtype_id="3"/>
                                    <assigndly loc="x,2139,45,2139,47" dtype_id="11">
                                      <extends loc="x,2139,48,2139,55" dtype_id="11" width="32" widthminv="8">
                                        <sel loc="x,2139,70,2139,71" dtype_id="112">
                                          <varref loc="x,2139,56,2139,70" name="mem_rdata_word" dtype_id="11"/>
                                          <const loc="x,2139,73,2139,74" name="5&apos;h0" dtype_id="42"/>
                                          <const loc="x,2139,71,2139,72" name="32&apos;h8" dtype_id="11"/>
                                        </sel>
                                      </extends>
                                      <varref loc="x,2139,37,2139,44" name="reg_out" dtype_id="11"/>
                                    </assigndly>
                                  </caseitem>
                                  <caseitem loc="x,2141,22,2141,29">
                                    <begin loc="x,2141,31,2141,36"/>
                                  </caseitem>
                                </case>
                                <assigndly loc="x,2144,35,2144,37" dtype_id="3">
                                  <const loc="x,2144,38,2144,39" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="x,2144,19,2144,34" name="decoder_trigger" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="x,2145,42,2145,44" dtype_id="3">
                                  <const loc="x,2145,45,2145,46" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="x,2145,19,2145,41" name="decoder_pseudo_trigger" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="x,2146,29,2146,31" dtype_id="4">
                                  <const loc="x,2146,32,2146,44" name="3&apos;h1" dtype_id="4"/>
                                  <varref loc="x,2146,19,2146,28" name="cpu_state" dtype_id="4"/>
                                </assigndly>
                              </begin>
                            </begin>
                          </if>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </caseitem>
                <caseitem loc="x,2152,9,2152,16">
                  <begin loc="x,2152,18,2152,23"/>
                </caseitem>
              </case>
            </begin>
            <begin>
              <begin loc="x,1464,20,1464,25">
                <assigndly loc="x,1465,27,1465,29" dtype_id="11">
                  <const loc="x,1465,30,1465,44" name="32&apos;h0" dtype_id="11"/>
                  <varref loc="x,1465,10,1465,16" name="reg_pc" dtype_id="11"/>
                </assigndly>
                <assigndly loc="x,1466,27,1466,29" dtype_id="11">
                  <const loc="x,1466,30,1466,44" name="32&apos;h0" dtype_id="11"/>
                  <varref loc="x,1466,10,1466,21" name="reg_next_pc" dtype_id="11"/>
                </assigndly>
                <assigndly loc="x,1470,27,1470,29" dtype_id="3">
                  <const loc="x,1470,30,1470,32" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1470,10,1470,23" name="latched_stalu" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1471,27,1471,29" dtype_id="3">
                  <const loc="x,1471,30,1471,32" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1471,10,1471,24" name="latched_branch" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1472,27,1472,29" dtype_id="3">
                  <const loc="x,1472,30,1472,32" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1472,10,1472,23" name="latched_trace" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1473,27,1473,29" dtype_id="3">
                  <const loc="x,1473,30,1473,32" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1473,10,1473,23" name="latched_is_lu" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1474,27,1474,29" dtype_id="3">
                  <const loc="x,1474,30,1474,32" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1474,10,1474,23" name="latched_is_lh" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1475,27,1475,29" dtype_id="3">
                  <const loc="x,1475,30,1475,32" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1475,10,1475,23" name="latched_is_lb" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1477,27,1477,29" dtype_id="3">
                  <const loc="x,1477,30,1477,34" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="x,1477,10,1477,23" name="latched_store" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1478,27,1478,29" dtype_id="59">
                  <const loc="x,1478,30,1478,34" name="5&apos;h2" dtype_id="59"/>
                  <varref loc="x,1478,10,1478,22" name="latched_rdst" dtype_id="59"/>
                </assigndly>
                <assigndly loc="x,1479,27,1479,29" dtype_id="11">
                  <const loc="x,1479,30,1479,39" name="32&apos;h8000" dtype_id="11"/>
                  <varref loc="x,1479,10,1479,17" name="reg_out" dtype_id="11"/>
                </assigndly>
                <assigndly loc="x,1481,27,1481,29" dtype_id="3">
                  <const loc="x,1481,30,1481,32" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1481,10,1481,20" name="pcpi_valid" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1482,27,1482,29" dtype_id="3">
                  <const loc="x,1482,30,1482,32" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1482,10,1482,22" name="pcpi_timeout" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1484,27,1484,29" dtype_id="3">
                  <const loc="x,1484,30,1484,32" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1484,10,1484,20" name="irq_active" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1485,27,1485,29" dtype_id="3">
                  <const loc="x,1485,30,1485,32" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,1485,10,1485,19" name="irq_delay" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,1486,27,1486,29" dtype_id="11">
                  <const loc="x,1486,30,1486,32" name="32&apos;hffffffff" dtype_id="11"/>
                  <varref loc="x,1486,10,1486,18" name="irq_mask" dtype_id="11"/>
                </assigndly>
                <assigndly loc="x,1487,27,1487,29" dtype_id="6">
                  <const loc="x,1487,30,1487,32" name="2&apos;h0" dtype_id="6"/>
                  <varref loc="x,1487,10,1487,19" name="irq_state" dtype_id="6"/>
                </assigndly>
                <assigndly loc="x,1488,27,1488,29" dtype_id="11">
                  <const loc="x,1488,30,1488,32" name="32&apos;h0" dtype_id="11"/>
                  <varref loc="x,1488,10,1488,19" name="irq_timer" dtype_id="11"/>
                </assigndly>
                <assigndly loc="x,1489,27,1489,29" dtype_id="11">
                  <const loc="x,1489,30,1489,32" name="32&apos;h0" dtype_id="11"/>
                  <varref loc="x,1489,10,1489,13" name="eoi" dtype_id="11"/>
                </assigndly>
                <assign loc="x,1490,28,1490,29" dtype_id="11">
                  <const loc="x,1490,30,1490,32" name="32&apos;h0" dtype_id="11"/>
                  <varref loc="x,1490,10,1490,26" name="next_irq_pending" dtype_id="11"/>
                </assign>
                <assigndly loc="x,1492,27,1492,29" dtype_id="4">
                  <const loc="x,1492,30,1492,42" name="3&apos;h1" dtype_id="4"/>
                  <varref loc="x,1492,10,1492,19" name="cpu_state" dtype_id="4"/>
                </assigndly>
              </begin>
            </begin>
          </if>
          <if loc="x,2162,7,2162,9">
            <and loc="x,2162,36,2162,38" dtype_id="3">
              <varref loc="x,2162,29,2162,35" name="resetn" dtype_id="3"/>
              <or loc="x,2162,53,2162,55" dtype_id="3">
                <varref loc="x,2162,40,2162,52" name="mem_do_rdata" dtype_id="3"/>
                <varref loc="x,2162,56,2162,68" name="mem_do_wdata" dtype_id="3"/>
              </or>
            </and>
            <begin>
              <begin loc="x,2162,71,2162,76">
                <if loc="x,2163,10,2163,12">
                  <and loc="x,2163,37,2163,39" dtype_id="3">
                    <eq loc="x,2163,28,2163,30" dtype_id="3">
                      <const loc="x,2163,31,2163,35" name="2&apos;h0" dtype_id="6"/>
                      <varref loc="x,2163,15,2163,27" name="mem_wordsize" dtype_id="6"/>
                    </eq>
                    <neq loc="x,2163,54,2163,56" dtype_id="3">
                      <const loc="x,2163,57,2163,59" name="2&apos;h0" dtype_id="6"/>
                      <sel loc="x,2163,48,2163,49" dtype_id="6">
                        <varref loc="x,2163,41,2163,48" name="reg_op1" dtype_id="11"/>
                        <const loc="x,2163,51,2163,52" name="5&apos;h0" dtype_id="42"/>
                        <const loc="x,2163,49,2163,50" name="32&apos;h2" dtype_id="11"/>
                      </sel>
                    </neq>
                  </and>
                  <begin>
                    <begin loc="x,2163,62,2163,67">
                      <assigndly loc="x,2170,28,2170,30" dtype_id="4">
                        <const loc="x,2170,31,2170,40" name="3&apos;h0" dtype_id="4"/>
                        <varref loc="x,2170,18,2170,27" name="cpu_state" dtype_id="4"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <if loc="x,2173,10,2173,12">
                  <and loc="x,2173,37,2173,38" dtype_id="3">
                    <eq loc="x,2173,28,2173,30" dtype_id="3">
                      <const loc="x,2173,31,2173,35" name="2&apos;h1" dtype_id="6"/>
                      <varref loc="x,2173,15,2173,27" name="mem_wordsize" dtype_id="6"/>
                    </eq>
                    <sel loc="x,2173,47,2173,48" dtype_id="3">
                      <varref loc="x,2173,40,2173,47" name="reg_op1" dtype_id="11"/>
                      <const loc="x,2173,48,2173,49" name="5&apos;h0" dtype_id="42"/>
                      <const loc="x,2173,47,2173,48" name="32&apos;h1" dtype_id="11"/>
                    </sel>
                  </and>
                  <begin>
                    <begin loc="x,2173,59,2173,64">
                      <assigndly loc="x,2180,28,2180,30" dtype_id="4">
                        <const loc="x,2180,31,2180,40" name="3&apos;h0" dtype_id="4"/>
                        <varref loc="x,2180,18,2180,27" name="cpu_state" dtype_id="4"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
          <if loc="x,2185,7,2185,9">
            <and loc="x,2185,52,2185,54" dtype_id="3">
              <and loc="x,2185,36,2185,38" dtype_id="3">
                <varref loc="x,2185,29,2185,35" name="resetn" dtype_id="3"/>
                <varref loc="x,2185,39,2185,51" name="mem_do_rinst" dtype_id="3"/>
              </and>
              <redor loc="x,2185,85,2185,86" dtype_id="3">
                <sel loc="x,2185,92,2185,93" dtype_id="6">
                  <varref loc="x,2185,86,2185,92" name="reg_pc" dtype_id="11"/>
                  <const loc="x,2185,95,2185,96" name="5&apos;h0" dtype_id="42"/>
                  <const loc="x,2185,93,2185,94" name="32&apos;h2" dtype_id="11"/>
                </sel>
              </redor>
            </and>
            <begin>
              <begin loc="x,2185,100,2185,105">
                <begin loc="x,2192,15,2192,20">
                  <assigndly loc="x,2193,23,2193,25" dtype_id="4">
                    <const loc="x,2193,26,2193,35" name="3&apos;h0" dtype_id="4"/>
                    <varref loc="x,2193,13,2193,22" name="cpu_state" dtype_id="4"/>
                  </assigndly>
                </begin>
              </begin>
            </begin>
          </if>
          <if loc="x,2206,7,2206,9">
            <or loc="x,2206,19,2206,21" dtype_id="3">
              <not loc="x,2206,11,2206,12" dtype_id="3">
                <varref loc="x,2206,12,2206,18" name="resetn" dtype_id="3"/>
              </not>
              <varref loc="x,2206,22,2206,30" name="mem_done" dtype_id="3"/>
            </or>
            <begin>
              <begin loc="x,2206,32,2206,37">
                <assigndly loc="x,2207,26,2207,28" dtype_id="3">
                  <const loc="x,2207,29,2207,33" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,2207,10,2207,25" name="mem_do_prefetch" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,2208,26,2208,28" dtype_id="3">
                  <const loc="x,2208,29,2208,33" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,2208,10,2208,22" name="mem_do_rinst" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,2209,26,2209,28" dtype_id="3">
                  <const loc="x,2209,29,2209,33" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,2209,10,2209,22" name="mem_do_rdata" dtype_id="3"/>
                </assigndly>
                <assigndly loc="x,2210,26,2210,28" dtype_id="3">
                  <const loc="x,2210,29,2210,33" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="x,2210,10,2210,22" name="mem_do_wdata" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
          <if loc="x,2213,7,2213,9">
            <varref loc="x,2213,11,2213,27" name="set_mem_do_rinst" dtype_id="3"/>
            <begin>
              <assigndly loc="x,2213,42,2213,44" dtype_id="3">
                <const loc="x,2213,45,2213,49" name="1&apos;h1" dtype_id="3"/>
                <varref loc="x,2213,29,2213,41" name="mem_do_rinst" dtype_id="3"/>
              </assigndly>
            </begin>
          </if>
          <if loc="x,2214,7,2214,9">
            <varref loc="x,2214,11,2214,27" name="set_mem_do_rdata" dtype_id="3"/>
            <begin>
              <assigndly loc="x,2214,42,2214,44" dtype_id="3">
                <const loc="x,2214,45,2214,49" name="1&apos;h1" dtype_id="3"/>
                <varref loc="x,2214,29,2214,41" name="mem_do_rdata" dtype_id="3"/>
              </assigndly>
            </begin>
          </if>
          <if loc="x,2215,7,2215,9">
            <varref loc="x,2215,11,2215,27" name="set_mem_do_wdata" dtype_id="3"/>
            <begin>
              <assigndly loc="x,2215,42,2215,44" dtype_id="3">
                <const loc="x,2215,45,2215,49" name="1&apos;h1" dtype_id="3"/>
                <varref loc="x,2215,29,2215,41" name="mem_do_wdata" dtype_id="3"/>
              </assigndly>
            </begin>
          </if>
          <assigndly loc="x,2217,19,2217,21" dtype_id="11">
            <varref loc="x,2217,22,2217,38" name="next_irq_pending" dtype_id="11"/>
            <varref loc="x,2217,7,2217,18" name="irq_pending" dtype_id="11"/>
          </assigndly>
          <assign loc="x,2230,18,2230,19" dtype_id="11">
            <const loc="x,2230,20,2230,22" name="32&apos;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" dtype_id="11"/>
            <varref loc="x,2230,7,2230,17" name="current_pc" dtype_id="11"/>
          </assign>
        </begin>
      </always>
      <initial loc="x,207,22,207,23">
        <assign loc="x,207,22,207,23" dtype_id="11">
          <const loc="x,207,24,207,26" name="32&apos;h0" dtype_id="11"/>
          <varref loc="x,207,11,207,20" name="pcpi_insn" dtype_id="11"/>
        </assign>
      </initial>
      <initial loc="x,259,29,259,30">
        <assign loc="x,259,29,259,30" dtype_id="3">
          <const loc="x,259,31,259,33" name="1&apos;h0" dtype_id="3"/>
          <varref loc="x,259,14,259,25" name="pcpi_mul_wr" dtype_id="3"/>
        </assign>
      </initial>
      <initial loc="x,260,29,260,30">
        <assign loc="x,260,29,260,30" dtype_id="11">
          <const loc="x,260,31,260,33" name="32&apos;h0" dtype_id="11"/>
          <varref loc="x,260,14,260,27" name="pcpi_mul_rdst" dtype_id="11"/>
        </assign>
      </initial>
      <initial loc="x,261,29,261,30">
        <assign loc="x,261,29,261,30" dtype_id="3">
          <const loc="x,261,31,261,33" name="1&apos;h0" dtype_id="3"/>
          <varref loc="x,261,14,261,27" name="pcpi_mul_wait" dtype_id="3"/>
        </assign>
      </initial>
      <initial loc="x,262,29,262,30">
        <assign loc="x,262,29,262,30" dtype_id="3">
          <const loc="x,262,31,262,33" name="1&apos;h0" dtype_id="3"/>
          <varref loc="x,262,14,262,28" name="pcpi_mul_ready" dtype_id="3"/>
        </assign>
      </initial>
      <initial loc="x,284,29,284,30">
        <assign loc="x,284,29,284,30" dtype_id="3">
          <const loc="x,284,31,284,33" name="1&apos;h0" dtype_id="3"/>
          <varref loc="x,284,14,284,25" name="pcpi_div_wr" dtype_id="3"/>
        </assign>
      </initial>
      <initial loc="x,285,29,285,30">
        <assign loc="x,285,29,285,30" dtype_id="11">
          <const loc="x,285,31,285,33" name="32&apos;h0" dtype_id="11"/>
          <varref loc="x,285,14,285,27" name="pcpi_div_rdst" dtype_id="11"/>
        </assign>
      </initial>
      <initial loc="x,286,29,286,30">
        <assign loc="x,286,29,286,30" dtype_id="3">
          <const loc="x,286,31,286,33" name="1&apos;h0" dtype_id="3"/>
          <varref loc="x,286,14,286,27" name="pcpi_div_wait" dtype_id="3"/>
        </assign>
      </initial>
      <initial loc="x,287,29,287,30">
        <assign loc="x,287,29,287,30" dtype_id="3">
          <const loc="x,287,31,287,33" name="1&apos;h0" dtype_id="3"/>
          <varref loc="x,287,14,287,28" name="pcpi_div_ready" dtype_id="3"/>
        </assign>
      </initial>
      <initial loc="x,334,38,334,39">
        <assign loc="x,334,38,334,39" dtype_id="3">
          <const loc="x,337,38,337,39" name="1&apos;h0" dtype_id="3"/>
          <varref loc="x,334,16,334,32" name="mem_la_firstword" dtype_id="3"/>
        </assign>
      </initial>
      <initial loc="x,339,38,339,39">
        <assign loc="x,339,38,339,39" dtype_id="3">
          <const loc="x,341,38,341,39" name="1&apos;h0" dtype_id="3"/>
          <varref loc="x,339,16,339,37" name="mem_la_firstword_xfer" dtype_id="3"/>
        </assign>
      </initial>
      <initial loc="x,351,43,351,44">
        <assign loc="x,351,43,351,44" dtype_id="3">
          <const loc="x,354,43,354,44" name="1&apos;h0" dtype_id="3"/>
          <varref loc="x,351,11,351,42" name="mem_la_use_prefetched_high_word" dtype_id="3"/>
        </assign>
      </initial>
      <var loc="x,367,37,367,39" name="__VdfgRegularize_h29237906_0_1" dtype_id="3" vartype="logic" origName="__VdfgRegularize_h29237906_0_1"/>
      <contassign loc="x,370,24,370,25" dtype_id="3">
        <and loc="x,371,8,371,9" dtype_id="3">
          <varref loc="x,100,27,100,33" name="resetn" dtype_id="3"/>
          <and loc="x,373,13,373,14" dtype_id="3">
            <varref loc="x,367,37,367,39" name="__VdfgRegularize_h29237906_0_1" dtype_id="3"/>
            <or loc="x,373,29,373,30" dtype_id="3">
              <varref loc="x,327,16,327,28" name="mem_do_rinst" dtype_id="3"/>
              <or loc="x,373,47,373,48" dtype_id="3">
                <varref loc="x,326,16,326,31" name="mem_do_prefetch" dtype_id="3"/>
                <varref loc="x,328,16,328,28" name="mem_do_rdata" dtype_id="3"/>
              </or>
            </or>
          </and>
        </and>
        <varref loc="x,370,24,370,25" name="mem_la_read" dtype_id="3"/>
      </contassign>
      <contassign loc="x,366,24,366,25" dtype_id="3">
        <and loc="x,367,24,367,25" dtype_id="3">
          <varref loc="x,100,27,100,33" name="resetn" dtype_id="3"/>
          <and loc="x,368,24,368,25" dtype_id="3">
            <varref loc="x,367,37,367,39" name="__VdfgRegularize_h29237906_0_1" dtype_id="3"/>
            <varref loc="x,329,16,329,28" name="mem_do_wdata" dtype_id="3"/>
          </and>
        </and>
        <varref loc="x,366,24,366,25" name="mem_la_write" dtype_id="3"/>
      </contassign>
      <contassign loc="x,377,31,377,35" dtype_id="11">
        <concat loc="x,377,31,377,35" dtype_id="11">
          <cond loc="x,379,29,379,30" dtype_id="67">
            <or loc="x,378,48,378,49" dtype_id="3">
              <varref loc="x,326,16,326,31" name="mem_do_prefetch" dtype_id="3"/>
              <varref loc="x,327,16,327,28" name="mem_do_rinst" dtype_id="3"/>
            </or>
            <sel loc="x,379,39,379,40" dtype_id="67">
              <cond loc="x,1139,23,1139,24" dtype_id="11">
                <and loc="x,1138,40,1138,41" dtype_id="3">
                  <varref loc="x,1128,8,1128,22" name="latched_branch" dtype_id="3"/>
                  <varref loc="x,1126,8,1126,21" name="latched_store" dtype_id="3"/>
                </and>
                <and loc="x,1139,33,1139,34" dtype_id="11">
                  <const loc="x,1139,35,1139,48" name="32&apos;hfffffffe" dtype_id="11"/>
                  <varref loc="x,177,55,177,62" name="reg_out" dtype_id="11"/>
                </and>
                <varref loc="x,177,24,177,35" name="reg_next_pc" dtype_id="11"/>
              </cond>
              <const loc="x,379,39,379,40" name="32&apos;h2" dtype_id="11"/>
              <const loc="x,379,39,379,40" name="32&apos;h1e" dtype_id="11"/>
            </sel>
            <sel loc="x,380,39,380,40" dtype_id="67">
              <varref loc="x,177,37,177,44" name="reg_op1" dtype_id="11"/>
              <const loc="x,380,39,380,40" name="32&apos;h2" dtype_id="11"/>
              <const loc="x,380,39,380,40" name="32&apos;h1e" dtype_id="11"/>
            </sel>
          </cond>
          <const loc="x,377,31,377,35" name="2&apos;h0" dtype_id="6"/>
        </concat>
        <varref loc="x,377,31,377,35" name="mem_la_addr" dtype_id="11"/>
      </contassign>
      <contassign loc="x,208,22,208,23" dtype_id="11">
        <varref loc="x,177,37,177,44" name="reg_op1" dtype_id="11"/>
        <varref loc="x,208,22,208,23" name="pcpi_rsrc1" dtype_id="11"/>
      </contassign>
      <contassign loc="x,356,20,356,21" dtype_id="3">
        <and loc="x,356,33,356,34" dtype_id="3">
          <varref loc="x,105,22,105,31" name="mem_ready" dtype_id="3"/>
          <varref loc="x,103,22,103,31" name="mem_valid" dtype_id="3"/>
        </and>
        <varref loc="x,356,20,356,21" name="mem_xfer" dtype_id="3"/>
      </contassign>
      <contassign loc="x,361,20,361,21" dtype_id="3">
        <and loc="x,362,20,362,21" dtype_id="3">
          <varref loc="x,100,27,100,33" name="resetn" dtype_id="3"/>
          <or loc="x,363,24,363,25" dtype_id="3">
            <and loc="x,362,32,362,33" dtype_id="3">
              <varref loc="x,331,16,331,24" name="mem_xfer" dtype_id="3"/>
              <and loc="x,362,45,362,46" dtype_id="3">
                <redor loc="x,362,34,362,35" dtype_id="3">
                  <varref loc="x,322,16,322,25" name="mem_state" dtype_id="6"/>
                </redor>
                <or loc="x,359,22,359,23" dtype_id="3">
                  <varref loc="x,327,16,327,28" name="mem_do_rinst" dtype_id="3"/>
                  <or loc="x,359,22,359,23" dtype_id="3">
                    <varref loc="x,328,16,328,28" name="mem_do_rdata" dtype_id="3"/>
                    <varref loc="x,329,16,329,28" name="mem_do_wdata" dtype_id="3"/>
                  </or>
                </or>
              </and>
            </and>
            <and loc="x,363,38,363,39" dtype_id="3">
              <redand loc="x,363,27,363,28" dtype_id="3">
                <varref loc="x,322,16,322,25" name="mem_state" dtype_id="6"/>
              </redand>
              <varref loc="x,327,16,327,28" name="mem_do_rinst" dtype_id="3"/>
            </and>
          </or>
        </and>
        <varref loc="x,361,20,361,21" name="mem_done" dtype_id="3"/>
      </contassign>
      <contassign loc="x,384,29,384,30" dtype_id="11">
        <cond loc="x,382,72,382,73" dtype_id="11">
          <varref loc="x,331,16,331,24" name="mem_xfer" dtype_id="3"/>
          <varref loc="x,110,22,110,31" name="mem_rdata" dtype_id="11"/>
          <varref loc="x,325,16,325,27" name="mem_rdata_q" dtype_id="11"/>
        </cond>
        <varref loc="x,384,29,384,30" name="mem_rdata_latched" dtype_id="11"/>
      </contassign>
      <contassign loc="x,367,37,367,39" dtype_id="3">
        <eq loc="x,367,37,367,39" dtype_id="3">
          <const loc="x,367,40,367,44" name="2&apos;h0" dtype_id="6"/>
          <varref loc="x,322,16,322,25" name="mem_state" dtype_id="6"/>
        </eq>
        <varref loc="x,367,37,367,39" name="__VdfgRegularize_h29237906_0_1" dtype_id="3"/>
      </contassign>
      <contassign loc="x,209,22,209,23" dtype_id="11">
        <varref loc="x,177,46,177,53" name="reg_op2" dtype_id="11"/>
        <varref loc="x,209,22,209,23" name="pcpi_rsrc2" dtype_id="11"/>
      </contassign>
      <contassign loc="x,759,22,759,23" dtype_id="3">
        <not loc="x,759,56,759,57" dtype_id="3">
          <or loc="x,759,57,759,58" dtype_id="3">
            <varref loc="x,727,8,727,17" name="instr_lui" dtype_id="3"/>
            <or loc="x,759,57,759,58" dtype_id="3">
              <varref loc="x,727,19,727,30" name="instr_auipc" dtype_id="3"/>
              <or loc="x,759,57,759,58" dtype_id="3">
                <or loc="x,759,57,759,58" dtype_id="3">
                  <varref loc="x,727,32,727,41" name="instr_jal" dtype_id="3"/>
                  <or loc="x,759,57,759,58" dtype_id="3">
                    <varref loc="x,727,43,727,53" name="instr_jalr" dtype_id="3"/>
                    <or loc="x,759,57,759,58" dtype_id="3">
                      <varref loc="x,728,8,728,17" name="instr_beq" dtype_id="3"/>
                      <or loc="x,759,57,759,58" dtype_id="3">
                        <varref loc="x,728,19,728,28" name="instr_bne" dtype_id="3"/>
                        <or loc="x,759,57,759,58" dtype_id="3">
                          <varref loc="x,728,30,728,39" name="instr_blt" dtype_id="3"/>
                          <or loc="x,759,57,759,58" dtype_id="3">
                            <varref loc="x,728,41,728,50" name="instr_bge" dtype_id="3"/>
                            <or loc="x,759,57,759,58" dtype_id="3">
                              <varref loc="x,728,52,728,62" name="instr_bltu" dtype_id="3"/>
                              <or loc="x,759,57,759,58" dtype_id="3">
                                <varref loc="x,728,64,728,74" name="instr_bgeu" dtype_id="3"/>
                                <or loc="x,759,57,759,58" dtype_id="3">
                                  <varref loc="x,729,8,729,16" name="instr_lb" dtype_id="3"/>
                                  <or loc="x,759,57,759,58" dtype_id="3">
                                    <varref loc="x,729,19,729,27" name="instr_lh" dtype_id="3"/>
                                    <or loc="x,759,57,759,58" dtype_id="3">
                                      <varref loc="x,729,29,729,37" name="instr_lw" dtype_id="3"/>
                                      <or loc="x,759,57,759,58" dtype_id="3">
                                        <varref loc="x,729,39,729,48" name="instr_lbu" dtype_id="3"/>
                                        <or loc="x,759,57,759,58" dtype_id="3">
                                          <varref loc="x,729,50,729,59" name="instr_lhu" dtype_id="3"/>
                                          <or loc="x,759,57,759,58" dtype_id="3">
                                            <varref loc="x,729,61,729,69" name="instr_sb" dtype_id="3"/>
                                            <or loc="x,759,57,759,58" dtype_id="3">
                                              <varref loc="x,729,71,729,79" name="instr_sh" dtype_id="3"/>
                                              <or loc="x,759,57,759,58" dtype_id="3">
                                                <varref loc="x,729,81,729,89" name="instr_sw" dtype_id="3"/>
                                                <or loc="x,759,57,759,58" dtype_id="3">
                                                  <varref loc="x,730,8,730,18" name="instr_addi" dtype_id="3"/>
                                                  <or loc="x,759,57,759,58" dtype_id="3">
                                                    <varref loc="x,730,20,730,30" name="instr_slti" dtype_id="3"/>
                                                    <or loc="x,759,57,759,58" dtype_id="3">
                                                      <varref loc="x,730,32,730,43" name="instr_sltiu" dtype_id="3"/>
                                                      <or loc="x,759,57,759,58" dtype_id="3">
                                                        <varref loc="x,730,45,730,55" name="instr_xori" dtype_id="3"/>
                                                        <or loc="x,759,57,759,58" dtype_id="3">
                                                          <varref loc="x,730,57,730,66" name="instr_ori" dtype_id="3"/>
                                                          <or loc="x,759,57,759,58" dtype_id="3">
                                                            <varref loc="x,730,68,730,78" name="instr_andi" dtype_id="3"/>
                                                            <or loc="x,759,57,759,58" dtype_id="3">
                                                              <varref loc="x,730,80,730,90" name="instr_slli" dtype_id="3"/>
                                                              <or loc="x,759,57,759,58" dtype_id="3">
                                                                <varref loc="x,730,92,730,102" name="instr_srli" dtype_id="3"/>
                                                                <or loc="x,759,57,759,58" dtype_id="3">
                                                                  <varref loc="x,730,104,730,114" name="instr_srai" dtype_id="3"/>
                                                                  <or loc="x,759,57,759,58" dtype_id="3">
                                                                    <varref loc="x,731,8,731,17" name="instr_add" dtype_id="3"/>
                                                                    <or loc="x,759,57,759,58" dtype_id="3">
                                                                      <varref loc="x,731,19,731,28" name="instr_sub" dtype_id="3"/>
                                                                      <or loc="x,759,57,759,58" dtype_id="3">
                                                                        <varref loc="x,731,30,731,39" name="instr_sll" dtype_id="3"/>
                                                                        <or loc="x,759,57,759,58" dtype_id="3">
                                                                          <varref loc="x,731,41,731,50" name="instr_slt" dtype_id="3"/>
                                                                          <varref loc="x,731,52,731,62" name="instr_sltu" dtype_id="3"/>
                                                                        </or>
                                                                      </or>
                                                                    </or>
                                                                  </or>
                                                                </or>
                                                              </or>
                                                            </or>
                                                          </or>
                                                        </or>
                                                      </or>
                                                    </or>
                                                  </or>
                                                </or>
                                              </or>
                                            </or>
                                          </or>
                                        </or>
                                      </or>
                                    </or>
                                  </or>
                                </or>
                              </or>
                            </or>
                          </or>
                        </or>
                      </or>
                    </or>
                  </or>
                </or>
                <or loc="x,759,57,759,58" dtype_id="3">
                  <varref loc="x,731,64,731,73" name="instr_xor" dtype_id="3"/>
                  <or loc="x,759,57,759,58" dtype_id="3">
                    <varref loc="x,731,75,731,84" name="instr_srl" dtype_id="3"/>
                    <or loc="x,759,57,759,58" dtype_id="3">
                      <varref loc="x,731,86,731,95" name="instr_sra" dtype_id="3"/>
                      <or loc="x,759,57,759,58" dtype_id="3">
                        <varref loc="x,731,97,731,105" name="instr_or" dtype_id="3"/>
                        <or loc="x,759,57,759,58" dtype_id="3">
                          <varref loc="x,731,107,731,116" name="instr_and" dtype_id="3"/>
                          <or loc="x,759,57,759,58" dtype_id="3">
                            <varref loc="x,732,8,732,21" name="instr_rdcycle" dtype_id="3"/>
                            <or loc="x,759,57,759,58" dtype_id="3">
                              <varref loc="x,732,23,732,37" name="instr_rdcycleh" dtype_id="3"/>
                              <or loc="x,759,57,759,58" dtype_id="3">
                                <varref loc="x,732,39,732,52" name="instr_rdinstr" dtype_id="3"/>
                                <or loc="x,759,57,759,58" dtype_id="3">
                                  <varref loc="x,732,54,732,68" name="instr_rdinstrh" dtype_id="3"/>
                                  <or loc="x,759,57,759,58" dtype_id="3">
                                    <varref loc="x,733,8,733,18" name="instr_getq" dtype_id="3"/>
                                    <or loc="x,759,57,759,58" dtype_id="3">
                                      <varref loc="x,733,20,733,30" name="instr_setq" dtype_id="3"/>
                                      <or loc="x,759,57,759,58" dtype_id="3">
                                        <varref loc="x,733,32,733,44" name="instr_retirq" dtype_id="3"/>
                                        <or loc="x,759,57,759,58" dtype_id="3">
                                          <varref loc="x,733,46,733,59" name="instr_maskirq" dtype_id="3"/>
                                          <or loc="x,759,57,759,58" dtype_id="3">
                                            <varref loc="x,733,76,733,87" name="instr_timer" dtype_id="3"/>
                                            <varref loc="x,733,61,733,74" name="instr_waitirq" dtype_id="3"/>
                                          </or>
                                        </or>
                                      </or>
                                    </or>
                                  </or>
                                </or>
                              </or>
                            </or>
                          </or>
                        </or>
                      </or>
                    </or>
                  </or>
                </or>
              </or>
            </or>
          </or>
        </not>
        <varref loc="x,759,22,759,23" name="instr_trap" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="bg,61,8,61,16" name="adc_core__S532" origName="adc_core">
      <var loc="bg,64,14,64,25" name="SETTLE_SCLK" dtype_id="2" vartype="logic" origName="SETTLE_SCLK" param="true">
        <const loc="bh,49,28,49,39" name="32&apos;h532" dtype_id="2"/>
      </var>
      <var loc="bg,66,24,66,30" name="adc_id" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="adc_id"/>
      <var loc="bg,69,24,69,30" name="arst_n" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="arst_n"/>
      <var loc="bg,70,24,70,27" name="clk" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="clk"/>
      <var loc="bg,71,24,71,32" name="tick_1us" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="tick_1us"/>
      <var loc="bg,73,24,73,35" name="csr_tx_busy" dtype_id="3" dir="output" pinIndex="5" vartype="logic" origName="csr_tx_busy"/>
      <var loc="bg,74,24,74,33" name="csr_tx_we" dtype_id="3" dir="input" pinIndex="6" vartype="logic" origName="csr_tx_we"/>
      <var loc="bg,75,24,75,35" name="csr_tx_test" dtype_id="3" dir="input" pinIndex="7" vartype="logic" origName="csr_tx_test"/>
      <var loc="bg,76,24,76,38" name="csr_tx_time_us" dtype_id="51" dir="input" pinIndex="8" vartype="logic" origName="csr_tx_time_us"/>
      <var loc="bg,78,24,78,34" name="sample_cnt" dtype_id="79" dir="output" pinIndex="9" vartype="logic" origName="sample_cnt"/>
      <var loc="bg,79,24,79,33" name="fifo_rdat" dtype_id="60" dir="output" pinIndex="10" vartype="logic" origName="fifo_rdat"/>
      <var loc="bg,80,24,80,34" name="fifo_empty" dtype_id="3" dir="output" pinIndex="11" vartype="logic" origName="fifo_empty"/>
      <var loc="bg,81,24,81,31" name="fifo_re" dtype_id="3" dir="input" pinIndex="12" vartype="logic" origName="fifo_re"/>
      <var loc="bg,84,24,84,31" name="adc_ssr" dtype_id="3" dir="output" pinIndex="13" vartype="logic" origName="adc_ssr"/>
      <var loc="bg,85,24,85,34" name="adc_inject" dtype_id="3" dir="output" pinIndex="14" vartype="logic" origName="adc_inject">
        <const loc="bg,95,24,95,28" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bg,86,24,86,34" name="adc_pwdn_n" dtype_id="3" dir="output" pinIndex="15" vartype="logic" origName="adc_pwdn_n">
        <const loc="bg,96,24,96,28" name="1&apos;h1" dtype_id="3"/>
      </var>
      <var loc="bg,88,24,88,31" name="adc_clk" dtype_id="3" dir="output" pinIndex="16" vartype="logic" origName="adc_clk"/>
      <var loc="bg,89,24,89,33" name="adc_start" dtype_id="3" dir="output" pinIndex="17" vartype="logic" origName="adc_start"/>
      <var loc="bg,91,24,91,34" name="adc_dout_p" dtype_id="3" dir="input" pinIndex="18" vartype="logic" origName="adc_dout_p"/>
      <var loc="bg,92,24,92,34" name="adc_dout_n" dtype_id="3" dir="input" pinIndex="19" vartype="logic" origName="adc_dout_n"/>
      <var loc="bg,108,16,108,20" name="div3" dtype_id="6" vartype="logic" origName="div3"/>
      <always loc="bg,110,4,110,13">
        <sentree loc="bg,110,14,110,15">
          <senitem loc="bg,110,16,110,23" edgeType="NEG">
            <varref loc="bg,110,24,110,30" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="bg,110,34,110,41" edgeType="POS">
            <varref loc="bg,110,42,110,45" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bg,110,54,110,59" name="_div3">
          <if loc="bg,111,7,111,9">
            <varref loc="bg,111,11,111,17" name="arst_n" dtype_id="3"/>
            <begin>
              <case loc="bg,114,19,114,23">
                <varref loc="bg,114,25,114,29" name="div3" dtype_id="6"/>
                <caseitem loc="bg,115,17,115,18">
                  <const loc="bg,115,10,115,14" name="2&apos;h3" dtype_id="6"/>
                  <assigndly loc="bg,115,24,115,26" dtype_id="6">
                    <const loc="bg,115,27,115,31" name="2&apos;h1" dtype_id="6"/>
                    <varref loc="bg,115,19,115,23" name="div3" dtype_id="6"/>
                  </assigndly>
                </caseitem>
                <caseitem loc="bg,116,17,116,18">
                  <const loc="bg,116,10,116,14" name="2&apos;h1" dtype_id="6"/>
                  <assigndly loc="bg,116,24,116,26" dtype_id="6">
                    <const loc="bg,116,27,116,31" name="2&apos;h0" dtype_id="6"/>
                    <varref loc="bg,116,19,116,23" name="div3" dtype_id="6"/>
                  </assigndly>
                </caseitem>
                <caseitem loc="bg,117,10,117,17">
                  <assigndly loc="bg,117,24,117,26" dtype_id="6">
                    <const loc="bg,117,27,117,31" name="2&apos;h3" dtype_id="6"/>
                    <varref loc="bg,117,19,117,23" name="div3" dtype_id="6"/>
                  </assigndly>
                </caseitem>
              </case>
            </begin>
            <begin>
              <begin loc="bg,111,27,111,32">
                <assigndly loc="bg,112,15,112,17" dtype_id="6">
                  <const loc="bg,112,18,112,22" name="2&apos;h0" dtype_id="6"/>
                  <varref loc="bg,112,10,112,14" name="div3" dtype_id="6"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <instance loc="bg,121,14,121,24" name="u_oddr_clk" defName="fpga_oddr" origName="u_oddr_clk">
        <port loc="bg,122,8,122,11" name="clk" direction="in" portIndex="1">
          <varref loc="bg,122,13,122,16" name="clk" dtype_id="3"/>
        </port>
        <port loc="bg,123,8,123,9" name="d" direction="in" portIndex="2">
          <varref loc="bg,123,13,123,17" name="div3" dtype_id="6"/>
        </port>
        <port loc="bg,124,8,124,9" name="q" direction="out" portIndex="3">
          <varref loc="bg,124,13,124,20" name="adc_clk" dtype_id="3"/>
        </port>
      </instance>
      <var loc="bg,130,10,130,22" name="adc_dout_pad" dtype_id="3" vartype="logic" origName="adc_dout_pad"/>
      <var loc="bg,130,24,130,32" name="adc_dout" dtype_id="3" vartype="logic" origName="adc_dout"/>
      <instance loc="bg,132,15,132,26" name="u_pad_ivlds" defName="fpga_ilvds" origName="u_pad_ivlds">
        <port loc="bg,133,7,133,8" name="i" direction="in" portIndex="1">
          <varref loc="bg,133,11,133,21" name="adc_dout_p" dtype_id="3"/>
        </port>
        <port loc="bg,134,7,134,9" name="ib" direction="in" portIndex="2">
          <varref loc="bg,134,11,134,21" name="adc_dout_n" dtype_id="3"/>
        </port>
        <port loc="bg,135,7,135,8" name="o" direction="out" portIndex="3">
          <varref loc="bg,135,11,135,23" name="adc_dout_pad" dtype_id="3"/>
        </port>
      </instance>
      <always loc="bg,138,4,138,10">
        <sentree loc="bg,138,11,138,12">
          <senitem loc="bg,138,14,138,21" edgeType="NEG">
            <varref loc="bg,138,22,138,25" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bg,138,34,138,43" name="_adc_dout">
          <assigndly loc="bg,139,16,139,18" dtype_id="3">
            <varref loc="bg,139,19,139,31" name="adc_dout_pad" dtype_id="3"/>
            <varref loc="bg,139,7,139,15" name="adc_dout" dtype_id="3"/>
          </assigndly>
        </begin>
      </always>
      <typedef loc="bg,146,25,146,38" name="time_us_cnt_t" dtype_id="51"/>
      <typedef loc="bg,147,25,147,33" name="sample_t" dtype_id="60"/>
      <typedef loc="bg,148,44,148,56" name="settle_cnt_t" dtype_id="9"/>
      <typedef loc="bg,159,6,159,13" name="state_t" dtype_id="59"/>
      <var loc="bg,161,18,161,29" name="time_us_cnt" dtype_id="51" vartype="time_us_cnt_t" origName="time_us_cnt"/>
      <var loc="bg,162,18,162,24" name="sample" dtype_id="60" vartype="sample_t" origName="sample"/>
      <var loc="bg,163,18,163,28" name="settle_cnt" dtype_id="9" vartype="settle_cnt_t" origName="settle_cnt"/>
      <var loc="bg,165,18,165,23" name="state" dtype_id="59" vartype="state_t" origName="state"/>
      <var loc="bg,165,27,165,37" name="next_state" dtype_id="59" vartype="state_t" origName="next_state"/>
      <var loc="bg,168,18,168,29" name="state_is_D0" dtype_id="3" vartype="logic" origName="state_is_D0"/>
      <var loc="bg,169,18,169,28" name="sample_rdy" dtype_id="3" vartype="logic" origName="sample_rdy"/>
      <var loc="bg,170,18,170,27" name="meas_done" dtype_id="3" vartype="logic" origName="meas_done"/>
      <var loc="bg,172,18,172,27" name="test_mode" dtype_id="3" vartype="logic" origName="test_mode"/>
      <always loc="bg,174,4,174,15">
        <begin loc="bg,174,23,174,32" name="_fsm_comb">
          <assign loc="bg,177,19,177,20" dtype_id="3">
            <neq loc="bg,177,28,177,30" dtype_id="3">
              <const loc="bg,177,31,177,35" name="5&apos;h1a" dtype_id="59"/>
              <varref loc="bg,177,22,177,27" name="state" dtype_id="59"/>
            </neq>
            <varref loc="bg,177,7,177,18" name="csr_tx_busy" dtype_id="3"/>
          </assign>
          <assign loc="bg,178,19,178,20" dtype_id="3">
            <eq loc="bg,178,28,178,30" dtype_id="3">
              <const loc="bg,178,31,178,33" name="5&apos;h0" dtype_id="59"/>
              <varref loc="bg,178,22,178,27" name="state" dtype_id="59"/>
            </eq>
            <varref loc="bg,178,7,178,18" name="state_is_D0" dtype_id="3"/>
          </assign>
          <assign loc="bg,179,19,179,20" dtype_id="3">
            <eq loc="bg,179,34,179,36" dtype_id="3">
              <const loc="bg,179,37,179,39" name="15&apos;h0" dtype_id="51"/>
              <varref loc="bg,179,22,179,33" name="time_us_cnt" dtype_id="51"/>
            </eq>
            <varref loc="bg,179,7,179,16" name="meas_done" dtype_id="3"/>
          </assign>
          <assign loc="bg,182,19,182,20" dtype_id="59">
            <sub loc="bg,182,36,182,37" dtype_id="59">
              <varref loc="bg,182,30,182,35" name="state" dtype_id="59"/>
              <const loc="bg,182,47,182,48" name="5&apos;h1" dtype_id="59"/>
            </sub>
            <varref loc="bg,182,7,182,17" name="next_state" dtype_id="59"/>
          </assign>
        </begin>
      </always>
      <always loc="bg,186,4,186,13">
        <sentree loc="bg,186,14,186,15">
          <senitem loc="bg,186,16,186,23" edgeType="NEG">
            <varref loc="bg,186,24,186,30" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="bg,186,34,186,41" edgeType="POS">
            <varref loc="bg,186,42,186,45" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bg,186,54,186,61" name="_fsm_ff">
          <if loc="bg,187,7,187,9">
            <varref loc="bg,187,11,187,17" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="bg,198,12,198,17">
                <assigndly loc="bg,200,22,200,24" dtype_id="3">
                  <varref loc="bg,200,25,200,36" name="state_is_D0" dtype_id="3"/>
                  <varref loc="bg,200,10,200,20" name="sample_rdy" dtype_id="3"/>
                </assigndly>
                <if loc="bg,218,10,218,12">
                  <and loc="bg,218,33,218,35" dtype_id="3">
                    <varref loc="bg,218,15,218,23" name="tick_1us" dtype_id="3"/>
                    <gte loc="bg,218,43,218,45" dtype_id="3">
                      <const loc="bg,218,46,218,49" name="5&apos;h17" dtype_id="59"/>
                      <varref loc="bg,218,37,218,42" name="state" dtype_id="59"/>
                    </gte>
                  </and>
                  <begin>
                    <begin loc="bg,218,52,218,57">
                      <assigndly loc="bg,219,25,219,27" dtype_id="51">
                        <sub loc="bg,219,55,219,56" dtype_id="51">
                          <varref loc="bg,219,43,219,54" name="time_us_cnt" dtype_id="51"/>
                          <const loc="bg,219,72,219,73" name="15&apos;h1" dtype_id="51"/>
                        </sub>
                        <varref loc="bg,219,13,219,24" name="time_us_cnt" dtype_id="51"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <if loc="bg,223,10,223,12">
                  <varref loc="bg,223,14,223,23" name="test_mode" dtype_id="3"/>
                  <begin>
                    <if loc="bg,227,15,227,17">
                      <varref loc="bg,227,19,227,30" name="state_is_D0" dtype_id="3"/>
                      <begin>
                        <begin loc="bg,227,40,227,45">
                          <assigndly loc="bg,228,26,228,28" dtype_id="3">
                            <varref loc="bg,228,29,228,35" name="adc_id" dtype_id="3"/>
                            <sel loc="bg,228,19,228,20" dtype_id="3">
                              <varref loc="bg,228,13,228,19" name="sample" dtype_id="60"/>
                              <const loc="bg,228,20,228,22" name="5&apos;h17" dtype_id="42"/>
                              <const loc="bg,228,19,228,20" name="32&apos;h1" dtype_id="11"/>
                            </sel>
                          </assigndly>
                          <assigndly loc="bg,229,26,229,28" dtype_id="113">
                            <add loc="bg,229,46,229,47" dtype_id="113">
                              <const loc="bg,229,52,229,53" name="23&apos;h1" dtype_id="114"/>
                              <sel loc="bg,229,39,229,40" dtype_id="113">
                                <varref loc="bg,229,33,229,39" name="sample" dtype_id="60"/>
                                <const loc="bg,229,43,229,44" name="5&apos;h0" dtype_id="42"/>
                                <const loc="bg,229,40,229,42" name="32&apos;h17" dtype_id="11"/>
                              </sel>
                            </add>
                            <sel loc="bg,229,19,229,20" dtype_id="113">
                              <varref loc="bg,229,13,229,19" name="sample" dtype_id="60"/>
                              <const loc="bg,229,23,229,24" name="5&apos;h0" dtype_id="42"/>
                              <const loc="bg,229,20,229,22" name="32&apos;h17" dtype_id="11"/>
                            </sel>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                  <begin>
                    <begin loc="bg,223,33,223,38">
                      <assigndly loc="bg,224,20,224,22" dtype_id="60">
                        <concat loc="bg,224,36,224,37" dtype_id="60">
                          <sel loc="bg,224,30,224,31" dtype_id="113">
                            <varref loc="bg,224,24,224,30" name="sample" dtype_id="60"/>
                            <const loc="bg,224,34,224,35" name="5&apos;h0" dtype_id="42"/>
                            <const loc="bg,224,31,224,33" name="32&apos;h17" dtype_id="11"/>
                          </sel>
                          <varref loc="bg,224,38,224,46" name="adc_dout" dtype_id="3"/>
                        </concat>
                        <varref loc="bg,224,13,224,19" name="sample" dtype_id="60"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <case loc="bg,233,17,233,21">
                  <varref loc="bg,233,23,233,28" name="state" dtype_id="59"/>
                  <caseitem loc="bg,237,17,237,18">
                    <const loc="bg,237,13,237,17" name="5&apos;h1a" dtype_id="59"/>
                    <if loc="bg,237,19,237,21">
                      <varref loc="bg,237,23,237,32" name="csr_tx_we" dtype_id="3"/>
                      <begin>
                        <begin loc="bg,237,42,237,47">
                          <assigndly loc="bg,240,28,240,30" dtype_id="51">
                            <varref loc="bg,240,31,240,45" name="csr_tx_time_us" dtype_id="51"/>
                            <varref loc="bg,240,16,240,27" name="time_us_cnt" dtype_id="51"/>
                          </assigndly>
                          <assigndly loc="bg,241,28,241,30" dtype_id="3">
                            <varref loc="bg,241,31,241,42" name="csr_tx_test" dtype_id="3"/>
                            <varref loc="bg,241,16,241,25" name="test_mode" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="bg,242,28,242,30" dtype_id="59">
                            <varref loc="bg,242,31,242,41" name="next_state" dtype_id="59"/>
                            <varref loc="bg,242,16,242,21" name="state" dtype_id="59"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="bg,255,20,255,21">
                    <const loc="bg,255,12,255,20" name="5&apos;h19" dtype_id="59"/>
                    <begin loc="bg,255,22,255,27">
                      <assigndly loc="bg,256,29,256,31" dtype_id="9">
                        <const loc="bg,256,46,256,57" name="11&apos;h532" dtype_id="9"/>
                        <varref loc="bg,256,16,256,26" name="settle_cnt" dtype_id="9"/>
                      </assigndly>
                      <assigndly loc="bg,257,29,257,31" dtype_id="79">
                        <const loc="bg,257,32,257,34" name="17&apos;h0" dtype_id="79"/>
                        <varref loc="bg,257,16,257,26" name="sample_cnt" dtype_id="79"/>
                      </assigndly>
                      <if loc="bg,259,16,259,18">
                        <varref loc="bg,259,20,259,28" name="tick_1us" dtype_id="3"/>
                        <begin>
                          <begin loc="bg,259,38,259,43">
                            <assigndly loc="bg,260,25,260,27" dtype_id="59">
                              <varref loc="bg,260,28,260,38" name="next_state" dtype_id="59"/>
                              <varref loc="bg,260,19,260,24" name="state" dtype_id="59"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="bg,269,17,269,18">
                    <const loc="bg,269,12,269,17" name="5&apos;h18" dtype_id="59"/>
                    <begin loc="bg,269,19,269,24">
                      <if loc="bg,270,16,270,18">
                        <eq loc="bg,270,25,270,27" dtype_id="3">
                          <const loc="bg,270,28,270,32" name="2&apos;h3" dtype_id="6"/>
                          <varref loc="bg,270,20,270,24" name="div3" dtype_id="6"/>
                        </eq>
                        <begin>
                          <begin loc="bg,270,34,270,39">
                            <assigndly loc="bg,271,29,271,31" dtype_id="3">
                              <not loc="bg,271,32,271,33" dtype_id="3">
                                <varref loc="bg,271,33,271,42" name="test_mode" dtype_id="3"/>
                              </not>
                              <varref loc="bg,271,19,271,28" name="adc_start" dtype_id="3"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                      <if loc="bg,274,16,274,18">
                        <eq loc="bg,274,31,274,33" dtype_id="3">
                          <const loc="bg,274,34,274,36" name="11&apos;h0" dtype_id="9"/>
                          <varref loc="bg,274,20,274,30" name="settle_cnt" dtype_id="9"/>
                        </eq>
                        <begin>
                          <begin loc="bg,274,38,274,43">
                            <assigndly loc="bg,275,25,275,27" dtype_id="59">
                              <varref loc="bg,275,28,275,38" name="next_state" dtype_id="59"/>
                              <varref loc="bg,275,19,275,24" name="state" dtype_id="59"/>
                            </assigndly>
                          </begin>
                        </begin>
                        <begin>
                          <begin loc="bg,277,21,277,26">
                            <assigndly loc="bg,278,30,278,32" dtype_id="9">
                              <sub loc="bg,278,58,278,59" dtype_id="9">
                                <varref loc="bg,278,47,278,57" name="settle_cnt" dtype_id="9"/>
                                <const loc="bg,278,74,278,75" name="11&apos;h1" dtype_id="9"/>
                              </sub>
                              <varref loc="bg,278,19,278,29" name="settle_cnt" dtype_id="9"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="bg,284,14,284,15">
                    <const loc="bg,284,12,284,14" name="5&apos;h0" dtype_id="59"/>
                    <begin loc="bg,284,16,284,21">
                      <assigndly loc="bg,285,28,285,30" dtype_id="79">
                        <add loc="bg,285,46,285,47" dtype_id="79">
                          <const loc="bg,285,48,285,53" name="17&apos;h1" dtype_id="79"/>
                          <varref loc="bg,285,35,285,45" name="sample_cnt" dtype_id="79"/>
                        </add>
                        <varref loc="bg,285,15,285,25" name="sample_cnt" dtype_id="79"/>
                      </assigndly>
                      <if loc="bg,288,15,288,17">
                        <varref loc="bg,288,19,288,28" name="meas_done" dtype_id="3"/>
                        <begin>
                          <begin loc="bg,293,20,293,25">
                            <assigndly loc="bg,294,28,294,30" dtype_id="3">
                              <const loc="bg,294,31,294,35" name="1&apos;h0" dtype_id="3"/>
                              <varref loc="bg,294,18,294,27" name="adc_start" dtype_id="3"/>
                            </assigndly>
                            <assigndly loc="bg,295,28,295,30" dtype_id="59">
                              <const loc="bg,295,31,295,35" name="5&apos;h1a" dtype_id="59"/>
                              <varref loc="bg,295,18,295,23" name="state" dtype_id="59"/>
                            </assigndly>
                          </begin>
                        </begin>
                        <begin>
                          <begin loc="bg,288,38,288,43">
                            <assigndly loc="bg,289,28,289,30" dtype_id="59">
                              <const loc="bg,289,31,289,34" name="5&apos;h17" dtype_id="59"/>
                              <varref loc="bg,289,18,289,23" name="state" dtype_id="59"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="bg,300,12,300,19">
                    <begin loc="bg,300,21,300,26">
                      <assigndly loc="bg,301,21,301,23" dtype_id="59">
                        <varref loc="bg,301,24,301,34" name="next_state" dtype_id="59"/>
                        <varref loc="bg,301,15,301,20" name="state" dtype_id="59"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                </case>
              </begin>
            </begin>
            <begin>
              <begin loc="bg,187,27,187,32">
                <assigndly loc="bg,188,22,188,24" dtype_id="59">
                  <const loc="bg,188,25,188,29" name="5&apos;h1a" dtype_id="59"/>
                  <varref loc="bg,188,10,188,15" name="state" dtype_id="59"/>
                </assigndly>
                <assigndly loc="bg,189,22,189,24" dtype_id="51">
                  <const loc="bg,189,25,189,27" name="15&apos;h0" dtype_id="51"/>
                  <varref loc="bg,189,10,189,21" name="time_us_cnt" dtype_id="51"/>
                </assigndly>
                <assigndly loc="bg,190,22,190,24" dtype_id="9">
                  <const loc="bg,190,25,190,27" name="11&apos;h0" dtype_id="9"/>
                  <varref loc="bg,190,10,190,20" name="settle_cnt" dtype_id="9"/>
                </assigndly>
                <assigndly loc="bg,191,22,191,24" dtype_id="79">
                  <const loc="bg,191,25,191,27" name="17&apos;h0" dtype_id="79"/>
                  <varref loc="bg,191,10,191,20" name="sample_cnt" dtype_id="79"/>
                </assigndly>
                <assigndly loc="bg,192,22,192,24" dtype_id="60">
                  <const loc="bg,192,25,192,27" name="24&apos;h0" dtype_id="60"/>
                  <varref loc="bg,192,10,192,16" name="sample" dtype_id="60"/>
                </assigndly>
                <assigndly loc="bg,193,22,193,24" dtype_id="3">
                  <const loc="bg,193,25,193,29" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bg,193,10,193,20" name="sample_rdy" dtype_id="3"/>
                </assigndly>
                <assigndly loc="bg,195,22,195,24" dtype_id="3">
                  <const loc="bg,195,25,195,29" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bg,195,10,195,19" name="test_mode" dtype_id="3"/>
                </assigndly>
                <assigndly loc="bg,196,22,196,24" dtype_id="3">
                  <const loc="bg,196,25,196,29" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bg,196,10,196,19" name="adc_start" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <instance loc="bg,314,6,314,12" name="u_fifo" defName="sync_fifo_ram__D18" origName="u_fifo">
        <port loc="bg,317,8,317,14" name="arst_n" direction="in" portIndex="1">
          <varref loc="bg,317,19,317,25" name="arst_n" dtype_id="3"/>
        </port>
        <port loc="bg,318,8,318,11" name="clk" direction="in" portIndex="2">
          <varref loc="bg,318,19,318,22" name="clk" dtype_id="3"/>
        </port>
        <port loc="bg,320,8,320,11" name="din" direction="in" portIndex="3">
          <varref loc="bg,320,19,320,25" name="sample" dtype_id="60"/>
        </port>
        <port loc="bg,321,8,321,10" name="we" direction="in" portIndex="4">
          <varref loc="bg,321,19,321,29" name="sample_rdy" dtype_id="3"/>
        </port>
        <port loc="bg,322,8,322,10" name="re" direction="in" portIndex="5">
          <varref loc="bg,322,19,322,26" name="fifo_re" dtype_id="3"/>
        </port>
        <port loc="bg,325,8,325,14" name="dcount" direction="out" portIndex="6"/>
        <port loc="bg,326,8,326,13" name="empty" direction="out" portIndex="7">
          <varref loc="bg,326,19,326,29" name="fifo_empty" dtype_id="3"/>
        </port>
        <port loc="bg,327,8,327,12" name="full" direction="out" portIndex="8"/>
        <port loc="bg,329,8,329,17" name="dout_comb" direction="out" portIndex="9">
          <varref loc="bg,329,19,329,28" name="fifo_rdat" dtype_id="60"/>
        </port>
        <port loc="bg,332,8,332,12" name="dout" direction="out" portIndex="10"/>
      </instance>
      <initial loc="bg,95,22,95,23">
        <assign loc="bg,95,22,95,23" dtype_id="3">
          <const loc="bg,95,24,95,28" name="1&apos;h0" dtype_id="3"/>
          <varref loc="bg,95,11,95,21" name="adc_inject" dtype_id="3"/>
        </assign>
      </initial>
      <initial loc="bg,96,22,96,23">
        <assign loc="bg,96,22,96,23" dtype_id="3">
          <const loc="bg,96,24,96,28" name="1&apos;h1" dtype_id="3"/>
          <varref loc="bg,96,11,96,21" name="adc_pwdn_n" dtype_id="3"/>
        </assign>
      </initial>
      <contassign loc="bg,99,22,99,23" dtype_id="3">
        <varref loc="bg,89,24,89,33" name="adc_start" dtype_id="3"/>
        <varref loc="bg,99,22,99,23" name="adc_ssr" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="e,17,8,17,18" name="fpga_iobuf" origName="fpga_iobuf">
      <var loc="e,18,18,18,19" name="i" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="i"/>
      <var loc="e,19,18,19,19" name="o" dtype_id="3" dir="output" pinIndex="2" vartype="logic" origName="o"/>
      <var loc="e,20,18,20,21" name="hiz" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="hiz"/>
      <var loc="e,22,18,22,21" name="pad" dtype_id="3" dir="inout" pinIndex="4" vartype="logic" origName="pad"/>
      <instance loc="e,25,10,25,17" name="u_iobuf" defName="IOBUF" origName="u_iobuf">
        <port loc="e,26,7,26,8" name="I" direction="in" portIndex="1">
          <varref loc="e,26,12,26,13" name="i" dtype_id="3"/>
        </port>
        <port loc="e,27,7,27,8" name="O" direction="out" portIndex="2">
          <varref loc="e,27,12,27,13" name="o" dtype_id="3"/>
        </port>
        <port loc="e,28,7,28,10" name="OEN" direction="in" portIndex="3">
          <varref loc="e,28,12,28,15" name="hiz" dtype_id="3"/>
        </port>
        <port loc="e,29,7,29,9" name="IO" direction="inout" portIndex="4">
          <varref loc="e,29,12,29,15" name="pad" dtype_id="3"/>
        </port>
      </instance>
    </module>
    <module loc="f,40,8,40,18" name="fpga_ilvds" origName="fpga_ilvds">
      <var loc="f,41,17,41,18" name="i" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="i"/>
      <var loc="f,42,17,42,19" name="ib" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="ib"/>
      <var loc="f,43,17,43,18" name="o" dtype_id="3" dir="output" pinIndex="3" vartype="logic" origName="o"/>
      <instance loc="f,47,15,47,22" name="u_ilvds" defName="TLVDS_IBUF" origName="u_ilvds">
        <port loc="f,48,8,48,9" name="I" direction="in" portIndex="1">
          <varref loc="f,48,13,48,14" name="i" dtype_id="3"/>
        </port>
        <port loc="f,49,8,49,10" name="IB" direction="in" portIndex="2">
          <varref loc="f,49,13,49,15" name="ib" dtype_id="3"/>
        </port>
        <port loc="f,51,8,51,9" name="O" direction="out" portIndex="3">
          <varref loc="f,51,13,51,14" name="o" dtype_id="3"/>
        </port>
      </instance>
    </module>
    <module loc="i,17,8,17,17" name="fpga_obuf" origName="fpga_obuf">
      <var loc="i,18,18,18,19" name="i" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="i"/>
      <var loc="i,19,18,19,19" name="o" dtype_id="3" dir="output" pinIndex="2" vartype="logic" origName="o"/>
      <instance loc="i,22,9,22,15" name="u_obuf" defName="OBUF" origName="u_obuf">
        <port loc="i,22,18,22,19" name="O" direction="out" portIndex="1">
          <varref loc="i,22,20,22,21" name="o" dtype_id="3"/>
        </port>
        <port loc="i,22,25,22,26" name="I" direction="in" portIndex="2">
          <varref loc="i,22,27,22,28" name="i" dtype_id="3"/>
        </port>
      </instance>
    </module>
    <module loc="k,17,8,17,17" name="fpga_oddr" origName="fpga_oddr">
      <var loc="k,18,23,18,26" name="clk" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="clk"/>
      <var loc="k,19,23,19,24" name="d" dtype_id="6" dir="input" pinIndex="2" vartype="logic" origName="d"/>
      <var loc="k,20,23,20,24" name="q" dtype_id="3" dir="output" pinIndex="3" vartype="logic" origName="q"/>
      <instance loc="k,27,4,27,10" name="u_oddr" defName="ODDR" origName="u_oddr">
        <port loc="k,28,7,28,9" name="Q0" direction="out" portIndex="1">
          <varref loc="k,28,18,28,19" name="q" dtype_id="3"/>
        </port>
        <port loc="k,29,7,29,9" name="Q1" direction="out" portIndex="2"/>
        <port loc="k,30,7,30,9" name="D0" direction="in" portIndex="3">
          <sel loc="k,30,19,30,20" dtype_id="3">
            <varref loc="k,30,18,30,19" name="d" dtype_id="6"/>
            <const loc="k,30,20,30,21" name="1&apos;h0" dtype_id="55"/>
            <const loc="k,30,19,30,20" name="32&apos;h1" dtype_id="11"/>
          </sel>
        </port>
        <port loc="k,31,7,31,9" name="D1" direction="in" portIndex="4">
          <sel loc="k,31,19,31,20" dtype_id="3">
            <varref loc="k,31,18,31,19" name="d" dtype_id="6"/>
            <const loc="k,31,20,31,21" name="1&apos;h1" dtype_id="55"/>
            <const loc="k,31,19,31,20" name="32&apos;h1" dtype_id="11"/>
          </sel>
        </port>
        <port loc="k,32,7,32,9" name="TX" direction="in" portIndex="5">
          <const loc="k,32,18,32,22" name="1&apos;h0" dtype_id="3"/>
        </port>
        <port loc="k,33,7,33,10" name="CLK" direction="in" portIndex="6">
          <varref loc="k,33,18,33,21" name="clk" dtype_id="3"/>
        </port>
      </instance>
    </module>
    <package loc="n,17,9,17,16" name="soc_pkg" origName="soc_pkg">
      <var loc="n,22,15,22,24" name="SOC_ADDRW" dtype_id="2" vartype="logic" origName="SOC_ADDRW" localparam="true">
        <const loc="n,22,27,22,29" name="32&apos;sh20" dtype_id="2"/>
      </var>
      <var loc="n,23,15,23,24" name="SOC_DATAW" dtype_id="2" vartype="logic" origName="SOC_DATAW" localparam="true">
        <const loc="n,23,27,23,29" name="32&apos;sh20" dtype_id="2"/>
      </var>
      <var loc="n,29,15,29,24" name="PERIOD_PS" dtype_id="2" vartype="logic" origName="PERIOD_PS" localparam="true">
        <const loc="n,29,27,29,33" name="32&apos;sh4856" dtype_id="2"/>
      </var>
      <var loc="n,32,15,32,27" name="NUM_1US_CLKS" dtype_id="2" vartype="logic" origName="NUM_1US_CLKS" localparam="true">
        <const loc="n,32,55,32,56" name="32&apos;h35" dtype_id="2"/>
      </var>
      <var loc="n,33,15,33,28" name="CNT_1US_WIDTH" dtype_id="2" vartype="logic" origName="CNT_1US_WIDTH" localparam="true">
        <const loc="n,33,31,33,37" name="32&apos;h6" dtype_id="41"/>
      </var>
      <typedef loc="n,35,38,35,47" name="cnt_1us_t" dtype_id="21"/>
      <var loc="n,56,15,56,24" name="SOC_BYTES" dtype_id="2" vartype="logic" origName="SOC_BYTES" localparam="true">
        <const loc="n,56,37,56,38" name="32&apos;h4" dtype_id="2"/>
      </var>
      <var loc="n,57,15,57,24" name="SOC_ADDRL" dtype_id="2" vartype="logic" origName="SOC_ADDRL" localparam="true">
        <const loc="n,57,27,57,33" name="32&apos;h2" dtype_id="41"/>
      </var>
      <typedef loc="n,59,42,59,52" name="soc_addr_t" dtype_id="20"/>
      <typedef loc="n,60,42,60,50" name="soc_we_t" dtype_id="10"/>
      <typedef loc="n,61,42,61,52" name="soc_data_t" dtype_id="11"/>
      <typedef loc="n,63,46,63,59" name="soc_boolean_t" dtype_id="3"/>
      <typedef loc="n,68,6,68,12" name="diff_t" dtype_id="115"/>
    </package>
    <package loc="z,23,9,23,16" name="csr_pkg" origName="csr_pkg">
      <var loc="z,41,15,41,27" name="ADDR_UART_TX" dtype_id="11" vartype="logic" origName="ADDR_UART_TX" localparam="true">
        <const loc="z,41,30,41,33" name="32&apos;h0" dtype_id="11"/>
      </var>
      <typedef loc="z,48,6,48,15" name="uart_tx_t" dtype_id="116"/>
      <var loc="z,68,15,68,27" name="ADDR_UART_RX" dtype_id="11" vartype="logic" origName="ADDR_UART_RX" localparam="true">
        <const loc="z,68,30,68,33" name="32&apos;h1" dtype_id="11"/>
      </var>
      <typedef loc="z,76,6,76,15" name="uart_rx_t" dtype_id="70"/>
      <var loc="z,98,15,98,27" name="ADDR_ADC1_TX" dtype_id="11" vartype="logic" origName="ADDR_ADC1_TX" localparam="true">
        <const loc="z,98,30,98,33" name="32&apos;h2" dtype_id="11"/>
      </var>
      <typedef loc="z,106,6,106,14" name="adc_tx_t" dtype_id="117"/>
      <var loc="z,156,15,156,27" name="ADDR_ADC1_RX" dtype_id="11" vartype="logic" origName="ADDR_ADC1_RX" localparam="true">
        <const loc="z,156,30,156,33" name="32&apos;h3" dtype_id="11"/>
      </var>
      <typedef loc="z,162,6,162,14" name="adc_rx_t" dtype_id="97"/>
      <var loc="z,166,15,166,27" name="ADDR_ADC2_TX" dtype_id="11" vartype="logic" origName="ADDR_ADC2_TX" localparam="true">
        <const loc="z,166,30,166,33" name="32&apos;h4" dtype_id="11"/>
      </var>
      <var loc="z,167,15,167,27" name="ADDR_ADC2_RX" dtype_id="11" vartype="logic" origName="ADDR_ADC2_RX" localparam="true">
        <const loc="z,167,30,167,33" name="32&apos;h5" dtype_id="11"/>
      </var>
      <var loc="z,171,15,171,23" name="ADDR_GPO" dtype_id="11" vartype="logic" origName="ADDR_GPO" localparam="true">
        <const loc="z,171,26,171,29" name="32&apos;h6" dtype_id="11"/>
      </var>
      <typedef loc="z,177,6,177,11" name="gpo_t" dtype_id="98"/>
      <var loc="z,179,21,179,29" name="INIT_GPO" dtype_id="98" vartype="gpo_t" origName="INIT_GPO" localparam="true">
        <const loc="z,179,32,179,34" name="6&apos;h0" dtype_id="21"/>
      </var>
      <var loc="z,183,15,183,23" name="ADDR_GPI" dtype_id="11" vartype="logic" origName="ADDR_GPI" localparam="true">
        <const loc="z,183,26,183,29" name="32&apos;h7" dtype_id="11"/>
      </var>
      <typedef loc="z,189,6,189,11" name="gpi_t" dtype_id="99"/>
      <var loc="z,198,15,198,24" name="ADDR_DAC1" dtype_id="11" vartype="logic" origName="ADDR_DAC1" localparam="true">
        <const loc="z,198,27,198,30" name="32&apos;h8" dtype_id="11"/>
      </var>
      <var loc="z,199,15,199,24" name="ADDR_DAC2" dtype_id="11" vartype="logic" origName="ADDR_DAC2" localparam="true">
        <const loc="z,199,27,199,30" name="32&apos;h9" dtype_id="11"/>
      </var>
      <typedef loc="z,208,6,208,11" name="dac_t" dtype_id="118"/>
      <var loc="z,210,21,210,29" name="INIT_DAC" dtype_id="118" vartype="dac_t" origName="INIT_DAC" localparam="true">
        <const loc="z,210,32,210,34" name="26&apos;h0" dtype_id="119"/>
      </var>
      <var loc="z,215,15,215,27" name="CSR_ADDR_MAX" dtype_id="11" vartype="logic" origName="CSR_ADDR_MAX" localparam="true">
        <const loc="z,215,30,215,39" name="32&apos;h9" dtype_id="11"/>
      </var>
      <var loc="z,217,15,217,27" name="CSR_ADDR_MSB" dtype_id="2" vartype="logic" origName="CSR_ADDR_MSB" localparam="true">
        <const loc="z,217,55,217,56" name="32&apos;h5" dtype_id="2"/>
      </var>
      <typedef loc="z,236,6,236,11" name="sel_t" dtype_id="77"/>
    </package>
    <iface loc="bd,19,11,19,19" name="sdram_if" origName="sdram_if">
      <var loc="bd,22,17,22,28" name="O_sdram_clk" dtype_id="3" vartype="logic" origName="O_sdram_clk"/>
      <var loc="bd,23,17,23,28" name="O_sdram_cke" dtype_id="3" vartype="logic" origName="O_sdram_cke"/>
      <var loc="bd,24,17,24,29" name="O_sdram_cs_n" dtype_id="3" vartype="logic" origName="O_sdram_cs_n"/>
      <var loc="bd,26,17,26,30" name="O_sdram_ras_n" dtype_id="3" vartype="logic" origName="O_sdram_ras_n"/>
      <var loc="bd,27,17,27,30" name="O_sdram_cas_n" dtype_id="3" vartype="logic" origName="O_sdram_cas_n"/>
      <var loc="bd,28,17,28,30" name="O_sdram_wen_n" dtype_id="3" vartype="logic" origName="O_sdram_wen_n"/>
      <var loc="bd,30,17,30,27" name="O_sdram_ba" dtype_id="6" vartype="sdram_ba_t" origName="O_sdram_ba"/>
      <var loc="bd,31,17,31,29" name="O_sdram_addr" dtype_id="9" vartype="sdram_row_t" origName="O_sdram_addr"/>
      <var loc="bd,32,17,32,28" name="O_sdram_dqm" dtype_id="10" vartype="sdram_dqm_t" origName="O_sdram_dqm"/>
      <modport loc="bd,41,12,41,15" name="MST">
        <modportvarref loc="bd,42,13,42,24" name="O_sdram_clk" direction="out"/>
        <modportvarref loc="bd,43,13,43,24" name="O_sdram_cke" direction="out"/>
        <modportvarref loc="bd,44,13,44,25" name="O_sdram_cs_n" direction="out"/>
        <modportvarref loc="bd,46,13,46,26" name="O_sdram_ras_n" direction="out"/>
        <modportvarref loc="bd,47,13,47,26" name="O_sdram_cas_n" direction="out"/>
        <modportvarref loc="bd,48,13,48,26" name="O_sdram_wen_n" direction="out"/>
        <modportvarref loc="bd,50,13,50,23" name="O_sdram_ba" direction="out"/>
        <modportvarref loc="bd,51,13,51,25" name="O_sdram_addr" direction="out"/>
        <modportvarref loc="bd,52,13,52,24" name="O_sdram_dqm" direction="out"/>
      </modport>
      <modport loc="bd,60,12,60,15" name="SLV">
        <modportvarref loc="bd,61,13,61,24" name="O_sdram_clk" direction="in"/>
        <modportvarref loc="bd,62,13,62,24" name="O_sdram_cke" direction="in"/>
        <modportvarref loc="bd,63,13,63,25" name="O_sdram_cs_n" direction="in"/>
        <modportvarref loc="bd,65,13,65,26" name="O_sdram_ras_n" direction="in"/>
        <modportvarref loc="bd,66,13,66,26" name="O_sdram_cas_n" direction="in"/>
        <modportvarref loc="bd,67,13,67,26" name="O_sdram_wen_n" direction="in"/>
        <modportvarref loc="bd,69,13,69,23" name="O_sdram_ba" direction="in"/>
        <modportvarref loc="bd,70,13,70,25" name="O_sdram_addr" direction="in"/>
        <modportvarref loc="bd,71,13,71,24" name="O_sdram_dqm" direction="in"/>
      </modport>
    </iface>
    <module loc="bj,17,8,17,15" name="sin_gen" origName="sin_gen">
      <var loc="bj,18,24,18,30" name="arst_n" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="arst_n"/>
      <var loc="bj,19,24,19,30" name="clk_54" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="clk_54"/>
      <var loc="bj,20,24,20,33" name="strobe_27" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="strobe_27"/>
      <var loc="bj,21,24,21,28" name="tune" dtype_id="51" dir="input" pinIndex="4" vartype="logic" origName="tune"/>
      <var loc="bj,22,24,22,30" name="enable" dtype_id="3" dir="input" pinIndex="5" vartype="logic" origName="enable"/>
      <var loc="bj,24,24,24,32" name="sin_data" dtype_id="12" dir="output" pinIndex="6" vartype="logic" origName="sin_data"/>
      <var loc="bj,33,16,33,24" name="sin_addr" dtype_id="12" vartype="logic" origName="sin_addr"/>
      <var loc="bj,35,16,35,23" name="sin_sum" dtype_id="12" vartype="logic" origName="sin_sum"/>
      <var loc="bj,35,25,35,37" name="sin_sum_next" dtype_id="12" vartype="logic" origName="sin_sum_next"/>
      <var loc="bj,36,16,36,29" name="sin_sum_oflow" dtype_id="3" vartype="logic" origName="sin_sum_oflow"/>
      <var loc="bj,38,16,38,30" name="sin_index_step" dtype_id="59" vartype="logic" origName="sin_index_step"/>
      <var loc="bj,39,16,39,30" name="sin_index_rest" dtype_id="12" vartype="logic" origName="sin_index_rest"/>
      <always loc="bj,41,4,41,15">
        <begin loc="bj,41,16,41,21">
          <assign loc="bj,42,22,42,23" dtype_id="59">
            <sel loc="bj,42,28,42,29" dtype_id="59">
              <varref loc="bj,42,24,42,28" name="tune" dtype_id="51"/>
              <const loc="bj,42,32,42,34" name="4&apos;ha" dtype_id="45"/>
              <const loc="bj,42,29,42,31" name="32&apos;h5" dtype_id="11"/>
            </sel>
            <varref loc="bj,42,7,42,21" name="sin_index_step" dtype_id="59"/>
          </assign>
          <assign loc="bj,46,22,46,23" dtype_id="12">
            <sel loc="bj,46,28,46,29" dtype_id="12">
              <varref loc="bj,46,24,46,28" name="tune" dtype_id="51"/>
              <const loc="bj,46,31,46,32" name="4&apos;h0" dtype_id="45"/>
              <const loc="bj,46,29,46,30" name="32&apos;ha" dtype_id="11"/>
            </sel>
            <varref loc="bj,46,7,46,21" name="sin_index_rest" dtype_id="12"/>
          </assign>
          <assign loc="bj,49,36,49,37" dtype_id="3">
            <sel loc="bj,49,20,49,21" dtype_id="3">
              <add loc="bj,49,46,49,47" dtype_id="9">
                <extend loc="bj,49,38,49,45" dtype_id="9" width="11" widthminv="10">
                  <varref loc="bj,49,38,49,45" name="sin_sum" dtype_id="12"/>
                </extend>
                <extend loc="bj,49,48,49,62" dtype_id="9" width="11" widthminv="10">
                  <varref loc="bj,49,48,49,62" name="sin_index_rest" dtype_id="12"/>
                </extend>
              </add>
              <const loc="bj,49,20,49,21" name="32&apos;ha" dtype_id="11"/>
              <const loc="bj,49,20,49,21" name="32&apos;h1" dtype_id="11"/>
            </sel>
            <varref loc="bj,49,7,49,20" name="sin_sum_oflow" dtype_id="3"/>
          </assign>
          <assign loc="bj,49,36,49,37" dtype_id="12">
            <add loc="bj,49,46,49,47" dtype_id="12">
              <varref loc="bj,49,38,49,45" name="sin_sum" dtype_id="12"/>
              <varref loc="bj,49,48,49,62" name="sin_index_rest" dtype_id="12"/>
            </add>
            <varref loc="bj,49,22,49,34" name="sin_sum_next" dtype_id="12"/>
          </assign>
        </begin>
      </always>
      <always loc="bj,52,4,52,13">
        <sentree loc="bj,52,14,52,15">
          <senitem loc="bj,52,34,52,41" edgeType="NEG">
            <varref loc="bj,52,42,52,48" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="bj,52,16,52,23" edgeType="POS">
            <varref loc="bj,52,24,52,30" name="clk_54" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bj,52,50,52,55">
          <if loc="bj,53,7,53,9">
            <varref loc="bj,53,11,53,17" name="arst_n" dtype_id="3"/>
            <begin>
              <if loc="bj,57,12,57,14">
                <varref loc="bj,57,16,57,22" name="enable" dtype_id="3"/>
                <begin>
                  <if loc="bj,61,12,61,14">
                    <varref loc="bj,61,16,61,25" name="strobe_27" dtype_id="3"/>
                    <begin>
                      <begin loc="bj,61,35,61,40">
                        <assigndly loc="bj,62,19,62,21" dtype_id="12">
                          <add loc="bj,65,22,65,23" dtype_id="12">
                            <add loc="bj,64,22,64,23" dtype_id="12">
                              <varref loc="bj,63,24,63,32" name="sin_addr" dtype_id="12"/>
                              <extend loc="bj,64,28,64,42" dtype_id="12" width="10" widthminv="5">
                                <varref loc="bj,64,28,64,42" name="sin_index_step" dtype_id="59"/>
                              </extend>
                            </add>
                            <extend loc="bj,65,28,65,41" dtype_id="12" width="10" widthminv="1">
                              <varref loc="bj,65,28,65,41" name="sin_sum_oflow" dtype_id="3"/>
                            </extend>
                          </add>
                          <varref loc="bj,62,10,62,18" name="sin_addr" dtype_id="12"/>
                        </assigndly>
                        <assigndly loc="bj,68,19,68,21" dtype_id="12">
                          <varref loc="bj,68,22,68,34" name="sin_sum_next" dtype_id="12"/>
                          <varref loc="bj,68,10,68,17" name="sin_sum" dtype_id="12"/>
                        </assigndly>
                      </begin>
                    </begin>
                  </if>
                </begin>
                <begin>
                  <begin loc="bj,57,32,57,37">
                    <assigndly loc="bj,58,19,58,21" dtype_id="12">
                      <const loc="bj,58,22,58,24" name="10&apos;h0" dtype_id="12"/>
                      <varref loc="bj,58,10,58,18" name="sin_addr" dtype_id="12"/>
                    </assigndly>
                    <assigndly loc="bj,59,19,59,21" dtype_id="12">
                      <const loc="bj,59,22,59,24" name="10&apos;h0" dtype_id="12"/>
                      <varref loc="bj,59,10,59,17" name="sin_sum" dtype_id="12"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="bj,53,27,53,32">
                <assigndly loc="bj,54,19,54,21" dtype_id="12">
                  <const loc="bj,54,22,54,24" name="10&apos;h0" dtype_id="12"/>
                  <varref loc="bj,54,10,54,18" name="sin_addr" dtype_id="12"/>
                </assigndly>
                <assigndly loc="bj,55,19,55,21" dtype_id="12">
                  <const loc="bj,55,22,55,24" name="10&apos;h0" dtype_id="12"/>
                  <varref loc="bj,55,10,55,17" name="sin_sum" dtype_id="12"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <func loc="bj,77,25,77,34" name="quad_addr" dtype_id="27">
        <var loc="bj,77,25,77,34" name="quad_addr" dtype_id="27" dir="output" vartype="logic" origName="quad_addr"/>
        <var loc="bj,78,25,78,34" name="full_addr" dtype_id="12" dir="input" vartype="logic" origName="full_addr"/>
        <case loc="bj,80,14,80,18">
          <sel loc="bj,80,29,80,30" dtype_id="6">
            <varref loc="bj,80,20,80,29" name="full_addr" dtype_id="12"/>
            <const loc="bj,80,32,80,33" name="4&apos;h8" dtype_id="45"/>
            <const loc="bj,80,30,80,31" name="32&apos;h2" dtype_id="11"/>
          </sel>
          <caseitem loc="bj,81,20,81,21">
            <const loc="bj,81,10,81,14" name="2&apos;h0" dtype_id="6"/>
            <const loc="bj,81,16,81,20" name="2&apos;h2" dtype_id="6"/>
            <assign loc="bj,81,32,81,33" dtype_id="27">
              <sel loc="bj,81,44,81,45" dtype_id="27">
                <varref loc="bj,81,35,81,44" name="full_addr" dtype_id="12"/>
                <const loc="bj,81,47,81,48" name="4&apos;h0" dtype_id="45"/>
                <const loc="bj,81,45,81,46" name="32&apos;h8" dtype_id="11"/>
              </sel>
              <varref loc="bj,81,22,81,31" name="quad_addr" dtype_id="27"/>
            </assign>
          </caseitem>
          <caseitem loc="bj,82,10,82,17">
            <assign loc="bj,82,32,82,33" dtype_id="27">
              <not loc="bj,82,34,82,35" dtype_id="27">
                <sel loc="bj,82,44,82,45" dtype_id="27">
                  <varref loc="bj,82,35,82,44" name="full_addr" dtype_id="12"/>
                  <const loc="bj,82,47,82,48" name="4&apos;h0" dtype_id="45"/>
                  <const loc="bj,82,45,82,46" name="32&apos;h8" dtype_id="11"/>
                </sel>
              </not>
              <varref loc="bj,82,22,82,31" name="quad_addr" dtype_id="27"/>
            </assign>
          </caseitem>
        </case>
      </func>
      <var loc="bj,90,16,90,28" name="sin_lut_data" dtype_id="52" vartype="logic" origName="sin_lut_data"/>
      <var loc="bj,92,16,92,28" name="sin_lut_addr" dtype_id="27" vartype="logic" origName="sin_lut_addr"/>
      <contassign loc="bj,93,29,93,30" dtype_id="27">
        <funcref loc="bj,93,31,93,40" name="quad_addr" dtype_id="27">
          <arg loc="bj,93,41,93,49">
            <varref loc="bj,93,41,93,49" name="sin_addr" dtype_id="12"/>
          </arg>
        </funcref>
        <varref loc="bj,93,16,93,28" name="sin_lut_addr" dtype_id="27"/>
      </contassign>
      <instance loc="bj,95,12,95,21" name="u_sin_lut" defName="sin_lut" origName="u_sin_lut">
        <port loc="bj,96,8,96,15" name="address" direction="in" portIndex="1">
          <varref loc="bj,96,17,96,29" name="sin_lut_addr" dtype_id="27"/>
        </port>
        <port loc="bj,97,8,97,13" name="value" direction="out" portIndex="2">
          <varref loc="bj,97,17,97,29" name="sin_lut_data" dtype_id="52"/>
        </port>
      </instance>
      <contassign loc="bj,109,20,109,21" dtype_id="12">
        <cond loc="bj,110,20,110,21" dtype_id="12">
          <sel loc="bj,109,30,109,31" dtype_id="3">
            <varref loc="bj,33,16,33,24" name="sin_addr" dtype_id="12"/>
            <const loc="bj,109,30,109,31" name="32&apos;h9" dtype_id="11"/>
            <const loc="bj,109,30,109,31" name="32&apos;h1" dtype_id="11"/>
          </sel>
          <concat loc="bj,110,27,110,28" dtype_id="12">
            <const loc="bj,110,23,110,27" name="1&apos;h1" dtype_id="3"/>
            <not loc="bj,110,29,110,30" dtype_id="52">
              <varref loc="bj,90,16,90,28" name="sin_lut_data" dtype_id="52"/>
            </not>
          </concat>
          <extend loc="bj,111,27,111,28" dtype_id="12" width="10" widthminv="9">
            <varref loc="bj,90,16,90,28" name="sin_lut_data" dtype_id="52"/>
          </extend>
        </cond>
        <varref loc="bj,109,20,109,21" name="sin_data" dtype_id="12"/>
      </contassign>
    </module>
    <module loc="bl,16,8,16,16" name="hann_gen" origName="hann_gen">
      <var loc="bl,17,15,17,27" name="SCALE_FACTOR" dtype_id="12" vartype="logic" origName="SCALE_FACTOR" param="true">
        <const loc="bl,17,30,17,38" name="10&apos;h3ff" dtype_id="12"/>
      </var>
      <var loc="bl,19,24,19,30" name="arst_n" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="arst_n"/>
      <var loc="bl,20,24,20,30" name="clk_54" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="clk_54"/>
      <var loc="bl,21,24,21,33" name="strobe_27" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="strobe_27"/>
      <var loc="bl,22,24,22,29" name="start" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="start"/>
      <var loc="bl,23,24,23,33" name="hann_step" dtype_id="12" dir="input" pinIndex="5" vartype="logic" origName="hann_step"/>
      <var loc="bl,27,24,27,33" name="hann_data" dtype_id="12" dir="output" pinIndex="6" vartype="logic" origName="hann_data"/>
      <var loc="bl,28,24,28,30" name="active" dtype_id="3" dir="output" pinIndex="7" vartype="logic" origName="active"/>
      <var loc="bl,35,16,35,25" name="hann_addr" dtype_id="72" vartype="logic" origName="hann_addr"/>
      <var loc="bl,35,27,35,41" name="hann_addr_step" dtype_id="72" vartype="logic" origName="hann_addr_step"/>
      <var loc="bl,35,43,35,57" name="hann_addr_next" dtype_id="72" vartype="logic" origName="hann_addr_next"/>
      <var loc="bl,36,16,36,31" name="hann_addr_oflow" dtype_id="3" vartype="logic" origName="hann_addr_oflow"/>
      <var loc="bl,38,16,38,24" name="hann_sum" dtype_id="12" vartype="logic" origName="hann_sum"/>
      <var loc="bl,38,27,38,40" name="hann_sum_next" dtype_id="12" vartype="logic" origName="hann_sum_next"/>
      <var loc="bl,39,16,39,30" name="hann_sum_oflow" dtype_id="3" vartype="logic" origName="hann_sum_oflow"/>
      <always loc="bl,41,4,41,15">
        <begin loc="bl,41,16,41,21">
          <assign loc="bl,42,22,42,23" dtype_id="72">
            <sel loc="bl,42,37,42,38" dtype_id="72">
              <div loc="bl,42,37,42,38" dtype_id="12">
                <varref loc="bl,42,27,42,36" name="hann_step" dtype_id="12"/>
                <const loc="bl,42,39,42,51" name="10&apos;h3ff" dtype_id="12"/>
              </div>
              <const loc="bl,42,37,42,38" name="32&apos;h0" dtype_id="11"/>
              <const loc="bl,42,37,42,38" name="32&apos;h7" dtype_id="11"/>
            </sel>
            <varref loc="bl,42,7,42,21" name="hann_addr_step" dtype_id="72"/>
          </assign>
          <assign loc="bl,45,40,45,41" dtype_id="3">
            <sel loc="bl,45,21,45,22" dtype_id="3">
              <add loc="bl,45,52,45,53" dtype_id="9">
                <extend loc="bl,45,42,45,50" dtype_id="9" width="11" widthminv="10">
                  <varref loc="bl,45,42,45,50" name="hann_sum" dtype_id="12"/>
                </extend>
                <extend loc="bl,45,54,45,63" dtype_id="9" width="11" widthminv="10">
                  <varref loc="bl,45,54,45,63" name="hann_step" dtype_id="12"/>
                </extend>
              </add>
              <const loc="bl,45,21,45,22" name="32&apos;ha" dtype_id="11"/>
              <const loc="bl,45,21,45,22" name="32&apos;h1" dtype_id="11"/>
            </sel>
            <varref loc="bl,45,7,45,21" name="hann_sum_oflow" dtype_id="3"/>
          </assign>
          <assign loc="bl,45,40,45,41" dtype_id="12">
            <add loc="bl,45,52,45,53" dtype_id="12">
              <varref loc="bl,45,42,45,50" name="hann_sum" dtype_id="12"/>
              <varref loc="bl,45,54,45,63" name="hann_step" dtype_id="12"/>
            </add>
            <varref loc="bl,45,24,45,37" name="hann_sum_next" dtype_id="12"/>
          </assign>
          <assign loc="bl,47,40,47,41" dtype_id="3">
            <sel loc="bl,47,22,47,23" dtype_id="3">
              <add loc="bl,48,40,48,41" dtype_id="27">
                <add loc="bl,47,52,47,53" dtype_id="27">
                  <extend loc="bl,47,42,47,51" dtype_id="27" width="8" widthminv="7">
                    <varref loc="bl,47,42,47,51" name="hann_addr" dtype_id="72"/>
                  </extend>
                  <extend loc="bl,47,54,47,68" dtype_id="27" width="8" widthminv="7">
                    <varref loc="bl,47,54,47,68" name="hann_addr_step" dtype_id="72"/>
                  </extend>
                </add>
                <extend loc="bl,48,45,48,59" dtype_id="27" width="8" widthminv="1">
                  <varref loc="bl,48,45,48,59" name="hann_sum_oflow" dtype_id="3"/>
                </extend>
              </add>
              <const loc="bl,47,22,47,23" name="32&apos;h7" dtype_id="11"/>
              <const loc="bl,47,22,47,23" name="32&apos;h1" dtype_id="11"/>
            </sel>
            <varref loc="bl,47,7,47,22" name="hann_addr_oflow" dtype_id="3"/>
          </assign>
          <assign loc="bl,47,40,47,41" dtype_id="72">
            <add loc="bl,48,40,48,41" dtype_id="72">
              <add loc="bl,47,52,47,53" dtype_id="72">
                <varref loc="bl,47,42,47,51" name="hann_addr" dtype_id="72"/>
                <varref loc="bl,47,54,47,68" name="hann_addr_step" dtype_id="72"/>
              </add>
              <sel loc="bl,47,22,47,23" dtype_id="72">
                <extend loc="bl,48,45,48,59" dtype_id="27" width="8" widthminv="1">
                  <varref loc="bl,48,45,48,59" name="hann_sum_oflow" dtype_id="3"/>
                </extend>
                <const loc="bl,47,22,47,23" name="32&apos;h0" dtype_id="11"/>
                <const loc="bl,47,22,47,23" name="32&apos;h7" dtype_id="11"/>
              </sel>
            </add>
            <varref loc="bl,47,24,47,38" name="hann_addr_next" dtype_id="72"/>
          </assign>
        </begin>
      </always>
      <always loc="bl,51,4,51,13">
        <sentree loc="bl,51,14,51,15">
          <senitem loc="bl,51,34,51,41" edgeType="NEG">
            <varref loc="bl,51,42,51,48" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="bl,51,16,51,23" edgeType="POS">
            <varref loc="bl,51,24,51,30" name="clk_54" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bl,51,50,51,55">
          <if loc="bl,52,7,52,9">
            <varref loc="bl,52,11,52,17" name="arst_n" dtype_id="3"/>
            <begin>
              <case loc="bl,58,19,58,23">
                <varref loc="bl,58,25,58,31" name="active" dtype_id="3"/>
                <caseitem loc="bl,59,14,59,15">
                  <const loc="bl,59,10,59,14" name="1&apos;h0" dtype_id="3"/>
                  <if loc="bl,59,16,59,18">
                    <varref loc="bl,59,20,59,25" name="start" dtype_id="3"/>
                    <begin>
                      <begin loc="bl,59,35,59,40">
                        <assigndly loc="bl,60,23,60,25" dtype_id="72">
                          <const loc="bl,60,26,60,28" name="7&apos;h0" dtype_id="72"/>
                          <varref loc="bl,60,13,60,22" name="hann_addr" dtype_id="72"/>
                        </assigndly>
                        <assigndly loc="bl,61,23,61,25" dtype_id="12">
                          <const loc="bl,61,26,61,28" name="10&apos;h0" dtype_id="12"/>
                          <varref loc="bl,61,13,61,21" name="hann_sum" dtype_id="12"/>
                        </assigndly>
                        <assigndly loc="bl,63,23,63,25" dtype_id="3">
                          <const loc="bl,63,26,63,30" name="1&apos;h1" dtype_id="3"/>
                          <varref loc="bl,63,13,63,19" name="active" dtype_id="3"/>
                        </assigndly>
                      </begin>
                    </begin>
                  </if>
                </caseitem>
                <caseitem loc="bl,66,14,66,15">
                  <const loc="bl,66,10,66,14" name="1&apos;h1" dtype_id="3"/>
                  <if loc="bl,66,16,66,18">
                    <varref loc="bl,66,20,66,29" name="strobe_27" dtype_id="3"/>
                    <begin>
                      <begin loc="bl,66,39,66,44">
                        <if loc="bl,67,13,67,15">
                          <varref loc="bl,67,17,67,32" name="hann_addr_oflow" dtype_id="3"/>
                          <begin>
                            <begin loc="bl,67,42,67,47">
                              <assigndly loc="bl,68,23,68,25" dtype_id="3">
                                <const loc="bl,68,26,68,30" name="1&apos;h0" dtype_id="3"/>
                                <varref loc="bl,68,16,68,22" name="active" dtype_id="3"/>
                              </assigndly>
                            </begin>
                          </begin>
                        </if>
                        <assigndly loc="bl,71,23,71,25" dtype_id="72">
                          <varref loc="bl,71,26,71,40" name="hann_addr_next" dtype_id="72"/>
                          <varref loc="bl,71,13,71,22" name="hann_addr" dtype_id="72"/>
                        </assigndly>
                        <assigndly loc="bl,72,23,72,25" dtype_id="12">
                          <varref loc="bl,72,26,72,39" name="hann_sum_next" dtype_id="12"/>
                          <varref loc="bl,72,13,72,21" name="hann_sum" dtype_id="12"/>
                        </assigndly>
                      </begin>
                    </begin>
                  </if>
                </caseitem>
              </case>
            </begin>
            <begin>
              <begin loc="bl,52,27,52,32">
                <assigndly loc="bl,53,23,53,25" dtype_id="72">
                  <const loc="bl,53,26,53,28" name="7&apos;h0" dtype_id="72"/>
                  <varref loc="bl,53,10,53,19" name="hann_addr" dtype_id="72"/>
                </assigndly>
                <assigndly loc="bl,54,23,54,25" dtype_id="12">
                  <const loc="bl,54,26,54,28" name="10&apos;h0" dtype_id="12"/>
                  <varref loc="bl,54,10,54,18" name="hann_sum" dtype_id="12"/>
                </assigndly>
                <assigndly loc="bl,56,23,56,25" dtype_id="3">
                  <const loc="bl,56,26,56,30" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bl,56,10,56,16" name="active" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <func loc="bl,81,25,81,34" name="half_addr" dtype_id="21">
        <var loc="bl,81,25,81,34" name="half_addr" dtype_id="21" dir="output" vartype="logic" origName="half_addr"/>
        <var loc="bl,82,25,82,34" name="full_addr" dtype_id="72" dir="input" vartype="logic" origName="full_addr"/>
        <if loc="bl,84,7,84,9">
          <sel loc="bl,84,20,84,21" dtype_id="3">
            <varref loc="bl,84,11,84,20" name="full_addr" dtype_id="72"/>
            <const loc="bl,84,21,84,22" name="3&apos;h6" dtype_id="22"/>
            <const loc="bl,84,20,84,21" name="32&apos;h1" dtype_id="11"/>
          </sel>
          <begin>
            <begin loc="bl,87,12,87,17">
              <assign loc="bl,88,20,88,21" dtype_id="21">
                <not loc="bl,88,22,88,23" dtype_id="21">
                  <sel loc="bl,88,32,88,33" dtype_id="21">
                    <varref loc="bl,88,23,88,32" name="full_addr" dtype_id="72"/>
                    <const loc="bl,88,35,88,36" name="3&apos;h0" dtype_id="22"/>
                    <const loc="bl,88,33,88,34" name="32&apos;h6" dtype_id="11"/>
                  </sel>
                </not>
                <varref loc="bl,88,10,88,19" name="half_addr" dtype_id="21"/>
              </assign>
            </begin>
          </begin>
          <begin>
            <begin loc="bl,84,33,84,38">
              <assign loc="bl,85,20,85,21" dtype_id="21">
                <sel loc="bl,85,32,85,33" dtype_id="21">
                  <varref loc="bl,85,23,85,32" name="full_addr" dtype_id="72"/>
                  <const loc="bl,85,35,85,36" name="3&apos;h0" dtype_id="22"/>
                  <const loc="bl,85,33,85,34" name="32&apos;h6" dtype_id="11"/>
                </sel>
                <varref loc="bl,85,10,85,19" name="half_addr" dtype_id="21"/>
              </assign>
            </begin>
          </begin>
        </if>
      </func>
      <var loc="bl,96,16,96,29" name="hann_lut_addr" dtype_id="21" vartype="logic" origName="hann_lut_addr"/>
      <contassign loc="bl,97,30,97,31" dtype_id="21">
        <funcref loc="bl,97,32,97,41" name="half_addr" dtype_id="21">
          <arg loc="bl,97,42,97,51">
            <varref loc="bl,97,42,97,51" name="hann_addr" dtype_id="72"/>
          </arg>
        </funcref>
        <varref loc="bl,97,16,97,29" name="hann_lut_addr" dtype_id="21"/>
      </contassign>
      <instance loc="bl,99,13,99,23" name="u_hann_lut" defName="hann_lut" origName="u_hann_lut">
        <port loc="bl,100,8,100,15" name="address" direction="in" portIndex="1">
          <varref loc="bl,100,17,100,30" name="hann_lut_addr" dtype_id="21"/>
        </port>
        <port loc="bl,101,8,101,13" name="value" direction="out" portIndex="2">
          <varref loc="bl,101,17,101,26" name="hann_data" dtype_id="12"/>
        </port>
      </instance>
    </module>
    <module loc="bm,16,8,16,13" name="mixer" origName="mixer">
      <var loc="bm,17,23,17,31" name="sin_data" dtype_id="12" dir="input" pinIndex="1" vartype="logic" origName="sin_data"/>
      <var loc="bm,18,23,18,32" name="hann_data" dtype_id="12" dir="input" pinIndex="2" vartype="logic" origName="hann_data"/>
      <var loc="bm,20,23,20,32" name="mixd_data" dtype_id="12" dir="output" pinIndex="3" vartype="logic" origName="mixd_data"/>
      <var loc="bm,58,17,58,29" name="sin_unsigned" dtype_id="52" vartype="logic" origName="sin_unsigned"/>
      <var loc="bm,59,17,59,24" name="product" dtype_id="120" vartype="" origName="product"/>
      <always loc="bm,61,4,61,15">
        <begin loc="bm,61,16,61,21">
          <assign loc="bm,65,20,65,21" dtype_id="52">
            <cond loc="bm,66,20,66,21" dtype_id="52">
              <sel loc="bm,65,30,65,31" dtype_id="3">
                <varref loc="bm,65,22,65,30" name="sin_data" dtype_id="12"/>
                <const loc="bm,65,31,65,32" name="4&apos;h9" dtype_id="45"/>
                <const loc="bm,65,30,65,31" name="32&apos;h1" dtype_id="11"/>
              </sel>
              <not loc="bm,66,22,66,23" dtype_id="52">
                <sel loc="bm,66,31,66,32" dtype_id="52">
                  <varref loc="bm,66,23,66,31" name="sin_data" dtype_id="12"/>
                  <const loc="bm,66,34,66,35" name="4&apos;h0" dtype_id="45"/>
                  <const loc="bm,66,32,66,33" name="32&apos;h9" dtype_id="11"/>
                </sel>
              </not>
              <sel loc="bm,67,31,67,32" dtype_id="52">
                <varref loc="bm,67,23,67,31" name="sin_data" dtype_id="12"/>
                <const loc="bm,67,34,67,35" name="4&apos;h0" dtype_id="45"/>
                <const loc="bm,67,32,67,33" name="32&apos;h9" dtype_id="11"/>
              </sel>
            </cond>
            <varref loc="bm,65,7,65,19" name="sin_unsigned" dtype_id="52"/>
          </assign>
          <assign loc="bm,69,20,69,21" dtype_id="85">
            <mul loc="bm,69,35,69,36" dtype_id="85">
              <extend loc="bm,69,22,69,34" dtype_id="85" width="20" widthminv="9">
                <varref loc="bm,69,22,69,34" name="sin_unsigned" dtype_id="52"/>
              </extend>
              <extend loc="bm,69,37,69,46" dtype_id="85" width="20" widthminv="10">
                <varref loc="bm,69,37,69,46" name="hann_data" dtype_id="12"/>
              </extend>
            </mul>
            <arraysel loc="bm,69,14,69,15" dtype_id="85">
              <varref loc="bm,69,7,69,14" name="product" dtype_id="120"/>
              <const loc="bm,69,15,69,16" name="1&apos;h0" dtype_id="55"/>
            </arraysel>
          </assign>
          <assign loc="bm,71,20,71,21" dtype_id="85">
            <cond loc="bm,72,20,72,21" dtype_id="85">
              <sel loc="bm,71,30,71,31" dtype_id="3">
                <varref loc="bm,71,22,71,30" name="sin_data" dtype_id="12"/>
                <const loc="bm,71,31,71,32" name="4&apos;h9" dtype_id="45"/>
                <const loc="bm,71,30,71,31" name="32&apos;h1" dtype_id="11"/>
              </sel>
              <not loc="bm,72,22,72,23" dtype_id="85">
                <arraysel loc="bm,72,30,72,31" dtype_id="85">
                  <varref loc="bm,72,23,72,30" name="product" dtype_id="120"/>
                  <const loc="bm,72,31,72,32" name="1&apos;h0" dtype_id="55"/>
                </arraysel>
              </not>
              <arraysel loc="bm,73,30,73,31" dtype_id="85">
                <varref loc="bm,73,23,73,30" name="product" dtype_id="120"/>
                <const loc="bm,73,31,73,32" name="1&apos;h0" dtype_id="55"/>
              </arraysel>
            </cond>
            <arraysel loc="bm,71,14,71,15" dtype_id="85">
              <varref loc="bm,71,7,71,14" name="product" dtype_id="120"/>
              <const loc="bm,71,15,71,16" name="1&apos;h1" dtype_id="55"/>
            </arraysel>
          </assign>
          <assign loc="bm,84,17,84,18" dtype_id="12">
            <cond loc="bm,85,17,85,18" dtype_id="12">
              <sel loc="bm,84,29,84,30" dtype_id="3">
                <arraysel loc="bm,84,26,84,27" dtype_id="85">
                  <varref loc="bm,84,19,84,26" name="product" dtype_id="120"/>
                  <const loc="bm,84,27,84,28" name="1&apos;h1" dtype_id="55"/>
                </arraysel>
                <const loc="bm,84,30,84,32" name="5&apos;h13" dtype_id="42"/>
                <const loc="bm,84,29,84,30" name="32&apos;h1" dtype_id="11"/>
              </sel>
              <add loc="bm,85,37,85,38" dtype_id="12">
                <const loc="bm,85,39,85,46" name="10&apos;h200" dtype_id="12"/>
                <sel loc="bm,85,29,85,30" dtype_id="12">
                  <arraysel loc="bm,85,26,85,27" dtype_id="85">
                    <varref loc="bm,85,19,85,26" name="product" dtype_id="120"/>
                    <const loc="bm,85,27,85,28" name="1&apos;h1" dtype_id="55"/>
                  </arraysel>
                  <const loc="bm,85,33,85,35" name="5&apos;ha" dtype_id="42"/>
                  <const loc="bm,85,30,85,32" name="32&apos;ha" dtype_id="11"/>
                </sel>
              </add>
              <sub loc="bm,86,37,86,38" dtype_id="12">
                <sel loc="bm,86,29,86,30" dtype_id="12">
                  <arraysel loc="bm,86,26,86,27" dtype_id="85">
                    <varref loc="bm,86,19,86,26" name="product" dtype_id="120"/>
                    <const loc="bm,86,27,86,28" name="1&apos;h1" dtype_id="55"/>
                  </arraysel>
                  <const loc="bm,86,33,86,35" name="5&apos;ha" dtype_id="42"/>
                  <const loc="bm,86,30,86,32" name="32&apos;ha" dtype_id="11"/>
                </sel>
                <const loc="bm,86,39,86,46" name="10&apos;h200" dtype_id="12"/>
              </sub>
            </cond>
            <varref loc="bm,84,7,84,16" name="mixd_data" dtype_id="12"/>
          </assign>
        </begin>
      </always>
    </module>
    <module loc="bq,825,8,825,14" name="CLKDIV" origName="CLKDIV">
      <var loc="bq,829,8,829,14" name="CLKOUT" dtype_id="3" dir="output" pinIndex="1" vartype="logic" origName="CLKOUT"/>
      <var loc="bq,828,7,828,12" name="CALIB" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="CALIB"/>
      <var loc="bq,826,7,826,13" name="HCLKIN" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="HCLKIN"/>
      <var loc="bq,827,7,827,13" name="RESETN" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="RESETN"/>
      <var loc="bq,831,11,831,19" name="DIV_MODE" dtype_id="27" vartype="logic" origName="DIV_MODE" param="true">
        <const loc="bq,831,22,831,25" name="8&apos;h32" dtype_id="27"/>
      </var>
      <var loc="bq,832,11,832,16" name="GSREN" dtype_id="121" vartype="logic" origName="GSREN" param="true">
        <const loc="bq,832,19,832,26" name="40&apos;h66616c7365" dtype_id="121"/>
      </var>
      <var loc="bq,834,5,834,12" name="reset_0" dtype_id="3" vartype="logic" origName="reset_0"/>
      <var loc="bq,835,5,835,12" name="calib_0" dtype_id="3" vartype="logic" origName="calib_0"/>
      <var loc="bq,835,13,835,20" name="calib_1" dtype_id="3" vartype="logic" origName="calib_1"/>
      <var loc="bq,835,21,835,28" name="calib_2" dtype_id="3" vartype="logic" origName="calib_2"/>
      <var loc="bq,835,29,835,40" name="calib_state" dtype_id="3" vartype="logic" origName="calib_state"/>
      <var loc="bq,836,6,836,14" name="calib_en" dtype_id="3" vartype="logic" origName="calib_en"/>
      <var loc="bq,836,15,836,27" name="calib_resetn" dtype_id="3" vartype="logic" origName="calib_resetn"/>
      <var loc="bq,836,28,836,38" name="cnt_enable" dtype_id="3" vartype="logic" origName="cnt_enable"/>
      <var loc="bq,837,5,837,14" name="select245" dtype_id="3" vartype="logic" origName="select245"/>
      <var loc="bq,837,15,837,24" name="select3p5" dtype_id="3" vartype="logic" origName="select3p5"/>
      <var loc="bq,837,25,837,32" name="select5" dtype_id="3" vartype="logic" origName="select5"/>
      <var loc="bq,838,6,838,13" name="dsel_en" dtype_id="3" vartype="logic" origName="dsel_en"/>
      <var loc="bq,838,23,838,32" name="clk_div_0" dtype_id="3" vartype="logic" origName="clk_div_0"/>
      <var loc="bq,839,5,839,10" name="d_sel" dtype_id="3" vartype="logic" origName="d_sel"/>
      <var loc="bq,839,11,839,16" name="cnt_0" dtype_id="3" vartype="logic" origName="cnt_0"/>
      <var loc="bq,839,17,839,22" name="cnt_1" dtype_id="3" vartype="logic" origName="cnt_1"/>
      <var loc="bq,839,23,839,28" name="cnt_2" dtype_id="3" vartype="logic" origName="cnt_2"/>
      <var loc="bq,839,29,839,38" name="clk_div_1" dtype_id="3" vartype="logic" origName="clk_div_1"/>
      <var loc="bq,841,6,841,11" name="grstn" dtype_id="3" vartype="logic" origName="grstn">
        <const loc="bq,872,16,872,20" name="1&apos;h1" dtype_id="3"/>
      </var>
      <initial loc="bq,843,1,843,8">
        <begin loc="bq,843,9,843,14">
          <assign loc="bq,844,11,844,12" dtype_id="3">
            <const loc="bq,844,13,844,17" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bq,844,5,844,10" name="cnt_0" dtype_id="3"/>
          </assign>
          <assign loc="bq,845,11,845,12" dtype_id="3">
            <const loc="bq,845,13,845,17" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bq,845,5,845,10" name="cnt_1" dtype_id="3"/>
          </assign>
          <assign loc="bq,846,11,846,12" dtype_id="3">
            <const loc="bq,846,13,846,17" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bq,846,5,846,10" name="d_sel" dtype_id="3"/>
          </assign>
          <assign loc="bq,847,15,847,16" dtype_id="3">
            <const loc="bq,847,17,847,21" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bq,847,5,847,14" name="select3p5" dtype_id="3"/>
          </assign>
          <assign loc="bq,848,15,848,16" dtype_id="3">
            <const loc="bq,848,17,848,21" name="1&apos;h1" dtype_id="3"/>
            <varref loc="bq,848,5,848,14" name="select245" dtype_id="3"/>
          </assign>
          <assign loc="bq,849,13,849,14" dtype_id="3">
            <const loc="bq,849,15,849,19" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bq,849,5,849,12" name="select5" dtype_id="3"/>
          </assign>
          <assign loc="bq,850,17,850,18" dtype_id="3">
            <const loc="bq,850,19,850,23" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bq,850,5,850,16" name="calib_state" dtype_id="3"/>
          </assign>
          <assign loc="bq,851,15,851,16" dtype_id="3">
            <const loc="bq,851,17,851,21" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bq,851,5,851,14" name="clk_div_1" dtype_id="3"/>
          </assign>
          <begin loc="bq,854,5,854,10">
            <assign loc="bq,855,19,855,20" dtype_id="3">
              <const loc="bq,855,21,855,25" name="1&apos;h1" dtype_id="3"/>
              <varref loc="bq,855,9,855,18" name="select245" dtype_id="3"/>
            </assign>
            <assign loc="bq,856,19,856,20" dtype_id="3">
              <const loc="bq,856,21,856,25" name="1&apos;h0" dtype_id="3"/>
              <varref loc="bq,856,9,856,18" name="select3p5" dtype_id="3"/>
            </assign>
          </begin>
        </begin>
      </initial>
      <always loc="bq,875,1,875,7">
        <sentree loc="bq,875,8,875,9">
          <senitem loc="bq,875,10,875,17" edgeType="POS">
            <varref loc="bq,875,18,875,24" name="HCLKIN" dtype_id="3"/>
          </senitem>
          <senitem loc="bq,875,28,875,35" edgeType="NEG">
            <varref loc="bq,875,36,875,42" name="RESETN" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bq,875,44,875,49">
          <if loc="bq,878,14,878,16">
            <varref loc="bq,878,19,878,25" name="RESETN" dtype_id="3"/>
            <begin>
              <begin loc="bq,880,14,880,19">
                <assigndly loc="bq,881,17,881,19" dtype_id="3">
                  <const loc="bq,881,20,881,24" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="bq,881,9,881,16" name="reset_0" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="bq,878,27,878,32">
                <assigndly loc="bq,879,17,879,19" dtype_id="3">
                  <const loc="bq,879,20,879,24" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bq,879,9,879,16" name="reset_0" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="bq,885,1,885,7">
        <sentree loc="bq,885,8,885,9">
          <senitem loc="bq,885,10,885,17" edgeType="POS">
            <varref loc="bq,885,18,885,24" name="HCLKIN" dtype_id="3"/>
          </senitem>
          <senitem loc="bq,885,28,885,35" edgeType="NEG">
            <varref loc="bq,885,36,885,43" name="reset_0" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bq,885,45,885,50">
          <if loc="bq,886,5,886,7">
            <varref loc="bq,886,10,886,17" name="reset_0" dtype_id="3"/>
            <begin>
              <begin loc="bq,888,14,888,19">
                <assigndly loc="bq,889,17,889,19" dtype_id="3">
                  <not loc="bq,889,20,889,21" dtype_id="3">
                    <varref loc="bq,889,21,889,26" name="CALIB" dtype_id="3"/>
                  </not>
                  <varref loc="bq,889,9,889,16" name="calib_0" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="bq,886,19,886,24">
                <assigndly loc="bq,887,17,887,19" dtype_id="3">
                  <const loc="bq,887,20,887,24" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bq,887,9,887,16" name="calib_0" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="bq,893,1,893,7">
        <sentree loc="bq,893,8,893,9">
          <senitem loc="bq,893,10,893,17" edgeType="POS">
            <varref loc="bq,893,18,893,24" name="HCLKIN" dtype_id="3"/>
          </senitem>
          <senitem loc="bq,893,28,893,35" edgeType="NEG">
            <varref loc="bq,893,36,893,43" name="reset_0" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bq,893,45,893,50">
          <if loc="bq,894,5,894,7">
            <varref loc="bq,894,10,894,17" name="reset_0" dtype_id="3"/>
            <begin>
              <begin loc="bq,896,14,896,19">
                <assigndly loc="bq,897,17,897,19" dtype_id="3">
                  <varref loc="bq,897,20,897,27" name="calib_0" dtype_id="3"/>
                  <varref loc="bq,897,9,897,16" name="calib_1" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="bq,894,19,894,24">
                <assigndly loc="bq,895,17,895,19" dtype_id="3">
                  <const loc="bq,895,20,895,21" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bq,895,9,895,16" name="calib_1" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="bq,901,1,901,7">
        <sentree loc="bq,901,8,901,9">
          <senitem loc="bq,901,10,901,17" edgeType="POS">
            <varref loc="bq,901,18,901,24" name="HCLKIN" dtype_id="3"/>
          </senitem>
          <senitem loc="bq,901,28,901,35" edgeType="NEG">
            <varref loc="bq,901,36,901,43" name="reset_0" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bq,901,45,901,50">
          <if loc="bq,902,5,902,7">
            <varref loc="bq,902,10,902,17" name="reset_0" dtype_id="3"/>
            <begin>
              <begin loc="bq,904,14,904,19">
                <assigndly loc="bq,905,17,905,19" dtype_id="3">
                  <varref loc="bq,905,20,905,27" name="calib_1" dtype_id="3"/>
                  <varref loc="bq,905,9,905,16" name="calib_2" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="bq,902,19,902,24">
                <assigndly loc="bq,903,17,903,19" dtype_id="3">
                  <const loc="bq,903,20,903,24" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bq,903,9,903,16" name="calib_2" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="bq,912,1,912,7">
        <sentree loc="bq,912,8,912,9">
          <senitem loc="bq,912,11,912,18" edgeType="POS">
            <varref loc="bq,912,19,912,25" name="HCLKIN" dtype_id="3"/>
          </senitem>
          <senitem loc="bq,912,29,912,36" edgeType="NEG">
            <varref loc="bq,912,37,912,44" name="reset_0" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bq,913,1,913,6">
          <if loc="bq,914,5,914,7">
            <varref loc="bq,914,10,914,17" name="reset_0" dtype_id="3"/>
            <begin>
              <begin loc="bq,916,14,916,19">
                <if loc="bq,917,9,917,11">
                  <varref loc="bq,917,13,917,21" name="calib_en" dtype_id="3"/>
                  <begin>
                    <begin loc="bq,917,31,917,36">
                      <assigndly loc="bq,918,25,918,27" dtype_id="3">
                        <not loc="bq,918,28,918,29" dtype_id="3">
                          <varref loc="bq,918,29,918,40" name="calib_state" dtype_id="3"/>
                        </not>
                        <varref loc="bq,918,13,918,24" name="calib_state" dtype_id="3"/>
                      </assigndly>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="bq,919,18,919,23">
                      <assigndly loc="bq,920,25,920,27" dtype_id="3">
                        <varref loc="bq,920,28,920,39" name="calib_state" dtype_id="3"/>
                        <varref loc="bq,920,13,920,24" name="calib_state" dtype_id="3"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="bq,914,20,914,25">
                <assigndly loc="bq,915,21,915,23" dtype_id="3">
                  <const loc="bq,915,24,915,28" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bq,915,9,915,20" name="calib_state" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="bq,929,1,929,7">
        <sentree loc="bq,929,8,929,9">
          <senitem loc="bq,929,10,929,17" edgeType="POS">
            <varref loc="bq,929,18,929,24" name="HCLKIN" dtype_id="3"/>
          </senitem>
          <senitem loc="bq,929,28,929,35" edgeType="NEG">
            <varref loc="bq,929,36,929,43" name="reset_0" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bq,929,45,929,50">
          <if loc="bq,930,5,930,7">
            <varref loc="bq,930,10,930,17" name="reset_0" dtype_id="3"/>
            <begin>
              <if loc="bq,932,14,932,16">
                <varref loc="bq,932,17,932,24" name="dsel_en" dtype_id="3"/>
                <begin>
                  <begin loc="bq,932,34,932,39">
                    <assigndly loc="bq,933,16,933,18" dtype_id="3">
                      <not loc="bq,933,19,933,20" dtype_id="3">
                        <varref loc="bq,933,20,933,25" name="d_sel" dtype_id="3"/>
                      </not>
                      <varref loc="bq,933,9,933,14" name="d_sel" dtype_id="3"/>
                    </assigndly>
                  </begin>
                </begin>
                <begin>
                  <if loc="bq,934,14,934,16">
                    <not loc="bq,934,25,934,27" dtype_id="3">
                      <varref loc="bq,934,17,934,24" name="dsel_en" dtype_id="3"/>
                    </not>
                    <begin>
                      <begin loc="bq,934,34,934,39">
                        <assigndly loc="bq,935,15,935,17" dtype_id="3">
                          <varref loc="bq,935,18,935,23" name="d_sel" dtype_id="3"/>
                          <varref loc="bq,935,9,935,14" name="d_sel" dtype_id="3"/>
                        </assigndly>
                      </begin>
                    </begin>
                  </if>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="bq,930,19,930,24">
                <assigndly loc="bq,931,16,931,18" dtype_id="3">
                  <const loc="bq,931,19,931,23" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bq,931,9,931,14" name="d_sel" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="bq,939,6,939,15" name="cnt_reset" dtype_id="3" vartype="logic" origName="cnt_reset"/>
      <always loc="bq,943,1,943,7">
        <sentree loc="bq,943,8,943,9">
          <senitem loc="bq,943,10,943,17" edgeType="POS">
            <varref loc="bq,943,18,943,24" name="HCLKIN" dtype_id="3"/>
          </senitem>
          <senitem loc="bq,943,28,943,35" edgeType="NEG">
            <varref loc="bq,943,36,943,43" name="reset_0" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bq,943,45,943,50">
          <if loc="bq,944,5,944,7">
            <varref loc="bq,944,10,944,17" name="reset_0" dtype_id="3"/>
            <begin>
              <if loc="bq,946,14,946,16">
                <varref loc="bq,946,17,946,27" name="cnt_enable" dtype_id="3"/>
                <begin>
                  <begin loc="bq,946,37,946,42">
                    <assigndly loc="bq,947,16,947,18" dtype_id="3">
                      <not loc="bq,947,19,947,20" dtype_id="3">
                        <or loc="bq,947,27,947,28" dtype_id="3">
                          <varref loc="bq,947,21,947,26" name="cnt_0" dtype_id="3"/>
                          <varref loc="bq,947,29,947,38" name="cnt_reset" dtype_id="3"/>
                        </or>
                      </not>
                      <varref loc="bq,947,9,947,14" name="cnt_0" dtype_id="3"/>
                    </assigndly>
                  </begin>
                </begin>
                <begin>
                  <if loc="bq,948,14,948,16">
                    <not loc="bq,948,28,948,30" dtype_id="3">
                      <varref loc="bq,948,17,948,27" name="cnt_enable" dtype_id="3"/>
                    </not>
                    <begin>
                      <begin loc="bq,948,37,948,42">
                        <assigndly loc="bq,949,15,949,17" dtype_id="3">
                          <varref loc="bq,949,18,949,23" name="cnt_0" dtype_id="3"/>
                          <varref loc="bq,949,9,949,14" name="cnt_0" dtype_id="3"/>
                        </assigndly>
                      </begin>
                    </begin>
                  </if>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="bq,944,19,944,24">
                <assigndly loc="bq,945,16,945,18" dtype_id="3">
                  <const loc="bq,945,19,945,23" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="bq,945,9,945,14" name="cnt_0" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="bq,953,1,953,7">
        <sentree loc="bq,953,8,953,9">
          <senitem loc="bq,953,10,953,17" edgeType="POS">
            <varref loc="bq,953,18,953,24" name="HCLKIN" dtype_id="3"/>
          </senitem>
          <senitem loc="bq,953,28,953,35" edgeType="NEG">
            <varref loc="bq,953,36,953,43" name="reset_0" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bq,953,45,953,50">
          <if loc="bq,954,5,954,7">
            <varref loc="bq,954,10,954,17" name="reset_0" dtype_id="3"/>
            <begin>
              <if loc="bq,956,14,956,16">
                <varref loc="bq,956,17,956,27" name="cnt_enable" dtype_id="3"/>
                <begin>
                  <begin loc="bq,956,37,956,42">
                    <assigndly loc="bq,957,16,957,18" dtype_id="3">
                      <not loc="bq,957,19,957,20" dtype_id="3">
                        <or loc="bq,957,31,957,32" dtype_id="3">
                          <varref loc="bq,957,21,957,30" name="cnt_reset" dtype_id="3"/>
                          <not loc="bq,957,40,957,42" dtype_id="3">
                            <xor loc="bq,957,40,957,42" dtype_id="3">
                              <varref loc="bq,957,34,957,39" name="cnt_0" dtype_id="3"/>
                              <varref loc="bq,957,43,957,48" name="cnt_1" dtype_id="3"/>
                            </xor>
                          </not>
                        </or>
                      </not>
                      <varref loc="bq,957,9,957,14" name="cnt_1" dtype_id="3"/>
                    </assigndly>
                  </begin>
                </begin>
                <begin>
                  <if loc="bq,958,14,958,16">
                    <not loc="bq,958,28,958,30" dtype_id="3">
                      <varref loc="bq,958,17,958,27" name="cnt_enable" dtype_id="3"/>
                    </not>
                    <begin>
                      <begin loc="bq,958,37,958,42">
                        <assigndly loc="bq,959,15,959,17" dtype_id="3">
                          <varref loc="bq,959,18,959,23" name="cnt_1" dtype_id="3"/>
                          <varref loc="bq,959,9,959,14" name="cnt_1" dtype_id="3"/>
                        </assigndly>
                      </begin>
                    </begin>
                  </if>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="bq,954,19,954,24">
                <assigndly loc="bq,955,16,955,18" dtype_id="3">
                  <const loc="bq,955,19,955,23" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="bq,955,9,955,14" name="cnt_1" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="bq,963,1,963,7">
        <sentree loc="bq,963,8,963,9">
          <senitem loc="bq,963,10,963,17" edgeType="POS">
            <varref loc="bq,963,18,963,24" name="HCLKIN" dtype_id="3"/>
          </senitem>
          <senitem loc="bq,963,28,963,35" edgeType="NEG">
            <varref loc="bq,963,36,963,43" name="reset_0" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bq,963,45,963,50">
          <if loc="bq,964,5,964,7">
            <varref loc="bq,964,10,964,17" name="reset_0" dtype_id="3"/>
            <begin>
              <if loc="bq,966,14,966,16">
                <varref loc="bq,966,17,966,27" name="cnt_enable" dtype_id="3"/>
                <begin>
                  <begin loc="bq,966,37,966,42">
                    <assigndly loc="bq,967,16,967,18" dtype_id="3">
                      <not loc="bq,967,19,967,20" dtype_id="3">
                        <or loc="bq,967,31,967,32" dtype_id="3">
                          <varref loc="bq,967,21,967,30" name="cnt_reset" dtype_id="3"/>
                          <not loc="bq,967,40,967,42" dtype_id="3">
                            <xor loc="bq,967,40,967,42" dtype_id="3">
                              <varref loc="bq,967,34,967,39" name="cnt_2" dtype_id="3"/>
                              <and loc="bq,967,50,967,51" dtype_id="3">
                                <varref loc="bq,967,44,967,49" name="cnt_0" dtype_id="3"/>
                                <varref loc="bq,967,52,967,57" name="cnt_1" dtype_id="3"/>
                              </and>
                            </xor>
                          </not>
                        </or>
                      </not>
                      <varref loc="bq,967,9,967,14" name="cnt_2" dtype_id="3"/>
                    </assigndly>
                  </begin>
                </begin>
                <begin>
                  <if loc="bq,968,14,968,16">
                    <not loc="bq,968,28,968,30" dtype_id="3">
                      <varref loc="bq,968,17,968,27" name="cnt_enable" dtype_id="3"/>
                    </not>
                    <begin>
                      <begin loc="bq,968,37,968,42">
                        <assigndly loc="bq,969,15,969,17" dtype_id="3">
                          <varref loc="bq,969,18,969,23" name="cnt_2" dtype_id="3"/>
                          <varref loc="bq,969,9,969,14" name="cnt_2" dtype_id="3"/>
                        </assigndly>
                      </begin>
                    </begin>
                  </if>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="bq,964,19,964,24">
                <assigndly loc="bq,965,16,965,18" dtype_id="3">
                  <const loc="bq,965,19,965,23" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bq,965,9,965,14" name="cnt_2" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="bq,974,1,974,7">
        <sentree loc="bq,974,8,974,9">
          <senitem loc="bq,974,10,974,17" edgeType="NEG">
            <varref loc="bq,974,18,974,24" name="HCLKIN" dtype_id="3"/>
          </senitem>
          <senitem loc="bq,974,28,974,35" edgeType="NEG">
            <varref loc="bq,974,36,974,43" name="reset_0" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bq,974,45,974,50">
          <assigndly loc="bq,978,19,978,21" dtype_id="3">
            <and loc="bq,978,22,978,31" dtype_id="3">
              <varref loc="bq,975,9,975,16" name="reset_0" dtype_id="3"/>
              <varref loc="bq,978,22,978,31" name="clk_div_0" dtype_id="3"/>
            </and>
            <varref loc="bq,978,9,978,18" name="clk_div_1" dtype_id="3"/>
          </assigndly>
        </begin>
      </always>
      <initial loc="bq,872,14,872,15">
        <assign loc="bq,872,14,872,15" dtype_id="3">
          <const loc="bq,872,16,872,20" name="1&apos;h1" dtype_id="3"/>
          <varref loc="bq,872,8,872,13" name="grstn" dtype_id="3"/>
        </assign>
      </initial>
      <var loc="bq,927,72,927,73" name="__VdfgRegularize_h2b735580_0_0" dtype_id="3" vartype="logic" origName="__VdfgRegularize_h2b735580_0_0"/>
      <var loc="bq,909,34,909,36" name="__VdfgRegularize_h2b735580_0_1" dtype_id="3" vartype="logic" origName="__VdfgRegularize_h2b735580_0_1"/>
      <contassign loc="bq,984,15,984,16" dtype_id="3">
        <not loc="bq,927,83,927,84" dtype_id="3">
          <varref loc="bq,839,11,839,16" name="cnt_0" dtype_id="3"/>
        </not>
        <varref loc="bq,984,15,984,16" name="CLKOUT" dtype_id="3"/>
      </contassign>
      <contassign loc="bq,910,17,910,18" dtype_id="3">
        <not loc="bq,910,19,910,20" dtype_id="3">
          <or loc="bq,910,34,910,35" dtype_id="3">
            <varref loc="bq,836,15,836,27" name="calib_resetn" dtype_id="3"/>
            <not loc="bq,910,37,910,38" dtype_id="3">
              <varref loc="bq,837,5,837,14" name="select245" dtype_id="3"/>
            </not>
          </or>
        </not>
        <varref loc="bq,910,17,910,18" name="calib_en" dtype_id="3"/>
      </contassign>
      <contassign loc="bq,927,16,927,17" dtype_id="3">
        <and loc="bq,927,32,927,33" dtype_id="3">
          <or loc="bq,927,53,927,54" dtype_id="3">
            <and loc="bq,927,24,927,25" dtype_id="3">
              <varref loc="bq,839,11,839,16" name="cnt_0" dtype_id="3"/>
              <varref loc="bq,839,5,839,10" name="d_sel" dtype_id="3"/>
            </and>
            <and loc="bq,927,69,927,70" dtype_id="3">
              <varref loc="bq,836,15,836,27" name="calib_resetn" dtype_id="3"/>
              <and loc="bq,927,80,927,81" dtype_id="3">
                <varref loc="bq,927,72,927,73" name="__VdfgRegularize_h2b735580_0_0" dtype_id="3"/>
                <varref loc="bq,829,8,829,14" name="CLKOUT" dtype_id="3"/>
              </and>
            </and>
          </or>
          <and loc="bq,927,40,927,41" dtype_id="3">
            <varref loc="bq,839,17,839,22" name="cnt_1" dtype_id="3"/>
            <varref loc="bq,837,15,837,24" name="select3p5" dtype_id="3"/>
          </and>
        </and>
        <varref loc="bq,927,16,927,17" name="dsel_en" dtype_id="3"/>
      </contassign>
      <contassign loc="bq,925,19,925,20" dtype_id="3">
        <or loc="bq,925,66,925,67" dtype_id="3">
          <and loc="bq,925,53,925,54" dtype_id="3">
            <not loc="bq,925,22,925,23" dtype_id="3">
              <and loc="bq,925,39,925,40" dtype_id="3">
                <varref loc="bq,909,34,909,36" name="__VdfgRegularize_h2b735580_0_1" dtype_id="3"/>
                <varref loc="bq,835,29,835,40" name="calib_state" dtype_id="3"/>
              </and>
            </not>
            <varref loc="bq,837,5,837,14" name="select245" dtype_id="3"/>
          </and>
          <and loc="bq,925,82,925,83" dtype_id="3">
            <varref loc="bq,836,15,836,27" name="calib_resetn" dtype_id="3"/>
            <varref loc="bq,837,15,837,24" name="select3p5" dtype_id="3"/>
          </and>
        </or>
        <varref loc="bq,925,19,925,20" name="cnt_enable" dtype_id="3"/>
      </contassign>
      <contassign loc="bq,941,18,941,19" dtype_id="3">
        <or loc="bq,941,61,941,62" dtype_id="3">
          <and loc="bq,941,29,941,30" dtype_id="3">
            <varref loc="bq,829,8,829,14" name="CLKOUT" dtype_id="3"/>
            <and loc="bq,941,40,941,41" dtype_id="3">
              <varref loc="bq,837,25,837,32" name="select5" dtype_id="3"/>
              <and loc="bq,941,51,941,52" dtype_id="3">
                <varref loc="bq,838,23,838,32" name="clk_div_0" dtype_id="3"/>
                <varref loc="bq,839,23,839,28" name="cnt_2" dtype_id="3"/>
              </and>
            </and>
          </and>
          <and loc="bq,941,74,941,75" dtype_id="3">
            <varref loc="bq,927,72,927,73" name="__VdfgRegularize_h2b735580_0_0" dtype_id="3"/>
            <and loc="bq,941,85,941,86" dtype_id="3">
              <varref loc="bq,837,15,837,24" name="select3p5" dtype_id="3"/>
              <and loc="bq,941,96,941,97" dtype_id="3">
                <varref loc="bq,829,8,829,14" name="CLKOUT" dtype_id="3"/>
                <varref loc="bq,839,17,839,22" name="cnt_1" dtype_id="3"/>
              </and>
            </and>
          </and>
        </or>
        <varref loc="bq,941,18,941,19" name="cnt_reset" dtype_id="3"/>
      </contassign>
      <contassign loc="bq,973,18,973,19" dtype_id="3">
        <not loc="bq,941,43,941,44" dtype_id="3">
          <varref loc="bq,839,17,839,22" name="cnt_1" dtype_id="3"/>
        </not>
        <varref loc="bq,973,18,973,19" name="clk_div_0" dtype_id="3"/>
      </contassign>
      <contassign loc="bq,909,34,909,36" dtype_id="3">
        <and loc="bq,909,34,909,36" dtype_id="3">
          <not loc="bq,909,38,909,39" dtype_id="3">
            <varref loc="bq,835,21,835,28" name="calib_2" dtype_id="3"/>
          </not>
          <varref loc="bq,835,13,835,20" name="calib_1" dtype_id="3"/>
        </and>
        <varref loc="bq,909,34,909,36" name="__VdfgRegularize_h2b735580_0_1" dtype_id="3"/>
      </contassign>
      <contassign loc="bq,909,21,909,22" dtype_id="3">
        <not loc="bq,909,24,909,25" dtype_id="3">
          <varref loc="bq,909,34,909,36" name="__VdfgRegularize_h2b735580_0_1" dtype_id="3"/>
        </not>
        <varref loc="bq,909,21,909,22" name="calib_resetn" dtype_id="3"/>
      </contassign>
      <contassign loc="bq,927,72,927,73" dtype_id="3">
        <not loc="bq,927,72,927,73" dtype_id="3">
          <varref loc="bq,839,5,839,10" name="d_sel" dtype_id="3"/>
        </not>
        <varref loc="bq,927,72,927,73" name="__VdfgRegularize_h2b735580_0_0" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="u,40,8,40,21" name="sync_fifo_ram__D8" origName="sync_fifo_ram">
      <var loc="u,41,30,41,36" name="DWIDTH" dtype_id="2" vartype="logic" origName="DWIDTH" param="true">
        <const loc="s,250,19,250,20" name="32&apos;sh8" dtype_id="2"/>
      </var>
      <var loc="u,42,30,42,36" name="AWIDTH" dtype_id="2" vartype="logic" origName="AWIDTH" param="true">
        <const loc="s,251,19,251,20" name="32&apos;sh4" dtype_id="2"/>
      </var>
      <var loc="u,44,30,44,36" name="arst_n" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="arst_n"/>
      <var loc="u,45,30,45,33" name="clk" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="clk"/>
      <var loc="u,48,30,48,33" name="din" dtype_id="27" dir="input" pinIndex="3" vartype="logic" origName="din"/>
      <var loc="u,49,30,49,32" name="we" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="we"/>
      <var loc="u,50,30,50,32" name="re" dtype_id="3" dir="input" pinIndex="5" vartype="logic" origName="re"/>
      <var loc="u,53,30,53,36" name="dcount" dtype_id="59" dir="output" pinIndex="6" vartype="logic" origName="dcount"/>
      <var loc="u,54,30,54,35" name="empty" dtype_id="3" dir="output" pinIndex="7" vartype="logic" origName="empty"/>
      <var loc="u,55,30,55,34" name="full" dtype_id="3" dir="output" pinIndex="8" vartype="logic" origName="full"/>
      <var loc="u,57,30,57,39" name="dout_comb" dtype_id="27" dir="output" pinIndex="9" vartype="logic" origName="dout_comb"/>
      <var loc="u,58,30,58,34" name="dout" dtype_id="27" dir="output" pinIndex="10" vartype="logic" origName="dout"/>
      <var loc="u,61,10,61,22" name="we_protected" dtype_id="3" vartype="logic" origName="we_protected"/>
      <var loc="u,61,24,61,36" name="re_protected" dtype_id="3" vartype="logic" origName="re_protected"/>
      <typedef loc="u,63,31,63,37" name="addr_t" dtype_id="10"/>
      <typedef loc="u,64,31,64,39" name="dcount_t" dtype_id="59"/>
      <var loc="u,66,13,66,20" name="wr_addr" dtype_id="10" vartype="addr_t" origName="wr_addr"/>
      <var loc="u,66,22,66,29" name="rd_addr" dtype_id="10" vartype="addr_t" origName="rd_addr"/>
      <always loc="u,77,4,77,13">
        <sentree loc="u,77,14,77,15">
          <senitem loc="u,77,16,77,23" edgeType="NEG">
            <varref loc="u,77,24,77,30" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="u,77,34,77,41" edgeType="POS">
            <varref loc="u,77,42,77,45" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="u,77,54,77,64" name="_fifo_ctrl">
          <if loc="u,79,7,79,9">
            <varref loc="u,79,11,79,17" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="u,86,12,86,17">
                <if loc="u,88,10,88,12">
                  <varref loc="u,88,14,88,26" name="we_protected" dtype_id="3"/>
                  <begin>
                    <assigndly loc="u,88,44,88,46" dtype_id="10">
                      <add loc="u,88,63,88,64" dtype_id="10">
                        <const loc="u,88,73,88,74" name="4&apos;h1" dtype_id="10"/>
                        <varref loc="u,88,55,88,62" name="wr_addr" dtype_id="10"/>
                      </add>
                      <varref loc="u,88,36,88,43" name="wr_addr" dtype_id="10"/>
                    </assigndly>
                  </begin>
                </if>
                <if loc="u,89,10,89,12">
                  <varref loc="u,89,14,89,26" name="re_protected" dtype_id="3"/>
                  <begin>
                    <assigndly loc="u,89,44,89,46" dtype_id="10">
                      <add loc="u,89,63,89,64" dtype_id="10">
                        <const loc="u,89,73,89,74" name="4&apos;h1" dtype_id="10"/>
                        <varref loc="u,89,55,89,62" name="rd_addr" dtype_id="10"/>
                      </add>
                      <varref loc="u,89,36,89,43" name="rd_addr" dtype_id="10"/>
                    </assigndly>
                  </begin>
                </if>
                <case loc="u,91,17,91,21">
                  <concat loc="u,91,36,91,37" dtype_id="6">
                    <varref loc="u,91,24,91,36" name="we_protected" dtype_id="3"/>
                    <varref loc="u,91,38,91,50" name="re_protected" dtype_id="3"/>
                  </concat>
                  <caseitem loc="u,95,18,95,19">
                    <const loc="u,95,13,95,18" name="2&apos;h1" dtype_id="6"/>
                    <begin loc="u,95,20,95,25">
                      <assigndly loc="u,96,23,96,25" dtype_id="59">
                        <sub loc="u,96,43,96,44" dtype_id="59">
                          <varref loc="u,96,36,96,42" name="dcount" dtype_id="59"/>
                          <const loc="u,96,55,96,56" name="5&apos;h1" dtype_id="59"/>
                        </sub>
                        <varref loc="u,96,16,96,22" name="dcount" dtype_id="59"/>
                      </assigndly>
                      <assigndly loc="u,98,23,98,25" dtype_id="3">
                        <not loc="u,98,26,98,28" dtype_id="3">
                          <redor loc="u,98,26,98,28" dtype_id="3">
                            <sel loc="u,98,34,98,35" dtype_id="10">
                              <varref loc="u,98,28,98,34" name="dcount" dtype_id="59"/>
                              <const loc="u,98,42,98,43" name="3&apos;h1" dtype_id="22"/>
                              <const loc="u,98,35,98,41" name="32&apos;h4" dtype_id="11"/>
                            </sel>
                          </redor>
                        </not>
                        <varref loc="u,98,16,98,21" name="empty" dtype_id="3"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="u,103,18,103,19">
                    <const loc="u,103,13,103,18" name="2&apos;h2" dtype_id="6"/>
                    <begin loc="u,103,20,103,25">
                      <assigndly loc="u,104,23,104,25" dtype_id="59">
                        <add loc="u,104,43,104,44" dtype_id="59">
                          <const loc="u,104,55,104,56" name="5&apos;h1" dtype_id="59"/>
                          <varref loc="u,104,36,104,42" name="dcount" dtype_id="59"/>
                        </add>
                        <varref loc="u,104,16,104,22" name="dcount" dtype_id="59"/>
                      </assigndly>
                      <assigndly loc="u,105,23,105,25" dtype_id="3">
                        <const loc="u,105,26,105,30" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="u,105,16,105,21" name="empty" dtype_id="3"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="u,110,13,110,20">
                    <begin loc="u,110,22,110,27"/>
                  </caseitem>
                </case>
              </begin>
            </begin>
            <begin>
              <begin loc="u,79,27,79,32">
                <assigndly loc="u,80,18,80,20" dtype_id="59">
                  <const loc="u,80,21,80,23" name="5&apos;h0" dtype_id="59"/>
                  <varref loc="u,80,10,80,16" name="dcount" dtype_id="59"/>
                </assigndly>
                <assigndly loc="u,81,18,81,20" dtype_id="10">
                  <const loc="u,81,21,81,23" name="4&apos;h0" dtype_id="10"/>
                  <varref loc="u,81,10,81,17" name="wr_addr" dtype_id="10"/>
                </assigndly>
                <assigndly loc="u,82,18,82,20" dtype_id="10">
                  <const loc="u,82,21,82,23" name="4&apos;h0" dtype_id="10"/>
                  <varref loc="u,82,10,82,17" name="rd_addr" dtype_id="10"/>
                </assigndly>
                <assigndly loc="u,84,18,84,20" dtype_id="3">
                  <const loc="u,84,21,84,25" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="u,84,10,84,15" name="empty" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="u,139,23,139,26" name="mem" dtype_id="122" vartype="" origName="mem"/>
      <always loc="u,141,4,141,15">
        <begin loc="u,141,16,141,21">
          <assign loc="u,142,17,142,18" dtype_id="27">
            <arraysel loc="u,142,22,142,23" dtype_id="27">
              <varref loc="u,142,19,142,22" name="mem" dtype_id="122"/>
              <varref loc="u,142,23,142,30" name="rd_addr" dtype_id="10"/>
            </arraysel>
            <varref loc="u,142,7,142,16" name="dout_comb" dtype_id="27"/>
          </assign>
        </begin>
      </always>
      <always loc="u,145,4,145,13">
        <sentree loc="u,145,14,145,15">
          <senitem loc="u,145,16,145,23" edgeType="POS">
            <varref loc="u,145,24,145,27" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="u,145,29,145,34">
          <if loc="u,146,7,146,9">
            <varref loc="u,146,11,146,23" name="re_protected" dtype_id="3"/>
            <begin>
              <begin loc="u,146,33,146,38">
                <assigndly loc="u,147,15,147,17" dtype_id="27">
                  <varref loc="u,147,18,147,27" name="dout_comb" dtype_id="27"/>
                  <varref loc="u,147,10,147,14" name="dout" dtype_id="27"/>
                </assigndly>
              </begin>
            </begin>
          </if>
          <if loc="u,150,7,150,9">
            <varref loc="u,150,11,150,23" name="we_protected" dtype_id="3"/>
            <begin>
              <begin loc="u,150,33,150,38">
                <assigndly loc="u,151,23,151,25" dtype_id="27">
                  <varref loc="u,151,26,151,29" name="din" dtype_id="27"/>
                  <arraysel loc="u,151,13,151,14" dtype_id="27">
                    <varref loc="u,151,10,151,13" name="mem" dtype_id="122"/>
                    <varref loc="u,151,14,151,21" name="wr_addr" dtype_id="10"/>
                  </arraysel>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="u,68,16,68,17" dtype_id="3">
        <sel loc="u,68,24,68,25" dtype_id="3">
          <varref loc="u,53,30,53,36" name="dcount" dtype_id="59"/>
          <const loc="u,68,24,68,25" name="32&apos;h4" dtype_id="11"/>
          <const loc="u,68,24,68,25" name="32&apos;h1" dtype_id="11"/>
        </sel>
        <varref loc="u,68,16,68,17" name="full" dtype_id="3"/>
      </contassign>
      <contassign loc="u,73,24,73,25" dtype_id="3">
        <and loc="u,73,29,73,30" dtype_id="3">
          <not loc="u,73,31,73,32" dtype_id="3">
            <varref loc="u,55,30,55,34" name="full" dtype_id="3"/>
          </not>
          <varref loc="u,49,30,49,32" name="we" dtype_id="3"/>
        </and>
        <varref loc="u,73,24,73,25" name="we_protected" dtype_id="3"/>
      </contassign>
      <contassign loc="u,74,24,74,25" dtype_id="3">
        <and loc="u,74,29,74,30" dtype_id="3">
          <not loc="u,74,31,74,32" dtype_id="3">
            <varref loc="u,54,30,54,35" name="empty" dtype_id="3"/>
          </not>
          <varref loc="u,50,30,50,32" name="re" dtype_id="3"/>
        </and>
        <varref loc="u,74,24,74,25" name="re_protected" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="bq,31,8,31,12" name="rPLL__DGz1_Fz2_FB3_DDz3" origName="rPLL">
      <var loc="bq,42,8,42,14" name="CLKOUT" dtype_id="3" dir="output" pinIndex="1" vartype="logic" origName="CLKOUT"/>
      <var loc="bq,44,8,44,15" name="CLKOUTP" dtype_id="3" dir="output" pinIndex="2" vartype="logic" origName="CLKOUTP"/>
      <var loc="bq,45,8,45,15" name="CLKOUTD" dtype_id="3" dir="output" pinIndex="3" vartype="logic" origName="CLKOUTD"/>
      <var loc="bq,46,8,46,16" name="CLKOUTD3" dtype_id="3" dir="output" pinIndex="4" vartype="logic" origName="CLKOUTD3"/>
      <var loc="bq,43,8,43,12" name="LOCK" dtype_id="3" dir="output" pinIndex="5" vartype="logic" origName="LOCK"/>
      <var loc="bq,32,7,32,12" name="CLKIN" dtype_id="3" dir="input" pinIndex="6" vartype="logic" origName="CLKIN"/>
      <var loc="bq,33,7,33,12" name="CLKFB" dtype_id="3" dir="input" pinIndex="7" vartype="logic" origName="CLKFB"/>
      <var loc="bq,36,13,36,19" name="FBDSEL" dtype_id="21" dir="input" pinIndex="8" vartype="logic" origName="FBDSEL"/>
      <var loc="bq,37,13,37,18" name="IDSEL" dtype_id="21" dir="input" pinIndex="9" vartype="logic" origName="IDSEL"/>
      <var loc="bq,38,13,38,18" name="ODSEL" dtype_id="21" dir="input" pinIndex="10" vartype="logic" origName="ODSEL"/>
      <var loc="bq,40,13,40,19" name="DUTYDA" dtype_id="10" dir="input" pinIndex="11" vartype="logic" origName="DUTYDA"/>
      <var loc="bq,39,13,39,17" name="PSDA" dtype_id="10" dir="input" pinIndex="12" vartype="logic" origName="PSDA"/>
      <var loc="bq,39,18,39,22" name="FDLY" dtype_id="10" dir="input" pinIndex="13" vartype="logic" origName="FDLY"/>
      <var loc="bq,34,7,34,12" name="RESET" dtype_id="3" dir="input" pinIndex="14" vartype="logic" origName="RESET"/>
      <var loc="bq,35,7,35,14" name="RESET_P" dtype_id="3" dir="input" pinIndex="15" vartype="logic" origName="RESET_P"/>
      <var loc="bq,48,18,48,24" name="FCLKIN" dtype_id="43" vartype="string" origName="FCLKIN" param="true">
        <const loc="m,35,26,35,30" name="&quot;27&quot;" dtype_id="43"/>
      </var>
      <var loc="bq,49,18,49,30" name="DYN_IDIV_SEL" dtype_id="43" vartype="string" origName="DYN_IDIV_SEL" param="true">
        <const loc="m,36,26,36,33" name="&quot;false&quot;" dtype_id="43"/>
      </var>
      <var loc="bq,50,18,50,26" name="IDIV_SEL" dtype_id="1" vartype="int" origName="IDIV_SEL" param="true">
        <const loc="m,37,26,37,27" name="32&apos;sh0" dtype_id="2"/>
      </var>
      <var loc="bq,51,18,51,31" name="DYN_FBDIV_SEL" dtype_id="43" vartype="string" origName="DYN_FBDIV_SEL" param="true">
        <const loc="m,38,26,38,33" name="&quot;false&quot;" dtype_id="43"/>
      </var>
      <var loc="bq,52,18,52,27" name="FBDIV_SEL" dtype_id="1" vartype="int" origName="FBDIV_SEL" param="true">
        <const loc="m,39,26,39,27" name="32&apos;sh3" dtype_id="2"/>
      </var>
      <var loc="bq,53,18,53,30" name="DYN_ODIV_SEL" dtype_id="43" vartype="string" origName="DYN_ODIV_SEL" param="true">
        <const loc="m,40,26,40,33" name="&quot;false&quot;" dtype_id="43"/>
      </var>
      <var loc="bq,54,18,54,26" name="ODIV_SEL" dtype_id="1" vartype="int" origName="ODIV_SEL" param="true">
        <const loc="m,41,26,41,27" name="32&apos;sh8" dtype_id="2"/>
      </var>
      <var loc="bq,56,18,56,26" name="PSDA_SEL" dtype_id="43" vartype="string" origName="PSDA_SEL" param="true">
        <const loc="m,42,26,42,32" name="&quot;0000&quot;" dtype_id="43"/>
      </var>
      <var loc="bq,57,18,57,27" name="DYN_DA_EN" dtype_id="43" vartype="string" origName="DYN_DA_EN" param="true">
        <const loc="m,43,26,43,32" name="&quot;true&quot;" dtype_id="43"/>
      </var>
      <var loc="bq,58,18,58,28" name="DUTYDA_SEL" dtype_id="43" vartype="string" origName="DUTYDA_SEL" param="true">
        <const loc="m,44,26,44,32" name="&quot;1000&quot;" dtype_id="43"/>
      </var>
      <var loc="bq,60,18,60,31" name="CLKOUT_FT_DIR" dtype_id="53" vartype="bit" origName="CLKOUT_FT_DIR" param="true">
        <const loc="m,45,26,45,30" name="1&apos;h1" dtype_id="3"/>
      </var>
      <var loc="bq,61,18,61,32" name="CLKOUTP_FT_DIR" dtype_id="53" vartype="bit" origName="CLKOUTP_FT_DIR" param="true">
        <const loc="m,46,26,46,30" name="1&apos;h1" dtype_id="3"/>
      </var>
      <var loc="bq,62,18,62,33" name="CLKOUT_DLY_STEP" dtype_id="1" vartype="int" origName="CLKOUT_DLY_STEP" param="true">
        <const loc="m,47,26,47,27" name="32&apos;sh0" dtype_id="2"/>
      </var>
      <var loc="bq,63,18,63,34" name="CLKOUTP_DLY_STEP" dtype_id="1" vartype="int" origName="CLKOUTP_DLY_STEP" param="true">
        <const loc="m,48,26,48,27" name="32&apos;sh0" dtype_id="2"/>
      </var>
      <var loc="bq,65,18,65,27" name="CLKFB_SEL" dtype_id="43" vartype="string" origName="CLKFB_SEL" param="true">
        <const loc="m,49,26,49,36" name="&quot;internal&quot;" dtype_id="43"/>
      </var>
      <var loc="bq,66,18,66,31" name="CLKOUT_BYPASS" dtype_id="43" vartype="string" origName="CLKOUT_BYPASS" param="true">
        <const loc="m,50,26,50,33" name="&quot;false&quot;" dtype_id="43"/>
      </var>
      <var loc="bq,67,18,67,32" name="CLKOUTP_BYPASS" dtype_id="43" vartype="string" origName="CLKOUTP_BYPASS" param="true">
        <const loc="m,51,26,51,33" name="&quot;false&quot;" dtype_id="43"/>
      </var>
      <var loc="bq,68,18,68,32" name="CLKOUTD_BYPASS" dtype_id="43" vartype="string" origName="CLKOUTD_BYPASS" param="true">
        <const loc="m,52,26,52,33" name="&quot;false&quot;" dtype_id="43"/>
      </var>
      <var loc="bq,69,18,69,30" name="DYN_SDIV_SEL" dtype_id="1" vartype="int" origName="DYN_SDIV_SEL" param="true">
        <const loc="m,53,26,53,27" name="32&apos;sh2" dtype_id="2"/>
      </var>
      <var loc="bq,70,18,70,29" name="CLKOUTD_SRC" dtype_id="43" vartype="string" origName="CLKOUTD_SRC" param="true">
        <const loc="m,54,26,54,34" name="&quot;CLKOUT&quot;" dtype_id="43"/>
      </var>
      <var loc="bq,71,18,71,30" name="CLKOUTD3_SRC" dtype_id="43" vartype="string" origName="CLKOUTD3_SRC" param="true">
        <const loc="m,55,26,55,34" name="&quot;CLKOUT&quot;" dtype_id="43"/>
      </var>
      <var loc="bq,72,18,72,24" name="DEVICE" dtype_id="43" vartype="string" origName="DEVICE" param="true">
        <const loc="m,34,26,34,37" name="&quot;GW2AR-18C&quot;" dtype_id="43"/>
      </var>
      <var loc="bq,75,6,75,12" name="resetn" dtype_id="3" vartype="logic" origName="resetn"/>
      <var loc="bq,76,12,76,24" name="IDIV_SEL_reg" dtype_id="21" vartype="logic" origName="IDIV_SEL_reg">
        <const loc="bq,190,50,190,51" name="6&apos;h1" dtype_id="21"/>
      </var>
      <var loc="bq,76,25,76,38" name="FBDIV_SEL_reg" dtype_id="21" vartype="logic" origName="FBDIV_SEL_reg">
        <const loc="bq,191,50,191,51" name="6&apos;h4" dtype_id="21"/>
      </var>
      <var loc="bq,78,11,78,24" name="IDIV_SEL_reg1" dtype_id="21" vartype="logic" origName="IDIV_SEL_reg1"/>
      <var loc="bq,78,25,78,39" name="FBDIV_SEL_reg1" dtype_id="21" vartype="logic" origName="FBDIV_SEL_reg1"/>
      <var loc="bq,78,40,78,49" name="ODSEL_reg" dtype_id="21" vartype="logic" origName="ODSEL_reg"/>
      <var loc="bq,79,6,79,20" name="div_dyn_change" dtype_id="3" vartype="logic" origName="div_dyn_change"/>
      <var loc="bq,80,6,80,14" name="IDIV_reg" dtype_id="1" vartype="int" origName="IDIV_reg"/>
      <var loc="bq,80,15,80,24" name="FBDIV_reg" dtype_id="1" vartype="int" origName="FBDIV_reg"/>
      <var loc="bq,82,5,82,15" name="clk_effect" dtype_id="3" vartype="logic" origName="clk_effect"/>
      <var loc="bq,82,16,82,27" name="oclk_effect" dtype_id="3" vartype="logic" origName="oclk_effect"/>
      <var loc="bq,82,28,82,38" name="oclk_build" dtype_id="3" vartype="logic" origName="oclk_build"/>
      <var loc="bq,83,10,83,17" name="curtime" dtype_id="7" vartype="real" origName="curtime"/>
      <var loc="bq,83,18,83,25" name="pretime" dtype_id="7" vartype="real" origName="pretime"/>
      <var loc="bq,83,26,83,34" name="fb_delay" dtype_id="7" vartype="real" origName="fb_delay"/>
      <var loc="bq,84,10,84,21" name="clkin_cycle" dtype_id="123" vartype="" origName="clkin_cycle"/>
      <var loc="bq,85,10,85,22" name="clkin_period" dtype_id="7" vartype="real" origName="clkin_period"/>
      <var loc="bq,85,23,85,36" name="clkin_period1" dtype_id="7" vartype="real" origName="clkin_period1"/>
      <var loc="bq,85,37,85,50" name="clkout_period" dtype_id="7" vartype="real" origName="clkout_period"/>
      <var loc="bq,85,51,85,63" name="tclkout_half" dtype_id="7" vartype="real" origName="tclkout_half"/>
      <var loc="bq,85,64,85,80" name="tclkout_half_new" dtype_id="7" vartype="real" origName="tclkout_half_new"/>
      <var loc="bq,86,10,86,23" name="clkfb_curtime" dtype_id="7" vartype="real" origName="clkfb_curtime"/>
      <var loc="bq,86,24,86,37" name="clkin_curtime" dtype_id="7" vartype="real" origName="clkin_curtime"/>
      <var loc="bq,86,38,86,44" name="FB_dly" dtype_id="7" vartype="real" origName="FB_dly"/>
      <var loc="bq,86,45,86,52" name="FB_dly0" dtype_id="7" vartype="real" origName="FB_dly0"/>
      <var loc="bq,87,5,87,15" name="clkin_init" dtype_id="3" vartype="logic" origName="clkin_init"/>
      <var loc="bq,87,16,87,27" name="fb_clk_init" dtype_id="3" vartype="logic" origName="fb_clk_init"/>
      <var loc="bq,88,5,88,11" name="clkout" dtype_id="3" vartype="logic" origName="clkout"/>
      <var loc="bq,88,12,88,19" name="clk_out" dtype_id="3" vartype="logic" origName="clk_out"/>
      <var loc="bq,88,20,88,29" name="clkfb_reg" dtype_id="3" vartype="logic" origName="clkfb_reg"/>
      <var loc="bq,88,30,88,37" name="clkoutp" dtype_id="3" vartype="logic" origName="clkoutp"/>
      <var loc="bq,88,38,88,48" name="clk_ps_reg" dtype_id="3" vartype="logic" origName="clk_ps_reg"/>
      <var loc="bq,88,49,88,60" name="clk_ps_reg0" dtype_id="3" vartype="logic" origName="clk_ps_reg0"/>
      <var loc="bq,89,5,89,10" name="clkfb" dtype_id="3" vartype="logic" origName="clkfb"/>
      <var loc="bq,90,5,90,13" name="lock_reg" dtype_id="3" vartype="logic" origName="lock_reg"/>
      <var loc="bq,91,10,91,16" name="ps_dly" dtype_id="7" vartype="real" origName="ps_dly"/>
      <var loc="bq,91,17,91,22" name="f_dly" dtype_id="7" vartype="real" origName="f_dly"/>
      <var loc="bq,91,23,91,34" name="clkout_duty" dtype_id="7" vartype="real" origName="clkout_duty"/>
      <var loc="bq,91,36,91,44" name="ps_value" dtype_id="7" vartype="real" origName="ps_value"/>
      <var loc="bq,91,46,91,56" name="duty_value" dtype_id="7" vartype="real" origName="duty_value"/>
      <var loc="bq,91,57,91,67" name="tclkp_duty" dtype_id="7" vartype="real" origName="tclkp_duty"/>
      <var loc="bq,92,6,92,14" name="unit_div" dtype_id="7" vartype="real" origName="unit_div"/>
      <initialstatic loc="bq,92,15,92,18">
        <assign loc="bq,92,15,92,18" dtype_id="7">
          <const loc="bq,92,15,92,18" name="1.0" dtype_id="7"/>
          <varref loc="bq,92,15,92,18" name="unit_div" dtype_id="7"/>
        </assign>
      </initialstatic>
      <var loc="bq,92,20,92,30" name="real_fbdiv" dtype_id="7" vartype="real" origName="real_fbdiv"/>
      <initialstatic loc="bq,92,31,92,34">
        <assign loc="bq,92,31,92,34" dtype_id="7">
          <const loc="bq,92,31,92,34" name="1.0" dtype_id="7"/>
          <varref loc="bq,92,31,92,34" name="real_fbdiv" dtype_id="7"/>
        </assign>
      </initialstatic>
      <var loc="bq,93,5,93,12" name="cnt_div" dtype_id="1" vartype="int" origName="cnt_div"/>
      <var loc="bq,94,5,94,19" name="clkout_div_reg" dtype_id="3" vartype="logic" origName="clkout_div_reg"/>
      <var loc="bq,95,9,95,20" name="multi_clkin" dtype_id="41" vartype="integer" origName="multi_clkin"/>
      <var loc="bq,97,5,97,13" name="cnt_div3" dtype_id="1" vartype="int" origName="cnt_div3"/>
      <var loc="bq,98,5,98,13" name="div3_reg" dtype_id="3" vartype="logic" origName="div3_reg"/>
      <var loc="bq,99,5,99,15" name="clkfb_init" dtype_id="3" vartype="logic" origName="clkfb_init"/>
      <var loc="bq,99,16,99,25" name="div3_init" dtype_id="3" vartype="logic" origName="div3_init"/>
      <var loc="bq,99,26,99,37" name="pre_div3_in" dtype_id="3" vartype="logic" origName="pre_div3_in"/>
      <initial loc="bq,101,1,101,8">
        <begin loc="bq,101,9,101,14">
          <assign loc="bq,102,10,102,11" dtype_id="1">
            <const loc="bq,102,12,102,13" name="32&apos;sh1" dtype_id="2"/>
            <varref loc="bq,102,1,102,9" name="IDIV_reg" dtype_id="1"/>
          </assign>
          <assign loc="bq,103,11,103,12" dtype_id="1">
            <const loc="bq,103,13,103,14" name="32&apos;sh1" dtype_id="2"/>
            <varref loc="bq,103,1,103,10" name="FBDIV_reg" dtype_id="1"/>
          </assign>
          <assign loc="bq,104,16,104,17" dtype_id="7">
            <const loc="bq,104,18,104,19" name="0.0" dtype_id="7"/>
            <arraysel loc="bq,104,12,104,13" dtype_id="7">
              <varref loc="bq,104,1,104,12" name="clkin_cycle" dtype_id="123"/>
              <const loc="bq,104,13,104,14" name="3&apos;h0" dtype_id="22"/>
            </arraysel>
          </assign>
          <assign loc="bq,105,16,105,17" dtype_id="7">
            <const loc="bq,105,18,105,19" name="0.0" dtype_id="7"/>
            <arraysel loc="bq,105,12,105,13" dtype_id="7">
              <varref loc="bq,105,1,105,12" name="clkin_cycle" dtype_id="123"/>
              <const loc="bq,105,13,105,14" name="3&apos;h1" dtype_id="22"/>
            </arraysel>
          </assign>
          <assign loc="bq,106,16,106,17" dtype_id="7">
            <const loc="bq,106,18,106,19" name="0.0" dtype_id="7"/>
            <arraysel loc="bq,106,12,106,13" dtype_id="7">
              <varref loc="bq,106,1,106,12" name="clkin_cycle" dtype_id="123"/>
              <const loc="bq,106,13,106,14" name="3&apos;h2" dtype_id="22"/>
            </arraysel>
          </assign>
          <assign loc="bq,107,16,107,17" dtype_id="7">
            <const loc="bq,107,18,107,19" name="0.0" dtype_id="7"/>
            <arraysel loc="bq,107,12,107,13" dtype_id="7">
              <varref loc="bq,107,1,107,12" name="clkin_cycle" dtype_id="123"/>
              <const loc="bq,107,13,107,14" name="3&apos;h3" dtype_id="22"/>
            </arraysel>
          </assign>
          <assign loc="bq,108,16,108,17" dtype_id="7">
            <const loc="bq,108,18,108,19" name="0.0" dtype_id="7"/>
            <arraysel loc="bq,108,12,108,13" dtype_id="7">
              <varref loc="bq,108,1,108,12" name="clkin_cycle" dtype_id="123"/>
              <const loc="bq,108,13,108,14" name="3&apos;h4" dtype_id="22"/>
            </arraysel>
          </assign>
          <assign loc="bq,109,14,109,15" dtype_id="7">
            <const loc="bq,109,16,109,17" name="0.0" dtype_id="7"/>
            <varref loc="bq,109,1,109,13" name="clkin_period" dtype_id="7"/>
          </assign>
          <assign loc="bq,110,15,110,16" dtype_id="7">
            <const loc="bq,110,17,110,18" name="0.0" dtype_id="7"/>
            <varref loc="bq,110,1,110,14" name="clkin_period1" dtype_id="7"/>
          </assign>
          <assign loc="bq,111,15,111,16" dtype_id="7">
            <const loc="bq,111,17,111,18" name="0.0" dtype_id="7"/>
            <varref loc="bq,111,1,111,14" name="clkout_period" dtype_id="7"/>
          </assign>
          <assign loc="bq,112,12,112,13" dtype_id="3">
            <const loc="bq,112,14,112,18" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bq,112,1,112,11" name="clk_effect" dtype_id="3"/>
          </assign>
          <assign loc="bq,113,13,113,14" dtype_id="3">
            <const loc="bq,113,15,113,19" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bq,113,1,113,12" name="oclk_effect" dtype_id="3"/>
          </assign>
          <assign loc="bq,114,12,114,13" dtype_id="3">
            <const loc="bq,114,14,114,18" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bq,114,1,114,11" name="oclk_build" dtype_id="3"/>
          </assign>
          <assign loc="bq,115,11,115,12" dtype_id="3">
            <const loc="bq,115,13,115,17" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bq,115,1,115,10" name="clkfb_reg" dtype_id="3"/>
          </assign>
          <assign loc="bq,116,8,116,9" dtype_id="3">
            <const loc="bq,116,10,116,14" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bq,116,1,116,7" name="clkout" dtype_id="3"/>
          </assign>
          <assign loc="bq,117,9,117,10" dtype_id="3">
            <const loc="bq,117,11,117,15" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bq,117,1,117,8" name="clk_out" dtype_id="3"/>
          </assign>
          <assign loc="bq,118,7,118,8" dtype_id="3">
            <const loc="bq,118,9,118,13" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bq,118,1,118,6" name="clkfb" dtype_id="3"/>
          </assign>
          <assign loc="bq,119,9,119,10" dtype_id="3">
            <const loc="bq,119,11,119,15" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bq,119,1,119,8" name="clkoutp" dtype_id="3"/>
          </assign>
          <assign loc="bq,120,12,120,13" dtype_id="3">
            <const loc="bq,120,14,120,18" name="1&apos;h1" dtype_id="3"/>
            <varref loc="bq,120,1,120,11" name="clkin_init" dtype_id="3"/>
          </assign>
          <assign loc="bq,121,13,121,14" dtype_id="3">
            <const loc="bq,121,15,121,19" name="1&apos;h1" dtype_id="3"/>
            <varref loc="bq,121,1,121,12" name="fb_clk_init" dtype_id="3"/>
          </assign>
          <assign loc="bq,122,12,122,13" dtype_id="3">
            <const loc="bq,122,14,122,18" name="1&apos;h1" dtype_id="3"/>
            <varref loc="bq,122,1,122,11" name="clkfb_init" dtype_id="3"/>
          </assign>
          <assign loc="bq,123,8,123,9" dtype_id="7">
            <const loc="bq,123,10,123,13" name="0.0" dtype_id="7"/>
            <varref loc="bq,123,1,123,7" name="FB_dly" dtype_id="7"/>
          </assign>
          <assign loc="bq,124,9,124,10" dtype_id="7">
            <const loc="bq,124,11,124,14" name="0.0" dtype_id="7"/>
            <varref loc="bq,124,1,124,8" name="FB_dly0" dtype_id="7"/>
          </assign>
          <assign loc="bq,125,15,125,16" dtype_id="7">
            <const loc="bq,125,17,125,20" name="0.0" dtype_id="7"/>
            <varref loc="bq,125,1,125,14" name="clkin_curtime" dtype_id="7"/>
          </assign>
          <assign loc="bq,126,15,126,16" dtype_id="7">
            <const loc="bq,126,17,126,20" name="0.0" dtype_id="7"/>
            <varref loc="bq,126,1,126,14" name="clkfb_curtime" dtype_id="7"/>
          </assign>
          <assign loc="bq,127,10,127,11" dtype_id="3">
            <const loc="bq,127,12,127,13" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bq,127,1,127,9" name="lock_reg" dtype_id="3"/>
          </assign>
          <assign loc="bq,128,11,128,12" dtype_id="3">
            <const loc="bq,128,12,128,13" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bq,128,1,128,11" name="clk_ps_reg" dtype_id="3"/>
          </assign>
          <assign loc="bq,129,12,129,13" dtype_id="3">
            <const loc="bq,129,13,129,14" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bq,129,1,129,12" name="clk_ps_reg0" dtype_id="3"/>
          </assign>
          <assign loc="bq,130,15,130,16" dtype_id="3">
            <const loc="bq,130,16,130,17" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bq,130,1,130,15" name="clkout_div_reg" dtype_id="3"/>
          </assign>
          <assign loc="bq,131,8,131,9" dtype_id="1">
            <const loc="bq,131,9,131,10" name="32&apos;sh0" dtype_id="2"/>
            <varref loc="bq,131,1,131,8" name="cnt_div" dtype_id="1"/>
          </assign>
          <assign loc="bq,132,11,132,12" dtype_id="3">
            <const loc="bq,132,13,132,17" name="1&apos;h1" dtype_id="3"/>
            <varref loc="bq,132,1,132,10" name="div3_init" dtype_id="3"/>
          </assign>
          <assign loc="bq,133,9,133,10" dtype_id="1">
            <const loc="bq,133,10,133,11" name="32&apos;sh0" dtype_id="2"/>
            <varref loc="bq,133,1,133,9" name="cnt_div3" dtype_id="1"/>
          </assign>
          <assign loc="bq,134,9,134,10" dtype_id="3">
            <const loc="bq,134,10,134,11" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bq,134,1,134,9" name="div3_reg" dtype_id="3"/>
          </assign>
          <assign loc="bq,135,7,135,8" dtype_id="7">
            <const loc="bq,135,9,135,12" name="0.0" dtype_id="7"/>
            <varref loc="bq,135,1,135,6" name="f_dly" dtype_id="7"/>
          </assign>
          <assign loc="bq,136,8,136,9" dtype_id="7">
            <const loc="bq,136,10,136,13" name="0.0" dtype_id="7"/>
            <varref loc="bq,136,1,136,7" name="ps_dly" dtype_id="7"/>
          </assign>
        </begin>
      </initial>
      <always loc="bq,143,1,143,7">
        <sentree loc="bq,143,8,143,9">
          <senitem loc="bq,143,10,143,17" edgeType="POS">
            <varref loc="bq,143,18,143,23" name="CLKIN" dtype_id="3"/>
          </senitem>
          <senitem loc="bq,143,27,143,34" edgeType="NEG">
            <varref loc="bq,143,35,143,41" name="resetn" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bq,143,43,143,48">
          <if loc="bq,144,5,144,7">
            <varref loc="bq,144,9,144,15" name="resetn" dtype_id="3"/>
            <begin>
              <begin loc="bq,147,14,147,19">
                <assigndly loc="bq,148,17,148,19" dtype_id="7">
                  <varref loc="bq,148,20,148,27" name="curtime" dtype_id="7"/>
                  <varref loc="bq,148,9,148,16" name="pretime" dtype_id="7"/>
                </assigndly>
                <assigndly loc="bq,149,17,149,19" dtype_id="7">
                  <timed loc="bq,149,20,149,29" dtype_id="7"/>
                  <varref loc="bq,149,9,149,16" name="curtime" dtype_id="7"/>
                </assigndly>
                <if loc="bq,151,9,151,11">
                  <gtd loc="bq,151,19,151,20" dtype_id="3">
                    <varref loc="bq,151,12,151,19" name="pretime" dtype_id="7"/>
                    <const loc="bq,151,20,151,21" name="0.0" dtype_id="7"/>
                  </gtd>
                  <begin>
                    <begin loc="bq,151,23,151,28">
                      <assigndly loc="bq,152,32,152,34" dtype_id="7">
                        <subd loc="bq,152,43,152,44" dtype_id="7">
                          <varref loc="bq,152,35,152,42" name="curtime" dtype_id="7"/>
                          <varref loc="bq,152,46,152,53" name="pretime" dtype_id="7"/>
                        </subd>
                        <arraysel loc="bq,152,28,152,29" dtype_id="7">
                          <varref loc="bq,152,17,152,28" name="clkin_cycle" dtype_id="123"/>
                          <const loc="bq,152,29,152,30" name="3&apos;h0" dtype_id="22"/>
                        </arraysel>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <if loc="bq,155,9,155,11">
                  <gtd loc="bq,155,27,155,28" dtype_id="3">
                    <arraysel loc="bq,155,23,155,24" dtype_id="7">
                      <varref loc="bq,155,12,155,23" name="clkin_cycle" dtype_id="123"/>
                      <const loc="bq,155,24,155,25" name="3&apos;h0" dtype_id="22"/>
                    </arraysel>
                    <const loc="bq,155,29,155,30" name="0.0" dtype_id="7"/>
                  </gtd>
                  <begin>
                    <begin loc="bq,155,32,155,37">
                      <assigndly loc="bq,156,28,156,30" dtype_id="7">
                        <arraysel loc="bq,156,42,156,43" dtype_id="7">
                          <varref loc="bq,156,31,156,42" name="clkin_cycle" dtype_id="123"/>
                          <const loc="bq,156,43,156,44" name="3&apos;h0" dtype_id="22"/>
                        </arraysel>
                        <arraysel loc="bq,156,24,156,25" dtype_id="7">
                          <varref loc="bq,156,13,156,24" name="clkin_cycle" dtype_id="123"/>
                          <const loc="bq,156,25,156,26" name="3&apos;h1" dtype_id="22"/>
                        </arraysel>
                      </assigndly>
                      <assigndly loc="bq,157,32,157,34" dtype_id="7">
                        <arraysel loc="bq,157,46,157,47" dtype_id="7">
                          <varref loc="bq,157,35,157,46" name="clkin_cycle" dtype_id="123"/>
                          <const loc="bq,157,47,157,48" name="3&apos;h1" dtype_id="22"/>
                        </arraysel>
                        <arraysel loc="bq,157,28,157,29" dtype_id="7">
                          <varref loc="bq,157,17,157,28" name="clkin_cycle" dtype_id="123"/>
                          <const loc="bq,157,29,157,30" name="3&apos;h2" dtype_id="22"/>
                        </arraysel>
                      </assigndly>
                      <assigndly loc="bq,158,32,158,34" dtype_id="7">
                        <arraysel loc="bq,158,46,158,47" dtype_id="7">
                          <varref loc="bq,158,35,158,46" name="clkin_cycle" dtype_id="123"/>
                          <const loc="bq,158,47,158,48" name="3&apos;h2" dtype_id="22"/>
                        </arraysel>
                        <arraysel loc="bq,158,28,158,29" dtype_id="7">
                          <varref loc="bq,158,17,158,28" name="clkin_cycle" dtype_id="123"/>
                          <const loc="bq,158,29,158,30" name="3&apos;h3" dtype_id="22"/>
                        </arraysel>
                      </assigndly>
                      <assigndly loc="bq,159,28,159,30" dtype_id="7">
                        <arraysel loc="bq,159,42,159,43" dtype_id="7">
                          <varref loc="bq,159,31,159,42" name="clkin_cycle" dtype_id="123"/>
                          <const loc="bq,159,43,159,44" name="3&apos;h3" dtype_id="22"/>
                        </arraysel>
                        <arraysel loc="bq,159,24,159,25" dtype_id="7">
                          <varref loc="bq,159,13,159,24" name="clkin_cycle" dtype_id="123"/>
                          <const loc="bq,159,25,159,26" name="3&apos;h4" dtype_id="22"/>
                        </arraysel>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <if loc="bq,162,9,162,11">
                  <gtd loc="bq,162,28,162,29" dtype_id="3">
                    <arraysel loc="bq,162,24,162,25" dtype_id="7">
                      <varref loc="bq,162,13,162,24" name="clkin_cycle" dtype_id="123"/>
                      <const loc="bq,162,25,162,26" name="3&apos;h0" dtype_id="22"/>
                    </arraysel>
                    <const loc="bq,162,30,162,31" name="0.0" dtype_id="7"/>
                  </gtd>
                  <begin>
                    <begin loc="bq,162,33,162,38">
                      <if loc="bq,163,13,163,15">
                        <and loc="bq,163,102,163,104" dtype_id="3">
                          <and loc="bq,163,57,163,59" dtype_id="3">
                            <ltd loc="bq,163,49,163,50" dtype_id="3">
                              <subd loc="bq,163,33,163,34" dtype_id="7">
                                <arraysel loc="bq,163,29,163,30" dtype_id="7">
                                  <varref loc="bq,163,18,163,29" name="clkin_cycle" dtype_id="123"/>
                                  <const loc="bq,163,30,163,31" name="3&apos;h0" dtype_id="22"/>
                                </arraysel>
                                <varref loc="bq,163,35,163,48" name="clkin_period1" dtype_id="7"/>
                              </subd>
                              <const loc="bq,163,51,163,55" name="0.01" dtype_id="7"/>
                            </ltd>
                            <gtd loc="bq,163,92,163,93" dtype_id="3">
                              <subd loc="bq,163,76,163,77" dtype_id="7">
                                <arraysel loc="bq,163,72,163,73" dtype_id="7">
                                  <varref loc="bq,163,61,163,72" name="clkin_cycle" dtype_id="123"/>
                                  <const loc="bq,163,73,163,74" name="3&apos;h0" dtype_id="22"/>
                                </arraysel>
                                <varref loc="bq,163,78,163,91" name="clkin_period1" dtype_id="7"/>
                              </subd>
                              <const loc="bq,163,94,163,95" name="-0.01" dtype_id="7"/>
                            </gtd>
                          </and>
                          <not loc="bq,163,105,163,106" dtype_id="3">
                            <varref loc="bq,163,106,163,120" name="div_dyn_change" dtype_id="3"/>
                          </not>
                        </and>
                        <begin>
                          <begin loc="bq,163,123,163,128">
                            <assigndly loc="bq,164,28,164,30" dtype_id="3">
                              <const loc="bq,164,31,164,35" name="1&apos;h1" dtype_id="3"/>
                              <varref loc="bq,164,17,164,27" name="clk_effect" dtype_id="3"/>
                            </assigndly>
                            <assigndly loc="bq,165,30,165,32" dtype_id="7">
                              <varref loc="bq,165,33,165,46" name="clkin_period1" dtype_id="7"/>
                              <varref loc="bq,165,17,165,29" name="clkin_period" dtype_id="7"/>
                            </assigndly>
                          </begin>
                        </begin>
                        <begin>
                          <begin loc="bq,166,22,166,27">
                            <assigndly loc="bq,167,28,167,30" dtype_id="3">
                              <const loc="bq,167,31,167,35" name="1&apos;h0" dtype_id="3"/>
                              <varref loc="bq,167,17,167,27" name="clk_effect" dtype_id="3"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="bq,144,17,144,22">
                <assigndly loc="bq,145,20,145,22" dtype_id="3">
                  <const loc="bq,145,23,145,27" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bq,145,9,145,19" name="clk_effect" dtype_id="3"/>
                </assigndly>
                <assigndly loc="bq,146,24,146,26" dtype_id="7">
                  <const loc="bq,146,27,146,28" name="0.0" dtype_id="7"/>
                  <arraysel loc="bq,146,20,146,21" dtype_id="7">
                    <varref loc="bq,146,9,146,20" name="clkin_cycle" dtype_id="123"/>
                    <const loc="bq,146,21,146,22" name="3&apos;h0" dtype_id="22"/>
                  </arraysel>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="bq,173,1,173,7">
        <sentree loc="bq,173,8,173,9">
          <senitem loc="bq,173,101,173,114" edgeType="CHANGED">
            <varref loc="bq,173,101,173,114" name="clkin_period1" dtype_id="7"/>
          </senitem>
          <senitem loc="bq,173,10,173,21" edgeType="CHANGED">
            <arraysel loc="bq,173,21,173,22" dtype_id="7">
              <varref loc="bq,173,10,173,21" name="clkin_cycle" dtype_id="123"/>
              <const loc="bq,173,22,173,23" name="3&apos;h0" dtype_id="22"/>
            </arraysel>
          </senitem>
          <senitem loc="bq,173,28,173,39" edgeType="CHANGED">
            <arraysel loc="bq,173,39,173,40" dtype_id="7">
              <varref loc="bq,173,28,173,39" name="clkin_cycle" dtype_id="123"/>
              <const loc="bq,173,40,173,41" name="3&apos;h1" dtype_id="22"/>
            </arraysel>
          </senitem>
          <senitem loc="bq,173,46,173,57" edgeType="CHANGED">
            <arraysel loc="bq,173,57,173,58" dtype_id="7">
              <varref loc="bq,173,46,173,57" name="clkin_cycle" dtype_id="123"/>
              <const loc="bq,173,58,173,59" name="3&apos;h2" dtype_id="22"/>
            </arraysel>
          </senitem>
          <senitem loc="bq,173,64,173,75" edgeType="CHANGED">
            <arraysel loc="bq,173,75,173,76" dtype_id="7">
              <varref loc="bq,173,64,173,75" name="clkin_cycle" dtype_id="123"/>
              <const loc="bq,173,76,173,77" name="3&apos;h3" dtype_id="22"/>
            </arraysel>
          </senitem>
          <senitem loc="bq,173,82,173,93" edgeType="CHANGED">
            <arraysel loc="bq,173,93,173,94" dtype_id="7">
              <varref loc="bq,173,82,173,93" name="clkin_cycle" dtype_id="123"/>
              <const loc="bq,173,94,173,95" name="3&apos;h4" dtype_id="22"/>
            </arraysel>
          </senitem>
        </sentree>
        <begin loc="bq,173,116,173,121">
          <if loc="bq,174,5,174,7">
            <neqd loc="bq,174,22,174,24" dtype_id="3">
              <arraysel loc="bq,174,19,174,20" dtype_id="7">
                <varref loc="bq,174,8,174,19" name="clkin_cycle" dtype_id="123"/>
                <const loc="bq,174,20,174,21" name="3&apos;h0" dtype_id="22"/>
              </arraysel>
              <varref loc="bq,174,24,174,37" name="clkin_period1" dtype_id="7"/>
            </neqd>
            <begin>
              <begin loc="bq,174,39,174,44">
                <assigndly loc="bq,175,31,175,33" dtype_id="7">
                  <divd loc="bq,175,110,175,111" dtype_id="7">
                    <addd loc="bq,175,94,175,95" dtype_id="7">
                      <addd loc="bq,175,79,175,80" dtype_id="7">
                        <addd loc="bq,175,64,175,65" dtype_id="7">
                          <addd loc="bq,175,49,175,50" dtype_id="7">
                            <arraysel loc="bq,175,46,175,47" dtype_id="7">
                              <varref loc="bq,175,35,175,46" name="clkin_cycle" dtype_id="123"/>
                              <const loc="bq,175,47,175,48" name="3&apos;h0" dtype_id="22"/>
                            </arraysel>
                            <arraysel loc="bq,175,61,175,62" dtype_id="7">
                              <varref loc="bq,175,50,175,61" name="clkin_cycle" dtype_id="123"/>
                              <const loc="bq,175,62,175,63" name="3&apos;h1" dtype_id="22"/>
                            </arraysel>
                          </addd>
                          <arraysel loc="bq,175,76,175,77" dtype_id="7">
                            <varref loc="bq,175,65,175,76" name="clkin_cycle" dtype_id="123"/>
                            <const loc="bq,175,77,175,78" name="3&apos;h2" dtype_id="22"/>
                          </arraysel>
                        </addd>
                        <arraysel loc="bq,175,91,175,92" dtype_id="7">
                          <varref loc="bq,175,80,175,91" name="clkin_cycle" dtype_id="123"/>
                          <const loc="bq,175,92,175,93" name="3&apos;h3" dtype_id="22"/>
                        </arraysel>
                      </addd>
                      <arraysel loc="bq,175,106,175,107" dtype_id="7">
                        <varref loc="bq,175,95,175,106" name="clkin_cycle" dtype_id="123"/>
                        <const loc="bq,175,107,175,108" name="3&apos;h4" dtype_id="22"/>
                      </arraysel>
                    </addd>
                    <const loc="bq,175,111,175,112" name="5.0" dtype_id="7"/>
                  </divd>
                  <varref loc="bq,175,17,175,30" name="clkin_period1" dtype_id="7"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="bq,193,1,193,7">
        <sentree loc="bq,193,8,193,9">
          <senitem loc="bq,193,10,193,17" edgeType="POS">
            <varref loc="bq,193,18,193,23" name="CLKIN" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bq,193,25,193,30">
          <assigndly loc="bq,194,19,194,21" dtype_id="21">
            <const loc="bq,194,22,194,34" name="6&apos;h1" dtype_id="21"/>
            <varref loc="bq,194,5,194,18" name="IDIV_SEL_reg1" dtype_id="21"/>
          </assigndly>
          <assigndly loc="bq,195,20,195,22" dtype_id="21">
            <const loc="bq,195,23,195,36" name="6&apos;h4" dtype_id="21"/>
            <varref loc="bq,195,5,195,19" name="FBDIV_SEL_reg1" dtype_id="21"/>
          </assigndly>
          <assigndly loc="bq,196,15,196,17" dtype_id="21">
            <varref loc="bq,196,18,196,23" name="ODSEL" dtype_id="21"/>
            <varref loc="bq,196,5,196,14" name="ODSEL_reg" dtype_id="21"/>
          </assigndly>
        </begin>
      </always>
      <always loc="bq,201,1,201,7">
        <sentree loc="bq,201,8,201,9">
          <senitem loc="bq,201,10,201,22" edgeType="CHANGED">
            <varref loc="bq,201,10,201,22" name="clkin_period" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="bq,201,57,201,62">
          <assign loc="bq,202,16,202,17" dtype_id="7">
            <muld loc="bq,202,33,202,34" dtype_id="7">
              <const loc="bq,202,19,202,32" name="4.0" dtype_id="7"/>
              <varref loc="bq,202,35,202,43" name="unit_div" dtype_id="7"/>
            </muld>
            <varref loc="bq,202,5,202,15" name="real_fbdiv" dtype_id="7"/>
          </assign>
          <assign loc="bq,203,19,203,20" dtype_id="7">
            <divd loc="bq,203,52,203,53" dtype_id="7">
              <muld loc="bq,203,36,203,37" dtype_id="7">
                <const loc="bq,203,38,203,50" name="1.0" dtype_id="7"/>
                <varref loc="bq,203,23,203,35" name="clkin_period" dtype_id="7"/>
              </muld>
              <varref loc="bq,203,54,203,64" name="real_fbdiv" dtype_id="7"/>
            </divd>
            <varref loc="bq,203,5,203,18" name="clkout_period" dtype_id="7"/>
          </assign>
          <assign loc="bq,204,18,204,19" dtype_id="7">
            <divd loc="bq,204,35,204,36" dtype_id="7">
              <varref loc="bq,204,21,204,34" name="clkout_period" dtype_id="7"/>
              <const loc="bq,204,37,204,38" name="2.0" dtype_id="7"/>
            </divd>
            <varref loc="bq,204,5,204,17" name="tclkout_half" dtype_id="7"/>
          </assign>
        </begin>
      </always>
      <var loc="bq,207,10,207,23" name="clk_tlock_cur" dtype_id="7" vartype="real" origName="clk_tlock_cur"/>
      <var loc="bq,208,10,208,19" name="max_tlock" dtype_id="7" vartype="real" origName="max_tlock"/>
      <var loc="bq,209,5,209,13" name="cnt_lock" dtype_id="1" vartype="int" origName="cnt_lock"/>
      <initial loc="bq,210,1,210,8">
        <begin loc="bq,210,9,210,14">
          <assign loc="bq,211,19,211,20" dtype_id="7">
            <const loc="bq,211,21,211,24" name="0.0" dtype_id="7"/>
            <varref loc="bq,211,5,211,18" name="clk_tlock_cur" dtype_id="7"/>
          </assign>
          <assign loc="bq,212,15,212,16" dtype_id="7">
            <const loc="bq,212,17,212,20" name="0.0" dtype_id="7"/>
            <varref loc="bq,212,5,212,14" name="max_tlock" dtype_id="7"/>
          </assign>
          <assign loc="bq,213,14,213,15" dtype_id="1">
            <const loc="bq,213,16,213,17" name="32&apos;sh0" dtype_id="2"/>
            <varref loc="bq,213,5,213,13" name="cnt_lock" dtype_id="1"/>
          </assign>
        </begin>
      </initial>
      <always loc="bq,217,1,217,7">
        <sentree loc="bq,217,8,217,9">
          <senitem loc="bq,217,10,217,17" edgeType="POS">
            <varref loc="bq,217,18,217,23" name="CLKIN" dtype_id="3"/>
          </senitem>
          <senitem loc="bq,217,27,217,34" edgeType="NEG">
            <varref loc="bq,217,35,217,41" name="resetn" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bq,217,43,217,48">
          <if loc="bq,218,5,218,7">
            <varref loc="bq,218,9,218,15" name="resetn" dtype_id="3"/>
            <begin>
              <begin loc="bq,220,14,220,19">
                <if loc="bq,221,9,221,11">
                  <and loc="bq,221,34,221,36" dtype_id="3">
                    <gted loc="bq,221,28,221,30" dtype_id="3">
                      <arraysel loc="bq,221,24,221,25" dtype_id="7">
                        <varref loc="bq,221,13,221,24" name="clkin_cycle" dtype_id="123"/>
                        <const loc="bq,221,25,221,26" name="3&apos;h0" dtype_id="22"/>
                      </arraysel>
                      <const loc="bq,221,31,221,32" name="2.0" dtype_id="7"/>
                    </gted>
                    <lted loc="bq,221,53,221,55" dtype_id="3">
                      <arraysel loc="bq,221,49,221,50" dtype_id="7">
                        <varref loc="bq,221,38,221,49" name="clkin_cycle" dtype_id="123"/>
                        <const loc="bq,221,50,221,51" name="3&apos;h0" dtype_id="22"/>
                      </arraysel>
                      <const loc="bq,221,56,221,58" name="40.0" dtype_id="7"/>
                    </lted>
                  </and>
                  <begin>
                    <begin loc="bq,221,61,221,66">
                      <assigndly loc="bq,222,23,222,25" dtype_id="7">
                        <const loc="bq,222,26,222,31" name="50000.0" dtype_id="7"/>
                        <varref loc="bq,222,13,222,22" name="max_tlock" dtype_id="7"/>
                      </assigndly>
                    </begin>
                  </begin>
                  <begin>
                    <if loc="bq,223,18,223,20">
                      <and loc="bq,223,44,223,46" dtype_id="3">
                        <gtd loc="bq,223,38,223,39" dtype_id="3">
                          <arraysel loc="bq,223,34,223,35" dtype_id="7">
                            <varref loc="bq,223,23,223,34" name="clkin_cycle" dtype_id="123"/>
                            <const loc="bq,223,35,223,36" name="3&apos;h0" dtype_id="22"/>
                          </arraysel>
                          <const loc="bq,223,40,223,42" name="40.0" dtype_id="7"/>
                        </gtd>
                        <lted loc="bq,223,63,223,65" dtype_id="3">
                          <arraysel loc="bq,223,59,223,60" dtype_id="7">
                            <varref loc="bq,223,48,223,59" name="clkin_cycle" dtype_id="123"/>
                            <const loc="bq,223,60,223,61" name="3&apos;h0" dtype_id="22"/>
                          </arraysel>
                          <const loc="bq,223,66,223,69" name="500.0" dtype_id="7"/>
                        </lted>
                      </and>
                      <begin>
                        <begin loc="bq,223,72,223,77">
                          <assigndly loc="bq,224,23,224,25" dtype_id="7">
                            <const loc="bq,224,26,224,32" name="200000.0" dtype_id="7"/>
                            <varref loc="bq,224,13,224,22" name="max_tlock" dtype_id="7"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="bq,218,25,218,30">
                <assigndly loc="bq,219,19,219,21" dtype_id="7">
                  <const loc="bq,219,22,219,25" name="0.0" dtype_id="7"/>
                  <varref loc="bq,219,9,219,18" name="max_tlock" dtype_id="7"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="bq,229,1,229,7">
        <sentree loc="bq,229,8,229,9">
          <senitem loc="bq,229,10,229,17" edgeType="POS">
            <varref loc="bq,229,18,229,23" name="CLKIN" dtype_id="3"/>
          </senitem>
          <senitem loc="bq,229,27,229,34" edgeType="NEG">
            <varref loc="bq,229,35,229,41" name="resetn" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bq,229,43,229,48">
          <if loc="bq,230,5,230,7">
            <varref loc="bq,230,9,230,15" name="resetn" dtype_id="3"/>
            <begin>
              <begin loc="bq,233,14,233,19">
                <if loc="bq,234,9,234,11">
                  <varref loc="bq,234,12,234,22" name="clk_effect" dtype_id="3"/>
                  <begin>
                    <begin loc="bq,234,32,234,37">
                      <assigndly loc="bq,235,22,235,24" dtype_id="1">
                        <add loc="bq,235,34,235,35" dtype_id="1">
                          <const loc="bq,235,36,235,37" name="32&apos;sh1" dtype_id="2"/>
                          <varref loc="bq,235,25,235,33" name="cnt_lock" dtype_id="1"/>
                        </add>
                        <varref loc="bq,235,13,235,21" name="cnt_lock" dtype_id="1"/>
                      </assigndly>
                      <if loc="bq,237,13,237,15">
                        <gtd loc="bq,237,25,237,26" dtype_id="3">
                          <istord loc="bq,237,16,237,24" dtype_id="7">
                            <varref loc="bq,237,16,237,24" name="cnt_lock" dtype_id="1"/>
                          </istord>
                          <subd loc="bq,237,53,237,54" dtype_id="7">
                            <divd loc="bq,237,38,237,39" dtype_id="7">
                              <varref loc="bq,237,29,237,38" name="max_tlock" dtype_id="7"/>
                              <varref loc="bq,237,39,237,51" name="clkin_period" dtype_id="7"/>
                            </divd>
                            <const loc="bq,237,55,237,57" name="10.0" dtype_id="7"/>
                          </subd>
                        </gtd>
                        <begin>
                          <begin loc="bq,237,60,237,65">
                            <assigndly loc="bq,238,29,238,31" dtype_id="3">
                              <const loc="bq,238,32,238,36" name="1&apos;h1" dtype_id="3"/>
                              <varref loc="bq,238,17,238,28" name="oclk_effect" dtype_id="3"/>
                            </assigndly>
                          </begin>
                        </begin>
                        <begin>
                          <begin loc="bq,239,22,239,27">
                            <assigndly loc="bq,240,29,240,31" dtype_id="3">
                              <const loc="bq,240,32,240,36" name="1&apos;h0" dtype_id="3"/>
                              <varref loc="bq,240,17,240,28" name="oclk_effect" dtype_id="3"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                      <if loc="bq,243,13,243,15">
                        <gtd loc="bq,243,25,243,26" dtype_id="3">
                          <istord loc="bq,243,16,243,24" dtype_id="7">
                            <varref loc="bq,243,16,243,24" name="cnt_lock" dtype_id="1"/>
                          </istord>
                          <divd loc="bq,243,37,243,38" dtype_id="7">
                            <varref loc="bq,243,28,243,37" name="max_tlock" dtype_id="7"/>
                            <varref loc="bq,243,38,243,50" name="clkin_period" dtype_id="7"/>
                          </divd>
                        </gtd>
                        <begin>
                          <begin loc="bq,243,53,243,58">
                            <assigndly loc="bq,244,26,244,28" dtype_id="3">
                              <const loc="bq,244,29,244,33" name="1&apos;h1" dtype_id="3"/>
                              <varref loc="bq,244,17,244,25" name="lock_reg" dtype_id="3"/>
                            </assigndly>
                          </begin>
                        </begin>
                        <begin>
                          <begin loc="bq,245,22,245,27">
                            <assigndly loc="bq,246,26,246,28" dtype_id="3">
                              <const loc="bq,246,29,246,33" name="1&apos;h0" dtype_id="3"/>
                              <varref loc="bq,246,17,246,25" name="lock_reg" dtype_id="3"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="bq,248,18,248,23">
                      <assigndly loc="bq,249,25,249,27" dtype_id="3">
                        <const loc="bq,249,28,249,32" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="bq,249,13,249,24" name="oclk_effect" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="bq,250,22,250,24" dtype_id="1">
                        <const loc="bq,250,25,250,26" name="32&apos;sh0" dtype_id="2"/>
                        <varref loc="bq,250,13,250,21" name="cnt_lock" dtype_id="1"/>
                      </assigndly>
                      <assigndly loc="bq,251,22,251,24" dtype_id="3">
                        <const loc="bq,251,25,251,29" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="bq,251,13,251,21" name="lock_reg" dtype_id="3"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="bq,230,25,230,30">
                <assigndly loc="bq,231,18,231,20" dtype_id="3">
                  <const loc="bq,231,21,231,25" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bq,231,9,231,17" name="lock_reg" dtype_id="3"/>
                </assigndly>
                <assigndly loc="bq,232,21,232,23" dtype_id="3">
                  <const loc="bq,232,24,232,28" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bq,232,9,232,20" name="oclk_effect" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="bq,257,1,257,7">
        <sentree loc="bq,257,8,257,9">
          <senitem loc="bq,257,10,257,17" edgeType="POS">
            <varref loc="bq,257,18,257,23" name="CLKIN" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bq,257,25,257,30">
          <if loc="bq,258,5,258,7">
            <varref loc="bq,258,9,258,19" name="clkin_init" dtype_id="3"/>
            <begin>
              <begin loc="bq,258,29,258,34">
                <assign loc="bq,259,22,259,23" dtype_id="7">
                  <timed loc="bq,259,23,259,32" dtype_id="7"/>
                  <varref loc="bq,259,9,259,22" name="clkin_curtime" dtype_id="7"/>
                </assign>
                <assign loc="bq,260,20,260,21" dtype_id="3">
                  <const loc="bq,260,22,260,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bq,260,9,260,19" name="clkin_init" dtype_id="3"/>
                </assign>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="bq,264,1,264,7">
        <sentree loc="bq,264,8,264,9">
          <senitem loc="bq,264,10,264,17" edgeType="POS">
            <varref loc="bq,264,18,264,23" name="CLKFB" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bq,264,25,264,30">
          <if loc="bq,265,5,265,7">
            <varref loc="bq,265,9,265,20" name="fb_clk_init" dtype_id="3"/>
            <begin>
              <begin loc="bq,265,30,265,35">
                <assign loc="bq,266,22,266,23" dtype_id="7">
                  <timed loc="bq,266,23,266,32" dtype_id="7"/>
                  <varref loc="bq,266,9,266,22" name="clkfb_curtime" dtype_id="7"/>
                </assign>
                <assign loc="bq,267,21,267,22" dtype_id="3">
                  <const loc="bq,267,23,267,27" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bq,267,9,267,20" name="fb_clk_init" dtype_id="3"/>
                </assign>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="bq,271,1,271,7">
        <sentree loc="bq,271,8,271,9">
          <senitem loc="bq,271,10,271,15" edgeType="CHANGED">
            <varref loc="bq,271,10,271,15" name="CLKFB" dtype_id="3"/>
          </senitem>
          <senitem loc="bq,271,19,271,24" edgeType="CHANGED">
            <varref loc="bq,271,19,271,24" name="CLKIN" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bq,271,26,271,31">
          <if loc="bq,272,5,272,7">
            <and loc="bq,272,29,272,31" dtype_id="3">
              <gtd loc="bq,272,24,272,25" dtype_id="3">
                <varref loc="bq,272,10,272,23" name="clkfb_curtime" dtype_id="7"/>
                <const loc="bq,272,26,272,27" name="0.0" dtype_id="7"/>
              </gtd>
              <gtd loc="bq,272,47,272,48" dtype_id="3">
                <varref loc="bq,272,33,272,46" name="clkin_curtime" dtype_id="7"/>
                <const loc="bq,272,49,272,50" name="0.0" dtype_id="7"/>
              </gtd>
            </and>
            <begin>
              <begin loc="bq,272,53,272,58">
                <assign loc="bq,273,17,273,18" dtype_id="7">
                  <subd loc="bq,273,33,273,34" dtype_id="7">
                    <varref loc="bq,273,19,273,32" name="clkfb_curtime" dtype_id="7"/>
                    <varref loc="bq,273,35,273,48" name="clkin_curtime" dtype_id="7"/>
                  </subd>
                  <varref loc="bq,273,9,273,16" name="FB_dly0" dtype_id="7"/>
                </assign>
                <if loc="bq,274,9,274,11">
                  <and loc="bq,274,28,274,30" dtype_id="3">
                    <gted loc="bq,274,22,274,24" dtype_id="3">
                      <varref loc="bq,274,14,274,21" name="FB_dly0" dtype_id="7"/>
                      <const loc="bq,274,25,274,26" name="0.0" dtype_id="7"/>
                    </gted>
                    <gtd loc="bq,274,47,274,48" dtype_id="3">
                      <arraysel loc="bq,274,43,274,44" dtype_id="7">
                        <varref loc="bq,274,32,274,43" name="clkin_cycle" dtype_id="123"/>
                        <const loc="bq,274,44,274,45" name="3&apos;h0" dtype_id="22"/>
                      </arraysel>
                      <const loc="bq,274,49,274,50" name="0.0" dtype_id="7"/>
                    </gtd>
                  </and>
                  <begin>
                    <begin loc="bq,274,53,274,58">
                      <assign loc="bq,275,25,275,26" dtype_id="41">
                        <rtoirounds loc="bq,275,27,275,30" dtype_id="1">
                          <divd loc="bq,275,40,275,41" dtype_id="7">
                            <varref loc="bq,275,32,275,39" name="FB_dly0" dtype_id="7"/>
                            <arraysel loc="bq,275,54,275,55" dtype_id="7">
                              <varref loc="bq,275,43,275,54" name="clkin_cycle" dtype_id="123"/>
                              <const loc="bq,275,55,275,56" name="3&apos;h0" dtype_id="22"/>
                            </arraysel>
                          </divd>
                        </rtoirounds>
                        <varref loc="bq,275,13,275,24" name="multi_clkin" dtype_id="41"/>
                      </assign>
                      <assign loc="bq,276,20,276,21" dtype_id="7">
                        <subd loc="bq,276,37,276,38" dtype_id="7">
                          <arraysel loc="bq,276,33,276,34" dtype_id="7">
                            <varref loc="bq,276,22,276,33" name="clkin_cycle" dtype_id="123"/>
                            <const loc="bq,276,34,276,35" name="3&apos;h0" dtype_id="22"/>
                          </arraysel>
                          <subd loc="bq,276,48,276,49" dtype_id="7">
                            <varref loc="bq,276,40,276,47" name="FB_dly0" dtype_id="7"/>
                            <muld loc="bq,276,67,276,68" dtype_id="7">
                              <arraysel loc="bq,276,62,276,63" dtype_id="7">
                                <varref loc="bq,276,51,276,62" name="clkin_cycle" dtype_id="123"/>
                                <const loc="bq,276,63,276,64" name="3&apos;h0" dtype_id="22"/>
                              </arraysel>
                              <istord loc="bq,276,69,276,80" dtype_id="7">
                                <varref loc="bq,276,69,276,80" name="multi_clkin" dtype_id="41"/>
                              </istord>
                            </muld>
                          </subd>
                        </subd>
                        <varref loc="bq,276,13,276,19" name="FB_dly" dtype_id="7"/>
                      </assign>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="bq,282,1,282,7">
        <sentree loc="bq,282,8,282,9">
          <senitem loc="bq,282,10,282,19" edgeType="CHANGED">
            <varref loc="bq,282,10,282,19" name="clkfb_reg" dtype_id="3"/>
          </senitem>
          <senitem loc="bq,282,23,282,34" edgeType="CHANGED">
            <varref loc="bq,282,23,282,34" name="oclk_effect" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bq,282,36,282,41">
          <if loc="bq,283,5,283,7">
            <varref loc="bq,283,8,283,19" name="oclk_effect" dtype_id="3"/>
            <begin>
              <begin loc="bq,286,10,286,15">
                <if loc="bq,287,9,287,11">
                  <varref loc="bq,287,12,287,22" name="clkfb_init" dtype_id="3"/>
                  <begin>
                    <begin loc="bq,287,32,287,37">
                      <assigndly loc="bq,288,23,288,25" dtype_id="3">
                        <const loc="bq,288,26,288,30" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="bq,288,13,288,22" name="clkfb_reg" dtype_id="3"/>
                      </assigndly>
                      <assign loc="bq,289,24,289,25" dtype_id="3">
                        <const loc="bq,289,26,289,30" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="bq,289,13,289,23" name="clkfb_init" dtype_id="3"/>
                      </assign>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="bq,291,14,291,19">
                      <assigndly loc="bq,292,23,292,25" dtype_id="3">
                        <not loc="bq,292,40,292,41" dtype_id="3">
                          <varref loc="bq,292,41,292,50" name="clkfb_reg" dtype_id="3"/>
                        </not>
                        <varref loc="bq,292,13,292,22" name="clkfb_reg" dtype_id="3"/>
                        <delay loc="bq,292,26,292,27">
                          <varref loc="bq,292,27,292,39" name="tclkout_half" dtype_id="7"/>
                        </delay>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="bq,283,29,283,34">
                <assign loc="bq,284,19,284,20" dtype_id="3">
                  <const loc="bq,284,21,284,25" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bq,284,9,284,18" name="clkfb_reg" dtype_id="3"/>
                </assign>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="bq,297,1,297,7">
        <sentree loc="bq,297,8,297,9">
          <senitem loc="bq,297,10,297,19" edgeType="CHANGED">
            <varref loc="bq,297,10,297,19" name="clkfb_reg" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bq,297,21,297,26">
          <begin loc="bq,298,34,298,39">
            <assigndly loc="bq,299,15,299,17" dtype_id="3">
              <varref loc="bq,299,18,299,27" name="clkfb_reg" dtype_id="3"/>
              <varref loc="bq,299,9,299,14" name="clkfb" dtype_id="3"/>
            </assigndly>
          </begin>
        </begin>
      </always>
      <always loc="bq,305,1,305,7">
        <sentree loc="bq,305,8,305,9">
          <senitem loc="bq,305,10,305,17" edgeType="POS">
            <varref loc="bq,305,18,305,23" name="clkfb" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bq,305,25,305,30">
          <assigndly loc="bq,306,12,306,14" dtype_id="3">
            <const loc="bq,306,15,306,19" name="1&apos;h1" dtype_id="3"/>
            <varref loc="bq,306,5,306,11" name="clkout" dtype_id="3"/>
          </assigndly>
          <delay loc="bq,307,5,307,6">
            <varref loc="bq,307,6,307,22" name="tclkout_half_new" dtype_id="7"/>
            <assigndly loc="bq,308,12,308,14" dtype_id="3">
              <const loc="bq,308,15,308,19" name="1&apos;h0" dtype_id="3"/>
              <varref loc="bq,308,5,308,11" name="clkout" dtype_id="3"/>
            </assigndly>
          </delay>
        </begin>
      </always>
      <always loc="bq,311,1,311,7">
        <sentree loc="bq,311,8,311,9">
          <senitem loc="bq,311,10,311,15" edgeType="CHANGED">
            <varref loc="bq,311,10,311,15" name="CLKIN" dtype_id="3"/>
          </senitem>
          <senitem loc="bq,311,34,311,40" edgeType="CHANGED">
            <varref loc="bq,311,34,311,40" name="clkout" dtype_id="3"/>
          </senitem>
          <senitem loc="bq,311,19,311,30" edgeType="CHANGED">
            <varref loc="bq,311,19,311,30" name="oclk_effect" dtype_id="3"/>
          </senitem>
          <senitem loc="bq,311,44,311,50" edgeType="CHANGED">
            <varref loc="bq,311,44,311,50" name="resetn" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bq,311,52,311,57">
          <if loc="bq,312,5,312,7">
            <varref loc="bq,312,9,312,15" name="resetn" dtype_id="3"/>
            <begin>
              <begin loc="bq,316,10,316,15">
                <assigndly loc="bq,317,17,317,19" dtype_id="3">
                  <varref loc="bq,317,20,317,26" name="clkout" dtype_id="3"/>
                  <varref loc="bq,317,9,317,16" name="clk_out" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="bq,312,25,312,30">
                <assigndly loc="bq,313,17,313,19" dtype_id="3">
                  <const loc="bq,313,20,313,24" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bq,313,9,313,16" name="clk_out" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="bq,327,1,327,7">
        <begin loc="bq,327,13,327,18">
          <case loc="bq,328,5,328,9">
            <const loc="bq,328,11,328,19" name="&quot;0000&quot;" dtype_id="43"/>
            <caseitem loc="bq,329,19,329,20">
              <const loc="bq,329,13,329,19" name="&quot;0000&quot;" dtype_id="43"/>
              <assign loc="bq,329,30,329,31" dtype_id="7">
                <divd loc="bq,329,52,329,53" dtype_id="7">
                  <muld loc="bq,329,47,329,48" dtype_id="7">
                    <const loc="bq,329,50,329,51" name="0.0" dtype_id="7"/>
                    <varref loc="bq,329,33,329,46" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,329,53,329,55" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,329,21,329,29" name="ps_value" dtype_id="7"/>
              </assign>
            </caseitem>
            <caseitem loc="bq,330,19,330,20">
              <const loc="bq,330,13,330,19" name="&quot;0001&quot;" dtype_id="43"/>
              <assign loc="bq,330,30,330,31" dtype_id="7">
                <divd loc="bq,330,52,330,53" dtype_id="7">
                  <muld loc="bq,330,47,330,48" dtype_id="7">
                    <const loc="bq,330,50,330,51" name="1.0" dtype_id="7"/>
                    <varref loc="bq,330,33,330,46" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,330,53,330,55" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,330,21,330,29" name="ps_value" dtype_id="7"/>
              </assign>
            </caseitem>
            <caseitem loc="bq,331,19,331,20">
              <const loc="bq,331,13,331,19" name="&quot;0010&quot;" dtype_id="43"/>
              <assign loc="bq,331,30,331,31" dtype_id="7">
                <divd loc="bq,331,52,331,53" dtype_id="7">
                  <muld loc="bq,331,47,331,48" dtype_id="7">
                    <const loc="bq,331,50,331,51" name="2.0" dtype_id="7"/>
                    <varref loc="bq,331,33,331,46" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,331,53,331,55" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,331,21,331,29" name="ps_value" dtype_id="7"/>
              </assign>
            </caseitem>
            <caseitem loc="bq,332,19,332,20">
              <const loc="bq,332,13,332,19" name="&quot;0011&quot;" dtype_id="43"/>
              <assign loc="bq,332,30,332,31" dtype_id="7">
                <divd loc="bq,332,52,332,53" dtype_id="7">
                  <muld loc="bq,332,47,332,48" dtype_id="7">
                    <const loc="bq,332,50,332,51" name="3.0" dtype_id="7"/>
                    <varref loc="bq,332,33,332,46" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,332,53,332,55" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,332,21,332,29" name="ps_value" dtype_id="7"/>
              </assign>
            </caseitem>
            <caseitem loc="bq,333,19,333,20">
              <const loc="bq,333,13,333,19" name="&quot;0100&quot;" dtype_id="43"/>
              <assign loc="bq,333,30,333,31" dtype_id="7">
                <divd loc="bq,333,52,333,53" dtype_id="7">
                  <muld loc="bq,333,47,333,48" dtype_id="7">
                    <const loc="bq,333,50,333,51" name="4.0" dtype_id="7"/>
                    <varref loc="bq,333,33,333,46" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,333,53,333,55" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,333,21,333,29" name="ps_value" dtype_id="7"/>
              </assign>
            </caseitem>
            <caseitem loc="bq,334,19,334,20">
              <const loc="bq,334,13,334,19" name="&quot;0101&quot;" dtype_id="43"/>
              <assign loc="bq,334,30,334,31" dtype_id="7">
                <divd loc="bq,334,52,334,53" dtype_id="7">
                  <muld loc="bq,334,47,334,48" dtype_id="7">
                    <const loc="bq,334,50,334,51" name="5.0" dtype_id="7"/>
                    <varref loc="bq,334,33,334,46" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,334,53,334,55" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,334,21,334,29" name="ps_value" dtype_id="7"/>
              </assign>
            </caseitem>
            <caseitem loc="bq,335,19,335,20">
              <const loc="bq,335,13,335,19" name="&quot;0110&quot;" dtype_id="43"/>
              <assign loc="bq,335,30,335,31" dtype_id="7">
                <divd loc="bq,335,52,335,53" dtype_id="7">
                  <muld loc="bq,335,47,335,48" dtype_id="7">
                    <const loc="bq,335,50,335,51" name="6.0" dtype_id="7"/>
                    <varref loc="bq,335,33,335,46" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,335,53,335,55" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,335,21,335,29" name="ps_value" dtype_id="7"/>
              </assign>
            </caseitem>
            <caseitem loc="bq,336,19,336,20">
              <const loc="bq,336,13,336,19" name="&quot;0111&quot;" dtype_id="43"/>
              <assign loc="bq,336,30,336,31" dtype_id="7">
                <divd loc="bq,336,52,336,53" dtype_id="7">
                  <muld loc="bq,336,47,336,48" dtype_id="7">
                    <const loc="bq,336,50,336,51" name="7.0" dtype_id="7"/>
                    <varref loc="bq,336,33,336,46" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,336,53,336,55" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,336,21,336,29" name="ps_value" dtype_id="7"/>
              </assign>
            </caseitem>
            <caseitem loc="bq,337,19,337,20">
              <const loc="bq,337,13,337,19" name="&quot;1000&quot;" dtype_id="43"/>
              <assign loc="bq,337,30,337,31" dtype_id="7">
                <divd loc="bq,337,52,337,53" dtype_id="7">
                  <muld loc="bq,337,47,337,48" dtype_id="7">
                    <const loc="bq,337,50,337,51" name="8.0" dtype_id="7"/>
                    <varref loc="bq,337,33,337,46" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,337,53,337,55" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,337,21,337,29" name="ps_value" dtype_id="7"/>
              </assign>
            </caseitem>
            <caseitem loc="bq,338,19,338,20">
              <const loc="bq,338,13,338,19" name="&quot;1001&quot;" dtype_id="43"/>
              <assign loc="bq,338,30,338,31" dtype_id="7">
                <divd loc="bq,338,52,338,53" dtype_id="7">
                  <muld loc="bq,338,47,338,48" dtype_id="7">
                    <const loc="bq,338,50,338,51" name="9.0" dtype_id="7"/>
                    <varref loc="bq,338,33,338,46" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,338,53,338,55" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,338,21,338,29" name="ps_value" dtype_id="7"/>
              </assign>
            </caseitem>
            <caseitem loc="bq,339,19,339,20">
              <const loc="bq,339,13,339,19" name="&quot;1010&quot;" dtype_id="43"/>
              <assign loc="bq,339,30,339,31" dtype_id="7">
                <divd loc="bq,339,52,339,53" dtype_id="7">
                  <muld loc="bq,339,47,339,48" dtype_id="7">
                    <const loc="bq,339,49,339,51" name="10.0" dtype_id="7"/>
                    <varref loc="bq,339,33,339,46" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,339,53,339,55" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,339,21,339,29" name="ps_value" dtype_id="7"/>
              </assign>
            </caseitem>
            <caseitem loc="bq,340,19,340,20">
              <const loc="bq,340,13,340,19" name="&quot;1011&quot;" dtype_id="43"/>
              <assign loc="bq,340,30,340,31" dtype_id="7">
                <divd loc="bq,340,52,340,53" dtype_id="7">
                  <muld loc="bq,340,47,340,48" dtype_id="7">
                    <const loc="bq,340,49,340,51" name="11.0" dtype_id="7"/>
                    <varref loc="bq,340,33,340,46" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,340,53,340,55" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,340,21,340,29" name="ps_value" dtype_id="7"/>
              </assign>
            </caseitem>
            <caseitem loc="bq,341,19,341,20">
              <const loc="bq,341,13,341,19" name="&quot;1100&quot;" dtype_id="43"/>
              <assign loc="bq,341,30,341,31" dtype_id="7">
                <divd loc="bq,341,52,341,53" dtype_id="7">
                  <muld loc="bq,341,47,341,48" dtype_id="7">
                    <const loc="bq,341,49,341,51" name="12.0" dtype_id="7"/>
                    <varref loc="bq,341,33,341,46" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,341,53,341,55" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,341,21,341,29" name="ps_value" dtype_id="7"/>
              </assign>
            </caseitem>
            <caseitem loc="bq,342,19,342,20">
              <const loc="bq,342,13,342,19" name="&quot;1101&quot;" dtype_id="43"/>
              <assign loc="bq,342,30,342,31" dtype_id="7">
                <divd loc="bq,342,52,342,53" dtype_id="7">
                  <muld loc="bq,342,47,342,48" dtype_id="7">
                    <const loc="bq,342,49,342,51" name="13.0" dtype_id="7"/>
                    <varref loc="bq,342,33,342,46" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,342,53,342,55" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,342,21,342,29" name="ps_value" dtype_id="7"/>
              </assign>
            </caseitem>
            <caseitem loc="bq,343,19,343,20">
              <const loc="bq,343,13,343,19" name="&quot;1110&quot;" dtype_id="43"/>
              <assign loc="bq,343,30,343,31" dtype_id="7">
                <divd loc="bq,343,52,343,53" dtype_id="7">
                  <muld loc="bq,343,47,343,48" dtype_id="7">
                    <const loc="bq,343,49,343,51" name="14.0" dtype_id="7"/>
                    <varref loc="bq,343,33,343,46" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,343,53,343,55" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,343,21,343,29" name="ps_value" dtype_id="7"/>
              </assign>
            </caseitem>
            <caseitem loc="bq,344,19,344,20">
              <const loc="bq,344,13,344,19" name="&quot;1111&quot;" dtype_id="43"/>
              <assign loc="bq,344,30,344,31" dtype_id="7">
                <divd loc="bq,344,52,344,53" dtype_id="7">
                  <muld loc="bq,344,47,344,48" dtype_id="7">
                    <const loc="bq,344,49,344,51" name="15.0" dtype_id="7"/>
                    <varref loc="bq,344,33,344,46" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,344,53,344,55" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,344,21,344,29" name="ps_value" dtype_id="7"/>
              </assign>
            </caseitem>
          </case>
        </begin>
      </always>
      <always loc="bq,348,1,348,7">
        <begin loc="bq,348,13,348,18">
          <case loc="bq,349,9,349,13">
            <const loc="bq,349,15,349,25" name="&quot;1000&quot;" dtype_id="43"/>
            <caseitem loc="bq,350,19,350,20">
              <const loc="bq,350,13,350,19" name="&quot;0000&quot;" dtype_id="43"/>
              <assign loc="bq,350,32,350,33" dtype_id="7">
                <divd loc="bq,350,54,350,55" dtype_id="7">
                  <muld loc="bq,350,49,350,50" dtype_id="7">
                    <const loc="bq,350,52,350,53" name="0.0" dtype_id="7"/>
                    <varref loc="bq,350,35,350,48" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,350,55,350,57" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,350,21,350,31" name="duty_value" dtype_id="7"/>
              </assign>
            </caseitem>
            <caseitem loc="bq,351,19,351,20">
              <const loc="bq,351,13,351,19" name="&quot;0001&quot;" dtype_id="43"/>
              <assign loc="bq,351,32,351,33" dtype_id="7">
                <divd loc="bq,351,54,351,55" dtype_id="7">
                  <muld loc="bq,351,49,351,50" dtype_id="7">
                    <const loc="bq,351,52,351,53" name="1.0" dtype_id="7"/>
                    <varref loc="bq,351,35,351,48" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,351,55,351,57" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,351,21,351,31" name="duty_value" dtype_id="7"/>
              </assign>
            </caseitem>
            <caseitem loc="bq,352,19,352,20">
              <const loc="bq,352,13,352,19" name="&quot;0010&quot;" dtype_id="43"/>
              <assign loc="bq,352,32,352,33" dtype_id="7">
                <divd loc="bq,352,54,352,55" dtype_id="7">
                  <muld loc="bq,352,49,352,50" dtype_id="7">
                    <const loc="bq,352,52,352,53" name="2.0" dtype_id="7"/>
                    <varref loc="bq,352,35,352,48" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,352,55,352,57" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,352,21,352,31" name="duty_value" dtype_id="7"/>
              </assign>
            </caseitem>
            <caseitem loc="bq,353,19,353,20">
              <const loc="bq,353,13,353,19" name="&quot;0011&quot;" dtype_id="43"/>
              <assign loc="bq,353,32,353,33" dtype_id="7">
                <divd loc="bq,353,54,353,55" dtype_id="7">
                  <muld loc="bq,353,49,353,50" dtype_id="7">
                    <const loc="bq,353,52,353,53" name="3.0" dtype_id="7"/>
                    <varref loc="bq,353,35,353,48" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,353,55,353,57" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,353,21,353,31" name="duty_value" dtype_id="7"/>
              </assign>
            </caseitem>
            <caseitem loc="bq,354,19,354,20">
              <const loc="bq,354,13,354,19" name="&quot;0100&quot;" dtype_id="43"/>
              <assign loc="bq,354,32,354,33" dtype_id="7">
                <divd loc="bq,354,54,354,55" dtype_id="7">
                  <muld loc="bq,354,49,354,50" dtype_id="7">
                    <const loc="bq,354,52,354,53" name="4.0" dtype_id="7"/>
                    <varref loc="bq,354,35,354,48" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,354,55,354,57" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,354,21,354,31" name="duty_value" dtype_id="7"/>
              </assign>
            </caseitem>
            <caseitem loc="bq,355,19,355,20">
              <const loc="bq,355,13,355,19" name="&quot;0101&quot;" dtype_id="43"/>
              <assign loc="bq,355,32,355,33" dtype_id="7">
                <divd loc="bq,355,54,355,55" dtype_id="7">
                  <muld loc="bq,355,49,355,50" dtype_id="7">
                    <const loc="bq,355,52,355,53" name="5.0" dtype_id="7"/>
                    <varref loc="bq,355,35,355,48" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,355,55,355,57" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,355,21,355,31" name="duty_value" dtype_id="7"/>
              </assign>
            </caseitem>
            <caseitem loc="bq,356,19,356,20">
              <const loc="bq,356,13,356,19" name="&quot;0110&quot;" dtype_id="43"/>
              <assign loc="bq,356,32,356,33" dtype_id="7">
                <divd loc="bq,356,54,356,55" dtype_id="7">
                  <muld loc="bq,356,49,356,50" dtype_id="7">
                    <const loc="bq,356,52,356,53" name="6.0" dtype_id="7"/>
                    <varref loc="bq,356,35,356,48" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,356,55,356,57" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,356,21,356,31" name="duty_value" dtype_id="7"/>
              </assign>
            </caseitem>
            <caseitem loc="bq,357,19,357,20">
              <const loc="bq,357,13,357,19" name="&quot;0111&quot;" dtype_id="43"/>
              <assign loc="bq,357,32,357,33" dtype_id="7">
                <divd loc="bq,357,54,357,55" dtype_id="7">
                  <muld loc="bq,357,49,357,50" dtype_id="7">
                    <const loc="bq,357,52,357,53" name="7.0" dtype_id="7"/>
                    <varref loc="bq,357,35,357,48" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,357,55,357,57" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,357,21,357,31" name="duty_value" dtype_id="7"/>
              </assign>
            </caseitem>
            <caseitem loc="bq,358,19,358,20">
              <const loc="bq,358,13,358,19" name="&quot;1000&quot;" dtype_id="43"/>
              <assign loc="bq,358,32,358,33" dtype_id="7">
                <divd loc="bq,358,54,358,55" dtype_id="7">
                  <muld loc="bq,358,49,358,50" dtype_id="7">
                    <const loc="bq,358,52,358,53" name="8.0" dtype_id="7"/>
                    <varref loc="bq,358,35,358,48" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,358,55,358,57" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,358,21,358,31" name="duty_value" dtype_id="7"/>
              </assign>
            </caseitem>
            <caseitem loc="bq,359,19,359,20">
              <const loc="bq,359,13,359,19" name="&quot;1001&quot;" dtype_id="43"/>
              <assign loc="bq,359,32,359,33" dtype_id="7">
                <divd loc="bq,359,54,359,55" dtype_id="7">
                  <muld loc="bq,359,49,359,50" dtype_id="7">
                    <const loc="bq,359,52,359,53" name="9.0" dtype_id="7"/>
                    <varref loc="bq,359,35,359,48" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,359,55,359,57" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,359,21,359,31" name="duty_value" dtype_id="7"/>
              </assign>
            </caseitem>
            <caseitem loc="bq,360,19,360,20">
              <const loc="bq,360,13,360,19" name="&quot;1010&quot;" dtype_id="43"/>
              <assign loc="bq,360,32,360,33" dtype_id="7">
                <divd loc="bq,360,54,360,55" dtype_id="7">
                  <muld loc="bq,360,49,360,50" dtype_id="7">
                    <const loc="bq,360,51,360,53" name="10.0" dtype_id="7"/>
                    <varref loc="bq,360,35,360,48" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,360,55,360,57" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,360,21,360,31" name="duty_value" dtype_id="7"/>
              </assign>
            </caseitem>
            <caseitem loc="bq,361,19,361,20">
              <const loc="bq,361,13,361,19" name="&quot;1011&quot;" dtype_id="43"/>
              <assign loc="bq,361,32,361,33" dtype_id="7">
                <divd loc="bq,361,54,361,55" dtype_id="7">
                  <muld loc="bq,361,49,361,50" dtype_id="7">
                    <const loc="bq,361,51,361,53" name="11.0" dtype_id="7"/>
                    <varref loc="bq,361,35,361,48" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,361,55,361,57" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,361,21,361,31" name="duty_value" dtype_id="7"/>
              </assign>
            </caseitem>
            <caseitem loc="bq,362,19,362,20">
              <const loc="bq,362,13,362,19" name="&quot;1100&quot;" dtype_id="43"/>
              <assign loc="bq,362,32,362,33" dtype_id="7">
                <divd loc="bq,362,54,362,55" dtype_id="7">
                  <muld loc="bq,362,49,362,50" dtype_id="7">
                    <const loc="bq,362,51,362,53" name="12.0" dtype_id="7"/>
                    <varref loc="bq,362,35,362,48" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,362,55,362,57" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,362,21,362,31" name="duty_value" dtype_id="7"/>
              </assign>
            </caseitem>
            <caseitem loc="bq,363,19,363,20">
              <const loc="bq,363,13,363,19" name="&quot;1101&quot;" dtype_id="43"/>
              <assign loc="bq,363,32,363,33" dtype_id="7">
                <divd loc="bq,363,54,363,55" dtype_id="7">
                  <muld loc="bq,363,49,363,50" dtype_id="7">
                    <const loc="bq,363,51,363,53" name="13.0" dtype_id="7"/>
                    <varref loc="bq,363,35,363,48" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,363,55,363,57" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,363,21,363,31" name="duty_value" dtype_id="7"/>
              </assign>
            </caseitem>
            <caseitem loc="bq,364,19,364,20">
              <const loc="bq,364,13,364,19" name="&quot;1110&quot;" dtype_id="43"/>
              <assign loc="bq,364,32,364,33" dtype_id="7">
                <divd loc="bq,364,54,364,55" dtype_id="7">
                  <muld loc="bq,364,49,364,50" dtype_id="7">
                    <const loc="bq,364,51,364,53" name="14.0" dtype_id="7"/>
                    <varref loc="bq,364,35,364,48" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,364,55,364,57" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,364,21,364,31" name="duty_value" dtype_id="7"/>
              </assign>
            </caseitem>
            <caseitem loc="bq,365,19,365,20">
              <const loc="bq,365,13,365,19" name="&quot;1111&quot;" dtype_id="43"/>
              <assign loc="bq,365,32,365,33" dtype_id="7">
                <divd loc="bq,365,54,365,55" dtype_id="7">
                  <muld loc="bq,365,49,365,50" dtype_id="7">
                    <const loc="bq,365,51,365,53" name="15.0" dtype_id="7"/>
                    <varref loc="bq,365,35,365,48" name="clkout_period" dtype_id="7"/>
                  </muld>
                  <const loc="bq,365,55,365,57" name="16.0" dtype_id="7"/>
                </divd>
                <varref loc="bq,365,21,365,31" name="duty_value" dtype_id="7"/>
              </assign>
            </caseitem>
          </case>
        </begin>
      </always>
      <always loc="bq,370,1,370,7">
        <sentree loc="bq,370,8,370,9">
          <senitem loc="bq,370,10,370,14" edgeType="CHANGED">
            <varref loc="bq,370,10,370,14" name="FDLY" dtype_id="10"/>
          </senitem>
        </sentree>
        <begin loc="bq,370,16,370,21">
          <begin loc="bq,371,29,371,34">
            <begin loc="bq,381,18,381,23">
              <case loc="bq,382,13,382,17">
                <varref loc="bq,382,18,382,22" name="FDLY" dtype_id="10"/>
                <caseitem loc="bq,383,26,383,27">
                  <const loc="bq,383,17,383,24" name="4&apos;hf" dtype_id="10"/>
                  <assign loc="bq,383,34,383,35" dtype_id="7">
                    <const loc="bq,383,36,383,41" name="0.0" dtype_id="7"/>
                    <varref loc="bq,383,28,383,33" name="f_dly" dtype_id="7"/>
                  </assign>
                </caseitem>
                <caseitem loc="bq,384,26,384,27">
                  <const loc="bq,384,17,384,24" name="4&apos;he" dtype_id="10"/>
                  <assign loc="bq,384,34,384,35" dtype_id="7">
                    <const loc="bq,384,36,384,41" name="0.125" dtype_id="7"/>
                    <varref loc="bq,384,28,384,33" name="f_dly" dtype_id="7"/>
                  </assign>
                </caseitem>
                <caseitem loc="bq,385,26,385,27">
                  <const loc="bq,385,17,385,24" name="4&apos;hd" dtype_id="10"/>
                  <assign loc="bq,385,34,385,35" dtype_id="7">
                    <const loc="bq,385,36,385,41" name="0.25" dtype_id="7"/>
                    <varref loc="bq,385,28,385,33" name="f_dly" dtype_id="7"/>
                  </assign>
                </caseitem>
                <caseitem loc="bq,386,26,386,27">
                  <const loc="bq,386,17,386,24" name="4&apos;hb" dtype_id="10"/>
                  <assign loc="bq,386,34,386,35" dtype_id="7">
                    <const loc="bq,386,36,386,41" name="0.5" dtype_id="7"/>
                    <varref loc="bq,386,28,386,33" name="f_dly" dtype_id="7"/>
                  </assign>
                </caseitem>
                <caseitem loc="bq,387,26,387,27">
                  <const loc="bq,387,17,387,24" name="4&apos;h7" dtype_id="10"/>
                  <assign loc="bq,387,34,387,35" dtype_id="7">
                    <const loc="bq,387,36,387,41" name="1.0" dtype_id="7"/>
                    <varref loc="bq,387,28,387,33" name="f_dly" dtype_id="7"/>
                  </assign>
                </caseitem>
                <caseitem loc="bq,388,17,388,24">
                  <assign loc="bq,388,33,388,34" dtype_id="7">
                    <const loc="bq,388,35,388,40" name="0.0" dtype_id="7"/>
                    <varref loc="bq,388,27,388,32" name="f_dly" dtype_id="7"/>
                  </assign>
                </caseitem>
              </case>
            </begin>
          </begin>
        </begin>
      </always>
      <always loc="bq,394,1,394,7">
        <sentree loc="bq,394,8,394,9">
          <senitem loc="bq,394,19,394,25" edgeType="CHANGED">
            <varref loc="bq,394,19,394,25" name="DUTYDA" dtype_id="10"/>
          </senitem>
          <senitem loc="bq,394,11,394,15" edgeType="CHANGED">
            <varref loc="bq,394,11,394,15" name="PSDA" dtype_id="10"/>
          </senitem>
          <senitem loc="bq,394,41,394,51" edgeType="CHANGED">
            <varref loc="bq,394,41,394,51" name="duty_value" dtype_id="7"/>
          </senitem>
          <senitem loc="bq,394,29,394,37" edgeType="CHANGED">
            <varref loc="bq,394,29,394,37" name="ps_value" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="bq,394,53,394,58">
          <begin loc="bq,395,30,395,35">
            <assign loc="bq,396,16,396,17" dtype_id="7">
              <divd loc="bq,396,39,396,40" dtype_id="7">
                <muld loc="bq,396,33,396,34" dtype_id="7">
                  <varref loc="bq,396,19,396,32" name="clkout_period" dtype_id="7"/>
                  <itord loc="bq,396,34,396,38" dtype_id="7">
                    <varref loc="bq,396,34,396,38" name="PSDA" dtype_id="10"/>
                  </itord>
                </muld>
                <const loc="bq,396,40,396,42" name="16.0" dtype_id="7"/>
              </divd>
              <varref loc="bq,396,9,396,15" name="ps_dly" dtype_id="7"/>
            </assign>
            <if loc="bq,397,9,397,11">
              <gt loc="bq,397,20,397,21" dtype_id="3">
                <varref loc="bq,397,13,397,19" name="DUTYDA" dtype_id="10"/>
                <varref loc="bq,397,22,397,26" name="PSDA" dtype_id="10"/>
              </gt>
              <begin>
                <begin loc="bq,397,28,397,33">
                  <assign loc="bq,398,25,398,26" dtype_id="7">
                    <divd loc="bq,398,60,398,61" dtype_id="7">
                      <muld loc="bq,398,42,398,43" dtype_id="7">
                        <varref loc="bq,398,28,398,41" name="clkout_period" dtype_id="7"/>
                        <itord loc="bq,398,52,398,53" dtype_id="7">
                          <sub loc="bq,398,52,398,53" dtype_id="10">
                            <varref loc="bq,398,45,398,51" name="DUTYDA" dtype_id="10"/>
                            <varref loc="bq,398,54,398,58" name="PSDA" dtype_id="10"/>
                          </sub>
                        </itord>
                      </muld>
                      <const loc="bq,398,61,398,63" name="16.0" dtype_id="7"/>
                    </divd>
                    <varref loc="bq,398,13,398,24" name="clkout_duty" dtype_id="7"/>
                  </assign>
                </begin>
              </begin>
              <begin>
                <if loc="bq,399,18,399,20">
                  <lt loc="bq,399,29,399,30" dtype_id="3">
                    <varref loc="bq,399,22,399,28" name="DUTYDA" dtype_id="10"/>
                    <varref loc="bq,399,31,399,35" name="PSDA" dtype_id="10"/>
                  </lt>
                  <begin>
                    <begin loc="bq,399,37,399,42">
                      <assign loc="bq,400,25,400,26" dtype_id="7">
                        <divd loc="bq,400,63,400,64" dtype_id="7">
                          <muld loc="bq,400,41,400,42" dtype_id="7">
                            <varref loc="bq,400,28,400,41" name="clkout_period" dtype_id="7"/>
                            <itord loc="bq,400,55,400,56" dtype_id="7">
                              <sub loc="bq,400,55,400,56" dtype_id="11">
                                <add loc="bq,400,46,400,47" dtype_id="11">
                                  <const loc="bq,400,43,400,45" name="32&apos;sh10" dtype_id="2"/>
                                  <varref loc="bq,400,48,400,54" name="DUTYDA" dtype_id="10"/>
                                </add>
                                <varref loc="bq,400,57,400,61" name="PSDA" dtype_id="10"/>
                              </sub>
                            </itord>
                          </muld>
                          <const loc="bq,400,64,400,66" name="16.0" dtype_id="7"/>
                        </divd>
                        <varref loc="bq,400,13,400,24" name="clkout_duty" dtype_id="7"/>
                      </assign>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="bq,401,18,401,23">
                      <assign loc="bq,402,25,402,26" dtype_id="7">
                        <divd loc="bq,402,42,402,43" dtype_id="7">
                          <varref loc="bq,402,28,402,41" name="clkout_period" dtype_id="7"/>
                          <const loc="bq,402,43,402,44" name="2.0" dtype_id="7"/>
                        </divd>
                        <varref loc="bq,402,13,402,24" name="clkout_duty" dtype_id="7"/>
                      </assign>
                    </begin>
                  </begin>
                </if>
              </begin>
            </if>
          </begin>
        </begin>
      </always>
      <always loc="bq,410,1,410,7">
        <sentree loc="bq,410,8,410,9">
          <senitem loc="bq,410,26,410,37" edgeType="CHANGED">
            <varref loc="bq,410,26,410,37" name="clkout_duty" dtype_id="7"/>
          </senitem>
          <senitem loc="bq,410,10,410,22" edgeType="CHANGED">
            <varref loc="bq,410,10,410,22" name="tclkout_half" dtype_id="7"/>
          </senitem>
        </sentree>
        <begin loc="bq,410,39,410,44">
          <begin loc="bq,414,14,414,19">
            <begin loc="bq,415,36,415,41">
              <assigndly loc="bq,416,30,416,32" dtype_id="7">
                <subd loc="bq,416,46,416,47" dtype_id="7">
                  <varref loc="bq,416,33,416,45" name="tclkout_half" dtype_id="7"/>
                  <const loc="bq,416,54,416,55" name="0.0" dtype_id="7"/>
                </subd>
                <varref loc="bq,416,13,416,29" name="tclkout_half_new" dtype_id="7"/>
              </assigndly>
            </begin>
            <begin loc="bq,421,37,421,42">
              <assigndly loc="bq,422,24,422,26" dtype_id="7">
                <subd loc="bq,422,39,422,40" dtype_id="7">
                  <varref loc="bq,422,27,422,38" name="clkout_duty" dtype_id="7"/>
                  <const loc="bq,422,47,422,48" name="0.0" dtype_id="7"/>
                </subd>
                <varref loc="bq,422,13,422,23" name="tclkp_duty" dtype_id="7"/>
              </assigndly>
            </begin>
          </begin>
        </begin>
      </always>
      <always loc="bq,429,1,429,7">
        <sentree loc="bq,429,8,429,9">
          <senitem loc="bq,429,10,429,17" edgeType="POS">
            <varref loc="bq,429,18,429,23" name="clkfb" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bq,429,25,429,30">
          <assigndly loc="bq,430,13,430,15" dtype_id="3">
            <const loc="bq,430,16,430,20" name="1&apos;h1" dtype_id="3"/>
            <varref loc="bq,430,5,430,12" name="clkoutp" dtype_id="3"/>
          </assigndly>
          <delay loc="bq,431,5,431,6">
            <varref loc="bq,431,6,431,16" name="tclkp_duty" dtype_id="7"/>
            <assigndly loc="bq,432,13,432,15" dtype_id="3">
              <const loc="bq,432,16,432,20" name="1&apos;h0" dtype_id="3"/>
              <varref loc="bq,432,5,432,12" name="clkoutp" dtype_id="3"/>
            </assigndly>
          </delay>
        </begin>
      </always>
      <always loc="bq,435,1,435,7">
        <sentree loc="bq,435,8,435,9">
          <senitem loc="bq,435,10,435,17" edgeType="CHANGED">
            <varref loc="bq,435,10,435,17" name="clkoutp" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bq,435,19,435,24">
          <assigndly loc="bq,436,17,436,19" dtype_id="3">
            <varref loc="bq,436,36,436,43" name="clkoutp" dtype_id="3"/>
            <varref loc="bq,436,5,436,16" name="clk_ps_reg0" dtype_id="3"/>
            <delay loc="bq,436,20,436,21">
              <addd loc="bq,436,28,436,29" dtype_id="7">
                <varref loc="bq,436,22,436,28" name="ps_dly" dtype_id="7"/>
                <varref loc="bq,436,29,436,34" name="f_dly" dtype_id="7"/>
              </addd>
            </delay>
          </assigndly>
        </begin>
      </always>
      <always loc="bq,439,1,439,7">
        <sentree loc="bq,439,8,439,9">
          <senitem loc="bq,439,10,439,15" edgeType="CHANGED">
            <varref loc="bq,439,10,439,15" name="CLKIN" dtype_id="3"/>
          </senitem>
          <senitem loc="bq,439,34,439,45" edgeType="CHANGED">
            <varref loc="bq,439,34,439,45" name="clk_ps_reg0" dtype_id="3"/>
          </senitem>
          <senitem loc="bq,439,19,439,30" edgeType="CHANGED">
            <varref loc="bq,439,19,439,30" name="oclk_effect" dtype_id="3"/>
          </senitem>
          <senitem loc="bq,439,49,439,55" edgeType="CHANGED">
            <varref loc="bq,439,49,439,55" name="resetn" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bq,439,57,439,62">
          <if loc="bq,440,5,440,7">
            <varref loc="bq,440,9,440,15" name="resetn" dtype_id="3"/>
            <begin>
              <begin loc="bq,444,10,444,15">
                <assigndly loc="bq,445,20,445,22" dtype_id="3">
                  <varref loc="bq,445,23,445,34" name="clk_ps_reg0" dtype_id="3"/>
                  <varref loc="bq,445,9,445,19" name="clk_ps_reg" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="bq,440,25,440,30">
                <assigndly loc="bq,441,20,441,22" dtype_id="3">
                  <const loc="bq,441,23,441,27" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bq,441,9,441,19" name="clk_ps_reg" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="bq,454,1,454,7">
        <sentree loc="bq,454,8,454,9">
          <senitem loc="bq,454,10,454,17" edgeType="POS">
            <varref loc="bq,454,18,454,29" name="clkout" dtype_id="3"/>
          </senitem>
          <senitem loc="bq,454,33,454,40" edgeType="NEG">
            <varref loc="bq,454,41,454,47" name="resetn" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bq,454,49,454,54">
          <if loc="bq,455,5,455,7">
            <varref loc="bq,455,10,455,16" name="resetn" dtype_id="3"/>
            <begin>
              <begin loc="bq,458,14,458,19">
                <assigndly loc="bq,459,17,459,19" dtype_id="1">
                  <add loc="bq,459,28,459,29" dtype_id="1">
                    <const loc="bq,459,30,459,31" name="32&apos;sh1" dtype_id="2"/>
                    <varref loc="bq,459,20,459,27" name="cnt_div" dtype_id="1"/>
                  </add>
                  <varref loc="bq,459,9,459,16" name="cnt_div" dtype_id="1"/>
                </assigndly>
                <if loc="bq,460,17,460,19">
                  <eq loc="bq,460,29,460,31" dtype_id="3">
                    <const loc="bq,460,44,460,45" name="32&apos;h1" dtype_id="2"/>
                    <varref loc="bq,460,21,460,28" name="cnt_div" dtype_id="1"/>
                  </eq>
                  <begin>
                    <begin loc="bq,460,48,460,53">
                      <assigndly loc="bq,461,32,461,34" dtype_id="3">
                        <not loc="bq,461,35,461,36" dtype_id="3">
                          <varref loc="bq,461,36,461,50" name="clkout_div_reg" dtype_id="3"/>
                        </not>
                        <varref loc="bq,461,17,461,31" name="clkout_div_reg" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="bq,462,33,462,35" dtype_id="1">
                        <const loc="bq,462,36,462,37" name="32&apos;sh0" dtype_id="2"/>
                        <varref loc="bq,462,25,462,32" name="cnt_div" dtype_id="1"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="bq,455,18,455,23">
                <assigndly loc="bq,456,17,456,19" dtype_id="1">
                  <const loc="bq,456,20,456,21" name="32&apos;sh0" dtype_id="2"/>
                  <varref loc="bq,456,9,456,16" name="cnt_div" dtype_id="1"/>
                </assigndly>
                <assigndly loc="bq,457,28,457,30" dtype_id="3">
                  <const loc="bq,457,31,457,32" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="bq,457,13,457,27" name="clkout_div_reg" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="bq,472,1,472,7">
        <sentree loc="bq,472,8,472,9">
          <senitem loc="bq,472,11,472,18" edgeType="CHANGED">
            <varref loc="bq,472,11,472,18" name="clk_out" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bq,472,20,472,25">
          <assigndly loc="bq,473,17,473,19" dtype_id="3">
            <varref loc="bq,473,20,473,27" name="clk_out" dtype_id="3"/>
            <varref loc="bq,473,5,473,16" name="pre_div3_in" dtype_id="3"/>
          </assigndly>
        </begin>
      </always>
      <always loc="bq,476,1,476,7">
        <sentree loc="bq,476,8,476,9">
          <senitem loc="bq,476,10,476,17" edgeType="CHANGED">
            <varref loc="bq,476,10,476,17" name="clk_out" dtype_id="3"/>
          </senitem>
          <senitem loc="bq,476,21,476,28" edgeType="NEG">
            <varref loc="bq,476,29,476,35" name="resetn" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bq,476,37,476,42">
          <if loc="bq,477,5,477,7">
            <varref loc="bq,477,8,477,17" name="div3_init" dtype_id="3"/>
            <begin>
              <begin loc="bq,477,27,477,32">
                <if loc="bq,478,9,478,11">
                  <and loc="bq,478,32,478,34" dtype_id="3">
                    <varref loc="bq,478,12,478,23" name="pre_div3_in" dtype_id="3"/>
                    <not loc="bq,478,43,478,45" dtype_id="3">
                      <varref loc="bq,478,35,478,42" name="clk_out" dtype_id="3"/>
                    </not>
                  </and>
                  <begin>
                    <begin loc="bq,478,52,478,57">
                      <assigndly loc="bq,479,26,479,28" dtype_id="3">
                        <const loc="bq,479,29,479,30" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="bq,479,17,479,25" name="div3_reg" dtype_id="3"/>
                      </assigndly>
                      <assign loc="bq,480,23,480,24" dtype_id="3">
                        <const loc="bq,480,25,480,29" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="bq,480,13,480,22" name="div3_init" dtype_id="3"/>
                      </assign>
                      <assign loc="bq,481,22,481,23" dtype_id="1">
                        <const loc="bq,481,24,481,25" name="32&apos;sh0" dtype_id="2"/>
                        <varref loc="bq,481,13,481,21" name="cnt_div3" dtype_id="1"/>
                      </assign>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <if loc="bq,483,14,483,16">
                <varref loc="bq,483,17,483,23" name="resetn" dtype_id="3"/>
                <begin>
                  <begin loc="bq,486,14,486,19">
                    <assign loc="bq,487,18,487,19" dtype_id="1">
                      <add loc="bq,487,28,487,29" dtype_id="1">
                        <const loc="bq,487,29,487,30" name="32&apos;sh1" dtype_id="2"/>
                        <varref loc="bq,487,20,487,28" name="cnt_div3" dtype_id="1"/>
                      </add>
                      <varref loc="bq,487,9,487,17" name="cnt_div3" dtype_id="1"/>
                    </assign>
                    <if loc="bq,488,9,488,11">
                      <eq loc="bq,488,21,488,23" dtype_id="3">
                        <const loc="bq,488,24,488,25" name="32&apos;sh3" dtype_id="2"/>
                        <varref loc="bq,488,12,488,20" name="cnt_div3" dtype_id="1"/>
                      </eq>
                      <begin>
                        <begin loc="bq,488,27,488,32">
                          <assigndly loc="bq,489,22,489,24" dtype_id="3">
                            <not loc="bq,489,25,489,26" dtype_id="3">
                              <varref loc="bq,489,26,489,34" name="div3_reg" dtype_id="3"/>
                            </not>
                            <varref loc="bq,489,13,489,21" name="div3_reg" dtype_id="3"/>
                          </assigndly>
                          <assign loc="bq,490,22,490,23" dtype_id="1">
                            <const loc="bq,490,24,490,25" name="32&apos;sh0" dtype_id="2"/>
                            <varref loc="bq,490,13,490,21" name="cnt_div3" dtype_id="1"/>
                          </assign>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </begin>
                <begin>
                  <begin loc="bq,483,33,483,38">
                    <assigndly loc="bq,484,19,484,21" dtype_id="3">
                      <const loc="bq,484,22,484,23" name="1&apos;h0" dtype_id="3"/>
                      <varref loc="bq,484,10,484,18" name="div3_reg" dtype_id="3"/>
                    </assigndly>
                    <assign loc="bq,485,19,485,20" dtype_id="1">
                      <const loc="bq,485,21,485,22" name="32&apos;sh0" dtype_id="2"/>
                      <varref loc="bq,485,10,485,18" name="cnt_div3" dtype_id="1"/>
                    </assign>
                  </begin>
                </begin>
              </if>
            </begin>
          </if>
        </begin>
      </always>
      <initial loc="bq,190,22,190,23">
        <assign loc="bq,190,22,190,23" dtype_id="21">
          <const loc="bq,190,50,190,51" name="6&apos;h1" dtype_id="21"/>
          <varref loc="bq,190,8,190,20" name="IDIV_SEL_reg" dtype_id="21"/>
        </assign>
      </initial>
      <initial loc="bq,191,22,191,23">
        <assign loc="bq,191,22,191,23" dtype_id="21">
          <const loc="bq,191,50,191,51" name="6&apos;h4" dtype_id="21"/>
          <varref loc="bq,191,8,191,21" name="FBDIV_SEL_reg" dtype_id="21"/>
        </assign>
      </initial>
      <contassign loc="bq,321,15,321,16" dtype_id="3">
        <varref loc="bq,88,12,88,19" name="clk_out" dtype_id="3"/>
        <varref loc="bq,321,15,321,16" name="CLKOUT" dtype_id="3"/>
      </contassign>
      <contassign loc="bq,449,16,449,17" dtype_id="3">
        <varref loc="bq,88,38,88,48" name="clk_ps_reg" dtype_id="3"/>
        <varref loc="bq,449,16,449,17" name="CLKOUTP" dtype_id="3"/>
      </contassign>
      <contassign loc="bq,467,16,467,17" dtype_id="3">
        <varref loc="bq,94,5,94,19" name="clkout_div_reg" dtype_id="3"/>
        <varref loc="bq,467,16,467,17" name="CLKOUTD" dtype_id="3"/>
      </contassign>
      <contassign loc="bq,495,17,495,18" dtype_id="3">
        <varref loc="bq,98,5,98,13" name="div3_reg" dtype_id="3"/>
        <varref loc="bq,495,17,495,18" name="CLKOUTD3" dtype_id="3"/>
      </contassign>
      <contassign loc="bq,322,13,322,14" dtype_id="3">
        <varref loc="bq,90,5,90,13" name="lock_reg" dtype_id="3"/>
        <varref loc="bq,322,13,322,14" name="LOCK" dtype_id="3"/>
      </contassign>
      <contassign loc="bq,199,23,199,24" dtype_id="3">
        <or loc="bq,199,57,199,59" dtype_id="3">
          <neq loc="bq,199,40,199,42" dtype_id="3">
            <const loc="bq,199,43,199,55" name="6&apos;h1" dtype_id="21"/>
            <varref loc="bq,78,11,78,24" name="IDIV_SEL_reg1" dtype_id="21"/>
          </neq>
          <or loc="bq,199,94,199,96" dtype_id="3">
            <neq loc="bq,199,76,199,78" dtype_id="3">
              <const loc="bq,199,79,199,92" name="6&apos;h4" dtype_id="21"/>
              <varref loc="bq,78,25,78,39" name="FBDIV_SEL_reg1" dtype_id="21"/>
            </neq>
            <neq loc="bq,199,108,199,110" dtype_id="3">
              <varref loc="bq,78,40,78,49" name="ODSEL_reg" dtype_id="21"/>
              <varref loc="bq,38,13,38,18" name="ODSEL" dtype_id="21"/>
            </neq>
          </or>
        </or>
        <varref loc="bq,199,23,199,24" name="div_dyn_change" dtype_id="3"/>
      </contassign>
      <contassign loc="bq,140,15,140,16" dtype_id="3">
        <not loc="bq,140,17,140,18" dtype_id="3">
          <or loc="bq,140,26,140,27" dtype_id="3">
            <varref loc="bq,34,7,34,12" name="RESET" dtype_id="3"/>
            <varref loc="bq,35,7,35,14" name="RESET_P" dtype_id="3"/>
          </or>
        </not>
        <varref loc="bq,140,15,140,16" name="resetn" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="u,40,8,40,21" name="sync_fifo_ram__D18" origName="sync_fifo_ram">
      <var loc="u,41,30,41,36" name="DWIDTH" dtype_id="2" vartype="logic" origName="DWIDTH" param="true">
        <const loc="bg,312,19,312,24" name="32&apos;h18" dtype_id="2"/>
      </var>
      <var loc="u,42,30,42,36" name="AWIDTH" dtype_id="2" vartype="logic" origName="AWIDTH" param="true">
        <const loc="bg,313,19,313,20" name="32&apos;sh4" dtype_id="2"/>
      </var>
      <var loc="u,44,30,44,36" name="arst_n" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="arst_n"/>
      <var loc="u,45,30,45,33" name="clk" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="clk"/>
      <var loc="u,48,30,48,33" name="din" dtype_id="60" dir="input" pinIndex="3" vartype="logic" origName="din"/>
      <var loc="u,49,30,49,32" name="we" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="we"/>
      <var loc="u,50,30,50,32" name="re" dtype_id="3" dir="input" pinIndex="5" vartype="logic" origName="re"/>
      <var loc="u,53,30,53,36" name="dcount" dtype_id="59" dir="output" pinIndex="6" vartype="logic" origName="dcount"/>
      <var loc="u,54,30,54,35" name="empty" dtype_id="3" dir="output" pinIndex="7" vartype="logic" origName="empty"/>
      <var loc="u,55,30,55,34" name="full" dtype_id="3" dir="output" pinIndex="8" vartype="logic" origName="full"/>
      <var loc="u,57,30,57,39" name="dout_comb" dtype_id="60" dir="output" pinIndex="9" vartype="logic" origName="dout_comb"/>
      <var loc="u,58,30,58,34" name="dout" dtype_id="60" dir="output" pinIndex="10" vartype="logic" origName="dout"/>
      <var loc="u,61,10,61,22" name="we_protected" dtype_id="3" vartype="logic" origName="we_protected"/>
      <var loc="u,61,24,61,36" name="re_protected" dtype_id="3" vartype="logic" origName="re_protected"/>
      <typedef loc="u,63,31,63,37" name="addr_t" dtype_id="10"/>
      <typedef loc="u,64,31,64,39" name="dcount_t" dtype_id="59"/>
      <var loc="u,66,13,66,20" name="wr_addr" dtype_id="10" vartype="addr_t" origName="wr_addr"/>
      <var loc="u,66,22,66,29" name="rd_addr" dtype_id="10" vartype="addr_t" origName="rd_addr"/>
      <always loc="u,77,4,77,13">
        <sentree loc="u,77,14,77,15">
          <senitem loc="u,77,16,77,23" edgeType="NEG">
            <varref loc="u,77,24,77,30" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="u,77,34,77,41" edgeType="POS">
            <varref loc="u,77,42,77,45" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="u,77,54,77,64" name="_fifo_ctrl">
          <if loc="u,79,7,79,9">
            <varref loc="u,79,11,79,17" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="u,86,12,86,17">
                <if loc="u,88,10,88,12">
                  <varref loc="u,88,14,88,26" name="we_protected" dtype_id="3"/>
                  <begin>
                    <assigndly loc="u,88,44,88,46" dtype_id="10">
                      <add loc="u,88,63,88,64" dtype_id="10">
                        <const loc="u,88,73,88,74" name="4&apos;h1" dtype_id="10"/>
                        <varref loc="u,88,55,88,62" name="wr_addr" dtype_id="10"/>
                      </add>
                      <varref loc="u,88,36,88,43" name="wr_addr" dtype_id="10"/>
                    </assigndly>
                  </begin>
                </if>
                <if loc="u,89,10,89,12">
                  <varref loc="u,89,14,89,26" name="re_protected" dtype_id="3"/>
                  <begin>
                    <assigndly loc="u,89,44,89,46" dtype_id="10">
                      <add loc="u,89,63,89,64" dtype_id="10">
                        <const loc="u,89,73,89,74" name="4&apos;h1" dtype_id="10"/>
                        <varref loc="u,89,55,89,62" name="rd_addr" dtype_id="10"/>
                      </add>
                      <varref loc="u,89,36,89,43" name="rd_addr" dtype_id="10"/>
                    </assigndly>
                  </begin>
                </if>
                <case loc="u,91,17,91,21">
                  <concat loc="u,91,36,91,37" dtype_id="6">
                    <varref loc="u,91,24,91,36" name="we_protected" dtype_id="3"/>
                    <varref loc="u,91,38,91,50" name="re_protected" dtype_id="3"/>
                  </concat>
                  <caseitem loc="u,95,18,95,19">
                    <const loc="u,95,13,95,18" name="2&apos;h1" dtype_id="6"/>
                    <begin loc="u,95,20,95,25">
                      <assigndly loc="u,96,23,96,25" dtype_id="59">
                        <sub loc="u,96,43,96,44" dtype_id="59">
                          <varref loc="u,96,36,96,42" name="dcount" dtype_id="59"/>
                          <const loc="u,96,55,96,56" name="5&apos;h1" dtype_id="59"/>
                        </sub>
                        <varref loc="u,96,16,96,22" name="dcount" dtype_id="59"/>
                      </assigndly>
                      <assigndly loc="u,98,23,98,25" dtype_id="3">
                        <not loc="u,98,26,98,28" dtype_id="3">
                          <redor loc="u,98,26,98,28" dtype_id="3">
                            <sel loc="u,98,34,98,35" dtype_id="10">
                              <varref loc="u,98,28,98,34" name="dcount" dtype_id="59"/>
                              <const loc="u,98,42,98,43" name="3&apos;h1" dtype_id="22"/>
                              <const loc="u,98,35,98,41" name="32&apos;h4" dtype_id="11"/>
                            </sel>
                          </redor>
                        </not>
                        <varref loc="u,98,16,98,21" name="empty" dtype_id="3"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="u,103,18,103,19">
                    <const loc="u,103,13,103,18" name="2&apos;h2" dtype_id="6"/>
                    <begin loc="u,103,20,103,25">
                      <assigndly loc="u,104,23,104,25" dtype_id="59">
                        <add loc="u,104,43,104,44" dtype_id="59">
                          <const loc="u,104,55,104,56" name="5&apos;h1" dtype_id="59"/>
                          <varref loc="u,104,36,104,42" name="dcount" dtype_id="59"/>
                        </add>
                        <varref loc="u,104,16,104,22" name="dcount" dtype_id="59"/>
                      </assigndly>
                      <assigndly loc="u,105,23,105,25" dtype_id="3">
                        <const loc="u,105,26,105,30" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="u,105,16,105,21" name="empty" dtype_id="3"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="u,110,13,110,20">
                    <begin loc="u,110,22,110,27"/>
                  </caseitem>
                </case>
              </begin>
            </begin>
            <begin>
              <begin loc="u,79,27,79,32">
                <assigndly loc="u,80,18,80,20" dtype_id="59">
                  <const loc="u,80,21,80,23" name="5&apos;h0" dtype_id="59"/>
                  <varref loc="u,80,10,80,16" name="dcount" dtype_id="59"/>
                </assigndly>
                <assigndly loc="u,81,18,81,20" dtype_id="10">
                  <const loc="u,81,21,81,23" name="4&apos;h0" dtype_id="10"/>
                  <varref loc="u,81,10,81,17" name="wr_addr" dtype_id="10"/>
                </assigndly>
                <assigndly loc="u,82,18,82,20" dtype_id="10">
                  <const loc="u,82,21,82,23" name="4&apos;h0" dtype_id="10"/>
                  <varref loc="u,82,10,82,17" name="rd_addr" dtype_id="10"/>
                </assigndly>
                <assigndly loc="u,84,18,84,20" dtype_id="3">
                  <const loc="u,84,21,84,25" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="u,84,10,84,15" name="empty" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="u,139,23,139,26" name="mem" dtype_id="124" vartype="" origName="mem"/>
      <always loc="u,141,4,141,15">
        <begin loc="u,141,16,141,21">
          <assign loc="u,142,17,142,18" dtype_id="60">
            <arraysel loc="u,142,22,142,23" dtype_id="60">
              <varref loc="u,142,19,142,22" name="mem" dtype_id="124"/>
              <varref loc="u,142,23,142,30" name="rd_addr" dtype_id="10"/>
            </arraysel>
            <varref loc="u,142,7,142,16" name="dout_comb" dtype_id="60"/>
          </assign>
        </begin>
      </always>
      <always loc="u,145,4,145,13">
        <sentree loc="u,145,14,145,15">
          <senitem loc="u,145,16,145,23" edgeType="POS">
            <varref loc="u,145,24,145,27" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="u,145,29,145,34">
          <if loc="u,146,7,146,9">
            <varref loc="u,146,11,146,23" name="re_protected" dtype_id="3"/>
            <begin>
              <begin loc="u,146,33,146,38">
                <assigndly loc="u,147,15,147,17" dtype_id="60">
                  <varref loc="u,147,18,147,27" name="dout_comb" dtype_id="60"/>
                  <varref loc="u,147,10,147,14" name="dout" dtype_id="60"/>
                </assigndly>
              </begin>
            </begin>
          </if>
          <if loc="u,150,7,150,9">
            <varref loc="u,150,11,150,23" name="we_protected" dtype_id="3"/>
            <begin>
              <begin loc="u,150,33,150,38">
                <assigndly loc="u,151,23,151,25" dtype_id="60">
                  <varref loc="u,151,26,151,29" name="din" dtype_id="60"/>
                  <arraysel loc="u,151,13,151,14" dtype_id="60">
                    <varref loc="u,151,10,151,13" name="mem" dtype_id="124"/>
                    <varref loc="u,151,14,151,21" name="wr_addr" dtype_id="10"/>
                  </arraysel>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="u,68,16,68,17" dtype_id="3">
        <sel loc="u,68,24,68,25" dtype_id="3">
          <varref loc="u,53,30,53,36" name="dcount" dtype_id="59"/>
          <const loc="u,68,24,68,25" name="32&apos;h4" dtype_id="11"/>
          <const loc="u,68,24,68,25" name="32&apos;h1" dtype_id="11"/>
        </sel>
        <varref loc="u,68,16,68,17" name="full" dtype_id="3"/>
      </contassign>
      <contassign loc="u,73,24,73,25" dtype_id="3">
        <and loc="u,73,29,73,30" dtype_id="3">
          <not loc="u,73,31,73,32" dtype_id="3">
            <varref loc="u,55,30,55,34" name="full" dtype_id="3"/>
          </not>
          <varref loc="u,49,30,49,32" name="we" dtype_id="3"/>
        </and>
        <varref loc="u,73,24,73,25" name="we_protected" dtype_id="3"/>
      </contassign>
      <contassign loc="u,74,24,74,25" dtype_id="3">
        <and loc="u,74,29,74,30" dtype_id="3">
          <not loc="u,74,31,74,32" dtype_id="3">
            <varref loc="u,54,30,54,35" name="empty" dtype_id="3"/>
          </not>
          <varref loc="u,50,30,50,32" name="re" dtype_id="3"/>
        </and>
        <varref loc="u,74,24,74,25" name="re_protected" dtype_id="3"/>
      </contassign>
    </module>
    <package loc="bc,17,9,17,18" name="sdram_pkg" origName="sdram_pkg">
      <var loc="bc,27,19,27,29" name="BANK_WIDTH" dtype_id="2" vartype="logic" origName="BANK_WIDTH" localparam="true">
        <const loc="bc,27,32,27,33" name="32&apos;sh2" dtype_id="2"/>
      </var>
      <var loc="bc,28,19,28,28" name="ROW_WIDTH" dtype_id="2" vartype="logic" origName="ROW_WIDTH" localparam="true">
        <const loc="bc,28,32,28,34" name="32&apos;shb" dtype_id="2"/>
      </var>
      <var loc="bc,29,19,29,28" name="COL_WIDTH" dtype_id="2" vartype="logic" origName="COL_WIDTH" localparam="true">
        <const loc="bc,29,32,29,33" name="32&apos;sh8" dtype_id="2"/>
      </var>
      <var loc="bc,30,19,30,29" name="DATA_WIDTH" dtype_id="2" vartype="logic" origName="DATA_WIDTH" localparam="true">
        <const loc="bc,30,32,30,34" name="32&apos;sh20" dtype_id="2"/>
      </var>
      <typedef loc="bc,32,38,32,48" name="sdram_ba_t" dtype_id="6"/>
      <typedef loc="bc,34,38,34,49" name="sdram_row_t" dtype_id="9"/>
      <typedef loc="bc,35,38,35,49" name="sdram_col_t" dtype_id="27"/>
      <typedef loc="bc,38,38,38,50" name="sdram_data_t" dtype_id="11"/>
      <typedef loc="bc,39,38,39,49" name="sdram_dqm_t" dtype_id="10"/>
      <typedef loc="bc,48,6,48,17" name="core_addr_t" dtype_id="101"/>
      <var loc="bc,80,15,80,22" name="T_WIDTH" dtype_id="2" vartype="logic" origName="T_WIDTH" localparam="true">
        <const loc="bc,80,25,80,26" name="32&apos;sh4" dtype_id="2"/>
      </var>
      <typedef loc="bc,81,32,81,41" name="t_width_t" dtype_id="10"/>
      <var loc="bc,84,25,84,30" name="T_RCD" dtype_id="10" vartype="t_width_t" origName="T_RCD" localparam="true">
        <const loc="bc,84,33,84,37" name="4&apos;h1" dtype_id="10"/>
      </var>
      <var loc="bc,85,25,85,29" name="T_RP" dtype_id="10" vartype="t_width_t" origName="T_RP" localparam="true">
        <const loc="bc,85,33,85,37" name="4&apos;h1" dtype_id="10"/>
      </var>
      <var loc="bc,86,25,86,29" name="T_CL" dtype_id="10" vartype="t_width_t" origName="T_CL" localparam="true">
        <const loc="bc,86,33,86,37" name="4&apos;h2" dtype_id="10"/>
      </var>
      <var loc="bc,88,25,88,29" name="T_RC" dtype_id="10" vartype="t_width_t" origName="T_RC" localparam="true">
        <const loc="bc,88,33,88,37" name="4&apos;h4" dtype_id="10"/>
      </var>
      <var loc="bc,89,25,89,29" name="T_WR" dtype_id="10" vartype="t_width_t" origName="T_WR" localparam="true">
        <const loc="bc,89,33,89,37" name="4&apos;h2" dtype_id="10"/>
      </var>
      <var loc="bc,90,25,90,30" name="T_MRD" dtype_id="10" vartype="t_width_t" origName="T_MRD" localparam="true">
        <const loc="bc,90,33,90,37" name="4&apos;h2" dtype_id="10"/>
      </var>
      <typedef loc="bc,117,6,117,17" name="sdram_cmd_t" dtype_id="4"/>
      <typedef loc="bc,130,6,130,17" name="burst_len_t" dtype_id="4"/>
      <typedef loc="bc,137,6,137,18" name="burst_type_t" dtype_id="3"/>
      <typedef loc="bc,146,6,146,10" name="cl_t" dtype_id="4"/>
      <typedef loc="bc,153,6,153,20" name="wr_burst_len_t" dtype_id="3"/>
      <typedef loc="bc,164,6,164,16" name="mode_reg_t" dtype_id="102"/>
      <var loc="bc,167,26,167,34" name="MODE_REG" dtype_id="102" vartype="mode_reg_t" origName="MODE_REG" localparam="true">
        <const loc="bc,167,37,167,38" name="11&apos;h20" dtype_id="9"/>
      </var>
    </package>
    <module loc="bi,18,8,18,15" name="sin_lut" origName="sin_lut">
      <var loc="bi,19,23,19,30" name="address" dtype_id="27" dir="input" pinIndex="1" vartype="logic" origName="address"/>
      <var loc="bi,20,23,20,28" name="value" dtype_id="52" dir="output" pinIndex="2" vartype="logic" origName="value"/>
      <var loc="bi,24,16,24,23" name="sin_lut" dtype_id="125" vartype="" origName="sin_lut"/>
      <initial loc="bi,26,4,26,11">
        <begin loc="bi,26,12,26,17">
          <assign loc="bi,27,20,27,21" dtype_id="52">
            <const loc="bi,27,22,27,26" name="9&apos;h0" dtype_id="52"/>
            <arraysel loc="bi,27,14,27,15" dtype_id="52">
              <varref loc="bi,27,7,27,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,27,15,27,16" name="8&apos;h0" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,28,20,28,21" dtype_id="52">
            <const loc="bi,28,22,28,26" name="9&apos;h3" dtype_id="52"/>
            <arraysel loc="bi,28,14,28,15" dtype_id="52">
              <varref loc="bi,28,7,28,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,28,15,28,16" name="8&apos;h1" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,29,20,29,21" dtype_id="52">
            <const loc="bi,29,22,29,26" name="9&apos;h6" dtype_id="52"/>
            <arraysel loc="bi,29,14,29,15" dtype_id="52">
              <varref loc="bi,29,7,29,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,29,15,29,16" name="8&apos;h2" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,30,20,30,21" dtype_id="52">
            <const loc="bi,30,22,30,26" name="9&apos;h9" dtype_id="52"/>
            <arraysel loc="bi,30,14,30,15" dtype_id="52">
              <varref loc="bi,30,7,30,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,30,15,30,16" name="8&apos;h3" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,31,20,31,21" dtype_id="52">
            <const loc="bi,31,22,31,27" name="9&apos;hd" dtype_id="52"/>
            <arraysel loc="bi,31,14,31,15" dtype_id="52">
              <varref loc="bi,31,7,31,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,31,15,31,16" name="8&apos;h4" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,32,20,32,21" dtype_id="52">
            <const loc="bi,32,22,32,27" name="9&apos;h10" dtype_id="52"/>
            <arraysel loc="bi,32,14,32,15" dtype_id="52">
              <varref loc="bi,32,7,32,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,32,15,32,16" name="8&apos;h5" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,33,20,33,21" dtype_id="52">
            <const loc="bi,33,22,33,27" name="9&apos;h13" dtype_id="52"/>
            <arraysel loc="bi,33,14,33,15" dtype_id="52">
              <varref loc="bi,33,7,33,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,33,15,33,16" name="8&apos;h6" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,34,20,34,21" dtype_id="52">
            <const loc="bi,34,22,34,27" name="9&apos;h16" dtype_id="52"/>
            <arraysel loc="bi,34,14,34,15" dtype_id="52">
              <varref loc="bi,34,7,34,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,34,15,34,16" name="8&apos;h7" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,35,20,35,21" dtype_id="52">
            <const loc="bi,35,22,35,27" name="9&apos;h19" dtype_id="52"/>
            <arraysel loc="bi,35,14,35,15" dtype_id="52">
              <varref loc="bi,35,7,35,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,35,15,35,16" name="8&apos;h8" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,36,20,36,21" dtype_id="52">
            <const loc="bi,36,22,36,27" name="9&apos;h1c" dtype_id="52"/>
            <arraysel loc="bi,36,14,36,15" dtype_id="52">
              <varref loc="bi,36,7,36,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,36,15,36,16" name="8&apos;h9" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,37,20,37,21" dtype_id="52">
            <const loc="bi,37,22,37,27" name="9&apos;h1f" dtype_id="52"/>
            <arraysel loc="bi,37,14,37,15" dtype_id="52">
              <varref loc="bi,37,7,37,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,37,15,37,17" name="8&apos;ha" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,38,20,38,21" dtype_id="52">
            <const loc="bi,38,22,38,27" name="9&apos;h23" dtype_id="52"/>
            <arraysel loc="bi,38,14,38,15" dtype_id="52">
              <varref loc="bi,38,7,38,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,38,15,38,17" name="8&apos;hb" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,39,20,39,21" dtype_id="52">
            <const loc="bi,39,22,39,27" name="9&apos;h26" dtype_id="52"/>
            <arraysel loc="bi,39,14,39,15" dtype_id="52">
              <varref loc="bi,39,7,39,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,39,15,39,17" name="8&apos;hc" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,40,20,40,21" dtype_id="52">
            <const loc="bi,40,22,40,27" name="9&apos;h29" dtype_id="52"/>
            <arraysel loc="bi,40,14,40,15" dtype_id="52">
              <varref loc="bi,40,7,40,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,40,15,40,17" name="8&apos;hd" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,41,20,41,21" dtype_id="52">
            <const loc="bi,41,22,41,27" name="9&apos;h2c" dtype_id="52"/>
            <arraysel loc="bi,41,14,41,15" dtype_id="52">
              <varref loc="bi,41,7,41,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,41,15,41,17" name="8&apos;he" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,42,20,42,21" dtype_id="52">
            <const loc="bi,42,22,42,27" name="9&apos;h2f" dtype_id="52"/>
            <arraysel loc="bi,42,14,42,15" dtype_id="52">
              <varref loc="bi,42,7,42,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,42,15,42,17" name="8&apos;hf" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,43,20,43,21" dtype_id="52">
            <const loc="bi,43,22,43,27" name="9&apos;h32" dtype_id="52"/>
            <arraysel loc="bi,43,14,43,15" dtype_id="52">
              <varref loc="bi,43,7,43,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,43,15,43,17" name="8&apos;h10" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,44,20,44,21" dtype_id="52">
            <const loc="bi,44,22,44,27" name="9&apos;h35" dtype_id="52"/>
            <arraysel loc="bi,44,14,44,15" dtype_id="52">
              <varref loc="bi,44,7,44,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,44,15,44,17" name="8&apos;h11" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,45,20,45,21" dtype_id="52">
            <const loc="bi,45,22,45,27" name="9&apos;h39" dtype_id="52"/>
            <arraysel loc="bi,45,14,45,15" dtype_id="52">
              <varref loc="bi,45,7,45,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,45,15,45,17" name="8&apos;h12" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,46,20,46,21" dtype_id="52">
            <const loc="bi,46,22,46,27" name="9&apos;h3c" dtype_id="52"/>
            <arraysel loc="bi,46,14,46,15" dtype_id="52">
              <varref loc="bi,46,7,46,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,46,15,46,17" name="8&apos;h13" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,47,20,47,21" dtype_id="52">
            <const loc="bi,47,22,47,27" name="9&apos;h3f" dtype_id="52"/>
            <arraysel loc="bi,47,14,47,15" dtype_id="52">
              <varref loc="bi,47,7,47,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,47,15,47,17" name="8&apos;h14" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,48,20,48,21" dtype_id="52">
            <const loc="bi,48,22,48,27" name="9&apos;h42" dtype_id="52"/>
            <arraysel loc="bi,48,14,48,15" dtype_id="52">
              <varref loc="bi,48,7,48,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,48,15,48,17" name="8&apos;h15" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,49,20,49,21" dtype_id="52">
            <const loc="bi,49,22,49,27" name="9&apos;h45" dtype_id="52"/>
            <arraysel loc="bi,49,14,49,15" dtype_id="52">
              <varref loc="bi,49,7,49,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,49,15,49,17" name="8&apos;h16" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,50,20,50,21" dtype_id="52">
            <const loc="bi,50,22,50,27" name="9&apos;h48" dtype_id="52"/>
            <arraysel loc="bi,50,14,50,15" dtype_id="52">
              <varref loc="bi,50,7,50,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,50,15,50,17" name="8&apos;h17" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,51,20,51,21" dtype_id="52">
            <const loc="bi,51,22,51,27" name="9&apos;h4b" dtype_id="52"/>
            <arraysel loc="bi,51,14,51,15" dtype_id="52">
              <varref loc="bi,51,7,51,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,51,15,51,17" name="8&apos;h18" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,52,20,52,21" dtype_id="52">
            <const loc="bi,52,22,52,27" name="9&apos;h4e" dtype_id="52"/>
            <arraysel loc="bi,52,14,52,15" dtype_id="52">
              <varref loc="bi,52,7,52,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,52,15,52,17" name="8&apos;h19" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,53,20,53,21" dtype_id="52">
            <const loc="bi,53,22,53,27" name="9&apos;h51" dtype_id="52"/>
            <arraysel loc="bi,53,14,53,15" dtype_id="52">
              <varref loc="bi,53,7,53,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,53,15,53,17" name="8&apos;h1a" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,54,20,54,21" dtype_id="52">
            <const loc="bi,54,22,54,27" name="9&apos;h55" dtype_id="52"/>
            <arraysel loc="bi,54,14,54,15" dtype_id="52">
              <varref loc="bi,54,7,54,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,54,15,54,17" name="8&apos;h1b" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,55,20,55,21" dtype_id="52">
            <const loc="bi,55,22,55,27" name="9&apos;h58" dtype_id="52"/>
            <arraysel loc="bi,55,14,55,15" dtype_id="52">
              <varref loc="bi,55,7,55,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,55,15,55,17" name="8&apos;h1c" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,56,20,56,21" dtype_id="52">
            <const loc="bi,56,22,56,27" name="9&apos;h5b" dtype_id="52"/>
            <arraysel loc="bi,56,14,56,15" dtype_id="52">
              <varref loc="bi,56,7,56,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,56,15,56,17" name="8&apos;h1d" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,57,20,57,21" dtype_id="52">
            <const loc="bi,57,22,57,27" name="9&apos;h5e" dtype_id="52"/>
            <arraysel loc="bi,57,14,57,15" dtype_id="52">
              <varref loc="bi,57,7,57,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,57,15,57,17" name="8&apos;h1e" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,58,20,58,21" dtype_id="52">
            <const loc="bi,58,22,58,27" name="9&apos;h61" dtype_id="52"/>
            <arraysel loc="bi,58,14,58,15" dtype_id="52">
              <varref loc="bi,58,7,58,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,58,15,58,17" name="8&apos;h1f" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,59,20,59,21" dtype_id="52">
            <const loc="bi,59,22,59,28" name="9&apos;h64" dtype_id="52"/>
            <arraysel loc="bi,59,14,59,15" dtype_id="52">
              <varref loc="bi,59,7,59,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,59,15,59,17" name="8&apos;h20" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,60,20,60,21" dtype_id="52">
            <const loc="bi,60,22,60,28" name="9&apos;h67" dtype_id="52"/>
            <arraysel loc="bi,60,14,60,15" dtype_id="52">
              <varref loc="bi,60,7,60,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,60,15,60,17" name="8&apos;h21" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,61,20,61,21" dtype_id="52">
            <const loc="bi,61,22,61,28" name="9&apos;h6a" dtype_id="52"/>
            <arraysel loc="bi,61,14,61,15" dtype_id="52">
              <varref loc="bi,61,7,61,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,61,15,61,17" name="8&apos;h22" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,62,20,62,21" dtype_id="52">
            <const loc="bi,62,22,62,28" name="9&apos;h6d" dtype_id="52"/>
            <arraysel loc="bi,62,14,62,15" dtype_id="52">
              <varref loc="bi,62,7,62,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,62,15,62,17" name="8&apos;h23" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,63,20,63,21" dtype_id="52">
            <const loc="bi,63,22,63,28" name="9&apos;h70" dtype_id="52"/>
            <arraysel loc="bi,63,14,63,15" dtype_id="52">
              <varref loc="bi,63,7,63,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,63,15,63,17" name="8&apos;h24" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,64,20,64,21" dtype_id="52">
            <const loc="bi,64,22,64,28" name="9&apos;h73" dtype_id="52"/>
            <arraysel loc="bi,64,14,64,15" dtype_id="52">
              <varref loc="bi,64,7,64,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,64,15,64,17" name="8&apos;h25" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,65,20,65,21" dtype_id="52">
            <const loc="bi,65,22,65,28" name="9&apos;h77" dtype_id="52"/>
            <arraysel loc="bi,65,14,65,15" dtype_id="52">
              <varref loc="bi,65,7,65,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,65,15,65,17" name="8&apos;h26" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,66,20,66,21" dtype_id="52">
            <const loc="bi,66,22,66,28" name="9&apos;h7a" dtype_id="52"/>
            <arraysel loc="bi,66,14,66,15" dtype_id="52">
              <varref loc="bi,66,7,66,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,66,15,66,17" name="8&apos;h27" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,67,20,67,21" dtype_id="52">
            <const loc="bi,67,22,67,28" name="9&apos;h7d" dtype_id="52"/>
            <arraysel loc="bi,67,14,67,15" dtype_id="52">
              <varref loc="bi,67,7,67,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,67,15,67,17" name="8&apos;h28" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,68,20,68,21" dtype_id="52">
            <const loc="bi,68,22,68,28" name="9&apos;h80" dtype_id="52"/>
            <arraysel loc="bi,68,14,68,15" dtype_id="52">
              <varref loc="bi,68,7,68,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,68,15,68,17" name="8&apos;h29" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,69,20,69,21" dtype_id="52">
            <const loc="bi,69,22,69,28" name="9&apos;h83" dtype_id="52"/>
            <arraysel loc="bi,69,14,69,15" dtype_id="52">
              <varref loc="bi,69,7,69,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,69,15,69,17" name="8&apos;h2a" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,70,20,70,21" dtype_id="52">
            <const loc="bi,70,22,70,28" name="9&apos;h86" dtype_id="52"/>
            <arraysel loc="bi,70,14,70,15" dtype_id="52">
              <varref loc="bi,70,7,70,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,70,15,70,17" name="8&apos;h2b" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,71,20,71,21" dtype_id="52">
            <const loc="bi,71,22,71,28" name="9&apos;h89" dtype_id="52"/>
            <arraysel loc="bi,71,14,71,15" dtype_id="52">
              <varref loc="bi,71,7,71,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,71,15,71,17" name="8&apos;h2c" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,72,20,72,21" dtype_id="52">
            <const loc="bi,72,22,72,28" name="9&apos;h8c" dtype_id="52"/>
            <arraysel loc="bi,72,14,72,15" dtype_id="52">
              <varref loc="bi,72,7,72,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,72,15,72,17" name="8&apos;h2d" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,73,20,73,21" dtype_id="52">
            <const loc="bi,73,22,73,28" name="9&apos;h8f" dtype_id="52"/>
            <arraysel loc="bi,73,14,73,15" dtype_id="52">
              <varref loc="bi,73,7,73,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,73,15,73,17" name="8&apos;h2e" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,74,20,74,21" dtype_id="52">
            <const loc="bi,74,22,74,28" name="9&apos;h92" dtype_id="52"/>
            <arraysel loc="bi,74,14,74,15" dtype_id="52">
              <varref loc="bi,74,7,74,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,74,15,74,17" name="8&apos;h2f" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,75,20,75,21" dtype_id="52">
            <const loc="bi,75,22,75,28" name="9&apos;h95" dtype_id="52"/>
            <arraysel loc="bi,75,14,75,15" dtype_id="52">
              <varref loc="bi,75,7,75,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,75,15,75,17" name="8&apos;h30" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,76,20,76,21" dtype_id="52">
            <const loc="bi,76,22,76,28" name="9&apos;h98" dtype_id="52"/>
            <arraysel loc="bi,76,14,76,15" dtype_id="52">
              <varref loc="bi,76,7,76,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,76,15,76,17" name="8&apos;h31" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,77,20,77,21" dtype_id="52">
            <const loc="bi,77,22,77,28" name="9&apos;h9b" dtype_id="52"/>
            <arraysel loc="bi,77,14,77,15" dtype_id="52">
              <varref loc="bi,77,7,77,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,77,15,77,17" name="8&apos;h32" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,78,20,78,21" dtype_id="52">
            <const loc="bi,78,22,78,28" name="9&apos;h9e" dtype_id="52"/>
            <arraysel loc="bi,78,14,78,15" dtype_id="52">
              <varref loc="bi,78,7,78,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,78,15,78,17" name="8&apos;h33" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,79,20,79,21" dtype_id="52">
            <const loc="bi,79,22,79,28" name="9&apos;ha1" dtype_id="52"/>
            <arraysel loc="bi,79,14,79,15" dtype_id="52">
              <varref loc="bi,79,7,79,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,79,15,79,17" name="8&apos;h34" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,80,20,80,21" dtype_id="52">
            <const loc="bi,80,22,80,28" name="9&apos;ha4" dtype_id="52"/>
            <arraysel loc="bi,80,14,80,15" dtype_id="52">
              <varref loc="bi,80,7,80,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,80,15,80,17" name="8&apos;h35" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,81,20,81,21" dtype_id="52">
            <const loc="bi,81,22,81,28" name="9&apos;ha7" dtype_id="52"/>
            <arraysel loc="bi,81,14,81,15" dtype_id="52">
              <varref loc="bi,81,7,81,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,81,15,81,17" name="8&apos;h36" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,82,20,82,21" dtype_id="52">
            <const loc="bi,82,22,82,28" name="9&apos;haa" dtype_id="52"/>
            <arraysel loc="bi,82,14,82,15" dtype_id="52">
              <varref loc="bi,82,7,82,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,82,15,82,17" name="8&apos;h37" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,83,20,83,21" dtype_id="52">
            <const loc="bi,83,22,83,28" name="9&apos;had" dtype_id="52"/>
            <arraysel loc="bi,83,14,83,15" dtype_id="52">
              <varref loc="bi,83,7,83,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,83,15,83,17" name="8&apos;h38" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,84,20,84,21" dtype_id="52">
            <const loc="bi,84,22,84,28" name="9&apos;hb0" dtype_id="52"/>
            <arraysel loc="bi,84,14,84,15" dtype_id="52">
              <varref loc="bi,84,7,84,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,84,15,84,17" name="8&apos;h39" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,85,20,85,21" dtype_id="52">
            <const loc="bi,85,22,85,28" name="9&apos;hb3" dtype_id="52"/>
            <arraysel loc="bi,85,14,85,15" dtype_id="52">
              <varref loc="bi,85,7,85,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,85,15,85,17" name="8&apos;h3a" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,86,20,86,21" dtype_id="52">
            <const loc="bi,86,22,86,28" name="9&apos;hb6" dtype_id="52"/>
            <arraysel loc="bi,86,14,86,15" dtype_id="52">
              <varref loc="bi,86,7,86,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,86,15,86,17" name="8&apos;h3b" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,87,20,87,21" dtype_id="52">
            <const loc="bi,87,22,87,28" name="9&apos;hb9" dtype_id="52"/>
            <arraysel loc="bi,87,14,87,15" dtype_id="52">
              <varref loc="bi,87,7,87,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,87,15,87,17" name="8&apos;h3c" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,88,20,88,21" dtype_id="52">
            <const loc="bi,88,22,88,28" name="9&apos;hbc" dtype_id="52"/>
            <arraysel loc="bi,88,14,88,15" dtype_id="52">
              <varref loc="bi,88,7,88,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,88,15,88,17" name="8&apos;h3d" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,89,20,89,21" dtype_id="52">
            <const loc="bi,89,22,89,28" name="9&apos;hbe" dtype_id="52"/>
            <arraysel loc="bi,89,14,89,15" dtype_id="52">
              <varref loc="bi,89,7,89,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,89,15,89,17" name="8&apos;h3e" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,90,20,90,21" dtype_id="52">
            <const loc="bi,90,22,90,28" name="9&apos;hc1" dtype_id="52"/>
            <arraysel loc="bi,90,14,90,15" dtype_id="52">
              <varref loc="bi,90,7,90,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,90,15,90,17" name="8&apos;h3f" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,91,20,91,21" dtype_id="52">
            <const loc="bi,91,22,91,28" name="9&apos;hc4" dtype_id="52"/>
            <arraysel loc="bi,91,14,91,15" dtype_id="52">
              <varref loc="bi,91,7,91,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,91,15,91,17" name="8&apos;h40" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,92,20,92,21" dtype_id="52">
            <const loc="bi,92,22,92,28" name="9&apos;hc7" dtype_id="52"/>
            <arraysel loc="bi,92,14,92,15" dtype_id="52">
              <varref loc="bi,92,7,92,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,92,15,92,17" name="8&apos;h41" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,93,20,93,21" dtype_id="52">
            <const loc="bi,93,22,93,28" name="9&apos;hca" dtype_id="52"/>
            <arraysel loc="bi,93,14,93,15" dtype_id="52">
              <varref loc="bi,93,7,93,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,93,15,93,17" name="8&apos;h42" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,94,20,94,21" dtype_id="52">
            <const loc="bi,94,22,94,28" name="9&apos;hcd" dtype_id="52"/>
            <arraysel loc="bi,94,14,94,15" dtype_id="52">
              <varref loc="bi,94,7,94,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,94,15,94,17" name="8&apos;h43" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,95,20,95,21" dtype_id="52">
            <const loc="bi,95,22,95,28" name="9&apos;hd0" dtype_id="52"/>
            <arraysel loc="bi,95,14,95,15" dtype_id="52">
              <varref loc="bi,95,7,95,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,95,15,95,17" name="8&apos;h44" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,96,20,96,21" dtype_id="52">
            <const loc="bi,96,22,96,28" name="9&apos;hd3" dtype_id="52"/>
            <arraysel loc="bi,96,14,96,15" dtype_id="52">
              <varref loc="bi,96,7,96,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,96,15,96,17" name="8&apos;h45" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,97,20,97,21" dtype_id="52">
            <const loc="bi,97,22,97,28" name="9&apos;hd6" dtype_id="52"/>
            <arraysel loc="bi,97,14,97,15" dtype_id="52">
              <varref loc="bi,97,7,97,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,97,15,97,17" name="8&apos;h46" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,98,20,98,21" dtype_id="52">
            <const loc="bi,98,22,98,28" name="9&apos;hd8" dtype_id="52"/>
            <arraysel loc="bi,98,14,98,15" dtype_id="52">
              <varref loc="bi,98,7,98,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,98,15,98,17" name="8&apos;h47" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,99,20,99,21" dtype_id="52">
            <const loc="bi,99,22,99,28" name="9&apos;hdb" dtype_id="52"/>
            <arraysel loc="bi,99,14,99,15" dtype_id="52">
              <varref loc="bi,99,7,99,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,99,15,99,17" name="8&apos;h48" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,100,20,100,21" dtype_id="52">
            <const loc="bi,100,22,100,28" name="9&apos;hde" dtype_id="52"/>
            <arraysel loc="bi,100,14,100,15" dtype_id="52">
              <varref loc="bi,100,7,100,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,100,15,100,17" name="8&apos;h49" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,101,20,101,21" dtype_id="52">
            <const loc="bi,101,22,101,28" name="9&apos;he1" dtype_id="52"/>
            <arraysel loc="bi,101,14,101,15" dtype_id="52">
              <varref loc="bi,101,7,101,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,101,15,101,17" name="8&apos;h4a" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,102,20,102,21" dtype_id="52">
            <const loc="bi,102,22,102,28" name="9&apos;he4" dtype_id="52"/>
            <arraysel loc="bi,102,14,102,15" dtype_id="52">
              <varref loc="bi,102,7,102,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,102,15,102,17" name="8&apos;h4b" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,103,20,103,21" dtype_id="52">
            <const loc="bi,103,22,103,28" name="9&apos;he7" dtype_id="52"/>
            <arraysel loc="bi,103,14,103,15" dtype_id="52">
              <varref loc="bi,103,7,103,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,103,15,103,17" name="8&apos;h4c" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,104,20,104,21" dtype_id="52">
            <const loc="bi,104,22,104,28" name="9&apos;he9" dtype_id="52"/>
            <arraysel loc="bi,104,14,104,15" dtype_id="52">
              <varref loc="bi,104,7,104,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,104,15,104,17" name="8&apos;h4d" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,105,20,105,21" dtype_id="52">
            <const loc="bi,105,22,105,28" name="9&apos;hec" dtype_id="52"/>
            <arraysel loc="bi,105,14,105,15" dtype_id="52">
              <varref loc="bi,105,7,105,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,105,15,105,17" name="8&apos;h4e" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,106,20,106,21" dtype_id="52">
            <const loc="bi,106,22,106,28" name="9&apos;hef" dtype_id="52"/>
            <arraysel loc="bi,106,14,106,15" dtype_id="52">
              <varref loc="bi,106,7,106,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,106,15,106,17" name="8&apos;h4f" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,107,20,107,21" dtype_id="52">
            <const loc="bi,107,22,107,28" name="9&apos;hf2" dtype_id="52"/>
            <arraysel loc="bi,107,14,107,15" dtype_id="52">
              <varref loc="bi,107,7,107,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,107,15,107,17" name="8&apos;h50" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,108,20,108,21" dtype_id="52">
            <const loc="bi,108,22,108,28" name="9&apos;hf5" dtype_id="52"/>
            <arraysel loc="bi,108,14,108,15" dtype_id="52">
              <varref loc="bi,108,7,108,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,108,15,108,17" name="8&apos;h51" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,109,20,109,21" dtype_id="52">
            <const loc="bi,109,22,109,28" name="9&apos;hf7" dtype_id="52"/>
            <arraysel loc="bi,109,14,109,15" dtype_id="52">
              <varref loc="bi,109,7,109,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,109,15,109,17" name="8&apos;h52" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,110,20,110,21" dtype_id="52">
            <const loc="bi,110,22,110,28" name="9&apos;hfa" dtype_id="52"/>
            <arraysel loc="bi,110,14,110,15" dtype_id="52">
              <varref loc="bi,110,7,110,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,110,15,110,17" name="8&apos;h53" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,111,20,111,21" dtype_id="52">
            <const loc="bi,111,22,111,28" name="9&apos;hfd" dtype_id="52"/>
            <arraysel loc="bi,111,14,111,15" dtype_id="52">
              <varref loc="bi,111,7,111,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,111,15,111,17" name="8&apos;h54" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,112,20,112,21" dtype_id="52">
            <const loc="bi,112,22,112,28" name="9&apos;hff" dtype_id="52"/>
            <arraysel loc="bi,112,14,112,15" dtype_id="52">
              <varref loc="bi,112,7,112,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,112,15,112,17" name="8&apos;h55" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,113,20,113,21" dtype_id="52">
            <const loc="bi,113,22,113,28" name="9&apos;h102" dtype_id="52"/>
            <arraysel loc="bi,113,14,113,15" dtype_id="52">
              <varref loc="bi,113,7,113,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,113,15,113,17" name="8&apos;h56" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,114,20,114,21" dtype_id="52">
            <const loc="bi,114,22,114,28" name="9&apos;h105" dtype_id="52"/>
            <arraysel loc="bi,114,14,114,15" dtype_id="52">
              <varref loc="bi,114,7,114,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,114,15,114,17" name="8&apos;h57" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,115,20,115,21" dtype_id="52">
            <const loc="bi,115,22,115,28" name="9&apos;h108" dtype_id="52"/>
            <arraysel loc="bi,115,14,115,15" dtype_id="52">
              <varref loc="bi,115,7,115,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,115,15,115,17" name="8&apos;h58" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,116,20,116,21" dtype_id="52">
            <const loc="bi,116,22,116,28" name="9&apos;h10a" dtype_id="52"/>
            <arraysel loc="bi,116,14,116,15" dtype_id="52">
              <varref loc="bi,116,7,116,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,116,15,116,17" name="8&apos;h59" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,117,20,117,21" dtype_id="52">
            <const loc="bi,117,22,117,28" name="9&apos;h10d" dtype_id="52"/>
            <arraysel loc="bi,117,14,117,15" dtype_id="52">
              <varref loc="bi,117,7,117,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,117,15,117,17" name="8&apos;h5a" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,118,20,118,21" dtype_id="52">
            <const loc="bi,118,22,118,28" name="9&apos;h110" dtype_id="52"/>
            <arraysel loc="bi,118,14,118,15" dtype_id="52">
              <varref loc="bi,118,7,118,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,118,15,118,17" name="8&apos;h5b" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,119,20,119,21" dtype_id="52">
            <const loc="bi,119,22,119,28" name="9&apos;h112" dtype_id="52"/>
            <arraysel loc="bi,119,14,119,15" dtype_id="52">
              <varref loc="bi,119,7,119,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,119,15,119,17" name="8&apos;h5c" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,120,20,120,21" dtype_id="52">
            <const loc="bi,120,22,120,28" name="9&apos;h115" dtype_id="52"/>
            <arraysel loc="bi,120,14,120,15" dtype_id="52">
              <varref loc="bi,120,7,120,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,120,15,120,17" name="8&apos;h5d" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,121,20,121,21" dtype_id="52">
            <const loc="bi,121,22,121,28" name="9&apos;h118" dtype_id="52"/>
            <arraysel loc="bi,121,14,121,15" dtype_id="52">
              <varref loc="bi,121,7,121,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,121,15,121,17" name="8&apos;h5e" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,122,20,122,21" dtype_id="52">
            <const loc="bi,122,22,122,28" name="9&apos;h11a" dtype_id="52"/>
            <arraysel loc="bi,122,14,122,15" dtype_id="52">
              <varref loc="bi,122,7,122,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,122,15,122,17" name="8&apos;h5f" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,123,20,123,21" dtype_id="52">
            <const loc="bi,123,22,123,28" name="9&apos;h11d" dtype_id="52"/>
            <arraysel loc="bi,123,14,123,15" dtype_id="52">
              <varref loc="bi,123,7,123,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,123,15,123,17" name="8&apos;h60" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,124,20,124,21" dtype_id="52">
            <const loc="bi,124,22,124,28" name="9&apos;h11f" dtype_id="52"/>
            <arraysel loc="bi,124,14,124,15" dtype_id="52">
              <varref loc="bi,124,7,124,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,124,15,124,17" name="8&apos;h61" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,125,20,125,21" dtype_id="52">
            <const loc="bi,125,22,125,28" name="9&apos;h122" dtype_id="52"/>
            <arraysel loc="bi,125,14,125,15" dtype_id="52">
              <varref loc="bi,125,7,125,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,125,15,125,17" name="8&apos;h62" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,126,20,126,21" dtype_id="52">
            <const loc="bi,126,22,126,28" name="9&apos;h125" dtype_id="52"/>
            <arraysel loc="bi,126,14,126,15" dtype_id="52">
              <varref loc="bi,126,7,126,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,126,15,126,17" name="8&apos;h63" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,127,20,127,21" dtype_id="52">
            <const loc="bi,127,22,127,28" name="9&apos;h127" dtype_id="52"/>
            <arraysel loc="bi,127,14,127,15" dtype_id="52">
              <varref loc="bi,127,7,127,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,127,15,127,18" name="8&apos;h64" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,128,20,128,21" dtype_id="52">
            <const loc="bi,128,22,128,28" name="9&apos;h12a" dtype_id="52"/>
            <arraysel loc="bi,128,14,128,15" dtype_id="52">
              <varref loc="bi,128,7,128,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,128,15,128,18" name="8&apos;h65" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,129,20,129,21" dtype_id="52">
            <const loc="bi,129,22,129,28" name="9&apos;h12c" dtype_id="52"/>
            <arraysel loc="bi,129,14,129,15" dtype_id="52">
              <varref loc="bi,129,7,129,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,129,15,129,18" name="8&apos;h66" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,130,20,130,21" dtype_id="52">
            <const loc="bi,130,22,130,28" name="9&apos;h12f" dtype_id="52"/>
            <arraysel loc="bi,130,14,130,15" dtype_id="52">
              <varref loc="bi,130,7,130,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,130,15,130,18" name="8&apos;h67" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,131,20,131,21" dtype_id="52">
            <const loc="bi,131,22,131,28" name="9&apos;h131" dtype_id="52"/>
            <arraysel loc="bi,131,14,131,15" dtype_id="52">
              <varref loc="bi,131,7,131,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,131,15,131,18" name="8&apos;h68" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,132,20,132,21" dtype_id="52">
            <const loc="bi,132,22,132,28" name="9&apos;h134" dtype_id="52"/>
            <arraysel loc="bi,132,14,132,15" dtype_id="52">
              <varref loc="bi,132,7,132,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,132,15,132,18" name="8&apos;h69" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,133,20,133,21" dtype_id="52">
            <const loc="bi,133,22,133,28" name="9&apos;h136" dtype_id="52"/>
            <arraysel loc="bi,133,14,133,15" dtype_id="52">
              <varref loc="bi,133,7,133,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,133,15,133,18" name="8&apos;h6a" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,134,20,134,21" dtype_id="52">
            <const loc="bi,134,22,134,28" name="9&apos;h139" dtype_id="52"/>
            <arraysel loc="bi,134,14,134,15" dtype_id="52">
              <varref loc="bi,134,7,134,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,134,15,134,18" name="8&apos;h6b" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,135,20,135,21" dtype_id="52">
            <const loc="bi,135,22,135,28" name="9&apos;h13b" dtype_id="52"/>
            <arraysel loc="bi,135,14,135,15" dtype_id="52">
              <varref loc="bi,135,7,135,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,135,15,135,18" name="8&apos;h6c" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,136,20,136,21" dtype_id="52">
            <const loc="bi,136,22,136,28" name="9&apos;h13e" dtype_id="52"/>
            <arraysel loc="bi,136,14,136,15" dtype_id="52">
              <varref loc="bi,136,7,136,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,136,15,136,18" name="8&apos;h6d" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,137,20,137,21" dtype_id="52">
            <const loc="bi,137,22,137,28" name="9&apos;h140" dtype_id="52"/>
            <arraysel loc="bi,137,14,137,15" dtype_id="52">
              <varref loc="bi,137,7,137,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,137,15,137,18" name="8&apos;h6e" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,138,20,138,21" dtype_id="52">
            <const loc="bi,138,22,138,28" name="9&apos;h143" dtype_id="52"/>
            <arraysel loc="bi,138,14,138,15" dtype_id="52">
              <varref loc="bi,138,7,138,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,138,15,138,18" name="8&apos;h6f" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,139,20,139,21" dtype_id="52">
            <const loc="bi,139,22,139,28" name="9&apos;h145" dtype_id="52"/>
            <arraysel loc="bi,139,14,139,15" dtype_id="52">
              <varref loc="bi,139,7,139,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,139,15,139,18" name="8&apos;h70" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,140,20,140,21" dtype_id="52">
            <const loc="bi,140,22,140,28" name="9&apos;h148" dtype_id="52"/>
            <arraysel loc="bi,140,14,140,15" dtype_id="52">
              <varref loc="bi,140,7,140,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,140,15,140,18" name="8&apos;h71" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,141,20,141,21" dtype_id="52">
            <const loc="bi,141,22,141,28" name="9&apos;h14a" dtype_id="52"/>
            <arraysel loc="bi,141,14,141,15" dtype_id="52">
              <varref loc="bi,141,7,141,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,141,15,141,18" name="8&apos;h72" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,142,20,142,21" dtype_id="52">
            <const loc="bi,142,22,142,28" name="9&apos;h14c" dtype_id="52"/>
            <arraysel loc="bi,142,14,142,15" dtype_id="52">
              <varref loc="bi,142,7,142,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,142,15,142,18" name="8&apos;h73" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,143,20,143,21" dtype_id="52">
            <const loc="bi,143,22,143,28" name="9&apos;h14f" dtype_id="52"/>
            <arraysel loc="bi,143,14,143,15" dtype_id="52">
              <varref loc="bi,143,7,143,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,143,15,143,18" name="8&apos;h74" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,144,20,144,21" dtype_id="52">
            <const loc="bi,144,22,144,28" name="9&apos;h151" dtype_id="52"/>
            <arraysel loc="bi,144,14,144,15" dtype_id="52">
              <varref loc="bi,144,7,144,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,144,15,144,18" name="8&apos;h75" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,145,20,145,21" dtype_id="52">
            <const loc="bi,145,22,145,28" name="9&apos;h154" dtype_id="52"/>
            <arraysel loc="bi,145,14,145,15" dtype_id="52">
              <varref loc="bi,145,7,145,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,145,15,145,18" name="8&apos;h76" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,146,20,146,21" dtype_id="52">
            <const loc="bi,146,22,146,28" name="9&apos;h156" dtype_id="52"/>
            <arraysel loc="bi,146,14,146,15" dtype_id="52">
              <varref loc="bi,146,7,146,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,146,15,146,18" name="8&apos;h77" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,147,20,147,21" dtype_id="52">
            <const loc="bi,147,22,147,28" name="9&apos;h158" dtype_id="52"/>
            <arraysel loc="bi,147,14,147,15" dtype_id="52">
              <varref loc="bi,147,7,147,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,147,15,147,18" name="8&apos;h78" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,148,20,148,21" dtype_id="52">
            <const loc="bi,148,22,148,28" name="9&apos;h15b" dtype_id="52"/>
            <arraysel loc="bi,148,14,148,15" dtype_id="52">
              <varref loc="bi,148,7,148,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,148,15,148,18" name="8&apos;h79" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,149,20,149,21" dtype_id="52">
            <const loc="bi,149,22,149,28" name="9&apos;h15d" dtype_id="52"/>
            <arraysel loc="bi,149,14,149,15" dtype_id="52">
              <varref loc="bi,149,7,149,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,149,15,149,18" name="8&apos;h7a" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,150,20,150,21" dtype_id="52">
            <const loc="bi,150,22,150,28" name="9&apos;h15f" dtype_id="52"/>
            <arraysel loc="bi,150,14,150,15" dtype_id="52">
              <varref loc="bi,150,7,150,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,150,15,150,18" name="8&apos;h7b" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,151,20,151,21" dtype_id="52">
            <const loc="bi,151,22,151,28" name="9&apos;h161" dtype_id="52"/>
            <arraysel loc="bi,151,14,151,15" dtype_id="52">
              <varref loc="bi,151,7,151,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,151,15,151,18" name="8&apos;h7c" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,152,20,152,21" dtype_id="52">
            <const loc="bi,152,22,152,28" name="9&apos;h164" dtype_id="52"/>
            <arraysel loc="bi,152,14,152,15" dtype_id="52">
              <varref loc="bi,152,7,152,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,152,15,152,18" name="8&apos;h7d" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,153,20,153,21" dtype_id="52">
            <const loc="bi,153,22,153,28" name="9&apos;h166" dtype_id="52"/>
            <arraysel loc="bi,153,14,153,15" dtype_id="52">
              <varref loc="bi,153,7,153,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,153,15,153,18" name="8&apos;h7e" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,154,20,154,21" dtype_id="52">
            <const loc="bi,154,22,154,28" name="9&apos;h168" dtype_id="52"/>
            <arraysel loc="bi,154,14,154,15" dtype_id="52">
              <varref loc="bi,154,7,154,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,154,15,154,18" name="8&apos;h7f" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,155,20,155,21" dtype_id="52">
            <const loc="bi,155,22,155,28" name="9&apos;h16a" dtype_id="52"/>
            <arraysel loc="bi,155,14,155,15" dtype_id="52">
              <varref loc="bi,155,7,155,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,155,15,155,18" name="8&apos;h80" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,156,20,156,21" dtype_id="52">
            <const loc="bi,156,22,156,28" name="9&apos;h16d" dtype_id="52"/>
            <arraysel loc="bi,156,14,156,15" dtype_id="52">
              <varref loc="bi,156,7,156,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,156,15,156,18" name="8&apos;h81" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,157,20,157,21" dtype_id="52">
            <const loc="bi,157,22,157,28" name="9&apos;h16f" dtype_id="52"/>
            <arraysel loc="bi,157,14,157,15" dtype_id="52">
              <varref loc="bi,157,7,157,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,157,15,157,18" name="8&apos;h82" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,158,20,158,21" dtype_id="52">
            <const loc="bi,158,22,158,28" name="9&apos;h171" dtype_id="52"/>
            <arraysel loc="bi,158,14,158,15" dtype_id="52">
              <varref loc="bi,158,7,158,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,158,15,158,18" name="8&apos;h83" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,159,20,159,21" dtype_id="52">
            <const loc="bi,159,22,159,28" name="9&apos;h173" dtype_id="52"/>
            <arraysel loc="bi,159,14,159,15" dtype_id="52">
              <varref loc="bi,159,7,159,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,159,15,159,18" name="8&apos;h84" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,160,20,160,21" dtype_id="52">
            <const loc="bi,160,22,160,28" name="9&apos;h175" dtype_id="52"/>
            <arraysel loc="bi,160,14,160,15" dtype_id="52">
              <varref loc="bi,160,7,160,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,160,15,160,18" name="8&apos;h85" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,161,20,161,21" dtype_id="52">
            <const loc="bi,161,22,161,28" name="9&apos;h178" dtype_id="52"/>
            <arraysel loc="bi,161,14,161,15" dtype_id="52">
              <varref loc="bi,161,7,161,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,161,15,161,18" name="8&apos;h86" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,162,20,162,21" dtype_id="52">
            <const loc="bi,162,22,162,28" name="9&apos;h17a" dtype_id="52"/>
            <arraysel loc="bi,162,14,162,15" dtype_id="52">
              <varref loc="bi,162,7,162,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,162,15,162,18" name="8&apos;h87" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,163,20,163,21" dtype_id="52">
            <const loc="bi,163,22,163,28" name="9&apos;h17c" dtype_id="52"/>
            <arraysel loc="bi,163,14,163,15" dtype_id="52">
              <varref loc="bi,163,7,163,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,163,15,163,18" name="8&apos;h88" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,164,20,164,21" dtype_id="52">
            <const loc="bi,164,22,164,28" name="9&apos;h17e" dtype_id="52"/>
            <arraysel loc="bi,164,14,164,15" dtype_id="52">
              <varref loc="bi,164,7,164,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,164,15,164,18" name="8&apos;h89" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,165,20,165,21" dtype_id="52">
            <const loc="bi,165,22,165,28" name="9&apos;h180" dtype_id="52"/>
            <arraysel loc="bi,165,14,165,15" dtype_id="52">
              <varref loc="bi,165,7,165,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,165,15,165,18" name="8&apos;h8a" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,166,20,166,21" dtype_id="52">
            <const loc="bi,166,22,166,28" name="9&apos;h182" dtype_id="52"/>
            <arraysel loc="bi,166,14,166,15" dtype_id="52">
              <varref loc="bi,166,7,166,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,166,15,166,18" name="8&apos;h8b" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,167,20,167,21" dtype_id="52">
            <const loc="bi,167,22,167,28" name="9&apos;h184" dtype_id="52"/>
            <arraysel loc="bi,167,14,167,15" dtype_id="52">
              <varref loc="bi,167,7,167,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,167,15,167,18" name="8&apos;h8c" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,168,20,168,21" dtype_id="52">
            <const loc="bi,168,22,168,28" name="9&apos;h186" dtype_id="52"/>
            <arraysel loc="bi,168,14,168,15" dtype_id="52">
              <varref loc="bi,168,7,168,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,168,15,168,18" name="8&apos;h8d" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,169,20,169,21" dtype_id="52">
            <const loc="bi,169,22,169,28" name="9&apos;h188" dtype_id="52"/>
            <arraysel loc="bi,169,14,169,15" dtype_id="52">
              <varref loc="bi,169,7,169,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,169,15,169,18" name="8&apos;h8e" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,170,20,170,21" dtype_id="52">
            <const loc="bi,170,22,170,28" name="9&apos;h18a" dtype_id="52"/>
            <arraysel loc="bi,170,14,170,15" dtype_id="52">
              <varref loc="bi,170,7,170,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,170,15,170,18" name="8&apos;h8f" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,171,20,171,21" dtype_id="52">
            <const loc="bi,171,22,171,28" name="9&apos;h18c" dtype_id="52"/>
            <arraysel loc="bi,171,14,171,15" dtype_id="52">
              <varref loc="bi,171,7,171,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,171,15,171,18" name="8&apos;h90" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,172,20,172,21" dtype_id="52">
            <const loc="bi,172,22,172,28" name="9&apos;h18e" dtype_id="52"/>
            <arraysel loc="bi,172,14,172,15" dtype_id="52">
              <varref loc="bi,172,7,172,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,172,15,172,18" name="8&apos;h91" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,173,20,173,21" dtype_id="52">
            <const loc="bi,173,22,173,28" name="9&apos;h190" dtype_id="52"/>
            <arraysel loc="bi,173,14,173,15" dtype_id="52">
              <varref loc="bi,173,7,173,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,173,15,173,18" name="8&apos;h92" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,174,20,174,21" dtype_id="52">
            <const loc="bi,174,22,174,28" name="9&apos;h192" dtype_id="52"/>
            <arraysel loc="bi,174,14,174,15" dtype_id="52">
              <varref loc="bi,174,7,174,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,174,15,174,18" name="8&apos;h93" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,175,20,175,21" dtype_id="52">
            <const loc="bi,175,22,175,28" name="9&apos;h194" dtype_id="52"/>
            <arraysel loc="bi,175,14,175,15" dtype_id="52">
              <varref loc="bi,175,7,175,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,175,15,175,18" name="8&apos;h94" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,176,20,176,21" dtype_id="52">
            <const loc="bi,176,22,176,28" name="9&apos;h196" dtype_id="52"/>
            <arraysel loc="bi,176,14,176,15" dtype_id="52">
              <varref loc="bi,176,7,176,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,176,15,176,18" name="8&apos;h95" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,177,20,177,21" dtype_id="52">
            <const loc="bi,177,22,177,28" name="9&apos;h198" dtype_id="52"/>
            <arraysel loc="bi,177,14,177,15" dtype_id="52">
              <varref loc="bi,177,7,177,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,177,15,177,18" name="8&apos;h96" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,178,20,178,21" dtype_id="52">
            <const loc="bi,178,22,178,28" name="9&apos;h19a" dtype_id="52"/>
            <arraysel loc="bi,178,14,178,15" dtype_id="52">
              <varref loc="bi,178,7,178,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,178,15,178,18" name="8&apos;h97" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,179,20,179,21" dtype_id="52">
            <const loc="bi,179,22,179,28" name="9&apos;h19c" dtype_id="52"/>
            <arraysel loc="bi,179,14,179,15" dtype_id="52">
              <varref loc="bi,179,7,179,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,179,15,179,18" name="8&apos;h98" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,180,20,180,21" dtype_id="52">
            <const loc="bi,180,22,180,28" name="9&apos;h19d" dtype_id="52"/>
            <arraysel loc="bi,180,14,180,15" dtype_id="52">
              <varref loc="bi,180,7,180,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,180,15,180,18" name="8&apos;h99" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,181,20,181,21" dtype_id="52">
            <const loc="bi,181,22,181,28" name="9&apos;h19f" dtype_id="52"/>
            <arraysel loc="bi,181,14,181,15" dtype_id="52">
              <varref loc="bi,181,7,181,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,181,15,181,18" name="8&apos;h9a" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,182,20,182,21" dtype_id="52">
            <const loc="bi,182,22,182,28" name="9&apos;h1a1" dtype_id="52"/>
            <arraysel loc="bi,182,14,182,15" dtype_id="52">
              <varref loc="bi,182,7,182,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,182,15,182,18" name="8&apos;h9b" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,183,20,183,21" dtype_id="52">
            <const loc="bi,183,22,183,28" name="9&apos;h1a3" dtype_id="52"/>
            <arraysel loc="bi,183,14,183,15" dtype_id="52">
              <varref loc="bi,183,7,183,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,183,15,183,18" name="8&apos;h9c" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,184,20,184,21" dtype_id="52">
            <const loc="bi,184,22,184,28" name="9&apos;h1a5" dtype_id="52"/>
            <arraysel loc="bi,184,14,184,15" dtype_id="52">
              <varref loc="bi,184,7,184,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,184,15,184,18" name="8&apos;h9d" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,185,20,185,21" dtype_id="52">
            <const loc="bi,185,22,185,28" name="9&apos;h1a6" dtype_id="52"/>
            <arraysel loc="bi,185,14,185,15" dtype_id="52">
              <varref loc="bi,185,7,185,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,185,15,185,18" name="8&apos;h9e" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,186,20,186,21" dtype_id="52">
            <const loc="bi,186,22,186,28" name="9&apos;h1a8" dtype_id="52"/>
            <arraysel loc="bi,186,14,186,15" dtype_id="52">
              <varref loc="bi,186,7,186,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,186,15,186,18" name="8&apos;h9f" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,187,20,187,21" dtype_id="52">
            <const loc="bi,187,22,187,28" name="9&apos;h1aa" dtype_id="52"/>
            <arraysel loc="bi,187,14,187,15" dtype_id="52">
              <varref loc="bi,187,7,187,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,187,15,187,18" name="8&apos;ha0" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,188,20,188,21" dtype_id="52">
            <const loc="bi,188,22,188,28" name="9&apos;h1ac" dtype_id="52"/>
            <arraysel loc="bi,188,14,188,15" dtype_id="52">
              <varref loc="bi,188,7,188,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,188,15,188,18" name="8&apos;ha1" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,189,20,189,21" dtype_id="52">
            <const loc="bi,189,22,189,28" name="9&apos;h1ad" dtype_id="52"/>
            <arraysel loc="bi,189,14,189,15" dtype_id="52">
              <varref loc="bi,189,7,189,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,189,15,189,18" name="8&apos;ha2" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,190,20,190,21" dtype_id="52">
            <const loc="bi,190,22,190,28" name="9&apos;h1af" dtype_id="52"/>
            <arraysel loc="bi,190,14,190,15" dtype_id="52">
              <varref loc="bi,190,7,190,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,190,15,190,18" name="8&apos;ha3" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,191,20,191,21" dtype_id="52">
            <const loc="bi,191,22,191,28" name="9&apos;h1b1" dtype_id="52"/>
            <arraysel loc="bi,191,14,191,15" dtype_id="52">
              <varref loc="bi,191,7,191,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,191,15,191,18" name="8&apos;ha4" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,192,20,192,21" dtype_id="52">
            <const loc="bi,192,22,192,28" name="9&apos;h1b2" dtype_id="52"/>
            <arraysel loc="bi,192,14,192,15" dtype_id="52">
              <varref loc="bi,192,7,192,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,192,15,192,18" name="8&apos;ha5" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,193,20,193,21" dtype_id="52">
            <const loc="bi,193,22,193,28" name="9&apos;h1b4" dtype_id="52"/>
            <arraysel loc="bi,193,14,193,15" dtype_id="52">
              <varref loc="bi,193,7,193,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,193,15,193,18" name="8&apos;ha6" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,194,20,194,21" dtype_id="52">
            <const loc="bi,194,22,194,28" name="9&apos;h1b6" dtype_id="52"/>
            <arraysel loc="bi,194,14,194,15" dtype_id="52">
              <varref loc="bi,194,7,194,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,194,15,194,18" name="8&apos;ha7" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,195,20,195,21" dtype_id="52">
            <const loc="bi,195,22,195,28" name="9&apos;h1b7" dtype_id="52"/>
            <arraysel loc="bi,195,14,195,15" dtype_id="52">
              <varref loc="bi,195,7,195,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,195,15,195,18" name="8&apos;ha8" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,196,20,196,21" dtype_id="52">
            <const loc="bi,196,22,196,28" name="9&apos;h1b9" dtype_id="52"/>
            <arraysel loc="bi,196,14,196,15" dtype_id="52">
              <varref loc="bi,196,7,196,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,196,15,196,18" name="8&apos;ha9" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,197,20,197,21" dtype_id="52">
            <const loc="bi,197,22,197,28" name="9&apos;h1bb" dtype_id="52"/>
            <arraysel loc="bi,197,14,197,15" dtype_id="52">
              <varref loc="bi,197,7,197,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,197,15,197,18" name="8&apos;haa" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,198,20,198,21" dtype_id="52">
            <const loc="bi,198,22,198,28" name="9&apos;h1bc" dtype_id="52"/>
            <arraysel loc="bi,198,14,198,15" dtype_id="52">
              <varref loc="bi,198,7,198,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,198,15,198,18" name="8&apos;hab" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,199,20,199,21" dtype_id="52">
            <const loc="bi,199,22,199,28" name="9&apos;h1be" dtype_id="52"/>
            <arraysel loc="bi,199,14,199,15" dtype_id="52">
              <varref loc="bi,199,7,199,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,199,15,199,18" name="8&apos;hac" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,200,20,200,21" dtype_id="52">
            <const loc="bi,200,22,200,28" name="9&apos;h1bf" dtype_id="52"/>
            <arraysel loc="bi,200,14,200,15" dtype_id="52">
              <varref loc="bi,200,7,200,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,200,15,200,18" name="8&apos;had" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,201,20,201,21" dtype_id="52">
            <const loc="bi,201,22,201,28" name="9&apos;h1c1" dtype_id="52"/>
            <arraysel loc="bi,201,14,201,15" dtype_id="52">
              <varref loc="bi,201,7,201,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,201,15,201,18" name="8&apos;hae" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,202,20,202,21" dtype_id="52">
            <const loc="bi,202,22,202,28" name="9&apos;h1c2" dtype_id="52"/>
            <arraysel loc="bi,202,14,202,15" dtype_id="52">
              <varref loc="bi,202,7,202,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,202,15,202,18" name="8&apos;haf" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,203,20,203,21" dtype_id="52">
            <const loc="bi,203,22,203,28" name="9&apos;h1c4" dtype_id="52"/>
            <arraysel loc="bi,203,14,203,15" dtype_id="52">
              <varref loc="bi,203,7,203,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,203,15,203,18" name="8&apos;hb0" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,204,20,204,21" dtype_id="52">
            <const loc="bi,204,22,204,28" name="9&apos;h1c5" dtype_id="52"/>
            <arraysel loc="bi,204,14,204,15" dtype_id="52">
              <varref loc="bi,204,7,204,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,204,15,204,18" name="8&apos;hb1" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,205,20,205,21" dtype_id="52">
            <const loc="bi,205,22,205,28" name="9&apos;h1c7" dtype_id="52"/>
            <arraysel loc="bi,205,14,205,15" dtype_id="52">
              <varref loc="bi,205,7,205,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,205,15,205,18" name="8&apos;hb2" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,206,20,206,21" dtype_id="52">
            <const loc="bi,206,22,206,28" name="9&apos;h1c8" dtype_id="52"/>
            <arraysel loc="bi,206,14,206,15" dtype_id="52">
              <varref loc="bi,206,7,206,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,206,15,206,18" name="8&apos;hb3" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,207,20,207,21" dtype_id="52">
            <const loc="bi,207,22,207,28" name="9&apos;h1c9" dtype_id="52"/>
            <arraysel loc="bi,207,14,207,15" dtype_id="52">
              <varref loc="bi,207,7,207,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,207,15,207,18" name="8&apos;hb4" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,208,20,208,21" dtype_id="52">
            <const loc="bi,208,22,208,28" name="9&apos;h1cb" dtype_id="52"/>
            <arraysel loc="bi,208,14,208,15" dtype_id="52">
              <varref loc="bi,208,7,208,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,208,15,208,18" name="8&apos;hb5" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,209,20,209,21" dtype_id="52">
            <const loc="bi,209,22,209,28" name="9&apos;h1cc" dtype_id="52"/>
            <arraysel loc="bi,209,14,209,15" dtype_id="52">
              <varref loc="bi,209,7,209,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,209,15,209,18" name="8&apos;hb6" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,210,20,210,21" dtype_id="52">
            <const loc="bi,210,22,210,28" name="9&apos;h1ce" dtype_id="52"/>
            <arraysel loc="bi,210,14,210,15" dtype_id="52">
              <varref loc="bi,210,7,210,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,210,15,210,18" name="8&apos;hb7" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,211,20,211,21" dtype_id="52">
            <const loc="bi,211,22,211,28" name="9&apos;h1cf" dtype_id="52"/>
            <arraysel loc="bi,211,14,211,15" dtype_id="52">
              <varref loc="bi,211,7,211,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,211,15,211,18" name="8&apos;hb8" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,212,20,212,21" dtype_id="52">
            <const loc="bi,212,22,212,28" name="9&apos;h1d0" dtype_id="52"/>
            <arraysel loc="bi,212,14,212,15" dtype_id="52">
              <varref loc="bi,212,7,212,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,212,15,212,18" name="8&apos;hb9" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,213,20,213,21" dtype_id="52">
            <const loc="bi,213,22,213,28" name="9&apos;h1d2" dtype_id="52"/>
            <arraysel loc="bi,213,14,213,15" dtype_id="52">
              <varref loc="bi,213,7,213,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,213,15,213,18" name="8&apos;hba" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,214,20,214,21" dtype_id="52">
            <const loc="bi,214,22,214,28" name="9&apos;h1d3" dtype_id="52"/>
            <arraysel loc="bi,214,14,214,15" dtype_id="52">
              <varref loc="bi,214,7,214,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,214,15,214,18" name="8&apos;hbb" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,215,20,215,21" dtype_id="52">
            <const loc="bi,215,22,215,28" name="9&apos;h1d4" dtype_id="52"/>
            <arraysel loc="bi,215,14,215,15" dtype_id="52">
              <varref loc="bi,215,7,215,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,215,15,215,18" name="8&apos;hbc" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,216,20,216,21" dtype_id="52">
            <const loc="bi,216,22,216,28" name="9&apos;h1d5" dtype_id="52"/>
            <arraysel loc="bi,216,14,216,15" dtype_id="52">
              <varref loc="bi,216,7,216,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,216,15,216,18" name="8&apos;hbd" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,217,20,217,21" dtype_id="52">
            <const loc="bi,217,22,217,28" name="9&apos;h1d7" dtype_id="52"/>
            <arraysel loc="bi,217,14,217,15" dtype_id="52">
              <varref loc="bi,217,7,217,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,217,15,217,18" name="8&apos;hbe" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,218,20,218,21" dtype_id="52">
            <const loc="bi,218,22,218,28" name="9&apos;h1d8" dtype_id="52"/>
            <arraysel loc="bi,218,14,218,15" dtype_id="52">
              <varref loc="bi,218,7,218,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,218,15,218,18" name="8&apos;hbf" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,219,20,219,21" dtype_id="52">
            <const loc="bi,219,22,219,28" name="9&apos;h1d9" dtype_id="52"/>
            <arraysel loc="bi,219,14,219,15" dtype_id="52">
              <varref loc="bi,219,7,219,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,219,15,219,18" name="8&apos;hc0" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,220,20,220,21" dtype_id="52">
            <const loc="bi,220,22,220,28" name="9&apos;h1da" dtype_id="52"/>
            <arraysel loc="bi,220,14,220,15" dtype_id="52">
              <varref loc="bi,220,7,220,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,220,15,220,18" name="8&apos;hc1" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,221,20,221,21" dtype_id="52">
            <const loc="bi,221,22,221,28" name="9&apos;h1db" dtype_id="52"/>
            <arraysel loc="bi,221,14,221,15" dtype_id="52">
              <varref loc="bi,221,7,221,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,221,15,221,18" name="8&apos;hc2" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,222,20,222,21" dtype_id="52">
            <const loc="bi,222,22,222,28" name="9&apos;h1dc" dtype_id="52"/>
            <arraysel loc="bi,222,14,222,15" dtype_id="52">
              <varref loc="bi,222,7,222,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,222,15,222,18" name="8&apos;hc3" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,223,20,223,21" dtype_id="52">
            <const loc="bi,223,22,223,28" name="9&apos;h1de" dtype_id="52"/>
            <arraysel loc="bi,223,14,223,15" dtype_id="52">
              <varref loc="bi,223,7,223,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,223,15,223,18" name="8&apos;hc4" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,224,20,224,21" dtype_id="52">
            <const loc="bi,224,22,224,28" name="9&apos;h1df" dtype_id="52"/>
            <arraysel loc="bi,224,14,224,15" dtype_id="52">
              <varref loc="bi,224,7,224,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,224,15,224,18" name="8&apos;hc5" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,225,20,225,21" dtype_id="52">
            <const loc="bi,225,22,225,28" name="9&apos;h1e0" dtype_id="52"/>
            <arraysel loc="bi,225,14,225,15" dtype_id="52">
              <varref loc="bi,225,7,225,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,225,15,225,18" name="8&apos;hc6" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,226,20,226,21" dtype_id="52">
            <const loc="bi,226,22,226,28" name="9&apos;h1e1" dtype_id="52"/>
            <arraysel loc="bi,226,14,226,15" dtype_id="52">
              <varref loc="bi,226,7,226,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,226,15,226,18" name="8&apos;hc7" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,227,20,227,21" dtype_id="52">
            <const loc="bi,227,22,227,28" name="9&apos;h1e2" dtype_id="52"/>
            <arraysel loc="bi,227,14,227,15" dtype_id="52">
              <varref loc="bi,227,7,227,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,227,15,227,18" name="8&apos;hc8" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,228,20,228,21" dtype_id="52">
            <const loc="bi,228,22,228,28" name="9&apos;h1e3" dtype_id="52"/>
            <arraysel loc="bi,228,14,228,15" dtype_id="52">
              <varref loc="bi,228,7,228,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,228,15,228,18" name="8&apos;hc9" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,229,20,229,21" dtype_id="52">
            <const loc="bi,229,22,229,28" name="9&apos;h1e4" dtype_id="52"/>
            <arraysel loc="bi,229,14,229,15" dtype_id="52">
              <varref loc="bi,229,7,229,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,229,15,229,18" name="8&apos;hca" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,230,20,230,21" dtype_id="52">
            <const loc="bi,230,22,230,28" name="9&apos;h1e5" dtype_id="52"/>
            <arraysel loc="bi,230,14,230,15" dtype_id="52">
              <varref loc="bi,230,7,230,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,230,15,230,18" name="8&apos;hcb" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,231,20,231,21" dtype_id="52">
            <const loc="bi,231,22,231,28" name="9&apos;h1e6" dtype_id="52"/>
            <arraysel loc="bi,231,14,231,15" dtype_id="52">
              <varref loc="bi,231,7,231,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,231,15,231,18" name="8&apos;hcc" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,232,20,232,21" dtype_id="52">
            <const loc="bi,232,22,232,28" name="9&apos;h1e7" dtype_id="52"/>
            <arraysel loc="bi,232,14,232,15" dtype_id="52">
              <varref loc="bi,232,7,232,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,232,15,232,18" name="8&apos;hcd" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,233,20,233,21" dtype_id="52">
            <const loc="bi,233,22,233,28" name="9&apos;h1e8" dtype_id="52"/>
            <arraysel loc="bi,233,14,233,15" dtype_id="52">
              <varref loc="bi,233,7,233,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,233,15,233,18" name="8&apos;hce" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,234,20,234,21" dtype_id="52">
            <const loc="bi,234,22,234,28" name="9&apos;h1e9" dtype_id="52"/>
            <arraysel loc="bi,234,14,234,15" dtype_id="52">
              <varref loc="bi,234,7,234,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,234,15,234,18" name="8&apos;hcf" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,235,20,235,21" dtype_id="52">
            <const loc="bi,235,22,235,28" name="9&apos;h1ea" dtype_id="52"/>
            <arraysel loc="bi,235,14,235,15" dtype_id="52">
              <varref loc="bi,235,7,235,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,235,15,235,18" name="8&apos;hd0" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,236,20,236,21" dtype_id="52">
            <const loc="bi,236,22,236,28" name="9&apos;h1eb" dtype_id="52"/>
            <arraysel loc="bi,236,14,236,15" dtype_id="52">
              <varref loc="bi,236,7,236,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,236,15,236,18" name="8&apos;hd1" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,237,20,237,21" dtype_id="52">
            <const loc="bi,237,22,237,28" name="9&apos;h1eb" dtype_id="52"/>
            <arraysel loc="bi,237,14,237,15" dtype_id="52">
              <varref loc="bi,237,7,237,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,237,15,237,18" name="8&apos;hd2" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,238,20,238,21" dtype_id="52">
            <const loc="bi,238,22,238,28" name="9&apos;h1ec" dtype_id="52"/>
            <arraysel loc="bi,238,14,238,15" dtype_id="52">
              <varref loc="bi,238,7,238,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,238,15,238,18" name="8&apos;hd3" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,239,20,239,21" dtype_id="52">
            <const loc="bi,239,22,239,28" name="9&apos;h1ed" dtype_id="52"/>
            <arraysel loc="bi,239,14,239,15" dtype_id="52">
              <varref loc="bi,239,7,239,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,239,15,239,18" name="8&apos;hd4" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,240,20,240,21" dtype_id="52">
            <const loc="bi,240,22,240,28" name="9&apos;h1ee" dtype_id="52"/>
            <arraysel loc="bi,240,14,240,15" dtype_id="52">
              <varref loc="bi,240,7,240,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,240,15,240,18" name="8&apos;hd5" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,241,20,241,21" dtype_id="52">
            <const loc="bi,241,22,241,28" name="9&apos;h1ef" dtype_id="52"/>
            <arraysel loc="bi,241,14,241,15" dtype_id="52">
              <varref loc="bi,241,7,241,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,241,15,241,18" name="8&apos;hd6" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,242,20,242,21" dtype_id="52">
            <const loc="bi,242,22,242,28" name="9&apos;h1f0" dtype_id="52"/>
            <arraysel loc="bi,242,14,242,15" dtype_id="52">
              <varref loc="bi,242,7,242,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,242,15,242,18" name="8&apos;hd7" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,243,20,243,21" dtype_id="52">
            <const loc="bi,243,22,243,28" name="9&apos;h1f0" dtype_id="52"/>
            <arraysel loc="bi,243,14,243,15" dtype_id="52">
              <varref loc="bi,243,7,243,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,243,15,243,18" name="8&apos;hd8" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,244,20,244,21" dtype_id="52">
            <const loc="bi,244,22,244,28" name="9&apos;h1f1" dtype_id="52"/>
            <arraysel loc="bi,244,14,244,15" dtype_id="52">
              <varref loc="bi,244,7,244,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,244,15,244,18" name="8&apos;hd9" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,245,20,245,21" dtype_id="52">
            <const loc="bi,245,22,245,28" name="9&apos;h1f2" dtype_id="52"/>
            <arraysel loc="bi,245,14,245,15" dtype_id="52">
              <varref loc="bi,245,7,245,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,245,15,245,18" name="8&apos;hda" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,246,20,246,21" dtype_id="52">
            <const loc="bi,246,22,246,28" name="9&apos;h1f2" dtype_id="52"/>
            <arraysel loc="bi,246,14,246,15" dtype_id="52">
              <varref loc="bi,246,7,246,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,246,15,246,18" name="8&apos;hdb" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,247,20,247,21" dtype_id="52">
            <const loc="bi,247,22,247,28" name="9&apos;h1f3" dtype_id="52"/>
            <arraysel loc="bi,247,14,247,15" dtype_id="52">
              <varref loc="bi,247,7,247,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,247,15,247,18" name="8&apos;hdc" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,248,20,248,21" dtype_id="52">
            <const loc="bi,248,22,248,28" name="9&apos;h1f4" dtype_id="52"/>
            <arraysel loc="bi,248,14,248,15" dtype_id="52">
              <varref loc="bi,248,7,248,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,248,15,248,18" name="8&apos;hdd" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,249,20,249,21" dtype_id="52">
            <const loc="bi,249,22,249,28" name="9&apos;h1f4" dtype_id="52"/>
            <arraysel loc="bi,249,14,249,15" dtype_id="52">
              <varref loc="bi,249,7,249,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,249,15,249,18" name="8&apos;hde" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,250,20,250,21" dtype_id="52">
            <const loc="bi,250,22,250,28" name="9&apos;h1f5" dtype_id="52"/>
            <arraysel loc="bi,250,14,250,15" dtype_id="52">
              <varref loc="bi,250,7,250,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,250,15,250,18" name="8&apos;hdf" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,251,20,251,21" dtype_id="52">
            <const loc="bi,251,22,251,28" name="9&apos;h1f6" dtype_id="52"/>
            <arraysel loc="bi,251,14,251,15" dtype_id="52">
              <varref loc="bi,251,7,251,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,251,15,251,18" name="8&apos;he0" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,252,20,252,21" dtype_id="52">
            <const loc="bi,252,22,252,28" name="9&apos;h1f6" dtype_id="52"/>
            <arraysel loc="bi,252,14,252,15" dtype_id="52">
              <varref loc="bi,252,7,252,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,252,15,252,18" name="8&apos;he1" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,253,20,253,21" dtype_id="52">
            <const loc="bi,253,22,253,28" name="9&apos;h1f7" dtype_id="52"/>
            <arraysel loc="bi,253,14,253,15" dtype_id="52">
              <varref loc="bi,253,7,253,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,253,15,253,18" name="8&apos;he2" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,254,20,254,21" dtype_id="52">
            <const loc="bi,254,22,254,28" name="9&apos;h1f7" dtype_id="52"/>
            <arraysel loc="bi,254,14,254,15" dtype_id="52">
              <varref loc="bi,254,7,254,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,254,15,254,18" name="8&apos;he3" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,255,20,255,21" dtype_id="52">
            <const loc="bi,255,22,255,28" name="9&apos;h1f8" dtype_id="52"/>
            <arraysel loc="bi,255,14,255,15" dtype_id="52">
              <varref loc="bi,255,7,255,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,255,15,255,18" name="8&apos;he4" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,256,20,256,21" dtype_id="52">
            <const loc="bi,256,22,256,28" name="9&apos;h1f8" dtype_id="52"/>
            <arraysel loc="bi,256,14,256,15" dtype_id="52">
              <varref loc="bi,256,7,256,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,256,15,256,18" name="8&apos;he5" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,257,20,257,21" dtype_id="52">
            <const loc="bi,257,22,257,28" name="9&apos;h1f9" dtype_id="52"/>
            <arraysel loc="bi,257,14,257,15" dtype_id="52">
              <varref loc="bi,257,7,257,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,257,15,257,18" name="8&apos;he6" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,258,20,258,21" dtype_id="52">
            <const loc="bi,258,22,258,28" name="9&apos;h1f9" dtype_id="52"/>
            <arraysel loc="bi,258,14,258,15" dtype_id="52">
              <varref loc="bi,258,7,258,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,258,15,258,18" name="8&apos;he7" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,259,20,259,21" dtype_id="52">
            <const loc="bi,259,22,259,28" name="9&apos;h1fa" dtype_id="52"/>
            <arraysel loc="bi,259,14,259,15" dtype_id="52">
              <varref loc="bi,259,7,259,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,259,15,259,18" name="8&apos;he8" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,260,20,260,21" dtype_id="52">
            <const loc="bi,260,22,260,28" name="9&apos;h1fa" dtype_id="52"/>
            <arraysel loc="bi,260,14,260,15" dtype_id="52">
              <varref loc="bi,260,7,260,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,260,15,260,18" name="8&apos;he9" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,261,20,261,21" dtype_id="52">
            <const loc="bi,261,22,261,28" name="9&apos;h1fb" dtype_id="52"/>
            <arraysel loc="bi,261,14,261,15" dtype_id="52">
              <varref loc="bi,261,7,261,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,261,15,261,18" name="8&apos;hea" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,262,20,262,21" dtype_id="52">
            <const loc="bi,262,22,262,28" name="9&apos;h1fb" dtype_id="52"/>
            <arraysel loc="bi,262,14,262,15" dtype_id="52">
              <varref loc="bi,262,7,262,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,262,15,262,18" name="8&apos;heb" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,263,20,263,21" dtype_id="52">
            <const loc="bi,263,22,263,28" name="9&apos;h1fc" dtype_id="52"/>
            <arraysel loc="bi,263,14,263,15" dtype_id="52">
              <varref loc="bi,263,7,263,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,263,15,263,18" name="8&apos;hec" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,264,20,264,21" dtype_id="52">
            <const loc="bi,264,22,264,28" name="9&apos;h1fc" dtype_id="52"/>
            <arraysel loc="bi,264,14,264,15" dtype_id="52">
              <varref loc="bi,264,7,264,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,264,15,264,18" name="8&apos;hed" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,265,20,265,21" dtype_id="52">
            <const loc="bi,265,22,265,28" name="9&apos;h1fc" dtype_id="52"/>
            <arraysel loc="bi,265,14,265,15" dtype_id="52">
              <varref loc="bi,265,7,265,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,265,15,265,18" name="8&apos;hee" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,266,20,266,21" dtype_id="52">
            <const loc="bi,266,22,266,28" name="9&apos;h1fd" dtype_id="52"/>
            <arraysel loc="bi,266,14,266,15" dtype_id="52">
              <varref loc="bi,266,7,266,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,266,15,266,18" name="8&apos;hef" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,267,20,267,21" dtype_id="52">
            <const loc="bi,267,22,267,28" name="9&apos;h1fd" dtype_id="52"/>
            <arraysel loc="bi,267,14,267,15" dtype_id="52">
              <varref loc="bi,267,7,267,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,267,15,267,18" name="8&apos;hf0" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,268,20,268,21" dtype_id="52">
            <const loc="bi,268,22,268,28" name="9&apos;h1fd" dtype_id="52"/>
            <arraysel loc="bi,268,14,268,15" dtype_id="52">
              <varref loc="bi,268,7,268,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,268,15,268,18" name="8&apos;hf1" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,269,20,269,21" dtype_id="52">
            <const loc="bi,269,22,269,28" name="9&apos;h1fd" dtype_id="52"/>
            <arraysel loc="bi,269,14,269,15" dtype_id="52">
              <varref loc="bi,269,7,269,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,269,15,269,18" name="8&apos;hf2" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,270,20,270,21" dtype_id="52">
            <const loc="bi,270,22,270,28" name="9&apos;h1fe" dtype_id="52"/>
            <arraysel loc="bi,270,14,270,15" dtype_id="52">
              <varref loc="bi,270,7,270,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,270,15,270,18" name="8&apos;hf3" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,271,20,271,21" dtype_id="52">
            <const loc="bi,271,22,271,28" name="9&apos;h1fe" dtype_id="52"/>
            <arraysel loc="bi,271,14,271,15" dtype_id="52">
              <varref loc="bi,271,7,271,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,271,15,271,18" name="8&apos;hf4" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,272,20,272,21" dtype_id="52">
            <const loc="bi,272,22,272,28" name="9&apos;h1fe" dtype_id="52"/>
            <arraysel loc="bi,272,14,272,15" dtype_id="52">
              <varref loc="bi,272,7,272,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,272,15,272,18" name="8&apos;hf5" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,273,20,273,21" dtype_id="52">
            <const loc="bi,273,22,273,28" name="9&apos;h1fe" dtype_id="52"/>
            <arraysel loc="bi,273,14,273,15" dtype_id="52">
              <varref loc="bi,273,7,273,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,273,15,273,18" name="8&apos;hf6" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,274,20,274,21" dtype_id="52">
            <const loc="bi,274,22,274,28" name="9&apos;h1fe" dtype_id="52"/>
            <arraysel loc="bi,274,14,274,15" dtype_id="52">
              <varref loc="bi,274,7,274,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,274,15,274,18" name="8&apos;hf7" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,275,20,275,21" dtype_id="52">
            <const loc="bi,275,22,275,28" name="9&apos;h1ff" dtype_id="52"/>
            <arraysel loc="bi,275,14,275,15" dtype_id="52">
              <varref loc="bi,275,7,275,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,275,15,275,18" name="8&apos;hf8" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,276,20,276,21" dtype_id="52">
            <const loc="bi,276,22,276,28" name="9&apos;h1ff" dtype_id="52"/>
            <arraysel loc="bi,276,14,276,15" dtype_id="52">
              <varref loc="bi,276,7,276,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,276,15,276,18" name="8&apos;hf9" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,277,20,277,21" dtype_id="52">
            <const loc="bi,277,22,277,28" name="9&apos;h1ff" dtype_id="52"/>
            <arraysel loc="bi,277,14,277,15" dtype_id="52">
              <varref loc="bi,277,7,277,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,277,15,277,18" name="8&apos;hfa" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,278,20,278,21" dtype_id="52">
            <const loc="bi,278,22,278,28" name="9&apos;h1ff" dtype_id="52"/>
            <arraysel loc="bi,278,14,278,15" dtype_id="52">
              <varref loc="bi,278,7,278,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,278,15,278,18" name="8&apos;hfb" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,279,20,279,21" dtype_id="52">
            <const loc="bi,279,22,279,28" name="9&apos;h1ff" dtype_id="52"/>
            <arraysel loc="bi,279,14,279,15" dtype_id="52">
              <varref loc="bi,279,7,279,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,279,15,279,18" name="8&apos;hfc" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,280,20,280,21" dtype_id="52">
            <const loc="bi,280,22,280,28" name="9&apos;h1ff" dtype_id="52"/>
            <arraysel loc="bi,280,14,280,15" dtype_id="52">
              <varref loc="bi,280,7,280,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,280,15,280,18" name="8&apos;hfd" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,281,20,281,21" dtype_id="52">
            <const loc="bi,281,22,281,28" name="9&apos;h1ff" dtype_id="52"/>
            <arraysel loc="bi,281,14,281,15" dtype_id="52">
              <varref loc="bi,281,7,281,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,281,15,281,18" name="8&apos;hfe" dtype_id="112"/>
            </arraysel>
          </assign>
          <assign loc="bi,282,20,282,21" dtype_id="52">
            <const loc="bi,282,22,282,28" name="9&apos;h1ff" dtype_id="52"/>
            <arraysel loc="bi,282,14,282,15" dtype_id="52">
              <varref loc="bi,282,7,282,14" name="sin_lut" dtype_id="125"/>
              <const loc="bi,282,15,282,18" name="8&apos;hff" dtype_id="112"/>
            </arraysel>
          </assign>
        </begin>
      </initial>
      <always loc="bi,286,4,286,15">
        <begin loc="bi,286,16,286,21">
          <assign loc="bi,287,13,287,14" dtype_id="52">
            <arraysel loc="bi,287,22,287,23" dtype_id="52">
              <varref loc="bi,287,15,287,22" name="sin_lut" dtype_id="125"/>
              <varref loc="bi,287,23,287,30" name="address" dtype_id="27"/>
            </arraysel>
            <varref loc="bi,287,7,287,12" name="value" dtype_id="52"/>
          </assign>
        </begin>
      </always>
    </module>
    <module loc="bk,17,8,17,16" name="hann_lut" origName="hann_lut">
      <var loc="bk,18,23,18,30" name="address" dtype_id="21" dir="input" pinIndex="1" vartype="logic" origName="address"/>
      <var loc="bk,19,23,19,28" name="value" dtype_id="12" dir="output" pinIndex="2" vartype="logic" origName="value"/>
      <var loc="bk,23,15,23,23" name="hann_lut" dtype_id="126" vartype="" origName="hann_lut"/>
      <initial loc="bk,25,4,25,11">
        <begin loc="bk,25,12,25,17">
          <assign loc="bk,26,20,26,21" dtype_id="12">
            <const loc="bk,26,22,26,27" name="10&apos;h0" dtype_id="12"/>
            <arraysel loc="bk,26,15,26,16" dtype_id="12">
              <varref loc="bk,26,7,26,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,26,16,26,17" name="6&apos;h0" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,27,20,27,21" dtype_id="12">
            <const loc="bk,27,22,27,27" name="10&apos;h1" dtype_id="12"/>
            <arraysel loc="bk,27,15,27,16" dtype_id="12">
              <varref loc="bk,27,7,27,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,27,16,27,17" name="6&apos;h1" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,28,20,28,21" dtype_id="12">
            <const loc="bk,28,22,28,27" name="10&apos;h2" dtype_id="12"/>
            <arraysel loc="bk,28,15,28,16" dtype_id="12">
              <varref loc="bk,28,7,28,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,28,16,28,17" name="6&apos;h2" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,29,20,29,21" dtype_id="12">
            <const loc="bk,29,22,29,27" name="10&apos;h6" dtype_id="12"/>
            <arraysel loc="bk,29,15,29,16" dtype_id="12">
              <varref loc="bk,29,7,29,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,29,16,29,17" name="6&apos;h3" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,30,20,30,21" dtype_id="12">
            <const loc="bk,30,22,30,28" name="10&apos;ha" dtype_id="12"/>
            <arraysel loc="bk,30,15,30,16" dtype_id="12">
              <varref loc="bk,30,7,30,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,30,16,30,17" name="6&apos;h4" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,31,20,31,21" dtype_id="12">
            <const loc="bk,31,22,31,28" name="10&apos;hf" dtype_id="12"/>
            <arraysel loc="bk,31,15,31,16" dtype_id="12">
              <varref loc="bk,31,7,31,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,31,16,31,17" name="6&apos;h5" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,32,20,32,21" dtype_id="12">
            <const loc="bk,32,22,32,28" name="10&apos;h16" dtype_id="12"/>
            <arraysel loc="bk,32,15,32,16" dtype_id="12">
              <varref loc="bk,32,7,32,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,32,16,32,17" name="6&apos;h6" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,33,20,33,21" dtype_id="12">
            <const loc="bk,33,22,33,28" name="10&apos;h1e" dtype_id="12"/>
            <arraysel loc="bk,33,15,33,16" dtype_id="12">
              <varref loc="bk,33,7,33,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,33,16,33,17" name="6&apos;h7" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,34,20,34,21" dtype_id="12">
            <const loc="bk,34,22,34,28" name="10&apos;h27" dtype_id="12"/>
            <arraysel loc="bk,34,15,34,16" dtype_id="12">
              <varref loc="bk,34,7,34,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,34,16,34,17" name="6&apos;h8" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,35,20,35,21" dtype_id="12">
            <const loc="bk,35,22,35,28" name="10&apos;h31" dtype_id="12"/>
            <arraysel loc="bk,35,15,35,16" dtype_id="12">
              <varref loc="bk,35,7,35,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,35,16,35,17" name="6&apos;h9" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,36,20,36,21" dtype_id="12">
            <const loc="bk,36,22,36,28" name="10&apos;h3c" dtype_id="12"/>
            <arraysel loc="bk,36,15,36,16" dtype_id="12">
              <varref loc="bk,36,7,36,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,36,16,36,18" name="6&apos;ha" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,37,20,37,21" dtype_id="12">
            <const loc="bk,37,22,37,28" name="10&apos;h49" dtype_id="12"/>
            <arraysel loc="bk,37,15,37,16" dtype_id="12">
              <varref loc="bk,37,7,37,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,37,16,37,18" name="6&apos;hb" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,38,20,38,21" dtype_id="12">
            <const loc="bk,38,22,38,28" name="10&apos;h56" dtype_id="12"/>
            <arraysel loc="bk,38,15,38,16" dtype_id="12">
              <varref loc="bk,38,7,38,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,38,16,38,18" name="6&apos;hc" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,39,20,39,21" dtype_id="12">
            <const loc="bk,39,22,39,29" name="10&apos;h65" dtype_id="12"/>
            <arraysel loc="bk,39,15,39,16" dtype_id="12">
              <varref loc="bk,39,7,39,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,39,16,39,18" name="6&apos;hd" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,40,20,40,21" dtype_id="12">
            <const loc="bk,40,22,40,29" name="10&apos;h74" dtype_id="12"/>
            <arraysel loc="bk,40,15,40,16" dtype_id="12">
              <varref loc="bk,40,7,40,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,40,16,40,18" name="6&apos;he" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,41,20,41,21" dtype_id="12">
            <const loc="bk,41,22,41,29" name="10&apos;h85" dtype_id="12"/>
            <arraysel loc="bk,41,15,41,16" dtype_id="12">
              <varref loc="bk,41,7,41,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,41,16,41,18" name="6&apos;hf" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,42,20,42,21" dtype_id="12">
            <const loc="bk,42,22,42,29" name="10&apos;h96" dtype_id="12"/>
            <arraysel loc="bk,42,15,42,16" dtype_id="12">
              <varref loc="bk,42,7,42,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,42,16,42,18" name="6&apos;h10" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,43,20,43,21" dtype_id="12">
            <const loc="bk,43,22,43,29" name="10&apos;ha8" dtype_id="12"/>
            <arraysel loc="bk,43,15,43,16" dtype_id="12">
              <varref loc="bk,43,7,43,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,43,16,43,18" name="6&apos;h11" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,44,20,44,21" dtype_id="12">
            <const loc="bk,44,22,44,29" name="10&apos;hbb" dtype_id="12"/>
            <arraysel loc="bk,44,15,44,16" dtype_id="12">
              <varref loc="bk,44,7,44,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,44,16,44,18" name="6&apos;h12" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,45,20,45,21" dtype_id="12">
            <const loc="bk,45,22,45,29" name="10&apos;hcf" dtype_id="12"/>
            <arraysel loc="bk,45,15,45,16" dtype_id="12">
              <varref loc="bk,45,7,45,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,45,16,45,18" name="6&apos;h13" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,46,20,46,21" dtype_id="12">
            <const loc="bk,46,22,46,29" name="10&apos;he3" dtype_id="12"/>
            <arraysel loc="bk,46,15,46,16" dtype_id="12">
              <varref loc="bk,46,7,46,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,46,16,46,18" name="6&apos;h14" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,47,20,47,21" dtype_id="12">
            <const loc="bk,47,22,47,29" name="10&apos;hf9" dtype_id="12"/>
            <arraysel loc="bk,47,15,47,16" dtype_id="12">
              <varref loc="bk,47,7,47,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,47,16,47,18" name="6&apos;h15" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,48,20,48,21" dtype_id="12">
            <const loc="bk,48,22,48,29" name="10&apos;h10e" dtype_id="12"/>
            <arraysel loc="bk,48,15,48,16" dtype_id="12">
              <varref loc="bk,48,7,48,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,48,16,48,18" name="6&apos;h16" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,49,20,49,21" dtype_id="12">
            <const loc="bk,49,22,49,29" name="10&apos;h125" dtype_id="12"/>
            <arraysel loc="bk,49,15,49,16" dtype_id="12">
              <varref loc="bk,49,7,49,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,49,16,49,18" name="6&apos;h17" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,50,20,50,21" dtype_id="12">
            <const loc="bk,50,22,50,29" name="10&apos;h13c" dtype_id="12"/>
            <arraysel loc="bk,50,15,50,16" dtype_id="12">
              <varref loc="bk,50,7,50,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,50,16,50,18" name="6&apos;h18" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,51,20,51,21" dtype_id="12">
            <const loc="bk,51,22,51,29" name="10&apos;h153" dtype_id="12"/>
            <arraysel loc="bk,51,15,51,16" dtype_id="12">
              <varref loc="bk,51,7,51,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,51,16,51,18" name="6&apos;h19" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,52,20,52,21" dtype_id="12">
            <const loc="bk,52,22,52,29" name="10&apos;h16b" dtype_id="12"/>
            <arraysel loc="bk,52,15,52,16" dtype_id="12">
              <varref loc="bk,52,7,52,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,52,16,52,18" name="6&apos;h1a" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,53,20,53,21" dtype_id="12">
            <const loc="bk,53,22,53,29" name="10&apos;h183" dtype_id="12"/>
            <arraysel loc="bk,53,15,53,16" dtype_id="12">
              <varref loc="bk,53,7,53,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,53,16,53,18" name="6&apos;h1b" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,54,20,54,21" dtype_id="12">
            <const loc="bk,54,22,54,29" name="10&apos;h19c" dtype_id="12"/>
            <arraysel loc="bk,54,15,54,16" dtype_id="12">
              <varref loc="bk,54,7,54,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,54,16,54,18" name="6&apos;h1c" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,55,20,55,21" dtype_id="12">
            <const loc="bk,55,22,55,29" name="10&apos;h1b4" dtype_id="12"/>
            <arraysel loc="bk,55,15,55,16" dtype_id="12">
              <varref loc="bk,55,7,55,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,55,16,55,18" name="6&apos;h1d" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,56,20,56,21" dtype_id="12">
            <const loc="bk,56,22,56,29" name="10&apos;h1cd" dtype_id="12"/>
            <arraysel loc="bk,56,15,56,16" dtype_id="12">
              <varref loc="bk,56,7,56,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,56,16,56,18" name="6&apos;h1e" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,57,20,57,21" dtype_id="12">
            <const loc="bk,57,22,57,29" name="10&apos;h1e6" dtype_id="12"/>
            <arraysel loc="bk,57,15,57,16" dtype_id="12">
              <varref loc="bk,57,7,57,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,57,16,57,18" name="6&apos;h1f" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,58,20,58,21" dtype_id="12">
            <const loc="bk,58,22,58,29" name="10&apos;h1ff" dtype_id="12"/>
            <arraysel loc="bk,58,15,58,16" dtype_id="12">
              <varref loc="bk,58,7,58,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,58,16,58,18" name="6&apos;h20" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,59,20,59,21" dtype_id="12">
            <const loc="bk,59,22,59,29" name="10&apos;h219" dtype_id="12"/>
            <arraysel loc="bk,59,15,59,16" dtype_id="12">
              <varref loc="bk,59,7,59,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,59,16,59,18" name="6&apos;h21" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,60,20,60,21" dtype_id="12">
            <const loc="bk,60,22,60,29" name="10&apos;h232" dtype_id="12"/>
            <arraysel loc="bk,60,15,60,16" dtype_id="12">
              <varref loc="bk,60,7,60,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,60,16,60,18" name="6&apos;h22" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,61,20,61,21" dtype_id="12">
            <const loc="bk,61,22,61,29" name="10&apos;h24b" dtype_id="12"/>
            <arraysel loc="bk,61,15,61,16" dtype_id="12">
              <varref loc="bk,61,7,61,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,61,16,61,18" name="6&apos;h23" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,62,20,62,21" dtype_id="12">
            <const loc="bk,62,22,62,29" name="10&apos;h263" dtype_id="12"/>
            <arraysel loc="bk,62,15,62,16" dtype_id="12">
              <varref loc="bk,62,7,62,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,62,16,62,18" name="6&apos;h24" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,63,20,63,21" dtype_id="12">
            <const loc="bk,63,22,63,29" name="10&apos;h27c" dtype_id="12"/>
            <arraysel loc="bk,63,15,63,16" dtype_id="12">
              <varref loc="bk,63,7,63,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,63,16,63,18" name="6&apos;h25" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,64,20,64,21" dtype_id="12">
            <const loc="bk,64,22,64,29" name="10&apos;h294" dtype_id="12"/>
            <arraysel loc="bk,64,15,64,16" dtype_id="12">
              <varref loc="bk,64,7,64,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,64,16,64,18" name="6&apos;h26" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,65,20,65,21" dtype_id="12">
            <const loc="bk,65,22,65,29" name="10&apos;h2ac" dtype_id="12"/>
            <arraysel loc="bk,65,15,65,16" dtype_id="12">
              <varref loc="bk,65,7,65,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,65,16,65,18" name="6&apos;h27" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,66,20,66,21" dtype_id="12">
            <const loc="bk,66,22,66,29" name="10&apos;h2c3" dtype_id="12"/>
            <arraysel loc="bk,66,15,66,16" dtype_id="12">
              <varref loc="bk,66,7,66,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,66,16,66,18" name="6&apos;h28" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,67,20,67,21" dtype_id="12">
            <const loc="bk,67,22,67,29" name="10&apos;h2da" dtype_id="12"/>
            <arraysel loc="bk,67,15,67,16" dtype_id="12">
              <varref loc="bk,67,7,67,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,67,16,67,18" name="6&apos;h29" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,68,20,68,21" dtype_id="12">
            <const loc="bk,68,22,68,29" name="10&apos;h2f1" dtype_id="12"/>
            <arraysel loc="bk,68,15,68,16" dtype_id="12">
              <varref loc="bk,68,7,68,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,68,16,68,18" name="6&apos;h2a" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,69,20,69,21" dtype_id="12">
            <const loc="bk,69,22,69,29" name="10&apos;h306" dtype_id="12"/>
            <arraysel loc="bk,69,15,69,16" dtype_id="12">
              <varref loc="bk,69,7,69,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,69,16,69,18" name="6&apos;h2b" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,70,20,70,21" dtype_id="12">
            <const loc="bk,70,22,70,29" name="10&apos;h31c" dtype_id="12"/>
            <arraysel loc="bk,70,15,70,16" dtype_id="12">
              <varref loc="bk,70,7,70,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,70,16,70,18" name="6&apos;h2c" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,71,20,71,21" dtype_id="12">
            <const loc="bk,71,22,71,29" name="10&apos;h330" dtype_id="12"/>
            <arraysel loc="bk,71,15,71,16" dtype_id="12">
              <varref loc="bk,71,7,71,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,71,16,71,18" name="6&apos;h2d" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,72,20,72,21" dtype_id="12">
            <const loc="bk,72,22,72,29" name="10&apos;h344" dtype_id="12"/>
            <arraysel loc="bk,72,15,72,16" dtype_id="12">
              <varref loc="bk,72,7,72,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,72,16,72,18" name="6&apos;h2e" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,73,20,73,21" dtype_id="12">
            <const loc="bk,73,22,73,29" name="10&apos;h357" dtype_id="12"/>
            <arraysel loc="bk,73,15,73,16" dtype_id="12">
              <varref loc="bk,73,7,73,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,73,16,73,18" name="6&apos;h2f" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,74,20,74,21" dtype_id="12">
            <const loc="bk,74,22,74,29" name="10&apos;h369" dtype_id="12"/>
            <arraysel loc="bk,74,15,74,16" dtype_id="12">
              <varref loc="bk,74,7,74,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,74,16,74,18" name="6&apos;h30" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,75,20,75,21" dtype_id="12">
            <const loc="bk,75,22,75,29" name="10&apos;h37a" dtype_id="12"/>
            <arraysel loc="bk,75,15,75,16" dtype_id="12">
              <varref loc="bk,75,7,75,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,75,16,75,18" name="6&apos;h31" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,76,20,76,21" dtype_id="12">
            <const loc="bk,76,22,76,29" name="10&apos;h38b" dtype_id="12"/>
            <arraysel loc="bk,76,15,76,16" dtype_id="12">
              <varref loc="bk,76,7,76,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,76,16,76,18" name="6&apos;h32" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,77,20,77,21" dtype_id="12">
            <const loc="bk,77,22,77,29" name="10&apos;h39a" dtype_id="12"/>
            <arraysel loc="bk,77,15,77,16" dtype_id="12">
              <varref loc="bk,77,7,77,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,77,16,77,18" name="6&apos;h33" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,78,20,78,21" dtype_id="12">
            <const loc="bk,78,22,78,29" name="10&apos;h3a9" dtype_id="12"/>
            <arraysel loc="bk,78,15,78,16" dtype_id="12">
              <varref loc="bk,78,7,78,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,78,16,78,18" name="6&apos;h34" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,79,20,79,21" dtype_id="12">
            <const loc="bk,79,22,79,29" name="10&apos;h3b6" dtype_id="12"/>
            <arraysel loc="bk,79,15,79,16" dtype_id="12">
              <varref loc="bk,79,7,79,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,79,16,79,18" name="6&apos;h35" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,80,20,80,21" dtype_id="12">
            <const loc="bk,80,22,80,29" name="10&apos;h3c3" dtype_id="12"/>
            <arraysel loc="bk,80,15,80,16" dtype_id="12">
              <varref loc="bk,80,7,80,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,80,16,80,18" name="6&apos;h36" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,81,20,81,21" dtype_id="12">
            <const loc="bk,81,22,81,29" name="10&apos;h3ce" dtype_id="12"/>
            <arraysel loc="bk,81,15,81,16" dtype_id="12">
              <varref loc="bk,81,7,81,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,81,16,81,18" name="6&apos;h37" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,82,20,82,21" dtype_id="12">
            <const loc="bk,82,22,82,29" name="10&apos;h3d8" dtype_id="12"/>
            <arraysel loc="bk,82,15,82,16" dtype_id="12">
              <varref loc="bk,82,7,82,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,82,16,82,18" name="6&apos;h38" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,83,20,83,21" dtype_id="12">
            <const loc="bk,83,22,83,29" name="10&apos;h3e1" dtype_id="12"/>
            <arraysel loc="bk,83,15,83,16" dtype_id="12">
              <varref loc="bk,83,7,83,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,83,16,83,18" name="6&apos;h39" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,84,20,84,21" dtype_id="12">
            <const loc="bk,84,22,84,30" name="10&apos;h3e9" dtype_id="12"/>
            <arraysel loc="bk,84,15,84,16" dtype_id="12">
              <varref loc="bk,84,7,84,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,84,16,84,18" name="6&apos;h3a" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,85,20,85,21" dtype_id="12">
            <const loc="bk,85,22,85,30" name="10&apos;h3f0" dtype_id="12"/>
            <arraysel loc="bk,85,15,85,16" dtype_id="12">
              <varref loc="bk,85,7,85,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,85,16,85,18" name="6&apos;h3b" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,86,20,86,21" dtype_id="12">
            <const loc="bk,86,22,86,30" name="10&apos;h3f5" dtype_id="12"/>
            <arraysel loc="bk,86,15,86,16" dtype_id="12">
              <varref loc="bk,86,7,86,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,86,16,86,18" name="6&apos;h3c" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,87,20,87,21" dtype_id="12">
            <const loc="bk,87,22,87,30" name="10&apos;h3f9" dtype_id="12"/>
            <arraysel loc="bk,87,15,87,16" dtype_id="12">
              <varref loc="bk,87,7,87,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,87,16,87,18" name="6&apos;h3d" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,88,20,88,21" dtype_id="12">
            <const loc="bk,88,22,88,30" name="10&apos;h3fd" dtype_id="12"/>
            <arraysel loc="bk,88,15,88,16" dtype_id="12">
              <varref loc="bk,88,7,88,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,88,16,88,18" name="6&apos;h3e" dtype_id="110"/>
            </arraysel>
          </assign>
          <assign loc="bk,89,20,89,21" dtype_id="12">
            <const loc="bk,89,22,89,30" name="10&apos;h3fe" dtype_id="12"/>
            <arraysel loc="bk,89,15,89,16" dtype_id="12">
              <varref loc="bk,89,7,89,15" name="hann_lut" dtype_id="126"/>
              <const loc="bk,89,16,89,18" name="6&apos;h3f" dtype_id="110"/>
            </arraysel>
          </assign>
        </begin>
      </initial>
      <always loc="bk,93,4,93,15">
        <begin loc="bk,93,16,93,21">
          <assign loc="bk,94,13,94,14" dtype_id="12">
            <arraysel loc="bk,94,23,94,24" dtype_id="12">
              <varref loc="bk,94,15,94,23" name="hann_lut" dtype_id="126"/>
              <varref loc="bk,94,24,94,31" name="address" dtype_id="21"/>
            </arraysel>
            <varref loc="bk,94,7,94,12" name="value" dtype_id="12"/>
          </assign>
        </begin>
      </always>
    </module>
    <module loc="bq,24,8,24,12" name="OBUF" origName="OBUF">
      <var loc="bq,26,8,26,9" name="O" dtype_id="3" dir="output" pinIndex="1" vartype="logic" origName="O"/>
      <var loc="bq,25,8,25,9" name="I" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="I"/>
      <contassign loc="bq,27,5,27,7" dtype_id="3">
        <varref loc="bq,25,8,25,9" name="I" dtype_id="3"/>
        <varref loc="bq,27,5,27,7" name="O" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="bq,551,8,551,13" name="IOBUF" origName="IOBUF">
      <var loc="bq,553,8,553,9" name="O" dtype_id="3" dir="output" pinIndex="1" vartype="logic" origName="O"/>
      <var loc="bq,554,7,554,9" name="IO" dtype_id="3" dir="inout" pinIndex="2" vartype="logic" origName="IO"/>
      <var loc="bq,552,7,552,8" name="I" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="I"/>
      <var loc="bq,552,9,552,12" name="OEN" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="OEN"/>
      <contassign loc="bq,555,8,555,10" dtype_id="3">
        <bufif1 loc="bq,556,11,556,13" dtype_id="3">
          <not loc="bq,556,11,556,13" dtype_id="3">
            <varref loc="bq,552,9,552,12" name="OEN" dtype_id="3"/>
          </not>
          <varref loc="bq,552,7,552,8" name="I" dtype_id="3"/>
        </bufif1>
        <varref loc="bq,555,8,555,10" name="O" dtype_id="3"/>
      </contassign>
      <contassign loc="bq,556,11,556,13" dtype_id="3">
        <varref loc="bq,553,8,553,9" name="O" dtype_id="3"/>
        <varref loc="bq,556,11,556,13" name="IO" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="bq,561,8,561,18" name="TLVDS_IBUF" origName="TLVDS_IBUF">
      <var loc="bq,562,8,562,9" name="O" dtype_id="3" dir="output" pinIndex="1" vartype="logic" origName="O"/>
      <var loc="bq,563,8,563,9" name="I" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="I"/>
      <var loc="bq,563,11,563,13" name="IB" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="IB"/>
      <var loc="bq,564,5,564,11" name="O_oreg" dtype_id="3" vartype="logic" origName="O_oreg"/>
      <always loc="bq,566,1,566,7">
        <sentree loc="bq,566,8,566,9">
          <senitem loc="bq,566,10,566,11" edgeType="CHANGED">
            <varref loc="bq,566,10,566,11" name="I" dtype_id="3"/>
          </senitem>
          <senitem loc="bq,566,15,566,17" edgeType="CHANGED">
            <varref loc="bq,566,15,566,17" name="IB" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bq,566,19,566,24">
          <if loc="bq,567,9,567,11">
            <and loc="bq,567,23,567,25" dtype_id="3">
              <varref loc="bq,567,13,567,14" name="I" dtype_id="3"/>
              <not loc="bq,567,29,567,31" dtype_id="3">
                <varref loc="bq,567,26,567,28" name="IB" dtype_id="3"/>
              </not>
            </and>
            <begin>
              <assigndly loc="bq,568,32,568,34" dtype_id="3">
                <varref loc="bq,568,35,568,36" name="I" dtype_id="3"/>
                <varref loc="bq,568,25,568,31" name="O_oreg" dtype_id="3"/>
              </assigndly>
            </begin>
            <begin>
              <if loc="bq,569,14,569,16">
                <and loc="bq,569,28,569,30" dtype_id="3">
                  <not loc="bq,569,20,569,22" dtype_id="3">
                    <varref loc="bq,569,18,569,19" name="I" dtype_id="3"/>
                  </not>
                  <varref loc="bq,569,31,569,33" name="IB" dtype_id="3"/>
                </and>
                <begin>
                  <assigndly loc="bq,570,32,570,34" dtype_id="3">
                    <varref loc="bq,570,35,570,36" name="I" dtype_id="3"/>
                    <varref loc="bq,570,25,570,31" name="O_oreg" dtype_id="3"/>
                  </assigndly>
                </begin>
                <begin>
                  <if loc="bq,571,10,571,12">
                    <or loc="bq,571,24,571,26" dtype_id="3">
                      <eq loc="bq,571,16,571,18" dtype_id="3">
                        <const loc="bq,571,19,571,23" name="1&apos;bx" dtype_id="3"/>
                        <varref loc="bq,571,14,571,15" name="I" dtype_id="3"/>
                      </eq>
                      <eq loc="bq,571,30,571,32" dtype_id="3">
                        <const loc="bq,571,33,571,37" name="1&apos;bx" dtype_id="3"/>
                        <varref loc="bq,571,27,571,29" name="IB" dtype_id="3"/>
                      </eq>
                    </or>
                    <begin>
                      <assigndly loc="bq,572,32,572,34" dtype_id="3">
                        <const loc="bq,572,35,572,39" name="1&apos;bx" dtype_id="3"/>
                        <varref loc="bq,572,25,572,31" name="O_oreg" dtype_id="3"/>
                      </assigndly>
                    </begin>
                  </if>
                </begin>
              </if>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="bq,565,10,565,11" dtype_id="3">
        <varref loc="bq,564,5,564,11" name="O_oreg" dtype_id="3"/>
        <varref loc="bq,565,10,565,11" name="O" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="bq,578,8,578,12" name="ODDR" origName="ODDR">
      <var loc="bq,583,8,583,10" name="Q0" dtype_id="3" dir="output" pinIndex="1" vartype="logic" origName="Q0"/>
      <var loc="bq,584,8,584,10" name="Q1" dtype_id="3" dir="output" pinIndex="2" vartype="logic" origName="Q1"/>
      <var loc="bq,579,7,579,9" name="D0" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="D0"/>
      <var loc="bq,580,7,580,9" name="D1" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="D1"/>
      <var loc="bq,581,7,581,9" name="TX" dtype_id="3" dir="input" pinIndex="5" vartype="logic" origName="TX"/>
      <var loc="bq,582,7,582,10" name="CLK" dtype_id="3" dir="input" pinIndex="6" vartype="logic" origName="CLK"/>
      <var loc="bq,586,11,586,20" name="TXCLK_POL" dtype_id="23" vartype="logic" origName="TXCLK_POL" param="true">
        <const loc="bq,586,23,586,27" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bq,587,11,587,15" name="INIT" dtype_id="23" vartype="logic" origName="INIT" param="true">
        <const loc="bq,587,18,587,22" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="bq,589,5,589,10" name="Dd0_0" dtype_id="3" vartype="logic" origName="Dd0_0"/>
      <var loc="bq,589,11,589,16" name="Dd0_1" dtype_id="3" vartype="logic" origName="Dd0_1"/>
      <var loc="bq,589,17,589,22" name="Dd0_2" dtype_id="3" vartype="logic" origName="Dd0_2"/>
      <var loc="bq,590,5,590,10" name="Dd1_0" dtype_id="3" vartype="logic" origName="Dd1_0"/>
      <var loc="bq,590,11,590,16" name="Dd1_1" dtype_id="3" vartype="logic" origName="Dd1_1"/>
      <var loc="bq,590,17,590,22" name="Dd1_2" dtype_id="3" vartype="logic" origName="Dd1_2"/>
      <var loc="bq,591,5,591,9" name="Ttx0" dtype_id="3" vartype="logic" origName="Ttx0"/>
      <var loc="bq,591,10,591,14" name="Ttx1" dtype_id="3" vartype="logic" origName="Ttx1"/>
      <var loc="bq,591,15,591,18" name="DT0" dtype_id="3" vartype="logic" origName="DT0"/>
      <var loc="bq,591,19,591,22" name="DT1" dtype_id="3" vartype="logic" origName="DT1"/>
      <initial loc="bq,594,1,594,8">
        <begin loc="bq,594,9,594,14">
          <assign loc="bq,595,11,595,12" dtype_id="3">
            <const loc="bq,595,13,595,17" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bq,595,5,595,10" name="Dd0_0" dtype_id="3"/>
          </assign>
          <assign loc="bq,596,11,596,12" dtype_id="3">
            <const loc="bq,596,13,596,17" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bq,596,5,596,10" name="Dd0_1" dtype_id="3"/>
          </assign>
          <assign loc="bq,597,11,597,12" dtype_id="3">
            <const loc="bq,597,13,597,17" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bq,597,5,597,10" name="Dd0_2" dtype_id="3"/>
          </assign>
          <assign loc="bq,598,11,598,12" dtype_id="3">
            <const loc="bq,598,13,598,17" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bq,598,5,598,10" name="Dd1_0" dtype_id="3"/>
          </assign>
          <assign loc="bq,599,11,599,12" dtype_id="3">
            <const loc="bq,599,13,599,17" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bq,599,5,599,10" name="Dd1_1" dtype_id="3"/>
          </assign>
          <assign loc="bq,600,11,600,12" dtype_id="3">
            <const loc="bq,600,13,600,17" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bq,600,5,600,10" name="Dd1_2" dtype_id="3"/>
          </assign>
          <assign loc="bq,601,10,601,11" dtype_id="3">
            <const loc="bq,601,12,601,16" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bq,601,5,601,9" name="Ttx0" dtype_id="3"/>
          </assign>
          <assign loc="bq,602,10,602,11" dtype_id="3">
            <const loc="bq,602,12,602,16" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bq,602,5,602,9" name="Ttx1" dtype_id="3"/>
          </assign>
          <assign loc="bq,603,9,603,10" dtype_id="3">
            <const loc="bq,603,11,603,15" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bq,603,5,603,8" name="DT0" dtype_id="3"/>
          </assign>
          <assign loc="bq,604,9,604,10" dtype_id="3">
            <const loc="bq,604,11,604,15" name="1&apos;h0" dtype_id="3"/>
            <varref loc="bq,604,5,604,8" name="DT1" dtype_id="3"/>
          </assign>
        </begin>
      </initial>
      <always loc="bq,634,1,634,7">
        <sentree loc="bq,634,8,634,9">
          <senitem loc="bq,634,10,634,17" edgeType="POS">
            <varref loc="bq,634,18,634,21" name="CLK" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bq,634,23,634,28">
          <assigndly loc="bq,635,10,635,12" dtype_id="3">
            <varref loc="bq,635,13,635,15" name="D0" dtype_id="3"/>
            <varref loc="bq,635,4,635,9" name="Dd0_0" dtype_id="3"/>
          </assigndly>
          <assigndly loc="bq,636,10,636,12" dtype_id="3">
            <varref loc="bq,636,13,636,15" name="D1" dtype_id="3"/>
            <varref loc="bq,636,4,636,9" name="Dd1_0" dtype_id="3"/>
          </assigndly>
          <assigndly loc="bq,638,10,638,12" dtype_id="3">
            <varref loc="bq,638,13,638,18" name="Dd0_0" dtype_id="3"/>
            <varref loc="bq,638,4,638,9" name="Dd0_1" dtype_id="3"/>
          </assigndly>
          <assigndly loc="bq,639,10,639,12" dtype_id="3">
            <varref loc="bq,639,13,639,18" name="Dd1_0" dtype_id="3"/>
            <varref loc="bq,639,4,639,9" name="Dd1_1" dtype_id="3"/>
          </assigndly>
          <assigndly loc="bq,641,10,641,12" dtype_id="3">
            <varref loc="bq,641,13,641,15" name="TX" dtype_id="3"/>
            <varref loc="bq,641,4,641,8" name="Ttx0" dtype_id="3"/>
          </assigndly>
          <assigndly loc="bq,642,10,642,12" dtype_id="3">
            <varref loc="bq,642,13,642,17" name="Ttx0" dtype_id="3"/>
            <varref loc="bq,642,4,642,8" name="Ttx1" dtype_id="3"/>
          </assigndly>
        </begin>
      </always>
      <always loc="bq,645,1,645,7">
        <sentree loc="bq,645,8,645,9">
          <senitem loc="bq,645,10,645,17" edgeType="POS">
            <varref loc="bq,645,18,645,21" name="CLK" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bq,645,23,645,28">
          <assigndly loc="bq,646,10,646,12" dtype_id="3">
            <varref loc="bq,646,13,646,18" name="Dd1_1" dtype_id="3"/>
            <varref loc="bq,646,4,646,9" name="Dd1_2" dtype_id="3"/>
          </assigndly>
          <assigndly loc="bq,647,10,647,12" dtype_id="3">
            <varref loc="bq,647,13,647,16" name="DT1" dtype_id="3"/>
            <varref loc="bq,647,4,647,7" name="DT0" dtype_id="3"/>
          </assigndly>
        </begin>
      </always>
      <always loc="bq,650,1,650,7">
        <sentree loc="bq,650,8,650,9">
          <senitem loc="bq,650,10,650,17" edgeType="NEG">
            <varref loc="bq,650,18,650,21" name="CLK" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="bq,650,23,650,28">
          <assigndly loc="bq,651,10,651,12" dtype_id="3">
            <varref loc="bq,651,13,651,18" name="Dd0_1" dtype_id="3"/>
            <varref loc="bq,651,4,651,9" name="Dd0_2" dtype_id="3"/>
          </assigndly>
          <assigndly loc="bq,652,10,652,12" dtype_id="3">
            <varref loc="bq,652,13,652,17" name="Ttx1" dtype_id="3"/>
            <varref loc="bq,652,4,652,7" name="DT1" dtype_id="3"/>
          </assigndly>
        </begin>
      </always>
      <contassign loc="bq,655,11,655,12" dtype_id="3">
        <cond loc="bq,655,18,655,19" dtype_id="3">
          <varref loc="bq,582,7,582,10" name="CLK" dtype_id="3"/>
          <varref loc="bq,589,17,589,22" name="Dd0_2" dtype_id="3"/>
          <varref loc="bq,590,17,590,22" name="Dd1_2" dtype_id="3"/>
        </cond>
        <varref loc="bq,655,11,655,12" name="Q0" dtype_id="3"/>
      </contassign>
      <contassign loc="bq,656,11,656,12" dtype_id="3">
        <varref loc="bq,591,15,591,18" name="DT0" dtype_id="3"/>
        <varref loc="bq,656,11,656,12" name="Q1" dtype_id="3"/>
      </contassign>
    </module>
    <typetable loc="a,0,0,0,0">
      <voiddtype loc="d,45,18,45,27" id="48"/>
      <basicdtype loc="d,156,10,156,16" id="43" name="string"/>
      <basicdtype loc="l,27,14,27,21" id="121" name="logic" left="39" right="0"/>
      <basicdtype loc="m,35,26,35,30" id="47" name="logic" left="15" right="0"/>
      <basicdtype loc="m,49,26,49,36" id="103" name="logic" left="63" right="0"/>
      <basicdtype loc="m,54,26,54,34" id="94" name="logic" left="47" right="0"/>
      <basicdtype loc="q,81,43,81,47" id="6" name="logic" left="1" right="0"/>
      <basicdtype loc="x,471,47,471,51" id="59" name="logic" left="4" right="0"/>
      <basicdtype loc="x,524,48,524,58" id="72" name="logic" left="6" right="0"/>
      <basicdtype loc="x,592,49,592,54" id="105" name="logic" left="11" right="0"/>
      <basicdtype loc="bh,108,24,108,29" id="88" name="logic" left="12" right="0"/>
      <basicdtype loc="bi,27,22,27,26" id="52" name="logic" left="8" right="0"/>
      <basicdtype loc="bq,92,15,92,18" id="7" name="real" signed="true"/>
      <basicdtype loc="br,343,99,343,104" id="44" name="QData" left="63" right="0"/>
      <basicdtype loc="bv,20,14,20,17" id="1" name="int" left="31" right="0" signed="true"/>
      <basicdtype loc="br,168,15,168,16" id="41" name="integer" left="31" right="0" signed="true"/>
      <basicdtype loc="z,176,7,176,12" id="21" name="logic" left="5" right="0"/>
      <refdtype loc="z,179,15,179,20" id="127" name="gpo_t" sub_dtype_id="98"/>
      <basicdtype loc="z,203,7,203,12" id="128" name="logic" left="31" right="31"/>
      <basicdtype loc="z,205,7,205,12" id="78" name="logic" left="25" right="16"/>
      <basicdtype loc="z,207,7,207,12" id="129" name="logic" left="14" right="0"/>
      <refdtype loc="z,210,15,210,20" id="130" name="dac_t" sub_dtype_id="118"/>
      <basicdtype loc="z,201,12,201,18" id="119" name="logic" left="25" right="0"/>
      <basicdtype loc="s,120,15,120,18" id="68" name="bit" left="3" right="0"/>
      <refdtype loc="bc,85,15,85,24" id="131" name="t_width_t" sub_dtype_id="10"/>
      <refdtype loc="bc,88,15,88,24" id="132" name="t_width_t" sub_dtype_id="10"/>
      <basicdtype loc="bc,158,7,158,12" id="133" name="logic"/>
      <refdtype loc="bc,159,7,159,21" id="134" name="wr_burst_len_t" sub_dtype_id="3"/>
      <basicdtype loc="bc,160,7,160,12" id="135" name="logic" left="8" right="7"/>
      <refdtype loc="bc,161,7,161,11" id="136" name="cl_t" sub_dtype_id="4"/>
      <refdtype loc="bc,162,7,162,19" id="137" name="burst_type_t" sub_dtype_id="3"/>
      <refdtype loc="bc,163,7,163,18" id="138" name="burst_len_t" sub_dtype_id="4"/>
      <refdtype loc="bc,167,15,167,25" id="139" name="mode_reg_t" sub_dtype_id="102"/>
      <refdtype loc="bc,90,15,90,24" id="140" name="t_width_t" sub_dtype_id="10"/>
      <refdtype loc="bc,84,15,84,24" id="141" name="t_width_t" sub_dtype_id="10"/>
      <refdtype loc="bc,89,15,89,24" id="142" name="t_width_t" sub_dtype_id="10"/>
      <refdtype loc="bc,86,15,86,24" id="143" name="t_width_t" sub_dtype_id="10"/>
      <unpackarraydtype loc="bk,23,23,23,24" id="126" sub_dtype_id="12">
        <range loc="bk,23,23,23,24">
          <const loc="bk,23,24,23,26" name="32&apos;h0" dtype_id="11"/>
          <const loc="bk,23,24,23,26" name="32&apos;h3f" dtype_id="11"/>
        </range>
      </unpackarraydtype>
      <basicdtype loc="bk,26,15,26,16" id="110" name="logic" left="5" right="0" signed="true"/>
      <unpackarraydtype loc="bi,24,24,24,25" id="125" sub_dtype_id="52">
        <range loc="bi,24,24,24,25">
          <const loc="bi,24,25,24,28" name="32&apos;h0" dtype_id="11"/>
          <const loc="bi,24,25,24,28" name="32&apos;hff" dtype_id="11"/>
        </range>
      </unpackarraydtype>
      <basicdtype loc="bi,27,14,27,15" id="112" name="logic" left="7" right="0" signed="true"/>
      <basicdtype loc="bc,32,12,32,17" id="144" name="logic" left="1" right="0"/>
      <basicdtype loc="bc,34,12,34,17" id="145" name="logic" left="10" right="0"/>
      <basicdtype loc="bc,35,12,35,17" id="27" name="logic" left="7" right="0"/>
      <basicdtype loc="bc,38,12,38,17" id="146" name="logic" left="31" right="0"/>
      <basicdtype loc="bc,39,12,39,17" id="147" name="logic" left="3" right="0"/>
      <refdtype loc="bc,45,7,45,17" id="148" name="sdram_ba_t" sub_dtype_id="6"/>
      <refdtype loc="bc,46,7,46,18" id="149" name="sdram_row_t" sub_dtype_id="9"/>
      <refdtype loc="bc,47,7,47,18" id="150" name="sdram_col_t" sub_dtype_id="27"/>
      <structdtype loc="bc,44,12,44,18" id="101" name="sdram_pkg::core_addr_t">
        <memberdtype loc="bc,45,20,45,22" id="151" name="ba" sub_dtype_id="6"/>
        <memberdtype loc="bc,46,20,46,23" id="152" name="row" sub_dtype_id="9"/>
        <memberdtype loc="bc,47,20,47,23" id="153" name="col" sub_dtype_id="27"/>
      </structdtype>
      <basicdtype loc="bc,81,12,81,17" id="154" name="logic" left="3" right="0"/>
      <enumdtype loc="bc,102,12,102,16" id="155" name="sdram_pkg::sdram_cmd_t" sub_dtype_id="4">
        <enumitem loc="bc,103,7,103,20" name="CMD_LOAD_MODE" dtype_id="4">
          <const loc="bc,103,23,103,27" name="3&apos;h0" dtype_id="4"/>
        </enumitem>
        <enumitem loc="bc,104,7,104,18" name="CMD_REFRESH" dtype_id="4">
          <const loc="bc,104,23,104,27" name="3&apos;h1" dtype_id="4"/>
        </enumitem>
        <enumitem loc="bc,106,7,106,20" name="CMD_PRECHARGE" dtype_id="4">
          <const loc="bc,106,23,106,27" name="3&apos;h2" dtype_id="4"/>
        </enumitem>
        <enumitem loc="bc,111,7,111,19" name="CMD_ACTIVATE" dtype_id="4">
          <const loc="bc,111,23,111,27" name="3&apos;h3" dtype_id="4"/>
        </enumitem>
        <enumitem loc="bc,112,7,112,16" name="CMD_WRITE" dtype_id="4">
          <const loc="bc,112,23,112,27" name="3&apos;h4" dtype_id="4"/>
        </enumitem>
        <enumitem loc="bc,113,7,113,15" name="CMD_READ" dtype_id="4">
          <const loc="bc,113,23,113,27" name="3&apos;h5" dtype_id="4"/>
        </enumitem>
        <enumitem loc="bc,115,7,115,20" name="CMD_END_BURST" dtype_id="4">
          <const loc="bc,115,23,115,27" name="3&apos;h6" dtype_id="4"/>
        </enumitem>
        <enumitem loc="bc,116,7,116,14" name="CMD_NOP" dtype_id="4">
          <const loc="bc,116,23,116,27" name="3&apos;h7" dtype_id="4"/>
        </enumitem>
      </enumdtype>
      <enumdtype loc="bc,124,12,124,16" id="156" name="sdram_pkg::burst_len_t" sub_dtype_id="4">
        <enumitem loc="bc,125,7,125,21" name="BURST_LEN_IS_1" dtype_id="4">
          <const loc="bc,125,32,125,36" name="3&apos;h0" dtype_id="4"/>
        </enumitem>
        <enumitem loc="bc,126,7,126,21" name="BURST_LEN_IS_2" dtype_id="4">
          <const loc="bc,126,32,126,36" name="3&apos;h1" dtype_id="4"/>
        </enumitem>
        <enumitem loc="bc,127,7,127,21" name="BURST_LEN_IS_4" dtype_id="4">
          <const loc="bc,127,32,127,36" name="3&apos;h2" dtype_id="4"/>
        </enumitem>
        <enumitem loc="bc,128,7,128,21" name="BURST_LEN_IS_8" dtype_id="4">
          <const loc="bc,128,32,128,36" name="3&apos;h3" dtype_id="4"/>
        </enumitem>
        <enumitem loc="bc,129,7,129,29" name="BURST_LEN_IS_FULL_PAGE" dtype_id="4">
          <const loc="bc,129,32,129,36" name="3&apos;h7" dtype_id="4"/>
        </enumitem>
      </enumdtype>
      <enumdtype loc="bc,134,12,134,16" id="157" name="sdram_pkg::burst_type_t" sub_dtype_id="3">
        <enumitem loc="bc,135,7,135,26" name="BURST_IS_SEQUENTIAL" dtype_id="3">
          <const loc="bc,135,32,135,36" name="1&apos;h0" dtype_id="3"/>
        </enumitem>
        <enumitem loc="bc,136,7,136,27" name="BURST_IS_INTERLEAVED" dtype_id="3">
          <const loc="bc,136,32,136,36" name="1&apos;h1" dtype_id="3"/>
        </enumitem>
      </enumdtype>
      <enumdtype loc="bc,141,12,141,16" id="158" name="sdram_pkg::cl_t" sub_dtype_id="4">
        <enumitem loc="bc,142,7,142,14" name="CL_IS_1" dtype_id="4">
          <const loc="bc,142,32,142,36" name="3&apos;h1" dtype_id="4"/>
        </enumitem>
        <enumitem loc="bc,143,7,143,14" name="CL_IS_2" dtype_id="4">
          <const loc="bc,143,32,143,36" name="3&apos;h2" dtype_id="4"/>
        </enumitem>
        <enumitem loc="bc,144,7,144,14" name="CL_IS_3" dtype_id="4">
          <const loc="bc,144,32,144,36" name="3&apos;h3" dtype_id="4"/>
        </enumitem>
      </enumdtype>
      <enumdtype loc="bc,150,12,150,16" id="159" name="sdram_pkg::wr_burst_len_t" sub_dtype_id="3">
        <enumitem loc="bc,151,7,151,20" name="PROGRAMMED_BL" dtype_id="3">
          <const loc="bc,151,32,151,36" name="1&apos;h0" dtype_id="3"/>
        </enumitem>
        <enumitem loc="bc,152,7,152,20" name="SINGLE_ACCESS" dtype_id="3">
          <const loc="bc,152,32,152,36" name="1&apos;h1" dtype_id="3"/>
        </enumitem>
      </enumdtype>
      <structdtype loc="bc,157,12,157,18" id="102" name="sdram_pkg::mode_reg_t">
        <memberdtype loc="bc,158,22,158,31" id="160" name="reserved1" sub_dtype_id="133"/>
        <memberdtype loc="bc,159,22,159,34" id="161" name="WR_BURST_LEN" sub_dtype_id="3"/>
        <memberdtype loc="bc,160,22,160,31" id="162" name="reserved2" sub_dtype_id="135"/>
        <memberdtype loc="bc,161,22,161,24" id="163" name="CL" sub_dtype_id="4"/>
        <memberdtype loc="bc,162,22,162,32" id="164" name="BURST_TYPE" sub_dtype_id="3"/>
        <memberdtype loc="bc,163,22,163,31" id="165" name="BURST_LEN" sub_dtype_id="4"/>
      </structdtype>
      <basicdtype loc="u,63,12,63,17" id="166" name="logic" left="3" right="0"/>
      <basicdtype loc="u,64,12,64,17" id="167" name="logic" left="4" right="0"/>
      <refdtype loc="u,66,4,66,10" id="168" name="addr_t" sub_dtype_id="10"/>
      <refdtype loc="u,66,4,66,10" id="169" name="addr_t" sub_dtype_id="10"/>
      <basicdtype loc="u,68,24,68,25" id="22" name="logic" left="2" right="0" signed="true"/>
      <basicdtype loc="u,88,65,88,71" id="45" name="logic" left="3" right="0" signed="true"/>
      <basicdtype loc="u,96,45,96,53" id="42" name="logic" left="4" right="0" signed="true"/>
      <unpackarraydtype loc="u,139,27,139,28" id="124" sub_dtype_id="60">
        <range loc="u,139,27,139,28">
          <const loc="u,139,29,139,31" name="32&apos;h0" dtype_id="11"/>
          <const loc="u,139,29,139,31" name="32&apos;hf" dtype_id="11"/>
        </range>
      </unpackarraydtype>
      <unpackarraydtype loc="bq,84,21,84,22" id="123" sub_dtype_id="7">
        <range loc="bq,84,21,84,22">
          <const loc="bq,84,22,84,23" name="32&apos;sh4" dtype_id="2"/>
          <const loc="bq,84,24,84,25" name="32&apos;sh0" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <basicdtype loc="bq,460,29,460,31" id="55" name="logic" signed="true"/>
      <basicdtype loc="u,63,12,63,17" id="170" name="logic" left="3" right="0"/>
      <basicdtype loc="u,64,12,64,17" id="171" name="logic" left="4" right="0"/>
      <refdtype loc="u,66,4,66,10" id="172" name="addr_t" sub_dtype_id="10"/>
      <refdtype loc="u,66,4,66,10" id="173" name="addr_t" sub_dtype_id="10"/>
      <unpackarraydtype loc="u,139,27,139,28" id="122" sub_dtype_id="27">
        <range loc="u,139,27,139,28">
          <const loc="u,139,29,139,31" name="32&apos;h0" dtype_id="11"/>
          <const loc="u,139,29,139,31" name="32&apos;hf" dtype_id="11"/>
        </range>
      </unpackarraydtype>
      <unpackarraydtype loc="bm,59,25,59,26" id="120" sub_dtype_id="85">
        <range loc="bm,59,25,59,26">
          <const loc="bm,59,26,59,27" name="32&apos;h0" dtype_id="11"/>
          <const loc="bm,59,26,59,27" name="32&apos;h1" dtype_id="11"/>
        </range>
      </unpackarraydtype>
      <basicdtype loc="bm,69,20,69,21" id="85" name="logic" left="19" right="0"/>
      <refdtype loc="bd,30,4,30,14" id="174" name="sdram_ba_t" sub_dtype_id="6"/>
      <refdtype loc="bd,31,4,31,15" id="175" name="sdram_row_t" sub_dtype_id="9"/>
      <refdtype loc="bd,32,4,32,15" id="176" name="sdram_dqm_t" sub_dtype_id="10"/>
      <basicdtype loc="z,45,7,45,12" id="177" name="logic" left="31" right="31"/>
      <basicdtype loc="z,47,7,47,12" id="178" name="logic" left="7" right="0"/>
      <structdtype loc="z,43,12,43,18" id="116" name="csr_pkg::uart_tx_t">
        <memberdtype loc="z,45,21,45,25" id="179" name="busy" sub_dtype_id="177"/>
        <memberdtype loc="z,47,21,47,25" id="180" name="data" sub_dtype_id="178"/>
      </structdtype>
      <basicdtype loc="z,72,7,72,12" id="71" name="logic" left="31" right="31"/>
      <basicdtype loc="z,73,7,73,12" id="69" name="logic" left="30" right="30"/>
      <basicdtype loc="z,75,7,75,12" id="181" name="logic" left="7" right="0"/>
      <structdtype loc="z,70,12,70,18" id="70" name="csr_pkg::uart_rx_t">
        <memberdtype loc="z,72,21,72,26" id="182" name="valid" sub_dtype_id="71"/>
        <memberdtype loc="z,73,21,73,26" id="183" name="oflow" sub_dtype_id="69"/>
        <memberdtype loc="z,75,21,75,25" id="184" name="data" sub_dtype_id="181"/>
      </structdtype>
      <basicdtype loc="z,102,7,102,12" id="185" name="logic" left="31" right="31"/>
      <basicdtype loc="z,104,7,104,12" id="186" name="logic" left="15" right="15"/>
      <basicdtype loc="z,105,7,105,12" id="187" name="logic" left="14" right="0"/>
      <structdtype loc="z,100,12,100,18" id="117" name="csr_pkg::adc_tx_t">
        <memberdtype loc="z,102,21,102,25" id="188" name="busy" sub_dtype_id="185"/>
        <memberdtype loc="z,104,21,104,25" id="189" name="test" sub_dtype_id="186"/>
        <memberdtype loc="z,105,21,105,28" id="190" name="time_us" sub_dtype_id="187"/>
      </structdtype>
      <basicdtype loc="z,161,7,161,12" id="79" name="logic" left="16" right="0"/>
      <structdtype loc="z,158,12,158,18" id="97" name="csr_pkg::adc_rx_t">
        <memberdtype loc="z,161,21,161,31" id="191" name="sample_cnt" sub_dtype_id="79"/>
      </structdtype>
      <structdtype loc="z,173,12,173,18" id="98" name="csr_pkg::gpo_t">
        <memberdtype loc="z,176,21,176,28" id="192" name="led_off" sub_dtype_id="21"/>
      </structdtype>
      <basicdtype loc="z,188,7,188,12" id="23" name="logic" left="0" right="0"/>
      <structdtype loc="z,185,12,185,18" id="99" name="csr_pkg::gpi_t">
        <memberdtype loc="z,188,21,188,27" id="193" name="key_on" sub_dtype_id="23"/>
      </structdtype>
      <structdtype loc="z,201,12,201,18" id="118" name="csr_pkg::dac_t">
        <memberdtype loc="z,203,21,203,25" id="194" name="busy" sub_dtype_id="128"/>
        <memberdtype loc="z,205,21,205,30" id="195" name="hann_step" sub_dtype_id="78"/>
        <memberdtype loc="z,207,21,207,29" id="196" name="sin_tune" sub_dtype_id="129"/>
      </structdtype>
      <basicdtype loc="z,222,7,222,12" id="197" name="logic"/>
      <basicdtype loc="z,223,7,223,12" id="198" name="logic"/>
      <basicdtype loc="z,225,7,225,12" id="199" name="logic"/>
      <basicdtype loc="z,226,7,226,12" id="200" name="logic"/>
      <basicdtype loc="z,228,7,228,12" id="201" name="logic"/>
      <basicdtype loc="z,229,7,229,12" id="202" name="logic"/>
      <basicdtype loc="z,231,7,231,12" id="203" name="logic"/>
      <basicdtype loc="z,232,7,232,12" id="204" name="logic"/>
      <basicdtype loc="z,234,7,234,12" id="205" name="logic"/>
      <basicdtype loc="z,235,7,235,12" id="206" name="logic"/>
      <structdtype loc="z,221,12,221,18" id="77" name="csr_pkg::sel_t">
        <memberdtype loc="z,222,13,222,20" id="207" name="uart_tx" sub_dtype_id="197"/>
        <memberdtype loc="z,223,13,223,20" id="208" name="uart_rx" sub_dtype_id="198"/>
        <memberdtype loc="z,225,13,225,20" id="209" name="adc1_tx" sub_dtype_id="199"/>
        <memberdtype loc="z,226,13,226,20" id="210" name="adc1_rx" sub_dtype_id="200"/>
        <memberdtype loc="z,228,13,228,20" id="211" name="adc2_tx" sub_dtype_id="201"/>
        <memberdtype loc="z,229,13,229,20" id="212" name="adc2_rx" sub_dtype_id="202"/>
        <memberdtype loc="z,231,13,231,16" id="213" name="gpo" sub_dtype_id="203"/>
        <memberdtype loc="z,232,13,232,16" id="214" name="gpi" sub_dtype_id="204"/>
        <memberdtype loc="z,234,13,234,17" id="215" name="dac1" sub_dtype_id="205"/>
        <memberdtype loc="z,235,13,235,17" id="216" name="dac2" sub_dtype_id="206"/>
      </structdtype>
      <basicdtype loc="n,35,12,35,17" id="217" name="logic" left="5" right="0"/>
      <basicdtype loc="n,59,12,59,17" id="218" name="logic" left="31" right="2"/>
      <basicdtype loc="n,60,12,60,17" id="219" name="logic" left="3" right="0"/>
      <basicdtype loc="n,61,12,61,17" id="220" name="logic" left="31" right="0"/>
      <enumdtype loc="n,63,12,63,16" id="221" name="soc_pkg::soc_boolean_t" sub_dtype_id="3">
        <enumitem loc="n,63,24,63,26" name="LO" dtype_id="3">
          <const loc="n,63,29,63,33" name="1&apos;h0" dtype_id="3"/>
        </enumitem>
        <enumitem loc="n,63,35,63,37" name="HI" dtype_id="3">
          <const loc="n,63,40,63,44" name="1&apos;h1" dtype_id="3"/>
        </enumitem>
      </enumdtype>
      <basicdtype loc="n,66,7,66,12" id="222" name="logic"/>
      <basicdtype loc="n,67,7,67,12" id="223" name="logic"/>
      <structdtype loc="n,65,12,65,18" id="115" name="soc_pkg::diff_t">
        <memberdtype loc="n,66,13,66,14" id="224" name="p" sub_dtype_id="222"/>
        <memberdtype loc="n,67,13,67,14" id="225" name="n" sub_dtype_id="223"/>
      </structdtype>
      <basicdtype loc="bg,146,12,146,17" id="226" name="logic" left="14" right="0"/>
      <basicdtype loc="bg,147,12,147,17" id="227" name="logic" left="23" right="0"/>
      <basicdtype loc="bg,148,12,148,17" id="228" name="logic" left="10" right="0"/>
      <enumdtype loc="bg,152,12,152,16" id="229" name="adc_core.state_t" sub_dtype_id="59">
        <enumitem loc="bg,153,7,153,11" name="IDLE" dtype_id="59">
          <const loc="bg,153,18,153,23" name="5&apos;h1a" dtype_id="59"/>
        </enumitem>
        <enumitem loc="bg,154,7,154,15" name="SYNC_1US" dtype_id="59">
          <const loc="bg,154,18,154,23" name="5&apos;h19" dtype_id="59"/>
        </enumitem>
        <enumitem loc="bg,155,7,155,12" name="START" dtype_id="59">
          <const loc="bg,155,18,155,23" name="5&apos;h18" dtype_id="59"/>
        </enumitem>
        <enumitem loc="bg,157,7,157,10" name="D23" dtype_id="59">
          <const loc="bg,157,18,157,23" name="5&apos;h17" dtype_id="59"/>
        </enumitem>
        <enumitem loc="bg,158,7,158,9" name="D0" dtype_id="59">
          <const loc="bg,158,18,158,22" name="5&apos;h0" dtype_id="59"/>
        </enumitem>
      </enumdtype>
      <refdtype loc="bg,161,4,161,17" id="230" name="time_us_cnt_t" sub_dtype_id="51"/>
      <refdtype loc="bg,162,4,162,12" id="231" name="sample_t" sub_dtype_id="60"/>
      <refdtype loc="bg,163,4,163,16" id="232" name="settle_cnt_t" sub_dtype_id="9"/>
      <refdtype loc="bg,165,4,165,11" id="233" name="state_t" sub_dtype_id="59"/>
      <refdtype loc="bg,165,4,165,11" id="234" name="state_t" sub_dtype_id="59"/>
      <basicdtype loc="bg,224,30,224,31" id="113" name="logic" left="22" right="0"/>
      <basicdtype loc="bg,229,50,229,51" id="114" name="logic" left="22" right="0" signed="true"/>
      <unpackarraydtype loc="x,194,24,194,25" id="104" sub_dtype_id="11">
        <range loc="x,194,24,194,25">
          <const loc="x,194,25,194,37" name="32&apos;h0" dtype_id="11"/>
          <const loc="x,194,25,194,37" name="32&apos;h1f" dtype_id="11"/>
        </range>
      </unpackarraydtype>
      <basicdtype loc="x,378,22,378,23" id="67" name="logic" left="29" right="0"/>
      <basicdtype loc="x,490,42,490,44" id="107" name="logic" left="11" right="0" signed="true"/>
      <basicdtype loc="x,761,86,761,87" id="46" name="logic" left="18" right="0"/>
      <basicdtype loc="x,762,28,762,29" id="82" name="logic" left="20" right="0"/>
      <basicdtype loc="x,763,71,763,72" id="93" name="logic" left="33" right="0"/>
      <basicdtype loc="x,798,37,798,44" id="106" name="logic" left="20" right="0" signed="true"/>
      <basicdtype loc="x,1064,31,1064,38" id="108" name="logic" left="12" right="0" signed="true"/>
      <enumdtype loc="x,1107,12,1107,16" id="235" name="picorv32.cpu_state_t" sub_dtype_id="4">
        <enumitem loc="x,1108,7,1108,16" name="TRAP_HOLD" dtype_id="4">
          <const loc="x,1108,22,1108,26" name="3&apos;h0" dtype_id="4"/>
        </enumitem>
        <enumitem loc="x,1109,7,1109,19" name="FETCH_WR_REG" dtype_id="4">
          <const loc="x,1109,22,1109,26" name="3&apos;h1" dtype_id="4"/>
        </enumitem>
        <enumitem loc="x,1110,7,1110,13" name="RD_REG" dtype_id="4">
          <const loc="x,1110,22,1110,26" name="3&apos;h2" dtype_id="4"/>
        </enumitem>
        <enumitem loc="x,1111,7,1111,14" name="RD_REG2" dtype_id="4">
          <const loc="x,1111,22,1111,26" name="3&apos;h3" dtype_id="4"/>
        </enumitem>
        <enumitem loc="x,1112,7,1112,11" name="EXEC" dtype_id="4">
          <const loc="x,1112,22,1112,26" name="3&apos;h4" dtype_id="4"/>
        </enumitem>
        <enumitem loc="x,1113,7,1113,12" name="SHIFT" dtype_id="4">
          <const loc="x,1113,22,1113,26" name="3&apos;h5" dtype_id="4"/>
        </enumitem>
        <enumitem loc="x,1114,7,1114,13" name="WR_MEM" dtype_id="4">
          <const loc="x,1114,22,1114,26" name="3&apos;h6" dtype_id="4"/>
        </enumitem>
        <enumitem loc="x,1115,7,1115,13" name="RD_MEM" dtype_id="4">
          <const loc="x,1115,22,1115,26" name="3&apos;h7" dtype_id="4"/>
        </enumitem>
      </enumdtype>
      <refdtype loc="x,1118,4,1118,15" id="236" name="cpu_state_t" sub_dtype_id="4"/>
      <basicdtype loc="x,1175,24,1175,31" id="109" name="logic" left="32" right="0" signed="true"/>
      <basicdtype loc="x,2138,48,2138,55" id="111" name="logic" left="15" right="0" signed="true"/>
      <basicdtype loc="bn,23,11,23,16" id="51" name="logic" left="14" right="0"/>
      <ifacerefdtype loc="be,57,4,57,12" id="100" modportname="MST"/>
      <refdtype loc="be,70,11,70,22" id="237" name="core_addr_t" sub_dtype_id="101"/>
      <refdtype loc="be,71,11,71,22" id="238" name="sdram_dqm_t" sub_dtype_id="10"/>
      <refdtype loc="be,72,11,72,23" id="239" name="sdram_data_t" sub_dtype_id="11"/>
      <refdtype loc="be,77,11,77,23" id="240" name="sdram_data_t" sub_dtype_id="11"/>
      <refdtype loc="be,96,4,96,16" id="241" name="sdram_data_t" sub_dtype_id="11"/>
      <refdtype loc="be,97,4,97,16" id="242" name="sdram_data_t" sub_dtype_id="11"/>
      <refdtype loc="be,111,4,111,15" id="243" name="sdram_cmd_t" sub_dtype_id="4"/>
      <enumdtype loc="be,123,12,123,16" id="244" name="sdram_ctrl.state_t" sub_dtype_id="4">
        <enumitem loc="be,124,7,124,11" name="INIT" dtype_id="4">
          <const loc="be,124,17,124,21" name="3&apos;h0" dtype_id="4"/>
        </enumitem>
        <enumitem loc="be,125,7,125,13" name="CONFIG" dtype_id="4">
          <const loc="be,125,17,125,21" name="3&apos;h1" dtype_id="4"/>
        </enumitem>
        <enumitem loc="be,126,7,126,11" name="IDLE" dtype_id="4">
          <const loc="be,126,17,126,21" name="3&apos;h2" dtype_id="4"/>
        </enumitem>
        <enumitem loc="be,127,7,127,12" name="WRITE" dtype_id="4">
          <const loc="be,127,17,127,21" name="3&apos;h3" dtype_id="4"/>
        </enumitem>
        <enumitem loc="be,128,7,128,11" name="READ" dtype_id="4">
          <const loc="be,128,17,128,21" name="3&apos;h4" dtype_id="4"/>
        </enumitem>
        <enumitem loc="be,129,7,129,14" name="REFRESH" dtype_id="4">
          <const loc="be,129,17,129,21" name="3&apos;h5" dtype_id="4"/>
        </enumitem>
      </enumdtype>
      <refdtype loc="be,132,4,132,11" id="245" name="state_t" sub_dtype_id="4"/>
      <refdtype loc="be,133,4,133,13" id="246" name="t_width_t" sub_dtype_id="10"/>
      <refdtype loc="be,133,4,133,13" id="247" name="t_width_t" sub_dtype_id="10"/>
      <refdtype loc="ba,28,4,28,13" id="248" name="uart_rx_t" sub_dtype_id="70"/>
      <refdtype loc="ba,37,4,37,12" id="249" name="adc_rx_t" sub_dtype_id="97"/>
      <refdtype loc="ba,46,4,46,12" id="250" name="adc_rx_t" sub_dtype_id="97"/>
      <refdtype loc="ba,61,4,61,9" id="251" name="gpo_t" sub_dtype_id="98"/>
      <refdtype loc="ba,62,4,62,9" id="252" name="gpi_t" sub_dtype_id="99"/>
      <unpackarraydtype loc="v,50,22,50,23" id="96" sub_dtype_id="11">
        <range loc="v,50,22,50,23">
          <const loc="v,50,23,50,32" name="32&apos;h0" dtype_id="11"/>
          <const loc="v,50,23,50,32" name="32&apos;h1fff" dtype_id="11"/>
        </range>
      </unpackarraydtype>
      <refdtype loc="o,38,4,38,14" id="253" name="soc_addr_t" sub_dtype_id="20"/>
      <refdtype loc="o,39,4,39,12" id="254" name="soc_we_t" sub_dtype_id="10"/>
      <refdtype loc="o,40,4,40,14" id="255" name="soc_data_t" sub_dtype_id="11"/>
      <refdtype loc="o,41,4,41,14" id="256" name="soc_data_t" sub_dtype_id="11"/>
      <ifacerefdtype loc="bh,27,4,27,10" id="90" modportname="MST"/>
      <ifacerefdtype loc="bh,28,4,28,10" id="91" modportname="SLV_ADC"/>
      <basicdtype loc="bh,47,4,47,9" id="60" name="logic" left="23" right="0"/>
      <unpackarraydtype loc="bh,47,33,47,34" id="92" sub_dtype_id="60">
        <range loc="bh,47,33,47,34">
          <const loc="bh,47,34,47,35" name="32&apos;sh1" dtype_id="2"/>
          <const loc="bh,47,36,47,37" name="32&apos;sh2" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <basicdtype loc="bh,63,34,63,35" id="13" name="logic" left="1" right="0" signed="true"/>
      <unpackarraydtype loc="bh,89,25,89,26" id="95" sub_dtype_id="79">
        <range loc="bh,89,25,89,26">
          <const loc="bh,89,26,89,27" name="32&apos;sh1" dtype_id="2"/>
          <const loc="bh,89,28,89,29" name="32&apos;sh2" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <ifacerefdtype loc="p,21,4,21,10" id="86" modportname="SLV"/>
      <basicdtype loc="p,31,4,31,9" id="87" name="logic" left="14" right="2"/>
      <refdtype loc="p,32,4,32,12" id="257" name="soc_we_t" sub_dtype_id="10"/>
      <refdtype loc="p,49,5,49,15" id="258" name="soc_data_t" sub_dtype_id="11"/>
      <unpackarraydtype loc="p,49,20,49,21" id="89" sub_dtype_id="11">
        <range loc="p,49,20,49,21">
          <const loc="p,49,21,49,30" name="32&apos;h0" dtype_id="11"/>
          <const loc="p,49,21,49,30" name="32&apos;h1fff" dtype_id="11"/>
        </range>
      </unpackarraydtype>
      <ifacerefdtype loc="bo,26,4,26,10" id="83" modportname="SLV_DAC"/>
      <unpackarraydtype loc="bo,37,27,37,28" id="84" sub_dtype_id="12">
        <range loc="bo,37,27,37,28">
          <const loc="bo,37,28,37,29" name="32&apos;sh1" dtype_id="2"/>
          <const loc="bo,37,30,37,31" name="32&apos;sh2" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <ifacerefdtype loc="bf,39,4,39,10" id="80" modportname="SLV"/>
      <ifacerefdtype loc="bf,45,13,45,16" id="81" modportname=""/>
      <ifacerefdtype loc="bb,36,4,36,10" id="75" modportname="SLV"/>
      <ifacerefdtype loc="bb,37,4,37,10" id="76" modportname="MST"/>
      <refdtype loc="bb,44,4,44,9" id="259" name="sel_t" sub_dtype_id="77"/>
      <ifacerefdtype loc="y,64,4,64,10" id="73" modportname="MST"/>
      <basicdtype loc="y,116,5,116,10" id="74" name="logic" left="35" right="0"/>
      <ifacerefdtype loc="s,43,4,43,10" id="66" modportname="SLV_UART"/>
      <enumdtype loc="s,55,12,55,16" id="260" name="uart.state_t" sub_dtype_id="10">
        <enumitem loc="s,56,7,56,11" name="IDLE" dtype_id="10">
          <const loc="s,56,15,56,20" name="4&apos;he" dtype_id="10"/>
        </enumitem>
        <enumitem loc="s,58,7,58,12" name="START" dtype_id="10">
          <const loc="s,58,15,58,20" name="4&apos;hf" dtype_id="10"/>
        </enumitem>
        <enumitem loc="s,60,7,60,9" name="D0" dtype_id="10">
          <const loc="s,60,15,60,19" name="4&apos;h0" dtype_id="10"/>
        </enumitem>
        <enumitem loc="s,61,7,61,9" name="D1" dtype_id="10">
          <const loc="s,61,15,61,19" name="4&apos;h1" dtype_id="10"/>
        </enumitem>
        <enumitem loc="s,62,7,62,9" name="D2" dtype_id="10">
          <const loc="s,62,15,62,19" name="4&apos;h2" dtype_id="10"/>
        </enumitem>
        <enumitem loc="s,63,7,63,9" name="D3" dtype_id="10">
          <const loc="s,63,15,63,19" name="4&apos;h3" dtype_id="10"/>
        </enumitem>
        <enumitem loc="s,64,7,64,9" name="D4" dtype_id="10">
          <const loc="s,64,15,64,19" name="4&apos;h4" dtype_id="10"/>
        </enumitem>
        <enumitem loc="s,65,7,65,9" name="D5" dtype_id="10">
          <const loc="s,65,15,65,19" name="4&apos;h5" dtype_id="10"/>
        </enumitem>
        <enumitem loc="s,66,7,66,9" name="D6" dtype_id="10">
          <const loc="s,66,15,66,19" name="4&apos;h6" dtype_id="10"/>
        </enumitem>
        <enumitem loc="s,67,7,67,9" name="D7" dtype_id="10">
          <const loc="s,67,15,67,19" name="4&apos;h7" dtype_id="10"/>
        </enumitem>
        <enumitem loc="s,69,7,69,11" name="STOP" dtype_id="10">
          <const loc="s,69,15,69,19" name="4&apos;h8" dtype_id="10"/>
        </enumitem>
      </enumdtype>
      <basicdtype loc="s,74,12,74,17" id="261" name="logic" left="3" right="0"/>
      <refdtype loc="s,130,4,130,11" id="262" name="state_t" sub_dtype_id="10"/>
      <refdtype loc="s,132,4,132,12" id="263" name="cnt1us_t" sub_dtype_id="10"/>
      <refdtype loc="s,307,4,307,11" id="264" name="state_t" sub_dtype_id="10"/>
      <refdtype loc="s,308,4,308,12" id="265" name="cnt1us_t" sub_dtype_id="10"/>
      <refdtype loc="r,45,4,45,13" id="266" name="cnt_1us_t" sub_dtype_id="21"/>
      <ifacerefdtype loc="q,41,4,41,10" id="61" modportname="SLV"/>
      <ifacerefdtype loc="q,42,4,42,10" id="62" modportname="SLV"/>
      <ifacerefdtype loc="q,45,4,45,10" id="63" modportname="MST"/>
      <ifacerefdtype loc="q,46,4,46,10" id="64" modportname="MST"/>
      <ifacerefdtype loc="q,47,4,47,10" id="65" modportname="MST"/>
      <basicdtype loc="bu,77,4,77,7" id="53" name="bit"/>
      <unpackarraydtype loc="bu,102,23,102,24" id="54" sub_dtype_id="53">
        <range loc="bu,102,23,102,24">
          <const loc="bu,102,24,102,25" name="32&apos;h0" dtype_id="11"/>
          <const loc="bu,102,24,102,25" name="32&apos;h3" dtype_id="11"/>
        </range>
      </unpackarraydtype>
      <basicdtype loc="bu,165,4,165,7" id="56" name="bit" left="23" right="0"/>
      <basicdtype loc="bu,166,4,166,7" id="57" name="int" left="31" right="0"/>
      <basicdtype loc="bu,171,22,171,23" id="58" name="logic" left="23" right="0" signed="true"/>
      <basicdtype loc="bs,41,26,41,30" id="49" name="byte" left="7" right="0" signed="true"/>
      <basicdtype loc="bs,64,31,64,32" id="50" name="bit" left="7" right="0"/>
      <refdtype loc="br,62,10,62,21" id="267" name="sdram_row_t" sub_dtype_id="9"/>
      <refdtype loc="br,63,10,63,20" id="268" name="sdram_ba_t" sub_dtype_id="6"/>
      <refdtype loc="br,64,10,64,21" id="269" name="sdram_dqm_t" sub_dtype_id="10"/>
      <refdtype loc="br,69,10,69,22" id="270" name="sdram_data_t" sub_dtype_id="11"/>
      <refdtype loc="br,70,10,70,22" id="271" name="sdram_data_t" sub_dtype_id="11"/>
      <unpackarraydtype loc="br,106,26,106,27" id="24" sub_dtype_id="10">
        <range loc="br,106,26,106,27">
          <const loc="br,106,27,106,28" name="32&apos;sh0" dtype_id="2"/>
          <const loc="br,106,31,106,32" name="32&apos;sh3" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <refdtype loc="br,107,3,107,14" id="272" name="sdram_dqm_t" sub_dtype_id="10"/>
      <refdtype loc="br,107,3,107,14" id="273" name="sdram_dqm_t" sub_dtype_id="10"/>
      <refdtype loc="br,109,3,109,13" id="274" name="sdram_ba_t" sub_dtype_id="6"/>
      <unpackarraydtype loc="br,109,26,109,27" id="25" sub_dtype_id="6">
        <range loc="br,109,26,109,27">
          <const loc="br,109,27,109,28" name="32&apos;sh0" dtype_id="2"/>
          <const loc="br,109,31,109,32" name="32&apos;sh3" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <refdtype loc="br,111,3,111,14" id="275" name="sdram_row_t" sub_dtype_id="9"/>
      <refdtype loc="br,112,3,112,14" id="276" name="sdram_row_t" sub_dtype_id="9"/>
      <refdtype loc="br,113,3,113,14" id="277" name="sdram_row_t" sub_dtype_id="9"/>
      <refdtype loc="br,113,3,113,14" id="278" name="sdram_row_t" sub_dtype_id="9"/>
      <refdtype loc="br,113,3,113,14" id="279" name="sdram_row_t" sub_dtype_id="9"/>
      <refdtype loc="br,113,3,113,14" id="280" name="sdram_row_t" sub_dtype_id="9"/>
      <refdtype loc="br,115,3,115,14" id="281" name="sdram_col_t" sub_dtype_id="27"/>
      <unpackarraydtype loc="br,115,26,115,27" id="26" sub_dtype_id="27">
        <range loc="br,115,26,115,27">
          <const loc="br,115,27,115,28" name="32&apos;sh0" dtype_id="2"/>
          <const loc="br,115,31,115,32" name="32&apos;sh3" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <refdtype loc="br,116,3,116,14" id="282" name="sdram_col_t" sub_dtype_id="27"/>
      <refdtype loc="br,116,3,116,14" id="283" name="sdram_col_t" sub_dtype_id="27"/>
      <refdtype loc="br,117,3,117,14" id="284" name="sdram_col_t" sub_dtype_id="27"/>
      <refdtype loc="br,117,3,117,14" id="285" name="sdram_col_t" sub_dtype_id="27"/>
      <refdtype loc="br,119,3,119,15" id="286" name="sdram_data_t" sub_dtype_id="11"/>
      <refdtype loc="br,119,3,119,15" id="287" name="sdram_data_t" sub_dtype_id="11"/>
      <refdtype loc="br,119,3,119,15" id="288" name="sdram_data_t" sub_dtype_id="11"/>
      <refdtype loc="br,120,3,120,15" id="289" name="sdram_data_t" sub_dtype_id="11"/>
      <unpackarraydtype loc="br,120,22,120,23" id="28" sub_dtype_id="11">
        <range loc="br,120,22,120,23">
          <const loc="br,120,23,120,32" name="32&apos;h0" dtype_id="11"/>
          <const loc="br,120,23,120,32" name="32&apos;h7fffe" dtype_id="11"/>
        </range>
      </unpackarraydtype>
      <refdtype loc="br,121,3,121,15" id="290" name="sdram_data_t" sub_dtype_id="11"/>
      <unpackarraydtype loc="br,121,22,121,23" id="29" sub_dtype_id="11">
        <range loc="br,121,22,121,23">
          <const loc="br,121,23,121,32" name="32&apos;h0" dtype_id="11"/>
          <const loc="br,121,23,121,32" name="32&apos;h7fffe" dtype_id="11"/>
        </range>
      </unpackarraydtype>
      <refdtype loc="br,122,3,122,15" id="291" name="sdram_data_t" sub_dtype_id="11"/>
      <unpackarraydtype loc="br,122,22,122,23" id="30" sub_dtype_id="11">
        <range loc="br,122,22,122,23">
          <const loc="br,122,23,122,32" name="32&apos;h0" dtype_id="11"/>
          <const loc="br,122,23,122,32" name="32&apos;h7fffe" dtype_id="11"/>
        </range>
      </unpackarraydtype>
      <refdtype loc="br,123,3,123,15" id="292" name="sdram_data_t" sub_dtype_id="11"/>
      <unpackarraydtype loc="br,123,22,123,23" id="31" sub_dtype_id="11">
        <range loc="br,123,22,123,23">
          <const loc="br,123,23,123,32" name="32&apos;h0" dtype_id="11"/>
          <const loc="br,123,23,123,32" name="32&apos;h7fffe" dtype_id="11"/>
        </range>
      </unpackarraydtype>
      <unpackarraydtype loc="br,128,38,128,39" id="32" sub_dtype_id="6">
        <range loc="br,128,38,128,39">
          <const loc="br,128,39,128,40" name="32&apos;sh0" dtype_id="2"/>
          <const loc="br,128,43,128,44" name="32&apos;sh3" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <unpackarraydtype loc="br,129,38,129,39" id="33" sub_dtype_id="3">
        <range loc="br,129,38,129,39">
          <const loc="br,129,39,129,40" name="32&apos;sh0" dtype_id="2"/>
          <const loc="br,129,43,129,44" name="32&apos;sh3" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <unpackarraydtype loc="br,130,38,130,39" id="34" sub_dtype_id="3">
        <range loc="br,130,38,130,39">
          <const loc="br,130,39,130,40" name="32&apos;sh0" dtype_id="2"/>
          <const loc="br,130,43,130,44" name="32&apos;sh3" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <unpackarraydtype loc="br,131,38,131,39" id="35" sub_dtype_id="3">
        <range loc="br,131,38,131,39">
          <const loc="br,131,39,131,40" name="32&apos;sh0" dtype_id="2"/>
          <const loc="br,131,43,131,44" name="32&apos;sh3" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <unpackarraydtype loc="br,132,38,132,39" id="36" sub_dtype_id="3">
        <range loc="br,132,38,132,39">
          <const loc="br,132,39,132,40" name="32&apos;sh0" dtype_id="2"/>
          <const loc="br,132,43,132,44" name="32&apos;sh3" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <unpackarraydtype loc="br,133,38,133,39" id="37" sub_dtype_id="3">
        <range loc="br,133,38,133,39">
          <const loc="br,133,39,133,40" name="32&apos;sh0" dtype_id="2"/>
          <const loc="br,133,43,133,44" name="32&apos;sh3" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <unpackarraydtype loc="br,134,38,134,39" id="38" sub_dtype_id="3">
        <range loc="br,134,38,134,39">
          <const loc="br,134,39,134,40" name="32&apos;sh0" dtype_id="2"/>
          <const loc="br,134,43,134,44" name="32&apos;sh3" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <unpackarraydtype loc="br,136,38,136,39" id="39" sub_dtype_id="1">
        <range loc="br,136,38,136,39">
          <const loc="br,136,39,136,40" name="32&apos;sh0" dtype_id="2"/>
          <const loc="br,136,43,136,44" name="32&apos;sh3" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <unpackarraydtype loc="br,137,38,137,39" id="40" sub_dtype_id="1">
        <range loc="br,137,38,137,39">
          <const loc="br,137,39,137,40" name="32&apos;sh0" dtype_id="2"/>
          <const loc="br,137,43,137,44" name="32&apos;sh3" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <refdtype loc="br,166,3,166,14" id="293" name="sdram_dqm_t" sub_dtype_id="10"/>
      <enumdtype loc="br,176,11,176,15" id="294" name="sdr.cmd_t" sub_dtype_id="10">
        <enumitem loc="br,177,6,177,9" name="ACT" dtype_id="10">
          <const loc="br,177,14,177,18" name="4&apos;h0" dtype_id="10"/>
        </enumitem>
        <enumitem loc="br,178,6,178,9" name="NOP" dtype_id="10">
          <const loc="br,178,14,178,18" name="4&apos;h1" dtype_id="10"/>
        </enumitem>
        <enumitem loc="br,179,6,179,10" name="READ" dtype_id="10">
          <const loc="br,179,14,179,18" name="4&apos;h2" dtype_id="10"/>
        </enumitem>
        <enumitem loc="br,180,6,180,11" name="WRITE" dtype_id="10">
          <const loc="br,180,14,180,18" name="4&apos;h3" dtype_id="10"/>
        </enumitem>
        <enumitem loc="br,181,6,181,11" name="PRECH" dtype_id="10">
          <const loc="br,181,14,181,18" name="4&apos;h4" dtype_id="10"/>
        </enumitem>
        <enumitem loc="br,182,6,182,11" name="A_REF" dtype_id="10">
          <const loc="br,182,14,182,18" name="4&apos;h5" dtype_id="10"/>
        </enumitem>
        <enumitem loc="br,183,6,183,9" name="BST" dtype_id="10">
          <const loc="br,183,14,183,18" name="4&apos;h6" dtype_id="10"/>
        </enumitem>
        <enumitem loc="br,184,6,184,9" name="LMR" dtype_id="10">
          <const loc="br,184,14,184,18" name="4&apos;h7" dtype_id="10"/>
        </enumitem>
      </enumdtype>
      <ifacerefdtype loc="bp,106,11,106,18" id="14" modportname=""/>
      <ifacerefdtype loc="bp,107,11,107,18" id="15" modportname=""/>
      <ifacerefdtype loc="bp,108,11,108,19" id="16" modportname=""/>
      <ifacerefdtype loc="bp,109,11,109,18" id="17" modportname=""/>
      <ifacerefdtype loc="bp,110,11,110,20" id="18" modportname=""/>
      <ifacerefdtype loc="bp,112,11,112,14" id="19" modportname=""/>
      <basicdtype loc="bp,115,4,115,9" id="20" name="logic" left="31" right="2"/>
      <basicdtype loc="bv,28,4,28,9" id="3" name="logic"/>
      <basicdtype loc="bv,29,4,29,9" id="4" name="logic" left="2" right="0"/>
      <basicdtype loc="bv,30,4,30,9" id="5" name="logic" left="2" right="1"/>
      <basicdtype loc="bv,51,4,51,9" id="8" name="logic" left="3" right="2"/>
      <basicdtype loc="bv,61,4,61,9" id="9" name="logic" left="10" right="0"/>
      <basicdtype loc="bv,62,4,62,9" id="10" name="logic" left="3" right="0"/>
      <basicdtype loc="bv,63,10,63,11" id="11" name="logic" left="31" right="0"/>
      <basicdtype loc="bv,75,4,75,9" id="12" name="logic" left="9" right="0"/>
      <refdtype loc="bv,126,4,126,16" id="295" name="sdram_data_t" sub_dtype_id="11"/>
      <refdtype loc="bv,126,4,126,16" id="296" name="sdram_data_t" sub_dtype_id="11"/>
      <basicdtype loc="bv,20,31,20,37" id="2" name="logic" left="31" right="0" signed="true"/>
    </typetable>
  </netlist>
</verilator_xml>
