Protel Design System Design Rule Check
PCB File : D:\github\homework.smart_knob\electronics\MainBoard\Pcb.PcbDoc
Date     : 2023/7/6
Time     : 17:50:34

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.15mm) (Max=0.254mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.252mm < 0.254mm) Between Pad C4-2(102mm,119.7mm) on Top Layer And Via (102.675mm,118.175mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.252mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.243mm < 0.254mm) Between Pad LED1-2(135.545mm,116.15mm) on Top Layer And Pad LED1-3(136.492mm,116.542mm) on Top Layer [Top Solder] Mask Sliver [0.243mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.243mm < 0.254mm) Between Pad LED2-2(145.499mm,125.555mm) on Top Layer And Pad LED2-3(145.891mm,126.502mm) on Top Layer [Top Solder] Mask Sliver [0.243mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.243mm < 0.254mm) Between Pad LED3-2(145.848mm,139.205mm) on Top Layer And Pad LED3-3(145.456mm,140.152mm) on Top Layer [Top Solder] Mask Sliver [0.243mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.243mm < 0.254mm) Between Pad LED4-2(136.433mm,149.102mm) on Top Layer And Pad LED4-3(135.486mm,149.494mm) on Top Layer [Top Solder] Mask Sliver [0.243mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.243mm < 0.254mm) Between Pad LED5-2(122.742mm,149.41mm) on Top Layer And Pad LED5-3(121.795mm,149.018mm) on Top Layer [Top Solder] Mask Sliver [0.243mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.243mm < 0.254mm) Between Pad LED6-2(112.923mm,140.027mm) on Top Layer And Pad LED6-3(112.531mm,139.081mm) on Top Layer [Top Solder] Mask Sliver [0.243mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.243mm < 0.254mm) Between Pad LED7-2(112.588mm,126.402mm) on Top Layer And Pad LED7-3(112.98mm,125.455mm) on Top Layer [Top Solder] Mask Sliver [0.243mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.243mm < 0.254mm) Between Pad LED8-2(121.967mm,116.53mm) on Top Layer And Pad LED8-3(122.914mm,116.138mm) on Top Layer [Top Solder] Mask Sliver [0.243mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.015mm < 0.254mm) Between Pad LINK1-2(96.15mm,85mm) on Bottom Layer And Via (98mm,84.9mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.015mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.162mm < 0.254mm) Between Pad R14-2(106.2mm,109mm) on Top Layer And Via (107.6mm,109mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.162mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.162mm < 0.254mm) Between Pad R15-2(106.2mm,111.6mm) on Top Layer And Via (107.6mm,111.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.162mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U10-1(132.7mm,105.5mm) on Top Layer And Pad U10-2(133.65mm,105.5mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U10-2(133.65mm,105.5mm) on Top Layer And Pad U10-3(134.6mm,105.5mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad U10-5(132.7mm,107.7mm) on Top Layer And Via (131.4mm,106.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad U2-1(100.4mm,113.778mm) on Top Layer And Pad U2-2(100.8mm,113.778mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.162mm < 0.254mm) Between Pad U2-1(100.4mm,113.778mm) on Top Layer And Pad U2-20(99.778mm,114.4mm) on Top Layer [Top Solder] Mask Sliver [0.162mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-1(100.4mm,113.778mm) on Top Layer And Pad U2-21(101.2mm,115.2mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.162mm < 0.254mm) Between Pad U2-10(102.622mm,116mm) on Top Layer And Pad U2-11(102mm,116.622mm) on Top Layer [Top Solder] Mask Sliver [0.162mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-10(102.622mm,116mm) on Top Layer And Pad U2-21(101.2mm,115.2mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad U2-10(102.622mm,116mm) on Top Layer And Pad U2-9(102.622mm,115.6mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad U2-11(102mm,116.622mm) on Top Layer And Pad U2-12(101.6mm,116.622mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-11(102mm,116.622mm) on Top Layer And Pad U2-21(101.2mm,115.2mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad U2-12(101.6mm,116.622mm) on Top Layer And Pad U2-13(101.2mm,116.622mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-12(101.6mm,116.622mm) on Top Layer And Pad U2-21(101.2mm,115.2mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad U2-13(101.2mm,116.622mm) on Top Layer And Pad U2-14(100.8mm,116.622mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-13(101.2mm,116.622mm) on Top Layer And Pad U2-21(101.2mm,115.2mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad U2-14(100.8mm,116.622mm) on Top Layer And Pad U2-15(100.4mm,116.622mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-14(100.8mm,116.622mm) on Top Layer And Pad U2-21(101.2mm,115.2mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.162mm < 0.254mm) Between Pad U2-15(100.4mm,116.622mm) on Top Layer And Pad U2-16(99.778mm,116mm) on Top Layer [Top Solder] Mask Sliver [0.162mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-15(100.4mm,116.622mm) on Top Layer And Pad U2-21(101.2mm,115.2mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad U2-16(99.778mm,116mm) on Top Layer And Pad U2-17(99.778mm,115.6mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-16(99.778mm,116mm) on Top Layer And Pad U2-21(101.2mm,115.2mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad U2-17(99.778mm,115.6mm) on Top Layer And Pad U2-18(99.778mm,115.2mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-17(99.778mm,115.6mm) on Top Layer And Pad U2-21(101.2mm,115.2mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad U2-18(99.778mm,115.2mm) on Top Layer And Pad U2-19(99.778mm,114.8mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-18(99.778mm,115.2mm) on Top Layer And Pad U2-21(101.2mm,115.2mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad U2-19(99.778mm,114.8mm) on Top Layer And Pad U2-20(99.778mm,114.4mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-19(99.778mm,114.8mm) on Top Layer And Pad U2-21(101.2mm,115.2mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-2(100.8mm,113.778mm) on Top Layer And Pad U2-21(101.2mm,115.2mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad U2-2(100.8mm,113.778mm) on Top Layer And Pad U2-3(101.2mm,113.778mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-20(99.778mm,114.4mm) on Top Layer And Pad U2-21(101.2mm,115.2mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-21(101.2mm,115.2mm) on Top Layer And Pad U2-3(101.2mm,113.778mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-21(101.2mm,115.2mm) on Top Layer And Pad U2-4(101.6mm,113.778mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-21(101.2mm,115.2mm) on Top Layer And Pad U2-5(102mm,113.778mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-21(101.2mm,115.2mm) on Top Layer And Pad U2-6(102.622mm,114.4mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-21(101.2mm,115.2mm) on Top Layer And Pad U2-7(102.622mm,114.8mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-21(101.2mm,115.2mm) on Top Layer And Pad U2-8(102.622mm,115.2mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U2-21(101.2mm,115.2mm) on Top Layer And Pad U2-9(102.622mm,115.6mm) on Top Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad U2-3(101.2mm,113.778mm) on Top Layer And Pad U2-4(101.6mm,113.778mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad U2-4(101.6mm,113.778mm) on Top Layer And Pad U2-5(102mm,113.778mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.162mm < 0.254mm) Between Pad U2-5(102mm,113.778mm) on Top Layer And Pad U2-6(102.622mm,114.4mm) on Top Layer [Top Solder] Mask Sliver [0.162mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad U2-6(102.622mm,114.4mm) on Top Layer And Pad U2-7(102.622mm,114.8mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad U2-7(102.622mm,114.8mm) on Top Layer And Pad U2-8(102.622mm,115.2mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad U2-8(102.622mm,115.2mm) on Top Layer And Pad U2-9(102.622mm,115.6mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.23mm < 0.254mm) Between Via (115.9mm,156.4mm) from Top Layer to Bottom Layer And Via (116mm,158.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.23mm] / [Bottom Solder] Mask Sliver [0.23mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.127mm < 0.254mm) Between Via (129.4mm,138mm) from Top Layer to Bottom Layer And Via (131mm,138mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.127mm] / [Bottom Solder] Mask Sliver [0.127mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.127mm < 0.254mm) Between Via (94.7mm,159.3mm) from Top Layer to Bottom Layer And Via (94.7mm,160.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.127mm] / [Bottom Solder] Mask Sliver [0.127mm]
Rule Violations :58

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (100.02mm,147.1mm) on Top Overlay And Pad R3-2(100.4mm,147.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (100.02mm,147.9mm) on Top Overlay And Pad R3-2(100.4mm,147.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (101.416mm,108.62mm) on Top Overlay And Pad C1-2(101.816mm,109mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (101.422mm,110.796mm) on Top Overlay And Pad C1-1(101.816mm,110.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (102.216mm,108.62mm) on Top Overlay And Pad C1-2(101.816mm,109mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (102.222mm,110.796mm) on Top Overlay And Pad C1-1(101.816mm,110.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (102.496mm,152.394mm) on Top Overlay And Pad R6-1(102.1mm,152.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (102.496mm,153.194mm) on Top Overlay And Pad R6-1(102.1mm,152.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (102.536mm,158.61mm) on Top Overlay And Pad L0-1(102.932mm,159.004mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (102.536mm,159.41mm) on Top Overlay And Pad L0-1(102.932mm,159.004mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (103.796mm,119.294mm) on Top Overlay And Pad C4-1(103.4mm,119.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (105.82mm,108.6mm) on Top Overlay And Pad R14-2(106.2mm,109mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (105.82mm,109.4mm) on Top Overlay And Pad R14-2(106.2mm,109mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (105.82mm,113.7mm) on Top Overlay And Pad R16-2(106.2mm,114.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (105.82mm,114.5mm) on Top Overlay And Pad R16-2(106.2mm,114.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (105.82mm,116.3mm) on Top Overlay And Pad R17-2(106.2mm,116.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (105.82mm,117.1mm) on Top Overlay And Pad R17-2(106.2mm,116.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (107.364mm,164.689mm) on Top Overlay And Pad U3-1(107.364mm,163.957mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (107.996mm,108.594mm) on Top Overlay And Pad R14-1(107.6mm,109mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (107.996mm,109.394mm) on Top Overlay And Pad R14-1(107.6mm,109mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (107.996mm,113.694mm) on Top Overlay And Pad R16-1(107.6mm,114.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (107.996mm,114.494mm) on Top Overlay And Pad R16-1(107.6mm,114.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (107.996mm,116.294mm) on Top Overlay And Pad R17-1(107.6mm,116.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (107.996mm,117.094mm) on Top Overlay And Pad R17-1(107.6mm,116.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (107.996mm,118.994mm) on Top Overlay And Pad R18-1(107.6mm,119.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (107.996mm,119.794mm) on Top Overlay And Pad R18-1(107.6mm,119.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (108.897mm,139.935mm) on Top Overlay And Pad C17-2(109.412mm,140.133mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (109.284mm,125.615mm) on Top Overlay And Pad C18-1(109.8mm,125.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (109.636mm,139.629mm) on Top Overlay And Pad C17-2(109.412mm,140.133mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (109.735mm,141.943mm) on Top Overlay And Pad C17-1(109.948mm,141.427mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (110.023mm,125.921mm) on Top Overlay And Pad C18-1(109.8mm,125.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (110.112mm,123.602mm) on Top Overlay And Pad C18-2(110.336mm,124.107mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (110.474mm,141.637mm) on Top Overlay And Pad C17-1(109.948mm,141.427mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (110.851mm,123.908mm) on Top Overlay And Pad C18-2(110.336mm,124.107mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Arc (111.485mm,127.758mm) on Top Overlay And Pad LED7-1(112.048mm,127.64mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Arc (113.102mm,141.766mm) on Top Overlay And Pad LED6-1(113.417mm,141.284mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (115.456mm,79.921mm) on Top Overlay And Pad C25-1(115.85mm,79.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (115.45mm,77.745mm) on Top Overlay And Pad C25-2(115.85mm,78.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (116.256mm,79.921mm) on Top Overlay And Pad C25-1(115.85mm,79.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (116.25mm,77.745mm) on Top Overlay And Pad C25-2(115.85mm,78.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (117.844mm,77.754mm) on Top Overlay And Pad R19-1(118.25mm,78.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (117.85mm,79.93mm) on Top Overlay And Pad R19-2(118.25mm,79.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (118.644mm,77.754mm) on Top Overlay And Pad R19-1(118.25mm,78.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (118.65mm,79.93mm) on Top Overlay And Pad R19-2(118.25mm,79.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (119.949mm,151.956mm) on Top Overlay And Pad C16-2(120.453mm,151.732mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (120.137mm,113.755mm) on Top Overlay And Pad C19-1(120.653mm,113.968mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Arc (120.229mm,116.709mm) on Top Overlay And Pad LED8-1(120.711mm,117.024mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (120.255mm,151.217mm) on Top Overlay And Pad C16-2(120.453mm,151.732mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (120.443mm,114.494mm) on Top Overlay And Pad C19-1(120.653mm,113.968mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (121.653mm,131.52mm) on Top Overlay And Pad R0-2(122.053mm,131.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (121.658mm,133.696mm) on Top Overlay And Pad R0-1(122.053mm,133.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (121.961mm,152.784mm) on Top Overlay And Pad C16-1(121.747mm,152.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (122.145mm,112.917mm) on Top Overlay And Pad C19-2(121.947mm,113.432mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (122.267mm,152.045mm) on Top Overlay And Pad C16-1(121.747mm,152.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (122.451mm,113.656mm) on Top Overlay And Pad C19-2(121.947mm,113.432mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (122.453mm,131.52mm) on Top Overlay And Pad R0-2(122.053mm,131.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (122.458mm,133.696mm) on Top Overlay And Pad R0-1(122.053mm,133.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (122.72mm,160.3mm) on Top Overlay And Pad C21-2(123.1mm,160.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (122.72mm,161.1mm) on Top Overlay And Pad C21-2(123.1mm,160.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (124.006mm,133.596mm) on Top Overlay And Pad R1-1(124.4mm,133.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Arc (124.098mm,150.513mm) on Top Overlay And Pad LED5-1(123.98mm,149.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (124.206mm,79.896mm) on Top Overlay And Pad Cin-1(124.6mm,79.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (124.2mm,77.72mm) on Top Overlay And Pad Cin-2(124.6mm,78.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (124.806mm,133.596mm) on Top Overlay And Pad R1-1(124.4mm,133.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (124.896mm,160.294mm) on Top Overlay And Pad C21-1(124.5mm,160.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (124.896mm,161.094mm) on Top Overlay And Pad C21-1(124.5mm,160.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (125.006mm,79.896mm) on Top Overlay And Pad Cin-1(124.6mm,79.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (125mm,77.72mm) on Top Overlay And Pad Cin-2(124.6mm,78.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (128.896mm,161.594mm) on Top Overlay And Pad R11-1(128.5mm,162mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (128.896mm,162.394mm) on Top Overlay And Pad R11-1(128.5mm,162mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (129.206mm,106.596mm) on Top Overlay And Pad C20-1(129.6mm,106.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (129.215mm,132.81mm) on Top Overlay And Pad LED1-1(134.307mm,115.61mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (129.215mm,132.81mm) on Top Overlay And Pad LED1-2(135.545mm,116.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (129.215mm,132.81mm) on Top Overlay And Pad LED1-3(136.492mm,116.542mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (129.215mm,132.81mm) on Top Overlay And Pad LED1-4(137.623mm,117.011mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (129.215mm,132.81mm) on Top Overlay And Pad LED3-3(145.456mm,140.152mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (129.215mm,132.81mm) on Top Overlay And Pad LED3-4(144.987mm,141.283mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (129.215mm,132.81mm) on Top Overlay And Pad LED4-1(137.69mm,148.608mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (129.215mm,132.81mm) on Top Overlay And Pad LED4-2(136.433mm,149.102mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (129.215mm,132.81mm) on Top Overlay And Pad LED4-3(135.486mm,149.494mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (129.215mm,132.81mm) on Top Overlay And Pad LED4-4(134.354mm,149.963mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (129.215mm,132.81mm) on Top Overlay And Pad LED5-2(122.742mm,149.41mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (129.215mm,132.81mm) on Top Overlay And Pad LED5-3(121.795mm,149.018mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (129.215mm,132.81mm) on Top Overlay And Pad LED5-4(120.664mm,148.549mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (129.215mm,132.81mm) on Top Overlay And Pad LED6-1(113.417mm,141.284mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (129.215mm,132.81mm) on Top Overlay And Pad LED6-2(112.923mm,140.027mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (129.215mm,132.81mm) on Top Overlay And Pad LED7-1(112.048mm,127.64mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (129.215mm,132.81mm) on Top Overlay And Pad LED7-2(112.588mm,126.402mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (129.215mm,132.81mm) on Top Overlay And Pad LED7-3(112.98mm,125.455mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (129.215mm,132.81mm) on Top Overlay And Pad LED8-1(120.711mm,117.024mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (129.215mm,132.81mm) on Top Overlay And Pad LED8-2(121.967mm,116.53mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (129.215mm,132.81mm) on Top Overlay And Pad LED8-3(122.914mm,116.138mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (129.215mm,132.81mm) on Top Overlay And Pad LED8-4(124.046mm,115.669mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (129.2mm,104.42mm) on Top Overlay And Pad C20-2(129.6mm,104.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (130.006mm,106.596mm) on Top Overlay And Pad C20-1(129.6mm,106.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (130.42mm,161.5mm) on Top Overlay And Pad R12-2(130.8mm,161.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (130.42mm,162.3mm) on Top Overlay And Pad R12-2(130.8mm,161.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (130mm,104.42mm) on Top Overlay And Pad C20-2(129.6mm,104.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (132.596mm,161.494mm) on Top Overlay And Pad R12-1(132.2mm,161.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (132.596mm,162.294mm) on Top Overlay And Pad R12-1(132.2mm,161.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Arc (134.188mm,115.047mm) on Top Overlay And Pad LED1-1(134.307mm,115.61mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (135.933mm,113.455mm) on Top Overlay And Pad C12-1(136.453mm,113.232mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (136.202mm,152.412mm) on Top Overlay And Pad C15-2(136.707mm,152.636mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (136.239mm,112.716mm) on Top Overlay And Pad C12-1(136.453mm,113.232mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (136.508mm,153.151mm) on Top Overlay And Pad C15-2(136.707mm,152.636mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (137.945mm,114.283mm) on Top Overlay And Pad C12-2(137.747mm,113.768mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Arc (138.172mm,148.922mm) on Top Overlay And Pad LED4-1(137.69mm,148.608mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (138.21mm,151.574mm) on Top Overlay And Pad C15-1(138mm,152.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (138.251mm,113.544mm) on Top Overlay And Pad C12-2(137.747mm,113.768mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (138.516mm,152.313mm) on Top Overlay And Pad C15-1(138mm,152.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (148.106mm,124.043mm) on Top Overlay And Pad C13-1(148.632mm,124.253mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (148.249mm,141.992mm) on Top Overlay And Pad C14-2(148.764mm,141.794mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (148.845mm,123.737mm) on Top Overlay And Pad C13-1(148.632mm,124.253mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (148.944mm,126.051mm) on Top Overlay And Pad C13-2(149.168mm,125.547mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (148.988mm,142.298mm) on Top Overlay And Pad C14-2(148.764mm,141.794mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (149.077mm,139.979mm) on Top Overlay And Pad C14-1(149.3mm,140.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (149.683mm,125.745mm) on Top Overlay And Pad C13-2(149.168mm,125.547mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (149.816mm,140.285mm) on Top Overlay And Pad C14-1(149.3mm,140.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (154.356mm,88.196mm) on Top Overlay And Pad C22-1(154.75mm,87.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (94.316mm,110.789mm) on Top Overlay And Pad R13-2(94.716mm,110.409mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (95.116mm,110.789mm) on Top Overlay And Pad R13-2(94.716mm,110.409mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (95.44mm,152.508mm) on Top Overlay And Pad R5-2(95.82mm,152.908mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (95.44mm,153.308mm) on Top Overlay And Pad R5-2(95.82mm,152.908mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (96.114mm,158.416mm) on Top Overlay And Pad C7-1(96.52mm,158.812mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (96.114mm,162.164mm) on Top Overlay And Pad C9-1(96.52mm,162.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (96.12mm,164.34mm) on Top Overlay And Pad C9-2(96.52mm,163.96mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (96.716mm,108.62mm) on Top Overlay And Pad C3-2(97.116mm,109mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (96.722mm,110.796mm) on Top Overlay And Pad C3-1(97.116mm,110.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (96.914mm,158.416mm) on Top Overlay And Pad C7-1(96.52mm,158.812mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (96.914mm,162.164mm) on Top Overlay And Pad C9-1(96.52mm,162.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (96.92mm,164.34mm) on Top Overlay And Pad C9-2(96.52mm,163.96mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (97.516mm,108.62mm) on Top Overlay And Pad C3-2(97.116mm,109mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (97.522mm,110.796mm) on Top Overlay And Pad C3-1(97.116mm,110.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (97.616mm,152.502mm) on Top Overlay And Pad R5-1(97.22mm,152.908mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (97.616mm,153.302mm) on Top Overlay And Pad R5-1(97.22mm,152.908mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (99.016mm,108.62mm) on Top Overlay And Pad C2-2(99.416mm,109mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (99.022mm,110.796mm) on Top Overlay And Pad C2-1(99.416mm,110.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (99.106mm,120.796mm) on Top Overlay And Pad C0-1(99.5mm,120.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Arc (99.14mm,84.37mm) on Top Overlay And Pad U1-1(100.68mm,84.5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (99.162mm,158.416mm) on Top Overlay And Pad C8-1(99.568mm,158.812mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (99.162mm,162.164mm) on Top Overlay And Pad C10-1(99.568mm,162.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (99.168mm,160.592mm) on Top Overlay And Pad C8-2(99.568mm,160.212mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (99.168mm,164.34mm) on Top Overlay And Pad C10-2(99.568mm,163.96mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (99.1mm,118.62mm) on Top Overlay And Pad C0-2(99.5mm,119mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (99.816mm,108.62mm) on Top Overlay And Pad C2-2(99.416mm,109mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (99.822mm,110.796mm) on Top Overlay And Pad C2-1(99.416mm,110.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (99.906mm,120.796mm) on Top Overlay And Pad C0-1(99.5mm,120.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (99.962mm,158.416mm) on Top Overlay And Pad C8-1(99.568mm,158.812mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (99.962mm,162.164mm) on Top Overlay And Pad C10-1(99.568mm,162.56mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (99.968mm,160.592mm) on Top Overlay And Pad C8-2(99.568mm,160.212mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (99.968mm,164.34mm) on Top Overlay And Pad C10-2(99.568mm,163.96mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (99.9mm,118.62mm) on Top Overlay And Pad C0-2(99.5mm,119mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C0-1(99.5mm,120.4mm) on Top Layer And Track (100.215mm,119.996mm)(100.215mm,120.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C0-1(99.5mm,120.4mm) on Top Layer And Track (98.796mm,119.996mm)(98.796mm,120.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C0-1(99.5mm,120.4mm) on Top Layer And Track (99.106mm,121.105mm)(99.906mm,121.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C0-2(99.5mm,119mm) on Top Layer And Track (100.21mm,118.62mm)(100.21mm,119.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C0-2(99.5mm,119mm) on Top Layer And Track (98.79mm,118.62mm)(98.79mm,119.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C0-2(99.5mm,119mm) on Top Layer And Track (99.1mm,118.31mm)(99.9mm,118.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C10-1(99.568mm,162.56mm) on Top Layer And Track (100.272mm,162.164mm)(100.272mm,162.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C10-1(99.568mm,162.56mm) on Top Layer And Track (98.853mm,162.164mm)(98.853mm,162.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C10-1(99.568mm,162.56mm) on Top Layer And Track (99.162mm,161.855mm)(99.962mm,161.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C10-2(99.568mm,163.96mm) on Top Layer And Track (100.278mm,163.54mm)(100.278mm,164.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C10-2(99.568mm,163.96mm) on Top Layer And Track (98.858mm,163.54mm)(98.858mm,164.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C10-2(99.568mm,163.96mm) on Top Layer And Track (99.168mm,164.65mm)(99.968mm,164.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C1-1(101.816mm,110.4mm) on Top Layer And Track (101.112mm,109.996mm)(101.112mm,110.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C1-1(101.816mm,110.4mm) on Top Layer And Track (101.422mm,111.105mm)(102.222mm,111.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C1-1(101.816mm,110.4mm) on Top Layer And Track (102.532mm,109.996mm)(102.532mm,110.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C1-2(101.816mm,109mm) on Top Layer And Track (101.106mm,108.62mm)(101.106mm,109.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C1-2(101.816mm,109mm) on Top Layer And Track (101.416mm,108.31mm)(102.216mm,108.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C1-2(101.816mm,109mm) on Top Layer And Track (102.526mm,108.62mm)(102.526mm,109.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C12-1(136.453mm,113.232mm) on Top Layer And Track (135.646mm,113.337mm)(135.952mm,112.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C12-1(136.453mm,113.232mm) on Top Layer And Track (135.814mm,113.742mm)(136.553mm,114.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C12-1(136.453mm,113.232mm) on Top Layer And Track (136.357mm,112.43mm)(137.096mm,112.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C12-2(137.747mm,113.768mm) on Top Layer And Track (137.087mm,114.263mm)(137.826mm,114.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C12-2(137.747mm,113.768mm) on Top Layer And Track (137.631mm,112.951mm)(138.37mm,113.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C12-2(137.747mm,113.768mm) on Top Layer And Track (138.231mm,114.401mm)(138.537mm,113.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C13-1(148.632mm,124.253mm) on Top Layer And Track (147.82mm,124.162mm)(148.126mm,124.901mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C13-1(148.632mm,124.253mm) on Top Layer And Track (147.987mm,123.757mm)(148.726mm,123.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C13-1(148.632mm,124.253mm) on Top Layer And Track (149.131mm,123.618mm)(149.437mm,124.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C13-2(149.168mm,125.547mm) on Top Layer And Track (148.352mm,125.43mm)(148.658mm,126.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C13-2(149.168mm,125.547mm) on Top Layer And Track (149.063mm,126.337mm)(149.802mm,126.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C13-2(149.168mm,125.547mm) on Top Layer And Track (149.663mm,124.887mm)(149.969mm,125.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C14-1(149.3mm,140.5mm) on Top Layer And Track (148.484mm,140.6mm)(148.79mm,139.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C14-1(149.3mm,140.5mm) on Top Layer And Track (149.195mm,139.693mm)(149.934mm,139.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C14-1(149.3mm,140.5mm) on Top Layer And Track (149.796mm,141.143mm)(150.102mm,140.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C14-2(148.764mm,141.794mm) on Top Layer And Track (147.963mm,141.873mm)(148.269mm,141.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C14-2(148.764mm,141.794mm) on Top Layer And Track (148.131mm,142.278mm)(148.87mm,142.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C14-2(148.764mm,141.794mm) on Top Layer And Track (149.275mm,142.416mm)(149.581mm,141.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C15-1(138mm,152.1mm) on Top Layer And Track (137.353mm,151.594mm)(138.092mm,151.288mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C15-1(138mm,152.1mm) on Top Layer And Track (137.896mm,152.905mm)(138.635mm,152.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C15-1(138mm,152.1mm) on Top Layer And Track (138.497mm,151.455mm)(138.803mm,152.194mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C15-2(136.707mm,152.636mm) on Top Layer And Track (135.916mm,152.531mm)(136.222mm,153.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C15-2(136.707mm,152.636mm) on Top Layer And Track (136.084mm,152.126mm)(136.823mm,151.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C15-2(136.707mm,152.636mm) on Top Layer And Track (136.627mm,153.437mm)(137.366mm,153.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C16-1(121.747mm,152.268mm) on Top Layer And Track (121.104mm,152.764mm)(121.843mm,153.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C16-1(121.747mm,152.268mm) on Top Layer And Track (121.647mm,151.452mm)(122.386mm,151.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C16-1(121.747mm,152.268mm) on Top Layer And Track (122.248mm,152.902mm)(122.554mm,152.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C16-2(120.453mm,151.732mm) on Top Layer And Track (119.663mm,151.838mm)(119.969mm,151.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C16-2(120.453mm,151.732mm) on Top Layer And Track (119.83mm,152.243mm)(120.569mm,152.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C16-2(120.453mm,151.732mm) on Top Layer And Track (120.374mm,150.931mm)(121.113mm,151.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C17-1(109.948mm,141.427mm) on Top Layer And Track (109.143mm,141.323mm)(109.449mm,142.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C17-1(109.948mm,141.427mm) on Top Layer And Track (109.853mm,142.229mm)(110.593mm,141.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C17-1(109.948mm,141.427mm) on Top Layer And Track (110.454mm,140.779mm)(110.76mm,141.518mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C17-2(109.412mm,140.133mm) on Top Layer And Track (108.611mm,140.054mm)(108.917mm,140.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C17-2(109.412mm,140.133mm) on Top Layer And Track (108.778mm,139.649mm)(109.517mm,139.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C17-2(109.412mm,140.133mm) on Top Layer And Track (109.922mm,139.51mm)(110.228mm,140.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C18-1(109.8mm,125.4mm) on Top Layer And Track (108.998mm,125.496mm)(109.304mm,124.757mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C18-1(109.8mm,125.4mm) on Top Layer And Track (109.166mm,125.901mm)(109.905mm,126.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C18-1(109.8mm,125.4mm) on Top Layer And Track (110.31mm,126.039mm)(110.616mm,125.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C18-2(110.336mm,124.107mm) on Top Layer And Track (109.519mm,124.223mm)(109.825mm,123.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C18-2(110.336mm,124.107mm) on Top Layer And Track (110.23mm,123.316mm)(110.969mm,123.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C18-2(110.336mm,124.107mm) on Top Layer And Track (110.831mm,124.766mm)(111.137mm,124.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C19-1(120.653mm,113.968mm) on Top Layer And Track (119.851mm,113.873mm)(120.157mm,114.613mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C19-1(120.653mm,113.968mm) on Top Layer And Track (120.018mm,113.469mm)(120.757mm,113.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C19-1(120.653mm,113.968mm) on Top Layer And Track (120.562mm,114.78mm)(121.301mm,114.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C19-2(121.947mm,113.432mm) on Top Layer And Track (121.287mm,112.937mm)(122.026mm,112.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C19-2(121.947mm,113.432mm) on Top Layer And Track (121.83mm,114.248mm)(122.57mm,113.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C19-2(121.947mm,113.432mm) on Top Layer And Track (122.431mm,112.798mm)(122.737mm,113.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C20-1(129.6mm,106.2mm) on Top Layer And Track (128.896mm,105.796mm)(128.896mm,106.596mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C20-1(129.6mm,106.2mm) on Top Layer And Track (129.206mm,106.905mm)(130.006mm,106.905mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C20-1(129.6mm,106.2mm) on Top Layer And Track (130.315mm,105.796mm)(130.315mm,106.596mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C20-2(129.6mm,104.8mm) on Top Layer And Track (128.89mm,104.42mm)(128.89mm,105.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C20-2(129.6mm,104.8mm) on Top Layer And Track (129.2mm,104.11mm)(130mm,104.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C20-2(129.6mm,104.8mm) on Top Layer And Track (130.31mm,104.42mm)(130.31mm,105.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C2-1(99.416mm,110.4mm) on Top Layer And Track (100.132mm,109.996mm)(100.132mm,110.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C2-1(99.416mm,110.4mm) on Top Layer And Track (98.712mm,109.996mm)(98.712mm,110.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C2-1(99.416mm,110.4mm) on Top Layer And Track (99.022mm,111.105mm)(99.822mm,111.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C21-1(124.5mm,160.7mm) on Top Layer And Track (124.096mm,159.985mm)(124.896mm,159.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C21-1(124.5mm,160.7mm) on Top Layer And Track (124.096mm,161.404mm)(124.896mm,161.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C21-1(124.5mm,160.7mm) on Top Layer And Track (125.205mm,160.294mm)(125.205mm,161.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C21-2(123.1mm,160.7mm) on Top Layer And Track (122.41mm,160.3mm)(122.41mm,161.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C21-2(123.1mm,160.7mm) on Top Layer And Track (122.72mm,159.99mm)(123.52mm,159.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C21-2(123.1mm,160.7mm) on Top Layer And Track (122.72mm,161.41mm)(123.52mm,161.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C2-2(99.416mm,109mm) on Top Layer And Track (100.126mm,108.62mm)(100.126mm,109.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C2-2(99.416mm,109mm) on Top Layer And Track (98.706mm,108.62mm)(98.706mm,109.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C2-2(99.416mm,109mm) on Top Layer And Track (99.016mm,108.31mm)(99.816mm,108.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C22-1(154.75mm,87.8mm) on Top Layer And Track (154.046mm,87.396mm)(154.046mm,88.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C22-1(154.75mm,87.8mm) on Top Layer And Track (154.356mm,88.506mm)(155.156mm,88.506mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C25-1(115.85mm,79.525mm) on Top Layer And Track (115.146mm,79.121mm)(115.146mm,79.921mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C25-1(115.85mm,79.525mm) on Top Layer And Track (115.456mm,80.23mm)(116.256mm,80.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C25-1(115.85mm,79.525mm) on Top Layer And Track (116.565mm,79.121mm)(116.565mm,79.921mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C25-2(115.85mm,78.125mm) on Top Layer And Track (115.14mm,77.745mm)(115.14mm,78.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C25-2(115.85mm,78.125mm) on Top Layer And Track (115.45mm,77.435mm)(116.25mm,77.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C25-2(115.85mm,78.125mm) on Top Layer And Track (116.56mm,77.745mm)(116.56mm,78.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C3-1(97.116mm,110.4mm) on Top Layer And Track (96.412mm,109.996mm)(96.412mm,110.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C3-1(97.116mm,110.4mm) on Top Layer And Track (96.722mm,111.105mm)(97.522mm,111.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C3-1(97.116mm,110.4mm) on Top Layer And Track (97.832mm,109.996mm)(97.832mm,110.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C3-2(97.116mm,109mm) on Top Layer And Track (96.406mm,108.62mm)(96.406mm,109.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C3-2(97.116mm,109mm) on Top Layer And Track (96.716mm,108.31mm)(97.516mm,108.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C3-2(97.116mm,109mm) on Top Layer And Track (97.826mm,108.62mm)(97.826mm,109.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C4-1(103.4mm,119.7mm) on Top Layer And Track (102.996mm,118.985mm)(103.796mm,118.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C4-1(103.4mm,119.7mm) on Top Layer And Track (104.106mm,119.294mm)(104.106mm,120.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C7-1(96.52mm,158.812mm) on Top Layer And Track (95.805mm,158.416mm)(95.805mm,159.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C7-1(96.52mm,158.812mm) on Top Layer And Track (96.114mm,158.107mm)(96.914mm,158.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C7-1(96.52mm,158.812mm) on Top Layer And Track (97.224mm,158.416mm)(97.224mm,159.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C8-1(99.568mm,158.812mm) on Top Layer And Track (100.272mm,158.416mm)(100.272mm,159.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C8-1(99.568mm,158.812mm) on Top Layer And Track (98.853mm,158.416mm)(98.853mm,159.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C8-1(99.568mm,158.812mm) on Top Layer And Track (99.162mm,158.107mm)(99.962mm,158.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C8-2(99.568mm,160.212mm) on Top Layer And Track (100.278mm,159.792mm)(100.278mm,160.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C8-2(99.568mm,160.212mm) on Top Layer And Track (98.858mm,159.792mm)(98.858mm,160.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C8-2(99.568mm,160.212mm) on Top Layer And Track (99.168mm,160.902mm)(99.968mm,160.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C9-1(96.52mm,162.56mm) on Top Layer And Track (95.805mm,162.164mm)(95.805mm,162.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad C9-1(96.52mm,162.56mm) on Top Layer And Track (96.114mm,161.855mm)(96.914mm,161.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C9-1(96.52mm,162.56mm) on Top Layer And Track (97.224mm,162.164mm)(97.224mm,162.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C9-2(96.52mm,163.96mm) on Top Layer And Track (95.81mm,163.54mm)(95.81mm,164.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C9-2(96.52mm,163.96mm) on Top Layer And Track (96.12mm,164.65mm)(96.92mm,164.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C9-2(96.52mm,163.96mm) on Top Layer And Track (97.23mm,163.54mm)(97.23mm,164.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad Cin-1(124.6mm,79.5mm) on Top Layer And Track (123.896mm,79.096mm)(123.896mm,79.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad Cin-1(124.6mm,79.5mm) on Top Layer And Track (124.206mm,80.205mm)(125.006mm,80.205mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad Cin-1(124.6mm,79.5mm) on Top Layer And Track (125.315mm,79.096mm)(125.315mm,79.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad Cin-2(124.6mm,78.1mm) on Top Layer And Track (123.89mm,77.72mm)(123.89mm,78.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad Cin-2(124.6mm,78.1mm) on Top Layer And Track (124.2mm,77.41mm)(125mm,77.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad Cin-2(124.6mm,78.1mm) on Top Layer And Track (125.31mm,77.72mm)(125.31mm,78.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad L0-1(102.932mm,159.004mm) on Top Layer And Track (102.227mm,158.61mm)(102.227mm,159.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad L0-1(102.932mm,159.004mm) on Top Layer And Track (102.536mm,158.3mm)(103.336mm,158.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad L0-1(102.932mm,159.004mm) on Top Layer And Track (102.536mm,159.719mm)(103.336mm,159.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad LED1-1(134.307mm,115.61mm) on Top Layer And Track (134.389mm,114.889mm)(134.639mm,114.287mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad LED1-4(137.623mm,117.011mm) on Top Layer And Track (138.075mm,116.443mm)(138.334mm,115.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad LED3-4(144.987mm,141.283mm) on Top Layer And Track (145.555mm,141.735mm)(146.181mm,141.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad LED4-1(137.69mm,148.608mm) on Top Layer And Track (138.142mm,149.176mm)(138.391mm,149.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad LED4-4(134.354mm,149.963mm) on Top Layer And Track (134.437mm,150.684mm)(134.696mm,151.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad LED5-4(120.664mm,148.549mm) on Top Layer And Track (119.953mm,149.743mm)(120.212mm,149.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad LED6-1(113.417mm,141.284mm) on Top Layer And Track (112.246mm,141.986mm)(112.849mm,141.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad LED6-4(112.062mm,137.949mm) on Top Layer And Track (110.716mm,138.29mm)(111.341mm,138.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad LED7-1(112.048mm,127.64mm) on Top Layer And Track (110.724mm,127.308mm)(111.327mm,127.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad LED7-4(113.449mm,124.323mm) on Top Layer And Track (112.255mm,123.613mm)(112.881mm,123.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad LED8-1(120.711mm,117.024mm) on Top Layer And Track (120.009mm,115.853mm)(120.259mm,116.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad LED8-4(124.046mm,115.669mm) on Top Layer And Track (123.705mm,114.322mm)(123.964mm,114.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q0-1(104.124mm,164.018mm) on Top Layer And Track (102.398mm,164.594mm)(103.85mm,164.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad Q0-1(104.124mm,164.018mm) on Top Layer And Track (103.85mm,162.613mm)(103.85mm,163.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Q0-2(104.124mm,162.118mm) on Top Layer And Track (102.398mm,161.542mm)(103.85mm,161.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad Q0-2(104.124mm,162.118mm) on Top Layer And Track (103.85mm,162.613mm)(103.85mm,163.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad Q0-3(102.124mm,163.068mm) on Top Layer And Track (102.398mm,161.542mm)(102.398mm,162.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad Q0-3(102.124mm,163.068mm) on Top Layer And Track (102.398mm,163.563mm)(102.398mm,164.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R0-1(122.053mm,133.3mm) on Top Layer And Track (121.349mm,132.896mm)(121.349mm,133.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R0-1(122.053mm,133.3mm) on Top Layer And Track (121.658mm,134.005mm)(122.458mm,134.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R0-1(122.053mm,133.3mm) on Top Layer And Track (122.768mm,132.896mm)(122.768mm,133.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R0-2(122.053mm,131.9mm) on Top Layer And Track (121.343mm,131.52mm)(121.343mm,132.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R0-2(122.053mm,131.9mm) on Top Layer And Track (121.653mm,131.21mm)(122.453mm,131.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R0-2(122.053mm,131.9mm) on Top Layer And Track (122.762mm,131.52mm)(122.762mm,132.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R1-1(124.4mm,133.2mm) on Top Layer And Track (123.696mm,132.796mm)(123.696mm,133.596mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R1-1(124.4mm,133.2mm) on Top Layer And Track (124.006mm,133.905mm)(124.806mm,133.905mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R1-1(124.4mm,133.2mm) on Top Layer And Track (125.115mm,132.796mm)(125.115mm,133.596mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R11-1(128.5mm,162mm) on Top Layer And Track (128.096mm,161.285mm)(128.896mm,161.285mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R11-1(128.5mm,162mm) on Top Layer And Track (128.096mm,162.704mm)(128.896mm,162.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R11-1(128.5mm,162mm) on Top Layer And Track (129.206mm,161.594mm)(129.206mm,162.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R12-1(132.2mm,161.9mm) on Top Layer And Track (131.796mm,161.185mm)(132.596mm,161.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R12-1(132.2mm,161.9mm) on Top Layer And Track (131.796mm,162.604mm)(132.596mm,162.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R12-1(132.2mm,161.9mm) on Top Layer And Track (132.905mm,161.494mm)(132.905mm,162.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R12-2(130.8mm,161.9mm) on Top Layer And Track (130.11mm,161.5mm)(130.11mm,162.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R12-2(130.8mm,161.9mm) on Top Layer And Track (130.42mm,161.19mm)(131.22mm,161.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R12-2(130.8mm,161.9mm) on Top Layer And Track (130.42mm,162.61mm)(131.22mm,162.61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R13-2(94.716mm,110.409mm) on Top Layer And Track (94.007mm,109.989mm)(94.007mm,110.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R13-2(94.716mm,110.409mm) on Top Layer And Track (94.316mm,111.099mm)(95.116mm,111.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R13-2(94.716mm,110.409mm) on Top Layer And Track (95.426mm,109.989mm)(95.426mm,110.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R14-1(107.6mm,109mm) on Top Layer And Track (107.196mm,108.285mm)(107.996mm,108.285mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R14-1(107.6mm,109mm) on Top Layer And Track (107.196mm,109.704mm)(107.996mm,109.704mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R14-1(107.6mm,109mm) on Top Layer And Track (108.305mm,108.594mm)(108.305mm,109.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R14-2(106.2mm,109mm) on Top Layer And Track (105.51mm,108.6mm)(105.51mm,109.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R14-2(106.2mm,109mm) on Top Layer And Track (105.82mm,108.29mm)(106.62mm,108.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R14-2(106.2mm,109mm) on Top Layer And Track (105.82mm,109.71mm)(106.62mm,109.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R16-1(107.6mm,114.1mm) on Top Layer And Track (107.196mm,113.385mm)(107.996mm,113.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R16-1(107.6mm,114.1mm) on Top Layer And Track (107.196mm,114.804mm)(107.996mm,114.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R16-1(107.6mm,114.1mm) on Top Layer And Track (108.305mm,113.694mm)(108.305mm,114.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R16-2(106.2mm,114.1mm) on Top Layer And Track (105.51mm,113.7mm)(105.51mm,114.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R16-2(106.2mm,114.1mm) on Top Layer And Track (105.82mm,113.39mm)(106.62mm,113.39mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R16-2(106.2mm,114.1mm) on Top Layer And Track (105.82mm,114.81mm)(106.62mm,114.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R17-1(107.6mm,116.7mm) on Top Layer And Track (107.196mm,115.985mm)(107.996mm,115.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R17-1(107.6mm,116.7mm) on Top Layer And Track (107.196mm,117.404mm)(107.996mm,117.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R17-1(107.6mm,116.7mm) on Top Layer And Track (108.305mm,116.294mm)(108.305mm,117.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R17-2(106.2mm,116.7mm) on Top Layer And Track (105.51mm,116.3mm)(105.51mm,117.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R17-2(106.2mm,116.7mm) on Top Layer And Track (105.82mm,115.99mm)(106.62mm,115.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R17-2(106.2mm,116.7mm) on Top Layer And Track (105.82mm,117.41mm)(106.62mm,117.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R18-1(107.6mm,119.4mm) on Top Layer And Track (107.196mm,118.685mm)(107.996mm,118.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R18-1(107.6mm,119.4mm) on Top Layer And Track (107.196mm,120.104mm)(107.996mm,120.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R18-1(107.6mm,119.4mm) on Top Layer And Track (108.305mm,118.994mm)(108.305mm,119.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R19-1(118.25mm,78.15mm) on Top Layer And Track (117.535mm,77.754mm)(117.535mm,78.554mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R19-1(118.25mm,78.15mm) on Top Layer And Track (117.844mm,77.445mm)(118.644mm,77.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R19-1(118.25mm,78.15mm) on Top Layer And Track (118.954mm,77.754mm)(118.954mm,78.554mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R19-2(118.25mm,79.55mm) on Top Layer And Track (117.54mm,79.13mm)(117.54mm,79.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R19-2(118.25mm,79.55mm) on Top Layer And Track (117.85mm,80.24mm)(118.65mm,80.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R19-2(118.25mm,79.55mm) on Top Layer And Track (118.96mm,79.13mm)(118.96mm,79.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R3-2(100.4mm,147.5mm) on Top Layer And Track (100.02mm,146.79mm)(100.82mm,146.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R3-2(100.4mm,147.5mm) on Top Layer And Track (100.02mm,148.21mm)(100.82mm,148.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R3-2(100.4mm,147.5mm) on Top Layer And Track (99.71mm,147.1mm)(99.71mm,147.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R5-1(97.22mm,152.908mm) on Top Layer And Track (96.816mm,152.193mm)(97.616mm,152.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R5-1(97.22mm,152.908mm) on Top Layer And Track (96.816mm,153.612mm)(97.616mm,153.612mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R5-1(97.22mm,152.908mm) on Top Layer And Track (97.925mm,152.502mm)(97.925mm,153.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R5-2(95.82mm,152.908mm) on Top Layer And Track (95.13mm,152.508mm)(95.13mm,153.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R5-2(95.82mm,152.908mm) on Top Layer And Track (95.44mm,152.198mm)(96.24mm,152.198mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R5-2(95.82mm,152.908mm) on Top Layer And Track (95.44mm,153.618mm)(96.24mm,153.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R6-1(102.1mm,152.8mm) on Top Layer And Track (101.696mm,152.085mm)(102.496mm,152.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R6-1(102.1mm,152.8mm) on Top Layer And Track (101.696mm,153.504mm)(102.496mm,153.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R6-1(102.1mm,152.8mm) on Top Layer And Track (102.805mm,152.394mm)(102.805mm,153.194mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S1-1(99.4mm,75.85mm) on Multi-Layer And Track (100.131mm,75.179mm)(100.669mm,75.179mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad S1-1(99.4mm,75.85mm) on Multi-Layer And Track (98.479mm,75.179mm)(98.479mm,81.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S1-1(99.4mm,75.85mm) on Multi-Layer And Track (98.479mm,75.179mm)(98.669mm,75.179mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad S1-2(101.4mm,75.85mm) on Multi-Layer And Track (100.131mm,75.179mm)(100.669mm,75.179mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad S1-2(101.4mm,75.85mm) on Multi-Layer And Track (102.131mm,75.179mm)(102.669mm,75.179mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad S1-3(103.4mm,75.85mm) on Multi-Layer And Track (102.131mm,75.179mm)(102.669mm,75.179mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad S1-3(103.4mm,75.85mm) on Multi-Layer And Track (104.131mm,75.179mm)(104.321mm,75.179mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad S1-3(103.4mm,75.85mm) on Multi-Layer And Track (104.321mm,75.179mm)(104.321mm,81.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad U10-1(132.7mm,105.5mm) on Top Layer And Track (132.126mm,105.901mm)(132.126mm,107.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad U10-3(134.6mm,105.5mm) on Top Layer And Track (135.047mm,106.178mm)(135.047mm,107.022mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad U10-4(134.6mm,107.7mm) on Top Layer And Track (133.269mm,107.489mm)(134.031mm,107.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad U10-4(134.6mm,107.7mm) on Top Layer And Track (135.047mm,106.178mm)(135.047mm,107.022mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad U10-5(132.7mm,107.7mm) on Top Layer And Track (132.126mm,105.901mm)(132.126mm,107.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad U10-5(132.7mm,107.7mm) on Top Layer And Track (133.269mm,107.489mm)(134.031mm,107.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad U1-1(100.68mm,84.5mm) on Multi-Layer And Track (101.811mm,85.186mm)(102.321mm,85.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad U1-1(100.68mm,84.5mm) on Multi-Layer And Track (98.648mm,85.186mm)(99.549mm,85.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-13(131.16mm,84.5mm) on Multi-Layer And Track (129.519mm,85.186mm)(130.261mm,85.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-13(131.16mm,84.5mm) on Multi-Layer And Track (132.059mm,85.186mm)(132.801mm,85.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-15(136.24mm,84.5mm) on Multi-Layer And Track (134.599mm,85.186mm)(135.341mm,85.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-15(136.24mm,84.5mm) on Multi-Layer And Track (137.139mm,85.186mm)(137.881mm,85.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-17(141.32mm,84.5mm) on Multi-Layer And Track (139.679mm,85.186mm)(140.421mm,85.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-17(141.32mm,84.5mm) on Multi-Layer And Track (142.219mm,85.186mm)(142.961mm,85.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-18(143.86mm,84.5mm) on Multi-Layer And Track (142.219mm,85.186mm)(142.961mm,85.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-18(143.86mm,84.5mm) on Multi-Layer And Track (144.759mm,85.186mm)(145.501mm,85.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-19(146.4mm,84.5mm) on Multi-Layer And Track (144.759mm,85.186mm)(145.501mm,85.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-19(146.4mm,84.5mm) on Multi-Layer And Track (147.299mm,85.186mm)(148.041mm,85.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-20(148.94mm,84.5mm) on Multi-Layer And Track (147.299mm,85.186mm)(148.041mm,85.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-20(148.94mm,84.5mm) on Multi-Layer And Track (149.839mm,85.186mm)(150.972mm,85.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-21(148.94mm,99.74mm) on Multi-Layer And Track (147.299mm,99.054mm)(148.041mm,99.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-21(148.94mm,99.74mm) on Multi-Layer And Track (149.839mm,99.054mm)(150.972mm,99.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-22(146.4mm,99.74mm) on Multi-Layer And Track (144.759mm,99.054mm)(145.501mm,99.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-22(146.4mm,99.74mm) on Multi-Layer And Track (147.299mm,99.054mm)(148.041mm,99.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-23(143.86mm,99.74mm) on Multi-Layer And Track (142.219mm,99.054mm)(142.961mm,99.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-23(143.86mm,99.74mm) on Multi-Layer And Track (144.759mm,99.054mm)(145.501mm,99.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-24(141.32mm,99.74mm) on Multi-Layer And Track (139.679mm,99.054mm)(140.421mm,99.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-24(141.32mm,99.74mm) on Multi-Layer And Track (142.219mm,99.054mm)(142.961mm,99.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-25(138.78mm,99.74mm) on Multi-Layer And Track (137.139mm,99.054mm)(137.881mm,99.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-25(138.78mm,99.74mm) on Multi-Layer And Track (139.679mm,99.054mm)(140.421mm,99.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-26(136.24mm,99.74mm) on Multi-Layer And Track (134.599mm,99.054mm)(135.341mm,99.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-26(136.24mm,99.74mm) on Multi-Layer And Track (137.139mm,99.054mm)(137.881mm,99.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-27(133.7mm,99.74mm) on Multi-Layer And Track (132.059mm,99.054mm)(132.801mm,99.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-27(133.7mm,99.74mm) on Multi-Layer And Track (134.599mm,99.054mm)(135.341mm,99.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-28(131.16mm,99.74mm) on Multi-Layer And Track (129.519mm,99.054mm)(130.261mm,99.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-28(131.16mm,99.74mm) on Multi-Layer And Track (132.059mm,99.054mm)(132.801mm,99.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-30(126.08mm,99.74mm) on Multi-Layer And Track (124.439mm,99.054mm)(125.181mm,99.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-30(126.08mm,99.74mm) on Multi-Layer And Track (126.979mm,99.054mm)(127.721mm,99.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-31(123.54mm,99.74mm) on Multi-Layer And Track (121.899mm,99.054mm)(122.641mm,99.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-31(123.54mm,99.74mm) on Multi-Layer And Track (124.439mm,99.054mm)(125.181mm,99.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-32(121mm,99.74mm) on Multi-Layer And Track (119.359mm,99.054mm)(120.101mm,99.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-32(121mm,99.74mm) on Multi-Layer And Track (121.899mm,99.054mm)(122.641mm,99.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-37(108.3mm,99.74mm) on Multi-Layer And Track (106.659mm,99.054mm)(107.401mm,99.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-37(108.3mm,99.74mm) on Multi-Layer And Track (109.199mm,99.054mm)(109.941mm,99.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-38(105.76mm,99.74mm) on Multi-Layer And Track (104.119mm,99.054mm)(104.861mm,99.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-38(105.76mm,99.74mm) on Multi-Layer And Track (106.659mm,99.054mm)(107.401mm,99.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-40(100.68mm,99.74mm) on Multi-Layer And Track (101.579mm,99.054mm)(102.321mm,99.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-40(100.68mm,99.74mm) on Multi-Layer And Track (98.648mm,99.054mm)(99.781mm,99.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-9(121mm,84.5mm) on Multi-Layer And Track (119.359mm,85.186mm)(120.101mm,85.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad U1-9(121mm,84.5mm) on Multi-Layer And Track (121.899mm,85.186mm)(122.641mm,85.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.212mm < 0.254mm) Between Pad U2-1(100.4mm,113.778mm) on Top Layer And Text "*" (100.725mm,112.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.212mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-1(107.364mm,163.957mm) on Top Layer And Track (108.465mm,154.436mm)(108.465mm,164.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-10(113.108mm,156.337mm) on Top Layer And Track (112.007mm,154.436mm)(112.007mm,164.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-11(113.108mm,157.607mm) on Top Layer And Track (112.007mm,154.436mm)(112.007mm,164.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-15(113.108mm,162.687mm) on Top Layer And Track (112.007mm,154.436mm)(112.007mm,164.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-3(107.364mm,161.417mm) on Top Layer And Track (108.465mm,154.436mm)(108.465mm,164.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-4(107.364mm,160.147mm) on Top Layer And Track (108.465mm,154.436mm)(108.465mm,164.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-5(107.364mm,158.877mm) on Top Layer And Track (108.465mm,154.436mm)(108.465mm,164.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-6(107.364mm,157.607mm) on Top Layer And Track (108.465mm,154.436mm)(108.465mm,164.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-7(107.364mm,156.337mm) on Top Layer And Track (108.465mm,154.436mm)(108.465mm,164.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-9(113.108mm,155.067mm) on Top Layer And Track (112.007mm,154.436mm)(112.007mm,164.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U4-3(129.817mm,130.005mm) on Top Layer And Track (126.606mm,131.166mm)(131.758mm,131.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U4-4(131.087mm,130.005mm) on Top Layer And Track (126.606mm,131.166mm)(131.758mm,131.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U4-5(131.087mm,135.37mm) on Top Layer And Track (126.606mm,134.209mm)(131.758mm,134.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U4-6(129.817mm,135.37mm) on Top Layer And Track (126.606mm,134.209mm)(131.758mm,134.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U4-7(128.547mm,135.37mm) on Top Layer And Track (126.606mm,134.209mm)(131.758mm,134.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U4-8(127.277mm,135.37mm) on Top Layer And Track (126.606mm,134.209mm)(131.758mm,134.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad U6-3(128.77mm,165.7mm) on Top Layer And Track (128.131mm,165.2mm)(128.139mm,165.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad U6-3(128.77mm,165.7mm) on Top Layer And Track (129.401mm,165.2mm)(129.409mm,165.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad U6-4(127.5mm,165.7mm) on Top Layer And Track (126.005mm,165.2mm)(126.869mm,165.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad U6-4(127.5mm,165.7mm) on Top Layer And Track (128.131mm,165.2mm)(128.139mm,165.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U9-4(136.87mm,79.1mm) on Top Layer And Track (135.471mm,75.774mm)(135.471mm,82.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X1-1(160.5mm,77.675mm) on Top Layer And Track (161.647mm,77.013mm)(161.662mm,75.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X1-1(160.5mm,77.675mm) on Top Layer And Track (161.647mm,77.013mm)(161.662mm,75.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X1-1(160.5mm,77.675mm) on Top Layer And Track (161.647mm,78.337mm)(161.662mm,80.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X1-1(160.5mm,77.675mm) on Top Layer And Track (161.647mm,78.337mm)(161.662mm,80.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X1-2(151.394mm,77.675mm) on Top Layer And Track (150.232mm,75.262mm)(150.247mm,77.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X1-2(151.394mm,77.675mm) on Top Layer And Track (150.232mm,75.262mm)(150.247mm,77.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X1-2(151.394mm,77.675mm) on Top Layer And Track (150.232mm,80.088mm)(150.247mm,78.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X1-2(151.394mm,77.675mm) on Top Layer And Track (150.232mm,80.088mm)(150.247mm,78.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :442

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01