git clone --depth 1 --no-tags https://github.com/somhi/SRAM_tester_for_DECA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474741475
git clone --depth 1 --no-tags https://github.com/oscar-shih/ICDLAB-final_project-Hash160.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473524737
git clone --depth 1 --no-tags https://github.com/yuyuranium/fpga-hw2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473681660
git clone --depth 1 --no-tags https://github.com/xiupos/2bitcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471696962
git clone --depth 1 --no-tags https://github.com/nikosevo/mighty_calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468795281
git clone --depth 1 --no-tags https://github.com/AbdelazizMG/MIPS-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471305847
git clone --depth 1 --no-tags https://github.com/Daniel-Schultz-UFL/Homework-2-VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471530821
git clone --depth 1 --no-tags https://github.com/insight2620/logisim_M60_bcd_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472271595
git clone --depth 1 --no-tags https://github.com/Howard-Liang/Verilog-RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475013584
git clone --depth 1 --no-tags https://github.com/machdyne/matrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472811040
git clone --depth 1 --no-tags https://github.com/sidhantp1906/Adcanced_Digital_Logic_Design-01fe19bec187.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471941633
git clone --depth 1 --no-tags https://github.com/ThorKn/alu74181.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472034220
git clone --depth 1 --no-tags https://github.com/Mariamalaa015/PCI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472322845
git clone --depth 1 --no-tags https://github.com/dyna-bytes/FISR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472192491
git clone --depth 1 --no-tags https://github.com/disaggr/ThymesisFlowHardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473540733
git clone --depth 1 --no-tags https://github.com/saikiranlade9/dram_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473321380
git clone --depth 1 --no-tags https://github.com/leihksk/MIPS_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469747773
git clone --depth 1 --no-tags https://github.com/SaiVardhan3/Parking-System-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471759050
git clone --depth 1 --no-tags https://github.com/Tsai-Cheng-Hong/Verilog-Normal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474023949
git clone --depth 1 --no-tags https://github.com/efabless/litex_ibex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471853252
git clone --depth 1 --no-tags https://github.com/muhammadusman7/example_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469273213
git clone --depth 1 --no-tags https://github.com/JJTsao/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470188244
git clone --depth 1 --no-tags https://github.com/lsn42/rua.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469624051
git clone --depth 1 --no-tags https://github.com/SaiVardhan3/Full-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473978620
git clone --depth 1 --no-tags https://github.com/cam-n/median-filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471667191
git clone --depth 1 --no-tags https://github.com/Adarsh275/Project-Booths-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475150805
git clone --depth 1 --no-tags https://github.com/lon5948/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472855443
git clone --depth 1 --no-tags https://github.com/Xx-BHU1-xX/Verilog-HDL-SPI-master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474043108
git clone --depth 1 --no-tags https://github.com/zbigos/vgademo_on_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471766415
git clone --depth 1 --no-tags https://github.com/jmlv929/Communication_IC_study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472232543
git clone --depth 1 --no-tags https://github.com/ChaitanyaChhichhia/Arithmetic-Calculator-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469790960
git clone --depth 1 --no-tags https://github.com/elvislzy/I-O-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469619659
git clone --depth 1 --no-tags https://github.com/IObundle/iob-vexriscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474104151
git clone --depth 1 --no-tags https://github.com/mkelser/ECE-551-Quadcopter-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470796291
git clone --depth 1 --no-tags https://github.com/sicajc/Basic_Verilog_HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470959597
git clone --depth 1 --no-tags https://github.com/ZhenleC/wrapped_acorn_prng.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472025119
git clone --depth 1 --no-tags https://github.com/ThorKn/wrapped_alu74181.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472033638
git clone --depth 1 --no-tags https://github.com/Shahzaib2028/SoC-Now-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472222355
git clone --depth 1 --no-tags https://github.com/peacefulotter/Mintel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470222649
git clone --depth 1 --no-tags https://github.com/1sand0s-git/FPGAEncoderExample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470344843
git clone --depth 1 --no-tags https://github.com/jogeshsingh/Unsigned-Binary-Divison-Implementation-at-RTL-Level-using-Booth-s-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469804105
git clone --depth 1 --no-tags https://github.com/Ikarthikmb/i2c_ctrl2202.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472688398
git clone --depth 1 --no-tags https://github.com/kieranross02/verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471268271
git clone --depth 1 --no-tags https://github.com/mamuneeb/RISC-V-Semi-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472699914
git clone --depth 1 --no-tags https://github.com/brandon9838/MIPS_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472043866
git clone --depth 1 --no-tags https://github.com/jogeshsingh/Timer-Unit-Down-counting-operation-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474014178
git clone --depth 1 --no-tags https://github.com/nippur72/CreatiVision_MiST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473111807
git clone --depth 1 --no-tags https://github.com/ChiaYi-LIN/RISCV-pipelined-CPU-with-cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473027989
git clone --depth 1 --no-tags https://github.com/Wonderchild10/Wonderchild10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474676748
git clone --depth 1 --no-tags https://github.com/xunthi2710/Advanced-Digital-Techniques.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471575812
git clone --depth 1 --no-tags https://github.com/Tsai-Cheng-Hong/Verilog-Basic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473263157
git clone --depth 1 --no-tags https://github.com/KonXiong/DET-Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473874190
git clone --depth 1 --no-tags https://github.com/Christy-lau/FPGA-16-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470204141
git clone --depth 1 --no-tags https://github.com/SaiVardhan3/Half-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473977631
git clone --depth 1 --no-tags https://github.com/SaiVardhan3/Sequence-Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473961833
git clone --depth 1 --no-tags https://github.com/catvw/ece251-computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474721296
git clone --depth 1 --no-tags https://github.com/Tsai-Cheng-Hong/FPGA-Based-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473278755
git clone --depth 1 --no-tags https://github.com/AlPrime2k1/Combinational-Logic-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472406701
git clone --depth 1 --no-tags https://github.com/dgutierrezATC/neumoco.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472393790
git clone --depth 1 --no-tags https://github.com/Tsai-Cheng-Hong/Transmission-System-Circuit-Design-and-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473291287
git clone --depth 1 --no-tags https://github.com/SR-Madsen/HWSWCoDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472766636
git clone --depth 1 --no-tags https://github.com/xvnyv/Beat-City.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472084937
git clone --depth 1 --no-tags https://github.com/KyleLiuSi5/CIC_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471029974
git clone --depth 1 --no-tags https://github.com/Hemant2001-hsy/Half_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472041843
git clone --depth 1 --no-tags https://github.com/Hemant2001-hsy/GCD-using-datapath-and-controller-unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472047587
git clone --depth 1 --no-tags https://github.com/TomSawyer2/Digital_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473255455
git clone --depth 1 --no-tags https://github.com/holyuming/Computer-Organization-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473067344
git clone --depth 1 --no-tags https://github.com/yuichirou-tanaka/Tutorial_VideoGameHardware_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472987296
git clone --depth 1 --no-tags https://github.com/proppy/wrapped_hls_mixer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471105089
git clone --depth 1 --no-tags https://github.com/mattvenn/caravel_rgb_mixer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469131800
git clone --depth 1 --no-tags https://github.com/phong2372/Huffman-Coding-VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470582467
git clone --depth 1 --no-tags https://github.com/bat52/cryptech_ecdsa256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469149147
git clone --depth 1 --no-tags https://github.com/chuchunchi/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474349275
git clone --depth 1 --no-tags https://github.com/djmorvay/FPGA-Breakout-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469238986
git clone --depth 1 --no-tags https://github.com/bat52/cryptech_ecdsalib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469160612
git clone --depth 1 --no-tags https://github.com/komalkrishna5/dynamic-comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471677942
git clone --depth 1 --no-tags https://github.com/leonardocattarin/Mock8080.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471923698
git clone --depth 1 --no-tags https://github.com/mananmehta02/Floating-Point-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471973166
git clone --depth 1 --no-tags https://github.com/KonXiong/DET-Creator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473875069
git clone --depth 1 --no-tags https://github.com/mattvenn/wrapped_rgb_mixer_walkthrough.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470541864
git clone --depth 1 --no-tags https://github.com/Kshreenath/FPGAROBOT_SankatMochanBot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473579234
git clone --depth 1 --no-tags https://github.com/SM2A/Computer_Architecture_Lab_Course_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468667148
git clone --depth 1 --no-tags https://github.com/windgod31202/Decoder3_8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474626198
git clone --depth 1 --no-tags https://github.com/MIKEHHQ/sm4_flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470143141
git clone --depth 1 --no-tags https://github.com/Tsai-Cheng-Hong/Communication-Network-Integrated-Circuit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473289074
git clone --depth 1 --no-tags https://github.com/mjalvar/ucr-verif-public.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474834075
git clone --depth 1 --no-tags https://github.com/gzzyyxh/riscv-core_temp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475031893
git clone --depth 1 --no-tags https://github.com/mehmetsakiraslan/Branch-Predictor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469093675
git clone --depth 1 --no-tags https://github.com/yuanpeihuang/FastFourierTransform-chip-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469676422
git clone --depth 1 --no-tags https://github.com/mattvenn/project5-walkthrough.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470133755
git clone --depth 1 --no-tags https://github.com/ali-mehrabi/Neuromorphic-Electronic-Class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472591489
git clone --depth 1 --no-tags https://github.com/MasterPu2020/Coast_ISC_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471928356
git clone --depth 1 --no-tags https://github.com/hoanglong2000tc/ZF_Detector_for_2x2MIMO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473523060
git clone --depth 1 --no-tags https://github.com/onurkrts/RNG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470113990
git clone --depth 1 --no-tags https://github.com/mattvenn/rgb_mixer_walkthrough.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470589025
git clone --depth 1 --no-tags https://github.com/Binvention/BinventionProcessor1.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471242277
