

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Aug 10 10:40:14 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pool
* Solution:       Row_pipeline
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 34.830 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18| 0.720 us | 0.720 us |   18|   18|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop  |       16|       16|         5|          4|          1|     4|    yes   |
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     885|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      0|       0|     132|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     203|    -|
|Register         |        -|      -|     226|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     226|    1220|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    |max_pool_1_fcmp_3bkb_U2  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0| 132|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln10_fu_240_p2       |     +    |      0|  0|  12|           3|           1|
    |add_ln28_1_fu_357_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln28_2_fu_619_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln28_3_fu_643_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln28_fu_319_p2       |     +    |      0|  0|  15|           7|           7|
    |add_ln35_fu_965_p2       |     +    |      0|  0|  15|           5|           5|
    |f_fu_246_p2              |     +    |      0|  0|  10|           1|           2|
    |r_fu_925_p2              |     +    |      0|  0|  10|           1|           2|
    |and_ln28_10_fu_905_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln28_11_fu_911_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln28_12_fu_1138_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln28_13_fu_1144_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln28_1_fu_494_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_500_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_724_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_4_fu_730_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_5_fu_1047_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln28_6_fu_1053_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln28_7_fu_583_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_8_fu_814_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_9_fu_820_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_403_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_234_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln13_fu_252_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_10_fu_1011_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_11_fu_1017_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_12_fu_1029_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_13_fu_1035_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_14_fu_565_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_15_fu_571_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_16_fu_778_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_17_fu_784_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_18_fu_796_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_19_fu_802_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_1_fu_391_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_20_fu_869_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_21_fu_875_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_22_fu_887_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_23_fu_893_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_24_fu_1102_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_25_fu_1108_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_26_fu_1120_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_27_fu_1126_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_458_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_464_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_476_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_482_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_688_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_694_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_8_fu_706_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_9_fu_712_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_385_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln25_fu_512_p2        |    or    |      0|  0|   2|           2|           1|
    |or_ln28_10_fu_881_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln28_11_fu_899_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln28_12_fu_1114_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln28_13_fu_1132_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln28_14_fu_305_p2     |    or    |      0|  0|   5|           5|           2|
    |or_ln28_15_fu_330_p2     |    or    |      0|  0|   5|           5|           3|
    |or_ln28_16_fu_344_p2     |    or    |      0|  0|   5|           5|           3|
    |or_ln28_17_fu_605_p2     |    or    |      0|  0|   5|           5|           2|
    |or_ln28_18_fu_532_p2     |    or    |      0|  0|   5|           5|           3|
    |or_ln28_19_fu_629_p2     |    or    |      0|  0|   5|           5|           3|
    |or_ln28_1_fu_470_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_488_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_700_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_4_fu_718_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_5_fu_1023_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln28_6_fu_1041_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln28_7_fu_577_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_8_fu_790_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_9_fu_808_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_397_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_951_p2        |    or    |      0|  0|   4|           4|           2|
    |max_pool_1_out_d0        |  select  |      0|  0|  32|           1|          32|
    |max_pool_1_out_d1        |  select  |      0|  0|  32|           1|          32|
    |select_ln28_1_fu_505_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_2_fu_736_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_4_fu_589_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_5_fu_825_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_6_fu_917_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_8_fu_258_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln28_9_fu_266_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln28_fu_409_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 885|         552|         395|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_f_0_phi_fu_201_p4             |   9|          2|    2|          4|
    |ap_phi_mux_indvar_flatten_phi_fu_190_p4  |   9|          2|    3|          6|
    |ap_phi_mux_r_0_phi_fu_212_p4             |   9|          2|    2|          4|
    |conv_1_out_address0                      |  27|          5|    5|         25|
    |conv_1_out_address1                      |  27|          5|    5|         25|
    |f_0_reg_197                              |   9|          2|    2|          4|
    |grp_fu_219_p1                            |  21|          4|   32|        128|
    |grp_fu_225_p1                            |  27|          5|   32|        160|
    |indvar_flatten_reg_186                   |   9|          2|    3|          6|
    |r_0_reg_208                              |   9|          2|    2|          4|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 203|         40|   90|        375|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln10_reg_1162        |   3|   0|    3|          0|
    |ap_CS_fsm                |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |f_0_reg_197              |   2|   0|    2|          0|
    |icmp_ln10_reg_1158       |   1|   0|    1|          0|
    |indvar_flatten_reg_186   |   3|   0|    3|          0|
    |or_ln25_reg_1238         |   1|   0|    2|          1|
    |r_0_reg_208              |   2|   0|    2|          0|
    |r_reg_1288               |   2|   0|    2|          0|
    |reg_230                  |  32|   0|   32|          0|
    |select_ln28_1_reg_1231   |  32|   0|   32|          0|
    |select_ln28_2_reg_1274   |  32|   0|   32|          0|
    |select_ln28_4_reg_1253   |  32|   0|   32|          0|
    |select_ln28_6_reg_1281   |  32|   0|   32|          0|
    |select_ln28_8_reg_1167   |   2|   0|    2|          0|
    |select_ln28_9_reg_1175   |   2|   0|    2|          0|
    |select_ln28_reg_1220     |  32|   0|   32|          0|
    |tmp_16_reg_1259          |   1|   0|    1|          0|
    |tmp_25_reg_1190          |   1|   0|    5|          4|
    |tmp_26_reg_1195          |   3|   0|    5|          2|
    |tmp_6_reg_1226           |   1|   0|    1|          0|
    |zext_ln14_reg_1183       |   2|   0|    7|          5|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 226|   0|  238|         12|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_1_out_address0      | out |    5|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce0           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q0            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_address1      | out |    5|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce1           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q1            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|max_pool_1_out_address0  | out |    3|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d0        | out |   32|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_address1  | out |    3|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce1       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we1       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d1        | out |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

