$comment
	File created using the following command:
		vcd file contador.msim.vcd -direction
$end
$date
	Tue Oct 11 11:16:55 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module contador_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " FPGA_RESET_N $end
$var wire 1 # HEX0 [6] $end
$var wire 1 $ HEX0 [5] $end
$var wire 1 % HEX0 [4] $end
$var wire 1 & HEX0 [3] $end
$var wire 1 ' HEX0 [2] $end
$var wire 1 ( HEX0 [1] $end
$var wire 1 ) HEX0 [0] $end
$var wire 1 * HEX1 [6] $end
$var wire 1 + HEX1 [5] $end
$var wire 1 , HEX1 [4] $end
$var wire 1 - HEX1 [3] $end
$var wire 1 . HEX1 [2] $end
$var wire 1 / HEX1 [1] $end
$var wire 1 0 HEX1 [0] $end
$var wire 1 1 HEX2 [6] $end
$var wire 1 2 HEX2 [5] $end
$var wire 1 3 HEX2 [4] $end
$var wire 1 4 HEX2 [3] $end
$var wire 1 5 HEX2 [2] $end
$var wire 1 6 HEX2 [1] $end
$var wire 1 7 HEX2 [0] $end
$var wire 1 8 HEX3 [6] $end
$var wire 1 9 HEX3 [5] $end
$var wire 1 : HEX3 [4] $end
$var wire 1 ; HEX3 [3] $end
$var wire 1 < HEX3 [2] $end
$var wire 1 = HEX3 [1] $end
$var wire 1 > HEX3 [0] $end
$var wire 1 ? HEX4 [6] $end
$var wire 1 @ HEX4 [5] $end
$var wire 1 A HEX4 [4] $end
$var wire 1 B HEX4 [3] $end
$var wire 1 C HEX4 [2] $end
$var wire 1 D HEX4 [1] $end
$var wire 1 E HEX4 [0] $end
$var wire 1 F HEX5 [6] $end
$var wire 1 G HEX5 [5] $end
$var wire 1 H HEX5 [4] $end
$var wire 1 I HEX5 [3] $end
$var wire 1 J HEX5 [2] $end
$var wire 1 K HEX5 [1] $end
$var wire 1 L HEX5 [0] $end
$var wire 1 M KEY [5] $end
$var wire 1 N KEY [4] $end
$var wire 1 O KEY [3] $end
$var wire 1 P KEY [2] $end
$var wire 1 Q KEY [1] $end
$var wire 1 R KEY [0] $end
$var wire 1 S LEDR [9] $end
$var wire 1 T LEDR [8] $end
$var wire 1 U LEDR [7] $end
$var wire 1 V LEDR [6] $end
$var wire 1 W LEDR [5] $end
$var wire 1 X LEDR [4] $end
$var wire 1 Y LEDR [3] $end
$var wire 1 Z LEDR [2] $end
$var wire 1 [ LEDR [1] $end
$var wire 1 \ LEDR [0] $end
$var wire 1 ] PC_OUT [8] $end
$var wire 1 ^ PC_OUT [7] $end
$var wire 1 _ PC_OUT [6] $end
$var wire 1 ` PC_OUT [5] $end
$var wire 1 a PC_OUT [4] $end
$var wire 1 b PC_OUT [3] $end
$var wire 1 c PC_OUT [2] $end
$var wire 1 d PC_OUT [1] $end
$var wire 1 e PC_OUT [0] $end
$var wire 1 f SW [9] $end
$var wire 1 g SW [8] $end
$var wire 1 h SW [7] $end
$var wire 1 i SW [6] $end
$var wire 1 j SW [5] $end
$var wire 1 k SW [4] $end
$var wire 1 l SW [3] $end
$var wire 1 m SW [2] $end
$var wire 1 n SW [1] $end
$var wire 1 o SW [0] $end

$scope module i1 $end
$var wire 1 p gnd $end
$var wire 1 q vcc $end
$var wire 1 r unknown $end
$var wire 1 s devoe $end
$var wire 1 t devclrn $end
$var wire 1 u devpor $end
$var wire 1 v ww_devoe $end
$var wire 1 w ww_devclrn $end
$var wire 1 x ww_devpor $end
$var wire 1 y ww_CLOCK_50 $end
$var wire 1 z ww_FPGA_RESET_N $end
$var wire 1 { ww_KEY [5] $end
$var wire 1 | ww_KEY [4] $end
$var wire 1 } ww_KEY [3] $end
$var wire 1 ~ ww_KEY [2] $end
$var wire 1 !! ww_KEY [1] $end
$var wire 1 "! ww_KEY [0] $end
$var wire 1 #! ww_SW [9] $end
$var wire 1 $! ww_SW [8] $end
$var wire 1 %! ww_SW [7] $end
$var wire 1 &! ww_SW [6] $end
$var wire 1 '! ww_SW [5] $end
$var wire 1 (! ww_SW [4] $end
$var wire 1 )! ww_SW [3] $end
$var wire 1 *! ww_SW [2] $end
$var wire 1 +! ww_SW [1] $end
$var wire 1 ,! ww_SW [0] $end
$var wire 1 -! ww_PC_OUT [8] $end
$var wire 1 .! ww_PC_OUT [7] $end
$var wire 1 /! ww_PC_OUT [6] $end
$var wire 1 0! ww_PC_OUT [5] $end
$var wire 1 1! ww_PC_OUT [4] $end
$var wire 1 2! ww_PC_OUT [3] $end
$var wire 1 3! ww_PC_OUT [2] $end
$var wire 1 4! ww_PC_OUT [1] $end
$var wire 1 5! ww_PC_OUT [0] $end
$var wire 1 6! ww_LEDR [9] $end
$var wire 1 7! ww_LEDR [8] $end
$var wire 1 8! ww_LEDR [7] $end
$var wire 1 9! ww_LEDR [6] $end
$var wire 1 :! ww_LEDR [5] $end
$var wire 1 ;! ww_LEDR [4] $end
$var wire 1 <! ww_LEDR [3] $end
$var wire 1 =! ww_LEDR [2] $end
$var wire 1 >! ww_LEDR [1] $end
$var wire 1 ?! ww_LEDR [0] $end
$var wire 1 @! ww_HEX0 [6] $end
$var wire 1 A! ww_HEX0 [5] $end
$var wire 1 B! ww_HEX0 [4] $end
$var wire 1 C! ww_HEX0 [3] $end
$var wire 1 D! ww_HEX0 [2] $end
$var wire 1 E! ww_HEX0 [1] $end
$var wire 1 F! ww_HEX0 [0] $end
$var wire 1 G! ww_HEX1 [6] $end
$var wire 1 H! ww_HEX1 [5] $end
$var wire 1 I! ww_HEX1 [4] $end
$var wire 1 J! ww_HEX1 [3] $end
$var wire 1 K! ww_HEX1 [2] $end
$var wire 1 L! ww_HEX1 [1] $end
$var wire 1 M! ww_HEX1 [0] $end
$var wire 1 N! ww_HEX2 [6] $end
$var wire 1 O! ww_HEX2 [5] $end
$var wire 1 P! ww_HEX2 [4] $end
$var wire 1 Q! ww_HEX2 [3] $end
$var wire 1 R! ww_HEX2 [2] $end
$var wire 1 S! ww_HEX2 [1] $end
$var wire 1 T! ww_HEX2 [0] $end
$var wire 1 U! ww_HEX3 [6] $end
$var wire 1 V! ww_HEX3 [5] $end
$var wire 1 W! ww_HEX3 [4] $end
$var wire 1 X! ww_HEX3 [3] $end
$var wire 1 Y! ww_HEX3 [2] $end
$var wire 1 Z! ww_HEX3 [1] $end
$var wire 1 [! ww_HEX3 [0] $end
$var wire 1 \! ww_HEX4 [6] $end
$var wire 1 ]! ww_HEX4 [5] $end
$var wire 1 ^! ww_HEX4 [4] $end
$var wire 1 _! ww_HEX4 [3] $end
$var wire 1 `! ww_HEX4 [2] $end
$var wire 1 a! ww_HEX4 [1] $end
$var wire 1 b! ww_HEX4 [0] $end
$var wire 1 c! ww_HEX5 [6] $end
$var wire 1 d! ww_HEX5 [5] $end
$var wire 1 e! ww_HEX5 [4] $end
$var wire 1 f! ww_HEX5 [3] $end
$var wire 1 g! ww_HEX5 [2] $end
$var wire 1 h! ww_HEX5 [1] $end
$var wire 1 i! ww_HEX5 [0] $end
$var wire 1 j! \KEY[4]~input_o\ $end
$var wire 1 k! \KEY[5]~input_o\ $end
$var wire 1 l! \PC_OUT[0]~output_o\ $end
$var wire 1 m! \PC_OUT[1]~output_o\ $end
$var wire 1 n! \PC_OUT[2]~output_o\ $end
$var wire 1 o! \PC_OUT[3]~output_o\ $end
$var wire 1 p! \PC_OUT[4]~output_o\ $end
$var wire 1 q! \PC_OUT[5]~output_o\ $end
$var wire 1 r! \PC_OUT[6]~output_o\ $end
$var wire 1 s! \PC_OUT[7]~output_o\ $end
$var wire 1 t! \PC_OUT[8]~output_o\ $end
$var wire 1 u! \LEDR[0]~output_o\ $end
$var wire 1 v! \LEDR[1]~output_o\ $end
$var wire 1 w! \LEDR[2]~output_o\ $end
$var wire 1 x! \LEDR[3]~output_o\ $end
$var wire 1 y! \LEDR[4]~output_o\ $end
$var wire 1 z! \LEDR[5]~output_o\ $end
$var wire 1 {! \LEDR[6]~output_o\ $end
$var wire 1 |! \LEDR[7]~output_o\ $end
$var wire 1 }! \LEDR[8]~output_o\ $end
$var wire 1 ~! \LEDR[9]~output_o\ $end
$var wire 1 !" \HEX0[0]~output_o\ $end
$var wire 1 "" \HEX0[1]~output_o\ $end
$var wire 1 #" \HEX0[2]~output_o\ $end
$var wire 1 $" \HEX0[3]~output_o\ $end
$var wire 1 %" \HEX0[4]~output_o\ $end
$var wire 1 &" \HEX0[5]~output_o\ $end
$var wire 1 '" \HEX0[6]~output_o\ $end
$var wire 1 (" \HEX1[0]~output_o\ $end
$var wire 1 )" \HEX1[1]~output_o\ $end
$var wire 1 *" \HEX1[2]~output_o\ $end
$var wire 1 +" \HEX1[3]~output_o\ $end
$var wire 1 ," \HEX1[4]~output_o\ $end
$var wire 1 -" \HEX1[5]~output_o\ $end
$var wire 1 ." \HEX1[6]~output_o\ $end
$var wire 1 /" \HEX2[0]~output_o\ $end
$var wire 1 0" \HEX2[1]~output_o\ $end
$var wire 1 1" \HEX2[2]~output_o\ $end
$var wire 1 2" \HEX2[3]~output_o\ $end
$var wire 1 3" \HEX2[4]~output_o\ $end
$var wire 1 4" \HEX2[5]~output_o\ $end
$var wire 1 5" \HEX2[6]~output_o\ $end
$var wire 1 6" \HEX3[0]~output_o\ $end
$var wire 1 7" \HEX3[1]~output_o\ $end
$var wire 1 8" \HEX3[2]~output_o\ $end
$var wire 1 9" \HEX3[3]~output_o\ $end
$var wire 1 :" \HEX3[4]~output_o\ $end
$var wire 1 ;" \HEX3[5]~output_o\ $end
$var wire 1 <" \HEX3[6]~output_o\ $end
$var wire 1 =" \HEX4[0]~output_o\ $end
$var wire 1 >" \HEX4[1]~output_o\ $end
$var wire 1 ?" \HEX4[2]~output_o\ $end
$var wire 1 @" \HEX4[3]~output_o\ $end
$var wire 1 A" \HEX4[4]~output_o\ $end
$var wire 1 B" \HEX4[5]~output_o\ $end
$var wire 1 C" \HEX4[6]~output_o\ $end
$var wire 1 D" \HEX5[0]~output_o\ $end
$var wire 1 E" \HEX5[1]~output_o\ $end
$var wire 1 F" \HEX5[2]~output_o\ $end
$var wire 1 G" \HEX5[3]~output_o\ $end
$var wire 1 H" \HEX5[4]~output_o\ $end
$var wire 1 I" \HEX5[5]~output_o\ $end
$var wire 1 J" \HEX5[6]~output_o\ $end
$var wire 1 K" \KEY[0]~input_o\ $end
$var wire 1 L" \CLOCK_50~input_o\ $end
$var wire 1 M" \gravar:detectorSub0|saidaQ~0_combout\ $end
$var wire 1 N" \gravar:detectorSub0|saidaQ~q\ $end
$var wire 1 O" \gravar:detectorSub0|saida~combout\ $end
$var wire 1 P" \CPU1|incrementaPC|Add0~2\ $end
$var wire 1 Q" \CPU1|incrementaPC|Add0~6\ $end
$var wire 1 R" \CPU1|incrementaPC|Add0~9_sumout\ $end
$var wire 1 S" \CPU1|MUXPC|saida_MUX[2]~2_combout\ $end
$var wire 1 T" \CPU1|incrementaPC|Add0~10\ $end
$var wire 1 U" \CPU1|incrementaPC|Add0~13_sumout\ $end
$var wire 1 V" \CPU1|incrementaPC|Add0~14\ $end
$var wire 1 W" \CPU1|incrementaPC|Add0~18\ $end
$var wire 1 X" \CPU1|incrementaPC|Add0~21_sumout\ $end
$var wire 1 Y" \CPU1|MUXPC|saida_MUX[5]~4_combout\ $end
$var wire 1 Z" \CPU1|incrementaPC|Add0~22\ $end
$var wire 1 [" \CPU1|incrementaPC|Add0~25_sumout\ $end
$var wire 1 \" \CPU1|incrementaPC|Add0~26\ $end
$var wire 1 ]" \CPU1|incrementaPC|Add0~29_sumout\ $end
$var wire 1 ^" \CPU1|incrementaPC|Add0~30\ $end
$var wire 1 _" \CPU1|incrementaPC|Add0~33_sumout\ $end
$var wire 1 `" \ROM1|memROM~1_combout\ $end
$var wire 1 a" \CPU1|incrementaPC|Add0~5_sumout\ $end
$var wire 1 b" \CPU1|MUXPC|saida_MUX[1]~1_combout\ $end
$var wire 1 c" \ROM1|memROM~0_combout\ $end
$var wire 1 d" \CPU1|incrementaPC|Add0~17_sumout\ $end
$var wire 1 e" \CPU1|MUXPC|saida_MUX[4]~3_combout\ $end
$var wire 1 f" \CPU1|incrementaPC|Add0~1_sumout\ $end
$var wire 1 g" \CPU1|MUXPC|saida_MUX[0]~0_combout\ $end
$var wire 1 h" \ROM1|memROM~2_combout\ $end
$var wire 1 i" \ROM1|memROM~3_combout\ $end
$var wire 1 j" \ROM1|memROM~5_combout\ $end
$var wire 1 k" \CPU_data_in[0]~0_combout\ $end
$var wire 1 l" \ROM1|memROM~6_combout\ $end
$var wire 1 m" \habilita_buf3_8por~0_combout\ $end
$var wire 1 n" \ROM1|memROM~4_combout\ $end
$var wire 1 o" \SW[9]~input_o\ $end
$var wire 1 p" \KEY[3]~input_o\ $end
$var wire 1 q" \CPU_data_in[0]~1_combout\ $end
$var wire 1 r" \KEY[1]~input_o\ $end
$var wire 1 s" \SW[8]~input_o\ $end
$var wire 1 t" \CPU_data_in[0]~2_combout\ $end
$var wire 1 u" \KEY[2]~input_o\ $end
$var wire 1 v" \CPU_data_in[0]~3_combout\ $end
$var wire 1 w" \SW[0]~input_o\ $end
$var wire 1 x" \FPGA_RESET_N~input_o\ $end
$var wire 1 y" \CPU_data_in[0]~6_combout\ $end
$var wire 1 z" \CPU_data_in[0]~4_combout\ $end
$var wire 1 {" \CPU_data_in[0]~5_combout\ $end
$var wire 1 |" \CPU1|ULA1|Add0~34_cout\ $end
$var wire 1 }" \CPU1|ULA1|Add0~1_sumout\ $end
$var wire 1 ~" \ROM1|memROM~7_combout\ $end
$var wire 1 !# \CPU1|BancREG|registrador~11_q\ $end
$var wire 1 "# \habilita_REG_LEDs~0_combout\ $end
$var wire 1 ## \habilita_REG_LEDs~1_combout\ $end
$var wire 1 $# \habilita_buf3_8por~1_combout\ $end
$var wire 1 %# \SW[1]~input_o\ $end
$var wire 1 &# \CPU1|MUX1|saida_MUX[1]~0_combout\ $end
$var wire 1 '# \CPU1|ULA1|Add0~2\ $end
$var wire 1 (# \CPU1|ULA1|Add0~5_sumout\ $end
$var wire 1 )# \CPU1|BancREG|registrador~12_q\ $end
$var wire 1 *# \SW[2]~input_o\ $end
$var wire 1 +# \CPU1|MUX1|saida_MUX[2]~1_combout\ $end
$var wire 1 ,# \CPU1|ULA1|Add0~6\ $end
$var wire 1 -# \CPU1|ULA1|Add0~9_sumout\ $end
$var wire 1 .# \CPU1|BancREG|registrador~13_q\ $end
$var wire 1 /# \habilita_buf3_8por~2_combout\ $end
$var wire 1 0# \SW[3]~input_o\ $end
$var wire 1 1# \CPU1|ULA1|Add0~10\ $end
$var wire 1 2# \CPU1|ULA1|Add0~13_sumout\ $end
$var wire 1 3# \CPU1|MUX1|saida_MUX[3]~2_combout\ $end
$var wire 1 4# \CPU1|BancREG|registrador~14_q\ $end
$var wire 1 5# \SW[4]~input_o\ $end
$var wire 1 6# \CPU1|ULA1|Add0~14\ $end
$var wire 1 7# \CPU1|ULA1|Add0~17_sumout\ $end
$var wire 1 8# \CPU1|MUX1|saida_MUX[4]~3_combout\ $end
$var wire 1 9# \CPU1|BancREG|registrador~15_q\ $end
$var wire 1 :# \SW[5]~input_o\ $end
$var wire 1 ;# \CPU1|MUX1|saida_MUX[5]~4_combout\ $end
$var wire 1 <# \CPU1|ULA1|Add0~18\ $end
$var wire 1 =# \CPU1|ULA1|Add0~21_sumout\ $end
$var wire 1 ># \CPU1|BancREG|registrador~16_q\ $end
$var wire 1 ?# \SW[6]~input_o\ $end
$var wire 1 @# \CPU1|MUX1|saida_MUX[6]~5_combout\ $end
$var wire 1 A# \CPU1|ULA1|Add0~22\ $end
$var wire 1 B# \CPU1|ULA1|Add0~25_sumout\ $end
$var wire 1 C# \CPU1|BancREG|registrador~17_q\ $end
$var wire 1 D# \SW[7]~input_o\ $end
$var wire 1 E# \CPU1|ULA1|Add0~26\ $end
$var wire 1 F# \CPU1|ULA1|Add0~29_sumout\ $end
$var wire 1 G# \CPU1|MUX1|saida_MUX[7]~6_combout\ $end
$var wire 1 H# \CPU1|BancREG|registrador~18_q\ $end
$var wire 1 I# \habilita_REGSEG0~0_combout\ $end
$var wire 1 J# \FF_LED8|DOUT~0_combout\ $end
$var wire 1 K# \FF_LED8|DOUT~q\ $end
$var wire 1 L# \FF_LED9|DOUT~0_combout\ $end
$var wire 1 M# \FF_LED9|DOUT~q\ $end
$var wire 1 N# \habilita_REGSEG0~1_combout\ $end
$var wire 1 O# \SEG0|rascSaida7seg[0]~0_combout\ $end
$var wire 1 P# \SEG0|rascSaida7seg[1]~1_combout\ $end
$var wire 1 Q# \SEG0|rascSaida7seg[2]~2_combout\ $end
$var wire 1 R# \SEG0|rascSaida7seg[3]~3_combout\ $end
$var wire 1 S# \SEG0|rascSaida7seg[4]~4_combout\ $end
$var wire 1 T# \SEG0|rascSaida7seg[5]~5_combout\ $end
$var wire 1 U# \SEG0|rascSaida7seg[6]~6_combout\ $end
$var wire 1 V# \habilita_REGSEG1~0_combout\ $end
$var wire 1 W# \SEG1|rascSaida7seg[0]~0_combout\ $end
$var wire 1 X# \SEG1|rascSaida7seg[1]~1_combout\ $end
$var wire 1 Y# \SEG1|rascSaida7seg[2]~2_combout\ $end
$var wire 1 Z# \SEG1|rascSaida7seg[3]~3_combout\ $end
$var wire 1 [# \SEG1|rascSaida7seg[4]~4_combout\ $end
$var wire 1 \# \SEG1|rascSaida7seg[5]~5_combout\ $end
$var wire 1 ]# \SEG1|rascSaida7seg[6]~6_combout\ $end
$var wire 1 ^# \habilita_REGSEG2~0_combout\ $end
$var wire 1 _# \SEG2|rascSaida7seg[0]~0_combout\ $end
$var wire 1 `# \SEG2|rascSaida7seg[1]~1_combout\ $end
$var wire 1 a# \SEG2|rascSaida7seg[2]~2_combout\ $end
$var wire 1 b# \SEG2|rascSaida7seg[3]~3_combout\ $end
$var wire 1 c# \SEG2|rascSaida7seg[4]~4_combout\ $end
$var wire 1 d# \SEG2|rascSaida7seg[5]~5_combout\ $end
$var wire 1 e# \SEG2|rascSaida7seg[6]~6_combout\ $end
$var wire 1 f# \habilita_REGSEG3~0_combout\ $end
$var wire 1 g# \SEG3|rascSaida7seg[0]~0_combout\ $end
$var wire 1 h# \SEG3|rascSaida7seg[1]~1_combout\ $end
$var wire 1 i# \SEG3|rascSaida7seg[2]~2_combout\ $end
$var wire 1 j# \SEG3|rascSaida7seg[3]~3_combout\ $end
$var wire 1 k# \SEG3|rascSaida7seg[4]~4_combout\ $end
$var wire 1 l# \SEG3|rascSaida7seg[5]~5_combout\ $end
$var wire 1 m# \SEG3|rascSaida7seg[6]~6_combout\ $end
$var wire 1 n# \habilita_REGSEG5~0_combout\ $end
$var wire 1 o# \habilita_REGSEG4~0_combout\ $end
$var wire 1 p# \SEG4|rascSaida7seg[0]~0_combout\ $end
$var wire 1 q# \SEG4|rascSaida7seg[1]~1_combout\ $end
$var wire 1 r# \SEG4|rascSaida7seg[2]~2_combout\ $end
$var wire 1 s# \SEG4|rascSaida7seg[3]~3_combout\ $end
$var wire 1 t# \SEG4|rascSaida7seg[4]~4_combout\ $end
$var wire 1 u# \SEG4|rascSaida7seg[5]~5_combout\ $end
$var wire 1 v# \SEG4|rascSaida7seg[6]~6_combout\ $end
$var wire 1 w# \habilita_REGSEG5~combout\ $end
$var wire 1 x# \SEG5|rascSaida7seg[0]~0_combout\ $end
$var wire 1 y# \SEG5|rascSaida7seg[1]~1_combout\ $end
$var wire 1 z# \SEG5|rascSaida7seg[2]~2_combout\ $end
$var wire 1 {# \SEG5|rascSaida7seg[3]~3_combout\ $end
$var wire 1 |# \SEG5|rascSaida7seg[4]~4_combout\ $end
$var wire 1 }# \SEG5|rascSaida7seg[5]~5_combout\ $end
$var wire 1 ~# \SEG5|rascSaida7seg[6]~6_combout\ $end
$var wire 1 !$ \REGSEG5|DOUT\ [3] $end
$var wire 1 "$ \REGSEG5|DOUT\ [2] $end
$var wire 1 #$ \REGSEG5|DOUT\ [1] $end
$var wire 1 $$ \REGSEG5|DOUT\ [0] $end
$var wire 1 %$ \REGSEG4|DOUT\ [3] $end
$var wire 1 &$ \REGSEG4|DOUT\ [2] $end
$var wire 1 '$ \REGSEG4|DOUT\ [1] $end
$var wire 1 ($ \REGSEG4|DOUT\ [0] $end
$var wire 1 )$ \REGSEG2|DOUT\ [3] $end
$var wire 1 *$ \REGSEG2|DOUT\ [2] $end
$var wire 1 +$ \REGSEG2|DOUT\ [1] $end
$var wire 1 ,$ \REGSEG2|DOUT\ [0] $end
$var wire 1 -$ \REG_LEDs|DOUT\ [7] $end
$var wire 1 .$ \REG_LEDs|DOUT\ [6] $end
$var wire 1 /$ \REG_LEDs|DOUT\ [5] $end
$var wire 1 0$ \REG_LEDs|DOUT\ [4] $end
$var wire 1 1$ \REG_LEDs|DOUT\ [3] $end
$var wire 1 2$ \REG_LEDs|DOUT\ [2] $end
$var wire 1 3$ \REG_LEDs|DOUT\ [1] $end
$var wire 1 4$ \REG_LEDs|DOUT\ [0] $end
$var wire 1 5$ \REGSEG3|DOUT\ [3] $end
$var wire 1 6$ \REGSEG3|DOUT\ [2] $end
$var wire 1 7$ \REGSEG3|DOUT\ [1] $end
$var wire 1 8$ \REGSEG3|DOUT\ [0] $end
$var wire 1 9$ \REGSEG0|DOUT\ [3] $end
$var wire 1 :$ \REGSEG0|DOUT\ [2] $end
$var wire 1 ;$ \REGSEG0|DOUT\ [1] $end
$var wire 1 <$ \REGSEG0|DOUT\ [0] $end
$var wire 1 =$ \CPU1|PC|DOUT\ [8] $end
$var wire 1 >$ \CPU1|PC|DOUT\ [7] $end
$var wire 1 ?$ \CPU1|PC|DOUT\ [6] $end
$var wire 1 @$ \CPU1|PC|DOUT\ [5] $end
$var wire 1 A$ \CPU1|PC|DOUT\ [4] $end
$var wire 1 B$ \CPU1|PC|DOUT\ [3] $end
$var wire 1 C$ \CPU1|PC|DOUT\ [2] $end
$var wire 1 D$ \CPU1|PC|DOUT\ [1] $end
$var wire 1 E$ \CPU1|PC|DOUT\ [0] $end
$var wire 1 F$ \REGSEG1|DOUT\ [3] $end
$var wire 1 G$ \REGSEG1|DOUT\ [2] $end
$var wire 1 H$ \REGSEG1|DOUT\ [1] $end
$var wire 1 I$ \REGSEG1|DOUT\ [0] $end
$var wire 1 J$ \ALT_INV_CPU_data_in[0]~6_combout\ $end
$var wire 1 K$ \CPU1|MUX1|ALT_INV_saida_MUX[6]~5_combout\ $end
$var wire 1 L$ \CPU1|MUX1|ALT_INV_saida_MUX[5]~4_combout\ $end
$var wire 1 M$ \ALT_INV_habilita_buf3_8por~2_combout\ $end
$var wire 1 N$ \CPU1|MUX1|ALT_INV_saida_MUX[2]~1_combout\ $end
$var wire 1 O$ \CPU1|MUX1|ALT_INV_saida_MUX[1]~0_combout\ $end
$var wire 1 P$ \ALT_INV_CPU_data_in[0]~5_combout\ $end
$var wire 1 Q$ \ALT_INV_CPU_data_in[0]~4_combout\ $end
$var wire 1 R$ \ALT_INV_habilita_buf3_8por~1_combout\ $end
$var wire 1 S$ \ALT_INV_CPU_data_in[0]~3_combout\ $end
$var wire 1 T$ \ALT_INV_CPU_data_in[0]~2_combout\ $end
$var wire 1 U$ \ALT_INV_CPU_data_in[0]~1_combout\ $end
$var wire 1 V$ \ALT_INV_habilita_buf3_8por~0_combout\ $end
$var wire 1 W$ \gravar:detectorSub0|ALT_INV_saidaQ~q\ $end
$var wire 1 X$ \ALT_INV_habilita_REGSEG5~0_combout\ $end
$var wire 1 Y$ \ALT_INV_CPU_data_in[0]~0_combout\ $end
$var wire 1 Z$ \ALT_INV_habilita_REGSEG0~0_combout\ $end
$var wire 1 [$ \ALT_INV_habilita_REG_LEDs~0_combout\ $end
$var wire 1 \$ \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 ]$ \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 ^$ \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 _$ \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 `$ \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 a$ \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 b$ \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 c$ \REGSEG5|ALT_INV_DOUT\ [3] $end
$var wire 1 d$ \REGSEG5|ALT_INV_DOUT\ [2] $end
$var wire 1 e$ \REGSEG5|ALT_INV_DOUT\ [1] $end
$var wire 1 f$ \REGSEG5|ALT_INV_DOUT\ [0] $end
$var wire 1 g$ \REGSEG4|ALT_INV_DOUT\ [3] $end
$var wire 1 h$ \REGSEG4|ALT_INV_DOUT\ [2] $end
$var wire 1 i$ \REGSEG4|ALT_INV_DOUT\ [1] $end
$var wire 1 j$ \REGSEG4|ALT_INV_DOUT\ [0] $end
$var wire 1 k$ \REGSEG3|ALT_INV_DOUT\ [3] $end
$var wire 1 l$ \REGSEG3|ALT_INV_DOUT\ [2] $end
$var wire 1 m$ \REGSEG3|ALT_INV_DOUT\ [1] $end
$var wire 1 n$ \REGSEG3|ALT_INV_DOUT\ [0] $end
$var wire 1 o$ \REGSEG2|ALT_INV_DOUT\ [3] $end
$var wire 1 p$ \REGSEG2|ALT_INV_DOUT\ [2] $end
$var wire 1 q$ \REGSEG2|ALT_INV_DOUT\ [1] $end
$var wire 1 r$ \REGSEG2|ALT_INV_DOUT\ [0] $end
$var wire 1 s$ \REGSEG1|ALT_INV_DOUT\ [3] $end
$var wire 1 t$ \REGSEG1|ALT_INV_DOUT\ [2] $end
$var wire 1 u$ \REGSEG1|ALT_INV_DOUT\ [1] $end
$var wire 1 v$ \REGSEG1|ALT_INV_DOUT\ [0] $end
$var wire 1 w$ \REGSEG0|ALT_INV_DOUT\ [3] $end
$var wire 1 x$ \REGSEG0|ALT_INV_DOUT\ [2] $end
$var wire 1 y$ \REGSEG0|ALT_INV_DOUT\ [1] $end
$var wire 1 z$ \REGSEG0|ALT_INV_DOUT\ [0] $end
$var wire 1 {$ \FF_LED9|ALT_INV_DOUT~q\ $end
$var wire 1 |$ \FF_LED8|ALT_INV_DOUT~q\ $end
$var wire 1 }$ \CPU1|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 ~$ \CPU1|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 !% \CPU1|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 "% \CPU1|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 #% \CPU1|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 $% \CPU1|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 %% \CPU1|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 &% \CPU1|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 '% \CPU1|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 (% \CPU1|BancREG|ALT_INV_registrador~18_q\ $end
$var wire 1 )% \CPU1|BancREG|ALT_INV_registrador~17_q\ $end
$var wire 1 *% \CPU1|BancREG|ALT_INV_registrador~16_q\ $end
$var wire 1 +% \CPU1|BancREG|ALT_INV_registrador~15_q\ $end
$var wire 1 ,% \CPU1|BancREG|ALT_INV_registrador~14_q\ $end
$var wire 1 -% \CPU1|BancREG|ALT_INV_registrador~13_q\ $end
$var wire 1 .% \CPU1|BancREG|ALT_INV_registrador~12_q\ $end
$var wire 1 /% \CPU1|BancREG|ALT_INV_registrador~11_q\ $end
$var wire 1 0% \CPU1|incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 1% \CPU1|incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 2% \CPU1|incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 3% \CPU1|incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 4% \CPU1|incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 5% \ALT_INV_SW[7]~input_o\ $end
$var wire 1 6% \ALT_INV_SW[6]~input_o\ $end
$var wire 1 7% \ALT_INV_SW[5]~input_o\ $end
$var wire 1 8% \ALT_INV_SW[4]~input_o\ $end
$var wire 1 9% \ALT_INV_SW[3]~input_o\ $end
$var wire 1 :% \ALT_INV_SW[2]~input_o\ $end
$var wire 1 ;% \ALT_INV_SW[1]~input_o\ $end
$var wire 1 <% \ALT_INV_FPGA_RESET_N~input_o\ $end
$var wire 1 =% \ALT_INV_SW[0]~input_o\ $end
$var wire 1 >% \ALT_INV_KEY[2]~input_o\ $end
$var wire 1 ?% \ALT_INV_SW[8]~input_o\ $end
$var wire 1 @% \ALT_INV_KEY[1]~input_o\ $end
$var wire 1 A% \ALT_INV_KEY[3]~input_o\ $end
$var wire 1 B% \ALT_INV_SW[9]~input_o\ $end
$var wire 1 C% \ALT_INV_KEY[0]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0"
0p
1q
xr
1s
1t
1u
1v
1w
1x
xy
0z
xj!
xk!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
1'"
0("
0)"
0*"
0+"
0,"
0-"
1."
0/"
00"
01"
02"
03"
04"
15"
06"
07"
08"
09"
0:"
0;"
1<"
0="
0>"
0?"
0@"
0A"
0B"
1C"
0D"
0E"
0F"
0G"
0H"
0I"
1J"
0K"
xL"
1M"
0N"
1O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
1`"
0a"
0b"
1c"
0d"
0e"
1f"
1g"
1h"
0i"
0j"
0k"
0l"
1m"
1n"
1o"
1p"
0q"
1r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
1|"
0}"
1~"
0!#
0"#
0##
0$#
1%#
1&#
1'#
1(#
0)#
0*#
0+#
0,#
1-#
0.#
1/#
00#
01#
12#
03#
04#
05#
06#
17#
08#
09#
0:#
0;#
0<#
1=#
0>#
0?#
0@#
0A#
1B#
0C#
0D#
0E#
1F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
1U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
1]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
1e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
1m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
1v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
1~#
1J$
1K$
1L$
0M$
1N$
0O$
1P$
1Q$
1R$
1S$
1T$
1U$
0V$
1W$
1X$
1Y$
1Z$
1[$
1\$
1]$
0^$
1_$
0`$
0a$
0b$
1{$
1|$
1(%
1)%
1*%
1+%
1,%
1-%
1.%
1/%
10%
11%
12%
13%
04%
15%
16%
17%
18%
19%
1:%
0;%
1<%
1=%
1>%
1?%
0@%
0A%
0B%
1C%
xM
xN
1O
0P
1Q
0R
1f
0g
0h
0i
0j
0k
0l
0m
1n
0o
x{
x|
1}
0~
1!!
0"!
1#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
1+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
1@!
0A!
0B!
0C!
0D!
0E!
0F!
1G!
0H!
0I!
0J!
0K!
0L!
0M!
1N!
0O!
0P!
0Q!
0R!
0S!
0T!
1U!
0V!
0W!
0X!
0Y!
0Z!
0[!
1\!
0]!
0^!
0_!
0`!
0a!
0b!
1c!
0d!
0e!
0f!
0g!
0h!
0i!
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
1c$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
1k$
1l$
1m$
1n$
1o$
1p$
1q$
1r$
1s$
1t$
1u$
1v$
1w$
1x$
1y$
1z$
1}$
1~$
1!%
1"%
1#%
1$%
1%%
1&%
1'%
1#
0$
0%
0&
0'
0(
0)
1*
0+
0,
0-
0.
0/
00
11
02
03
04
05
06
07
18
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
0E
1F
0G
0H
0I
0J
0K
0L
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
$end
#10000
1R
1"!
1K"
0C%
0M"
0O"
#20000
0R
0"!
0K"
1C%
1M"
1O"
1E$
1)#
0.%
0'%
0f"
1P"
0m"
0n"
0~"
1"#
1I#
1n#
0(#
1,#
0X$
0Z$
0[$
1^$
1V$
14%
1l!
0-#
11#
1a"
0g"
0&#
0/#
1t"
1$#
1N#
03%
15!
02#
16#
0R$
0T$
1M$
1O$
1e
1b"
1(#
07#
1<#
0=#
1A#
0B#
1E#
0F#
#30000
1R
1"!
1K"
0C%
0M"
0O"
1v"
0S$
#40000
0R
0"!
0K"
1C%
1M"
1O"
0v"
1S$
1D$
0E$
1;$
0y$
1'%
0&%
0a"
1Q"
0c"
1f"
0P"
1j"
1m"
1n"
1~"
0"#
0I#
0n#
1Q#
1T#
0U#
1X$
1Z$
1[$
0^$
0V$
0]$
04%
1b$
13%
0l!
1m!
1a"
0Q"
1R"
0b"
1g"
1k"
0t"
0N#
02%
03%
05!
14!
0R"
1T$
0Y$
0e
1d
0'"
1&"
1#"
1b"
1S"
12%
0@!
1A!
1D!
0S"
1'
1$
0#
#50000
1R
1"!
1K"
0C%
0M"
0O"
#60000
0R
0"!
0K"
1C%
1M"
1O"
1E$
0)#
1.%
0'%
0f"
1P"
0m"
0n"
0~"
1I#
1n#
0(#
0X$
0Z$
1^$
1V$
14%
1l!
0a"
1Q"
0g"
1t"
1V#
13%
15!
1R"
0T$
1e
0b"
02%
1S"
#70000
1R
1"!
1K"
0C%
0M"
0O"
#80000
0R
0"!
0K"
1C%
1M"
1O"
1C$
0D$
0E$
1'%
1&%
0%%
0R"
1T"
1a"
0Q"
1f"
0P"
1i"
0j"
1m"
1n"
1~"
0I#
0n#
1X$
1Z$
0^$
0V$
1]$
0_$
04%
03%
12%
0l!
0m!
1n!
0a"
1R"
0T"
1U"
0S"
1b"
1g"
0k"
1{"
1q"
0t"
0V#
02%
13%
05!
04!
13!
0U"
1T$
0U$
0P$
1Y$
0e
0d
1c
0b"
1S"
1}"
0'#
1(#
0,#
1-#
01#
12#
06#
17#
0<#
1=#
0A#
1B#
0E#
1F#
#90000
1R
1"!
1K"
0C%
0M"
0O"
#100000
0R
0"!
0K"
1C%
1M"
1O"
1E$
1!#
0/%
0'%
0f"
1P"
0m"
0n"
0~"
1"#
1I#
0}"
1'#
0Z$
0[$
1^$
1V$
14%
1l!
0(#
1,#
1a"
0g"
0{"
0q"
1t"
1^#
03%
15!
0-#
11#
0T$
1U$
1P$
1e
1b"
1}"
02#
16#
07#
1<#
0=#
1A#
0B#
1E#
0F#
#110000
1R
1"!
1K"
0C%
0M"
0O"
#120000
0R
0"!
0K"
1C%
1M"
1O"
1D$
0E$
1,$
0r$
1'%
0&%
0a"
1Q"
1f"
0P"
0i"
1m"
1~"
0"#
0I#
1_#
1b#
1c#
1d#
1Z$
1[$
0V$
1_$
04%
13%
0l!
1m!
1a"
0Q"
0R"
1T"
0b"
1g"
0^#
12%
03%
05!
14!
1U"
1R"
0T"
0e
1d
14"
13"
12"
1/"
1b"
0S"
02%
0U"
1O!
1P!
1Q!
1T!
1S"
17
14
13
12
#130000
1R
1"!
1K"
0C%
0M"
0O"
1v"
0S$
1{"
0P$
0}"
#140000
0R
0"!
0K"
1C%
1M"
1O"
0v"
1S$
1E$
0{"
0'%
1P$
0f"
1P"
1i"
1j"
0m"
0~"
1"#
1I#
1n#
1}"
0X$
0Z$
0[$
1V$
0]$
0_$
14%
1l!
0a"
1Q"
0g"
0n#
1q"
0"#
1^#
1f#
13%
15!
0R"
1T"
1[$
0U$
1X$
1e
0b"
12%
0^#
1U"
0S"
#150000
1R
1"!
1K"
0C%
0M"
0O"
#160000
0R
0"!
0K"
1C%
1M"
1O"
0C$
1B$
0D$
0E$
18$
0n$
1'%
1&%
0$%
1%%
1R"
0T"
0U"
1V"
1a"
0Q"
1f"
0P"
0i"
1m"
1~"
0I#
1g#
1j#
1k#
1l#
1Z$
0V$
1_$
04%
03%
02%
0l!
0m!
1o!
0n!
0a"
0R"
1d"
1U"
0V"
1S"
1b"
1g"
1k"
0q"
1{"
0f#
01%
12%
13%
05!
04!
12!
03!
0d"
0P$
1U$
0Y$
0e
0d
0c
1b
1;"
1:"
19"
16"
0b"
0S"
1e"
11%
0}"
1V!
1W!
1X!
1[!
0e"
1>
1;
1:
19
#170000
1R
1"!
1K"
0C%
0M"
0O"
#180000
0R
0"!
0K"
1C%
1M"
1O"
1E$
0'%
0f"
1P"
0j"
1l"
0m"
0~"
1I#
1n#
0X$
0Z$
1V$
0\$
1]$
14%
1l!
1a"
0g"
0k"
0I#
0{"
1N#
1V#
1o#
03%
15!
1P$
1Z$
1Y$
1e
1b"
0N#
0V#
1}"
#190000
1R
1"!
1K"
0C%
0M"
0O"
1v"
0S$
#200000
0R
0"!
0K"
1C%
1M"
1O"
0v"
1S$
1D$
0E$
1($
0j$
1'%
0&%
0a"
1Q"
1f"
0P"
1i"
0l"
1~"
0n#
1p#
1s#
1t#
1u#
1X$
1\$
0_$
04%
13%
0l!
1m!
1a"
0Q"
1R"
0b"
1g"
1m"
0o#
02%
03%
05!
14!
0R"
0V$
0e
1d
1B"
1A"
1@"
1="
1b"
1S"
12%
1]!
1^!
1_!
1b!
0S"
1E
1B
1A
1@
#210000
1R
1"!
1K"
0C%
0M"
0O"
#220000
0R
0"!
0K"
1C%
1M"
1O"
1E$
0!#
1/%
0'%
0f"
1P"
0i"
1j"
1l"
0m"
0~"
1"#
1I#
0}"
0Z$
0[$
1V$
0\$
0]$
1_$
14%
1l!
0a"
1Q"
0g"
1n#
1k"
0"#
0I#
13%
15!
1R"
1Z$
1[$
0Y$
0X$
1e
0b"
02%
1w#
1S"
#230000
1R
1"!
1K"
0C%
0M"
0O"
#240000
0R
0"!
0K"
1C%
1M"
1O"
1C$
0D$
0E$
1'%
1&%
0%%
0R"
1T"
1a"
0Q"
1f"
0P"
1i"
0l"
1~"
0n#
1X$
1\$
0_$
04%
03%
12%
0l!
0m!
1n!
0a"
1R"
0T"
0U"
1V"
0S"
1b"
1g"
0k"
1q"
1m"
0w#
02%
13%
05!
04!
13!
1d"
1U"
0V"
0V$
0U$
1Y$
0e
0d
1c
0b"
1S"
01%
1{"
0d"
1e"
11%
0P$
1}"
0'#
0e"
1(#
0,#
1-#
01#
12#
06#
17#
0<#
1=#
0A#
1B#
0E#
1F#
#250000
1R
1"!
1K"
0C%
0M"
0O"
#260000
0R
0"!
0K"
1C%
1M"
1O"
1E$
1!#
0/%
0'%
0f"
1P"
0i"
0m"
1n"
0~"
1I#
0}"
1'#
0Z$
0^$
1V$
1_$
14%
1l!
0(#
1,#
1a"
0g"
1k"
1n#
0{"
0q"
0t"
03%
15!
0-#
11#
1T$
1U$
1P$
0X$
0Y$
1e
1b"
1J#
1}"
02#
16#
07#
1<#
0=#
1A#
0B#
1E#
0F#
#270000
1R
1"!
1K"
0C%
0M"
0O"
#280000
0R
0"!
0K"
1C%
1M"
1O"
1D$
0E$
1K#
0|$
1'%
0&%
0a"
1Q"
1f"
0P"
0j"
1l"
1m"
0n"
1~"
0I#
0n#
1X$
1Z$
1^$
0V$
0\$
1]$
04%
13%
1}!
0l!
1m!
1a"
0Q"
0R"
1T"
0b"
1g"
0k"
0m"
1t"
12%
03%
17!
05!
14!
0U"
1V"
1R"
0T"
0T$
1V$
1Y$
1T
0e
1d
1b"
0S"
02%
1U"
0V"
1d"
1S"
01%
0d"
1e"
11%
0e"
#290000
1R
1"!
1K"
0C%
0M"
0O"
1v"
0S$
#300000
0R
0"!
0K"
1C%
1M"
1O"
0v"
1S$
1E$
0!#
1/%
0'%
0f"
1P"
1i"
0l"
1n"
0~"
1n#
0}"
0X$
0^$
1\$
0_$
14%
1l!
0a"
1Q"
0g"
0n#
1"#
1I#
1q"
0t"
13%
15!
0R"
1T"
1T$
0U$
0Z$
0[$
1X$
1e
0b"
12%
0U"
1V"
0S"
1d"
01%
1e"
#310000
1R
1"!
1K"
0C%
0M"
0O"
#320000
0R
0"!
0K"
1C%
1M"
1O"
0C$
0B$
0D$
1A$
0E$
1'%
0#%
1&%
1$%
1%%
1R"
0T"
1U"
0V"
1a"
0Q"
1c"
0d"
1W"
0h"
1f"
0P"
0i"
0"#
0I#
1Z$
1[$
1_$
04%
1`$
11%
0b$
03%
02%
0l!
1p!
0m!
0o!
0n!
0a"
1X"
0R"
1d"
0W"
0U"
0e"
0q"
0$#
01%
12%
00%
13%
05!
11!
04!
02!
03!
0X"
1R$
1U$
0e
0d
0c
0b
1a
10%
#330000
1R
1"!
1K"
0C%
0M"
0O"
#340000
0R
0"!
0K"
1C%
1M"
1O"
0A$
1#%
0d"
1e"
1g"
1h"
1m"
1~"
0V$
0`$
11%
0p!
0e"
1&#
1/#
01!
0M$
0O$
0a
1(#
0,#
1-#
01#
12#
06#
17#
0<#
1=#
0A#
1B#
0E#
1F#
#350000
1R
1"!
1K"
0C%
0M"
0O"
#360000
0R
0"!
0K"
1C%
1M"
1O"
1E$
1)#
0.%
0'%
0f"
1P"
0m"
0n"
0~"
1"#
1I#
1n#
0(#
1,#
0X$
0Z$
0[$
1^$
1V$
14%
1l!
0-#
11#
1a"
0g"
0&#
0/#
1t"
1$#
1N#
03%
15!
02#
16#
0R$
0T$
1M$
1O$
1e
1b"
1(#
07#
1<#
0=#
1A#
0B#
1E#
0F#
#370000
1R
1"!
1K"
0C%
0M"
0O"
1v"
0S$
#380000
0R
0"!
0K"
1C%
1M"
1O"
0v"
1S$
1D$
0E$
1'%
0&%
0a"
1Q"
0c"
1f"
0P"
1j"
1m"
1n"
1~"
0"#
0I#
0n#
1X$
1Z$
1[$
0^$
0V$
0]$
04%
1b$
13%
0l!
1m!
1a"
0Q"
1R"
0b"
1g"
1k"
0t"
0N#
02%
03%
05!
14!
0R"
1T$
0Y$
0e
1d
1b"
1S"
12%
0S"
#390000
1R
1"!
1K"
0C%
0M"
0O"
#400000
0R
0"!
0K"
1C%
1M"
1O"
1E$
0)#
1.%
0'%
0f"
1P"
0m"
0n"
0~"
1I#
1n#
0(#
0X$
0Z$
1^$
1V$
14%
1l!
0a"
1Q"
0g"
1t"
1V#
13%
15!
1R"
0T$
1e
0b"
02%
1S"
#410000
1R
1"!
1K"
0C%
0M"
0O"
#420000
0R
0"!
0K"
1C%
1M"
1O"
1C$
0D$
0E$
1'%
1&%
0%%
0R"
1T"
1a"
0Q"
1f"
0P"
1i"
0j"
1m"
1n"
1~"
0I#
0n#
1X$
1Z$
0^$
0V$
1]$
0_$
04%
03%
12%
0l!
0m!
1n!
0a"
1R"
0T"
1U"
0S"
1b"
1g"
0k"
1{"
1q"
0t"
0V#
02%
13%
05!
04!
13!
0U"
1T$
0U$
0P$
1Y$
0e
0d
1c
0b"
1S"
1}"
0'#
1(#
0,#
1-#
01#
12#
06#
17#
0<#
1=#
0A#
1B#
0E#
1F#
#430000
1R
1"!
1K"
0C%
0M"
0O"
#440000
0R
0"!
0K"
1C%
1M"
1O"
1E$
1!#
0/%
0'%
0f"
1P"
0m"
0n"
0~"
1"#
1I#
0}"
1'#
0Z$
0[$
1^$
1V$
14%
1l!
0(#
1,#
1a"
0g"
0{"
0q"
1t"
1^#
03%
15!
0-#
11#
0T$
1U$
1P$
1e
1b"
1}"
02#
16#
07#
1<#
0=#
1A#
0B#
1E#
0F#
#450000
1R
1"!
1K"
0C%
0M"
0O"
#460000
0R
0"!
0K"
1C%
1M"
1O"
1D$
0E$
1'%
0&%
0a"
1Q"
1f"
0P"
0i"
1m"
1~"
0"#
0I#
1Z$
1[$
0V$
1_$
04%
13%
0l!
1m!
1a"
0Q"
0R"
1T"
0b"
1g"
0^#
12%
03%
05!
14!
1U"
1R"
0T"
0e
1d
1b"
0S"
02%
0U"
1S"
#470000
1R
1"!
1K"
0C%
0M"
0O"
1v"
0S$
1{"
0P$
0}"
#480000
0R
0"!
0K"
1C%
1M"
1O"
0v"
1S$
1E$
0{"
0'%
1P$
0f"
1P"
1i"
1j"
0m"
0~"
1"#
1I#
1n#
1}"
0X$
0Z$
0[$
1V$
0]$
0_$
14%
1l!
0a"
1Q"
0g"
0n#
1q"
0"#
1^#
1f#
13%
15!
0R"
1T"
1[$
0U$
1X$
1e
0b"
12%
0^#
1U"
0S"
#490000
1R
1"!
1K"
0C%
0M"
0O"
#500000
0R
0"!
0K"
1C%
1M"
1O"
0C$
1B$
0D$
0E$
1'%
1&%
0$%
1%%
1R"
0T"
0U"
1V"
1a"
0Q"
1f"
0P"
0i"
1m"
1~"
0I#
1Z$
0V$
1_$
04%
03%
02%
0l!
0m!
1o!
0n!
0a"
0R"
1d"
1U"
0V"
1S"
1b"
1g"
1k"
0q"
1{"
0f#
01%
12%
13%
05!
04!
12!
03!
0d"
0P$
1U$
0Y$
0e
0d
0c
1b
0b"
0S"
1e"
11%
0}"
0e"
#510000
1R
1"!
1K"
0C%
0M"
0O"
#520000
0R
0"!
0K"
1C%
1M"
1O"
1E$
0'%
0f"
1P"
0j"
1l"
0m"
0~"
1I#
1n#
0X$
0Z$
1V$
0\$
1]$
14%
1l!
1a"
0g"
0k"
0I#
0{"
1N#
1V#
1o#
03%
15!
1P$
1Z$
1Y$
1e
1b"
0N#
0V#
1}"
#530000
1R
1"!
1K"
0C%
0M"
0O"
1v"
0S$
#540000
0R
0"!
0K"
1C%
1M"
1O"
0v"
1S$
1D$
0E$
1'%
0&%
0a"
1Q"
1f"
0P"
1i"
0l"
1~"
0n#
1X$
1\$
0_$
04%
13%
0l!
1m!
1a"
0Q"
1R"
0b"
1g"
1m"
0o#
02%
03%
05!
14!
0R"
0V$
0e
1d
1b"
1S"
12%
0S"
#550000
1R
1"!
1K"
0C%
0M"
0O"
#560000
0R
0"!
0K"
1C%
1M"
1O"
1E$
0!#
1/%
0'%
0f"
1P"
0i"
1j"
1l"
0m"
0~"
1"#
1I#
0}"
0Z$
0[$
1V$
0\$
0]$
1_$
14%
1l!
0a"
1Q"
0g"
1n#
1k"
0"#
0I#
13%
15!
1R"
1Z$
1[$
0Y$
0X$
1e
0b"
02%
1w#
1S"
#570000
1R
1"!
1K"
0C%
0M"
0O"
#580000
0R
0"!
0K"
1C%
1M"
1O"
1C$
0D$
0E$
1'%
1&%
0%%
0R"
1T"
1a"
0Q"
1f"
0P"
1i"
0l"
1~"
0n#
1X$
1\$
0_$
04%
03%
12%
0l!
0m!
1n!
0a"
1R"
0T"
0U"
1V"
0S"
1b"
1g"
0k"
1q"
1m"
0w#
02%
13%
05!
04!
13!
1d"
1U"
0V"
0V$
0U$
1Y$
0e
0d
1c
0b"
1S"
01%
1{"
0d"
1e"
11%
0P$
1}"
0'#
0e"
1(#
0,#
1-#
01#
12#
06#
17#
0<#
1=#
0A#
1B#
0E#
1F#
#590000
1R
1"!
1K"
0C%
0M"
0O"
#600000
0R
0"!
0K"
1C%
1M"
1O"
1E$
1!#
0/%
0'%
0f"
1P"
0i"
0m"
1n"
0~"
1I#
0}"
1'#
0Z$
0^$
1V$
1_$
14%
1l!
0(#
1,#
1a"
0g"
1k"
1n#
0{"
0q"
0t"
03%
15!
0-#
11#
1T$
1U$
1P$
0X$
0Y$
1e
1b"
1}"
02#
16#
07#
1<#
0=#
1A#
0B#
1E#
0F#
#610000
1R
1"!
1K"
0C%
0M"
0O"
#620000
0R
0"!
0K"
1C%
1M"
1O"
1D$
0E$
1'%
0&%
0a"
1Q"
1f"
0P"
0j"
1l"
1m"
0n"
1~"
0I#
0n#
1X$
1Z$
1^$
0V$
0\$
1]$
04%
13%
0l!
1m!
1a"
0Q"
0R"
1T"
0b"
1g"
0k"
0m"
1t"
12%
03%
05!
14!
0U"
1V"
1R"
0T"
0T$
1V$
1Y$
0e
1d
1b"
0S"
02%
1U"
0V"
1d"
1S"
01%
0d"
1e"
11%
0e"
#630000
1R
1"!
1K"
0C%
0M"
0O"
1v"
0S$
#640000
0R
0"!
0K"
1C%
1M"
1O"
0v"
1S$
1E$
0!#
1/%
0'%
0f"
1P"
1i"
0l"
1n"
0~"
1n#
0}"
0X$
0^$
1\$
0_$
14%
1l!
0a"
1Q"
0g"
0n#
1"#
1I#
1q"
0t"
13%
15!
0R"
1T"
1T$
0U$
0Z$
0[$
1X$
1e
0b"
12%
0U"
1V"
0S"
1d"
01%
1e"
#650000
1R
1"!
1K"
0C%
0M"
0O"
#660000
0R
0"!
0K"
1C%
1M"
1O"
0C$
0B$
0D$
1A$
0E$
1'%
0#%
1&%
1$%
1%%
1R"
0T"
1U"
0V"
1a"
0Q"
1c"
0d"
1W"
0h"
1f"
0P"
0i"
0"#
0I#
1Z$
1[$
1_$
04%
1`$
11%
0b$
03%
02%
0l!
1p!
0m!
0o!
0n!
0a"
1X"
0R"
1d"
0W"
0U"
0e"
0q"
0$#
01%
12%
00%
13%
05!
11!
04!
02!
03!
0X"
1R$
1U$
0e
0d
0c
0b
1a
10%
#670000
1R
1"!
1K"
0C%
0M"
0O"
#680000
0R
0"!
0K"
1C%
1M"
1O"
0A$
1#%
0d"
1e"
1g"
1h"
1m"
1~"
0V$
0`$
11%
0p!
0e"
1&#
1/#
01!
0M$
0O$
0a
1(#
0,#
1-#
01#
12#
06#
17#
0<#
1=#
0A#
1B#
0E#
1F#
#690000
1R
1"!
1K"
0C%
0M"
0O"
#700000
0R
0"!
0K"
1C%
1M"
1O"
1E$
1)#
0.%
0'%
0f"
1P"
0m"
0n"
0~"
1"#
1I#
1n#
0(#
1,#
0X$
0Z$
0[$
1^$
1V$
14%
1l!
0-#
11#
1a"
0g"
0&#
0/#
1t"
1$#
1N#
03%
15!
02#
16#
0R$
0T$
1M$
1O$
1e
1b"
1(#
07#
1<#
0=#
1A#
0B#
1E#
0F#
#710000
1R
1"!
1K"
0C%
0M"
0O"
1v"
0S$
#720000
0R
0"!
0K"
1C%
1M"
1O"
0v"
1S$
1D$
0E$
1'%
0&%
0a"
1Q"
0c"
1f"
0P"
1j"
1m"
1n"
1~"
0"#
0I#
0n#
1X$
1Z$
1[$
0^$
0V$
0]$
04%
1b$
13%
0l!
1m!
1a"
0Q"
1R"
0b"
1g"
1k"
0t"
0N#
02%
03%
05!
14!
0R"
1T$
0Y$
0e
1d
1b"
1S"
12%
0S"
#730000
1R
1"!
1K"
0C%
0M"
0O"
#740000
0R
0"!
0K"
1C%
1M"
1O"
1E$
0)#
1.%
0'%
0f"
1P"
0m"
0n"
0~"
1I#
1n#
0(#
0X$
0Z$
1^$
1V$
14%
1l!
0a"
1Q"
0g"
1t"
1V#
13%
15!
1R"
0T$
1e
0b"
02%
1S"
#750000
1R
1"!
1K"
0C%
0M"
0O"
#760000
0R
0"!
0K"
1C%
1M"
1O"
1C$
0D$
0E$
1'%
1&%
0%%
0R"
1T"
1a"
0Q"
1f"
0P"
1i"
0j"
1m"
1n"
1~"
0I#
0n#
1X$
1Z$
0^$
0V$
1]$
0_$
04%
03%
12%
0l!
0m!
1n!
0a"
1R"
0T"
1U"
0S"
1b"
1g"
0k"
1{"
1q"
0t"
0V#
02%
13%
05!
04!
13!
0U"
1T$
0U$
0P$
1Y$
0e
0d
1c
0b"
1S"
1}"
0'#
1(#
0,#
1-#
01#
12#
06#
17#
0<#
1=#
0A#
1B#
0E#
1F#
#770000
1R
1"!
1K"
0C%
0M"
0O"
#780000
0R
0"!
0K"
1C%
1M"
1O"
1E$
1!#
0/%
0'%
0f"
1P"
0m"
0n"
0~"
1"#
1I#
0}"
1'#
0Z$
0[$
1^$
1V$
14%
1l!
0(#
1,#
1a"
0g"
0{"
0q"
1t"
1^#
03%
15!
0-#
11#
0T$
1U$
1P$
1e
1b"
1}"
02#
16#
07#
1<#
0=#
1A#
0B#
1E#
0F#
#790000
1R
1"!
1K"
0C%
0M"
0O"
#800000
0R
0"!
0K"
1C%
1M"
1O"
1D$
0E$
1'%
0&%
0a"
1Q"
1f"
0P"
0i"
1m"
1~"
0"#
0I#
1Z$
1[$
0V$
1_$
04%
13%
0l!
1m!
1a"
0Q"
0R"
1T"
0b"
1g"
0^#
12%
03%
05!
14!
1U"
1R"
0T"
0e
1d
1b"
0S"
02%
0U"
1S"
#810000
1R
1"!
1K"
0C%
0M"
0O"
1v"
0S$
1{"
0P$
0}"
#820000
0R
0"!
0K"
1C%
1M"
1O"
0v"
1S$
1E$
0{"
0'%
1P$
0f"
1P"
1i"
1j"
0m"
0~"
1"#
1I#
1n#
1}"
0X$
0Z$
0[$
1V$
0]$
0_$
14%
1l!
0a"
1Q"
0g"
0n#
1q"
0"#
1^#
1f#
13%
15!
0R"
1T"
1[$
0U$
1X$
1e
0b"
12%
0^#
1U"
0S"
#830000
1R
1"!
1K"
0C%
0M"
0O"
#840000
0R
0"!
0K"
1C%
1M"
1O"
0C$
1B$
0D$
0E$
1'%
1&%
0$%
1%%
1R"
0T"
0U"
1V"
1a"
0Q"
1f"
0P"
0i"
1m"
1~"
0I#
1Z$
0V$
1_$
04%
03%
02%
0l!
0m!
1o!
0n!
0a"
0R"
1d"
1U"
0V"
1S"
1b"
1g"
1k"
0q"
1{"
0f#
01%
12%
13%
05!
04!
12!
03!
0d"
0P$
1U$
0Y$
0e
0d
0c
1b
0b"
0S"
1e"
11%
0}"
0e"
#850000
1R
1"!
1K"
0C%
0M"
0O"
#860000
0R
0"!
0K"
1C%
1M"
1O"
1E$
0'%
0f"
1P"
0j"
1l"
0m"
0~"
1I#
1n#
0X$
0Z$
1V$
0\$
1]$
14%
1l!
1a"
0g"
0k"
0I#
0{"
1N#
1V#
1o#
03%
15!
1P$
1Z$
1Y$
1e
1b"
0N#
0V#
1}"
#870000
1R
1"!
1K"
0C%
0M"
0O"
1v"
0S$
#880000
0R
0"!
0K"
1C%
1M"
1O"
0v"
1S$
1D$
0E$
1'%
0&%
0a"
1Q"
1f"
0P"
1i"
0l"
1~"
0n#
1X$
1\$
0_$
04%
13%
0l!
1m!
1a"
0Q"
1R"
0b"
1g"
1m"
0o#
02%
03%
05!
14!
0R"
0V$
0e
1d
1b"
1S"
12%
0S"
#890000
1R
1"!
1K"
0C%
0M"
0O"
#900000
0R
0"!
0K"
1C%
1M"
1O"
1E$
0!#
1/%
0'%
0f"
1P"
0i"
1j"
1l"
0m"
0~"
1"#
1I#
0}"
0Z$
0[$
1V$
0\$
0]$
1_$
14%
1l!
0a"
1Q"
0g"
1n#
1k"
0"#
0I#
13%
15!
1R"
1Z$
1[$
0Y$
0X$
1e
0b"
02%
1w#
1S"
#910000
1R
1"!
1K"
0C%
0M"
0O"
#920000
0R
0"!
0K"
1C%
1M"
1O"
1C$
0D$
0E$
1'%
1&%
0%%
0R"
1T"
1a"
0Q"
1f"
0P"
1i"
0l"
1~"
0n#
1X$
1\$
0_$
04%
03%
12%
0l!
0m!
1n!
0a"
1R"
0T"
0U"
1V"
0S"
1b"
1g"
0k"
1q"
1m"
0w#
02%
13%
05!
04!
13!
1d"
1U"
0V"
0V$
0U$
1Y$
0e
0d
1c
0b"
1S"
01%
1{"
0d"
1e"
11%
0P$
1}"
0'#
0e"
1(#
0,#
1-#
01#
12#
06#
17#
0<#
1=#
0A#
1B#
0E#
1F#
#930000
1R
1"!
1K"
0C%
0M"
0O"
#940000
0R
0"!
0K"
1C%
1M"
1O"
1E$
1!#
0/%
0'%
0f"
1P"
0i"
0m"
1n"
0~"
1I#
0}"
1'#
0Z$
0^$
1V$
1_$
14%
1l!
0(#
1,#
1a"
0g"
1k"
1n#
0{"
0q"
0t"
03%
15!
0-#
11#
1T$
1U$
1P$
0X$
0Y$
1e
1b"
1}"
02#
16#
07#
1<#
0=#
1A#
0B#
1E#
0F#
#950000
1R
1"!
1K"
0C%
0M"
0O"
#960000
0R
0"!
0K"
1C%
1M"
1O"
1D$
0E$
1'%
0&%
0a"
1Q"
1f"
0P"
0j"
1l"
1m"
0n"
1~"
0I#
0n#
1X$
1Z$
1^$
0V$
0\$
1]$
04%
13%
0l!
1m!
1a"
0Q"
0R"
1T"
0b"
1g"
0k"
0m"
1t"
12%
03%
05!
14!
0U"
1V"
1R"
0T"
0T$
1V$
1Y$
0e
1d
1b"
0S"
02%
1U"
0V"
1d"
1S"
01%
0d"
1e"
11%
0e"
#970000
1R
1"!
1K"
0C%
0M"
0O"
1v"
0S$
#980000
0R
0"!
0K"
1C%
1M"
1O"
0v"
1S$
1E$
0!#
1/%
0'%
0f"
1P"
1i"
0l"
1n"
0~"
1n#
0}"
0X$
0^$
1\$
0_$
14%
1l!
0a"
1Q"
0g"
0n#
1"#
1I#
1q"
0t"
13%
15!
0R"
1T"
1T$
0U$
0Z$
0[$
1X$
1e
0b"
12%
0U"
1V"
0S"
1d"
01%
1e"
#990000
1R
1"!
1K"
0C%
0M"
0O"
#1000000
