--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/troy/ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml counter.twx counter.ncd -o counter.twr counter.pcf

Design file:              counter.ncd
Physical constraint file: counter.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 193 paths analyzed, 70 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.509ns.
--------------------------------------------------------------------------------

Paths for end point anodes_0 (SLICE_X13Y37.A3), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_15 (FF)
  Destination:          anodes_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.467ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.147 - 0.154)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_15 to anodes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.DQ      Tcko                  0.447   counter<15>
                                                       counter_15
    SLICE_X12Y34.D3      net (fanout=2)        0.842   counter<15>
    SLICE_X12Y34.D       Tilo                  0.203   anode_clk<15>
                                                       anode_clk<15>1
    SLICE_X13Y37.A3      net (fanout=3)        0.653   anode_clk<15>
    SLICE_X13Y37.CLK     Tas                   0.322   anodes_2
                                                       anodes_0_rstpot
                                                       anodes_0
    -------------------------------------------------  ---------------------------
    Total                                      2.467ns (0.972ns logic, 1.495ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          anodes_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.274ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.147 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1 to anodes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.BQ      Tcko                  0.447   counter<3>
                                                       counter_1
    SLICE_X12Y34.D1      net (fanout=2)        0.649   counter<1>
    SLICE_X12Y34.D       Tilo                  0.203   anode_clk<15>
                                                       anode_clk<15>1
    SLICE_X13Y37.A3      net (fanout=3)        0.653   anode_clk<15>
    SLICE_X13Y37.CLK     Tas                   0.322   anodes_2
                                                       anodes_0_rstpot
                                                       anodes_0
    -------------------------------------------------  ---------------------------
    Total                                      2.274ns (0.972ns logic, 1.302ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_2 (FF)
  Destination:          anodes_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.254ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.147 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_2 to anodes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.CQ      Tcko                  0.447   counter<3>
                                                       counter_2
    SLICE_X12Y34.D2      net (fanout=2)        0.629   counter<2>
    SLICE_X12Y34.D       Tilo                  0.203   anode_clk<15>
                                                       anode_clk<15>1
    SLICE_X13Y37.A3      net (fanout=3)        0.653   anode_clk<15>
    SLICE_X13Y37.CLK     Tas                   0.322   anodes_2
                                                       anodes_0_rstpot
                                                       anodes_0
    -------------------------------------------------  ---------------------------
    Total                                      2.254ns (0.972ns logic, 1.282ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point anodes_2 (SLICE_X13Y37.D1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               anodes_0 (FF)
  Destination:          anodes_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.452ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: anodes_0 to anodes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.AQ      Tcko                  0.391   anodes_2
                                                       anodes_0
    SLICE_X14Y38.A2      net (fanout=5)        0.761   anodes_0
    SLICE_X14Y38.A       Tilo                  0.205   N12
                                                       anode_clk<15>3_SW2
    SLICE_X13Y37.D1      net (fanout=1)        0.773   N12
    SLICE_X13Y37.CLK     Tas                   0.322   anodes_2
                                                       anodes_2_rstpot
                                                       anodes_2
    -------------------------------------------------  ---------------------------
    Total                                      2.452ns (0.918ns logic, 1.534ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_12 (FF)
  Destination:          anodes_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.397ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.147 - 0.154)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_12 to anodes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.AQ      Tcko                  0.447   counter<15>
                                                       counter_12
    SLICE_X14Y38.A1      net (fanout=4)        0.650   counter<12>
    SLICE_X14Y38.A       Tilo                  0.205   N12
                                                       anode_clk<15>3_SW2
    SLICE_X13Y37.D1      net (fanout=1)        0.773   N12
    SLICE_X13Y37.CLK     Tas                   0.322   anodes_2
                                                       anodes_2_rstpot
                                                       anodes_2
    -------------------------------------------------  ---------------------------
    Total                                      2.397ns (0.974ns logic, 1.423ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_11 (FF)
  Destination:          anodes_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.208ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.147 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_11 to anodes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.DQ      Tcko                  0.447   counter<11>
                                                       counter_11
    SLICE_X14Y38.A4      net (fanout=4)        0.461   counter<11>
    SLICE_X14Y38.A       Tilo                  0.205   N12
                                                       anode_clk<15>3_SW2
    SLICE_X13Y37.D1      net (fanout=1)        0.773   N12
    SLICE_X13Y37.CLK     Tas                   0.322   anodes_2
                                                       anodes_2_rstpot
                                                       anodes_2
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (0.974ns logic, 1.234ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point anodes_1 (SLICE_X13Y37.C6), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_15 (FF)
  Destination:          anodes_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.294ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.147 - 0.154)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_15 to anodes_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.DQ      Tcko                  0.447   counter<15>
                                                       counter_15
    SLICE_X12Y34.D3      net (fanout=2)        0.842   counter<15>
    SLICE_X12Y34.D       Tilo                  0.203   anode_clk<15>
                                                       anode_clk<15>1
    SLICE_X13Y37.C6      net (fanout=3)        0.480   anode_clk<15>
    SLICE_X13Y37.CLK     Tas                   0.322   anodes_2
                                                       anodes_1_rstpot
                                                       anodes_1
    -------------------------------------------------  ---------------------------
    Total                                      2.294ns (0.972ns logic, 1.322ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          anodes_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.101ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.147 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_1 to anodes_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.BQ      Tcko                  0.447   counter<3>
                                                       counter_1
    SLICE_X12Y34.D1      net (fanout=2)        0.649   counter<1>
    SLICE_X12Y34.D       Tilo                  0.203   anode_clk<15>
                                                       anode_clk<15>1
    SLICE_X13Y37.C6      net (fanout=3)        0.480   anode_clk<15>
    SLICE_X13Y37.CLK     Tas                   0.322   anodes_2
                                                       anodes_1_rstpot
                                                       anodes_1
    -------------------------------------------------  ---------------------------
    Total                                      2.101ns (0.972ns logic, 1.129ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_2 (FF)
  Destination:          anodes_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.081ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.147 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_2 to anodes_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.CQ      Tcko                  0.447   counter<3>
                                                       counter_2
    SLICE_X12Y34.D2      net (fanout=2)        0.629   counter<2>
    SLICE_X12Y34.D       Tilo                  0.203   anode_clk<15>
                                                       anode_clk<15>1
    SLICE_X13Y37.C6      net (fanout=3)        0.480   anode_clk<15>
    SLICE_X13Y37.CLK     Tas                   0.322   anodes_2
                                                       anodes_1_rstpot
                                                       anodes_1
    -------------------------------------------------  ---------------------------
    Total                                      2.081ns (0.972ns logic, 1.109ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point anodes_0 (SLICE_X13Y37.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               anodes_0 (FF)
  Destination:          anodes_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: anodes_0 to anodes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.AQ      Tcko                  0.198   anodes_2
                                                       anodes_0
    SLICE_X13Y37.A6      net (fanout=5)        0.031   anodes_0
    SLICE_X13Y37.CLK     Tah         (-Th)    -0.215   anodes_2
                                                       anodes_0_rstpot
                                                       anodes_0
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point counter_15 (SLICE_X12Y38.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_15 (FF)
  Destination:          counter_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.520ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_15 to counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.DQ      Tcko                  0.234   counter<15>
                                                       counter_15
    SLICE_X12Y38.D6      net (fanout=2)        0.022   counter<15>
    SLICE_X12Y38.CLK     Tah         (-Th)    -0.264   counter<15>
                                                       counter<15>_rt
                                                       Mcount_counter_xor<15>
                                                       counter_15
    -------------------------------------------------  ---------------------------
    Total                                      0.520ns (0.498ns logic, 0.022ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Paths for end point counter_1 (SLICE_X12Y35.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_1 (FF)
  Destination:          counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_1 to counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.BQ      Tcko                  0.234   counter<3>
                                                       counter_1
    SLICE_X12Y35.B5      net (fanout=2)        0.063   counter<1>
    SLICE_X12Y35.CLK     Tah         (-Th)    -0.237   counter<3>
                                                       counter<1>_rt
                                                       Mcount_counter_cy<3>
                                                       counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.534ns (0.471ns logic, 0.063ns route)
                                                       (88.2% logic, 11.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: counter<3>/CLK
  Logical resource: counter_0/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: counter<3>/CLK
  Logical resource: counter_1/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.509|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 193 paths, 0 nets, and 67 connections

Design statistics:
   Minimum period:   2.509ns{1}   (Maximum frequency: 398.565MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 23 20:05:21 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



