

================================================================
== Vitis HLS Report for 'streamtoparallelwithburst'
================================================================
* Date:           Fri May 24 01:07:42 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_userdma.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                               |                                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                           |                       Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_27_2_fu_117  |streamtoparallelwithburst_Pipeline_VITIS_LOOP_27_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    294|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     355|    507|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    124|    -|
|Register         |        -|    -|     249|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     604|    925|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |                            Instance                           |                       Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_27_2_fu_117  |streamtoparallelwithburst_Pipeline_VITIS_LOOP_27_2  |        0|   0|  355|  507|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                          |                                                    |        0|   0|  355|  507|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln45_fu_251_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln46_fu_233_p2               |         +|   0|  0|  43|          36|          15|
    |final_s2m_len_V_3_fu_203_p2      |         +|   0|  0|  39|          32|          32|
    |icmp_fu_172_p2                   |      icmp|   0|  0|  14|          22|           1|
    |icmp_ln1065_fu_228_p2            |      icmp|   0|  0|  18|          32|          11|
    |icmp_ln1073_fu_256_p2            |      icmp|   0|  0|  18|          32|          32|
    |out_sts_fu_268_p2                |      icmp|   0|  0|  18|          32|          32|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |brmerge_fu_178_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln11_cast_cast_fu_138_p3  |    select|   0|  0|  12|           1|          11|
    |select_ln45_fu_239_p3            |    select|   0|  0|  36|           1|          36|
    |shl_ln32_fu_197_p2               |       shl|   0|  0|  17|           4|           8|
    |xor_ln27_fu_187_p2               |       xor|   0|  0|   4|           3|           4|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 294|         261|         248|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |final_s2m_len_V_fu_88    |   9|          2|   32|         64|
    |inbuf_read               |   9|          2|    1|          2|
    |incount25_blk_n          |   9|          2|    1|          2|
    |kernel_mode_blk_n        |   9|          2|    1|          2|
    |m_axi_gmem0_AWVALID      |   9|          2|    1|          2|
    |m_axi_gmem0_BREADY       |   9|          2|    1|          2|
    |m_axi_gmem0_WVALID       |   9|          2|    1|          2|
    |out_memory_assign_fu_84  |   9|          2|   64|        128|
    |out_memory_blk_n         |   9|          2|    1|          2|
    |s2m_buf_sts              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 124|         27|  106|        215|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln45_reg_335                                                            |  64|   0|   64|          0|
    |ap_CS_fsm                                                                   |   4|   0|    4|          0|
    |ap_done_reg                                                                 |   1|   0|    1|          0|
    |brmerge_reg_307                                                             |   1|   0|    1|          0|
    |final_s2m_len_V_3_reg_322                                                   |  32|   0|   32|          0|
    |final_s2m_len_V_fu_88                                                       |  32|   0|   32|          0|
    |grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_27_2_fu_117_ap_start_reg  |   1|   0|    1|          0|
    |out_memory_assign_fu_84                                                     |  64|   0|   64|          0|
    |s2m_buf_sts_preg                                                            |   1|   0|    1|          0|
    |select_ln11_cast_cast_reg_292                                               |   2|   0|   32|         30|
    |shl_ln32_1_reg_330                                                          |   3|   0|    6|          3|
    |shl_ln32_reg_317                                                            |   8|   0|    8|          0|
    |tmp_3_reg_301                                                               |  32|   0|   32|          0|
    |tmp_reg_287                                                                 |   1|   0|    1|          0|
    |xor_ln27_reg_312                                                            |   3|   0|    3|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 249|   0|  282|         33|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|inbuf_dout                  |   in|   33|     ap_fifo|                      inbuf|       pointer|
|inbuf_num_data_valid        |   in|    7|     ap_fifo|                      inbuf|       pointer|
|inbuf_fifo_cap              |   in|    7|     ap_fifo|                      inbuf|       pointer|
|inbuf_empty_n               |   in|    1|     ap_fifo|                      inbuf|       pointer|
|inbuf_read                  |  out|    1|     ap_fifo|                      inbuf|       pointer|
|incount25_dout              |   in|   32|     ap_fifo|                  incount25|       pointer|
|incount25_num_data_valid    |   in|    2|     ap_fifo|                  incount25|       pointer|
|incount25_fifo_cap          |   in|    2|     ap_fifo|                  incount25|       pointer|
|incount25_empty_n           |   in|    1|     ap_fifo|                  incount25|       pointer|
|incount25_read              |  out|    1|     ap_fifo|                  incount25|       pointer|
|s2m_buf_sts                 |  out|    1|      ap_vld|                s2m_buf_sts|       pointer|
|s2m_buf_sts_ap_vld          |  out|    1|      ap_vld|                s2m_buf_sts|       pointer|
|kernel_mode_dout            |   in|    2|     ap_fifo|                kernel_mode|       pointer|
|kernel_mode_num_data_valid  |   in|    2|     ap_fifo|                kernel_mode|       pointer|
|kernel_mode_fifo_cap        |   in|    2|     ap_fifo|                kernel_mode|       pointer|
|kernel_mode_empty_n         |   in|    1|     ap_fifo|                kernel_mode|       pointer|
|kernel_mode_read            |  out|    1|     ap_fifo|                kernel_mode|       pointer|
|m_axi_gmem0_AWVALID         |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWREADY         |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWADDR          |  out|   64|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWID            |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWLEN           |  out|   32|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWSIZE          |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWBURST         |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWLOCK          |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWCACHE         |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWPROT          |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWQOS           |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWREGION        |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWUSER          |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WVALID          |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WREADY          |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WDATA           |  out|   64|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WSTRB           |  out|    8|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WLAST           |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WID             |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WUSER           |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARVALID         |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARREADY         |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARADDR          |  out|   64|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARID            |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARLEN           |  out|   32|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARSIZE          |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARBURST         |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARLOCK          |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARCACHE         |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARPROT          |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARQOS           |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARREGION        |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARUSER          |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RVALID          |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RREADY          |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RDATA           |   in|   64|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RLAST           |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RID             |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RFIFONUM        |   in|    9|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RUSER           |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RRESP           |   in|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BVALID          |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BREADY          |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BRESP           |   in|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BID             |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BUSER           |   in|    1|       m_axi|                      gmem0|       pointer|
|out_memory_dout             |   in|   64|     ap_fifo|                 out_memory|       pointer|
|out_memory_num_data_valid   |   in|    3|     ap_fifo|                 out_memory|       pointer|
|out_memory_fifo_cap         |   in|    3|     ap_fifo|                 out_memory|       pointer|
|out_memory_empty_n          |   in|    1|     ap_fifo|                 out_memory|       pointer|
|out_memory_read             |  out|    1|     ap_fifo|                 out_memory|       pointer|
+----------------------------+-----+-----+------------+---------------------------+--------------+

