

================================================================
== Vitis HLS Report for 'DigitRec_Pipeline_VITIS_LOOP_254_4'
================================================================
* Date:           Tue Dec 17 15:07:00 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.346 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2002|     2002|  20.020 us|  20.020 us|  2002|  2002|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_254_4  |     2000|     2000|         2|          1|          1|  2000|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %global_results, void @empty_2, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc91"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_3 = load i11 %i" [digitrec.cpp:254]   --->   Operation 9 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.61ns)   --->   "%icmp_ln254 = icmp_eq  i11 %i_3, i11 2000" [digitrec.cpp:254]   --->   Operation 10 'icmp' 'icmp_ln254' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2000, i64 2000, i64 2000"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.73ns)   --->   "%add_ln254 = add i11 %i_3, i11 1" [digitrec.cpp:254]   --->   Operation 12 'add' 'add_ln254' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln254 = br i1 %icmp_ln254, void %for.inc91.split, void %cleanup.loopexit.exitStub" [digitrec.cpp:254]   --->   Operation 13 'br' 'br_ln254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i11 %i_3" [digitrec.cpp:254]   --->   Operation 14 'zext' 'zext_ln254' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%results_addr = getelementptr i4 %results, i64 0, i64 %zext_ln254" [digitrec.cpp:256]   --->   Operation 15 'getelementptr' 'results_addr' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (1.17ns)   --->   "%results_load = load i11 %results_addr" [digitrec.cpp:256]   --->   Operation 16 'load' 'results_load' <Predicate = (!icmp_ln254)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 2000> <RAM>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln254 = store i11 %add_ln254, i11 %i" [digitrec.cpp:254]   --->   Operation 17 'store' 'store_ln254' <Predicate = (!icmp_ln254)> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln254)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln255 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [digitrec.cpp:255]   --->   Operation 18 'specpipeline' 'specpipeline_ln255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln254 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [digitrec.cpp:254]   --->   Operation 19 'specloopname' 'specloopname_ln254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (1.17ns)   --->   "%results_load = load i11 %results_addr" [digitrec.cpp:256]   --->   Operation 20 'load' 'results_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 2000> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln256 = zext i4 %results_load" [digitrec.cpp:256]   --->   Operation 21 'zext' 'zext_ln256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%global_results_addr = getelementptr i8 %global_results, i64 0, i64 %zext_ln254" [digitrec.cpp:256]   --->   Operation 22 'getelementptr' 'global_results_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.17ns)   --->   "%store_ln256 = store i8 %zext_ln256, i11 %global_results_addr" [digitrec.cpp:256]   --->   Operation 23 'store' 'store_ln256' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2000> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln254 = br void %for.inc91" [digitrec.cpp:254]   --->   Operation 24 'br' 'br_ln254' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ global_results]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ results]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca           ) [ 010]
specinterface_ln0   (specinterface    ) [ 000]
store_ln0           (store            ) [ 000]
br_ln0              (br               ) [ 000]
i_3                 (load             ) [ 000]
icmp_ln254          (icmp             ) [ 010]
empty               (speclooptripcount) [ 000]
add_ln254           (add              ) [ 000]
br_ln254            (br               ) [ 000]
zext_ln254          (zext             ) [ 011]
results_addr        (getelementptr    ) [ 011]
store_ln254         (store            ) [ 000]
specpipeline_ln255  (specpipeline     ) [ 000]
specloopname_ln254  (specloopname     ) [ 000]
results_load        (load             ) [ 000]
zext_ln256          (zext             ) [ 000]
global_results_addr (getelementptr    ) [ 000]
store_ln256         (store            ) [ 000]
br_ln254            (br               ) [ 000]
ret_ln0             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="global_results">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_results"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="results">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="results"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="i_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="results_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="4" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="11" slack="0"/>
<pin id="42" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="results_addr/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="grp_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="11" slack="0"/>
<pin id="47" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="48" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="49" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="results_load/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="global_results_addr_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="8" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="11" slack="1"/>
<pin id="55" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="global_results_addr/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="store_ln256_access_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="11" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln256/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="store_ln0_store_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="11" slack="0"/>
<pin id="67" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="i_3_load_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="11" slack="0"/>
<pin id="71" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="icmp_ln254_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="11" slack="0"/>
<pin id="74" dir="0" index="1" bw="7" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln254/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="add_ln254_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="11" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln254/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="zext_ln254_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="11" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln254/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln254_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="11" slack="0"/>
<pin id="91" dir="0" index="1" bw="11" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln254/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="zext_ln256_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln256/2 "/>
</bind>
</comp>

<comp id="99" class="1005" name="i_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="11" slack="0"/>
<pin id="101" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="109" class="1005" name="zext_ln254_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="1"/>
<pin id="111" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln254 "/>
</bind>
</comp>

<comp id="114" class="1005" name="results_addr_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="11" slack="1"/>
<pin id="116" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="results_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="26" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="50"><net_src comp="38" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="26" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="63"><net_src comp="51" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="76"><net_src comp="69" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="69" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="87"><net_src comp="69" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="88"><net_src comp="84" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="93"><net_src comp="78" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="97"><net_src comp="45" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="102"><net_src comp="34" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="104"><net_src comp="99" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="105"><net_src comp="99" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="112"><net_src comp="84" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="117"><net_src comp="38" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="45" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: global_results | {2 }
 - Input state : 
	Port: DigitRec_Pipeline_VITIS_LOOP_254_4 : results | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_3 : 1
		icmp_ln254 : 2
		add_ln254 : 2
		br_ln254 : 3
		zext_ln254 : 2
		results_addr : 3
		results_load : 4
		store_ln254 : 3
	State 2
		zext_ln256 : 1
		store_ln256 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|    add   |  add_ln254_fu_78 |    0    |    18   |
|----------|------------------|---------|---------|
|   icmp   | icmp_ln254_fu_72 |    0    |    11   |
|----------|------------------|---------|---------|
|   zext   | zext_ln254_fu_84 |    0    |    0    |
|          | zext_ln256_fu_94 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    29   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|      i_reg_99      |   11   |
|results_addr_reg_114|   11   |
| zext_ln254_reg_109 |   64   |
+--------------------+--------+
|        Total       |   86   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_45 |  p0  |   2  |  11  |   22   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   22   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   29   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   86   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   86   |   38   |
+-----------+--------+--------+--------+
