<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - skiboot.info - hw/phys-map.c</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">hw</a> - phys-map.c<span style="font-size: 80%;"> (source / <a href="phys-map.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">skiboot.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">38</td>
            <td class="headerCovTableEntry">49</td>
            <td class="headerCovTableEntryMed">77.6 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-01-02 21:04:04</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">3</td>
            <td class="headerCovTableEntry">4</td>
            <td class="headerCovTableEntryMed">75.0 %</td>
          </tr>
          <tr>
            <td></td>
            <td></td>
            <td></td>
            <td class="headerItem">Branches:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">           Branch data     Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>                :            : // SPDX-License-Identifier: Apache-2.0 OR GPL-2.0-or-later</a>
<a name="2"><span class="lineNum">       2 </span>                :            : /*</a>
<a name="3"><span class="lineNum">       3 </span>                :            :  * Physical memory map</a>
<a name="4"><span class="lineNum">       4 </span>                :            :  *</a>
<a name="5"><span class="lineNum">       5 </span>                :            :  * Copyright 2017-2019 IBM Corp.</a>
<a name="6"><span class="lineNum">       6 </span>                :            :  */</a>
<a name="7"><span class="lineNum">       7 </span>                :            : </a>
<a name="8"><span class="lineNum">       8 </span>                :            : #include &lt;phys-map.h&gt;</a>
<a name="9"><span class="lineNum">       9 </span>                :            : #include &lt;chip.h&gt;</a>
<a name="10"><span class="lineNum">      10 </span>                :            : #include &lt;skiboot.h&gt;</a>
<a name="11"><span class="lineNum">      11 </span>                :            : #include &lt;opal-api.h&gt;</a>
<a name="12"><span class="lineNum">      12 </span>                :            : #include &lt;stack.h&gt;</a>
<a name="13"><span class="lineNum">      13 </span>                :            : #include &lt;inttypes.h&gt;</a>
<a name="14"><span class="lineNum">      14 </span>                :            : </a>
<a name="15"><span class="lineNum">      15 </span>                :            : struct phys_map_entry {</a>
<a name="16"><span class="lineNum">      16 </span>                :            :         enum phys_map_type type;</a>
<a name="17"><span class="lineNum">      17 </span>                :            :         int index;</a>
<a name="18"><span class="lineNum">      18 </span>                :            :         uint64_t addr;</a>
<a name="19"><span class="lineNum">      19 </span>                :            :         uint64_t size;</a>
<a name="20"><span class="lineNum">      20 </span>                :            : };</a>
<a name="21"><span class="lineNum">      21 </span>                :            : </a>
<a name="22"><span class="lineNum">      22 </span>                :            : struct phys_map_info {</a>
<a name="23"><span class="lineNum">      23 </span>                :            :         int chip_select_shift;</a>
<a name="24"><span class="lineNum">      24 </span>                :            :         const struct phys_map_entry *table;</a>
<a name="25"><span class="lineNum">      25 </span>                :            : };</a>
<a name="26"><span class="lineNum">      26 </span>                :            : </a>
<a name="27"><span class="lineNum">      27 </span>                :            : static const struct phys_map_info *phys_map;</a>
<a name="28"><span class="lineNum">      28 </span>                :            : </a>
<a name="29"><span class="lineNum">      29 </span>                :            : static const struct phys_map_entry phys_map_table_p10[] = {</a>
<a name="30"><span class="lineNum">      30 </span>                :            :         /* System memory upto 4TB minus GPU memory */</a>
<a name="31"><span class="lineNum">      31 </span>                :            :         { SYSTEM_MEM,      0, 0x0000000000000000ull, 0x0000034000000000ull },</a>
<a name="32"><span class="lineNum">      32 </span>                :            : </a>
<a name="33"><span class="lineNum">      33 </span>                :            :         /* Configure OpenCapi memory as before with the old chips.</a>
<a name="34"><span class="lineNum">      34 </span>                :            :          * Keep in mind that we would need to rework this by allocating</a>
<a name="35"><span class="lineNum">      35 </span>                :            :          * a new topology id.</a>
<a name="36"><span class="lineNum">      36 </span>                :            :          */</a>
<a name="37"><span class="lineNum">      37 </span>                :            :         { OCAPI_MEM,       0, 0x0002000000000000ull, 0x0000040000000000ull },</a>
<a name="38"><span class="lineNum">      38 </span>                :            :         { OCAPI_MEM,       1, 0x0002040000000000ull, 0x0000040000000000ull },</a>
<a name="39"><span class="lineNum">      39 </span>                :            : </a>
<a name="40"><span class="lineNum">      40 </span>                :            :         /* 0 TB offset @ MMIO 0x0006000000000000ull */</a>
<a name="41"><span class="lineNum">      41 </span>                :            :         { PHB5_64BIT_MMIO, 0, 0x0006000000000000ull, 0x0000004000000000ull },</a>
<a name="42"><span class="lineNum">      42 </span>                :            :         { PHB5_64BIT_MMIO, 1, 0x0006004000000000ull, 0x0000004000000000ull },</a>
<a name="43"><span class="lineNum">      43 </span>                :            :         { PHB5_64BIT_MMIO, 2, 0x0006008000000000ull, 0x0000004000000000ull },</a>
<a name="44"><span class="lineNum">      44 </span>                :            :         { PHB5_32BIT_MMIO, 0, 0x000600c000000000ull, 0x0000000080000000ull },</a>
<a name="45"><span class="lineNum">      45 </span>                :            :         { PHB5_32BIT_MMIO, 1, 0x000600c080000000ull, 0x0000000080000000ull },</a>
<a name="46"><span class="lineNum">      46 </span>                :            :         { PHB5_32BIT_MMIO, 2, 0x000600c100000000ull, 0x0000000080000000ull },</a>
<a name="47"><span class="lineNum">      47 </span>                :            :         { PHB5_32BIT_MMIO, 3, 0x000600c180000000ull, 0x0000000080000000ull },</a>
<a name="48"><span class="lineNum">      48 </span>                :            :         { PHB5_32BIT_MMIO, 4, 0x000600c200000000ull, 0x0000000080000000ull },</a>
<a name="49"><span class="lineNum">      49 </span>                :            :         { PHB5_32BIT_MMIO, 5, 0x000600c280000000ull, 0x0000000080000000ull },</a>
<a name="50"><span class="lineNum">      50 </span>                :            :         { PHB5_XIVE_ESB  , 0, 0x000600c300000000ull, 0x0000000020000000ull },</a>
<a name="51"><span class="lineNum">      51 </span>                :            :         { PHB5_XIVE_ESB  , 1, 0x000600c320000000ull, 0x0000000020000000ull },</a>
<a name="52"><span class="lineNum">      52 </span>                :            :         { PHB5_XIVE_ESB  , 2, 0x000600c340000000ull, 0x0000000020000000ull },</a>
<a name="53"><span class="lineNum">      53 </span>                :            :         { PHB5_XIVE_ESB  , 3, 0x000600c360000000ull, 0x0000000020000000ull },</a>
<a name="54"><span class="lineNum">      54 </span>                :            :         { PHB5_XIVE_ESB  , 4, 0x000600c380000000ull, 0x0000000020000000ull },</a>
<a name="55"><span class="lineNum">      55 </span>                :            :         { PHB5_XIVE_ESB  , 5, 0x000600c3a0000000ull, 0x0000000020000000ull },</a>
<a name="56"><span class="lineNum">      56 </span>                :            :         { PHB5_REG_SPC   , 0, 0x000600c3c0000000ull, 0x0000000000100000ull },</a>
<a name="57"><span class="lineNum">      57 </span>                :            :         { PHB5_REG_SPC   , 1, 0x000600c3c0100000ull, 0x0000000000100000ull },</a>
<a name="58"><span class="lineNum">      58 </span>                :            :         { PHB5_REG_SPC   , 2, 0x000600c3c0200000ull, 0x0000000000100000ull },</a>
<a name="59"><span class="lineNum">      59 </span>                :            :         { PHB5_REG_SPC   , 3, 0x000600c3c0300000ull, 0x0000000000100000ull },</a>
<a name="60"><span class="lineNum">      60 </span>                :            :         { PHB5_REG_SPC   , 4, 0x000600c3c0400000ull, 0x0000000000100000ull },</a>
<a name="61"><span class="lineNum">      61 </span>                :            :         { PHB5_REG_SPC   , 5, 0x000600c3c0500000ull, 0x0000000000100000ull },</a>
<a name="62"><span class="lineNum">      62 </span>                :            :         { RESV           , 0, 0x000600c3c0600000ull, 0x0000003c3fa00000ull },</a>
<a name="63"><span class="lineNum">      63 </span>                :            : </a>
<a name="64"><span class="lineNum">      64 </span>                :            :         /* 1 TB offset */</a>
<a name="65"><span class="lineNum">      65 </span>                :            :         { RESV           , 1, 0x0006010000000000ull, 0x0000010000000000ull },</a>
<a name="66"><span class="lineNum">      66 </span>                :            : </a>
<a name="67"><span class="lineNum">      67 </span>                :            :         /* 2 TB offset */</a>
<a name="68"><span class="lineNum">      68 </span>                :            :         { PHB5_64BIT_MMIO, 3, 0x0006020000000000ull, 0x0000004000000000ull },</a>
<a name="69"><span class="lineNum">      69 </span>                :            :         { PHB5_64BIT_MMIO, 4, 0x0006024000000000ull, 0x0000004000000000ull },</a>
<a name="70"><span class="lineNum">      70 </span>                :            :         { PHB5_64BIT_MMIO, 5, 0x0006028000000000ull, 0x0000004000000000ull },</a>
<a name="71"><span class="lineNum">      71 </span>                :            :         { RESV           , 2, 0x000602c000000000ull, 0x0000004000000000ull },</a>
<a name="72"><span class="lineNum">      72 </span>                :            : </a>
<a name="73"><span class="lineNum">      73 </span>                :            :         /* 3 TB offset */</a>
<a name="74"><span class="lineNum">      74 </span>                :            :         { LPC_BUS        , 0, 0x0006030000000000ull, 0x0000000100000000ull },</a>
<a name="75"><span class="lineNum">      75 </span>                :            :         { FSP_MMIO       , 0, 0x0006030100000000ull, 0x0000000100000000ull },</a>
<a name="76"><span class="lineNum">      76 </span>                :            :         { XIVE_IC        , 0, 0x0006030200000000ull, 0x0000000002000000ull },</a>
<a name="77"><span class="lineNum">      77 </span>                :            :         { PSIHB_ESB      , 0, 0x0006030202000000ull, 0x0000000000100000ull },</a>
<a name="78"><span class="lineNum">      78 </span>                :            :         { RESV           , 3, 0x0006030202100000ull, 0x0000000000f00000ull },</a>
<a name="79"><span class="lineNum">      79 </span>                :            :         { PSIHB_REG      , 0, 0x0006030203000000ull, 0x0000000000100000ull },</a>
<a name="80"><span class="lineNum">      80 </span>                :            :         { RESV           , 4, 0x0006030203100000ull, 0x0000000000080000ull },</a>
<a name="81"><span class="lineNum">      81 </span>                :            :         { XIVE_TM        , 0, 0x0006030203180000ull, 0x0000000000040000ull },</a>
<a name="82"><span class="lineNum">      82 </span>                :            :         { RESV           , 5, 0x00060302031c0000ull, 0x0000000000010000ull },</a>
<a name="83"><span class="lineNum">      83 </span>                :            :         { NX_RNG         , 0, 0x00060302031d0000ull, 0x0000000000010000ull },</a>
<a name="84"><span class="lineNum">      84 </span>                :            :         { RESV           , 6, 0x00060302031e0000ull, 0x0000000004e20000ull },</a>
<a name="85"><span class="lineNum">      85 </span>                :            :         { XIVE_NVC       , 0, 0x0006030208000000ull, 0x0000000008000000ull },</a>
<a name="86"><span class="lineNum">      86 </span>                :            :         { RESV           , 7, 0x0006030210000000ull, 0x00000000ee000000ull },</a>
<a name="87"><span class="lineNum">      87 </span>                :            :         { VAS_HYP_WIN    , 0, 0x00060302fe000000ull, 0x0000000002000000ull },</a>
<a name="88"><span class="lineNum">      88 </span>                :            :         { VAS_USER_WIN   , 0, 0x0006030300000000ull, 0x0000000100000000ull },</a>
<a name="89"><span class="lineNum">      89 </span>                :            : </a>
<a name="90"><span class="lineNum">      90 </span>                :            :         /* TODO: MC, OCMB */</a>
<a name="91"><span class="lineNum">      91 </span>                :            :         { RESV           , 8, 0x0006030400000000ull, 0x0000008400000000ull },</a>
<a name="92"><span class="lineNum">      92 </span>                :            :         { PAU_OCAPI_MMIO , 0, 0x0006038800000000ull, 0x0000000800000000ull },</a>
<a name="93"><span class="lineNum">      93 </span>                :            :         { PAU_OCAPI_MMIO , 1, 0x0006039000000000ull, 0x0000000800000000ull },</a>
<a name="94"><span class="lineNum">      94 </span>                :            :         { PAU_OCAPI_MMIO , 2, 0x0006039800000000ull, 0x0000000800000000ull },</a>
<a name="95"><span class="lineNum">      95 </span>                :            :         { PAU_OCAPI_MMIO , 3, 0x000603a000000000ull, 0x0000000800000000ull },</a>
<a name="96"><span class="lineNum">      96 </span>                :            :         { PAU_OCAPI_MMIO , 4, 0x000603a800000000ull, 0x0000000800000000ull },</a>
<a name="97"><span class="lineNum">      97 </span>                :            :         { PAU_OCAPI_MMIO , 5, 0x000603b000000000ull, 0x0000000800000000ull },</a>
<a name="98"><span class="lineNum">      98 </span>                :            :         { PAU_OCAPI_MMIO , 6, 0x000603b800000000ull, 0x0000000800000000ull },</a>
<a name="99"><span class="lineNum">      99 </span>                :            :         { PAU_OCAPI_MMIO , 7, 0x000603c000000000ull, 0x0000000800000000ull },</a>
<a name="100"><span class="lineNum">     100 </span>                :            :         { PAU_OCAPI_MMIO , 8, 0x000603c800000000ull, 0x0000000800000000ull },</a>
<a name="101"><span class="lineNum">     101 </span>                :            :         { PAU_OCAPI_MMIO , 9, 0x000603d000000000ull, 0x0000000800000000ull },</a>
<a name="102"><span class="lineNum">     102 </span>                :            :         { PAU_OCAPI_MMIO ,10, 0x000603d800000000ull, 0x0000000800000000ull },</a>
<a name="103"><span class="lineNum">     103 </span>                :            :         { PAU_OCAPI_MMIO ,11, 0x000603e000000000ull, 0x0000000800000000ull },</a>
<a name="104"><span class="lineNum">     104 </span>                :            :         { PAU_REGS       , 0, 0x000603e800000000ull, 0x0000000001000000ull },</a>
<a name="105"><span class="lineNum">     105 </span>                :            :         { PAU_REGS       , 1, 0x000603e801000000ull, 0x0000000001000000ull },</a>
<a name="106"><span class="lineNum">     106 </span>                :            :         { PAU_REGS       , 2, 0x000603e802000000ull, 0x0000000001000000ull },</a>
<a name="107"><span class="lineNum">     107 </span>                :            :         { PAU_REGS       , 3, 0x000603e803000000ull, 0x0000000001000000ull },</a>
<a name="108"><span class="lineNum">     108 </span>                :            :         { PAU_REGS       , 4, 0x000603e804000000ull, 0x0000000001000000ull },</a>
<a name="109"><span class="lineNum">     109 </span>                :            :         { PAU_REGS       , 5, 0x000603e805000000ull, 0x0000000001000000ull },</a>
<a name="110"><span class="lineNum">     110 </span>                :            :         { RESV           , 9, 0x000603e806000000ull, 0x0000000000040000ull },</a>
<a name="111"><span class="lineNum">     111 </span>                :            :         { PAU_NTL        , 0, 0x000603e806040000ull, 0x0000000000020000ull },</a>
<a name="112"><span class="lineNum">     112 </span>                :            :         { PAU_NTL        , 1, 0x000603e806060000ull, 0x0000000000020000ull },</a>
<a name="113"><span class="lineNum">     113 </span>                :            :         { PAU_GENID      , 0, 0x000603e806080000ull, 0x0000000000080000ull },</a>
<a name="114"><span class="lineNum">     114 </span>                :            :         { RESV           ,10, 0x000603e806100000ull, 0x0000000000040000ull },</a>
<a name="115"><span class="lineNum">     115 </span>                :            :         { PAU_NTL        , 2, 0x000603e806140000ull, 0x0000000000020000ull },</a>
<a name="116"><span class="lineNum">     116 </span>                :            :         { PAU_NTL        , 3, 0x000603e806160000ull, 0x0000000000020000ull },</a>
<a name="117"><span class="lineNum">     117 </span>                :            :         { PAU_GENID      , 1, 0x000603e806180000ull, 0x0000000000080000ull },</a>
<a name="118"><span class="lineNum">     118 </span>                :            :         { RESV           ,11, 0x000603e806200000ull, 0x0000000000040000ull },</a>
<a name="119"><span class="lineNum">     119 </span>                :            :         { PAU_NTL        , 4, 0x000603e806240000ull, 0x0000000000020000ull },</a>
<a name="120"><span class="lineNum">     120 </span>                :            :         { PAU_NTL        , 5, 0x000603e806260000ull, 0x0000000000020000ull },</a>
<a name="121"><span class="lineNum">     121 </span>                :            :         { PAU_GENID      , 2, 0x000603e806280000ull, 0x0000000000080000ull },</a>
<a name="122"><span class="lineNum">     122 </span>                :            :         { RESV           ,12, 0x000603e806300000ull, 0x0000000000040000ull },</a>
<a name="123"><span class="lineNum">     123 </span>                :            :         { PAU_NTL        , 6, 0x000603e806340000ull, 0x0000000000020000ull },</a>
<a name="124"><span class="lineNum">     124 </span>                :            :         { PAU_NTL        , 7, 0x000603e806360000ull, 0x0000000000020000ull },</a>
<a name="125"><span class="lineNum">     125 </span>                :            :         { PAU_GENID      , 3, 0x000603e806380000ull, 0x0000000000080000ull },</a>
<a name="126"><span class="lineNum">     126 </span>                :            :         { RESV           ,13, 0x000603e806400000ull, 0x0000000000040000ull },</a>
<a name="127"><span class="lineNum">     127 </span>                :            :         { PAU_NTL        , 8, 0x000603e806440000ull, 0x0000000000020000ull },</a>
<a name="128"><span class="lineNum">     128 </span>                :            :         { PAU_NTL        , 9, 0x000603e806460000ull, 0x0000000000020000ull },</a>
<a name="129"><span class="lineNum">     129 </span>                :            :         { PAU_GENID      , 4, 0x000603e806480000ull, 0x0000000000080000ull },</a>
<a name="130"><span class="lineNum">     130 </span>                :            :         { RESV           ,14, 0x000603e806500000ull, 0x0000000000040000ull },</a>
<a name="131"><span class="lineNum">     131 </span>                :            :         { PAU_NTL        ,10, 0x000603e806540000ull, 0x0000000000020000ull },</a>
<a name="132"><span class="lineNum">     132 </span>                :            :         { PAU_NTL        ,11, 0x000603e806560000ull, 0x0000000000020000ull },</a>
<a name="133"><span class="lineNum">     133 </span>                :            :         { PAU_GENID      , 5, 0x000603e806580000ull, 0x0000000000080000ull },</a>
<a name="134"><span class="lineNum">     134 </span>                :            :         { RESV           ,15, 0x000603e806600000ull, 0x00000013F9A00000ull },</a>
<a name="135"><span class="lineNum">     135 </span>                :            :         { XSCOM          , 0, 0x000603fc00000000ull, 0x0000000400000000ull },</a>
<a name="136"><span class="lineNum">     136 </span>                :            : </a>
<a name="137"><span class="lineNum">     137 </span>                :            :         /* 4 TB offset */</a>
<a name="138"><span class="lineNum">     138 </span>                :            :         { XIVE_NVPG      , 0, 0x0006040000000000ull, 0x0000010000000000ull },</a>
<a name="139"><span class="lineNum">     139 </span>                :            : </a>
<a name="140"><span class="lineNum">     140 </span>                :            :         /* 5 - 7 TB offset */</a>
<a name="141"><span class="lineNum">     141 </span>                :            :         /* for P10 the END and ESB regions are separate in the MMIO</a>
<a name="142"><span class="lineNum">     142 </span>                :            :          * table */</a>
<a name="143"><span class="lineNum">     143 </span>                :            :         { XIVE_ESB       , 0, 0x0006050000000000ull, 0x0000010000000000ull },</a>
<a name="144"><span class="lineNum">     144 </span>                :            :         { XIVE_END       , 0, 0x0006060000000000ull, 0x0000020000000000ull },</a>
<a name="145"><span class="lineNum">     145 </span>                :            : </a>
<a name="146"><span class="lineNum">     146 </span>                :            :         /* 8 - 13 TB offset */</a>
<a name="147"><span class="lineNum">     147 </span>                :            :         { RESV           ,16, 0x0006080000000000ull, 0x0000060000000000ull },</a>
<a name="148"><span class="lineNum">     148 </span>                :            : </a>
<a name="149"><span class="lineNum">     149 </span>                :            :         /* 14 TB offset */</a>
<a name="150"><span class="lineNum">     150 </span>                :            :         { RESV           ,17, 0x00060e0000000000ull, 0x0000008000000000ull },</a>
<a name="151"><span class="lineNum">     151 </span>                :            : </a>
<a name="152"><span class="lineNum">     152 </span>                :            :         { NULL_MAP, 0, 0, 0 },</a>
<a name="153"><span class="lineNum">     153 </span>                :            : };</a>
<a name="154"><span class="lineNum">     154 </span>                :            : </a>
<a name="155"><span class="lineNum">     155 </span>                :            : static const struct phys_map_entry phys_map_table_nimbus[] = {</a>
<a name="156"><span class="lineNum">     156 </span>                :            : </a>
<a name="157"><span class="lineNum">     157 </span>                :            :         /* System memory upto 4TB minus GPU memory */</a>
<a name="158"><span class="lineNum">     158 </span>                :            :         { SYSTEM_MEM,      0, 0x0000000000000000ull, 0x0000034000000000ull },</a>
<a name="159"><span class="lineNum">     159 </span>                :            :         /* GPU memory from 4TB - 128GB*GPU */</a>
<a name="160"><span class="lineNum">     160 </span>                :            :         { GPU_MEM_4T_DOWN, 5, 0x0000034000000000ull, 0x0000002000000000ull },</a>
<a name="161"><span class="lineNum">     161 </span>                :            :         { GPU_MEM_4T_DOWN, 4, 0x0000036000000000ull, 0x0000002000000000ull },</a>
<a name="162"><span class="lineNum">     162 </span>                :            :         { GPU_MEM_4T_DOWN, 3, 0x0000038000000000ull, 0x0000002000000000ull },</a>
<a name="163"><span class="lineNum">     163 </span>                :            :         { GPU_MEM_4T_DOWN, 2, 0x000003a000000000ull, 0x0000002000000000ull },</a>
<a name="164"><span class="lineNum">     164 </span>                :            :         { GPU_MEM_4T_DOWN, 1, 0x000003c000000000ull, 0x0000002000000000ull },</a>
<a name="165"><span class="lineNum">     165 </span>                :            :         { GPU_MEM_4T_DOWN, 0, 0x000003e000000000ull, 0x0000002000000000ull },</a>
<a name="166"><span class="lineNum">     166 </span>                :            :         /* GPU memory from 4TB + 128GB*GPU. 4 GPUs only */</a>
<a name="167"><span class="lineNum">     167 </span>                :            :         { GPU_MEM_4T_UP,   0, 0x0000040000000000ull, 0x0000002000000000ull },</a>
<a name="168"><span class="lineNum">     168 </span>                :            :         { GPU_MEM_4T_UP,   1, 0x0000042000000000ull, 0x0000002000000000ull },</a>
<a name="169"><span class="lineNum">     169 </span>                :            :         { GPU_MEM_4T_UP,   2, 0x0000044000000000ull, 0x0000002000000000ull },</a>
<a name="170"><span class="lineNum">     170 </span>                :            :         { GPU_MEM_4T_UP,   3, 0x0000046000000000ull, 0x0000002000000000ull },</a>
<a name="171"><span class="lineNum">     171 </span>                :            : </a>
<a name="172"><span class="lineNum">     172 </span>                :            :         /*</a>
<a name="173"><span class="lineNum">     173 </span>                :            :          * OpenCAPI LPC Memory</a>
<a name="174"><span class="lineNum">     174 </span>                :            :          *</a>
<a name="175"><span class="lineNum">     175 </span>                :            :          * With chip address extension enabled, we allocate 4TB ranges</a>
<a name="176"><span class="lineNum">     176 </span>                :            :          * (in the second non-mirrored region) for each OpenCAPI link</a>
<a name="177"><span class="lineNum">     177 </span>                :            :          * by varying the upper 2 bits of the group ID.</a>
<a name="178"><span class="lineNum">     178 </span>                :            :          *</a>
<a name="179"><span class="lineNum">     179 </span>                :            :          * We don't currently support &gt;4TB ranges.</a>
<a name="180"><span class="lineNum">     180 </span>                :            :          */</a>
<a name="181"><span class="lineNum">     181 </span>                :            :         { OCAPI_MEM,       0, 0x0002000000000000ull, 0x0000040000000000ull },</a>
<a name="182"><span class="lineNum">     182 </span>                :            :         { OCAPI_MEM,       1, 0x0002800000000000ull, 0x0000040000000000ull },</a>
<a name="183"><span class="lineNum">     183 </span>                :            :         { OCAPI_MEM,       2, 0x0003000000000000ull, 0x0000040000000000ull },</a>
<a name="184"><span class="lineNum">     184 </span>                :            :         { OCAPI_MEM,       3, 0x0003800000000000ull, 0x0000040000000000ull },</a>
<a name="185"><span class="lineNum">     185 </span>                :            : </a>
<a name="186"><span class="lineNum">     186 </span>                :            :         /* 0 TB offset @ MMIO 0x0006000000000000ull */</a>
<a name="187"><span class="lineNum">     187 </span>                :            :         { PHB4_64BIT_MMIO, 0, 0x0006000000000000ull, 0x0000004000000000ull },</a>
<a name="188"><span class="lineNum">     188 </span>                :            :         { PHB4_64BIT_MMIO, 1, 0x0006004000000000ull, 0x0000004000000000ull },</a>
<a name="189"><span class="lineNum">     189 </span>                :            :         { PHB4_64BIT_MMIO, 2, 0x0006008000000000ull, 0x0000004000000000ull },</a>
<a name="190"><span class="lineNum">     190 </span>                :            :         { PHB4_32BIT_MMIO, 0, 0x000600c000000000ull, 0x0000000080000000ull },</a>
<a name="191"><span class="lineNum">     191 </span>                :            :         { PHB4_32BIT_MMIO, 1, 0x000600c080000000ull, 0x0000000080000000ull },</a>
<a name="192"><span class="lineNum">     192 </span>                :            :         { PHB4_32BIT_MMIO, 2, 0x000600c100000000ull, 0x0000000080000000ull },</a>
<a name="193"><span class="lineNum">     193 </span>                :            :         { PHB4_32BIT_MMIO, 3, 0x000600c180000000ull, 0x0000000080000000ull },</a>
<a name="194"><span class="lineNum">     194 </span>                :            :         { PHB4_32BIT_MMIO, 4, 0x000600c200000000ull, 0x0000000080000000ull },</a>
<a name="195"><span class="lineNum">     195 </span>                :            :         { PHB4_32BIT_MMIO, 5, 0x000600c280000000ull, 0x0000000080000000ull },</a>
<a name="196"><span class="lineNum">     196 </span>                :            :         { PHB4_XIVE_ESB  , 0, 0x000600c300000000ull, 0x0000000020000000ull },</a>
<a name="197"><span class="lineNum">     197 </span>                :            :         { PHB4_XIVE_ESB  , 1, 0x000600c320000000ull, 0x0000000020000000ull },</a>
<a name="198"><span class="lineNum">     198 </span>                :            :         { PHB4_XIVE_ESB  , 2, 0x000600c340000000ull, 0x0000000020000000ull },</a>
<a name="199"><span class="lineNum">     199 </span>                :            :         { PHB4_XIVE_ESB  , 3, 0x000600c360000000ull, 0x0000000020000000ull },</a>
<a name="200"><span class="lineNum">     200 </span>                :            :         { PHB4_XIVE_ESB  , 4, 0x000600c380000000ull, 0x0000000020000000ull },</a>
<a name="201"><span class="lineNum">     201 </span>                :            :         { PHB4_XIVE_ESB  , 5, 0x000600c3a0000000ull, 0x0000000020000000ull },</a>
<a name="202"><span class="lineNum">     202 </span>                :            :         { PHB4_REG_SPC   , 0, 0x000600c3c0000000ull, 0x0000000000100000ull },</a>
<a name="203"><span class="lineNum">     203 </span>                :            :         { PHB4_REG_SPC   , 1, 0x000600c3c0100000ull, 0x0000000000100000ull },</a>
<a name="204"><span class="lineNum">     204 </span>                :            :         { PHB4_REG_SPC   , 2, 0x000600c3c0200000ull, 0x0000000000100000ull },</a>
<a name="205"><span class="lineNum">     205 </span>                :            :         { PHB4_REG_SPC   , 3, 0x000600c3c0300000ull, 0x0000000000100000ull },</a>
<a name="206"><span class="lineNum">     206 </span>                :            :         { PHB4_REG_SPC   , 4, 0x000600c3c0400000ull, 0x0000000000100000ull },</a>
<a name="207"><span class="lineNum">     207 </span>                :            :         { PHB4_REG_SPC   , 5, 0x000600c3c0500000ull, 0x0000000000100000ull },</a>
<a name="208"><span class="lineNum">     208 </span>                :            :         { RESV           , 0, 0x000600c3c0600000ull, 0x0000000c3fa00000ull },</a>
<a name="209"><span class="lineNum">     209 </span>                :            :         { NPU_OCAPI_MMIO , 0, 0x000600d000000000ull, 0x0000000800000000ull },</a>
<a name="210"><span class="lineNum">     210 </span>                :            :         { NPU_OCAPI_MMIO , 1, 0x000600d800000000ull, 0x0000000800000000ull },</a>
<a name="211"><span class="lineNum">     211 </span>                :            :         { NPU_OCAPI_MMIO , 2, 0x000600e000000000ull, 0x0000000800000000ull },</a>
<a name="212"><span class="lineNum">     212 </span>                :            :         { NPU_OCAPI_MMIO , 3, 0x000600e800000000ull, 0x0000000800000000ull },</a>
<a name="213"><span class="lineNum">     213 </span>                :            :         { NPU_OCAPI_MMIO , 4, 0x000600f000000000ull, 0x0000000800000000ull },</a>
<a name="214"><span class="lineNum">     214 </span>                :            :         { NPU_OCAPI_MMIO , 5, 0x000600f800000000ull, 0x0000000800000000ull },</a>
<a name="215"><span class="lineNum">     215 </span>                :            : </a>
<a name="216"><span class="lineNum">     216 </span>                :            :         /* 1 TB offset @ MMIO 0x0006000000000000ull */</a>
<a name="217"><span class="lineNum">     217 </span>                :            :         { XIVE_VC        , 0, 0x0006010000000000ull, 0x0000008000000000ull },</a>
<a name="218"><span class="lineNum">     218 </span>                :            :         { XIVE_PC        , 0, 0x0006018000000000ull, 0x0000001000000000ull },</a>
<a name="219"><span class="lineNum">     219 </span>                :            :         { VAS_USER_WIN   , 0, 0x0006019000000000ull, 0x0000000100000000ull },</a>
<a name="220"><span class="lineNum">     220 </span>                :            :         { VAS_HYP_WIN    , 0, 0x0006019100000000ull, 0x0000000002000000ull },</a>
<a name="221"><span class="lineNum">     221 </span>                :            :         { RESV           , 1, 0x0006019102000000ull, 0x000000001e000000ull },</a>
<a name="222"><span class="lineNum">     222 </span>                :            :         { OCAB_XIVE_ESB  , 0, 0x0006019120000000ull, 0x0000000020000000ull },</a>
<a name="223"><span class="lineNum">     223 </span>                :            :         { RESV           , 3, 0x0006019140000000ull, 0x0000006ec0000000ull },</a>
<a name="224"><span class="lineNum">     224 </span>                :            : </a>
<a name="225"><span class="lineNum">     225 </span>                :            :         /* 2 TB offset @ MMIO 0x0006000000000000ull */</a>
<a name="226"><span class="lineNum">     226 </span>                :            :         { PHB4_64BIT_MMIO, 3, 0x0006020000000000ull, 0x0000004000000000ull },</a>
<a name="227"><span class="lineNum">     227 </span>                :            :         { PHB4_64BIT_MMIO, 4, 0x0006024000000000ull, 0x0000004000000000ull },</a>
<a name="228"><span class="lineNum">     228 </span>                :            :         { PHB4_64BIT_MMIO, 5, 0x0006028000000000ull, 0x0000004000000000ull },</a>
<a name="229"><span class="lineNum">     229 </span>                :            :         { RESV           , 4, 0x000602c000000000ull, 0x0000004000000000ull },</a>
<a name="230"><span class="lineNum">     230 </span>                :            : </a>
<a name="231"><span class="lineNum">     231 </span>                :            :         /* 3 TB offset @ MMIO 0x0006000000000000ull */</a>
<a name="232"><span class="lineNum">     232 </span>                :            :         { LPC_BUS        , 0, 0x0006030000000000ull, 0x0000000100000000ull },</a>
<a name="233"><span class="lineNum">     233 </span>                :            :         { FSP_MMIO       , 0, 0x0006030100000000ull, 0x0000000100000000ull },</a>
<a name="234"><span class="lineNum">     234 </span>                :            :         { NPU_REGS       , 0, 0x0006030200000000ull, 0x0000000001000000ull },</a>
<a name="235"><span class="lineNum">     235 </span>                :            :         { NPU_USR        , 0, 0x0006030201000000ull, 0x0000000000200000ull },</a>
<a name="236"><span class="lineNum">     236 </span>                :            :         { NPU_PHY        , 0, 0x0006030201200000ull, 0x0000000000200000ull },</a>
<a name="237"><span class="lineNum">     237 </span>                :            :         { NPU_PHY        , 1, 0x0006030201400000ull, 0x0000000000200000ull },</a>
<a name="238"><span class="lineNum">     238 </span>                :            :         { NPU_NTL        , 0, 0x0006030201600000ull, 0x0000000000020000ull },</a>
<a name="239"><span class="lineNum">     239 </span>                :            :         { NPU_NTL        , 1, 0x0006030201620000ull, 0x0000000000020000ull },</a>
<a name="240"><span class="lineNum">     240 </span>                :            :         { NPU_NTL        , 2, 0x0006030201640000ull, 0x0000000000020000ull },</a>
<a name="241"><span class="lineNum">     241 </span>                :            :         { NPU_NTL        , 3, 0x0006030201660000ull, 0x0000000000020000ull },</a>
<a name="242"><span class="lineNum">     242 </span>                :            :         { NPU_NTL        , 4, 0x0006030201680000ull, 0x0000000000020000ull },</a>
<a name="243"><span class="lineNum">     243 </span>                :            :         { NPU_NTL        , 5, 0x00060302016a0000ull, 0x0000000000020000ull },</a>
<a name="244"><span class="lineNum">     244 </span>                :            :         { NPU_GENID      , 0, 0x00060302016c0000ull, 0x0000000000020000ull },</a>
<a name="245"><span class="lineNum">     245 </span>                :            :         { NPU_GENID      , 1, 0x00060302016e0000ull, 0x0000000000020000ull },</a>
<a name="246"><span class="lineNum">     246 </span>                :            :         { NPU_GENID      , 2, 0x0006030201700000ull, 0x0000000000020000ull },</a>
<a name="247"><span class="lineNum">     247 </span>                :            :         { RESV           , 5, 0x0006030201720000ull, 0x00000000018e0000ull },</a>
<a name="248"><span class="lineNum">     248 </span>                :            :         { PSIHB_REG      , 0, 0x0006030203000000ull, 0x0000000000100000ull },</a>
<a name="249"><span class="lineNum">     249 </span>                :            :         { XIVE_IC        , 0, 0x0006030203100000ull, 0x0000000000080000ull },</a>
<a name="250"><span class="lineNum">     250 </span>                :            :         { XIVE_TM        , 0, 0x0006030203180000ull, 0x0000000000040000ull },</a>
<a name="251"><span class="lineNum">     251 </span>                :            :         { PSIHB_ESB      , 0, 0x00060302031c0000ull, 0x0000000000010000ull },</a>
<a name="252"><span class="lineNum">     252 </span>                :            :         { NX_RNG         , 0, 0x00060302031d0000ull, 0x0000000000010000ull },</a>
<a name="253"><span class="lineNum">     253 </span>                :            :         { RESV           , 6, 0x00060302031e0000ull, 0x000000001ce20000ull },</a>
<a name="254"><span class="lineNum">     254 </span>                :            :         { CENTAUR_SCOM   , 0, 0x0006030220000000ull, 0x0000000020000000ull },</a>
<a name="255"><span class="lineNum">     255 </span>                :            :         { RESV           , 7, 0x0006030240000000ull, 0x000000f9c0000000ull },</a>
<a name="256"><span class="lineNum">     256 </span>                :            :         { XSCOM          , 0, 0x000603fc00000000ull, 0x0000000400000000ull },</a>
<a name="257"><span class="lineNum">     257 </span>                :            : </a>
<a name="258"><span class="lineNum">     258 </span>                :            :         /* NULL entry at end */</a>
<a name="259"><span class="lineNum">     259 </span>                :            :         { NULL_MAP, 0, 0, 0 },</a>
<a name="260"><span class="lineNum">     260 </span>                :            : };</a>
<a name="261"><span class="lineNum">     261 </span>                :            : </a>
<a name="262"><span class="lineNum">     262 </span>                :            : static const struct phys_map_info phys_map_nimbus = {</a>
<a name="263"><span class="lineNum">     263 </span>                :            :         .chip_select_shift = 42,</a>
<a name="264"><span class="lineNum">     264 </span>                :            :         .table = phys_map_table_nimbus,</a>
<a name="265"><span class="lineNum">     265 </span>                :            : };</a>
<a name="266"><span class="lineNum">     266 </span>                :            : </a>
<a name="267"><span class="lineNum">     267 </span>                :            : static const struct phys_map_entry phys_map_table_axone[] = {</a>
<a name="268"><span class="lineNum">     268 </span>                :            : </a>
<a name="269"><span class="lineNum">     269 </span>                :            :         /* System memory up to 4TB minus GPU memory */</a>
<a name="270"><span class="lineNum">     270 </span>                :            :         { SYSTEM_MEM,      0, 0x0000000000000000ull, 0x0000034000000000ull },</a>
<a name="271"><span class="lineNum">     271 </span>                :            :         /* GPU memory from 4TB - 128GB*GPU */</a>
<a name="272"><span class="lineNum">     272 </span>                :            :         { GPU_MEM_4T_DOWN, 5, 0x0000034000000000ull, 0x0000002000000000ull },</a>
<a name="273"><span class="lineNum">     273 </span>                :            :         { GPU_MEM_4T_DOWN, 4, 0x0000036000000000ull, 0x0000002000000000ull },</a>
<a name="274"><span class="lineNum">     274 </span>                :            :         { GPU_MEM_4T_DOWN, 3, 0x0000038000000000ull, 0x0000002000000000ull },</a>
<a name="275"><span class="lineNum">     275 </span>                :            :         { GPU_MEM_4T_DOWN, 2, 0x000003a000000000ull, 0x0000002000000000ull },</a>
<a name="276"><span class="lineNum">     276 </span>                :            :         { GPU_MEM_4T_DOWN, 1, 0x000003c000000000ull, 0x0000002000000000ull },</a>
<a name="277"><span class="lineNum">     277 </span>                :            :         { GPU_MEM_4T_DOWN, 0, 0x000003e000000000ull, 0x0000002000000000ull },</a>
<a name="278"><span class="lineNum">     278 </span>                :            : </a>
<a name="279"><span class="lineNum">     279 </span>                :            :         /* 0 TB offset @ MMIO 0x0006000000000000ull */</a>
<a name="280"><span class="lineNum">     280 </span>                :            :         { PHB4_64BIT_MMIO, 0, 0x0006000000000000ull, 0x0000004000000000ull },</a>
<a name="281"><span class="lineNum">     281 </span>                :            :         { PHB4_64BIT_MMIO, 1, 0x0006004000000000ull, 0x0000004000000000ull },</a>
<a name="282"><span class="lineNum">     282 </span>                :            :         { PHB4_64BIT_MMIO, 2, 0x0006008000000000ull, 0x0000004000000000ull },</a>
<a name="283"><span class="lineNum">     283 </span>                :            :         { PHB4_32BIT_MMIO, 0, 0x000600c000000000ull, 0x0000000080000000ull },</a>
<a name="284"><span class="lineNum">     284 </span>                :            :         { PHB4_32BIT_MMIO, 1, 0x000600c080000000ull, 0x0000000080000000ull },</a>
<a name="285"><span class="lineNum">     285 </span>                :            :         { PHB4_32BIT_MMIO, 2, 0x000600c100000000ull, 0x0000000080000000ull },</a>
<a name="286"><span class="lineNum">     286 </span>                :            :         { PHB4_32BIT_MMIO, 3, 0x000600c180000000ull, 0x0000000080000000ull },</a>
<a name="287"><span class="lineNum">     287 </span>                :            :         { PHB4_32BIT_MMIO, 4, 0x000600c200000000ull, 0x0000000080000000ull },</a>
<a name="288"><span class="lineNum">     288 </span>                :            :         { PHB4_32BIT_MMIO, 5, 0x000600c280000000ull, 0x0000000080000000ull },</a>
<a name="289"><span class="lineNum">     289 </span>                :            :         { PHB4_XIVE_ESB,   0, 0x000600c300000000ull, 0x0000000020000000ull },</a>
<a name="290"><span class="lineNum">     290 </span>                :            :         { PHB4_XIVE_ESB,   1, 0x000600c320000000ull, 0x0000000020000000ull },</a>
<a name="291"><span class="lineNum">     291 </span>                :            :         { PHB4_XIVE_ESB,   2, 0x000600c340000000ull, 0x0000000020000000ull },</a>
<a name="292"><span class="lineNum">     292 </span>                :            :         { PHB4_XIVE_ESB,   3, 0x000600c360000000ull, 0x0000000020000000ull },</a>
<a name="293"><span class="lineNum">     293 </span>                :            :         { PHB4_XIVE_ESB,   4, 0x000600c380000000ull, 0x0000000020000000ull },</a>
<a name="294"><span class="lineNum">     294 </span>                :            :         { PHB4_XIVE_ESB,   5, 0x000600c3a0000000ull, 0x0000000020000000ull },</a>
<a name="295"><span class="lineNum">     295 </span>                :            :         { PHB4_REG_SPC,    0, 0x000600c3c0000000ull, 0x0000000000100000ull },</a>
<a name="296"><span class="lineNum">     296 </span>                :            :         { PHB4_REG_SPC,    1, 0x000600c3c0100000ull, 0x0000000000100000ull },</a>
<a name="297"><span class="lineNum">     297 </span>                :            :         { PHB4_REG_SPC,    2, 0x000600c3c0200000ull, 0x0000000000100000ull },</a>
<a name="298"><span class="lineNum">     298 </span>                :            :         { PHB4_REG_SPC,    3, 0x000600c3c0300000ull, 0x0000000000100000ull },</a>
<a name="299"><span class="lineNum">     299 </span>                :            :         { PHB4_REG_SPC,    4, 0x000600c3c0400000ull, 0x0000000000100000ull },</a>
<a name="300"><span class="lineNum">     300 </span>                :            :         { PHB4_REG_SPC,    5, 0x000600c3c0500000ull, 0x0000000000100000ull },</a>
<a name="301"><span class="lineNum">     301 </span>                :            :         { RESV,            0, 0x000600c3c0600000ull, 0x0000000c3fa00000ull },</a>
<a name="302"><span class="lineNum">     302 </span>                :            :         { NPU_OCAPI_MMIO,  0, 0x000600d000000000ull, 0x0000000800000000ull },</a>
<a name="303"><span class="lineNum">     303 </span>                :            :         { NPU_OCAPI_MMIO,  1, 0x000600d800000000ull, 0x0000000800000000ull },</a>
<a name="304"><span class="lineNum">     304 </span>                :            :         { NPU_OCAPI_MMIO,  2, 0x000600e000000000ull, 0x0000000800000000ull },</a>
<a name="305"><span class="lineNum">     305 </span>                :            :         { NPU_OCAPI_MMIO,  3, 0x000600e800000000ull, 0x0000000800000000ull },</a>
<a name="306"><span class="lineNum">     306 </span>                :            :         { NPU_OCAPI_MMIO,  4, 0x000600f000000000ull, 0x0000000800000000ull },</a>
<a name="307"><span class="lineNum">     307 </span>                :            :         { NPU_OCAPI_MMIO,  5, 0x000600f800000000ull, 0x0000000800000000ull },</a>
<a name="308"><span class="lineNum">     308 </span>                :            : </a>
<a name="309"><span class="lineNum">     309 </span>                :            :         /* 1 TB offset @ MMIO 0x0006000000000000ull */</a>
<a name="310"><span class="lineNum">     310 </span>                :            :         { XIVE_VC,         0, 0x0006010000000000ull, 0x0000008000000000ull },</a>
<a name="311"><span class="lineNum">     311 </span>                :            :         { XIVE_PC,         0, 0x0006018000000000ull, 0x0000004000000000ull },</a>
<a name="312"><span class="lineNum">     312 </span>                :            :         { VAS_USER_WIN,    0, 0x000601c000000000ull, 0x0000000100000000ull },</a>
<a name="313"><span class="lineNum">     313 </span>                :            :         { VAS_HYP_WIN,     0, 0x000601c100000000ull, 0x0000000002000000ull },</a>
<a name="314"><span class="lineNum">     314 </span>                :            :         { RESV,            1, 0x000601c102000000ull, 0x0000003efe000000ull },</a>
<a name="315"><span class="lineNum">     315 </span>                :            : </a>
<a name="316"><span class="lineNum">     316 </span>                :            :         /* 2 TB offset @ MMIO 0x0006000000000000ull */</a>
<a name="317"><span class="lineNum">     317 </span>                :            :         { PHB4_64BIT_MMIO, 3, 0x0006020000000000ull, 0x0000004000000000ull },</a>
<a name="318"><span class="lineNum">     318 </span>                :            :         { PHB4_64BIT_MMIO, 4, 0x0006024000000000ull, 0x0000004000000000ull },</a>
<a name="319"><span class="lineNum">     319 </span>                :            :         { PHB4_64BIT_MMIO, 5, 0x0006028000000000ull, 0x0000004000000000ull },</a>
<a name="320"><span class="lineNum">     320 </span>                :            :         { RESV,            2, 0x000602c000000000ull, 0x0000004000000000ull },</a>
<a name="321"><span class="lineNum">     321 </span>                :            : </a>
<a name="322"><span class="lineNum">     322 </span>                :            :         /* 3 TB offset @ MMIO 0x0006000000000000ull */</a>
<a name="323"><span class="lineNum">     323 </span>                :            :         { LPC_BUS,         0, 0x0006030000000000ull, 0x0000000100000000ull },</a>
<a name="324"><span class="lineNum">     324 </span>                :            :         { FSP_MMIO,        0, 0x0006030100000000ull, 0x0000000100000000ull },</a>
<a name="325"><span class="lineNum">     325 </span>                :            :         { RESV,            3, 0x0006030200000000ull, 0x0000000003000000ull },</a>
<a name="326"><span class="lineNum">     326 </span>                :            :         { PSIHB_REG,       0, 0x0006030203000000ull, 0x0000000000100000ull },</a>
<a name="327"><span class="lineNum">     327 </span>                :            :         { XIVE_IC,         0, 0x0006030203100000ull, 0x0000000000080000ull },</a>
<a name="328"><span class="lineNum">     328 </span>                :            :         { XIVE_TM,         0, 0x0006030203180000ull, 0x0000000000040000ull },</a>
<a name="329"><span class="lineNum">     329 </span>                :            :         { PSIHB_ESB,       0, 0x00060302031c0000ull, 0x0000000000010000ull },</a>
<a name="330"><span class="lineNum">     330 </span>                :            :         { NX_RNG,          0, 0x00060302031d0000ull, 0x0000000000010000ull },</a>
<a name="331"><span class="lineNum">     331 </span>                :            :         { RESV,            4, 0x00060302031e0000ull, 0x00000001fce20000ull },</a>
<a name="332"><span class="lineNum">     332 </span>                :            :         { MC_OCMB_CFG,     0, 0x0006030400000000ull, 0x0000000080000000ull },</a>
<a name="333"><span class="lineNum">     333 </span>                :            :         { MC_OCMB_CFG,     1, 0x0006030480000000ull, 0x0000000080000000ull },</a>
<a name="334"><span class="lineNum">     334 </span>                :            :         { MC_OCMB_MMIO,    0, 0x0006030500000000ull, 0x0000000080000000ull },</a>
<a name="335"><span class="lineNum">     335 </span>                :            :         { MC_OCMB_MMIO,    1, 0x0006030580000000ull, 0x0000000080000000ull },</a>
<a name="336"><span class="lineNum">     336 </span>                :            :         { MC_OCMB_CFG,     2, 0x0006030600000000ull, 0x0000000080000000ull },</a>
<a name="337"><span class="lineNum">     337 </span>                :            :         { MC_OCMB_CFG,     3, 0x0006030680000000ull, 0x0000000080000000ull },</a>
<a name="338"><span class="lineNum">     338 </span>                :            :         { MC_OCMB_MMIO,    2, 0x0006030700000000ull, 0x0000000080000000ull },</a>
<a name="339"><span class="lineNum">     339 </span>                :            :         { MC_OCMB_MMIO,    3, 0x0006030780000000ull, 0x0000000080000000ull },</a>
<a name="340"><span class="lineNum">     340 </span>                :            :         { MC_OCMB_CFG,     4, 0x0006030800000000ull, 0x0000000080000000ull },</a>
<a name="341"><span class="lineNum">     341 </span>                :            :         { MC_OCMB_CFG,     5, 0x0006030880000000ull, 0x0000000080000000ull },</a>
<a name="342"><span class="lineNum">     342 </span>                :            :         { MC_OCMB_MMIO,    4, 0x0006030900000000ull, 0x0000000080000000ull },</a>
<a name="343"><span class="lineNum">     343 </span>                :            :         { MC_OCMB_MMIO,    5, 0x0006030980000000ull, 0x0000000080000000ull },</a>
<a name="344"><span class="lineNum">     344 </span>                :            :         { MC_OCMB_CFG,     6, 0x0006030a00000000ull, 0x0000000080000000ull },</a>
<a name="345"><span class="lineNum">     345 </span>                :            :         { MC_OCMB_CFG,     7, 0x0006030a80000000ull, 0x0000000080000000ull },</a>
<a name="346"><span class="lineNum">     346 </span>                :            :         { MC_OCMB_MMIO,    6, 0x0006030b00000000ull, 0x0000000080000000ull },</a>
<a name="347"><span class="lineNum">     347 </span>                :            :         { MC_OCMB_MMIO,    7, 0x0006030b80000000ull, 0x0000000080000000ull },</a>
<a name="348"><span class="lineNum">     348 </span>                :            :         { MC_OCMB_CFG,     8, 0x0006030c00000000ull, 0x0000000080000000ull },</a>
<a name="349"><span class="lineNum">     349 </span>                :            :         { MC_OCMB_CFG,     9, 0x0006030c80000000ull, 0x0000000080000000ull },</a>
<a name="350"><span class="lineNum">     350 </span>                :            :         { MC_OCMB_MMIO,    8, 0x0006030d00000000ull, 0x0000000080000000ull },</a>
<a name="351"><span class="lineNum">     351 </span>                :            :         { MC_OCMB_MMIO,    9, 0x0006030d80000000ull, 0x0000000080000000ull },</a>
<a name="352"><span class="lineNum">     352 </span>                :            :         { MC_OCMB_CFG,    10, 0x0006030e00000000ull, 0x0000000080000000ull },</a>
<a name="353"><span class="lineNum">     353 </span>                :            :         { MC_OCMB_CFG,    11, 0x0006030e80000000ull, 0x0000000080000000ull },</a>
<a name="354"><span class="lineNum">     354 </span>                :            :         { MC_OCMB_MMIO,   10, 0x0006030f00000000ull, 0x0000000080000000ull },</a>
<a name="355"><span class="lineNum">     355 </span>                :            :         { MC_OCMB_MMIO,   11, 0x0006030f80000000ull, 0x0000000080000000ull },</a>
<a name="356"><span class="lineNum">     356 </span>                :            :         { MC_OCMB_CFG,    12, 0x0006031000000000ull, 0x0000000080000000ull },</a>
<a name="357"><span class="lineNum">     357 </span>                :            :         { MC_OCMB_CFG,    13, 0x0006031080000000ull, 0x0000000080000000ull },</a>
<a name="358"><span class="lineNum">     358 </span>                :            :         { MC_OCMB_MMIO,   12, 0x0006031100000000ull, 0x0000000080000000ull },</a>
<a name="359"><span class="lineNum">     359 </span>                :            :         { MC_OCMB_MMIO,   13, 0x0006031180000000ull, 0x0000000080000000ull },</a>
<a name="360"><span class="lineNum">     360 </span>                :            :         { MC_OCMB_CFG,    14, 0x0006031200000000ull, 0x0000000080000000ull },</a>
<a name="361"><span class="lineNum">     361 </span>                :            :         { MC_OCMB_CFG,    15, 0x0006031280000000ull, 0x0000000080000000ull },</a>
<a name="362"><span class="lineNum">     362 </span>                :            :         { MC_OCMB_MMIO,   14, 0x0006031300000000ull, 0x0000000080000000ull },</a>
<a name="363"><span class="lineNum">     363 </span>                :            :         { MC_OCMB_MMIO,   15, 0x0006031380000000ull, 0x0000000080000000ull },</a>
<a name="364"><span class="lineNum">     364 </span>                :            :         { RESV,            5, 0x0006031400000000ull, 0x000000d800000000ull },</a>
<a name="365"><span class="lineNum">     365 </span>                :            :         { NPU_REGS,        0, 0x000603ec00000000ull, 0x0000000001000000ull },</a>
<a name="366"><span class="lineNum">     366 </span>                :            :         { NPU_REGS,        1, 0x000603ec01000000ull, 0x0000000001000000ull },</a>
<a name="367"><span class="lineNum">     367 </span>                :            :         { NPU_REGS,        2, 0x000603ec02000000ull, 0x0000000001000000ull },</a>
<a name="368"><span class="lineNum">     368 </span>                :            :         { NPU_NTL,         0, 0x000603ec03000000ull, 0x0000000000020000ull },</a>
<a name="369"><span class="lineNum">     369 </span>                :            :         { NPU_NTL,         1, 0x000603ec03020000ull, 0x0000000000020000ull },</a>
<a name="370"><span class="lineNum">     370 </span>                :            :         { NPU_NTL,         2, 0x000603ec03040000ull, 0x0000000000020000ull },</a>
<a name="371"><span class="lineNum">     371 </span>                :            :         { NPU_NTL,         3, 0x000603ec03060000ull, 0x0000000000020000ull },</a>
<a name="372"><span class="lineNum">     372 </span>                :            :         { NPU_GENID,       0, 0x000603ec03080000ull, 0x0000000000080000ull },</a>
<a name="373"><span class="lineNum">     373 </span>                :            :         { NPU_NTL,         4, 0x000603ec03100000ull, 0x0000000000020000ull },</a>
<a name="374"><span class="lineNum">     374 </span>                :            :         { NPU_NTL,         5, 0x000603ec03120000ull, 0x0000000000020000ull },</a>
<a name="375"><span class="lineNum">     375 </span>                :            :         { NPU_NTL,         6, 0x000603ec03140000ull, 0x0000000000020000ull },</a>
<a name="376"><span class="lineNum">     376 </span>                :            :         { NPU_NTL,         7, 0x000603ec03160000ull, 0x0000000000020000ull },</a>
<a name="377"><span class="lineNum">     377 </span>                :            :         { NPU_GENID,       1, 0x000603ec03180000ull, 0x0000000000080000ull },</a>
<a name="378"><span class="lineNum">     378 </span>                :            :         { NPU_NTL,         8, 0x000603ec03200000ull, 0x0000000000020000ull },</a>
<a name="379"><span class="lineNum">     379 </span>                :            :         { NPU_NTL,         9, 0x000603ec03220000ull, 0x0000000000020000ull },</a>
<a name="380"><span class="lineNum">     380 </span>                :            :         { NPU_NTL,        10, 0x000603ec03240000ull, 0x0000000000020000ull },</a>
<a name="381"><span class="lineNum">     381 </span>                :            :         { NPU_NTL,        11, 0x000603ec03260000ull, 0x0000000000020000ull },</a>
<a name="382"><span class="lineNum">     382 </span>                :            :         { NPU_GENID,       2, 0x000603ec03280000ull, 0x0000000000080000ull },</a>
<a name="383"><span class="lineNum">     383 </span>                :            :         { RESV,            6, 0x000603ec03300000ull, 0x0000000ffcd00000ull },</a>
<a name="384"><span class="lineNum">     384 </span>                :            :         { XSCOM,           0, 0x000603fc00000000ull, 0x0000000400000000ull },</a>
<a name="385"><span class="lineNum">     385 </span>                :            : </a>
<a name="386"><span class="lineNum">     386 </span>                :            :         /* NULL entry at end */</a>
<a name="387"><span class="lineNum">     387 </span>                :            :         { NULL_MAP, 0, 0, 0 },</a>
<a name="388"><span class="lineNum">     388 </span>                :            : };</a>
<a name="389"><span class="lineNum">     389 </span>                :            : </a>
<a name="390"><span class="lineNum">     390 </span>                :            : static const struct phys_map_info phys_map_axone = {</a>
<a name="391"><span class="lineNum">     391 </span>                :            :         .chip_select_shift = 42,</a>
<a name="392"><span class="lineNum">     392 </span>                :            :         .table = phys_map_table_axone,</a>
<a name="393"><span class="lineNum">     393 </span>                :            : };</a>
<a name="394"><span class="lineNum">     394 </span>                :            : </a>
<a name="395"><span class="lineNum">     395 </span>                :            : static const struct phys_map_info phys_map_p10 = {</a>
<a name="396"><span class="lineNum">     396 </span>                :            :         .chip_select_shift = 44,</a>
<a name="397"><span class="lineNum">     397 </span>                :            :         .table = phys_map_table_p10,</a>
<a name="398"><span class="lineNum">     398 </span>                :            : };</a>
<a name="399"><span class="lineNum">     399 </span>                :            : </a>
<a name="400"><span class="lineNum">     400 </span>                :<span class="lineCov">      14240 : static inline bool phys_map_entry_null(const struct phys_map_entry *e)</span></a>
<a name="401"><span class="lineNum">     401 </span>                :            : {</a>
<a name="402"><span class="lineNum">     402 </span>                :<span class="lineCov">      14240 :         if (e-&gt;type == NULL_MAP)</span></a>
<a name="403"><span class="lineNum">     403 </span>                :<span class="lineCov">          9 :                 return true;</span></a>
<a name="404"><span class="lineNum">     404 </span>                :<span class="lineCov">      14231 :         return false;</span></a>
<a name="405"><span class="lineNum">     405 </span>                :            : }</a>
<a name="406"><span class="lineNum">     406 </span>                :            : </a>
<a name="407"><span class="lineNum">     407 </span>                :            : </a>
<a name="408"><span class="lineNum">     408 </span>                :            : /* This crashes skiboot on error as any bad calls here are almost</a>
<a name="409"><span class="lineNum">     409 </span>                :            :  *  certainly a developer error</a>
<a name="410"><span class="lineNum">     410 </span>                :            :  */</a>
<a name="411"><span class="lineNum">     411 </span>                :<span class="lineCov">        280 : void __phys_map_get(uint64_t topology_idx, uint64_t gcid, enum phys_map_type type,</span></a>
<a name="412"><span class="lineNum">     412 </span>                :            :                   int index, uint64_t *addr, uint64_t *size) {</a>
<a name="413"><span class="lineNum">     413 </span>                :            :         const struct phys_map_entry *e;</a>
<a name="414"><span class="lineNum">     414 </span>                :            :         uint64_t a;</a>
<a name="415"><span class="lineNum">     415 </span>                :            : </a>
<a name="416"><span class="lineNum">     416 </span>                :<span class="lineCov">        280 :         if (!phys_map)</span></a>
<a name="417"><span class="lineNum">     417 </span>                :<span class="lineNoCov">          0 :                 goto error;</span></a>
<a name="418"><span class="lineNum">     418 </span>                :            : </a>
<a name="419"><span class="lineNum">     419 </span>                :            :         /* Find entry in table */</a>
<a name="420"><span class="lineNum">     420 </span>                :<span class="lineCov">      13391 :         for (e = phys_map-&gt;table; ; e++) {</span></a>
<a name="421"><span class="lineNum">     421 </span>                :            : </a>
<a name="422"><span class="lineNum">     422 </span>                :            :                 /* End of table */</a>
<a name="423"><span class="lineNum">     423 </span>                :<span class="lineCov">      13391 :                 if (phys_map_entry_null(e))</span></a>
<a name="424"><span class="lineNum">     424 </span>                :<span class="lineNoCov">          0 :                         goto error;</span></a>
<a name="425"><span class="lineNum">     425 </span>                :            : </a>
<a name="426"><span class="lineNum">     426 </span>                :            :                 /* Is this our entry? */</a>
<a name="427"><span class="lineNum">     427 </span>                :<span class="lineCov">      13391 :                 if (e-&gt;type != type)</span></a>
<a name="428"><span class="lineNum">     428 </span>                :<span class="lineCov">      12170 :                         continue;</span></a>
<a name="429"><span class="lineNum">     429 </span>                :<span class="lineCov">       1221 :                 if (e-&gt;index != index)</span></a>
<a name="430"><span class="lineNum">     430 </span>                :<span class="lineCov">        941 :                         continue;</span></a>
<a name="431"><span class="lineNum">     431 </span>                :            : </a>
<a name="432"><span class="lineNum">     432 </span>                :            :                 /* Found entry! */</a>
<a name="433"><span class="lineNum">     433 </span>                :<span class="lineCov">        280 :                 break;</span></a>
<a name="434"><span class="lineNum">     434 </span>                :            :         }</a>
<a name="435"><span class="lineNum">     435 </span>                :<span class="lineCov">        280 :         a = e-&gt;addr;</span></a>
<a name="436"><span class="lineNum">     436 </span>                :<span class="lineCov">        280 :         a += topology_idx &lt;&lt; (phys_map-&gt;chip_select_shift);</span></a>
<a name="437"><span class="lineNum">     437 </span>                :            : </a>
<a name="438"><span class="lineNum">     438 </span>                :<span class="lineCov">        280 :         if (addr)</span></a>
<a name="439"><span class="lineNum">     439 </span>                :<span class="lineCov">        280 :                 *addr = a;</span></a>
<a name="440"><span class="lineNum">     440 </span>                :<span class="lineCov">        280 :         if (size)</span></a>
<a name="441"><span class="lineNum">     441 </span>                :<span class="lineCov">        280 :                 *size = e-&gt;size;</span></a>
<a name="442"><span class="lineNum">     442 </span>                :            : </a>
<a name="443"><span class="lineNum">     443 </span>                :<span class="lineCov">        280 :         prlog(PR_TRACE, &quot;Assigning BAR [%&quot;PRIx64&quot;] type:%02i index:%x &quot;</span></a>
<a name="444"><span class="lineNum">     444 </span>                :            :               &quot;0x%016&quot;PRIx64&quot; for 0x%016&quot;PRIx64&quot;\n&quot;,</a>
<a name="445"><span class="lineNum">     445 </span>                :            :               gcid, type, index, a, e-&gt;size);</a>
<a name="446"><span class="lineNum">     446 </span>                :            : </a>
<a name="447"><span class="lineNum">     447 </span>                :<span class="lineCov">        280 :         return;</span></a>
<a name="448"><span class="lineNum">     448 </span>                :            : </a>
<a name="449"><span class="lineNum">     449 </span>                :<span class="lineNoCov">          0 : error:</span></a>
<a name="450"><span class="lineNum">     450 </span>                :            :         /* Something has gone really wrong */</a>
<a name="451"><span class="lineNum">     451 </span>                :<span class="lineNoCov">          0 :         prlog(PR_EMERG, &quot;ERROR: Failed to lookup BAR type:%i index:%i\n&quot;,</span></a>
<a name="452"><span class="lineNum">     452 </span>                :            :               type, index);</a>
<a name="453"><span class="lineNum">     453 </span>                :<span class="lineNoCov">          0 :         assert(0);</span></a>
<a name="454"><span class="lineNum">     454 </span>                :            : }</a>
<a name="455"><span class="lineNum">     455 </span>                :            : </a>
<a name="456"><span class="lineNum">     456 </span>                :<span class="lineNoCov">          0 : void phys_map_get(uint64_t gcid, enum phys_map_type type,</span></a>
<a name="457"><span class="lineNum">     457 </span>                :            :                   int index, uint64_t *addr, uint64_t *size)</a>
<a name="458"><span class="lineNum">     458 </span>                :            : {</a>
<a name="459"><span class="lineNum">     459 </span>                :            :         struct proc_chip *chip;</a>
<a name="460"><span class="lineNum">     460 </span>                :<span class="lineNoCov">          0 :         uint64_t topology_idx = gcid;</span></a>
<a name="461"><span class="lineNum">     461 </span>                :            : </a>
<a name="462"><span class="lineNum">     462 </span>                :<span class="lineNoCov">          0 :         if (proc_gen &gt;= proc_gen_p10) {</span></a>
<a name="463"><span class="lineNum">     463 </span>                :<span class="lineNoCov">          0 :                 chip = get_chip(gcid);</span></a>
<a name="464"><span class="lineNum">     464 </span>                :<span class="lineNoCov">          0 :                 topology_idx = chip-&gt;primary_topology;</span></a>
<a name="465"><span class="lineNum">     465 </span>                :            :         }</a>
<a name="466"><span class="lineNum">     466 </span>                :            : </a>
<a name="467"><span class="lineNum">     467 </span>                :<span class="lineNoCov">          0 :         return __phys_map_get(topology_idx, gcid, type, index, addr, size);</span></a>
<a name="468"><span class="lineNum">     468 </span>                :            : }</a>
<a name="469"><span class="lineNum">     469 </span>                :            : </a>
<a name="470"><span class="lineNum">     470 </span>                :<span class="lineCov">          3 : void phys_map_init(unsigned long pvr)</span></a>
<a name="471"><span class="lineNum">     471 </span>                :            : {</a>
<a name="472"><span class="lineNum">     472 </span>                :<span class="lineCov">          3 :         const char *name = &quot;unused&quot;;</span></a>
<a name="473"><span class="lineNum">     473 </span>                :            : </a>
<a name="474"><span class="lineNum">     474 </span>                :<span class="lineCov">          3 :         phys_map = NULL;</span></a>
<a name="475"><span class="lineNum">     475 </span>                :            : </a>
<a name="476"><span class="lineNum">     476 </span>                :<span class="lineCov">          3 :         if (proc_gen == proc_gen_p9) {</span></a>
<a name="477"><span class="lineNum">     477 </span>                :<span class="lineCov">          2 :                 switch(PVR_TYPE(pvr)) {</span></a>
<a name="478"><span class="lineNum">     478 </span>                :<span class="lineCov">          1 :                 case PVR_TYPE_P9P:</span></a>
<a name="479"><span class="lineNum">     479 </span>                :<span class="lineCov">          1 :                         name = &quot;axone&quot;;</span></a>
<a name="480"><span class="lineNum">     480 </span>                :<span class="lineCov">          1 :                         phys_map = &amp;phys_map_axone;</span></a>
<a name="481"><span class="lineNum">     481 </span>                :<span class="lineCov">          1 :                         break;</span></a>
<a name="482"><span class="lineNum">     482 </span>                :<span class="lineCov">          1 :                 default:</span></a>
<a name="483"><span class="lineNum">     483 </span>                :<span class="lineCov">          1 :                         name = &quot;nimbus&quot;;</span></a>
<a name="484"><span class="lineNum">     484 </span>                :<span class="lineCov">          1 :                         phys_map = &amp;phys_map_nimbus;</span></a>
<a name="485"><span class="lineNum">     485 </span>                :            :                 }</a>
<a name="486"><span class="lineNum">     486 </span>                :<span class="lineCov">          1 :         } else if (proc_gen == proc_gen_p10) {</span></a>
<a name="487"><span class="lineNum">     487 </span>                :<span class="lineCov">          1 :                 name = &quot;p10&quot;;</span></a>
<a name="488"><span class="lineNum">     488 </span>                :<span class="lineCov">          1 :                 phys_map = &amp;phys_map_p10;</span></a>
<a name="489"><span class="lineNum">     489 </span>                :            :         }</a>
<a name="490"><span class="lineNum">     490 </span>                :            : </a>
<a name="491"><span class="lineNum">     491 </span>                :<span class="lineCov">          3 :         prlog(PR_DEBUG, &quot;Assigning physical memory map table for %s\n&quot;, name);</span></a>
<a name="492"><span class="lineNum">     492 </span>                :            : </a>
<a name="493"><span class="lineNum">     493 </span>                :<span class="lineCov">          3 : }</span></a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
