WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2728520 heartbeat IPC: 3.665 cumulative IPC: 3.665 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5461194 heartbeat IPC: 3.659 cumulative IPC: 3.662 (Simulation time: 00 hr 00 min 47 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6830648 cumulative IPC: 3.66 (Simulation time: 00 hr 00 min 59 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6830648 cumulative IPC: 3.66 (Simulation time: 00 hr 00 min 59 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 15589080 heartbeat IPC: 0.9874 cumulative IPC: 0.5709 (Simulation time: 00 hr 01 min 38 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_35.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 32583790 heartbeat IPC: 0.5884 cumulative IPC: 0.5825 (Simulation time: 00 hr 02 min 53 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 50014798 heartbeat IPC: 0.5737 cumulative IPC: 0.5789 (Simulation time: 00 hr 04 min 10 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 67608977 heartbeat IPC: 0.5684 cumulative IPC: 0.5759 (Simulation time: 00 hr 05 min 27 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_35.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 84621608 heartbeat IPC: 0.5878 cumulative IPC: 0.5785 (Simulation time: 00 hr 06 min 42 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 102126786 heartbeat IPC: 0.5713 cumulative IPC: 0.5771 (Simulation time: 00 hr 07 min 59 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 119595492 heartbeat IPC: 0.5725 cumulative IPC: 0.5764 (Simulation time: 00 hr 09 min 16 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_35.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 136893458 heartbeat IPC: 0.5781 cumulative IPC: 0.5766 (Simulation time: 00 hr 10 min 32 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 154258634 heartbeat IPC: 0.5759 cumulative IPC: 0.5766 (Simulation time: 00 hr 11 min 48 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 171654549 heartbeat IPC: 0.5748 cumulative IPC: 0.5764 (Simulation time: 00 hr 13 min 05 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 173581349 cumulative IPC: 0.5761 (Simulation time: 00 hr 13 min 43 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 173581349 cumulative IPC: 0.5761 (Simulation time: 00 hr 13 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_35.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5761 instructions: 100000000 cycles: 173581349
CPU 0 Branch Prediction Accuracy: 91.55% MPKI: 12.93 Average ROB Occupancy at Mispredict: 31.15
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00047
BRANCH_INDIRECT: 8.43
BRANCH_CONDITIONAL: 3.84
BRANCH_DIRECT_CALL: 0.00147
BRANCH_INDIRECT_CALL: 0.646
BRANCH_RETURN: 0.00168

L1D TOTAL        ACCESS:   34621548 HIT:   22841648 MISS:   11779900
L1D LOAD         ACCESS:   17519878 HIT:   13557463 MISS:    3962415
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   17057428 HIT:    9270220 MISS:    7787208
L1D TRANSLATION  ACCESS:      44242 HIT:      13965 MISS:      30277
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 96.11 cycles
L1I TOTAL        ACCESS:   11630761 HIT:    7577342 MISS:    4053419
L1I LOAD         ACCESS:   11630761 HIT:    7577342 MISS:    4053419
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 11.1 cycles
L2C TOTAL        ACCESS:    8648781 HIT:    4958922 MISS:    3689859
L2C LOAD         ACCESS:    4628272 HIT:    2986591 MISS:    1641681
L2C RFO          ACCESS:    1834339 HIT:     119739 MISS:    1714600
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    2156000 HIT:    1843331 MISS:     312669
L2C TRANSLATION  ACCESS:      30170 HIT:       9261 MISS:      20909
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 311.8 cycles
LLC TOTAL        ACCESS:    5364248 HIT:    2386053 MISS:    2978195
LLC LOAD         ACCESS:    1641681 HIT:     871602 MISS:     770079
LLC RFO          ACCESS:    1714599 HIT:     443656 MISS:    1270943
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:    1987059 HIT:    1068055 MISS:     919004
LLC TRANSLATION  ACCESS:      20909 HIT:       2740 MISS:      18169
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 362.9 cycles
cpu0_DTLB TOTAL        ACCESS:   25664929 HIT:   24255333 MISS:    1409596
cpu0_DTLB LOAD         ACCESS:   25664929 HIT:   24255333 MISS:    1409596
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.846 cycles
cpu0_ITLB TOTAL        ACCESS:   10100267 HIT:    8063976 MISS:    2036291
cpu0_ITLB LOAD         ACCESS:   10100267 HIT:    8063976 MISS:    2036291
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.828 cycles
cpu0_STLB TOTAL        ACCESS:    1470520 HIT:    1431516 MISS:      39004
cpu0_STLB LOAD         ACCESS:    1470520 HIT:    1431516 MISS:      39004
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 228.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:    1003627
  ROW_BUFFER_MISS:    1055264
 AVG DBUS CONGESTED CYCLE: 3.975
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      70223
  FULL:    1264238
