// Seed: 2786832681
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  localparam id_21 = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd84,
    parameter id_12 = 32'd37,
    parameter id_7  = 32'd98,
    parameter id_9  = 32'd24
) (
    input  tri1 id_0,
    input  tri0 id_1,
    output tri0 id_2,
    input  tri  id_3,
    input  tri  id_4
);
  parameter id_6 = -1;
  wire _id_7;
  ;
  final $unsigned(46);
  ;
  wire  id_8 = id_6[id_7];
  uwire _id_9 = 1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  uwire _id_10 = 1;
  always @(posedge 1'b0 or -1'b0) assume (id_3);
  wire id_11;
  ;
  wire [id_10 : id_9  <  -1 'd0 * "" +  -1] _id_12 = id_0;
  assign #id_13 id_8 = id_1;
  logic [id_12 : 1] id_14;
endmodule
