<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="oving1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MIPSProcessor_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="MIPSSystem.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="MIPSSystem.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MIPSSystem.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MIPSSystem.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="MIPSSystem.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MIPSSystem.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MIPSSystem.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MIPSSystem.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MIPSSystem.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MIPSSystem.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="MIPSSystem.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="MIPSSystem.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="MIPSSystem.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPSSystem.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="MIPSSystem.ptwx"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MIPSSystem.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MIPSSystem.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MIPSSystem.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MIPSSystem.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="MIPSSystem.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="MIPSSystem.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="MIPSSystem.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="MIPSSystem.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="MIPSSystem.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MIPSSystem.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MIPSSystem_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="MIPSSystem_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MIPSSystem_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MIPSSystem_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MIPSSystem_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MIPSSystem_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="MIPSSystem_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MIPSSystem_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MIPSSystem_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="MIPSSystem_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="MIPSSystem_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MIPSSystem_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPSSystem_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MIPSSystem_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="MIPSSystem_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="MIPSSystem_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MIPSSystem_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/MIPSSystem_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/MIPSSystem_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_COREGEN_PROJECT" xil_pn:name="src/coregen.cgp"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="src/coregen.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_MIPSProcessor_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_MIPSProcessor_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_MIPSProcessor_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_PC_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1442235588" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="1321705353062746806" xil_pn:start_ts="1442235588">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442234885" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1442234885">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1442236307" xil_pn:in_ck="-5348173286863862307" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1442238367">
      <status xil_pn:value="ExecutingRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="src/ALU.vhd"/>
      <outfile xil_pn:name="src/Control.vhd"/>
      <outfile xil_pn:name="src/Decode.vhd"/>
      <outfile xil_pn:name="src/DecodeFunc.vhd"/>
      <outfile xil_pn:name="src/DecodeOp.vhd"/>
      <outfile xil_pn:name="src/HostComm.vhd"/>
      <outfile xil_pn:name="src/MIPSProcessor.vhd"/>
      <outfile xil_pn:name="src/MIPSSystem.vhd"/>
      <outfile xil_pn:name="src/ProgramCounter.vhd"/>
      <outfile xil_pn:name="src/Registers.vhd"/>
      <outfile xil_pn:name="src/defs.vhd"/>
      <outfile xil_pn:name="src/testbench/tb_ALU.vhd"/>
      <outfile xil_pn:name="src/testbench/tb_Decode.vhd"/>
      <outfile xil_pn:name="src/testbench/tb_DecodeFunc.vhd"/>
      <outfile xil_pn:name="src/testbench/tb_DecodeOp.vhd"/>
      <outfile xil_pn:name="src/testbench/tb_MIPSProcessor.vhd"/>
      <outfile xil_pn:name="src/testbench/tb_PC.vhd"/>
      <outfile xil_pn:name="src/testbench/tb_registers.vhd"/>
      <outfile xil_pn:name="src/testbench/testutil.vhd"/>
      <outfile xil_pn:name="src/uart/baudGen.vhd"/>
      <outfile xil_pn:name="src/uart/uart2BusTop.vhd"/>
      <outfile xil_pn:name="src/uart/uart2BusTop_pkg.vhd"/>
      <outfile xil_pn:name="src/uart/uartParser.vhd"/>
      <outfile xil_pn:name="src/uart/uartRx.vhd"/>
      <outfile xil_pn:name="src/uart/uartTop.vhd"/>
      <outfile xil_pn:name="src/uart/uartTx.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1442235885" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3151569548730883972" xil_pn:start_ts="1442235885">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442235885" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6914459876836066302" xil_pn:start_ts="1442235885">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442234885" xil_pn:in_ck="-3560779980911258407" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5450188108304755155" xil_pn:start_ts="1442234885">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="src/DualPortMem.ngc"/>
      <outfile xil_pn:name="src/DualPortMem.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1442236307" xil_pn:in_ck="7525721259510929178" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1442236307">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="src/ALU.vhd"/>
      <outfile xil_pn:name="src/Control.vhd"/>
      <outfile xil_pn:name="src/Decode.vhd"/>
      <outfile xil_pn:name="src/DecodeFunc.vhd"/>
      <outfile xil_pn:name="src/DecodeOp.vhd"/>
      <outfile xil_pn:name="src/DualPortMem.vhd"/>
      <outfile xil_pn:name="src/HostComm.vhd"/>
      <outfile xil_pn:name="src/MIPSProcessor.vhd"/>
      <outfile xil_pn:name="src/MIPSSystem.vhd"/>
      <outfile xil_pn:name="src/ProgramCounter.vhd"/>
      <outfile xil_pn:name="src/Registers.vhd"/>
      <outfile xil_pn:name="src/defs.vhd"/>
      <outfile xil_pn:name="src/testbench/tb_ALU.vhd"/>
      <outfile xil_pn:name="src/testbench/tb_Decode.vhd"/>
      <outfile xil_pn:name="src/testbench/tb_DecodeFunc.vhd"/>
      <outfile xil_pn:name="src/testbench/tb_DecodeOp.vhd"/>
      <outfile xil_pn:name="src/testbench/tb_MIPSProcessor.vhd"/>
      <outfile xil_pn:name="src/testbench/tb_PC.vhd"/>
      <outfile xil_pn:name="src/testbench/tb_registers.vhd"/>
      <outfile xil_pn:name="src/testbench/testutil.vhd"/>
      <outfile xil_pn:name="src/uart/baudGen.vhd"/>
      <outfile xil_pn:name="src/uart/uart2BusTop.vhd"/>
      <outfile xil_pn:name="src/uart/uart2BusTop_pkg.vhd"/>
      <outfile xil_pn:name="src/uart/uartParser.vhd"/>
      <outfile xil_pn:name="src/uart/uartRx.vhd"/>
      <outfile xil_pn:name="src/uart/uartTop.vhd"/>
      <outfile xil_pn:name="src/uart/uartTx.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1442236308" xil_pn:in_ck="7525721259510929178" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2611165206946876024" xil_pn:start_ts="1442236307">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_MIPSProcessor_beh.prj"/>
      <outfile xil_pn:name="tb_MIPSProcessor_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1442236308" xil_pn:in_ck="228315783891471177" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4126131622949300511" xil_pn:start_ts="1442236308">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_MIPSProcessor_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1442234657" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1442234657">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1442234657" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5131999071846225217" xil_pn:start_ts="1442234657">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442235629" xil_pn:in_ck="-3560779980911258407" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5450188108304755155" xil_pn:start_ts="1442235629">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="src/DualPortMem.ngc"/>
      <outfile xil_pn:name="src/DualPortMem.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1442234657" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1442234657">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442234657" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6092080908156358849" xil_pn:start_ts="1442234657">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442234798" xil_pn:in_ck="-6825274927814210968" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1442234798">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442234798" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5564678890859710263" xil_pn:start_ts="1442234798">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442235726" xil_pn:in_ck="-582609695745840400" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-44725954950988794" xil_pn:start_ts="1442235711">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPSSystem.lso"/>
      <outfile xil_pn:name="MIPSSystem.ngc"/>
      <outfile xil_pn:name="MIPSSystem.ngr"/>
      <outfile xil_pn:name="MIPSSystem.prj"/>
      <outfile xil_pn:name="MIPSSystem.stx"/>
      <outfile xil_pn:name="MIPSSystem.syr"/>
      <outfile xil_pn:name="MIPSSystem.xst"/>
      <outfile xil_pn:name="MIPSSystem_stx_beh.prj"/>
      <outfile xil_pn:name="MIPSSystem_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1442235733" xil_pn:in_ck="2285601667439595969" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1623672282948811222" xil_pn:start_ts="1442235732">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442235746" xil_pn:in_ck="1019916992798347660" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-456360764071595176" xil_pn:start_ts="1442235741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="MIPSSystem.bld"/>
      <outfile xil_pn:name="MIPSSystem.ngd"/>
      <outfile xil_pn:name="MIPSSystem_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1442235772" xil_pn:in_ck="6970774308026806214" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3180699873896808002" xil_pn:start_ts="1442235746">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPSSystem.pcf"/>
      <outfile xil_pn:name="MIPSSystem_map.map"/>
      <outfile xil_pn:name="MIPSSystem_map.mrp"/>
      <outfile xil_pn:name="MIPSSystem_map.ncd"/>
      <outfile xil_pn:name="MIPSSystem_map.ngm"/>
      <outfile xil_pn:name="MIPSSystem_map.xrpt"/>
      <outfile xil_pn:name="MIPSSystem_summary.xml"/>
      <outfile xil_pn:name="MIPSSystem_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1442235796" xil_pn:in_ck="465915649509258655" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1442235772">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="MIPSSystem.ncd"/>
      <outfile xil_pn:name="MIPSSystem.pad"/>
      <outfile xil_pn:name="MIPSSystem.par"/>
      <outfile xil_pn:name="MIPSSystem.ptwx"/>
      <outfile xil_pn:name="MIPSSystem.unroutes"/>
      <outfile xil_pn:name="MIPSSystem.xpi"/>
      <outfile xil_pn:name="MIPSSystem_pad.csv"/>
      <outfile xil_pn:name="MIPSSystem_pad.txt"/>
      <outfile xil_pn:name="MIPSSystem_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1442235805" xil_pn:in_ck="-7840636421522837951" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="335873702051717080" xil_pn:start_ts="1442235796">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="MIPSSystem.bgn"/>
      <outfile xil_pn:name="MIPSSystem.bit"/>
      <outfile xil_pn:name="MIPSSystem.drc"/>
      <outfile xil_pn:name="MIPSSystem.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1442235796" xil_pn:in_ck="-7063284267387799998" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1442235791">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="MIPSSystem.twr"/>
      <outfile xil_pn:name="MIPSSystem.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1442235734" xil_pn:in_ck="9190821961791380235" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="7280169778786018840" xil_pn:start_ts="1442235733">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/MIPSSystem_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/MIPSSystem_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
