$date
  Wed Dec 13 19:17:58 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module std_logic_arith $end
$upscope $end
$scope module std_logic_unsigned $end
$upscope $end
$scope module accumulator_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 4 # din[3:0] $end
$var reg 4 $ q[3:0] $end
$scope module accumulator $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$var reg 4 ' din[3:0] $end
$var reg 4 ( q[3:0] $end
$var reg 4 ) tmp[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
b0001 #
b0000 $
0%
1&
b0001 '
b0000 (
b0000 )
#50000000
1!
1%
#100000000
0!
0"
0%
0&
#150000000
1!
b0001 $
1%
b0001 (
b0001 )
#200000000
0!
1"
b0010 #
b0000 $
0%
1&
b0010 '
b0000 (
b0000 )
#250000000
1!
1%
#300000000
0!
0"
0%
0&
#350000000
1!
b0010 $
1%
b0010 (
b0010 )
#400000000
0!
b0100 #
0%
b0100 '
#450000000
1!
b0110 $
1%
b0110 (
b0110 )
#500000000
0!
0%
#550000000
1!
b1010 $
1%
b1010 (
b1010 )
#600000000
0!
b1000 #
0%
b1000 '
#650000000
1!
b0010 $
1%
b0010 (
b0010 )
#700000000
0!
0%
#750000000
1!
b1010 $
1%
b1010 (
b1010 )
#800000000
0!
b0001 #
0%
b0001 '
#850000000
1!
b1011 $
1%
b1011 (
b1011 )
#900000000
0!
0%
#950000000
1!
b1100 $
1%
b1100 (
b1100 )
#1000000000
0!
b0010 #
0%
b0010 '
