# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../bram_image_process.gen/sources_1/ip/bram_image/sim/bram_image.v" \
"../../../../bram_image_process.srcs/sources_1/new/image_processing.v" \
"../../../../bram_image_process.srcs/sources_1/new/top.v" \
"../../../../bram_image_process.srcs/sim_1/new/tb_image_bram.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
