/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.35
Hash     : d4a5e5a
Date     : Feb  9 2024
Type     : Engineering
Log Time   : Fri Feb  9 07:15:56 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 73
# Timing Graph Levels: 134

#Path 1
Startpoint: soc.cpu.mem_addr[8].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.reg_out[31].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
soc.cpu.mem_addr[8].C[0] (dffre)                                          0.894     0.894
soc.cpu.mem_addr[8].Q[0] (dffre) [clock-to-output]                        0.154     1.048
$abc$1155836$new_new_n13825__.in[0] (.names)                              1.445     2.493
$abc$1155836$new_new_n13825__.out[0] (.names)                             0.148     2.641
$abc$1155836$new_new_n15092__.in[0] (.names)                              1.201     3.842
$abc$1155836$new_new_n15092__.out[0] (.names)                             0.099     3.941
$abc$1155836$new_new_n15542__.in[4] (.names)                              0.722     4.664
$abc$1155836$new_new_n15542__.out[0] (.names)                             0.099     4.763
$abc$1155836$new_new_n15553__.in[3] (.names)                              0.085     4.848
$abc$1155836$new_new_n15553__.out[0] (.names)                             0.099     4.947
$abc$1155836$new_new_n15554__.in[2] (.names)                              0.844     5.791
$abc$1155836$new_new_n15554__.out[0] (.names)                             0.218     6.010
$abc$1155836$abc$247280$li263_li263.in[2] (.names)                        0.485     6.494
$abc$1155836$abc$247280$li263_li263.out[0] (.names)                       0.218     6.712
soc.cpu.reg_out[31].D[0] (dffre)                                          0.000     6.712
data arrival time                                                                   6.712

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                      0.000     2.500
clk.inpad[0] (.input)                                                     0.000     2.500
soc.cpu.reg_out[31].C[0] (dffre)                                          0.894     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -6.712
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -3.349


#Path 2
Startpoint: soc.cpu.mem_addr[8].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.reg_out[26].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
soc.cpu.mem_addr[8].C[0] (dffre)                                          0.894     0.894
soc.cpu.mem_addr[8].Q[0] (dffre) [clock-to-output]                        0.154     1.048
$abc$1155836$new_new_n13825__.in[0] (.names)                              1.445     2.493
$abc$1155836$new_new_n13825__.out[0] (.names)                             0.148     2.641
$abc$1155836$new_new_n15092__.in[0] (.names)                              1.201     3.842
$abc$1155836$new_new_n15092__.out[0] (.names)                             0.099     3.941
$abc$1155836$new_new_n15542__.in[4] (.names)                              0.722     4.664
$abc$1155836$new_new_n15542__.out[0] (.names)                             0.099     4.763
$abc$1155836$new_new_n15553__.in[3] (.names)                              0.085     4.848
$abc$1155836$new_new_n15553__.out[0] (.names)                             0.099     4.947
$abc$1155836$new_new_n15554__.in[2] (.names)                              0.844     5.791
$abc$1155836$new_new_n15554__.out[0] (.names)                             0.218     6.010
$abc$1155836$abc$247280$li258_li258.in[1] (.names)                        0.603     6.613
$abc$1155836$abc$247280$li258_li258.out[0] (.names)                       0.099     6.712
soc.cpu.reg_out[26].D[0] (dffre)                                          0.000     6.712
data arrival time                                                                   6.712

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                      0.000     2.500
clk.inpad[0] (.input)                                                     0.000     2.500
soc.cpu.reg_out[26].C[0] (dffre)                                          0.894     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -6.712
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -3.349


#Path 3
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : $\soc.cpu.cpuregs.regs$rdreg[0]$q[2].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                                        0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                            0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                          0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                 1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                0.025     2.098
$abc$1155836$new_new_n14891__.in[3] (.names)                                                 0.424     2.521
$abc$1155836$new_new_n14891__.out[0] (.names)                                                0.218     2.739
$abc$1155836$new_new_n15724__.in[1] (.names)                                                 0.424     3.163
$abc$1155836$new_new_n15724__.out[0] (.names)                                                0.136     3.298
$abc$1155836$new_new_n15725__.in[1] (.names)                                                 0.485     3.783
$abc$1155836$new_new_n15725__.out[0] (.names)                                                0.197     3.980
$abc$1155836$new_new_n15814__.in[4] (.names)                                                 0.725     4.705
$abc$1155836$new_new_n15814__.out[0] (.names)                                                0.152     4.857
$abc$1155836$abc$251769$li33_li33.in[1] (.names)                                             0.603     5.461
$abc$1155836$abc$251769$li33_li33.out[0] (.names)                                            0.218     5.679
$abc$1155836$abc$178358$auto$rtlil.cc:2491:Mux$9026[2].in[1] (.names)                        0.783     6.462
$abc$1155836$abc$178358$auto$rtlil.cc:2491:Mux$9026[2].out[0] (.names)                       0.197     6.659
$\soc.cpu.cpuregs.regs$rdreg[0]$q[2].D[0] (dffre)                                            0.000     6.659
data arrival time                                                                                      6.659

clock clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                         0.000     2.500
clk.inpad[0] (.input)                                                                        0.000     2.500
$\soc.cpu.cpuregs.regs$rdreg[0]$q[2].C[0] (dffre)                                            0.894     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -6.659
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -3.296


#Path 4
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.decoded_rs2[2].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                       0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                     0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                            1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                           0.025     2.098
$abc$1155836$new_new_n14891__.in[3] (.names)                            0.424     2.521
$abc$1155836$new_new_n14891__.out[0] (.names)                           0.218     2.739
$abc$1155836$new_new_n15724__.in[1] (.names)                            0.424     3.163
$abc$1155836$new_new_n15724__.out[0] (.names)                           0.136     3.298
$abc$1155836$new_new_n15725__.in[1] (.names)                            0.485     3.783
$abc$1155836$new_new_n15725__.out[0] (.names)                           0.197     3.980
$abc$1155836$new_new_n15814__.in[4] (.names)                            0.725     4.705
$abc$1155836$new_new_n15814__.out[0] (.names)                           0.152     4.857
$abc$1155836$abc$251769$li33_li33.in[1] (.names)                        0.603     5.461
$abc$1155836$abc$251769$li33_li33.out[0] (.names)                       0.218     5.679
soc.cpu.decoded_rs2[2].D[0] (dffre)                                     0.980     6.659
data arrival time                                                                 6.659

clock clk (rise edge)                                                   2.500     2.500
clock source latency                                                    0.000     2.500
clk.inpad[0] (.input)                                                   0.000     2.500
soc.cpu.decoded_rs2[2].C[0] (dffre)                                     0.894     3.394
clock uncertainty                                                       0.000     3.394
cell setup time                                                        -0.032     3.363
data required time                                                                3.363
---------------------------------------------------------------------------------------
data required time                                                                3.363
data arrival time                                                                -6.659
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -3.296


#Path 5
Startpoint: soc.cpu.mem_addr[8].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.reg_out[21].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
soc.cpu.mem_addr[8].C[0] (dffre)                                          0.894     0.894
soc.cpu.mem_addr[8].Q[0] (dffre) [clock-to-output]                        0.154     1.048
$abc$1155836$new_new_n13825__.in[0] (.names)                              1.445     2.493
$abc$1155836$new_new_n13825__.out[0] (.names)                             0.148     2.641
$abc$1155836$new_new_n15092__.in[0] (.names)                              1.201     3.842
$abc$1155836$new_new_n15092__.out[0] (.names)                             0.099     3.941
$abc$1155836$new_new_n15542__.in[4] (.names)                              0.722     4.664
$abc$1155836$new_new_n15542__.out[0] (.names)                             0.099     4.763
$abc$1155836$new_new_n15553__.in[3] (.names)                              0.085     4.848
$abc$1155836$new_new_n15553__.out[0] (.names)                             0.099     4.947
$abc$1155836$new_new_n15554__.in[2] (.names)                              0.844     5.791
$abc$1155836$new_new_n15554__.out[0] (.names)                             0.218     6.010
$abc$1155836$abc$247280$li253_li253.in[1] (.names)                        0.424     6.433
$abc$1155836$abc$247280$li253_li253.out[0] (.names)                       0.152     6.585
soc.cpu.reg_out[21].D[0] (dffre)                                          0.000     6.585
data arrival time                                                                   6.585

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                      0.000     2.500
clk.inpad[0] (.input)                                                     0.000     2.500
soc.cpu.reg_out[21].C[0] (dffre)                                          0.894     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -6.585
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -3.222


#Path 6
Startpoint: soc.cpu.mem_addr[8].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.reg_out[18].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
soc.cpu.mem_addr[8].C[0] (dffre)                                          0.894     0.894
soc.cpu.mem_addr[8].Q[0] (dffre) [clock-to-output]                        0.154     1.048
$abc$1155836$new_new_n13825__.in[0] (.names)                              1.445     2.493
$abc$1155836$new_new_n13825__.out[0] (.names)                             0.148     2.641
$abc$1155836$new_new_n15092__.in[0] (.names)                              1.201     3.842
$abc$1155836$new_new_n15092__.out[0] (.names)                             0.099     3.941
$abc$1155836$new_new_n15542__.in[4] (.names)                              0.722     4.664
$abc$1155836$new_new_n15542__.out[0] (.names)                             0.099     4.763
$abc$1155836$new_new_n15553__.in[3] (.names)                              0.085     4.848
$abc$1155836$new_new_n15553__.out[0] (.names)                             0.099     4.947
$abc$1155836$new_new_n15554__.in[2] (.names)                              0.844     5.791
$abc$1155836$new_new_n15554__.out[0] (.names)                             0.218     6.010
$abc$1155836$abc$247280$li250_li250.in[1] (.names)                        0.485     6.494
$abc$1155836$abc$247280$li250_li250.out[0] (.names)                       0.090     6.584
soc.cpu.reg_out[18].D[0] (dffre)                                          0.000     6.584
data arrival time                                                                   6.584

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                      0.000     2.500
clk.inpad[0] (.input)                                                     0.000     2.500
soc.cpu.reg_out[18].C[0] (dffre)                                          0.894     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -6.584
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -3.222


#Path 7
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[164][15].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                                                                                                                                                                                          0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                        0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                                                                                                                                                                               1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                                                                                                                                                                              0.025     2.098
$abc$1155836$new_new_n13813__.in[0] (.names)                                                                                                                                                                                                               0.247     2.344
$abc$1155836$new_new_n13813__.out[0] (.names)                                                                                                                                                                                                              0.197     2.541
$abc$1155836$new_new_n13909__.in[1] (.names)                                                                                                                                                                                                               0.844     3.386
$abc$1155836$new_new_n13909__.out[0] (.names)                                                                                                                                                                                                              0.136     3.521
$abc$1155836$techmap$techmap1038885\picosoc_symbiflow:$abc$178358$lo3610_233867.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[0] (.names)                        0.783     4.304
$abc$1155836$techmap$techmap1038885\picosoc_symbiflow:$abc$178358$lo3610_233867.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.523
soc.memory.mem[164][15].E[0] (dffre)                                                                                                                                                                                                                       1.984     6.507
data arrival time                                                                                                                                                                                                                                                    6.507

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[164][15].C[0] (dffre)                                                                                                                                                                                                                       0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.507
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -3.144


#Path 8
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[164][13].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                                                                                                                                                                                          0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                        0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                                                                                                                                                                               1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                                                                                                                                                                              0.025     2.098
$abc$1155836$new_new_n13813__.in[0] (.names)                                                                                                                                                                                                               0.247     2.344
$abc$1155836$new_new_n13813__.out[0] (.names)                                                                                                                                                                                                              0.197     2.541
$abc$1155836$new_new_n13909__.in[1] (.names)                                                                                                                                                                                                               0.844     3.386
$abc$1155836$new_new_n13909__.out[0] (.names)                                                                                                                                                                                                              0.136     3.521
$abc$1155836$techmap$techmap1038885\picosoc_symbiflow:$abc$178358$lo3610_233867.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[0] (.names)                        0.783     4.304
$abc$1155836$techmap$techmap1038885\picosoc_symbiflow:$abc$178358$lo3610_233867.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.523
soc.memory.mem[164][13].E[0] (dffre)                                                                                                                                                                                                                       1.984     6.507
data arrival time                                                                                                                                                                                                                                                    6.507

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[164][13].C[0] (dffre)                                                                                                                                                                                                                       0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.507
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -3.144


#Path 9
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[164][12].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                                                                                                                                                                                          0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                        0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                                                                                                                                                                               1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                                                                                                                                                                              0.025     2.098
$abc$1155836$new_new_n13813__.in[0] (.names)                                                                                                                                                                                                               0.247     2.344
$abc$1155836$new_new_n13813__.out[0] (.names)                                                                                                                                                                                                              0.197     2.541
$abc$1155836$new_new_n13909__.in[1] (.names)                                                                                                                                                                                                               0.844     3.386
$abc$1155836$new_new_n13909__.out[0] (.names)                                                                                                                                                                                                              0.136     3.521
$abc$1155836$techmap$techmap1038885\picosoc_symbiflow:$abc$178358$lo3610_233867.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[0] (.names)                        0.783     4.304
$abc$1155836$techmap$techmap1038885\picosoc_symbiflow:$abc$178358$lo3610_233867.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.523
soc.memory.mem[164][12].E[0] (dffre)                                                                                                                                                                                                                       1.984     6.507
data arrival time                                                                                                                                                                                                                                                    6.507

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[164][12].C[0] (dffre)                                                                                                                                                                                                                       0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.507
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -3.144


#Path 10
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[164][11].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                                                                                                                                                                                          0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                        0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                                                                                                                                                                               1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                                                                                                                                                                              0.025     2.098
$abc$1155836$new_new_n13813__.in[0] (.names)                                                                                                                                                                                                               0.247     2.344
$abc$1155836$new_new_n13813__.out[0] (.names)                                                                                                                                                                                                              0.197     2.541
$abc$1155836$new_new_n13909__.in[1] (.names)                                                                                                                                                                                                               0.844     3.386
$abc$1155836$new_new_n13909__.out[0] (.names)                                                                                                                                                                                                              0.136     3.521
$abc$1155836$techmap$techmap1038885\picosoc_symbiflow:$abc$178358$lo3610_233867.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[0] (.names)                        0.783     4.304
$abc$1155836$techmap$techmap1038885\picosoc_symbiflow:$abc$178358$lo3610_233867.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.523
soc.memory.mem[164][11].E[0] (dffre)                                                                                                                                                                                                                       1.984     6.507
data arrival time                                                                                                                                                                                                                                                    6.507

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[164][11].C[0] (dffre)                                                                                                                                                                                                                       0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.507
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -3.144


#Path 11
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[164][9].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                                                                                                                                                                                          0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                        0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                                                                                                                                                                               1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                                                                                                                                                                              0.025     2.098
$abc$1155836$new_new_n13813__.in[0] (.names)                                                                                                                                                                                                               0.247     2.344
$abc$1155836$new_new_n13813__.out[0] (.names)                                                                                                                                                                                                              0.197     2.541
$abc$1155836$new_new_n13909__.in[1] (.names)                                                                                                                                                                                                               0.844     3.386
$abc$1155836$new_new_n13909__.out[0] (.names)                                                                                                                                                                                                              0.136     3.521
$abc$1155836$techmap$techmap1038885\picosoc_symbiflow:$abc$178358$lo3610_233867.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[0] (.names)                        0.783     4.304
$abc$1155836$techmap$techmap1038885\picosoc_symbiflow:$abc$178358$lo3610_233867.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.523
soc.memory.mem[164][9].E[0] (dffre)                                                                                                                                                                                                                        1.984     6.507
data arrival time                                                                                                                                                                                                                                                    6.507

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[164][9].C[0] (dffre)                                                                                                                                                                                                                        0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.507
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -3.144


#Path 12
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[164][8].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                                                                                                                                                                                          0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                        0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                                                                                                                                                                               1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                                                                                                                                                                              0.025     2.098
$abc$1155836$new_new_n13813__.in[0] (.names)                                                                                                                                                                                                               0.247     2.344
$abc$1155836$new_new_n13813__.out[0] (.names)                                                                                                                                                                                                              0.197     2.541
$abc$1155836$new_new_n13909__.in[1] (.names)                                                                                                                                                                                                               0.844     3.386
$abc$1155836$new_new_n13909__.out[0] (.names)                                                                                                                                                                                                              0.136     3.521
$abc$1155836$techmap$techmap1038885\picosoc_symbiflow:$abc$178358$lo3610_233867.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[0] (.names)                        0.783     4.304
$abc$1155836$techmap$techmap1038885\picosoc_symbiflow:$abc$178358$lo3610_233867.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.523
soc.memory.mem[164][8].E[0] (dffre)                                                                                                                                                                                                                        1.984     6.507
data arrival time                                                                                                                                                                                                                                                    6.507

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[164][8].C[0] (dffre)                                                                                                                                                                                                                        0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.507
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -3.144


#Path 13
Startpoint: soc.cpu.mem_addr[8].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.reg_out[25].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
soc.cpu.mem_addr[8].C[0] (dffre)                                          0.894     0.894
soc.cpu.mem_addr[8].Q[0] (dffre) [clock-to-output]                        0.154     1.048
$abc$1155836$new_new_n13825__.in[0] (.names)                              1.445     2.493
$abc$1155836$new_new_n13825__.out[0] (.names)                             0.148     2.641
$abc$1155836$new_new_n15092__.in[0] (.names)                              1.201     3.842
$abc$1155836$new_new_n15092__.out[0] (.names)                             0.099     3.941
$abc$1155836$new_new_n15542__.in[4] (.names)                              0.722     4.664
$abc$1155836$new_new_n15542__.out[0] (.names)                             0.099     4.763
$abc$1155836$new_new_n15553__.in[3] (.names)                              0.085     4.848
$abc$1155836$new_new_n15553__.out[0] (.names)                             0.099     4.947
$abc$1155836$new_new_n15554__.in[2] (.names)                              0.844     5.791
$abc$1155836$new_new_n15554__.out[0] (.names)                             0.218     6.010
$abc$1155836$abc$247280$li257_li257.in[1] (.names)                        0.308     6.317
$abc$1155836$abc$247280$li257_li257.out[0] (.names)                       0.172     6.490
soc.cpu.reg_out[25].D[0] (dffre)                                          0.000     6.490
data arrival time                                                                   6.490

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                      0.000     2.500
clk.inpad[0] (.input)                                                     0.000     2.500
soc.cpu.reg_out[25].C[0] (dffre)                                          0.894     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -6.490
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -3.127


#Path 14
Startpoint: soc.cpu.mem_addr[8].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.reg_out[29].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
soc.cpu.mem_addr[8].C[0] (dffre)                                          0.894     0.894
soc.cpu.mem_addr[8].Q[0] (dffre) [clock-to-output]                        0.154     1.048
$abc$1155836$new_new_n13825__.in[0] (.names)                              1.445     2.493
$abc$1155836$new_new_n13825__.out[0] (.names)                             0.148     2.641
$abc$1155836$new_new_n15092__.in[0] (.names)                              1.201     3.842
$abc$1155836$new_new_n15092__.out[0] (.names)                             0.099     3.941
$abc$1155836$new_new_n15542__.in[4] (.names)                              0.722     4.664
$abc$1155836$new_new_n15542__.out[0] (.names)                             0.099     4.763
$abc$1155836$new_new_n15553__.in[3] (.names)                              0.085     4.848
$abc$1155836$new_new_n15553__.out[0] (.names)                             0.099     4.947
$abc$1155836$new_new_n19436__.in[3] (.names)                              0.424     5.371
$abc$1155836$new_new_n19436__.out[0] (.names)                             0.218     5.589
$abc$1155836$abc$247280$li261_li261.in[1] (.names)                        0.661     6.250
$abc$1155836$abc$247280$li261_li261.out[0] (.names)                       0.218     6.468
soc.cpu.reg_out[29].D[0] (dffre)                                          0.000     6.468
data arrival time                                                                   6.468

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                      0.000     2.500
clk.inpad[0] (.input)                                                     0.000     2.500
soc.cpu.reg_out[29].C[0] (dffre)                                          0.894     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -6.468
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -3.106


#Path 15
Startpoint: soc.cpu.mem_addr[2].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.mem_rdata_q[27].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
soc.cpu.mem_addr[2].C[0] (dffre)                                          0.894     0.894
soc.cpu.mem_addr[2].Q[0] (dffre) [clock-to-output]                        0.154     1.048
$abc$1155836$new_new_n13807__.in[0] (.names)                              0.603     1.652
$abc$1155836$new_new_n13807__.out[0] (.names)                             0.218     1.870
$abc$1155836$new_new_n14892__.in[4] (.names)                              0.786     2.656
$abc$1155836$new_new_n14892__.out[0] (.names)                             0.152     2.808
$abc$1155836$new_new_n14896__.in[3] (.names)                              0.905     3.713
$abc$1155836$new_new_n14896__.out[0] (.names)                             0.218     3.931
soc.cpu.mem_rdata_latched[6].in[3] (.names)                               0.085     4.017
soc.cpu.mem_rdata_latched[6].out[0] (.names)                              0.136     4.152
$abc$1155836$new_new_n15756__.in[4] (.names)                              0.722     4.874
$abc$1155836$new_new_n15756__.out[0] (.names)                             0.218     5.092
$abc$1155836$new_new_n17244__.in[2] (.names)                              0.543     5.635
$abc$1155836$new_new_n17244__.out[0] (.names)                             0.090     5.725
$abc$1155836$abc$247280$li223_li223.in[0] (.names)                        0.607     6.332
$abc$1155836$abc$247280$li223_li223.out[0] (.names)                       0.136     6.467
soc.cpu.mem_rdata_q[27].D[0] (dffre)                                      0.000     6.467
data arrival time                                                                   6.467

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                      0.000     2.500
clk.inpad[0] (.input)                                                     0.000     2.500
soc.cpu.mem_rdata_q[27].C[0] (dffre)                                      0.894     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -6.467
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -3.105


#Path 16
Startpoint: soc.cpu.mem_addr[8].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.reg_out[2].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
soc.cpu.mem_addr[8].C[0] (dffre)                                          0.894     0.894
soc.cpu.mem_addr[8].Q[0] (dffre) [clock-to-output]                        0.154     1.048
$abc$1155836$new_new_n13825__.in[0] (.names)                              1.445     2.493
$abc$1155836$new_new_n13825__.out[0] (.names)                             0.148     2.641
$abc$1155836$new_new_n15092__.in[0] (.names)                              1.201     3.842
$abc$1155836$new_new_n15092__.out[0] (.names)                             0.099     3.941
$abc$1155836$new_new_n15095__.in[2] (.names)                              0.424     4.365
$abc$1155836$new_new_n15095__.out[0] (.names)                             0.197     4.562
$abc$1155836$new_new_n15108__.in[5] (.names)                              0.543     5.104
$abc$1155836$new_new_n15108__.out[0] (.names)                             0.172     5.277
$abc$1155836$abc$247280$li234_li234.in[0] (.names)                        1.085     6.362
$abc$1155836$abc$247280$li234_li234.out[0] (.names)                       0.099     6.461
soc.cpu.reg_out[2].D[0] (dffre)                                           0.000     6.461
data arrival time                                                                   6.461

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                      0.000     2.500
clk.inpad[0] (.input)                                                     0.000     2.500
soc.cpu.reg_out[2].C[0] (dffre)                                           0.894     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -6.461
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -3.098


#Path 17
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.is_alu_reg_imm.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                       0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                     0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                            1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                           0.025     2.098
$abc$1155836$new_new_n14891__.in[3] (.names)                            0.424     2.521
$abc$1155836$new_new_n14891__.out[0] (.names)                           0.218     2.739
$abc$1155836$new_new_n15687__.in[4] (.names)                            0.844     3.584
$abc$1155836$new_new_n15687__.out[0] (.names)                           0.103     3.686
$abc$1155836$new_new_n15688__.in[2] (.names)                            0.308     3.994
$abc$1155836$new_new_n15688__.out[0] (.names)                           0.197     4.191
$abc$1155836$new_new_n15757__.in[0] (.names)                            0.725     4.916
$abc$1155836$new_new_n15757__.out[0] (.names)                           0.099     5.016
$abc$1155836$new_new_n15759__.in[2] (.names)                            0.664     5.680
$abc$1155836$new_new_n15759__.out[0] (.names)                           0.148     5.828
$abc$1155836$abc$251769$li42_li42.in[4] (.names)                        0.485     6.312
$abc$1155836$abc$251769$li42_li42.out[0] (.names)                       0.148     6.460
soc.cpu.is_alu_reg_imm.D[0] (dffre)                                     0.000     6.460
data arrival time                                                                 6.460

clock clk (rise edge)                                                   2.500     2.500
clock source latency                                                    0.000     2.500
clk.inpad[0] (.input)                                                   0.000     2.500
soc.cpu.is_alu_reg_imm.C[0] (dffre)                                     0.894     3.394
clock uncertainty                                                       0.000     3.394
cell setup time                                                        -0.032     3.363
data required time                                                                3.363
---------------------------------------------------------------------------------------
data required time                                                                3.363
data arrival time                                                                -6.460
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -3.097


#Path 18
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.decoded_rs1[0].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                       0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                     0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                            1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                           0.025     2.098
$abc$1155836$new_new_n15066__.in[2] (.names)                            0.424     2.521
$abc$1155836$new_new_n15066__.out[0] (.names)                           0.090     2.611
soc.cpu.dbg_mem_rdata[28].in[0] (.names)                                0.664     3.276
soc.cpu.dbg_mem_rdata[28].out[0] (.names)                               0.025     3.301
soc.cpu.mem_rdata_latched[12].in[4] (.names)                            0.485     3.786
soc.cpu.mem_rdata_latched[12].out[0] (.names)                           0.172     3.958
$abc$1155836$new_new_n15782__.in[3] (.names)                            0.902     4.860
$abc$1155836$new_new_n15782__.out[0] (.names)                           0.025     4.885
$abc$1155836$new_new_n17599__.in[3] (.names)                            1.143     6.029
$abc$1155836$new_new_n17599__.out[0] (.names)                           0.172     6.201
$abc$1155836$abc$251769$li26_li26.in[0] (.names)                        0.085     6.286
$abc$1155836$abc$251769$li26_li26.out[0] (.names)                       0.148     6.434
soc.cpu.decoded_rs1[0].D[0] (dffre)                                     0.000     6.434
data arrival time                                                                 6.434

clock clk (rise edge)                                                   2.500     2.500
clock source latency                                                    0.000     2.500
clk.inpad[0] (.input)                                                   0.000     2.500
soc.cpu.decoded_rs1[0].C[0] (dffre)                                     0.894     3.394
clock uncertainty                                                       0.000     3.394
cell setup time                                                        -0.032     3.363
data required time                                                                3.363
---------------------------------------------------------------------------------------
data required time                                                                3.363
data arrival time                                                                -6.434
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -3.071


#Path 19
Startpoint: soc.cpu.mem_addr[2].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.mem_rdata_q[29].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
soc.cpu.mem_addr[2].C[0] (dffre)                                          0.894     0.894
soc.cpu.mem_addr[2].Q[0] (dffre) [clock-to-output]                        0.154     1.048
$abc$1155836$new_new_n13807__.in[0] (.names)                              0.603     1.652
$abc$1155836$new_new_n13807__.out[0] (.names)                             0.218     1.870
$abc$1155836$new_new_n14892__.in[4] (.names)                              0.786     2.656
$abc$1155836$new_new_n14892__.out[0] (.names)                             0.152     2.808
$abc$1155836$new_new_n14896__.in[3] (.names)                              0.905     3.713
$abc$1155836$new_new_n14896__.out[0] (.names)                             0.218     3.931
soc.cpu.mem_rdata_latched[6].in[3] (.names)                               0.085     4.017
soc.cpu.mem_rdata_latched[6].out[0] (.names)                              0.136     4.152
$abc$1155836$new_new_n15756__.in[4] (.names)                              0.722     4.874
$abc$1155836$new_new_n15756__.out[0] (.names)                             0.218     5.092
$abc$1155836$new_new_n17244__.in[2] (.names)                              0.543     5.635
$abc$1155836$new_new_n17244__.out[0] (.names)                             0.090     5.725
$abc$1155836$abc$247280$li225_li225.in[2] (.names)                        0.488     6.213
$abc$1155836$abc$247280$li225_li225.out[0] (.names)                       0.218     6.431
soc.cpu.mem_rdata_q[29].D[0] (dffre)                                      0.000     6.431
data arrival time                                                                   6.431

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                      0.000     2.500
clk.inpad[0] (.input)                                                     0.000     2.500
soc.cpu.mem_rdata_q[29].C[0] (dffre)                                      0.894     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -6.431
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -3.068


#Path 20
Startpoint: soc.cpu.mem_addr[2].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.mem_rdata_q[31].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
soc.cpu.mem_addr[2].C[0] (dffre)                                          0.894     0.894
soc.cpu.mem_addr[2].Q[0] (dffre) [clock-to-output]                        0.154     1.048
$abc$1155836$new_new_n13807__.in[0] (.names)                              0.603     1.652
$abc$1155836$new_new_n13807__.out[0] (.names)                             0.218     1.870
$abc$1155836$new_new_n14892__.in[4] (.names)                              0.786     2.656
$abc$1155836$new_new_n14892__.out[0] (.names)                             0.152     2.808
$abc$1155836$new_new_n14896__.in[3] (.names)                              0.905     3.713
$abc$1155836$new_new_n14896__.out[0] (.names)                             0.218     3.931
soc.cpu.mem_rdata_latched[6].in[3] (.names)                               0.085     4.017
soc.cpu.mem_rdata_latched[6].out[0] (.names)                              0.136     4.152
$abc$1155836$new_new_n15756__.in[4] (.names)                              0.722     4.874
$abc$1155836$new_new_n15756__.out[0] (.names)                             0.218     5.092
$abc$1155836$new_new_n17244__.in[2] (.names)                              0.543     5.635
$abc$1155836$new_new_n17244__.out[0] (.names)                             0.090     5.725
$abc$1155836$abc$247280$li227_li227.in[1] (.names)                        0.546     6.271
$abc$1155836$abc$247280$li227_li227.out[0] (.names)                       0.152     6.423
soc.cpu.mem_rdata_q[31].D[0] (dffre)                                      0.000     6.423
data arrival time                                                                   6.423

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                      0.000     2.500
clk.inpad[0] (.input)                                                     0.000     2.500
soc.cpu.mem_rdata_q[31].C[0] (dffre)                                      0.894     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -6.423
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -3.060


#Path 21
Startpoint: soc.cpu.mem_addr[2].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.mem_rdata_q[28].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
soc.cpu.mem_addr[2].C[0] (dffre)                                          0.894     0.894
soc.cpu.mem_addr[2].Q[0] (dffre) [clock-to-output]                        0.154     1.048
$abc$1155836$new_new_n13807__.in[0] (.names)                              0.603     1.652
$abc$1155836$new_new_n13807__.out[0] (.names)                             0.218     1.870
$abc$1155836$new_new_n14892__.in[4] (.names)                              0.786     2.656
$abc$1155836$new_new_n14892__.out[0] (.names)                             0.152     2.808
$abc$1155836$new_new_n14896__.in[3] (.names)                              0.905     3.713
$abc$1155836$new_new_n14896__.out[0] (.names)                             0.218     3.931
soc.cpu.mem_rdata_latched[6].in[3] (.names)                               0.085     4.017
soc.cpu.mem_rdata_latched[6].out[0] (.names)                              0.136     4.152
$abc$1155836$new_new_n15756__.in[4] (.names)                              0.722     4.874
$abc$1155836$new_new_n15756__.out[0] (.names)                             0.218     5.092
$abc$1155836$new_new_n17244__.in[2] (.names)                              0.543     5.635
$abc$1155836$new_new_n17244__.out[0] (.names)                             0.090     5.725
$abc$1155836$abc$247280$li224_li224.in[0] (.names)                        0.485     6.210
$abc$1155836$abc$247280$li224_li224.out[0] (.names)                       0.197     6.407
soc.cpu.mem_rdata_q[28].D[0] (dffre)                                      0.000     6.407
data arrival time                                                                   6.407

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                      0.000     2.500
clk.inpad[0] (.input)                                                     0.000     2.500
soc.cpu.mem_rdata_q[28].C[0] (dffre)                                      0.894     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -6.407
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -3.044


#Path 22
Startpoint: soc.cpu.mem_addr[2].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.mem_rdata_q[13].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
soc.cpu.mem_addr[2].C[0] (dffre)                                          0.894     0.894
soc.cpu.mem_addr[2].Q[0] (dffre) [clock-to-output]                        0.154     1.048
$abc$1155836$new_new_n13807__.in[0] (.names)                              0.603     1.652
$abc$1155836$new_new_n13807__.out[0] (.names)                             0.218     1.870
$abc$1155836$new_new_n14892__.in[4] (.names)                              0.786     2.656
$abc$1155836$new_new_n14892__.out[0] (.names)                             0.152     2.808
$abc$1155836$new_new_n14896__.in[3] (.names)                              0.905     3.713
$abc$1155836$new_new_n14896__.out[0] (.names)                             0.218     3.931
soc.cpu.mem_rdata_latched[6].in[3] (.names)                               0.085     4.017
soc.cpu.mem_rdata_latched[6].out[0] (.names)                              0.136     4.152
$abc$1155836$new_new_n15756__.in[4] (.names)                              0.722     4.874
$abc$1155836$new_new_n15756__.out[0] (.names)                             0.218     5.092
$abc$1155836$new_new_n17244__.in[2] (.names)                              0.543     5.635
$abc$1155836$new_new_n17244__.out[0] (.names)                             0.090     5.725
$abc$1155836$abc$247280$li214_li214.in[2] (.names)                        0.546     6.271
$abc$1155836$abc$247280$li214_li214.out[0] (.names)                       0.136     6.406
soc.cpu.mem_rdata_q[13].D[0] (dffre)                                      0.000     6.406
data arrival time                                                                   6.406

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                      0.000     2.500
clk.inpad[0] (.input)                                                     0.000     2.500
soc.cpu.mem_rdata_q[13].C[0] (dffre)                                      0.894     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -6.406
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -3.044


#Path 23
Startpoint: soc.cpu.mem_addr[8].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.reg_out[17].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
soc.cpu.mem_addr[8].C[0] (dffre)                                          0.894     0.894
soc.cpu.mem_addr[8].Q[0] (dffre) [clock-to-output]                        0.154     1.048
$abc$1155836$new_new_n13825__.in[0] (.names)                              1.445     2.493
$abc$1155836$new_new_n13825__.out[0] (.names)                             0.148     2.641
$abc$1155836$new_new_n15092__.in[0] (.names)                              1.201     3.842
$abc$1155836$new_new_n15092__.out[0] (.names)                             0.099     3.941
$abc$1155836$new_new_n15542__.in[4] (.names)                              0.722     4.664
$abc$1155836$new_new_n15542__.out[0] (.names)                             0.099     4.763
$abc$1155836$new_new_n15553__.in[3] (.names)                              0.085     4.848
$abc$1155836$new_new_n15553__.out[0] (.names)                             0.099     4.947
$abc$1155836$new_new_n15554__.in[2] (.names)                              0.844     5.791
$abc$1155836$new_new_n15554__.out[0] (.names)                             0.218     6.010
$abc$1155836$abc$247280$li249_li249.in[1] (.names)                        0.305     6.314
$abc$1155836$abc$247280$li249_li249.out[0] (.names)                       0.090     6.404
soc.cpu.reg_out[17].D[0] (dffre)                                          0.000     6.404
data arrival time                                                                   6.404

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                      0.000     2.500
clk.inpad[0] (.input)                                                     0.000     2.500
soc.cpu.reg_out[17].C[0] (dffre)                                          0.894     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -6.404
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -3.042


#Path 24
Startpoint: soc.cpu.mem_addr[2].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.rdata[12].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
soc.cpu.mem_addr[2].C[0] (dffre)                                            0.894     0.894
soc.cpu.mem_addr[2].Q[0] (dffre) [clock-to-output]                          0.154     1.048
$abc$1155836$new_new_n19093__.in[1] (.names)                                1.326     2.374
$abc$1155836$new_new_n19093__.out[0] (.names)                               0.173     2.547
$abc$1155836$new_new_n19096__.in[3] (.names)                                0.085     2.632
$abc$1155836$new_new_n19096__.out[0] (.names)                               0.103     2.735
$abc$1155836$new_new_n19097__.in[5] (.names)                                1.561     4.295
$abc$1155836$new_new_n19097__.out[0] (.names)                               0.054     4.349
$abc$1155836$new_new_n19098__.in[3] (.names)                                1.320     5.669
$abc$1155836$new_new_n19098__.out[0] (.names)                               0.025     5.694
$abc$1155836$abc$178358$li9530_li9530.in[0] (.names)                        0.603     6.298
$abc$1155836$abc$178358$li9530_li9530.out[0] (.names)                       0.103     6.400
soc.memory.rdata[12].D[0] (dffre)                                           0.000     6.400
data arrival time                                                                     6.400

clock clk (rise edge)                                                       2.500     2.500
clock source latency                                                        0.000     2.500
clk.inpad[0] (.input)                                                       0.000     2.500
soc.memory.rdata[12].C[0] (dffre)                                           0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -6.400
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -3.038


#Path 25
Startpoint: soc.cpu.mem_addr[2].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.mem_rdata_q[20].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
soc.cpu.mem_addr[2].C[0] (dffre)                                          0.894     0.894
soc.cpu.mem_addr[2].Q[0] (dffre) [clock-to-output]                        0.154     1.048
$abc$1155836$new_new_n13807__.in[0] (.names)                              0.603     1.652
$abc$1155836$new_new_n13807__.out[0] (.names)                             0.218     1.870
$abc$1155836$new_new_n14892__.in[4] (.names)                              0.786     2.656
$abc$1155836$new_new_n14892__.out[0] (.names)                             0.152     2.808
$abc$1155836$new_new_n14896__.in[3] (.names)                              0.905     3.713
$abc$1155836$new_new_n14896__.out[0] (.names)                             0.218     3.931
soc.cpu.mem_rdata_latched[6].in[3] (.names)                               0.085     4.017
soc.cpu.mem_rdata_latched[6].out[0] (.names)                              0.136     4.152
$abc$1155836$new_new_n15756__.in[4] (.names)                              0.722     4.874
$abc$1155836$new_new_n15756__.out[0] (.names)                             0.218     5.092
$abc$1155836$new_new_n17357__.in[2] (.names)                              0.664     5.757
$abc$1155836$new_new_n17357__.out[0] (.names)                             0.197     5.954
$abc$1155836$abc$247280$li216_li216.in[2] (.names)                        0.247     6.201
$abc$1155836$abc$247280$li216_li216.out[0] (.names)                       0.197     6.398
soc.cpu.mem_rdata_q[20].D[0] (dffre)                                      0.000     6.398
data arrival time                                                                   6.398

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                      0.000     2.500
clk.inpad[0] (.input)                                                     0.000     2.500
soc.cpu.mem_rdata_q[20].C[0] (dffre)                                      0.894     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -6.398
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -3.035


#Path 26
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.decoded_rs1[2].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                       0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                     0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                            1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                           0.025     2.098
$abc$1155836$new_new_n15066__.in[2] (.names)                            0.424     2.521
$abc$1155836$new_new_n15066__.out[0] (.names)                           0.090     2.611
soc.cpu.dbg_mem_rdata[28].in[0] (.names)                                0.664     3.276
soc.cpu.dbg_mem_rdata[28].out[0] (.names)                               0.025     3.301
soc.cpu.mem_rdata_latched[12].in[4] (.names)                            0.485     3.786
soc.cpu.mem_rdata_latched[12].out[0] (.names)                           0.172     3.958
$abc$1155836$new_new_n15782__.in[3] (.names)                            0.902     4.860
$abc$1155836$new_new_n15782__.out[0] (.names)                           0.025     4.885
$abc$1155836$new_new_n15790__.in[2] (.names)                            1.143     6.029
$abc$1155836$new_new_n15790__.out[0] (.names)                           0.148     6.176
$abc$1155836$abc$251769$li28_li28.in[2] (.names)                        0.085     6.261
$abc$1155836$abc$251769$li28_li28.out[0] (.names)                       0.136     6.397
soc.cpu.decoded_rs1[2].D[0] (dffre)                                     0.000     6.397
data arrival time                                                                 6.397

clock clk (rise edge)                                                   2.500     2.500
clock source latency                                                    0.000     2.500
clk.inpad[0] (.input)                                                   0.000     2.500
soc.cpu.decoded_rs1[2].C[0] (dffre)                                     0.894     3.394
clock uncertainty                                                       0.000     3.394
cell setup time                                                        -0.032     3.363
data required time                                                                3.363
---------------------------------------------------------------------------------------
data required time                                                                3.363
data arrival time                                                                -6.397
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -3.034


#Path 27
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : $\soc.cpu.cpuregs.regs$rdreg[1]$q[0].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                                        0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                            0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                          0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                 1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                0.025     2.098
$abc$1155836$new_new_n15066__.in[2] (.names)                                                 0.424     2.521
$abc$1155836$new_new_n15066__.out[0] (.names)                                                0.090     2.611
soc.cpu.dbg_mem_rdata[28].in[0] (.names)                                                     0.664     3.276
soc.cpu.dbg_mem_rdata[28].out[0] (.names)                                                    0.025     3.301
soc.cpu.mem_rdata_latched[12].in[4] (.names)                                                 0.485     3.786
soc.cpu.mem_rdata_latched[12].out[0] (.names)                                                0.172     3.958
$abc$1155836$new_new_n15782__.in[3] (.names)                                                 0.902     4.860
$abc$1155836$new_new_n15782__.out[0] (.names)                                                0.025     4.885
$abc$1155836$new_new_n17599__.in[3] (.names)                                                 1.143     6.029
$abc$1155836$new_new_n17599__.out[0] (.names)                                                0.172     6.201
$abc$1155836$abc$178358$auto$rtlil.cc:2491:Mux$9029[0].in[1] (.names)                        0.085     6.286
$abc$1155836$abc$178358$auto$rtlil.cc:2491:Mux$9029[0].out[0] (.names)                       0.103     6.389
$\soc.cpu.cpuregs.regs$rdreg[1]$q[0].D[0] (dffre)                                            0.000     6.389
data arrival time                                                                                      6.389

clock clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                         0.000     2.500
clk.inpad[0] (.input)                                                                        0.000     2.500
$\soc.cpu.cpuregs.regs$rdreg[1]$q[0].C[0] (dffre)                                            0.894     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -6.389
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -3.026


#Path 28
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.mem_rdata_q[19].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input)                                                                                        0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                                            0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                                          0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                                 1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                                0.025     2.098
$abc$1155836$new_new_n14891__.in[3] (.names)                                                                 0.424     2.521
$abc$1155836$new_new_n14891__.out[0] (.names)                                                                0.218     2.739
$abc$1155836$new_new_n15687__.in[4] (.names)                                                                 0.844     3.584
$abc$1155836$new_new_n15687__.out[0] (.names)                                                                0.103     3.686
$abc$1155836$new_new_n15688__.in[2] (.names)                                                                 0.308     3.994
$abc$1155836$new_new_n15688__.out[0] (.names)                                                                0.197     4.191
$abc$1155836$new_new_n15757__.in[0] (.names)                                                                 0.725     4.916
$abc$1155836$new_new_n15757__.out[0] (.names)                                                                0.099     5.016
$abc$1155836$abc$261016$auto$opt_dff.cc:195:make_patterns_logic$236878.in[3] (.names)                        0.546     5.561
$abc$1155836$abc$261016$auto$opt_dff.cc:195:make_patterns_logic$236878.out[0] (.names)                       0.218     5.779
soc.cpu.mem_rdata_q[19].E[0] (dffre)                                                                         0.607     6.386
data arrival time                                                                                                      6.386

clock clk (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                         0.000     2.500
clk.inpad[0] (.input)                                                                                        0.000     2.500
soc.cpu.mem_rdata_q[19].C[0] (dffre)                                                                         0.894     3.394
clock uncertainty                                                                                            0.000     3.394
cell setup time                                                                                             -0.032     3.363
data required time                                                                                                     3.363
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     3.363
data arrival time                                                                                                     -6.386
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -3.023


#Path 29
Startpoint: soc.cpu.mem_addr[8].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.reg_out[19].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
soc.cpu.mem_addr[8].C[0] (dffre)                                          0.894     0.894
soc.cpu.mem_addr[8].Q[0] (dffre) [clock-to-output]                        0.154     1.048
$abc$1155836$new_new_n13825__.in[0] (.names)                              1.445     2.493
$abc$1155836$new_new_n13825__.out[0] (.names)                             0.148     2.641
$abc$1155836$new_new_n15092__.in[0] (.names)                              1.201     3.842
$abc$1155836$new_new_n15092__.out[0] (.names)                             0.099     3.941
$abc$1155836$new_new_n15542__.in[4] (.names)                              0.722     4.664
$abc$1155836$new_new_n15542__.out[0] (.names)                             0.099     4.763
$abc$1155836$new_new_n15553__.in[3] (.names)                              0.085     4.848
$abc$1155836$new_new_n15553__.out[0] (.names)                             0.099     4.947
$abc$1155836$new_new_n15554__.in[2] (.names)                              0.844     5.791
$abc$1155836$new_new_n15554__.out[0] (.names)                             0.218     6.010
$abc$1155836$abc$247280$li251_li251.in[1] (.names)                        0.308     6.317
$abc$1155836$abc$247280$li251_li251.out[0] (.names)                       0.054     6.371
soc.cpu.reg_out[19].D[0] (dffre)                                          0.000     6.371
data arrival time                                                                   6.371

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                      0.000     2.500
clk.inpad[0] (.input)                                                     0.000     2.500
soc.cpu.reg_out[19].C[0] (dffre)                                          0.894     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -6.371
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -3.008


#Path 30
Startpoint: soc.cpu.reg_op1[29].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.mem_do_rinst.E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                                         0.000     0.000
soc.cpu.reg_op1[29].C[0] (dffre)                                                                              0.894     0.894
soc.cpu.reg_op1[29].Q[0] (dffre) [clock-to-output]                                                            0.154     1.048
$auto$alumacc.cc:485:replace_alu$8828.S[29].in[1] (.names)                                                    1.204     2.252
$auto$alumacc.cc:485:replace_alu$8828.S[29].out[0] (.names)                                                   0.197     2.449
$auto$alumacc.cc:485:replace_alu$8828.C[30].p[0] (adder_carry)                                                1.062     3.512
$auto$alumacc.cc:485:replace_alu$8828.C[30].cout[0] (adder_carry)                                             0.028     3.540
$abc$1155836$abc$226091$auto$alumacc.cc:485:replace_alu$8828.co.cin[0] (adder_carry)                          0.000     3.540
$abc$1155836$abc$226091$auto$alumacc.cc:485:replace_alu$8828.co.sumout[0] (adder_carry)                       0.037     3.577
$abc$1155836$new_new_n16684__.in[0] (.names)                                                                  0.603     4.180
$abc$1155836$new_new_n16684__.out[0] (.names)                                                                 0.136     4.316
$abc$1155836$new_new_n16717__.in[3] (.names)                                                                  0.085     4.401
$abc$1155836$new_new_n16717__.out[0] (.names)                                                                 0.136     4.537
$abc$1155836$new_new_n16718__.in[0] (.names)                                                                  0.085     4.622
$abc$1155836$new_new_n16718__.out[0] (.names)                                                                 0.103     4.724
$abc$1155836$new_new_n20424__.in[1] (.names)                                                                  0.725     5.450
$abc$1155836$new_new_n20424__.out[0] (.names)                                                                 0.054     5.504
$abc$1155836$abc$230600$auto$opt_dff.cc:195:make_patterns_logic$9503.in[2] (.names)                           0.305     5.808
$abc$1155836$abc$230600$auto$opt_dff.cc:195:make_patterns_logic$9503.out[0] (.names)                          0.197     6.005
soc.cpu.mem_do_rinst.E[0] (dffre)                                                                             0.366     6.371
data arrival time                                                                                                       6.371

clock clk (rise edge)                                                                                         2.500     2.500
clock source latency                                                                                          0.000     2.500
clk.inpad[0] (.input)                                                                                         0.000     2.500
soc.cpu.mem_do_rinst.C[0] (dffre)                                                                             0.894     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.032     3.363
data required time                                                                                                      3.363
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.363
data arrival time                                                                                                      -6.371
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -3.008


#Path 31
Startpoint: soc.cpu.mem_addr[2].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.mem_rdata_q[26].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
soc.cpu.mem_addr[2].C[0] (dffre)                                          0.894     0.894
soc.cpu.mem_addr[2].Q[0] (dffre) [clock-to-output]                        0.154     1.048
$abc$1155836$new_new_n13807__.in[0] (.names)                              0.603     1.652
$abc$1155836$new_new_n13807__.out[0] (.names)                             0.218     1.870
$abc$1155836$new_new_n14892__.in[4] (.names)                              0.786     2.656
$abc$1155836$new_new_n14892__.out[0] (.names)                             0.152     2.808
$abc$1155836$new_new_n14896__.in[3] (.names)                              0.905     3.713
$abc$1155836$new_new_n14896__.out[0] (.names)                             0.218     3.931
soc.cpu.mem_rdata_latched[6].in[3] (.names)                               0.085     4.017
soc.cpu.mem_rdata_latched[6].out[0] (.names)                              0.136     4.152
$abc$1155836$new_new_n15756__.in[4] (.names)                              0.722     4.874
$abc$1155836$new_new_n15756__.out[0] (.names)                             0.218     5.092
$abc$1155836$new_new_n17244__.in[2] (.names)                              0.543     5.635
$abc$1155836$new_new_n17244__.out[0] (.names)                             0.090     5.725
$abc$1155836$abc$247280$li222_li222.in[0] (.names)                        0.427     6.152
$abc$1155836$abc$247280$li222_li222.out[0] (.names)                       0.218     6.370
soc.cpu.mem_rdata_q[26].D[0] (dffre)                                      0.000     6.370
data arrival time                                                                   6.370

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                      0.000     2.500
clk.inpad[0] (.input)                                                     0.000     2.500
soc.cpu.mem_rdata_q[26].C[0] (dffre)                                      0.894     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -6.370
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -3.007


#Path 32
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.mem_rdata_q[18].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input)                                                 0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                     0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                   0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                          1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                         0.025     2.098
$abc$1155836$new_new_n14891__.in[3] (.names)                          0.424     2.521
$abc$1155836$new_new_n14891__.out[0] (.names)                         0.218     2.739
$abc$1155836$new_new_n15687__.in[4] (.names)                          0.844     3.584
$abc$1155836$new_new_n15687__.out[0] (.names)                         0.103     3.686
$abc$1155836$new_new_n15688__.in[2] (.names)                          0.308     3.994
$abc$1155836$new_new_n15688__.out[0] (.names)                         0.197     4.191
$abc$1155836$new_new_n15757__.in[0] (.names)                          0.725     4.916
$abc$1155836$new_new_n15757__.out[0] (.names)                         0.099     5.016
$abc$1155836$new_new_n19565__.in[2] (.names)                          0.424     5.439
$abc$1155836$new_new_n19565__.out[0] (.names)                         0.148     5.587
$abc$1155836$abc$261016$li3_li3.in[0] (.names)                        0.664     6.251
$abc$1155836$abc$261016$li3_li3.out[0] (.names)                       0.103     6.354
soc.cpu.mem_rdata_q[18].D[0] (dffre)                                  0.000     6.354
data arrival time                                                               6.354

clock clk (rise edge)                                                 2.500     2.500
clock source latency                                                  0.000     2.500
clk.inpad[0] (.input)                                                 0.000     2.500
soc.cpu.mem_rdata_q[18].C[0] (dffre)                                  0.894     3.394
clock uncertainty                                                     0.000     3.394
cell setup time                                                      -0.032     3.363
data required time                                                              3.363
-------------------------------------------------------------------------------------
data required time                                                              3.363
data arrival time                                                              -6.354
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.991


#Path 33
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : $\soc.cpu.cpuregs.regs$rdreg[1]$q[2].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                                        0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                            0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                          0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                 1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                0.025     2.098
$abc$1155836$new_new_n15066__.in[2] (.names)                                                 0.424     2.521
$abc$1155836$new_new_n15066__.out[0] (.names)                                                0.090     2.611
soc.cpu.dbg_mem_rdata[28].in[0] (.names)                                                     0.664     3.276
soc.cpu.dbg_mem_rdata[28].out[0] (.names)                                                    0.025     3.301
soc.cpu.mem_rdata_latched[12].in[4] (.names)                                                 0.485     3.786
soc.cpu.mem_rdata_latched[12].out[0] (.names)                                                0.172     3.958
$abc$1155836$new_new_n15782__.in[3] (.names)                                                 0.902     4.860
$abc$1155836$new_new_n15782__.out[0] (.names)                                                0.025     4.885
$abc$1155836$new_new_n15790__.in[2] (.names)                                                 1.143     6.029
$abc$1155836$new_new_n15790__.out[0] (.names)                                                0.148     6.176
$abc$1155836$abc$178358$auto$rtlil.cc:2491:Mux$9029[2].in[5] (.names)                        0.085     6.261
$abc$1155836$abc$178358$auto$rtlil.cc:2491:Mux$9029[2].out[0] (.names)                       0.090     6.352
$\soc.cpu.cpuregs.regs$rdreg[1]$q[2].D[0] (dffre)                                            0.000     6.352
data arrival time                                                                                      6.352

clock clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                         0.000     2.500
clk.inpad[0] (.input)                                                                        0.000     2.500
$\soc.cpu.cpuregs.regs$rdreg[1]$q[2].C[0] (dffre)                                            0.894     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -6.352
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -2.989


#Path 34
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.instr_jalr.D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                       0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                     0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                            1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                           0.025     2.098
$abc$1155836$new_new_n14891__.in[3] (.names)                            0.424     2.521
$abc$1155836$new_new_n14891__.out[0] (.names)                           0.218     2.739
$abc$1155836$new_new_n15104__.in[4] (.names)                            0.546     3.285
$abc$1155836$new_new_n15104__.out[0] (.names)                           0.173     3.457
soc.cpu.mem_rdata_latched[2].in[2] (.names)                             0.603     4.061
soc.cpu.mem_rdata_latched[2].out[0] (.names)                            0.172     4.233
$abc$1155836$new_new_n19788__.in[0] (.names)                            0.905     5.139
$abc$1155836$new_new_n19788__.out[0] (.names)                           0.172     5.311
$abc$1155836$abc$251769$li38_li38.in[2] (.names)                        0.966     6.277
$abc$1155836$abc$251769$li38_li38.out[0] (.names)                       0.054     6.331
soc.cpu.instr_jalr.D[0] (dffre)                                         0.000     6.331
data arrival time                                                                 6.331

clock clk (rise edge)                                                   2.500     2.500
clock source latency                                                    0.000     2.500
clk.inpad[0] (.input)                                                   0.000     2.500
soc.cpu.instr_jalr.C[0] (dffre)                                         0.894     3.394
clock uncertainty                                                       0.000     3.394
cell setup time                                                        -0.032     3.363
data required time                                                                3.363
---------------------------------------------------------------------------------------
data required time                                                                3.363
data arrival time                                                                -6.331
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.969


#Path 35
Startpoint: soc.cpu.mem_addr[2].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.rdata[27].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
soc.cpu.mem_addr[2].C[0] (dffre)                                            0.894     0.894
soc.cpu.mem_addr[2].Q[0] (dffre) [clock-to-output]                          0.154     1.048
$abc$1155836$new_new_n18417__.in[1] (.names)                                1.082     2.130
$abc$1155836$new_new_n18417__.out[0] (.names)                               0.090     2.221
$abc$1155836$new_new_n18420__.in[3] (.names)                                0.722     2.943
$abc$1155836$new_new_n18420__.out[0] (.names)                               0.025     2.968
$abc$1155836$new_new_n18436__.in[2] (.names)                                0.546     3.514
$abc$1155836$new_new_n18436__.out[0] (.names)                               0.103     3.616
$abc$1155836$new_new_n18469__.in[3] (.names)                                1.027     4.644
$abc$1155836$new_new_n18469__.out[0] (.names)                               0.090     4.734
$abc$1155836$abc$178358$li9545_li9545.in[2] (.names)                        1.442     6.176
$abc$1155836$abc$178358$li9545_li9545.out[0] (.names)                       0.152     6.327
soc.memory.rdata[27].D[0] (dffre)                                           0.000     6.327
data arrival time                                                                     6.327

clock clk (rise edge)                                                       2.500     2.500
clock source latency                                                        0.000     2.500
clk.inpad[0] (.input)                                                       0.000     2.500
soc.memory.rdata[27].C[0] (dffre)                                           0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -6.327
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.965


#Path 36
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[164][10].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                                                                                                                                                                                          0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                        0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                                                                                                                                                                               1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                                                                                                                                                                              0.025     2.098
$abc$1155836$new_new_n13813__.in[0] (.names)                                                                                                                                                                                                               0.247     2.344
$abc$1155836$new_new_n13813__.out[0] (.names)                                                                                                                                                                                                              0.197     2.541
$abc$1155836$new_new_n13909__.in[1] (.names)                                                                                                                                                                                                               0.844     3.386
$abc$1155836$new_new_n13909__.out[0] (.names)                                                                                                                                                                                                              0.136     3.521
$abc$1155836$techmap$techmap1038885\picosoc_symbiflow:$abc$178358$lo3610_233867.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[0] (.names)                        0.783     4.304
$abc$1155836$techmap$techmap1038885\picosoc_symbiflow:$abc$178358$lo3610_233867.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.523
soc.memory.mem[164][10].E[0] (dffre)                                                                                                                                                                                                                       1.805     6.327
data arrival time                                                                                                                                                                                                                                                    6.327

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[164][10].C[0] (dffre)                                                                                                                                                                                                                       0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.327
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.964


#Path 37
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[164][14].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                                                                                                                                                                                          0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                        0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                                                                                                                                                                               1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                                                                                                                                                                              0.025     2.098
$abc$1155836$new_new_n13813__.in[0] (.names)                                                                                                                                                                                                               0.247     2.344
$abc$1155836$new_new_n13813__.out[0] (.names)                                                                                                                                                                                                              0.197     2.541
$abc$1155836$new_new_n13909__.in[1] (.names)                                                                                                                                                                                                               0.844     3.386
$abc$1155836$new_new_n13909__.out[0] (.names)                                                                                                                                                                                                              0.136     3.521
$abc$1155836$techmap$techmap1038885\picosoc_symbiflow:$abc$178358$lo3610_233867.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[0] (.names)                        0.783     4.304
$abc$1155836$techmap$techmap1038885\picosoc_symbiflow:$abc$178358$lo3610_233867.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.523
soc.memory.mem[164][14].E[0] (dffre)                                                                                                                                                                                                                       1.805     6.327
data arrival time                                                                                                                                                                                                                                                    6.327

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[164][14].C[0] (dffre)                                                                                                                                                                                                                       0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.327
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.964


#Path 38
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.mem_rdata_q[18].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input)                                                                                        0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                                            0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                                          0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                                 1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                                0.025     2.098
$abc$1155836$new_new_n14891__.in[3] (.names)                                                                 0.424     2.521
$abc$1155836$new_new_n14891__.out[0] (.names)                                                                0.218     2.739
$abc$1155836$new_new_n15687__.in[4] (.names)                                                                 0.844     3.584
$abc$1155836$new_new_n15687__.out[0] (.names)                                                                0.103     3.686
$abc$1155836$new_new_n15688__.in[2] (.names)                                                                 0.308     3.994
$abc$1155836$new_new_n15688__.out[0] (.names)                                                                0.197     4.191
$abc$1155836$new_new_n15757__.in[0] (.names)                                                                 0.725     4.916
$abc$1155836$new_new_n15757__.out[0] (.names)                                                                0.099     5.016
$abc$1155836$abc$261016$auto$opt_dff.cc:195:make_patterns_logic$236878.in[3] (.names)                        0.546     5.561
$abc$1155836$abc$261016$auto$opt_dff.cc:195:make_patterns_logic$236878.out[0] (.names)                       0.218     5.779
soc.cpu.mem_rdata_q[18].E[0] (dffre)                                                                         0.546     6.325
data arrival time                                                                                                      6.325

clock clk (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                         0.000     2.500
clk.inpad[0] (.input)                                                                                        0.000     2.500
soc.cpu.mem_rdata_q[18].C[0] (dffre)                                                                         0.894     3.394
clock uncertainty                                                                                            0.000     3.394
cell setup time                                                                                             -0.032     3.363
data required time                                                                                                     3.363
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     3.363
data arrival time                                                                                                     -6.325
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -2.962


#Path 39
Startpoint: soc.cpu.mem_addr[8].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.reg_out[23].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
soc.cpu.mem_addr[8].C[0] (dffre)                                          0.894     0.894
soc.cpu.mem_addr[8].Q[0] (dffre) [clock-to-output]                        0.154     1.048
$abc$1155836$new_new_n13825__.in[0] (.names)                              1.445     2.493
$abc$1155836$new_new_n13825__.out[0] (.names)                             0.148     2.641
$abc$1155836$new_new_n15092__.in[0] (.names)                              1.201     3.842
$abc$1155836$new_new_n15092__.out[0] (.names)                             0.099     3.941
$abc$1155836$new_new_n15542__.in[4] (.names)                              0.722     4.664
$abc$1155836$new_new_n15542__.out[0] (.names)                             0.099     4.763
$abc$1155836$new_new_n15553__.in[3] (.names)                              0.085     4.848
$abc$1155836$new_new_n15553__.out[0] (.names)                             0.099     4.947
$abc$1155836$new_new_n19418__.in[3] (.names)                              0.366     5.313
$abc$1155836$new_new_n19418__.out[0] (.names)                             0.197     5.510
$abc$1155836$abc$247280$li255_li255.in[1] (.names)                        0.603     6.113
$abc$1155836$abc$247280$li255_li255.out[0] (.names)                       0.197     6.310
soc.cpu.reg_out[23].D[0] (dffre)                                          0.000     6.310
data arrival time                                                                   6.310

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                      0.000     2.500
clk.inpad[0] (.input)                                                     0.000     2.500
soc.cpu.reg_out[23].C[0] (dffre)                                          0.894     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -6.310
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -2.947


#Path 40
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.mem_rdata_q[22].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                         0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                       0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                              1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                             0.025     2.098
$abc$1155836$new_new_n14891__.in[3] (.names)                              0.424     2.521
$abc$1155836$new_new_n14891__.out[0] (.names)                             0.218     2.739
soc.cpu.dbg_mem_rdata[26].in[3] (.names)                                  0.603     3.343
soc.cpu.dbg_mem_rdata[26].out[0] (.names)                                 0.218     3.561
$abc$1155836$new_new_n15696__.in[4] (.names)                              0.603     4.164
$abc$1155836$new_new_n15696__.out[0] (.names)                             0.099     4.264
$abc$1155836$new_new_n17233__.in[3] (.names)                              0.424     4.687
$abc$1155836$new_new_n17233__.out[0] (.names)                             0.218     4.905
$abc$1155836$new_new_n19760__.in[0] (.names)                              0.546     5.451
$abc$1155836$new_new_n19760__.out[0] (.names)                             0.148     5.599
$abc$1155836$abc$247280$li218_li218.in[2] (.names)                        0.485     6.083
$abc$1155836$abc$247280$li218_li218.out[0] (.names)                       0.218     6.301
soc.cpu.mem_rdata_q[22].D[0] (dffre)                                      0.000     6.301
data arrival time                                                                   6.301

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                      0.000     2.500
clk.inpad[0] (.input)                                                     0.000     2.500
soc.cpu.mem_rdata_q[22].C[0] (dffre)                                      0.894     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -6.301
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -2.939


#Path 41
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.decoded_rs1[1].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                       0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                     0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                            1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                           0.025     2.098
$abc$1155836$new_new_n15066__.in[2] (.names)                            0.424     2.521
$abc$1155836$new_new_n15066__.out[0] (.names)                           0.090     2.611
soc.cpu.dbg_mem_rdata[28].in[0] (.names)                                0.664     3.276
soc.cpu.dbg_mem_rdata[28].out[0] (.names)                               0.025     3.301
soc.cpu.mem_rdata_latched[12].in[4] (.names)                            0.485     3.786
soc.cpu.mem_rdata_latched[12].out[0] (.names)                           0.172     3.958
$abc$1155836$new_new_n15782__.in[3] (.names)                            0.902     4.860
$abc$1155836$new_new_n15782__.out[0] (.names)                           0.025     4.885
$abc$1155836$new_new_n15785__.in[4] (.names)                            1.204     6.090
$abc$1155836$new_new_n15785__.out[0] (.names)                           0.025     6.115
$abc$1155836$abc$251769$li27_li27.in[0] (.names)                        0.085     6.200
$abc$1155836$abc$251769$li27_li27.out[0] (.names)                       0.099     6.299
soc.cpu.decoded_rs1[1].D[0] (dffre)                                     0.000     6.299
data arrival time                                                                 6.299

clock clk (rise edge)                                                   2.500     2.500
clock source latency                                                    0.000     2.500
clk.inpad[0] (.input)                                                   0.000     2.500
soc.cpu.decoded_rs1[1].C[0] (dffre)                                     0.894     3.394
clock uncertainty                                                       0.000     3.394
cell setup time                                                        -0.032     3.363
data required time                                                                3.363
---------------------------------------------------------------------------------------
data required time                                                                3.363
data arrival time                                                                -6.299
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.936


#Path 42
Startpoint: soc.cpu.reg_op2[4].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.alu_out_q[5].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
soc.cpu.reg_op2[4].C[0] (dffre)                                                          0.894     0.894
soc.cpu.reg_op2[4].Q[0] (dffre) [clock-to-output]                                        0.154     1.048
$auto$alumacc.cc:485:replace_alu$8884.BB[4].in[0] (.names)                               0.661     1.710
$auto$alumacc.cc:485:replace_alu$8884.BB[4].out[0] (.names)                              0.218     1.928
$auto$alumacc.cc:485:replace_alu$8884.C[5].p[0] (adder_carry)                            0.000     1.928
$auto$alumacc.cc:485:replace_alu$8884.C[5].cout[0] (adder_carry)                         0.028     1.956
$auto$alumacc.cc:485:replace_alu$8884.C[6].cin[0] (adder_carry)                          0.000     1.956
$auto$alumacc.cc:485:replace_alu$8884.C[6].sumout[0] (adder_carry)                       0.037     1.993
$auto$alumacc.cc:485:replace_alu$8917.S[5].in[2] (.names)                                0.485     2.478
$auto$alumacc.cc:485:replace_alu$8917.S[5].out[0] (.names)                               0.197     2.675
$auto$alumacc.cc:485:replace_alu$8917.C[6].p[0] (adder_carry)                            0.000     2.675
$auto$alumacc.cc:485:replace_alu$8917.C[6].sumout[0] (adder_carry)                       0.037     2.711
$abc$1155836$new_new_n21362__.in[2] (.names)                                             1.683     4.394
$abc$1155836$new_new_n21362__.out[0] (.names)                                            0.172     4.566
$abc$1155836$abc$247280$li021_li021.in[0] (.names)                                       1.503     6.069
$abc$1155836$abc$247280$li021_li021.out[0] (.names)                                      0.218     6.287
soc.cpu.alu_out_q[5].D[0] (dffre)                                                        0.000     6.287
data arrival time                                                                                  6.287

clock clk (rise edge)                                                                    2.500     2.500
clock source latency                                                                     0.000     2.500
clk.inpad[0] (.input)                                                                    0.000     2.500
soc.cpu.alu_out_q[5].C[0] (dffre)                                                        0.894     3.394
clock uncertainty                                                                        0.000     3.394
cell setup time                                                                         -0.032     3.363
data required time                                                                                 3.363
--------------------------------------------------------------------------------------------------------
data required time                                                                                 3.363
data arrival time                                                                                 -6.287
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -2.925


#Path 43
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[251][1].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                            0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                                                                                                                                                                                                0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                              0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                                                                                                                                                                                     1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                                                                                                                                                                                    0.025     2.098
$abc$1155836$new_new_n13813__.in[0] (.names)                                                                                                                                                                                                                     0.247     2.344
$abc$1155836$new_new_n13813__.out[0] (.names)                                                                                                                                                                                                                    0.197     2.541
$abc$1155836$new_new_n13822__.in[1] (.names)                                                                                                                                                                                                                     0.603     3.145
$abc$1155836$new_new_n13822__.out[0] (.names)                                                                                                                                                                                                                    0.218     3.363
$abc$1155836$techmap$techmap713548$abc$263779$auto$blifparse.cc:362:parse_blif$263782.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        0.902     4.265
$abc$1155836$techmap$techmap713548$abc$263779$auto$blifparse.cc:362:parse_blif$263782.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.483
soc.memory.mem[251][1].E[0] (dffre)                                                                                                                                                                                                                              1.802     6.285
data arrival time                                                                                                                                                                                                                                                          6.285

clock clk (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                             0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                            0.000     2.500
soc.memory.mem[251][1].C[0] (dffre)                                                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                                0.000     3.394
cell setup time                                                                                                                                                                                                                                                 -0.032     3.363
data required time                                                                                                                                                                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                         3.363
data arrival time                                                                                                                                                                                                                                                         -6.285
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                          -2.922


#Path 44
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[251][2].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                            0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                                                                                                                                                                                                0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                              0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                                                                                                                                                                                     1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                                                                                                                                                                                    0.025     2.098
$abc$1155836$new_new_n13813__.in[0] (.names)                                                                                                                                                                                                                     0.247     2.344
$abc$1155836$new_new_n13813__.out[0] (.names)                                                                                                                                                                                                                    0.197     2.541
$abc$1155836$new_new_n13822__.in[1] (.names)                                                                                                                                                                                                                     0.603     3.145
$abc$1155836$new_new_n13822__.out[0] (.names)                                                                                                                                                                                                                    0.218     3.363
$abc$1155836$techmap$techmap713548$abc$263779$auto$blifparse.cc:362:parse_blif$263782.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        0.902     4.265
$abc$1155836$techmap$techmap713548$abc$263779$auto$blifparse.cc:362:parse_blif$263782.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.483
soc.memory.mem[251][2].E[0] (dffre)                                                                                                                                                                                                                              1.802     6.285
data arrival time                                                                                                                                                                                                                                                          6.285

clock clk (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                             0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                            0.000     2.500
soc.memory.mem[251][2].C[0] (dffre)                                                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                                0.000     3.394
cell setup time                                                                                                                                                                                                                                                 -0.032     3.363
data required time                                                                                                                                                                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                         3.363
data arrival time                                                                                                                                                                                                                                                         -6.285
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                          -2.922


#Path 45
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.mem_rdata_q[17].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input)                                                 0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                     0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                   0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                          1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                         0.025     2.098
$abc$1155836$new_new_n14891__.in[3] (.names)                          0.424     2.521
$abc$1155836$new_new_n14891__.out[0] (.names)                         0.218     2.739
$abc$1155836$new_new_n15687__.in[4] (.names)                          0.844     3.584
$abc$1155836$new_new_n15687__.out[0] (.names)                         0.103     3.686
$abc$1155836$new_new_n15688__.in[2] (.names)                          0.308     3.994
$abc$1155836$new_new_n15688__.out[0] (.names)                         0.197     4.191
$abc$1155836$new_new_n15757__.in[0] (.names)                          0.725     4.916
$abc$1155836$new_new_n15757__.out[0] (.names)                         0.099     5.016
$abc$1155836$new_new_n19565__.in[2] (.names)                          0.424     5.439
$abc$1155836$new_new_n19565__.out[0] (.names)                         0.148     5.587
$abc$1155836$abc$261016$li2_li2.in[0] (.names)                        0.543     6.129
$abc$1155836$abc$261016$li2_li2.out[0] (.names)                       0.152     6.281
soc.cpu.mem_rdata_q[17].D[0] (dffre)                                  0.000     6.281
data arrival time                                                               6.281

clock clk (rise edge)                                                 2.500     2.500
clock source latency                                                  0.000     2.500
clk.inpad[0] (.input)                                                 0.000     2.500
soc.cpu.mem_rdata_q[17].C[0] (dffre)                                  0.894     3.394
clock uncertainty                                                     0.000     3.394
cell setup time                                                      -0.032     3.363
data required time                                                              3.363
-------------------------------------------------------------------------------------
data required time                                                              3.363
data arrival time                                                              -6.281
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.918


#Path 46
Startpoint: soc.cpu.mem_addr[8].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[61][5].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[8].C[0] (dffre)                                                                                                                                                                                                                           0.894     0.894
soc.cpu.mem_addr[8].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                         0.154     1.048
$abc$1155836$new_new_n13839__.in[2] (.names)                                                                                                                                                                                                               1.683     2.731
$abc$1155836$new_new_n13839__.out[0] (.names)                                                                                                                                                                                                              0.136     2.866
$abc$1155836$techmap$techmap1026460\picosoc_symbiflow:$abc$178358$lo8149_238974.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        1.442     4.308
$abc$1155836$techmap$techmap1026460\picosoc_symbiflow:$abc$178358$lo8149_238974.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.526
soc.memory.mem[61][5].E[0] (dffre)                                                                                                                                                                                                                         1.741     6.267
data arrival time                                                                                                                                                                                                                                                    6.267

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[61][5].C[0] (dffre)                                                                                                                                                                                                                         0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.267
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.904


#Path 47
Startpoint: soc.cpu.mem_addr[8].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[61][4].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[8].C[0] (dffre)                                                                                                                                                                                                                           0.894     0.894
soc.cpu.mem_addr[8].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                         0.154     1.048
$abc$1155836$new_new_n13839__.in[2] (.names)                                                                                                                                                                                                               1.683     2.731
$abc$1155836$new_new_n13839__.out[0] (.names)                                                                                                                                                                                                              0.136     2.866
$abc$1155836$techmap$techmap1026460\picosoc_symbiflow:$abc$178358$lo8149_238974.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        1.442     4.308
$abc$1155836$techmap$techmap1026460\picosoc_symbiflow:$abc$178358$lo8149_238974.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.526
soc.memory.mem[61][4].E[0] (dffre)                                                                                                                                                                                                                         1.741     6.267
data arrival time                                                                                                                                                                                                                                                    6.267

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[61][4].C[0] (dffre)                                                                                                                                                                                                                         0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.267
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.904


#Path 48
Startpoint: soc.cpu.mem_addr[8].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[61][3].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[8].C[0] (dffre)                                                                                                                                                                                                                           0.894     0.894
soc.cpu.mem_addr[8].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                         0.154     1.048
$abc$1155836$new_new_n13839__.in[2] (.names)                                                                                                                                                                                                               1.683     2.731
$abc$1155836$new_new_n13839__.out[0] (.names)                                                                                                                                                                                                              0.136     2.866
$abc$1155836$techmap$techmap1026460\picosoc_symbiflow:$abc$178358$lo8149_238974.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        1.442     4.308
$abc$1155836$techmap$techmap1026460\picosoc_symbiflow:$abc$178358$lo8149_238974.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.526
soc.memory.mem[61][3].E[0] (dffre)                                                                                                                                                                                                                         1.741     6.267
data arrival time                                                                                                                                                                                                                                                    6.267

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[61][3].C[0] (dffre)                                                                                                                                                                                                                         0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.267
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.904


#Path 49
Startpoint: soc.cpu.mem_addr[8].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[61][6].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[8].C[0] (dffre)                                                                                                                                                                                                                           0.894     0.894
soc.cpu.mem_addr[8].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                         0.154     1.048
$abc$1155836$new_new_n13839__.in[2] (.names)                                                                                                                                                                                                               1.683     2.731
$abc$1155836$new_new_n13839__.out[0] (.names)                                                                                                                                                                                                              0.136     2.866
$abc$1155836$techmap$techmap1026460\picosoc_symbiflow:$abc$178358$lo8149_238974.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        1.442     4.308
$abc$1155836$techmap$techmap1026460\picosoc_symbiflow:$abc$178358$lo8149_238974.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.526
soc.memory.mem[61][6].E[0] (dffre)                                                                                                                                                                                                                         1.741     6.267
data arrival time                                                                                                                                                                                                                                                    6.267

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[61][6].C[0] (dffre)                                                                                                                                                                                                                         0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.267
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.904


#Path 50
Startpoint: soc.cpu.mem_addr[8].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[61][7].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[8].C[0] (dffre)                                                                                                                                                                                                                           0.894     0.894
soc.cpu.mem_addr[8].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                         0.154     1.048
$abc$1155836$new_new_n13839__.in[2] (.names)                                                                                                                                                                                                               1.683     2.731
$abc$1155836$new_new_n13839__.out[0] (.names)                                                                                                                                                                                                              0.136     2.866
$abc$1155836$techmap$techmap1026460\picosoc_symbiflow:$abc$178358$lo8149_238974.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        1.442     4.308
$abc$1155836$techmap$techmap1026460\picosoc_symbiflow:$abc$178358$lo8149_238974.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.526
soc.memory.mem[61][7].E[0] (dffre)                                                                                                                                                                                                                         1.741     6.267
data arrival time                                                                                                                                                                                                                                                    6.267

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[61][7].C[0] (dffre)                                                                                                                                                                                                                         0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.267
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.904


#Path 51
Startpoint: soc.cpu.mem_addr[8].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[61][2].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[8].C[0] (dffre)                                                                                                                                                                                                                           0.894     0.894
soc.cpu.mem_addr[8].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                         0.154     1.048
$abc$1155836$new_new_n13839__.in[2] (.names)                                                                                                                                                                                                               1.683     2.731
$abc$1155836$new_new_n13839__.out[0] (.names)                                                                                                                                                                                                              0.136     2.866
$abc$1155836$techmap$techmap1026460\picosoc_symbiflow:$abc$178358$lo8149_238974.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        1.442     4.308
$abc$1155836$techmap$techmap1026460\picosoc_symbiflow:$abc$178358$lo8149_238974.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.526
soc.memory.mem[61][2].E[0] (dffre)                                                                                                                                                                                                                         1.741     6.267
data arrival time                                                                                                                                                                                                                                                    6.267

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[61][2].C[0] (dffre)                                                                                                                                                                                                                         0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.267
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.904


#Path 52
Startpoint: soc.cpu.mem_addr[8].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[61][1].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[8].C[0] (dffre)                                                                                                                                                                                                                           0.894     0.894
soc.cpu.mem_addr[8].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                         0.154     1.048
$abc$1155836$new_new_n13839__.in[2] (.names)                                                                                                                                                                                                               1.683     2.731
$abc$1155836$new_new_n13839__.out[0] (.names)                                                                                                                                                                                                              0.136     2.866
$abc$1155836$techmap$techmap1026460\picosoc_symbiflow:$abc$178358$lo8149_238974.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        1.442     4.308
$abc$1155836$techmap$techmap1026460\picosoc_symbiflow:$abc$178358$lo8149_238974.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.526
soc.memory.mem[61][1].E[0] (dffre)                                                                                                                                                                                                                         1.741     6.267
data arrival time                                                                                                                                                                                                                                                    6.267

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[61][1].C[0] (dffre)                                                                                                                                                                                                                         0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.267
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.904


#Path 53
Startpoint: soc.cpu.mem_addr[8].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[61][0].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[8].C[0] (dffre)                                                                                                                                                                                                                           0.894     0.894
soc.cpu.mem_addr[8].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                         0.154     1.048
$abc$1155836$new_new_n13839__.in[2] (.names)                                                                                                                                                                                                               1.683     2.731
$abc$1155836$new_new_n13839__.out[0] (.names)                                                                                                                                                                                                              0.136     2.866
$abc$1155836$techmap$techmap1026460\picosoc_symbiflow:$abc$178358$lo8149_238974.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        1.442     4.308
$abc$1155836$techmap$techmap1026460\picosoc_symbiflow:$abc$178358$lo8149_238974.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.526
soc.memory.mem[61][0].E[0] (dffre)                                                                                                                                                                                                                         1.741     6.267
data arrival time                                                                                                                                                                                                                                                    6.267

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[61][0].C[0] (dffre)                                                                                                                                                                                                                         0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.267
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.904


#Path 54
Startpoint: soc.memory.mem[120][23].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.rdata[23].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input)                                                       0.000     0.000
soc.memory.mem[120][23].C[0] (dffre)                                        0.894     0.894
soc.memory.mem[120][23].Q[0] (dffre) [clock-to-output]                      0.154     1.048
$abc$1155836$new_new_n15318__.in[2] (.names)                                1.914     2.963
$abc$1155836$new_new_n15318__.out[0] (.names)                               0.090     3.053
$abc$1155836$new_new_n15320__.in[4] (.names)                                1.923     4.976
$abc$1155836$new_new_n15320__.out[0] (.names)                               0.172     5.149
$abc$1155836$abc$178358$li9541_li9541.in[3] (.names)                        0.960     6.109
$abc$1155836$abc$178358$li9541_li9541.out[0] (.names)                       0.148     6.257
soc.memory.rdata[23].D[0] (dffre)                                           0.000     6.257
data arrival time                                                                     6.257

clock clk (rise edge)                                                       2.500     2.500
clock source latency                                                        0.000     2.500
clk.inpad[0] (.input)                                                       0.000     2.500
soc.memory.rdata[23].C[0] (dffre)                                           0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -6.257
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -2.894


#Path 55
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : $\soc.cpu.cpuregs.regs$rdreg[1]$q[1].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                                        0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                            0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                          0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                 1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                0.025     2.098
$abc$1155836$new_new_n15066__.in[2] (.names)                                                 0.424     2.521
$abc$1155836$new_new_n15066__.out[0] (.names)                                                0.090     2.611
soc.cpu.dbg_mem_rdata[28].in[0] (.names)                                                     0.664     3.276
soc.cpu.dbg_mem_rdata[28].out[0] (.names)                                                    0.025     3.301
soc.cpu.mem_rdata_latched[12].in[4] (.names)                                                 0.485     3.786
soc.cpu.mem_rdata_latched[12].out[0] (.names)                                                0.172     3.958
$abc$1155836$new_new_n15782__.in[3] (.names)                                                 0.902     4.860
$abc$1155836$new_new_n15782__.out[0] (.names)                                                0.025     4.885
$abc$1155836$new_new_n15785__.in[4] (.names)                                                 1.204     6.090
$abc$1155836$new_new_n15785__.out[0] (.names)                                                0.025     6.115
$abc$1155836$abc$178358$auto$rtlil.cc:2491:Mux$9029[1].in[2] (.names)                        0.085     6.200
$abc$1155836$abc$178358$auto$rtlil.cc:2491:Mux$9029[1].out[0] (.names)                       0.054     6.254
$\soc.cpu.cpuregs.regs$rdreg[1]$q[1].D[0] (dffre)                                            0.000     6.254
data arrival time                                                                                      6.254

clock clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                         0.000     2.500
clk.inpad[0] (.input)                                                                        0.000     2.500
$\soc.cpu.cpuregs.regs$rdreg[1]$q[1].C[0] (dffre)                                            0.894     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -6.254
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -2.891


#Path 56
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.mem_rdata_q[19].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input)                                                 0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                     0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                   0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                          1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                         0.025     2.098
$abc$1155836$new_new_n14891__.in[3] (.names)                          0.424     2.521
$abc$1155836$new_new_n14891__.out[0] (.names)                         0.218     2.739
$abc$1155836$new_new_n15687__.in[4] (.names)                          0.844     3.584
$abc$1155836$new_new_n15687__.out[0] (.names)                         0.103     3.686
$abc$1155836$new_new_n15688__.in[2] (.names)                          0.308     3.994
$abc$1155836$new_new_n15688__.out[0] (.names)                         0.197     4.191
$abc$1155836$new_new_n15757__.in[0] (.names)                          0.725     4.916
$abc$1155836$new_new_n15757__.out[0] (.names)                         0.099     5.016
$abc$1155836$new_new_n19565__.in[2] (.names)                          0.424     5.439
$abc$1155836$new_new_n19565__.out[0] (.names)                         0.148     5.587
$abc$1155836$abc$261016$li4_li4.in[0] (.names)                        0.603     6.190
$abc$1155836$abc$261016$li4_li4.out[0] (.names)                       0.054     6.244
soc.cpu.mem_rdata_q[19].D[0] (dffre)                                  0.000     6.244
data arrival time                                                               6.244

clock clk (rise edge)                                                 2.500     2.500
clock source latency                                                  0.000     2.500
clk.inpad[0] (.input)                                                 0.000     2.500
soc.cpu.mem_rdata_q[19].C[0] (dffre)                                  0.894     3.394
clock uncertainty                                                     0.000     3.394
cell setup time                                                      -0.032     3.363
data required time                                                              3.363
-------------------------------------------------------------------------------------
data required time                                                              3.363
data arrival time                                                              -6.244
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.882


#Path 57
Startpoint: soc.cpu.mem_addr[2].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.mem_rdata_q[30].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
soc.cpu.mem_addr[2].C[0] (dffre)                                          0.894     0.894
soc.cpu.mem_addr[2].Q[0] (dffre) [clock-to-output]                        0.154     1.048
$abc$1155836$new_new_n13807__.in[0] (.names)                              0.603     1.652
$abc$1155836$new_new_n13807__.out[0] (.names)                             0.218     1.870
$abc$1155836$new_new_n14892__.in[4] (.names)                              0.786     2.656
$abc$1155836$new_new_n14892__.out[0] (.names)                             0.152     2.808
$abc$1155836$new_new_n14896__.in[3] (.names)                              0.905     3.713
$abc$1155836$new_new_n14896__.out[0] (.names)                             0.218     3.931
soc.cpu.mem_rdata_latched[6].in[3] (.names)                               0.085     4.017
soc.cpu.mem_rdata_latched[6].out[0] (.names)                              0.136     4.152
$abc$1155836$new_new_n15756__.in[4] (.names)                              0.722     4.874
$abc$1155836$new_new_n15756__.out[0] (.names)                             0.218     5.092
$abc$1155836$new_new_n17244__.in[2] (.names)                              0.543     5.635
$abc$1155836$new_new_n17244__.out[0] (.names)                             0.090     5.725
$abc$1155836$abc$247280$li226_li226.in[1] (.names)                        0.305     6.030
$abc$1155836$abc$247280$li226_li226.out[0] (.names)                       0.197     6.227
soc.cpu.mem_rdata_q[30].D[0] (dffre)                                      0.000     6.227
data arrival time                                                                   6.227

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                      0.000     2.500
clk.inpad[0] (.input)                                                     0.000     2.500
soc.cpu.mem_rdata_q[30].C[0] (dffre)                                      0.894     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -6.227
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -2.864


#Path 58
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[251][7].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                            0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                                                                                                                                                                                                0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                              0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                                                                                                                                                                                     1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                                                                                                                                                                                    0.025     2.098
$abc$1155836$new_new_n13813__.in[0] (.names)                                                                                                                                                                                                                     0.247     2.344
$abc$1155836$new_new_n13813__.out[0] (.names)                                                                                                                                                                                                                    0.197     2.541
$abc$1155836$new_new_n13822__.in[1] (.names)                                                                                                                                                                                                                     0.603     3.145
$abc$1155836$new_new_n13822__.out[0] (.names)                                                                                                                                                                                                                    0.218     3.363
$abc$1155836$techmap$techmap713548$abc$263779$auto$blifparse.cc:362:parse_blif$263782.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        0.902     4.265
$abc$1155836$techmap$techmap713548$abc$263779$auto$blifparse.cc:362:parse_blif$263782.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.483
soc.memory.mem[251][7].E[0] (dffre)                                                                                                                                                                                                                              1.741     6.224
data arrival time                                                                                                                                                                                                                                                          6.224

clock clk (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                             0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                            0.000     2.500
soc.memory.mem[251][7].C[0] (dffre)                                                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                                0.000     3.394
cell setup time                                                                                                                                                                                                                                                 -0.032     3.363
data required time                                                                                                                                                                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                         3.363
data arrival time                                                                                                                                                                                                                                                         -6.224
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                          -2.861


#Path 59
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[251][6].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                            0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                                                                                                                                                                                                0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                              0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                                                                                                                                                                                     1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                                                                                                                                                                                    0.025     2.098
$abc$1155836$new_new_n13813__.in[0] (.names)                                                                                                                                                                                                                     0.247     2.344
$abc$1155836$new_new_n13813__.out[0] (.names)                                                                                                                                                                                                                    0.197     2.541
$abc$1155836$new_new_n13822__.in[1] (.names)                                                                                                                                                                                                                     0.603     3.145
$abc$1155836$new_new_n13822__.out[0] (.names)                                                                                                                                                                                                                    0.218     3.363
$abc$1155836$techmap$techmap713548$abc$263779$auto$blifparse.cc:362:parse_blif$263782.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        0.902     4.265
$abc$1155836$techmap$techmap713548$abc$263779$auto$blifparse.cc:362:parse_blif$263782.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.483
soc.memory.mem[251][6].E[0] (dffre)                                                                                                                                                                                                                              1.741     6.224
data arrival time                                                                                                                                                                                                                                                          6.224

clock clk (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                             0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                            0.000     2.500
soc.memory.mem[251][6].C[0] (dffre)                                                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                                0.000     3.394
cell setup time                                                                                                                                                                                                                                                 -0.032     3.363
data required time                                                                                                                                                                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                         3.363
data arrival time                                                                                                                                                                                                                                                         -6.224
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                          -2.861


#Path 60
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[251][5].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                            0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                                                                                                                                                                                                0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                              0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                                                                                                                                                                                     1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                                                                                                                                                                                    0.025     2.098
$abc$1155836$new_new_n13813__.in[0] (.names)                                                                                                                                                                                                                     0.247     2.344
$abc$1155836$new_new_n13813__.out[0] (.names)                                                                                                                                                                                                                    0.197     2.541
$abc$1155836$new_new_n13822__.in[1] (.names)                                                                                                                                                                                                                     0.603     3.145
$abc$1155836$new_new_n13822__.out[0] (.names)                                                                                                                                                                                                                    0.218     3.363
$abc$1155836$techmap$techmap713548$abc$263779$auto$blifparse.cc:362:parse_blif$263782.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        0.902     4.265
$abc$1155836$techmap$techmap713548$abc$263779$auto$blifparse.cc:362:parse_blif$263782.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.483
soc.memory.mem[251][5].E[0] (dffre)                                                                                                                                                                                                                              1.741     6.224
data arrival time                                                                                                                                                                                                                                                          6.224

clock clk (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                             0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                            0.000     2.500
soc.memory.mem[251][5].C[0] (dffre)                                                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                                0.000     3.394
cell setup time                                                                                                                                                                                                                                                 -0.032     3.363
data required time                                                                                                                                                                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                         3.363
data arrival time                                                                                                                                                                                                                                                         -6.224
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                          -2.861


#Path 61
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[251][4].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                            0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                                                                                                                                                                                                0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                              0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                                                                                                                                                                                     1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                                                                                                                                                                                    0.025     2.098
$abc$1155836$new_new_n13813__.in[0] (.names)                                                                                                                                                                                                                     0.247     2.344
$abc$1155836$new_new_n13813__.out[0] (.names)                                                                                                                                                                                                                    0.197     2.541
$abc$1155836$new_new_n13822__.in[1] (.names)                                                                                                                                                                                                                     0.603     3.145
$abc$1155836$new_new_n13822__.out[0] (.names)                                                                                                                                                                                                                    0.218     3.363
$abc$1155836$techmap$techmap713548$abc$263779$auto$blifparse.cc:362:parse_blif$263782.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        0.902     4.265
$abc$1155836$techmap$techmap713548$abc$263779$auto$blifparse.cc:362:parse_blif$263782.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.483
soc.memory.mem[251][4].E[0] (dffre)                                                                                                                                                                                                                              1.741     6.224
data arrival time                                                                                                                                                                                                                                                          6.224

clock clk (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                             0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                            0.000     2.500
soc.memory.mem[251][4].C[0] (dffre)                                                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                                0.000     3.394
cell setup time                                                                                                                                                                                                                                                 -0.032     3.363
data required time                                                                                                                                                                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                         3.363
data arrival time                                                                                                                                                                                                                                                         -6.224
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                          -2.861


#Path 62
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[251][3].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                            0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                                                                                                                                                                                                0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                              0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                                                                                                                                                                                     1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                                                                                                                                                                                    0.025     2.098
$abc$1155836$new_new_n13813__.in[0] (.names)                                                                                                                                                                                                                     0.247     2.344
$abc$1155836$new_new_n13813__.out[0] (.names)                                                                                                                                                                                                                    0.197     2.541
$abc$1155836$new_new_n13822__.in[1] (.names)                                                                                                                                                                                                                     0.603     3.145
$abc$1155836$new_new_n13822__.out[0] (.names)                                                                                                                                                                                                                    0.218     3.363
$abc$1155836$techmap$techmap713548$abc$263779$auto$blifparse.cc:362:parse_blif$263782.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        0.902     4.265
$abc$1155836$techmap$techmap713548$abc$263779$auto$blifparse.cc:362:parse_blif$263782.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.483
soc.memory.mem[251][3].E[0] (dffre)                                                                                                                                                                                                                              1.741     6.224
data arrival time                                                                                                                                                                                                                                                          6.224

clock clk (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                             0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                            0.000     2.500
soc.memory.mem[251][3].C[0] (dffre)                                                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                                0.000     3.394
cell setup time                                                                                                                                                                                                                                                 -0.032     3.363
data required time                                                                                                                                                                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                         3.363
data arrival time                                                                                                                                                                                                                                                         -6.224
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                          -2.861


#Path 63
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[251][0].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                             Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                            0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                                                                                                                                                                                                0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                              0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                                                                                                                                                                                     1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                                                                                                                                                                                    0.025     2.098
$abc$1155836$new_new_n13813__.in[0] (.names)                                                                                                                                                                                                                     0.247     2.344
$abc$1155836$new_new_n13813__.out[0] (.names)                                                                                                                                                                                                                    0.197     2.541
$abc$1155836$new_new_n13822__.in[1] (.names)                                                                                                                                                                                                                     0.603     3.145
$abc$1155836$new_new_n13822__.out[0] (.names)                                                                                                                                                                                                                    0.218     3.363
$abc$1155836$techmap$techmap713548$abc$263779$auto$blifparse.cc:362:parse_blif$263782.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        0.902     4.265
$abc$1155836$techmap$techmap713548$abc$263779$auto$blifparse.cc:362:parse_blif$263782.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.483
soc.memory.mem[251][0].E[0] (dffre)                                                                                                                                                                                                                              1.741     6.224
data arrival time                                                                                                                                                                                                                                                          6.224

clock clk (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                             0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                            0.000     2.500
soc.memory.mem[251][0].C[0] (dffre)                                                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                                0.000     3.394
cell setup time                                                                                                                                                                                                                                                 -0.032     3.363
data required time                                                                                                                                                                                                                                                         3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                         3.363
data arrival time                                                                                                                                                                                                                                                         -6.224
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                          -2.861


#Path 64
Startpoint: soc.cpu.mem_addr[2].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.mem_rdata_q[21].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
soc.cpu.mem_addr[2].C[0] (dffre)                                          0.894     0.894
soc.cpu.mem_addr[2].Q[0] (dffre) [clock-to-output]                        0.154     1.048
$abc$1155836$new_new_n13807__.in[0] (.names)                              0.603     1.652
$abc$1155836$new_new_n13807__.out[0] (.names)                             0.218     1.870
$abc$1155836$new_new_n14892__.in[4] (.names)                              0.786     2.656
$abc$1155836$new_new_n14892__.out[0] (.names)                             0.152     2.808
$abc$1155836$new_new_n14896__.in[3] (.names)                              0.905     3.713
$abc$1155836$new_new_n14896__.out[0] (.names)                             0.218     3.931
soc.cpu.mem_rdata_latched[6].in[3] (.names)                               0.085     4.017
soc.cpu.mem_rdata_latched[6].out[0] (.names)                              0.136     4.152
$abc$1155836$new_new_n15756__.in[4] (.names)                              0.722     4.874
$abc$1155836$new_new_n15756__.out[0] (.names)                             0.218     5.092
$abc$1155836$new_new_n17357__.in[2] (.names)                              0.664     5.757
$abc$1155836$new_new_n17357__.out[0] (.names)                             0.197     5.954
$abc$1155836$abc$247280$li217_li217.in[0] (.names)                        0.085     6.039
$abc$1155836$abc$247280$li217_li217.out[0] (.names)                       0.172     6.211
soc.cpu.mem_rdata_q[21].D[0] (dffre)                                      0.000     6.211
data arrival time                                                                   6.211

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                      0.000     2.500
clk.inpad[0] (.input)                                                     0.000     2.500
soc.cpu.mem_rdata_q[21].C[0] (dffre)                                      0.894     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -6.211
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -2.849


#Path 65
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[182][9].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                                                                                                                                                                                          0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                        0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                                                                                                                                                                               1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                                                                                                                                                                              0.025     2.098
$abc$1155836$new_new_n13813__.in[0] (.names)                                                                                                                                                                                                               0.247     2.344
$abc$1155836$new_new_n13813__.out[0] (.names)                                                                                                                                                                                                              0.197     2.541
$abc$1155836$new_new_n13909__.in[1] (.names)                                                                                                                                                                                                               0.844     3.386
$abc$1155836$new_new_n13909__.out[0] (.names)                                                                                                                                                                                                              0.136     3.521
$abc$1155836$techmap$techmap1037513\picosoc_symbiflow:$abc$178358$lo4253_237313.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[0] (.names)                        1.445     4.966
$abc$1155836$techmap$techmap1037513\picosoc_symbiflow:$abc$178358$lo4253_237313.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     5.184
soc.memory.mem[182][9].E[0] (dffre)                                                                                                                                                                                                                        1.024     6.208
data arrival time                                                                                                                                                                                                                                                    6.208

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[182][9].C[0] (dffre)                                                                                                                                                                                                                        0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.208
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.845


#Path 66
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[182][8].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                                                                                                                                                                                          0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                        0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                                                                                                                                                                               1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                                                                                                                                                                              0.025     2.098
$abc$1155836$new_new_n13813__.in[0] (.names)                                                                                                                                                                                                               0.247     2.344
$abc$1155836$new_new_n13813__.out[0] (.names)                                                                                                                                                                                                              0.197     2.541
$abc$1155836$new_new_n13909__.in[1] (.names)                                                                                                                                                                                                               0.844     3.386
$abc$1155836$new_new_n13909__.out[0] (.names)                                                                                                                                                                                                              0.136     3.521
$abc$1155836$techmap$techmap1037513\picosoc_symbiflow:$abc$178358$lo4253_237313.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[0] (.names)                        1.445     4.966
$abc$1155836$techmap$techmap1037513\picosoc_symbiflow:$abc$178358$lo4253_237313.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     5.184
soc.memory.mem[182][8].E[0] (dffre)                                                                                                                                                                                                                        1.024     6.208
data arrival time                                                                                                                                                                                                                                                    6.208

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[182][8].C[0] (dffre)                                                                                                                                                                                                                        0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.208
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.845


#Path 67
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.decoded_rs1[4].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                       0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                     0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                            1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                           0.025     2.098
$abc$1155836$new_new_n14891__.in[3] (.names)                            0.424     2.521
$abc$1155836$new_new_n14891__.out[0] (.names)                           0.218     2.739
soc.cpu.dbg_mem_rdata[26].in[3] (.names)                                0.603     3.343
soc.cpu.dbg_mem_rdata[26].out[0] (.names)                               0.218     3.561
$abc$1155836$new_new_n15772__.in[3] (.names)                            0.783     4.344
$abc$1155836$new_new_n15772__.out[0] (.names)                           0.099     4.443
$abc$1155836$new_new_n15775__.in[3] (.names)                            0.543     4.986
$abc$1155836$new_new_n15775__.out[0] (.names)                           0.218     5.204
$abc$1155836$new_new_n15788__.in[2] (.names)                            0.366     5.570
$abc$1155836$new_new_n15788__.out[0] (.names)                           0.136     5.705
$abc$1155836$abc$251769$li30_li30.in[2] (.names)                        0.366     6.071
$abc$1155836$abc$251769$li30_li30.out[0] (.names)                       0.136     6.206
soc.cpu.decoded_rs1[4].D[0] (dffre)                                     0.000     6.206
data arrival time                                                                 6.206

clock clk (rise edge)                                                   2.500     2.500
clock source latency                                                    0.000     2.500
clk.inpad[0] (.input)                                                   0.000     2.500
soc.cpu.decoded_rs1[4].C[0] (dffre)                                     0.894     3.394
clock uncertainty                                                       0.000     3.394
cell setup time                                                        -0.032     3.363
data required time                                                                3.363
---------------------------------------------------------------------------------------
data required time                                                                3.363
data arrival time                                                                -6.206
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.844


#Path 68
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.mem_rdata_q[16].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input)                                                                                        0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                                            0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                                          0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                                 1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                                0.025     2.098
$abc$1155836$new_new_n14891__.in[3] (.names)                                                                 0.424     2.521
$abc$1155836$new_new_n14891__.out[0] (.names)                                                                0.218     2.739
$abc$1155836$new_new_n15687__.in[4] (.names)                                                                 0.844     3.584
$abc$1155836$new_new_n15687__.out[0] (.names)                                                                0.103     3.686
$abc$1155836$new_new_n15688__.in[2] (.names)                                                                 0.308     3.994
$abc$1155836$new_new_n15688__.out[0] (.names)                                                                0.197     4.191
$abc$1155836$new_new_n15757__.in[0] (.names)                                                                 0.725     4.916
$abc$1155836$new_new_n15757__.out[0] (.names)                                                                0.099     5.016
$abc$1155836$abc$261016$auto$opt_dff.cc:195:make_patterns_logic$236878.in[3] (.names)                        0.546     5.561
$abc$1155836$abc$261016$auto$opt_dff.cc:195:make_patterns_logic$236878.out[0] (.names)                       0.218     5.779
soc.cpu.mem_rdata_q[16].E[0] (dffre)                                                                         0.427     6.206
data arrival time                                                                                                      6.206

clock clk (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                         0.000     2.500
clk.inpad[0] (.input)                                                                                        0.000     2.500
soc.cpu.mem_rdata_q[16].C[0] (dffre)                                                                         0.894     3.394
clock uncertainty                                                                                            0.000     3.394
cell setup time                                                                                             -0.032     3.363
data required time                                                                                                     3.363
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     3.363
data arrival time                                                                                                     -6.206
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -2.843


#Path 69
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.mem_rdata_q[17].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input)                                                                                        0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                                            0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                                          0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                                 1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                                0.025     2.098
$abc$1155836$new_new_n14891__.in[3] (.names)                                                                 0.424     2.521
$abc$1155836$new_new_n14891__.out[0] (.names)                                                                0.218     2.739
$abc$1155836$new_new_n15687__.in[4] (.names)                                                                 0.844     3.584
$abc$1155836$new_new_n15687__.out[0] (.names)                                                                0.103     3.686
$abc$1155836$new_new_n15688__.in[2] (.names)                                                                 0.308     3.994
$abc$1155836$new_new_n15688__.out[0] (.names)                                                                0.197     4.191
$abc$1155836$new_new_n15757__.in[0] (.names)                                                                 0.725     4.916
$abc$1155836$new_new_n15757__.out[0] (.names)                                                                0.099     5.016
$abc$1155836$abc$261016$auto$opt_dff.cc:195:make_patterns_logic$236878.in[3] (.names)                        0.546     5.561
$abc$1155836$abc$261016$auto$opt_dff.cc:195:make_patterns_logic$236878.out[0] (.names)                       0.218     5.779
soc.cpu.mem_rdata_q[17].E[0] (dffre)                                                                         0.427     6.206
data arrival time                                                                                                      6.206

clock clk (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                         0.000     2.500
clk.inpad[0] (.input)                                                                                        0.000     2.500
soc.cpu.mem_rdata_q[17].C[0] (dffre)                                                                         0.894     3.394
clock uncertainty                                                                                            0.000     3.394
cell setup time                                                                                             -0.032     3.363
data required time                                                                                                     3.363
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     3.363
data arrival time                                                                                                     -6.206
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -2.843


#Path 70
Startpoint: soc.cpu.mem_addr[2].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.reg_op1[31].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
clk.inpad[0] (.input)                                                                                          0.000     0.000
soc.cpu.mem_addr[2].C[0] (dffre)                                                                               0.894     0.894
soc.cpu.mem_addr[2].Q[0] (dffre) [clock-to-output]                                                             0.154     1.048
$abc$1155836$new_new_n14972__.in[1] (.names)                                                                   0.905     1.954
$abc$1155836$new_new_n14972__.out[0] (.names)                                                                  0.103     2.056
$abc$1155836$new_new_n14973__.in[0] (.names)                                                                   0.485     2.541
$abc$1155836$new_new_n14973__.out[0] (.names)                                                                  0.099     2.640
$abc$1155836$new_new_n15492__.in[4] (.names)                                                                   0.603     3.243
$abc$1155836$new_new_n15492__.out[0] (.names)                                                                  0.136     3.379
$abc$1155836$abc$224067$auto$simplemap.cc:128:simplemap_reduce$161761[0].in[4] (.names)                        0.366     3.745
$abc$1155836$abc$224067$auto$simplemap.cc:128:simplemap_reduce$161761[0].out[0] (.names)                       0.218     3.963
$abc$1155836$new_new_n15794__.in[3] (.names)                                                                   0.366     4.328
$abc$1155836$new_new_n15794__.out[0] (.names)                                                                  0.103     4.431
$abc$1155836$abc$226833$auto$opt_dff.cc:220:make_patterns_logic$8726.in[2] (.names)                            0.844     5.275
$abc$1155836$abc$226833$auto$opt_dff.cc:220:make_patterns_logic$8726.out[0] (.names)                           0.197     5.472
soc.cpu.reg_op1[31].E[0] (dffre)                                                                               0.725     6.198
data arrival time                                                                                                        6.198

clock clk (rise edge)                                                                                          2.500     2.500
clock source latency                                                                                           0.000     2.500
clk.inpad[0] (.input)                                                                                          0.000     2.500
soc.cpu.reg_op1[31].C[0] (dffre)                                                                               0.894     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.032     3.363
data required time                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.363
data arrival time                                                                                                       -6.198
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -2.835


#Path 71
Startpoint: soc.cpu.mem_addr[2].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.mem_rdata_q[24].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
soc.cpu.mem_addr[2].C[0] (dffre)                                          0.894     0.894
soc.cpu.mem_addr[2].Q[0] (dffre) [clock-to-output]                        0.154     1.048
$abc$1155836$new_new_n13807__.in[0] (.names)                              0.603     1.652
$abc$1155836$new_new_n13807__.out[0] (.names)                             0.218     1.870
$abc$1155836$new_new_n14892__.in[4] (.names)                              0.786     2.656
$abc$1155836$new_new_n14892__.out[0] (.names)                             0.152     2.808
$abc$1155836$new_new_n14896__.in[3] (.names)                              0.905     3.713
$abc$1155836$new_new_n14896__.out[0] (.names)                             0.218     3.931
soc.cpu.mem_rdata_latched[6].in[3] (.names)                               0.085     4.017
soc.cpu.mem_rdata_latched[6].out[0] (.names)                              0.136     4.152
$abc$1155836$new_new_n15756__.in[4] (.names)                              0.722     4.874
$abc$1155836$new_new_n15756__.out[0] (.names)                             0.218     5.092
$abc$1155836$new_new_n17231__.in[1] (.names)                              0.603     5.696
$abc$1155836$new_new_n17231__.out[0] (.names)                             0.103     5.799
$abc$1155836$abc$247280$li220_li220.in[0] (.names)                        0.305     6.103
$abc$1155836$abc$247280$li220_li220.out[0] (.names)                       0.090     6.194
soc.cpu.mem_rdata_q[24].D[0] (dffre)                                      0.000     6.194
data arrival time                                                                   6.194

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                      0.000     2.500
clk.inpad[0] (.input)                                                     0.000     2.500
soc.cpu.mem_rdata_q[24].C[0] (dffre)                                      0.894     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -6.194
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -2.831


#Path 72
Startpoint: soc.cpu.mem_addr[2].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.mem_rdata_q[25].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
soc.cpu.mem_addr[2].C[0] (dffre)                                          0.894     0.894
soc.cpu.mem_addr[2].Q[0] (dffre) [clock-to-output]                        0.154     1.048
$abc$1155836$new_new_n13807__.in[0] (.names)                              0.603     1.652
$abc$1155836$new_new_n13807__.out[0] (.names)                             0.218     1.870
$abc$1155836$new_new_n14892__.in[4] (.names)                              0.786     2.656
$abc$1155836$new_new_n14892__.out[0] (.names)                             0.152     2.808
$abc$1155836$new_new_n14896__.in[3] (.names)                              0.905     3.713
$abc$1155836$new_new_n14896__.out[0] (.names)                             0.218     3.931
soc.cpu.mem_rdata_latched[6].in[3] (.names)                               0.085     4.017
soc.cpu.mem_rdata_latched[6].out[0] (.names)                              0.136     4.152
$abc$1155836$new_new_n15756__.in[4] (.names)                              0.722     4.874
$abc$1155836$new_new_n15756__.out[0] (.names)                             0.218     5.092
$abc$1155836$new_new_n17244__.in[2] (.names)                              0.543     5.635
$abc$1155836$new_new_n17244__.out[0] (.names)                             0.090     5.725
$abc$1155836$abc$247280$li221_li221.in[0] (.names)                        0.366     6.091
$abc$1155836$abc$247280$li221_li221.out[0] (.names)                       0.099     6.190
soc.cpu.mem_rdata_q[25].D[0] (dffre)                                      0.000     6.190
data arrival time                                                                   6.190

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                      0.000     2.500
clk.inpad[0] (.input)                                                     0.000     2.500
soc.cpu.mem_rdata_q[25].C[0] (dffre)                                      0.894     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -6.190
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -2.827


#Path 73
Startpoint: soc.cpu.mem_addr[2].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.mem_rdata_q[23].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input)                                                     0.000     0.000
soc.cpu.mem_addr[2].C[0] (dffre)                                          0.894     0.894
soc.cpu.mem_addr[2].Q[0] (dffre) [clock-to-output]                        0.154     1.048
$abc$1155836$new_new_n13807__.in[0] (.names)                              0.603     1.652
$abc$1155836$new_new_n13807__.out[0] (.names)                             0.218     1.870
$abc$1155836$new_new_n14892__.in[4] (.names)                              0.786     2.656
$abc$1155836$new_new_n14892__.out[0] (.names)                             0.152     2.808
$abc$1155836$new_new_n14896__.in[3] (.names)                              0.905     3.713
$abc$1155836$new_new_n14896__.out[0] (.names)                             0.218     3.931
soc.cpu.mem_rdata_latched[6].in[3] (.names)                               0.085     4.017
soc.cpu.mem_rdata_latched[6].out[0] (.names)                              0.136     4.152
$abc$1155836$new_new_n15756__.in[4] (.names)                              0.722     4.874
$abc$1155836$new_new_n15756__.out[0] (.names)                             0.218     5.092
$abc$1155836$new_new_n17231__.in[1] (.names)                              0.603     5.696
$abc$1155836$new_new_n17231__.out[0] (.names)                             0.103     5.799
$abc$1155836$abc$247280$li219_li219.in[4] (.names)                        0.366     6.164
$abc$1155836$abc$247280$li219_li219.out[0] (.names)                       0.025     6.189
soc.cpu.mem_rdata_q[23].D[0] (dffre)                                      0.000     6.189
data arrival time                                                                   6.189

clock clk (rise edge)                                                     2.500     2.500
clock source latency                                                      0.000     2.500
clk.inpad[0] (.input)                                                     0.000     2.500
soc.cpu.mem_rdata_q[23].C[0] (dffre)                                      0.894     3.394
clock uncertainty                                                         0.000     3.394
cell setup time                                                          -0.032     3.363
data required time                                                                  3.363
-----------------------------------------------------------------------------------------
data required time                                                                  3.363
data arrival time                                                                  -6.189
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -2.827


#Path 74
Startpoint: soc.cpu.mem_addr[8].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[55][7].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[8].C[0] (dffre)                                                                                                                                                                                                                           0.894     0.894
soc.cpu.mem_addr[8].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                         0.154     1.048
$abc$1155836$new_new_n13839__.in[2] (.names)                                                                                                                                                                                                               1.683     2.731
$abc$1155836$new_new_n13839__.out[0] (.names)                                                                                                                                                                                                              0.136     2.866
$abc$1155836$techmap$techmap1026684\picosoc_symbiflow:$abc$178358$lo7925_239198.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        1.442     4.308
$abc$1155836$techmap$techmap1026684\picosoc_symbiflow:$abc$178358$lo7925_239198.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.197     4.505
soc.memory.mem[55][7].E[0] (dffre)                                                                                                                                                                                                                         1.680     6.185
data arrival time                                                                                                                                                                                                                                                    6.185

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[55][7].C[0] (dffre)                                                                                                                                                                                                                         0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.185
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.822


#Path 75
Startpoint: soc.cpu.mem_addr[8].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[55][0].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[8].C[0] (dffre)                                                                                                                                                                                                                           0.894     0.894
soc.cpu.mem_addr[8].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                         0.154     1.048
$abc$1155836$new_new_n13839__.in[2] (.names)                                                                                                                                                                                                               1.683     2.731
$abc$1155836$new_new_n13839__.out[0] (.names)                                                                                                                                                                                                              0.136     2.866
$abc$1155836$techmap$techmap1026684\picosoc_symbiflow:$abc$178358$lo7925_239198.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        1.442     4.308
$abc$1155836$techmap$techmap1026684\picosoc_symbiflow:$abc$178358$lo7925_239198.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.197     4.505
soc.memory.mem[55][0].E[0] (dffre)                                                                                                                                                                                                                         1.680     6.185
data arrival time                                                                                                                                                                                                                                                    6.185

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[55][0].C[0] (dffre)                                                                                                                                                                                                                         0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.185
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.822


#Path 76
Startpoint: soc.cpu.mem_addr[8].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[55][1].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[8].C[0] (dffre)                                                                                                                                                                                                                           0.894     0.894
soc.cpu.mem_addr[8].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                         0.154     1.048
$abc$1155836$new_new_n13839__.in[2] (.names)                                                                                                                                                                                                               1.683     2.731
$abc$1155836$new_new_n13839__.out[0] (.names)                                                                                                                                                                                                              0.136     2.866
$abc$1155836$techmap$techmap1026684\picosoc_symbiflow:$abc$178358$lo7925_239198.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        1.442     4.308
$abc$1155836$techmap$techmap1026684\picosoc_symbiflow:$abc$178358$lo7925_239198.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.197     4.505
soc.memory.mem[55][1].E[0] (dffre)                                                                                                                                                                                                                         1.680     6.185
data arrival time                                                                                                                                                                                                                                                    6.185

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[55][1].C[0] (dffre)                                                                                                                                                                                                                         0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.185
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.822


#Path 77
Startpoint: soc.cpu.mem_addr[8].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[55][2].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[8].C[0] (dffre)                                                                                                                                                                                                                           0.894     0.894
soc.cpu.mem_addr[8].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                         0.154     1.048
$abc$1155836$new_new_n13839__.in[2] (.names)                                                                                                                                                                                                               1.683     2.731
$abc$1155836$new_new_n13839__.out[0] (.names)                                                                                                                                                                                                              0.136     2.866
$abc$1155836$techmap$techmap1026684\picosoc_symbiflow:$abc$178358$lo7925_239198.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        1.442     4.308
$abc$1155836$techmap$techmap1026684\picosoc_symbiflow:$abc$178358$lo7925_239198.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.197     4.505
soc.memory.mem[55][2].E[0] (dffre)                                                                                                                                                                                                                         1.680     6.185
data arrival time                                                                                                                                                                                                                                                    6.185

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[55][2].C[0] (dffre)                                                                                                                                                                                                                         0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.185
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.822


#Path 78
Startpoint: soc.cpu.mem_addr[8].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[55][6].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[8].C[0] (dffre)                                                                                                                                                                                                                           0.894     0.894
soc.cpu.mem_addr[8].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                         0.154     1.048
$abc$1155836$new_new_n13839__.in[2] (.names)                                                                                                                                                                                                               1.683     2.731
$abc$1155836$new_new_n13839__.out[0] (.names)                                                                                                                                                                                                              0.136     2.866
$abc$1155836$techmap$techmap1026684\picosoc_symbiflow:$abc$178358$lo7925_239198.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        1.442     4.308
$abc$1155836$techmap$techmap1026684\picosoc_symbiflow:$abc$178358$lo7925_239198.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.197     4.505
soc.memory.mem[55][6].E[0] (dffre)                                                                                                                                                                                                                         1.680     6.185
data arrival time                                                                                                                                                                                                                                                    6.185

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[55][6].C[0] (dffre)                                                                                                                                                                                                                         0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.185
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.822


#Path 79
Startpoint: soc.cpu.mem_addr[8].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[55][5].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[8].C[0] (dffre)                                                                                                                                                                                                                           0.894     0.894
soc.cpu.mem_addr[8].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                         0.154     1.048
$abc$1155836$new_new_n13839__.in[2] (.names)                                                                                                                                                                                                               1.683     2.731
$abc$1155836$new_new_n13839__.out[0] (.names)                                                                                                                                                                                                              0.136     2.866
$abc$1155836$techmap$techmap1026684\picosoc_symbiflow:$abc$178358$lo7925_239198.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        1.442     4.308
$abc$1155836$techmap$techmap1026684\picosoc_symbiflow:$abc$178358$lo7925_239198.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.197     4.505
soc.memory.mem[55][5].E[0] (dffre)                                                                                                                                                                                                                         1.680     6.185
data arrival time                                                                                                                                                                                                                                                    6.185

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[55][5].C[0] (dffre)                                                                                                                                                                                                                         0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.185
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.822


#Path 80
Startpoint: soc.cpu.mem_addr[8].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[55][4].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[8].C[0] (dffre)                                                                                                                                                                                                                           0.894     0.894
soc.cpu.mem_addr[8].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                         0.154     1.048
$abc$1155836$new_new_n13839__.in[2] (.names)                                                                                                                                                                                                               1.683     2.731
$abc$1155836$new_new_n13839__.out[0] (.names)                                                                                                                                                                                                              0.136     2.866
$abc$1155836$techmap$techmap1026684\picosoc_symbiflow:$abc$178358$lo7925_239198.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        1.442     4.308
$abc$1155836$techmap$techmap1026684\picosoc_symbiflow:$abc$178358$lo7925_239198.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.197     4.505
soc.memory.mem[55][4].E[0] (dffre)                                                                                                                                                                                                                         1.680     6.185
data arrival time                                                                                                                                                                                                                                                    6.185

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[55][4].C[0] (dffre)                                                                                                                                                                                                                         0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.185
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.822


#Path 81
Startpoint: soc.cpu.mem_addr[8].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[55][3].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[8].C[0] (dffre)                                                                                                                                                                                                                           0.894     0.894
soc.cpu.mem_addr[8].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                         0.154     1.048
$abc$1155836$new_new_n13839__.in[2] (.names)                                                                                                                                                                                                               1.683     2.731
$abc$1155836$new_new_n13839__.out[0] (.names)                                                                                                                                                                                                              0.136     2.866
$abc$1155836$techmap$techmap1026684\picosoc_symbiflow:$abc$178358$lo7925_239198.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        1.442     4.308
$abc$1155836$techmap$techmap1026684\picosoc_symbiflow:$abc$178358$lo7925_239198.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.197     4.505
soc.memory.mem[55][3].E[0] (dffre)                                                                                                                                                                                                                         1.680     6.185
data arrival time                                                                                                                                                                                                                                                    6.185

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[55][3].C[0] (dffre)                                                                                                                                                                                                                         0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.185
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.822


#Path 82
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[57][2].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                                                                                                                                                                                          0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                        0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                                                                                                                                                                               1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                                                                                                                                                                              0.025     2.098
$abc$1155836$new_new_n13813__.in[0] (.names)                                                                                                                                                                                                               0.247     2.344
$abc$1155836$new_new_n13813__.out[0] (.names)                                                                                                                                                                                                              0.197     2.541
$abc$1155836$new_new_n13820__.in[1] (.names)                                                                                                                                                                                                               0.725     3.267
$abc$1155836$new_new_n13820__.out[0] (.names)                                                                                                                                                                                                              0.218     3.485
$abc$1155836$techmap$techmap1026620\picosoc_symbiflow:$abc$178358$lo7989_239134.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        0.783     4.268
$abc$1155836$techmap$techmap1026620\picosoc_symbiflow:$abc$178358$lo7989_239134.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.486
soc.memory.mem[57][2].E[0] (dffre)                                                                                                                                                                                                                         1.680     6.166
data arrival time                                                                                                                                                                                                                                                    6.166

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[57][2].C[0] (dffre)                                                                                                                                                                                                                         0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.166
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.803


#Path 83
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[57][0].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                                                                                                                                                                                          0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                        0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                                                                                                                                                                               1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                                                                                                                                                                              0.025     2.098
$abc$1155836$new_new_n13813__.in[0] (.names)                                                                                                                                                                                                               0.247     2.344
$abc$1155836$new_new_n13813__.out[0] (.names)                                                                                                                                                                                                              0.197     2.541
$abc$1155836$new_new_n13820__.in[1] (.names)                                                                                                                                                                                                               0.725     3.267
$abc$1155836$new_new_n13820__.out[0] (.names)                                                                                                                                                                                                              0.218     3.485
$abc$1155836$techmap$techmap1026620\picosoc_symbiflow:$abc$178358$lo7989_239134.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        0.783     4.268
$abc$1155836$techmap$techmap1026620\picosoc_symbiflow:$abc$178358$lo7989_239134.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.486
soc.memory.mem[57][0].E[0] (dffre)                                                                                                                                                                                                                         1.680     6.166
data arrival time                                                                                                                                                                                                                                                    6.166

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[57][0].C[0] (dffre)                                                                                                                                                                                                                         0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.166
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.803


#Path 84
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[57][1].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                                                                                                                                                                                          0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                        0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                                                                                                                                                                               1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                                                                                                                                                                              0.025     2.098
$abc$1155836$new_new_n13813__.in[0] (.names)                                                                                                                                                                                                               0.247     2.344
$abc$1155836$new_new_n13813__.out[0] (.names)                                                                                                                                                                                                              0.197     2.541
$abc$1155836$new_new_n13820__.in[1] (.names)                                                                                                                                                                                                               0.725     3.267
$abc$1155836$new_new_n13820__.out[0] (.names)                                                                                                                                                                                                              0.218     3.485
$abc$1155836$techmap$techmap1026620\picosoc_symbiflow:$abc$178358$lo7989_239134.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        0.783     4.268
$abc$1155836$techmap$techmap1026620\picosoc_symbiflow:$abc$178358$lo7989_239134.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.486
soc.memory.mem[57][1].E[0] (dffre)                                                                                                                                                                                                                         1.680     6.166
data arrival time                                                                                                                                                                                                                                                    6.166

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[57][1].C[0] (dffre)                                                                                                                                                                                                                         0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.166
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.803


#Path 85
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[57][7].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                                                                                                                                                                                          0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                        0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                                                                                                                                                                               1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                                                                                                                                                                              0.025     2.098
$abc$1155836$new_new_n13813__.in[0] (.names)                                                                                                                                                                                                               0.247     2.344
$abc$1155836$new_new_n13813__.out[0] (.names)                                                                                                                                                                                                              0.197     2.541
$abc$1155836$new_new_n13820__.in[1] (.names)                                                                                                                                                                                                               0.725     3.267
$abc$1155836$new_new_n13820__.out[0] (.names)                                                                                                                                                                                                              0.218     3.485
$abc$1155836$techmap$techmap1026620\picosoc_symbiflow:$abc$178358$lo7989_239134.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        0.783     4.268
$abc$1155836$techmap$techmap1026620\picosoc_symbiflow:$abc$178358$lo7989_239134.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.486
soc.memory.mem[57][7].E[0] (dffre)                                                                                                                                                                                                                         1.680     6.166
data arrival time                                                                                                                                                                                                                                                    6.166

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[57][7].C[0] (dffre)                                                                                                                                                                                                                         0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.166
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.803


#Path 86
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[57][3].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                                                                                                                                                                                          0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                        0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                                                                                                                                                                               1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                                                                                                                                                                              0.025     2.098
$abc$1155836$new_new_n13813__.in[0] (.names)                                                                                                                                                                                                               0.247     2.344
$abc$1155836$new_new_n13813__.out[0] (.names)                                                                                                                                                                                                              0.197     2.541
$abc$1155836$new_new_n13820__.in[1] (.names)                                                                                                                                                                                                               0.725     3.267
$abc$1155836$new_new_n13820__.out[0] (.names)                                                                                                                                                                                                              0.218     3.485
$abc$1155836$techmap$techmap1026620\picosoc_symbiflow:$abc$178358$lo7989_239134.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        0.783     4.268
$abc$1155836$techmap$techmap1026620\picosoc_symbiflow:$abc$178358$lo7989_239134.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.486
soc.memory.mem[57][3].E[0] (dffre)                                                                                                                                                                                                                         1.680     6.166
data arrival time                                                                                                                                                                                                                                                    6.166

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[57][3].C[0] (dffre)                                                                                                                                                                                                                         0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.166
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.803


#Path 87
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[57][4].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                                                                                                                                                                                          0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                        0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                                                                                                                                                                               1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                                                                                                                                                                              0.025     2.098
$abc$1155836$new_new_n13813__.in[0] (.names)                                                                                                                                                                                                               0.247     2.344
$abc$1155836$new_new_n13813__.out[0] (.names)                                                                                                                                                                                                              0.197     2.541
$abc$1155836$new_new_n13820__.in[1] (.names)                                                                                                                                                                                                               0.725     3.267
$abc$1155836$new_new_n13820__.out[0] (.names)                                                                                                                                                                                                              0.218     3.485
$abc$1155836$techmap$techmap1026620\picosoc_symbiflow:$abc$178358$lo7989_239134.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        0.783     4.268
$abc$1155836$techmap$techmap1026620\picosoc_symbiflow:$abc$178358$lo7989_239134.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.486
soc.memory.mem[57][4].E[0] (dffre)                                                                                                                                                                                                                         1.680     6.166
data arrival time                                                                                                                                                                                                                                                    6.166

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[57][4].C[0] (dffre)                                                                                                                                                                                                                         0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.166
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.803


#Path 88
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[57][5].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                                                                                                                                                                                          0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                        0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                                                                                                                                                                               1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                                                                                                                                                                              0.025     2.098
$abc$1155836$new_new_n13813__.in[0] (.names)                                                                                                                                                                                                               0.247     2.344
$abc$1155836$new_new_n13813__.out[0] (.names)                                                                                                                                                                                                              0.197     2.541
$abc$1155836$new_new_n13820__.in[1] (.names)                                                                                                                                                                                                               0.725     3.267
$abc$1155836$new_new_n13820__.out[0] (.names)                                                                                                                                                                                                              0.218     3.485
$abc$1155836$techmap$techmap1026620\picosoc_symbiflow:$abc$178358$lo7989_239134.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        0.783     4.268
$abc$1155836$techmap$techmap1026620\picosoc_symbiflow:$abc$178358$lo7989_239134.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.486
soc.memory.mem[57][5].E[0] (dffre)                                                                                                                                                                                                                         1.680     6.166
data arrival time                                                                                                                                                                                                                                                    6.166

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[57][5].C[0] (dffre)                                                                                                                                                                                                                         0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.166
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.803


#Path 89
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[57][6].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                                                                                                                                                                                          0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                        0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                                                                                                                                                                               1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                                                                                                                                                                              0.025     2.098
$abc$1155836$new_new_n13813__.in[0] (.names)                                                                                                                                                                                                               0.247     2.344
$abc$1155836$new_new_n13813__.out[0] (.names)                                                                                                                                                                                                              0.197     2.541
$abc$1155836$new_new_n13820__.in[1] (.names)                                                                                                                                                                                                               0.725     3.267
$abc$1155836$new_new_n13820__.out[0] (.names)                                                                                                                                                                                                              0.218     3.485
$abc$1155836$techmap$techmap1026620\picosoc_symbiflow:$abc$178358$lo7989_239134.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        0.783     4.268
$abc$1155836$techmap$techmap1026620\picosoc_symbiflow:$abc$178358$lo7989_239134.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.218     4.486
soc.memory.mem[57][6].E[0] (dffre)                                                                                                                                                                                                                         1.680     6.166
data arrival time                                                                                                                                                                                                                                                    6.166

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[57][6].C[0] (dffre)                                                                                                                                                                                                                         0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.166
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.803


#Path 90
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.mem_rdata_q[16].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
clk.inpad[0] (.input)                                                 0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                     0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                   0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                          1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                         0.025     2.098
$abc$1155836$new_new_n14891__.in[3] (.names)                          0.424     2.521
$abc$1155836$new_new_n14891__.out[0] (.names)                         0.218     2.739
$abc$1155836$new_new_n15687__.in[4] (.names)                          0.844     3.584
$abc$1155836$new_new_n15687__.out[0] (.names)                         0.103     3.686
$abc$1155836$new_new_n15688__.in[2] (.names)                          0.308     3.994
$abc$1155836$new_new_n15688__.out[0] (.names)                         0.197     4.191
$abc$1155836$new_new_n15757__.in[0] (.names)                          0.725     4.916
$abc$1155836$new_new_n15757__.out[0] (.names)                         0.099     5.016
$abc$1155836$new_new_n19565__.in[2] (.names)                          0.424     5.439
$abc$1155836$new_new_n19565__.out[0] (.names)                         0.148     5.587
$abc$1155836$abc$261016$li1_li1.in[0] (.names)                        0.543     6.129
$abc$1155836$abc$261016$li1_li1.out[0] (.names)                       0.025     6.155
soc.cpu.mem_rdata_q[16].D[0] (dffre)                                  0.000     6.155
data arrival time                                                               6.155

clock clk (rise edge)                                                 2.500     2.500
clock source latency                                                  0.000     2.500
clk.inpad[0] (.input)                                                 0.000     2.500
soc.cpu.mem_rdata_q[16].C[0] (dffre)                                  0.894     3.394
clock uncertainty                                                     0.000     3.394
cell setup time                                                      -0.032     3.363
data required time                                                              3.363
-------------------------------------------------------------------------------------
data required time                                                              3.363
data arrival time                                                              -6.155
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.792


#Path 91
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.mem_rdata_q[15].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input)                                                                                        0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                                            0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                                          0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                                 1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                                0.025     2.098
$abc$1155836$new_new_n14891__.in[3] (.names)                                                                 0.424     2.521
$abc$1155836$new_new_n14891__.out[0] (.names)                                                                0.218     2.739
$abc$1155836$new_new_n15687__.in[4] (.names)                                                                 0.844     3.584
$abc$1155836$new_new_n15687__.out[0] (.names)                                                                0.103     3.686
$abc$1155836$new_new_n15688__.in[2] (.names)                                                                 0.308     3.994
$abc$1155836$new_new_n15688__.out[0] (.names)                                                                0.197     4.191
$abc$1155836$new_new_n15757__.in[0] (.names)                                                                 0.725     4.916
$abc$1155836$new_new_n15757__.out[0] (.names)                                                                0.099     5.016
$abc$1155836$abc$261016$auto$opt_dff.cc:195:make_patterns_logic$236878.in[3] (.names)                        0.546     5.561
$abc$1155836$abc$261016$auto$opt_dff.cc:195:make_patterns_logic$236878.out[0] (.names)                       0.218     5.779
soc.cpu.mem_rdata_q[15].E[0] (dffre)                                                                         0.366     6.145
data arrival time                                                                                                      6.145

clock clk (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                         0.000     2.500
clk.inpad[0] (.input)                                                                                        0.000     2.500
soc.cpu.mem_rdata_q[15].C[0] (dffre)                                                                         0.894     3.394
clock uncertainty                                                                                            0.000     3.394
cell setup time                                                                                             -0.032     3.363
data required time                                                                                                     3.363
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     3.363
data arrival time                                                                                                     -6.145
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -2.782


#Path 92
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : $\soc.cpu.cpuregs.regs$rdreg[0]$q[1].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input)                                                                        0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                                            0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                                          0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                                                 1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                                                0.025     2.098
$abc$1155836$new_new_n14891__.in[3] (.names)                                                 0.424     2.521
$abc$1155836$new_new_n14891__.out[0] (.names)                                                0.218     2.739
soc.cpu.dbg_mem_rdata[26].in[3] (.names)                                                     0.603     3.343
soc.cpu.dbg_mem_rdata[26].out[0] (.names)                                                    0.218     3.561
$abc$1155836$new_new_n15696__.in[4] (.names)                                                 0.603     4.164
$abc$1155836$new_new_n15696__.out[0] (.names)                                                0.099     4.264
$abc$1155836$new_new_n15811__.in[0] (.names)                                                 0.485     4.748
$abc$1155836$new_new_n15811__.out[0] (.names)                                                0.136     4.884
$abc$1155836$abc$251769$li32_li32.in[4] (.names)                                             0.305     5.188
$abc$1155836$abc$251769$li32_li32.out[0] (.names)                                            0.090     5.279
$abc$1155836$abc$178358$auto$rtlil.cc:2491:Mux$9026[1].in[1] (.names)                        0.664     5.943
$abc$1155836$abc$178358$auto$rtlil.cc:2491:Mux$9026[1].out[0] (.names)                       0.197     6.140
$\soc.cpu.cpuregs.regs$rdreg[0]$q[1].D[0] (dffre)                                            0.000     6.140
data arrival time                                                                                      6.140

clock clk (rise edge)                                                                        2.500     2.500
clock source latency                                                                         0.000     2.500
clk.inpad[0] (.input)                                                                        0.000     2.500
$\soc.cpu.cpuregs.regs$rdreg[0]$q[1].C[0] (dffre)                                            0.894     3.394
clock uncertainty                                                                            0.000     3.394
cell setup time                                                                             -0.032     3.363
data required time                                                                                     3.363
------------------------------------------------------------------------------------------------------------
data required time                                                                                     3.363
data arrival time                                                                                     -6.140
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -2.777


#Path 93
Startpoint: soc.cpu.mem_addr[23].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.decoded_rs2[1].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
soc.cpu.mem_addr[23].C[0] (dffre)                                       0.894     0.894
soc.cpu.mem_addr[23].Q[0] (dffre) [clock-to-output]                     0.154     1.048
$abc$1155836$new_new_n13812__.in[0] (.names)                            1.024     2.073
$abc$1155836$new_new_n13812__.out[0] (.names)                           0.025     2.098
$abc$1155836$new_new_n14891__.in[3] (.names)                            0.424     2.521
$abc$1155836$new_new_n14891__.out[0] (.names)                           0.218     2.739
soc.cpu.dbg_mem_rdata[26].in[3] (.names)                                0.603     3.343
soc.cpu.dbg_mem_rdata[26].out[0] (.names)                               0.218     3.561
$abc$1155836$new_new_n15696__.in[4] (.names)                            0.603     4.164
$abc$1155836$new_new_n15696__.out[0] (.names)                           0.099     4.264
$abc$1155836$new_new_n15811__.in[0] (.names)                            0.485     4.748
$abc$1155836$new_new_n15811__.out[0] (.names)                           0.136     4.884
$abc$1155836$abc$251769$li32_li32.in[4] (.names)                        0.305     5.188
$abc$1155836$abc$251769$li32_li32.out[0] (.names)                       0.090     5.279
soc.cpu.decoded_rs2[1].D[0] (dffre)                                     0.861     6.140
data arrival time                                                                 6.140

clock clk (rise edge)                                                   2.500     2.500
clock source latency                                                    0.000     2.500
clk.inpad[0] (.input)                                                   0.000     2.500
soc.cpu.decoded_rs2[1].C[0] (dffre)                                     0.894     3.394
clock uncertainty                                                       0.000     3.394
cell setup time                                                        -0.032     3.363
data required time                                                                3.363
---------------------------------------------------------------------------------------
data required time                                                                3.363
data arrival time                                                                -6.140
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -2.777


#Path 94
Startpoint: soc.cpu.mem_addr[2].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.reg_op1[19].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
clk.inpad[0] (.input)                                                                                          0.000     0.000
soc.cpu.mem_addr[2].C[0] (dffre)                                                                               0.894     0.894
soc.cpu.mem_addr[2].Q[0] (dffre) [clock-to-output]                                                             0.154     1.048
$abc$1155836$new_new_n14972__.in[1] (.names)                                                                   0.905     1.954
$abc$1155836$new_new_n14972__.out[0] (.names)                                                                  0.103     2.056
$abc$1155836$new_new_n14973__.in[0] (.names)                                                                   0.485     2.541
$abc$1155836$new_new_n14973__.out[0] (.names)                                                                  0.099     2.640
$abc$1155836$new_new_n15492__.in[4] (.names)                                                                   0.603     3.243
$abc$1155836$new_new_n15492__.out[0] (.names)                                                                  0.136     3.379
$abc$1155836$abc$224067$auto$simplemap.cc:128:simplemap_reduce$161761[0].in[4] (.names)                        0.366     3.745
$abc$1155836$abc$224067$auto$simplemap.cc:128:simplemap_reduce$161761[0].out[0] (.names)                       0.218     3.963
$abc$1155836$new_new_n15794__.in[3] (.names)                                                                   0.366     4.328
$abc$1155836$new_new_n15794__.out[0] (.names)                                                                  0.103     4.431
$abc$1155836$abc$226833$auto$opt_dff.cc:220:make_patterns_logic$8726.in[2] (.names)                            0.844     5.275
$abc$1155836$abc$226833$auto$opt_dff.cc:220:make_patterns_logic$8726.out[0] (.names)                           0.197     5.472
soc.cpu.reg_op1[19].E[0] (dffre)                                                                               0.661     6.134
data arrival time                                                                                                        6.134

clock clk (rise edge)                                                                                          2.500     2.500
clock source latency                                                                                           0.000     2.500
clk.inpad[0] (.input)                                                                                          0.000     2.500
soc.cpu.reg_op1[19].C[0] (dffre)                                                                               0.894     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.032     3.363
data required time                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.363
data arrival time                                                                                                       -6.134
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -2.771


#Path 95
Startpoint: soc.cpu.mem_addr[2].Q[0] (dffre clocked by clk)
Endpoint  : soc.cpu.reg_op1[16].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                           0.000     0.000
clk.inpad[0] (.input)                                                                                          0.000     0.000
soc.cpu.mem_addr[2].C[0] (dffre)                                                                               0.894     0.894
soc.cpu.mem_addr[2].Q[0] (dffre) [clock-to-output]                                                             0.154     1.048
$abc$1155836$new_new_n14972__.in[1] (.names)                                                                   0.905     1.954
$abc$1155836$new_new_n14972__.out[0] (.names)                                                                  0.103     2.056
$abc$1155836$new_new_n14973__.in[0] (.names)                                                                   0.485     2.541
$abc$1155836$new_new_n14973__.out[0] (.names)                                                                  0.099     2.640
$abc$1155836$new_new_n15492__.in[4] (.names)                                                                   0.603     3.243
$abc$1155836$new_new_n15492__.out[0] (.names)                                                                  0.136     3.379
$abc$1155836$abc$224067$auto$simplemap.cc:128:simplemap_reduce$161761[0].in[4] (.names)                        0.366     3.745
$abc$1155836$abc$224067$auto$simplemap.cc:128:simplemap_reduce$161761[0].out[0] (.names)                       0.218     3.963
$abc$1155836$new_new_n15794__.in[3] (.names)                                                                   0.366     4.328
$abc$1155836$new_new_n15794__.out[0] (.names)                                                                  0.103     4.431
$abc$1155836$abc$226833$auto$opt_dff.cc:220:make_patterns_logic$8726.in[2] (.names)                            0.844     5.275
$abc$1155836$abc$226833$auto$opt_dff.cc:220:make_patterns_logic$8726.out[0] (.names)                           0.197     5.472
soc.cpu.reg_op1[16].E[0] (dffre)                                                                               0.661     6.134
data arrival time                                                                                                        6.134

clock clk (rise edge)                                                                                          2.500     2.500
clock source latency                                                                                           0.000     2.500
clk.inpad[0] (.input)                                                                                          0.000     2.500
soc.cpu.reg_op1[16].C[0] (dffre)                                                                               0.894     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.032     3.363
data required time                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.363
data arrival time                                                                                                       -6.134
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -2.771


#Path 96
Startpoint: soc.cpu.mem_addr[8].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[54][5].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[8].C[0] (dffre)                                                                                                                                                                                                                           0.894     0.894
soc.cpu.mem_addr[8].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                         0.154     1.048
$abc$1155836$new_new_n13839__.in[2] (.names)                                                                                                                                                                                                               1.683     2.731
$abc$1155836$new_new_n13839__.out[0] (.names)                                                                                                                                                                                                              0.136     2.866
$abc$1155836$techmap$techmap1026716\picosoc_symbiflow:$abc$178358$lo7893_239230.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        1.442     4.308
$abc$1155836$techmap$techmap1026716\picosoc_symbiflow:$abc$178358$lo7893_239230.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.197     4.505
soc.memory.mem[54][5].E[0] (dffre)                                                                                                                                                                                                                         1.625     6.130
data arrival time                                                                                                                                                                                                                                                    6.130

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[54][5].C[0] (dffre)                                                                                                                                                                                                                         0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.130
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.767


#Path 97
Startpoint: soc.cpu.mem_addr[8].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[54][0].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[8].C[0] (dffre)                                                                                                                                                                                                                           0.894     0.894
soc.cpu.mem_addr[8].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                         0.154     1.048
$abc$1155836$new_new_n13839__.in[2] (.names)                                                                                                                                                                                                               1.683     2.731
$abc$1155836$new_new_n13839__.out[0] (.names)                                                                                                                                                                                                              0.136     2.866
$abc$1155836$techmap$techmap1026716\picosoc_symbiflow:$abc$178358$lo7893_239230.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        1.442     4.308
$abc$1155836$techmap$techmap1026716\picosoc_symbiflow:$abc$178358$lo7893_239230.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.197     4.505
soc.memory.mem[54][0].E[0] (dffre)                                                                                                                                                                                                                         1.625     6.130
data arrival time                                                                                                                                                                                                                                                    6.130

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[54][0].C[0] (dffre)                                                                                                                                                                                                                         0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.130
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.767


#Path 98
Startpoint: soc.cpu.mem_addr[8].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[54][1].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[8].C[0] (dffre)                                                                                                                                                                                                                           0.894     0.894
soc.cpu.mem_addr[8].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                         0.154     1.048
$abc$1155836$new_new_n13839__.in[2] (.names)                                                                                                                                                                                                               1.683     2.731
$abc$1155836$new_new_n13839__.out[0] (.names)                                                                                                                                                                                                              0.136     2.866
$abc$1155836$techmap$techmap1026716\picosoc_symbiflow:$abc$178358$lo7893_239230.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        1.442     4.308
$abc$1155836$techmap$techmap1026716\picosoc_symbiflow:$abc$178358$lo7893_239230.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.197     4.505
soc.memory.mem[54][1].E[0] (dffre)                                                                                                                                                                                                                         1.625     6.130
data arrival time                                                                                                                                                                                                                                                    6.130

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[54][1].C[0] (dffre)                                                                                                                                                                                                                         0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.130
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.767


#Path 99
Startpoint: soc.cpu.mem_addr[8].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[54][2].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[8].C[0] (dffre)                                                                                                                                                                                                                           0.894     0.894
soc.cpu.mem_addr[8].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                         0.154     1.048
$abc$1155836$new_new_n13839__.in[2] (.names)                                                                                                                                                                                                               1.683     2.731
$abc$1155836$new_new_n13839__.out[0] (.names)                                                                                                                                                                                                              0.136     2.866
$abc$1155836$techmap$techmap1026716\picosoc_symbiflow:$abc$178358$lo7893_239230.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        1.442     4.308
$abc$1155836$techmap$techmap1026716\picosoc_symbiflow:$abc$178358$lo7893_239230.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.197     4.505
soc.memory.mem[54][2].E[0] (dffre)                                                                                                                                                                                                                         1.625     6.130
data arrival time                                                                                                                                                                                                                                                    6.130

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[54][2].C[0] (dffre)                                                                                                                                                                                                                         0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.130
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.767


#Path 100
Startpoint: soc.cpu.mem_addr[8].Q[0] (dffre clocked by clk)
Endpoint  : soc.memory.mem[54][3].E[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     0.000
soc.cpu.mem_addr[8].C[0] (dffre)                                                                                                                                                                                                                           0.894     0.894
soc.cpu.mem_addr[8].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                         0.154     1.048
$abc$1155836$new_new_n13839__.in[2] (.names)                                                                                                                                                                                                               1.683     2.731
$abc$1155836$new_new_n13839__.out[0] (.names)                                                                                                                                                                                                              0.136     2.866
$abc$1155836$techmap$techmap1026716\picosoc_symbiflow:$abc$178358$lo7893_239230.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.in[1] (.names)                        1.442     4.308
$abc$1155836$techmap$techmap1026716\picosoc_symbiflow:$abc$178358$lo7893_239230.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$702973_Y.out[0] (.names)                       0.197     4.505
soc.memory.mem[54][3].E[0] (dffre)                                                                                                                                                                                                                         1.625     6.130
data arrival time                                                                                                                                                                                                                                                    6.130

clock clk (rise edge)                                                                                                                                                                                                                                      2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clk.inpad[0] (.input)                                                                                                                                                                                                                                      0.000     2.500
soc.memory.mem[54][3].C[0] (dffre)                                                                                                                                                                                                                         0.894     3.394
clock uncertainty                                                                                                                                                                                                                                          0.000     3.394
cell setup time                                                                                                                                                                                                                                           -0.032     3.363
data required time                                                                                                                                                                                                                                                   3.363
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.363
data arrival time                                                                                                                                                                                                                                                   -6.130
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                    -2.767


#End of timing report
