INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chip_design/commoncore/digitaldesign/Cx203-Lab3/task2/project_2/project_2.srcs/sources_1/imports/src/counter_n_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_n_bit
WARNING: [VRFC 10-3467] initial value of parameter 'n' is omitted [/home/it/chip_design/commoncore/digitaldesign/Cx203-Lab3/task2/project_2/project_2.srcs/sources_1/imports/src/counter_n_bit.sv:2]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chip_design/commoncore/digitaldesign/Cx203-Lab3/task2/project_2/project_2.srcs/sources_1/imports/src/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chip_design/commoncore/digitaldesign/Cx203-Lab3/task2/project_2/project_2.srcs/sources_1/imports/new/fourbit_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourbit_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chip_design/commoncore/digitaldesign/Cx203-Lab3/task2/project_2/project_2.srcs/sources_1/imports/new/fulladder1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chip_design/commoncore/digitaldesign/Cx203-Lab3/task2/project_2/project_2.srcs/sources_1/imports/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
WARNING: [VRFC 10-3676] redeclaration of ansi port 's' is not allowed [/home/it/chip_design/commoncore/digitaldesign/Cx203-Lab3/task2/project_2/project_2.srcs/sources_1/imports/new/halfadder.sv:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chip_design/commoncore/digitaldesign/Cx203-Lab3/task2/project_2/project_2.srcs/sources_1/imports/src/sev_seg_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sev_seg_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chip_design/commoncore/digitaldesign/Cx203-Lab3/task2/project_2/project_2.srcs/sources_1/imports/src/sev_seg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chip_design/commoncore/digitaldesign/Cx203-Lab3/task2/project_2/project_2.srcs/sources_1/imports/project_2/ALU_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chip_design/commoncore/digitaldesign/Cx203-Lab3/task2/project_2/project_2.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/it/chip_design/commoncore/digitaldesign/Cx203-Lab3/task2/project_2/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
