[%General]
%3Csource%3E=C:/Users/alans/Documents/GitHub/Apple-II_MiSTer/rtl/video_generator.vhd
%3Cfilename%3E=C:/Users/alans/Documents/GitHub/Apple-II_MiSTer/rtl/newrtl/video_generator.v
%3Cclass%3E=100
%3Cbasename%3E=video_generator
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk_14m, clk_7m, altchar, gr2, sega, segb, segc, wndw_n, dl, ldps_n, flash_clk, video
altchar\category=117
altchar\port=1
altchar\alias=ALTCHAR
altchar\type\Subtype\mark1=ieee::std_logic
altchar\type\Subtype\mark2=ieee::std_logic
clk_14m\category=117
clk_14m\port=1
clk_14m\alias=CLK_14M
clk_14m\type\Subtype\mark1=ieee::std_logic
clk_14m\type\Subtype\mark2=ieee::std_logic
clk_7m\category=117
clk_7m\port=1
clk_7m\alias=CLK_7M
clk_7m\type\Subtype\mark1=ieee::std_logic
clk_7m\type\Subtype\mark2=ieee::std_logic
dl\category=117
dl\port=1
dl\alias=DL
dl\type\Subtype\mark1=ieee::unsigned
dl\type\Subtype\mark2=ieee::unsigned
dl\type\Subtype\constraint\0\Range\dir=false
dl\type\Subtype\constraint\0\Range\left\Constant\value=7
dl\type\Subtype\constraint\0\Range\left\Constant\units=
dl\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
dl\type\Subtype\constraint\0\Range\right\Constant\value=0
dl\type\Subtype\constraint\0\Range\right\Constant\units=
dl\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
flash_clk\category=117
flash_clk\port=1
flash_clk\alias=FLASH_CLK
flash_clk\type\Subtype\mark1=ieee::std_logic
flash_clk\type\Subtype\mark2=ieee::std_logic
gr2\category=117
gr2\port=1
gr2\alias=GR2
gr2\type\Subtype\mark1=ieee::std_logic
gr2\type\Subtype\mark2=ieee::std_logic
ldps_n\category=117
ldps_n\port=1
ldps_n\alias=LDPS_N
ldps_n\type\Subtype\mark1=ieee::std_logic
ldps_n\type\Subtype\mark2=ieee::std_logic
ls166\category=113
ls166\port=0
ls166\alias=LS166
rtl\category=101
rtl\port=0
rtl\alias=rtl
sega\category=117
sega\port=1
sega\alias=SEGA
sega\type\Subtype\mark1=ieee::std_logic
sega\type\Subtype\mark2=ieee::std_logic
segb\category=117
segb\port=1
segb\alias=SEGB
segb\type\Subtype\mark1=ieee::std_logic
segb\type\Subtype\mark2=ieee::std_logic
segc\category=117
segc\port=1
segc\alias=SEGC
segc\type\Subtype\mark1=ieee::std_logic
segc\type\Subtype\mark2=ieee::std_logic
video\category=117
video\port=2
video\alias=VIDEO
video\type\Subtype\mark1=ieee::std_logic
video\type\Subtype\mark2=ieee::std_logic
video_generator\category=100
video_generator\port=0
video_generator\alias=video_generator
video_rom_addr\category=117
video_rom_addr\port=0
video_rom_addr\alias=video_rom_addr
video_rom_addr\type\Subtype\mark1=ieee::unsigned
video_rom_addr\type\Subtype\mark2=ieee::unsigned
video_rom_addr\type\Subtype\constraint\0\Range\dir=false
video_rom_addr\type\Subtype\constraint\0\Range\left\Constant\value=11
video_rom_addr\type\Subtype\constraint\0\Range\left\Constant\units=
video_rom_addr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
video_rom_addr\type\Subtype\constraint\0\Range\right\Constant\value=0
video_rom_addr\type\Subtype\constraint\0\Range\right\Constant\units=
video_rom_addr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
video_rom_out\category=117
video_rom_out\port=0
video_rom_out\alias=video_rom_out
video_rom_out\type\Subtype\mark1=ieee::unsigned
video_rom_out\type\Subtype\mark2=ieee::unsigned
video_rom_out\type\Subtype\constraint\0\Range\dir=false
video_rom_out\type\Subtype\constraint\0\Range\left\Constant\value=7
video_rom_out\type\Subtype\constraint\0\Range\left\Constant\units=
video_rom_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
video_rom_out\type\Subtype\constraint\0\Range\right\Constant\value=0
video_rom_out\type\Subtype\constraint\0\Range\right\Constant\units=
video_rom_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
video_shiftreg\category=117
video_shiftreg\port=0
video_shiftreg\alias=video_shiftreg
video_shiftreg\type\Subtype\mark1=ieee::unsigned
video_shiftreg\type\Subtype\mark2=ieee::unsigned
video_shiftreg\type\Subtype\constraint\0\Range\dir=false
video_shiftreg\type\Subtype\constraint\0\Range\left\Constant\value=7
video_shiftreg\type\Subtype\constraint\0\Range\left\Constant\units=
video_shiftreg\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
video_shiftreg\type\Subtype\constraint\0\Range\right\Constant\value=0
video_shiftreg\type\Subtype\constraint\0\Range\right\Constant\units=
video_shiftreg\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
videorom\category=105
videorom\port=0
videorom\alias=videorom
wndw_n\category=117
wndw_n\port=1
wndw_n\alias=WNDW_N
wndw_n\type\Subtype\mark1=ieee::std_logic
wndw_n\type\Subtype\mark2=ieee::std_logic
%3ChasCode%3E=true
