Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Wed Dec 06 11:01:57 2023
| Host         : fox-17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mcu_timing_summary_routed.rpt -rpx mcu_timing_summary_routed.rpx
| Design       : mcu
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 65 register/latch pins with no clock driven by root clock pin: klockblock_i/clk_src_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 180 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.372        0.000                      0                  114        0.206        0.000                      0                  114        4.500        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.372        0.000                      0                  114        0.206        0.000                      0                  114        4.500        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 klockblock_i/debouncer_i/count_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            klockblock_i/debouncer_i/count_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 1.014ns (25.069%)  route 3.031ns (74.931%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.618     5.220    klockblock_i/debouncer_i/clk_100MHz_IBUF_BUFG
    SLICE_X46Y103        FDRE                                         r  klockblock_i/debouncer_i/count_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.518     5.738 r  klockblock_i/debouncer_i/count_q_reg[13]/Q
                         net (fo=2, routed)           0.697     6.435    klockblock_i/debouncer_i/count_q[13]
    SLICE_X47Y102        LUT4 (Prop_lut4_I3_O)        0.124     6.559 r  klockblock_i/debouncer_i/clk_src_i_3/O
                         net (fo=3, routed)           0.417     6.976    klockblock_i/debouncer_i/clk_src_i_3_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.100 r  klockblock_i/debouncer_i/count_q[20]_i_4/O
                         net (fo=1, routed)           0.433     7.533    klockblock_i/debouncer_i/count_q[20]_i_4_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.657 r  klockblock_i/debouncer_i/count_q[20]_i_3/O
                         net (fo=2, routed)           0.637     8.293    klockblock_i/debouncer_i/count_q[20]_i_3_n_0
    SLICE_X47Y103        LUT2 (Prop_lut2_I0_O)        0.124     8.417 r  klockblock_i/debouncer_i/count_q[16]_i_1/O
                         net (fo=14, routed)          0.848     9.265    klockblock_i/debouncer_i/count_in0_in[5]
    SLICE_X46Y100        FDRE                                         r  klockblock_i/debouncer_i/count_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.498    14.920    klockblock_i/debouncer_i/clk_100MHz_IBUF_BUFG
    SLICE_X46Y100        FDRE                                         r  klockblock_i/debouncer_i/count_q_reg[1]/C
                         clock pessimism              0.276    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X46Y100        FDRE (Setup_fdre_C_R)       -0.524    14.637    klockblock_i/debouncer_i/count_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 klockblock_i/debouncer_i/count_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            klockblock_i/debouncer_i/count_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 1.014ns (25.069%)  route 3.031ns (74.931%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.618     5.220    klockblock_i/debouncer_i/clk_100MHz_IBUF_BUFG
    SLICE_X46Y103        FDRE                                         r  klockblock_i/debouncer_i/count_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.518     5.738 r  klockblock_i/debouncer_i/count_q_reg[13]/Q
                         net (fo=2, routed)           0.697     6.435    klockblock_i/debouncer_i/count_q[13]
    SLICE_X47Y102        LUT4 (Prop_lut4_I3_O)        0.124     6.559 r  klockblock_i/debouncer_i/clk_src_i_3/O
                         net (fo=3, routed)           0.417     6.976    klockblock_i/debouncer_i/clk_src_i_3_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.100 r  klockblock_i/debouncer_i/count_q[20]_i_4/O
                         net (fo=1, routed)           0.433     7.533    klockblock_i/debouncer_i/count_q[20]_i_4_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.657 r  klockblock_i/debouncer_i/count_q[20]_i_3/O
                         net (fo=2, routed)           0.637     8.293    klockblock_i/debouncer_i/count_q[20]_i_3_n_0
    SLICE_X47Y103        LUT2 (Prop_lut2_I0_O)        0.124     8.417 r  klockblock_i/debouncer_i/count_q[16]_i_1/O
                         net (fo=14, routed)          0.848     9.265    klockblock_i/debouncer_i/count_in0_in[5]
    SLICE_X46Y100        FDRE                                         r  klockblock_i/debouncer_i/count_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.498    14.920    klockblock_i/debouncer_i/clk_100MHz_IBUF_BUFG
    SLICE_X46Y100        FDRE                                         r  klockblock_i/debouncer_i/count_q_reg[2]/C
                         clock pessimism              0.276    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X46Y100        FDRE (Setup_fdre_C_R)       -0.524    14.637    klockblock_i/debouncer_i/count_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 klockblock_i/debouncer_i/count_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            klockblock_i/debouncer_i/count_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 1.014ns (25.069%)  route 3.031ns (74.931%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.618     5.220    klockblock_i/debouncer_i/clk_100MHz_IBUF_BUFG
    SLICE_X46Y103        FDRE                                         r  klockblock_i/debouncer_i/count_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.518     5.738 r  klockblock_i/debouncer_i/count_q_reg[13]/Q
                         net (fo=2, routed)           0.697     6.435    klockblock_i/debouncer_i/count_q[13]
    SLICE_X47Y102        LUT4 (Prop_lut4_I3_O)        0.124     6.559 r  klockblock_i/debouncer_i/clk_src_i_3/O
                         net (fo=3, routed)           0.417     6.976    klockblock_i/debouncer_i/clk_src_i_3_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.100 r  klockblock_i/debouncer_i/count_q[20]_i_4/O
                         net (fo=1, routed)           0.433     7.533    klockblock_i/debouncer_i/count_q[20]_i_4_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.657 r  klockblock_i/debouncer_i/count_q[20]_i_3/O
                         net (fo=2, routed)           0.637     8.293    klockblock_i/debouncer_i/count_q[20]_i_3_n_0
    SLICE_X47Y103        LUT2 (Prop_lut2_I0_O)        0.124     8.417 r  klockblock_i/debouncer_i/count_q[16]_i_1/O
                         net (fo=14, routed)          0.848     9.265    klockblock_i/debouncer_i/count_in0_in[5]
    SLICE_X46Y100        FDRE                                         r  klockblock_i/debouncer_i/count_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.498    14.920    klockblock_i/debouncer_i/clk_100MHz_IBUF_BUFG
    SLICE_X46Y100        FDRE                                         r  klockblock_i/debouncer_i/count_q_reg[3]/C
                         clock pessimism              0.276    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X46Y100        FDRE (Setup_fdre_C_R)       -0.524    14.637    klockblock_i/debouncer_i/count_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 klockblock_i/debouncer_i/count_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            klockblock_i/debouncer_i/count_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 1.014ns (25.069%)  route 3.031ns (74.931%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.618     5.220    klockblock_i/debouncer_i/clk_100MHz_IBUF_BUFG
    SLICE_X46Y103        FDRE                                         r  klockblock_i/debouncer_i/count_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.518     5.738 r  klockblock_i/debouncer_i/count_q_reg[13]/Q
                         net (fo=2, routed)           0.697     6.435    klockblock_i/debouncer_i/count_q[13]
    SLICE_X47Y102        LUT4 (Prop_lut4_I3_O)        0.124     6.559 r  klockblock_i/debouncer_i/clk_src_i_3/O
                         net (fo=3, routed)           0.417     6.976    klockblock_i/debouncer_i/clk_src_i_3_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.100 r  klockblock_i/debouncer_i/count_q[20]_i_4/O
                         net (fo=1, routed)           0.433     7.533    klockblock_i/debouncer_i/count_q[20]_i_4_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.657 r  klockblock_i/debouncer_i/count_q[20]_i_3/O
                         net (fo=2, routed)           0.637     8.293    klockblock_i/debouncer_i/count_q[20]_i_3_n_0
    SLICE_X47Y103        LUT2 (Prop_lut2_I0_O)        0.124     8.417 r  klockblock_i/debouncer_i/count_q[16]_i_1/O
                         net (fo=14, routed)          0.848     9.265    klockblock_i/debouncer_i/count_in0_in[5]
    SLICE_X46Y100        FDRE                                         r  klockblock_i/debouncer_i/count_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.498    14.920    klockblock_i/debouncer_i/clk_100MHz_IBUF_BUFG
    SLICE_X46Y100        FDRE                                         r  klockblock_i/debouncer_i/count_q_reg[4]/C
                         clock pessimism              0.276    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X46Y100        FDRE (Setup_fdre_C_R)       -0.524    14.637    klockblock_i/debouncer_i/count_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 klockblock_i/debouncer_i/count_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            klockblock_i/debouncer_i/count_q_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 1.039ns (26.929%)  route 2.819ns (73.071%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.618     5.220    klockblock_i/debouncer_i/clk_100MHz_IBUF_BUFG
    SLICE_X46Y103        FDRE                                         r  klockblock_i/debouncer_i/count_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.518     5.738 r  klockblock_i/debouncer_i/count_q_reg[13]/Q
                         net (fo=2, routed)           0.697     6.435    klockblock_i/debouncer_i/count_q[13]
    SLICE_X47Y102        LUT4 (Prop_lut4_I3_O)        0.124     6.559 r  klockblock_i/debouncer_i/clk_src_i_3/O
                         net (fo=3, routed)           0.417     6.976    klockblock_i/debouncer_i/clk_src_i_3_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.100 r  klockblock_i/debouncer_i/count_q[20]_i_4/O
                         net (fo=1, routed)           0.433     7.533    klockblock_i/debouncer_i/count_q[20]_i_4_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.657 r  klockblock_i/debouncer_i/count_q[20]_i_3/O
                         net (fo=2, routed)           0.637     8.293    klockblock_i/debouncer_i/count_q[20]_i_3_n_0
    SLICE_X47Y103        LUT2 (Prop_lut2_I0_O)        0.149     8.442 r  klockblock_i/debouncer_i/count_q[20]_i_1/O
                         net (fo=7, routed)           0.636     9.079    klockblock_i/debouncer_i/count_in0_in[18]
    SLICE_X47Y103        FDSE                                         r  klockblock_i/debouncer_i/count_q_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.497    14.919    klockblock_i/debouncer_i/clk_100MHz_IBUF_BUFG
    SLICE_X47Y103        FDSE                                         r  klockblock_i/debouncer_i/count_q_reg[10]/C
                         clock pessimism              0.279    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X47Y103        FDSE (Setup_fdse_C_S)       -0.637    14.526    klockblock_i/debouncer_i/count_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 klockblock_i/debouncer_i/count_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            klockblock_i/debouncer_i/count_q_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 1.039ns (26.929%)  route 2.819ns (73.071%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.618     5.220    klockblock_i/debouncer_i/clk_100MHz_IBUF_BUFG
    SLICE_X46Y103        FDRE                                         r  klockblock_i/debouncer_i/count_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.518     5.738 r  klockblock_i/debouncer_i/count_q_reg[13]/Q
                         net (fo=2, routed)           0.697     6.435    klockblock_i/debouncer_i/count_q[13]
    SLICE_X47Y102        LUT4 (Prop_lut4_I3_O)        0.124     6.559 r  klockblock_i/debouncer_i/clk_src_i_3/O
                         net (fo=3, routed)           0.417     6.976    klockblock_i/debouncer_i/clk_src_i_3_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.100 r  klockblock_i/debouncer_i/count_q[20]_i_4/O
                         net (fo=1, routed)           0.433     7.533    klockblock_i/debouncer_i/count_q[20]_i_4_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.657 r  klockblock_i/debouncer_i/count_q[20]_i_3/O
                         net (fo=2, routed)           0.637     8.293    klockblock_i/debouncer_i/count_q[20]_i_3_n_0
    SLICE_X47Y103        LUT2 (Prop_lut2_I0_O)        0.149     8.442 r  klockblock_i/debouncer_i/count_q[20]_i_1/O
                         net (fo=7, routed)           0.636     9.079    klockblock_i/debouncer_i/count_in0_in[18]
    SLICE_X47Y103        FDSE                                         r  klockblock_i/debouncer_i/count_q_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.497    14.919    klockblock_i/debouncer_i/clk_100MHz_IBUF_BUFG
    SLICE_X47Y103        FDSE                                         r  klockblock_i/debouncer_i/count_q_reg[15]/C
                         clock pessimism              0.279    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X47Y103        FDSE (Setup_fdse_C_S)       -0.637    14.526    klockblock_i/debouncer_i/count_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 klockblock_i/debouncer_i/count_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            klockblock_i/debouncer_i/count_q_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 1.039ns (26.929%)  route 2.819ns (73.071%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.618     5.220    klockblock_i/debouncer_i/clk_100MHz_IBUF_BUFG
    SLICE_X46Y103        FDRE                                         r  klockblock_i/debouncer_i/count_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.518     5.738 r  klockblock_i/debouncer_i/count_q_reg[13]/Q
                         net (fo=2, routed)           0.697     6.435    klockblock_i/debouncer_i/count_q[13]
    SLICE_X47Y102        LUT4 (Prop_lut4_I3_O)        0.124     6.559 r  klockblock_i/debouncer_i/clk_src_i_3/O
                         net (fo=3, routed)           0.417     6.976    klockblock_i/debouncer_i/clk_src_i_3_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.100 r  klockblock_i/debouncer_i/count_q[20]_i_4/O
                         net (fo=1, routed)           0.433     7.533    klockblock_i/debouncer_i/count_q[20]_i_4_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.657 r  klockblock_i/debouncer_i/count_q[20]_i_3/O
                         net (fo=2, routed)           0.637     8.293    klockblock_i/debouncer_i/count_q[20]_i_3_n_0
    SLICE_X47Y103        LUT2 (Prop_lut2_I0_O)        0.149     8.442 r  klockblock_i/debouncer_i/count_q[20]_i_1/O
                         net (fo=7, routed)           0.636     9.079    klockblock_i/debouncer_i/count_in0_in[18]
    SLICE_X47Y103        FDSE                                         r  klockblock_i/debouncer_i/count_q_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.497    14.919    klockblock_i/debouncer_i/clk_100MHz_IBUF_BUFG
    SLICE_X47Y103        FDSE                                         r  klockblock_i/debouncer_i/count_q_reg[18]/C
                         clock pessimism              0.279    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X47Y103        FDSE (Setup_fdse_C_S)       -0.637    14.526    klockblock_i/debouncer_i/count_q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 klockblock_i/debouncer_i/count_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            klockblock_i/debouncer_i/count_q_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 1.039ns (26.929%)  route 2.819ns (73.071%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.618     5.220    klockblock_i/debouncer_i/clk_100MHz_IBUF_BUFG
    SLICE_X46Y103        FDRE                                         r  klockblock_i/debouncer_i/count_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.518     5.738 r  klockblock_i/debouncer_i/count_q_reg[13]/Q
                         net (fo=2, routed)           0.697     6.435    klockblock_i/debouncer_i/count_q[13]
    SLICE_X47Y102        LUT4 (Prop_lut4_I3_O)        0.124     6.559 r  klockblock_i/debouncer_i/clk_src_i_3/O
                         net (fo=3, routed)           0.417     6.976    klockblock_i/debouncer_i/clk_src_i_3_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.100 r  klockblock_i/debouncer_i/count_q[20]_i_4/O
                         net (fo=1, routed)           0.433     7.533    klockblock_i/debouncer_i/count_q[20]_i_4_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.657 r  klockblock_i/debouncer_i/count_q[20]_i_3/O
                         net (fo=2, routed)           0.637     8.293    klockblock_i/debouncer_i/count_q[20]_i_3_n_0
    SLICE_X47Y103        LUT2 (Prop_lut2_I0_O)        0.149     8.442 r  klockblock_i/debouncer_i/count_q[20]_i_1/O
                         net (fo=7, routed)           0.636     9.079    klockblock_i/debouncer_i/count_in0_in[18]
    SLICE_X47Y103        FDSE                                         r  klockblock_i/debouncer_i/count_q_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.497    14.919    klockblock_i/debouncer_i/clk_100MHz_IBUF_BUFG
    SLICE_X47Y103        FDSE                                         r  klockblock_i/debouncer_i/count_q_reg[19]/C
                         clock pessimism              0.279    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X47Y103        FDSE (Setup_fdse_C_S)       -0.637    14.526    klockblock_i/debouncer_i/count_q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 klockblock_i/debouncer_i/count_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            klockblock_i/debouncer_i/count_q_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 1.039ns (26.929%)  route 2.819ns (73.071%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.618     5.220    klockblock_i/debouncer_i/clk_100MHz_IBUF_BUFG
    SLICE_X46Y103        FDRE                                         r  klockblock_i/debouncer_i/count_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.518     5.738 r  klockblock_i/debouncer_i/count_q_reg[13]/Q
                         net (fo=2, routed)           0.697     6.435    klockblock_i/debouncer_i/count_q[13]
    SLICE_X47Y102        LUT4 (Prop_lut4_I3_O)        0.124     6.559 r  klockblock_i/debouncer_i/clk_src_i_3/O
                         net (fo=3, routed)           0.417     6.976    klockblock_i/debouncer_i/clk_src_i_3_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.100 r  klockblock_i/debouncer_i/count_q[20]_i_4/O
                         net (fo=1, routed)           0.433     7.533    klockblock_i/debouncer_i/count_q[20]_i_4_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.657 r  klockblock_i/debouncer_i/count_q[20]_i_3/O
                         net (fo=2, routed)           0.637     8.293    klockblock_i/debouncer_i/count_q[20]_i_3_n_0
    SLICE_X47Y103        LUT2 (Prop_lut2_I0_O)        0.149     8.442 r  klockblock_i/debouncer_i/count_q[20]_i_1/O
                         net (fo=7, routed)           0.636     9.079    klockblock_i/debouncer_i/count_in0_in[18]
    SLICE_X47Y103        FDSE                                         r  klockblock_i/debouncer_i/count_q_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.497    14.919    klockblock_i/debouncer_i/clk_100MHz_IBUF_BUFG
    SLICE_X47Y103        FDSE                                         r  klockblock_i/debouncer_i/count_q_reg[20]/C
                         clock pessimism              0.279    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X47Y103        FDSE (Setup_fdse_C_S)       -0.637    14.526    klockblock_i/debouncer_i/count_q_reg[20]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 klockblock_i/debouncer_i/count_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            klockblock_i/debouncer_i/count_q_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 1.039ns (26.929%)  route 2.819ns (73.071%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.618     5.220    klockblock_i/debouncer_i/clk_100MHz_IBUF_BUFG
    SLICE_X46Y103        FDRE                                         r  klockblock_i/debouncer_i/count_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.518     5.738 r  klockblock_i/debouncer_i/count_q_reg[13]/Q
                         net (fo=2, routed)           0.697     6.435    klockblock_i/debouncer_i/count_q[13]
    SLICE_X47Y102        LUT4 (Prop_lut4_I3_O)        0.124     6.559 r  klockblock_i/debouncer_i/clk_src_i_3/O
                         net (fo=3, routed)           0.417     6.976    klockblock_i/debouncer_i/clk_src_i_3_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.100 r  klockblock_i/debouncer_i/count_q[20]_i_4/O
                         net (fo=1, routed)           0.433     7.533    klockblock_i/debouncer_i/count_q[20]_i_4_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.657 r  klockblock_i/debouncer_i/count_q[20]_i_3/O
                         net (fo=2, routed)           0.637     8.293    klockblock_i/debouncer_i/count_q[20]_i_3_n_0
    SLICE_X47Y103        LUT2 (Prop_lut2_I0_O)        0.149     8.442 r  klockblock_i/debouncer_i/count_q[20]_i_1/O
                         net (fo=7, routed)           0.636     9.079    klockblock_i/debouncer_i/count_in0_in[18]
    SLICE_X47Y103        FDSE                                         r  klockblock_i/debouncer_i/count_q_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.497    14.919    klockblock_i/debouncer_i/clk_100MHz_IBUF_BUFG
    SLICE_X47Y103        FDSE                                         r  klockblock_i/debouncer_i/count_q_reg[7]/C
                         clock pessimism              0.279    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X47Y103        FDSE (Setup_fdse_C_S)       -0.637    14.526    klockblock_i/debouncer_i/count_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  5.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 klockblock_i/debouncer_i/count_q_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            klockblock_i/debouncer_i/count_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.287ns (81.248%)  route 0.066ns (18.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.560     1.479    klockblock_i/debouncer_i/clk_100MHz_IBUF_BUFG
    SLICE_X47Y103        FDSE                                         r  klockblock_i/debouncer_i/count_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDSE (Prop_fdse_C_Q)         0.141     1.620 r  klockblock_i/debouncer_i/count_q_reg[15]/Q
                         net (fo=2, routed)           0.066     1.687    klockblock_i/debouncer_i/count_q[15]
    SLICE_X46Y103        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.833 r  klockblock_i/debouncer_i/count_q0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.833    klockblock_i/debouncer_i/p_1_in[16]
    SLICE_X46Y103        FDRE                                         r  klockblock_i/debouncer_i/count_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.831     1.996    klockblock_i/debouncer_i/clk_100MHz_IBUF_BUFG
    SLICE_X46Y103        FDRE                                         r  klockblock_i/debouncer_i/count_q_reg[16]/C
                         clock pessimism             -0.503     1.492    
    SLICE_X46Y103        FDRE (Hold_fdre_C_D)         0.134     1.626    klockblock_i/debouncer_i/count_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debugmodul_i/BCD_driver_i/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugmodul_i/BCD_driver_i/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.597     1.516    debugmodul_i/BCD_driver_i/clk_100MHz_IBUF_BUFG
    SLICE_X87Y72         FDRE                                         r  debugmodul_i/BCD_driver_i/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  debugmodul_i/BCD_driver_i/cnt_reg[12]/Q
                         net (fo=2, routed)           0.119     1.777    debugmodul_i/BCD_driver_i/cnt_reg_n_0_[12]
    SLICE_X87Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  debugmodul_i/BCD_driver_i/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.885    debugmodul_i/BCD_driver_i/plusOp_carry__1_n_4
    SLICE_X87Y72         FDRE                                         r  debugmodul_i/BCD_driver_i/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.866     2.031    debugmodul_i/BCD_driver_i/clk_100MHz_IBUF_BUFG
    SLICE_X87Y72         FDRE                                         r  debugmodul_i/BCD_driver_i/cnt_reg[12]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X87Y72         FDRE (Hold_fdre_C_D)         0.105     1.621    debugmodul_i/BCD_driver_i/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debugmodul_i/BCD_driver_i/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugmodul_i/BCD_driver_i/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.595     1.514    debugmodul_i/BCD_driver_i/clk_100MHz_IBUF_BUFG
    SLICE_X87Y73         FDRE                                         r  debugmodul_i/BCD_driver_i/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  debugmodul_i/BCD_driver_i/cnt_reg[16]/Q
                         net (fo=2, routed)           0.119     1.775    debugmodul_i/BCD_driver_i/cnt_reg_n_0_[16]
    SLICE_X87Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  debugmodul_i/BCD_driver_i/plusOp_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.883    debugmodul_i/BCD_driver_i/plusOp_carry__2_n_4
    SLICE_X87Y73         FDRE                                         r  debugmodul_i/BCD_driver_i/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.864     2.029    debugmodul_i/BCD_driver_i/clk_100MHz_IBUF_BUFG
    SLICE_X87Y73         FDRE                                         r  debugmodul_i/BCD_driver_i/cnt_reg[16]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X87Y73         FDRE (Hold_fdre_C_D)         0.105     1.619    debugmodul_i/BCD_driver_i/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debugmodul_i/BCD_driver_i/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugmodul_i/BCD_driver_i/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.597     1.516    debugmodul_i/BCD_driver_i/clk_100MHz_IBUF_BUFG
    SLICE_X87Y71         FDRE                                         r  debugmodul_i/BCD_driver_i/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y71         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  debugmodul_i/BCD_driver_i/cnt_reg[8]/Q
                         net (fo=2, routed)           0.119     1.777    debugmodul_i/BCD_driver_i/cnt_reg_n_0_[8]
    SLICE_X87Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  debugmodul_i/BCD_driver_i/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.885    debugmodul_i/BCD_driver_i/plusOp_carry__0_n_4
    SLICE_X87Y71         FDRE                                         r  debugmodul_i/BCD_driver_i/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.867     2.032    debugmodul_i/BCD_driver_i/clk_100MHz_IBUF_BUFG
    SLICE_X87Y71         FDRE                                         r  debugmodul_i/BCD_driver_i/cnt_reg[8]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X87Y71         FDRE (Hold_fdre_C_D)         0.105     1.621    debugmodul_i/BCD_driver_i/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debugmodul_i/BCD_driver_i/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugmodul_i/BCD_driver_i/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.598     1.517    debugmodul_i/BCD_driver_i/clk_100MHz_IBUF_BUFG
    SLICE_X87Y70         FDRE                                         r  debugmodul_i/BCD_driver_i/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  debugmodul_i/BCD_driver_i/cnt_reg[4]/Q
                         net (fo=2, routed)           0.119     1.778    debugmodul_i/BCD_driver_i/cnt_reg_n_0_[4]
    SLICE_X87Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  debugmodul_i/BCD_driver_i/plusOp_carry/O[3]
                         net (fo=1, routed)           0.000     1.886    debugmodul_i/BCD_driver_i/plusOp_carry_n_4
    SLICE_X87Y70         FDRE                                         r  debugmodul_i/BCD_driver_i/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.868     2.033    debugmodul_i/BCD_driver_i/clk_100MHz_IBUF_BUFG
    SLICE_X87Y70         FDRE                                         r  debugmodul_i/BCD_driver_i/cnt_reg[4]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X87Y70         FDRE (Hold_fdre_C_D)         0.105     1.622    debugmodul_i/BCD_driver_i/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 klockblock_i/clk_divider_i/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            klockblock_i/clk_divider_i/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.559     1.478    klockblock_i/clk_divider_i/clk_100MHz_IBUF_BUFG
    SLICE_X50Y103        FDRE                                         r  klockblock_i/clk_divider_i/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  klockblock_i/clk_divider_i/cnt_reg[15]/Q
                         net (fo=2, routed)           0.125     1.768    klockblock_i/clk_divider_i/cnt[15]
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  klockblock_i/clk_divider_i/plusOp_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.878    klockblock_i/clk_divider_i/data0[15]
    SLICE_X50Y103        FDRE                                         r  klockblock_i/clk_divider_i/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.829     1.994    klockblock_i/clk_divider_i/clk_100MHz_IBUF_BUFG
    SLICE_X50Y103        FDRE                                         r  klockblock_i/clk_divider_i/cnt_reg[15]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X50Y103        FDRE (Hold_fdre_C_D)         0.134     1.612    klockblock_i/clk_divider_i/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 klockblock_i/clk_divider_i/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            klockblock_i/clk_divider_i/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.560     1.479    klockblock_i/clk_divider_i/clk_100MHz_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  klockblock_i/clk_divider_i/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  klockblock_i/clk_divider_i/cnt_reg[3]/Q
                         net (fo=2, routed)           0.125     1.769    klockblock_i/clk_divider_i/cnt[3]
    SLICE_X50Y100        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.879 r  klockblock_i/clk_divider_i/plusOp_carry/O[2]
                         net (fo=1, routed)           0.000     1.879    klockblock_i/clk_divider_i/data0[3]
    SLICE_X50Y100        FDRE                                         r  klockblock_i/clk_divider_i/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.830     1.995    klockblock_i/clk_divider_i/clk_100MHz_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  klockblock_i/clk_divider_i/cnt_reg[3]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.613    klockblock_i/clk_divider_i/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 klockblock_i/clk_divider_i/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            klockblock_i/clk_divider_i/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.560     1.479    klockblock_i/clk_divider_i/clk_100MHz_IBUF_BUFG
    SLICE_X50Y101        FDRE                                         r  klockblock_i/clk_divider_i/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  klockblock_i/clk_divider_i/cnt_reg[7]/Q
                         net (fo=2, routed)           0.125     1.769    klockblock_i/clk_divider_i/cnt[7]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.879 r  klockblock_i/clk_divider_i/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.879    klockblock_i/clk_divider_i/data0[7]
    SLICE_X50Y101        FDRE                                         r  klockblock_i/clk_divider_i/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.830     1.995    klockblock_i/clk_divider_i/clk_100MHz_IBUF_BUFG
    SLICE_X50Y101        FDRE                                         r  klockblock_i/clk_divider_i/cnt_reg[7]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.134     1.613    klockblock_i/clk_divider_i/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 klockblock_i/debouncer_i/count_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            klockblock_i/debouncer_i/count_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.561     1.480    klockblock_i/debouncer_i/clk_100MHz_IBUF_BUFG
    SLICE_X46Y102        FDRE                                         r  klockblock_i/debouncer_i/count_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  klockblock_i/debouncer_i/count_q_reg[11]/Q
                         net (fo=2, routed)           0.125     1.770    klockblock_i/debouncer_i/count_q[11]
    SLICE_X46Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.880 r  klockblock_i/debouncer_i/count_q0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.880    klockblock_i/debouncer_i/p_1_in[11]
    SLICE_X46Y102        FDRE                                         r  klockblock_i/debouncer_i/count_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.832     1.997    klockblock_i/debouncer_i/clk_100MHz_IBUF_BUFG
    SLICE_X46Y102        FDRE                                         r  klockblock_i/debouncer_i/count_q_reg[11]/C
                         clock pessimism             -0.516     1.480    
    SLICE_X46Y102        FDRE (Hold_fdre_C_D)         0.134     1.614    klockblock_i/debouncer_i/count_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 klockblock_i/clk_divider_i/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            klockblock_i/clk_divider_i/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.560     1.479    klockblock_i/clk_divider_i/clk_100MHz_IBUF_BUFG
    SLICE_X50Y102        FDRE                                         r  klockblock_i/clk_divider_i/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  klockblock_i/clk_divider_i/cnt_reg[11]/Q
                         net (fo=2, routed)           0.126     1.769    klockblock_i/clk_divider_i/cnt[11]
    SLICE_X50Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.879 r  klockblock_i/clk_divider_i/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.879    klockblock_i/clk_divider_i/data0[11]
    SLICE_X50Y102        FDRE                                         r  klockblock_i/clk_divider_i/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.830     1.995    klockblock_i/clk_divider_i/clk_100MHz_IBUF_BUFG
    SLICE_X50Y102        FDRE                                         r  klockblock_i/clk_divider_i/cnt_reg[11]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X50Y102        FDRE (Hold_fdre_C_D)         0.134     1.613    klockblock_i/clk_divider_i/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y72    debugmodul_i/BCD_driver_i/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y72    debugmodul_i/BCD_driver_i/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y73    debugmodul_i/BCD_driver_i/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y73    debugmodul_i/BCD_driver_i/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y73    debugmodul_i/BCD_driver_i/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y73    debugmodul_i/BCD_driver_i/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y74    debugmodul_i/BCD_driver_i/cnt_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y70    debugmodul_i/BCD_driver_i/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y70    debugmodul_i/BCD_driver_i/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y72    debugmodul_i/BCD_driver_i/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y72    debugmodul_i/BCD_driver_i/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y70    debugmodul_i/BCD_driver_i/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y70    debugmodul_i/BCD_driver_i/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y70    debugmodul_i/BCD_driver_i/cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y70    debugmodul_i/BCD_driver_i/cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y71    debugmodul_i/BCD_driver_i/cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y71    debugmodul_i/BCD_driver_i/cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y71    debugmodul_i/BCD_driver_i/cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y71    debugmodul_i/BCD_driver_i/cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y71    debugmodul_i/BCD_driver_i/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y71    debugmodul_i/BCD_driver_i/cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y71    debugmodul_i/BCD_driver_i/cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y71    debugmodul_i/BCD_driver_i/cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y72    debugmodul_i/BCD_driver_i/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y72    debugmodul_i/BCD_driver_i/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y72    debugmodul_i/BCD_driver_i/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y72    debugmodul_i/BCD_driver_i/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y73    debugmodul_i/BCD_driver_i/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y73    debugmodul_i/BCD_driver_i/cnt_reg[13]/C



