Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 17 22:59:28 2019
| Host         : DESKTOP-B3RT09T running 64-bit major release  (build 9200)
| Command      : report_methodology -file control_top_methodology_drc_routed.rpt -pb control_top_methodology_drc_routed.pb -rpx control_top_methodology_drc_routed.rpx
| Design       : control_top
| Device       : xc7a200tfbg676-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 14
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 14         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on GPIO_DIP_SW0 relative to clock(s) SYSCLK_P
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on GPIO_SW_C relative to clock(s) SYSCLK_P
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on GPIO_SW_E relative to clock(s) SYSCLK_P
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on GPIO_SW_N relative to clock(s) SYSCLK_P
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on GPIO_SW_S relative to clock(s) SYSCLK_P
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on GPIO_SW_W relative to clock(s) SYSCLK_P
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED_0 relative to clock(s) SYSCLK_P
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED_1 relative to clock(s) SYSCLK_P
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED_2 relative to clock(s) SYSCLK_P
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED_3 relative to clock(s) SYSCLK_P
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on PMOD_0 relative to clock(s) SYSCLK_P
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on PMOD_1 relative to clock(s) SYSCLK_P
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on PMOD_2 relative to clock(s) SYSCLK_P
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on PMOD_3 relative to clock(s) SYSCLK_P
Related violations: <none>


