all:
	iverilog -o testbench testbench.v CPU.v Control.v Adder.v PC.v Instruction_Memory.v Registers.v MUX5.v MUX32.v Signed_Extend.v ALU.v ALU_Control.v