digraph "1_linux_a8b0ca17b80e92faab46ee7179ba9e99ccb61233_8" {
"1000142" [label="(MethodReturn,static int)"];
"1000102" [label="(MethodParameterIn,struct pt_regs *regs)"];
"1000182" [label="(MethodParameterOut,struct pt_regs *regs)"];
"1000103" [label="(MethodParameterIn,unsigned int opcode)"];
"1000183" [label="(MethodParameterOut,unsigned int opcode)"];
"1000133" [label="(Identifier,regs)"];
"1000134" [label="(Literal,0)"];
"1000131" [label="(Literal,1)"];
"1000132" [label="(Literal,0)"];
"1000136" [label="(Call,simulate_sc(regs, opcode))"];
"1000137" [label="(Identifier,regs)"];
"1000138" [label="(Identifier,opcode)"];
"1000135" [label="(Return,return simulate_sc(regs, opcode);)"];
"1000139" [label="(Return,return -1;)"];
"1000140" [label="(Call,-1)"];
"1000141" [label="(Literal,1)"];
"1000104" [label="(Block,)"];
"1000109" [label="(Identifier,OPCODE)"];
"1000105" [label="(ControlStructure,if ((opcode & OPCODE) == LL))"];
"1000110" [label="(Identifier,LL)"];
"1000111" [label="(Block,)"];
"1000106" [label="(Call,(opcode & OPCODE) == LL)"];
"1000107" [label="(Call,opcode & OPCODE)"];
"1000108" [label="(Identifier,opcode)"];
"1000113" [label="(Identifier,PERF_COUNT_SW_EMULATION_FAULTS)"];
"1000112" [label="(Call,perf_sw_event(PERF_COUNT_SW_EMULATION_FAULTS,\n\t\t\t\t1, 0, regs, 0))"];
"1000116" [label="(Identifier,regs)"];
"1000117" [label="(Literal,0)"];
"1000114" [label="(Literal,1)"];
"1000115" [label="(Literal,0)"];
"1000119" [label="(Call,simulate_ll(regs, opcode))"];
"1000120" [label="(Identifier,regs)"];
"1000121" [label="(Identifier,opcode)"];
"1000118" [label="(Return,return simulate_ll(regs, opcode);)"];
"1000126" [label="(Identifier,OPCODE)"];
"1000122" [label="(ControlStructure,if ((opcode & OPCODE) == SC))"];
"1000127" [label="(Identifier,SC)"];
"1000128" [label="(Block,)"];
"1000123" [label="(Call,(opcode & OPCODE) == SC)"];
"1000124" [label="(Call,opcode & OPCODE)"];
"1000125" [label="(Identifier,opcode)"];
"1000130" [label="(Identifier,PERF_COUNT_SW_EMULATION_FAULTS)"];
"1000129" [label="(Call,perf_sw_event(PERF_COUNT_SW_EMULATION_FAULTS,\n\t\t\t\t1, 0, regs, 0))"];
"1000142" -> "1000101"  [label="AST: "];
"1000142" -> "1000118"  [label="CFG: "];
"1000142" -> "1000135"  [label="CFG: "];
"1000142" -> "1000139"  [label="CFG: "];
"1000139" -> "1000142"  [label="DDG: <RET>"];
"1000135" -> "1000142"  [label="DDG: <RET>"];
"1000124" -> "1000142"  [label="DDG: opcode"];
"1000124" -> "1000142"  [label="DDG: OPCODE"];
"1000106" -> "1000142"  [label="DDG: opcode & OPCODE"];
"1000106" -> "1000142"  [label="DDG: LL"];
"1000106" -> "1000142"  [label="DDG: (opcode & OPCODE) == LL"];
"1000123" -> "1000142"  [label="DDG: (opcode & OPCODE) == SC"];
"1000123" -> "1000142"  [label="DDG: SC"];
"1000123" -> "1000142"  [label="DDG: opcode & OPCODE"];
"1000140" -> "1000142"  [label="DDG: -1"];
"1000119" -> "1000142"  [label="DDG: opcode"];
"1000119" -> "1000142"  [label="DDG: simulate_ll(regs, opcode)"];
"1000119" -> "1000142"  [label="DDG: regs"];
"1000136" -> "1000142"  [label="DDG: simulate_sc(regs, opcode)"];
"1000136" -> "1000142"  [label="DDG: opcode"];
"1000136" -> "1000142"  [label="DDG: regs"];
"1000129" -> "1000142"  [label="DDG: PERF_COUNT_SW_EMULATION_FAULTS"];
"1000129" -> "1000142"  [label="DDG: perf_sw_event(PERF_COUNT_SW_EMULATION_FAULTS,\n\t\t\t\t1, 0, regs, 0)"];
"1000103" -> "1000142"  [label="DDG: opcode"];
"1000102" -> "1000142"  [label="DDG: regs"];
"1000112" -> "1000142"  [label="DDG: perf_sw_event(PERF_COUNT_SW_EMULATION_FAULTS,\n\t\t\t\t1, 0, regs, 0)"];
"1000112" -> "1000142"  [label="DDG: PERF_COUNT_SW_EMULATION_FAULTS"];
"1000107" -> "1000142"  [label="DDG: OPCODE"];
"1000118" -> "1000142"  [label="DDG: <RET>"];
"1000102" -> "1000101"  [label="AST: "];
"1000102" -> "1000142"  [label="DDG: regs"];
"1000102" -> "1000112"  [label="DDG: regs"];
"1000102" -> "1000119"  [label="DDG: regs"];
"1000102" -> "1000129"  [label="DDG: regs"];
"1000102" -> "1000136"  [label="DDG: regs"];
"1000182" -> "1000101"  [label="AST: "];
"1000103" -> "1000101"  [label="AST: "];
"1000103" -> "1000142"  [label="DDG: opcode"];
"1000103" -> "1000107"  [label="DDG: opcode"];
"1000103" -> "1000119"  [label="DDG: opcode"];
"1000103" -> "1000124"  [label="DDG: opcode"];
"1000103" -> "1000136"  [label="DDG: opcode"];
"1000183" -> "1000101"  [label="AST: "];
"1000133" -> "1000129"  [label="AST: "];
"1000133" -> "1000132"  [label="CFG: "];
"1000134" -> "1000133"  [label="CFG: "];
"1000134" -> "1000129"  [label="AST: "];
"1000134" -> "1000133"  [label="CFG: "];
"1000129" -> "1000134"  [label="CFG: "];
"1000131" -> "1000129"  [label="AST: "];
"1000131" -> "1000130"  [label="CFG: "];
"1000132" -> "1000131"  [label="CFG: "];
"1000132" -> "1000129"  [label="AST: "];
"1000132" -> "1000131"  [label="CFG: "];
"1000133" -> "1000132"  [label="CFG: "];
"1000136" -> "1000135"  [label="AST: "];
"1000136" -> "1000138"  [label="CFG: "];
"1000137" -> "1000136"  [label="AST: "];
"1000138" -> "1000136"  [label="AST: "];
"1000135" -> "1000136"  [label="CFG: "];
"1000136" -> "1000142"  [label="DDG: simulate_sc(regs, opcode)"];
"1000136" -> "1000142"  [label="DDG: opcode"];
"1000136" -> "1000142"  [label="DDG: regs"];
"1000136" -> "1000135"  [label="DDG: simulate_sc(regs, opcode)"];
"1000129" -> "1000136"  [label="DDG: regs"];
"1000102" -> "1000136"  [label="DDG: regs"];
"1000124" -> "1000136"  [label="DDG: opcode"];
"1000103" -> "1000136"  [label="DDG: opcode"];
"1000137" -> "1000136"  [label="AST: "];
"1000137" -> "1000129"  [label="CFG: "];
"1000138" -> "1000137"  [label="CFG: "];
"1000138" -> "1000136"  [label="AST: "];
"1000138" -> "1000137"  [label="CFG: "];
"1000136" -> "1000138"  [label="CFG: "];
"1000135" -> "1000128"  [label="AST: "];
"1000135" -> "1000136"  [label="CFG: "];
"1000136" -> "1000135"  [label="AST: "];
"1000142" -> "1000135"  [label="CFG: "];
"1000135" -> "1000142"  [label="DDG: <RET>"];
"1000136" -> "1000135"  [label="DDG: simulate_sc(regs, opcode)"];
"1000139" -> "1000104"  [label="AST: "];
"1000139" -> "1000140"  [label="CFG: "];
"1000140" -> "1000139"  [label="AST: "];
"1000142" -> "1000139"  [label="CFG: "];
"1000139" -> "1000142"  [label="DDG: <RET>"];
"1000140" -> "1000139"  [label="DDG: -1"];
"1000140" -> "1000139"  [label="AST: "];
"1000140" -> "1000141"  [label="CFG: "];
"1000141" -> "1000140"  [label="AST: "];
"1000139" -> "1000140"  [label="CFG: "];
"1000140" -> "1000142"  [label="DDG: -1"];
"1000140" -> "1000139"  [label="DDG: -1"];
"1000141" -> "1000140"  [label="AST: "];
"1000141" -> "1000123"  [label="CFG: "];
"1000140" -> "1000141"  [label="CFG: "];
"1000104" -> "1000101"  [label="AST: "];
"1000105" -> "1000104"  [label="AST: "];
"1000122" -> "1000104"  [label="AST: "];
"1000139" -> "1000104"  [label="AST: "];
"1000109" -> "1000107"  [label="AST: "];
"1000109" -> "1000108"  [label="CFG: "];
"1000107" -> "1000109"  [label="CFG: "];
"1000105" -> "1000104"  [label="AST: "];
"1000106" -> "1000105"  [label="AST: "];
"1000111" -> "1000105"  [label="AST: "];
"1000110" -> "1000106"  [label="AST: "];
"1000110" -> "1000107"  [label="CFG: "];
"1000106" -> "1000110"  [label="CFG: "];
"1000111" -> "1000105"  [label="AST: "];
"1000112" -> "1000111"  [label="AST: "];
"1000118" -> "1000111"  [label="AST: "];
"1000106" -> "1000105"  [label="AST: "];
"1000106" -> "1000110"  [label="CFG: "];
"1000107" -> "1000106"  [label="AST: "];
"1000110" -> "1000106"  [label="AST: "];
"1000113" -> "1000106"  [label="CFG: "];
"1000125" -> "1000106"  [label="CFG: "];
"1000106" -> "1000142"  [label="DDG: opcode & OPCODE"];
"1000106" -> "1000142"  [label="DDG: LL"];
"1000106" -> "1000142"  [label="DDG: (opcode & OPCODE) == LL"];
"1000107" -> "1000106"  [label="DDG: opcode"];
"1000107" -> "1000106"  [label="DDG: OPCODE"];
"1000107" -> "1000106"  [label="AST: "];
"1000107" -> "1000109"  [label="CFG: "];
"1000108" -> "1000107"  [label="AST: "];
"1000109" -> "1000107"  [label="AST: "];
"1000110" -> "1000107"  [label="CFG: "];
"1000107" -> "1000142"  [label="DDG: OPCODE"];
"1000107" -> "1000106"  [label="DDG: opcode"];
"1000107" -> "1000106"  [label="DDG: OPCODE"];
"1000103" -> "1000107"  [label="DDG: opcode"];
"1000107" -> "1000119"  [label="DDG: opcode"];
"1000107" -> "1000124"  [label="DDG: opcode"];
"1000107" -> "1000124"  [label="DDG: OPCODE"];
"1000108" -> "1000107"  [label="AST: "];
"1000108" -> "1000101"  [label="CFG: "];
"1000109" -> "1000108"  [label="CFG: "];
"1000113" -> "1000112"  [label="AST: "];
"1000113" -> "1000106"  [label="CFG: "];
"1000114" -> "1000113"  [label="CFG: "];
"1000112" -> "1000111"  [label="AST: "];
"1000112" -> "1000117"  [label="CFG: "];
"1000113" -> "1000112"  [label="AST: "];
"1000114" -> "1000112"  [label="AST: "];
"1000115" -> "1000112"  [label="AST: "];
"1000116" -> "1000112"  [label="AST: "];
"1000117" -> "1000112"  [label="AST: "];
"1000120" -> "1000112"  [label="CFG: "];
"1000112" -> "1000142"  [label="DDG: perf_sw_event(PERF_COUNT_SW_EMULATION_FAULTS,\n\t\t\t\t1, 0, regs, 0)"];
"1000112" -> "1000142"  [label="DDG: PERF_COUNT_SW_EMULATION_FAULTS"];
"1000102" -> "1000112"  [label="DDG: regs"];
"1000112" -> "1000119"  [label="DDG: regs"];
"1000116" -> "1000112"  [label="AST: "];
"1000116" -> "1000115"  [label="CFG: "];
"1000117" -> "1000116"  [label="CFG: "];
"1000117" -> "1000112"  [label="AST: "];
"1000117" -> "1000116"  [label="CFG: "];
"1000112" -> "1000117"  [label="CFG: "];
"1000114" -> "1000112"  [label="AST: "];
"1000114" -> "1000113"  [label="CFG: "];
"1000115" -> "1000114"  [label="CFG: "];
"1000115" -> "1000112"  [label="AST: "];
"1000115" -> "1000114"  [label="CFG: "];
"1000116" -> "1000115"  [label="CFG: "];
"1000119" -> "1000118"  [label="AST: "];
"1000119" -> "1000121"  [label="CFG: "];
"1000120" -> "1000119"  [label="AST: "];
"1000121" -> "1000119"  [label="AST: "];
"1000118" -> "1000119"  [label="CFG: "];
"1000119" -> "1000142"  [label="DDG: opcode"];
"1000119" -> "1000142"  [label="DDG: simulate_ll(regs, opcode)"];
"1000119" -> "1000142"  [label="DDG: regs"];
"1000119" -> "1000118"  [label="DDG: simulate_ll(regs, opcode)"];
"1000112" -> "1000119"  [label="DDG: regs"];
"1000102" -> "1000119"  [label="DDG: regs"];
"1000107" -> "1000119"  [label="DDG: opcode"];
"1000103" -> "1000119"  [label="DDG: opcode"];
"1000120" -> "1000119"  [label="AST: "];
"1000120" -> "1000112"  [label="CFG: "];
"1000121" -> "1000120"  [label="CFG: "];
"1000121" -> "1000119"  [label="AST: "];
"1000121" -> "1000120"  [label="CFG: "];
"1000119" -> "1000121"  [label="CFG: "];
"1000118" -> "1000111"  [label="AST: "];
"1000118" -> "1000119"  [label="CFG: "];
"1000119" -> "1000118"  [label="AST: "];
"1000142" -> "1000118"  [label="CFG: "];
"1000118" -> "1000142"  [label="DDG: <RET>"];
"1000119" -> "1000118"  [label="DDG: simulate_ll(regs, opcode)"];
"1000126" -> "1000124"  [label="AST: "];
"1000126" -> "1000125"  [label="CFG: "];
"1000124" -> "1000126"  [label="CFG: "];
"1000122" -> "1000104"  [label="AST: "];
"1000123" -> "1000122"  [label="AST: "];
"1000128" -> "1000122"  [label="AST: "];
"1000127" -> "1000123"  [label="AST: "];
"1000127" -> "1000124"  [label="CFG: "];
"1000123" -> "1000127"  [label="CFG: "];
"1000128" -> "1000122"  [label="AST: "];
"1000129" -> "1000128"  [label="AST: "];
"1000135" -> "1000128"  [label="AST: "];
"1000123" -> "1000122"  [label="AST: "];
"1000123" -> "1000127"  [label="CFG: "];
"1000124" -> "1000123"  [label="AST: "];
"1000127" -> "1000123"  [label="AST: "];
"1000130" -> "1000123"  [label="CFG: "];
"1000141" -> "1000123"  [label="CFG: "];
"1000123" -> "1000142"  [label="DDG: (opcode & OPCODE) == SC"];
"1000123" -> "1000142"  [label="DDG: SC"];
"1000123" -> "1000142"  [label="DDG: opcode & OPCODE"];
"1000124" -> "1000123"  [label="DDG: opcode"];
"1000124" -> "1000123"  [label="DDG: OPCODE"];
"1000124" -> "1000123"  [label="AST: "];
"1000124" -> "1000126"  [label="CFG: "];
"1000125" -> "1000124"  [label="AST: "];
"1000126" -> "1000124"  [label="AST: "];
"1000127" -> "1000124"  [label="CFG: "];
"1000124" -> "1000142"  [label="DDG: opcode"];
"1000124" -> "1000142"  [label="DDG: OPCODE"];
"1000124" -> "1000123"  [label="DDG: opcode"];
"1000124" -> "1000123"  [label="DDG: OPCODE"];
"1000107" -> "1000124"  [label="DDG: opcode"];
"1000107" -> "1000124"  [label="DDG: OPCODE"];
"1000103" -> "1000124"  [label="DDG: opcode"];
"1000124" -> "1000136"  [label="DDG: opcode"];
"1000125" -> "1000124"  [label="AST: "];
"1000125" -> "1000106"  [label="CFG: "];
"1000126" -> "1000125"  [label="CFG: "];
"1000130" -> "1000129"  [label="AST: "];
"1000130" -> "1000123"  [label="CFG: "];
"1000131" -> "1000130"  [label="CFG: "];
"1000129" -> "1000128"  [label="AST: "];
"1000129" -> "1000134"  [label="CFG: "];
"1000130" -> "1000129"  [label="AST: "];
"1000131" -> "1000129"  [label="AST: "];
"1000132" -> "1000129"  [label="AST: "];
"1000133" -> "1000129"  [label="AST: "];
"1000134" -> "1000129"  [label="AST: "];
"1000137" -> "1000129"  [label="CFG: "];
"1000129" -> "1000142"  [label="DDG: PERF_COUNT_SW_EMULATION_FAULTS"];
"1000129" -> "1000142"  [label="DDG: perf_sw_event(PERF_COUNT_SW_EMULATION_FAULTS,\n\t\t\t\t1, 0, regs, 0)"];
"1000102" -> "1000129"  [label="DDG: regs"];
"1000129" -> "1000136"  [label="DDG: regs"];
}
