Library ieee;
use ieee.std_logic_1164.all;

Entity miFlipJK is
Port(  clk: in std_logic;
		 j,k: in std_logic;
		   q: inout std_logic;
		notq: inout std_logic;
);
End miFlipJK;

Architecture arqmiFlipJK of miFlipJK is
Begin
	Process(clk)
	Begin
		if rising_edge(clk) then
			q<= (q and (not k)) or (not q and j);
			notq<= not q;
		End if;
	End Process;
End Architecture;