{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678725251653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678725251653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 18:34:11 2023 " "Processing started: Mon Mar 13 18:34:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678725251653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1678725251653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Uni_Projektas -c Uni_Projektas " "Command: quartus_drc --read_settings_files=off --write_settings_files=off Uni_Projektas -c Uni_Projektas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1678725251653 ""}
{ "Info" "ISTA_SDC_FOUND" "Uni_Projektas.sdc " "Reading SDC File: 'Uni_Projektas.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1678725251835 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Uni_Projektas.sdc 2 SYNC port " "Ignored filter at Uni_Projektas.sdc(2): SYNC could not be matched with a port" {  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1678725251845 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Uni_Projektas.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at Uni_Projektas.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name SYNC -period 40.000 \[get_ports \{SYNC\}\] " "create_clock -name SYNC -period 40.000 \[get_ports \{SYNC\}\]" {  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1678725251845 ""}  } { { "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1678725251845 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 2 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 2 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CLK~clkctrl " "Node  \"CLK~clkctrl\"" {  } { { "SPI_Test_projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Test_projektas.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 581 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""} { "Info" "IDRC_NODES_INFO" " SPI_Controller:spi_controller_1\|SPI_TX:spi_tx_component\|tx_buf\[15\]~17 " "Node  \"SPI_Controller:spi_controller_1\|SPI_TX:spi_tx_component\|tx_buf\[15\]~17\"" {  } { { "SPI_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1678725251865 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CLK~clkctrl " "Node  \"CLK~clkctrl\"" {  } { { "SPI_Test_projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Test_projektas.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 581 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""} { "Info" "IDRC_NODES_INFO" " SPI_Controller:spi_controller_1\|SPI_TX:spi_tx_component\|tx_buf\[15\]~17 " "Node  \"SPI_Controller:spi_controller_1\|SPI_TX:spi_tx_component\|tx_buf\[15\]~17\"" {  } { { "SPI_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""} { "Info" "IDRC_NODES_INFO" " SPI_Controller:spi_controller_1\|SPI_TX:spi_tx_component\|curr_state " "Node  \"SPI_Controller:spi_controller_1\|SPI_TX:spi_tx_component\|curr_state\"" {  } { { "SPI_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""} { "Info" "IDRC_NODES_INFO" " SPI_Controller:spi_controller_1\|SPI_TX:spi_tx_component\|tx_buf\[1\]_OTERM1 " "Node  \"SPI_Controller:spi_controller_1\|SPI_TX:spi_tx_component\|tx_buf\[1\]_OTERM1\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 839 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""} { "Info" "IDRC_NODES_INFO" " Equal4~2 " "Node  \"Equal4~2\"" {  } { { "SPI_Test_projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Test_projektas.vhd" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""} { "Info" "IDRC_NODES_INFO" " Equal3~4 " "Node  \"Equal3~4\"" {  } { { "SPI_Test_projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Test_projektas.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""} { "Info" "IDRC_NODES_INFO" " ~GND " "Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""} { "Info" "IDRC_NODES_INFO" " SPI_send_data\[4\] " "Node  \"SPI_send_data\[4\]\"" {  } { { "SPI_Test_projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Test_projektas.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""} { "Info" "IDRC_NODES_INFO" " SPI_Controller:spi_controller_1\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component\|scfifo_3c21:auto_generated\|a_dpfifo_ai21:dpfifo\|valid_wreq " "Node  \"SPI_Controller:spi_controller_1\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component\|scfifo_3c21:auto_generated\|a_dpfifo_ai21:dpfifo\|valid_wreq\"" {  } { { "db/a_dpfifo_ai21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_ai21.tdf" 46 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""} { "Info" "IDRC_NODES_INFO" " SPI_Controller:spi_controller_1\|SPI_TX:spi_tx_component\|clk_counter\[8\] " "Node  \"SPI_Controller:spi_controller_1\|SPI_TX:spi_tx_component\|clk_counter\[8\]\"" {  } { { "SPI_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""} { "Info" "IDRC_NODES_INFO" " SPI_Controller:spi_controller_1\|SPI_TX:spi_tx_component\|Equal0~0_OTERM65 " "Node  \"SPI_Controller:spi_controller_1\|SPI_TX:spi_tx_component\|Equal0~0_OTERM65\"" {  } { { "SPI_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 903 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""} { "Info" "IDRC_NODES_INFO" " SPI_Controller:spi_controller_1\|SPI_TX:spi_tx_component\|Equal0~1_OTERM63 " "Node  \"SPI_Controller:spi_controller_1\|SPI_TX:spi_tx_component\|Equal0~1_OTERM63\"" {  } { { "SPI_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 901 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""} { "Info" "IDRC_NODES_INFO" " SPI_Controller:spi_controller_1\|SPI_TX:spi_tx_component\|sclk " "Node  \"SPI_Controller:spi_controller_1\|SPI_TX:spi_tx_component\|sclk\"" {  } { { "SPI_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""} { "Info" "IDRC_NODES_INFO" " SPI_Controller:spi_controller_1\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component\|scfifo_3c21:auto_generated\|a_dpfifo_ai21:dpfifo\|a_fefifo_76e:fifo_state\|b_non_empty " "Node  \"SPI_Controller:spi_controller_1\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component\|scfifo_3c21:auto_generated\|a_dpfifo_ai21:dpfifo\|a_fefifo_76e:fifo_state\|b_non_empty\"" {  } { { "db/a_fefifo_76e.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_fefifo_76e.tdf" 36 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""} { "Info" "IDRC_NODES_INFO" " SPI_Controller:spi_controller_1\|SPI_TX:spi_tx_component\|Equal0~2 " "Node  \"SPI_Controller:spi_controller_1\|SPI_TX:spi_tx_component\|Equal0~2\"" {  } { { "SPI_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""} { "Info" "IDRC_NODES_INFO" " SPI_Controller:spi_controller_1\|SPI_TX:spi_tx_component\|bits_sent\[2\]~12 " "Node  \"SPI_Controller:spi_controller_1\|SPI_TX:spi_tx_component\|bits_sent\[2\]~12\"" {  } { { "SPI_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""} { "Info" "IDRC_NODES_INFO" " counter\[0\] " "Node  \"counter\[0\]\"" {  } { { "SPI_Test_projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Test_projektas.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""} { "Info" "IDRC_NODES_INFO" " SPI_Controller:spi_controller_1\|SPI_TX:spi_tx_component\|bits_sent\[2\]~13 " "Node  \"SPI_Controller:spi_controller_1\|SPI_TX:spi_tx_component\|bits_sent\[2\]~13\"" {  } { { "SPI_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""} { "Info" "IDRC_NODES_INFO" " SPI_Controller:spi_controller_1\|fifo_rdreq " "Node  \"SPI_Controller:spi_controller_1\|fifo_rdreq\"" {  } { { "SPI_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""} { "Info" "IDRC_NODES_INFO" " SPI_send_irq " "Node  \"SPI_send_irq\"" {  } { { "SPI_Test_projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Test_projektas.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""} { "Info" "IDRC_NODES_INFO" " SPI_Controller:spi_controller_1\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component\|scfifo_3c21:auto_generated\|a_dpfifo_ai21:dpfifo\|valid_rreq " "Node  \"SPI_Controller:spi_controller_1\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component\|scfifo_3c21:auto_generated\|a_dpfifo_ai21:dpfifo\|valid_rreq\"" {  } { { "db/a_dpfifo_ai21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_ai21.tdf" 45 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""} { "Info" "IDRC_NODES_INFO" " SPI_Controller:spi_controller_1\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component\|scfifo_3c21:auto_generated\|a_dpfifo_ai21:dpfifo\|a_fefifo_76e:fifo_state\|b_full " "Node  \"SPI_Controller:spi_controller_1\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component\|scfifo_3c21:auto_generated\|a_dpfifo_ai21:dpfifo\|a_fefifo_76e:fifo_state\|b_full\"" {  } { { "db/a_fefifo_76e.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_fefifo_76e.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""} { "Info" "IDRC_NODES_INFO" " counter\[6\] " "Node  \"counter\[6\]\"" {  } { { "SPI_Test_projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Test_projektas.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""} { "Info" "IDRC_NODES_INFO" " SPI_Controller:spi_controller_1\|tx_send_irq " "Node  \"SPI_Controller:spi_controller_1\|tx_send_irq\"" {  } { { "SPI_Controller.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""} { "Info" "IDRC_NODES_INFO" " counter\[1\] " "Node  \"counter\[1\]\"" {  } { { "SPI_Test_projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Test_projektas.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""} { "Info" "IDRC_NODES_INFO" " SPI_Controller:spi_controller_1\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component\|scfifo_3c21:auto_generated\|a_dpfifo_ai21:dpfifo\|a_fefifo_76e:fifo_state\|_~0 " "Node  \"SPI_Controller:spi_controller_1\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component\|scfifo_3c21:auto_generated\|a_dpfifo_ai21:dpfifo\|a_fefifo_76e:fifo_state\|_~0\"" {  } { { "db/a_dpfifo_ai21.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_ai21.tdf" 39 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""} { "Info" "IDRC_NODES_INFO" " counter\[7\] " "Node  \"counter\[7\]\"" {  } { { "SPI_Test_projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Test_projektas.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""} { "Info" "IDRC_NODES_INFO" " SPI_Controller:spi_controller_1\|SPI_TX:spi_tx_component\|bits_sent\[4\] " "Node  \"SPI_Controller:spi_controller_1\|SPI_TX:spi_tx_component\|bits_sent\[4\]\"" {  } { { "SPI_TX.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""} { "Info" "IDRC_NODES_INFO" " counter\[5\] " "Node  \"counter\[5\]\"" {  } { { "SPI_Test_projektas.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Test_projektas.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""} { "Info" "IDRC_NODES_INFO" " SPI_Controller:spi_controller_1\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component\|scfifo_3c21:auto_generated\|a_dpfifo_ai21:dpfifo\|a_fefifo_76e:fifo_state\|cntr_pj7:count_usedw\|safe_q\[0\] " "Node  \"SPI_Controller:spi_controller_1\|wizard_spi_fifo:spi_fifo_component\|scfifo:scfifo_component\|scfifo_3c21:auto_generated\|a_dpfifo_ai21:dpfifo\|a_fefifo_76e:fifo_state\|cntr_pj7:count_usedw\|safe_q\[0\]\"" {  } { { "db/cntr_pj7.tdf" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/cntr_pj7.tdf" 64 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678725251865 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1678725251865 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1678725251865 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "52 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 52 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1678725251865 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4520 " "Peak virtual memory: 4520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678725251895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 18:34:11 2023 " "Processing ended: Mon Mar 13 18:34:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678725251895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678725251895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678725251895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1678725251895 ""}
