#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55fca96019e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55fca96d7a00 .scope module, "int_csr_ce_fsm_dma_tb" "int_csr_ce_fsm_dma_tb" 3 5;
 .timescale -9 -12;
P_0x55fca976e5a0 .param/l "CLKDIV" 1 3 140, C4<000000010100>;
P_0x55fca976e5e0 .param/l "CMD_ADDR" 1 3 140, C4<000000101100>;
P_0x55fca976e620 .param/l "CMD_CFG" 1 3 140, C4<000000100100>;
P_0x55fca976e660 .param/l "CMD_LEN" 1 3 140, C4<000000110000>;
P_0x55fca976e6a0 .param/l "CMD_OP" 1 3 140, C4<000000101000>;
P_0x55fca976e6e0 .param/l "CS_CTRL" 1 3 140, C4<000000011000>;
P_0x55fca976e720 .param/l "CTRL" 1 3 140, C4<000000000100>;
P_0x55fca976e760 .param/l "DMA_ADDR" 1 3 141, C4<000000111100>;
P_0x55fca976e7a0 .param/l "DMA_CFG" 1 3 141, C4<000000111000>;
P_0x55fca976e7e0 .param/l "DMA_LEN" 1 3 141, C4<000001000000>;
L_0x55fca97a49b0 .functor OR 1, L_0x55fca979d320, L_0x55fca97af970, C4<0>, C4<0>;
L_0x7f84248ff2a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fca9786880_0 .net/2u *"_ivl_36", 28 0, L_0x7f84248ff2a8;  1 drivers
v0x55fca97888e0_0 .net "addr_bytes_w", 1 0, L_0x55fca97a1440;  1 drivers
v0x55fca97889a0_0 .net "addr_lanes_w", 1 0, L_0x55fca97a1090;  1 drivers
v0x55fca9788a70_0 .net "burst_size_w", 3 0, L_0x55fca97a2230;  1 drivers
v0x55fca9788b80_0 .var "clk", 0 0;
v0x55fca9788c70_0 .net "clk_div_w", 2 0, L_0x55fca97a0060;  1 drivers
v0x55fca9788d80_0 .net "cmd_addr_w", 31 0, L_0x55fca97a1e90;  1 drivers
v0x55fca9788e40_0 .net "cmd_lanes_w", 1 0, L_0x55fca97a0eb0;  1 drivers
v0x55fca9788f00_0 .net "cmd_len_w", 31 0, v0x55fca94cbc80_0;  1 drivers
v0x55fca9788fc0_0 .net "cmd_start_w", 0 0, L_0x55fca979f4f0;  1 drivers
v0x55fca9789060_0 .net "cmd_trigger_clr_w", 0 0, v0x55fca96da830_0;  1 drivers
v0x55fca9789150_0 .net "cpha_w", 0 0, L_0x55fca979f8c0;  1 drivers
v0x55fca97891f0_0 .net "cpol_w", 0 0, L_0x55fca979fa00;  1 drivers
v0x55fca9789290_0 .net "cs_auto_w", 0 0, L_0x55fca97a0100;  1 drivers
v0x55fca9789380_0 .net "cs_n", 0 0, v0x55fca9782180_0;  1 drivers
v0x55fca9789470_0 .net "data_lanes_w", 1 0, L_0x55fca97a11c0;  1 drivers
v0x55fca9789530_0 .net "dma_addr_w", 31 0, L_0x55fca97a2740;  1 drivers
v0x55fca9789750_0 .net "dma_axi_err_w", 0 0, v0x55fca9774c50_0;  1 drivers
v0x55fca97897f0_0 .net "dma_busy_w", 0 0, L_0x55fca97ad730;  1 drivers
v0x55fca97898e0_0 .net "dma_dir_w", 0 0, L_0x55fca97a2460;  1 drivers
v0x55fca97899d0_0 .net "dma_done_set_w", 0 0, v0x55fca97759a0_0;  1 drivers
v0x55fca9789ac0_0 .net "dma_en_w", 0 0, L_0x55fca979fd40;  1 drivers
v0x55fca9789bb0_0 .net "dma_len_w", 31 0, L_0x55fca97a27b0;  1 drivers
v0x55fca9789cc0_0 .net "dummy_cycles_w", 3 0, L_0x55fca97a1800;  1 drivers
v0x55fca9789d80_0 .net "enable_w", 0 0, L_0x55fca979f650;  1 drivers
v0x55fca9789e20_0 .net "extra_dummy_w", 7 0, L_0x55fca97a2190;  1 drivers
v0x55fca9789f10_0 .net "fifo_rx_empty_w", 0 0, L_0x55fca97a4700;  1 drivers
v0x55fca9789fb0_0 .net "fifo_rx_full_w", 0 0, L_0x55fca97a45a0;  1 drivers
v0x55fca978a050_0 .net "fifo_rx_level_w", 4 0, L_0x55fca97a48b0;  1 drivers
v0x55fca978a140_0 .net "fifo_rx_rd_data_w", 31 0, L_0x55fca97a4840;  1 drivers
v0x55fca978a200_0 .net "fifo_rx_re_csr_w", 0 0, L_0x55fca979d320;  1 drivers
v0x55fca978a2a0_0 .net "fifo_rx_re_dma_w", 0 0, L_0x55fca97af970;  1 drivers
v0x55fca978a340_0 .net "fifo_tx_data_csr_w", 31 0, L_0x55fca979d260;  1 drivers
v0x55fca978a3e0_0 .net "fifo_tx_empty_w", 0 0, L_0x55fca97a4300;  1 drivers
v0x55fca978a480_0 .net "fifo_tx_full_w", 0 0, L_0x55fca97a4260;  1 drivers
v0x55fca978a520_0 .net "fifo_tx_level_w", 4 0, L_0x55fca97a44a0;  1 drivers
v0x55fca978a610_0 .net "fifo_tx_rd_data_w", 31 0, L_0x55fca97a4430;  1 drivers
v0x55fca978a700_0 .net "fifo_tx_we_csr_w", 0 0, L_0x55fca979d150;  1 drivers
v0x55fca978a7f0_0 .net "fsm_done_w", 0 0, L_0x55fca97a6c30;  1 drivers
v0x55fca978a890_0 .net "fsm_rx_data_w", 31 0, v0x55fca9783d60_0;  1 drivers
v0x55fca978a9a0_0 .net "fsm_rx_wen_w", 0 0, v0x55fca9783ec0_0;  1 drivers
v0x55fca978aa90_0 .net "fsm_start_w", 0 0, v0x55fca9728720_0;  1 drivers
v0x55fca978ab80_0 .net "fsm_tx_ren_w", 0 0, L_0x55fca97ac980;  1 drivers
v0x55fca978ac70_0 .var/i "i", 31 0;
v0x55fca978ad50_0 .net "incr_addr_w", 0 0, L_0x55fca97a2500;  1 drivers
o0x7f8424950798 .functor BUFZ 4, C4<zzzz>; HiZ drive
I0x55fca962e240 .island tran;
p0x7f8424950798 .port I0x55fca962e240, o0x7f8424950798;
v0x55fca978ae40_0 .net8 "io", 3 0, p0x7f8424950798;  0 drivers, strength-aware
v0x55fca978af20_0 .net "is_write_w", 0 0, L_0x55fca97a1930;  1 drivers
v0x55fca978b010_0 .net "m_araddr", 31 0, L_0x55fca97aef80;  1 drivers
v0x55fca978b120_0 .net "m_arready", 0 0, v0x55fca9787190_0;  1 drivers
v0x55fca978b1c0_0 .net "m_arvalid", 0 0, L_0x55fca97af080;  1 drivers
v0x55fca978b2b0_0 .net "m_awaddr", 31 0, L_0x55fca97af430;  1 drivers
v0x55fca978b3c0_0 .net "m_awready", 0 0, v0x55fca9787510_0;  1 drivers
v0x55fca978b460_0 .net "m_awvalid", 0 0, L_0x55fca97af4a0;  1 drivers
v0x55fca978b550_0 .net "m_bready", 0 0, L_0x55fca97af820;  1 drivers
v0x55fca978b640_0 .net "m_bresp", 1 0, v0x55fca9787740_0;  1 drivers
v0x55fca978b750_0 .net "m_bvalid", 0 0, v0x55fca9787810_0;  1 drivers
v0x55fca978b7f0_0 .net "m_rdata", 31 0, v0x55fca9787c10_0;  1 drivers
v0x55fca978b8b0_0 .net "m_rready", 0 0, L_0x55fca97af140;  1 drivers
v0x55fca978b9a0_0 .net "m_rresp", 1 0, v0x55fca9787f70_0;  1 drivers
v0x55fca978bab0_0 .net "m_rvalid", 0 0, v0x55fca9788010_0;  1 drivers
v0x55fca978bb50_0 .net "m_wdata", 31 0, L_0x55fca97af5d0;  1 drivers
v0x55fca978bc60_0 .net "m_wready", 0 0, v0x55fca9788260_0;  1 drivers
v0x55fca978bd00_0 .net "m_wstrb", 3 0, L_0x55fca97af560;  1 drivers
v0x55fca978be10_0 .net "m_wvalid", 0 0, L_0x55fca97af690;  1 drivers
v0x55fca978bf00_0 .net "mode_bits_w", 7 0, L_0x55fca97a1c70;  1 drivers
v0x55fca978c010_0 .net "mode_en_w", 0 0, L_0x55fca97a1600;  1 drivers
v0x55fca978c100_0 .net "opcode_w", 7 0, L_0x55fca97a1b40;  1 drivers
v0x55fca978c1c0_0 .var "paddr", 11 0;
v0x55fca978c280_0 .var "penable", 0 0;
v0x55fca978c320_0 .net "prdata", 31 0, v0x55fca969ebd0_0;  1 drivers
L_0x7f84248fe018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fca978c3c0_0 .net "pready", 0 0, L_0x7f84248fe018;  1 drivers
v0x55fca978c460_0 .var "psel", 0 0;
v0x55fca978c500_0 .net "pslverr", 0 0, v0x55fca96b5ac0_0;  1 drivers
v0x55fca978c5a0_0 .var "pstrb", 3 0;
v0x55fca978c640_0 .var "pwdata", 31 0;
v0x55fca978c6e0_0 .var "pwrite", 0 0;
v0x55fca978c780_0 .net "quad_en_w", 0 0, L_0x55fca979f960;  1 drivers
v0x55fca978c870_0 .var "resetn", 0 0;
v0x55fca978c910_0 .net "sclk", 0 0, L_0x55fca97a5010;  1 drivers
v0x55fca978ca00_0 .net "xip_en_w", 0 0, L_0x55fca979f740;  1 drivers
L_0x55fca97a3080 .part L_0x55fca97a44a0, 0, 4;
L_0x55fca97a3150 .part L_0x55fca97a48b0, 0, 4;
L_0x55fca97ad2f0 .concat [ 3 29 0 0], L_0x55fca97a0060, L_0x7f84248ff2a8;
p0x7f842494f178 .port I0x55fca962e240, L_0x55fca97a5ad0;
 .tranvp 4 1 0, I0x55fca962e240, p0x7f8424950798 p0x7f842494f178;
p0x7f842494f1a8 .port I0x55fca962e240, L_0x55fca97a5e60;
 .tranvp 4 1 1, I0x55fca962e240, p0x7f8424950798 p0x7f842494f1a8;
p0x7f842494f1d8 .port I0x55fca962e240, L_0x55fca97a6240;
 .tranvp 4 1 2, I0x55fca962e240, p0x7f8424950798 p0x7f842494f1d8;
p0x7f842494f208 .port I0x55fca962e240, L_0x55fca97a6640;
 .tranvp 4 1 3, I0x55fca962e240, p0x7f8424950798 p0x7f842494f208;
p0x7f84249476a8 .port I0x55fca962e240, L_0x55fca97afc10;
 .tranvp 4 1 0, I0x55fca962e240, p0x7f8424950798 p0x7f84249476a8;
p0x7f84249476d8 .port I0x55fca962e240, L_0x55fca97affb0;
 .tranvp 4 1 1, I0x55fca962e240, p0x7f8424950798 p0x7f84249476d8;
p0x7f8424947708 .port I0x55fca962e240, L_0x55fca97b02d0;
 .tranvp 4 1 2, I0x55fca962e240, p0x7f8424950798 p0x7f8424947708;
p0x7f8424947738 .port I0x55fca962e240, L_0x55fca97b05c0;
 .tranvp 4 1 3, I0x55fca962e240, p0x7f8424950798 p0x7f8424947738;
S_0x55fca97314a0 .scope task, "apb_write" "apb_write" 3 135, 3 135 0, S_0x55fca96d7a00;
 .timescale -9 -12;
v0x55fca973e2b0_0 .var "addr", 11 0;
v0x55fca96e7ac0_0 .var "data", 31 0;
E_0x55fca962cdf0 .event posedge, v0x55fca96bd4f0_0;
TD_int_csr_ce_fsm_dma_tb.apb_write ;
    %wait E_0x55fca962cdf0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca978c460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca978c280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca978c6e0_0, 0;
    %load/vec4 v0x55fca973e2b0_0;
    %assign/vec4 v0x55fca978c1c0_0, 0;
    %load/vec4 v0x55fca96e7ac0_0;
    %assign/vec4 v0x55fca978c640_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55fca978c5a0_0, 0;
    %wait E_0x55fca962cdf0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca978c280_0, 0;
    %wait E_0x55fca962cdf0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca978c460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca978c280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca978c6e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55fca978c1c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca978c640_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fca978c5a0_0, 0;
    %end;
S_0x55fca9731820 .scope module, "dev" "qspi_device" 3 126, 4 10 0, S_0x55fca96d7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "qspi_sclk";
    .port_info 1 /INPUT 1 "qspi_cs_n";
    .port_info 2 /INOUT 1 "qspi_io0";
    .port_info 3 /INOUT 1 "qspi_io1";
    .port_info 4 /INOUT 1 "qspi_io2";
    .port_info 5 /INOUT 1 "qspi_io3";
P_0x55fca971bee0 .param/l "ADDR_BITS" 0 4 20, +C4<00000000000000000000000000011000>;
P_0x55fca971bf20 .param/l "ERASE_TIME" 0 4 23, +C4<00000000000000000000000001100100>;
P_0x55fca971bf60 .param/l "MEM_SIZE" 0 4 19, +C4<00000000000100000000000000000000>;
P_0x55fca971bfa0 .param/l "PAGE_SIZE" 0 4 21, +C4<00000000000000000000000100000000>;
P_0x55fca971bfe0 .param/l "SECTOR_SIZE" 0 4 22, +C4<00000000000000000001000000000000>;
P_0x55fca971c020 .param/l "ST_ADDR" 1 4 55, C4<0010>;
P_0x55fca971c060 .param/l "ST_CMD" 1 4 54, C4<0001>;
P_0x55fca971c0a0 .param/l "ST_DATA_READ" 1 4 58, C4<0101>;
P_0x55fca971c0e0 .param/l "ST_DATA_WRITE" 1 4 59, C4<0110>;
P_0x55fca971c120 .param/l "ST_DUMMY" 1 4 57, C4<0100>;
P_0x55fca971c160 .param/l "ST_ERASE" 1 4 60, C4<0111>;
P_0x55fca971c1a0 .param/l "ST_IDLE" 1 4 53, C4<0000>;
P_0x55fca971c1e0 .param/l "ST_ID_READ" 1 4 62, C4<1001>;
P_0x55fca971c220 .param/l "ST_MODE" 1 4 56, C4<0011>;
P_0x55fca971c260 .param/l "ST_STATUS" 1 4 61, C4<1000>;
v0x55fca95eb0b0_0 .net *"_ivl_11", 0 0, L_0x55fca97afdd0;  1 drivers
v0x55fca972e880_0 .net *"_ivl_13", 0 0, L_0x55fca97afec0;  1 drivers
o0x7f8424947168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55fca95467a0_0 name=_ivl_14
v0x55fca96b4270_0 .net *"_ivl_19", 0 0, L_0x55fca97b0140;  1 drivers
v0x55fca976b6e0_0 .net *"_ivl_21", 0 0, L_0x55fca97b0230;  1 drivers
o0x7f84249471f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55fca976de00_0 name=_ivl_22
v0x55fca976ee70_0 .net *"_ivl_27", 0 0, L_0x55fca97b0410;  1 drivers
v0x55fca9729320_0 .net *"_ivl_29", 0 0, L_0x55fca97b04b0;  1 drivers
v0x55fca9737c90_0 .net *"_ivl_3", 0 0, L_0x55fca97afad0;  1 drivers
o0x7f84249472b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55fca9555590_0 name=_ivl_30
v0x55fca95f67f0_0 .net *"_ivl_5", 0 0, L_0x55fca97afb70;  1 drivers
o0x7f8424947318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55fca95a99c0_0 name=_ivl_6
v0x55fca95a95f0_0 .var "addr_reg", 23 0;
v0x55fca95a8e80_0 .var "bit_cnt", 31 0;
v0x55fca95a9d80_0 .var "byte_cnt", 31 0;
v0x55fca95a9260_0 .var "cmd_reg", 7 0;
v0x55fca9505d50_0 .var "continuous_read", 0 0;
v0x55fca95f6ba0_0 .var "dummy_cycles", 4 0;
v0x55fca94ed7a0_0 .var "erase_counter", 31 0;
v0x55fca94e3250_0 .var "id_idx", 1 0;
v0x55fca94e3600_0 .var "id_reg", 23 0;
v0x55fca964b470_0 .net "io_di", 3 0, L_0x55fca97afa30;  1 drivers
v0x55fca96109b0_0 .var "io_do", 3 0;
v0x55fca95f7a60_0 .var "io_oe", 3 0;
v0x55fca95f6f50_0 .var "lanes", 3 0;
v0x55fca94ed3f0 .array "memory", 1048575 0, 7 0;
v0x55fca95e6b90_0 .var "mode_bits", 7 0;
v0x55fca94cc070_0 .var "nxt_addr_reg", 31 0;
v0x55fca94ad8d0_0 .var "nxt_bit_cnt", 31 0;
v0x55fca9444540_0 .var "nxt_cmd_reg", 7 0;
v0x55fca9571ea0_0 .net "qspi_cs_n", 0 0, v0x55fca9782180_0;  alias, 1 drivers
v0x55fca9568570_0 .net8 "qspi_io0", 0 0, p0x7f84249476a8;  1 drivers, strength-aware
v0x55fca95681c0_0 .net8 "qspi_io1", 0 0, p0x7f84249476d8;  1 drivers, strength-aware
v0x55fca96d6900_0 .net8 "qspi_io2", 0 0, p0x7f8424947708;  1 drivers, strength-aware
v0x55fca96da3e0_0 .net8 "qspi_io3", 0 0, p0x7f8424947738;  1 drivers, strength-aware
v0x55fca9719230_0 .net "qspi_sclk", 0 0, L_0x55fca97a5010;  alias, 1 drivers
v0x55fca96e2570_0 .var "shift_in", 7 0;
v0x55fca95a89d0_0 .var "shift_out", 7 0;
v0x55fca9699730_0 .var "state", 3 0;
v0x55fca9699fe0_0 .var "status_reg", 7 0;
v0x55fca9741520_0 .var "wip", 0 0;
E_0x55fca9468390/0 .event edge, v0x55fca9741520_0, v0x55fca96e2570_0, v0x55fca964b470_0, v0x55fca95a8e80_0;
E_0x55fca9468390/1 .event edge, v0x55fca95a95f0_0, v0x55fca95f6f50_0;
E_0x55fca9468390 .event/or E_0x55fca9468390/0, E_0x55fca9468390/1;
E_0x55fca976fb90 .event posedge, v0x55fca9571ea0_0, v0x55fca9719230_0;
E_0x55fca976fbd0 .event posedge, v0x55fca9719230_0;
L_0x55fca97afa30 .concat [ 1 1 1 1], p0x7f84249476a8, p0x7f84249476d8, p0x7f8424947708, p0x7f8424947738;
L_0x55fca97afad0 .part v0x55fca95f7a60_0, 0, 1;
L_0x55fca97afb70 .part v0x55fca96109b0_0, 0, 1;
L_0x55fca97afc10 .functor MUXZ 1, o0x7f8424947318, L_0x55fca97afb70, L_0x55fca97afad0, C4<>;
L_0x55fca97afdd0 .part v0x55fca95f7a60_0, 1, 1;
L_0x55fca97afec0 .part v0x55fca96109b0_0, 1, 1;
L_0x55fca97affb0 .functor MUXZ 1, o0x7f8424947168, L_0x55fca97afec0, L_0x55fca97afdd0, C4<>;
L_0x55fca97b0140 .part v0x55fca95f7a60_0, 2, 1;
L_0x55fca97b0230 .part v0x55fca96109b0_0, 2, 1;
L_0x55fca97b02d0 .functor MUXZ 1, o0x7f84249471f8, L_0x55fca97b0230, L_0x55fca97b0140, C4<>;
L_0x55fca97b0410 .part v0x55fca95f7a60_0, 3, 1;
L_0x55fca97b04b0 .part v0x55fca96109b0_0, 3, 1;
L_0x55fca97b05c0 .functor MUXZ 1, o0x7f84249472b8, L_0x55fca97b04b0, L_0x55fca97b0410, C4<>;
S_0x55fca9731ba0 .scope begin, "$unm_blk_209" "$unm_blk_209" 4 74, 4 74 0, S_0x55fca9731820;
 .timescale 0 0;
v0x55fca96e5800_0 .var/i "i", 31 0;
S_0x55fca96db8f0 .scope begin, "$unm_blk_231" "$unm_blk_231" 4 167, 4 167 0, S_0x55fca9731820;
 .timescale 0 0;
v0x55fca96e46a0_0 .var/i "j", 31 0;
S_0x55fca96db600 .scope begin, "$unm_blk_240" "$unm_blk_240" 4 203, 4 203 0, S_0x55fca9731820;
 .timescale 0 0;
v0x55fca959a540_0 .var/i "j", 31 0;
S_0x55fca96e3140 .scope module, "u_ce" "cmd_engine" 3 65, 5 6 0, S_0x55fca96d7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "cmd_start_i";
    .port_info 3 /OUTPUT 1 "cmd_trigger_clr_o";
    .port_info 4 /OUTPUT 1 "cmd_done_set_o";
    .port_info 5 /OUTPUT 1 "busy_o";
    .port_info 6 /INPUT 2 "cmd_lanes_i";
    .port_info 7 /INPUT 2 "addr_lanes_i";
    .port_info 8 /INPUT 2 "data_lanes_i";
    .port_info 9 /INPUT 2 "addr_bytes_i";
    .port_info 10 /INPUT 1 "mode_en_i";
    .port_info 11 /INPUT 4 "dummy_cycles_i";
    .port_info 12 /INPUT 8 "extra_dummy_i";
    .port_info 13 /INPUT 1 "is_write_i";
    .port_info 14 /INPUT 8 "opcode_i";
    .port_info 15 /INPUT 8 "mode_bits_i";
    .port_info 16 /INPUT 32 "cmd_addr_i";
    .port_info 17 /INPUT 32 "cmd_len_i";
    .port_info 18 /INPUT 1 "quad_en_i";
    .port_info 19 /INPUT 1 "cs_auto_i";
    .port_info 20 /INPUT 1 "xip_cont_read_i";
    .port_info 21 /INPUT 3 "clk_div_i";
    .port_info 22 /INPUT 1 "cpol_i";
    .port_info 23 /INPUT 1 "cpha_i";
    .port_info 24 /OUTPUT 1 "start_o";
    .port_info 25 /INPUT 1 "done_i";
    .port_info 26 /OUTPUT 2 "cmd_lanes_o";
    .port_info 27 /OUTPUT 2 "addr_lanes_o";
    .port_info 28 /OUTPUT 2 "data_lanes_o";
    .port_info 29 /OUTPUT 2 "addr_bytes_o";
    .port_info 30 /OUTPUT 1 "mode_en_o";
    .port_info 31 /OUTPUT 4 "dummy_cycles_o";
    .port_info 32 /OUTPUT 1 "dir_o";
    .port_info 33 /OUTPUT 1 "quad_en_o";
    .port_info 34 /OUTPUT 1 "cs_auto_o";
    .port_info 35 /OUTPUT 1 "xip_cont_read_o";
    .port_info 36 /OUTPUT 8 "opcode_o";
    .port_info 37 /OUTPUT 8 "mode_bits_o";
    .port_info 38 /OUTPUT 32 "addr_o";
    .port_info 39 /OUTPUT 32 "len_o";
    .port_info 40 /OUTPUT 3 "clk_div_o";
    .port_info 41 /OUTPUT 1 "cpol_o";
    .port_info 42 /OUTPUT 1 "cpha_o";
P_0x55fca973f260 .param/l "ADDR_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x55fca973f2a0 .param/l "S_IDLE" 1 5 76, C4<0>;
P_0x55fca973f2e0 .param/l "S_RUN" 1 5 76, C4<1>;
L_0x55fca97a32b0 .functor BUFZ 2, v0x55fca96cc680_0, C4<00>, C4<00>, C4<00>;
L_0x55fca97a3380 .functor BUFZ 2, v0x55fca9769610_0, C4<00>, C4<00>, C4<00>;
L_0x55fca97a3450 .functor BUFZ 2, v0x55fca971cfa0_0, C4<00>, C4<00>, C4<00>;
L_0x55fca97a3520 .functor BUFZ 2, v0x55fca971c420_0, C4<00>, C4<00>, C4<00>;
L_0x55fca97a3620 .functor BUFZ 1, v0x55fca96e27a0_0, C4<0>, C4<0>, C4<0>;
L_0x55fca97a36c0 .functor BUFZ 4, v0x55fca971d210_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55fca97a37d0 .functor NOT 1, v0x55fca96d6580_0, C4<0>, C4<0>, C4<0>;
L_0x55fca97a3870 .functor BUFZ 1, v0x55fca9728eb0_0, C4<0>, C4<0>, C4<0>;
L_0x55fca97a3940 .functor BUFZ 1, v0x55fca971d540_0, C4<0>, C4<0>, C4<0>;
L_0x55fca97a3a10 .functor BUFZ 1, v0x55fca97218b0_0, C4<0>, C4<0>, C4<0>;
L_0x55fca97a3b40 .functor BUFZ 8, v0x55fca971e210_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55fca97a3c10 .functor BUFZ 8, v0x55fca96e3580_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55fca97a3d50 .functor BUFZ 32, v0x55fca96c7920_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fca97a3e20 .functor BUFZ 32, v0x55fca96cd4e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fca97a3ce0 .functor BUFZ 3, v0x55fca9706710_0, C4<000>, C4<000>, C4<000>;
L_0x55fca97a3fd0 .functor BUFZ 1, v0x55fca972f730_0, C4<0>, C4<0>, C4<0>;
L_0x55fca97a4130 .functor BUFZ 1, v0x55fca969da30_0, C4<0>, C4<0>, C4<0>;
v0x55fca95e67c0_0 .net "addr_bytes_i", 1 0, L_0x55fca97a1440;  alias, 1 drivers
v0x55fca96ca9e0_0 .net "addr_bytes_o", 1 0, L_0x55fca97a3520;  1 drivers
v0x55fca971c420_0 .var "addr_bytes_r", 1 0;
v0x55fca971cb80_0 .net "addr_lanes_i", 1 0, L_0x55fca97a1090;  alias, 1 drivers
v0x55fca96cc180_0 .net "addr_lanes_o", 1 0, L_0x55fca97a3380;  1 drivers
v0x55fca9769610_0 .var "addr_lanes_r", 1 0;
v0x55fca97697e0_0 .net "addr_o", 31 0, L_0x55fca97a3d50;  1 drivers
v0x55fca96c7920_0 .var "addr_r", 31 0;
v0x55fca96bdea0_0 .var "busy_o", 0 0;
v0x55fca96bd4f0_0 .net "clk", 0 0, v0x55fca9788b80_0;  1 drivers
v0x55fca96bcd40_0 .net "clk_div_i", 2 0, L_0x55fca97a0060;  alias, 1 drivers
v0x55fca96ddcd0_0 .net "clk_div_o", 2 0, L_0x55fca97a3ce0;  1 drivers
v0x55fca9706710_0 .var "clk_div_r", 2 0;
v0x55fca9702b40_0 .net "cmd_addr_i", 31 0, L_0x55fca97a1e90;  alias, 1 drivers
v0x55fca96da0d0_0 .var "cmd_done_set_o", 0 0;
v0x55fca973d140_0 .net "cmd_lanes_i", 1 0, L_0x55fca97a0eb0;  alias, 1 drivers
v0x55fca96cc3a0_0 .net "cmd_lanes_o", 1 0, L_0x55fca97a32b0;  1 drivers
v0x55fca96cc680_0 .var "cmd_lanes_r", 1 0;
v0x55fca96de060_0 .net "cmd_len_i", 31 0, v0x55fca94cbc80_0;  alias, 1 drivers
v0x55fca96d6e50_0 .net "cmd_start_i", 0 0, L_0x55fca979f4f0;  alias, 1 drivers
v0x55fca96da830_0 .var "cmd_trigger_clr_o", 0 0;
v0x55fca97244b0_0 .net "cpha_i", 0 0, L_0x55fca979f8c0;  alias, 1 drivers
v0x55fca971d980_0 .net "cpha_o", 0 0, L_0x55fca97a4130;  1 drivers
v0x55fca969da30_0 .var "cpha_r", 0 0;
v0x55fca96adf30_0 .net "cpol_i", 0 0, L_0x55fca979fa00;  alias, 1 drivers
v0x55fca972f970_0 .net "cpol_o", 0 0, L_0x55fca97a3fd0;  1 drivers
v0x55fca972f730_0 .var "cpol_r", 0 0;
v0x55fca96cdd10_0 .net "cs_auto_i", 0 0, L_0x55fca97a0100;  alias, 1 drivers
v0x55fca971d480_0 .net "cs_auto_o", 0 0, L_0x55fca97a3940;  1 drivers
v0x55fca971d540_0 .var "cs_auto_r", 0 0;
v0x55fca9769cf0_0 .net "data_lanes_i", 1 0, L_0x55fca97a11c0;  alias, 1 drivers
v0x55fca9769db0_0 .net "data_lanes_o", 1 0, L_0x55fca97a3450;  1 drivers
v0x55fca971cfa0_0 .var "data_lanes_r", 1 0;
v0x55fca9589af0_0 .net "dir_o", 0 0, L_0x55fca97a37d0;  1 drivers
v0x55fca9589bb0_0 .net "done_i", 0 0, L_0x55fca97a6c30;  alias, 1 drivers
v0x55fca9589c70_0 .net "dummy_cycles_i", 3 0, L_0x55fca97a1800;  alias, 1 drivers
v0x55fca971d040_0 .net "dummy_cycles_o", 3 0, L_0x55fca97a36c0;  1 drivers
v0x55fca971d210_0 .var "dummy_cycles_r", 3 0;
v0x55fca971d2d0_0 .net "extra_dummy_i", 7 0, L_0x55fca97a2190;  alias, 1 drivers
v0x55fca971c5c0_0 .var "extra_dummy_r", 7 0;
v0x55fca96d64c0_0 .net "is_write_i", 0 0, L_0x55fca97a1930;  alias, 1 drivers
v0x55fca96d6580_0 .var "is_write_r", 0 0;
v0x55fca96cb080_0 .net "len_o", 31 0, L_0x55fca97a3e20;  1 drivers
v0x55fca96cd4e0_0 .var "len_r", 31 0;
v0x55fca96cd1e0_0 .net "mode_bits_i", 7 0, L_0x55fca97a1c70;  alias, 1 drivers
v0x55fca96cccd0_0 .net "mode_bits_o", 7 0, L_0x55fca97a3c10;  1 drivers
v0x55fca96e3580_0 .var "mode_bits_r", 7 0;
v0x55fca96e2c90_0 .net "mode_en_i", 0 0, L_0x55fca97a1600;  alias, 1 drivers
v0x55fca96e2d50_0 .net "mode_en_o", 0 0, L_0x55fca97a3620;  1 drivers
v0x55fca96e27a0_0 .var "mode_en_r", 0 0;
v0x55fca96e2840_0 .net "opcode_i", 7 0, L_0x55fca97a1b40;  alias, 1 drivers
v0x55fca96e1150_0 .net "opcode_o", 7 0, L_0x55fca97a3b40;  1 drivers
v0x55fca971e210_0 .var "opcode_r", 7 0;
v0x55fca972f0f0_0 .net "quad_en_i", 0 0, L_0x55fca979f960;  alias, 1 drivers
v0x55fca972f1b0_0 .net "quad_en_o", 0 0, L_0x55fca97a3870;  1 drivers
v0x55fca9728eb0_0 .var "quad_en_r", 0 0;
v0x55fca9728f50_0 .net "resetn", 0 0, v0x55fca978c870_0;  1 drivers
v0x55fca9728720_0 .var "start_o", 0 0;
v0x55fca97287e0_0 .var "state", 0 0;
L_0x7f84248fe720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fca9723600_0 .net "xip_cont_read_i", 0 0, L_0x7f84248fe720;  1 drivers
v0x55fca97236c0_0 .net "xip_cont_read_o", 0 0, L_0x55fca97a3a10;  1 drivers
v0x55fca97218b0_0 .var "xip_cont_read_r", 0 0;
E_0x55fca962efa0/0 .event negedge, v0x55fca9728f50_0;
E_0x55fca962efa0/1 .event posedge, v0x55fca96bd4f0_0;
E_0x55fca962efa0 .event/or E_0x55fca962efa0/0, E_0x55fca962efa0/1;
S_0x55fca96d7cf0 .scope module, "u_csr" "csr" 3 42, 6 10 0, S_0x55fca96d7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "pclk";
    .port_info 1 /INPUT 1 "presetn";
    .port_info 2 /INPUT 1 "psel";
    .port_info 3 /INPUT 1 "penable";
    .port_info 4 /INPUT 1 "pwrite";
    .port_info 5 /INPUT 12 "paddr";
    .port_info 6 /INPUT 32 "pwdata";
    .port_info 7 /INPUT 4 "pstrb";
    .port_info 8 /OUTPUT 32 "prdata";
    .port_info 9 /OUTPUT 1 "pready";
    .port_info 10 /OUTPUT 1 "pslverr";
    .port_info 11 /OUTPUT 1 "enable_o";
    .port_info 12 /OUTPUT 1 "xip_en_o";
    .port_info 13 /OUTPUT 1 "quad_en_o";
    .port_info 14 /OUTPUT 1 "cpol_o";
    .port_info 15 /OUTPUT 1 "cpha_o";
    .port_info 16 /OUTPUT 1 "lsb_first_o";
    .port_info 17 /OUTPUT 1 "cmd_start_o";
    .port_info 18 /OUTPUT 1 "dma_en_o";
    .port_info 19 /OUTPUT 1 "hold_en_o";
    .port_info 20 /OUTPUT 1 "wp_en_o";
    .port_info 21 /INPUT 1 "cmd_trigger_clr_i";
    .port_info 22 /OUTPUT 3 "clk_div_o";
    .port_info 23 /OUTPUT 1 "cs_auto_o";
    .port_info 24 /OUTPUT 2 "cs_level_o";
    .port_info 25 /OUTPUT 2 "cs_delay_o";
    .port_info 26 /OUTPUT 2 "xip_addr_bytes_o";
    .port_info 27 /OUTPUT 2 "xip_data_lanes_o";
    .port_info 28 /OUTPUT 4 "xip_dummy_cycles_o";
    .port_info 29 /OUTPUT 1 "xip_cont_read_o";
    .port_info 30 /OUTPUT 1 "xip_mode_en_o";
    .port_info 31 /OUTPUT 1 "xip_write_en_o";
    .port_info 32 /OUTPUT 8 "xip_read_op_o";
    .port_info 33 /OUTPUT 8 "xip_mode_bits_o";
    .port_info 34 /OUTPUT 8 "xip_write_op_o";
    .port_info 35 /OUTPUT 2 "cmd_lanes_o";
    .port_info 36 /OUTPUT 2 "addr_lanes_o";
    .port_info 37 /OUTPUT 2 "data_lanes_o";
    .port_info 38 /OUTPUT 2 "addr_bytes_o";
    .port_info 39 /OUTPUT 1 "mode_en_cfg_o";
    .port_info 40 /OUTPUT 4 "dummy_cycles_o";
    .port_info 41 /OUTPUT 1 "is_write_o";
    .port_info 42 /OUTPUT 8 "opcode_o";
    .port_info 43 /OUTPUT 8 "mode_bits_o";
    .port_info 44 /OUTPUT 32 "cmd_addr_o";
    .port_info 45 /OUTPUT 32 "cmd_len_o";
    .port_info 46 /OUTPUT 8 "extra_dummy_o";
    .port_info 47 /OUTPUT 4 "burst_size_o";
    .port_info 48 /OUTPUT 1 "dma_dir_o";
    .port_info 49 /OUTPUT 1 "incr_addr_o";
    .port_info 50 /OUTPUT 32 "dma_addr_o";
    .port_info 51 /OUTPUT 32 "dma_len_o";
    .port_info 52 /OUTPUT 32 "fifo_tx_data_o";
    .port_info 53 /OUTPUT 1 "fifo_tx_we_o";
    .port_info 54 /INPUT 32 "fifo_rx_data_i";
    .port_info 55 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 56 /OUTPUT 5 "int_en_o";
    .port_info 57 /INPUT 1 "cmd_done_set_i";
    .port_info 58 /INPUT 1 "dma_done_set_i";
    .port_info 59 /INPUT 1 "err_set_i";
    .port_info 60 /INPUT 1 "fifo_tx_empty_set_i";
    .port_info 61 /INPUT 1 "fifo_rx_full_set_i";
    .port_info 62 /INPUT 1 "busy_i";
    .port_info 63 /INPUT 1 "xip_active_i";
    .port_info 64 /INPUT 1 "cmd_done_i";
    .port_info 65 /INPUT 1 "dma_done_i";
    .port_info 66 /INPUT 4 "tx_level_i";
    .port_info 67 /INPUT 4 "rx_level_i";
    .port_info 68 /INPUT 1 "tx_empty_i";
    .port_info 69 /INPUT 1 "rx_full_i";
    .port_info 70 /INPUT 1 "timeout_i";
    .port_info 71 /INPUT 1 "overrun_i";
    .port_info 72 /INPUT 1 "underrun_i";
    .port_info 73 /INPUT 1 "axi_err_i";
    .port_info 74 /OUTPUT 1 "irq";
P_0x55fca9771840 .param/l "APB_ADDR_WIDTH" 0 6 11, +C4<00000000000000000000000000001100>;
P_0x55fca9771880 .param/l "APB_WINDOW_LSB" 0 6 12, +C4<00000000000000000000000000001100>;
P_0x55fca97718c0 .param/l "CLK_DIV_ADDR" 1 6 130, C4<000000010100>;
P_0x55fca9771900 .param/l "CMD_ADDR_ADDR" 1 6 136, C4<000000101100>;
P_0x55fca9771940 .param/l "CMD_CFG_ADDR" 1 6 134, C4<000000100100>;
P_0x55fca9771980 .param/l "CMD_DUMMY_ADDR" 1 6 138, C4<000000110100>;
P_0x55fca97719c0 .param/l "CMD_LEN_ADDR" 1 6 137, C4<000000110000>;
P_0x55fca9771a00 .param/l "CMD_OP_ADDR" 1 6 135, C4<000000101000>;
P_0x55fca9771a40 .param/l "CS_CTRL_ADDR" 1 6 131, C4<000000011000>;
P_0x55fca9771a80 .param/l "CTRL_ADDR" 1 6 126, C4<000000000100>;
P_0x55fca9771ac0 .param/l "DMA_CFG_ADDR" 1 6 139, C4<000000111000>;
P_0x55fca9771b00 .param/l "DMA_DST_ADDR" 1 6 140, C4<000000111100>;
P_0x55fca9771b40 .param/l "DMA_LEN_ADDR" 1 6 141, C4<000001000000>;
P_0x55fca9771b80 .param/l "ERR_STAT_ADDR" 1 6 145, C4<000001010000>;
P_0x55fca9771bc0 .param/l "FIFO_RX_ADDR" 1 6 143, C4<000001001000>;
P_0x55fca9771c00 .param/l "FIFO_STAT_ADDR" 1 6 144, C4<000001001100>;
P_0x55fca9771c40 .param/l "FIFO_TX_ADDR" 1 6 142, C4<000001000100>;
P_0x55fca9771c80 .param/l "HAS_PSTRB" 0 6 13, +C4<00000000000000000000000000000000>;
P_0x55fca9771cc0 .param/l "HAS_WP" 0 6 14, +C4<00000000000000000000000000000000>;
P_0x55fca9771d00 .param/l "ID_ADDR" 1 6 125, C4<000000000000>;
P_0x55fca9771d40 .param/l "ID_VALUE" 1 6 157, C4<00011010000000000001000010000001>;
P_0x55fca9771d80 .param/l "INT_EN_ADDR" 1 6 128, C4<000000001100>;
P_0x55fca9771dc0 .param/l "INT_STAT_ADDR" 1 6 129, C4<000000010000>;
P_0x55fca9771e00 .param/l "STATUS_ADDR" 1 6 127, C4<000000001000>;
P_0x55fca9771e40 .param/l "WIN" 1 6 122, +C4<00000000000000000000000000001100>;
P_0x55fca9771e80 .param/l "XIP_CFG_ADDR" 1 6 132, C4<000000011100>;
P_0x55fca9771ec0 .param/l "XIP_CMD_ADDR" 1 6 133, C4<000000100000>;
L_0x55fca96bd390 .functor NOT 1, v0x55fca978c280_0, C4<0>, C4<0>, C4<0>;
L_0x55fca96bdd80 .functor AND 1, v0x55fca978c460_0, L_0x55fca96bd390, C4<1>, C4<1>;
L_0x55fca96c77c0 .functor AND 1, v0x55fca978c460_0, v0x55fca978c280_0, C4<1>, C4<1>;
L_0x55fca9675bc0 .functor AND 1, L_0x55fca96c77c0, v0x55fca978c6e0_0, C4<1>, C4<1>;
L_0x55fca9699e80 .functor NOT 1, v0x55fca978c6e0_0, C4<0>, C4<0>, C4<0>;
L_0x55fca97701e0 .functor AND 1, L_0x55fca96c77c0, L_0x55fca9699e80, C4<1>, C4<1>;
L_0x55fca9770250 .functor BUFZ 12, v0x55fca978c1c0_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x55fca978cd60 .functor AND 1, L_0x55fca9675bc0, v0x55fca96ad0c0_0, C4<1>, C4<1>;
L_0x55fca978ce70 .functor NOT 1, v0x55fca96b08b0_0, C4<0>, C4<0>, C4<0>;
L_0x55fca978cee0 .functor AND 1, L_0x55fca978cd60, L_0x55fca978ce70, C4<1>, C4<1>;
L_0x55fca979d150 .functor AND 1, L_0x55fca978cee0, L_0x55fca979d060, C4<1>, C4<1>;
L_0x55fca979d260 .functor BUFZ 32, v0x55fca978c640_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fca979d390 .functor AND 1, L_0x55fca97701e0, v0x55fca96ad0c0_0, C4<1>, C4<1>;
L_0x55fca979d590 .functor AND 1, L_0x55fca979d390, L_0x55fca979d4a0, C4<1>, C4<1>;
L_0x55fca979d320 .functor AND 1, L_0x55fca979d590, L_0x55fca979d720, C4<1>, C4<1>;
L_0x55fca979da30 .functor AND 1, L_0x55fca978cee0, L_0x55fca979d900, C4<1>, C4<1>;
L_0x55fca979dc20 .functor AND 1, L_0x55fca979da30, L_0x55fca979db30, C4<1>, C4<1>;
L_0x55fca979de10 .functor AND 1, L_0x55fca979dc20, L_0x55fca979dd30, C4<1>, C4<1>;
L_0x55fca979e0b0 .functor AND 1, L_0x55fca978cee0, L_0x55fca979dfc0, C4<1>, C4<1>;
L_0x55fca979e210 .functor AND 1, L_0x55fca979e0b0, L_0x55fca979e120, C4<1>, C4<1>;
L_0x55fca979e7b0 .functor AND 1, L_0x55fca978cee0, L_0x55fca979e650, C4<1>, C4<1>;
L_0x55fca979e9a0 .functor AND 1, L_0x55fca979e7b0, L_0x55fca979e870, C4<1>, C4<1>;
L_0x55fca979e740 .functor AND 1, L_0x55fca979de10, L_0x55fca979e560, C4<1>, C4<1>;
L_0x55fca979eff0 .functor NOT 1, L_0x55fca979ed30, C4<0>, C4<0>, C4<0>;
L_0x55fca979f180 .functor AND 1, L_0x55fca979e740, L_0x55fca979eff0, C4<1>, C4<1>;
L_0x55fca979f290 .functor NOT 1, L_0x55fca97ad730, C4<0>, C4<0>, C4<0>;
L_0x55fca979f3e0 .functor AND 1, L_0x55fca979f180, L_0x55fca979f290, C4<1>, C4<1>;
L_0x55fca979f4f0 .functor BUFZ 1, v0x55fca96d16c0_0, C4<0>, C4<0>, C4<0>;
L_0x55fca97a1e90 .functor BUFZ 32, v0x55fca96ab1a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fca97a2740 .functor BUFZ 32, v0x55fca96cff80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fca97a27b0 .functor BUFZ 32, v0x55fca96cd8c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fca97a2cf0 .functor AND 5, L_0x55fca97a29d0, L_0x55fca97a2c20, C4<11111>, C4<11111>;
L_0x7f84248fe180 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x55fca96a1790_0 .net "CLKDIV_WMASK", 31 0, L_0x7f84248fe180;  1 drivers
L_0x7f84248fe2a0 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
v0x55fca96a13a0_0 .net "CMDCFG_WMASK", 31 0, L_0x7f84248fe2a0;  1 drivers
L_0x7f84248fe330 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x55fca969c610_0 .net "CMDDMY_WMASK", 31 0, L_0x7f84248fe330;  1 drivers
L_0x7f84248fe2e8 .functor BUFT 1, C4<00000000000000001111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55fca96b6c00_0 .net "CMDOP_WMASK", 31 0, L_0x7f84248fe2e8;  1 drivers
L_0x7f84248fe1c8 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x55fca96b5580_0 .net "CSCTRL_WMASK", 31 0, L_0x7f84248fe1c8;  1 drivers
L_0x7f84248fe138 .functor BUFT 1, C4<00000000000000000000001001111111>, C4<0>, C4<0>, C4<0>;
v0x55fca96b50e0_0 .net "CTRL_WMASK", 31 0, L_0x7f84248fe138;  1 drivers
L_0x7f84248fe378 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v0x55fca96b4040_0 .net "DMACFG_WMASK", 31 0, L_0x7f84248fe378;  1 drivers
L_0x7f84248fe210 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
v0x55fca96b36f0_0 .net "XIPCFG_WMASK", 31 0, L_0x7f84248fe210;  1 drivers
L_0x7f84248fe258 .functor BUFT 1, C4<00000000111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55fca96b2da0_0 .net "XIPCMD_WMASK", 31 0, L_0x7f84248fe258;  1 drivers
v0x55fca96b2960_0 .net *"_ivl_0", 0 0, L_0x55fca96bd390;  1 drivers
v0x55fca96b2520_0 .net *"_ivl_101", 0 0, L_0x55fca979e9a0;  1 drivers
v0x55fca96b25e0_0 .net *"_ivl_103", 0 0, L_0x55fca979eb20;  1 drivers
v0x55fca96b2080_0 .net *"_ivl_105", 0 0, L_0x55fca979ec40;  1 drivers
v0x55fca96b2140_0 .net *"_ivl_108", 0 0, L_0x55fca979e740;  1 drivers
v0x55fca96b1c40_0 .net *"_ivl_110", 0 0, L_0x55fca979eff0;  1 drivers
v0x55fca96b1d00_0 .net *"_ivl_112", 0 0, L_0x55fca979f180;  1 drivers
v0x55fca96b1800_0 .net *"_ivl_114", 0 0, L_0x55fca979f290;  1 drivers
v0x55fca96b1360_0 .net *"_ivl_18", 0 0, L_0x55fca978cd60;  1 drivers
v0x55fca96afff0_0 .net *"_ivl_20", 0 0, L_0x55fca978ce70;  1 drivers
v0x55fca96afbb0_0 .net *"_ivl_201", 4 0, L_0x55fca97a29d0;  1 drivers
v0x55fca96af710_0 .net *"_ivl_203", 4 0, L_0x55fca97a2c20;  1 drivers
v0x55fca96af2d0_0 .net *"_ivl_204", 4 0, L_0x55fca97a2cf0;  1 drivers
L_0x7f84248fe0a8 .functor BUFT 1, C4<000001000100>, C4<0>, C4<0>, C4<0>;
v0x55fca96aee90_0 .net/2u *"_ivl_24", 11 0, L_0x7f84248fe0a8;  1 drivers
v0x55fca96ae920_0 .net *"_ivl_26", 0 0, L_0x55fca979d060;  1 drivers
v0x55fca96ae9e0_0 .net *"_ivl_33", 0 0, L_0x55fca979d390;  1 drivers
L_0x7f84248fe0f0 .functor BUFT 1, C4<000001001000>, C4<0>, C4<0>, C4<0>;
v0x55fca96ae480_0 .net/2u *"_ivl_34", 11 0, L_0x7f84248fe0f0;  1 drivers
v0x55fca969d5c0_0 .net *"_ivl_36", 0 0, L_0x55fca979d4a0;  1 drivers
v0x55fca969d680_0 .net *"_ivl_39", 0 0, L_0x55fca979d590;  1 drivers
v0x55fca96cf1b0_0 .net *"_ivl_41", 0 0, L_0x55fca979d720;  1 drivers
L_0x7f84248fe3c0 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x55fca96cf270_0 .net/2u *"_ivl_62", 11 0, L_0x7f84248fe3c0;  1 drivers
v0x55fca9659710_0 .net *"_ivl_64", 0 0, L_0x55fca979d900;  1 drivers
v0x55fca96597d0_0 .net *"_ivl_66", 0 0, L_0x55fca979da30;  1 drivers
v0x55fca9769a50_0 .net *"_ivl_69", 0 0, L_0x55fca979db30;  1 drivers
v0x55fca95965e0_0 .net *"_ivl_70", 0 0, L_0x55fca979dc20;  1 drivers
v0x55fca95966c0_0 .net *"_ivl_73", 0 0, L_0x55fca979dd30;  1 drivers
L_0x7f84248fe408 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x55fca95967a0_0 .net/2u *"_ivl_76", 11 0, L_0x7f84248fe408;  1 drivers
v0x55fca9769af0_0 .net *"_ivl_78", 0 0, L_0x55fca979dfc0;  1 drivers
v0x55fca972ea00_0 .net *"_ivl_8", 0 0, L_0x55fca9699e80;  1 drivers
v0x55fca972eae0_0 .net *"_ivl_81", 0 0, L_0x55fca979e0b0;  1 drivers
v0x55fca971cd50_0 .net *"_ivl_83", 0 0, L_0x55fca979e120;  1 drivers
v0x55fca971ce30_0 .net *"_ivl_85", 0 0, L_0x55fca979e210;  1 drivers
v0x55fca96db150_0 .net *"_ivl_87", 0 0, L_0x55fca979df20;  1 drivers
v0x55fca96db230_0 .net *"_ivl_89", 0 0, L_0x55fca979e460;  1 drivers
L_0x7f84248fe450 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x55fca971df60_0 .net/2u *"_ivl_92", 11 0, L_0x7f84248fe450;  1 drivers
v0x55fca971e040_0 .net *"_ivl_94", 0 0, L_0x55fca979e650;  1 drivers
v0x55fca9724030_0 .net *"_ivl_97", 0 0, L_0x55fca979e7b0;  1 drivers
v0x55fca97240f0_0 .net *"_ivl_99", 0 0, L_0x55fca979e870;  1 drivers
v0x55fca9720d80_0 .net "a", 11 0, L_0x55fca9770250;  1 drivers
v0x55fca9720e60_0 .net "access_phase", 0 0, L_0x55fca96c77c0;  1 drivers
v0x55fca96b65a0_0 .net "addr_bytes_o", 1 0, L_0x55fca97a1440;  alias, 1 drivers
v0x55fca96b6640_0 .net "addr_lanes_o", 1 0, L_0x55fca97a1090;  alias, 1 drivers
v0x55fca96b61c0_0 .net "axi_err_i", 0 0, v0x55fca9774c50_0;  alias, 1 drivers
v0x55fca96b6260_0 .net "burst_size_o", 3 0, L_0x55fca97a2230;  alias, 1 drivers
v0x55fca96b4b10_0 .net "busy_i", 0 0, L_0x55fca97ad730;  alias, 1 drivers
v0x55fca96b4bd0_0 .net "clk_div_o", 2 0, L_0x55fca97a0060;  alias, 1 drivers
v0x55fca96b47c0_0 .var "clk_div_reg", 31 0;
v0x55fca96b4880_0 .net "cmd_addr_o", 31 0, L_0x55fca97a1e90;  alias, 1 drivers
v0x55fca96ab1a0_0 .var "cmd_addr_reg", 31 0;
v0x55fca96ab260_0 .var "cmd_cfg_reg", 31 0;
L_0x7f84248fe5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fca96ceb30_0 .net "cmd_done_i", 0 0, L_0x7f84248fe5b8;  1 drivers
v0x55fca96cebf0_0 .var "cmd_done_latched", 0 0;
v0x55fca96ce750_0 .net "cmd_done_set_i", 0 0, L_0x55fca97a6c30;  alias, 1 drivers
v0x55fca96ce7f0_0 .var "cmd_dummy_reg", 31 0;
v0x55fca96ce370_0 .net "cmd_lanes_o", 1 0, L_0x55fca97a0eb0;  alias, 1 drivers
v0x55fca96ce430_0 .net "cmd_len_o", 31 0, v0x55fca94cbc80_0;  alias, 1 drivers
v0x55fca94cbc80_0 .var "cmd_len_reg", 31 0;
v0x55fca96d1a00_0 .var "cmd_op_reg", 31 0;
v0x55fca96d1ae0_0 .net "cmd_start_o", 0 0, L_0x55fca979f4f0;  alias, 1 drivers
v0x55fca96d1620_0 .net "cmd_trig_ok", 0 0, L_0x55fca979f3e0;  1 drivers
v0x55fca96d16c0_0 .var "cmd_trig_q", 0 0;
v0x55fca96ce020_0 .net "cmd_trig_wr", 0 0, L_0x55fca979de10;  1 drivers
v0x55fca96ce0e0_0 .net "cmd_trigger_clr_i", 0 0, v0x55fca96da830_0;  alias, 1 drivers
v0x55fca96d1240_0 .net "cpha_o", 0 0, L_0x55fca979f8c0;  alias, 1 drivers
v0x55fca96d12e0_0 .net "cpol_o", 0 0, L_0x55fca979fa00;  alias, 1 drivers
v0x55fca96d0e60_0 .net "cs_auto_o", 0 0, L_0x55fca97a0100;  alias, 1 drivers
v0x55fca96d0f30_0 .var "cs_ctrl_reg", 31 0;
v0x55fca96d0a80_0 .net "cs_delay_o", 1 0, L_0x55fca97a0320;  1 drivers
v0x55fca96d0b20_0 .net "cs_level_o", 1 0, L_0x55fca97a0280;  1 drivers
v0x55fca96d06a0_0 .net "ctrl_enable_n", 0 0, L_0x55fca979e560;  1 drivers
v0x55fca96d0760_0 .var "ctrl_reg", 31 0;
v0x55fca96d02c0_0 .net "ctrl_xip_n", 0 0, L_0x55fca979ed30;  1 drivers
v0x55fca96d0380_0 .net "data_lanes_o", 1 0, L_0x55fca97a11c0;  alias, 1 drivers
v0x55fca96cfee0_0 .net "dma_addr_o", 31 0, L_0x55fca97a2740;  alias, 1 drivers
v0x55fca96cff80_0 .var "dma_addr_reg", 31 0;
v0x55fca96cfb00_0 .var "dma_cfg_reg", 31 0;
v0x55fca96cfbe0_0 .net "dma_dir_o", 0 0, L_0x55fca97a2460;  alias, 1 drivers
L_0x7f84248fe600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fca96cf720_0 .net "dma_done_i", 0 0, L_0x7f84248fe600;  1 drivers
v0x55fca96cf7e0_0 .var "dma_done_latched", 0 0;
v0x55fca96cef10_0 .net "dma_done_set_i", 0 0, v0x55fca97759a0_0;  alias, 1 drivers
v0x55fca96cefd0_0 .net "dma_en_o", 0 0, L_0x55fca979fd40;  alias, 1 drivers
v0x55fca96cd7e0_0 .net "dma_len_o", 31 0, L_0x55fca97a27b0;  alias, 1 drivers
v0x55fca96cd8c0_0 .var "dma_len_reg", 31 0;
v0x55fca96cd010_0 .net "dummy_cycles_o", 3 0, L_0x55fca97a1800;  alias, 1 drivers
v0x55fca96cd100_0 .net "enable_o", 0 0, L_0x55fca979f650;  alias, 1 drivers
v0x55fca96e7c60_0 .net "err_set_i", 0 0, v0x55fca9774c50_0;  alias, 1 drivers
v0x55fca96e7d00_0 .var "err_stat_reg", 31 0;
v0x55fca96e6b00_0 .net "extra_dummy_o", 7 0, L_0x55fca97a2190;  alias, 1 drivers
v0x55fca96e6bf0_0 .net "fifo_rx_data_i", 31 0, L_0x55fca97a4840;  alias, 1 drivers
v0x55fca96e59a0_0 .var "fifo_rx_data_q", 31 0;
L_0x7f84248fe528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fca96e5a80_0 .net "fifo_rx_full_set_i", 0 0, L_0x7f84248fe528;  1 drivers
v0x55fca96e4840_0 .var "fifo_rx_pop_seen", 0 0;
v0x55fca96e4900_0 .net "fifo_rx_re_o", 0 0, L_0x55fca979d320;  alias, 1 drivers
v0x55fca96e2240_0 .var "fifo_rx_re_q", 0 0;
v0x55fca96e22e0_0 .net "fifo_tx_data_o", 31 0, L_0x55fca979d260;  alias, 1 drivers
L_0x7f84248fe4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fca96e19f0_0 .net "fifo_tx_empty_set_i", 0 0, L_0x7f84248fe4e0;  1 drivers
v0x55fca96e1a90_0 .net "fifo_tx_we_o", 0 0, L_0x55fca979d150;  alias, 1 drivers
v0x55fca96e0bd0_0 .net "hold_en_o", 0 0, L_0x55fca979fde0;  1 drivers
v0x55fca96e0c90_0 .net "incr_addr_o", 0 0, L_0x55fca97a2500;  alias, 1 drivers
v0x55fca9722470_0 .net "int_en_o", 4 0, L_0x55fca97a2930;  1 drivers
v0x55fca9722530_0 .var "int_en_reg", 31 0;
v0x55fca9720290_0 .var "int_stat_reg", 31 0;
v0x55fca9720370_0 .net "irq", 0 0, L_0x55fca97a2d90;  1 drivers
v0x55fca971e830_0 .net "is_write_o", 0 0, L_0x55fca97a1930;  alias, 1 drivers
v0x55fca971e900_0 .net "lsb_first_o", 0 0, L_0x55fca979fbe0;  1 drivers
v0x55fca96a7640_0 .net "mode_bits_o", 7 0, L_0x55fca97a1c70;  alias, 1 drivers
v0x55fca96a7700_0 .net "mode_en_cfg_o", 0 0, L_0x55fca97a1600;  alias, 1 drivers
v0x55fca96a53c0_0 .net "opcode_o", 7 0, L_0x55fca97a1b40;  alias, 1 drivers
L_0x7f84248fe690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fca96a5490_0 .net "overrun_i", 0 0, L_0x7f84248fe690;  1 drivers
v0x55fca969f5b0_0 .net "paddr", 11 0, v0x55fca978c1c0_0;  1 drivers
v0x55fca969f670_0 .net "pclk", 0 0, v0x55fca9788b80_0;  alias, 1 drivers
v0x55fca969eb30_0 .net "penable", 0 0, v0x55fca978c280_0;  1 drivers
v0x55fca969ebd0_0 .var "prdata", 31 0;
v0x55fca969c120_0 .net "pready", 0 0, L_0x7f84248fe018;  alias, 1 drivers
v0x55fca969c1c0_0 .net "presetn", 0 0, v0x55fca978c870_0;  alias, 1 drivers
v0x55fca96b5a20_0 .net "psel", 0 0, v0x55fca978c460_0;  1 drivers
v0x55fca96b5ac0_0 .var "pslverr", 0 0;
v0x55fca96b3b30_0 .net "pstrb", 3 0, v0x55fca978c5a0_0;  1 drivers
L_0x7f84248fe060 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55fca96b3c10_0 .net "pstrb_eff", 3 0, L_0x7f84248fe060;  1 drivers
v0x55fca96b31e0_0 .net "pwdata", 31 0, v0x55fca978c640_0;  1 drivers
v0x55fca96b3280_0 .net "pwrite", 0 0, v0x55fca978c6e0_0;  1 drivers
v0x55fca96b0dc0_0 .net "quad_en_o", 0 0, L_0x55fca979f960;  alias, 1 drivers
v0x55fca96b0e90_0 .net "read_phase", 0 0, L_0x55fca97701e0;  1 drivers
v0x55fca96b08b0_0 .var "ro_addr", 0 0;
v0x55fca96b0970_0 .net "rx_full_i", 0 0, L_0x55fca97a45a0;  alias, 1 drivers
v0x55fca96b0430_0 .net "rx_level_i", 3 0, L_0x55fca97a3150;  1 drivers
v0x55fca96b0510_0 .net "setup_phase", 0 0, L_0x55fca96bdd80;  1 drivers
L_0x7f84248fe648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fca96adae0_0 .net "timeout_i", 0 0, L_0x7f84248fe648;  1 drivers
v0x55fca96adba0_0 .net "tx_empty_i", 0 0, L_0x55fca97a4300;  alias, 1 drivers
v0x55fca96ad5d0_0 .net "tx_level_i", 3 0, L_0x55fca97a3080;  1 drivers
L_0x7f84248fe6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fca96ad690_0 .net "underrun_i", 0 0, L_0x7f84248fe6d8;  1 drivers
v0x55fca96ad0c0_0 .var "valid_addr", 0 0;
L_0x7f84248fe498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fca96ad160_0 .net "wp_en_o", 0 0, L_0x7f84248fe498;  1 drivers
v0x55fca96acbb0_0 .net "wr_ok", 0 0, L_0x55fca978cee0;  1 drivers
v0x55fca96acc70_0 .net "write_phase", 0 0, L_0x55fca9675bc0;  1 drivers
L_0x7f84248fe570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fca96ac6a0_0 .net "xip_active_i", 0 0, L_0x7f84248fe570;  1 drivers
v0x55fca96ac740_0 .net "xip_addr_bytes_o", 1 0, L_0x55fca97a04b0;  1 drivers
v0x55fca96ac190_0 .var "xip_cfg_reg", 31 0;
v0x55fca96ac250_0 .var "xip_cmd_reg", 31 0;
v0x55fca96abc80_0 .net "xip_cont_read_o", 0 0, L_0x55fca97a0790;  1 drivers
v0x55fca96abd40_0 .net "xip_data_lanes_o", 1 0, L_0x55fca97a0550;  1 drivers
v0x55fca96ab770_0 .net "xip_dummy_cycles_o", 3 0, L_0x55fca97a06f0;  1 drivers
v0x55fca96ab850_0 .net "xip_en_o", 0 0, L_0x55fca979f740;  alias, 1 drivers
v0x55fca96aabf0_0 .net "xip_mode_bits_o", 7 0, L_0x55fca97a0e10;  1 drivers
v0x55fca96aacd0_0 .net "xip_mode_en_o", 0 0, L_0x55fca97a0940;  1 drivers
v0x55fca96a9880_0 .net "xip_read_op_o", 7 0, L_0x55fca97a0ba0;  1 drivers
v0x55fca96a9960_0 .net "xip_write_en_o", 0 0, L_0x55fca97a09e0;  1 drivers
v0x55fca969d1c0_0 .net "xip_write_op_o", 7 0, L_0x55fca97a0c40;  1 drivers
E_0x55fca96adff0/0 .event edge, v0x55fca96b0e90_0, v0x55fca96ad0c0_0, v0x55fca9720d80_0, v0x55fca96d0760_0;
E_0x55fca96adff0/1 .event edge, v0x55fca96b0430_0, v0x55fca96ad5d0_0, v0x55fca96b4b10_0, v0x55fca96ac6a0_0;
E_0x55fca96adff0/2 .event edge, v0x55fca96cebf0_0, v0x55fca96cf7e0_0, v0x55fca9722530_0, v0x55fca9720290_0;
E_0x55fca96adff0/3 .event edge, v0x55fca96b47c0_0, v0x55fca96d0f30_0, v0x55fca96ac190_0, v0x55fca96ac250_0;
E_0x55fca96adff0/4 .event edge, v0x55fca96ab260_0, v0x55fca96d1a00_0, v0x55fca96ab1a0_0, v0x55fca94cbc80_0;
E_0x55fca96adff0/5 .event edge, v0x55fca96ce7f0_0, v0x55fca96cfb00_0, v0x55fca96cff80_0, v0x55fca96cd8c0_0;
E_0x55fca96adff0/6 .event edge, v0x55fca96e59a0_0, v0x55fca96b0970_0, v0x55fca96adba0_0, v0x55fca96e7d00_0;
E_0x55fca96adff0 .event/or E_0x55fca96adff0/0, E_0x55fca96adff0/1, E_0x55fca96adff0/2, E_0x55fca96adff0/3, E_0x55fca96adff0/4, E_0x55fca96adff0/5, E_0x55fca96adff0/6;
E_0x55fca969cb70/0 .event edge, v0x55fca96acc70_0, v0x55fca96ad0c0_0, v0x55fca96b08b0_0, v0x55fca9720d80_0;
E_0x55fca969cb70/1 .event edge, v0x55fca96b3c10_0, v0x55fca96b31e0_0, v0x55fca96b4b10_0;
E_0x55fca969cb70 .event/or E_0x55fca969cb70/0, E_0x55fca969cb70/1;
E_0x55fca96a33b0 .event edge, v0x55fca9720d80_0;
L_0x55fca979d060 .cmp/eq 12, L_0x55fca9770250, L_0x7f84248fe0a8;
L_0x55fca979d4a0 .cmp/eq 12, L_0x55fca9770250, L_0x7f84248fe0f0;
L_0x55fca979d720 .reduce/nor v0x55fca96e4840_0;
L_0x55fca979d900 .cmp/eq 12, L_0x55fca9770250, L_0x7f84248fe3c0;
L_0x55fca979db30 .part L_0x7f84248fe060, 1, 1;
L_0x55fca979dd30 .part v0x55fca978c640_0, 8, 1;
L_0x55fca979dfc0 .cmp/eq 12, L_0x55fca9770250, L_0x7f84248fe408;
L_0x55fca979e120 .part L_0x7f84248fe060, 0, 1;
L_0x55fca979df20 .part v0x55fca978c640_0, 0, 1;
L_0x55fca979e460 .part v0x55fca96d0760_0, 0, 1;
L_0x55fca979e560 .functor MUXZ 1, L_0x55fca979e460, L_0x55fca979df20, L_0x55fca979e210, C4<>;
L_0x55fca979e650 .cmp/eq 12, L_0x55fca9770250, L_0x7f84248fe450;
L_0x55fca979e870 .part L_0x7f84248fe060, 0, 1;
L_0x55fca979eb20 .part v0x55fca978c640_0, 1, 1;
L_0x55fca979ec40 .part v0x55fca96d0760_0, 1, 1;
L_0x55fca979ed30 .functor MUXZ 1, L_0x55fca979ec40, L_0x55fca979eb20, L_0x55fca979e9a0, C4<>;
L_0x55fca979f650 .part v0x55fca96d0760_0, 0, 1;
L_0x55fca979f740 .part v0x55fca96d0760_0, 1, 1;
L_0x55fca979f960 .part v0x55fca96d0760_0, 2, 1;
L_0x55fca979fa00 .part v0x55fca96d0760_0, 3, 1;
L_0x55fca979f8c0 .part v0x55fca96d0760_0, 4, 1;
L_0x55fca979fbe0 .part v0x55fca96d0760_0, 5, 1;
L_0x55fca979fd40 .part v0x55fca96d0760_0, 6, 1;
L_0x55fca979fde0 .part v0x55fca96d0760_0, 9, 1;
L_0x55fca97a0060 .part v0x55fca96b47c0_0, 0, 3;
L_0x55fca97a0100 .part v0x55fca96d0f30_0, 0, 1;
L_0x55fca97a0280 .part v0x55fca96d0f30_0, 1, 2;
L_0x55fca97a0320 .part v0x55fca96d0f30_0, 3, 2;
L_0x55fca97a04b0 .part v0x55fca96ac190_0, 0, 2;
L_0x55fca97a0550 .part v0x55fca96ac190_0, 2, 2;
L_0x55fca97a06f0 .part v0x55fca96ac190_0, 4, 4;
L_0x55fca97a0790 .part v0x55fca96ac190_0, 8, 1;
L_0x55fca97a0940 .part v0x55fca96ac190_0, 9, 1;
L_0x55fca97a09e0 .part v0x55fca96ac190_0, 10, 1;
L_0x55fca97a0ba0 .part v0x55fca96ac250_0, 0, 8;
L_0x55fca97a0c40 .part v0x55fca96ac250_0, 8, 8;
L_0x55fca97a0e10 .part v0x55fca96ac250_0, 16, 8;
L_0x55fca97a0eb0 .part v0x55fca96ab260_0, 0, 2;
L_0x55fca97a1090 .part v0x55fca96ab260_0, 2, 2;
L_0x55fca97a11c0 .part v0x55fca96ab260_0, 4, 2;
L_0x55fca97a1440 .part v0x55fca96ab260_0, 6, 2;
L_0x55fca97a1600 .part v0x55fca96ab260_0, 13, 1;
L_0x55fca97a1800 .part v0x55fca96ab260_0, 8, 4;
L_0x55fca97a1930 .part v0x55fca96ab260_0, 12, 1;
L_0x55fca97a1b40 .part v0x55fca96d1a00_0, 0, 8;
L_0x55fca97a1c70 .part v0x55fca96d1a00_0, 8, 8;
L_0x55fca97a2190 .part v0x55fca96ce7f0_0, 0, 8;
L_0x55fca97a2230 .part v0x55fca96cfb00_0, 0, 4;
L_0x55fca97a2460 .part v0x55fca96cfb00_0, 4, 1;
L_0x55fca97a2500 .part v0x55fca96cfb00_0, 5, 1;
L_0x55fca97a2930 .part v0x55fca9722530_0, 0, 5;
L_0x55fca97a29d0 .part v0x55fca9722530_0, 0, 5;
L_0x55fca97a2c20 .part v0x55fca9720290_0, 0, 5;
L_0x55fca97a2d90 .reduce/or L_0x55fca97a2cf0;
S_0x55fca9731120 .scope begin, "$unm_blk_37" "$unm_blk_37" 6 314, 6 314 0, S_0x55fca96d7cf0;
 .timescale 0 0;
v0x55fca96a2a20_0 .var "next_ctrl", 31 0;
S_0x55fca969faa0 .scope function.vec4.s32, "apply_strb" "apply_strb" 6 242, 6 242 0, S_0x55fca96d7cf0;
 .timescale 0 0;
; Variable apply_strb is vec4 return value of scope S_0x55fca969faa0
v0x55fca96a20d0_0 .var "cur", 31 0;
v0x55fca96a1c10_0 .var "data", 31 0;
TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb ;
    %load/vec4 v0x55fca96b3c10_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0x55fca96a1c10_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x55fca96a20d0_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %load/vec4 v0x55fca96b3c10_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %load/vec4 v0x55fca96a1c10_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x55fca96a20d0_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fca96b3c10_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.4, 8;
    %load/vec4 v0x55fca96a1c10_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %load/vec4 v0x55fca96a20d0_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fca96b3c10_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.6, 8;
    %load/vec4 v0x55fca96a1c10_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %load/vec4 v0x55fca96a20d0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to apply_strb (store_vec4_to_lval)
    %end;
S_0x55fca972fc20 .scope module, "u_dma" "dma_engine" 3 103, 7 16 0, S_0x55fca96d7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "dma_en_i";
    .port_info 3 /INPUT 1 "dma_dir_i";
    .port_info 4 /INPUT 4 "burst_size_i";
    .port_info 5 /INPUT 1 "incr_addr_i";
    .port_info 6 /INPUT 32 "dma_addr_i";
    .port_info 7 /INPUT 32 "dma_len_i";
    .port_info 8 /INPUT 5 "tx_level_i";
    .port_info 9 /OUTPUT 32 "fifo_tx_data_o";
    .port_info 10 /OUTPUT 1 "fifo_tx_we_o";
    .port_info 11 /INPUT 5 "rx_level_i";
    .port_info 12 /INPUT 32 "fifo_rx_data_i";
    .port_info 13 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 14 /OUTPUT 1 "dma_done_set_o";
    .port_info 15 /OUTPUT 1 "axi_err_o";
    .port_info 16 /OUTPUT 1 "busy_o";
    .port_info 17 /OUTPUT 32 "awaddr_o";
    .port_info 18 /OUTPUT 1 "awvalid_o";
    .port_info 19 /INPUT 1 "awready_i";
    .port_info 20 /OUTPUT 32 "wdata_o";
    .port_info 21 /OUTPUT 1 "wvalid_o";
    .port_info 22 /OUTPUT 4 "wstrb_o";
    .port_info 23 /INPUT 1 "wready_i";
    .port_info 24 /INPUT 1 "bvalid_i";
    .port_info 25 /INPUT 2 "bresp_i";
    .port_info 26 /OUTPUT 1 "bready_o";
    .port_info 27 /OUTPUT 32 "araddr_o";
    .port_info 28 /OUTPUT 1 "arvalid_o";
    .port_info 29 /INPUT 1 "arready_i";
    .port_info 30 /INPUT 32 "rdata_i";
    .port_info 31 /INPUT 1 "rvalid_i";
    .port_info 32 /INPUT 2 "rresp_i";
    .port_info 33 /OUTPUT 1 "rready_o";
P_0x55fca9567a20 .param/l "ADDR_WIDTH" 0 7 17, +C4<00000000000000000000000000100000>;
P_0x55fca9567a60 .param/l "LEVEL_WIDTH" 0 7 19, +C4<00000000000000000000000000000101>;
P_0x55fca9567aa0 .param/l "S_DONE" 1 7 206, C4<101>;
P_0x55fca9567ae0 .param/l "S_IDLE" 1 7 201, C4<000>;
P_0x55fca9567b20 .param/l "S_RUN_RD" 1 7 203, C4<010>;
P_0x55fca9567b60 .param/l "S_RUN_WR" 1 7 205, C4<100>;
P_0x55fca9567ba0 .param/l "S_WAIT_RD" 1 7 202, C4<001>;
P_0x55fca9567be0 .param/l "S_WAIT_WR" 1 7 204, C4<011>;
P_0x55fca9567c20 .param/l "TX_DEPTH_LEVEL" 1 7 91, C4<10000>;
P_0x55fca9567c60 .param/l "TX_FIFO_DEPTH" 0 7 18, +C4<00000000000000000000000000010000>;
L_0x55fca97ad730 .functor AND 1, v0x55fca9775520_0, L_0x55fca979fd40, C4<1>, C4<1>;
L_0x55fca97ad8c0 .functor NOT 1, v0x55fca9775a70_0, C4<0>, C4<0>, C4<0>;
L_0x55fca97ad930 .functor AND 1, L_0x55fca979fd40, L_0x55fca97ad8c0, C4<1>, C4<1>;
L_0x55fca97ae5a0 .functor NOT 1, v0x55fca978c870_0, C4<0>, C4<0>, C4<0>;
L_0x55fca97aedc0 .functor NOT 1, v0x55fca978c870_0, C4<0>, C4<0>, C4<0>;
L_0x55fca97aef80 .functor BUFZ 32, v0x55fca96b44e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fca97af080 .functor BUFZ 1, v0x55fca94e2a50_0, C4<0>, C4<0>, C4<0>;
L_0x55fca97af140 .functor BUFZ 1, v0x55fca9634f90_0, C4<0>, C4<0>, C4<0>;
L_0x55fca97af250 .functor BUFZ 32, v0x55fca9634b90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fca97af310 .functor BUFZ 1, v0x55fca95f63c0_0, C4<0>, C4<0>, C4<0>;
L_0x55fca97af430 .functor BUFZ 32, v0x55fca94f6fa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fca97af4a0 .functor BUFZ 1, v0x55fca94f7120_0, C4<0>, C4<0>, C4<0>;
L_0x55fca97af5d0 .functor BUFZ 32, v0x55fca9770e80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fca97af690 .functor BUFZ 1, v0x55fca9772f70_0, C4<0>, C4<0>, C4<0>;
L_0x55fca97af560 .functor BUFZ 4, v0x55fca9772ed0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55fca97af820 .functor BUFZ 1, v0x55fca9546200_0, C4<0>, C4<0>, C4<0>;
L_0x55fca97af970 .functor BUFZ 1, v0x55fca962a130_0, C4<0>, C4<0>, C4<0>;
L_0x7f84248ff2f0 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55fca95a7a10_0 .net/2u *"_ivl_0", 4 0, L_0x7f84248ff2f0;  1 drivers
v0x55fca9773430_0 .net *"_ivl_10", 0 0, L_0x55fca97ad8c0;  1 drivers
v0x55fca9773510_0 .net *"_ivl_16", 29 0, L_0x55fca97ad9a0;  1 drivers
L_0x7f84248ff380 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fca9773600_0 .net *"_ivl_18", 1 0, L_0x7f84248ff380;  1 drivers
L_0x7f84248ff3c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55fca97736e0_0 .net/2u *"_ivl_20", 3 0, L_0x7f84248ff3c8;  1 drivers
v0x55fca97737c0_0 .net *"_ivl_22", 0 0, L_0x55fca97adbc0;  1 drivers
L_0x7f84248ff410 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55fca9773880_0 .net/2u *"_ivl_24", 3 0, L_0x7f84248ff410;  1 drivers
v0x55fca9773960_0 .net *"_ivl_28", 31 0, L_0x55fca97adeb0;  1 drivers
L_0x7f84248ff458 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fca9773a40_0 .net *"_ivl_31", 27 0, L_0x7f84248ff458;  1 drivers
v0x55fca9773b20_0 .net *"_ivl_35", 3 0, L_0x55fca97ae180;  1 drivers
L_0x7f84248ff4a0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fca9773c00_0 .net/2u *"_ivl_38", 27 0, L_0x7f84248ff4a0;  1 drivers
L_0x7f84248ff338 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55fca9773ce0_0 .net/2u *"_ivl_4", 4 0, L_0x7f84248ff338;  1 drivers
v0x55fca9773dc0_0 .net *"_ivl_40", 31 0, L_0x55fca97ae370;  1 drivers
v0x55fca9773ea0_0 .net *"_ivl_44", 29 0, L_0x55fca97ae4b0;  1 drivers
L_0x7f84248ff4e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55fca9773f80_0 .net *"_ivl_46", 1 0, L_0x7f84248ff4e8;  1 drivers
L_0x7f84248ff530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fca9774060_0 .net/2u *"_ivl_48", 0 0, L_0x7f84248ff530;  1 drivers
L_0x7f84248ff578 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55fca9774140_0 .net/2u *"_ivl_52", 4 0, L_0x7f84248ff578;  1 drivers
v0x55fca9774330_0 .net *"_ivl_54", 4 0, L_0x55fca97ae8c0;  1 drivers
v0x55fca9774410_0 .var "addr_r", 31 0;
v0x55fca97744d0_0 .net "araddr_o", 31 0, L_0x55fca97aef80;  alias, 1 drivers
v0x55fca97745b0_0 .net "araddr_w", 31 0, v0x55fca96b44e0_0;  1 drivers
v0x55fca9774670_0 .net "arready_i", 0 0, v0x55fca9787190_0;  alias, 1 drivers
v0x55fca9774710_0 .net "arvalid_o", 0 0, L_0x55fca97af080;  alias, 1 drivers
v0x55fca97747b0_0 .net "arvalid_w", 0 0, v0x55fca94e2a50_0;  1 drivers
v0x55fca9774880_0 .net "awaddr_o", 31 0, L_0x55fca97af430;  alias, 1 drivers
v0x55fca9774920_0 .net "awaddr_w", 31 0, v0x55fca94f6fa0_0;  1 drivers
v0x55fca9774a10_0 .net "awready_i", 0 0, v0x55fca9787510_0;  alias, 1 drivers
v0x55fca9774ae0_0 .net "awvalid_o", 0 0, L_0x55fca97af4a0;  alias, 1 drivers
v0x55fca9774b80_0 .net "awvalid_w", 0 0, v0x55fca94f7120_0;  1 drivers
v0x55fca9774c50_0 .var "axi_err_o", 0 0;
v0x55fca9774d40_0 .net "beats_level", 4 0, L_0x55fca97ae750;  1 drivers
v0x55fca9774de0_0 .net "beats_w", 3 0, L_0x55fca97ae220;  1 drivers
v0x55fca9774ec0_0 .net "bready_o", 0 0, L_0x55fca97af820;  alias, 1 drivers
v0x55fca9774f80_0 .net "bready_w", 0 0, v0x55fca9546200_0;  1 drivers
v0x55fca9775020_0 .net "bresp_i", 1 0, v0x55fca9787740_0;  alias, 1 drivers
v0x55fca97750e0_0 .var "burst_len_r", 31 0;
v0x55fca97751c0_0 .net "burst_size_i", 3 0, L_0x55fca97a2230;  alias, 1 drivers
v0x55fca97752b0_0 .var "burst_size_r", 3 0;
v0x55fca9775370_0 .net "burst_words_w", 3 0, L_0x55fca97adce0;  1 drivers
v0x55fca9775450_0 .net "busy_o", 0 0, L_0x55fca97ad730;  alias, 1 drivers
v0x55fca9775520_0 .var "busy_r", 0 0;
v0x55fca97755c0_0 .net "bvalid_i", 0 0, v0x55fca9787810_0;  alias, 1 drivers
v0x55fca9775690_0 .net "clk", 0 0, v0x55fca9788b80_0;  alias, 1 drivers
v0x55fca9775730_0 .net "data_out_w", 31 0, v0x55fca9634b90_0;  1 drivers
v0x55fca9775800_0 .net "dma_addr_i", 31 0, L_0x55fca97a2740;  alias, 1 drivers
v0x55fca97758d0_0 .net "dma_dir_i", 0 0, L_0x55fca97a2460;  alias, 1 drivers
v0x55fca97759a0_0 .var "dma_done_set_o", 0 0;
v0x55fca9775a70_0 .var "dma_en_d", 0 0;
v0x55fca9775b10_0 .net "dma_en_i", 0 0, L_0x55fca979fd40;  alias, 1 drivers
v0x55fca9775be0_0 .net "dma_len_i", 31 0, L_0x55fca97a27b0;  alias, 1 drivers
v0x55fca9775c80_0 .net "fifo_rx_data_i", 31 0, L_0x55fca97a4840;  alias, 1 drivers
v0x55fca9775d20_0 .net "fifo_rx_re_o", 0 0, L_0x55fca97af970;  alias, 1 drivers
v0x55fca9775dc0_0 .net "fifo_tx_data_o", 31 0, L_0x55fca97af250;  1 drivers
v0x55fca9775ea0_0 .net "fifo_tx_we_o", 0 0, L_0x55fca97af310;  1 drivers
v0x55fca9775f60_0 .net "incr_addr_i", 0 0, L_0x55fca97a2500;  alias, 1 drivers
v0x55fca9776000_0 .var "incr_addr_r", 0 0;
v0x55fca97760a0_0 .net "len_w", 31 0, L_0x55fca97ae610;  1 drivers
v0x55fca9776180_0 .net "rd_done", 0 0, v0x55fca9634c70_0;  1 drivers
v0x55fca9776250_0 .net "rd_en_w", 0 0, v0x55fca962a130_0;  1 drivers
v0x55fca9776320_0 .var "rd_start", 0 0;
v0x55fca97763c0_0 .net "rdata_i", 31 0, v0x55fca9787c10_0;  alias, 1 drivers
v0x55fca9776490_0 .var "rem_bytes_r", 31 0;
v0x55fca9776530_0 .net "rem_lt_burst", 0 0, L_0x55fca97adff0;  1 drivers
v0x55fca97765f0_0 .net "rem_words_w", 31 0, L_0x55fca97ada70;  1 drivers
v0x55fca97766d0_0 .net "resetn", 0 0, v0x55fca978c870_0;  alias, 1 drivers
v0x55fca97767c0_0 .net "rready_o", 0 0, L_0x55fca97af140;  alias, 1 drivers
v0x55fca9776880_0 .net "rready_w", 0 0, v0x55fca9634f90_0;  1 drivers
v0x55fca9776920_0 .net "rresp_i", 1 0, v0x55fca9787f70_0;  alias, 1 drivers
v0x55fca97769e0_0 .net "rvalid_i", 0 0, v0x55fca9788010_0;  alias, 1 drivers
v0x55fca9776ab0_0 .net "rx_data_ok", 0 0, L_0x55fca97aeb80;  1 drivers
v0x55fca9776b50_0 .net "rx_empty", 0 0, L_0x55fca97ad5f0;  1 drivers
v0x55fca9776c20_0 .net "rx_level_i", 4 0, L_0x55fca97a48b0;  alias, 1 drivers
v0x55fca9776ce0_0 .net "start_pulse", 0 0, L_0x55fca97ad930;  1 drivers
v0x55fca9776da0_0 .var "state", 2 0;
v0x55fca9776e80_0 .net "tx_full", 0 0, L_0x55fca97ad4b0;  1 drivers
v0x55fca9776f50_0 .net "tx_level_i", 4 0, L_0x55fca97a44a0;  alias, 1 drivers
v0x55fca9777010_0 .net "tx_space_ok", 0 0, L_0x55fca97aea00;  1 drivers
v0x55fca97770d0_0 .net "wdata_o", 31 0, L_0x55fca97af5d0;  alias, 1 drivers
v0x55fca97771b0_0 .net "wdata_w", 31 0, v0x55fca9770e80_0;  1 drivers
v0x55fca97772a0_0 .net "wr_done", 0 0, v0x55fca9629e50_0;  1 drivers
v0x55fca9777370_0 .net "wr_en_w", 0 0, v0x55fca95f63c0_0;  1 drivers
v0x55fca9777440_0 .var "wr_start", 0 0;
v0x55fca9777510_0 .net "wready_i", 0 0, v0x55fca9788260_0;  alias, 1 drivers
v0x55fca97775e0_0 .net "wstrb_o", 3 0, L_0x55fca97af560;  alias, 1 drivers
v0x55fca9777680_0 .net "wstrb_w", 3 0, v0x55fca9772ed0_0;  1 drivers
v0x55fca9777750_0 .net "wvalid_o", 0 0, L_0x55fca97af690;  alias, 1 drivers
v0x55fca97777f0_0 .net "wvalid_w", 0 0, v0x55fca9772f70_0;  1 drivers
L_0x55fca97ad4b0 .cmp/eq 5, L_0x55fca97a44a0, L_0x7f84248ff2f0;
L_0x55fca97ad5f0 .cmp/eq 5, L_0x55fca97a48b0, L_0x7f84248ff338;
L_0x55fca97ad9a0 .part v0x55fca9776490_0, 2, 30;
L_0x55fca97ada70 .concat [ 30 2 0 0], L_0x55fca97ad9a0, L_0x7f84248ff380;
L_0x55fca97adbc0 .cmp/eq 4, v0x55fca97752b0_0, L_0x7f84248ff3c8;
L_0x55fca97adce0 .functor MUXZ 4, v0x55fca97752b0_0, L_0x7f84248ff410, L_0x55fca97adbc0, C4<>;
L_0x55fca97adeb0 .concat [ 4 28 0 0], L_0x55fca97adce0, L_0x7f84248ff458;
L_0x55fca97adff0 .cmp/gt 32, L_0x55fca97adeb0, L_0x55fca97ada70;
L_0x55fca97ae180 .part L_0x55fca97ada70, 0, 4;
L_0x55fca97ae220 .functor MUXZ 4, L_0x55fca97adce0, L_0x55fca97ae180, L_0x55fca97adff0, C4<>;
L_0x55fca97ae370 .concat [ 4 28 0 0], L_0x55fca97ae220, L_0x7f84248ff4a0;
L_0x55fca97ae4b0 .part L_0x55fca97ae370, 0, 30;
L_0x55fca97ae610 .concat [ 2 30 0 0], L_0x7f84248ff4e8, L_0x55fca97ae4b0;
L_0x55fca97ae750 .concat [ 4 1 0 0], L_0x55fca97ae220, L_0x7f84248ff530;
L_0x55fca97ae8c0 .arith/sub 5, L_0x7f84248ff578, L_0x55fca97ae750;
L_0x55fca97aea00 .cmp/ge 5, L_0x55fca97ae8c0, L_0x55fca97a44a0;
L_0x55fca97aeb80 .cmp/ge 5, L_0x55fca97a48b0, L_0x55fca97ae750;
L_0x55fca97aec50 .part v0x55fca97750e0_0, 0, 16;
L_0x55fca97aee60 .part v0x55fca97750e0_0, 0, 16;
S_0x55fca972ffa0 .scope module, "u_axi_read_block" "axi_read_block" 7 143, 7 321 0, S_0x55fca972fc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 16 "transfer_size";
    .port_info 5 /OUTPUT 32 "araddr";
    .port_info 6 /OUTPUT 1 "arvalid";
    .port_info 7 /INPUT 1 "arready";
    .port_info 8 /INPUT 1 "rvalid";
    .port_info 9 /INPUT 32 "rdata";
    .port_info 10 /OUTPUT 1 "rready";
    .port_info 11 /OUTPUT 32 "data_out";
    .port_info 12 /OUTPUT 1 "wr_en";
    .port_info 13 /INPUT 1 "full";
    .port_info 14 /OUTPUT 1 "busy";
    .port_info 15 /OUTPUT 1 "done";
P_0x55fca9599eb0 .param/l "ADDR" 1 7 343, C4<01>;
P_0x55fca9599ef0 .param/l "DATA" 1 7 343, C4<10>;
P_0x55fca9599f30 .param/l "IDLE" 1 7 343, C4<00>;
P_0x55fca9599f70 .param/l "RESP" 1 7 343, C4<11>;
v0x55fca96a10c0_0 .net "addr", 31 0, v0x55fca9774410_0;  1 drivers
v0x55fca96b7ab0_0 .var "addr_reg", 31 0;
v0x55fca96b44e0_0 .var "araddr", 31 0;
v0x55fca96b45d0_0 .net "arready", 0 0, v0x55fca9787190_0;  alias, 1 drivers
v0x55fca94e2a50_0 .var "arvalid", 0 0;
v0x55fca94e2b60_0 .var "arvalid_r", 0 0;
v0x55fca94e2c20_0 .var "busy", 0 0;
v0x55fca94e2ce0_0 .net "clk", 0 0, v0x55fca9788b80_0;  alias, 1 drivers
v0x55fca94e2dd0_0 .var "count", 15 0;
v0x55fca9634b90_0 .var "data_out", 31 0;
v0x55fca9634c70_0 .var "done", 0 0;
v0x55fca9634d30_0 .net "full", 0 0, L_0x55fca97ad4b0;  alias, 1 drivers
v0x55fca9634df0_0 .net "rdata", 31 0, v0x55fca9787c10_0;  alias, 1 drivers
v0x55fca9634ed0_0 .net "reset", 0 0, L_0x55fca97ae5a0;  1 drivers
v0x55fca9634f90_0 .var "rready", 0 0;
v0x55fca95f6080_0 .net "rvalid", 0 0, v0x55fca9788010_0;  alias, 1 drivers
v0x55fca95f6140_0 .net "start", 0 0, v0x55fca9776320_0;  1 drivers
v0x55fca95f6200_0 .var "state", 1 0;
v0x55fca95f62e0_0 .net "transfer_size", 15 0, L_0x55fca97aec50;  1 drivers
v0x55fca95f63c0_0 .var "wr_en", 0 0;
S_0x55fca97306a0 .scope module, "u_axi_write_block" "axi_write_block" 7 162, 7 414 0, S_0x55fca972fc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 16 "transfer_size";
    .port_info 5 /OUTPUT 32 "awaddr";
    .port_info 6 /OUTPUT 1 "awvalid";
    .port_info 7 /INPUT 1 "awready";
    .port_info 8 /OUTPUT 32 "wdata";
    .port_info 9 /OUTPUT 1 "wvalid";
    .port_info 10 /OUTPUT 4 "wstrb";
    .port_info 11 /INPUT 1 "wready";
    .port_info 12 /INPUT 1 "bvalid";
    .port_info 13 /OUTPUT 1 "bready";
    .port_info 14 /INPUT 32 "data_in";
    .port_info 15 /INPUT 1 "empty";
    .port_info 16 /OUTPUT 1 "rd_en";
    .port_info 17 /OUTPUT 1 "busy";
    .port_info 18 /OUTPUT 1 "done";
P_0x55fca976a1a0 .param/l "ADDR" 1 7 443, C4<01>;
P_0x55fca976a1e0 .param/l "DATA" 1 7 443, C4<10>;
P_0x55fca976a220 .param/l "IDLE" 1 7 443, C4<00>;
P_0x55fca976a260 .param/l "RESP" 1 7 443, C4<11>;
v0x55fca94f6e20_0 .net "addr", 31 0, v0x55fca9774410_0;  alias, 1 drivers
v0x55fca94f6ee0_0 .var "addr_reg", 31 0;
v0x55fca94f6fa0_0 .var "awaddr", 31 0;
v0x55fca94f7060_0 .net "awready", 0 0, v0x55fca9787510_0;  alias, 1 drivers
v0x55fca94f7120_0 .var "awvalid", 0 0;
v0x55fca94f7230_0 .var "awvalid_r", 0 0;
v0x55fca9546200_0 .var "bready", 0 0;
v0x55fca95462c0_0 .var "busy", 0 0;
v0x55fca9546380_0 .net "bvalid", 0 0, v0x55fca9787810_0;  alias, 1 drivers
v0x55fca9546440_0 .net "clk", 0 0, v0x55fca9788b80_0;  alias, 1 drivers
v0x55fca95464e0_0 .var "count", 15 0;
v0x55fca95465c0_0 .net "data_in", 31 0, L_0x55fca97a4840;  alias, 1 drivers
v0x55fca9629e50_0 .var "done", 0 0;
v0x55fca9629ef0_0 .net "empty", 0 0, L_0x55fca97ad5f0;  alias, 1 drivers
v0x55fca9629fb0_0 .var "have_word", 0 0;
v0x55fca962a070_0 .var "hold_bready", 0 0;
v0x55fca962a130_0 .var "rd_en", 0 0;
v0x55fca9770a80_0 .var "rd_pending", 0 0;
v0x55fca9770b40_0 .net "reset", 0 0, L_0x55fca97aedc0;  1 drivers
v0x55fca9770c00_0 .net "start", 0 0, v0x55fca9777440_0;  1 drivers
v0x55fca9770cc0_0 .var "state", 1 0;
v0x55fca9770da0_0 .net "transfer_size", 15 0, L_0x55fca97aee60;  1 drivers
v0x55fca9770e80_0 .var "wdata", 31 0;
v0x55fca9770f60_0 .var "word_q", 31 0;
v0x55fca9772e30_0 .net "wready", 0 0, v0x55fca9788260_0;  alias, 1 drivers
v0x55fca9772ed0_0 .var "wstrb", 3 0;
v0x55fca9772f70_0 .var "wvalid", 0 0;
v0x55fca9773010_0 .var "wvalid_r", 0 0;
S_0x55fca9730a20 .scope module, "u_frx" "fifo_rx" 3 83, 8 2 0, S_0x55fca96d7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /OUTPUT 1 "full_o";
    .port_info 5 /OUTPUT 5 "level_o";
    .port_info 6 /INPUT 1 "rd_en_i";
    .port_info 7 /OUTPUT 32 "rd_data_o";
    .port_info 8 /OUTPUT 1 "empty_o";
P_0x55fca9767f70 .param/l "DEPTH" 0 8 4, +C4<00000000000000000000000000010000>;
P_0x55fca9767fb0 .param/l "WIDTH" 0 8 3, +C4<00000000000000000000000000100000>;
L_0x55fca97a4840 .functor BUFZ 32, v0x55fca9778650_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fca97a48b0 .functor BUFZ 5, v0x55fca97781c0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7f84248fe7f8 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55fca9777f10_0 .net/2u *"_ivl_0", 4 0, L_0x7f84248fe7f8;  1 drivers
L_0x7f84248fe840 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55fca9778010_0 .net/2u *"_ivl_4", 4 0, L_0x7f84248fe840;  1 drivers
v0x55fca97780f0_0 .net "clk", 0 0, v0x55fca9788b80_0;  alias, 1 drivers
v0x55fca97781c0_0 .var "count", 4 0;
v0x55fca9778280_0 .net "empty_o", 0 0, L_0x55fca97a4700;  alias, 1 drivers
v0x55fca9778390_0 .net "full_o", 0 0, L_0x55fca97a45a0;  alias, 1 drivers
v0x55fca9778430_0 .net "level_o", 4 0, L_0x55fca97a48b0;  alias, 1 drivers
v0x55fca97784f0 .array "mem", 15 0, 31 0;
v0x55fca9778590_0 .net "rd_data_o", 31 0, L_0x55fca97a4840;  alias, 1 drivers
v0x55fca9778650_0 .var "rd_data_r", 31 0;
v0x55fca9778730_0 .net "rd_en_i", 0 0, L_0x55fca97a49b0;  1 drivers
v0x55fca97787f0_0 .var "rd_ptr", 3 0;
v0x55fca97788d0_0 .net "resetn", 0 0, v0x55fca978c870_0;  alias, 1 drivers
v0x55fca9778970_0 .net "wr_data_i", 31 0, v0x55fca9783d60_0;  alias, 1 drivers
v0x55fca9778a50_0 .net "wr_en_i", 0 0, v0x55fca9783ec0_0;  alias, 1 drivers
v0x55fca9778b10_0 .var "wr_ptr", 3 0;
L_0x55fca97a45a0 .cmp/eq 5, v0x55fca97781c0_0, L_0x7f84248fe7f8;
L_0x55fca97a4700 .cmp/eq 5, v0x55fca97781c0_0, L_0x7f84248fe840;
S_0x55fca9730da0 .scope module, "u_fsm" "qspi_fsm" 3 91, 9 7 0, S_0x55fca96d7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 2 "cmd_lanes_sel";
    .port_info 5 /INPUT 2 "addr_lanes_sel";
    .port_info 6 /INPUT 2 "data_lanes_sel";
    .port_info 7 /INPUT 2 "addr_bytes_sel";
    .port_info 8 /INPUT 1 "mode_en";
    .port_info 9 /INPUT 4 "dummy_cycles";
    .port_info 10 /INPUT 1 "dir";
    .port_info 11 /INPUT 1 "quad_en";
    .port_info 12 /INPUT 1 "cs_auto";
    .port_info 13 /INPUT 2 "cs_delay";
    .port_info 14 /INPUT 1 "xip_cont_read";
    .port_info 15 /INPUT 8 "cmd_opcode";
    .port_info 16 /INPUT 8 "mode_bits";
    .port_info 17 /INPUT 32 "addr";
    .port_info 18 /INPUT 32 "len_bytes";
    .port_info 19 /INPUT 32 "clk_div";
    .port_info 20 /INPUT 1 "cpol";
    .port_info 21 /INPUT 1 "cpha";
    .port_info 22 /INPUT 32 "tx_data_fifo";
    .port_info 23 /INPUT 1 "tx_empty";
    .port_info 24 /OUTPUT 1 "tx_ren";
    .port_info 25 /OUTPUT 32 "rx_data_fifo";
    .port_info 26 /OUTPUT 1 "rx_wen";
    .port_info 27 /INPUT 1 "rx_full";
    .port_info 28 /OUTPUT 1 "sclk";
    .port_info 29 /OUTPUT 1 "cs_n";
    .port_info 30 /INOUT 1 "io0";
    .port_info 31 /INOUT 1 "io1";
    .port_info 32 /INOUT 1 "io2";
    .port_info 33 /INOUT 1 "io3";
P_0x55fca9778d10 .param/l "ADDR_BIT" 1 9 221, C4<0011>;
P_0x55fca9778d50 .param/l "ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000100000>;
P_0x55fca9778d90 .param/l "CMD_BIT" 1 9 220, C4<0010>;
P_0x55fca9778dd0 .param/l "CS_DONE" 1 9 226, C4<1000>;
P_0x55fca9778e10 .param/l "CS_HOLD" 1 9 225, C4<0111>;
P_0x55fca9778e50 .param/l "CS_SETUP" 1 9 219, C4<0001>;
P_0x55fca9778e90 .param/l "DATA_BIT" 1 9 224, C4<0110>;
P_0x55fca9778ed0 .param/l "DUMMY_BIT" 1 9 223, C4<0101>;
P_0x55fca9778f10 .param/l "ERASE" 1 9 227, C4<1001>;
P_0x55fca9778f50 .param/l "IDLE" 1 9 218, C4<0000>;
P_0x55fca9778f90 .param/l "MODE_BIT" 1 9 222, C4<0100>;
P_0x55fca9778fd0 .param/l "POST_WRITE_HOLD_CYCLES" 1 9 244, +C4<00000000000000000000000000001000>;
P_0x55fca9779010 .param/l "RD_SETUP" 1 9 229, C4<1011>;
P_0x55fca9779050 .param/l "WR_SETUP" 1 9 228, C4<1010>;
L_0x55fca97a50b0 .functor XNOR 1, v0x55fca9784500_0, L_0x55fca979fa00, C4<0>, C4<0>;
L_0x55fca97a5120 .functor AND 1, v0x55fca9784200_0, L_0x55fca97a50b0, C4<1>, C4<1>;
L_0x55fca97a5210 .functor XOR 1, v0x55fca9784500_0, L_0x55fca979fa00, C4<0>, C4<0>;
L_0x55fca97a52d0 .functor AND 1, v0x55fca9784200_0, L_0x55fca97a5210, C4<1>, C4<1>;
L_0x55fca97a5630 .functor BUFZ 1, L_0x55fca97a5410, C4<0>, C4<0>, C4<0>;
L_0x55fca97a5d00 .functor AND 1, L_0x55fca97a6500, L_0x55fca97a6830, C4<1>, C4<1>;
L_0x55fca97a6c30 .functor OR 1, L_0x55fca97a5d00, L_0x55fca97a6af0, C4<0>, C4<0>;
L_0x55fca97a7200 .functor AND 1, L_0x55fca97a6ef0, L_0x55fca97a6fe0, C4<1>, C4<1>;
L_0x55fca97a7400 .functor AND 1, L_0x55fca97a7200, L_0x55fca97a7360, C4<1>, C4<1>;
L_0x55fca97a76f0 .functor AND 1, L_0x55fca97a7400, L_0x55fca97a7510, C4<1>, C4<1>;
L_0x55fca97a7900 .functor AND 1, L_0x55fca97a76f0, L_0x55fca97a7860, C4<1>, C4<1>;
L_0x55fca97a7a10 .functor AND 1, L_0x55fca97a7900, L_0x55fca97a5630, C4<1>, C4<1>;
L_0x55fca97a7e20 .functor AND 1, L_0x55fca97a7a10, L_0x55fca97a7f10, C4<1>, C4<1>;
L_0x55fca97a82d0 .functor AND 1, L_0x55fca97a7e20, L_0x55fca97a8230, C4<1>, C4<1>;
L_0x55fca97a7b20 .functor AND 1, L_0x55fca97a8460, L_0x55fca97a5630, C4<1>, C4<1>;
L_0x55fca97a88e0 .functor AND 1, L_0x55fca97a7b20, L_0x55fca97a8b20, C4<1>, C4<1>;
L_0x55fca97a8f70 .functor AND 1, L_0x55fca97a88e0, L_0x55fca97a8d40, C4<1>, C4<1>;
L_0x55fca97a9170 .functor AND 1, L_0x55fca97a8f70, L_0x55fca97a9080, C4<1>, C4<1>;
L_0x55fca97a9560 .functor AND 1, L_0x55fca97a9170, L_0x55fca97a9320, C4<1>, C4<1>;
L_0x55fca97a9710 .functor AND 1, L_0x55fca97a9560, L_0x55fca97a9670, C4<1>, C4<1>;
L_0x55fca97a98d0 .functor OR 1, L_0x55fca97a82d0, L_0x55fca97a9710, C4<0>, C4<0>;
L_0x55fca97a9b90 .functor AND 1, L_0x55fca97a9280, L_0x55fca97a5630, C4<1>, C4<1>;
L_0x55fca97a9e50 .functor AND 1, L_0x55fca97a9b90, L_0x55fca97aa080, C4<1>, C4<1>;
L_0x55fca97aa4d0 .functor AND 1, L_0x55fca97a9e50, L_0x55fca97aa260, C4<1>, C4<1>;
L_0x55fca97aa7a0 .functor AND 1, L_0x55fca97aa4d0, L_0x55fca97aa6b0, C4<1>, C4<1>;
L_0x55fca97aaae0 .functor AND 1, L_0x55fca97aa7a0, L_0x55fca97aa8b0, C4<1>, C4<1>;
L_0x55fca97aacd0 .functor OR 1, L_0x55fca97a98d0, L_0x55fca97aaae0, C4<0>, C4<0>;
L_0x55fca97aaed0 .functor AND 1, L_0x55fca97aade0, L_0x55fca97a5630, C4<1>, C4<1>;
L_0x55fca97ab310 .functor AND 1, L_0x55fca97aaed0, L_0x55fca97ab080, C4<1>, C4<1>;
L_0x55fca97ab510 .functor AND 1, L_0x55fca97ab310, L_0x55fca97ab420, C4<1>, C4<1>;
L_0x55fca97ab970 .functor AND 1, L_0x55fca97ab510, L_0x55fca97ab720, C4<1>, C4<1>;
L_0x55fca97aba80 .functor OR 1, L_0x55fca97aacd0, L_0x55fca97ab970, C4<0>, C4<0>;
L_0x55fca97ac090 .functor AND 1, L_0x55fca97abca0, L_0x55fca97ac100, C4<1>, C4<1>;
L_0x55fca97ac550 .functor AND 1, L_0x55fca97ac090, L_0x55fca97ac610, C4<1>, C4<1>;
L_0x55fca97acb40 .functor AND 1, L_0x55fca97ac550, L_0x55fca97acaa0, C4<1>, C4<1>;
L_0x55fca97acc50 .functor OR 1, L_0x55fca97aba80, L_0x55fca97acb40, C4<0>, C4<0>;
L_0x55fca97ac980 .functor AND 1, L_0x55fca97a6d80, L_0x55fca97acc50, C4<1>, C4<1>;
L_0x7f84248fe888 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55fca977a4c0_0 .net/2u *"_ivl_0", 1 0, L_0x7f84248fe888;  1 drivers
L_0x7f84248fe960 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x55fca977a5c0_0 .net/2u *"_ivl_10", 5 0, L_0x7f84248fe960;  1 drivers
L_0x7f84248feb58 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55fca977a6a0_0 .net/2u *"_ivl_100", 3 0, L_0x7f84248feb58;  1 drivers
v0x55fca977a790_0 .net *"_ivl_102", 0 0, L_0x55fca97a7510;  1 drivers
v0x55fca977a850_0 .net *"_ivl_105", 0 0, L_0x55fca97a76f0;  1 drivers
L_0x7f84248feba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fca977a960_0 .net/2u *"_ivl_106", 31 0, L_0x7f84248feba0;  1 drivers
v0x55fca977aa40_0 .net *"_ivl_108", 0 0, L_0x55fca97a7860;  1 drivers
v0x55fca977ab00_0 .net *"_ivl_111", 0 0, L_0x55fca97a7900;  1 drivers
v0x55fca977abc0_0 .net *"_ivl_113", 0 0, L_0x55fca97a7a10;  1 drivers
L_0x7f84248febe8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55fca977ac80_0 .net/2u *"_ivl_114", 2 0, L_0x7f84248febe8;  1 drivers
v0x55fca977ad60_0 .net *"_ivl_116", 5 0, L_0x55fca97a7b90;  1 drivers
v0x55fca977ae40_0 .net *"_ivl_118", 5 0, L_0x55fca97a7d80;  1 drivers
L_0x7f84248fe9a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55fca977af20_0 .net/2u *"_ivl_12", 5 0, L_0x7f84248fe9a8;  1 drivers
L_0x7f84248fec30 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55fca977b000_0 .net/2u *"_ivl_120", 5 0, L_0x7f84248fec30;  1 drivers
v0x55fca977b0e0_0 .net *"_ivl_122", 0 0, L_0x55fca97a7f10;  1 drivers
v0x55fca977b1a0_0 .net *"_ivl_125", 0 0, L_0x55fca97a7e20;  1 drivers
v0x55fca977b260_0 .net *"_ivl_127", 0 0, L_0x55fca97a8230;  1 drivers
v0x55fca977b320_0 .net *"_ivl_129", 0 0, L_0x55fca97a82d0;  1 drivers
L_0x7f84248fec78 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x55fca977b3e0_0 .net/2u *"_ivl_130", 3 0, L_0x7f84248fec78;  1 drivers
v0x55fca977b4c0_0 .net *"_ivl_132", 0 0, L_0x55fca97a8460;  1 drivers
v0x55fca977b580_0 .net *"_ivl_135", 0 0, L_0x55fca97a7b20;  1 drivers
L_0x7f84248fecc0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55fca977b640_0 .net/2u *"_ivl_136", 2 0, L_0x7f84248fecc0;  1 drivers
v0x55fca977b720_0 .net *"_ivl_138", 5 0, L_0x55fca97a8700;  1 drivers
v0x55fca977b800_0 .net *"_ivl_14", 5 0, L_0x55fca97a4c90;  1 drivers
v0x55fca977b8e0_0 .net *"_ivl_140", 5 0, L_0x55fca97a8840;  1 drivers
v0x55fca977b9c0_0 .net *"_ivl_142", 0 0, L_0x55fca97a8b20;  1 drivers
v0x55fca977ba80_0 .net *"_ivl_145", 0 0, L_0x55fca97a88e0;  1 drivers
v0x55fca977bb40_0 .net *"_ivl_147", 0 0, L_0x55fca97a8d40;  1 drivers
v0x55fca977bc00_0 .net *"_ivl_149", 0 0, L_0x55fca97a8f70;  1 drivers
L_0x7f84248fed08 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55fca977bcc0_0 .net/2u *"_ivl_150", 3 0, L_0x7f84248fed08;  1 drivers
v0x55fca977bda0_0 .net *"_ivl_152", 0 0, L_0x55fca97a9080;  1 drivers
v0x55fca977be60_0 .net *"_ivl_155", 0 0, L_0x55fca97a9170;  1 drivers
L_0x7f84248fed50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fca977bf20_0 .net/2u *"_ivl_156", 31 0, L_0x7f84248fed50;  1 drivers
v0x55fca977c000_0 .net *"_ivl_158", 0 0, L_0x55fca97a9320;  1 drivers
v0x55fca977c0c0_0 .net *"_ivl_161", 0 0, L_0x55fca97a9560;  1 drivers
v0x55fca977c180_0 .net *"_ivl_163", 0 0, L_0x55fca97a9670;  1 drivers
v0x55fca977c240_0 .net *"_ivl_165", 0 0, L_0x55fca97a9710;  1 drivers
v0x55fca977c300_0 .net *"_ivl_167", 0 0, L_0x55fca97a98d0;  1 drivers
L_0x7f84248fed98 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x55fca977c3c0_0 .net/2u *"_ivl_168", 3 0, L_0x7f84248fed98;  1 drivers
v0x55fca977c4a0_0 .net *"_ivl_170", 0 0, L_0x55fca97a9280;  1 drivers
v0x55fca977c560_0 .net *"_ivl_173", 0 0, L_0x55fca97a9b90;  1 drivers
L_0x7f84248fede0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55fca977c620_0 .net/2u *"_ivl_174", 2 0, L_0x7f84248fede0;  1 drivers
v0x55fca977c700_0 .net *"_ivl_176", 5 0, L_0x55fca97a9d10;  1 drivers
v0x55fca977c7e0_0 .net *"_ivl_178", 5 0, L_0x55fca97a9db0;  1 drivers
L_0x7f84248fee28 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55fca977c8c0_0 .net/2u *"_ivl_180", 5 0, L_0x7f84248fee28;  1 drivers
v0x55fca977c9a0_0 .net *"_ivl_182", 0 0, L_0x55fca97aa080;  1 drivers
v0x55fca977ca60_0 .net *"_ivl_185", 0 0, L_0x55fca97a9e50;  1 drivers
L_0x7f84248fee70 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55fca977cb20_0 .net/2u *"_ivl_186", 3 0, L_0x7f84248fee70;  1 drivers
v0x55fca977cc00_0 .net *"_ivl_188", 0 0, L_0x55fca97aa260;  1 drivers
v0x55fca977ccc0_0 .net *"_ivl_191", 0 0, L_0x55fca97aa4d0;  1 drivers
L_0x7f84248feeb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fca977cd80_0 .net/2u *"_ivl_192", 31 0, L_0x7f84248feeb8;  1 drivers
v0x55fca977ce60_0 .net *"_ivl_194", 0 0, L_0x55fca97aa6b0;  1 drivers
v0x55fca977cf20_0 .net *"_ivl_197", 0 0, L_0x55fca97aa7a0;  1 drivers
v0x55fca977cfe0_0 .net *"_ivl_199", 0 0, L_0x55fca97aa8b0;  1 drivers
v0x55fca977d0a0_0 .net *"_ivl_2", 0 0, L_0x55fca97a4a20;  1 drivers
v0x55fca977d160_0 .net *"_ivl_20", 0 0, L_0x55fca97a50b0;  1 drivers
v0x55fca977d220_0 .net *"_ivl_201", 0 0, L_0x55fca97aaae0;  1 drivers
v0x55fca977d2e0_0 .net *"_ivl_203", 0 0, L_0x55fca97aacd0;  1 drivers
L_0x7f84248fef00 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x55fca977d3a0_0 .net/2u *"_ivl_204", 3 0, L_0x7f84248fef00;  1 drivers
v0x55fca977d480_0 .net *"_ivl_206", 0 0, L_0x55fca97aade0;  1 drivers
v0x55fca977d540_0 .net *"_ivl_209", 0 0, L_0x55fca97aaed0;  1 drivers
L_0x7f84248fef48 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55fca977d600_0 .net/2u *"_ivl_210", 3 0, L_0x7f84248fef48;  1 drivers
v0x55fca977d6e0_0 .net *"_ivl_212", 0 0, L_0x55fca97ab080;  1 drivers
v0x55fca977d7a0_0 .net *"_ivl_215", 0 0, L_0x55fca97ab310;  1 drivers
L_0x7f84248fef90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fca977d860_0 .net/2u *"_ivl_216", 31 0, L_0x7f84248fef90;  1 drivers
v0x55fca977dd50_0 .net *"_ivl_218", 0 0, L_0x55fca97ab420;  1 drivers
v0x55fca977de10_0 .net *"_ivl_221", 0 0, L_0x55fca97ab510;  1 drivers
v0x55fca977ded0_0 .net *"_ivl_223", 0 0, L_0x55fca97ab720;  1 drivers
v0x55fca977df90_0 .net *"_ivl_225", 0 0, L_0x55fca97ab970;  1 drivers
v0x55fca977e050_0 .net *"_ivl_227", 0 0, L_0x55fca97aba80;  1 drivers
L_0x7f84248fefd8 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x55fca977e110_0 .net/2u *"_ivl_228", 3 0, L_0x7f84248fefd8;  1 drivers
v0x55fca977e1f0_0 .net *"_ivl_230", 0 0, L_0x55fca97abca0;  1 drivers
L_0x7f84248ff020 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55fca977e2b0_0 .net/2u *"_ivl_232", 2 0, L_0x7f84248ff020;  1 drivers
v0x55fca977e390_0 .net *"_ivl_234", 5 0, L_0x55fca97abd90;  1 drivers
v0x55fca977e470_0 .net *"_ivl_236", 5 0, L_0x55fca97abff0;  1 drivers
L_0x7f84248ff068 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x55fca977e550_0 .net/2u *"_ivl_238", 5 0, L_0x7f84248ff068;  1 drivers
v0x55fca977e630_0 .net *"_ivl_24", 0 0, L_0x55fca97a5210;  1 drivers
v0x55fca977e6f0_0 .net *"_ivl_240", 0 0, L_0x55fca97ac100;  1 drivers
v0x55fca977e7b0_0 .net *"_ivl_243", 0 0, L_0x55fca97ac090;  1 drivers
L_0x7f84248ff0b0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55fca977e870_0 .net/2u *"_ivl_244", 31 0, L_0x7f84248ff0b0;  1 drivers
v0x55fca977e950_0 .net *"_ivl_246", 31 0, L_0x55fca97ac4b0;  1 drivers
v0x55fca977ea30_0 .net *"_ivl_248", 0 0, L_0x55fca97ac610;  1 drivers
v0x55fca977eaf0_0 .net *"_ivl_251", 0 0, L_0x55fca97ac550;  1 drivers
v0x55fca977ebb0_0 .net *"_ivl_253", 0 0, L_0x55fca97acaa0;  1 drivers
v0x55fca977ec70_0 .net *"_ivl_255", 0 0, L_0x55fca97acb40;  1 drivers
v0x55fca977ed30_0 .net *"_ivl_257", 0 0, L_0x55fca97acc50;  1 drivers
v0x55fca977edf0_0 .net *"_ivl_37", 0 0, L_0x55fca97a5870;  1 drivers
v0x55fca977eed0_0 .net *"_ivl_39", 0 0, L_0x55fca97a5970;  1 drivers
L_0x7f84248fe8d0 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x55fca977efb0_0 .net/2u *"_ivl_4", 5 0, L_0x7f84248fe8d0;  1 drivers
o0x7f842494e8d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55fca977f090_0 name=_ivl_40
v0x55fca977f170_0 .net *"_ivl_45", 0 0, L_0x55fca97a5c10;  1 drivers
v0x55fca977f250_0 .net *"_ivl_47", 0 0, L_0x55fca97a5d70;  1 drivers
o0x7f842494e968 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55fca977f330_0 name=_ivl_48
v0x55fca977f410_0 .net *"_ivl_53", 0 0, L_0x55fca97a6070;  1 drivers
v0x55fca977f4f0_0 .net *"_ivl_55", 0 0, L_0x55fca97a6110;  1 drivers
o0x7f842494e9f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55fca977f5d0_0 name=_ivl_56
L_0x7f84248fe918 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55fca977f6b0_0 .net/2u *"_ivl_6", 1 0, L_0x7f84248fe918;  1 drivers
v0x55fca977f790_0 .net *"_ivl_61", 0 0, L_0x55fca97a63d0;  1 drivers
v0x55fca977f870_0 .net *"_ivl_63", 0 0, L_0x55fca97a65a0;  1 drivers
o0x7f842494eab8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55fca977f950_0 name=_ivl_64
L_0x7f84248fe9f0 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x55fca977fa30_0 .net/2u *"_ivl_68", 3 0, L_0x7f84248fe9f0;  1 drivers
v0x55fca977fb10_0 .net *"_ivl_70", 0 0, L_0x55fca97a6500;  1 drivers
L_0x7f84248fea38 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55fca977fbd0_0 .net/2u *"_ivl_72", 7 0, L_0x7f84248fea38;  1 drivers
v0x55fca977fcb0_0 .net *"_ivl_74", 0 0, L_0x55fca97a6830;  1 drivers
v0x55fca977fd70_0 .net *"_ivl_77", 0 0, L_0x55fca97a5d00;  1 drivers
L_0x7f84248fea80 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x55fca977fe30_0 .net/2u *"_ivl_78", 3 0, L_0x7f84248fea80;  1 drivers
v0x55fca977ff10_0 .net *"_ivl_8", 0 0, L_0x55fca97a4b40;  1 drivers
v0x55fca977ffd0_0 .net *"_ivl_80", 0 0, L_0x55fca97a6af0;  1 drivers
v0x55fca9780090_0 .net *"_ivl_85", 0 0, L_0x55fca97a6d80;  1 drivers
L_0x7f84248feac8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55fca9780150_0 .net/2u *"_ivl_86", 3 0, L_0x7f84248feac8;  1 drivers
v0x55fca9780230_0 .net *"_ivl_88", 0 0, L_0x55fca97a6ef0;  1 drivers
L_0x7f84248feb10 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55fca97802f0_0 .net/2u *"_ivl_90", 5 0, L_0x7f84248feb10;  1 drivers
v0x55fca97803d0_0 .net *"_ivl_92", 0 0, L_0x55fca97a6fe0;  1 drivers
v0x55fca9780490_0 .net *"_ivl_95", 0 0, L_0x55fca97a7200;  1 drivers
v0x55fca9780550_0 .net *"_ivl_97", 0 0, L_0x55fca97a7360;  1 drivers
v0x55fca9780610_0 .net *"_ivl_99", 0 0, L_0x55fca97a7400;  1 drivers
v0x55fca97806d0_0 .net "addr", 31 0, L_0x55fca97a1e90;  alias, 1 drivers
v0x55fca9780790_0 .net "addr_bits", 5 0, L_0x55fca97a4e50;  1 drivers
v0x55fca9780870_0 .net "addr_bytes_sel", 1 0, L_0x55fca97a1440;  alias, 1 drivers
v0x55fca9780980_0 .var "addr_lanes_eff", 2 0;
v0x55fca9780a60_0 .net "addr_lanes_sel", 1 0, L_0x55fca97a1090;  alias, 1 drivers
v0x55fca9780b70_0 .var "bit_cnt", 5 0;
v0x55fca9780c50_0 .var "bit_cnt_n", 5 0;
v0x55fca9780d30_0 .net "bit_tick", 0 0, L_0x55fca97a5630;  1 drivers
v0x55fca9780df0_0 .var "byte_cnt", 31 0;
v0x55fca9780ed0_0 .var "byte_cnt_n", 31 0;
v0x55fca9780fb0_0 .net "clk", 0 0, v0x55fca9788b80_0;  alias, 1 drivers
v0x55fca9781050_0 .net "clk_div", 31 0, L_0x55fca97ad2f0;  1 drivers
v0x55fca9781130_0 .var "cmd_lanes_eff", 2 0;
v0x55fca9781a20_0 .net "cmd_lanes_sel", 1 0, L_0x55fca97a0eb0;  alias, 1 drivers
v0x55fca9781b30_0 .net "cmd_opcode", 7 0, L_0x55fca97a1b40;  alias, 1 drivers
v0x55fca9781c40_0 .net "cpha", 0 0, L_0x55fca979f8c0;  alias, 1 drivers
v0x55fca9781d30_0 .net "cpol", 0 0, L_0x55fca979fa00;  alias, 1 drivers
L_0x7f84248ff1d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fca9781e20_0 .net "cs_auto", 0 0, L_0x7f84248ff1d0;  1 drivers
v0x55fca9781ee0_0 .var "cs_cnt", 7 0;
v0x55fca9781fc0_0 .var "cs_cnt_n", 7 0;
o0x7f842494f028 .functor BUFZ 2, C4<zz>; HiZ drive
v0x55fca97820a0_0 .net "cs_delay", 1 0, o0x7f842494f028;  0 drivers
v0x55fca9782180_0 .var "cs_n", 0 0;
v0x55fca9782220_0 .var "cs_n_n", 0 0;
v0x55fca97822c0_0 .var "data_lanes_eff", 2 0;
v0x55fca97823a0_0 .net "data_lanes_sel", 1 0, L_0x55fca97a11c0;  alias, 1 drivers
L_0x7f84248ff140 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fca97824b0_0 .net "dir", 0 0, L_0x7f84248ff140;  1 drivers
v0x55fca9782570_0 .net "done", 0 0, L_0x55fca97a6c30;  alias, 1 drivers
v0x55fca9782660_0 .var "dummy_cnt", 3 0;
v0x55fca9782740_0 .var "dummy_cnt_n", 3 0;
v0x55fca9782820_0 .net "dummy_cycles", 3 0, L_0x55fca97a1800;  alias, 1 drivers
v0x55fca9782930_0 .var "in_bits", 3 0;
v0x55fca9782a10_0 .net8 "io0", 0 0, p0x7f842494f178;  1 drivers, strength-aware
v0x55fca9782ad0_0 .net8 "io1", 0 0, p0x7f842494f1a8;  1 drivers, strength-aware
v0x55fca9782b90_0 .net8 "io2", 0 0, p0x7f842494f1d8;  1 drivers, strength-aware
v0x55fca9782c50_0 .net8 "io3", 0 0, p0x7f842494f208;  1 drivers, strength-aware
v0x55fca9782d10_0 .net "io_di", 3 0, L_0x55fca97a56f0;  1 drivers
v0x55fca9782df0_0 .var "io_oe", 3 0;
v0x55fca9782ed0_0 .var "io_oe_n", 3 0;
v0x55fca9782fb0_0 .var "is_write_cmd", 0 0;
v0x55fca9783070_0 .var "is_write_cmd_n", 0 0;
v0x55fca9783130_0 .var "lanes", 2 0;
v0x55fca9783210_0 .var "lanes_n", 2 0;
v0x55fca97832f0_0 .net "leading_edge", 0 0, L_0x55fca97a5120;  1 drivers
v0x55fca97833b0_0 .net "len_bytes", 31 0, v0x55fca94cbc80_0;  alias, 1 drivers
L_0x7f84248ff260 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55fca97834c0_0 .net "mode_bits", 7 0, L_0x7f84248ff260;  1 drivers
L_0x7f84248ff0f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fca97835a0_0 .net "mode_en", 0 0, L_0x7f84248ff0f8;  1 drivers
v0x55fca9783660_0 .var "out_bits", 3 0;
v0x55fca9783740_0 .var "post_hold_write", 0 0;
v0x55fca9783800_0 .var "post_hold_write_n", 0 0;
L_0x7f84248ff188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fca97838c0_0 .net "quad_en", 0 0, L_0x7f84248ff188;  1 drivers
v0x55fca9783980_0 .var "rd_warmup", 0 0;
v0x55fca9783a40_0 .var "rd_warmup_cnt", 3 0;
v0x55fca9783b20_0 .var "rd_warmup_cnt_n", 3 0;
v0x55fca9783c00_0 .var "rd_warmup_n", 0 0;
v0x55fca9783cc0_0 .net "resetn", 0 0, v0x55fca978c870_0;  alias, 1 drivers
v0x55fca9783d60_0 .var "rx_data_fifo", 31 0;
v0x55fca9783e20_0 .net "rx_full", 0 0, L_0x55fca97a45a0;  alias, 1 drivers
v0x55fca9783ec0_0 .var "rx_wen", 0 0;
v0x55fca9783f60_0 .net "sample_pulse", 0 0, L_0x55fca97a5410;  1 drivers
v0x55fca9784000_0 .net "sclk", 0 0, L_0x55fca97a5010;  alias, 1 drivers
v0x55fca97840a0_0 .var "sclk_armed", 0 0;
v0x55fca9784140_0 .var "sclk_cnt", 31 0;
v0x55fca9784200_0 .var "sclk_edge", 0 0;
v0x55fca97842c0_0 .var "sclk_en", 0 0;
v0x55fca9784380_0 .var "sclk_en_n", 0 0;
v0x55fca9784440_0 .var "sclk_q", 0 0;
v0x55fca9784500_0 .var "sclk_q_prev", 0 0;
v0x55fca97845c0_0 .net "shift_pulse", 0 0, L_0x55fca97a5590;  1 drivers
v0x55fca9784680_0 .var "shreg", 31 0;
v0x55fca9784760_0 .var "shreg_n", 31 0;
v0x55fca9784840_0 .net "start", 0 0, v0x55fca9728720_0;  alias, 1 drivers
v0x55fca97848e0_0 .var "state", 3 0;
v0x55fca97849a0_0 .var "state_n", 3 0;
v0x55fca9784a80_0 .net "trailing_edge", 0 0, L_0x55fca97a52d0;  1 drivers
v0x55fca9784b40_0 .net "tx_data_fifo", 31 0, L_0x55fca97a4430;  alias, 1 drivers
v0x55fca9784c20_0 .net "tx_empty", 0 0, L_0x55fca97a4300;  alias, 1 drivers
v0x55fca9784cc0_0 .net "tx_ren", 0 0, L_0x55fca97ac980;  alias, 1 drivers
L_0x7f84248ff218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fca9784d60_0 .net "xip_cont_read", 0 0, L_0x7f84248ff218;  1 drivers
E_0x55fca9779ad0/0 .event edge, v0x55fca97848e0_0, v0x55fca9783130_0, v0x55fca9784680_0, v0x55fca9780b70_0;
E_0x55fca9779ad0/1 .event edge, v0x55fca9780df0_0, v0x55fca9782660_0, v0x55fca9571ea0_0, v0x55fca9781ee0_0;
E_0x55fca9779ad0/2 .event edge, v0x55fca9782fb0_0, v0x55fca9783740_0, v0x55fca9783980_0, v0x55fca9783a40_0;
E_0x55fca9779ad0/3 .event edge, v0x55fca9728720_0, v0x55fca9781130_0, v0x55fca96e2840_0, v0x55fca97820a0_0;
E_0x55fca9779ad0/4 .event edge, v0x55fca97824b0_0, v0x55fca9783f60_0, v0x55fca9780d30_0, v0x55fca9780c50_0;
E_0x55fca9779ad0/5 .event edge, v0x55fca9780790_0, v0x55fca9780980_0, v0x55fca95e67c0_0, v0x55fca9702b40_0;
E_0x55fca9779ad0/6 .event edge, v0x55fca97835a0_0, v0x55fca97822c0_0, v0x55fca97834c0_0, v0x55fca9589c70_0;
E_0x55fca9779ad0/7 .event edge, v0x55fca96de060_0, v0x55fca97845c0_0, v0x55fca9784b40_0, v0x55fca9782930_0;
E_0x55fca9779ad0/8 .event edge, v0x55fca96b0970_0, v0x55fca9784760_0, v0x55fca9780ed0_0, v0x55fca9784d60_0;
E_0x55fca9779ad0/9 .event edge, v0x55fca9781e20_0, v0x55fca96adba0_0;
E_0x55fca9779ad0 .event/or E_0x55fca9779ad0/0, E_0x55fca9779ad0/1, E_0x55fca9779ad0/2, E_0x55fca9779ad0/3, E_0x55fca9779ad0/4, E_0x55fca9779ad0/5, E_0x55fca9779ad0/6, E_0x55fca9779ad0/7, E_0x55fca9779ad0/8, E_0x55fca9779ad0/9;
E_0x55fca9779c50 .event edge, v0x55fca9783130_0, v0x55fca9784680_0, v0x55fca9782d10_0;
E_0x55fca9779cb0/0 .event edge, v0x55fca96e2840_0, v0x55fca97838c0_0, v0x55fca973d140_0, v0x55fca971cb80_0;
E_0x55fca9779cb0/1 .event edge, v0x55fca9769cf0_0;
E_0x55fca9779cb0 .event/or E_0x55fca9779cb0/0, E_0x55fca9779cb0/1;
L_0x55fca97a4a20 .cmp/eq 2, L_0x55fca97a1440, L_0x7f84248fe888;
L_0x55fca97a4b40 .cmp/eq 2, L_0x55fca97a1440, L_0x7f84248fe918;
L_0x55fca97a4c90 .functor MUXZ 6, L_0x7f84248fe9a8, L_0x7f84248fe960, L_0x55fca97a4b40, C4<>;
L_0x55fca97a4e50 .functor MUXZ 6, L_0x55fca97a4c90, L_0x7f84248fe8d0, L_0x55fca97a4a20, C4<>;
L_0x55fca97a5010 .functor MUXZ 1, L_0x55fca979fa00, v0x55fca9784440_0, v0x55fca97842c0_0, C4<>;
L_0x55fca97a5410 .functor MUXZ 1, L_0x55fca97a5120, L_0x55fca97a52d0, L_0x55fca979f8c0, C4<>;
L_0x55fca97a5590 .functor MUXZ 1, L_0x55fca97a52d0, L_0x55fca97a5120, L_0x55fca979f8c0, C4<>;
L_0x55fca97a56f0 .concat [ 1 1 1 1], p0x7f842494f178, p0x7f842494f1a8, p0x7f842494f1d8, p0x7f842494f208;
L_0x55fca97a5870 .part v0x55fca9782df0_0, 0, 1;
L_0x55fca97a5970 .part v0x55fca9783660_0, 0, 1;
L_0x55fca97a5ad0 .functor MUXZ 1, o0x7f842494e8d8, L_0x55fca97a5970, L_0x55fca97a5870, C4<>;
L_0x55fca97a5c10 .part v0x55fca9782df0_0, 1, 1;
L_0x55fca97a5d70 .part v0x55fca9783660_0, 1, 1;
L_0x55fca97a5e60 .functor MUXZ 1, o0x7f842494e968, L_0x55fca97a5d70, L_0x55fca97a5c10, C4<>;
L_0x55fca97a6070 .part v0x55fca9782df0_0, 2, 1;
L_0x55fca97a6110 .part v0x55fca9783660_0, 2, 1;
L_0x55fca97a6240 .functor MUXZ 1, o0x7f842494e9f8, L_0x55fca97a6110, L_0x55fca97a6070, C4<>;
L_0x55fca97a63d0 .part v0x55fca9782df0_0, 3, 1;
L_0x55fca97a65a0 .part v0x55fca9783660_0, 3, 1;
L_0x55fca97a6640 .functor MUXZ 1, o0x7f842494eab8, L_0x55fca97a65a0, L_0x55fca97a63d0, C4<>;
L_0x55fca97a6500 .cmp/eq 4, v0x55fca97848e0_0, L_0x7f84248fe9f0;
L_0x55fca97a6830 .cmp/eq 8, v0x55fca9781ee0_0, L_0x7f84248fea38;
L_0x55fca97a6af0 .cmp/eq 4, v0x55fca97848e0_0, L_0x7f84248fea80;
L_0x55fca97a6d80 .reduce/nor L_0x7f84248ff140;
L_0x55fca97a6ef0 .cmp/eq 4, v0x55fca97848e0_0, L_0x7f84248feac8;
L_0x55fca97a6fe0 .cmp/eq 6, L_0x55fca97a4e50, L_0x7f84248feb10;
L_0x55fca97a7360 .reduce/nor L_0x7f84248ff0f8;
L_0x55fca97a7510 .cmp/eq 4, L_0x55fca97a1800, L_0x7f84248feb58;
L_0x55fca97a7860 .cmp/ne 32, v0x55fca94cbc80_0, L_0x7f84248feba0;
L_0x55fca97a7b90 .concat [ 3 3 0 0], v0x55fca9783130_0, L_0x7f84248febe8;
L_0x55fca97a7d80 .arith/sum 6, v0x55fca9780b70_0, L_0x55fca97a7b90;
L_0x55fca97a7f10 .cmp/ge 6, L_0x55fca97a7d80, L_0x7f84248fec30;
L_0x55fca97a8230 .reduce/nor L_0x55fca97a4300;
L_0x55fca97a8460 .cmp/eq 4, v0x55fca97848e0_0, L_0x7f84248fec78;
L_0x55fca97a8700 .concat [ 3 3 0 0], v0x55fca9783130_0, L_0x7f84248fecc0;
L_0x55fca97a8840 .arith/sum 6, v0x55fca9780b70_0, L_0x55fca97a8700;
L_0x55fca97a8b20 .cmp/ge 6, L_0x55fca97a8840, L_0x55fca97a4e50;
L_0x55fca97a8d40 .reduce/nor L_0x7f84248ff0f8;
L_0x55fca97a9080 .cmp/eq 4, L_0x55fca97a1800, L_0x7f84248fed08;
L_0x55fca97a9320 .cmp/ne 32, v0x55fca94cbc80_0, L_0x7f84248fed50;
L_0x55fca97a9670 .reduce/nor L_0x55fca97a4300;
L_0x55fca97a9280 .cmp/eq 4, v0x55fca97848e0_0, L_0x7f84248fed98;
L_0x55fca97a9d10 .concat [ 3 3 0 0], v0x55fca9783130_0, L_0x7f84248fede0;
L_0x55fca97a9db0 .arith/sum 6, v0x55fca9780b70_0, L_0x55fca97a9d10;
L_0x55fca97aa080 .cmp/ge 6, L_0x55fca97a9db0, L_0x7f84248fee28;
L_0x55fca97aa260 .cmp/eq 4, L_0x55fca97a1800, L_0x7f84248fee70;
L_0x55fca97aa6b0 .cmp/ne 32, v0x55fca94cbc80_0, L_0x7f84248feeb8;
L_0x55fca97aa8b0 .reduce/nor L_0x55fca97a4300;
L_0x55fca97aade0 .cmp/eq 4, v0x55fca97848e0_0, L_0x7f84248fef00;
L_0x55fca97ab080 .cmp/eq 4, v0x55fca9782660_0, L_0x7f84248fef48;
L_0x55fca97ab420 .cmp/ne 32, v0x55fca94cbc80_0, L_0x7f84248fef90;
L_0x55fca97ab720 .reduce/nor L_0x55fca97a4300;
L_0x55fca97abca0 .cmp/eq 4, v0x55fca97848e0_0, L_0x7f84248fefd8;
L_0x55fca97abd90 .concat [ 3 3 0 0], v0x55fca9783130_0, L_0x7f84248ff020;
L_0x55fca97abff0 .arith/sum 6, v0x55fca9780b70_0, L_0x55fca97abd90;
L_0x55fca97ac100 .cmp/ge 6, L_0x55fca97abff0, L_0x7f84248ff068;
L_0x55fca97ac4b0 .arith/sum 32, v0x55fca9780df0_0, L_0x7f84248ff0b0;
L_0x55fca97ac610 .cmp/gt 32, v0x55fca94cbc80_0, L_0x55fca97ac4b0;
L_0x55fca97acaa0 .reduce/nor L_0x55fca97a4300;
S_0x55fca9779d20 .scope function.vec4.s3, "lane_decode" "lane_decode" 9 63, 9 63 0, S_0x55fca9730da0;
 .timescale 0 0;
; Variable lane_decode is vec4 return value of scope S_0x55fca9779d20
v0x55fca977a020_0 .var "sel", 1 0;
TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_decode ;
    %load/vec4 v0x55fca977a020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %load/vec4 v0x55fca97838c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.12, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 1, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %end;
S_0x55fca977a100 .scope function.vec4.s4, "lane_mask" "lane_mask" 9 74, 9 74 0, S_0x55fca9730da0;
 .timescale 0 0;
; Variable lane_mask is vec4 return value of scope S_0x55fca977a100
v0x55fca977a3e0_0 .var "lanes", 2 0;
TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask ;
    %load/vec4 v0x55fca977a3e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %pushi/vec4 0, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_3.18;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_3.18;
T_3.15 ;
    %pushi/vec4 3, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_3.18;
T_3.16 ;
    %pushi/vec4 15, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %end;
S_0x55fca9785260 .scope module, "u_ftx" "fifo_tx" 3 77, 10 2 0, S_0x55fca96d7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /OUTPUT 1 "full_o";
    .port_info 5 /OUTPUT 5 "level_o";
    .port_info 6 /INPUT 1 "rd_en_i";
    .port_info 7 /OUTPUT 32 "rd_data_o";
    .port_info 8 /OUTPUT 1 "empty_o";
P_0x55fca9785440 .param/l "DEPTH" 0 10 4, +C4<00000000000000000000000000010000>;
P_0x55fca9785480 .param/l "WIDTH" 0 10 3, +C4<00000000000000000000000000100000>;
L_0x55fca97a4430 .functor BUFZ 32, v0x55fca9785e90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fca97a44a0 .functor BUFZ 5, v0x55fca97859b0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7f84248fe768 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55fca9785730_0 .net/2u *"_ivl_0", 4 0, L_0x7f84248fe768;  1 drivers
L_0x7f84248fe7b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55fca9785830_0 .net/2u *"_ivl_4", 4 0, L_0x7f84248fe7b0;  1 drivers
v0x55fca9785910_0 .net "clk", 0 0, v0x55fca9788b80_0;  alias, 1 drivers
v0x55fca97859b0_0 .var "count", 4 0;
v0x55fca9785a70_0 .net "empty_o", 0 0, L_0x55fca97a4300;  alias, 1 drivers
v0x55fca9785bb0_0 .net "full_o", 0 0, L_0x55fca97a4260;  alias, 1 drivers
v0x55fca9785c70_0 .net "level_o", 4 0, L_0x55fca97a44a0;  alias, 1 drivers
v0x55fca9785d30 .array "mem", 15 0, 31 0;
v0x55fca9785dd0_0 .net "rd_data_o", 31 0, L_0x55fca97a4430;  alias, 1 drivers
v0x55fca9785e90_0 .var "rd_data_r", 31 0;
v0x55fca9785f50_0 .net "rd_en_i", 0 0, L_0x55fca97ac980;  alias, 1 drivers
v0x55fca9785ff0_0 .var "rd_ptr", 3 0;
v0x55fca97860b0_0 .net "resetn", 0 0, v0x55fca978c870_0;  alias, 1 drivers
v0x55fca9786150_0 .net "wr_data_i", 31 0, L_0x55fca979d260;  alias, 1 drivers
v0x55fca9786210_0 .net "wr_en_i", 0 0, L_0x55fca979d150;  alias, 1 drivers
v0x55fca97862b0_0 .var "wr_ptr", 3 0;
L_0x55fca97a4260 .cmp/eq 5, v0x55fca97859b0_0, L_0x7f84248fe768;
L_0x55fca97a4300 .cmp/eq 5, v0x55fca97859b0_0, L_0x7f84248fe7b0;
S_0x55fca9786470 .scope module, "u_ram" "axi4_ram_slave" 3 116, 11 3 0, S_0x55fca96d7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 32 "awaddr";
    .port_info 3 /INPUT 1 "awvalid";
    .port_info 4 /OUTPUT 1 "awready";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /INPUT 4 "wstrb";
    .port_info 7 /INPUT 1 "wvalid";
    .port_info 8 /OUTPUT 1 "wready";
    .port_info 9 /OUTPUT 2 "bresp";
    .port_info 10 /OUTPUT 1 "bvalid";
    .port_info 11 /INPUT 1 "bready";
    .port_info 12 /INPUT 32 "araddr";
    .port_info 13 /INPUT 1 "arvalid";
    .port_info 14 /OUTPUT 1 "arready";
    .port_info 15 /OUTPUT 32 "rdata";
    .port_info 16 /OUTPUT 2 "rresp";
    .port_info 17 /OUTPUT 1 "rvalid";
    .port_info 18 /INPUT 1 "rready";
P_0x55fca9786690 .param/l "ADDR_WIDTH" 0 11 4, +C4<00000000000000000000000000100000>;
P_0x55fca97866d0 .param/l "MEM_WORDS" 0 11 5, +C4<00000000000000000100000000000000>;
v0x55fca9787080_0 .net "araddr", 31 0, L_0x55fca97aef80;  alias, 1 drivers
v0x55fca9787190_0 .var "arready", 0 0;
v0x55fca9787280_0 .net "arvalid", 0 0, L_0x55fca97af080;  alias, 1 drivers
v0x55fca9787350_0 .net "awaddr", 31 0, L_0x55fca97af430;  alias, 1 drivers
v0x55fca9787420_0 .var "awaddr_q", 31 0;
v0x55fca9787510_0 .var "awready", 0 0;
v0x55fca9787600_0 .net "awvalid", 0 0, L_0x55fca97af4a0;  alias, 1 drivers
v0x55fca97876a0_0 .net "bready", 0 0, L_0x55fca97af820;  alias, 1 drivers
v0x55fca9787740_0 .var "bresp", 1 0;
v0x55fca9787810_0 .var "bvalid", 0 0;
v0x55fca97878b0_0 .net "clk", 0 0, v0x55fca9788b80_0;  alias, 1 drivers
v0x55fca9787950_0 .var "have_aw", 0 0;
v0x55fca97879f0_0 .var "have_w", 0 0;
v0x55fca9787a90_0 .var/i "i", 31 0;
v0x55fca9787b50 .array "mem", 16383 0, 31 0;
v0x55fca9787c10_0 .var "rdata", 31 0;
v0x55fca9787d20_0 .net "resetn", 0 0, v0x55fca978c870_0;  alias, 1 drivers
v0x55fca9787ed0_0 .net "rready", 0 0, L_0x55fca97af140;  alias, 1 drivers
v0x55fca9787f70_0 .var "rresp", 1 0;
v0x55fca9788010_0 .var "rvalid", 0 0;
v0x55fca9788100_0 .net "wdata", 31 0, L_0x55fca97af5d0;  alias, 1 drivers
v0x55fca97881a0_0 .var "wdata_q", 31 0;
v0x55fca9788260_0 .var "wready", 0 0;
v0x55fca9788350_0 .net "wstrb", 3 0, L_0x55fca97af560;  alias, 1 drivers
v0x55fca9788410_0 .var "wstrb_q", 3 0;
v0x55fca97884d0_0 .net "wvalid", 0 0, L_0x55fca97af690;  alias, 1 drivers
S_0x55fca9786af0 .scope begin, "$unm_blk_274" "$unm_blk_274" 11 87, 11 87 0, S_0x55fca9786470;
 .timescale 0 0;
v0x55fca9786ca0_0 .var/i "widx", 31 0;
S_0x55fca9786da0 .scope begin, "$unm_blk_275" "$unm_blk_275" 11 101, 11 101 0, S_0x55fca9786470;
 .timescale 0 0;
v0x55fca9786fa0_0 .var/i "ridx", 31 0;
    .scope S_0x55fca96d7cf0;
T_4 ;
    %wait E_0x55fca96a33b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fca96ad0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fca96b08b0_0, 0, 1;
    %load/vec4 v0x55fca9720d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 12;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fca96ad0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fca96b08b0_0, 0, 1;
    %jmp T_4.22;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca96ad0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca96b08b0_0, 0, 1;
    %jmp T_4.22;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca96ad0c0_0, 0, 1;
    %jmp T_4.22;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca96ad0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca96b08b0_0, 0, 1;
    %jmp T_4.22;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca96ad0c0_0, 0, 1;
    %jmp T_4.22;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca96ad0c0_0, 0, 1;
    %jmp T_4.22;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca96ad0c0_0, 0, 1;
    %jmp T_4.22;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca96ad0c0_0, 0, 1;
    %jmp T_4.22;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca96ad0c0_0, 0, 1;
    %jmp T_4.22;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca96ad0c0_0, 0, 1;
    %jmp T_4.22;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca96ad0c0_0, 0, 1;
    %jmp T_4.22;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca96ad0c0_0, 0, 1;
    %jmp T_4.22;
T_4.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca96ad0c0_0, 0, 1;
    %jmp T_4.22;
T_4.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca96ad0c0_0, 0, 1;
    %jmp T_4.22;
T_4.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca96ad0c0_0, 0, 1;
    %jmp T_4.22;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca96ad0c0_0, 0, 1;
    %jmp T_4.22;
T_4.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca96ad0c0_0, 0, 1;
    %jmp T_4.22;
T_4.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca96ad0c0_0, 0, 1;
    %jmp T_4.22;
T_4.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca96ad0c0_0, 0, 1;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca96ad0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca96b08b0_0, 0, 1;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca96ad0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca96b08b0_0, 0, 1;
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca96ad0c0_0, 0, 1;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55fca96d7cf0;
T_5 ;
    %wait E_0x55fca969cb70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fca96b5ac0_0, 0, 1;
    %load/vec4 v0x55fca96acc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55fca96ad0c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x55fca96b08b0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.2, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca96b5ac0_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x55fca9720d80_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55fca96b3c10_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x55fca96b31e0_0;
    %parti/s 1, 8, 5;
    %and;
    %load/vec4 v0x55fca96b4b10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca96b5ac0_0, 0, 1;
T_5.4 ;
T_5.3 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55fca96d7cf0;
T_6 ;
    %wait E_0x55fca962efa0;
    %load/vec4 v0x55fca969c1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca96e4840_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55fca96b0e90_0;
    %load/vec4 v0x55fca96ad0c0_0;
    %and;
    %load/vec4 v0x55fca9720d80_0;
    %pushi/vec4 72, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca96e4840_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x55fca96b5a20_0;
    %load/vec4 v0x55fca9720d80_0;
    %pushi/vec4 72, 0, 12;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca96e4840_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55fca96d7cf0;
T_7 ;
    %wait E_0x55fca962efa0;
    %load/vec4 v0x55fca969c1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca96d16c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55fca96ce0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca96d16c0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55fca96d1620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca96d16c0_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55fca96d7cf0;
T_8 ;
    %wait E_0x55fca962efa0;
    %load/vec4 v0x55fca969c1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca96e59a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca96e2240_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55fca96e4900_0;
    %assign/vec4 v0x55fca96e2240_0, 0;
    %load/vec4 v0x55fca96e2240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55fca96e6bf0_0;
    %assign/vec4 v0x55fca96e59a0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55fca96d7cf0;
T_9 ;
    %wait E_0x55fca962efa0;
    %load/vec4 v0x55fca969c1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca96d0760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca9722530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca9720290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca96b47c0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55fca96d0f30_0, 0;
    %pushi/vec4 129, 0, 32;
    %assign/vec4 v0x55fca96ac190_0, 0;
    %pushi/vec4 11, 0, 32;
    %assign/vec4 v0x55fca96ac250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca96ab260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca96d1a00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca96ab1a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca94cbc80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca96ce7f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca96cfb00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca96cff80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca96cd8c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca96e7d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca96cebf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca96cf7e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55fca96acbb0_0;
    %load/vec4 v0x55fca9720d80_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %fork t_1, S_0x55fca9731120;
    %jmp t_0;
    .scope S_0x55fca9731120;
t_1 ;
    %load/vec4 v0x55fca96d0760_0;
    %load/vec4 v0x55fca96b31e0_0;
    %store/vec4 v0x55fca96a1c10_0, 0, 32;
    %store/vec4 v0x55fca96a20d0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x55fca969faa0;
    %store/vec4 v0x55fca96a2a20_0, 0, 32;
    %load/vec4 v0x55fca96a2a20_0;
    %load/vec4 v0x55fca96b50e0_0;
    %and;
    %load/vec4 v0x55fca96d0760_0;
    %load/vec4 v0x55fca96b50e0_0;
    %inv;
    %and;
    %or;
    %store/vec4 v0x55fca96a2a20_0, 0, 32;
    %load/vec4 v0x55fca96b4b10_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55fca96a2a20_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_9.4, 9;
    %load/vec4 v0x55fca96d0760_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55fca96a2a20_0, 4, 1;
T_9.4 ;
    %load/vec4 v0x55fca96a2a20_0;
    %assign/vec4 v0x55fca96d0760_0, 0;
    %end;
    .scope S_0x55fca96d7cf0;
t_0 %join;
T_9.2 ;
    %load/vec4 v0x55fca96acbb0_0;
    %load/vec4 v0x55fca9720d80_0;
    %pushi/vec4 12, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x55fca96b3c10_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_9.8, 8;
    %load/vec4 v0x55fca96b31e0_0;
    %parti/s 5, 0, 2;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %load/vec4 v0x55fca9722530_0;
    %parti/s 5, 0, 2;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55fca9722530_0, 4, 5;
T_9.6 ;
    %load/vec4 v0x55fca96acbb0_0;
    %load/vec4 v0x55fca9720d80_0;
    %pushi/vec4 20, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %load/vec4 v0x55fca96b47c0_0;
    %load/vec4 v0x55fca96b31e0_0;
    %store/vec4 v0x55fca96a1c10_0, 0, 32;
    %store/vec4 v0x55fca96a20d0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x55fca969faa0;
    %load/vec4 v0x55fca96a1790_0;
    %and;
    %assign/vec4 v0x55fca96b47c0_0, 0;
T_9.10 ;
    %load/vec4 v0x55fca96acbb0_0;
    %load/vec4 v0x55fca9720d80_0;
    %pushi/vec4 24, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.12, 8;
    %load/vec4 v0x55fca96d0f30_0;
    %load/vec4 v0x55fca96b31e0_0;
    %store/vec4 v0x55fca96a1c10_0, 0, 32;
    %store/vec4 v0x55fca96a20d0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x55fca969faa0;
    %load/vec4 v0x55fca96b5580_0;
    %and;
    %assign/vec4 v0x55fca96d0f30_0, 0;
T_9.12 ;
    %load/vec4 v0x55fca96acbb0_0;
    %load/vec4 v0x55fca9720d80_0;
    %pushi/vec4 28, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.14, 8;
    %load/vec4 v0x55fca96ac190_0;
    %load/vec4 v0x55fca96b31e0_0;
    %store/vec4 v0x55fca96a1c10_0, 0, 32;
    %store/vec4 v0x55fca96a20d0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x55fca969faa0;
    %load/vec4 v0x55fca96b36f0_0;
    %and;
    %assign/vec4 v0x55fca96ac190_0, 0;
T_9.14 ;
    %load/vec4 v0x55fca96acbb0_0;
    %load/vec4 v0x55fca9720d80_0;
    %pushi/vec4 32, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.16, 8;
    %load/vec4 v0x55fca96ac250_0;
    %load/vec4 v0x55fca96b31e0_0;
    %store/vec4 v0x55fca96a1c10_0, 0, 32;
    %store/vec4 v0x55fca96a20d0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x55fca969faa0;
    %load/vec4 v0x55fca96b2da0_0;
    %and;
    %assign/vec4 v0x55fca96ac250_0, 0;
T_9.16 ;
    %load/vec4 v0x55fca96acbb0_0;
    %load/vec4 v0x55fca9720d80_0;
    %pushi/vec4 36, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.18, 8;
    %load/vec4 v0x55fca96ab260_0;
    %load/vec4 v0x55fca96b31e0_0;
    %store/vec4 v0x55fca96a1c10_0, 0, 32;
    %store/vec4 v0x55fca96a20d0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x55fca969faa0;
    %load/vec4 v0x55fca96a13a0_0;
    %and;
    %assign/vec4 v0x55fca96ab260_0, 0;
T_9.18 ;
    %load/vec4 v0x55fca96acbb0_0;
    %load/vec4 v0x55fca9720d80_0;
    %pushi/vec4 40, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.20, 8;
    %load/vec4 v0x55fca96d1a00_0;
    %load/vec4 v0x55fca96b31e0_0;
    %store/vec4 v0x55fca96a1c10_0, 0, 32;
    %store/vec4 v0x55fca96a20d0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x55fca969faa0;
    %load/vec4 v0x55fca96b6c00_0;
    %and;
    %assign/vec4 v0x55fca96d1a00_0, 0;
T_9.20 ;
    %load/vec4 v0x55fca96acbb0_0;
    %load/vec4 v0x55fca9720d80_0;
    %pushi/vec4 44, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.22, 8;
    %load/vec4 v0x55fca96ab1a0_0;
    %load/vec4 v0x55fca96b31e0_0;
    %store/vec4 v0x55fca96a1c10_0, 0, 32;
    %store/vec4 v0x55fca96a20d0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x55fca969faa0;
    %assign/vec4 v0x55fca96ab1a0_0, 0;
T_9.22 ;
    %load/vec4 v0x55fca96acbb0_0;
    %load/vec4 v0x55fca9720d80_0;
    %pushi/vec4 48, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.24, 8;
    %load/vec4 v0x55fca94cbc80_0;
    %load/vec4 v0x55fca96b31e0_0;
    %store/vec4 v0x55fca96a1c10_0, 0, 32;
    %store/vec4 v0x55fca96a20d0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x55fca969faa0;
    %assign/vec4 v0x55fca94cbc80_0, 0;
T_9.24 ;
    %load/vec4 v0x55fca96acbb0_0;
    %load/vec4 v0x55fca9720d80_0;
    %pushi/vec4 52, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.26, 8;
    %load/vec4 v0x55fca96ce7f0_0;
    %load/vec4 v0x55fca96b31e0_0;
    %store/vec4 v0x55fca96a1c10_0, 0, 32;
    %store/vec4 v0x55fca96a20d0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x55fca969faa0;
    %load/vec4 v0x55fca969c610_0;
    %and;
    %assign/vec4 v0x55fca96ce7f0_0, 0;
T_9.26 ;
    %load/vec4 v0x55fca96acbb0_0;
    %load/vec4 v0x55fca9720d80_0;
    %pushi/vec4 56, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.28, 8;
    %load/vec4 v0x55fca96cfb00_0;
    %load/vec4 v0x55fca96b31e0_0;
    %store/vec4 v0x55fca96a1c10_0, 0, 32;
    %store/vec4 v0x55fca96a20d0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x55fca969faa0;
    %load/vec4 v0x55fca96b4040_0;
    %and;
    %assign/vec4 v0x55fca96cfb00_0, 0;
T_9.28 ;
    %load/vec4 v0x55fca96acbb0_0;
    %load/vec4 v0x55fca9720d80_0;
    %pushi/vec4 60, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.30, 8;
    %load/vec4 v0x55fca96cff80_0;
    %load/vec4 v0x55fca96b31e0_0;
    %store/vec4 v0x55fca96a1c10_0, 0, 32;
    %store/vec4 v0x55fca96a20d0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x55fca969faa0;
    %assign/vec4 v0x55fca96cff80_0, 0;
T_9.30 ;
    %load/vec4 v0x55fca96acbb0_0;
    %load/vec4 v0x55fca9720d80_0;
    %pushi/vec4 64, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.32, 8;
    %load/vec4 v0x55fca96cd8c0_0;
    %load/vec4 v0x55fca96b31e0_0;
    %store/vec4 v0x55fca96a1c10_0, 0, 32;
    %store/vec4 v0x55fca96a20d0_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_csr.apply_strb, S_0x55fca969faa0;
    %assign/vec4 v0x55fca96cd8c0_0, 0;
T_9.32 ;
    %load/vec4 v0x55fca96acbb0_0;
    %load/vec4 v0x55fca9720d80_0;
    %pushi/vec4 16, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.34, 8;
    %load/vec4 v0x55fca9720290_0;
    %load/vec4 v0x55fca96b31e0_0;
    %inv;
    %and;
    %assign/vec4 v0x55fca9720290_0, 0;
T_9.34 ;
    %load/vec4 v0x55fca96acbb0_0;
    %load/vec4 v0x55fca9720d80_0;
    %pushi/vec4 80, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.36, 8;
    %load/vec4 v0x55fca96e7d00_0;
    %load/vec4 v0x55fca96b31e0_0;
    %inv;
    %and;
    %assign/vec4 v0x55fca96e7d00_0, 0;
T_9.36 ;
    %load/vec4 v0x55fca96ce750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.38, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55fca9720290_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca96cebf0_0, 0;
T_9.38 ;
    %load/vec4 v0x55fca96cef10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.40, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55fca9720290_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca96cf7e0_0, 0;
T_9.40 ;
    %load/vec4 v0x55fca96e7c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.42, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55fca9720290_0, 4, 5;
T_9.42 ;
    %load/vec4 v0x55fca96e19f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.44, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55fca9720290_0, 4, 5;
T_9.44 ;
    %load/vec4 v0x55fca96e5a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.46, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55fca9720290_0, 4, 5;
T_9.46 ;
    %load/vec4 v0x55fca96adae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.48, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55fca96e7d00_0, 4, 5;
T_9.48 ;
    %load/vec4 v0x55fca96a5490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.50, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55fca96e7d00_0, 4, 5;
T_9.50 ;
    %load/vec4 v0x55fca96ad690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.52, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55fca96e7d00_0, 4, 5;
T_9.52 ;
    %load/vec4 v0x55fca96b61c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.54, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55fca96e7d00_0, 4, 5;
T_9.54 ;
    %load/vec4 v0x55fca96acbb0_0;
    %load/vec4 v0x55fca9720d80_0;
    %pushi/vec4 8, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55fca96b3c10_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.56, 8;
    %load/vec4 v0x55fca96b31e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.58, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca96cebf0_0, 0;
T_9.58 ;
    %load/vec4 v0x55fca96b31e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.60, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca96cf7e0_0, 0;
T_9.60 ;
T_9.56 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55fca96d7cf0;
T_10 ;
    %wait E_0x55fca96adff0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fca969ebd0_0, 0, 32;
    %load/vec4 v0x55fca96b0e90_0;
    %load/vec4 v0x55fca96ad0c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55fca9720d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fca969ebd0_0, 0, 32;
    %jmp T_10.23;
T_10.2 ;
    %pushi/vec4 436211841, 0, 32;
    %store/vec4 v0x55fca969ebd0_0, 0, 32;
    %jmp T_10.23;
T_10.3 ;
    %load/vec4 v0x55fca96d0760_0;
    %store/vec4 v0x55fca969ebd0_0, 0, 32;
    %jmp T_10.23;
T_10.4 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x55fca96b0430_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fca96ad5d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fca96b4b10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fca96ac6a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fca96cebf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fca96cf7e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fca969ebd0_0, 0, 32;
    %jmp T_10.23;
T_10.5 ;
    %load/vec4 v0x55fca9722530_0;
    %store/vec4 v0x55fca969ebd0_0, 0, 32;
    %jmp T_10.23;
T_10.6 ;
    %load/vec4 v0x55fca9720290_0;
    %store/vec4 v0x55fca969ebd0_0, 0, 32;
    %jmp T_10.23;
T_10.7 ;
    %load/vec4 v0x55fca96b47c0_0;
    %store/vec4 v0x55fca969ebd0_0, 0, 32;
    %jmp T_10.23;
T_10.8 ;
    %load/vec4 v0x55fca96d0f30_0;
    %store/vec4 v0x55fca969ebd0_0, 0, 32;
    %jmp T_10.23;
T_10.9 ;
    %load/vec4 v0x55fca96ac190_0;
    %store/vec4 v0x55fca969ebd0_0, 0, 32;
    %jmp T_10.23;
T_10.10 ;
    %load/vec4 v0x55fca96ac250_0;
    %store/vec4 v0x55fca969ebd0_0, 0, 32;
    %jmp T_10.23;
T_10.11 ;
    %load/vec4 v0x55fca96ab260_0;
    %store/vec4 v0x55fca969ebd0_0, 0, 32;
    %jmp T_10.23;
T_10.12 ;
    %load/vec4 v0x55fca96d1a00_0;
    %store/vec4 v0x55fca969ebd0_0, 0, 32;
    %jmp T_10.23;
T_10.13 ;
    %load/vec4 v0x55fca96ab1a0_0;
    %store/vec4 v0x55fca969ebd0_0, 0, 32;
    %jmp T_10.23;
T_10.14 ;
    %load/vec4 v0x55fca94cbc80_0;
    %store/vec4 v0x55fca969ebd0_0, 0, 32;
    %jmp T_10.23;
T_10.15 ;
    %load/vec4 v0x55fca96ce7f0_0;
    %store/vec4 v0x55fca969ebd0_0, 0, 32;
    %jmp T_10.23;
T_10.16 ;
    %load/vec4 v0x55fca96cfb00_0;
    %store/vec4 v0x55fca969ebd0_0, 0, 32;
    %jmp T_10.23;
T_10.17 ;
    %load/vec4 v0x55fca96cff80_0;
    %store/vec4 v0x55fca969ebd0_0, 0, 32;
    %jmp T_10.23;
T_10.18 ;
    %load/vec4 v0x55fca96cd8c0_0;
    %store/vec4 v0x55fca969ebd0_0, 0, 32;
    %jmp T_10.23;
T_10.19 ;
    %load/vec4 v0x55fca96e59a0_0;
    %store/vec4 v0x55fca969ebd0_0, 0, 32;
    %jmp T_10.23;
T_10.20 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x55fca96b0970_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fca96adba0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fca96b0430_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fca96ad5d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fca969ebd0_0, 0, 32;
    %jmp T_10.23;
T_10.21 ;
    %load/vec4 v0x55fca96e7d00_0;
    %store/vec4 v0x55fca969ebd0_0, 0, 32;
    %jmp T_10.23;
T_10.23 ;
    %pop/vec4 1;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55fca96e3140;
T_11 ;
    %wait E_0x55fca962efa0;
    %load/vec4 v0x55fca9728f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca96da830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca96da0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9728720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca96bdea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca97287e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55fca96cc680_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55fca9769610_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55fca971cfa0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55fca971c420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca96e27a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fca971d210_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fca971c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca96d6580_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fca971e210_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fca96e3580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca96c7920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca96cd4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9728eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca971d540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca97218b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fca9706710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca972f730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca969da30_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca96da830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca96da0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9728720_0, 0;
    %load/vec4 v0x55fca97287e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca96bdea0_0, 0;
    %load/vec4 v0x55fca96d6e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.5, 8;
    %load/vec4 v0x55fca973d140_0;
    %assign/vec4 v0x55fca96cc680_0, 0;
    %load/vec4 v0x55fca971cb80_0;
    %assign/vec4 v0x55fca9769610_0, 0;
    %load/vec4 v0x55fca9769cf0_0;
    %assign/vec4 v0x55fca971cfa0_0, 0;
    %load/vec4 v0x55fca95e67c0_0;
    %assign/vec4 v0x55fca971c420_0, 0;
    %load/vec4 v0x55fca96e2c90_0;
    %assign/vec4 v0x55fca96e27a0_0, 0;
    %load/vec4 v0x55fca9589c70_0;
    %assign/vec4 v0x55fca971d210_0, 0;
    %load/vec4 v0x55fca971d2d0_0;
    %assign/vec4 v0x55fca971c5c0_0, 0;
    %load/vec4 v0x55fca96d64c0_0;
    %assign/vec4 v0x55fca96d6580_0, 0;
    %load/vec4 v0x55fca96e2840_0;
    %assign/vec4 v0x55fca971e210_0, 0;
    %load/vec4 v0x55fca96cd1e0_0;
    %assign/vec4 v0x55fca96e3580_0, 0;
    %load/vec4 v0x55fca9702b40_0;
    %assign/vec4 v0x55fca96c7920_0, 0;
    %load/vec4 v0x55fca96de060_0;
    %assign/vec4 v0x55fca96cd4e0_0, 0;
    %load/vec4 v0x55fca972f0f0_0;
    %assign/vec4 v0x55fca9728eb0_0, 0;
    %load/vec4 v0x55fca96cdd10_0;
    %assign/vec4 v0x55fca971d540_0, 0;
    %load/vec4 v0x55fca9723600_0;
    %assign/vec4 v0x55fca97218b0_0, 0;
    %load/vec4 v0x55fca96bcd40_0;
    %assign/vec4 v0x55fca9706710_0, 0;
    %load/vec4 v0x55fca96adf30_0;
    %assign/vec4 v0x55fca972f730_0, 0;
    %load/vec4 v0x55fca97244b0_0;
    %assign/vec4 v0x55fca969da30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca9728720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca96da830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca96bdea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca97287e0_0, 0;
T_11.5 ;
    %jmp T_11.4;
T_11.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca96bdea0_0, 0;
    %load/vec4 v0x55fca9589bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca96da0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca96bdea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca97287e0_0, 0;
T_11.7 ;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55fca9785260;
T_12 ;
    %wait E_0x55fca962efa0;
    %load/vec4 v0x55fca97860b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fca97862b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fca9785ff0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55fca97859b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca9785e90_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55fca9786210_0;
    %load/vec4 v0x55fca9785bb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x55fca9786150_0;
    %load/vec4 v0x55fca97862b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fca9785d30, 0, 4;
    %load/vec4 v0x55fca97862b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55fca97862b0_0, 0;
T_12.2 ;
    %load/vec4 v0x55fca9785f50_0;
    %load/vec4 v0x55fca9785a70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x55fca9785ff0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55fca9785d30, 4;
    %assign/vec4 v0x55fca9785e90_0, 0;
    %load/vec4 v0x55fca9785ff0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55fca9785ff0_0, 0;
T_12.4 ;
    %load/vec4 v0x55fca9786210_0;
    %load/vec4 v0x55fca9785bb0_0;
    %nor/r;
    %and;
    %load/vec4 v0x55fca9785f50_0;
    %load/vec4 v0x55fca9785a70_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %load/vec4 v0x55fca97859b0_0;
    %assign/vec4 v0x55fca97859b0_0, 0;
    %jmp T_12.9;
T_12.6 ;
    %load/vec4 v0x55fca97859b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55fca97859b0_0, 0;
    %jmp T_12.9;
T_12.7 ;
    %load/vec4 v0x55fca97859b0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x55fca97859b0_0, 0;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55fca9730a20;
T_13 ;
    %wait E_0x55fca962efa0;
    %load/vec4 v0x55fca97788d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fca9778b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fca97787f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55fca97781c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca9778650_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55fca9778a50_0;
    %load/vec4 v0x55fca9778390_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x55fca9778970_0;
    %load/vec4 v0x55fca9778b10_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fca97784f0, 0, 4;
    %load/vec4 v0x55fca9778b10_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55fca9778b10_0, 0;
T_13.2 ;
    %load/vec4 v0x55fca9778730_0;
    %load/vec4 v0x55fca9778280_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x55fca97787f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55fca97784f0, 4;
    %assign/vec4 v0x55fca9778650_0, 0;
    %load/vec4 v0x55fca97787f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55fca97787f0_0, 0;
T_13.4 ;
    %load/vec4 v0x55fca9778a50_0;
    %load/vec4 v0x55fca9778390_0;
    %nor/r;
    %and;
    %load/vec4 v0x55fca9778730_0;
    %load/vec4 v0x55fca9778280_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %load/vec4 v0x55fca97781c0_0;
    %assign/vec4 v0x55fca97781c0_0, 0;
    %jmp T_13.9;
T_13.6 ;
    %load/vec4 v0x55fca97781c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55fca97781c0_0, 0;
    %jmp T_13.9;
T_13.7 ;
    %load/vec4 v0x55fca97781c0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x55fca97781c0_0, 0;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55fca9730da0;
T_14 ;
    %wait E_0x55fca9779cb0;
    %load/vec4 v0x55fca9781b30_0;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %load/vec4 v0x55fca9781a20_0;
    %store/vec4 v0x55fca977a020_0, 0, 2;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_decode, S_0x55fca9779d20;
    %store/vec4 v0x55fca9781130_0, 0, 3;
    %load/vec4 v0x55fca9780a60_0;
    %store/vec4 v0x55fca977a020_0, 0, 2;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_decode, S_0x55fca9779d20;
    %store/vec4 v0x55fca9780980_0, 0, 3;
    %load/vec4 v0x55fca97823a0_0;
    %store/vec4 v0x55fca977a020_0, 0, 2;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_decode, S_0x55fca9779d20;
    %store/vec4 v0x55fca97822c0_0, 0, 3;
    %jmp T_14.5;
T_14.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55fca9781130_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55fca9780980_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55fca97822c0_0, 0, 3;
    %jmp T_14.5;
T_14.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55fca9781130_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55fca9780980_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55fca97822c0_0, 0, 3;
    %jmp T_14.5;
T_14.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55fca9781130_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55fca9780980_0, 0, 3;
    %load/vec4 v0x55fca97838c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.6, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_14.7, 8;
T_14.6 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_14.7, 8;
 ; End of false expr.
    %blend;
T_14.7;
    %store/vec4 v0x55fca97822c0_0, 0, 3;
    %jmp T_14.5;
T_14.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55fca9781130_0, 0, 3;
    %load/vec4 v0x55fca97838c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.8, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_14.9, 8;
T_14.8 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_14.9, 8;
 ; End of false expr.
    %blend;
T_14.9;
    %store/vec4 v0x55fca9780980_0, 0, 3;
    %load/vec4 v0x55fca97838c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.10, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_14.11, 8;
T_14.10 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_14.11, 8;
 ; End of false expr.
    %blend;
T_14.11;
    %store/vec4 v0x55fca97822c0_0, 0, 3;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55fca9730da0;
T_15 ;
    %wait E_0x55fca962efa0;
    %load/vec4 v0x55fca9783cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca9784140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9784440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9784500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9784200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca97840a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9784200_0, 0;
    %load/vec4 v0x55fca97842c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca9784140_0, 0;
    %load/vec4 v0x55fca9781d30_0;
    %assign/vec4 v0x55fca9784440_0, 0;
    %load/vec4 v0x55fca9781d30_0;
    %assign/vec4 v0x55fca9784500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca97840a0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x55fca97840a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca97840a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca9784140_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x55fca9781050_0;
    %load/vec4 v0x55fca9784140_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_15.6, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca9784140_0, 0;
    %load/vec4 v0x55fca9784440_0;
    %assign/vec4 v0x55fca9784500_0, 0;
    %load/vec4 v0x55fca9784440_0;
    %inv;
    %assign/vec4 v0x55fca9784440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca9784200_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x55fca9784140_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55fca9784140_0, 0;
T_15.7 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55fca9730da0;
T_16 ;
    %wait E_0x55fca9779c50;
    %load/vec4 v0x55fca9783130_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55fca9783660_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55fca9782930_0, 0, 4;
    %jmp T_16.4;
T_16.0 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55fca9784680_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fca9783660_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55fca9782d10_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fca9782930_0, 0, 4;
    %jmp T_16.4;
T_16.1 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55fca9784680_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fca9784680_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fca9783660_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55fca9782d10_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fca9782930_0, 0, 4;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x55fca9784680_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x55fca9783660_0, 0, 4;
    %load/vec4 v0x55fca9782d10_0;
    %store/vec4 v0x55fca9782930_0, 0, 4;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55fca9730da0;
T_17 ;
    %wait E_0x55fca962efa0;
    %load/vec4 v0x55fca9783cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fca97848e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca9782180_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55fca9783130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca9784680_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55fca9780b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca9780df0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fca9782660_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fca9782df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca97842c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fca9781ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9783980_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fca9783a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9782fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9783740_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55fca97849a0_0;
    %assign/vec4 v0x55fca97848e0_0, 0;
    %load/vec4 v0x55fca9782220_0;
    %assign/vec4 v0x55fca9782180_0, 0;
    %load/vec4 v0x55fca9783210_0;
    %assign/vec4 v0x55fca9783130_0, 0;
    %load/vec4 v0x55fca9784760_0;
    %assign/vec4 v0x55fca9784680_0, 0;
    %load/vec4 v0x55fca9780c50_0;
    %assign/vec4 v0x55fca9780b70_0, 0;
    %load/vec4 v0x55fca9780ed0_0;
    %assign/vec4 v0x55fca9780df0_0, 0;
    %load/vec4 v0x55fca9782740_0;
    %assign/vec4 v0x55fca9782660_0, 0;
    %load/vec4 v0x55fca9782ed0_0;
    %assign/vec4 v0x55fca9782df0_0, 0;
    %load/vec4 v0x55fca9784380_0;
    %assign/vec4 v0x55fca97842c0_0, 0;
    %load/vec4 v0x55fca9781fc0_0;
    %assign/vec4 v0x55fca9781ee0_0, 0;
    %load/vec4 v0x55fca9783c00_0;
    %assign/vec4 v0x55fca9783980_0, 0;
    %load/vec4 v0x55fca9783b20_0;
    %assign/vec4 v0x55fca9783a40_0, 0;
    %load/vec4 v0x55fca9783070_0;
    %assign/vec4 v0x55fca9782fb0_0, 0;
    %load/vec4 v0x55fca9783800_0;
    %assign/vec4 v0x55fca9783740_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55fca9730da0;
T_18 ;
    %wait E_0x55fca9779ad0;
    %load/vec4 v0x55fca97848e0_0;
    %store/vec4 v0x55fca97849a0_0, 0, 4;
    %load/vec4 v0x55fca9783130_0;
    %store/vec4 v0x55fca9783210_0, 0, 3;
    %load/vec4 v0x55fca9784680_0;
    %store/vec4 v0x55fca9784760_0, 0, 32;
    %load/vec4 v0x55fca9780b70_0;
    %store/vec4 v0x55fca9780c50_0, 0, 6;
    %load/vec4 v0x55fca9780df0_0;
    %store/vec4 v0x55fca9780ed0_0, 0, 32;
    %load/vec4 v0x55fca9782660_0;
    %store/vec4 v0x55fca9782740_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55fca9782ed0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fca9784380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fca9783ec0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fca9783d60_0, 0, 32;
    %load/vec4 v0x55fca9782180_0;
    %store/vec4 v0x55fca9782220_0, 0, 1;
    %load/vec4 v0x55fca9781ee0_0;
    %store/vec4 v0x55fca9781fc0_0, 0, 8;
    %load/vec4 v0x55fca9782fb0_0;
    %store/vec4 v0x55fca9783070_0, 0, 1;
    %load/vec4 v0x55fca9783740_0;
    %store/vec4 v0x55fca9783800_0, 0, 1;
    %load/vec4 v0x55fca9783980_0;
    %store/vec4 v0x55fca9783c00_0, 0, 1;
    %load/vec4 v0x55fca9783a40_0;
    %store/vec4 v0x55fca9783b20_0, 0, 4;
    %load/vec4 v0x55fca97848e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55fca97849a0_0, 0, 4;
    %jmp T_18.13;
T_18.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca9782220_0, 0, 1;
    %load/vec4 v0x55fca9784840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.14, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55fca97849a0_0, 0, 4;
    %load/vec4 v0x55fca9781130_0;
    %store/vec4 v0x55fca9783210_0, 0, 3;
    %load/vec4 v0x55fca9781b30_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55fca9784760_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55fca9780c50_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55fca97820a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fca9781fc0_0, 0, 8;
    %load/vec4 v0x55fca97824b0_0;
    %inv;
    %store/vec4 v0x55fca9783070_0, 0, 1;
    %load/vec4 v0x55fca97824b0_0;
    %inv;
    %load/vec4 v0x55fca9781b30_0;
    %pushi/vec4 6, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55fca9781b30_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55fca9781b30_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55fca9781b30_0;
    %pushi/vec4 32, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55fca9781b30_0;
    %pushi/vec4 216, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55fca9781b30_0;
    %pushi/vec4 199, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55fca9781b30_0;
    %pushi/vec4 96, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x55fca9783800_0, 0, 1;
T_18.14 ;
    %jmp T_18.13;
T_18.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55fca9782ed0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fca9782220_0, 0, 1;
    %load/vec4 v0x55fca9781ee0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.16, 4;
    %load/vec4 v0x55fca9781ee0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x55fca9781fc0_0, 0, 8;
    %jmp T_18.17;
T_18.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55fca97849a0_0, 0, 4;
T_18.17 ;
    %jmp T_18.13;
T_18.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca9784380_0, 0, 1;
    %load/vec4 v0x55fca9783130_0;
    %store/vec4 v0x55fca977a3e0_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x55fca977a100;
    %store/vec4 v0x55fca9782ed0_0, 0, 4;
    %load/vec4 v0x55fca9783f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.18, 8;
    %load/vec4 v0x55fca9784680_0;
    %ix/getv 4, v0x55fca9783130_0;
    %shiftl 4;
    %store/vec4 v0x55fca9784760_0, 0, 32;
T_18.18 ;
    %load/vec4 v0x55fca9780d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.20, 8;
    %load/vec4 v0x55fca9780b70_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55fca9783130_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55fca9780c50_0, 0, 6;
    %load/vec4 v0x55fca9780c50_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.22, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55fca9780c50_0, 0, 6;
    %load/vec4 v0x55fca9780790_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.24, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55fca97849a0_0, 0, 4;
    %load/vec4 v0x55fca9780980_0;
    %store/vec4 v0x55fca9783210_0, 0, 3;
    %load/vec4 v0x55fca9780870_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_18.26, 8;
    %load/vec4 v0x55fca97806d0_0;
    %parti/s 24, 0, 2;
    %concati/vec4 0, 0, 8;
    %jmp/1 T_18.27, 8;
T_18.26 ; End of true expr.
    %load/vec4 v0x55fca9780870_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_18.28, 9;
    %load/vec4 v0x55fca97806d0_0;
    %jmp/1 T_18.29, 9;
T_18.28 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_18.29, 9;
 ; End of false expr.
    %blend;
T_18.29;
    %jmp/0 T_18.27, 8;
 ; End of false expr.
    %blend;
T_18.27;
    %store/vec4 v0x55fca9784760_0, 0, 32;
    %jmp T_18.25;
T_18.24 ;
    %load/vec4 v0x55fca97835a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.30, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55fca97849a0_0, 0, 4;
    %load/vec4 v0x55fca97822c0_0;
    %store/vec4 v0x55fca9783210_0, 0, 3;
    %load/vec4 v0x55fca97834c0_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55fca9784760_0, 0, 32;
    %jmp T_18.31;
T_18.30 ;
    %load/vec4 v0x55fca9782820_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.32, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55fca97849a0_0, 0, 4;
    %load/vec4 v0x55fca97822c0_0;
    %store/vec4 v0x55fca9783210_0, 0, 3;
    %load/vec4 v0x55fca9782820_0;
    %store/vec4 v0x55fca9782740_0, 0, 4;
    %jmp T_18.33;
T_18.32 ;
    %load/vec4 v0x55fca97833b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.34, 4;
    %load/vec4 v0x55fca97822c0_0;
    %store/vec4 v0x55fca9783210_0, 0, 3;
    %load/vec4 v0x55fca97824b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.36, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_18.37, 8;
T_18.36 ; End of true expr.
    %load/vec4 v0x55fca97822c0_0;
    %store/vec4 v0x55fca977a3e0_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x55fca977a100;
    %jmp/0 T_18.37, 8;
 ; End of false expr.
    %blend;
T_18.37;
    %store/vec4 v0x55fca9782ed0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fca9780ed0_0, 0, 32;
    %load/vec4 v0x55fca97824b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.38, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55fca97849a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca9783c00_0, 0, 1;
    %jmp T_18.39;
T_18.38 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55fca97849a0_0, 0, 4;
T_18.39 ;
    %jmp T_18.35;
T_18.34 ;
    %load/vec4 v0x55fca9781b30_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca9781b30_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca9781b30_0;
    %cmpi/e 199, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca9781b30_0;
    %cmpi/e 96, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_18.40, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55fca97849a0_0, 0, 4;
    %jmp T_18.41;
T_18.40 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55fca97849a0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55fca97820a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fca9783740_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.42, 8;
    %pushi/vec4 8, 0, 8;
    %jmp/1 T_18.43, 8;
T_18.42 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_18.43, 8;
 ; End of false expr.
    %blend;
T_18.43;
    %add;
    %store/vec4 v0x55fca9781fc0_0, 0, 8;
T_18.41 ;
T_18.35 ;
T_18.33 ;
T_18.31 ;
T_18.25 ;
T_18.22 ;
T_18.20 ;
    %jmp T_18.13;
T_18.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca9784380_0, 0, 1;
    %load/vec4 v0x55fca9783130_0;
    %store/vec4 v0x55fca977a3e0_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x55fca977a100;
    %store/vec4 v0x55fca9782ed0_0, 0, 4;
    %load/vec4 v0x55fca97845c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.44, 8;
    %load/vec4 v0x55fca9784680_0;
    %ix/getv 4, v0x55fca9783130_0;
    %shiftl 4;
    %store/vec4 v0x55fca9784760_0, 0, 32;
T_18.44 ;
    %load/vec4 v0x55fca9780d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.46, 8;
    %load/vec4 v0x55fca9780b70_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55fca9783130_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55fca9780c50_0, 0, 6;
    %load/vec4 v0x55fca9780790_0;
    %load/vec4 v0x55fca9780c50_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_18.48, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55fca9780c50_0, 0, 6;
    %load/vec4 v0x55fca97835a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.50, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55fca97849a0_0, 0, 4;
    %load/vec4 v0x55fca97822c0_0;
    %store/vec4 v0x55fca9783210_0, 0, 3;
    %load/vec4 v0x55fca97834c0_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55fca9784760_0, 0, 32;
    %jmp T_18.51;
T_18.50 ;
    %load/vec4 v0x55fca9782820_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.52, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55fca97849a0_0, 0, 4;
    %load/vec4 v0x55fca97822c0_0;
    %store/vec4 v0x55fca9783210_0, 0, 3;
    %load/vec4 v0x55fca9782820_0;
    %store/vec4 v0x55fca9782740_0, 0, 4;
    %jmp T_18.53;
T_18.52 ;
    %load/vec4 v0x55fca97833b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.54, 4;
    %load/vec4 v0x55fca97822c0_0;
    %store/vec4 v0x55fca9783210_0, 0, 3;
    %load/vec4 v0x55fca97824b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.56, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_18.57, 8;
T_18.56 ; End of true expr.
    %load/vec4 v0x55fca97822c0_0;
    %store/vec4 v0x55fca977a3e0_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x55fca977a100;
    %jmp/0 T_18.57, 8;
 ; End of false expr.
    %blend;
T_18.57;
    %store/vec4 v0x55fca9782ed0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fca9780ed0_0, 0, 32;
    %load/vec4 v0x55fca97824b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.58, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55fca97849a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca9783c00_0, 0, 1;
    %jmp T_18.59;
T_18.58 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55fca97849a0_0, 0, 4;
T_18.59 ;
    %jmp T_18.55;
T_18.54 ;
    %load/vec4 v0x55fca9781b30_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca9781b30_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_18.60, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55fca97849a0_0, 0, 4;
    %jmp T_18.61;
T_18.60 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55fca97849a0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55fca97820a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fca9783740_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.62, 8;
    %pushi/vec4 8, 0, 8;
    %jmp/1 T_18.63, 8;
T_18.62 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_18.63, 8;
 ; End of false expr.
    %blend;
T_18.63;
    %add;
    %store/vec4 v0x55fca9781fc0_0, 0, 8;
T_18.61 ;
T_18.55 ;
T_18.53 ;
T_18.51 ;
T_18.48 ;
T_18.46 ;
    %jmp T_18.13;
T_18.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca9784380_0, 0, 1;
    %load/vec4 v0x55fca9783130_0;
    %store/vec4 v0x55fca977a3e0_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x55fca977a100;
    %store/vec4 v0x55fca9782ed0_0, 0, 4;
    %load/vec4 v0x55fca97845c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.64, 8;
    %load/vec4 v0x55fca9784680_0;
    %ix/getv 4, v0x55fca9783130_0;
    %shiftl 4;
    %store/vec4 v0x55fca9784760_0, 0, 32;
T_18.64 ;
    %load/vec4 v0x55fca9780d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.66, 8;
    %load/vec4 v0x55fca9780b70_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55fca9783130_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55fca9780c50_0, 0, 6;
    %load/vec4 v0x55fca9780c50_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.68, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55fca9780c50_0, 0, 6;
    %load/vec4 v0x55fca9782820_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.70, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55fca97849a0_0, 0, 4;
    %load/vec4 v0x55fca97822c0_0;
    %store/vec4 v0x55fca9783210_0, 0, 3;
    %load/vec4 v0x55fca9782820_0;
    %store/vec4 v0x55fca9782740_0, 0, 4;
    %jmp T_18.71;
T_18.70 ;
    %load/vec4 v0x55fca97833b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.72, 4;
    %load/vec4 v0x55fca97822c0_0;
    %store/vec4 v0x55fca9783210_0, 0, 3;
    %load/vec4 v0x55fca97824b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.74, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_18.75, 8;
T_18.74 ; End of true expr.
    %load/vec4 v0x55fca97822c0_0;
    %store/vec4 v0x55fca977a3e0_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x55fca977a100;
    %jmp/0 T_18.75, 8;
 ; End of false expr.
    %blend;
T_18.75;
    %store/vec4 v0x55fca9782ed0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fca9780ed0_0, 0, 32;
    %load/vec4 v0x55fca97824b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.76, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55fca97849a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca9783c00_0, 0, 1;
    %jmp T_18.77;
T_18.76 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55fca97849a0_0, 0, 4;
T_18.77 ;
    %jmp T_18.73;
T_18.72 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55fca97849a0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55fca97820a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fca9783740_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.78, 8;
    %pushi/vec4 8, 0, 8;
    %jmp/1 T_18.79, 8;
T_18.78 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_18.79, 8;
 ; End of false expr.
    %blend;
T_18.79;
    %add;
    %store/vec4 v0x55fca9781fc0_0, 0, 8;
T_18.73 ;
T_18.71 ;
T_18.68 ;
T_18.66 ;
    %jmp T_18.13;
T_18.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fca9784380_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55fca9782ed0_0, 0, 4;
    %load/vec4 v0x55fca9781b30_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_18.80, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55fca9783b20_0, 0, 4;
    %jmp T_18.81;
T_18.80 ;
    %load/vec4 v0x55fca9781b30_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_18.82, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55fca9783b20_0, 0, 4;
    %jmp T_18.83;
T_18.82 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55fca9783b20_0, 0, 4;
T_18.83 ;
T_18.81 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55fca97849a0_0, 0, 4;
    %jmp T_18.13;
T_18.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca9784380_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55fca9782ed0_0, 0, 4;
    %load/vec4 v0x55fca9780d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.84, 8;
    %load/vec4 v0x55fca9782660_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.86, 4;
    %load/vec4 v0x55fca9782660_0;
    %subi 1, 0, 4;
    %store/vec4 v0x55fca9782740_0, 0, 4;
T_18.86 ;
    %load/vec4 v0x55fca9782660_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.88, 4;
    %load/vec4 v0x55fca97833b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.90, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55fca97849a0_0, 0, 4;
    %load/vec4 v0x55fca97822c0_0;
    %store/vec4 v0x55fca9783210_0, 0, 3;
    %load/vec4 v0x55fca97824b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.92, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_18.93, 8;
T_18.92 ; End of true expr.
    %load/vec4 v0x55fca9784b40_0;
    %jmp/0 T_18.93, 8;
 ; End of false expr.
    %blend;
T_18.93;
    %store/vec4 v0x55fca9784760_0, 0, 32;
    %load/vec4 v0x55fca97824b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.94, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_18.95, 8;
T_18.94 ; End of true expr.
    %load/vec4 v0x55fca97822c0_0;
    %store/vec4 v0x55fca977a3e0_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x55fca977a100;
    %jmp/0 T_18.95, 8;
 ; End of false expr.
    %blend;
T_18.95;
    %store/vec4 v0x55fca9782ed0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fca9780ed0_0, 0, 32;
    %load/vec4 v0x55fca97824b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.96, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_18.97, 8;
T_18.96 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_18.97, 8;
 ; End of false expr.
    %blend;
T_18.97;
    %store/vec4 v0x55fca9783c00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55fca9783b20_0, 0, 4;
    %jmp T_18.91;
T_18.90 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55fca97849a0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55fca97820a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fca9783740_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.98, 8;
    %pushi/vec4 8, 0, 8;
    %jmp/1 T_18.99, 8;
T_18.98 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_18.99, 8;
 ; End of false expr.
    %blend;
T_18.99;
    %add;
    %store/vec4 v0x55fca9781fc0_0, 0, 8;
T_18.91 ;
T_18.88 ;
T_18.84 ;
    %jmp T_18.13;
T_18.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca9784380_0, 0, 1;
    %load/vec4 v0x55fca97824b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.100, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_18.101, 8;
T_18.100 ; End of true expr.
    %load/vec4 v0x55fca9783130_0;
    %store/vec4 v0x55fca977a3e0_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x55fca977a100;
    %jmp/0 T_18.101, 8;
 ; End of false expr.
    %blend;
T_18.101;
    %store/vec4 v0x55fca9782ed0_0, 0, 4;
    %load/vec4 v0x55fca97824b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.102, 8;
    %load/vec4 v0x55fca9783a40_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55fca9783980_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.104, 8;
    %load/vec4 v0x55fca9783f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.106, 8;
    %load/vec4 v0x55fca9784680_0;
    %ix/getv 4, v0x55fca9783130_0;
    %shiftl 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x55fca9782930_0;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x55fca9784760_0, 0, 32;
T_18.106 ;
T_18.104 ;
    %load/vec4 v0x55fca9780d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.108, 8;
    %load/vec4 v0x55fca9783a40_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_18.110, 4;
    %load/vec4 v0x55fca9783a40_0;
    %subi 1, 0, 4;
    %store/vec4 v0x55fca9783b20_0, 0, 4;
    %jmp T_18.111;
T_18.110 ;
    %load/vec4 v0x55fca9783980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.112, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fca9783c00_0, 0, 1;
    %jmp T_18.113;
T_18.112 ;
    %load/vec4 v0x55fca9780b70_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55fca9783130_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55fca9780c50_0, 0, 6;
    %load/vec4 v0x55fca9780c50_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.114, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55fca9780c50_0, 0, 6;
    %load/vec4 v0x55fca9780df0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55fca9780ed0_0, 0, 32;
    %load/vec4 v0x55fca9783e20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.116, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca9783ec0_0, 0, 1;
    %load/vec4 v0x55fca9784760_0;
    %store/vec4 v0x55fca9783d60_0, 0, 32;
T_18.116 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fca9784760_0, 0, 32;
T_18.114 ;
    %load/vec4 v0x55fca97833b0_0;
    %load/vec4 v0x55fca9780ed0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_18.118, 5;
    %load/vec4 v0x55fca9784d60_0;
    %load/vec4 v0x55fca9781e20_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.120, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55fca97849a0_0, 0, 4;
    %jmp T_18.121;
T_18.120 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55fca97849a0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55fca97820a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fca9783740_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.122, 8;
    %pushi/vec4 8, 0, 8;
    %jmp/1 T_18.123, 8;
T_18.122 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_18.123, 8;
 ; End of false expr.
    %blend;
T_18.123;
    %add;
    %store/vec4 v0x55fca9781fc0_0, 0, 8;
T_18.121 ;
T_18.118 ;
T_18.113 ;
T_18.111 ;
T_18.108 ;
    %jmp T_18.103;
T_18.102 ;
    %load/vec4 v0x55fca97845c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.124, 8;
    %load/vec4 v0x55fca9784680_0;
    %ix/getv 4, v0x55fca9783130_0;
    %shiftl 4;
    %store/vec4 v0x55fca9784760_0, 0, 32;
T_18.124 ;
    %load/vec4 v0x55fca9780d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.126, 8;
    %load/vec4 v0x55fca9780b70_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55fca9783130_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55fca9780c50_0, 0, 6;
    %load/vec4 v0x55fca9780c50_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.128, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55fca9780c50_0, 0, 6;
    %load/vec4 v0x55fca9780df0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55fca9780ed0_0, 0, 32;
    %load/vec4 v0x55fca9780df0_0;
    %addi 4, 0, 32;
    %load/vec4 v0x55fca97833b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55fca9784c20_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.130, 8;
    %load/vec4 v0x55fca9784b40_0;
    %store/vec4 v0x55fca9784760_0, 0, 32;
    %jmp T_18.131;
T_18.130 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fca9784760_0, 0, 32;
T_18.131 ;
T_18.128 ;
    %load/vec4 v0x55fca97833b0_0;
    %load/vec4 v0x55fca9780ed0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_18.132, 5;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55fca97849a0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55fca97820a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fca9783740_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.134, 8;
    %pushi/vec4 8, 0, 8;
    %jmp/1 T_18.135, 8;
T_18.134 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_18.135, 8;
 ; End of false expr.
    %blend;
T_18.135;
    %add;
    %store/vec4 v0x55fca9781fc0_0, 0, 8;
T_18.132 ;
T_18.126 ;
T_18.103 ;
    %jmp T_18.13;
T_18.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fca9784380_0, 0, 1;
    %load/vec4 v0x55fca9783130_0;
    %store/vec4 v0x55fca977a3e0_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_dma_tb.u_fsm.lane_mask, S_0x55fca977a100;
    %store/vec4 v0x55fca9782ed0_0, 0, 4;
    %load/vec4 v0x55fca9784b40_0;
    %store/vec4 v0x55fca9784760_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55fca97849a0_0, 0, 4;
    %jmp T_18.13;
T_18.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fca9782220_0, 0, 1;
    %load/vec4 v0x55fca9781e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.136, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55fca97849a0_0, 0, 4;
    %load/vec4 v0x55fca97820a0_0;
    %pad/u 8;
    %store/vec4 v0x55fca9781fc0_0, 0, 8;
T_18.136 ;
    %jmp T_18.13;
T_18.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca9782220_0, 0, 1;
    %load/vec4 v0x55fca9781ee0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.138, 4;
    %load/vec4 v0x55fca9781ee0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x55fca9781fc0_0, 0, 8;
    %jmp T_18.139;
T_18.138 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55fca97849a0_0, 0, 4;
T_18.139 ;
    %jmp T_18.13;
T_18.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fca9782220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fca9784380_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55fca97849a0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55fca97820a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55fca9783740_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.140, 8;
    %pushi/vec4 8, 0, 8;
    %jmp/1 T_18.141, 8;
T_18.140 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_18.141, 8;
 ; End of false expr.
    %blend;
T_18.141;
    %add;
    %store/vec4 v0x55fca9781fc0_0, 0, 8;
    %jmp T_18.13;
T_18.13 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55fca972ffa0;
T_19 ;
    %wait E_0x55fca962cdf0;
    %load/vec4 v0x55fca9634ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55fca95f6200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca96b44e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca94e2a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca94e2b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9634f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca9634b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca95f63c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca94e2c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9634c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca96b7ab0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55fca94e2dd0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55fca94e2b60_0;
    %assign/vec4 v0x55fca94e2a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9634f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca95f63c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9634c70_0, 0;
    %load/vec4 v0x55fca95f6200_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x55fca94e2c20_0, 0;
    %load/vec4 v0x55fca95f6200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %jmp T_19.6;
T_19.2 ;
    %load/vec4 v0x55fca95f6140_0;
    %load/vec4 v0x55fca9634d30_0;
    %nor/r;
    %and;
    %load/vec4 v0x55fca95f62e0_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.7, 8;
    %load/vec4 v0x55fca96a10c0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55fca96b7ab0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55fca94e2dd0_0, 0;
    %load/vec4 v0x55fca96a10c0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55fca96b44e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca94e2b60_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55fca95f6200_0, 0;
T_19.7 ;
    %jmp T_19.6;
T_19.3 ;
    %load/vec4 v0x55fca94e2a50_0;
    %load/vec4 v0x55fca96b45d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca94e2b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca9634f90_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55fca95f6200_0, 0;
T_19.9 ;
    %jmp T_19.6;
T_19.4 ;
    %load/vec4 v0x55fca95f6080_0;
    %load/vec4 v0x55fca9634d30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.11, 8;
    %load/vec4 v0x55fca9634df0_0;
    %assign/vec4 v0x55fca9634b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca95f63c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca9634f90_0, 0;
    %load/vec4 v0x55fca94e2dd0_0;
    %addi 4, 0, 16;
    %assign/vec4 v0x55fca94e2dd0_0, 0;
    %load/vec4 v0x55fca94e2dd0_0;
    %addi 4, 0, 16;
    %load/vec4 v0x55fca95f62e0_0;
    %cmp/u;
    %jmp/0xz  T_19.13, 5;
    %load/vec4 v0x55fca96b7ab0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55fca96b7ab0_0, 0;
    %load/vec4 v0x55fca96b7ab0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55fca96b44e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca94e2b60_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55fca95f6200_0, 0;
    %jmp T_19.14;
T_19.13 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55fca95f6200_0, 0;
T_19.14 ;
T_19.11 ;
    %jmp T_19.6;
T_19.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca9634c70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55fca95f6200_0, 0;
    %jmp T_19.6;
T_19.6 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55fca97306a0;
T_20 ;
    %wait E_0x55fca962cdf0;
    %load/vec4 v0x55fca9770b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55fca9770cc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca94f6fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca94f7120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca94f7230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca9770e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9772f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9773010_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55fca9772ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9546200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca962a130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca95462c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9629e50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca94f6ee0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55fca95464e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9629fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9770a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca9770f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca962a070_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55fca94f7230_0;
    %assign/vec4 v0x55fca94f7120_0, 0;
    %load/vec4 v0x55fca9773010_0;
    %assign/vec4 v0x55fca9772f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9546200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca962a130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9629e50_0, 0;
    %load/vec4 v0x55fca9770cc0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x55fca95462c0_0, 0;
    %load/vec4 v0x55fca9770cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %jmp T_20.6;
T_20.2 ;
    %load/vec4 v0x55fca9770c00_0;
    %load/vec4 v0x55fca9629ef0_0;
    %nor/r;
    %and;
    %load/vec4 v0x55fca9770da0_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.7, 8;
    %load/vec4 v0x55fca94f6e20_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55fca94f6ee0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55fca95464e0_0, 0;
    %load/vec4 v0x55fca94f6e20_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55fca94f6fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca94f7230_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55fca9770cc0_0, 0;
T_20.7 ;
    %jmp T_20.6;
T_20.3 ;
    %load/vec4 v0x55fca94f7120_0;
    %load/vec4 v0x55fca94f7060_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca94f7230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9629fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca9770a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca962a130_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55fca9770cc0_0, 0;
T_20.9 ;
    %jmp T_20.6;
T_20.4 ;
    %load/vec4 v0x55fca9770a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9770a80_0, 0;
    %jmp T_20.12;
T_20.11 ;
    %load/vec4 v0x55fca9629fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.13, 8;
    %load/vec4 v0x55fca95465c0_0;
    %assign/vec4 v0x55fca9770f60_0, 0;
    %load/vec4 v0x55fca95465c0_0;
    %assign/vec4 v0x55fca9770e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca9773010_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55fca9772ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca9629fb0_0, 0;
    %jmp T_20.14;
T_20.13 ;
    %load/vec4 v0x55fca9770f60_0;
    %assign/vec4 v0x55fca9770e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca9773010_0, 0;
T_20.14 ;
T_20.12 ;
    %load/vec4 v0x55fca9772f70_0;
    %load/vec4 v0x55fca9772e30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca9546200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca962a070_0, 0;
    %load/vec4 v0x55fca95464e0_0;
    %addi 4, 0, 16;
    %assign/vec4 v0x55fca95464e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9773010_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55fca9770cc0_0, 0;
T_20.15 ;
    %jmp T_20.6;
T_20.5 ;
    %load/vec4 v0x55fca962a070_0;
    %assign/vec4 v0x55fca9546200_0, 0;
    %load/vec4 v0x55fca9546380_0;
    %load/vec4 v0x55fca9546200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca962a070_0, 0;
    %load/vec4 v0x55fca95464e0_0;
    %load/vec4 v0x55fca9770da0_0;
    %cmp/u;
    %jmp/0xz  T_20.19, 5;
    %load/vec4 v0x55fca94f6ee0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55fca94f6fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca94f7230_0, 0;
    %load/vec4 v0x55fca94f6ee0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55fca94f6ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9629fb0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55fca9770cc0_0, 0;
    %jmp T_20.20;
T_20.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca9629e50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55fca9770cc0_0, 0;
T_20.20 ;
T_20.17 ;
    %jmp T_20.6;
T_20.6 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55fca972fc20;
T_21 ;
    %wait E_0x55fca962cdf0;
    %load/vec4 v0x55fca97766d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9775a70_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x55fca9775b10_0;
    %assign/vec4 v0x55fca9775a70_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55fca972fc20;
T_22 ;
    %wait E_0x55fca962cdf0;
    %load/vec4 v0x55fca97766d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fca9776da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca97759a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9774c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9775520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9776000_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fca97752b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca9774410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca9776490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca97750e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9776320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9777440_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca97759a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9776320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9777440_0, 0;
    %load/vec4 v0x55fca9775b10_0;
    %nor/r;
    %load/vec4 v0x55fca9775520_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fca9776da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9774c50_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x55fca9776da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fca9776da0_0, 0;
    %jmp T_22.11;
T_22.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9774c50_0, 0;
    %load/vec4 v0x55fca9776ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.12, 8;
    %load/vec4 v0x55fca9775f60_0;
    %assign/vec4 v0x55fca9776000_0, 0;
    %load/vec4 v0x55fca97751c0_0;
    %assign/vec4 v0x55fca97752b0_0, 0;
    %load/vec4 v0x55fca9775800_0;
    %assign/vec4 v0x55fca9774410_0, 0;
    %load/vec4 v0x55fca9775be0_0;
    %assign/vec4 v0x55fca9776490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca9775520_0, 0;
    %load/vec4 v0x55fca97758d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_22.14, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_22.15, 8;
T_22.14 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_22.15, 8;
 ; End of false expr.
    %blend;
T_22.15;
    %assign/vec4 v0x55fca9776da0_0, 0;
T_22.12 ;
    %jmp T_22.11;
T_22.5 ;
    %load/vec4 v0x55fca9776490_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.16, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55fca9776da0_0, 0;
    %jmp T_22.17;
T_22.16 ;
    %load/vec4 v0x55fca9777010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.18, 8;
    %load/vec4 v0x55fca97760a0_0;
    %assign/vec4 v0x55fca97750e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca9776320_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55fca9776da0_0, 0;
T_22.18 ;
T_22.17 ;
    %jmp T_22.11;
T_22.6 ;
    %load/vec4 v0x55fca97769e0_0;
    %load/vec4 v0x55fca97767c0_0;
    %and;
    %load/vec4 v0x55fca9776920_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca9774c50_0, 0;
T_22.20 ;
    %load/vec4 v0x55fca9776180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.22, 8;
    %load/vec4 v0x55fca9776000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.24, 8;
    %load/vec4 v0x55fca9774410_0;
    %load/vec4 v0x55fca97750e0_0;
    %add;
    %assign/vec4 v0x55fca9774410_0, 0;
T_22.24 ;
    %load/vec4 v0x55fca9774c50_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55fca9776490_0;
    %load/vec4 v0x55fca97750e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_22.26, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca9776490_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55fca9776da0_0, 0;
    %jmp T_22.27;
T_22.26 ;
    %load/vec4 v0x55fca9776490_0;
    %load/vec4 v0x55fca97750e0_0;
    %sub;
    %assign/vec4 v0x55fca9776490_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55fca9776da0_0, 0;
T_22.27 ;
T_22.22 ;
    %jmp T_22.11;
T_22.7 ;
    %load/vec4 v0x55fca9776490_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.28, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55fca9776da0_0, 0;
    %jmp T_22.29;
T_22.28 ;
    %load/vec4 v0x55fca9776ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.30, 8;
    %load/vec4 v0x55fca97760a0_0;
    %assign/vec4 v0x55fca97750e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca9777440_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55fca9776da0_0, 0;
T_22.30 ;
T_22.29 ;
    %jmp T_22.11;
T_22.8 ;
    %load/vec4 v0x55fca97755c0_0;
    %load/vec4 v0x55fca9774ec0_0;
    %and;
    %load/vec4 v0x55fca9775020_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca9774c50_0, 0;
T_22.32 ;
    %load/vec4 v0x55fca97772a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.34, 8;
    %load/vec4 v0x55fca9776000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.36, 8;
    %load/vec4 v0x55fca9774410_0;
    %load/vec4 v0x55fca97750e0_0;
    %add;
    %assign/vec4 v0x55fca9774410_0, 0;
T_22.36 ;
    %load/vec4 v0x55fca9774c50_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55fca9776490_0;
    %load/vec4 v0x55fca97750e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_22.38, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca9776490_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55fca9776da0_0, 0;
    %jmp T_22.39;
T_22.38 ;
    %load/vec4 v0x55fca9776490_0;
    %load/vec4 v0x55fca97750e0_0;
    %sub;
    %assign/vec4 v0x55fca9776490_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55fca9776da0_0, 0;
T_22.39 ;
T_22.34 ;
    %jmp T_22.11;
T_22.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca97759a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9775520_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55fca9776da0_0, 0;
    %jmp T_22.11;
T_22.11 ;
    %pop/vec4 1;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55fca9786470;
T_23 ;
    %wait E_0x55fca962efa0;
    %load/vec4 v0x55fca9787d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fca9787a90_0, 0, 32;
T_23.2 ;
    %load/vec4 v0x55fca9787a90_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_23.3, 5;
    %pushi/vec4 2779054080, 0, 32;
    %load/vec4 v0x55fca9787a90_0;
    %add;
    %ix/getv/s 3, v0x55fca9787a90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fca9787b50, 0, 4;
    %load/vec4 v0x55fca9787a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fca9787a90_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9787510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9788260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9787810_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55fca9787740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9787190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9788010_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55fca9787f70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca9787c10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca9787420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9787950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca97879f0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x55fca9787950_0;
    %nor/r;
    %assign/vec4 v0x55fca9787510_0, 0;
    %load/vec4 v0x55fca97879f0_0;
    %nor/r;
    %assign/vec4 v0x55fca9788260_0, 0;
    %load/vec4 v0x55fca9788010_0;
    %nor/r;
    %assign/vec4 v0x55fca9787190_0, 0;
    %load/vec4 v0x55fca9787510_0;
    %load/vec4 v0x55fca9787600_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x55fca9787350_0;
    %assign/vec4 v0x55fca9787420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca9787950_0, 0;
T_23.4 ;
    %load/vec4 v0x55fca9788260_0;
    %load/vec4 v0x55fca97884d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca97879f0_0, 0;
    %load/vec4 v0x55fca9788100_0;
    %assign/vec4 v0x55fca97881a0_0, 0;
    %load/vec4 v0x55fca9788350_0;
    %assign/vec4 v0x55fca9788410_0, 0;
T_23.6 ;
    %load/vec4 v0x55fca9787810_0;
    %load/vec4 v0x55fca97876a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9787810_0, 0;
T_23.8 ;
    %load/vec4 v0x55fca9787950_0;
    %load/vec4 v0x55fca97879f0_0;
    %and;
    %load/vec4 v0x55fca9787810_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %fork t_3, S_0x55fca9786af0;
    %jmp t_2;
    .scope S_0x55fca9786af0;
t_3 ;
    %load/vec4 v0x55fca9787420_0;
    %parti/s 30, 2, 3;
    %pad/u 32;
    %store/vec4 v0x55fca9786ca0_0, 0, 32;
    %load/vec4 v0x55fca9788410_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.12, 8;
    %load/vec4 v0x55fca97881a0_0;
    %parti/s 8, 0, 2;
    %ix/getv/s 3, v0x55fca9786ca0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fca9787b50, 0, 4;
T_23.12 ;
    %load/vec4 v0x55fca9788410_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.14, 8;
    %load/vec4 v0x55fca97881a0_0;
    %parti/s 8, 8, 5;
    %ix/getv/s 3, v0x55fca9786ca0_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fca9787b50, 4, 5;
T_23.14 ;
    %load/vec4 v0x55fca9788410_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.16, 8;
    %load/vec4 v0x55fca97881a0_0;
    %parti/s 8, 16, 6;
    %ix/getv/s 3, v0x55fca9786ca0_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fca9787b50, 4, 5;
T_23.16 ;
    %load/vec4 v0x55fca9788410_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.18, 8;
    %load/vec4 v0x55fca97881a0_0;
    %parti/s 8, 24, 6;
    %ix/getv/s 3, v0x55fca9786ca0_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fca9787b50, 4, 5;
T_23.18 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55fca9787740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca9787810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9787950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca97879f0_0, 0;
    %end;
    .scope S_0x55fca9786470;
t_2 %join;
T_23.10 ;
    %load/vec4 v0x55fca9787190_0;
    %load/vec4 v0x55fca9787280_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.20, 8;
    %fork t_5, S_0x55fca9786da0;
    %jmp t_4;
    .scope S_0x55fca9786da0;
t_5 ;
    %load/vec4 v0x55fca9787080_0;
    %parti/s 30, 2, 3;
    %pad/u 32;
    %store/vec4 v0x55fca9786fa0_0, 0, 32;
    %ix/getv/s 4, v0x55fca9786fa0_0;
    %load/vec4a v0x55fca9787b50, 4;
    %assign/vec4 v0x55fca9787c10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55fca9787f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca9788010_0, 0;
    %end;
    .scope S_0x55fca9786470;
t_4 %join;
T_23.20 ;
    %load/vec4 v0x55fca9788010_0;
    %load/vec4 v0x55fca9787ed0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.22, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9788010_0, 0;
T_23.22 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55fca9731820;
T_24 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fca9699fe0_0, 0, 8;
    %pushi/vec4 12722199, 0, 24;
    %store/vec4 v0x55fca94e3600_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fca95a9260_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fca9444540_0, 0, 8;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55fca95a95f0_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fca95e6b90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fca96e2570_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fca95a89d0_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55fca95f6f50_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55fca95f6ba0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fca9505d50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55fca9699730_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55fca94e3250_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fca95a8e80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fca94ad8d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fca94cc070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fca95a9d80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fca9741520_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fca94ed7a0_0, 0, 32;
    %end;
    .thread T_24, $init;
    .scope S_0x55fca9731820;
T_25 ;
    %fork t_7, S_0x55fca9731ba0;
    %jmp t_6;
    .scope S_0x55fca9731ba0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fca96e5800_0, 0, 32;
T_25.0 ;
    %load/vec4 v0x55fca96e5800_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_25.1, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x55fca96e5800_0;
    %store/vec4a v0x55fca94ed3f0, 4, 0;
    %load/vec4 v0x55fca96e5800_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fca96e5800_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fca9741520_0, 0, 1;
    %end;
    .scope S_0x55fca9731820;
t_6 %join;
    %end;
    .thread T_25;
    .scope S_0x55fca9731820;
T_26 ;
    %wait E_0x55fca976fbd0;
    %load/vec4 v0x55fca9741520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x55fca94ed7a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55fca94ed7a0_0, 0;
    %load/vec4 v0x55fca94ed7a0_0;
    %cmpi/u 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_26.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9741520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca94ed7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55fca9699fe0_0, 4, 5;
T_26.2 ;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55fca9731820;
T_27 ;
    %wait E_0x55fca976fb90;
    %load/vec4 v0x55fca9571ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fca9699730_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fca95f7a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fca9505d50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fca96e2570_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x55fca9699730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_27.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_27.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_27.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_27.11, 6;
    %jmp T_27.12;
T_27.2 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55fca9699730_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55fca95a8e80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55fca95f6f50_0, 0;
    %load/vec4 v0x55fca96e2570_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55fca964b470_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55fca96e2570_0, 0;
    %jmp T_27.12;
T_27.3 ;
    %load/vec4 v0x55fca96e2570_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55fca964b470_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55fca96e2570_0, 0;
    %load/vec4 v0x55fca95a8e80_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55fca95a8e80_0, 0;
    %load/vec4 v0x55fca95a8e80_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_27.13, 4;
    %load/vec4 v0x55fca96e2570_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55fca964b470_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55fca95a9260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca95a8e80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca95a9d80_0, 0;
    %load/vec4 v0x55fca9444540_0;
    %dup/vec4;
    %pushi/vec4 159, 0, 8;
    %cmp/u;
    %jmp/1 T_27.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_27.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_27.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_27.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_27.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_27.20, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_27.21, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_27.22, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_27.23, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_27.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_27.25, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_27.26, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 8;
    %cmp/u;
    %jmp/1 T_27.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_27.28, 6;
    %dup/vec4;
    %pushi/vec4 216, 0, 8;
    %cmp/u;
    %jmp/1 T_27.29, 6;
    %dup/vec4;
    %pushi/vec4 199, 0, 8;
    %cmp/u;
    %jmp/1 T_27.30, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fca9699730_0, 0;
    %jmp T_27.32;
T_27.15 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55fca9699730_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55fca95f6f50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55fca95f6ba0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55fca94e3250_0, 0;
    %load/vec4 v0x55fca94e3600_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x55fca95a89d0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55fca95f7a60_0, 0;
    %jmp T_27.32;
T_27.16 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55fca9699730_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55fca95f6f50_0, 0;
    %load/vec4 v0x55fca9699fe0_0;
    %assign/vec4 v0x55fca95a89d0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55fca95f7a60_0, 0;
    %jmp T_27.32;
T_27.17 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55fca9699fe0_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fca9699730_0, 0;
    %jmp T_27.32;
T_27.18 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55fca9699fe0_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fca9699730_0, 0;
    %jmp T_27.32;
T_27.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55fca9699730_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55fca95a95f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fca96e2570_0, 0;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.33, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_27.34, 8;
T_27.33 ; End of true expr.
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_27.35, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_27.36, 9;
T_27.35 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_27.36, 9;
 ; End of false expr.
    %blend;
T_27.36;
    %jmp/0 T_27.34, 8;
 ; End of false expr.
    %blend;
T_27.34;
    %assign/vec4 v0x55fca95f6f50_0, 0;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.37, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_27.38, 8;
T_27.37 ; End of true expr.
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_27.39, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_27.40, 9;
T_27.39 ; End of true expr.
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_27.41, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_27.42, 10;
T_27.41 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_27.42, 10;
 ; End of false expr.
    %blend;
T_27.42;
    %jmp/0 T_27.40, 9;
 ; End of false expr.
    %blend;
T_27.40;
    %jmp/0 T_27.38, 8;
 ; End of false expr.
    %blend;
T_27.38;
    %assign/vec4 v0x55fca95f6ba0_0, 0;
    %jmp T_27.32;
T_27.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55fca9699730_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55fca95a95f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fca96e2570_0, 0;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.43, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_27.44, 8;
T_27.43 ; End of true expr.
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_27.45, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_27.46, 9;
T_27.45 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_27.46, 9;
 ; End of false expr.
    %blend;
T_27.46;
    %jmp/0 T_27.44, 8;
 ; End of false expr.
    %blend;
T_27.44;
    %assign/vec4 v0x55fca95f6f50_0, 0;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.47, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_27.48, 8;
T_27.47 ; End of true expr.
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_27.49, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_27.50, 9;
T_27.49 ; End of true expr.
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_27.51, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_27.52, 10;
T_27.51 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_27.52, 10;
 ; End of false expr.
    %blend;
T_27.52;
    %jmp/0 T_27.50, 9;
 ; End of false expr.
    %blend;
T_27.50;
    %jmp/0 T_27.48, 8;
 ; End of false expr.
    %blend;
T_27.48;
    %assign/vec4 v0x55fca95f6ba0_0, 0;
    %jmp T_27.32;
T_27.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55fca9699730_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55fca95a95f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fca96e2570_0, 0;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.53, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_27.54, 8;
T_27.53 ; End of true expr.
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_27.55, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_27.56, 9;
T_27.55 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_27.56, 9;
 ; End of false expr.
    %blend;
T_27.56;
    %jmp/0 T_27.54, 8;
 ; End of false expr.
    %blend;
T_27.54;
    %assign/vec4 v0x55fca95f6f50_0, 0;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.57, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_27.58, 8;
T_27.57 ; End of true expr.
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_27.59, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_27.60, 9;
T_27.59 ; End of true expr.
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_27.61, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_27.62, 10;
T_27.61 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_27.62, 10;
 ; End of false expr.
    %blend;
T_27.62;
    %jmp/0 T_27.60, 9;
 ; End of false expr.
    %blend;
T_27.60;
    %jmp/0 T_27.58, 8;
 ; End of false expr.
    %blend;
T_27.58;
    %assign/vec4 v0x55fca95f6ba0_0, 0;
    %jmp T_27.32;
T_27.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55fca9699730_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55fca95a95f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fca96e2570_0, 0;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.63, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_27.64, 8;
T_27.63 ; End of true expr.
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_27.65, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_27.66, 9;
T_27.65 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_27.66, 9;
 ; End of false expr.
    %blend;
T_27.66;
    %jmp/0 T_27.64, 8;
 ; End of false expr.
    %blend;
T_27.64;
    %assign/vec4 v0x55fca95f6f50_0, 0;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.67, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_27.68, 8;
T_27.67 ; End of true expr.
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_27.69, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_27.70, 9;
T_27.69 ; End of true expr.
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_27.71, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_27.72, 10;
T_27.71 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_27.72, 10;
 ; End of false expr.
    %blend;
T_27.72;
    %jmp/0 T_27.70, 9;
 ; End of false expr.
    %blend;
T_27.70;
    %jmp/0 T_27.68, 8;
 ; End of false expr.
    %blend;
T_27.68;
    %assign/vec4 v0x55fca95f6ba0_0, 0;
    %jmp T_27.32;
T_27.23 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55fca9699730_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55fca95a95f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fca96e2570_0, 0;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.73, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_27.74, 8;
T_27.73 ; End of true expr.
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_27.75, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_27.76, 9;
T_27.75 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_27.76, 9;
 ; End of false expr.
    %blend;
T_27.76;
    %jmp/0 T_27.74, 8;
 ; End of false expr.
    %blend;
T_27.74;
    %assign/vec4 v0x55fca95f6f50_0, 0;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.77, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_27.78, 8;
T_27.77 ; End of true expr.
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_27.79, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_27.80, 9;
T_27.79 ; End of true expr.
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_27.81, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_27.82, 10;
T_27.81 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_27.82, 10;
 ; End of false expr.
    %blend;
T_27.82;
    %jmp/0 T_27.80, 9;
 ; End of false expr.
    %blend;
T_27.80;
    %jmp/0 T_27.78, 8;
 ; End of false expr.
    %blend;
T_27.78;
    %assign/vec4 v0x55fca95f6ba0_0, 0;
    %jmp T_27.32;
T_27.24 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55fca9699730_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55fca95a95f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fca96e2570_0, 0;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.83, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_27.84, 8;
T_27.83 ; End of true expr.
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_27.85, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_27.86, 9;
T_27.85 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_27.86, 9;
 ; End of false expr.
    %blend;
T_27.86;
    %jmp/0 T_27.84, 8;
 ; End of false expr.
    %blend;
T_27.84;
    %assign/vec4 v0x55fca95f6f50_0, 0;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.87, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_27.88, 8;
T_27.87 ; End of true expr.
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_27.89, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_27.90, 9;
T_27.89 ; End of true expr.
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_27.91, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_27.92, 10;
T_27.91 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_27.92, 10;
 ; End of false expr.
    %blend;
T_27.92;
    %jmp/0 T_27.90, 9;
 ; End of false expr.
    %blend;
T_27.90;
    %jmp/0 T_27.88, 8;
 ; End of false expr.
    %blend;
T_27.88;
    %assign/vec4 v0x55fca95f6ba0_0, 0;
    %jmp T_27.32;
T_27.25 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55fca95f6ba0_0, 0;
    %load/vec4 v0x55fca9699fe0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.93, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55fca9699730_0, 0;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.95, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_27.96, 8;
T_27.95 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_27.96, 8;
 ; End of false expr.
    %blend;
T_27.96;
    %assign/vec4 v0x55fca95f6f50_0, 0;
    %jmp T_27.94;
T_27.93 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fca9699730_0, 0;
T_27.94 ;
    %jmp T_27.32;
T_27.26 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55fca95f6ba0_0, 0;
    %load/vec4 v0x55fca9699fe0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.97, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55fca9699730_0, 0;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.99, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_27.100, 8;
T_27.99 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_27.100, 8;
 ; End of false expr.
    %blend;
T_27.100;
    %assign/vec4 v0x55fca95f6f50_0, 0;
    %jmp T_27.98;
T_27.97 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fca9699730_0, 0;
T_27.98 ;
    %jmp T_27.32;
T_27.27 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55fca95f6ba0_0, 0;
    %load/vec4 v0x55fca9699fe0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.101, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55fca9699730_0, 0;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca9444540_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.103, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_27.104, 8;
T_27.103 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_27.104, 8;
 ; End of false expr.
    %blend;
T_27.104;
    %assign/vec4 v0x55fca95f6f50_0, 0;
    %jmp T_27.102;
T_27.101 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fca9699730_0, 0;
T_27.102 ;
    %jmp T_27.32;
T_27.28 ;
    %load/vec4 v0x55fca9699fe0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.105, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55fca9699730_0, 0;
    %jmp T_27.106;
T_27.105 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fca9699730_0, 0;
T_27.106 ;
    %jmp T_27.32;
T_27.29 ;
    %load/vec4 v0x55fca9699fe0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.107, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55fca9699730_0, 0;
    %jmp T_27.108;
T_27.107 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fca9699730_0, 0;
T_27.108 ;
    %jmp T_27.32;
T_27.30 ;
    %load/vec4 v0x55fca9699fe0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.109, 8;
    %fork t_9, S_0x55fca96db8f0;
    %jmp t_8;
    .scope S_0x55fca96db8f0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fca96e46a0_0, 0, 32;
T_27.111 ;
    %load/vec4 v0x55fca96e46a0_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_27.112, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x55fca96e46a0_0;
    %store/vec4a v0x55fca94ed3f0, 4, 0;
    %load/vec4 v0x55fca96e46a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fca96e46a0_0, 0, 32;
    %jmp T_27.111;
T_27.112 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca9741520_0, 0;
    %end;
    .scope S_0x55fca9731820;
t_8 %join;
    %jmp T_27.110;
T_27.109 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fca9699730_0, 0;
T_27.110 ;
    %jmp T_27.32;
T_27.32 ;
    %pop/vec4 1;
T_27.13 ;
    %jmp T_27.12;
T_27.4 ;
    %load/vec4 v0x55fca95f6f50_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_27.113, 4;
    %load/vec4 v0x55fca96e2570_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55fca964b470_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55fca96e2570_0, 0;
    %jmp T_27.114;
T_27.113 ;
    %load/vec4 v0x55fca95f6f50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_27.115, 4;
    %load/vec4 v0x55fca96e2570_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55fca964b470_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55fca96e2570_0, 0;
    %jmp T_27.116;
T_27.115 ;
    %load/vec4 v0x55fca95f6f50_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_27.117, 4;
    %load/vec4 v0x55fca96e2570_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55fca964b470_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55fca96e2570_0, 0;
T_27.117 ;
T_27.116 ;
T_27.114 ;
    %load/vec4 v0x55fca95a8e80_0;
    %load/vec4 v0x55fca95f6f50_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55fca95a8e80_0, 0;
    %load/vec4 v0x55fca95a8e80_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55fca95f6f50_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55fca95a8e80_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55fca95f6f50_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55fca95a8e80_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55fca95f6f50_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_27.119, 8;
    %load/vec4 v0x55fca95a95f0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55fca95f6f50_0;
    %cmpi/e 1, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_27.121, 8;
    %load/vec4 v0x55fca96e2570_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55fca964b470_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_27.122, 8;
T_27.121 ; End of true expr.
    %load/vec4 v0x55fca95f6f50_0;
    %cmpi/e 2, 0, 4;
    %flag_mov 9, 4;
    %jmp/0 T_27.123, 9;
    %load/vec4 v0x55fca96e2570_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55fca964b470_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_27.124, 9;
T_27.123 ; End of true expr.
    %load/vec4 v0x55fca96e2570_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55fca964b470_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_27.124, 9;
 ; End of false expr.
    %blend;
T_27.124;
    %jmp/0 T_27.122, 8;
 ; End of false expr.
    %blend;
T_27.122;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55fca95a95f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca95a8e80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fca96e2570_0, 0;
    %load/vec4 v0x55fca95a9d80_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55fca95a9d80_0, 0;
    %load/vec4 v0x55fca95a9d80_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_27.125, 4;
    %load/vec4 v0x55fca95a9260_0;
    %cmpi/e 235, 0, 8;
    %jmp/0xz  T_27.127, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55fca9699730_0, 0;
    %jmp T_27.128;
T_27.127 ;
    %load/vec4 v0x55fca95a9260_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca95a9260_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_27.129, 4;
    %fork t_11, S_0x55fca96db600;
    %jmp t_10;
    .scope S_0x55fca96db600;
t_11 ;
    %load/vec4 v0x55fca95a9260_0;
    %cmpi/e 32, 0, 8;
    %jmp/0xz  T_27.131, 4;
    %load/vec4 v0x55fca94cc070_0;
    %store/vec4 v0x55fca959a540_0, 0, 32;
T_27.133 ;
    %load/vec4 v0x55fca959a540_0;
    %load/vec4 v0x55fca94cc070_0;
    %addi 4096, 0, 32;
    %cmp/u;
    %jmp/0xz T_27.134, 5;
    %load/vec4 v0x55fca959a540_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz  T_27.135, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 3, v0x55fca959a540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fca94ed3f0, 0, 4;
T_27.135 ;
    %load/vec4 v0x55fca959a540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fca959a540_0, 0, 32;
    %jmp T_27.133;
T_27.134 ;
    %jmp T_27.132;
T_27.131 ;
    %load/vec4 v0x55fca95a9260_0;
    %cmpi/e 216, 0, 8;
    %jmp/0xz  T_27.137, 4;
    %load/vec4 v0x55fca94cc070_0;
    %store/vec4 v0x55fca959a540_0, 0, 32;
T_27.139 ;
    %load/vec4 v0x55fca959a540_0;
    %load/vec4 v0x55fca94cc070_0;
    %addi 65536, 0, 32;
    %cmp/u;
    %jmp/0xz T_27.140, 5;
    %load/vec4 v0x55fca959a540_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz  T_27.141, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 3, v0x55fca959a540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fca94ed3f0, 0, 4;
T_27.141 ;
    %load/vec4 v0x55fca959a540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fca959a540_0, 0, 32;
    %jmp T_27.139;
T_27.140 ;
T_27.137 ;
T_27.132 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca9741520_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55fca9699730_0, 0;
    %end;
    .scope S_0x55fca9731820;
t_10 %join;
    %jmp T_27.130;
T_27.129 ;
    %load/vec4 v0x55fca95f6ba0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_27.143, 5;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55fca9699730_0, 0;
    %jmp T_27.144;
T_27.143 ;
    %load/vec4 v0x55fca95a9260_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca95a9260_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca95a9260_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.145, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_27.146, 8;
T_27.145 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_27.146, 8;
 ; End of false expr.
    %blend;
T_27.146;
    %assign/vec4 v0x55fca9699730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca95a8e80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca95a9d80_0, 0;
    %load/vec4 v0x55fca95a9260_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca95a9260_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca95a9260_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_27.147, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fca95f7a60_0, 0;
    %jmp T_27.148;
T_27.147 ;
    %load/vec4 v0x55fca95a9260_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_27.149, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55fca95f7a60_0, 0;
    %jmp T_27.150;
T_27.149 ;
    %load/vec4 v0x55fca95f6f50_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_27.151, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55fca95f7a60_0, 0;
    %jmp T_27.152;
T_27.151 ;
    %load/vec4 v0x55fca95f6f50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_27.153, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55fca95f7a60_0, 0;
    %jmp T_27.154;
T_27.153 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55fca95f7a60_0, 0;
T_27.154 ;
T_27.152 ;
T_27.150 ;
T_27.148 ;
    %load/vec4 v0x55fca95a9260_0;
    %cmpi/e 50, 0, 8;
    %jmp/0xz  T_27.155, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55fca95f6f50_0, 0;
T_27.155 ;
    %ix/getv 4, v0x55fca95a95f0_0;
    %load/vec4a v0x55fca94ed3f0, 4;
    %assign/vec4 v0x55fca95a89d0_0, 0;
T_27.144 ;
T_27.130 ;
T_27.128 ;
T_27.125 ;
T_27.119 ;
    %jmp T_27.12;
T_27.5 ;
    %load/vec4 v0x55fca95f6f50_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_27.157, 4;
    %load/vec4 v0x55fca96e2570_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55fca964b470_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55fca96e2570_0, 0;
    %jmp T_27.158;
T_27.157 ;
    %load/vec4 v0x55fca95f6f50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_27.159, 4;
    %load/vec4 v0x55fca96e2570_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55fca964b470_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55fca96e2570_0, 0;
    %jmp T_27.160;
T_27.159 ;
    %load/vec4 v0x55fca95f6f50_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_27.161, 4;
    %load/vec4 v0x55fca96e2570_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55fca964b470_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55fca96e2570_0, 0;
T_27.161 ;
T_27.160 ;
T_27.158 ;
    %load/vec4 v0x55fca95a8e80_0;
    %load/vec4 v0x55fca95f6f50_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55fca95a8e80_0, 0;
    %load/vec4 v0x55fca95a8e80_0;
    %load/vec4 v0x55fca95f6f50_0;
    %pad/u 32;
    %add;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_27.163, 5;
    %load/vec4 v0x55fca96e2570_0;
    %assign/vec4 v0x55fca95e6b90_0, 0;
    %load/vec4 v0x55fca96e2570_0;
    %pushi/vec4 160, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55fca9505d50_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55fca9699730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca95a8e80_0, 0;
T_27.163 ;
    %jmp T_27.12;
T_27.6 ;
    %load/vec4 v0x55fca95a8e80_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55fca95a8e80_0, 0;
    %load/vec4 v0x55fca95a8e80_0;
    %load/vec4 v0x55fca95f6ba0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_27.165, 4;
    %load/vec4 v0x55fca95a9260_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca95a9260_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca95a9260_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_27.167, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_27.168, 8;
T_27.167 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_27.168, 8;
 ; End of false expr.
    %blend;
T_27.168;
    %assign/vec4 v0x55fca9699730_0, 0;
    %load/vec4 v0x55fca95a9260_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_27.169, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55fca95f6f50_0, 0;
    %jmp T_27.170;
T_27.169 ;
    %load/vec4 v0x55fca95a9260_0;
    %cmpi/e 59, 0, 8;
    %jmp/0xz  T_27.171, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55fca95f6f50_0, 0;
T_27.171 ;
T_27.170 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca95a8e80_0, 0;
    %load/vec4 v0x55fca95a9260_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca95a9260_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55fca95a9260_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_27.173, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fca95f7a60_0, 0;
    %jmp T_27.174;
T_27.173 ;
    %load/vec4 v0x55fca95a9260_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_27.175, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55fca95f7a60_0, 0;
    %jmp T_27.176;
T_27.175 ;
    %load/vec4 v0x55fca95f6f50_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_27.177, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55fca95f7a60_0, 0;
    %jmp T_27.178;
T_27.177 ;
    %load/vec4 v0x55fca95f6f50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_27.179, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55fca95f7a60_0, 0;
    %jmp T_27.180;
T_27.179 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55fca95f7a60_0, 0;
T_27.180 ;
T_27.178 ;
T_27.176 ;
T_27.174 ;
    %ix/getv 4, v0x55fca95a95f0_0;
    %load/vec4a v0x55fca94ed3f0, 4;
    %assign/vec4 v0x55fca95a89d0_0, 0;
T_27.165 ;
    %jmp T_27.12;
T_27.7 ;
    %load/vec4 v0x55fca95f6f50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.181, 4;
    %load/vec4 v0x55fca95a89d0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55fca96109b0_0, 4, 1;
    %load/vec4 v0x55fca95a89d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55fca95a89d0_0, 0;
    %load/vec4 v0x55fca95a8e80_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55fca95a8e80_0, 0;
    %jmp T_27.182;
T_27.181 ;
    %load/vec4 v0x55fca95f6f50_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_27.183, 4;
    %load/vec4 v0x55fca95a89d0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55fca96109b0_0, 4, 1;
    %load/vec4 v0x55fca95a89d0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55fca96109b0_0, 4, 1;
    %load/vec4 v0x55fca95a89d0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55fca95a89d0_0, 0;
    %load/vec4 v0x55fca95a8e80_0;
    %addi 2, 0, 32;
    %assign/vec4 v0x55fca95a8e80_0, 0;
    %jmp T_27.184;
T_27.183 ;
    %load/vec4 v0x55fca95f6f50_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_27.185, 4;
    %load/vec4 v0x55fca95a89d0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55fca96109b0_0, 4, 1;
    %load/vec4 v0x55fca95a89d0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55fca96109b0_0, 4, 1;
    %load/vec4 v0x55fca95a89d0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55fca96109b0_0, 4, 1;
    %load/vec4 v0x55fca95a89d0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55fca96109b0_0, 4, 1;
    %load/vec4 v0x55fca95a89d0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55fca95a89d0_0, 0;
    %load/vec4 v0x55fca95a8e80_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55fca95a8e80_0, 0;
T_27.185 ;
T_27.184 ;
T_27.182 ;
    %load/vec4 v0x55fca95a8e80_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55fca95f6f50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55fca95a8e80_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55fca95f6f50_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55fca95a8e80_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55fca95f6f50_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_27.187, 8;
    %load/vec4 v0x55fca95a95f0_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x55fca95a95f0_0, 0;
    %load/vec4 v0x55fca95a95f0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55fca94ed3f0, 4;
    %assign/vec4 v0x55fca95a89d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca95a8e80_0, 0;
    %load/vec4 v0x55fca9505d50_0;
    %nor/r;
    %load/vec4 v0x55fca95a9d80_0;
    %pushi/vec4 1048576, 0, 32;
    %load/vec4 v0x55fca95a95f0_0;
    %pad/u 32;
    %sub;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.189, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fca9699730_0, 0;
T_27.189 ;
    %load/vec4 v0x55fca95a9d80_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55fca95a9d80_0, 0;
T_27.187 ;
    %jmp T_27.12;
T_27.8 ;
    %load/vec4 v0x55fca95f6f50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.191, 4;
    %load/vec4 v0x55fca96e2570_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55fca964b470_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55fca96e2570_0, 0;
    %jmp T_27.192;
T_27.191 ;
    %load/vec4 v0x55fca95f6f50_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_27.193, 4;
    %load/vec4 v0x55fca96e2570_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55fca964b470_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55fca96e2570_0, 0;
    %jmp T_27.194;
T_27.193 ;
    %load/vec4 v0x55fca95f6f50_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_27.195, 4;
    %load/vec4 v0x55fca96e2570_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55fca964b470_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55fca96e2570_0, 0;
T_27.195 ;
T_27.194 ;
T_27.192 ;
    %load/vec4 v0x55fca95a8e80_0;
    %load/vec4 v0x55fca95f6f50_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55fca95a8e80_0, 0;
    %load/vec4 v0x55fca95a8e80_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55fca95f6f50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55fca95a8e80_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55fca95f6f50_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55fca95a8e80_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55fca95f6f50_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_27.197, 8;
    %load/vec4 v0x55fca95a95f0_0;
    %pad/u 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x55fca95a95f0_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %mod;
    %pushi/vec4 255, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.199, 8;
    %load/vec4 v0x55fca95f6f50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_27.201, 8;
    %load/vec4 v0x55fca96e2570_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55fca964b470_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_27.202, 8;
T_27.201 ; End of true expr.
    %load/vec4 v0x55fca95f6f50_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_27.203, 9;
    %load/vec4 v0x55fca96e2570_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55fca964b470_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_27.204, 9;
T_27.203 ; End of true expr.
    %load/vec4 v0x55fca96e2570_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55fca964b470_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_27.204, 9;
 ; End of false expr.
    %blend;
T_27.204;
    %jmp/0 T_27.202, 8;
 ; End of false expr.
    %blend;
T_27.202;
    %ix/getv 3, v0x55fca95a95f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fca94ed3f0, 0, 4;
    %load/vec4 v0x55fca95a95f0_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x55fca95a95f0_0, 0;
T_27.199 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca95a8e80_0, 0;
    %load/vec4 v0x55fca95a9d80_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55fca95a9d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fca9741520_0, 0;
T_27.197 ;
    %jmp T_27.12;
T_27.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fca9699730_0, 0;
    %jmp T_27.12;
T_27.10 ;
    %load/vec4 v0x55fca95a89d0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55fca96109b0_0, 4, 1;
    %load/vec4 v0x55fca95a89d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55fca95a89d0_0, 0;
    %load/vec4 v0x55fca95a8e80_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55fca95a8e80_0, 0;
    %load/vec4 v0x55fca95a8e80_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_27.205, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca95a8e80_0, 0;
    %load/vec4 v0x55fca9699fe0_0;
    %assign/vec4 v0x55fca95a89d0_0, 0;
T_27.205 ;
    %jmp T_27.12;
T_27.11 ;
    %load/vec4 v0x55fca95a89d0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55fca96109b0_0, 4, 1;
    %load/vec4 v0x55fca95a89d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55fca95a89d0_0, 0;
    %load/vec4 v0x55fca95a8e80_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55fca95a8e80_0, 0;
    %load/vec4 v0x55fca95a8e80_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_27.207, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fca95a8e80_0, 0;
    %load/vec4 v0x55fca94e3250_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_27.209, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55fca94e3250_0, 0;
    %load/vec4 v0x55fca94e3600_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x55fca95a89d0_0, 0;
    %jmp T_27.210;
T_27.209 ;
    %load/vec4 v0x55fca94e3250_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_27.211, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55fca94e3250_0, 0;
    %load/vec4 v0x55fca94e3600_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55fca95a89d0_0, 0;
    %jmp T_27.212;
T_27.211 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fca9699730_0, 0;
T_27.212 ;
T_27.210 ;
T_27.207 ;
    %jmp T_27.12;
T_27.12 ;
    %pop/vec4 1;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55fca9731820;
T_28 ;
    %wait E_0x55fca9468390;
    %load/vec4 v0x55fca9741520_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55fca9699fe0_0, 4, 1;
    %load/vec4 v0x55fca96e2570_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55fca964b470_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55fca9444540_0, 0, 8;
    %load/vec4 v0x55fca95a8e80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fca94ad8d0_0, 0, 32;
    %load/vec4 v0x55fca95a95f0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55fca95f6f50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_28.0, 8;
    %load/vec4 v0x55fca96e2570_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55fca964b470_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %load/vec4 v0x55fca95f6f50_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_28.2, 9;
    %load/vec4 v0x55fca96e2570_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55fca964b470_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_28.3, 9;
T_28.2 ; End of true expr.
    %load/vec4 v0x55fca96e2570_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55fca964b470_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_28.3, 9;
 ; End of false expr.
    %blend;
T_28.3;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x55fca94cc070_0, 0, 32;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x55fca96d7a00;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fca9788b80_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x55fca96d7a00;
T_30 ;
    %delay 5000, 0;
    %load/vec4 v0x55fca9788b80_0;
    %inv;
    %store/vec4 v0x55fca9788b80_0, 0, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55fca96d7a00;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fca978c870_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_0x55fca96d7a00;
T_32 ;
    %vpi_call/w 3 132 "$dumpfile", "int_csr_ce_fsm_dma_tb.vcd" {0 0 0};
    %vpi_call/w 3 132 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55fca96d7a00 {0 0 0};
    %end;
    .thread T_32;
    .scope S_0x55fca96d7a00;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fca978c460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fca978c280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fca978c6e0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55fca978c1c0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fca978c640_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55fca978c5a0_0, 0, 4;
    %pushi/vec4 10, 0, 32;
T_33.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_33.1, 5;
    %jmp/1 T_33.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55fca962cdf0;
    %jmp T_33.0;
T_33.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fca978c870_0, 0, 1;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x55fca973e2b0_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55fca96e7ac0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x55fca97314a0;
    %join;
    %pushi/vec4 20, 0, 12;
    %store/vec4 v0x55fca973e2b0_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55fca96e7ac0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x55fca97314a0;
    %join;
    %pushi/vec4 24, 0, 12;
    %store/vec4 v0x55fca973e2b0_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55fca96e7ac0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x55fca97314a0;
    %join;
    %pushi/vec4 56, 0, 12;
    %store/vec4 v0x55fca973e2b0_0, 0, 12;
    %pushi/vec4 49, 0, 32;
    %store/vec4 v0x55fca96e7ac0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x55fca97314a0;
    %join;
    %pushi/vec4 60, 0, 12;
    %store/vec4 v0x55fca973e2b0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fca96e7ac0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x55fca97314a0;
    %join;
    %pushi/vec4 64, 0, 12;
    %store/vec4 v0x55fca973e2b0_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55fca96e7ac0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x55fca97314a0;
    %join;
    %pushi/vec4 36, 0, 12;
    %store/vec4 v0x55fca973e2b0_0, 0, 12;
    %pushi/vec4 6208, 0, 32;
    %store/vec4 v0x55fca96e7ac0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x55fca97314a0;
    %join;
    %pushi/vec4 40, 0, 12;
    %store/vec4 v0x55fca973e2b0_0, 0, 12;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0x55fca96e7ac0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x55fca97314a0;
    %join;
    %pushi/vec4 44, 0, 12;
    %store/vec4 v0x55fca973e2b0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fca96e7ac0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x55fca97314a0;
    %join;
    %pushi/vec4 48, 0, 12;
    %store/vec4 v0x55fca973e2b0_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55fca96e7ac0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x55fca97314a0;
    %join;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x55fca973e2b0_0, 0, 12;
    %pushi/vec4 321, 0, 32;
    %store/vec4 v0x55fca96e7ac0_0, 0, 32;
    %fork TD_int_csr_ce_fsm_dma_tb.apb_write, S_0x55fca97314a0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fca978ac70_0, 0, 32;
T_33.2 ;
    %load/vec4 v0x55fca978ac70_0;
    %cmpi/s 20000, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x55fca97899d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_33.3, 8;
    %wait E_0x55fca962cdf0;
    %load/vec4 v0x55fca978ac70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fca978ac70_0, 0, 32;
    %jmp T_33.2;
T_33.3 ;
    %load/vec4 v0x55fca97899d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %vpi_call/w 3 163 "$fatal", 32'sb00000000000000000000000000000001, "DMA did not complete" {0 0 0};
T_33.4 ;
    %pushi/vec4 10, 0, 32;
T_33.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_33.7, 5;
    %jmp/1 T_33.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55fca962cdf0;
    %jmp T_33.6;
T_33.7 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55fca9787b50, 4;
    %pushi/vec4 2147483647, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55fca9787b50, 4;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.8, 8;
    %vpi_call/w 3 167 "$fatal", 32'sb00000000000000000000000000000001, "DMA read mismatch: %h", &A<v0x55fca9787b50, 0> {0 0 0};
T_33.8 ;
    %vpi_call/w 3 168 "$display", "CSR+CE+FSM+DMA integration test passed" {0 0 0};
    %vpi_call/w 3 169 "$finish" {0 0 0};
    %end;
    .thread T_33;
    .scope S_0x55fca96d7a00;
T_34 ;
    %delay 1000000000, 0;
    %vpi_call/w 3 175 "$display", "[int_csr_ce_fsm_dma_tb] Global timeout reached \342\200\224 finishing." {0 0 0};
    %vpi_call/w 3 176 "$finish" {0 0 0};
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "tb/int_csr_ce_fsm_dma_tb.v";
    "src/qspi_device.v";
    "src/cmd_engine.v";
    "src/csr.v";
    "src/dma_engine.v";
    "src/fifo_rx.v";
    "src/qspi_fsm.v";
    "src/fifo_tx.v";
    "src/axi4_ram_slave.v";
