# MD5: 500e5d5743708d312447f56d232ea4a2
set(CFG_XTENSA_CORE				 p532_bbe16_nocache) 

set(CFG_XTENSA_SYSTEM			 $(ROOT_XTENSA_PATH_W)/XtDevTools/install/builds/RE-2014.5-linux/p532_bbe16_nocache/config) 

set(CFG_TENSILICA_BUILDS	 $(ROOT_XTENSA_PATH_W)/XtDevTools/install/builds/RE-2014.5-linux) 

set(CFG_TENSILICA_TOOLS	 $(ROOT_XTENSA_PATH_W)/XtDevTools/install/tools/RE-2014.5-linux) 

set(LPHY_LD_MAP_PUB_PATH modem/phy/lt/Tensilica_LSP/BBE16_LSP_P532_V722/mainlsp) 

set(LPHY_LD_MAP_LTE_PATH modem/phy/lt/Tensilica_LSP/BBE16_LSP_P532_V722/lte_lsp) 

set(LPHY_LD_MAP_TDS_PATH modem/phy/lt/Tensilica_LSP/BBE16_LSP_P532_V722/tds_lsp) 

set(LPHY_LD_SDR_LIB_FILE	 BBE16_NOCACHE_P532_02) 

set(LPHY_XTENSA_RULES cc_tensilica5.0.5_rules.mk) 

set(CFG_LPHY_PUB_DTCM_BASE	 0x49000000) 

set(CFG_LPHY_PUB_ITCM_BASE	 0x49100000) 

set(CFG_LPHY_PRV_DTCM_BASE	 0x49058000) 

set(CFG_LPHY_PRV_ITCM_BASE	 0x49158000) 

set(CFG_LPHY_PUB_DTCM_SIZE		 0x58000) 

set(CFG_LPHY_PUB_ITCM_SIZE		 0x58000) 

set(CFG_LPHY_PRV_DTCM_SIZE		 0x58000) 

set(CFG_LPHY_PRV_ITCM_SIZE		 0x58000) 

set(CFG_LPHY_LTE_DTCM_SIZE		 0x58000) 

set(CFG_LPHY_LTE_ITCM_SIZE		 0x58000) 

set(CFG_LPHY_TDS_DTCM_SIZE		 0x30000) 

set(CFG_LPHY_TDS_ITCM_SIZE		 0x38000) 

set(CFG_LPHY_TOTAL_IMG_SIZE ((LPHY_PUB_DTCM_SIZE)+(LPHY_PUB_ITCM_SIZE)+(LPHY_LTE_DTCM_SIZE)*2+(LPHY_LTE_ITCM_SIZE)*2+(LPHY_TDS_DTCM_SIZE)+(LPHY_TDS_ITCM_SIZE))) 

set(CFG_TL_PHY_FPGA_P532    	 YES) 

set(CFG_TL_PHY_HI6932         	 YES) 

set(CFG_TL_PHY_BBE16_CACHE NO) 

set(CFG_TL_PHY_FEATURE_LTE_LCS  	 YES) 

set(CFG_FEATURE_TLPHY_SINGLE_XO		 YES) 

set(CFG_FEATURE_LPHY_RFIC_HI6362 FEATURE_ON) 

