// Seed: 553920859
`define pp_1 0
module module_0 #(
    parameter id_1  = 32'd59,
    parameter id_10 = 32'd63,
    parameter id_8  = 32'd26
) (
    _id_1,
    id_2
);
  output id_2;
  input _id_1;
  reg id_3, id_4 = 1, id_5, id_6, id_7;
  logic _id_8;
  reg id_9, _id_10;
  always
    if (1) begin
      id_5 <= 1;
    end
  assign id_4[id_8[id_1]] = id_9;
  always id_8 <= {id_3[id_10], 1'd0};
endmodule
