// Seed: 1960075392
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire [-1 'b0 : -1] id_6;
  wor id_7;
  assign id_7 = id_1 - 1;
  assign id_6 = id_6 ? -1'h0 : 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd71,
    parameter id_2 = 32'd64,
    parameter id_4 = 32'd88,
    parameter id_7 = 32'd26
) (
    _id_1,
    _id_2,
    id_3[id_4 : id_2?id_7 : id_1],
    _id_4,
    id_5,
    id_6,
    _id_7
);
  inout wire _id_7;
  output logic [7:0] id_6;
  input wire id_5;
  output wire _id_4;
  input logic [7:0] id_3;
  inout wire _id_2;
  inout wire _id_1;
  assign id_7 = id_2;
  always id_6[id_1] = 1;
  logic id_8;
  wire  id_9;
  module_0 modCall_1 (
      id_5,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
