,Parameter,,Nominal,,,,,,,FS,,SF,,SS,,FF
,c018bcd_gen2_v1d6_usage.scs,,tt_lib,,,,,,,fs_lib,,sf_lib,,ss_lib,,ff_lib
,c018bcd_gen2_v1d6_usage.scs,,pre_simu,,,,,,,nom,,nom,,nom,,nom
,param_test,,,,,,,,,<unspecified section>,,<unspecified section>,,<unspecified section>,,<unspecified section>


Test,Output,Nominal Spec,Nominal,Spec,Weight,Pass/Fail,Min,Max,FS Spec,FS,SF Spec,SF,SS Spec,SS,FF Spec,FF
THESIS:TB_TOP_128_64_16:1,/clk,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/EN,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/RW,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/X_ADDRESS_IN<2:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/Y_ADDRESS_IN<5:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/reset,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/Z_BUS<15:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/SA_IN<1:16>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/SA_IN<17:32>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/SA_VO<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/net1<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/SA_VO<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/net1<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/SA_VO<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/net1<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/SA_VO<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/net1<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/SA_VO<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/net1<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/SA_VO<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/net1<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/SA_VO<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/net1<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/SA_VO<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/net1<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/SA_VO<9>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/net1<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/SA_VO<10>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/net1<9>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/SA_VO<11>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/net1<10>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/SA_VO<12>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/net1<11>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/SA_VO<13>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/net1<12>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/SA_VO<14>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/net1<13>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/SA_VO<15>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/net1<14>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/SA_VO<16>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/net1<15>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/WRITE_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/READ_L_1,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/DVLP_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/PRE_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/SA_EN_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/Z_SA<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/Z_SA<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/Z_SA<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/Z_SA<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/Z_SA<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/Z_SA<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/Z_SA<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/Z_SA<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/Z_SA<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/Z_SA<9>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/Z_SA<10>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/Z_SA<11>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/Z_SA<12>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/Z_SA<13>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/Z_SA<14>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/Z_SA<15>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/P<111>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/P<110>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/P<109>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/P<108>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/P<107>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/P<106>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/P<105>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/P<104>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/P<103>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/P<102>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/P<101>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/P<100>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/P<99>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/P<98>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/P<97>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/P<96>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/N<112>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/N<111>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/N<110>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/N<109>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/N<108>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/N<107>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/N<106>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/N<105>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/N<104>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/N<103>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/N<102>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/N<101>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/N<100>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/N<99>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/N<98>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,/TOP/RRAM_ANALOG/N<97>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,READ_2,,15,,,,11,15,,15,,15,,11,,15
THESIS:TB_TOP_128_64_16:1,WRITE_1_15,< -2.31,-2.514,"< (-0.7 * VAR(""VDDW""))",,near,-2.772,-2.08,< -2.31,-2.516,< -2.31,-2.412,< -2.31,-2.08,< -2.31,-2.772
THESIS:TB_TOP_128_64_16:1,WRITE_1_14,> 2.31,2.54,"> (0.7 * VAR(""VDDW""))",,pass,2.369,2.578,> 2.31,2.568,> 2.31,2.476,> 2.31,2.369,> 2.31,2.578
THESIS:TB_TOP_128_64_16:1,WRITE_1_13,< -2.31,-2.437,"< (-0.7 * VAR(""VDDW""))",,fail,-2.724,-1.939,< -2.31,-2.436,< -2.31,-2.319,< -2.31,-1.939,< -2.31,-2.724
THESIS:TB_TOP_128_64_16:1,WRITE_1_12,> 2.31,2.533,"> (0.7 * VAR(""VDDW""))",,pass,2.367,2.576,> 2.31,2.564,> 2.31,2.468,> 2.31,2.367,> 2.31,2.576
THESIS:TB_TOP_128_64_16:1,WRITE_1_11,< -2.31,-2.444,"< (-0.7 * VAR(""VDDW""))",,fail,-2.728,-1.948,< -2.31,-2.444,< -2.31,-2.325,< -2.31,-1.948,< -2.31,-2.728
THESIS:TB_TOP_128_64_16:1,WRITE_1_10,> 2.31,2.536,"> (0.7 * VAR(""VDDW""))",,pass,2.371,2.577,> 2.31,2.567,> 2.31,2.471,> 2.31,2.371,> 2.31,2.577
THESIS:TB_TOP_128_64_16:1,WRITE_1_9,< -2.31,-2.453,"< (-0.7 * VAR(""VDDW""))",,fail,-2.735,-1.957,< -2.31,-2.455,< -2.31,-2.333,< -2.31,-1.957,< -2.31,-2.735
THESIS:TB_TOP_128_64_16:1,WRITE_1_8,> 2.31,2.538,"> (0.7 * VAR(""VDDW""))",,pass,2.373,2.578,> 2.31,2.568,> 2.31,2.472,> 2.31,2.373,> 2.31,2.578
THESIS:TB_TOP_128_64_16:1,WRITE_1_7,< -2.31,-2.464,"< (-0.7 * VAR(""VDDW""))",,fail,-2.743,-1.969,< -2.31,-2.468,< -2.31,-2.344,< -2.31,-1.969,< -2.31,-2.743
THESIS:TB_TOP_128_64_16:1,WRITE_1_6,> 2.31,2.541,"> (0.7 * VAR(""VDDW""))",,pass,2.376,2.58,> 2.31,2.571,> 2.31,2.475,> 2.31,2.376,> 2.31,2.58
THESIS:TB_TOP_128_64_16:1,WRITE_1_5,< -2.31,-2.475,"< (-0.7 * VAR(""VDDW""))",,fail,-2.755,-1.978,< -2.31,-2.485,< -2.31,-2.352,< -2.31,-1.978,< -2.31,-2.755
THESIS:TB_TOP_128_64_16:1,WRITE_1_4,> 2.31,2.535,"> (0.7 * VAR(""VDDW""))",,pass,2.378,2.581,> 2.31,2.574,> 2.31,2.477,> 2.31,2.378,> 2.31,2.581
THESIS:TB_TOP_128_64_16:1,WRITE_1_3,< -2.31,-2.488,"< (-0.7 * VAR(""VDDW""))",,fail,-2.768,-1.991,< -2.31,-2.503,< -2.31,-2.363,< -2.31,-1.991,< -2.31,-2.768
THESIS:TB_TOP_128_64_16:1,WRITE_1_2,> 2.31,2.537,"> (0.7 * VAR(""VDDW""))",,pass,2.377,2.583,> 2.31,2.576,> 2.31,2.477,> 2.31,2.377,> 2.31,2.583
THESIS:TB_TOP_128_64_16:1,WRITE_1_1,< -2.31,-2.52,"< (-0.7 * VAR(""VDDW""))",,fail,-2.786,-2.03,< -2.31,-2.534,< -2.31,-2.395,< -2.31,-2.03,< -2.31,-2.786
THESIS:TB_TOP_128_64_16:1,WRITE_1_0,> 2.31,2.589,"> (0.7 * VAR(""VDDW""))",,pass,2.513,2.618,> 2.31,2.611,> 2.31,2.55,> 2.31,2.513,> 2.31,2.618
THESIS:TB_TOP_128_64_16:1,WRITE_2_15,> 2.31,2.578,"> (0.7 * VAR(""VDDW""))",,pass,2.472,2.626,> 2.31,2.605,> 2.31,2.535,> 2.31,2.472,> 2.31,2.626
THESIS:TB_TOP_128_64_16:1,WRITE_2_14,< -2.31,-2.375,"< (-0.7 * VAR(""VDDW""))",,fail,-2.76,-1.855,< -2.31,-2.396,< -2.31,-2.261,< -2.31,-1.855,< -2.31,-2.76
THESIS:TB_TOP_128_64_16:1,WRITE_2_13,> 2.31,2.508,"> (0.7 * VAR(""VDDW""))",,near,2.299,2.59,> 2.31,2.552,> 2.31,2.435,> 2.31,2.299,> 2.31,2.59
THESIS:TB_TOP_128_64_16:1,WRITE_2_12,< -2.31,-2.355,"< (-0.7 * VAR(""VDDW""))",,fail,-2.754,-1.814,< -2.31,-2.381,< -2.31,-2.233,< -2.31,-1.814,< -2.31,-2.754
THESIS:TB_TOP_128_64_16:1,WRITE_2_11,> 2.31,2.512,"> (0.7 * VAR(""VDDW""))",,near,2.307,2.59,> 2.31,2.555,> 2.31,2.436,> 2.31,2.307,> 2.31,2.59
THESIS:TB_TOP_128_64_16:1,WRITE_2_10,< -2.31,-2.367,"< (-0.7 * VAR(""VDDW""))",,fail,-2.761,-1.828,< -2.31,-2.394,< -2.31,-2.243,< -2.31,-1.828,< -2.31,-2.761
THESIS:TB_TOP_128_64_16:1,WRITE_2_9,> 2.31,2.516,"> (0.7 * VAR(""VDDW""))",,pass,2.312,2.591,> 2.31,2.56,> 2.31,2.439,> 2.31,2.312,> 2.31,2.591
THESIS:TB_TOP_128_64_16:1,WRITE_2_8,< -2.31,-2.381,"< (-0.7 * VAR(""VDDW""))",,fail,-2.771,-1.843,< -2.31,-2.412,< -2.31,-2.254,< -2.31,-1.843,< -2.31,-2.771
THESIS:TB_TOP_128_64_16:1,WRITE_2_7,> 2.31,2.526,"> (0.7 * VAR(""VDDW""))",,pass,2.326,2.592,> 2.31,2.57,> 2.31,2.444,> 2.31,2.326,> 2.31,2.592
THESIS:TB_TOP_128_64_16:1,WRITE_2_6,< -2.31,-2.396,"< (-0.7 * VAR(""VDDW""))",,fail,-2.784,-1.86,< -2.31,-2.431,< -2.31,-2.266,< -2.31,-1.86,< -2.31,-2.784
THESIS:TB_TOP_128_64_16:1,WRITE_2_5,> 2.31,2.526,"> (0.7 * VAR(""VDDW""))",,pass,2.324,2.594,> 2.31,2.571,> 2.31,2.445,> 2.31,2.324,> 2.31,2.594
THESIS:TB_TOP_128_64_16:1,WRITE_2_4,< -2.31,-2.413,"< (-0.7 * VAR(""VDDW""))",,fail,-2.798,-1.878,< -2.31,-2.452,< -2.31,-2.28,< -2.31,-1.878,< -2.31,-2.798
THESIS:TB_TOP_128_64_16:1,WRITE_2_3,> 2.31,2.532,"> (0.7 * VAR(""VDDW""))",,pass,2.332,2.595,> 2.31,2.577,> 2.31,2.449,> 2.31,2.332,> 2.31,2.595
THESIS:TB_TOP_128_64_16:1,WRITE_2_2,< -2.31,-2.432,"< (-0.7 * VAR(""VDDW""))",,fail,-2.816,-1.893,< -2.31,-2.478,< -2.31,-2.296,< -2.31,-1.893,< -2.31,-2.816
THESIS:TB_TOP_128_64_16:1,WRITE_2_1,> 2.31,2.555,"> (0.7 * VAR(""VDDW""))",,pass,2.354,2.602,> 2.31,2.595,> 2.31,2.467,> 2.31,2.354,> 2.31,2.602
THESIS:TB_TOP_128_64_16:1,WRITE_2_0,< -2.31,-2.56,"< (-0.7 * VAR(""VDDW""))",,near,-2.882,-2.138,< -2.31,-2.624,< -2.31,-2.435,< -2.31,-2.138,< -2.31,-2.882
THESIS:TB_TOP_128_64_16:1,READ_1_0,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_16:1,READ_1_1,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_16:1,READ_1_2,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_16:1,READ_1_3,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_16:1,READ_1_4,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_16:1,READ_1_5,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_16:1,READ_1_6,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_16:1,READ_1_7,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_16:1,READ_1_8,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_16:1,READ_1_9,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_16:1,READ_1_10,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_16:1,READ_1_11,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_16:1,READ_1_12,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_16:1,READ_1_13,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_16:1,READ_1_14,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_16:1,READ_1_15,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_16:1,READ_2_0,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_16:1,READ_2_1,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_16:1,READ_2_2,,1.799,< 0.3,,fail,14.69e-6,1.799,,1.799,,1.799,,14.69e-6,,1.799
THESIS:TB_TOP_128_64_16:1,READ_2_3,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_16:1,READ_2_4,,1.799,< 0.3,,fail,16.97e-6,1.799,,1.799,,1.799,,16.97e-6,,1.799
THESIS:TB_TOP_128_64_16:1,READ_2_5,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_16:1,READ_2_6,,1.799,< 0.3,,fail,585.9e-9,1.799,,1.799,,1.799,,585.9e-9,,1.799
THESIS:TB_TOP_128_64_16:1,READ_2_7,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_16:1,READ_2_8,,1.799,< 0.3,,fail,-417.6e-9,1.799,,1.799,,1.799,,-417.6e-9,,1.799
THESIS:TB_TOP_128_64_16:1,READ_2_9,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_16:1,READ_2_10,,1.799,< 0.3,,fail,-18.21e-6,1.799,,1.799,,1.799,,-18.21e-6,,1.799
THESIS:TB_TOP_128_64_16:1,READ_2_11,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_16:1,READ_2_12,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_16:1,READ_2_13,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_16:1,READ_2_14,,1.799,< 0.3,,fail,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_16:1,READ_2_15,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_16:1,READ_1,,15,,,,15,15,,15,,15,,15,,15
THESIS:TB_TOP_128_64_16:1,"VT(""/TOP/SA_EN_L"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,"VT(""/TOP/PRE_L"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,"VT(""/TOP/DVLP_L"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,"VT(""/TOP/READ_L_1"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_16:1,"VT(""/TOP/WRITE_L"")",,,,,,,,,,,,,,,

