<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="practica4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_alu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_alu_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_cmp_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_cmp_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_cmp_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_cmp_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_mux_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_mux_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_reg_c_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_reg_c_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_reg_dividendo_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_reg_dividendo_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_reg_divisor_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_reg_divisor_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1417451630" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1417451630">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417460401" xil_pn:in_ck="4059383353120924786" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1417460401">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="recursos/alu.vhd"/>
      <outfile xil_pn:name="recursos/cmp.vhd"/>
      <outfile xil_pn:name="recursos/mux.vhd"/>
      <outfile xil_pn:name="recursos/reg_c.vhd"/>
      <outfile xil_pn:name="recursos/reg_dividendo.vhd"/>
      <outfile xil_pn:name="recursos/reg_divisor.vhd"/>
      <outfile xil_pn:name="recursos/tb_alu.vhd"/>
      <outfile xil_pn:name="recursos/tb_cmp.vhd"/>
      <outfile xil_pn:name="recursos/tb_mux.vhd"/>
      <outfile xil_pn:name="recursos/tb_reg_c.vhd"/>
      <outfile xil_pn:name="recursos/tb_reg_dividendo.vhd"/>
      <outfile xil_pn:name="recursos/tb_reg_divisor.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1417460403" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2616145377980327432" xil_pn:start_ts="1417460403">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417460403" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="18222098742589616" xil_pn:start_ts="1417460403">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417460403" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8789660601741470011" xil_pn:start_ts="1417460403">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417460403" xil_pn:in_ck="4059383353120924786" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1417460403">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="recursos/alu.vhd"/>
      <outfile xil_pn:name="recursos/cmp.vhd"/>
      <outfile xil_pn:name="recursos/mux.vhd"/>
      <outfile xil_pn:name="recursos/reg_c.vhd"/>
      <outfile xil_pn:name="recursos/reg_dividendo.vhd"/>
      <outfile xil_pn:name="recursos/reg_divisor.vhd"/>
      <outfile xil_pn:name="recursos/tb_alu.vhd"/>
      <outfile xil_pn:name="recursos/tb_cmp.vhd"/>
      <outfile xil_pn:name="recursos/tb_mux.vhd"/>
      <outfile xil_pn:name="recursos/tb_reg_c.vhd"/>
      <outfile xil_pn:name="recursos/tb_reg_dividendo.vhd"/>
      <outfile xil_pn:name="recursos/tb_reg_divisor.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1417460409" xil_pn:in_ck="4059383353120924786" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4239930003032000640" xil_pn:start_ts="1417460403">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_cmp_beh.prj"/>
      <outfile xil_pn:name="tb_cmp_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1417460409" xil_pn:in_ck="-5960492136911766204" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3376584618278520301" xil_pn:start_ts="1417460409">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_cmp_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
