
*** Running vivado
    with args -log TopLevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10252 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 563.285 ; gain = 184.934
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopLevel' [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/TopLevel.v:3]
INFO: [Synth 8-6157] synthesizing module 'RS232' [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232.v:3]
INFO: [Synth 8-6157] synthesizing module 'RS232Rxd' [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232Rxd.v:3]
	Parameter stIdle bound to: 2'b00 
	Parameter stData bound to: 2'b01 
	Parameter stStop bound to: 2'b11 
WARNING: [Synth 8-567] referenced signal 'iNoBitsReceived' should be on the sensitivity list [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232Rxd.v:43]
WARNING: [Synth 8-567] referenced signal 'nextState' should be on the sensitivity list [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232Rxd.v:43]
WARNING: [Synth 8-567] referenced signal 'iEnableDataOut' should be on the sensitivity list [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232Rxd.v:43]
WARNING: [Synth 8-567] referenced signal 'iDataOut1' should be on the sensitivity list [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232Rxd.v:43]
WARNING: [Synth 8-567] referenced signal 'iShiftRegister' should be on the sensitivity list [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232Rxd.v:43]
WARNING: [Synth 8-567] referenced signal 'Rxd' should be on the sensitivity list [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232Rxd.v:43]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232Rxd.v:71]
INFO: [Synth 8-6155] done synthesizing module 'RS232Rxd' (1#1) [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232Rxd.v:3]
INFO: [Synth 8-6157] synthesizing module 'RS232Txd' [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232Txd.v:3]
	Parameter stIdle bound to: 2'b00 
	Parameter stData bound to: 2'b01 
	Parameter stStop bound to: 2'b11 
WARNING: [Synth 8-567] referenced signal 'nextState' should be on the sensitivity list [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232Txd.v:39]
WARNING: [Synth 8-567] referenced signal 'iEnableTxdBuffer' should be on the sensitivity list [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232Txd.v:39]
WARNING: [Synth 8-567] referenced signal 'DataIn' should be on the sensitivity list [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232Txd.v:39]
WARNING: [Synth 8-567] referenced signal 'iEnableShift' should be on the sensitivity list [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232Txd.v:39]
WARNING: [Synth 8-567] referenced signal 'iNoBitsSent' should be on the sensitivity list [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232Txd.v:39]
WARNING: [Synth 8-567] referenced signal 'iTxdBuffer' should be on the sensitivity list [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232Txd.v:39]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232Txd.v:63]
INFO: [Synth 8-6155] done synthesizing module 'RS232Txd' (2#1) [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232Txd.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RS232' (3#1) [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232.v:3]
INFO: [Synth 8-6157] synthesizing module 'D4to7Decoder' [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/D4to7Decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'D4to7Decoder' (4#1) [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/D4to7Decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'Scan4Digit' [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/Scan4Digit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Scan4Digit' (5#1) [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/Scan4Digit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TopLevel' (6#1) [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/TopLevel.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 626.949 ; gain = 248.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 626.949 ; gain = 248.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-2
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-2
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 626.949 ; gain = 248.598
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'iDataOut1_reg' [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232Rxd.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'iDataOut2_reg' [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232Rxd.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'iShiftRegister_reg' [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232Rxd.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'iNoBitsReceived_reg' [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232Rxd.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'presState_reg' [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232Rxd.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232Rxd.v:74]
WARNING: [Synth 8-327] inferring latch for variable 'iTxdBuffer_reg' [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232Txd.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'iNoBitsSent_reg' [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232Txd.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'presState_reg' [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232Txd.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232Txd.v:66]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 626.949 ; gain = 248.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TopLevel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module RS232Rxd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module RS232Txd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module Scan4Digit 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      7 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 779.313 ; gain = 400.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 783.457 ; gain = 405.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 783.637 ; gain = 405.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 783.637 ; gain = 405.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 783.637 ; gain = 405.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 783.637 ; gain = 405.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 783.637 ; gain = 405.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 783.637 ; gain = 405.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 783.637 ; gain = 405.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     7|
|4     |LUT2   |    16|
|5     |LUT3   |    15|
|6     |LUT4   |    17|
|7     |LUT5   |     6|
|8     |LUT6   |    40|
|9     |FDRE   |    37|
|10    |FDSE   |     3|
|11    |LD     |    37|
|12    |LDC    |    12|
|13    |IBUF   |    12|
|14    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-----------+------+
|      |Instance          |Module     |Cells |
+------+------------------+-----------+------+
|1     |top               |           |   219|
|2     |  RS232_inst      |RS232      |   148|
|3     |    RS232Rxd_inst |RS232Rxd   |    95|
|4     |    RS232Txd_inst |RS232Txd   |    53|
|5     |  Scan4Digit_inst |Scan4Digit |    25|
+------+------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 783.637 ; gain = 405.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 783.637 ; gain = 405.285
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 783.637 ; gain = 405.285
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 898.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  LD => LDCE: 37 instances
  LDC => LDCE: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 898.930 ; gain = 544.422
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 898.930 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jia Ming/Desktop/RS232 Coursework/RS232 Verilog/RS232_Verilog/RS232Verilog/RS232Verilog.runs/synth_1/TopLevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopLevel_utilization_synth.rpt -pb TopLevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 14:16:11 2019...
