<root versionMajor = "1" versionMinor = "5">
  <kernel name="mean_shift_accel" language="c" vlnv="xilinx.com:hls:mean_shift_accel:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" compileOptions="" profileType="none" hwControlProtocol="ap_ctrl_chain">
    <ports>
      <port name="M_AXI_GMEM1" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
      <port name="M_AXI_GMEM2" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="16"/>
      <port name="M_AXI_GMEM4" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="16"/>
      <port name="M_AXI_GMEM3" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="16"/>
      <port name="M_AXI_GMEM5" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="16"/>
      <port name="S_AXI_CONTROL" portType="addressable" mode="slave" base="0x0" range="0x1000" dataWidth="32"/>
    </ports>
    <args>
    <arg id="0" name="img_inp" addressQualifier="1" port="M_AXI_GMEM1" hostOffset="0x0" hostSize="0x8" offset="0x10" size="0x8" type="void*"/>
    <arg id="1" name="tlx" addressQualifier="1" port="M_AXI_GMEM2" hostOffset="0x0" hostSize="0x8" offset="0x1C" size="0x8" type="void*"/>
    <arg id="2" name="tly" addressQualifier="1" port="M_AXI_GMEM2" hostOffset="0x0" hostSize="0x8" offset="0x28" size="0x8" type="void*"/>
    <arg id="3" name="obj_height" addressQualifier="1" port="M_AXI_GMEM4" hostOffset="0x0" hostSize="0x8" offset="0x34" size="0x8" type="void*"/>
    <arg id="4" name="obj_width" addressQualifier="1" port="M_AXI_GMEM4" hostOffset="0x0" hostSize="0x8" offset="0x40" size="0x8" type="void*"/>
    <arg id="5" name="dx" addressQualifier="1" port="M_AXI_GMEM3" hostOffset="0x0" hostSize="0x8" offset="0x4C" size="0x8" type="void*"/>
    <arg id="6" name="dy" addressQualifier="1" port="M_AXI_GMEM3" hostOffset="0x0" hostSize="0x8" offset="0x58" size="0x8" type="void*"/>
    <arg id="7" name="track" addressQualifier="1" port="M_AXI_GMEM5" hostOffset="0x0" hostSize="0x8" offset="0x64" size="0x8" type="void*"/>
    <arg id="8" name="frame_status" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x1" offset="0x70" size="0x4" type="unsigned int"/>
    <arg id="9" name="no_objects" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x1" offset="0x78" size="0x4" type="unsigned int"/>
    <arg id="10" name="no_of_iterations" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x1" offset="0x80" size="0x4" type="unsigned int"/>
    <arg id="11" name="rows" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x88" size="0x4" type="unsigned int"/>
    <arg id="12" name="cols" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x90" size="0x4" type="unsigned int"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
    <maxWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
</root>
