# RTL Data Structure
Highly optimized, synthesizable data structures for hardware design

### Overview
RTL Data Structure is an open-source project providing a collection of synthesizable data structures implemented at the Register-Transfer Level (RTL). These modules are designed for high performance, scalability, and ease of integration into digital systems, serving as a standard library for FPGA and ASIC engineers.
By using these pre-built RTL modules, engineers can accelerate development, reduce verification time, and focus on higher-level system design.

### Features
âœ… Synthesizableï¼ŒOptimized, Modular and Reusable <br>
âœ… Fully parameterized <br>
âœ… Comprehensive verification sequence and testbench <br>
âœ… Verification Agent <br>
âœ… Open-source and community-driven <br>

### Supported Data Structures
- FIFO (First-In-First-Out) Queue â€“ Parameterized depth, support for synchronous & asynchronous modes <br>
- LIFO (Last-In-First-Out) Stack â€“ Configurable width and depth <br>
- Singly Linked List â€“ Efficient memory utilization, dynamic data handling <br>
- Doubly Linked List â€“ Bi-directional traversal support <br>
- Hash Table (WIP) â€“ Optimized for high-speed lookups <br>
- Binary Tree (WIP) â€“ Fundamental structure for hierarchical data organization <br>
- AVL Tree (WIP) â€“ Self-balancing binary search tree for efficient operations <br>
- And More and More and More (WIP)

### License
This project is licensed under the MIT License â€“ see the LICENSE file for details.

### Getting Started
1ï¸âƒ£ Install required tools and package 
```
sudo apt install make git iverilog yosys gtkwave
pip install cocotb
```

1ï¸âƒ£ Clone the Repository <br> 
```
git clone https://github.com/Weiyet/RTL_Data_Structure.git  
```

2ï¸âƒ£ Directory Structure of Each Data Structure Module <br> 
ğŸ“¦ <Data structure>/     # Data Structure Module as folder name <br>
 â”œâ”€â”€ ğŸ“ƒ readme.md        # Documentation of waveform, modules IOs, parameter.
 â”œâ”€â”€ ğŸ“‚ src/             # RTL Source Code <br>
 â”œâ”€â”€ ğŸ“‚ tb/              # Testbench Directory <br>
 â”‚    â”œâ”€â”€ ğŸ“‚ cocotb/     # Python Cocotb Testbench <br>
 â”‚    â”œâ”€â”€ ğŸ“‚ sv/         # SystemVerilog Testbench <br>

2ï¸âƒ£ RTL Simulation and Verification
```
# System Verilog Simulation
cd <Data Structure>/tb/sv
make sim
# Python CocoTB Simulation
cd <Data Structure>/tb/cocotb
make 
```

3ï¸âƒ£ Synthesis and Netlist simulation
```
make synth
```

4ï¸âƒ£ Integrate to your project
Include file list <Data structure>/src/rtl_list.f to your simulation or project.

### Work in Progress ğŸš€
ğŸ”¹ Implementing Hash Table, Binary Tree, AVL Tree and more and more
ğŸ”¹ Providing comprehensive test benches (TB) for verification
ğŸ”¹ Exploring pyUVM for developing UVM & pyUVM agents
ğŸ”¹ Improving performance & adding more use cases


