;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 12/19/2022 5:17:22 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x3D510000  	15697
0x0008	0x3E790000  	15993
0x000C	0x3E790000  	15993
0x0010	0x3E790000  	15993
0x0014	0x3E790000  	15993
0x0018	0x3E790000  	15993
0x001C	0x3E790000  	15993
0x0020	0x3E790000  	15993
0x0024	0x3E790000  	15993
0x0028	0x3E790000  	15993
0x002C	0x3E790000  	15993
0x0030	0x3E790000  	15993
0x0034	0x3E790000  	15993
0x0038	0x3E790000  	15993
0x003C	0x3E790000  	15993
0x0040	0x3E790000  	15993
0x0044	0x3E790000  	15993
0x0048	0x3E790000  	15993
0x004C	0x3E790000  	15993
0x0050	0x3E790000  	15993
0x0054	0x3E790000  	15993
0x0058	0x3E790000  	15993
0x005C	0x3E790000  	15993
0x0060	0x3E390000  	15929
0x0064	0x3E790000  	15993
0x0068	0x3CC50000  	15557
0x006C	0x3E790000  	15993
0x0070	0x3E790000  	15993
0x0074	0x3E790000  	15993
0x0078	0x3E790000  	15993
0x007C	0x3E790000  	15993
0x0080	0x3E790000  	15993
0x0084	0x3E790000  	15993
0x0088	0x3E790000  	15993
0x008C	0x3E790000  	15993
0x0090	0x3E790000  	15993
0x0094	0x3E790000  	15993
0x0098	0x3E790000  	15993
0x009C	0x3DB50000  	15797
0x00A0	0x3E790000  	15993
0x00A4	0x3E790000  	15993
0x00A8	0x3E790000  	15993
0x00AC	0x3E790000  	15993
0x00B0	0x3E790000  	15993
0x00B4	0x3D150000  	15637
0x00B8	0x3E790000  	15993
0x00BC	0x3E790000  	15993
0x00C0	0x3E790000  	15993
0x00C4	0x3E790000  	15993
0x00C8	0x3E790000  	15993
0x00CC	0x3E790000  	15993
0x00D0	0x3E790000  	15993
0x00D4	0x3E790000  	15993
0x00D8	0x3E790000  	15993
0x00DC	0x3E790000  	15993
0x00E0	0x3FED0000  	16365
0x00E4	0x3E790000  	15993
0x00E8	0x3E790000  	15993
0x00EC	0x3E790000  	15993
0x00F0	0x3E790000  	15993
0x00F4	0x3E790000  	15993
0x00F8	0x3E790000  	15993
0x00FC	0x3E790000  	15993
0x0100	0x3E790000  	15993
0x0104	0x3E790000  	15993
0x0108	0x3E790000  	15993
0x010C	0x3E790000  	15993
0x0110	0x3E790000  	15993
0x0114	0x3E790000  	15993
0x0118	0x3E790000  	15993
0x011C	0x3E790000  	15993
0x0120	0x3E790000  	15993
0x0124	0x3E790000  	15993
0x0128	0x3E790000  	15993
0x012C	0x3E790000  	15993
0x0130	0x3E790000  	15993
0x0134	0x3E790000  	15993
0x0138	0x3E790000  	15993
0x013C	0x3E790000  	15993
0x0140	0x3E790000  	15993
0x0144	0x3E790000  	15993
0x0148	0x3E790000  	15993
0x014C	0x3E790000  	15993
; end of ____SysVT
_main:
;tetris_main.c, 28 :: 		void main() {
0x3D50	0xF000F8A0  BL	16020
0x3D54	0xF002FD5C  BL	26640
0x3D58	0xF000F892  BL	16000
0x3D5C	0xF002FD0A  BL	26484
;tetris_main.c, 30 :: 		Start_TP();
0x3D60	0xF7FFFEB6  BL	_Start_TP+0
;tetris_main.c, 31 :: 		joystick_configuration();
0x3D64	0xF7FFFF5C  BL	_joystick_configuration+0
;tetris_main.c, 32 :: 		External_Int_Configuration();
0x3D68	0xF7FFFF04  BL	_External_Int_Configuration+0
;tetris_main.c, 33 :: 		AdcConfiguration();
0x3D6C	0xF7FFFDB8  BL	_AdcConfiguration+0
;tetris_main.c, 34 :: 		Timer3IntConfiguration();
0x3D70	0xF7FFFD8C  BL	_Timer3IntConfiguration+0
;tetris_main.c, 36 :: 		Random();
0x3D74	0xF7FFFECE  BL	_Random+0
;tetris_main.c, 38 :: 		Home_Screen();
0x3D78	0xF7FFFE26  BL	_Home_Screen+0
;tetris_main.c, 40 :: 		while(1)
L_main0:
;tetris_main.c, 42 :: 		if(state_machine == 1)
0x3D7C	0x480B    LDR	R0, [PC, #44]
0x3D7E	0xF9B00000  LDRSH	R0, [R0, #0]
0x3D82	0x2801    CMP	R0, #1
0x3D84	0xD101    BNE	L_main2
;tetris_main.c, 44 :: 		Game_Field();
0x3D86	0xF7FFFD0D  BL	_Game_Field+0
;tetris_main.c, 45 :: 		}
L_main2:
;tetris_main.c, 47 :: 		adcVal = getAdcReading();
0x3D8A	0xF7FFFAD9  BL	_getAdcReading+0
0x3D8E	0x4908    LDR	R1, [PC, #32]
0x3D90	0x8008    STRH	R0, [R1, #0]
;tetris_main.c, 48 :: 		delay_ms(500);
0x3D92	0xF648577F  MOVW	R7, #36223
0x3D96	0xF2C0075B  MOVT	R7, #91
L_main3:
0x3D9A	0x1E7F    SUBS	R7, R7, #1
0x3D9C	0xD1FD    BNE	L_main3
0x3D9E	0xBF00    NOP
0x3DA0	0xBF00    NOP
0x3DA2	0xBF00    NOP
0x3DA4	0xBF00    NOP
0x3DA6	0xBF00    NOP
;tetris_main.c, 49 :: 		}
0x3DA8	0xE7E8    B	L_main0
;tetris_main.c, 51 :: 		}
L_end_main:
L__main_end_loop:
0x3DAA	0xE7FE    B	L__main_end_loop
0x3DAC	0x00262000  	_state_machine+0
0x3DB0	0x00722000  	_adcVal+0
; end of _main
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x3B38	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x3B3A	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x3B3E	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x3B42	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x3B46	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x3B48	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x3B4C	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x3B4E	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x3B50	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x3B52	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x3B56	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x3B5A	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x3B5C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x3B60	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x3B62	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x3B64	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x3B68	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x3B6C	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x3B6E	0xB001    ADD	SP, SP, #4
0x3B70	0x4770    BX	LR
; end of ___FillZeros
_Start_TP:
;tetris_driver.c, 100 :: 		void Start_TP() {
0x3AD0	0xB081    SUB	SP, SP, #4
0x3AD2	0xF8CDE000  STR	LR, [SP, #0]
;tetris_driver.c, 101 :: 		Init_MCU();
0x3AD6	0xF7FFFBA1  BL	_Init_MCU+0
;tetris_driver.c, 103 :: 		InitializeTouchPanel();
0x3ADA	0xF7FFFB35  BL	tetris_driver_InitializeTouchPanel+0
;tetris_driver.c, 104 :: 		InitializeObjects();
0x3ADE	0xF7FEFF4D  BL	tetris_driver_InitializeObjects+0
;tetris_driver.c, 105 :: 		display_width = Screen1.Width;
0x3AE2	0x4807    LDR	R0, [PC, #28]
0x3AE4	0x8801    LDRH	R1, [R0, #0]
0x3AE6	0x4807    LDR	R0, [PC, #28]
0x3AE8	0x8001    STRH	R1, [R0, #0]
;tetris_driver.c, 106 :: 		display_height = Screen1.Height;
0x3AEA	0x4807    LDR	R0, [PC, #28]
0x3AEC	0x8801    LDRH	R1, [R0, #0]
0x3AEE	0x4807    LDR	R0, [PC, #28]
0x3AF0	0x8001    STRH	R1, [R0, #0]
;tetris_driver.c, 107 :: 		DrawScreen(&Screen1);
0x3AF2	0x4807    LDR	R0, [PC, #28]
0x3AF4	0xF7FFF890  BL	_DrawScreen+0
;tetris_driver.c, 108 :: 		}
L_end_Start_TP:
0x3AF8	0xF8DDE000  LDR	LR, [SP, #0]
0x3AFC	0xB001    ADD	SP, SP, #4
0x3AFE	0x4770    BX	LR
0x3B00	0x006A2000  	_Screen1+2
0x3B04	0x00662000  	_display_width+0
0x3B08	0x006C2000  	_Screen1+4
0x3B0C	0x00702000  	_display_height+0
0x3B10	0x00682000  	_Screen1+0
; end of _Start_TP
_Init_MCU:
;tetris_driver.c, 93 :: 		void Init_MCU() {
0x321C	0xB081    SUB	SP, SP, #4
0x321E	0xF8CDE000  STR	LR, [SP, #0]
;tetris_driver.c, 94 :: 		GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_9);
0x3222	0xF2402100  MOVW	R1, #512
0x3226	0x4807    LDR	R0, [PC, #28]
0x3228	0xF7FEFBC8  BL	_GPIO_Digital_Output+0
;tetris_driver.c, 95 :: 		TFT_BLED = 1;
0x322C	0x2101    MOVS	R1, #1
0x322E	0xB249    SXTB	R1, R1
0x3230	0x4805    LDR	R0, [PC, #20]
0x3232	0x6001    STR	R1, [R0, #0]
;tetris_driver.c, 96 :: 		TFT_Set_Default_Mode();
0x3234	0xF7FFF9DE  BL	_TFT_Set_Default_Mode+0
;tetris_driver.c, 97 :: 		TP_TFT_Set_Default_Mode();
0x3238	0xF7FFF9EA  BL	_TP_TFT_Set_Default_Mode+0
;tetris_driver.c, 98 :: 		}
L_end_Init_MCU:
0x323C	0xF8DDE000  LDR	LR, [SP, #0]
0x3240	0xB001    ADD	SP, SP, #4
0x3242	0x4770    BX	LR
0x3244	0x18004001  	GPIOE_BASE+0
0x3248	0x01A44223  	GPIOE_ODR+0
; end of _Init_MCU
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x19BC	0xB081    SUB	SP, SP, #4
0x19BE	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x19C2	0x4A04    LDR	R2, [PC, #16]
0x19C4	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x19C6	0xF7FFFA09  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x19CA	0xF8DDE000  LDR	LR, [SP, #0]
0x19CE	0xB001    ADD	SP, SP, #4
0x19D0	0x4770    BX	LR
0x19D2	0xBF00    NOP
0x19D4	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0DDC	0xB081    SUB	SP, SP, #4
0x0DDE	0xF8CDE000  STR	LR, [SP, #0]
0x0DE2	0xB28C    UXTH	R4, R1
0x0DE4	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x0DE6	0x4B77    LDR	R3, [PC, #476]
0x0DE8	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x0DEC	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x0DEE	0x4618    MOV	R0, R3
0x0DF0	0xF7FFFED0  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x0DF4	0xF1B40FFF  CMP	R4, #255
0x0DF8	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x0DFA	0x4B73    LDR	R3, [PC, #460]
0x0DFC	0x429D    CMP	R5, R3
0x0DFE	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0E00	0xF04F3333  MOV	R3, #858993459
0x0E04	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x0E06	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0E08	0x2D42    CMP	R5, #66
0x0E0A	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x0E0C	0xF04F3344  MOV	R3, #1145324612
0x0E10	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x0E12	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0E14	0xF64F73FF  MOVW	R3, #65535
0x0E18	0x429C    CMP	R4, R3
0x0E1A	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x0E1C	0x4B6A    LDR	R3, [PC, #424]
0x0E1E	0x429D    CMP	R5, R3
0x0E20	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0E22	0xF04F3333  MOV	R3, #858993459
0x0E26	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0E28	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0E2A	0xF04F3333  MOV	R3, #858993459
0x0E2E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0E30	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0E32	0x2D42    CMP	R5, #66
0x0E34	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0E36	0xF04F3344  MOV	R3, #1145324612
0x0E3A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x0E3C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0E3E	0xF04F3344  MOV	R3, #1145324612
0x0E42	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0E44	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0E46	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0E48	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x0E4A	0xF0050301  AND	R3, R5, #1
0x0E4E	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0E50	0x2100    MOVS	R1, #0
0x0E52	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0E54	0xF0050302  AND	R3, R5, #2
0x0E58	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x0E5A	0xF40573C0  AND	R3, R5, #384
0x0E5E	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0E60	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0E62	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0E64	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0E66	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0E68	0xF0050304  AND	R3, R5, #4
0x0E6C	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x0E6E	0xF0050320  AND	R3, R5, #32
0x0E72	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0E74	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0E76	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0E78	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x0E7A	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x0E7C	0xF0050308  AND	R3, R5, #8
0x0E80	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0E82	0xF0050320  AND	R3, R5, #32
0x0E86	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0E88	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x0E8A	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x0E8C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x0E8E	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0E90	0x4B4E    LDR	R3, [PC, #312]
0x0E92	0xEA050303  AND	R3, R5, R3, LSL #0
0x0E96	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0E98	0x2003    MOVS	R0, #3
0x0E9A	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x0E9C	0xF4057300  AND	R3, R5, #512
0x0EA0	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x0EA2	0x2002    MOVS	R0, #2
0x0EA4	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x0EA6	0xF4056380  AND	R3, R5, #1024
0x0EAA	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x0EAC	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x0EAE	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0EB0	0xF005030C  AND	R3, R5, #12
0x0EB4	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x0EB6	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x0EB8	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x0EBA	0xF00403FF  AND	R3, R4, #255
0x0EBE	0xB29B    UXTH	R3, R3
0x0EC0	0x2B00    CMP	R3, #0
0x0EC2	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x0EC4	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x0EC6	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x0EC8	0xFA1FF884  UXTH	R8, R4
0x0ECC	0x4632    MOV	R2, R6
0x0ECE	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x0ED0	0x2808    CMP	R0, #8
0x0ED2	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x0ED4	0xF04F0301  MOV	R3, #1
0x0ED8	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x0EDC	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x0EE0	0x42A3    CMP	R3, R4
0x0EE2	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x0EE4	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x0EE6	0xF04F030F  MOV	R3, #15
0x0EEA	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x0EEC	0x43DB    MVN	R3, R3
0x0EEE	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x0EF2	0xFA01F305  LSL	R3, R1, R5
0x0EF6	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0EFA	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x0EFC	0xF4067381  AND	R3, R6, #258
0x0F00	0xF5B37F81  CMP	R3, #258
0x0F04	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x0F06	0xF2020414  ADDW	R4, R2, #20
0x0F0A	0xF04F0301  MOV	R3, #1
0x0F0E	0x4083    LSLS	R3, R0
0x0F10	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x0F12	0xF0060382  AND	R3, R6, #130
0x0F16	0x2B82    CMP	R3, #130
0x0F18	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x0F1A	0xF2020410  ADDW	R4, R2, #16
0x0F1E	0xF04F0301  MOV	R3, #1
0x0F22	0x4083    LSLS	R3, R0
0x0F24	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0F26	0x462F    MOV	R7, R5
0x0F28	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x0F2A	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x0F2C	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x0F2E	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0F30	0xFA1FF088  UXTH	R0, R8
0x0F34	0x460F    MOV	R7, R1
0x0F36	0x4631    MOV	R1, R6
0x0F38	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x0F3A	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x0F3C	0x460F    MOV	R7, R1
0x0F3E	0x4629    MOV	R1, R5
0x0F40	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0F42	0xF1B00FFF  CMP	R0, #255
0x0F46	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0F48	0x1D33    ADDS	R3, R6, #4
0x0F4A	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x0F4E	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0F50	0x2A08    CMP	R2, #8
0x0F52	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0F54	0xF2020408  ADDW	R4, R2, #8
0x0F58	0xF04F0301  MOV	R3, #1
0x0F5C	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0F60	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0F64	0x42A3    CMP	R3, R4
0x0F66	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0F68	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x0F6A	0xF04F030F  MOV	R3, #15
0x0F6E	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0F70	0x43DB    MVN	R3, R3
0x0F72	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0F76	0xFA07F305  LSL	R3, R7, R5
0x0F7A	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x0F7E	0xF4017381  AND	R3, R1, #258
0x0F82	0xF5B37F81  CMP	R3, #258
0x0F86	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0F88	0xF2060514  ADDW	R5, R6, #20
0x0F8C	0xF2020408  ADDW	R4, R2, #8
0x0F90	0xF04F0301  MOV	R3, #1
0x0F94	0x40A3    LSLS	R3, R4
0x0F96	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0F98	0xF0010382  AND	R3, R1, #130
0x0F9C	0x2B82    CMP	R3, #130
0x0F9E	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0FA0	0xF2060510  ADDW	R5, R6, #16
0x0FA4	0xF2020408  ADDW	R4, R2, #8
0x0FA8	0xF04F0301  MOV	R3, #1
0x0FAC	0x40A3    LSLS	R3, R4
0x0FAE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0FB0	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x0FB2	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0FB4	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x0FB6	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0FB8	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x0FBC	0xF8DDE000  LDR	LR, [SP, #0]
0x0FC0	0xB001    ADD	SP, SP, #4
0x0FC2	0x4770    BX	LR
0x0FC4	0xFC00FFFF  	#-1024
0x0FC8	0x00140008  	#524308
0x0FCC	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0B94	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0B96	0x4919    LDR	R1, [PC, #100]
0x0B98	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0B9C	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x0B9E	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x0BA0	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0BA2	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0BA4	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0BA6	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0BA8	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0BAA	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0BAC	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x0BAE	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0BB0	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x0BB2	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0BB4	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0BB6	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0BB8	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0BBA	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x0BBE	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0BC0	0x490F    LDR	R1, [PC, #60]
0x0BC2	0x4288    CMP	R0, R1
0x0BC4	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0BC6	0x490F    LDR	R1, [PC, #60]
0x0BC8	0x4288    CMP	R0, R1
0x0BCA	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0BCC	0x490E    LDR	R1, [PC, #56]
0x0BCE	0x4288    CMP	R0, R1
0x0BD0	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x0BD2	0x490E    LDR	R1, [PC, #56]
0x0BD4	0x4288    CMP	R0, R1
0x0BD6	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0BD8	0x490D    LDR	R1, [PC, #52]
0x0BDA	0x4288    CMP	R0, R1
0x0BDC	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x0BDE	0x490D    LDR	R1, [PC, #52]
0x0BE0	0x4288    CMP	R0, R1
0x0BE2	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0BE4	0x490C    LDR	R1, [PC, #48]
0x0BE6	0x4288    CMP	R0, R1
0x0BE8	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0BEA	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0BEC	0x490B    LDR	R1, [PC, #44]
0x0BEE	0x6809    LDR	R1, [R1, #0]
0x0BF0	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0BF4	0x4909    LDR	R1, [PC, #36]
0x0BF6	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0BF8	0xB001    ADD	SP, SP, #4
0x0BFA	0x4770    BX	LR
0x0BFC	0xFC00FFFF  	#-1024
0x0C00	0x08004001  	#1073809408
0x0C04	0x0C004001  	#1073810432
0x0C08	0x10004001  	#1073811456
0x0C0C	0x14004001  	#1073812480
0x0C10	0x18004001  	#1073813504
0x0C14	0x1C004001  	#1073814528
0x0C18	0x20004001  	#1073815552
0x0C1C	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_TFT_Set_Default_Mode:
;__Lib_TFT.c, 4294 :: 		
0x25F4	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 4295 :: 		
0x25F6	0x2100    MOVS	R1, #0
0x25F8	0x4803    LDR	R0, [PC, #12]
0x25FA	0x8001    STRH	R1, [R0, #0]
;__Lib_TFT.c, 4296 :: 		
0x25FC	0x2100    MOVS	R1, #0
0x25FE	0x4803    LDR	R0, [PC, #12]
0x2600	0x7001    STRB	R1, [R0, #0]
;__Lib_TFT.c, 4297 :: 		
L_end_TFT_Set_Default_Mode:
0x2602	0xB001    ADD	SP, SP, #4
0x2604	0x4770    BX	LR
0x2606	0xBF00    NOP
0x2608	0x00382000  	__Lib_TFT_Ptr_Set+0
0x260C	0x003A2000  	__Lib_TFT___no_acceleration+0
; end of _TFT_Set_Default_Mode
_TP_TFT_Set_Default_Mode:
;__Lib_TouchPanel_TFT.c, 33 :: 		
0x2610	0xB081    SUB	SP, SP, #4
;__Lib_TouchPanel_TFT.c, 34 :: 		
0x2612	0x2100    MOVS	R1, #0
0x2614	0x4801    LDR	R0, [PC, #4]
0x2616	0x7001    STRB	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 35 :: 		
L_end_TP_TFT_Set_Default_Mode:
0x2618	0xB001    ADD	SP, SP, #4
0x261A	0x4770    BX	LR
0x261C	0x003F2000  	__Lib_TouchPanel_TFT__TP_Rotate_180+0
; end of _TP_TFT_Set_Default_Mode
tetris_driver_InitializeTouchPanel:
;tetris_driver.c, 36 :: 		static void InitializeTouchPanel() {
0x3148	0xB081    SUB	SP, SP, #4
0x314A	0xF8CDE000  STR	LR, [SP, #0]
;tetris_driver.c, 37 :: 		TFT_Init_ILI9341_8bit(320, 240);
0x314E	0x21F0    MOVS	R1, #240
0x3150	0xF2401040  MOVW	R0, #320
0x3154	0xF7FFF9D4  BL	_TFT_Init_ILI9341_8bit+0
;tetris_driver.c, 39 :: 		}
L_end_InitializeTouchPanel:
0x3158	0xF8DDE000  LDR	LR, [SP, #0]
0x315C	0xB001    ADD	SP, SP, #4
0x315E	0x4770    BX	LR
; end of tetris_driver_InitializeTouchPanel
_TFT_Init_ILI9341_8bit:
;__Lib_TFT_Defs.c, 2371 :: 		void TFT_Init_ILI9341_8bit(unsigned int display_width, unsigned int display_height) {
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x2500	0xB081    SUB	SP, SP, #4
0x2502	0xF8CDE000  STR	LR, [SP, #0]
0x2506	0xB28C    UXTH	R4, R1
0x2508	0xB281    UXTH	R1, R0
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 4 (R1)
; display_height start address is: 16 (R4)
;__Lib_TFT_Defs.c, 2372 :: 		__controller = _8BIT_CONTROLLER;
0x250A	0xF24003FF  MOVW	R3, #255
0x250E	0x4A24    LDR	R2, [PC, #144]
0x2510	0x8013    STRH	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2373 :: 		if (Is_TFT_Set() != 1) {
0x2512	0xF7FEFD5D  BL	_Is_TFT_Set+0
0x2516	0x2801    CMP	R0, #1
0x2518	0xD008    BEQ	L_TFT_Init_ILI9341_8bit133
;__Lib_TFT_Defs.c, 2374 :: 		TFT_Set_Index_Ptr = TFT_Set_Index;
0x251A	0x4B22    LDR	R3, [PC, #136]
0x251C	0x4A22    LDR	R2, [PC, #136]
0x251E	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2375 :: 		TFT_Write_Command_Ptr = TFT_Write_Command;
0x2520	0x4B22    LDR	R3, [PC, #136]
0x2522	0x4A23    LDR	R2, [PC, #140]
0x2524	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2376 :: 		TFT_Write_Data_Ptr = TFT_Write_Data;
0x2526	0x4B23    LDR	R3, [PC, #140]
0x2528	0x4A23    LDR	R2, [PC, #140]
0x252A	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2377 :: 		}
L_TFT_Init_ILI9341_8bit133:
;__Lib_TFT_Defs.c, 2379 :: 		TFT_DISP_WIDTH = display_width;
0x252C	0x4A23    LDR	R2, [PC, #140]
0x252E	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 2380 :: 		TFT_DISP_HEIGHT = display_height;
0x2530	0x4A23    LDR	R2, [PC, #140]
0x2532	0x8014    STRH	R4, [R2, #0]
;__Lib_TFT_Defs.c, 2381 :: 		if (display_width >= display_height)
0x2534	0x42A1    CMP	R1, R4
0x2536	0xD303    BCC	L_TFT_Init_ILI9341_8bit134
; display_width end address is: 4 (R1)
; display_height end address is: 16 (R4)
;__Lib_TFT_Defs.c, 2382 :: 		TFT_Disp_Rotation = 0;
0x2538	0x2300    MOVS	R3, #0
0x253A	0x4A22    LDR	R2, [PC, #136]
0x253C	0x7013    STRB	R3, [R2, #0]
0x253E	0xE002    B	L_TFT_Init_ILI9341_8bit135
L_TFT_Init_ILI9341_8bit134:
;__Lib_TFT_Defs.c, 2384 :: 		TFT_Disp_Rotation = 90;
0x2540	0x235A    MOVS	R3, #90
0x2542	0x4A20    LDR	R2, [PC, #128]
0x2544	0x7013    STRB	R3, [R2, #0]
L_TFT_Init_ILI9341_8bit135:
;__Lib_TFT_Defs.c, 2386 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x2546	0x2101    MOVS	R1, #1
0x2548	0xF2400000  MOVW	R0, #0
0x254C	0xF000F9EA  BL	_TFT_Set_Pen+0
;__Lib_TFT_Defs.c, 2387 :: 		TFT_Set_Brush(0, 0, 0, 0, 0, 0);
0x2550	0x2300    MOVS	R3, #0
0x2552	0x2200    MOVS	R2, #0
0x2554	0xB408    PUSH	(R3)
0x2556	0xB404    PUSH	(R2)
0x2558	0x2300    MOVS	R3, #0
0x255A	0x2200    MOVS	R2, #0
0x255C	0x2100    MOVS	R1, #0
0x255E	0x2000    MOVS	R0, #0
0x2560	0xF000F9EC  BL	_TFT_Set_Brush+0
0x2564	0xB002    ADD	SP, SP, #8
;__Lib_TFT_Defs.c, 2389 :: 		TFT_Move_Cursor(0, 0);
0x2566	0x2100    MOVS	R1, #0
0x2568	0x2000    MOVS	R0, #0
0x256A	0xF000F837  BL	_TFT_Move_Cursor+0
;__Lib_TFT_Defs.c, 2390 :: 		ExternalFontSet = 0;
0x256E	0x2300    MOVS	R3, #0
0x2570	0x4A15    LDR	R2, [PC, #84]
0x2572	0x7013    STRB	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2391 :: 		TFT_Set_DataPort_Direction();
0x2574	0xF7FEFBE8  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2394 :: 		if (TFT_ReadId_ST7789V_or_ILI9341() == TFT_ST7789_HW_ID) {
0x2578	0xF7FEFD32  BL	_TFT_ReadId_ST7789V_or_ILI9341+0
0x257C	0x4A13    LDR	R2, [PC, #76]
0x257E	0x4290    CMP	R0, R2
0x2580	0xD105    BNE	L_TFT_Init_ILI9341_8bit136
;__Lib_TFT_Defs.c, 2396 :: 		TFT_Reset_ST7789V();
0x2582	0xF7FEFF67  BL	__Lib_TFT_Defs_TFT_Reset_ST7789V+0
;__Lib_TFT_Defs.c, 2397 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_SST7715R;
0x2586	0x4B12    LDR	R3, [PC, #72]
0x2588	0x4A12    LDR	R2, [PC, #72]
0x258A	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2398 :: 		} else {
0x258C	0xE004    B	L_TFT_Init_ILI9341_8bit137
L_TFT_Init_ILI9341_8bit136:
;__Lib_TFT_Defs.c, 2400 :: 		TFT_Reset_ILI9341();
0x258E	0xF7FEFD79  BL	__Lib_TFT_Defs_TFT_Reset_ILI9341+0
;__Lib_TFT_Defs.c, 2401 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_ILI9342;
0x2592	0x4B11    LDR	R3, [PC, #68]
0x2594	0x4A0F    LDR	R2, [PC, #60]
0x2596	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2402 :: 		}
L_TFT_Init_ILI9341_8bit137:
;__Lib_TFT_Defs.c, 2408 :: 		}
L_end_TFT_Init_ILI9341_8bit:
0x2598	0xF8DDE000  LDR	LR, [SP, #0]
0x259C	0xB001    ADD	SP, SP, #4
0x259E	0x4770    BX	LR
0x25A0	0x003C2000  	__Lib_TFT_Defs___controller+0
0x25A4	0x01D10000  	_TFT_Set_Index+0
0x25A8	0x00C42000  	_TFT_Set_Index_Ptr+0
0x25AC	0x02050000  	_TFT_Write_Command+0
0x25B0	0x00C82000  	_TFT_Write_Command_Ptr+0
0x25B4	0x076D0000  	_TFT_Write_Data+0
0x25B8	0x00902000  	_TFT_Write_Data_Ptr+0
0x25BC	0x007A2000  	_TFT_DISP_WIDTH+0
0x25C0	0x00842000  	_TFT_DISP_HEIGHT+0
0x25C4	0x003E2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x25C8	0x00972000  	_ExternalFontSet+0
0x25CC	0x85005285  	#1384482048
0x25D0	0x09050000  	_TFT_Set_Address_SST7715R+0
0x25D4	0x008C2000  	_TFT_Set_Address_Ptr+0
0x25D8	0x09D50000  	_TFT_Set_Address_ILI9342+0
; end of _TFT_Init_ILI9341_8bit
_Is_TFT_Set:
;__Lib_TFT.c, 132 :: 		
0x0FD0	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 133 :: 		
0x0FD2	0x4802    LDR	R0, [PC, #8]
0x0FD4	0x8800    LDRH	R0, [R0, #0]
;__Lib_TFT.c, 134 :: 		
L_end_Is_TFT_Set:
0x0FD6	0xB001    ADD	SP, SP, #4
0x0FD8	0x4770    BX	LR
0x0FDA	0xBF00    NOP
0x0FDC	0x00382000  	__Lib_TFT_Ptr_Set+0
; end of _Is_TFT_Set
_TFT_Set_Pen:
;__Lib_TFT.c, 160 :: 		
; pen_width start address is: 4 (R1)
; pen_color start address is: 0 (R0)
0x2924	0xB081    SUB	SP, SP, #4
; pen_width end address is: 4 (R1)
; pen_color end address is: 0 (R0)
; pen_color start address is: 0 (R0)
; pen_width start address is: 4 (R1)
;__Lib_TFT.c, 161 :: 		
0x2926	0x4A03    LDR	R2, [PC, #12]
0x2928	0x8010    STRH	R0, [R2, #0]
; pen_color end address is: 0 (R0)
;__Lib_TFT.c, 166 :: 		
0x292A	0x4A03    LDR	R2, [PC, #12]
0x292C	0x7011    STRB	R1, [R2, #0]
; pen_width end address is: 4 (R1)
;__Lib_TFT.c, 167 :: 		
L_end_TFT_Set_Pen:
0x292E	0xB001    ADD	SP, SP, #4
0x2930	0x4770    BX	LR
0x2932	0xBF00    NOP
0x2934	0x00B82000  	__Lib_TFT_PenColor+0
0x2938	0x00AE2000  	__Lib_TFT_PenWidth+0
; end of _TFT_Set_Pen
_TFT_Set_Brush:
;__Lib_TFT.c, 183 :: 		
; gradient_orientation start address is: 12 (R3)
; gradient_enabled start address is: 8 (R2)
; brush_color start address is: 4 (R1)
; brush_enabled start address is: 0 (R0)
0x293C	0xB081    SUB	SP, SP, #4
; gradient_orientation end address is: 12 (R3)
; gradient_enabled end address is: 8 (R2)
; brush_color end address is: 4 (R1)
; brush_enabled end address is: 0 (R0)
; brush_enabled start address is: 0 (R0)
; brush_color start address is: 4 (R1)
; gradient_enabled start address is: 8 (R2)
; gradient_orientation start address is: 12 (R3)
; gradient_color_from start address is: 20 (R5)
0x293E	0xF8BD5004  LDRH	R5, [SP, #4]
; gradient_color_to start address is: 24 (R6)
0x2942	0xF8BD6008  LDRH	R6, [SP, #8]
;__Lib_TFT.c, 184 :: 		
0x2946	0x4C07    LDR	R4, [PC, #28]
0x2948	0x7020    STRB	R0, [R4, #0]
; brush_enabled end address is: 0 (R0)
;__Lib_TFT.c, 185 :: 		
0x294A	0x4C07    LDR	R4, [PC, #28]
0x294C	0x8021    STRH	R1, [R4, #0]
; brush_color end address is: 4 (R1)
;__Lib_TFT.c, 186 :: 		
0x294E	0x4C07    LDR	R4, [PC, #28]
0x2950	0x7022    STRB	R2, [R4, #0]
; gradient_enabled end address is: 8 (R2)
;__Lib_TFT.c, 187 :: 		
0x2952	0x4C07    LDR	R4, [PC, #28]
0x2954	0x7023    STRB	R3, [R4, #0]
; gradient_orientation end address is: 12 (R3)
;__Lib_TFT.c, 188 :: 		
0x2956	0x4C07    LDR	R4, [PC, #28]
0x2958	0x8025    STRH	R5, [R4, #0]
; gradient_color_from end address is: 20 (R5)
;__Lib_TFT.c, 189 :: 		
0x295A	0x4C07    LDR	R4, [PC, #28]
0x295C	0x8026    STRH	R6, [R4, #0]
; gradient_color_to end address is: 24 (R6)
;__Lib_TFT.c, 190 :: 		
L_end_TFT_Set_Brush:
0x295E	0xB001    ADD	SP, SP, #4
0x2960	0x4770    BX	LR
0x2962	0xBF00    NOP
0x2964	0x00AF2000  	__Lib_TFT_BrushEnabled+0
0x2968	0x00C02000  	__Lib_TFT_BrushColor+0
0x296C	0x00BA2000  	__Lib_TFT_GradientEnabled+0
0x2970	0x00BB2000  	__Lib_TFT_GradientOrientation+0
0x2974	0x00BC2000  	__Lib_TFT_GradColorFrom+0
0x2978	0x00BE2000  	__Lib_TFT_GradColorTo+0
; end of _TFT_Set_Brush
_TFT_Move_Cursor:
;__Lib_TFT.c, 243 :: 		
; _y start address is: 4 (R1)
; _x start address is: 0 (R0)
0x25DC	0xB081    SUB	SP, SP, #4
; _y end address is: 4 (R1)
; _x end address is: 0 (R0)
; _x start address is: 0 (R0)
; _y start address is: 4 (R1)
;__Lib_TFT.c, 244 :: 		
0x25DE	0x4A03    LDR	R2, [PC, #12]
0x25E0	0x8010    STRH	R0, [R2, #0]
; _x end address is: 0 (R0)
;__Lib_TFT.c, 245 :: 		
0x25E2	0x4A03    LDR	R2, [PC, #12]
0x25E4	0x8011    STRH	R1, [R2, #0]
; _y end address is: 4 (R1)
;__Lib_TFT.c, 246 :: 		
L_end_TFT_Move_Cursor:
0x25E6	0xB001    ADD	SP, SP, #4
0x25E8	0x4770    BX	LR
0x25EA	0xBF00    NOP
0x25EC	0x00A02000  	__Lib_TFT_x_cord+0
0x25F0	0x009C2000  	__Lib_TFT_y_cord+0
; end of _TFT_Move_Cursor
__Lib_TFT_Defs_TFT_Set_DataPort_Direction:
;__Lib_TFT_Defs.c, 165 :: 		static void TFT_Set_DataPort_Direction() {
0x0D48	0xB082    SUB	SP, SP, #8
0x0D4A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 167 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x0D4E	0xF641010C  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 168 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x0D52	0xF2C40101  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 172 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_OUTPUT);
0x0D56	0x4806    LDR	R0, [PC, #24]
0x0D58	0x8800    LDRH	R0, [R0, #0]
0x0D5A	0x9101    STR	R1, [SP, #4]
0x0D5C	0x4A05    LDR	R2, [PC, #20]
0x0D5E	0xB281    UXTH	R1, R0
0x0D60	0x9801    LDR	R0, [SP, #4]
0x0D62	0xF000F83B  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 173 :: 		}
L_end_TFT_Set_DataPort_Direction:
0x0D66	0xF8DDE000  LDR	LR, [SP, #0]
0x0D6A	0xB002    ADD	SP, SP, #8
0x0D6C	0x4770    BX	LR
0x0D6E	0xBF00    NOP
0x0D70	0x003C2000  	__Lib_TFT_Defs___controller+0
0x0D74	0x00140008  	#524308
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction
_TFT_ReadId_ST7789V_or_ILI9341:
;__Lib_TFT_Defs.c, 2100 :: 		unsigned long TFT_ReadId_ST7789V_or_ILI9341(){
0x0FE0	0xB082    SUB	SP, SP, #8
0x0FE2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2101 :: 		unsigned long id = 0;
0x0FE6	0xF04F0000  MOV	R0, #0
0x0FEA	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2103 :: 		TFT_Set_Pin_Directions();
0x0FEC	0xF7FFFD70  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2104 :: 		TFT_Set_DataPort_Direction();
0x0FF0	0xF7FFFEAA  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2105 :: 		TFT_RST = 1;
0x0FF4	0x2101    MOVS	R1, #1
0x0FF6	0xB249    SXTB	R1, R1
0x0FF8	0x481F    LDR	R0, [PC, #124]
0x0FFA	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2107 :: 		Delay_ms(100);
0x0FFC	0xF644777F  MOVW	R7, #20351
0x1000	0xF2C00712  MOVT	R7, #18
0x1004	0xBF00    NOP
0x1006	0xBF00    NOP
L_TFT_ReadId_ST7789V_or_ILI9341115:
0x1008	0x1E7F    SUBS	R7, R7, #1
0x100A	0xD1FD    BNE	L_TFT_ReadId_ST7789V_or_ILI9341115
0x100C	0xBF00    NOP
0x100E	0xBF00    NOP
0x1010	0xBF00    NOP
;__Lib_TFT_Defs.c, 2109 :: 		TFT_CS = 0;
0x1012	0x2100    MOVS	R1, #0
0x1014	0xB249    SXTB	R1, R1
0x1016	0x4819    LDR	R0, [PC, #100]
0x1018	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2111 :: 		TFT_Set_Index_Ptr(0x04);
0x101A	0x2004    MOVS	R0, #4
0x101C	0x4C18    LDR	R4, [PC, #96]
0x101E	0x6824    LDR	R4, [R4, #0]
0x1020	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2114 :: 		TFT_Set_DataPort_Direction_Input();
0x1022	0xF7FFFD3F  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input+0
;__Lib_TFT_Defs.c, 2115 :: 		Read_From_Port(); // don't care
0x1026	0xF7FFFDFB  BL	__Lib_TFT_Defs_Read_From_Port+0
;__Lib_TFT_Defs.c, 2116 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 8;
0x102A	0xF7FFFDF9  BL	__Lib_TFT_Defs_Read_From_Port+0
0x102E	0xF00000FF  AND	R0, R0, #255
0x1032	0xB280    UXTH	R0, R0
0x1034	0x0201    LSLS	R1, R0, #8
0x1036	0x9801    LDR	R0, [SP, #4]
0x1038	0x4308    ORRS	R0, R1
0x103A	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2117 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 16;
0x103C	0xF7FFFDF0  BL	__Lib_TFT_Defs_Read_From_Port+0
0x1040	0xF00000FF  AND	R0, R0, #255
0x1044	0xB280    UXTH	R0, R0
0x1046	0x0401    LSLS	R1, R0, #16
0x1048	0x9801    LDR	R0, [SP, #4]
0x104A	0x4308    ORRS	R0, R1
0x104C	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2118 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 24;
0x104E	0xF7FFFDE7  BL	__Lib_TFT_Defs_Read_From_Port+0
0x1052	0xF00000FF  AND	R0, R0, #255
0x1056	0xB280    UXTH	R0, R0
0x1058	0x0601    LSLS	R1, R0, #24
0x105A	0x9801    LDR	R0, [SP, #4]
0x105C	0x4308    ORRS	R0, R1
0x105E	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2119 :: 		TFT_CS = 1;
0x1060	0x2101    MOVS	R1, #1
0x1062	0xB249    SXTB	R1, R1
0x1064	0x4805    LDR	R0, [PC, #20]
0x1066	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2121 :: 		TFT_Set_DataPort_Direction();
0x1068	0xF7FFFE6E  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2123 :: 		return id;
0x106C	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2124 :: 		}
L_end_TFT_ReadId_ST7789V_or_ILI9341:
0x106E	0xF8DDE000  LDR	LR, [SP, #0]
0x1072	0xB002    ADD	SP, SP, #8
0x1074	0x4770    BX	LR
0x1076	0xBF00    NOP
0x1078	0x01A04223  	TFT_RST+0
0x107C	0x01BC4223  	TFT_CS+0
0x1080	0x00C42000  	_TFT_Set_Index_Ptr+0
; end of _TFT_ReadId_ST7789V_or_ILI9341
_TFT_Set_Index:
;__Lib_TFT_Defs.c, 70 :: 		void TFT_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x01D0	0xB081    SUB	SP, SP, #4
0x01D2	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 71 :: 		TFT_RS = 0;
0x01D6	0x2200    MOVS	R2, #0
0x01D8	0xB252    SXTB	R2, R2
0x01DA	0x4908    LDR	R1, [PC, #32]
0x01DC	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 72 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x01DE	0xF7FFFFB7  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 73 :: 		TFT_Write_Strobe();
0x01E2	0x2200    MOVS	R2, #0
0x01E4	0xB252    SXTB	R2, R2
0x01E6	0x4906    LDR	R1, [PC, #24]
0x01E8	0x600A    STR	R2, [R1, #0]
0x01EA	0xBF00    NOP
0x01EC	0x2201    MOVS	R2, #1
0x01EE	0xB252    SXTB	R2, R2
0x01F0	0x4903    LDR	R1, [PC, #12]
0x01F2	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 74 :: 		}
L_end_TFT_Set_Index:
0x01F4	0xF8DDE000  LDR	LR, [SP, #0]
0x01F8	0xB001    ADD	SP, SP, #4
0x01FA	0x4770    BX	LR
0x01FC	0x01B04223  	TFT_RS+0
0x0200	0x01AC4223  	TFT_WR+0
; end of _TFT_Set_Index
__Lib_TFT_Defs_Write_to_Port:
;__Lib_TFT_Defs.c, 50 :: 		static void Write_to_Port(char value) {
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
;__Lib_TFT_Defs.c, 53 :: 		temp &= 0xFF00;
0x0150	0x4A04    LDR	R2, [PC, #16]
0x0152	0x8811    LDRH	R1, [R2, #0]
0x0154	0xF401417F  AND	R1, R1, #65280
0x0158	0xB289    UXTH	R1, R1
;__Lib_TFT_Defs.c, 54 :: 		TFT_DataPort = value | temp;
0x015A	0xEA400101  ORR	R1, R0, R1, LSL #0
; value end address is: 0 (R0)
0x015E	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 55 :: 		}
L_end_Write_to_Port:
0x0160	0x4770    BX	LR
0x0162	0xBF00    NOP
0x0164	0x180C4001  	TFT_DataPort+0
; end of __Lib_TFT_Defs_Write_to_Port
_TFT_Write_Command:
;__Lib_TFT_Defs.c, 80 :: 		void TFT_Write_Command(unsigned short cmd) {
; cmd start address is: 0 (R0)
0x0204	0xB081    SUB	SP, SP, #4
0x0206	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;__Lib_TFT_Defs.c, 81 :: 		TFT_RS = 1;
0x020A	0x2201    MOVS	R2, #1
0x020C	0xB252    SXTB	R2, R2
0x020E	0x4908    LDR	R1, [PC, #32]
0x0210	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 82 :: 		Write_to_Port(cmd);
; cmd end address is: 0 (R0)
0x0212	0xF7FFFF9D  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 83 :: 		TFT_Write_Strobe();
0x0216	0x2200    MOVS	R2, #0
0x0218	0xB252    SXTB	R2, R2
0x021A	0x4906    LDR	R1, [PC, #24]
0x021C	0x600A    STR	R2, [R1, #0]
0x021E	0xBF00    NOP
0x0220	0x2201    MOVS	R2, #1
0x0222	0xB252    SXTB	R2, R2
0x0224	0x4903    LDR	R1, [PC, #12]
0x0226	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 84 :: 		}
L_end_TFT_Write_Command:
0x0228	0xF8DDE000  LDR	LR, [SP, #0]
0x022C	0xB001    ADD	SP, SP, #4
0x022E	0x4770    BX	LR
0x0230	0x01B04223  	TFT_RS+0
0x0234	0x01AC4223  	TFT_WR+0
; end of _TFT_Write_Command
_TFT_SSD1963_8bit_Set_Index:
;__Lib_TFT_Defs.c, 3763 :: 		void TFT_SSD1963_8bit_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x0180	0xB081    SUB	SP, SP, #4
0x0182	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3764 :: 		Delay_1us(); Delay_1us();
0x0186	0xF7FFFFEF  BL	_Delay_1us+0
0x018A	0xF7FFFFED  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3765 :: 		TFT_CS = 0;
0x018E	0x2300    MOVS	R3, #0
0x0190	0xB25B    SXTB	R3, R3
0x0192	0x490B    LDR	R1, [PC, #44]
0x0194	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3766 :: 		TFT_RD = 1;
0x0196	0x2201    MOVS	R2, #1
0x0198	0xB252    SXTB	R2, R2
0x019A	0x490A    LDR	R1, [PC, #40]
0x019C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3767 :: 		TFT_RS = 0;
0x019E	0x490A    LDR	R1, [PC, #40]
0x01A0	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3768 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x01A2	0xF7FFFFD5  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3769 :: 		TFT_WR = 0;
0x01A6	0x2200    MOVS	R2, #0
0x01A8	0xB252    SXTB	R2, R2
0x01AA	0x4908    LDR	R1, [PC, #32]
0x01AC	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3770 :: 		TFT_WR = 1;
0x01AE	0x2201    MOVS	R2, #1
0x01B0	0xB252    SXTB	R2, R2
0x01B2	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3771 :: 		TFT_CS = 1;
0x01B4	0x4902    LDR	R1, [PC, #8]
0x01B6	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3772 :: 		}
L_end_TFT_SSD1963_8bit_Set_Index:
0x01B8	0xF8DDE000  LDR	LR, [SP, #0]
0x01BC	0xB001    ADD	SP, SP, #4
0x01BE	0x4770    BX	LR
0x01C0	0x01BC4223  	TFT_CS+0
0x01C4	0x01A84223  	TFT_RD+0
0x01C8	0x01B04223  	TFT_RS+0
0x01CC	0x01AC4223  	TFT_WR+0
; end of _TFT_SSD1963_8bit_Set_Index
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0168	0xF240070B  MOVW	R7, #11
0x016C	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0170	0x1E7F    SUBS	R7, R7, #1
0x0172	0xD1FD    BNE	L_Delay_1us0
0x0174	0xBF00    NOP
0x0176	0xBF00    NOP
0x0178	0xBF00    NOP
0x017A	0xBF00    NOP
0x017C	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x017E	0x4770    BX	LR
; end of _Delay_1us
_TFT_SSD1963YT_8bit_Write_Command:
;__Lib_TFT_Defs.c, 3778 :: 		void TFT_SSD1963YT_8bit_Write_Command(unsigned char command) {
; command start address is: 0 (R0)
0x0244	0xB081    SUB	SP, SP, #4
0x0246	0xF8CDE000  STR	LR, [SP, #0]
; command end address is: 0 (R0)
; command start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3779 :: 		TFT_CS = 0;
0x024A	0x2200    MOVS	R2, #0
0x024C	0xB252    SXTB	R2, R2
0x024E	0x490D    LDR	R1, [PC, #52]
0x0250	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3780 :: 		TFT_RD = 1;
0x0252	0x2201    MOVS	R2, #1
0x0254	0xB252    SXTB	R2, R2
0x0256	0x490C    LDR	R1, [PC, #48]
0x0258	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3781 :: 		TFT_RS = 1;
0x025A	0x490C    LDR	R1, [PC, #48]
0x025C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3782 :: 		Write_to_Port(command);
; command end address is: 0 (R0)
0x025E	0xF7FFFF77  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3783 :: 		TFT_WR = 0;
0x0262	0x2200    MOVS	R2, #0
0x0264	0xB252    SXTB	R2, R2
0x0266	0x490A    LDR	R1, [PC, #40]
0x0268	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3784 :: 		TFT_WR = 1;
0x026A	0x2201    MOVS	R2, #1
0x026C	0xB252    SXTB	R2, R2
0x026E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3785 :: 		TFT_CS = 1;
0x0270	0x4904    LDR	R1, [PC, #16]
0x0272	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3786 :: 		Delay_1us(); Delay_1us();
0x0274	0xF7FFFF78  BL	_Delay_1us+0
0x0278	0xF7FFFF76  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3787 :: 		}
L_end_TFT_SSD1963YT_8bit_Write_Command:
0x027C	0xF8DDE000  LDR	LR, [SP, #0]
0x0280	0xB001    ADD	SP, SP, #4
0x0282	0x4770    BX	LR
0x0284	0x01BC4223  	TFT_CS+0
0x0288	0x01A84223  	TFT_RD+0
0x028C	0x01B04223  	TFT_RS+0
0x0290	0x01AC4223  	TFT_WR+0
; end of _TFT_SSD1963YT_8bit_Write_Command
__Lib_TFT_Defs_TFT_Set_Pin_Directions:
;__Lib_TFT_Defs.c, 102 :: 		static void TFT_Set_Pin_Directions() {
0x0AD0	0xB081    SUB	SP, SP, #4
0x0AD2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 105 :: 		MOVW  R0, #lo_addr(TFT_RST)
0x0AD6	0xF641000C  MOVW	R0, #lo_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 106 :: 		MOVT  R0, #hi_addr(TFT_RST)
0x0ADA	0xF2C40001  MOVT	R0, #hi_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 107 :: 		MOV   R1, #1
0x0ADE	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 108 :: 		LSL   R1, R1, #bitPos(TFT_RST)
0x0AE2	0xEA4F2101  LSL	R1, R1, BitPos(TFT_RST+0)
;__Lib_TFT_Defs.c, 110 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x0AE6	0x4A25    LDR	R2, [PC, #148]
0x0AE8	0xB289    UXTH	R1, R1
0x0AEA	0xF000F977  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 113 :: 		TFT_RST = 0;
0x0AEE	0x2100    MOVS	R1, #0
0x0AF0	0xB249    SXTB	R1, R1
0x0AF2	0x4823    LDR	R0, [PC, #140]
0x0AF4	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 117 :: 		MOVW  R0, #lo_addr(TFT_RS)
0x0AF6	0xF641000C  MOVW	R0, #lo_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 118 :: 		MOVT  R0, #hi_addr(TFT_RS)
0x0AFA	0xF2C40001  MOVT	R0, #hi_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 119 :: 		MOV   R1, #1
0x0AFE	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 120 :: 		LSL   R1, R1, #bitPos(TFT_RS)
0x0B02	0xEA4F3101  LSL	R1, R1, BitPos(TFT_RS+0)
;__Lib_TFT_Defs.c, 122 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x0B06	0x4A1D    LDR	R2, [PC, #116]
0x0B08	0xB289    UXTH	R1, R1
0x0B0A	0xF000F967  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 125 :: 		TFT_RS = 1;
0x0B0E	0x2101    MOVS	R1, #1
0x0B10	0xB249    SXTB	R1, R1
0x0B12	0x481C    LDR	R0, [PC, #112]
0x0B14	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 129 :: 		MOVW  R0, #lo_addr(TFT_CS)
0x0B16	0xF641000C  MOVW	R0, #lo_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 130 :: 		MOVT  R0, #hi_addr(TFT_CS)
0x0B1A	0xF2C40001  MOVT	R0, #hi_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 131 :: 		MOV   R1, #1
0x0B1E	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 132 :: 		LSL   R1, R1, #bitPos(TFT_CS)
0x0B22	0xEA4F31C1  LSL	R1, R1, BitPos(TFT_CS+0)
;__Lib_TFT_Defs.c, 134 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x0B26	0x4A15    LDR	R2, [PC, #84]
0x0B28	0xB289    UXTH	R1, R1
0x0B2A	0xF000F957  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 137 :: 		TFT_CS = 1;
0x0B2E	0x2101    MOVS	R1, #1
0x0B30	0xB249    SXTB	R1, R1
0x0B32	0x4815    LDR	R0, [PC, #84]
0x0B34	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 141 :: 		MOVW  R0, #lo_addr(TFT_RD)
0x0B36	0xF641000C  MOVW	R0, #lo_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 142 :: 		MOVT  R0, #hi_addr(TFT_RD)
0x0B3A	0xF2C40001  MOVT	R0, #hi_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 143 :: 		MOV   R1, #1
0x0B3E	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 144 :: 		LSL   R1, R1, #bitPos(TFT_RD)
0x0B42	0xEA4F2181  LSL	R1, R1, BitPos(TFT_RD+0)
;__Lib_TFT_Defs.c, 146 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x0B46	0x4A0D    LDR	R2, [PC, #52]
0x0B48	0xB289    UXTH	R1, R1
0x0B4A	0xF000F947  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 150 :: 		MOVW  R0, #lo_addr(TFT_WR)
0x0B4E	0xF641000C  MOVW	R0, #lo_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 151 :: 		MOVT  R0, #hi_addr(TFT_WR)
0x0B52	0xF2C40001  MOVT	R0, #hi_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 152 :: 		MOV   R1, #1
0x0B56	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 153 :: 		LSL   R1, R1, #bitPos(TFT_WR)
0x0B5A	0xEA4F21C1  LSL	R1, R1, BitPos(TFT_WR+0)
;__Lib_TFT_Defs.c, 155 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x0B5E	0x4A07    LDR	R2, [PC, #28]
0x0B60	0xB289    UXTH	R1, R1
0x0B62	0xF000F93B  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 157 :: 		TFT_RD = 1;
0x0B66	0x2101    MOVS	R1, #1
0x0B68	0xB249    SXTB	R1, R1
0x0B6A	0x4808    LDR	R0, [PC, #32]
0x0B6C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 158 :: 		TFT_WR = 1;
0x0B6E	0x4808    LDR	R0, [PC, #32]
0x0B70	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 159 :: 		}
L_end_TFT_Set_Pin_Directions:
0x0B72	0xF8DDE000  LDR	LR, [SP, #0]
0x0B76	0xB001    ADD	SP, SP, #4
0x0B78	0x4770    BX	LR
0x0B7A	0xBF00    NOP
0x0B7C	0x00140008  	#524308
0x0B80	0x01A04223  	TFT_RST+0
0x0B84	0x01B04223  	TFT_RS+0
0x0B88	0x01BC4223  	TFT_CS+0
0x0B8C	0x01A84223  	TFT_RD+0
0x0B90	0x01AC4223  	TFT_WR+0
; end of __Lib_TFT_Defs_TFT_Set_Pin_Directions
__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input:
;__Lib_TFT_Defs.c, 179 :: 		static void TFT_Set_DataPort_Direction_Input() {
0x0AA4	0xB082    SUB	SP, SP, #8
0x0AA6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 181 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x0AAA	0xF641010C  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 182 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x0AAE	0xF2C40101  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 186 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_INPUT);
0x0AB2	0x4806    LDR	R0, [PC, #24]
0x0AB4	0x8800    LDRH	R0, [R0, #0]
0x0AB6	0x9101    STR	R1, [SP, #4]
0x0AB8	0xF04F0242  MOV	R2, #66
0x0ABC	0xB281    UXTH	R1, R0
0x0ABE	0x9801    LDR	R0, [SP, #4]
0x0AC0	0xF000F98C  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 187 :: 		}
L_end_TFT_Set_DataPort_Direction_Input:
0x0AC4	0xF8DDE000  LDR	LR, [SP, #0]
0x0AC8	0xB002    ADD	SP, SP, #8
0x0ACA	0x4770    BX	LR
0x0ACC	0x003C2000  	__Lib_TFT_Defs___controller+0
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
__Lib_TFT_Defs_Read_From_Port:
;__Lib_TFT_Defs.c, 57 :: 		static unsigned int Read_From_Port() {
;__Lib_TFT_Defs.c, 60 :: 		dataPort = (unsigned int*)(&TFT_DataPort - 2);
; dataPort start address is: 8 (R2)
0x0C20	0x4A09    LDR	R2, [PC, #36]
;__Lib_TFT_Defs.c, 61 :: 		TFT_RS = 1;
0x0C22	0x2101    MOVS	R1, #1
0x0C24	0xB249    SXTB	R1, R1
0x0C26	0x4809    LDR	R0, [PC, #36]
0x0C28	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 62 :: 		TFT_Read_Strobe();
0x0C2A	0x2100    MOVS	R1, #0
0x0C2C	0xB249    SXTB	R1, R1
0x0C2E	0x4808    LDR	R0, [PC, #32]
0x0C30	0x6001    STR	R1, [R0, #0]
0x0C32	0xBF00    NOP
0x0C34	0xBF00    NOP
0x0C36	0xBF00    NOP
0x0C38	0xBF00    NOP
0x0C3A	0xBF00    NOP
0x0C3C	0x2101    MOVS	R1, #1
0x0C3E	0xB249    SXTB	R1, R1
0x0C40	0x4803    LDR	R0, [PC, #12]
0x0C42	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 63 :: 		return *dataPort;
0x0C44	0x8810    LDRH	R0, [R2, #0]
; dataPort end address is: 8 (R2)
;__Lib_TFT_Defs.c, 64 :: 		}
L_end_Read_From_Port:
0x0C46	0x4770    BX	LR
0x0C48	0x18084001  	TFT_DataPort+-4
0x0C4C	0x01B04223  	TFT_RS+0
0x0C50	0x01A84223  	TFT_RD+0
; end of __Lib_TFT_Defs_Read_From_Port
__Lib_TFT_Defs_TFT_Reset_ST7789V:
;__Lib_TFT_Defs.c, 1862 :: 		static void TFT_Reset_ST7789V() {
0x1454	0xB081    SUB	SP, SP, #4
0x1456	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 1863 :: 		TFT_Set_Pin_Directions();
0x145A	0xF7FFFB39  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 1864 :: 		TFT_RST = 1;
0x145E	0x2101    MOVS	R1, #1
0x1460	0xB249    SXTB	R1, R1
0x1462	0x4894    LDR	R0, [PC, #592]
0x1464	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1865 :: 		Delay_10ms();
0x1466	0xF7FFF8B7  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1866 :: 		TFT_RST = 0;
0x146A	0x2100    MOVS	R1, #0
0x146C	0xB249    SXTB	R1, R1
0x146E	0x4891    LDR	R0, [PC, #580]
0x1470	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1867 :: 		Delay_100ms();
0x1472	0xF7FFF8A5  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1868 :: 		TFT_RST = 1;
0x1476	0x2101    MOVS	R1, #1
0x1478	0xB249    SXTB	R1, R1
0x147A	0x488E    LDR	R0, [PC, #568]
0x147C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1869 :: 		Delay_100ms(); Delay_10ms(); Delay_10ms();
0x147E	0xF7FFF89F  BL	_Delay_100ms+0
0x1482	0xF7FFF8A9  BL	_Delay_10ms+0
0x1486	0xF7FFF8A7  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1870 :: 		TFT_CS = 0;
0x148A	0x2100    MOVS	R1, #0
0x148C	0xB249    SXTB	R1, R1
0x148E	0x488A    LDR	R0, [PC, #552]
0x1490	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1872 :: 		TFT_Set_Index_Ptr(0x11);
0x1492	0x2011    MOVS	R0, #17
0x1494	0x4C89    LDR	R4, [PC, #548]
0x1496	0x6824    LDR	R4, [R4, #0]
0x1498	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1873 :: 		Delay_100ms();      //Delay 120ms
0x149A	0xF7FFF891  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1874 :: 		Delay_10ms(); Delay_10ms();
0x149E	0xF7FFF89B  BL	_Delay_10ms+0
0x14A2	0xF7FFF899  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1876 :: 		TFT_Set_Index_Ptr(0x36);
0x14A6	0x2036    MOVS	R0, #54
0x14A8	0x4C84    LDR	R4, [PC, #528]
0x14AA	0x6824    LDR	R4, [R4, #0]
0x14AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1877 :: 		TFT_Write_Command_Ptr(0x00);
0x14AE	0x2000    MOVS	R0, #0
0x14B0	0x4C83    LDR	R4, [PC, #524]
0x14B2	0x6824    LDR	R4, [R4, #0]
0x14B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1879 :: 		TFT_Set_Index_Ptr(0x3a);
0x14B6	0x203A    MOVS	R0, #58
0x14B8	0x4C80    LDR	R4, [PC, #512]
0x14BA	0x6824    LDR	R4, [R4, #0]
0x14BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1880 :: 		TFT_Write_Command_Ptr(0x05);  //65k
0x14BE	0x2005    MOVS	R0, #5
0x14C0	0x4C7F    LDR	R4, [PC, #508]
0x14C2	0x6824    LDR	R4, [R4, #0]
0x14C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1882 :: 		TFT_Set_Index_Ptr(0xb2);
0x14C6	0x20B2    MOVS	R0, #178
0x14C8	0x4C7C    LDR	R4, [PC, #496]
0x14CA	0x6824    LDR	R4, [R4, #0]
0x14CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1883 :: 		TFT_Write_Command_Ptr(0x0c);
0x14CE	0x200C    MOVS	R0, #12
0x14D0	0x4C7B    LDR	R4, [PC, #492]
0x14D2	0x6824    LDR	R4, [R4, #0]
0x14D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1884 :: 		TFT_Write_Command_Ptr(0x0c);
0x14D6	0x200C    MOVS	R0, #12
0x14D8	0x4C79    LDR	R4, [PC, #484]
0x14DA	0x6824    LDR	R4, [R4, #0]
0x14DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1885 :: 		TFT_Write_Command_Ptr(0x00);
0x14DE	0x2000    MOVS	R0, #0
0x14E0	0x4C77    LDR	R4, [PC, #476]
0x14E2	0x6824    LDR	R4, [R4, #0]
0x14E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1886 :: 		TFT_Write_Command_Ptr(0x33);
0x14E6	0x2033    MOVS	R0, #51
0x14E8	0x4C75    LDR	R4, [PC, #468]
0x14EA	0x6824    LDR	R4, [R4, #0]
0x14EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1887 :: 		TFT_Write_Command_Ptr(0x33);
0x14EE	0x2033    MOVS	R0, #51
0x14F0	0x4C73    LDR	R4, [PC, #460]
0x14F2	0x6824    LDR	R4, [R4, #0]
0x14F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1889 :: 		TFT_Set_Index_Ptr(0xb7);
0x14F6	0x20B7    MOVS	R0, #183
0x14F8	0x4C70    LDR	R4, [PC, #448]
0x14FA	0x6824    LDR	R4, [R4, #0]
0x14FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1890 :: 		TFT_Write_Command_Ptr(0x70);
0x14FE	0x2070    MOVS	R0, #112
0x1500	0x4C6F    LDR	R4, [PC, #444]
0x1502	0x6824    LDR	R4, [R4, #0]
0x1504	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1893 :: 		TFT_Set_Index_Ptr(0xbb);
0x1506	0x20BB    MOVS	R0, #187
0x1508	0x4C6C    LDR	R4, [PC, #432]
0x150A	0x6824    LDR	R4, [R4, #0]
0x150C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1894 :: 		TFT_Write_Command_Ptr(0x1B);//VCOM
0x150E	0x201B    MOVS	R0, #27
0x1510	0x4C6B    LDR	R4, [PC, #428]
0x1512	0x6824    LDR	R4, [R4, #0]
0x1514	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1896 :: 		TFT_Set_Index_Ptr(0xc0);
0x1516	0x20C0    MOVS	R0, #192
0x1518	0x4C68    LDR	R4, [PC, #416]
0x151A	0x6824    LDR	R4, [R4, #0]
0x151C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1897 :: 		TFT_Write_Command_Ptr(0x2c);
0x151E	0x202C    MOVS	R0, #44
0x1520	0x4C67    LDR	R4, [PC, #412]
0x1522	0x6824    LDR	R4, [R4, #0]
0x1524	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1899 :: 		TFT_Set_Index_Ptr(0xc2);
0x1526	0x20C2    MOVS	R0, #194
0x1528	0x4C64    LDR	R4, [PC, #400]
0x152A	0x6824    LDR	R4, [R4, #0]
0x152C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1900 :: 		TFT_Write_Command_Ptr(0x01);
0x152E	0x2001    MOVS	R0, #1
0x1530	0x4C63    LDR	R4, [PC, #396]
0x1532	0x6824    LDR	R4, [R4, #0]
0x1534	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1902 :: 		TFT_Set_Index_Ptr(0xc3);
0x1536	0x20C3    MOVS	R0, #195
0x1538	0x4C60    LDR	R4, [PC, #384]
0x153A	0x6824    LDR	R4, [R4, #0]
0x153C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1903 :: 		TFT_Write_Command_Ptr(0x0B);
0x153E	0x200B    MOVS	R0, #11
0x1540	0x4C5F    LDR	R4, [PC, #380]
0x1542	0x6824    LDR	R4, [R4, #0]
0x1544	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1905 :: 		TFT_Set_Index_Ptr(0xc4);
0x1546	0x20C4    MOVS	R0, #196
0x1548	0x4C5C    LDR	R4, [PC, #368]
0x154A	0x6824    LDR	R4, [R4, #0]
0x154C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1906 :: 		TFT_Write_Command_Ptr(0x27);
0x154E	0x2027    MOVS	R0, #39
0x1550	0x4C5B    LDR	R4, [PC, #364]
0x1552	0x6824    LDR	R4, [R4, #0]
0x1554	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1908 :: 		TFT_Set_Index_Ptr(0xc6);
0x1556	0x20C6    MOVS	R0, #198
0x1558	0x4C58    LDR	R4, [PC, #352]
0x155A	0x6824    LDR	R4, [R4, #0]
0x155C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1909 :: 		TFT_Write_Command_Ptr(0x0f);
0x155E	0x200F    MOVS	R0, #15
0x1560	0x4C57    LDR	R4, [PC, #348]
0x1562	0x6824    LDR	R4, [R4, #0]
0x1564	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1911 :: 		TFT_Set_Index_Ptr(0xd0);
0x1566	0x20D0    MOVS	R0, #208
0x1568	0x4C54    LDR	R4, [PC, #336]
0x156A	0x6824    LDR	R4, [R4, #0]
0x156C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1912 :: 		TFT_Write_Command_Ptr(0xa4);
0x156E	0x20A4    MOVS	R0, #164
0x1570	0x4C53    LDR	R4, [PC, #332]
0x1572	0x6824    LDR	R4, [R4, #0]
0x1574	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1913 :: 		TFT_Write_Command_Ptr(0xA1);
0x1576	0x20A1    MOVS	R0, #161
0x1578	0x4C51    LDR	R4, [PC, #324]
0x157A	0x6824    LDR	R4, [R4, #0]
0x157C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1915 :: 		TFT_Set_Index_Ptr(0xe0);
0x157E	0x20E0    MOVS	R0, #224
0x1580	0x4C4E    LDR	R4, [PC, #312]
0x1582	0x6824    LDR	R4, [R4, #0]
0x1584	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1916 :: 		TFT_Write_Command_Ptr(0xD0);
0x1586	0x20D0    MOVS	R0, #208
0x1588	0x4C4D    LDR	R4, [PC, #308]
0x158A	0x6824    LDR	R4, [R4, #0]
0x158C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1917 :: 		TFT_Write_Command_Ptr(0x06);
0x158E	0x2006    MOVS	R0, #6
0x1590	0x4C4B    LDR	R4, [PC, #300]
0x1592	0x6824    LDR	R4, [R4, #0]
0x1594	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1918 :: 		TFT_Write_Command_Ptr(0x0B);
0x1596	0x200B    MOVS	R0, #11
0x1598	0x4C49    LDR	R4, [PC, #292]
0x159A	0x6824    LDR	R4, [R4, #0]
0x159C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1919 :: 		TFT_Write_Command_Ptr(0x09);
0x159E	0x2009    MOVS	R0, #9
0x15A0	0x4C47    LDR	R4, [PC, #284]
0x15A2	0x6824    LDR	R4, [R4, #0]
0x15A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1920 :: 		TFT_Write_Command_Ptr(0x08);
0x15A6	0x2008    MOVS	R0, #8
0x15A8	0x4C45    LDR	R4, [PC, #276]
0x15AA	0x6824    LDR	R4, [R4, #0]
0x15AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1921 :: 		TFT_Write_Command_Ptr(0x30);
0x15AE	0x2030    MOVS	R0, #48
0x15B0	0x4C43    LDR	R4, [PC, #268]
0x15B2	0x6824    LDR	R4, [R4, #0]
0x15B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1922 :: 		TFT_Write_Command_Ptr(0x30);
0x15B6	0x2030    MOVS	R0, #48
0x15B8	0x4C41    LDR	R4, [PC, #260]
0x15BA	0x6824    LDR	R4, [R4, #0]
0x15BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1923 :: 		TFT_Write_Command_Ptr(0x5B);
0x15BE	0x205B    MOVS	R0, #91
0x15C0	0x4C3F    LDR	R4, [PC, #252]
0x15C2	0x6824    LDR	R4, [R4, #0]
0x15C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1924 :: 		TFT_Write_Command_Ptr(0x4B);
0x15C6	0x204B    MOVS	R0, #75
0x15C8	0x4C3D    LDR	R4, [PC, #244]
0x15CA	0x6824    LDR	R4, [R4, #0]
0x15CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1925 :: 		TFT_Write_Command_Ptr(0x18);
0x15CE	0x2018    MOVS	R0, #24
0x15D0	0x4C3B    LDR	R4, [PC, #236]
0x15D2	0x6824    LDR	R4, [R4, #0]
0x15D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1926 :: 		TFT_Write_Command_Ptr(0x14);
0x15D6	0x2014    MOVS	R0, #20
0x15D8	0x4C39    LDR	R4, [PC, #228]
0x15DA	0x6824    LDR	R4, [R4, #0]
0x15DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1927 :: 		TFT_Write_Command_Ptr(0x14);
0x15DE	0x2014    MOVS	R0, #20
0x15E0	0x4C37    LDR	R4, [PC, #220]
0x15E2	0x6824    LDR	R4, [R4, #0]
0x15E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1928 :: 		TFT_Write_Command_Ptr(0x2C);
0x15E6	0x202C    MOVS	R0, #44
0x15E8	0x4C35    LDR	R4, [PC, #212]
0x15EA	0x6824    LDR	R4, [R4, #0]
0x15EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1929 :: 		TFT_Write_Command_Ptr(0x32);
0x15EE	0x2032    MOVS	R0, #50
0x15F0	0x4C33    LDR	R4, [PC, #204]
0x15F2	0x6824    LDR	R4, [R4, #0]
0x15F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1931 :: 		TFT_Set_Index_Ptr(0xe1);
0x15F6	0x20E1    MOVS	R0, #225
0x15F8	0x4C30    LDR	R4, [PC, #192]
0x15FA	0x6824    LDR	R4, [R4, #0]
0x15FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1932 :: 		TFT_Write_Command_Ptr(0xD0);
0x15FE	0x20D0    MOVS	R0, #208
0x1600	0x4C2F    LDR	R4, [PC, #188]
0x1602	0x6824    LDR	R4, [R4, #0]
0x1604	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1933 :: 		TFT_Write_Command_Ptr(0x05);
0x1606	0x2005    MOVS	R0, #5
0x1608	0x4C2D    LDR	R4, [PC, #180]
0x160A	0x6824    LDR	R4, [R4, #0]
0x160C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1934 :: 		TFT_Write_Command_Ptr(0x0A);
0x160E	0x200A    MOVS	R0, #10
0x1610	0x4C2B    LDR	R4, [PC, #172]
0x1612	0x6824    LDR	R4, [R4, #0]
0x1614	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1935 :: 		TFT_Write_Command_Ptr(0x0A);
0x1616	0x200A    MOVS	R0, #10
0x1618	0x4C29    LDR	R4, [PC, #164]
0x161A	0x6824    LDR	R4, [R4, #0]
0x161C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1936 :: 		TFT_Write_Command_Ptr(0x07);
0x161E	0x2007    MOVS	R0, #7
0x1620	0x4C27    LDR	R4, [PC, #156]
0x1622	0x6824    LDR	R4, [R4, #0]
0x1624	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1937 :: 		TFT_Write_Command_Ptr(0x28);
0x1626	0x2028    MOVS	R0, #40
0x1628	0x4C25    LDR	R4, [PC, #148]
0x162A	0x6824    LDR	R4, [R4, #0]
0x162C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1938 :: 		TFT_Write_Command_Ptr(0x32);
0x162E	0x2032    MOVS	R0, #50
0x1630	0x4C23    LDR	R4, [PC, #140]
0x1632	0x6824    LDR	R4, [R4, #0]
0x1634	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1939 :: 		TFT_Write_Command_Ptr(0x2C);
0x1636	0x202C    MOVS	R0, #44
0x1638	0x4C21    LDR	R4, [PC, #132]
0x163A	0x6824    LDR	R4, [R4, #0]
0x163C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1940 :: 		TFT_Write_Command_Ptr(0x49);
0x163E	0x2049    MOVS	R0, #73
0x1640	0x4C1F    LDR	R4, [PC, #124]
0x1642	0x6824    LDR	R4, [R4, #0]
0x1644	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1941 :: 		TFT_Write_Command_Ptr(0x18);
0x1646	0x2018    MOVS	R0, #24
0x1648	0x4C1D    LDR	R4, [PC, #116]
0x164A	0x6824    LDR	R4, [R4, #0]
0x164C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1942 :: 		TFT_Write_Command_Ptr(0x13);
0x164E	0x2013    MOVS	R0, #19
0x1650	0x4C1B    LDR	R4, [PC, #108]
0x1652	0x6824    LDR	R4, [R4, #0]
0x1654	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1943 :: 		TFT_Write_Command_Ptr(0x13);
0x1656	0x2013    MOVS	R0, #19
0x1658	0x4C19    LDR	R4, [PC, #100]
0x165A	0x6824    LDR	R4, [R4, #0]
0x165C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1944 :: 		TFT_Write_Command_Ptr(0x2C);
0x165E	0x202C    MOVS	R0, #44
0x1660	0x4C17    LDR	R4, [PC, #92]
0x1662	0x6824    LDR	R4, [R4, #0]
0x1664	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1945 :: 		TFT_Write_Command_Ptr(0x33);
0x1666	0x2033    MOVS	R0, #51
0x1668	0x4C15    LDR	R4, [PC, #84]
0x166A	0x6824    LDR	R4, [R4, #0]
0x166C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1947 :: 		TFT_Set_Index_Ptr(0x21); //
0x166E	0x2021    MOVS	R0, #33
0x1670	0x4C12    LDR	R4, [PC, #72]
0x1672	0x6824    LDR	R4, [R4, #0]
0x1674	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1949 :: 		TFT_Set_Index_Ptr(0x2A); // Column Address Set
0x1676	0x202A    MOVS	R0, #42
0x1678	0x4C10    LDR	R4, [PC, #64]
0x167A	0x6824    LDR	R4, [R4, #0]
0x167C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1950 :: 		TFT_Write_Command_Ptr(0x00);
0x167E	0x2000    MOVS	R0, #0
0x1680	0x4C0F    LDR	R4, [PC, #60]
0x1682	0x6824    LDR	R4, [R4, #0]
0x1684	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1951 :: 		TFT_Write_Command_Ptr(0x00);
0x1686	0x2000    MOVS	R0, #0
0x1688	0x4C0D    LDR	R4, [PC, #52]
0x168A	0x6824    LDR	R4, [R4, #0]
0x168C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1952 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH >> 8);
0x168E	0x480D    LDR	R0, [PC, #52]
0x1690	0x8800    LDRH	R0, [R0, #0]
0x1692	0x0A04    LSRS	R4, R0, #8
0x1694	0xB2E0    UXTB	R0, R4
0x1696	0x4C0A    LDR	R4, [PC, #40]
0x1698	0x6824    LDR	R4, [R4, #0]
0x169A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1953 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH);
0x169C	0x4809    LDR	R0, [PC, #36]
0x169E	0x8804    LDRH	R4, [R0, #0]
0x16A0	0xB2E0    UXTB	R0, R4
0x16A2	0x4C07    LDR	R4, [PC, #28]
0x16A4	0x6824    LDR	R4, [R4, #0]
0x16A6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1954 :: 		TFT_Set_Index_Ptr(0x2B); //Row Address Set
0x16A8	0x202B    MOVS	R0, #43
0x16AA	0x4C04    LDR	R4, [PC, #16]
0x16AC	0x6824    LDR	R4, [R4, #0]
0x16AE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1955 :: 		TFT_Write_Command_Ptr(0x00);
0x16B0	0x2000    MOVS	R0, #0
0x16B2	0xE009    B	#18
0x16B4	0x01A04223  	TFT_RST+0
0x16B8	0x01BC4223  	TFT_CS+0
0x16BC	0x00C42000  	_TFT_Set_Index_Ptr+0
0x16C0	0x00C82000  	_TFT_Write_Command_Ptr+0
0x16C4	0x007A2000  	_TFT_DISP_WIDTH+0
0x16C8	0x4C22    LDR	R4, [PC, #136]
0x16CA	0x6824    LDR	R4, [R4, #0]
0x16CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1956 :: 		TFT_Write_Command_Ptr(0x00);
0x16CE	0x2000    MOVS	R0, #0
0x16D0	0x4C20    LDR	R4, [PC, #128]
0x16D2	0x6824    LDR	R4, [R4, #0]
0x16D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1957 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT >> 8);
0x16D6	0x4820    LDR	R0, [PC, #128]
0x16D8	0x8800    LDRH	R0, [R0, #0]
0x16DA	0x0A04    LSRS	R4, R0, #8
0x16DC	0xB2E0    UXTB	R0, R4
0x16DE	0x4C1D    LDR	R4, [PC, #116]
0x16E0	0x6824    LDR	R4, [R4, #0]
0x16E2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1958 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT);
0x16E4	0x481C    LDR	R0, [PC, #112]
0x16E6	0x8804    LDRH	R4, [R0, #0]
0x16E8	0xB2E0    UXTB	R0, R4
0x16EA	0x4C1A    LDR	R4, [PC, #104]
0x16EC	0x6824    LDR	R4, [R4, #0]
0x16EE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1960 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x16F0	0x2036    MOVS	R0, #54
0x16F2	0x4C1A    LDR	R4, [PC, #104]
0x16F4	0x6824    LDR	R4, [R4, #0]
0x16F6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1961 :: 		if (TFT_Disp_Rotation == 90) {
0x16F8	0x4819    LDR	R0, [PC, #100]
0x16FA	0x7800    LDRB	R0, [R0, #0]
0x16FC	0x285A    CMP	R0, #90
0x16FE	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ST7789V97
;__Lib_TFT_Defs.c, 1962 :: 		if (Is_TFT_Rotated_180())
0x1700	0xF7FEFD9A  BL	_Is_TFT_Rotated_180+0
0x1704	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V98
;__Lib_TFT_Defs.c, 1963 :: 		TFT_Write_Command_Ptr (0xC0);
0x1706	0x20C0    MOVS	R0, #192
0x1708	0x4C12    LDR	R4, [PC, #72]
0x170A	0x6824    LDR	R4, [R4, #0]
0x170C	0x47A0    BLX	R4
0x170E	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V99
L___Lib_TFT_Defs_TFT_Reset_ST7789V98:
;__Lib_TFT_Defs.c, 1965 :: 		TFT_Write_Command_Ptr (0x00);
0x1710	0x2000    MOVS	R0, #0
0x1712	0x4C10    LDR	R4, [PC, #64]
0x1714	0x6824    LDR	R4, [R4, #0]
0x1716	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V99:
;__Lib_TFT_Defs.c, 1966 :: 		} else {
0x1718	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V100
L___Lib_TFT_Defs_TFT_Reset_ST7789V97:
;__Lib_TFT_Defs.c, 1967 :: 		if (Is_TFT_Rotated_180())
0x171A	0xF7FEFD8D  BL	_Is_TFT_Rotated_180+0
0x171E	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V101
;__Lib_TFT_Defs.c, 1968 :: 		TFT_Write_Command_Ptr (0xA0);
0x1720	0x20A0    MOVS	R0, #160
0x1722	0x4C0C    LDR	R4, [PC, #48]
0x1724	0x6824    LDR	R4, [R4, #0]
0x1726	0x47A0    BLX	R4
0x1728	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V102
L___Lib_TFT_Defs_TFT_Reset_ST7789V101:
;__Lib_TFT_Defs.c, 1970 :: 		TFT_Write_Command_Ptr (0x60);
0x172A	0x2060    MOVS	R0, #96
0x172C	0x4C09    LDR	R4, [PC, #36]
0x172E	0x6824    LDR	R4, [R4, #0]
0x1730	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V102:
;__Lib_TFT_Defs.c, 1971 :: 		}
L___Lib_TFT_Defs_TFT_Reset_ST7789V100:
;__Lib_TFT_Defs.c, 1973 :: 		TFT_Set_Index_Ptr(0x29); //display on
0x1732	0x2029    MOVS	R0, #41
0x1734	0x4C09    LDR	R4, [PC, #36]
0x1736	0x6824    LDR	R4, [R4, #0]
0x1738	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1974 :: 		TFT_Set_Index_Ptr(0x2c);
0x173A	0x202C    MOVS	R0, #44
0x173C	0x4C07    LDR	R4, [PC, #28]
0x173E	0x6824    LDR	R4, [R4, #0]
0x1740	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1975 :: 		TFT_CS = 1;
0x1742	0x2101    MOVS	R1, #1
0x1744	0xB249    SXTB	R1, R1
0x1746	0x4807    LDR	R0, [PC, #28]
0x1748	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1976 :: 		}
L_end_TFT_Reset_ST7789V:
0x174A	0xF8DDE000  LDR	LR, [SP, #0]
0x174E	0xB001    ADD	SP, SP, #4
0x1750	0x4770    BX	LR
0x1752	0xBF00    NOP
0x1754	0x00C82000  	_TFT_Write_Command_Ptr+0
0x1758	0x00842000  	_TFT_DISP_HEIGHT+0
0x175C	0x00C42000  	_TFT_Set_Index_Ptr+0
0x1760	0x003E2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1764	0x01BC4223  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ST7789V
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x05D8	0xF24D47BF  MOVW	R7, #54463
0x05DC	0xF2C00701  MOVT	R7, #1
L_Delay_10ms22:
0x05E0	0x1E7F    SUBS	R7, R7, #1
0x05E2	0xD1FD    BNE	L_Delay_10ms22
0x05E4	0xBF00    NOP
0x05E6	0xBF00    NOP
0x05E8	0xBF00    NOP
0x05EA	0xBF00    NOP
0x05EC	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x05EE	0x4770    BX	LR
; end of _Delay_10ms
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x05C0	0xF644777F  MOVW	R7, #20351
0x05C4	0xF2C00712  MOVT	R7, #18
L_Delay_100ms20:
0x05C8	0x1E7F    SUBS	R7, R7, #1
0x05CA	0xD1FD    BNE	L_Delay_100ms20
0x05CC	0xBF00    NOP
0x05CE	0xBF00    NOP
0x05D0	0xBF00    NOP
0x05D2	0xBF00    NOP
0x05D4	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x05D6	0x4770    BX	LR
; end of _Delay_100ms
_Is_TFT_Rotated_180:
;__Lib_TFT_Defs.c, 32 :: 		char Is_TFT_Rotated_180() {
;__Lib_TFT_Defs.c, 33 :: 		return TFT_Rotated_180;
0x0238	0x4801    LDR	R0, [PC, #4]
0x023A	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT_Defs.c, 34 :: 		}
L_end_Is_TFT_Rotated_180:
0x023C	0x4770    BX	LR
0x023E	0xBF00    NOP
0x0240	0x003B2000  	__Lib_TFT_Defs_TFT_Rotated_180+0
; end of _Is_TFT_Rotated_180
__Lib_TFT_Defs_TFT_Reset_ILI9341:
;__Lib_TFT_Defs.c, 2129 :: 		static void TFT_Reset_ILI9341(){
0x1084	0xB081    SUB	SP, SP, #4
0x1086	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2130 :: 		TFT_Set_Pin_Directions();
0x108A	0xF7FFFD21  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2132 :: 		Delay_100ms();
0x108E	0xF7FFFA97  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2133 :: 		TFT_RST = 1;
0x1092	0x2101    MOVS	R1, #1
0x1094	0xB249    SXTB	R1, R1
0x1096	0x4895    LDR	R0, [PC, #596]
0x1098	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2134 :: 		Delay_100ms();
0x109A	0xF7FFFA91  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2135 :: 		Delay_100ms();
0x109E	0xF7FFFA8F  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2137 :: 		TFT_CS = 0;
0x10A2	0x2100    MOVS	R1, #0
0x10A4	0xB249    SXTB	R1, R1
0x10A6	0x4892    LDR	R0, [PC, #584]
0x10A8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2138 :: 		TFT_Set_Index_Ptr(0x01);   // software reset
0x10AA	0x2001    MOVS	R0, #1
0x10AC	0x4C91    LDR	R4, [PC, #580]
0x10AE	0x6824    LDR	R4, [R4, #0]
0x10B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2139 :: 		Delay_5ms();
0x10B2	0xF7FFFA9D  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 2140 :: 		TFT_Set_Index_Ptr(0x28);   // display off
0x10B6	0x2028    MOVS	R0, #40
0x10B8	0x4C8E    LDR	R4, [PC, #568]
0x10BA	0x6824    LDR	R4, [R4, #0]
0x10BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2142 :: 		TFT_Set_Index_Ptr(0xcf);
0x10BE	0x20CF    MOVS	R0, #207
0x10C0	0x4C8C    LDR	R4, [PC, #560]
0x10C2	0x6824    LDR	R4, [R4, #0]
0x10C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2143 :: 		TFT_Write_Command_Ptr(0x00);
0x10C6	0x2000    MOVS	R0, #0
0x10C8	0x4C8B    LDR	R4, [PC, #556]
0x10CA	0x6824    LDR	R4, [R4, #0]
0x10CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2144 :: 		TFT_Write_Command_Ptr(0x83);
0x10CE	0x2083    MOVS	R0, #131
0x10D0	0x4C89    LDR	R4, [PC, #548]
0x10D2	0x6824    LDR	R4, [R4, #0]
0x10D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2145 :: 		TFT_Write_Command_Ptr(0x30);
0x10D6	0x2030    MOVS	R0, #48
0x10D8	0x4C87    LDR	R4, [PC, #540]
0x10DA	0x6824    LDR	R4, [R4, #0]
0x10DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2147 :: 		TFT_Set_Index_Ptr(0xed);
0x10DE	0x20ED    MOVS	R0, #237
0x10E0	0x4C84    LDR	R4, [PC, #528]
0x10E2	0x6824    LDR	R4, [R4, #0]
0x10E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2148 :: 		TFT_Write_Command_Ptr(0x64);
0x10E6	0x2064    MOVS	R0, #100
0x10E8	0x4C83    LDR	R4, [PC, #524]
0x10EA	0x6824    LDR	R4, [R4, #0]
0x10EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2149 :: 		TFT_Write_Command_Ptr(0x03);
0x10EE	0x2003    MOVS	R0, #3
0x10F0	0x4C81    LDR	R4, [PC, #516]
0x10F2	0x6824    LDR	R4, [R4, #0]
0x10F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2150 :: 		TFT_Write_Command_Ptr(0x12);
0x10F6	0x2012    MOVS	R0, #18
0x10F8	0x4C7F    LDR	R4, [PC, #508]
0x10FA	0x6824    LDR	R4, [R4, #0]
0x10FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2151 :: 		TFT_Write_Command_Ptr(0x81);
0x10FE	0x2081    MOVS	R0, #129
0x1100	0x4C7D    LDR	R4, [PC, #500]
0x1102	0x6824    LDR	R4, [R4, #0]
0x1104	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2153 :: 		TFT_Set_Index_Ptr(0xe8);
0x1106	0x20E8    MOVS	R0, #232
0x1108	0x4C7A    LDR	R4, [PC, #488]
0x110A	0x6824    LDR	R4, [R4, #0]
0x110C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2154 :: 		TFT_Write_Command_Ptr(0x85);
0x110E	0x2085    MOVS	R0, #133
0x1110	0x4C79    LDR	R4, [PC, #484]
0x1112	0x6824    LDR	R4, [R4, #0]
0x1114	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2155 :: 		TFT_Write_Command_Ptr(0x01);
0x1116	0x2001    MOVS	R0, #1
0x1118	0x4C77    LDR	R4, [PC, #476]
0x111A	0x6824    LDR	R4, [R4, #0]
0x111C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2156 :: 		TFT_Write_Command_Ptr(0x79);
0x111E	0x2079    MOVS	R0, #121
0x1120	0x4C75    LDR	R4, [PC, #468]
0x1122	0x6824    LDR	R4, [R4, #0]
0x1124	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2158 :: 		TFT_Set_Index_Ptr(0xcb);
0x1126	0x20CB    MOVS	R0, #203
0x1128	0x4C72    LDR	R4, [PC, #456]
0x112A	0x6824    LDR	R4, [R4, #0]
0x112C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2159 :: 		TFT_Write_Command_Ptr(0x39);
0x112E	0x2039    MOVS	R0, #57
0x1130	0x4C71    LDR	R4, [PC, #452]
0x1132	0x6824    LDR	R4, [R4, #0]
0x1134	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2160 :: 		TFT_Write_Command_Ptr(0x2c);
0x1136	0x202C    MOVS	R0, #44
0x1138	0x4C6F    LDR	R4, [PC, #444]
0x113A	0x6824    LDR	R4, [R4, #0]
0x113C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2161 :: 		TFT_Write_Command_Ptr(0x00);
0x113E	0x2000    MOVS	R0, #0
0x1140	0x4C6D    LDR	R4, [PC, #436]
0x1142	0x6824    LDR	R4, [R4, #0]
0x1144	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2162 :: 		TFT_Write_Command_Ptr(0x34);
0x1146	0x2034    MOVS	R0, #52
0x1148	0x4C6B    LDR	R4, [PC, #428]
0x114A	0x6824    LDR	R4, [R4, #0]
0x114C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2163 :: 		TFT_Write_Command_Ptr(0x02);
0x114E	0x2002    MOVS	R0, #2
0x1150	0x4C69    LDR	R4, [PC, #420]
0x1152	0x6824    LDR	R4, [R4, #0]
0x1154	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2165 :: 		TFT_Set_Index_Ptr(0xf7);
0x1156	0x20F7    MOVS	R0, #247
0x1158	0x4C66    LDR	R4, [PC, #408]
0x115A	0x6824    LDR	R4, [R4, #0]
0x115C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2166 :: 		TFT_Write_Command_Ptr(0x20);
0x115E	0x2020    MOVS	R0, #32
0x1160	0x4C65    LDR	R4, [PC, #404]
0x1162	0x6824    LDR	R4, [R4, #0]
0x1164	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2168 :: 		TFT_Set_Index_Ptr(0xea);
0x1166	0x20EA    MOVS	R0, #234
0x1168	0x4C62    LDR	R4, [PC, #392]
0x116A	0x6824    LDR	R4, [R4, #0]
0x116C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2169 :: 		TFT_Write_Command_Ptr(0x00);
0x116E	0x2000    MOVS	R0, #0
0x1170	0x4C61    LDR	R4, [PC, #388]
0x1172	0x6824    LDR	R4, [R4, #0]
0x1174	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2170 :: 		TFT_Write_Command_Ptr(0x00);
0x1176	0x2000    MOVS	R0, #0
0x1178	0x4C5F    LDR	R4, [PC, #380]
0x117A	0x6824    LDR	R4, [R4, #0]
0x117C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2172 :: 		TFT_Set_Index_Ptr(0xc0);     // power control
0x117E	0x20C0    MOVS	R0, #192
0x1180	0x4C5C    LDR	R4, [PC, #368]
0x1182	0x6824    LDR	R4, [R4, #0]
0x1184	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2173 :: 		TFT_Write_Command_Ptr(0x26);
0x1186	0x2026    MOVS	R0, #38
0x1188	0x4C5B    LDR	R4, [PC, #364]
0x118A	0x6824    LDR	R4, [R4, #0]
0x118C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2175 :: 		TFT_Set_Index_Ptr(0xc1);     // power control
0x118E	0x20C1    MOVS	R0, #193
0x1190	0x4C58    LDR	R4, [PC, #352]
0x1192	0x6824    LDR	R4, [R4, #0]
0x1194	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2176 :: 		TFT_Write_Command_Ptr(0x11);
0x1196	0x2011    MOVS	R0, #17
0x1198	0x4C57    LDR	R4, [PC, #348]
0x119A	0x6824    LDR	R4, [R4, #0]
0x119C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2178 :: 		TFT_Set_Index_Ptr(0xc5);     // vcom control
0x119E	0x20C5    MOVS	R0, #197
0x11A0	0x4C54    LDR	R4, [PC, #336]
0x11A2	0x6824    LDR	R4, [R4, #0]
0x11A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2179 :: 		TFT_Write_Command_Ptr(0x35);
0x11A6	0x2035    MOVS	R0, #53
0x11A8	0x4C53    LDR	R4, [PC, #332]
0x11AA	0x6824    LDR	R4, [R4, #0]
0x11AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2180 :: 		TFT_Write_Command_Ptr(0x3e);
0x11AE	0x203E    MOVS	R0, #62
0x11B0	0x4C51    LDR	R4, [PC, #324]
0x11B2	0x6824    LDR	R4, [R4, #0]
0x11B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2182 :: 		TFT_Set_Index_Ptr(0xc7);     // vcom control
0x11B6	0x20C7    MOVS	R0, #199
0x11B8	0x4C4E    LDR	R4, [PC, #312]
0x11BA	0x6824    LDR	R4, [R4, #0]
0x11BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2183 :: 		TFT_Write_Command_Ptr(0xbe);
0x11BE	0x20BE    MOVS	R0, #190
0x11C0	0x4C4D    LDR	R4, [PC, #308]
0x11C2	0x6824    LDR	R4, [R4, #0]
0x11C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2185 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x11C6	0x2036    MOVS	R0, #54
0x11C8	0x4C4A    LDR	R4, [PC, #296]
0x11CA	0x6824    LDR	R4, [R4, #0]
0x11CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2186 :: 		if (TFT_Disp_Rotation == 90)
0x11CE	0x484B    LDR	R0, [PC, #300]
0x11D0	0x7800    LDRB	R0, [R0, #0]
0x11D2	0x285A    CMP	R0, #90
0x11D4	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ILI9341117
;__Lib_TFT_Defs.c, 2187 :: 		if (Is_TFT_Rotated_180())
0x11D6	0xF7FFF82F  BL	_Is_TFT_Rotated_180+0
0x11DA	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341118
;__Lib_TFT_Defs.c, 2188 :: 		TFT_Write_Command_Ptr (0x88);
0x11DC	0x2088    MOVS	R0, #136
0x11DE	0x4C46    LDR	R4, [PC, #280]
0x11E0	0x6824    LDR	R4, [R4, #0]
0x11E2	0x47A0    BLX	R4
0x11E4	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341119
L___Lib_TFT_Defs_TFT_Reset_ILI9341118:
;__Lib_TFT_Defs.c, 2190 :: 		TFT_Write_Command_Ptr (0x48);
0x11E6	0x2048    MOVS	R0, #72
0x11E8	0x4C43    LDR	R4, [PC, #268]
0x11EA	0x6824    LDR	R4, [R4, #0]
0x11EC	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341119:
0x11EE	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341120
L___Lib_TFT_Defs_TFT_Reset_ILI9341117:
;__Lib_TFT_Defs.c, 2192 :: 		if (Is_TFT_Rotated_180())
0x11F0	0xF7FFF822  BL	_Is_TFT_Rotated_180+0
0x11F4	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341121
;__Lib_TFT_Defs.c, 2193 :: 		TFT_Write_Command_Ptr (0xE8);
0x11F6	0x20E8    MOVS	R0, #232
0x11F8	0x4C3F    LDR	R4, [PC, #252]
0x11FA	0x6824    LDR	R4, [R4, #0]
0x11FC	0x47A0    BLX	R4
0x11FE	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341122
L___Lib_TFT_Defs_TFT_Reset_ILI9341121:
;__Lib_TFT_Defs.c, 2195 :: 		TFT_Write_Command_Ptr (0x28);
0x1200	0x2028    MOVS	R0, #40
0x1202	0x4C3D    LDR	R4, [PC, #244]
0x1204	0x6824    LDR	R4, [R4, #0]
0x1206	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341122:
L___Lib_TFT_Defs_TFT_Reset_ILI9341120:
;__Lib_TFT_Defs.c, 2197 :: 		TFT_Set_Index_Ptr(0x3a);     // pixel format set
0x1208	0x203A    MOVS	R0, #58
0x120A	0x4C3A    LDR	R4, [PC, #232]
0x120C	0x6824    LDR	R4, [R4, #0]
0x120E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2198 :: 		TFT_Write_Command_Ptr(0x55); // 16bit/pixel
0x1210	0x2055    MOVS	R0, #85
0x1212	0x4C39    LDR	R4, [PC, #228]
0x1214	0x6824    LDR	R4, [R4, #0]
0x1216	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2200 :: 		TFT_Set_Index_Ptr(0xb1);     // frame rate
0x1218	0x20B1    MOVS	R0, #177
0x121A	0x4C36    LDR	R4, [PC, #216]
0x121C	0x6824    LDR	R4, [R4, #0]
0x121E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2201 :: 		TFT_Write_Command_Ptr(0x00);
0x1220	0x2000    MOVS	R0, #0
0x1222	0x4C35    LDR	R4, [PC, #212]
0x1224	0x6824    LDR	R4, [R4, #0]
0x1226	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2202 :: 		TFT_Write_Command_Ptr(0x1B); // 70
0x1228	0x201B    MOVS	R0, #27
0x122A	0x4C33    LDR	R4, [PC, #204]
0x122C	0x6824    LDR	R4, [R4, #0]
0x122E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2205 :: 		TFT_Set_Index_Ptr(0xf2);     // 3Gamma Function Disable
0x1230	0x20F2    MOVS	R0, #242
0x1232	0x4C30    LDR	R4, [PC, #192]
0x1234	0x6824    LDR	R4, [R4, #0]
0x1236	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2206 :: 		TFT_Write_Command_Ptr(0x08);
0x1238	0x2008    MOVS	R0, #8
0x123A	0x4C2F    LDR	R4, [PC, #188]
0x123C	0x6824    LDR	R4, [R4, #0]
0x123E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2208 :: 		TFT_Set_Index_Ptr(0x26);
0x1240	0x2026    MOVS	R0, #38
0x1242	0x4C2C    LDR	R4, [PC, #176]
0x1244	0x6824    LDR	R4, [R4, #0]
0x1246	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2209 :: 		TFT_Write_Command_Ptr(0x01); // gamma set 4 gamma curve 01/02/04/08
0x1248	0x2001    MOVS	R0, #1
0x124A	0x4C2B    LDR	R4, [PC, #172]
0x124C	0x6824    LDR	R4, [R4, #0]
0x124E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2211 :: 		TFT_Set_Index_Ptr(0xE0);     // positive gamma correction
0x1250	0x20E0    MOVS	R0, #224
0x1252	0x4C28    LDR	R4, [PC, #160]
0x1254	0x6824    LDR	R4, [R4, #0]
0x1256	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2212 :: 		TFT_Write_Command_Ptr(0x1f);
0x1258	0x201F    MOVS	R0, #31
0x125A	0x4C27    LDR	R4, [PC, #156]
0x125C	0x6824    LDR	R4, [R4, #0]
0x125E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2213 :: 		TFT_Write_Command_Ptr(0x1a);
0x1260	0x201A    MOVS	R0, #26
0x1262	0x4C25    LDR	R4, [PC, #148]
0x1264	0x6824    LDR	R4, [R4, #0]
0x1266	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2214 :: 		TFT_Write_Command_Ptr(0x18);
0x1268	0x2018    MOVS	R0, #24
0x126A	0x4C23    LDR	R4, [PC, #140]
0x126C	0x6824    LDR	R4, [R4, #0]
0x126E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2215 :: 		TFT_Write_Command_Ptr(0x0a);
0x1270	0x200A    MOVS	R0, #10
0x1272	0x4C21    LDR	R4, [PC, #132]
0x1274	0x6824    LDR	R4, [R4, #0]
0x1276	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2216 :: 		TFT_Write_Command_Ptr(0x0f);
0x1278	0x200F    MOVS	R0, #15
0x127A	0x4C1F    LDR	R4, [PC, #124]
0x127C	0x6824    LDR	R4, [R4, #0]
0x127E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2217 :: 		TFT_Write_Command_Ptr(0x06);
0x1280	0x2006    MOVS	R0, #6
0x1282	0x4C1D    LDR	R4, [PC, #116]
0x1284	0x6824    LDR	R4, [R4, #0]
0x1286	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2218 :: 		TFT_Write_Command_Ptr(0x45);
0x1288	0x2045    MOVS	R0, #69
0x128A	0x4C1B    LDR	R4, [PC, #108]
0x128C	0x6824    LDR	R4, [R4, #0]
0x128E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2219 :: 		TFT_Write_Command_Ptr(0x87);
0x1290	0x2087    MOVS	R0, #135
0x1292	0x4C19    LDR	R4, [PC, #100]
0x1294	0x6824    LDR	R4, [R4, #0]
0x1296	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2220 :: 		TFT_Write_Command_Ptr(0x32);
0x1298	0x2032    MOVS	R0, #50
0x129A	0x4C17    LDR	R4, [PC, #92]
0x129C	0x6824    LDR	R4, [R4, #0]
0x129E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2221 :: 		TFT_Write_Command_Ptr(0x0a);
0x12A0	0x200A    MOVS	R0, #10
0x12A2	0x4C15    LDR	R4, [PC, #84]
0x12A4	0x6824    LDR	R4, [R4, #0]
0x12A6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2222 :: 		TFT_Write_Command_Ptr(0x07);
0x12A8	0x2007    MOVS	R0, #7
0x12AA	0x4C13    LDR	R4, [PC, #76]
0x12AC	0x6824    LDR	R4, [R4, #0]
0x12AE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2223 :: 		TFT_Write_Command_Ptr(0x02);
0x12B0	0x2002    MOVS	R0, #2
0x12B2	0x4C11    LDR	R4, [PC, #68]
0x12B4	0x6824    LDR	R4, [R4, #0]
0x12B6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2224 :: 		TFT_Write_Command_Ptr(0x07);
0x12B8	0x2007    MOVS	R0, #7
0x12BA	0x4C0F    LDR	R4, [PC, #60]
0x12BC	0x6824    LDR	R4, [R4, #0]
0x12BE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2225 :: 		TFT_Write_Command_Ptr(0x05);
0x12C0	0x2005    MOVS	R0, #5
0x12C2	0x4C0D    LDR	R4, [PC, #52]
0x12C4	0x6824    LDR	R4, [R4, #0]
0x12C6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2226 :: 		TFT_Write_Command_Ptr(0x00);
0x12C8	0x2000    MOVS	R0, #0
0x12CA	0x4C0B    LDR	R4, [PC, #44]
0x12CC	0x6824    LDR	R4, [R4, #0]
0x12CE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2228 :: 		TFT_Set_Index_Ptr(0xE1);     // negamma correction
0x12D0	0x20E1    MOVS	R0, #225
0x12D2	0x4C08    LDR	R4, [PC, #32]
0x12D4	0x6824    LDR	R4, [R4, #0]
0x12D6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2229 :: 		TFT_Write_Command_Ptr(0x00);
0x12D8	0x2000    MOVS	R0, #0
0x12DA	0x4C07    LDR	R4, [PC, #28]
0x12DC	0x6824    LDR	R4, [R4, #0]
0x12DE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2230 :: 		TFT_Write_Command_Ptr(0x25);
0x12E0	0x2025    MOVS	R0, #37
0x12E2	0x4C05    LDR	R4, [PC, #20]
0x12E4	0x6824    LDR	R4, [R4, #0]
0x12E6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2231 :: 		TFT_Write_Command_Ptr(0x27);
0x12E8	0x2027    MOVS	R0, #39
0x12EA	0xE009    B	#18
0x12EC	0x01A04223  	TFT_RST+0
0x12F0	0x01BC4223  	TFT_CS+0
0x12F4	0x00C42000  	_TFT_Set_Index_Ptr+0
0x12F8	0x00C82000  	_TFT_Write_Command_Ptr+0
0x12FC	0x003E2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1300	0x4C4F    LDR	R4, [PC, #316]
0x1302	0x6824    LDR	R4, [R4, #0]
0x1304	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2232 :: 		TFT_Write_Command_Ptr(0x05);
0x1306	0x2005    MOVS	R0, #5
0x1308	0x4C4D    LDR	R4, [PC, #308]
0x130A	0x6824    LDR	R4, [R4, #0]
0x130C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2233 :: 		TFT_Write_Command_Ptr(0x10);
0x130E	0x2010    MOVS	R0, #16
0x1310	0x4C4B    LDR	R4, [PC, #300]
0x1312	0x6824    LDR	R4, [R4, #0]
0x1314	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2234 :: 		TFT_Write_Command_Ptr(0x09);
0x1316	0x2009    MOVS	R0, #9
0x1318	0x4C49    LDR	R4, [PC, #292]
0x131A	0x6824    LDR	R4, [R4, #0]
0x131C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2235 :: 		TFT_Write_Command_Ptr(0x3a);
0x131E	0x203A    MOVS	R0, #58
0x1320	0x4C47    LDR	R4, [PC, #284]
0x1322	0x6824    LDR	R4, [R4, #0]
0x1324	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2236 :: 		TFT_Write_Command_Ptr(0x78);
0x1326	0x2078    MOVS	R0, #120
0x1328	0x4C45    LDR	R4, [PC, #276]
0x132A	0x6824    LDR	R4, [R4, #0]
0x132C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2237 :: 		TFT_Write_Command_Ptr(0x4d);
0x132E	0x204D    MOVS	R0, #77
0x1330	0x4C43    LDR	R4, [PC, #268]
0x1332	0x6824    LDR	R4, [R4, #0]
0x1334	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2238 :: 		TFT_Write_Command_Ptr(0x05);
0x1336	0x2005    MOVS	R0, #5
0x1338	0x4C41    LDR	R4, [PC, #260]
0x133A	0x6824    LDR	R4, [R4, #0]
0x133C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2239 :: 		TFT_Write_Command_Ptr(0x18);
0x133E	0x2018    MOVS	R0, #24
0x1340	0x4C3F    LDR	R4, [PC, #252]
0x1342	0x6824    LDR	R4, [R4, #0]
0x1344	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2240 :: 		TFT_Write_Command_Ptr(0x0d);
0x1346	0x200D    MOVS	R0, #13
0x1348	0x4C3D    LDR	R4, [PC, #244]
0x134A	0x6824    LDR	R4, [R4, #0]
0x134C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2241 :: 		TFT_Write_Command_Ptr(0x38);
0x134E	0x2038    MOVS	R0, #56
0x1350	0x4C3B    LDR	R4, [PC, #236]
0x1352	0x6824    LDR	R4, [R4, #0]
0x1354	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2242 :: 		TFT_Write_Command_Ptr(0x3a);
0x1356	0x203A    MOVS	R0, #58
0x1358	0x4C39    LDR	R4, [PC, #228]
0x135A	0x6824    LDR	R4, [R4, #0]
0x135C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2243 :: 		TFT_Write_Command_Ptr(0x1f);
0x135E	0x201F    MOVS	R0, #31
0x1360	0x4C37    LDR	R4, [PC, #220]
0x1362	0x6824    LDR	R4, [R4, #0]
0x1364	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2247 :: 		TFT_Set_Index_Ptr(0x2A);
0x1366	0x202A    MOVS	R0, #42
0x1368	0x4C36    LDR	R4, [PC, #216]
0x136A	0x6824    LDR	R4, [R4, #0]
0x136C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2248 :: 		TFT_Write_Command_Ptr(0);
0x136E	0x2000    MOVS	R0, #0
0x1370	0x4C33    LDR	R4, [PC, #204]
0x1372	0x6824    LDR	R4, [R4, #0]
0x1374	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2249 :: 		TFT_Write_Command_Ptr(0);
0x1376	0x2000    MOVS	R0, #0
0x1378	0x4C31    LDR	R4, [PC, #196]
0x137A	0x6824    LDR	R4, [R4, #0]
0x137C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2250 :: 		TFT_Write_Command_Ptr((TFT_DISP_WIDTH - 1) >> 8);
0x137E	0x4832    LDR	R0, [PC, #200]
0x1380	0x8800    LDRH	R0, [R0, #0]
0x1382	0x1E40    SUBS	R0, R0, #1
0x1384	0xB280    UXTH	R0, R0
0x1386	0x0A04    LSRS	R4, R0, #8
0x1388	0xB2E0    UXTB	R0, R4
0x138A	0x4C2D    LDR	R4, [PC, #180]
0x138C	0x6824    LDR	R4, [R4, #0]
0x138E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2251 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH-1);
0x1390	0x482D    LDR	R0, [PC, #180]
0x1392	0x8800    LDRH	R0, [R0, #0]
0x1394	0x1E44    SUBS	R4, R0, #1
0x1396	0xB2E0    UXTB	R0, R4
0x1398	0x4C29    LDR	R4, [PC, #164]
0x139A	0x6824    LDR	R4, [R4, #0]
0x139C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2253 :: 		TFT_Set_Index_Ptr(0x2B);
0x139E	0x202B    MOVS	R0, #43
0x13A0	0x4C28    LDR	R4, [PC, #160]
0x13A2	0x6824    LDR	R4, [R4, #0]
0x13A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2254 :: 		TFT_Write_Command_Ptr(0);
0x13A6	0x2000    MOVS	R0, #0
0x13A8	0x4C25    LDR	R4, [PC, #148]
0x13AA	0x6824    LDR	R4, [R4, #0]
0x13AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2255 :: 		TFT_Write_Command_Ptr(0);
0x13AE	0x2000    MOVS	R0, #0
0x13B0	0x4C23    LDR	R4, [PC, #140]
0x13B2	0x6824    LDR	R4, [R4, #0]
0x13B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2256 :: 		TFT_Write_Command_Ptr((TFT_DISP_HEIGHT - 1) >> 8);
0x13B6	0x4825    LDR	R0, [PC, #148]
0x13B8	0x8800    LDRH	R0, [R0, #0]
0x13BA	0x1E40    SUBS	R0, R0, #1
0x13BC	0xB280    UXTH	R0, R0
0x13BE	0x0A04    LSRS	R4, R0, #8
0x13C0	0xB2E0    UXTB	R0, R4
0x13C2	0x4C1F    LDR	R4, [PC, #124]
0x13C4	0x6824    LDR	R4, [R4, #0]
0x13C6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2257 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT-1);
0x13C8	0x4820    LDR	R0, [PC, #128]
0x13CA	0x8800    LDRH	R0, [R0, #0]
0x13CC	0x1E44    SUBS	R4, R0, #1
0x13CE	0xB2E0    UXTB	R0, R4
0x13D0	0x4C1B    LDR	R4, [PC, #108]
0x13D2	0x6824    LDR	R4, [R4, #0]
0x13D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2259 :: 		TFT_Set_Index_Ptr(0xb7);     // entry mode set
0x13D6	0x20B7    MOVS	R0, #183
0x13D8	0x4C1A    LDR	R4, [PC, #104]
0x13DA	0x6824    LDR	R4, [R4, #0]
0x13DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2260 :: 		TFT_Write_Command_Ptr(0x07);
0x13DE	0x2007    MOVS	R0, #7
0x13E0	0x4C17    LDR	R4, [PC, #92]
0x13E2	0x6824    LDR	R4, [R4, #0]
0x13E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2262 :: 		TFT_Set_Index_Ptr(0xb6);     // display function control
0x13E6	0x20B6    MOVS	R0, #182
0x13E8	0x4C16    LDR	R4, [PC, #88]
0x13EA	0x6824    LDR	R4, [R4, #0]
0x13EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2263 :: 		TFT_Write_Command_Ptr(0x0a);
0x13EE	0x200A    MOVS	R0, #10
0x13F0	0x4C13    LDR	R4, [PC, #76]
0x13F2	0x6824    LDR	R4, [R4, #0]
0x13F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2264 :: 		TFT_Write_Command_Ptr(0x82);
0x13F6	0x2082    MOVS	R0, #130
0x13F8	0x4C11    LDR	R4, [PC, #68]
0x13FA	0x6824    LDR	R4, [R4, #0]
0x13FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2265 :: 		TFT_Write_Command_Ptr(0x27);
0x13FE	0x2027    MOVS	R0, #39
0x1400	0x4C0F    LDR	R4, [PC, #60]
0x1402	0x6824    LDR	R4, [R4, #0]
0x1404	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2266 :: 		TFT_Write_Command_Ptr(0x00);
0x1406	0x2000    MOVS	R0, #0
0x1408	0x4C0D    LDR	R4, [PC, #52]
0x140A	0x6824    LDR	R4, [R4, #0]
0x140C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2268 :: 		TFT_Set_Index_Ptr(0x11);     // sleep out
0x140E	0x2011    MOVS	R0, #17
0x1410	0x4C0C    LDR	R4, [PC, #48]
0x1412	0x6824    LDR	R4, [R4, #0]
0x1414	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2269 :: 		Delay_100ms();
0x1416	0xF7FFF8D3  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2270 :: 		TFT_Set_Index_Ptr(0x29);     // display on
0x141A	0x2029    MOVS	R0, #41
0x141C	0x4C09    LDR	R4, [PC, #36]
0x141E	0x6824    LDR	R4, [R4, #0]
0x1420	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2271 :: 		Delay_100ms();
0x1422	0xF7FFF8CD  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2272 :: 		TFT_Set_Index_Ptr(0x2c);     // memory write
0x1426	0x202C    MOVS	R0, #44
0x1428	0x4C06    LDR	R4, [PC, #24]
0x142A	0x6824    LDR	R4, [R4, #0]
0x142C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2273 :: 		TFT_CS = 1;
0x142E	0x2101    MOVS	R1, #1
0x1430	0xB249    SXTB	R1, R1
0x1432	0x4807    LDR	R0, [PC, #28]
0x1434	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2274 :: 		}
L_end_TFT_Reset_ILI9341:
0x1436	0xF8DDE000  LDR	LR, [SP, #0]
0x143A	0xB001    ADD	SP, SP, #4
0x143C	0x4770    BX	LR
0x143E	0xBF00    NOP
0x1440	0x00C82000  	_TFT_Write_Command_Ptr+0
0x1444	0x00C42000  	_TFT_Set_Index_Ptr+0
0x1448	0x007A2000  	_TFT_DISP_WIDTH+0
0x144C	0x00842000  	_TFT_DISP_HEIGHT+0
0x1450	0x01BC4223  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ILI9341
_Delay_5ms:
;__Lib_Delays.c, 45 :: 		void Delay_5ms() {
;__Lib_Delays.c, 46 :: 		Delay_ms(5);
0x05F0	0xF64E275F  MOVW	R7, #59999
0x05F4	0xF2C00700  MOVT	R7, #0
L_Delay_5ms16:
0x05F8	0x1E7F    SUBS	R7, R7, #1
0x05FA	0xD1FD    BNE	L_Delay_5ms16
0x05FC	0xBF00    NOP
0x05FE	0xBF00    NOP
0x0600	0xBF00    NOP
0x0602	0xBF00    NOP
0x0604	0xBF00    NOP
;__Lib_Delays.c, 47 :: 		}
L_end_Delay_5ms:
0x0606	0x4770    BX	LR
; end of _Delay_5ms
tetris_driver_InitializeObjects:
;tetris_driver.c, 49 :: 		static void InitializeObjects() {
;tetris_driver.c, 50 :: 		Screen1.Color                     = 0x5AEB;
0x297C	0xF64521EB  MOVW	R1, #23275
0x2980	0x4806    LDR	R0, [PC, #24]
0x2982	0x8001    STRH	R1, [R0, #0]
;tetris_driver.c, 51 :: 		Screen1.Width                     = 320;
0x2984	0xF2401140  MOVW	R1, #320
0x2988	0x4805    LDR	R0, [PC, #20]
0x298A	0x8001    STRH	R1, [R0, #0]
;tetris_driver.c, 52 :: 		Screen1.Height                    = 240;
0x298C	0x21F0    MOVS	R1, #240
0x298E	0x4805    LDR	R0, [PC, #20]
0x2990	0x8001    STRH	R1, [R0, #0]
;tetris_driver.c, 53 :: 		Screen1.ObjectsCount              = 0;
0x2992	0x2100    MOVS	R1, #0
0x2994	0x4804    LDR	R0, [PC, #16]
0x2996	0x8001    STRH	R1, [R0, #0]
;tetris_driver.c, 55 :: 		}
L_end_InitializeObjects:
0x2998	0x4770    BX	LR
0x299A	0xBF00    NOP
0x299C	0x00682000  	_Screen1+0
0x29A0	0x006A2000  	_Screen1+2
0x29A4	0x006C2000  	_Screen1+4
0x29A8	0x006E2000  	_Screen1+6
; end of tetris_driver_InitializeObjects
_DrawScreen:
;tetris_driver.c, 68 :: 		void DrawScreen(TScreen *aScreen) {
; aScreen start address is: 0 (R0)
0x2C18	0xB082    SUB	SP, SP, #8
0x2C1A	0xF8CDE000  STR	LR, [SP, #0]
; aScreen end address is: 0 (R0)
; aScreen start address is: 0 (R0)
;tetris_driver.c, 72 :: 		object_pressed = 0;
0x2C1E	0x2200    MOVS	R2, #0
0x2C20	0x4929    LDR	R1, [PC, #164]
0x2C22	0x700A    STRB	R2, [R1, #0]
;tetris_driver.c, 73 :: 		order = 0;
0x2C24	0x2100    MOVS	R1, #0
0x2C26	0xF8AD1004  STRH	R1, [SP, #4]
;tetris_driver.c, 74 :: 		CurrentScreen = aScreen;
0x2C2A	0x4928    LDR	R1, [PC, #160]
0x2C2C	0x6008    STR	R0, [R1, #0]
;tetris_driver.c, 76 :: 		if ((display_width != CurrentScreen->Width) || (display_height != CurrentScreen->Height)) {
0x2C2E	0x1C81    ADDS	R1, R0, #2
; aScreen end address is: 0 (R0)
0x2C30	0x880A    LDRH	R2, [R1, #0]
0x2C32	0x4927    LDR	R1, [PC, #156]
0x2C34	0x8809    LDRH	R1, [R1, #0]
0x2C36	0x4291    CMP	R1, R2
0x2C38	0xD108    BNE	L__DrawScreen17
0x2C3A	0x4924    LDR	R1, [PC, #144]
0x2C3C	0x6809    LDR	R1, [R1, #0]
0x2C3E	0x1D09    ADDS	R1, R1, #4
0x2C40	0x880A    LDRH	R2, [R1, #0]
0x2C42	0x4924    LDR	R1, [PC, #144]
0x2C44	0x8809    LDRH	R1, [R1, #0]
0x2C46	0x4291    CMP	R1, R2
0x2C48	0xD100    BNE	L__DrawScreen16
0x2C4A	0xE02A    B	L_DrawScreen6
L__DrawScreen17:
L__DrawScreen16:
;tetris_driver.c, 77 :: 		save_bled = TFT_BLED;
0x2C4C	0x4A22    LDR	R2, [PC, #136]
0x2C4E	0x6811    LDR	R1, [R2, #0]
0x2C50	0xF88D1006  STRB	R1, [SP, #6]
;tetris_driver.c, 78 :: 		TFT_BLED           = 0;
0x2C54	0x2100    MOVS	R1, #0
0x2C56	0xB249    SXTB	R1, R1
0x2C58	0x6011    STR	R1, [R2, #0]
;tetris_driver.c, 79 :: 		TFT_Init_ILI9341_8bit(CurrentScreen->Width, CurrentScreen->Height);
0x2C5A	0x4B1C    LDR	R3, [PC, #112]
0x2C5C	0x6819    LDR	R1, [R3, #0]
0x2C5E	0x1D09    ADDS	R1, R1, #4
0x2C60	0x8809    LDRH	R1, [R1, #0]
0x2C62	0xB28A    UXTH	R2, R1
0x2C64	0x4619    MOV	R1, R3
0x2C66	0x6809    LDR	R1, [R1, #0]
0x2C68	0x1C89    ADDS	R1, R1, #2
0x2C6A	0x8809    LDRH	R1, [R1, #0]
0x2C6C	0xB288    UXTH	R0, R1
0x2C6E	0xB291    UXTH	R1, R2
0x2C70	0xF7FFFC46  BL	_TFT_Init_ILI9341_8bit+0
;tetris_driver.c, 80 :: 		TFT_Fill_Screen(CurrentScreen->Color);
0x2C74	0x4915    LDR	R1, [PC, #84]
0x2C76	0x6809    LDR	R1, [R1, #0]
0x2C78	0x8809    LDRH	R1, [R1, #0]
0x2C7A	0xB288    UXTH	R0, R1
0x2C7C	0xF000F82E  BL	_TFT_Fill_Screen+0
;tetris_driver.c, 81 :: 		display_width = CurrentScreen->Width;
0x2C80	0x4B12    LDR	R3, [PC, #72]
0x2C82	0x6819    LDR	R1, [R3, #0]
0x2C84	0x1C89    ADDS	R1, R1, #2
0x2C86	0x880A    LDRH	R2, [R1, #0]
0x2C88	0x4911    LDR	R1, [PC, #68]
0x2C8A	0x800A    STRH	R2, [R1, #0]
;tetris_driver.c, 82 :: 		display_height = CurrentScreen->Height;
0x2C8C	0x4619    MOV	R1, R3
0x2C8E	0x6809    LDR	R1, [R1, #0]
0x2C90	0x1D09    ADDS	R1, R1, #4
0x2C92	0x880A    LDRH	R2, [R1, #0]
0x2C94	0x490F    LDR	R1, [PC, #60]
0x2C96	0x800A    STRH	R2, [R1, #0]
;tetris_driver.c, 83 :: 		TFT_BLED           = save_bled;
0x2C98	0xF89D2006  LDRB	R2, [SP, #6]
0x2C9C	0x490E    LDR	R1, [PC, #56]
0x2C9E	0x600A    STR	R2, [R1, #0]
;tetris_driver.c, 84 :: 		}
0x2CA0	0xE005    B	L_DrawScreen7
L_DrawScreen6:
;tetris_driver.c, 86 :: 		TFT_Fill_Screen(CurrentScreen->Color);
0x2CA2	0x490A    LDR	R1, [PC, #40]
0x2CA4	0x6809    LDR	R1, [R1, #0]
0x2CA6	0x8809    LDRH	R1, [R1, #0]
0x2CA8	0xB288    UXTH	R0, R1
0x2CAA	0xF000F817  BL	_TFT_Fill_Screen+0
L_DrawScreen7:
;tetris_driver.c, 89 :: 		while (order < CurrentScreen->ObjectsCount) {
L_DrawScreen8:
0x2CAE	0x4907    LDR	R1, [PC, #28]
0x2CB0	0x6809    LDR	R1, [R1, #0]
0x2CB2	0x1D89    ADDS	R1, R1, #6
0x2CB4	0x880A    LDRH	R2, [R1, #0]
0x2CB6	0xF8BD1004  LDRH	R1, [SP, #4]
0x2CBA	0x4291    CMP	R1, R2
0x2CBC	0xD200    BCS	L_DrawScreen9
;tetris_driver.c, 90 :: 		}
0x2CBE	0xE7F6    B	L_DrawScreen8
L_DrawScreen9:
;tetris_driver.c, 91 :: 		}
L_end_DrawScreen:
0x2CC0	0xF8DDE000  LDR	LR, [SP, #0]
0x2CC4	0xB002    ADD	SP, SP, #8
0x2CC6	0x4770    BX	LR
0x2CC8	0x00612000  	_object_pressed+0
0x2CCC	0x00742000  	_CurrentScreen+0
0x2CD0	0x00662000  	_display_width+0
0x2CD4	0x00702000  	_display_height+0
0x2CD8	0x01A44223  	GPIOE_ODR+0
; end of _DrawScreen
_TFT_Fill_Screen:
;__Lib_TFT.c, 756 :: 		
0x2CDC	0xB084    SUB	SP, SP, #16
0x2CDE	0xF8CDE000  STR	LR, [SP, #0]
0x2CE2	0xF8AD000C  STRH	R0, [SP, #12]
;__Lib_TFT.c, 758 :: 		
0x2CE6	0x2200    MOVS	R2, #0
0x2CE8	0xB252    SXTB	R2, R2
0x2CEA	0x491A    LDR	R1, [PC, #104]
0x2CEC	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 759 :: 		
0x2CEE	0xF7FDFC8B  BL	__Lib_TFT_Is_SSD1963_Set+0
0x2CF2	0xB168    CBZ	R0, L_TFT_Fill_Screen78
;__Lib_TFT.c, 760 :: 		
0x2CF4	0x4918    LDR	R1, [PC, #96]
0x2CF6	0x8809    LDRH	R1, [R1, #0]
0x2CF8	0x1E4C    SUBS	R4, R1, #1
0x2CFA	0x4918    LDR	R1, [PC, #96]
0x2CFC	0x8809    LDRH	R1, [R1, #0]
0x2CFE	0x1E49    SUBS	R1, R1, #1
0x2D00	0xB2A3    UXTH	R3, R4
0x2D02	0xB28A    UXTH	R2, R1
0x2D04	0x2100    MOVS	R1, #0
0x2D06	0x2000    MOVS	R0, #0
0x2D08	0x4C15    LDR	R4, [PC, #84]
0x2D0A	0x6824    LDR	R4, [R4, #0]
0x2D0C	0x47A0    BLX	R4
0x2D0E	0xE004    B	L_TFT_Fill_Screen79
L_TFT_Fill_Screen78:
;__Lib_TFT.c, 762 :: 		
0x2D10	0x2100    MOVS	R1, #0
0x2D12	0x2000    MOVS	R0, #0
0x2D14	0x4C13    LDR	R4, [PC, #76]
0x2D16	0x6824    LDR	R4, [R4, #0]
0x2D18	0x47A0    BLX	R4
L_TFT_Fill_Screen79:
;__Lib_TFT.c, 764 :: 		
0x2D1A	0x4910    LDR	R1, [PC, #64]
0x2D1C	0x880A    LDRH	R2, [R1, #0]
0x2D1E	0x490E    LDR	R1, [PC, #56]
0x2D20	0x8809    LDRH	R1, [R1, #0]
0x2D22	0x4351    MULS	R1, R2, R1
0x2D24	0x9102    STR	R1, [SP, #8]
;__Lib_TFT.c, 765 :: 		
0x2D26	0x2100    MOVS	R1, #0
0x2D28	0x9101    STR	R1, [SP, #4]
L_TFT_Fill_Screen80:
0x2D2A	0x9A02    LDR	R2, [SP, #8]
0x2D2C	0x9901    LDR	R1, [SP, #4]
0x2D2E	0x4291    CMP	R1, R2
0x2D30	0xD208    BCS	L_TFT_Fill_Screen81
;__Lib_TFT.c, 766 :: 		
0x2D32	0xF8BD000C  LDRH	R0, [SP, #12]
0x2D36	0x4C0C    LDR	R4, [PC, #48]
0x2D38	0x6824    LDR	R4, [R4, #0]
0x2D3A	0x47A0    BLX	R4
;__Lib_TFT.c, 765 :: 		
0x2D3C	0x9901    LDR	R1, [SP, #4]
0x2D3E	0x1C49    ADDS	R1, R1, #1
0x2D40	0x9101    STR	R1, [SP, #4]
;__Lib_TFT.c, 766 :: 		
0x2D42	0xE7F2    B	L_TFT_Fill_Screen80
L_TFT_Fill_Screen81:
;__Lib_TFT.c, 767 :: 		
0x2D44	0x2201    MOVS	R2, #1
0x2D46	0xB252    SXTB	R2, R2
0x2D48	0x4902    LDR	R1, [PC, #8]
0x2D4A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 768 :: 		
L_end_TFT_Fill_Screen:
0x2D4C	0xF8DDE000  LDR	LR, [SP, #0]
0x2D50	0xB004    ADD	SP, SP, #16
0x2D52	0x4770    BX	LR
0x2D54	0x01BC4223  	TFT_CS+0
0x2D58	0x00842000  	_TFT_DISP_HEIGHT+0
0x2D5C	0x007A2000  	_TFT_DISP_WIDTH+0
0x2D60	0x00882000  	_TFT_SSD1963_Set_Address_Ptr+0
0x2D64	0x008C2000  	_TFT_Set_Address_Ptr+0
0x2D68	0x00902000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Fill_Screen
_TFT_Set_Address_SSD1963II:
;__Lib_TFT_Defs.c, 2724 :: 		void TFT_Set_Address_SSD1963II(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x0294	0xB083    SUB	SP, SP, #12
0x0296	0xF8CDE000  STR	LR, [SP, #0]
0x029A	0xB29E    UXTH	R6, R3
0x029C	0xB293    UXTH	R3, R2
0x029E	0xB28A    UXTH	R2, R1
0x02A0	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2729 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x02A2	0x4C49    LDR	R4, [PC, #292]
0x02A4	0x8824    LDRH	R4, [R4, #0]
0x02A6	0xF5B47FF0  CMP	R4, #480
0x02AA	0xD805    BHI	L__TFT_Set_Address_SSD1963II278
0x02AC	0x4C47    LDR	R4, [PC, #284]
0x02AE	0x8824    LDRH	R4, [R4, #0]
0x02B0	0xF5B47FF0  CMP	R4, #480
0x02B4	0xD800    BHI	L__TFT_Set_Address_SSD1963II277
0x02B6	0xE004    B	L_TFT_Set_Address_SSD1963II163
L__TFT_Set_Address_SSD1963II278:
L__TFT_Set_Address_SSD1963II277:
;__Lib_TFT_Defs.c, 2730 :: 		_width = 800;
; _width start address is: 32 (R8)
0x02B8	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2731 :: 		_height = 480;
; _height start address is: 28 (R7)
0x02BC	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2732 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x02C0	0xE003    B	L_TFT_Set_Address_SSD1963II164
L_TFT_Set_Address_SSD1963II163:
;__Lib_TFT_Defs.c, 2734 :: 		_width = 480;
; _width start address is: 32 (R8)
0x02C2	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2735 :: 		_height = 272;
; _height start address is: 28 (R7)
0x02C6	0xF2401710  MOVW	R7, #272
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2736 :: 		}
L_TFT_Set_Address_SSD1963II164:
;__Lib_TFT_Defs.c, 2737 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x02CA	0x4C41    LDR	R4, [PC, #260]
0x02CC	0x7824    LDRB	R4, [R4, #0]
0x02CE	0x2C5A    CMP	R4, #90
0x02D0	0xD11D    BNE	L_TFT_Set_Address_SSD1963II165
;__Lib_TFT_Defs.c, 2738 :: 		if (Is_TFT_Rotated_180()) {
0x02D2	0xF7FFFFB1  BL	_Is_TFT_Rotated_180+0
0x02D6	0xB168    CBZ	R0, L_TFT_Set_Address_SSD1963II166
; _height end address is: 28 (R7)
;__Lib_TFT_Defs.c, 2739 :: 		s_col = (_width - 1) - y2;
0x02D8	0xF1A80501  SUB	R5, R8, #1
0x02DC	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x02DE	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x02E0	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2740 :: 		e_col = (_width - 1) - y1;
0x02E4	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x02E6	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2741 :: 		s_page = x1;
0x02EA	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2742 :: 		e_page = x2;
0x02EE	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2743 :: 		} else {
0x02F2	0xE00B    B	L_TFT_Set_Address_SSD1963II167
L_TFT_Set_Address_SSD1963II166:
;__Lib_TFT_Defs.c, 2744 :: 		s_col = y1;
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x02F4	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2745 :: 		e_col = y2;
0x02F8	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2746 :: 		s_page = (_height - 1) - x2;
0x02FC	0x1E7D    SUBS	R5, R7, #1
0x02FE	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x0300	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x0302	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2747 :: 		e_page = (_height - 1) - x1;
0x0306	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x0308	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2748 :: 		}
L_TFT_Set_Address_SSD1963II167:
;__Lib_TFT_Defs.c, 2749 :: 		} else {
0x030C	0xE01C    B	L_TFT_Set_Address_SSD1963II168
L_TFT_Set_Address_SSD1963II165:
;__Lib_TFT_Defs.c, 2750 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x030E	0xF7FFFF93  BL	_Is_TFT_Rotated_180+0
0x0312	0xB188    CBZ	R0, L_TFT_Set_Address_SSD1963II169
;__Lib_TFT_Defs.c, 2751 :: 		s_col = (_width - 1) - x2;
0x0314	0xF1A80501  SUB	R5, R8, #1
0x0318	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x031A	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x031C	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2752 :: 		e_col = (_width - 1) - x1;
0x0320	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x0322	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2753 :: 		s_page = (_height - 1) - y2;
0x0326	0x1E7D    SUBS	R5, R7, #1
0x0328	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x032A	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x032C	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2754 :: 		e_page = (_height - 1) - y1;
0x0330	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x0332	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2755 :: 		} else {
0x0336	0xE007    B	L_TFT_Set_Address_SSD1963II170
L_TFT_Set_Address_SSD1963II169:
;__Lib_TFT_Defs.c, 2756 :: 		s_col = x1;
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x0338	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2757 :: 		e_col = x2;
0x033C	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2758 :: 		s_page = y1;
0x0340	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2759 :: 		e_page = y2;
0x0344	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2760 :: 		}
L_TFT_Set_Address_SSD1963II170:
;__Lib_TFT_Defs.c, 2761 :: 		}
L_TFT_Set_Address_SSD1963II168:
;__Lib_TFT_Defs.c, 2762 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x0348	0x202A    MOVS	R0, #42
0x034A	0x4C22    LDR	R4, [PC, #136]
0x034C	0x6824    LDR	R4, [R4, #0]
0x034E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2763 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x0350	0xF8BD4004  LDRH	R4, [SP, #4]
0x0354	0x0A24    LSRS	R4, R4, #8
0x0356	0xB2E0    UXTB	R0, R4
0x0358	0x4C1F    LDR	R4, [PC, #124]
0x035A	0x6824    LDR	R4, [R4, #0]
0x035C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2764 :: 		TFT_Write_Command_Ptr(s_col);
0x035E	0xF8BD0004  LDRH	R0, [SP, #4]
0x0362	0x4C1D    LDR	R4, [PC, #116]
0x0364	0x6824    LDR	R4, [R4, #0]
0x0366	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2765 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x0368	0xF8BD4006  LDRH	R4, [SP, #6]
0x036C	0x0A24    LSRS	R4, R4, #8
0x036E	0xB2E0    UXTB	R0, R4
0x0370	0x4C19    LDR	R4, [PC, #100]
0x0372	0x6824    LDR	R4, [R4, #0]
0x0374	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2766 :: 		TFT_Write_Command_Ptr(e_col);
0x0376	0xF8BD0006  LDRH	R0, [SP, #6]
0x037A	0x4C17    LDR	R4, [PC, #92]
0x037C	0x6824    LDR	R4, [R4, #0]
0x037E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2768 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x0380	0x202B    MOVS	R0, #43
0x0382	0x4C14    LDR	R4, [PC, #80]
0x0384	0x6824    LDR	R4, [R4, #0]
0x0386	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2769 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x0388	0xF8BD4008  LDRH	R4, [SP, #8]
0x038C	0x0A24    LSRS	R4, R4, #8
0x038E	0xB2E0    UXTB	R0, R4
0x0390	0x4C11    LDR	R4, [PC, #68]
0x0392	0x6824    LDR	R4, [R4, #0]
0x0394	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2770 :: 		TFT_Write_Command_Ptr(s_page);
0x0396	0xF8BD0008  LDRH	R0, [SP, #8]
0x039A	0x4C0F    LDR	R4, [PC, #60]
0x039C	0x6824    LDR	R4, [R4, #0]
0x039E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2771 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x03A0	0xF8BD400A  LDRH	R4, [SP, #10]
0x03A4	0x0A24    LSRS	R4, R4, #8
0x03A6	0xB2E0    UXTB	R0, R4
0x03A8	0x4C0B    LDR	R4, [PC, #44]
0x03AA	0x6824    LDR	R4, [R4, #0]
0x03AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2772 :: 		TFT_Write_Command_Ptr(e_page);
0x03AE	0xF8BD000A  LDRH	R0, [SP, #10]
0x03B2	0x4C09    LDR	R4, [PC, #36]
0x03B4	0x6824    LDR	R4, [R4, #0]
0x03B6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2773 :: 		TFT_Set_Index_Ptr(0x2C);
0x03B8	0x202C    MOVS	R0, #44
0x03BA	0x4C06    LDR	R4, [PC, #24]
0x03BC	0x6824    LDR	R4, [R4, #0]
0x03BE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2774 :: 		}
L_end_TFT_Set_Address_SSD1963II:
0x03C0	0xF8DDE000  LDR	LR, [SP, #0]
0x03C4	0xB003    ADD	SP, SP, #12
0x03C6	0x4770    BX	LR
0x03C8	0x007A2000  	_TFT_DISP_WIDTH+0
0x03CC	0x00842000  	_TFT_DISP_HEIGHT+0
0x03D0	0x003E2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x03D4	0x00C42000  	_TFT_Set_Index_Ptr+0
0x03D8	0x00C82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963II
_TFT_Set_Address_SSD1963I:
;__Lib_TFT_Defs.c, 2777 :: 		void TFT_Set_Address_SSD1963I(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x03DC	0xB083    SUB	SP, SP, #12
0x03DE	0xF8CDE000  STR	LR, [SP, #0]
0x03E2	0xB29E    UXTH	R6, R3
0x03E4	0xB293    UXTH	R3, R2
0x03E6	0xB28A    UXTH	R2, R1
0x03E8	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2782 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x03EA	0x4C51    LDR	R4, [PC, #324]
0x03EC	0x8824    LDRH	R4, [R4, #0]
0x03EE	0xF5B47FF0  CMP	R4, #480
0x03F2	0xD805    BHI	L__TFT_Set_Address_SSD1963I282
0x03F4	0x4C4F    LDR	R4, [PC, #316]
0x03F6	0x8824    LDRH	R4, [R4, #0]
0x03F8	0xF5B47FF0  CMP	R4, #480
0x03FC	0xD800    BHI	L__TFT_Set_Address_SSD1963I281
0x03FE	0xE004    B	L_TFT_Set_Address_SSD1963I173
L__TFT_Set_Address_SSD1963I282:
L__TFT_Set_Address_SSD1963I281:
;__Lib_TFT_Defs.c, 2783 :: 		_width = 800;
; _width start address is: 32 (R8)
0x0400	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2784 :: 		_height = 480;
; _height start address is: 28 (R7)
0x0404	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2785 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x0408	0xE012    B	L_TFT_Set_Address_SSD1963I174
L_TFT_Set_Address_SSD1963I173:
;__Lib_TFT_Defs.c, 2786 :: 		else if ((TFT_DISP_WIDTH > 320) || (TFT_DISP_HEIGHT > 320)) {
0x040A	0x4C49    LDR	R4, [PC, #292]
0x040C	0x8824    LDRH	R4, [R4, #0]
0x040E	0xF5B47FA0  CMP	R4, #320
0x0412	0xD805    BHI	L__TFT_Set_Address_SSD1963I284
0x0414	0x4C47    LDR	R4, [PC, #284]
0x0416	0x8824    LDRH	R4, [R4, #0]
0x0418	0xF5B47FA0  CMP	R4, #320
0x041C	0xD800    BHI	L__TFT_Set_Address_SSD1963I283
0x041E	0xE004    B	L_TFT_Set_Address_SSD1963I177
L__TFT_Set_Address_SSD1963I284:
L__TFT_Set_Address_SSD1963I283:
;__Lib_TFT_Defs.c, 2787 :: 		_width = 480;
; _width start address is: 32 (R8)
0x0420	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2788 :: 		_height = 272;
; _height start address is: 28 (R7)
0x0424	0xF2401710  MOVW	R7, #272
;__Lib_TFT_Defs.c, 2789 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x0428	0xE002    B	L_TFT_Set_Address_SSD1963I178
L_TFT_Set_Address_SSD1963I177:
;__Lib_TFT_Defs.c, 2791 :: 		_width = 320;
; _width start address is: 32 (R8)
0x042A	0xF2401840  MOVW	R8, #320
;__Lib_TFT_Defs.c, 2792 :: 		_height = 240;
; _height start address is: 28 (R7)
0x042E	0x27F0    MOVS	R7, #240
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2793 :: 		}
L_TFT_Set_Address_SSD1963I178:
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
L_TFT_Set_Address_SSD1963I174:
;__Lib_TFT_Defs.c, 2795 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x0430	0x4C41    LDR	R4, [PC, #260]
0x0432	0x7824    LDRB	R4, [R4, #0]
0x0434	0x2C5A    CMP	R4, #90
0x0436	0xD11D    BNE	L_TFT_Set_Address_SSD1963I179
;__Lib_TFT_Defs.c, 2796 :: 		if (Is_TFT_Rotated_180()) {
0x0438	0xF7FFFEFE  BL	_Is_TFT_Rotated_180+0
0x043C	0xB160    CBZ	R0, L_TFT_Set_Address_SSD1963I180
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2797 :: 		s_col = y1;
0x043E	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2798 :: 		e_col = y2;
0x0442	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2799 :: 		s_page = (_height - 1) - x2;
0x0446	0x1E7D    SUBS	R5, R7, #1
0x0448	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x044A	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x044C	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2800 :: 		e_page = (_height - 1) - x1;
0x0450	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x0452	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2801 :: 		} else {
0x0456	0xE00C    B	L_TFT_Set_Address_SSD1963I181
L_TFT_Set_Address_SSD1963I180:
;__Lib_TFT_Defs.c, 2802 :: 		s_col = (_width - 1) - y2;
; _width start address is: 32 (R8)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x0458	0xF1A80501  SUB	R5, R8, #1
0x045C	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x045E	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x0460	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2803 :: 		e_col = (_width - 1) - y1;
0x0464	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x0466	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2804 :: 		s_page = x1;
0x046A	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2805 :: 		e_page = x2;
0x046E	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2806 :: 		}
L_TFT_Set_Address_SSD1963I181:
;__Lib_TFT_Defs.c, 2807 :: 		} else {
0x0472	0xE01C    B	L_TFT_Set_Address_SSD1963I182
L_TFT_Set_Address_SSD1963I179:
;__Lib_TFT_Defs.c, 2808 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x0474	0xF7FFFEE0  BL	_Is_TFT_Rotated_180+0
0x0478	0xB140    CBZ	R0, L_TFT_Set_Address_SSD1963I183
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2809 :: 		s_col = x1;
0x047A	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2810 :: 		e_col = x2;
0x047E	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2811 :: 		s_page = y1;
0x0482	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2812 :: 		e_page = y2;
0x0486	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2813 :: 		} else {
0x048A	0xE010    B	L_TFT_Set_Address_SSD1963I184
L_TFT_Set_Address_SSD1963I183:
;__Lib_TFT_Defs.c, 2814 :: 		s_col = (_width - 1) - x2;
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x048C	0xF1A80501  SUB	R5, R8, #1
0x0490	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x0492	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x0494	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2815 :: 		e_col = (_width - 1) - x1;
0x0498	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x049A	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2816 :: 		s_page = (_height - 1) - y2;
0x049E	0x1E7D    SUBS	R5, R7, #1
0x04A0	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x04A2	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x04A4	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2817 :: 		e_page = (_height - 1) - y1;
0x04A8	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x04AA	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2818 :: 		}
L_TFT_Set_Address_SSD1963I184:
;__Lib_TFT_Defs.c, 2819 :: 		}
L_TFT_Set_Address_SSD1963I182:
;__Lib_TFT_Defs.c, 2820 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x04AE	0x202A    MOVS	R0, #42
0x04B0	0x4C22    LDR	R4, [PC, #136]
0x04B2	0x6824    LDR	R4, [R4, #0]
0x04B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2821 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x04B6	0xF8BD4004  LDRH	R4, [SP, #4]
0x04BA	0x0A24    LSRS	R4, R4, #8
0x04BC	0xB2E0    UXTB	R0, R4
0x04BE	0x4C20    LDR	R4, [PC, #128]
0x04C0	0x6824    LDR	R4, [R4, #0]
0x04C2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2822 :: 		TFT_Write_Command_Ptr(s_col);
0x04C4	0xF8BD0004  LDRH	R0, [SP, #4]
0x04C8	0x4C1D    LDR	R4, [PC, #116]
0x04CA	0x6824    LDR	R4, [R4, #0]
0x04CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2823 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x04CE	0xF8BD4006  LDRH	R4, [SP, #6]
0x04D2	0x0A24    LSRS	R4, R4, #8
0x04D4	0xB2E0    UXTB	R0, R4
0x04D6	0x4C1A    LDR	R4, [PC, #104]
0x04D8	0x6824    LDR	R4, [R4, #0]
0x04DA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2824 :: 		TFT_Write_Command_Ptr(e_col);
0x04DC	0xF8BD0006  LDRH	R0, [SP, #6]
0x04E0	0x4C17    LDR	R4, [PC, #92]
0x04E2	0x6824    LDR	R4, [R4, #0]
0x04E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2826 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x04E6	0x202B    MOVS	R0, #43
0x04E8	0x4C14    LDR	R4, [PC, #80]
0x04EA	0x6824    LDR	R4, [R4, #0]
0x04EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2827 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x04EE	0xF8BD4008  LDRH	R4, [SP, #8]
0x04F2	0x0A24    LSRS	R4, R4, #8
0x04F4	0xB2E0    UXTB	R0, R4
0x04F6	0x4C12    LDR	R4, [PC, #72]
0x04F8	0x6824    LDR	R4, [R4, #0]
0x04FA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2828 :: 		TFT_Write_Command_Ptr(s_page);
0x04FC	0xF8BD0008  LDRH	R0, [SP, #8]
0x0500	0x4C0F    LDR	R4, [PC, #60]
0x0502	0x6824    LDR	R4, [R4, #0]
0x0504	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2829 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x0506	0xF8BD400A  LDRH	R4, [SP, #10]
0x050A	0x0A24    LSRS	R4, R4, #8
0x050C	0xB2E0    UXTB	R0, R4
0x050E	0x4C0C    LDR	R4, [PC, #48]
0x0510	0x6824    LDR	R4, [R4, #0]
0x0512	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2830 :: 		TFT_Write_Command_Ptr(e_page);
0x0514	0xF8BD000A  LDRH	R0, [SP, #10]
0x0518	0x4C09    LDR	R4, [PC, #36]
0x051A	0x6824    LDR	R4, [R4, #0]
0x051C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2831 :: 		TFT_Set_Index_Ptr(0x2C);
0x051E	0x202C    MOVS	R0, #44
0x0520	0x4C06    LDR	R4, [PC, #24]
0x0522	0x6824    LDR	R4, [R4, #0]
0x0524	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2832 :: 		}
L_end_TFT_Set_Address_SSD1963I:
0x0526	0xF8DDE000  LDR	LR, [SP, #0]
0x052A	0xB003    ADD	SP, SP, #12
0x052C	0x4770    BX	LR
0x052E	0xBF00    NOP
0x0530	0x007A2000  	_TFT_DISP_WIDTH+0
0x0534	0x00842000  	_TFT_DISP_HEIGHT+0
0x0538	0x003E2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x053C	0x00C42000  	_TFT_Set_Index_Ptr+0
0x0540	0x00C82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963I
_TFT_Set_Address:
;__Lib_TFT_Defs.c, 307 :: 		void TFT_Set_Address(unsigned int x, unsigned int y) {
0x0544	0xB083    SUB	SP, SP, #12
0x0546	0xF8CDE000  STR	LR, [SP, #0]
0x054A	0xF8AD0004  STRH	R0, [SP, #4]
0x054E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 308 :: 		TFT_Set_Index_Ptr(0x02);
0x0552	0x2002    MOVS	R0, #2
0x0554	0x4C17    LDR	R4, [PC, #92]
0x0556	0x6824    LDR	R4, [R4, #0]
0x0558	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 309 :: 		TFT_Write_Command_Ptr(x>>8);
0x055A	0xF8BD2004  LDRH	R2, [SP, #4]
0x055E	0x0A14    LSRS	R4, R2, #8
0x0560	0xB2E0    UXTB	R0, R4
0x0562	0x4C15    LDR	R4, [PC, #84]
0x0564	0x6824    LDR	R4, [R4, #0]
0x0566	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 310 :: 		TFT_Set_Index_Ptr(0x03);
0x0568	0x2003    MOVS	R0, #3
0x056A	0x4C12    LDR	R4, [PC, #72]
0x056C	0x6824    LDR	R4, [R4, #0]
0x056E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 311 :: 		TFT_Write_Command_Ptr(x);
0x0570	0xF8BD0004  LDRH	R0, [SP, #4]
0x0574	0x4C10    LDR	R4, [PC, #64]
0x0576	0x6824    LDR	R4, [R4, #0]
0x0578	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 312 :: 		TFT_Set_Index_Ptr(0x06);
0x057A	0x2006    MOVS	R0, #6
0x057C	0x4C0D    LDR	R4, [PC, #52]
0x057E	0x6824    LDR	R4, [R4, #0]
0x0580	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 313 :: 		TFT_Write_Command_Ptr(y>>8);
0x0582	0xF8BD2008  LDRH	R2, [SP, #8]
0x0586	0x0A14    LSRS	R4, R2, #8
0x0588	0xB2E0    UXTB	R0, R4
0x058A	0x4C0B    LDR	R4, [PC, #44]
0x058C	0x6824    LDR	R4, [R4, #0]
0x058E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 314 :: 		TFT_Set_Index_Ptr(0x07);
0x0590	0x2007    MOVS	R0, #7
0x0592	0x4C08    LDR	R4, [PC, #32]
0x0594	0x6824    LDR	R4, [R4, #0]
0x0596	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 315 :: 		TFT_Write_Command_Ptr(y);
0x0598	0xF8BD0008  LDRH	R0, [SP, #8]
0x059C	0x4C06    LDR	R4, [PC, #24]
0x059E	0x6824    LDR	R4, [R4, #0]
0x05A0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 316 :: 		TFT_Set_Index_Ptr(0x22);
0x05A2	0x2022    MOVS	R0, #34
0x05A4	0x4C03    LDR	R4, [PC, #12]
0x05A6	0x6824    LDR	R4, [R4, #0]
0x05A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 317 :: 		}
L_end_TFT_Set_Address:
0x05AA	0xF8DDE000  LDR	LR, [SP, #0]
0x05AE	0xB003    ADD	SP, SP, #12
0x05B0	0x4770    BX	LR
0x05B2	0xBF00    NOP
0x05B4	0x00C42000  	_TFT_Set_Index_Ptr+0
0x05B8	0x00C82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address
_TFT_Set_Address_SST7715R:
;__Lib_TFT_Defs.c, 416 :: 		void TFT_Set_Address_SST7715R(unsigned int x, unsigned int y) {
0x0904	0xB083    SUB	SP, SP, #12
0x0906	0xF8CDE000  STR	LR, [SP, #0]
0x090A	0xF8AD0004  STRH	R0, [SP, #4]
0x090E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 417 :: 		TFT_Set_Index_Ptr(0x2A);
0x0912	0x202A    MOVS	R0, #42
0x0914	0x4C13    LDR	R4, [PC, #76]
0x0916	0x6824    LDR	R4, [R4, #0]
0x0918	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 418 :: 		TFT_Write_Command_Ptr(x>>8);
0x091A	0xF8BD2004  LDRH	R2, [SP, #4]
0x091E	0x0A14    LSRS	R4, R2, #8
0x0920	0xB2E0    UXTB	R0, R4
0x0922	0x4C11    LDR	R4, [PC, #68]
0x0924	0x6824    LDR	R4, [R4, #0]
0x0926	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 419 :: 		TFT_Write_Command_Ptr(x);
0x0928	0xF8BD0004  LDRH	R0, [SP, #4]
0x092C	0x4C0E    LDR	R4, [PC, #56]
0x092E	0x6824    LDR	R4, [R4, #0]
0x0930	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 420 :: 		TFT_Set_Index_Ptr(0x2B);
0x0932	0x202B    MOVS	R0, #43
0x0934	0x4C0B    LDR	R4, [PC, #44]
0x0936	0x6824    LDR	R4, [R4, #0]
0x0938	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 421 :: 		TFT_Write_Command_Ptr(y>>8);
0x093A	0xF8BD2008  LDRH	R2, [SP, #8]
0x093E	0x0A14    LSRS	R4, R2, #8
0x0940	0xB2E0    UXTB	R0, R4
0x0942	0x4C09    LDR	R4, [PC, #36]
0x0944	0x6824    LDR	R4, [R4, #0]
0x0946	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 422 :: 		TFT_Write_Command_Ptr(y);
0x0948	0xF8BD0008  LDRH	R0, [SP, #8]
0x094C	0x4C06    LDR	R4, [PC, #24]
0x094E	0x6824    LDR	R4, [R4, #0]
0x0950	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 423 :: 		TFT_Set_Index_Ptr(0x2C);
0x0952	0x202C    MOVS	R0, #44
0x0954	0x4C03    LDR	R4, [PC, #12]
0x0956	0x6824    LDR	R4, [R4, #0]
0x0958	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 424 :: 		}
L_end_TFT_Set_Address_SST7715R:
0x095A	0xF8DDE000  LDR	LR, [SP, #0]
0x095E	0xB003    ADD	SP, SP, #12
0x0960	0x4770    BX	LR
0x0962	0xBF00    NOP
0x0964	0x00C42000  	_TFT_Set_Index_Ptr+0
0x0968	0x00C82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SST7715R
_TFT_Set_Address_HX8352A:
;__Lib_TFT_Defs.c, 641 :: 		void TFT_Set_Address_HX8352A(unsigned int x, unsigned int y) {
0x0830	0xB083    SUB	SP, SP, #12
0x0832	0xF8CDE000  STR	LR, [SP, #0]
0x0836	0xF8AD0004  STRH	R0, [SP, #4]
0x083A	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 642 :: 		if (TFT_Disp_Rotation == 90) {
0x083E	0x4A2E    LDR	R2, [PC, #184]
0x0840	0x7812    LDRB	R2, [R2, #0]
0x0842	0x2A5A    CMP	R2, #90
0x0844	0xD128    BNE	L_TFT_Set_Address_HX8352A26
;__Lib_TFT_Defs.c, 643 :: 		TFT_Set_Index_Ptr(0x02);
0x0846	0x2002    MOVS	R0, #2
0x0848	0x4C2C    LDR	R4, [PC, #176]
0x084A	0x6824    LDR	R4, [R4, #0]
0x084C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 644 :: 		TFT_Write_Command_Ptr(x>>8);
0x084E	0xF8BD2004  LDRH	R2, [SP, #4]
0x0852	0x0A14    LSRS	R4, R2, #8
0x0854	0xB2E0    UXTB	R0, R4
0x0856	0x4C2A    LDR	R4, [PC, #168]
0x0858	0x6824    LDR	R4, [R4, #0]
0x085A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 645 :: 		TFT_Set_Index_Ptr(0x03);
0x085C	0x2003    MOVS	R0, #3
0x085E	0x4C27    LDR	R4, [PC, #156]
0x0860	0x6824    LDR	R4, [R4, #0]
0x0862	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 646 :: 		TFT_Write_Command_Ptr(x);
0x0864	0xF8BD0004  LDRH	R0, [SP, #4]
0x0868	0x4C25    LDR	R4, [PC, #148]
0x086A	0x6824    LDR	R4, [R4, #0]
0x086C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 647 :: 		TFT_Set_Index_Ptr(0x06);
0x086E	0x2006    MOVS	R0, #6
0x0870	0x4C22    LDR	R4, [PC, #136]
0x0872	0x6824    LDR	R4, [R4, #0]
0x0874	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 648 :: 		TFT_Write_Command_Ptr(y>>8);
0x0876	0xF8BD2008  LDRH	R2, [SP, #8]
0x087A	0x0A14    LSRS	R4, R2, #8
0x087C	0xB2E0    UXTB	R0, R4
0x087E	0x4C20    LDR	R4, [PC, #128]
0x0880	0x6824    LDR	R4, [R4, #0]
0x0882	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 649 :: 		TFT_Set_Index_Ptr(0x07);
0x0884	0x2007    MOVS	R0, #7
0x0886	0x4C1D    LDR	R4, [PC, #116]
0x0888	0x6824    LDR	R4, [R4, #0]
0x088A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 650 :: 		TFT_Write_Command_Ptr(y);
0x088C	0xF8BD0008  LDRH	R0, [SP, #8]
0x0890	0x4C1B    LDR	R4, [PC, #108]
0x0892	0x6824    LDR	R4, [R4, #0]
0x0894	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 651 :: 		}
0x0896	0xE027    B	L_TFT_Set_Address_HX8352A27
L_TFT_Set_Address_HX8352A26:
;__Lib_TFT_Defs.c, 653 :: 		TFT_Set_Index_Ptr(0x02);
0x0898	0x2002    MOVS	R0, #2
0x089A	0x4C18    LDR	R4, [PC, #96]
0x089C	0x6824    LDR	R4, [R4, #0]
0x089E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 654 :: 		TFT_Write_Command_Ptr(y>>8);
0x08A0	0xF8BD2008  LDRH	R2, [SP, #8]
0x08A4	0x0A14    LSRS	R4, R2, #8
0x08A6	0xB2E0    UXTB	R0, R4
0x08A8	0x4C15    LDR	R4, [PC, #84]
0x08AA	0x6824    LDR	R4, [R4, #0]
0x08AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 655 :: 		TFT_Set_Index_Ptr(0x03);
0x08AE	0x2003    MOVS	R0, #3
0x08B0	0x4C12    LDR	R4, [PC, #72]
0x08B2	0x6824    LDR	R4, [R4, #0]
0x08B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 656 :: 		TFT_Write_Command_Ptr(y);
0x08B6	0xF8BD0008  LDRH	R0, [SP, #8]
0x08BA	0x4C11    LDR	R4, [PC, #68]
0x08BC	0x6824    LDR	R4, [R4, #0]
0x08BE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 657 :: 		TFT_Set_Index_Ptr(0x06);
0x08C0	0x2006    MOVS	R0, #6
0x08C2	0x4C0E    LDR	R4, [PC, #56]
0x08C4	0x6824    LDR	R4, [R4, #0]
0x08C6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 658 :: 		TFT_Write_Command_Ptr(x>>8);
0x08C8	0xF8BD2004  LDRH	R2, [SP, #4]
0x08CC	0x0A14    LSRS	R4, R2, #8
0x08CE	0xB2E0    UXTB	R0, R4
0x08D0	0x4C0B    LDR	R4, [PC, #44]
0x08D2	0x6824    LDR	R4, [R4, #0]
0x08D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 659 :: 		TFT_Set_Index_Ptr(0x07);
0x08D6	0x2007    MOVS	R0, #7
0x08D8	0x4C08    LDR	R4, [PC, #32]
0x08DA	0x6824    LDR	R4, [R4, #0]
0x08DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 660 :: 		TFT_Write_Command_Ptr(x);
0x08DE	0xF8BD0004  LDRH	R0, [SP, #4]
0x08E2	0x4C07    LDR	R4, [PC, #28]
0x08E4	0x6824    LDR	R4, [R4, #0]
0x08E6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 661 :: 		}
L_TFT_Set_Address_HX8352A27:
;__Lib_TFT_Defs.c, 662 :: 		TFT_Set_Index_Ptr(0x22);
0x08E8	0x2022    MOVS	R0, #34
0x08EA	0x4C04    LDR	R4, [PC, #16]
0x08EC	0x6824    LDR	R4, [R4, #0]
0x08EE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 663 :: 		}
L_end_TFT_Set_Address_HX8352A:
0x08F0	0xF8DDE000  LDR	LR, [SP, #0]
0x08F4	0xB003    ADD	SP, SP, #12
0x08F6	0x4770    BX	LR
0x08F8	0x003E2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x08FC	0x00C42000  	_TFT_Set_Index_Ptr+0
0x0900	0x00C82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_HX8352A
_TFT_Set_Address_R61526:
;__Lib_TFT_Defs.c, 907 :: 		void TFT_Set_Address_R61526(unsigned int x, unsigned int y) {
0x07C8	0xB083    SUB	SP, SP, #12
0x07CA	0xF8CDE000  STR	LR, [SP, #0]
0x07CE	0xF8AD0004  STRH	R0, [SP, #4]
0x07D2	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 908 :: 		TFT_Set_Index_Ptr(0x2A);
0x07D6	0x202A    MOVS	R0, #42
0x07D8	0x4C13    LDR	R4, [PC, #76]
0x07DA	0x6824    LDR	R4, [R4, #0]
0x07DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 909 :: 		TFT_Write_Command_Ptr(x>>8);
0x07DE	0xF8BD2004  LDRH	R2, [SP, #4]
0x07E2	0x0A14    LSRS	R4, R2, #8
0x07E4	0xB2E0    UXTB	R0, R4
0x07E6	0x4C11    LDR	R4, [PC, #68]
0x07E8	0x6824    LDR	R4, [R4, #0]
0x07EA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 910 :: 		TFT_Write_Command_Ptr(x);
0x07EC	0xF8BD0004  LDRH	R0, [SP, #4]
0x07F0	0x4C0E    LDR	R4, [PC, #56]
0x07F2	0x6824    LDR	R4, [R4, #0]
0x07F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 911 :: 		TFT_Set_Index_Ptr(0x2B);
0x07F6	0x202B    MOVS	R0, #43
0x07F8	0x4C0B    LDR	R4, [PC, #44]
0x07FA	0x6824    LDR	R4, [R4, #0]
0x07FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 912 :: 		TFT_Write_Command_Ptr(y>>8);
0x07FE	0xF8BD2008  LDRH	R2, [SP, #8]
0x0802	0x0A14    LSRS	R4, R2, #8
0x0804	0xB2E0    UXTB	R0, R4
0x0806	0x4C09    LDR	R4, [PC, #36]
0x0808	0x6824    LDR	R4, [R4, #0]
0x080A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 913 :: 		TFT_Write_Command_Ptr(y);
0x080C	0xF8BD0008  LDRH	R0, [SP, #8]
0x0810	0x4C06    LDR	R4, [PC, #24]
0x0812	0x6824    LDR	R4, [R4, #0]
0x0814	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 914 :: 		TFT_Set_Index_Ptr(0x2C);
0x0816	0x202C    MOVS	R0, #44
0x0818	0x4C03    LDR	R4, [PC, #12]
0x081A	0x6824    LDR	R4, [R4, #0]
0x081C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 915 :: 		}
L_end_TFT_Set_Address_R61526:
0x081E	0xF8DDE000  LDR	LR, [SP, #0]
0x0822	0xB003    ADD	SP, SP, #12
0x0824	0x4770    BX	LR
0x0826	0xBF00    NOP
0x0828	0x00C42000  	_TFT_Set_Index_Ptr+0
0x082C	0x00C82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_R61526
_TFT_Set_Address_ILI9481:
;__Lib_TFT_Defs.c, 1407 :: 		void TFT_Set_Address_ILI9481(unsigned int x, unsigned int y) {
0x0A3C	0xB083    SUB	SP, SP, #12
0x0A3E	0xF8CDE000  STR	LR, [SP, #0]
0x0A42	0xF8AD0004  STRH	R0, [SP, #4]
0x0A46	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1408 :: 		TFT_Set_Index_Ptr(0x2A);
0x0A4A	0x202A    MOVS	R0, #42
0x0A4C	0x4C13    LDR	R4, [PC, #76]
0x0A4E	0x6824    LDR	R4, [R4, #0]
0x0A50	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1409 :: 		TFT_Write_Command_Ptr(x>>8);
0x0A52	0xF8BD2004  LDRH	R2, [SP, #4]
0x0A56	0x0A14    LSRS	R4, R2, #8
0x0A58	0xB2E0    UXTB	R0, R4
0x0A5A	0x4C11    LDR	R4, [PC, #68]
0x0A5C	0x6824    LDR	R4, [R4, #0]
0x0A5E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1410 :: 		TFT_Write_Command_Ptr(x);
0x0A60	0xF8BD0004  LDRH	R0, [SP, #4]
0x0A64	0x4C0E    LDR	R4, [PC, #56]
0x0A66	0x6824    LDR	R4, [R4, #0]
0x0A68	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1411 :: 		TFT_Set_Index_Ptr(0x2B);
0x0A6A	0x202B    MOVS	R0, #43
0x0A6C	0x4C0B    LDR	R4, [PC, #44]
0x0A6E	0x6824    LDR	R4, [R4, #0]
0x0A70	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1412 :: 		TFT_Write_Command_Ptr(y>>8);
0x0A72	0xF8BD2008  LDRH	R2, [SP, #8]
0x0A76	0x0A14    LSRS	R4, R2, #8
0x0A78	0xB2E0    UXTB	R0, R4
0x0A7A	0x4C09    LDR	R4, [PC, #36]
0x0A7C	0x6824    LDR	R4, [R4, #0]
0x0A7E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1413 :: 		TFT_Write_Command_Ptr(y);
0x0A80	0xF8BD0008  LDRH	R0, [SP, #8]
0x0A84	0x4C06    LDR	R4, [PC, #24]
0x0A86	0x6824    LDR	R4, [R4, #0]
0x0A88	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1414 :: 		TFT_Set_Index_Ptr(0x2C);
0x0A8A	0x202C    MOVS	R0, #44
0x0A8C	0x4C03    LDR	R4, [PC, #12]
0x0A8E	0x6824    LDR	R4, [R4, #0]
0x0A90	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1415 :: 		}
L_end_TFT_Set_Address_ILI9481:
0x0A92	0xF8DDE000  LDR	LR, [SP, #0]
0x0A96	0xB003    ADD	SP, SP, #12
0x0A98	0x4770    BX	LR
0x0A9A	0xBF00    NOP
0x0A9C	0x00C42000  	_TFT_Set_Index_Ptr+0
0x0AA0	0x00C82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9481
_TFT_Set_Address_ILI9342:
;__Lib_TFT_Defs.c, 1664 :: 		void TFT_Set_Address_ILI9342(unsigned int x, unsigned int y) {
0x09D4	0xB083    SUB	SP, SP, #12
0x09D6	0xF8CDE000  STR	LR, [SP, #0]
0x09DA	0xF8AD0004  STRH	R0, [SP, #4]
0x09DE	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1665 :: 		TFT_Set_Index_Ptr(0x2A);
0x09E2	0x202A    MOVS	R0, #42
0x09E4	0x4C13    LDR	R4, [PC, #76]
0x09E6	0x6824    LDR	R4, [R4, #0]
0x09E8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1666 :: 		TFT_Write_Command_Ptr(x>>8);
0x09EA	0xF8BD2004  LDRH	R2, [SP, #4]
0x09EE	0x0A14    LSRS	R4, R2, #8
0x09F0	0xB2E0    UXTB	R0, R4
0x09F2	0x4C11    LDR	R4, [PC, #68]
0x09F4	0x6824    LDR	R4, [R4, #0]
0x09F6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1667 :: 		TFT_Write_Command_Ptr(x);
0x09F8	0xF8BD0004  LDRH	R0, [SP, #4]
0x09FC	0x4C0E    LDR	R4, [PC, #56]
0x09FE	0x6824    LDR	R4, [R4, #0]
0x0A00	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1668 :: 		TFT_Set_Index_Ptr(0x2B);
0x0A02	0x202B    MOVS	R0, #43
0x0A04	0x4C0B    LDR	R4, [PC, #44]
0x0A06	0x6824    LDR	R4, [R4, #0]
0x0A08	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1669 :: 		TFT_Write_Command_Ptr(y>>8);
0x0A0A	0xF8BD2008  LDRH	R2, [SP, #8]
0x0A0E	0x0A14    LSRS	R4, R2, #8
0x0A10	0xB2E0    UXTB	R0, R4
0x0A12	0x4C09    LDR	R4, [PC, #36]
0x0A14	0x6824    LDR	R4, [R4, #0]
0x0A16	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1670 :: 		TFT_Write_Command_Ptr(y);
0x0A18	0xF8BD0008  LDRH	R0, [SP, #8]
0x0A1C	0x4C06    LDR	R4, [PC, #24]
0x0A1E	0x6824    LDR	R4, [R4, #0]
0x0A20	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1671 :: 		TFT_Set_Index_Ptr(0x2C);
0x0A22	0x202C    MOVS	R0, #44
0x0A24	0x4C03    LDR	R4, [PC, #12]
0x0A26	0x6824    LDR	R4, [R4, #0]
0x0A28	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1672 :: 		}
L_end_TFT_Set_Address_ILI9342:
0x0A2A	0xF8DDE000  LDR	LR, [SP, #0]
0x0A2E	0xB003    ADD	SP, SP, #12
0x0A30	0x4770    BX	LR
0x0A32	0xBF00    NOP
0x0A34	0x00C42000  	_TFT_Set_Index_Ptr+0
0x0A38	0x00C82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9342
_TFT_Set_Address_ILI9340:
;__Lib_TFT_Defs.c, 2462 :: 		void TFT_Set_Address_ILI9340(unsigned int x, unsigned int y) {
0x096C	0xB083    SUB	SP, SP, #12
0x096E	0xF8CDE000  STR	LR, [SP, #0]
0x0972	0xF8AD0004  STRH	R0, [SP, #4]
0x0976	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 2463 :: 		TFT_Set_Index_Ptr(0x2A);
0x097A	0x202A    MOVS	R0, #42
0x097C	0x4C13    LDR	R4, [PC, #76]
0x097E	0x6824    LDR	R4, [R4, #0]
0x0980	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2464 :: 		TFT_Write_Command_Ptr(x>>8);
0x0982	0xF8BD2004  LDRH	R2, [SP, #4]
0x0986	0x0A14    LSRS	R4, R2, #8
0x0988	0xB2E0    UXTB	R0, R4
0x098A	0x4C11    LDR	R4, [PC, #68]
0x098C	0x6824    LDR	R4, [R4, #0]
0x098E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2465 :: 		TFT_Write_Command_Ptr(x);
0x0990	0xF8BD0004  LDRH	R0, [SP, #4]
0x0994	0x4C0E    LDR	R4, [PC, #56]
0x0996	0x6824    LDR	R4, [R4, #0]
0x0998	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2466 :: 		TFT_Set_Index_Ptr(0x2B);
0x099A	0x202B    MOVS	R0, #43
0x099C	0x4C0B    LDR	R4, [PC, #44]
0x099E	0x6824    LDR	R4, [R4, #0]
0x09A0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2467 :: 		TFT_Write_Command_Ptr(y>>8);
0x09A2	0xF8BD2008  LDRH	R2, [SP, #8]
0x09A6	0x0A14    LSRS	R4, R2, #8
0x09A8	0xB2E0    UXTB	R0, R4
0x09AA	0x4C09    LDR	R4, [PC, #36]
0x09AC	0x6824    LDR	R4, [R4, #0]
0x09AE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2468 :: 		TFT_Write_Command_Ptr(y);
0x09B0	0xF8BD0008  LDRH	R0, [SP, #8]
0x09B4	0x4C06    LDR	R4, [PC, #24]
0x09B6	0x6824    LDR	R4, [R4, #0]
0x09B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2469 :: 		TFT_Set_Index_Ptr(0x2C);
0x09BA	0x202C    MOVS	R0, #44
0x09BC	0x4C03    LDR	R4, [PC, #12]
0x09BE	0x6824    LDR	R4, [R4, #0]
0x09C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2470 :: 		}
L_end_TFT_Set_Address_ILI9340:
0x09C2	0xF8DDE000  LDR	LR, [SP, #0]
0x09C6	0xB003    ADD	SP, SP, #12
0x09C8	0x4770    BX	LR
0x09CA	0xBF00    NOP
0x09CC	0x00C42000  	_TFT_Set_Index_Ptr+0
0x09D0	0x00C82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9340
_TFT_Write_Data:
;__Lib_TFT_Defs.c, 325 :: 		void TFT_Write_Data(unsigned int _data) {
0x076C	0xB082    SUB	SP, SP, #8
0x076E	0xF8CDE000  STR	LR, [SP, #0]
0x0772	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_TFT_Defs.c, 326 :: 		TFT_RS = 1;
0x0776	0x2201    MOVS	R2, #1
0x0778	0xB252    SXTB	R2, R2
0x077A	0x4911    LDR	R1, [PC, #68]
0x077C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 327 :: 		Write_to_Port(Hi(_data));
0x077E	0xA901    ADD	R1, SP, #4
0x0780	0x1C49    ADDS	R1, R1, #1
0x0782	0x7809    LDRB	R1, [R1, #0]
0x0784	0xB2C8    UXTB	R0, R1
0x0786	0xF7FFFCE3  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 328 :: 		TFT_Write_Strobe();
0x078A	0x2200    MOVS	R2, #0
0x078C	0xB252    SXTB	R2, R2
0x078E	0x490D    LDR	R1, [PC, #52]
0x0790	0x600A    STR	R2, [R1, #0]
0x0792	0xBF00    NOP
0x0794	0x2201    MOVS	R2, #1
0x0796	0xB252    SXTB	R2, R2
0x0798	0x490A    LDR	R1, [PC, #40]
0x079A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 329 :: 		Write_to_Port(Lo(_data));
0x079C	0xA901    ADD	R1, SP, #4
0x079E	0x7809    LDRB	R1, [R1, #0]
0x07A0	0xB2C8    UXTB	R0, R1
0x07A2	0xF7FFFCD5  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 330 :: 		TFT_Write_Strobe();
0x07A6	0x2200    MOVS	R2, #0
0x07A8	0xB252    SXTB	R2, R2
0x07AA	0x4906    LDR	R1, [PC, #24]
0x07AC	0x600A    STR	R2, [R1, #0]
0x07AE	0xBF00    NOP
0x07B0	0x2201    MOVS	R2, #1
0x07B2	0xB252    SXTB	R2, R2
0x07B4	0x4903    LDR	R1, [PC, #12]
0x07B6	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 331 :: 		}
L_end_TFT_Write_Data:
0x07B8	0xF8DDE000  LDR	LR, [SP, #0]
0x07BC	0xB002    ADD	SP, SP, #8
0x07BE	0x4770    BX	LR
0x07C0	0x01B04223  	TFT_RS+0
0x07C4	0x01AC4223  	TFT_WR+0
; end of _TFT_Write_Data
_TFT_16bit_Write_Data:
;__Lib_TFT_Defs.c, 339 :: 		void TFT_16bit_Write_Data(unsigned int _data) {
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_TFT_Defs.c, 340 :: 		TFT_RS = 1;
0x0678	0x2201    MOVS	R2, #1
0x067A	0xB252    SXTB	R2, R2
0x067C	0x4906    LDR	R1, [PC, #24]
0x067E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 341 :: 		TFT_DataPort = _data;
0x0680	0x4906    LDR	R1, [PC, #24]
0x0682	0x8008    STRH	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_TFT_Defs.c, 342 :: 		TFT_Write_Strobe();
0x0684	0x2200    MOVS	R2, #0
0x0686	0xB252    SXTB	R2, R2
0x0688	0x4905    LDR	R1, [PC, #20]
0x068A	0x600A    STR	R2, [R1, #0]
0x068C	0xBF00    NOP
0x068E	0x2201    MOVS	R2, #1
0x0690	0xB252    SXTB	R2, R2
0x0692	0x4903    LDR	R1, [PC, #12]
0x0694	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 343 :: 		}
L_end_TFT_16bit_Write_Data:
0x0696	0x4770    BX	LR
0x0698	0x01B04223  	TFT_RS+0
0x069C	0x180C4001  	TFT_DataPort+0
0x06A0	0x01AC4223  	TFT_WR+0
; end of _TFT_16bit_Write_Data
_TFT_SSD1963_8bit_Write_Data:
;__Lib_TFT_Defs.c, 3789 :: 		void TFT_SSD1963_8bit_Write_Data(unsigned int color) {
; color start address is: 0 (R0)
0x0618	0xB081    SUB	SP, SP, #4
0x061A	0xF8CDE000  STR	LR, [SP, #0]
0x061E	0xB283    UXTH	R3, R0
; color end address is: 0 (R0)
; color start address is: 12 (R3)
;__Lib_TFT_Defs.c, 3791 :: 		temp = (color>>11);
0x0620	0x0AD9    LSRS	R1, R3, #11
; temp start address is: 0 (R0)
0x0622	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3792 :: 		temp = (temp<<3);
0x0624	0x00C1    LSLS	R1, R0, #3
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x0626	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3793 :: 		if ((temp>>7) == 1) {
0x0628	0x09E1    LSRS	R1, R4, #7
0x062A	0xB2C9    UXTB	R1, R1
0x062C	0x2901    CMP	R1, #1
0x062E	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data285
;__Lib_TFT_Defs.c, 3794 :: 		temp += 7;
0x0630	0x1DE1    ADDS	R1, R4, #7
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x0632	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3795 :: 		}
0x0634	0xE000    B	L_TFT_SSD1963_8bit_Write_Data255
L__TFT_SSD1963_8bit_Write_Data285:
;__Lib_TFT_Defs.c, 3793 :: 		if ((temp>>7) == 1) {
0x0636	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3795 :: 		}
L_TFT_SSD1963_8bit_Write_Data255:
;__Lib_TFT_Defs.c, 3796 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x0638	0xF7FFFE04  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3797 :: 		temp = (color>>5);
0x063C	0x0959    LSRS	R1, R3, #5
; temp start address is: 0 (R0)
0x063E	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3798 :: 		temp = (temp<<2);
0x0640	0x0081    LSLS	R1, R0, #2
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x0642	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3799 :: 		if ((temp>>7) == 1) {
0x0644	0x09E1    LSRS	R1, R4, #7
0x0646	0xB2C9    UXTB	R1, R1
0x0648	0x2901    CMP	R1, #1
0x064A	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data286
;__Lib_TFT_Defs.c, 3800 :: 		temp += 3;
0x064C	0x1CE1    ADDS	R1, R4, #3
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x064E	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3801 :: 		}
0x0650	0xE000    B	L_TFT_SSD1963_8bit_Write_Data256
L__TFT_SSD1963_8bit_Write_Data286:
;__Lib_TFT_Defs.c, 3799 :: 		if ((temp>>7) == 1) {
0x0652	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3801 :: 		}
L_TFT_SSD1963_8bit_Write_Data256:
;__Lib_TFT_Defs.c, 3802 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x0654	0xF7FFFDF6  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3803 :: 		temp = (color<<3);
0x0658	0x00D9    LSLS	R1, R3, #3
; color end address is: 12 (R3)
; temp start address is: 12 (R3)
0x065A	0xB2CB    UXTB	R3, R1
;__Lib_TFT_Defs.c, 3804 :: 		if ((temp>>7) == 1) {
0x065C	0x09D9    LSRS	R1, R3, #7
0x065E	0xB2C9    UXTB	R1, R1
0x0660	0x2901    CMP	R1, #1
0x0662	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data287
;__Lib_TFT_Defs.c, 3805 :: 		temp += 7;
0x0664	0x1DD9    ADDS	R1, R3, #7
; temp end address is: 12 (R3)
; temp start address is: 0 (R0)
0x0666	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3806 :: 		}
0x0668	0xE000    B	L_TFT_SSD1963_8bit_Write_Data257
L__TFT_SSD1963_8bit_Write_Data287:
;__Lib_TFT_Defs.c, 3804 :: 		if ((temp>>7) == 1) {
0x066A	0xB2D8    UXTB	R0, R3
;__Lib_TFT_Defs.c, 3806 :: 		}
L_TFT_SSD1963_8bit_Write_Data257:
;__Lib_TFT_Defs.c, 3807 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x066C	0xF7FFFDEA  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3808 :: 		}
L_end_TFT_SSD1963_8bit_Write_Data:
0x0670	0xF8DDE000  LDR	LR, [SP, #0]
0x0674	0xB001    ADD	SP, SP, #4
0x0676	0x4770    BX	LR
; end of _TFT_SSD1963_8bit_Write_Data
__Lib_TFT_Is_SSD1963_Set:
;__Lib_TFT.c, 140 :: 		
0x0608	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 141 :: 		
0x060A	0x4802    LDR	R0, [PC, #8]
0x060C	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT.c, 142 :: 		
L_end_Is_SSD1963_Set:
0x060E	0xB001    ADD	SP, SP, #4
0x0610	0x4770    BX	LR
0x0612	0xBF00    NOP
0x0614	0x00372000  	__Lib_TFT___SSD1963_controller+0
; end of __Lib_TFT_Is_SSD1963_Set
_joystick_configuration:
;Configurations.c, 3 :: 		void joystick_configuration()
;Configurations.c, 5 :: 		RCC_APB2ENR |= 1 << 2;  // Enabling GPIOA clock
0x3C20	0x4820    LDR	R0, [PC, #128]
0x3C22	0x6800    LDR	R0, [R0, #0]
0x3C24	0xF0400104  ORR	R1, R0, #4
0x3C28	0x481E    LDR	R0, [PC, #120]
0x3C2A	0x6001    STR	R1, [R0, #0]
;Configurations.c, 6 :: 		GPIOA_CRL |= 0X04000000; // Configure PA6 (Right) as an input
0x3C2C	0x481E    LDR	R0, [PC, #120]
0x3C2E	0x6800    LDR	R0, [R0, #0]
0x3C30	0xF0406180  ORR	R1, R0, #67108864
0x3C34	0x481C    LDR	R0, [PC, #112]
0x3C36	0x6001    STR	R1, [R0, #0]
;Configurations.c, 8 :: 		RCC_APB2ENR |= 1 << 3;  // Enabling GPIOB clock
0x3C38	0x481A    LDR	R0, [PC, #104]
0x3C3A	0x6800    LDR	R0, [R0, #0]
0x3C3C	0xF0400108  ORR	R1, R0, #8
0x3C40	0x4818    LDR	R0, [PC, #96]
0x3C42	0x6001    STR	R1, [R0, #0]
;Configurations.c, 9 :: 		GPIOB_CRL |= 0X00400000; // Configure PB5(Down) as an input
0x3C44	0x4819    LDR	R0, [PC, #100]
0x3C46	0x6800    LDR	R0, [R0, #0]
0x3C48	0xF4400180  ORR	R1, R0, #4194304
0x3C4C	0x4817    LDR	R0, [PC, #92]
0x3C4E	0x6001    STR	R1, [R0, #0]
;Configurations.c, 11 :: 		RCC_APB2ENR |= 1 << 4;  // Enabling GPIOC clock
0x3C50	0x4814    LDR	R0, [PC, #80]
0x3C52	0x6800    LDR	R0, [R0, #0]
0x3C54	0xF0400110  ORR	R1, R0, #16
0x3C58	0x4812    LDR	R0, [PC, #72]
0x3C5A	0x6001    STR	R1, [R0, #0]
;Configurations.c, 12 :: 		GPIOC_CRL |= 0X00000004; // Configure PC0 (Potentiometer) as an input
0x3C5C	0x4814    LDR	R0, [PC, #80]
0x3C5E	0x6800    LDR	R0, [R0, #0]
0x3C60	0xF0400104  ORR	R1, R0, #4
0x3C64	0x4812    LDR	R0, [PC, #72]
0x3C66	0x6001    STR	R1, [R0, #0]
;Configurations.c, 13 :: 		GPIOC_CRH |= 0X00400000; // Configure PC13 (Click) as an input
0x3C68	0x4812    LDR	R0, [PC, #72]
0x3C6A	0x6800    LDR	R0, [R0, #0]
0x3C6C	0xF4400180  ORR	R1, R0, #4194304
0x3C70	0x4810    LDR	R0, [PC, #64]
0x3C72	0x6001    STR	R1, [R0, #0]
;Configurations.c, 15 :: 		RCC_APB2ENR |= 1 << 5;  // Enabling GPIOD clock
0x3C74	0x480B    LDR	R0, [PC, #44]
0x3C76	0x6800    LDR	R0, [R0, #0]
0x3C78	0xF0400120  ORR	R1, R0, #32
0x3C7C	0x4809    LDR	R0, [PC, #36]
0x3C7E	0x6001    STR	R1, [R0, #0]
;Configurations.c, 16 :: 		GPIOD_CRL |= 0x00040400;  // Configure PD2 & PD4 (Left & up) as an input
0x3C80	0x480D    LDR	R0, [PC, #52]
0x3C82	0x6801    LDR	R1, [R0, #0]
0x3C84	0x480D    LDR	R0, [PC, #52]
0x3C86	0x4301    ORRS	R1, R0
0x3C88	0x480B    LDR	R0, [PC, #44]
0x3C8A	0x6001    STR	R1, [R0, #0]
;Configurations.c, 18 :: 		RCC_APB2ENR |= 1 << 6;  // Enabling GPIOE clock
0x3C8C	0x4805    LDR	R0, [PC, #20]
0x3C8E	0x6800    LDR	R0, [R0, #0]
0x3C90	0xF0400140  ORR	R1, R0, #64
0x3C94	0x4803    LDR	R0, [PC, #12]
0x3C96	0x6001    STR	R1, [R0, #0]
;Configurations.c, 19 :: 		GPIOE_CRH = 0x33333333; // Configure Port E as an output
0x3C98	0xF04F3133  MOV	R1, #858993459
0x3C9C	0x4808    LDR	R0, [PC, #32]
0x3C9E	0x6001    STR	R1, [R0, #0]
;Configurations.c, 20 :: 		}
L_end_joystick_configuration:
0x3CA0	0x4770    BX	LR
0x3CA2	0xBF00    NOP
0x3CA4	0x10184002  	RCC_APB2ENR+0
0x3CA8	0x08004001  	GPIOA_CRL+0
0x3CAC	0x0C004001  	GPIOB_CRL+0
0x3CB0	0x10004001  	GPIOC_CRL+0
0x3CB4	0x10044001  	GPIOC_CRH+0
0x3CB8	0x14004001  	GPIOD_CRL+0
0x3CBC	0x04000004  	#263168
0x3CC0	0x18044001  	GPIOE_CRH+0
; end of _joystick_configuration
_External_Int_Configuration:
;Configurations.c, 23 :: 		void External_Int_Configuration()
0x3B74	0xB081    SUB	SP, SP, #4
0x3B76	0xF8CDE000  STR	LR, [SP, #0]
;Configurations.c, 25 :: 		RCC_APB2ENR.AFIOEN = 1;     // Enable clock for alternate pin function
0x3B7A	0x2201    MOVS	R2, #1
0x3B7C	0xB252    SXTB	R2, R2
0x3B7E	0x4820    LDR	R0, [PC, #128]
0x3B80	0x6002    STR	R2, [R0, #0]
;Configurations.c, 27 :: 		AFIO_EXTICR1 |= 0x00000300;       // PD2 as External interrupt
0x3B82	0x4820    LDR	R0, [PC, #128]
0x3B84	0x6800    LDR	R0, [R0, #0]
0x3B86	0xF4407140  ORR	R1, R0, #768
0x3B8A	0x481E    LDR	R0, [PC, #120]
0x3B8C	0x6001    STR	R1, [R0, #0]
;Configurations.c, 28 :: 		AFIO_EXTICR2 |= 0x00000013;       // PD4,PB5,PA6 as External interrupt
0x3B8E	0x481E    LDR	R0, [PC, #120]
0x3B90	0x6800    LDR	R0, [R0, #0]
0x3B92	0xF0400113  ORR	R1, R0, #19
0x3B96	0x481C    LDR	R0, [PC, #112]
0x3B98	0x6001    STR	R1, [R0, #0]
;Configurations.c, 29 :: 		AFIO_EXTICR4 |= 0x00000020;       // PC13 as External interrupt
0x3B9A	0x481C    LDR	R0, [PC, #112]
0x3B9C	0x6800    LDR	R0, [R0, #0]
0x3B9E	0xF0400120  ORR	R1, R0, #32
0x3BA2	0x481A    LDR	R0, [PC, #104]
0x3BA4	0x6001    STR	R1, [R0, #0]
;Configurations.c, 31 :: 		EXTI_IMR |= 0x00002074;           // Interrupt on PD4,PD2,PB5, are non-maskable
0x3BA6	0x481A    LDR	R0, [PC, #104]
0x3BA8	0x6801    LDR	R1, [R0, #0]
0x3BAA	0xF2420074  MOVW	R0, #8308
0x3BAE	0x4301    ORRS	R1, R0
0x3BB0	0x4817    LDR	R0, [PC, #92]
0x3BB2	0x6001    STR	R1, [R0, #0]
;Configurations.c, 33 :: 		EXTI_RTSR |= 0x00002074;          // Set interrupt on rising edge for PD4,PB5
0x3BB4	0x4817    LDR	R0, [PC, #92]
0x3BB6	0x6801    LDR	R1, [R0, #0]
0x3BB8	0xF2420074  MOVW	R0, #8308
0x3BBC	0x4301    ORRS	R1, R0
0x3BBE	0x4815    LDR	R0, [PC, #84]
0x3BC0	0x6001    STR	R1, [R0, #0]
;Configurations.c, 34 :: 		EXTI_FTSR |= 0x00002074;          // Set interrupt on falling edge for PD4,PB5
0x3BC2	0x4815    LDR	R0, [PC, #84]
0x3BC4	0x6801    LDR	R1, [R0, #0]
0x3BC6	0xF2420074  MOVW	R0, #8308
0x3BCA	0x4301    ORRS	R1, R0
0x3BCC	0x4812    LDR	R0, [PC, #72]
0x3BCE	0x6001    STR	R1, [R0, #0]
;Configurations.c, 36 :: 		NVIC_ISER0.B10 = 1;               // Enable NVIC interrupt for EXTI line four (PD4)
0x3BD0	0x4912    LDR	R1, [PC, #72]
0x3BD2	0x6808    LDR	R0, [R1, #0]
0x3BD4	0xF362208A  BFI	R0, R2, #10, #1
0x3BD8	0x6008    STR	R0, [R1, #0]
;Configurations.c, 37 :: 		NVIC_ISER0.B8 = 1;                // Enable NVIC interrupt for EXTI line two (PD2)
0x3BDA	0x4910    LDR	R1, [PC, #64]
0x3BDC	0x6808    LDR	R0, [R1, #0]
0x3BDE	0xF3622008  BFI	R0, R2, #8, #1
0x3BE2	0x6008    STR	R0, [R1, #0]
;Configurations.c, 38 :: 		NVIC_ISER0.B23 = 1;
0x3BE4	0x490D    LDR	R1, [PC, #52]
0x3BE6	0x6808    LDR	R0, [R1, #0]
0x3BE8	0xF36250D7  BFI	R0, R2, #23, #1
0x3BEC	0x6008    STR	R0, [R1, #0]
;Configurations.c, 40 :: 		NVIC_IntEnable(IVT_INT_EXTI15_10);   // Enable NVIC interrupt for EXTI line [15:10] (PC13)
0x3BEE	0xF2400038  MOVW	R0, #56
0x3BF2	0xF7FFFAD7  BL	_NVIC_IntEnable+0
;Configurations.c, 41 :: 		}
L_end_External_Int_Configuration:
0x3BF6	0xF8DDE000  LDR	LR, [SP, #0]
0x3BFA	0xB001    ADD	SP, SP, #4
0x3BFC	0x4770    BX	LR
0x3BFE	0xBF00    NOP
0x3C00	0x03004242  	RCC_APB2ENR+0
0x3C04	0x00084001  	AFIO_EXTICR1+0
0x3C08	0x000C4001  	AFIO_EXTICR2+0
0x3C0C	0x00144001  	AFIO_EXTICR4+0
0x3C10	0x04004001  	EXTI_IMR+0
0x3C14	0x04084001  	EXTI_RTSR+0
0x3C18	0x040C4001  	EXTI_FTSR+0
0x3C1C	0xE100E000  	NVIC_ISER0+0
; end of _External_Int_Configuration
_NVIC_IntEnable:
;__Lib_System_105_107.c, 156 :: 		
; ivt start address is: 0 (R0)
0x31A4	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_105_107.c, 168 :: 		
0x31A6	0x2804    CMP	R0, #4
0x31A8	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 173 :: 		
0x31AA	0x4919    LDR	R1, [PC, #100]
0x31AC	0x6809    LDR	R1, [R1, #0]
0x31AE	0xF4413280  ORR	R2, R1, #65536
0x31B2	0x4917    LDR	R1, [PC, #92]
0x31B4	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 174 :: 		
0x31B6	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_105_107.c, 175 :: 		
; ivt start address is: 0 (R0)
0x31B8	0x2805    CMP	R0, #5
0x31BA	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 180 :: 		
0x31BC	0x4914    LDR	R1, [PC, #80]
0x31BE	0x6809    LDR	R1, [R1, #0]
0x31C0	0xF4413200  ORR	R2, R1, #131072
0x31C4	0x4912    LDR	R1, [PC, #72]
0x31C6	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 181 :: 		
0x31C8	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_105_107.c, 182 :: 		
; ivt start address is: 0 (R0)
0x31CA	0x2806    CMP	R0, #6
0x31CC	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 187 :: 		
0x31CE	0x4910    LDR	R1, [PC, #64]
0x31D0	0x6809    LDR	R1, [R1, #0]
0x31D2	0xF4412280  ORR	R2, R1, #262144
0x31D6	0x490E    LDR	R1, [PC, #56]
0x31D8	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 188 :: 		
0x31DA	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_105_107.c, 189 :: 		
; ivt start address is: 0 (R0)
0x31DC	0x280F    CMP	R0, #15
0x31DE	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 194 :: 		
0x31E0	0x490C    LDR	R1, [PC, #48]
0x31E2	0x6809    LDR	R1, [R1, #0]
0x31E4	0xF0410202  ORR	R2, R1, #2
0x31E8	0x490A    LDR	R1, [PC, #40]
0x31EA	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 195 :: 		
0x31EC	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_105_107.c, 196 :: 		
; ivt start address is: 0 (R0)
0x31EE	0x2810    CMP	R0, #16
0x31F0	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_105_107.c, 201 :: 		
0x31F2	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x31F6	0x0961    LSRS	R1, R4, #5
0x31F8	0x008A    LSLS	R2, R1, #2
0x31FA	0x4907    LDR	R1, [PC, #28]
0x31FC	0x188B    ADDS	R3, R1, R2
;__Lib_System_105_107.c, 202 :: 		
0x31FE	0xF004021F  AND	R2, R4, #31
0x3202	0xF04F0101  MOV	R1, #1
0x3206	0x4091    LSLS	R1, R2
0x3208	0x6019    STR	R1, [R3, #0]
;__Lib_System_105_107.c, 203 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_105_107.c, 204 :: 		
L_end_NVIC_IntEnable:
0x320A	0xB001    ADD	SP, SP, #4
0x320C	0x4770    BX	LR
0x320E	0xBF00    NOP
0x3210	0xED24E000  	SCB_SHCRS+0
0x3214	0xE010E000  	STK_CTRL+0
0x3218	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_AdcConfiguration:
;Configurations.c, 64 :: 		void AdcConfiguration()
;Configurations.c, 66 :: 		RCC_APB2ENR |= 1 << 4;      // Enable PORTC clock
0x38E0	0x4818    LDR	R0, [PC, #96]
0x38E2	0x6800    LDR	R0, [R0, #0]
0x38E4	0xF0400110  ORR	R1, R0, #16
0x38E8	0x4816    LDR	R0, [PC, #88]
0x38EA	0x6001    STR	R1, [R0, #0]
;Configurations.c, 67 :: 		RCC_APB2ENR |= 1 << 9 ;     // Enable ADC1 Clock
0x38EC	0x4815    LDR	R0, [PC, #84]
0x38EE	0x6800    LDR	R0, [R0, #0]
0x38F0	0xF4407100  ORR	R1, R0, #512
0x38F4	0x4813    LDR	R0, [PC, #76]
0x38F6	0x6001    STR	R1, [R0, #0]
;Configurations.c, 68 :: 		GPIOC_CRL &= ~(0xF << 0);   // Configure PC0 as an Analog Input
0x38F8	0x4813    LDR	R0, [PC, #76]
0x38FA	0x6801    LDR	R1, [R0, #0]
0x38FC	0xF06F000F  MVN	R0, #15
0x3900	0x4001    ANDS	R1, R0
0x3902	0x4811    LDR	R0, [PC, #68]
0x3904	0x6001    STR	R1, [R0, #0]
;Configurations.c, 69 :: 		ADC1_SQR1 = (0b0000 << 20); // 1 conversion
0x3906	0xF2400100  MOVW	R1, #0
0x390A	0x4810    LDR	R0, [PC, #64]
0x390C	0x6001    STR	R1, [R0, #0]
;Configurations.c, 70 :: 		ADC1_SQR3 = 10;             // Select Channel 10 as only one in conversion sequence
0x390E	0x210A    MOVS	R1, #10
0x3910	0x480F    LDR	R0, [PC, #60]
0x3912	0x6001    STR	R1, [R0, #0]
;Configurations.c, 71 :: 		ADC1_SMPR1 = 0b100;         // Set sample time on channel 10
0x3914	0x2104    MOVS	R1, #4
0x3916	0x480F    LDR	R0, [PC, #60]
0x3918	0x6001    STR	R1, [R0, #0]
;Configurations.c, 72 :: 		ADC1_CR2 |= (0b111 << 17);  // Set software start as external event for regular group conversion
0x391A	0x480F    LDR	R0, [PC, #60]
0x391C	0x6801    LDR	R1, [R0, #0]
0x391E	0x480E    LDR	R0, [PC, #56]
0x3920	0x6001    STR	R1, [R0, #0]
;Configurations.c, 73 :: 		ADC1_CR2.ADON = 1;          // Enable ADC1
0x3922	0x2101    MOVS	R1, #1
0x3924	0xB249    SXTB	R1, R1
0x3926	0x480D    LDR	R0, [PC, #52]
0x3928	0x6001    STR	R1, [R0, #0]
;Configurations.c, 74 :: 		delay_ms(10);
0x392A	0xF24D47BF  MOVW	R7, #54463
0x392E	0xF2C00701  MOVT	R7, #1
L_AdcConfiguration0:
0x3932	0x1E7F    SUBS	R7, R7, #1
0x3934	0xD1FD    BNE	L_AdcConfiguration0
0x3936	0xBF00    NOP
0x3938	0xBF00    NOP
0x393A	0xBF00    NOP
0x393C	0xBF00    NOP
0x393E	0xBF00    NOP
;Configurations.c, 75 :: 		}
L_end_AdcConfiguration:
0x3940	0x4770    BX	LR
0x3942	0xBF00    NOP
0x3944	0x10184002  	RCC_APB2ENR+0
0x3948	0x10004001  	GPIOC_CRL+0
0x394C	0x242C4001  	ADC1_SQR1+0
0x3950	0x24344001  	ADC1_SQR3+0
0x3954	0x240C4001  	ADC1_SMPR1+0
0x3958	0x24084001  	ADC1_CR2+0
0x395C	0x81004224  	ADC1_CR2+0
; end of _AdcConfiguration
_Timer3IntConfiguration:
;Configurations.c, 43 :: 		void Timer3IntConfiguration()
;Configurations.c, 45 :: 		RCC_APB1ENR |= (1 << 1);   // Enable TIMER3 clock. RCC: Clock Configuration Register
0x388C	0x480E    LDR	R0, [PC, #56]
0x388E	0x6800    LDR	R0, [R0, #0]
0x3890	0xF0400102  ORR	R1, R0, #2
0x3894	0x480C    LDR	R0, [PC, #48]
0x3896	0x6001    STR	R1, [R0, #0]
;Configurations.c, 47 :: 		TIM3_CR1 = 0x0000;        // Disable timer until configuration is complete
0x3898	0x2100    MOVS	R1, #0
0x389A	0x480C    LDR	R0, [PC, #48]
0x389C	0x6001    STR	R1, [R0, #0]
;Configurations.c, 50 :: 		TIM3_PSC = 999;           // Clock to TIMx_CNT = 72000000 (clock applied to prescaler register)
0x389E	0xF24031E7  MOVW	R1, #999
0x38A2	0x480B    LDR	R0, [PC, #44]
0x38A4	0x6001    STR	R1, [R0, #0]
;Configurations.c, 52 :: 		TIM3_ARR = 9;             // Reload timer count register with this value when count register resets
0x38A6	0x2109    MOVS	R1, #9
0x38A8	0x480A    LDR	R0, [PC, #40]
0x38AA	0x6001    STR	R1, [R0, #0]
;Configurations.c, 54 :: 		NVIC_ISER0.B29 =1;        // Enable global interrupt for TIMER3 in NVIC
0x38AC	0x2201    MOVS	R2, #1
0x38AE	0xB252    SXTB	R2, R2
0x38B0	0x4909    LDR	R1, [PC, #36]
0x38B2	0x6808    LDR	R0, [R1, #0]
0x38B4	0xF362705D  BFI	R0, R2, #29, #1
0x38B8	0x6008    STR	R0, [R1, #0]
;Configurations.c, 59 :: 		TIM3_DIER.UIE = 1;        // Update interrupt enable
0x38BA	0x4808    LDR	R0, [PC, #32]
0x38BC	0x6002    STR	R2, [R0, #0]
;Configurations.c, 60 :: 		TIM3_CR1 = 0x0001;        // Enable TIMER3
0x38BE	0x2101    MOVS	R1, #1
0x38C0	0x4802    LDR	R0, [PC, #8]
0x38C2	0x6001    STR	R1, [R0, #0]
;Configurations.c, 61 :: 		}
L_end_Timer3IntConfiguration:
0x38C4	0x4770    BX	LR
0x38C6	0xBF00    NOP
0x38C8	0x101C4002  	RCC_APB1ENR+0
0x38CC	0x04004000  	TIM3_CR1+0
0x38D0	0x04284000  	TIM3_PSC+0
0x38D4	0x042C4000  	TIM3_ARR+0
0x38D8	0xE100E000  	NVIC_ISER0+0
0x38DC	0x81804200  	TIM3_DIER+0
; end of _Timer3IntConfiguration
_Random:
;tetris_movements.c, 100 :: 		void Random()
0x3B14	0xB081    SUB	SP, SP, #4
0x3B16	0xF8CDE000  STR	LR, [SP, #0]
;tetris_movements.c, 102 :: 		rand_pos = rand();
0x3B1A	0xF7FFFB21  BL	_rand+0
0x3B1E	0x4A05    LDR	R2, [PC, #20]
0x3B20	0x8010    STRH	R0, [R2, #0]
;tetris_movements.c, 103 :: 		rand_pos = rand_pos / 180; //Set it with in 210 pixel width
0x3B22	0xB281    UXTH	R1, R0
0x3B24	0x20B4    MOVS	R0, #180
0x3B26	0xFBB1F0F0  UDIV	R0, R1, R0
0x3B2A	0x8010    STRH	R0, [R2, #0]
;tetris_movements.c, 104 :: 		}
L_end_Random:
0x3B2C	0xF8DDE000  LDR	LR, [SP, #0]
0x3B30	0xB001    ADD	SP, SP, #4
0x3B32	0x4770    BX	LR
0x3B34	0x00282000  	_rand_pos+0
; end of _Random
_rand:
;__Lib_CStdlib.c, 307 :: 		
0x3160	0xB081    SUB	SP, SP, #4
0x3162	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_CStdlib.c, 308 :: 		
0x3166	0x480C    LDR	R0, [PC, #48]
0x3168	0xF9B00000  LDRSH	R0, [R0, #0]
0x316C	0xB910    CBNZ	R0, L_rand75
;__Lib_CStdlib.c, 309 :: 		
0x316E	0x2001    MOVS	R0, #1
0x3170	0xF7FFF9B8  BL	_srand+0
L_rand75:
;__Lib_CStdlib.c, 310 :: 		
0x3174	0x4A09    LDR	R2, [PC, #36]
0x3176	0x6811    LDR	R1, [R2, #0]
0x3178	0x4809    LDR	R0, [PC, #36]
0x317A	0x4341    MULS	R1, R0, R1
0x317C	0xF2430039  MOVW	R0, #12345
0x3180	0x1808    ADDS	R0, R1, R0
0x3182	0x1401    ASRS	R1, R0, #16
0x3184	0xF64770FF  MOVW	R0, #32767
0x3188	0xEA010000  AND	R0, R1, R0, LSL #0
0x318C	0x6010    STR	R0, [R2, #0]
;__Lib_CStdlib.c, 311 :: 		
0x318E	0xB200    SXTH	R0, R0
;__Lib_CStdlib.c, 312 :: 		
L_end_rand:
0x3190	0xF8DDE000  LDR	LR, [SP, #0]
0x3194	0xB001    ADD	SP, SP, #4
0x3196	0x4770    BX	LR
0x3198	0x00782000  	__Lib_CStdlib_randf+0
0x319C	0x007C2000  	__Lib_CStdlib_randx+0
0x31A0	0x4E6D41C6  	#1103515245
; end of _rand
_srand:
;__Lib_CStdlib.c, 301 :: 		
; x start address is: 0 (R0)
0x24E4	0xB081    SUB	SP, SP, #4
; x end address is: 0 (R0)
; x start address is: 0 (R0)
;__Lib_CStdlib.c, 302 :: 		
0x24E6	0x4904    LDR	R1, [PC, #16]
0x24E8	0x6008    STR	R0, [R1, #0]
; x end address is: 0 (R0)
;__Lib_CStdlib.c, 303 :: 		
0x24EA	0x2201    MOVS	R2, #1
0x24EC	0xB212    SXTH	R2, R2
0x24EE	0x4903    LDR	R1, [PC, #12]
0x24F0	0x800A    STRH	R2, [R1, #0]
;__Lib_CStdlib.c, 304 :: 		
L_end_srand:
0x24F2	0xB001    ADD	SP, SP, #4
0x24F4	0x4770    BX	LR
0x24F6	0xBF00    NOP
0x24F8	0x007C2000  	__Lib_CStdlib_randx+0
0x24FC	0x00782000  	__Lib_CStdlib_randf+0
; end of _srand
_Home_Screen:
;tetris_events_code.c, 6 :: 		void Home_Screen()
0x39C8	0xB081    SUB	SP, SP, #4
0x39CA	0xF8CDE000  STR	LR, [SP, #0]
;tetris_events_code.c, 9 :: 		TFT_Fill_Screen(CL_WHITE);
0x39CE	0xF64F70FF  MOVW	R0, #65535
0x39D2	0xF7FFF983  BL	_TFT_Fill_Screen+0
;tetris_events_code.c, 10 :: 		TFT_Write_Text("WELCOME!", 132, 107);
0x39D6	0x4838    LDR	R0, [PC, #224]
0x39D8	0x226B    MOVS	R2, #107
0x39DA	0x2184    MOVS	R1, #132
0x39DC	0xF7FFFC36  BL	_TFT_Write_Text+0
;tetris_events_code.c, 13 :: 		delay_mS(1000);                               // wait 1sec
0x39E0	0xF64127FF  MOVW	R7, #6911
0x39E4	0xF2C007B7  MOVT	R7, #183
L_Home_Screen0:
0x39E8	0x1E7F    SUBS	R7, R7, #1
0x39EA	0xD1FD    BNE	L_Home_Screen0
0x39EC	0xBF00    NOP
0x39EE	0xBF00    NOP
0x39F0	0xBF00    NOP
0x39F2	0xBF00    NOP
0x39F4	0xBF00    NOP
;tetris_events_code.c, 14 :: 		TFT_Fill_Screen(CL_WHITE);
0x39F6	0xF64F70FF  MOVW	R0, #65535
0x39FA	0xF7FFF96F  BL	_TFT_Fill_Screen+0
;tetris_events_code.c, 15 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x39FE	0x2101    MOVS	R1, #1
0x3A00	0xF2400000  MOVW	R0, #0
0x3A04	0xF7FEFF8E  BL	_TFT_Set_Pen+0
;tetris_events_code.c, 16 :: 		TFT_Line(20,  46, 300,  46); // top line
0x3A08	0x232E    MOVS	R3, #46
0x3A0A	0xB21B    SXTH	R3, R3
0x3A0C	0xF240122C  MOVW	R2, #300
0x3A10	0xB212    SXTH	R2, R2
0x3A12	0x212E    MOVS	R1, #46
0x3A14	0xB209    SXTH	R1, R1
0x3A16	0x2014    MOVS	R0, #20
0x3A18	0xB200    SXTH	R0, R0
0x3A1A	0xF7FEFE01  BL	_TFT_Line+0
;tetris_events_code.c, 17 :: 		TFT_Line(20, 220, 300, 220); // bottom line
0x3A1E	0x23DC    MOVS	R3, #220
0x3A20	0xB21B    SXTH	R3, R3
0x3A22	0xF240122C  MOVW	R2, #300
0x3A26	0xB212    SXTH	R2, R2
0x3A28	0x21DC    MOVS	R1, #220
0x3A2A	0xB209    SXTH	R1, R1
0x3A2C	0x2014    MOVS	R0, #20
0x3A2E	0xB200    SXTH	R0, R0
0x3A30	0xF7FEFDF6  BL	_TFT_Line+0
;tetris_events_code.c, 18 :: 		TFT_Set_Font(&Impact26x39_Regular, CL_RED, FO_HORIZONTAL);
0x3A34	0x4821    LDR	R0, [PC, #132]
0x3A36	0x2200    MOVS	R2, #0
0x3A38	0xF64F0100  MOVW	R1, #63488
0x3A3C	0xF7FEFF3C  BL	_TFT_Set_Font+0
;tetris_events_code.c, 19 :: 		TFT_Write_Text("TETRIS", 120, 10);
0x3A40	0x481F    LDR	R0, [PC, #124]
0x3A42	0x220A    MOVS	R2, #10
0x3A44	0x2178    MOVS	R1, #120
0x3A46	0xF7FFFC01  BL	_TFT_Write_Text+0
;tetris_events_code.c, 20 :: 		delay_ms(200);
0x3A4A	0xF64967FF  MOVW	R7, #40703
0x3A4E	0xF2C00724  MOVT	R7, #36
L_Home_Screen2:
0x3A52	0x1E7F    SUBS	R7, R7, #1
0x3A54	0xD1FD    BNE	L_Home_Screen2
0x3A56	0xBF00    NOP
0x3A58	0xBF00    NOP
0x3A5A	0xBF00    NOP
0x3A5C	0xBF00    NOP
0x3A5E	0xBF00    NOP
;tetris_events_code.c, 22 :: 		button1();
0x3A60	0xF7FFFF7E  BL	_button1+0
;tetris_events_code.c, 23 :: 		TFT_Set_Font(TFT_defaultFont, CL_BLACK, FO_HORIZONTAL);
0x3A64	0x2200    MOVS	R2, #0
0x3A66	0xF2400100  MOVW	R1, #0
0x3A6A	0x4816    LDR	R0, [PC, #88]
0x3A6C	0xF7FEFF24  BL	_TFT_Set_Font+0
;tetris_events_code.c, 24 :: 		TFT_Write_Text("NEW  GAME", 125, 103);
0x3A70	0x4815    LDR	R0, [PC, #84]
0x3A72	0x2267    MOVS	R2, #103
0x3A74	0x217D    MOVS	R1, #125
0x3A76	0xF7FFFBE9  BL	_TFT_Write_Text+0
;tetris_events_code.c, 26 :: 		delay_ms(500);
0x3A7A	0xF648577F  MOVW	R7, #36223
0x3A7E	0xF2C0075B  MOVT	R7, #91
L_Home_Screen4:
0x3A82	0x1E7F    SUBS	R7, R7, #1
0x3A84	0xD1FD    BNE	L_Home_Screen4
0x3A86	0xBF00    NOP
0x3A88	0xBF00    NOP
0x3A8A	0xBF00    NOP
0x3A8C	0xBF00    NOP
0x3A8E	0xBF00    NOP
;tetris_events_code.c, 27 :: 		TFT_Write_Text("HIGH  SCORE", 125, 150);
0x3A90	0x480E    LDR	R0, [PC, #56]
0x3A92	0x2296    MOVS	R2, #150
0x3A94	0x217D    MOVS	R1, #125
0x3A96	0xF7FFFBD9  BL	_TFT_Write_Text+0
;tetris_events_code.c, 28 :: 		delay_ms(500);
0x3A9A	0xF648577F  MOVW	R7, #36223
0x3A9E	0xF2C0075B  MOVT	R7, #91
L_Home_Screen6:
0x3AA2	0x1E7F    SUBS	R7, R7, #1
0x3AA4	0xD1FD    BNE	L_Home_Screen6
0x3AA6	0xBF00    NOP
0x3AA8	0xBF00    NOP
0x3AAA	0xBF00    NOP
0x3AAC	0xBF00    NOP
0x3AAE	0xBF00    NOP
;tetris_events_code.c, 30 :: 		}
L_end_Home_Screen:
0x3AB0	0xF8DDE000  LDR	LR, [SP, #0]
0x3AB4	0xB001    ADD	SP, SP, #4
0x3AB6	0x4770    BX	LR
0x3AB8	0x00002000  	?lstr1_tetris_events_code+0
0x3ABC	0x405C0000  	_Impact26x39_Regular+0
0x3AC0	0x00092000  	?lstr2_tetris_events_code+0
0x3AC4	0x5E880000  	_TFT_defaultFont+0
0x3AC8	0x00102000  	?lstr3_tetris_events_code+0
0x3ACC	0x001A2000  	?lstr4_tetris_events_code+0
; end of _Home_Screen
_TFT_Write_Text:
;__Lib_TFT.c, 1266 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x324C	0xB083    SUB	SP, SP, #12
0x324E	0xF8CDE000  STR	LR, [SP, #0]
0x3252	0x9002    STR	R0, [SP, #8]
; y end address is: 8 (R2)
; x end address is: 4 (R1)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 1269 :: 		
0x3254	0x4B1C    LDR	R3, [PC, #112]
0x3256	0x881B    LDRH	R3, [R3, #0]
0x3258	0x4299    CMP	R1, R3
0x325A	0xD300    BCC	L_TFT_Write_Text194
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1270 :: 		
0x325C	0xE02F    B	L_end_TFT_Write_Text
L_TFT_Write_Text194:
;__Lib_TFT.c, 1271 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x325E	0x4B1B    LDR	R3, [PC, #108]
0x3260	0x881B    LDRH	R3, [R3, #0]
0x3262	0x429A    CMP	R2, R3
0x3264	0xD300    BCC	L_TFT_Write_Text195
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1272 :: 		
0x3266	0xE02A    B	L_end_TFT_Write_Text
L_TFT_Write_Text195:
;__Lib_TFT.c, 1274 :: 		
; i start address is: 0 (R0)
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x3268	0x2000    MOVS	R0, #0
;__Lib_TFT.c, 1275 :: 		
0x326A	0xF8AD0004  STRH	R0, [SP, #4]
; y end address is: 8 (R2)
0x326E	0xB288    UXTH	R0, R1
0x3270	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x3272	0xF7FFF9B3  BL	_TFT_Move_Cursor+0
; i end address is: 0 (R0)
0x3276	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 1276 :: 		
L_TFT_Write_Text196:
; i start address is: 0 (R0)
0x327A	0x9B02    LDR	R3, [SP, #8]
0x327C	0x181B    ADDS	R3, R3, R0
0x327E	0x781B    LDRB	R3, [R3, #0]
0x3280	0xB1EB    CBZ	R3, L_TFT_Write_Text197
;__Lib_TFT.c, 1277 :: 		
0x3282	0x4B13    LDR	R3, [PC, #76]
0x3284	0x781B    LDRB	R3, [R3, #0]
0x3286	0xB163    CBZ	R3, L_TFT_Write_Text198
;__Lib_TFT.c, 1278 :: 		
0x3288	0x9B02    LDR	R3, [SP, #8]
0x328A	0x181B    ADDS	R3, R3, R0
0x328C	0x781B    LDRB	R3, [R3, #0]
0x328E	0xF8AD0004  STRH	R0, [SP, #4]
0x3292	0xB298    UXTH	R0, R3
0x3294	0xF7FEFF9C  BL	__Lib_TFT__TFT_Write_Char_E+0
0x3298	0xF8BD0004  LDRH	R0, [SP, #4]
0x329C	0x1C41    ADDS	R1, R0, #1
0x329E	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
0x32A0	0xE00B    B	L_TFT_Write_Text199
L_TFT_Write_Text198:
;__Lib_TFT.c, 1280 :: 		
; i start address is: 0 (R0)
0x32A2	0x9B02    LDR	R3, [SP, #8]
0x32A4	0x181B    ADDS	R3, R3, R0
0x32A6	0x781B    LDRB	R3, [R3, #0]
0x32A8	0xF8AD0004  STRH	R0, [SP, #4]
0x32AC	0xB298    UXTH	R0, R3
0x32AE	0xF7FEFE8F  BL	__Lib_TFT__TFT_Write_Char+0
0x32B2	0xF8BD0004  LDRH	R0, [SP, #4]
0x32B6	0x1C41    ADDS	R1, R0, #1
0x32B8	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
L_TFT_Write_Text199:
; i start address is: 4 (R1)
0x32BA	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x32BC	0xE7DD    B	L_TFT_Write_Text196
L_TFT_Write_Text197:
;__Lib_TFT.c, 1281 :: 		
L_end_TFT_Write_Text:
0x32BE	0xF8DDE000  LDR	LR, [SP, #0]
0x32C2	0xB003    ADD	SP, SP, #12
0x32C4	0x4770    BX	LR
0x32C6	0xBF00    NOP
0x32C8	0x007A2000  	_TFT_DISP_WIDTH+0
0x32CC	0x00842000  	_TFT_DISP_HEIGHT+0
0x32D0	0x00972000  	_ExternalFontSet+0
; end of _TFT_Write_Text
__Lib_TFT__TFT_Write_Char_E:
;__Lib_TFT.c, 3361 :: 		
; ch start address is: 0 (R0)
0x21D0	0xB08A    SUB	SP, SP, #40
0x21D2	0xF8CDE000  STR	LR, [SP, #0]
; ch end address is: 0 (R0)
; ch start address is: 0 (R0)
;__Lib_TFT.c, 3363 :: 		
;__Lib_TFT.c, 3365 :: 		
0x21D6	0xF2400100  MOVW	R1, #0
0x21DA	0xF8AD1024  STRH	R1, [SP, #36]
0x21DE	0x2100    MOVS	R1, #0
0x21E0	0xF88D1026  STRB	R1, [SP, #38]
;__Lib_TFT.c, 3366 :: 		
;__Lib_TFT.c, 3373 :: 		
0x21E4	0x49B5    LDR	R1, [PC, #724]
0x21E6	0x8809    LDRH	R1, [R1, #0]
0x21E8	0x4288    CMP	R0, R1
0x21EA	0xD200    BCS	L___Lib_TFT__TFT_Write_Char_E687
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3374 :: 		
0x21EC	0xE162    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E687:
;__Lib_TFT.c, 3375 :: 		
; ch start address is: 0 (R0)
0x21EE	0x49B4    LDR	R1, [PC, #720]
0x21F0	0x8809    LDRH	R1, [R1, #0]
0x21F2	0x4288    CMP	R0, R1
0x21F4	0xD900    BLS	L___Lib_TFT__TFT_Write_Char_E688
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3376 :: 		
0x21F6	0xE15D    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E688:
;__Lib_TFT.c, 3379 :: 		
; ch start address is: 0 (R0)
0x21F8	0x49B0    LDR	R1, [PC, #704]
0x21FA	0x8809    LDRH	R1, [R1, #0]
0x21FC	0x1A41    SUB	R1, R0, R1
0x21FE	0xB289    UXTH	R1, R1
; ch end address is: 0 (R0)
0x2200	0x008A    LSLS	R2, R1, #2
0x2202	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 3380 :: 		
0x2204	0x49AF    LDR	R1, [PC, #700]
0x2206	0x6809    LDR	R1, [R1, #0]
0x2208	0x3108    ADDS	R1, #8
0x220A	0x1889    ADDS	R1, R1, R2
;__Lib_TFT.c, 3383 :: 		
0x220C	0x4608    MOV	R0, R1
0x220E	0x2104    MOVS	R1, #4
0x2210	0xF7FEFDB2  BL	__Lib_TFT__TFT_getHeader+0
;__Lib_TFT.c, 3384 :: 		
; ptr start address is: 0 (R0)
0x2214	0x48AC    LDR	R0, [PC, #688]
;__Lib_TFT.c, 3386 :: 		
0x2216	0x7803    LDRB	R3, [R0, #0]
0x2218	0xF88D3027  STRB	R3, [SP, #39]
;__Lib_TFT.c, 3388 :: 		
0x221C	0x1C41    ADDS	R1, R0, #1
0x221E	0x7809    LDRB	R1, [R1, #0]
0x2220	0xB2CA    UXTB	R2, R1
0x2222	0x1C81    ADDS	R1, R0, #2
0x2224	0x7809    LDRB	R1, [R1, #0]
0x2226	0x0209    LSLS	R1, R1, #8
0x2228	0x1852    ADDS	R2, R2, R1
0x222A	0x1CC1    ADDS	R1, R0, #3
; ptr end address is: 0 (R0)
0x222C	0x7809    LDRB	R1, [R1, #0]
0x222E	0x0409    LSLS	R1, R1, #16
0x2230	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 3390 :: 		
0x2232	0x49A4    LDR	R1, [PC, #656]
0x2234	0x6809    LDR	R1, [R1, #0]
0x2236	0x1889    ADDS	R1, R1, R2
0x2238	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3392 :: 		
0x223A	0x08DA    LSRS	R2, R3, #3
0x223C	0xB2D2    UXTB	R2, R2
0x223E	0x49A3    LDR	R1, [PC, #652]
0x2240	0x8809    LDRH	R1, [R1, #0]
0x2242	0x4351    MULS	R1, R2, R1
0x2244	0xB289    UXTH	R1, R1
0x2246	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3393 :: 		
0x2248	0xF0030107  AND	R1, R3, #7
0x224C	0xB2C9    UXTB	R1, R1
0x224E	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E689
;__Lib_TFT.c, 3394 :: 		
0x2250	0x499E    LDR	R1, [PC, #632]
0x2252	0x880A    LDRH	R2, [R1, #0]
0x2254	0x9906    LDR	R1, [SP, #24]
0x2256	0x1889    ADDS	R1, R1, R2
0x2258	0x9106    STR	R1, [SP, #24]
L___Lib_TFT__TFT_Write_Char_E689:
;__Lib_TFT.c, 3395 :: 		
0x225A	0x9906    LDR	R1, [SP, #24]
0x225C	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3396 :: 		
0x225E	0xAC05    ADD	R4, SP, #20
0x2260	0x4622    MOV	R2, R4
0x2262	0x9906    LDR	R1, [SP, #24]
0x2264	0x9804    LDR	R0, [SP, #16]
0x2266	0x4C9A    LDR	R4, [PC, #616]
0x2268	0x6824    LDR	R4, [R4, #0]
0x226A	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x226C	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3397 :: 		
0x226E	0x9A05    LDR	R2, [SP, #20]
0x2270	0x9904    LDR	R1, [SP, #16]
0x2272	0x1889    ADDS	R1, R1, R2
0x2274	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3398 :: 		
0x2276	0x9A05    LDR	R2, [SP, #20]
0x2278	0x9906    LDR	R1, [SP, #24]
0x227A	0x1A89    SUB	R1, R1, R2
0x227C	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3400 :: 		
0x227E	0x2100    MOVS	R1, #0
0x2280	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3401 :: 		
0x2282	0x4994    LDR	R1, [PC, #592]
0x2284	0x7809    LDRB	R1, [R1, #0]
0x2286	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E974
0x2288	0x4992    LDR	R1, [PC, #584]
0x228A	0x7809    LDRB	R1, [R1, #0]
0x228C	0x2902    CMP	R1, #2
0x228E	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char_E973
0x2290	0xE08C    B	L___Lib_TFT__TFT_Write_Char_E692
L___Lib_TFT__TFT_Write_Char_E974:
L___Lib_TFT__TFT_Write_Char_E973:
;__Lib_TFT.c, 3402 :: 		
0x2292	0x4991    LDR	R1, [PC, #580]
0x2294	0x8809    LDRH	R1, [R1, #0]
0x2296	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3403 :: 		
0x229A	0x2100    MOVS	R1, #0
0x229C	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x22A0	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E693:
; ptr start address is: 0 (R0)
0x22A2	0x498A    LDR	R1, [PC, #552]
0x22A4	0x880A    LDRH	R2, [R1, #0]
0x22A6	0xF89D1009  LDRB	R1, [SP, #9]
0x22AA	0x4291    CMP	R1, R2
0x22AC	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E694
;__Lib_TFT.c, 3404 :: 		
0x22B0	0x498A    LDR	R1, [PC, #552]
0x22B2	0x8809    LDRH	R1, [R1, #0]
0x22B4	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3405 :: 		
0x22B8	0x2100    MOVS	R1, #0
0x22BA	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3406 :: 		
0x22BE	0x2100    MOVS	R1, #0
0x22C0	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x22C4	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E696:
; ptr start address is: 16 (R4)
0x22C6	0xF89D2027  LDRB	R2, [SP, #39]
0x22CA	0xF89D1008  LDRB	R1, [SP, #8]
0x22CE	0x4291    CMP	R1, R2
0x22D0	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E697
;__Lib_TFT.c, 3407 :: 		
0x22D2	0xF89D100C  LDRB	R1, [SP, #12]
0x22D6	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E977
;__Lib_TFT.c, 3408 :: 		
0x22D8	0x9907    LDR	R1, [SP, #28]
0x22DA	0x1C49    ADDS	R1, R1, #1
0x22DC	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3409 :: 		
0x22DE	0x9A08    LDR	R2, [SP, #32]
0x22E0	0x9905    LDR	R1, [SP, #20]
0x22E2	0x4291    CMP	R1, R2
0x22E4	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E976
;__Lib_TFT.c, 3410 :: 		
0x22E6	0x9A05    LDR	R2, [SP, #20]
0x22E8	0x9907    LDR	R1, [SP, #28]
0x22EA	0x4291    CMP	R1, R2
0x22EC	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E975
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3411 :: 		
0x22EE	0x2101    MOVS	R1, #1
0x22F0	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3412 :: 		
0x22F2	0xAC05    ADD	R4, SP, #20
0x22F4	0x4622    MOV	R2, R4
0x22F6	0x9906    LDR	R1, [SP, #24]
0x22F8	0x9804    LDR	R0, [SP, #16]
0x22FA	0x4C75    LDR	R4, [PC, #468]
0x22FC	0x6824    LDR	R4, [R4, #0]
0x22FE	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x2300	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3413 :: 		
0x2302	0x9906    LDR	R1, [SP, #24]
0x2304	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3414 :: 		
0x2306	0x9A05    LDR	R2, [SP, #20]
0x2308	0x9904    LDR	R1, [SP, #16]
0x230A	0x1889    ADDS	R1, R1, R2
0x230C	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3415 :: 		
0x230E	0x9A05    LDR	R2, [SP, #20]
0x2310	0x9906    LDR	R1, [SP, #24]
0x2312	0x1A89    SUB	R1, R1, R2
0x2314	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x2316	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3416 :: 		
0x2318	0xE000    B	L___Lib_TFT__TFT_Write_Char_E701
L___Lib_TFT__TFT_Write_Char_E975:
;__Lib_TFT.c, 3410 :: 		
0x231A	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3416 :: 		
L___Lib_TFT__TFT_Write_Char_E701:
;__Lib_TFT.c, 3417 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x231C	0xE000    B	L___Lib_TFT__TFT_Write_Char_E700
L___Lib_TFT__TFT_Write_Char_E976:
;__Lib_TFT.c, 3409 :: 		
0x231E	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3417 :: 		
L___Lib_TFT__TFT_Write_Char_E700:
;__Lib_TFT.c, 3418 :: 		
; ptr start address is: 0 (R0)
0x2320	0x7801    LDRB	R1, [R0, #0]
0x2322	0xF88D1026  STRB	R1, [SP, #38]
0x2326	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3419 :: 		
0x2328	0x2101    MOVS	R1, #1
0x232A	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3420 :: 		
0x232E	0xE000    B	L___Lib_TFT__TFT_Write_Char_E699
L___Lib_TFT__TFT_Write_Char_E977:
;__Lib_TFT.c, 3407 :: 		
0x2330	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3420 :: 		
L___Lib_TFT__TFT_Write_Char_E699:
;__Lib_TFT.c, 3422 :: 		
; ptr start address is: 0 (R0)
0x2332	0xF89D200C  LDRB	R2, [SP, #12]
0x2336	0xF89D1026  LDRB	R1, [SP, #38]
0x233A	0x4011    ANDS	R1, R2
0x233C	0xB2C9    UXTB	R1, R1
0x233E	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E702
;__Lib_TFT.c, 3423 :: 		
0x2340	0x4967    LDR	R1, [PC, #412]
0x2342	0x8809    LDRH	R1, [R1, #0]
0x2344	0x9001    STR	R0, [SP, #4]
0x2346	0xB28A    UXTH	R2, R1
0x2348	0xF8BD100A  LDRH	R1, [SP, #10]
0x234C	0xF8BD0024  LDRH	R0, [SP, #36]
0x2350	0xF7FEF9C8  BL	_TFT_Dot+0
0x2354	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3424 :: 		
L___Lib_TFT__TFT_Write_Char_E702:
;__Lib_TFT.c, 3426 :: 		
0x2356	0xF8BD1024  LDRH	R1, [SP, #36]
0x235A	0x1C49    ADDS	R1, R1, #1
0x235C	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3427 :: 		
0x2360	0xF89D100C  LDRB	R1, [SP, #12]
0x2364	0x0049    LSLS	R1, R1, #1
0x2366	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3406 :: 		
0x236A	0xF89D1008  LDRB	R1, [SP, #8]
0x236E	0x1C49    ADDS	R1, R1, #1
0x2370	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3428 :: 		
0x2374	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x2376	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E696
L___Lib_TFT__TFT_Write_Char_E697:
;__Lib_TFT.c, 3429 :: 		
; ptr start address is: 16 (R4)
0x2378	0xF8BD100A  LDRH	R1, [SP, #10]
0x237C	0x1C49    ADDS	R1, R1, #1
0x237E	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3403 :: 		
0x2382	0xF89D1009  LDRB	R1, [SP, #9]
0x2386	0x1C49    ADDS	R1, R1, #1
0x2388	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3430 :: 		
0x238C	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x238E	0xE788    B	L___Lib_TFT__TFT_Write_Char_E693
L___Lib_TFT__TFT_Write_Char_E694:
;__Lib_TFT.c, 3432 :: 		
0x2390	0x4950    LDR	R1, [PC, #320]
0x2392	0x7809    LDRB	R1, [R1, #0]
0x2394	0xB929    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E703
;__Lib_TFT.c, 3433 :: 		
0x2396	0xF8BD1024  LDRH	R1, [SP, #36]
0x239A	0x1C4A    ADDS	R2, R1, #1
0x239C	0x494F    LDR	R1, [PC, #316]
0x239E	0x800A    STRH	R2, [R1, #0]
0x23A0	0xE003    B	L___Lib_TFT__TFT_Write_Char_E704
L___Lib_TFT__TFT_Write_Char_E703:
;__Lib_TFT.c, 3435 :: 		
0x23A2	0xF8BD200A  LDRH	R2, [SP, #10]
0x23A6	0x494C    LDR	R1, [PC, #304]
0x23A8	0x800A    STRH	R2, [R1, #0]
L___Lib_TFT__TFT_Write_Char_E704:
;__Lib_TFT.c, 3436 :: 		
0x23AA	0xE083    B	L___Lib_TFT__TFT_Write_Char_E705
L___Lib_TFT__TFT_Write_Char_E692:
;__Lib_TFT.c, 3437 :: 		
; ptr start address is: 16 (R4)
0x23AC	0x494B    LDR	R1, [PC, #300]
0x23AE	0x8809    LDRH	R1, [R1, #0]
0x23B0	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3438 :: 		
0x23B4	0x2100    MOVS	R1, #0
0x23B6	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x23BA	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E706:
; ptr start address is: 0 (R0)
0x23BC	0x4943    LDR	R1, [PC, #268]
0x23BE	0x880A    LDRH	R2, [R1, #0]
0x23C0	0xF89D1009  LDRB	R1, [SP, #9]
0x23C4	0x4291    CMP	R1, R2
0x23C6	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E707
;__Lib_TFT.c, 3439 :: 		
0x23CA	0x4943    LDR	R1, [PC, #268]
0x23CC	0x8809    LDRH	R1, [R1, #0]
0x23CE	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3440 :: 		
0x23D2	0x2100    MOVS	R1, #0
0x23D4	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3441 :: 		
0x23D8	0x2100    MOVS	R1, #0
0x23DA	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x23DE	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E709:
; ptr start address is: 16 (R4)
0x23E0	0xF89D2027  LDRB	R2, [SP, #39]
0x23E4	0xF89D1008  LDRB	R1, [SP, #8]
0x23E8	0x4291    CMP	R1, R2
0x23EA	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E710
;__Lib_TFT.c, 3442 :: 		
0x23EC	0xF89D100C  LDRB	R1, [SP, #12]
0x23F0	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E980
;__Lib_TFT.c, 3443 :: 		
0x23F2	0x9907    LDR	R1, [SP, #28]
0x23F4	0x1C49    ADDS	R1, R1, #1
0x23F6	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3444 :: 		
0x23F8	0x9A08    LDR	R2, [SP, #32]
0x23FA	0x9905    LDR	R1, [SP, #20]
0x23FC	0x4291    CMP	R1, R2
0x23FE	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E979
;__Lib_TFT.c, 3445 :: 		
0x2400	0x9A05    LDR	R2, [SP, #20]
0x2402	0x9907    LDR	R1, [SP, #28]
0x2404	0x4291    CMP	R1, R2
0x2406	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E978
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3446 :: 		
0x2408	0x2101    MOVS	R1, #1
0x240A	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3447 :: 		
0x240C	0xAC05    ADD	R4, SP, #20
0x240E	0x4622    MOV	R2, R4
0x2410	0x9906    LDR	R1, [SP, #24]
0x2412	0x9804    LDR	R0, [SP, #16]
0x2414	0x4C2E    LDR	R4, [PC, #184]
0x2416	0x6824    LDR	R4, [R4, #0]
0x2418	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x241A	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3448 :: 		
0x241C	0x9906    LDR	R1, [SP, #24]
0x241E	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3449 :: 		
0x2420	0x9A05    LDR	R2, [SP, #20]
0x2422	0x9904    LDR	R1, [SP, #16]
0x2424	0x1889    ADDS	R1, R1, R2
0x2426	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3450 :: 		
0x2428	0x9A05    LDR	R2, [SP, #20]
0x242A	0x9906    LDR	R1, [SP, #24]
0x242C	0x1A89    SUB	R1, R1, R2
0x242E	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x2430	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3451 :: 		
0x2432	0xE000    B	L___Lib_TFT__TFT_Write_Char_E714
L___Lib_TFT__TFT_Write_Char_E978:
;__Lib_TFT.c, 3445 :: 		
0x2434	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3451 :: 		
L___Lib_TFT__TFT_Write_Char_E714:
;__Lib_TFT.c, 3452 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x2436	0xE000    B	L___Lib_TFT__TFT_Write_Char_E713
L___Lib_TFT__TFT_Write_Char_E979:
;__Lib_TFT.c, 3444 :: 		
0x2438	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3452 :: 		
L___Lib_TFT__TFT_Write_Char_E713:
;__Lib_TFT.c, 3453 :: 		
; ptr start address is: 0 (R0)
0x243A	0x7801    LDRB	R1, [R0, #0]
0x243C	0xF88D1026  STRB	R1, [SP, #38]
0x2440	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3454 :: 		
0x2442	0x2101    MOVS	R1, #1
0x2444	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3455 :: 		
0x2448	0xE000    B	L___Lib_TFT__TFT_Write_Char_E712
L___Lib_TFT__TFT_Write_Char_E980:
;__Lib_TFT.c, 3442 :: 		
0x244A	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3455 :: 		
L___Lib_TFT__TFT_Write_Char_E712:
;__Lib_TFT.c, 3457 :: 		
; ptr start address is: 0 (R0)
0x244C	0xF89D200C  LDRB	R2, [SP, #12]
0x2450	0xF89D1026  LDRB	R1, [SP, #38]
0x2454	0x4011    ANDS	R1, R2
0x2456	0xB2C9    UXTB	R1, R1
0x2458	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E715
;__Lib_TFT.c, 3458 :: 		
0x245A	0x4921    LDR	R1, [PC, #132]
0x245C	0x8809    LDRH	R1, [R1, #0]
0x245E	0x9001    STR	R0, [SP, #4]
0x2460	0xB28A    UXTH	R2, R1
0x2462	0xF8BD1024  LDRH	R1, [SP, #36]
0x2466	0xF8BD000A  LDRH	R0, [SP, #10]
0x246A	0xF7FEF93B  BL	_TFT_Dot+0
0x246E	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3459 :: 		
L___Lib_TFT__TFT_Write_Char_E715:
;__Lib_TFT.c, 3461 :: 		
0x2470	0xF8BD1024  LDRH	R1, [SP, #36]
0x2474	0x1E49    SUBS	R1, R1, #1
0x2476	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3462 :: 		
0x247A	0xF89D100C  LDRB	R1, [SP, #12]
0x247E	0x0049    LSLS	R1, R1, #1
0x2480	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3441 :: 		
0x2484	0xF89D1008  LDRB	R1, [SP, #8]
0x2488	0x1C49    ADDS	R1, R1, #1
0x248A	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3463 :: 		
0x248E	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x2490	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E709
L___Lib_TFT__TFT_Write_Char_E710:
;__Lib_TFT.c, 3465 :: 		
; ptr start address is: 16 (R4)
0x2492	0xF8BD100A  LDRH	R1, [SP, #10]
0x2496	0x1C49    ADDS	R1, R1, #1
0x2498	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3438 :: 		
0x249C	0xF89D1009  LDRB	R1, [SP, #9]
0x24A0	0x1C49    ADDS	R1, R1, #1
0x24A2	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3466 :: 		
0x24A6	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x24A8	0xE788    B	L___Lib_TFT__TFT_Write_Char_E706
L___Lib_TFT__TFT_Write_Char_E707:
;__Lib_TFT.c, 3469 :: 		
0x24AA	0xF8BD1024  LDRH	R1, [SP, #36]
0x24AE	0x1E4A    SUBS	R2, R1, #1
0x24B0	0x4909    LDR	R1, [PC, #36]
0x24B2	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 3470 :: 		
L___Lib_TFT__TFT_Write_Char_E705:
;__Lib_TFT.c, 3471 :: 		
L_end__TFT_Write_Char_E:
0x24B4	0xF8DDE000  LDR	LR, [SP, #0]
0x24B8	0xB00A    ADD	SP, SP, #40
0x24BA	0x4770    BX	LR
0x24BC	0x00862000  	__Lib_TFT__fontFirstChar+0
0x24C0	0x00942000  	__Lib_TFT__fontLastChar+0
0x24C4	0x00B42000  	__Lib_TFT_activeExtFont+0
0x24C8	0x00A42000  	__Lib_TFT_headerBuffer+0
0x24CC	0x009E2000  	__Lib_TFT__fontHeight+0
0x24D0	0x00B02000  	_TFT_Get_Ext_Data_Ptr+0
0x24D4	0x00962000  	__Lib_TFT_FontOrientation+0
0x24D8	0x009C2000  	__Lib_TFT_y_cord+0
0x24DC	0x00A02000  	__Lib_TFT_x_cord+0
0x24E0	0x00A22000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char_E
__Lib_TFT__TFT_getHeader:
;__Lib_TFT.c, 3325 :: 		
; count start address is: 4 (R1)
; offset start address is: 0 (R0)
0x0D78	0xB085    SUB	SP, SP, #20
0x0D7A	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 4 (R1)
; offset end address is: 0 (R0)
; offset start address is: 0 (R0)
; count start address is: 4 (R1)
;__Lib_TFT.c, 3329 :: 		
; ptrH start address is: 20 (R5)
0x0D7E	0x4D15    LDR	R5, [PC, #84]
; offset end address is: 0 (R0)
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
0x0D80	0x4603    MOV	R3, R0
;__Lib_TFT.c, 3330 :: 		
L___Lib_TFT__TFT_getHeader682:
; ptrH start address is: 20 (R5)
; count start address is: 4 (R1)
; offset start address is: 12 (R3)
0x0D82	0x2900    CMP	R1, #0
0x0D84	0xD922    BLS	L___Lib_TFT__TFT_getHeader683
;__Lib_TFT.c, 3331 :: 		
0x0D86	0xAC04    ADD	R4, SP, #16
0x0D88	0x9301    STR	R3, [SP, #4]
0x0D8A	0xF8AD1008  STRH	R1, [SP, #8]
0x0D8E	0x9503    STR	R5, [SP, #12]
0x0D90	0x4622    MOV	R2, R4
0x0D92	0x4618    MOV	R0, R3
0x0D94	0x4C10    LDR	R4, [PC, #64]
0x0D96	0x6824    LDR	R4, [R4, #0]
0x0D98	0x47A0    BLX	R4
0x0D9A	0x9D03    LDR	R5, [SP, #12]
0x0D9C	0xF8BD1008  LDRH	R1, [SP, #8]
0x0DA0	0x9B01    LDR	R3, [SP, #4]
; ptr start address is: 16 (R4)
0x0DA2	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3332 :: 		
; i start address is: 0 (R0)
0x0DA4	0x2000    MOVS	R0, #0
; ptrH end address is: 20 (R5)
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
L___Lib_TFT__TFT_getHeader684:
; i start address is: 0 (R0)
; ptr start address is: 16 (R4)
; offset start address is: 12 (R3)
; count start address is: 4 (R1)
; ptrH start address is: 20 (R5)
0x0DA6	0xF8BD2010  LDRH	R2, [SP, #16]
0x0DAA	0x4290    CMP	R0, R2
0x0DAC	0xD206    BCS	L___Lib_TFT__TFT_getHeader685
;__Lib_TFT.c, 3333 :: 		
0x0DAE	0x7822    LDRB	R2, [R4, #0]
0x0DB0	0x702A    STRB	R2, [R5, #0]
;__Lib_TFT.c, 3334 :: 		
0x0DB2	0x1C6D    ADDS	R5, R5, #1
;__Lib_TFT.c, 3335 :: 		
0x0DB4	0x1C64    ADDS	R4, R4, #1
;__Lib_TFT.c, 3332 :: 		
0x0DB6	0x1C40    ADDS	R0, R0, #1
0x0DB8	0xB280    UXTH	R0, R0
;__Lib_TFT.c, 3336 :: 		
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
0x0DBA	0xE7F4    B	L___Lib_TFT__TFT_getHeader684
L___Lib_TFT__TFT_getHeader685:
;__Lib_TFT.c, 3337 :: 		
0x0DBC	0xF8BD2010  LDRH	R2, [SP, #16]
0x0DC0	0x1A89    SUB	R1, R1, R2
0x0DC2	0xB289    UXTH	R1, R1
;__Lib_TFT.c, 3338 :: 		
0x0DC4	0xF8BD2010  LDRH	R2, [SP, #16]
0x0DC8	0x189B    ADDS	R3, R3, R2
;__Lib_TFT.c, 3339 :: 		
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
0x0DCA	0xE7DA    B	L___Lib_TFT__TFT_getHeader682
L___Lib_TFT__TFT_getHeader683:
;__Lib_TFT.c, 3341 :: 		
L_end__TFT_getHeader:
0x0DCC	0xF8DDE000  LDR	LR, [SP, #0]
0x0DD0	0xB005    ADD	SP, SP, #20
0x0DD2	0x4770    BX	LR
0x0DD4	0x00A42000  	__Lib_TFT_headerBuffer+0
0x0DD8	0x00B02000  	_TFT_Get_Ext_Data_Ptr+0
; end of __Lib_TFT__TFT_getHeader
_TFT_Dot:
;__Lib_TFT.c, 544 :: 		
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x06E4	0xB082    SUB	SP, SP, #8
0x06E6	0xF8CDE000  STR	LR, [SP, #0]
0x06EA	0xF8AD2004  STRH	R2, [SP, #4]
0x06EE	0xB20A    SXTH	R2, R1
0x06F0	0xB201    SXTH	R1, R0
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 546 :: 		
0x06F2	0x2900    CMP	R1, #0
0x06F4	0xDB04    BLT	L__TFT_Dot949
0x06F6	0x4B17    LDR	R3, [PC, #92]
0x06F8	0x881B    LDRH	R3, [R3, #0]
0x06FA	0x4299    CMP	R1, R3
0x06FC	0xD200    BCS	L__TFT_Dot948
0x06FE	0xE000    B	L_TFT_Dot6
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot949:
L__TFT_Dot948:
;__Lib_TFT.c, 547 :: 		
0x0700	0xE024    B	L_end_TFT_Dot
L_TFT_Dot6:
;__Lib_TFT.c, 548 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x0702	0x2A00    CMP	R2, #0
0x0704	0xDB04    BLT	L__TFT_Dot951
0x0706	0x4B14    LDR	R3, [PC, #80]
0x0708	0x881B    LDRH	R3, [R3, #0]
0x070A	0x429A    CMP	R2, R3
0x070C	0xD200    BCS	L__TFT_Dot950
0x070E	0xE000    B	L_TFT_Dot9
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot951:
L__TFT_Dot950:
;__Lib_TFT.c, 549 :: 		
0x0710	0xE01C    B	L_end_TFT_Dot
L_TFT_Dot9:
;__Lib_TFT.c, 551 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x0712	0x2400    MOVS	R4, #0
0x0714	0xB264    SXTB	R4, R4
0x0716	0x4B11    LDR	R3, [PC, #68]
0x0718	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 552 :: 		
0x071A	0xF7FFFF75  BL	__Lib_TFT_Is_SSD1963_Set+0
0x071E	0xB138    CBZ	R0, L_TFT_Dot10
;__Lib_TFT.c, 553 :: 		
0x0720	0xB293    UXTH	R3, R2
0x0722	0xB28A    UXTH	R2, R1
0x0724	0xB299    UXTH	R1, R3
; y end address is: 8 (R2)
0x0726	0xB290    UXTH	R0, R2
; x end address is: 4 (R1)
0x0728	0x4C0D    LDR	R4, [PC, #52]
0x072A	0x6824    LDR	R4, [R4, #0]
0x072C	0x47A0    BLX	R4
0x072E	0xE004    B	L_TFT_Dot11
L_TFT_Dot10:
;__Lib_TFT.c, 555 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x0730	0xB288    UXTH	R0, R1
; y end address is: 8 (R2)
0x0732	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x0734	0x4C0B    LDR	R4, [PC, #44]
0x0736	0x6824    LDR	R4, [R4, #0]
0x0738	0x47A0    BLX	R4
L_TFT_Dot11:
;__Lib_TFT.c, 556 :: 		
0x073A	0xF8BD0004  LDRH	R0, [SP, #4]
0x073E	0x4C0A    LDR	R4, [PC, #40]
0x0740	0x6824    LDR	R4, [R4, #0]
0x0742	0x47A0    BLX	R4
;__Lib_TFT.c, 557 :: 		
0x0744	0x2401    MOVS	R4, #1
0x0746	0xB264    SXTB	R4, R4
0x0748	0x4B04    LDR	R3, [PC, #16]
0x074A	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 558 :: 		
L_end_TFT_Dot:
0x074C	0xF8DDE000  LDR	LR, [SP, #0]
0x0750	0xB002    ADD	SP, SP, #8
0x0752	0x4770    BX	LR
0x0754	0x007A2000  	_TFT_DISP_WIDTH+0
0x0758	0x00842000  	_TFT_DISP_HEIGHT+0
0x075C	0x01BC4223  	TFT_CS+0
0x0760	0x00882000  	_TFT_SSD1963_Set_Address_Ptr+0
0x0764	0x008C2000  	_TFT_Set_Address_Ptr+0
0x0768	0x00902000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Dot
__Lib_TFT__TFT_Write_Char:
;__Lib_TFT.c, 1149 :: 		
; ch start address is: 0 (R0)
0x1FD0	0xB086    SUB	SP, SP, #24
0x1FD2	0xF8CDE000  STR	LR, [SP, #0]
0x1FD6	0xB287    UXTH	R7, R0
; ch end address is: 0 (R0)
; ch start address is: 28 (R7)
;__Lib_TFT.c, 1151 :: 		
;__Lib_TFT.c, 1153 :: 		
; x start address is: 20 (R5)
0x1FD8	0xF2400500  MOVW	R5, #0
;__Lib_TFT.c, 1154 :: 		
; temp start address is: 24 (R6)
0x1FDC	0x2600    MOVS	R6, #0
;__Lib_TFT.c, 1160 :: 		
0x1FDE	0x4972    LDR	R1, [PC, #456]
0x1FE0	0x7809    LDRB	R1, [R1, #0]
0x1FE2	0xB949    CBNZ	R1, L___Lib_TFT__TFT_Write_Char162
;__Lib_TFT.c, 1161 :: 		
0x1FE4	0x4971    LDR	R1, [PC, #452]
0x1FE6	0x2200    MOVS	R2, #0
0x1FE8	0x4608    MOV	R0, R1
0x1FEA	0xF2400100  MOVW	R1, #0
0x1FEE	0xF000FC63  BL	_TFT_Set_Font+0
;__Lib_TFT.c, 1162 :: 		
0x1FF2	0x2201    MOVS	R2, #1
0x1FF4	0x496C    LDR	R1, [PC, #432]
0x1FF6	0x700A    STRB	R2, [R1, #0]
;__Lib_TFT.c, 1163 :: 		
L___Lib_TFT__TFT_Write_Char162:
;__Lib_TFT.c, 1165 :: 		
0x1FF8	0x496D    LDR	R1, [PC, #436]
0x1FFA	0x8809    LDRH	R1, [R1, #0]
0x1FFC	0x428F    CMP	R7, R1
0x1FFE	0xD200    BCS	L___Lib_TFT__TFT_Write_Char163
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1166 :: 		
0x2000	0xE0CE    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char163:
;__Lib_TFT.c, 1167 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x2002	0x496C    LDR	R1, [PC, #432]
0x2004	0x8809    LDRH	R1, [R1, #0]
0x2006	0x428F    CMP	R7, R1
0x2008	0xD900    BLS	L___Lib_TFT__TFT_Write_Char164
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1168 :: 		
0x200A	0xE0C9    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char164:
;__Lib_TFT.c, 1171 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x200C	0x4968    LDR	R1, [PC, #416]
0x200E	0x8809    LDRH	R1, [R1, #0]
0x2010	0x1A79    SUB	R1, R7, R1
0x2012	0xB289    UXTH	R1, R1
; ch end address is: 28 (R7)
0x2014	0x008A    LSLS	R2, R1, #2
0x2016	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 1172 :: 		
0x2018	0x4C67    LDR	R4, [PC, #412]
0x201A	0x6821    LDR	R1, [R4, #0]
0x201C	0x3108    ADDS	R1, #8
0x201E	0x188B    ADDS	R3, R1, R2
;__Lib_TFT.c, 1173 :: 		
0x2020	0x7818    LDRB	R0, [R3, #0]
; chWidth start address is: 0 (R0)
;__Lib_TFT.c, 1175 :: 		
0x2022	0x1C59    ADDS	R1, R3, #1
0x2024	0x7809    LDRB	R1, [R1, #0]
0x2026	0xB2CA    UXTB	R2, R1
0x2028	0x1C99    ADDS	R1, R3, #2
0x202A	0x7809    LDRB	R1, [R1, #0]
0x202C	0x0209    LSLS	R1, R1, #8
0x202E	0x1852    ADDS	R2, R2, R1
0x2030	0x1CD9    ADDS	R1, R3, #3
0x2032	0x7809    LDRB	R1, [R1, #0]
0x2034	0x0409    LSLS	R1, R1, #16
0x2036	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 1177 :: 		
0x2038	0x4621    MOV	R1, R4
0x203A	0x6809    LDR	R1, [R1, #0]
0x203C	0x188C    ADDS	R4, R1, R2
; pChBitMap start address is: 16 (R4)
;__Lib_TFT.c, 1179 :: 		
0x203E	0x495F    LDR	R1, [PC, #380]
0x2040	0x7809    LDRB	R1, [R1, #0]
0x2042	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char969
0x2044	0x495D    LDR	R1, [PC, #372]
0x2046	0x7809    LDRB	R1, [R1, #0]
0x2048	0x2902    CMP	R1, #2
0x204A	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char968
0x204C	0xE057    B	L___Lib_TFT__TFT_Write_Char167
L___Lib_TFT__TFT_Write_Char969:
L___Lib_TFT__TFT_Write_Char968:
;__Lib_TFT.c, 1180 :: 		
0x204E	0x495C    LDR	R1, [PC, #368]
; y start address is: 12 (R3)
0x2050	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1181 :: 		
; yCnt start address is: 8 (R2)
0x2052	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x2054	0x46A0    MOV	R8, R4
0x2056	0xB2AC    UXTH	R4, R5
L___Lib_TFT__TFT_Write_Char168:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 32 (R8)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 16 (R4)
0x2058	0x495A    LDR	R1, [PC, #360]
0x205A	0x8809    LDRH	R1, [R1, #0]
0x205C	0x428A    CMP	R2, R1
0x205E	0xD244    BCS	L___Lib_TFT__TFT_Write_Char169
; x end address is: 16 (R4)
;__Lib_TFT.c, 1182 :: 		
0x2060	0x4959    LDR	R1, [PC, #356]
; x start address is: 20 (R5)
0x2062	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1183 :: 		
; mask start address is: 28 (R7)
0x2064	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1184 :: 		
; xCnt start address is: 16 (R4)
0x2066	0x2400    MOVS	R4, #0
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char171:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x2068	0x4284    CMP	R4, R0
0x206A	0xD238    BCS	L___Lib_TFT__TFT_Write_Char172
;__Lib_TFT.c, 1185 :: 		
0x206C	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char970
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1186 :: 		
0x206E	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x2072	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1187 :: 		
; mask start address is: 28 (R7)
0x2076	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1188 :: 		
0x2078	0xE7FF    B	L___Lib_TFT__TFT_Write_Char174
L___Lib_TFT__TFT_Write_Char970:
;__Lib_TFT.c, 1185 :: 		
;__Lib_TFT.c, 1188 :: 		
L___Lib_TFT__TFT_Write_Char174:
;__Lib_TFT.c, 1190 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x207A	0xEA060107  AND	R1, R6, R7, LSL #0
0x207E	0xB2C9    UXTB	R1, R1
0x2080	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char175
;__Lib_TFT.c, 1191 :: 		
0x2082	0x4952    LDR	R1, [PC, #328]
0x2084	0x8809    LDRH	R1, [R1, #0]
0x2086	0xF88D6004  STRB	R6, [SP, #4]
0x208A	0xF8CD8008  STR	R8, [SP, #8]
0x208E	0xF88D700C  STRB	R7, [SP, #12]
0x2092	0xF88D200D  STRB	R2, [SP, #13]
0x2096	0xF8AD300E  STRH	R3, [SP, #14]
0x209A	0xF88D0010  STRB	R0, [SP, #16]
0x209E	0xF8AD5012  STRH	R5, [SP, #18]
0x20A2	0xF88D4014  STRB	R4, [SP, #20]
0x20A6	0xB28A    UXTH	R2, R1
0x20A8	0xB219    SXTH	R1, R3
0x20AA	0xB228    SXTH	R0, R5
0x20AC	0xF7FEFB1A  BL	_TFT_Dot+0
0x20B0	0xF89D4014  LDRB	R4, [SP, #20]
0x20B4	0xF8BD5012  LDRH	R5, [SP, #18]
0x20B8	0xF89D0010  LDRB	R0, [SP, #16]
0x20BC	0xF8BD300E  LDRH	R3, [SP, #14]
0x20C0	0xF89D200D  LDRB	R2, [SP, #13]
0x20C4	0xF89D700C  LDRB	R7, [SP, #12]
0x20C8	0xF8DD8008  LDR	R8, [SP, #8]
0x20CC	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1192 :: 		
L___Lib_TFT__TFT_Write_Char175:
;__Lib_TFT.c, 1194 :: 		
0x20D0	0x1C6D    ADDS	R5, R5, #1
0x20D2	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1195 :: 		
0x20D4	0x0079    LSLS	R1, R7, #1
0x20D6	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1184 :: 		
0x20D8	0x1C64    ADDS	R4, R4, #1
0x20DA	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1196 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x20DC	0xE7C4    B	L___Lib_TFT__TFT_Write_Char171
L___Lib_TFT__TFT_Write_Char172:
;__Lib_TFT.c, 1197 :: 		
0x20DE	0x1C5B    ADDS	R3, R3, #1
0x20E0	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1181 :: 		
0x20E2	0x1C52    ADDS	R2, R2, #1
0x20E4	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1198 :: 		
0x20E6	0xB2AC    UXTH	R4, R5
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; yCnt end address is: 8 (R2)
0x20E8	0xE7B6    B	L___Lib_TFT__TFT_Write_Char168
L___Lib_TFT__TFT_Write_Char169:
;__Lib_TFT.c, 1200 :: 		
; x start address is: 16 (R4)
0x20EA	0x4934    LDR	R1, [PC, #208]
0x20EC	0x7809    LDRB	R1, [R1, #0]
0x20EE	0xB919    CBNZ	R1, L___Lib_TFT__TFT_Write_Char176
; y end address is: 12 (R3)
;__Lib_TFT.c, 1201 :: 		
0x20F0	0x1C62    ADDS	R2, R4, #1
; x end address is: 16 (R4)
0x20F2	0x4935    LDR	R1, [PC, #212]
0x20F4	0x800A    STRH	R2, [R1, #0]
0x20F6	0xE001    B	L___Lib_TFT__TFT_Write_Char177
L___Lib_TFT__TFT_Write_Char176:
;__Lib_TFT.c, 1203 :: 		
; y start address is: 12 (R3)
0x20F8	0x4931    LDR	R1, [PC, #196]
0x20FA	0x800B    STRH	R3, [R1, #0]
; y end address is: 12 (R3)
L___Lib_TFT__TFT_Write_Char177:
;__Lib_TFT.c, 1204 :: 		
0x20FC	0xE050    B	L___Lib_TFT__TFT_Write_Char178
L___Lib_TFT__TFT_Write_Char167:
;__Lib_TFT.c, 1205 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 16 (R4)
0x20FE	0x4932    LDR	R1, [PC, #200]
; y start address is: 12 (R3)
0x2100	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1206 :: 		
; yCnt start address is: 8 (R2)
0x2102	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char179:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 16 (R4)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 20 (R5)
0x2104	0x492F    LDR	R1, [PC, #188]
0x2106	0x8809    LDRH	R1, [R1, #0]
0x2108	0x428A    CMP	R2, R1
0x210A	0xD246    BCS	L___Lib_TFT__TFT_Write_Char180
; x end address is: 20 (R5)
;__Lib_TFT.c, 1207 :: 		
0x210C	0x492C    LDR	R1, [PC, #176]
; x start address is: 20 (R5)
0x210E	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1208 :: 		
; mask start address is: 28 (R7)
0x2110	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1209 :: 		
; xCnt start address is: 4 (R1)
0x2112	0x2100    MOVS	R1, #0
; pChBitMap end address is: 16 (R4)
; xCnt end address is: 4 (R1)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x2114	0x46A0    MOV	R8, R4
0x2116	0xB2CC    UXTB	R4, R1
L___Lib_TFT__TFT_Write_Char182:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x2118	0x4284    CMP	R4, R0
0x211A	0xD238    BCS	L___Lib_TFT__TFT_Write_Char183
;__Lib_TFT.c, 1210 :: 		
0x211C	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char971
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1211 :: 		
0x211E	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x2122	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1212 :: 		
; mask start address is: 28 (R7)
0x2126	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1213 :: 		
0x2128	0xE7FF    B	L___Lib_TFT__TFT_Write_Char185
L___Lib_TFT__TFT_Write_Char971:
;__Lib_TFT.c, 1210 :: 		
;__Lib_TFT.c, 1213 :: 		
L___Lib_TFT__TFT_Write_Char185:
;__Lib_TFT.c, 1215 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x212A	0xEA060107  AND	R1, R6, R7, LSL #0
0x212E	0xB2C9    UXTB	R1, R1
0x2130	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char186
;__Lib_TFT.c, 1216 :: 		
0x2132	0x4926    LDR	R1, [PC, #152]
0x2134	0x8809    LDRH	R1, [R1, #0]
0x2136	0xF88D6004  STRB	R6, [SP, #4]
0x213A	0xF8CD8008  STR	R8, [SP, #8]
0x213E	0xF88D700C  STRB	R7, [SP, #12]
0x2142	0xF88D200D  STRB	R2, [SP, #13]
0x2146	0xF8AD300E  STRH	R3, [SP, #14]
0x214A	0xF88D0010  STRB	R0, [SP, #16]
0x214E	0xF8AD5012  STRH	R5, [SP, #18]
0x2152	0xF88D4014  STRB	R4, [SP, #20]
0x2156	0xB28A    UXTH	R2, R1
0x2158	0xB229    SXTH	R1, R5
0x215A	0xB218    SXTH	R0, R3
0x215C	0xF7FEFAC2  BL	_TFT_Dot+0
0x2160	0xF89D4014  LDRB	R4, [SP, #20]
0x2164	0xF8BD5012  LDRH	R5, [SP, #18]
0x2168	0xF89D0010  LDRB	R0, [SP, #16]
0x216C	0xF8BD300E  LDRH	R3, [SP, #14]
0x2170	0xF89D200D  LDRB	R2, [SP, #13]
0x2174	0xF89D700C  LDRB	R7, [SP, #12]
0x2178	0xF8DD8008  LDR	R8, [SP, #8]
0x217C	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1217 :: 		
L___Lib_TFT__TFT_Write_Char186:
;__Lib_TFT.c, 1219 :: 		
0x2180	0x1E6D    SUBS	R5, R5, #1
0x2182	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1220 :: 		
0x2184	0x0079    LSLS	R1, R7, #1
0x2186	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1209 :: 		
0x2188	0x1C64    ADDS	R4, R4, #1
0x218A	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1221 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x218C	0xE7C4    B	L___Lib_TFT__TFT_Write_Char182
L___Lib_TFT__TFT_Write_Char183:
;__Lib_TFT.c, 1223 :: 		
0x218E	0x1C5B    ADDS	R3, R3, #1
0x2190	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1206 :: 		
0x2192	0x1C52    ADDS	R2, R2, #1
0x2194	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1224 :: 		
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x2196	0x4644    MOV	R4, R8
0x2198	0xE7B4    B	L___Lib_TFT__TFT_Write_Char179
L___Lib_TFT__TFT_Write_Char180:
;__Lib_TFT.c, 1227 :: 		
0x219A	0x1E6A    SUBS	R2, R5, #1
; x end address is: 20 (R5)
0x219C	0x4908    LDR	R1, [PC, #32]
0x219E	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 1228 :: 		
L___Lib_TFT__TFT_Write_Char178:
;__Lib_TFT.c, 1229 :: 		
L_end__TFT_Write_Char:
0x21A0	0xF8DDE000  LDR	LR, [SP, #0]
0x21A4	0xB006    ADD	SP, SP, #24
0x21A6	0x4770    BX	LR
0x21A8	0x00362000  	__Lib_TFT_FontInitialized+0
0x21AC	0x5E880000  	_TFT_defaultFont+0
0x21B0	0x00862000  	__Lib_TFT__fontFirstChar+0
0x21B4	0x00942000  	__Lib_TFT__fontLastChar+0
0x21B8	0x00982000  	__Lib_TFT__font+0
0x21BC	0x00962000  	__Lib_TFT_FontOrientation+0
0x21C0	0x009C2000  	__Lib_TFT_y_cord+0
0x21C4	0x009E2000  	__Lib_TFT__fontHeight+0
0x21C8	0x00A02000  	__Lib_TFT_x_cord+0
0x21CC	0x00A22000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char
_TFT_Set_Font:
;__Lib_TFT.c, 169 :: 		
; font_orientation start address is: 8 (R2)
; font_color start address is: 4 (R1)
; activeFont start address is: 0 (R0)
0x28B8	0xB081    SUB	SP, SP, #4
; font_orientation end address is: 8 (R2)
; font_color end address is: 4 (R1)
; activeFont end address is: 0 (R0)
; activeFont start address is: 0 (R0)
; font_color start address is: 4 (R1)
; font_orientation start address is: 8 (R2)
;__Lib_TFT.c, 170 :: 		
0x28BA	0x4B12    LDR	R3, [PC, #72]
0x28BC	0x6018    STR	R0, [R3, #0]
;__Lib_TFT.c, 171 :: 		
0x28BE	0x1C83    ADDS	R3, R0, #2
0x28C0	0x781C    LDRB	R4, [R3, #0]
0x28C2	0x1CC3    ADDS	R3, R0, #3
0x28C4	0x781B    LDRB	R3, [R3, #0]
0x28C6	0x021B    LSLS	R3, R3, #8
0x28C8	0xB29B    UXTH	R3, R3
0x28CA	0x18E4    ADDS	R4, R4, R3
0x28CC	0x4B0E    LDR	R3, [PC, #56]
0x28CE	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 172 :: 		
0x28D0	0x1D03    ADDS	R3, R0, #4
0x28D2	0x781C    LDRB	R4, [R3, #0]
0x28D4	0x1D43    ADDS	R3, R0, #5
0x28D6	0x781B    LDRB	R3, [R3, #0]
0x28D8	0x021B    LSLS	R3, R3, #8
0x28DA	0xB29B    UXTH	R3, R3
0x28DC	0x18E4    ADDS	R4, R4, R3
0x28DE	0x4B0B    LDR	R3, [PC, #44]
0x28E0	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 173 :: 		
0x28E2	0x1D83    ADDS	R3, R0, #6
; activeFont end address is: 0 (R0)
0x28E4	0x781C    LDRB	R4, [R3, #0]
0x28E6	0x4B0A    LDR	R3, [PC, #40]
0x28E8	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 175 :: 		
0x28EA	0x4B0A    LDR	R3, [PC, #40]
0x28EC	0x8019    STRH	R1, [R3, #0]
; font_color end address is: 4 (R1)
;__Lib_TFT.c, 176 :: 		
0x28EE	0x4B0A    LDR	R3, [PC, #40]
0x28F0	0x701A    STRB	R2, [R3, #0]
; font_orientation end address is: 8 (R2)
;__Lib_TFT.c, 177 :: 		
0x28F2	0x2401    MOVS	R4, #1
0x28F4	0x4B09    LDR	R3, [PC, #36]
0x28F6	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 178 :: 		
0x28F8	0x2400    MOVS	R4, #0
0x28FA	0x4B09    LDR	R3, [PC, #36]
0x28FC	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 179 :: 		
L_end_TFT_Set_Font:
0x28FE	0xB001    ADD	SP, SP, #4
0x2900	0x4770    BX	LR
0x2902	0xBF00    NOP
0x2904	0x00982000  	__Lib_TFT__font+0
0x2908	0x00862000  	__Lib_TFT__fontFirstChar+0
0x290C	0x00942000  	__Lib_TFT__fontLastChar+0
0x2910	0x009E2000  	__Lib_TFT__fontHeight+0
0x2914	0x00A22000  	__Lib_TFT_FontColor+0
0x2918	0x00962000  	__Lib_TFT_FontOrientation+0
0x291C	0x00362000  	__Lib_TFT_FontInitialized+0
0x2920	0x00972000  	_ExternalFontSet+0
; end of _TFT_Set_Font
_TFT_Line:
;__Lib_TFT.c, 648 :: 		
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
0x2620	0xB088    SUB	SP, SP, #32
0x2622	0xF8CDE000  STR	LR, [SP, #0]
0x2626	0xF8AD0018  STRH	R0, [SP, #24]
0x262A	0xF8AD101C  STRH	R1, [SP, #28]
0x262E	0xB215    SXTH	R5, R2
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; x2 start address is: 20 (R5)
; y2 start address is: 12 (R3)
;__Lib_TFT.c, 658 :: 		
0x2630	0xB299    UXTH	R1, R3
0x2632	0xB2A8    UXTH	R0, R5
0x2634	0xF7FFFFD2  BL	_TFT_Move_Cursor+0
;__Lib_TFT.c, 661 :: 		
0x2638	0xF9BD4018  LDRSH	R4, [SP, #24]
0x263C	0x42AC    CMP	R4, R5
0x263E	0xD107    BNE	L_TFT_Line53
; x2 end address is: 20 (R5)
;__Lib_TFT.c, 662 :: 		
0x2640	0xF9BD2018  LDRSH	R2, [SP, #24]
0x2644	0xB219    SXTH	R1, R3
; y2 end address is: 12 (R3)
0x2646	0xF9BD001C  LDRSH	R0, [SP, #28]
0x264A	0xF7FEFB03  BL	_TFT_V_Line+0
;__Lib_TFT.c, 663 :: 		
0x264E	0xE12A    B	L_end_TFT_Line
;__Lib_TFT.c, 664 :: 		
L_TFT_Line53:
;__Lib_TFT.c, 666 :: 		
; y2 start address is: 12 (R3)
; x2 start address is: 20 (R5)
0x2650	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2654	0x429C    CMP	R4, R3
0x2656	0xD107    BNE	L_TFT_Line54
; y2 end address is: 12 (R3)
;__Lib_TFT.c, 667 :: 		
0x2658	0xF9BD201C  LDRSH	R2, [SP, #28]
0x265C	0xB229    SXTH	R1, R5
; x2 end address is: 20 (R5)
0x265E	0xF9BD0018  LDRSH	R0, [SP, #24]
0x2662	0xF7FFF8E1  BL	_TFT_H_Line+0
;__Lib_TFT.c, 668 :: 		
0x2666	0xE11E    B	L_end_TFT_Line
;__Lib_TFT.c, 669 :: 		
L_TFT_Line54:
;__Lib_TFT.c, 672 :: 		
; y2 start address is: 12 (R3)
; x2 start address is: 20 (R5)
0x2668	0x2400    MOVS	R4, #0
0x266A	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 673 :: 		
0x266E	0xF9BD4018  LDRSH	R4, [SP, #24]
0x2672	0x1B2C    SUB	R4, R5, R4
0x2674	0xB224    SXTH	R4, R4
; x2 end address is: 20 (R5)
0x2676	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 674 :: 		
0x267A	0x2C00    CMP	R4, #0
0x267C	0xDA0A    BGE	L_TFT_Line55
;__Lib_TFT.c, 675 :: 		
0x267E	0xF9BD4008  LDRSH	R4, [SP, #8]
0x2682	0x4264    RSBS	R4, R4, #0
0x2684	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 676 :: 		
0x2688	0xF8BD4012  LDRH	R4, [SP, #18]
0x268C	0x1E64    SUBS	R4, R4, #1
0x268E	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 677 :: 		
0x2692	0xE004    B	L_TFT_Line56
L_TFT_Line55:
;__Lib_TFT.c, 678 :: 		
0x2694	0xF8BD4012  LDRH	R4, [SP, #18]
0x2698	0x1C64    ADDS	R4, R4, #1
0x269A	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 679 :: 		
L_TFT_Line56:
;__Lib_TFT.c, 681 :: 		
0x269E	0x2400    MOVS	R4, #0
0x26A0	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 682 :: 		
0x26A4	0xF9BD401C  LDRSH	R4, [SP, #28]
0x26A8	0x1B1C    SUB	R4, R3, R4
0x26AA	0xB224    SXTH	R4, R4
; y2 end address is: 12 (R3)
0x26AC	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 683 :: 		
0x26B0	0x2C00    CMP	R4, #0
0x26B2	0xDA0A    BGE	L_TFT_Line57
;__Lib_TFT.c, 684 :: 		
0x26B4	0xF9BD400A  LDRSH	R4, [SP, #10]
0x26B8	0x4264    RSBS	R4, R4, #0
0x26BA	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 685 :: 		
0x26BE	0xF8BD4014  LDRH	R4, [SP, #20]
0x26C2	0x1E64    SUBS	R4, R4, #1
0x26C4	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 686 :: 		
0x26C8	0xE004    B	L_TFT_Line58
L_TFT_Line57:
;__Lib_TFT.c, 687 :: 		
0x26CA	0xF8BD4014  LDRH	R4, [SP, #20]
0x26CE	0x1C64    ADDS	R4, R4, #1
0x26D0	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 688 :: 		
L_TFT_Line58:
;__Lib_TFT.c, 690 :: 		
0x26D4	0x2400    MOVS	R4, #0
0x26D6	0xF8AD4016  STRH	R4, [SP, #22]
;__Lib_TFT.c, 691 :: 		
0x26DA	0xF9BD500A  LDRSH	R5, [SP, #10]
0x26DE	0xF9BD4008  LDRSH	R4, [SP, #8]
0x26E2	0x42AC    CMP	R4, R5
0x26E4	0xDA46    BGE	L_TFT_Line59
;__Lib_TFT.c, 692 :: 		
0x26E6	0xF8BD4016  LDRH	R4, [SP, #22]
0x26EA	0x1C64    ADDS	R4, R4, #1
0x26EC	0xF8AD4016  STRH	R4, [SP, #22]
;__Lib_TFT.c, 693 :: 		
; temp start address is: 0 (R0)
0x26F0	0xF9BD0008  LDRSH	R0, [SP, #8]
;__Lib_TFT.c, 694 :: 		
0x26F4	0xF9BD400A  LDRSH	R4, [SP, #10]
0x26F8	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 695 :: 		
0x26FC	0xF8AD000A  STRH	R0, [SP, #10]
;__Lib_TFT.c, 696 :: 		
0x2700	0xF9BD0018  LDRSH	R0, [SP, #24]
;__Lib_TFT.c, 697 :: 		
0x2704	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2708	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_TFT.c, 698 :: 		
0x270C	0xF8AD001C  STRH	R0, [SP, #28]
;__Lib_TFT.c, 699 :: 		
0x2710	0xF8BD0012  LDRH	R0, [SP, #18]
;__Lib_TFT.c, 700 :: 		
0x2714	0xF8BD4014  LDRH	R4, [SP, #20]
0x2718	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 701 :: 		
0x271C	0xF8AD0014  STRH	R0, [SP, #20]
; temp end address is: 0 (R0)
;__Lib_TFT.c, 702 :: 		
; thick start address is: 40 (R10)
0x2720	0xF2400A01  MOVW	R10, #1
; thick end address is: 40 (R10)
0x2724	0xFA5FF08A  UXTB	R0, R10
L_TFT_Line60:
; thick start address is: 0 (R0)
0x2728	0x4C61    LDR	R4, [PC, #388]
0x272A	0x7824    LDRB	R4, [R4, #0]
0x272C	0x42A0    CMP	R0, R4
0x272E	0xD820    BHI	L_TFT_Line61
;__Lib_TFT.c, 703 :: 		
; offset start address is: 4 (R1)
0x2730	0xB2C1    UXTB	R1, R0
;__Lib_TFT.c, 704 :: 		
0x2732	0xF0010401  AND	R4, R1, #1
0x2736	0xB224    SXTH	R4, R4
0x2738	0xB91C    CBNZ	R4, L__TFT_Line962
;__Lib_TFT.c, 705 :: 		
0x273A	0x424A    RSBS	R2, R1, #0
0x273C	0xB212    SXTH	R2, R2
; offset end address is: 4 (R1)
; offset start address is: 8 (R2)
; offset end address is: 8 (R2)
0x273E	0xB211    SXTH	R1, R2
0x2740	0xE7FF    B	L_TFT_Line63
L__TFT_Line962:
;__Lib_TFT.c, 704 :: 		
;__Lib_TFT.c, 705 :: 		
L_TFT_Line63:
;__Lib_TFT.c, 706 :: 		
; offset start address is: 4 (R1)
0x2742	0x104E    ASRS	R6, R1, #1
0x2744	0xB236    SXTH	R6, R6
; offset end address is: 4 (R1)
;__Lib_TFT.c, 708 :: 		
0x2746	0x4C5B    LDR	R4, [PC, #364]
0x2748	0x8825    LDRH	R5, [R4, #0]
0x274A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x274E	0x19A4    ADDS	R4, R4, R6
0x2750	0xF88D0004  STRB	R0, [SP, #4]
0x2754	0xB2AA    UXTH	R2, R5
0x2756	0xF9BD1018  LDRSH	R1, [SP, #24]
0x275A	0xB220    SXTH	R0, R4
0x275C	0xF7FDFFC2  BL	_TFT_Dot+0
0x2760	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 702 :: 		
0x2764	0xF1000A01  ADD	R10, R0, #1
0x2768	0xFA5FFA8A  UXTB	R10, R10
; thick end address is: 0 (R0)
; thick start address is: 40 (R10)
;__Lib_TFT.c, 709 :: 		
0x276C	0xFA5FF08A  UXTB	R0, R10
; thick end address is: 40 (R10)
0x2770	0xE7DA    B	L_TFT_Line60
L_TFT_Line61:
;__Lib_TFT.c, 710 :: 		
0x2772	0xE027    B	L_TFT_Line64
L_TFT_Line59:
;__Lib_TFT.c, 711 :: 		
; thick start address is: 40 (R10)
0x2774	0xF2400A01  MOVW	R10, #1
; thick end address is: 40 (R10)
0x2778	0xFA5FF08A  UXTB	R0, R10
L_TFT_Line65:
; thick start address is: 0 (R0)
0x277C	0x4C4C    LDR	R4, [PC, #304]
0x277E	0x7824    LDRB	R4, [R4, #0]
0x2780	0x42A0    CMP	R0, R4
0x2782	0xD81F    BHI	L_TFT_Line66
;__Lib_TFT.c, 712 :: 		
; offset start address is: 4 (R1)
0x2784	0xB2C1    UXTB	R1, R0
;__Lib_TFT.c, 713 :: 		
0x2786	0xF0010401  AND	R4, R1, #1
0x278A	0xB224    SXTH	R4, R4
0x278C	0xB91C    CBNZ	R4, L__TFT_Line963
;__Lib_TFT.c, 714 :: 		
0x278E	0x424C    RSBS	R4, R1, #0
; offset end address is: 4 (R1)
; offset start address is: 8 (R2)
0x2790	0xB222    SXTH	R2, R4
; offset end address is: 8 (R2)
0x2792	0xB211    SXTH	R1, R2
0x2794	0xE7FF    B	L_TFT_Line68
L__TFT_Line963:
;__Lib_TFT.c, 713 :: 		
;__Lib_TFT.c, 714 :: 		
L_TFT_Line68:
;__Lib_TFT.c, 715 :: 		
; offset start address is: 4 (R1)
0x2796	0x104E    ASRS	R6, R1, #1
0x2798	0xB236    SXTH	R6, R6
; offset end address is: 4 (R1)
;__Lib_TFT.c, 717 :: 		
0x279A	0x4C46    LDR	R4, [PC, #280]
0x279C	0x8825    LDRH	R5, [R4, #0]
0x279E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x27A2	0x19A4    ADDS	R4, R4, R6
0x27A4	0xF88D0004  STRB	R0, [SP, #4]
0x27A8	0xB2AA    UXTH	R2, R5
0x27AA	0xB221    SXTH	R1, R4
0x27AC	0xF9BD0018  LDRSH	R0, [SP, #24]
0x27B0	0xF7FDFF98  BL	_TFT_Dot+0
0x27B4	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 711 :: 		
0x27B8	0x1C44    ADDS	R4, R0, #1
; thick end address is: 0 (R0)
; thick start address is: 40 (R10)
0x27BA	0xFA5FFA84  UXTB	R10, R4
;__Lib_TFT.c, 718 :: 		
0x27BE	0xFA5FF08A  UXTB	R0, R10
; thick end address is: 40 (R10)
0x27C2	0xE7DB    B	L_TFT_Line65
L_TFT_Line66:
;__Lib_TFT.c, 719 :: 		
L_TFT_Line64:
;__Lib_TFT.c, 722 :: 		
0x27C4	0xF9BD4008  LDRSH	R4, [SP, #8]
0x27C8	0x0064    LSLS	R4, R4, #1
0x27CA	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 725 :: 		
0x27CE	0xF9BD400A  LDRSH	R4, [SP, #10]
0x27D2	0x0065    LSLS	R5, R4, #1
0x27D4	0xB22D    SXTH	R5, R5
0x27D6	0xF8AD500E  STRH	R5, [SP, #14]
;__Lib_TFT.c, 728 :: 		
0x27DA	0xF9BD4008  LDRSH	R4, [SP, #8]
0x27DE	0x1B2C    SUB	R4, R5, R4
0x27E0	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 730 :: 		
L_TFT_Line69:
0x27E4	0xF9BD4008  LDRSH	R4, [SP, #8]
0x27E8	0x1E64    SUBS	R4, R4, #1
0x27EA	0xB224    SXTH	R4, R4
0x27EC	0xF8AD4008  STRH	R4, [SP, #8]
0x27F0	0x2C00    CMP	R4, #0
0x27F2	0xDB58    BLT	L_TFT_Line70
;__Lib_TFT.c, 731 :: 		
0x27F4	0xF9BD400C  LDRSH	R4, [SP, #12]
0x27F8	0x2C00    CMP	R4, #0
0x27FA	0xDB0D    BLT	L_TFT_Line71
;__Lib_TFT.c, 732 :: 		
0x27FC	0xF8BD5014  LDRH	R5, [SP, #20]
0x2800	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2804	0x1964    ADDS	R4, R4, R5
0x2806	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_TFT.c, 733 :: 		
0x280A	0xF9BD5010  LDRSH	R5, [SP, #16]
0x280E	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2812	0x1B64    SUB	R4, R4, R5
0x2814	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 734 :: 		
L_TFT_Line71:
;__Lib_TFT.c, 736 :: 		
0x2818	0xF8BD5012  LDRH	R5, [SP, #18]
0x281C	0xF9BD4018  LDRSH	R4, [SP, #24]
0x2820	0x1964    ADDS	R4, R4, R5
0x2822	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_TFT.c, 737 :: 		
0x2826	0xF9BD500E  LDRSH	R5, [SP, #14]
0x282A	0xF9BD400C  LDRSH	R4, [SP, #12]
0x282E	0x1964    ADDS	R4, R4, R5
0x2830	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 739 :: 		
; thick start address is: 0 (R0)
0x2834	0x2001    MOVS	R0, #1
; thick end address is: 0 (R0)
L_TFT_Line72:
; thick start address is: 0 (R0)
0x2836	0x4C1E    LDR	R4, [PC, #120]
0x2838	0x7824    LDRB	R4, [R4, #0]
0x283A	0x42A0    CMP	R0, R4
0x283C	0xD832    BHI	L_TFT_Line73
;__Lib_TFT.c, 740 :: 		
; offset start address is: 20 (R5)
0x283E	0xB2C5    UXTB	R5, R0
;__Lib_TFT.c, 741 :: 		
0x2840	0xF0050401  AND	R4, R5, #1
0x2844	0xB224    SXTH	R4, R4
0x2846	0xB914    CBNZ	R4, L__TFT_Line964
;__Lib_TFT.c, 742 :: 		
0x2848	0x4269    RSBS	R1, R5, #0
0x284A	0xB209    SXTH	R1, R1
; offset end address is: 20 (R5)
; offset start address is: 4 (R1)
; offset end address is: 4 (R1)
0x284C	0xE000    B	L_TFT_Line75
L__TFT_Line964:
;__Lib_TFT.c, 741 :: 		
0x284E	0xB229    SXTH	R1, R5
;__Lib_TFT.c, 742 :: 		
L_TFT_Line75:
;__Lib_TFT.c, 743 :: 		
; offset start address is: 4 (R1)
0x2850	0x1049    ASRS	R1, R1, #1
0x2852	0xB209    SXTH	R1, R1
;__Lib_TFT.c, 745 :: 		
0x2854	0xF8BD4016  LDRH	R4, [SP, #22]
0x2858	0xB17C    CBZ	R4, L_TFT_Line76
;__Lib_TFT.c, 746 :: 		
0x285A	0x4C16    LDR	R4, [PC, #88]
0x285C	0x8825    LDRH	R5, [R4, #0]
0x285E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2862	0x1864    ADDS	R4, R4, R1
; offset end address is: 4 (R1)
0x2864	0xF88D0004  STRB	R0, [SP, #4]
0x2868	0xB2AA    UXTH	R2, R5
0x286A	0xF9BD1018  LDRSH	R1, [SP, #24]
0x286E	0xB220    SXTH	R0, R4
0x2870	0xF7FDFF38  BL	_TFT_Dot+0
0x2874	0xF89D0004  LDRB	R0, [SP, #4]
0x2878	0xE00E    B	L_TFT_Line77
L_TFT_Line76:
;__Lib_TFT.c, 748 :: 		
; offset start address is: 4 (R1)
0x287A	0x4C0E    LDR	R4, [PC, #56]
0x287C	0x8825    LDRH	R5, [R4, #0]
0x287E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2882	0x1864    ADDS	R4, R4, R1
; offset end address is: 4 (R1)
0x2884	0xF88D0004  STRB	R0, [SP, #4]
0x2888	0xB2AA    UXTH	R2, R5
0x288A	0xB221    SXTH	R1, R4
0x288C	0xF9BD0018  LDRSH	R0, [SP, #24]
0x2890	0xF7FDFF28  BL	_TFT_Dot+0
0x2894	0xF89D0004  LDRB	R0, [SP, #4]
L_TFT_Line77:
;__Lib_TFT.c, 739 :: 		
0x2898	0x1C44    ADDS	R4, R0, #1
; thick end address is: 0 (R0)
; thick start address is: 32 (R8)
0x289A	0xFA5FF884  UXTB	R8, R4
;__Lib_TFT.c, 750 :: 		
0x289E	0xFA5FF088  UXTB	R0, R8
; thick end address is: 32 (R8)
0x28A2	0xE7C8    B	L_TFT_Line72
L_TFT_Line73:
;__Lib_TFT.c, 751 :: 		
0x28A4	0xE79E    B	L_TFT_Line69
L_TFT_Line70:
;__Lib_TFT.c, 752 :: 		
L_end_TFT_Line:
0x28A6	0xF8DDE000  LDR	LR, [SP, #0]
0x28AA	0xB008    ADD	SP, SP, #32
0x28AC	0x4770    BX	LR
0x28AE	0xBF00    NOP
0x28B0	0x00AE2000  	__Lib_TFT_PenWidth+0
0x28B4	0x00B82000  	__Lib_TFT_PenColor+0
; end of _TFT_Line
_TFT_V_Line:
;__Lib_TFT.c, 612 :: 		
; x_pos start address is: 8 (R2)
; y_end start address is: 4 (R1)
; y_start start address is: 0 (R0)
0x0C54	0xB086    SUB	SP, SP, #24
0x0C56	0xF8CDE000  STR	LR, [SP, #0]
0x0C5A	0xF8AD1004  STRH	R1, [SP, #4]
0x0C5E	0xB201    SXTH	R1, R0
0x0C60	0xF9BD0004  LDRSH	R0, [SP, #4]
; x_pos end address is: 8 (R2)
; y_end end address is: 4 (R1)
; y_start end address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_end start address is: 0 (R0)
; x_pos start address is: 8 (R2)
;__Lib_TFT.c, 617 :: 		
0x0C64	0x4281    CMP	R1, R0
0x0C66	0xDD03    BLE	L__TFT_V_Line959
;__Lib_TFT.c, 618 :: 		
; loc start address is: 12 (R3)
0x0C68	0xB28B    UXTH	R3, R1
;__Lib_TFT.c, 619 :: 		
0x0C6A	0xB201    SXTH	R1, R0
;__Lib_TFT.c, 620 :: 		
0x0C6C	0xB218    SXTH	R0, R3
; loc end address is: 12 (R3)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 621 :: 		
0x0C6E	0xE7FF    B	L_TFT_V_Line36
L__TFT_V_Line959:
;__Lib_TFT.c, 617 :: 		
;__Lib_TFT.c, 621 :: 		
L_TFT_V_Line36:
;__Lib_TFT.c, 623 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
0x0C70	0x2900    CMP	R1, #0
0x0C72	0xDA02    BGE	L_TFT_V_Line37
;__Lib_TFT.c, 624 :: 		
0x0C74	0x2100    MOVS	R1, #0
0x0C76	0xB209    SXTH	R1, R1
0x0C78	0xE004    B	L_TFT_V_Line38
L_TFT_V_Line37:
;__Lib_TFT.c, 625 :: 		
0x0C7A	0x4B2F    LDR	R3, [PC, #188]
0x0C7C	0x881B    LDRH	R3, [R3, #0]
0x0C7E	0x4299    CMP	R1, R3
0x0C80	0xD300    BCC	L_TFT_V_Line39
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 626 :: 		
0x0C82	0xE055    B	L_end_TFT_V_Line
L_TFT_V_Line39:
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_start end address is: 4 (R1)
; x_pos start address is: 8 (R2)
L_TFT_V_Line38:
;__Lib_TFT.c, 628 :: 		
; y_start start address is: 4 (R1)
0x0C84	0x2800    CMP	R0, #0
0x0C86	0xDA00    BGE	L_TFT_V_Line40
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 629 :: 		
0x0C88	0xE052    B	L_end_TFT_V_Line
L_TFT_V_Line40:
;__Lib_TFT.c, 630 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; x_pos start address is: 8 (R2)
0x0C8A	0x4B2B    LDR	R3, [PC, #172]
0x0C8C	0x881B    LDRH	R3, [R3, #0]
0x0C8E	0x4298    CMP	R0, R3
0x0C90	0xD305    BCC	L__TFT_V_Line960
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 631 :: 		
0x0C92	0x4B29    LDR	R3, [PC, #164]
0x0C94	0x881B    LDRH	R3, [R3, #0]
0x0C96	0x1E5B    SUBS	R3, R3, #1
; y_end start address is: 0 (R0)
0x0C98	0xB218    SXTH	R0, R3
; y_end end address is: 0 (R0)
0x0C9A	0xB203    SXTH	R3, R0
0x0C9C	0xE000    B	L_TFT_V_Line42
L__TFT_V_Line960:
;__Lib_TFT.c, 630 :: 		
0x0C9E	0xB203    SXTH	R3, R0
;__Lib_TFT.c, 631 :: 		
L_TFT_V_Line42:
;__Lib_TFT.c, 633 :: 		
; y_end start address is: 12 (R3)
; thick start address is: 0 (R0)
0x0CA0	0x2001    MOVS	R0, #1
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 12 (R3)
; thick end address is: 0 (R0)
0x0CA2	0xB215    SXTH	R5, R2
0x0CA4	0xB20A    SXTH	R2, R1
0x0CA6	0xB219    SXTH	R1, R3
L_TFT_V_Line43:
; thick start address is: 0 (R0)
; y_end start address is: 4 (R1)
; y_start start address is: 8 (R2)
; x_pos start address is: 20 (R5)
0x0CA8	0x4B24    LDR	R3, [PC, #144]
0x0CAA	0x781B    LDRB	R3, [R3, #0]
0x0CAC	0x4298    CMP	R0, R3
0x0CAE	0xD83F    BHI	L_TFT_V_Line44
;__Lib_TFT.c, 634 :: 		
; offset start address is: 16 (R4)
0x0CB0	0xB2C4    UXTB	R4, R0
;__Lib_TFT.c, 635 :: 		
0x0CB2	0xF0040301  AND	R3, R4, #1
0x0CB6	0xB21B    SXTH	R3, R3
0x0CB8	0xB913    CBNZ	R3, L__TFT_V_Line961
;__Lib_TFT.c, 636 :: 		
0x0CBA	0x4264    RSBS	R4, R4, #0
0x0CBC	0xB224    SXTH	R4, R4
; offset end address is: 16 (R4)
0x0CBE	0xE7FF    B	L_TFT_V_Line46
L__TFT_V_Line961:
;__Lib_TFT.c, 635 :: 		
;__Lib_TFT.c, 636 :: 		
L_TFT_V_Line46:
;__Lib_TFT.c, 637 :: 		
; offset start address is: 16 (R4)
0x0CC0	0x1063    ASRS	R3, R4, #1
0x0CC2	0xB21B    SXTH	R3, R3
; offset end address is: 16 (R4)
; offset start address is: 24 (R6)
0x0CC4	0xB21E    SXTH	R6, R3
;__Lib_TFT.c, 639 :: 		
0x0CC6	0x18EB    ADDS	R3, R5, R3
0x0CC8	0xB21B    SXTH	R3, R3
0x0CCA	0x2B00    CMP	R3, #0
0x0CCC	0xDB06    BLT	L__TFT_V_Line958
0x0CCE	0x19AC    ADDS	R4, R5, R6
0x0CD0	0xB224    SXTH	R4, R4
0x0CD2	0x4B1B    LDR	R3, [PC, #108]
0x0CD4	0x881B    LDRH	R3, [R3, #0]
0x0CD6	0x429C    CMP	R4, R3
0x0CD8	0xD200    BCS	L__TFT_V_Line957
0x0CDA	0xE000    B	L_TFT_V_Line49
; offset end address is: 24 (R6)
L__TFT_V_Line958:
L__TFT_V_Line957:
;__Lib_TFT.c, 640 :: 		
0x0CDC	0xE025    B	L_TFT_V_Line45
L_TFT_V_Line49:
;__Lib_TFT.c, 642 :: 		
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
0x0CDE	0xB297    UXTH	R7, R2
; loc end address is: 28 (R7)
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line50:
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
; offset end address is: 24 (R6)
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x0CE0	0x428F    CMP	R7, R1
0x0CE2	0xD822    BHI	L_TFT_V_Line51
; offset end address is: 24 (R6)
;__Lib_TFT.c, 643 :: 		
; offset start address is: 24 (R6)
0x0CE4	0x4B17    LDR	R3, [PC, #92]
0x0CE6	0x881C    LDRH	R4, [R3, #0]
0x0CE8	0x19AB    ADDS	R3, R5, R6
0x0CEA	0xF88D0004  STRB	R0, [SP, #4]
0x0CEE	0xF8AD1008  STRH	R1, [SP, #8]
0x0CF2	0xF8AD200C  STRH	R2, [SP, #12]
0x0CF6	0xF8AD5010  STRH	R5, [SP, #16]
0x0CFA	0xF8AD6012  STRH	R6, [SP, #18]
0x0CFE	0xF8AD7014  STRH	R7, [SP, #20]
0x0D02	0xB2A2    UXTH	R2, R4
0x0D04	0xB239    SXTH	R1, R7
0x0D06	0xB218    SXTH	R0, R3
0x0D08	0xF7FFFCEC  BL	_TFT_Dot+0
0x0D0C	0xF8BD7014  LDRH	R7, [SP, #20]
0x0D10	0xF9BD6012  LDRSH	R6, [SP, #18]
0x0D14	0xF9BD5010  LDRSH	R5, [SP, #16]
0x0D18	0xF9BD200C  LDRSH	R2, [SP, #12]
0x0D1C	0xF9BD1008  LDRSH	R1, [SP, #8]
0x0D20	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 642 :: 		
0x0D24	0x1C7F    ADDS	R7, R7, #1
0x0D26	0xB2BF    UXTH	R7, R7
;__Lib_TFT.c, 644 :: 		
; offset end address is: 24 (R6)
; loc end address is: 28 (R7)
0x0D28	0xE7DA    B	L_TFT_V_Line50
L_TFT_V_Line51:
;__Lib_TFT.c, 645 :: 		
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line45:
; x_pos end address is: 20 (R5)
;__Lib_TFT.c, 633 :: 		
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x0D2A	0x1C40    ADDS	R0, R0, #1
0x0D2C	0xB2C0    UXTB	R0, R0
;__Lib_TFT.c, 645 :: 		
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
0x0D2E	0xE7BB    B	L_TFT_V_Line43
L_TFT_V_Line44:
;__Lib_TFT.c, 646 :: 		
L_end_TFT_V_Line:
0x0D30	0xF8DDE000  LDR	LR, [SP, #0]
0x0D34	0xB006    ADD	SP, SP, #24
0x0D36	0x4770    BX	LR
0x0D38	0x00842000  	_TFT_DISP_HEIGHT+0
0x0D3C	0x00AE2000  	__Lib_TFT_PenWidth+0
0x0D40	0x007A2000  	_TFT_DISP_WIDTH+0
0x0D44	0x00B82000  	__Lib_TFT_PenColor+0
; end of _TFT_V_Line
_TFT_H_Line:
;__Lib_TFT.c, 562 :: 		
0x1828	0xB086    SUB	SP, SP, #24
0x182A	0xF8CDE000  STR	LR, [SP, #0]
0x182E	0xF8AD000C  STRH	R0, [SP, #12]
0x1832	0xF8AD1010  STRH	R1, [SP, #16]
0x1836	0xF8AD2014  STRH	R2, [SP, #20]
;__Lib_TFT.c, 567 :: 		
0x183A	0xF9BD4010  LDRSH	R4, [SP, #16]
0x183E	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1842	0x42A3    CMP	R3, R4
0x1844	0xDD07    BLE	L_TFT_H_Line12
;__Lib_TFT.c, 568 :: 		
; loc start address is: 0 (R0)
0x1846	0xF9BD000C  LDRSH	R0, [SP, #12]
;__Lib_TFT.c, 569 :: 		
0x184A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x184E	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 570 :: 		
0x1852	0xF8AD0010  STRH	R0, [SP, #16]
; loc end address is: 0 (R0)
;__Lib_TFT.c, 571 :: 		
L_TFT_H_Line12:
;__Lib_TFT.c, 573 :: 		
0x1856	0xF9BD300C  LDRSH	R3, [SP, #12]
0x185A	0x2B00    CMP	R3, #0
0x185C	0xDA04    BGE	L_TFT_H_Line13
;__Lib_TFT.c, 574 :: 		
0x185E	0x2300    MOVS	R3, #0
0x1860	0xB21B    SXTH	R3, R3
0x1862	0xF8AD300C  STRH	R3, [SP, #12]
0x1866	0xE006    B	L_TFT_H_Line14
L_TFT_H_Line13:
;__Lib_TFT.c, 575 :: 		
0x1868	0x4B4B    LDR	R3, [PC, #300]
0x186A	0x881C    LDRH	R4, [R3, #0]
0x186C	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1870	0x42A3    CMP	R3, R4
0x1872	0xD300    BCC	L_TFT_H_Line15
;__Lib_TFT.c, 576 :: 		
0x1874	0xE08C    B	L_end_TFT_H_Line
L_TFT_H_Line15:
L_TFT_H_Line14:
;__Lib_TFT.c, 578 :: 		
0x1876	0xF9BD3010  LDRSH	R3, [SP, #16]
0x187A	0x2B00    CMP	R3, #0
0x187C	0xDA00    BGE	L_TFT_H_Line16
;__Lib_TFT.c, 579 :: 		
0x187E	0xE087    B	L_end_TFT_H_Line
L_TFT_H_Line16:
;__Lib_TFT.c, 580 :: 		
0x1880	0x4B45    LDR	R3, [PC, #276]
0x1882	0x881C    LDRH	R4, [R3, #0]
0x1884	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1888	0x42A3    CMP	R3, R4
0x188A	0xD304    BCC	L_TFT_H_Line18
;__Lib_TFT.c, 581 :: 		
0x188C	0x4B42    LDR	R3, [PC, #264]
0x188E	0x881B    LDRH	R3, [R3, #0]
0x1890	0x1E5B    SUBS	R3, R3, #1
0x1892	0xF8AD3010  STRH	R3, [SP, #16]
L_TFT_H_Line18:
;__Lib_TFT.c, 583 :: 		
0x1896	0x2301    MOVS	R3, #1
0x1898	0xF88D3008  STRB	R3, [SP, #8]
L_TFT_H_Line19:
0x189C	0x4B3F    LDR	R3, [PC, #252]
0x189E	0x781C    LDRB	R4, [R3, #0]
0x18A0	0xF89D3008  LDRB	R3, [SP, #8]
0x18A4	0x42A3    CMP	R3, R4
0x18A6	0xF2008073  BHI	L_TFT_H_Line20
;__Lib_TFT.c, 584 :: 		
; offset start address is: 0 (R0)
0x18AA	0xF89D0008  LDRB	R0, [SP, #8]
;__Lib_TFT.c, 585 :: 		
0x18AE	0xF0000301  AND	R3, R0, #1
0x18B2	0xB21B    SXTH	R3, R3
0x18B4	0xB91B    CBNZ	R3, L__TFT_H_Line955
;__Lib_TFT.c, 586 :: 		
0x18B6	0x4241    RSBS	R1, R0, #0
0x18B8	0xB209    SXTH	R1, R1
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
; offset end address is: 4 (R1)
0x18BA	0xB208    SXTH	R0, R1
0x18BC	0xE7FF    B	L_TFT_H_Line22
L__TFT_H_Line955:
;__Lib_TFT.c, 585 :: 		
;__Lib_TFT.c, 586 :: 		
L_TFT_H_Line22:
;__Lib_TFT.c, 587 :: 		
; offset start address is: 0 (R0)
0x18BE	0x1044    ASRS	R4, R0, #1
0x18C0	0xB224    SXTH	R4, R4
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
0x18C2	0xB221    SXTH	R1, R4
;__Lib_TFT.c, 589 :: 		
0x18C4	0xF9BD3014  LDRSH	R3, [SP, #20]
0x18C8	0x191B    ADDS	R3, R3, R4
0x18CA	0xB21B    SXTH	R3, R3
0x18CC	0x2B00    CMP	R3, #0
0x18CE	0xDB08    BLT	L__TFT_H_Line954
0x18D0	0xF9BD3014  LDRSH	R3, [SP, #20]
0x18D4	0x185C    ADDS	R4, R3, R1
0x18D6	0xB224    SXTH	R4, R4
0x18D8	0x4B31    LDR	R3, [PC, #196]
0x18DA	0x881B    LDRH	R3, [R3, #0]
0x18DC	0x429C    CMP	R4, R3
0x18DE	0xD200    BCS	L__TFT_H_Line953
0x18E0	0xE000    B	L_TFT_H_Line25
; offset end address is: 4 (R1)
L__TFT_H_Line954:
L__TFT_H_Line953:
;__Lib_TFT.c, 590 :: 		
0x18E2	0xE04F    B	L_TFT_H_Line21
L_TFT_H_Line25:
;__Lib_TFT.c, 592 :: 		
; offset start address is: 4 (R1)
0x18E4	0x4B2F    LDR	R3, [PC, #188]
0x18E6	0x781B    LDRB	R3, [R3, #0]
0x18E8	0x2B00    CMP	R3, #0
0x18EA	0xD135    BNE	L_TFT_H_Line26
;__Lib_TFT.c, 593 :: 		
0x18EC	0x2400    MOVS	R4, #0
0x18EE	0xB264    SXTB	R4, R4
0x18F0	0x4B2D    LDR	R3, [PC, #180]
0x18F2	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 594 :: 		
0x18F4	0xF7FEFE88  BL	__Lib_TFT_Is_SSD1963_Set+0
0x18F8	0xB160    CBZ	R0, L_TFT_H_Line27
;__Lib_TFT.c, 595 :: 		
0x18FA	0xF9BD3014  LDRSH	R3, [SP, #20]
0x18FE	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x1900	0xB2A3    UXTH	R3, R4
0x1902	0xF9BD2010  LDRSH	R2, [SP, #16]
0x1906	0xB2A1    UXTH	R1, R4
0x1908	0xF9BD000C  LDRSH	R0, [SP, #12]
0x190C	0x4C27    LDR	R4, [PC, #156]
0x190E	0x6824    LDR	R4, [R4, #0]
0x1910	0x47A0    BLX	R4
0x1912	0xE008    B	L_TFT_H_Line28
L_TFT_H_Line27:
;__Lib_TFT.c, 597 :: 		
; offset start address is: 4 (R1)
0x1914	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1918	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x191A	0xB2A1    UXTH	R1, R4
0x191C	0xF9BD000C  LDRSH	R0, [SP, #12]
0x1920	0x4C23    LDR	R4, [PC, #140]
0x1922	0x6824    LDR	R4, [R4, #0]
0x1924	0x47A0    BLX	R4
L_TFT_H_Line28:
;__Lib_TFT.c, 598 :: 		
; loc start address is: 0 (R0)
0x1926	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line29:
; loc start address is: 0 (R0)
0x192A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x192E	0x4298    CMP	R0, R3
0x1930	0xD80D    BHI	L_TFT_H_Line30
;__Lib_TFT.c, 599 :: 		
0x1932	0x4B20    LDR	R3, [PC, #128]
0x1934	0x881C    LDRH	R4, [R3, #0]
0x1936	0xF8AD0004  STRH	R0, [SP, #4]
0x193A	0xB2A0    UXTH	R0, R4
0x193C	0x4C1E    LDR	R4, [PC, #120]
0x193E	0x6824    LDR	R4, [R4, #0]
0x1940	0x47A0    BLX	R4
0x1942	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 598 :: 		
0x1946	0x1C41    ADDS	R1, R0, #1
0x1948	0xB289    UXTH	R1, R1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
;__Lib_TFT.c, 600 :: 		
0x194A	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x194C	0xE7ED    B	L_TFT_H_Line29
L_TFT_H_Line30:
;__Lib_TFT.c, 601 :: 		
0x194E	0x2401    MOVS	R4, #1
0x1950	0xB264    SXTB	R4, R4
0x1952	0x4B15    LDR	R3, [PC, #84]
0x1954	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 602 :: 		
0x1956	0xE015    B	L_TFT_H_Line32
L_TFT_H_Line26:
;__Lib_TFT.c, 603 :: 		
; loc start address is: 0 (R0)
0x1958	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line33:
; loc start address is: 0 (R0)
0x195C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1960	0x4298    CMP	R0, R3
0x1962	0xD80F    BHI	L_TFT_H_Line34
;__Lib_TFT.c, 604 :: 		
0x1964	0x4B13    LDR	R3, [PC, #76]
0x1966	0x881B    LDRH	R3, [R3, #0]
0x1968	0xF8AD0004  STRH	R0, [SP, #4]
0x196C	0xB29A    UXTH	R2, R3
0x196E	0xF9BD1014  LDRSH	R1, [SP, #20]
0x1972	0xB200    SXTH	R0, R0
0x1974	0xF7FEFEB6  BL	_TFT_Dot+0
0x1978	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 603 :: 		
0x197C	0x1C43    ADDS	R3, R0, #1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
0x197E	0xB299    UXTH	R1, R3
;__Lib_TFT.c, 605 :: 		
0x1980	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x1982	0xE7EB    B	L_TFT_H_Line33
L_TFT_H_Line34:
;__Lib_TFT.c, 606 :: 		
L_TFT_H_Line32:
;__Lib_TFT.c, 607 :: 		
L_TFT_H_Line21:
;__Lib_TFT.c, 583 :: 		
0x1984	0xF89D3008  LDRB	R3, [SP, #8]
0x1988	0x1C5B    ADDS	R3, R3, #1
0x198A	0xF88D3008  STRB	R3, [SP, #8]
;__Lib_TFT.c, 607 :: 		
0x198E	0xE785    B	L_TFT_H_Line19
L_TFT_H_Line20:
;__Lib_TFT.c, 608 :: 		
L_end_TFT_H_Line:
0x1990	0xF8DDE000  LDR	LR, [SP, #0]
0x1994	0xB006    ADD	SP, SP, #24
0x1996	0x4770    BX	LR
0x1998	0x007A2000  	_TFT_DISP_WIDTH+0
0x199C	0x00AE2000  	__Lib_TFT_PenWidth+0
0x19A0	0x00842000  	_TFT_DISP_HEIGHT+0
0x19A4	0x003A2000  	__Lib_TFT___no_acceleration+0
0x19A8	0x01BC4223  	TFT_CS+0
0x19AC	0x00882000  	_TFT_SSD1963_Set_Address_Ptr+0
0x19B0	0x008C2000  	_TFT_Set_Address_Ptr+0
0x19B4	0x00B82000  	__Lib_TFT_PenColor+0
0x19B8	0x00902000  	_TFT_Write_Data_Ptr+0
; end of _TFT_H_Line
_button1:
;tetris_events_code.c, 63 :: 		void button1()
0x3960	0xB081    SUB	SP, SP, #4
0x3962	0xF8CDE000  STR	LR, [SP, #0]
;tetris_events_code.c, 66 :: 		TFT_Set_Pen(CL_WHITE, 1);
0x3966	0x2101    MOVS	R1, #1
0x3968	0xF64F70FF  MOVW	R0, #65535
0x396C	0xF7FEFFDA  BL	_TFT_Set_Pen+0
;tetris_events_code.c, 67 :: 		TFT_Set_Brush(1, CL_BLACK, 0, 0, 0, 0);
0x3970	0x2100    MOVS	R1, #0
0x3972	0x2000    MOVS	R0, #0
0x3974	0xB402    PUSH	(R1)
0x3976	0xB401    PUSH	(R0)
0x3978	0x2300    MOVS	R3, #0
0x397A	0x2200    MOVS	R2, #0
0x397C	0xF2400100  MOVW	R1, #0
0x3980	0x2001    MOVS	R0, #1
0x3982	0xF7FEFFDB  BL	_TFT_Set_Brush+0
0x3986	0xB002    ADD	SP, SP, #8
;tetris_events_code.c, 68 :: 		TFT_Circle(110, 111, 4);
0x3988	0x2204    MOVS	R2, #4
0x398A	0xB212    SXTH	R2, R2
0x398C	0x216F    MOVS	R1, #111
0x398E	0xB209    SXTH	R1, R1
0x3990	0x206E    MOVS	R0, #110
0x3992	0xB200    SXTH	R0, R0
0x3994	0xF7FFF9EA  BL	_TFT_Circle+0
;tetris_events_code.c, 70 :: 		TFT_Set_Brush(1, CL_WHITE, 0, 0, 0, 0);
0x3998	0x2100    MOVS	R1, #0
0x399A	0x2000    MOVS	R0, #0
0x399C	0xB402    PUSH	(R1)
0x399E	0xB401    PUSH	(R0)
0x39A0	0x2300    MOVS	R3, #0
0x39A2	0x2200    MOVS	R2, #0
0x39A4	0xF64F71FF  MOVW	R1, #65535
0x39A8	0x2001    MOVS	R0, #1
0x39AA	0xF7FEFFC7  BL	_TFT_Set_Brush+0
0x39AE	0xB002    ADD	SP, SP, #8
;tetris_events_code.c, 71 :: 		TFT_Circle(110,158 , 4);
0x39B0	0x2204    MOVS	R2, #4
0x39B2	0xB212    SXTH	R2, R2
0x39B4	0x219E    MOVS	R1, #158
0x39B6	0xB209    SXTH	R1, R1
0x39B8	0x206E    MOVS	R0, #110
0x39BA	0xB200    SXTH	R0, R0
0x39BC	0xF7FFF9D6  BL	_TFT_Circle+0
;tetris_events_code.c, 72 :: 		}
L_end_button1:
0x39C0	0xF8DDE000  LDR	LR, [SP, #0]
0x39C4	0xB001    ADD	SP, SP, #4
0x39C6	0x4770    BX	LR
; end of _button1
_TFT_Circle:
;__Lib_TFT.c, 849 :: 		
; radius start address is: 8 (R2)
0x2D6C	0xB087    SUB	SP, SP, #28
0x2D6E	0xF8CDE000  STR	LR, [SP, #0]
0x2D72	0xF8AD0014  STRH	R0, [SP, #20]
0x2D76	0xB210    SXTH	R0, R2
0x2D78	0xF8AD1018  STRH	R1, [SP, #24]
; radius end address is: 8 (R2)
; radius start address is: 0 (R0)
;__Lib_TFT.c, 855 :: 		
0x2D7C	0x4BDC    LDR	R3, [PC, #880]
0x2D7E	0x781B    LDRB	R3, [R3, #0]
0x2D80	0xB15B    CBZ	R3, L_TFT_Circle93
;__Lib_TFT.c, 856 :: 		
0x2D82	0xF8AD0004  STRH	R0, [SP, #4]
0x2D86	0x2301    MOVS	R3, #1
0x2D88	0xB202    SXTH	R2, R0
0x2D8A	0xF9BD1018  LDRSH	R1, [SP, #24]
0x2D8E	0xF9BD0014  LDRSH	R0, [SP, #20]
0x2D92	0xF7FEFE21  BL	__Lib_TFT__TFT_Circle_Fill+0
0x2D96	0xF9BD0004  LDRSH	R0, [SP, #4]
;__Lib_TFT.c, 857 :: 		
L_TFT_Circle93:
;__Lib_TFT.c, 860 :: 		
0x2D9A	0x4DD6    LDR	R5, [PC, #856]
0x2D9C	0x882B    LDRH	R3, [R5, #0]
0x2D9E	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_TFT.c, 861 :: 		
0x2DA2	0x4CD5    LDR	R4, [PC, #852]
0x2DA4	0x7823    LDRB	R3, [R4, #0]
0x2DA6	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_TFT.c, 862 :: 		
0x2DAA	0x4BD4    LDR	R3, [PC, #848]
0x2DAC	0x881B    LDRH	R3, [R3, #0]
0x2DAE	0x802B    STRH	R3, [R5, #0]
;__Lib_TFT.c, 863 :: 		
0x2DB0	0x2300    MOVS	R3, #0
0x2DB2	0x7023    STRB	R3, [R4, #0]
;__Lib_TFT.c, 865 :: 		
0x2DB4	0x0044    LSLS	R4, R0, #1
0x2DB6	0xB224    SXTH	R4, R4
0x2DB8	0x4BD1    LDR	R3, [PC, #836]
0x2DBA	0x781B    LDRB	R3, [R3, #0]
0x2DBC	0x42A3    CMP	R3, R4
0x2DBE	0xDD0D    BLE	L_TFT_Circle94
;__Lib_TFT.c, 866 :: 		
0x2DC0	0x4BCF    LDR	R3, [PC, #828]
0x2DC2	0x781B    LDRB	R3, [R3, #0]
0x2DC4	0x18C3    ADDS	R3, R0, R3
0x2DC6	0xB21B    SXTH	R3, R3
; radius end address is: 0 (R0)
0x2DC8	0x105B    ASRS	R3, R3, #1
0x2DCA	0xB21A    SXTH	R2, R3
0x2DCC	0x2301    MOVS	R3, #1
0x2DCE	0xF9BD1018  LDRSH	R1, [SP, #24]
0x2DD2	0xF9BD0014  LDRSH	R0, [SP, #20]
0x2DD6	0xF7FEFDFF  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 867 :: 		
0x2DDA	0xE1A4    B	L_TFT_Circle95
L_TFT_Circle94:
;__Lib_TFT.c, 871 :: 		
; radius start address is: 0 (R0)
0x2DDC	0x2300    MOVS	R3, #0
0x2DDE	0xB21B    SXTH	R3, R3
0x2DE0	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 872 :: 		
0x2DE4	0xF9BD4014  LDRSH	R4, [SP, #20]
0x2DE8	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2DEC	0x1B1B    SUB	R3, R3, R4
0x2DEE	0xF8AD300E  STRH	R3, [SP, #14]
;__Lib_TFT.c, 873 :: 		
0x2DF2	0xF8AD000A  STRH	R0, [SP, #10]
;__Lib_TFT.c, 874 :: 		
0x2DF6	0x0043    LSLS	R3, R0, #1
0x2DF8	0xB21B    SXTH	R3, R3
; radius end address is: 0 (R0)
;__Lib_TFT.c, 875 :: 		
0x2DFA	0xF1C30303  RSB	R3, R3, #3
0x2DFE	0xF8AD3008  STRH	R3, [SP, #8]
;__Lib_TFT.c, 876 :: 		
L_TFT_Circle96:
0x2E02	0xF9BD300A  LDRSH	R3, [SP, #10]
0x2E06	0x1C5C    ADDS	R4, R3, #1
0x2E08	0xB224    SXTH	R4, R4
0x2E0A	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2E0E	0x42A3    CMP	R3, R4
0x2E10	0xF2808189  BGE	L_TFT_Circle97
;__Lib_TFT.c, 878 :: 		
0x2E14	0x4BBA    LDR	R3, [PC, #744]
0x2E16	0x781B    LDRB	R3, [R3, #0]
0x2E18	0xB903    CBNZ	R3, L_TFT_Circle98
;__Lib_TFT.c, 879 :: 		
0x2E1A	0xE184    B	L_TFT_Circle97
L_TFT_Circle98:
;__Lib_TFT.c, 880 :: 		
0x2E1C	0x4BB8    LDR	R3, [PC, #736]
0x2E1E	0x781B    LDRB	R3, [R3, #0]
0x2E20	0x2B01    CMP	R3, #1
0x2E22	0xF0408099  BNE	L_TFT_Circle99
;__Lib_TFT.c, 881 :: 		
0x2E26	0x4BB5    LDR	R3, [PC, #724]
0x2E28	0x881E    LDRH	R6, [R3, #0]
0x2E2A	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2E2E	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2E32	0x191D    ADDS	R5, R3, R4
0x2E34	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2E38	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2E3C	0x191B    ADDS	R3, R3, R4
0x2E3E	0xB2B2    UXTH	R2, R6
0x2E40	0xB229    SXTH	R1, R5
0x2E42	0xB218    SXTH	R0, R3
0x2E44	0xF7FDFC4E  BL	_TFT_Dot+0
;__Lib_TFT.c, 882 :: 		
0x2E48	0x4BAC    LDR	R3, [PC, #688]
0x2E4A	0x881E    LDRH	R6, [R3, #0]
0x2E4C	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2E50	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2E54	0x1B1D    SUB	R5, R3, R4
0x2E56	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2E5A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2E5E	0x191B    ADDS	R3, R3, R4
0x2E60	0xB2B2    UXTH	R2, R6
0x2E62	0xB229    SXTH	R1, R5
0x2E64	0xB218    SXTH	R0, R3
0x2E66	0xF7FDFC3D  BL	_TFT_Dot+0
;__Lib_TFT.c, 883 :: 		
0x2E6A	0x4BA4    LDR	R3, [PC, #656]
0x2E6C	0x881E    LDRH	R6, [R3, #0]
0x2E6E	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2E72	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2E76	0x191D    ADDS	R5, R3, R4
0x2E78	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2E7C	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2E80	0x1B1B    SUB	R3, R3, R4
0x2E82	0xB2B2    UXTH	R2, R6
0x2E84	0xB229    SXTH	R1, R5
0x2E86	0xB218    SXTH	R0, R3
0x2E88	0xF7FDFC2C  BL	_TFT_Dot+0
;__Lib_TFT.c, 884 :: 		
0x2E8C	0x4B9B    LDR	R3, [PC, #620]
0x2E8E	0x881E    LDRH	R6, [R3, #0]
0x2E90	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2E94	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2E98	0x1B1D    SUB	R5, R3, R4
0x2E9A	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2E9E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2EA2	0x1B1B    SUB	R3, R3, R4
0x2EA4	0xB2B2    UXTH	R2, R6
0x2EA6	0xB229    SXTH	R1, R5
0x2EA8	0xB218    SXTH	R0, R3
0x2EAA	0xF7FDFC1B  BL	_TFT_Dot+0
;__Lib_TFT.c, 885 :: 		
0x2EAE	0x4B93    LDR	R3, [PC, #588]
0x2EB0	0x881E    LDRH	R6, [R3, #0]
0x2EB2	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2EB6	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2EBA	0x191D    ADDS	R5, R3, R4
0x2EBC	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2EC0	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2EC4	0x191C    ADDS	R4, R3, R4
0x2EC6	0xB224    SXTH	R4, R4
0x2EC8	0xF9BD300E  LDRSH	R3, [SP, #14]
0x2ECC	0x1AE3    SUB	R3, R4, R3
0x2ECE	0xB2B2    UXTH	R2, R6
0x2ED0	0xB229    SXTH	R1, R5
0x2ED2	0xB218    SXTH	R0, R3
0x2ED4	0xF7FDFC06  BL	_TFT_Dot+0
;__Lib_TFT.c, 886 :: 		
0x2ED8	0x4B88    LDR	R3, [PC, #544]
0x2EDA	0x881E    LDRH	R6, [R3, #0]
0x2EDC	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2EE0	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2EE4	0x1B1D    SUB	R5, R3, R4
0x2EE6	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2EEA	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2EEE	0x191C    ADDS	R4, R3, R4
0x2EF0	0xB224    SXTH	R4, R4
0x2EF2	0xF9BD300E  LDRSH	R3, [SP, #14]
0x2EF6	0x1AE3    SUB	R3, R4, R3
0x2EF8	0xB2B2    UXTH	R2, R6
0x2EFA	0xB229    SXTH	R1, R5
0x2EFC	0xB218    SXTH	R0, R3
0x2EFE	0xF7FDFBF1  BL	_TFT_Dot+0
;__Lib_TFT.c, 887 :: 		
0x2F02	0x4B7E    LDR	R3, [PC, #504]
0x2F04	0x881E    LDRH	R6, [R3, #0]
0x2F06	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2F0A	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2F0E	0x191D    ADDS	R5, R3, R4
0x2F10	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2F14	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2F18	0x1B1C    SUB	R4, R3, R4
0x2F1A	0xB224    SXTH	R4, R4
0x2F1C	0xF9BD300E  LDRSH	R3, [SP, #14]
0x2F20	0x1AE3    SUB	R3, R4, R3
0x2F22	0xB2B2    UXTH	R2, R6
0x2F24	0xB229    SXTH	R1, R5
0x2F26	0xB218    SXTH	R0, R3
0x2F28	0xF7FDFBDC  BL	_TFT_Dot+0
;__Lib_TFT.c, 888 :: 		
0x2F2C	0x4B73    LDR	R3, [PC, #460]
0x2F2E	0x881E    LDRH	R6, [R3, #0]
0x2F30	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2F34	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2F38	0x1B1D    SUB	R5, R3, R4
0x2F3A	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2F3E	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2F42	0x1B1C    SUB	R4, R3, R4
0x2F44	0xB224    SXTH	R4, R4
0x2F46	0xF9BD300E  LDRSH	R3, [SP, #14]
0x2F4A	0x1AE3    SUB	R3, R4, R3
0x2F4C	0xB2B2    UXTH	R2, R6
0x2F4E	0xB229    SXTH	R1, R5
0x2F50	0xB218    SXTH	R0, R3
0x2F52	0xF7FDFBC7  BL	_TFT_Dot+0
;__Lib_TFT.c, 889 :: 		
0x2F56	0xE0AF    B	L_TFT_Circle100
L_TFT_Circle99:
;__Lib_TFT.c, 890 :: 		
0x2F58	0x4B69    LDR	R3, [PC, #420]
0x2F5A	0x781B    LDRB	R3, [R3, #0]
0x2F5C	0x085E    LSRS	R6, R3, #1
0x2F5E	0xB2F6    UXTB	R6, R6
0x2F60	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2F64	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2F68	0x191D    ADDS	R5, R3, R4
0x2F6A	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2F6E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2F72	0x191B    ADDS	R3, R3, R4
0x2F74	0xB2F2    UXTB	R2, R6
0x2F76	0xB229    SXTH	R1, R5
0x2F78	0xB218    SXTH	R0, R3
0x2F7A	0x2301    MOVS	R3, #1
0x2F7C	0xF7FEFD2C  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 891 :: 		
0x2F80	0x4B5F    LDR	R3, [PC, #380]
0x2F82	0x781B    LDRB	R3, [R3, #0]
0x2F84	0x085E    LSRS	R6, R3, #1
0x2F86	0xB2F6    UXTB	R6, R6
0x2F88	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2F8C	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2F90	0x1B1D    SUB	R5, R3, R4
0x2F92	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2F96	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2F9A	0x191B    ADDS	R3, R3, R4
0x2F9C	0xB2F2    UXTB	R2, R6
0x2F9E	0xB229    SXTH	R1, R5
0x2FA0	0xB218    SXTH	R0, R3
0x2FA2	0x2301    MOVS	R3, #1
0x2FA4	0xF7FEFD18  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 892 :: 		
0x2FA8	0x4B55    LDR	R3, [PC, #340]
0x2FAA	0x781B    LDRB	R3, [R3, #0]
0x2FAC	0x085E    LSRS	R6, R3, #1
0x2FAE	0xB2F6    UXTB	R6, R6
0x2FB0	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2FB4	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2FB8	0x191D    ADDS	R5, R3, R4
0x2FBA	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2FBE	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2FC2	0x1B1B    SUB	R3, R3, R4
0x2FC4	0xB2F2    UXTB	R2, R6
0x2FC6	0xB229    SXTH	R1, R5
0x2FC8	0xB218    SXTH	R0, R3
0x2FCA	0x2301    MOVS	R3, #1
0x2FCC	0xF7FEFD04  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 893 :: 		
0x2FD0	0x4B4B    LDR	R3, [PC, #300]
0x2FD2	0x781B    LDRB	R3, [R3, #0]
0x2FD4	0x085E    LSRS	R6, R3, #1
0x2FD6	0xB2F6    UXTB	R6, R6
0x2FD8	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2FDC	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2FE0	0x1B1D    SUB	R5, R3, R4
0x2FE2	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2FE6	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2FEA	0x1B1B    SUB	R3, R3, R4
0x2FEC	0xB2F2    UXTB	R2, R6
0x2FEE	0xB229    SXTH	R1, R5
0x2FF0	0xB218    SXTH	R0, R3
0x2FF2	0x2301    MOVS	R3, #1
0x2FF4	0xF7FEFCF0  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 894 :: 		
0x2FF8	0x4B41    LDR	R3, [PC, #260]
0x2FFA	0x781B    LDRB	R3, [R3, #0]
0x2FFC	0x085E    LSRS	R6, R3, #1
0x2FFE	0xB2F6    UXTB	R6, R6
0x3000	0xF9BD400C  LDRSH	R4, [SP, #12]
0x3004	0xF9BD3018  LDRSH	R3, [SP, #24]
0x3008	0x191D    ADDS	R5, R3, R4
0x300A	0xF9BD400A  LDRSH	R4, [SP, #10]
0x300E	0xF9BD3018  LDRSH	R3, [SP, #24]
0x3012	0x191C    ADDS	R4, R3, R4
0x3014	0xB224    SXTH	R4, R4
0x3016	0xF9BD300E  LDRSH	R3, [SP, #14]
0x301A	0x1AE3    SUB	R3, R4, R3
0x301C	0xB2F2    UXTB	R2, R6
0x301E	0xB229    SXTH	R1, R5
0x3020	0xB218    SXTH	R0, R3
0x3022	0x2301    MOVS	R3, #1
0x3024	0xF7FEFCD8  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 895 :: 		
0x3028	0x4B35    LDR	R3, [PC, #212]
0x302A	0x781B    LDRB	R3, [R3, #0]
0x302C	0x085E    LSRS	R6, R3, #1
0x302E	0xB2F6    UXTB	R6, R6
0x3030	0xF9BD400C  LDRSH	R4, [SP, #12]
0x3034	0xF9BD3018  LDRSH	R3, [SP, #24]
0x3038	0x1B1D    SUB	R5, R3, R4
0x303A	0xF9BD400A  LDRSH	R4, [SP, #10]
0x303E	0xF9BD3018  LDRSH	R3, [SP, #24]
0x3042	0x191C    ADDS	R4, R3, R4
0x3044	0xB224    SXTH	R4, R4
0x3046	0xF9BD300E  LDRSH	R3, [SP, #14]
0x304A	0x1AE3    SUB	R3, R4, R3
0x304C	0xB2F2    UXTB	R2, R6
0x304E	0xB229    SXTH	R1, R5
0x3050	0xB218    SXTH	R0, R3
0x3052	0x2301    MOVS	R3, #1
0x3054	0xF7FEFCC0  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 896 :: 		
0x3058	0x4B29    LDR	R3, [PC, #164]
0x305A	0x781B    LDRB	R3, [R3, #0]
0x305C	0x085E    LSRS	R6, R3, #1
0x305E	0xB2F6    UXTB	R6, R6
0x3060	0xF9BD400C  LDRSH	R4, [SP, #12]
0x3064	0xF9BD3018  LDRSH	R3, [SP, #24]
0x3068	0x191D    ADDS	R5, R3, R4
0x306A	0xF9BD400A  LDRSH	R4, [SP, #10]
0x306E	0xF9BD3018  LDRSH	R3, [SP, #24]
0x3072	0x1B1C    SUB	R4, R3, R4
0x3074	0xB224    SXTH	R4, R4
0x3076	0xF9BD300E  LDRSH	R3, [SP, #14]
0x307A	0x1AE3    SUB	R3, R4, R3
0x307C	0xB2F2    UXTB	R2, R6
0x307E	0xB229    SXTH	R1, R5
0x3080	0xB218    SXTH	R0, R3
0x3082	0x2301    MOVS	R3, #1
0x3084	0xF7FEFCA8  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 897 :: 		
0x3088	0x4B1D    LDR	R3, [PC, #116]
0x308A	0x781B    LDRB	R3, [R3, #0]
0x308C	0x085E    LSRS	R6, R3, #1
0x308E	0xB2F6    UXTB	R6, R6
0x3090	0xF9BD400C  LDRSH	R4, [SP, #12]
0x3094	0xF9BD3018  LDRSH	R3, [SP, #24]
0x3098	0x1B1D    SUB	R5, R3, R4
0x309A	0xF9BD400A  LDRSH	R4, [SP, #10]
0x309E	0xF9BD3018  LDRSH	R3, [SP, #24]
0x30A2	0x1B1C    SUB	R4, R3, R4
0x30A4	0xB224    SXTH	R4, R4
0x30A6	0xF9BD300E  LDRSH	R3, [SP, #14]
0x30AA	0x1AE3    SUB	R3, R4, R3
0x30AC	0xB2F2    UXTB	R2, R6
0x30AE	0xB229    SXTH	R1, R5
0x30B0	0xB218    SXTH	R0, R3
0x30B2	0x2301    MOVS	R3, #1
0x30B4	0xF7FEFC90  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 898 :: 		
L_TFT_Circle100:
;__Lib_TFT.c, 900 :: 		
0x30B8	0xF9BD3008  LDRSH	R3, [SP, #8]
0x30BC	0x2B00    CMP	R3, #0
0x30BE	0xDA0B    BGE	L_TFT_Circle101
;__Lib_TFT.c, 901 :: 		
0x30C0	0xF9BD300C  LDRSH	R3, [SP, #12]
0x30C4	0x009B    LSLS	R3, R3, #2
0x30C6	0xB21B    SXTH	R3, R3
0x30C8	0x1D9C    ADDS	R4, R3, #6
0x30CA	0xB224    SXTH	R4, R4
0x30CC	0xF9BD3008  LDRSH	R3, [SP, #8]
0x30D0	0x191B    ADDS	R3, R3, R4
0x30D2	0xF8AD3008  STRH	R3, [SP, #8]
0x30D6	0xE020    B	L_TFT_Circle102
L_TFT_Circle101:
;__Lib_TFT.c, 903 :: 		
0x30D8	0xF9BD400A  LDRSH	R4, [SP, #10]
0x30DC	0xF9BD300C  LDRSH	R3, [SP, #12]
0x30E0	0x1B1B    SUB	R3, R3, R4
0x30E2	0xB21B    SXTH	R3, R3
0x30E4	0x009B    LSLS	R3, R3, #2
0x30E6	0xB21B    SXTH	R3, R3
0x30E8	0xF203040A  ADDW	R4, R3, #10
0x30EC	0xF000B80A  B	#20
0x30F0	0x00AF2000  	__Lib_TFT_BrushEnabled+0
0x30F4	0x00C02000  	__Lib_TFT_BrushColor+0
0x30F8	0x00BA2000  	__Lib_TFT_GradientEnabled+0
0x30FC	0x00B82000  	__Lib_TFT_PenColor+0
0x3100	0x00AE2000  	__Lib_TFT_PenWidth+0
0x3104	0xB224    SXTH	R4, R4
0x3106	0xF9BD3008  LDRSH	R3, [SP, #8]
0x310A	0x191B    ADDS	R3, R3, R4
0x310C	0xF8AD3008  STRH	R3, [SP, #8]
;__Lib_TFT.c, 904 :: 		
0x3110	0xF9BD300A  LDRSH	R3, [SP, #10]
0x3114	0x1E5B    SUBS	R3, R3, #1
0x3116	0xF8AD300A  STRH	R3, [SP, #10]
;__Lib_TFT.c, 905 :: 		
L_TFT_Circle102:
;__Lib_TFT.c, 906 :: 		
0x311A	0xF9BD300C  LDRSH	R3, [SP, #12]
0x311E	0x1C5B    ADDS	R3, R3, #1
0x3120	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 907 :: 		
0x3124	0xE66D    B	L_TFT_Circle96
L_TFT_Circle97:
;__Lib_TFT.c, 908 :: 		
L_TFT_Circle95:
;__Lib_TFT.c, 910 :: 		
0x3126	0xF8BD4010  LDRH	R4, [SP, #16]
0x312A	0x4B05    LDR	R3, [PC, #20]
0x312C	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 911 :: 		
0x312E	0xF89D4012  LDRB	R4, [SP, #18]
0x3132	0x4B04    LDR	R3, [PC, #16]
0x3134	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 912 :: 		
L_end_TFT_Circle:
0x3136	0xF8DDE000  LDR	LR, [SP, #0]
0x313A	0xB007    ADD	SP, SP, #28
0x313C	0x4770    BX	LR
0x313E	0xBF00    NOP
0x3140	0x00C02000  	__Lib_TFT_BrushColor+0
0x3144	0x00BA2000  	__Lib_TFT_GradientEnabled+0
; end of _TFT_Circle
__Lib_TFT__TFT_Circle_Fill:
;__Lib_TFT.c, 770 :: 		
; radius start address is: 8 (R2)
0x19D8	0xB089    SUB	SP, SP, #36
0x19DA	0xF8CDE000  STR	LR, [SP, #0]
0x19DE	0xF8AD0018  STRH	R0, [SP, #24]
0x19E2	0xF8AD101C  STRH	R1, [SP, #28]
0x19E6	0xF88D3020  STRB	R3, [SP, #32]
; radius end address is: 8 (R2)
; radius start address is: 8 (R2)
;__Lib_TFT.c, 775 :: 		
0x19EA	0x4EE2    LDR	R6, [PC, #904]
0x19EC	0x7834    LDRB	R4, [R6, #0]
0x19EE	0xF88D4014  STRB	R4, [SP, #20]
;__Lib_TFT.c, 776 :: 		
0x19F2	0x4DE1    LDR	R5, [PC, #900]
0x19F4	0x882C    LDRH	R4, [R5, #0]
0x19F6	0xF8AD4016  STRH	R4, [SP, #22]
;__Lib_TFT.c, 777 :: 		
0x19FA	0x2401    MOVS	R4, #1
0x19FC	0x7034    STRB	R4, [R6, #0]
;__Lib_TFT.c, 778 :: 		
0x19FE	0x4CDF    LDR	R4, [PC, #892]
0x1A00	0x8824    LDRH	R4, [R4, #0]
0x1A02	0x802C    STRH	R4, [R5, #0]
;__Lib_TFT.c, 780 :: 		
0x1A04	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1A08	0x1AA4    SUB	R4, R4, R2
0x1A0A	0xB224    SXTH	R4, R4
0x1A0C	0x1C64    ADDS	R4, R4, #1
0x1A0E	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 781 :: 		
0x1A12	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1A16	0x18A4    ADDS	R4, R4, R2
0x1A18	0xB224    SXTH	R4, R4
0x1A1A	0x1E64    SUBS	R4, R4, #1
0x1A1C	0xF8AD400E  STRH	R4, [SP, #14]
;__Lib_TFT.c, 782 :: 		
0x1A20	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1A24	0x1AA4    SUB	R4, R4, R2
0x1A26	0xB224    SXTH	R4, R4
0x1A28	0x1C64    ADDS	R4, R4, #1
0x1A2A	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 783 :: 		
0x1A2E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1A32	0x18A4    ADDS	R4, R4, R2
0x1A34	0xB224    SXTH	R4, R4
0x1A36	0x1E64    SUBS	R4, R4, #1
0x1A38	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 786 :: 		
0x1A3C	0x2400    MOVS	R4, #0
0x1A3E	0xB224    SXTH	R4, R4
0x1A40	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 787 :: 		
0x1A44	0xF9BD5018  LDRSH	R5, [SP, #24]
0x1A48	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1A4C	0x1B64    SUB	R4, R4, R5
0x1A4E	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 788 :: 		
0x1A52	0xF8AD2006  STRH	R2, [SP, #6]
;__Lib_TFT.c, 789 :: 		
0x1A56	0x0054    LSLS	R4, R2, #1
0x1A58	0xB224    SXTH	R4, R4
; radius end address is: 8 (R2)
;__Lib_TFT.c, 790 :: 		
0x1A5A	0xF1C40403  RSB	R4, R4, #3
0x1A5E	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 791 :: 		
L___Lib_TFT__TFT_Circle_Fill83:
0x1A62	0xF9BD4006  LDRSH	R4, [SP, #6]
0x1A66	0x1C65    ADDS	R5, R4, #1
0x1A68	0xB22D    SXTH	R5, R5
0x1A6A	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1A6E	0x42AC    CMP	R4, R5
0x1A70	0xF280829B  BGE	L___Lib_TFT__TFT_Circle_Fill84
;__Lib_TFT.c, 792 :: 		
0x1A74	0x4CC2    LDR	R4, [PC, #776]
0x1A76	0x7824    LDRB	R4, [R4, #0]
0x1A78	0x2C00    CMP	R4, #0
0x1A7A	0xF00081AE  BEQ	L___Lib_TFT__TFT_Circle_Fill85
;__Lib_TFT.c, 793 :: 		
0x1A7E	0x4CC1    LDR	R4, [PC, #772]
0x1A80	0x7824    LDRB	R4, [R4, #0]
0x1A82	0x2C00    CMP	R4, #0
0x1A84	0xF04080CD  BNE	L___Lib_TFT__TFT_Circle_Fill86
;__Lib_TFT.c, 795 :: 		
0x1A88	0xF9BD5010  LDRSH	R5, [SP, #16]
0x1A8C	0xF9BD4012  LDRSH	R4, [SP, #18]
0x1A90	0x1B67    SUB	R7, R4, R5
0x1A92	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1A96	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1A9A	0x1965    ADDS	R5, R4, R5
0x1A9C	0xB22D    SXTH	R5, R5
0x1A9E	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1AA2	0x1B2E    SUB	R6, R5, R4
0x1AA4	0x4CB8    LDR	R4, [PC, #736]
0x1AA6	0x8825    LDRH	R5, [R4, #0]
0x1AA8	0x4CB8    LDR	R4, [PC, #736]
0x1AAA	0x8824    LDRH	R4, [R4, #0]
0x1AAC	0xB2BB    UXTH	R3, R7
0x1AAE	0xB2B2    UXTH	R2, R6
0x1AB0	0xB2A9    UXTH	R1, R5
0x1AB2	0xB2A0    UXTH	R0, R4
0x1AB4	0xF7FFFE58  BL	_TFT_GetCurrentColor+0
0x1AB8	0x2101    MOVS	R1, #1
0x1ABA	0xF000FF33  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 796 :: 		
0x1ABE	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1AC2	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1AC6	0x1967    ADDS	R7, R4, R5
0x1AC8	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1ACC	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1AD0	0x1B66    SUB	R6, R4, R5
0x1AD2	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1AD6	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1ADA	0x1964    ADDS	R4, R4, R5
0x1ADC	0xB23A    SXTH	R2, R7
0x1ADE	0xB231    SXTH	R1, R6
0x1AE0	0xB220    SXTH	R0, R4
0x1AE2	0xF7FFFEA1  BL	_TFT_H_Line+0
;__Lib_TFT.c, 798 :: 		
0x1AE6	0xF9BD5010  LDRSH	R5, [SP, #16]
0x1AEA	0xF9BD4012  LDRSH	R4, [SP, #18]
0x1AEE	0x1B67    SUB	R7, R4, R5
0x1AF0	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1AF4	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1AF8	0x1B65    SUB	R5, R4, R5
0x1AFA	0xB22D    SXTH	R5, R5
0x1AFC	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1B00	0x1B2E    SUB	R6, R5, R4
0x1B02	0x4CA1    LDR	R4, [PC, #644]
0x1B04	0x8825    LDRH	R5, [R4, #0]
0x1B06	0x4CA1    LDR	R4, [PC, #644]
0x1B08	0x8824    LDRH	R4, [R4, #0]
0x1B0A	0xB2BB    UXTH	R3, R7
0x1B0C	0xB2B2    UXTH	R2, R6
0x1B0E	0xB2A9    UXTH	R1, R5
0x1B10	0xB2A0    UXTH	R0, R4
0x1B12	0xF7FFFE29  BL	_TFT_GetCurrentColor+0
0x1B16	0x2101    MOVS	R1, #1
0x1B18	0xF000FF04  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 799 :: 		
0x1B1C	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1B20	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1B24	0x1B67    SUB	R7, R4, R5
0x1B26	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1B2A	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1B2E	0x1B66    SUB	R6, R4, R5
0x1B30	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1B34	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1B38	0x1964    ADDS	R4, R4, R5
0x1B3A	0xB23A    SXTH	R2, R7
0x1B3C	0xB231    SXTH	R1, R6
0x1B3E	0xB220    SXTH	R0, R4
0x1B40	0xF7FFFE72  BL	_TFT_H_Line+0
;__Lib_TFT.c, 801 :: 		
0x1B44	0xF9BD5010  LDRSH	R5, [SP, #16]
0x1B48	0xF9BD4012  LDRSH	R4, [SP, #18]
0x1B4C	0x1B67    SUB	R7, R4, R5
0x1B4E	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1B52	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1B56	0x1965    ADDS	R5, R4, R5
0x1B58	0xB22D    SXTH	R5, R5
0x1B5A	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1B5E	0x1B2E    SUB	R6, R5, R4
0x1B60	0x4C89    LDR	R4, [PC, #548]
0x1B62	0x8825    LDRH	R5, [R4, #0]
0x1B64	0x4C89    LDR	R4, [PC, #548]
0x1B66	0x8824    LDRH	R4, [R4, #0]
0x1B68	0xB2BB    UXTH	R3, R7
0x1B6A	0xB2B2    UXTH	R2, R6
0x1B6C	0xB2A9    UXTH	R1, R5
0x1B6E	0xB2A0    UXTH	R0, R4
0x1B70	0xF7FFFDFA  BL	_TFT_GetCurrentColor+0
0x1B74	0x2101    MOVS	R1, #1
0x1B76	0xF000FED5  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 802 :: 		
0x1B7A	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1B7E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1B82	0x1967    ADDS	R7, R4, R5
0x1B84	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1B88	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1B8C	0x1B65    SUB	R5, R4, R5
0x1B8E	0xB22D    SXTH	R5, R5
0x1B90	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1B94	0x1B2E    SUB	R6, R5, R4
0x1B96	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1B9A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1B9E	0x1965    ADDS	R5, R4, R5
0x1BA0	0xB22D    SXTH	R5, R5
0x1BA2	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1BA6	0x1B2C    SUB	R4, R5, R4
0x1BA8	0xB23A    SXTH	R2, R7
0x1BAA	0xB231    SXTH	R1, R6
0x1BAC	0xB220    SXTH	R0, R4
0x1BAE	0xF7FFFE3B  BL	_TFT_H_Line+0
;__Lib_TFT.c, 804 :: 		
0x1BB2	0xF9BD5010  LDRSH	R5, [SP, #16]
0x1BB6	0xF9BD4012  LDRSH	R4, [SP, #18]
0x1BBA	0x1B67    SUB	R7, R4, R5
0x1BBC	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1BC0	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1BC4	0x1B65    SUB	R5, R4, R5
0x1BC6	0xB22D    SXTH	R5, R5
0x1BC8	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1BCC	0x1B2E    SUB	R6, R5, R4
0x1BCE	0x4C6E    LDR	R4, [PC, #440]
0x1BD0	0x8825    LDRH	R5, [R4, #0]
0x1BD2	0x4C6E    LDR	R4, [PC, #440]
0x1BD4	0x8824    LDRH	R4, [R4, #0]
0x1BD6	0xB2BB    UXTH	R3, R7
0x1BD8	0xB2B2    UXTH	R2, R6
0x1BDA	0xB2A9    UXTH	R1, R5
0x1BDC	0xB2A0    UXTH	R0, R4
0x1BDE	0xF7FFFDC3  BL	_TFT_GetCurrentColor+0
0x1BE2	0x2101    MOVS	R1, #1
0x1BE4	0xF000FE9E  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 805 :: 		
0x1BE8	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1BEC	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1BF0	0x1B67    SUB	R7, R4, R5
0x1BF2	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1BF6	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1BFA	0x1B65    SUB	R5, R4, R5
0x1BFC	0xB22D    SXTH	R5, R5
0x1BFE	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1C02	0x1B2E    SUB	R6, R5, R4
0x1C04	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1C08	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1C0C	0x1965    ADDS	R5, R4, R5
0x1C0E	0xB22D    SXTH	R5, R5
0x1C10	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1C14	0x1B2C    SUB	R4, R5, R4
0x1C16	0xB23A    SXTH	R2, R7
0x1C18	0xB231    SXTH	R1, R6
0x1C1A	0xB220    SXTH	R0, R4
0x1C1C	0xF7FFFE04  BL	_TFT_H_Line+0
;__Lib_TFT.c, 806 :: 		
0x1C20	0xE0DA    B	L___Lib_TFT__TFT_Circle_Fill87
L___Lib_TFT__TFT_Circle_Fill86:
;__Lib_TFT.c, 808 :: 		
0x1C22	0xF9BD500C  LDRSH	R5, [SP, #12]
0x1C26	0xF9BD400E  LDRSH	R4, [SP, #14]
0x1C2A	0x1B67    SUB	R7, R4, R5
0x1C2C	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1C30	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1C34	0x1965    ADDS	R5, R4, R5
0x1C36	0xB22D    SXTH	R5, R5
0x1C38	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1C3C	0x1B2E    SUB	R6, R5, R4
0x1C3E	0x4C52    LDR	R4, [PC, #328]
0x1C40	0x8825    LDRH	R5, [R4, #0]
0x1C42	0x4C52    LDR	R4, [PC, #328]
0x1C44	0x8824    LDRH	R4, [R4, #0]
0x1C46	0xB2BB    UXTH	R3, R7
0x1C48	0xB2B2    UXTH	R2, R6
0x1C4A	0xB2A9    UXTH	R1, R5
0x1C4C	0xB2A0    UXTH	R0, R4
0x1C4E	0xF7FFFD8B  BL	_TFT_GetCurrentColor+0
0x1C52	0x2101    MOVS	R1, #1
0x1C54	0xF000FE66  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 809 :: 		
0x1C58	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1C5C	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1C60	0x1967    ADDS	R7, R4, R5
0x1C62	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1C66	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1C6A	0x1B66    SUB	R6, R4, R5
0x1C6C	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1C70	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1C74	0x1964    ADDS	R4, R4, R5
0x1C76	0xB23A    SXTH	R2, R7
0x1C78	0xB231    SXTH	R1, R6
0x1C7A	0xB220    SXTH	R0, R4
0x1C7C	0xF7FEFFEA  BL	_TFT_V_Line+0
;__Lib_TFT.c, 811 :: 		
0x1C80	0xF9BD500C  LDRSH	R5, [SP, #12]
0x1C84	0xF9BD400E  LDRSH	R4, [SP, #14]
0x1C88	0x1B67    SUB	R7, R4, R5
0x1C8A	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1C8E	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1C92	0x1B65    SUB	R5, R4, R5
0x1C94	0xB22D    SXTH	R5, R5
0x1C96	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1C9A	0x1B2E    SUB	R6, R5, R4
0x1C9C	0x4C3A    LDR	R4, [PC, #232]
0x1C9E	0x8825    LDRH	R5, [R4, #0]
0x1CA0	0x4C3A    LDR	R4, [PC, #232]
0x1CA2	0x8824    LDRH	R4, [R4, #0]
0x1CA4	0xB2BB    UXTH	R3, R7
0x1CA6	0xB2B2    UXTH	R2, R6
0x1CA8	0xB2A9    UXTH	R1, R5
0x1CAA	0xB2A0    UXTH	R0, R4
0x1CAC	0xF7FFFD5C  BL	_TFT_GetCurrentColor+0
0x1CB0	0x2101    MOVS	R1, #1
0x1CB2	0xF000FE37  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 812 :: 		
0x1CB6	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1CBA	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1CBE	0x1B67    SUB	R7, R4, R5
0x1CC0	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1CC4	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1CC8	0x1B66    SUB	R6, R4, R5
0x1CCA	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1CCE	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1CD2	0x1964    ADDS	R4, R4, R5
0x1CD4	0xB23A    SXTH	R2, R7
0x1CD6	0xB231    SXTH	R1, R6
0x1CD8	0xB220    SXTH	R0, R4
0x1CDA	0xF7FEFFBB  BL	_TFT_V_Line+0
;__Lib_TFT.c, 814 :: 		
0x1CDE	0xF9BD500C  LDRSH	R5, [SP, #12]
0x1CE2	0xF9BD400E  LDRSH	R4, [SP, #14]
0x1CE6	0x1B67    SUB	R7, R4, R5
0x1CE8	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1CEC	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1CF0	0x1965    ADDS	R5, R4, R5
0x1CF2	0xB22D    SXTH	R5, R5
0x1CF4	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1CF8	0x1B2D    SUB	R5, R5, R4
0x1CFA	0xB22D    SXTH	R5, R5
0x1CFC	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1D00	0x1B2E    SUB	R6, R5, R4
0x1D02	0x4C21    LDR	R4, [PC, #132]
0x1D04	0x8825    LDRH	R5, [R4, #0]
0x1D06	0x4C21    LDR	R4, [PC, #132]
0x1D08	0x8824    LDRH	R4, [R4, #0]
0x1D0A	0xB2BB    UXTH	R3, R7
0x1D0C	0xB2B2    UXTH	R2, R6
0x1D0E	0xB2A9    UXTH	R1, R5
0x1D10	0xB2A0    UXTH	R0, R4
0x1D12	0xF7FFFD29  BL	_TFT_GetCurrentColor+0
0x1D16	0x2101    MOVS	R1, #1
0x1D18	0xF000FE04  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 815 :: 		
0x1D1C	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1D20	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1D24	0x1965    ADDS	R5, R4, R5
0x1D26	0xB22D    SXTH	R5, R5
0x1D28	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1D2C	0x1B2F    SUB	R7, R5, R4
0x1D2E	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1D32	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1D36	0x1B66    SUB	R6, R4, R5
0x1D38	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1D3C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1D40	0x1964    ADDS	R4, R4, R5
0x1D42	0xB23A    SXTH	R2, R7
0x1D44	0xB231    SXTH	R1, R6
0x1D46	0xB220    SXTH	R0, R4
0x1D48	0xF7FEFF84  BL	_TFT_V_Line+0
;__Lib_TFT.c, 817 :: 		
0x1D4C	0xF9BD500C  LDRSH	R5, [SP, #12]
0x1D50	0xF9BD400E  LDRSH	R4, [SP, #14]
0x1D54	0x1B67    SUB	R7, R4, R5
0x1D56	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1D5A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1D5E	0x1B65    SUB	R5, R4, R5
0x1D60	0xB22D    SXTH	R5, R5
0x1D62	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1D66	0x1B2D    SUB	R5, R5, R4
0x1D68	0xB22D    SXTH	R5, R5
0x1D6A	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1D6E	0x1B2E    SUB	R6, R5, R4
0x1D70	0x4C05    LDR	R4, [PC, #20]
0x1D72	0xE00D    B	#26
0x1D74	0x00AE2000  	__Lib_TFT_PenWidth+0
0x1D78	0x00B82000  	__Lib_TFT_PenColor+0
0x1D7C	0x00C02000  	__Lib_TFT_BrushColor+0
0x1D80	0x00BA2000  	__Lib_TFT_GradientEnabled+0
0x1D84	0x00BB2000  	__Lib_TFT_GradientOrientation+0
0x1D88	0x00BE2000  	__Lib_TFT_GradColorTo+0
0x1D8C	0x00BC2000  	__Lib_TFT_GradColorFrom+0
0x1D90	0x8825    LDRH	R5, [R4, #0]
0x1D92	0x4C8C    LDR	R4, [PC, #560]
0x1D94	0x8824    LDRH	R4, [R4, #0]
0x1D96	0xB2BB    UXTH	R3, R7
0x1D98	0xB2B2    UXTH	R2, R6
0x1D9A	0xB2A9    UXTH	R1, R5
0x1D9C	0xB2A0    UXTH	R0, R4
0x1D9E	0xF7FFFCE3  BL	_TFT_GetCurrentColor+0
0x1DA2	0x2101    MOVS	R1, #1
0x1DA4	0xF000FDBE  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 818 :: 		
0x1DA8	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1DAC	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1DB0	0x1B65    SUB	R5, R4, R5
0x1DB2	0xB22D    SXTH	R5, R5
0x1DB4	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1DB8	0x1B2F    SUB	R7, R5, R4
0x1DBA	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1DBE	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1DC2	0x1B66    SUB	R6, R4, R5
0x1DC4	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1DC8	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1DCC	0x1964    ADDS	R4, R4, R5
0x1DCE	0xB23A    SXTH	R2, R7
0x1DD0	0xB231    SXTH	R1, R6
0x1DD2	0xB220    SXTH	R0, R4
0x1DD4	0xF7FEFF3E  BL	_TFT_V_Line+0
;__Lib_TFT.c, 819 :: 		
L___Lib_TFT__TFT_Circle_Fill87:
;__Lib_TFT.c, 820 :: 		
0x1DD8	0xE0BC    B	L___Lib_TFT__TFT_Circle_Fill88
L___Lib_TFT__TFT_Circle_Fill85:
;__Lib_TFT.c, 821 :: 		
0x1DDA	0xF89D4020  LDRB	R4, [SP, #32]
0x1DDE	0x2C00    CMP	R4, #0
0x1DE0	0xD158    BNE	L___Lib_TFT__TFT_Circle_Fill89
;__Lib_TFT.c, 823 :: 		
0x1DE2	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1DE6	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1DEA	0x1967    ADDS	R7, R4, R5
0x1DEC	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1DF0	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1DF4	0x1B66    SUB	R6, R4, R5
0x1DF6	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1DFA	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1DFE	0x1964    ADDS	R4, R4, R5
0x1E00	0xB23A    SXTH	R2, R7
0x1E02	0xB231    SXTH	R1, R6
0x1E04	0xB220    SXTH	R0, R4
0x1E06	0xF7FEFF25  BL	_TFT_V_Line+0
;__Lib_TFT.c, 824 :: 		
0x1E0A	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1E0E	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1E12	0x1B67    SUB	R7, R4, R5
0x1E14	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1E18	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1E1C	0x1B66    SUB	R6, R4, R5
0x1E1E	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1E22	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1E26	0x1964    ADDS	R4, R4, R5
0x1E28	0xB23A    SXTH	R2, R7
0x1E2A	0xB231    SXTH	R1, R6
0x1E2C	0xB220    SXTH	R0, R4
0x1E2E	0xF7FEFF11  BL	_TFT_V_Line+0
;__Lib_TFT.c, 825 :: 		
0x1E32	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1E36	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1E3A	0x1965    ADDS	R5, R4, R5
0x1E3C	0xB22D    SXTH	R5, R5
0x1E3E	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1E42	0x1B2F    SUB	R7, R5, R4
0x1E44	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1E48	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1E4C	0x1B66    SUB	R6, R4, R5
0x1E4E	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1E52	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1E56	0x1964    ADDS	R4, R4, R5
0x1E58	0xB23A    SXTH	R2, R7
0x1E5A	0xB231    SXTH	R1, R6
0x1E5C	0xB220    SXTH	R0, R4
0x1E5E	0xF7FEFEF9  BL	_TFT_V_Line+0
;__Lib_TFT.c, 826 :: 		
0x1E62	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1E66	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1E6A	0x1B65    SUB	R5, R4, R5
0x1E6C	0xB22D    SXTH	R5, R5
0x1E6E	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1E72	0x1B2F    SUB	R7, R5, R4
0x1E74	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1E78	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1E7C	0x1B66    SUB	R6, R4, R5
0x1E7E	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1E82	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1E86	0x1964    ADDS	R4, R4, R5
0x1E88	0xB23A    SXTH	R2, R7
0x1E8A	0xB231    SXTH	R1, R6
0x1E8C	0xB220    SXTH	R0, R4
0x1E8E	0xF7FEFEE1  BL	_TFT_V_Line+0
;__Lib_TFT.c, 827 :: 		
0x1E92	0xE05F    B	L___Lib_TFT__TFT_Circle_Fill90
L___Lib_TFT__TFT_Circle_Fill89:
;__Lib_TFT.c, 829 :: 		
0x1E94	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1E98	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1E9C	0x1967    ADDS	R7, R4, R5
0x1E9E	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1EA2	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1EA6	0x1B66    SUB	R6, R4, R5
0x1EA8	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1EAC	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1EB0	0x1964    ADDS	R4, R4, R5
0x1EB2	0xB23A    SXTH	R2, R7
0x1EB4	0xB231    SXTH	R1, R6
0x1EB6	0xB220    SXTH	R0, R4
0x1EB8	0xF7FFFCB6  BL	_TFT_H_Line+0
;__Lib_TFT.c, 830 :: 		
0x1EBC	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1EC0	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1EC4	0x1B67    SUB	R7, R4, R5
0x1EC6	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1ECA	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1ECE	0x1B66    SUB	R6, R4, R5
0x1ED0	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1ED4	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1ED8	0x1964    ADDS	R4, R4, R5
0x1EDA	0xB23A    SXTH	R2, R7
0x1EDC	0xB231    SXTH	R1, R6
0x1EDE	0xB220    SXTH	R0, R4
0x1EE0	0xF7FFFCA2  BL	_TFT_H_Line+0
;__Lib_TFT.c, 831 :: 		
0x1EE4	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1EE8	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1EEC	0x1967    ADDS	R7, R4, R5
0x1EEE	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1EF2	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1EF6	0x1B65    SUB	R5, R4, R5
0x1EF8	0xB22D    SXTH	R5, R5
0x1EFA	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1EFE	0x1B2E    SUB	R6, R5, R4
0x1F00	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1F04	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1F08	0x1965    ADDS	R5, R4, R5
0x1F0A	0xB22D    SXTH	R5, R5
0x1F0C	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1F10	0x1B2C    SUB	R4, R5, R4
0x1F12	0xB23A    SXTH	R2, R7
0x1F14	0xB231    SXTH	R1, R6
0x1F16	0xB220    SXTH	R0, R4
0x1F18	0xF7FFFC86  BL	_TFT_H_Line+0
;__Lib_TFT.c, 832 :: 		
0x1F1C	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1F20	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1F24	0x1B67    SUB	R7, R4, R5
0x1F26	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1F2A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1F2E	0x1B65    SUB	R5, R4, R5
0x1F30	0xB22D    SXTH	R5, R5
0x1F32	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1F36	0x1B2E    SUB	R6, R5, R4
0x1F38	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1F3C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1F40	0x1965    ADDS	R5, R4, R5
0x1F42	0xB22D    SXTH	R5, R5
0x1F44	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1F48	0x1B2C    SUB	R4, R5, R4
0x1F4A	0xB23A    SXTH	R2, R7
0x1F4C	0xB231    SXTH	R1, R6
0x1F4E	0xB220    SXTH	R0, R4
0x1F50	0xF7FFFC6A  BL	_TFT_H_Line+0
;__Lib_TFT.c, 833 :: 		
L___Lib_TFT__TFT_Circle_Fill90:
;__Lib_TFT.c, 834 :: 		
L___Lib_TFT__TFT_Circle_Fill88:
;__Lib_TFT.c, 836 :: 		
0x1F54	0xF9BD4004  LDRSH	R4, [SP, #4]
0x1F58	0x2C00    CMP	R4, #0
0x1F5A	0xDA0B    BGE	L___Lib_TFT__TFT_Circle_Fill91
;__Lib_TFT.c, 837 :: 		
0x1F5C	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1F60	0x00A4    LSLS	R4, R4, #2
0x1F62	0xB224    SXTH	R4, R4
0x1F64	0x1DA5    ADDS	R5, R4, #6
0x1F66	0xB22D    SXTH	R5, R5
0x1F68	0xF9BD4004  LDRSH	R4, [SP, #4]
0x1F6C	0x1964    ADDS	R4, R4, R5
0x1F6E	0xF8AD4004  STRH	R4, [SP, #4]
0x1F72	0xE014    B	L___Lib_TFT__TFT_Circle_Fill92
L___Lib_TFT__TFT_Circle_Fill91:
;__Lib_TFT.c, 839 :: 		
0x1F74	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1F78	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1F7C	0x1B64    SUB	R4, R4, R5
0x1F7E	0xB224    SXTH	R4, R4
0x1F80	0x00A4    LSLS	R4, R4, #2
0x1F82	0xB224    SXTH	R4, R4
0x1F84	0xF204050A  ADDW	R5, R4, #10
0x1F88	0xB22D    SXTH	R5, R5
0x1F8A	0xF9BD4004  LDRSH	R4, [SP, #4]
0x1F8E	0x1964    ADDS	R4, R4, R5
0x1F90	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 840 :: 		
0x1F94	0xF9BD4006  LDRSH	R4, [SP, #6]
0x1F98	0x1E64    SUBS	R4, R4, #1
0x1F9A	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT.c, 841 :: 		
L___Lib_TFT__TFT_Circle_Fill92:
;__Lib_TFT.c, 842 :: 		
0x1F9E	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1FA2	0x1C64    ADDS	R4, R4, #1
0x1FA4	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 843 :: 		
0x1FA8	0xE55B    B	L___Lib_TFT__TFT_Circle_Fill83
L___Lib_TFT__TFT_Circle_Fill84:
;__Lib_TFT.c, 845 :: 		
0x1FAA	0xF89D5014  LDRB	R5, [SP, #20]
0x1FAE	0x4C06    LDR	R4, [PC, #24]
0x1FB0	0x7025    STRB	R5, [R4, #0]
;__Lib_TFT.c, 846 :: 		
0x1FB2	0xF8BD5016  LDRH	R5, [SP, #22]
0x1FB6	0x4C05    LDR	R4, [PC, #20]
0x1FB8	0x8025    STRH	R5, [R4, #0]
;__Lib_TFT.c, 847 :: 		
L_end__TFT_Circle_Fill:
0x1FBA	0xF8DDE000  LDR	LR, [SP, #0]
0x1FBE	0xB009    ADD	SP, SP, #36
0x1FC0	0x4770    BX	LR
0x1FC2	0xBF00    NOP
0x1FC4	0x00BC2000  	__Lib_TFT_GradColorFrom+0
0x1FC8	0x00AE2000  	__Lib_TFT_PenWidth+0
0x1FCC	0x00B82000  	__Lib_TFT_PenColor+0
; end of __Lib_TFT__TFT_Circle_Fill
_TFT_GetCurrentColor:
;__Lib_TFT.c, 222 :: 		
; range start address is: 12 (R3)
; distance start address is: 8 (R2)
; end_color start address is: 4 (R1)
; start_color start address is: 0 (R0)
0x1768	0xB083    SUB	SP, SP, #12
0x176A	0xF8CDE000  STR	LR, [SP, #0]
0x176E	0xB287    UXTH	R7, R0
0x1770	0xFA1FF881  UXTH	R8, R1
0x1774	0xFA1FF982  UXTH	R9, R2
0x1778	0xFA1FFA83  UXTH	R10, R3
; range end address is: 12 (R3)
; distance end address is: 8 (R2)
; end_color end address is: 4 (R1)
; start_color end address is: 0 (R0)
; start_color start address is: 28 (R7)
; end_color start address is: 32 (R8)
; distance start address is: 36 (R9)
; range start address is: 40 (R10)
;__Lib_TFT.c, 228 :: 		
0x177C	0xF1B90F00  CMP	R9, #0
0x1780	0xD101    BNE	L_TFT_GetCurrentColor0
; end_color end address is: 32 (R8)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 229 :: 		
0x1782	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x1784	0xE04C    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor0:
;__Lib_TFT.c, 230 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x1786	0x45D1    CMP	R9, R10
0x1788	0xD102    BNE	L_TFT_GetCurrentColor2
; start_color end address is: 28 (R7)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 231 :: 		
0x178A	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x178E	0xE047    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor2:
;__Lib_TFT.c, 233 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x1790	0xAE02    ADD	R6, SP, #8
0x1792	0xF10D0506  ADD	R5, SP, #6
0x1796	0xAC01    ADD	R4, SP, #4
0x1798	0x4633    MOV	R3, R6
0x179A	0x462A    MOV	R2, R5
0x179C	0x4621    MOV	R1, R4
0x179E	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x17A0	0xF7FEFF92  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 234 :: 		
0x17A4	0xF10D0609  ADD	R6, SP, #9
0x17A8	0xF10D0507  ADD	R5, SP, #7
0x17AC	0xF10D0405  ADD	R4, SP, #5
0x17B0	0x4633    MOV	R3, R6
0x17B2	0x462A    MOV	R2, R5
0x17B4	0x4621    MOV	R1, R4
0x17B6	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x17BA	0xF7FEFF85  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 236 :: 		
0x17BE	0xFA1FF689  UXTH	R6, R9
0x17C2	0xF89D5005  LDRB	R5, [SP, #5]
0x17C6	0xF89D4004  LDRB	R4, [SP, #4]
0x17CA	0x1B2C    SUB	R4, R5, R4
0x17CC	0xB224    SXTH	R4, R4
0x17CE	0x4374    MULS	R4, R6, R4
0x17D0	0xFB94F5FA  SDIV	R5, R4, R10
0x17D4	0xF89D4004  LDRB	R4, [SP, #4]
0x17D8	0xEB040805  ADD	R8, R4, R5, LSL #0
;__Lib_TFT.c, 237 :: 		
0x17DC	0xFA1FF689  UXTH	R6, R9
0x17E0	0xF89D5007  LDRB	R5, [SP, #7]
0x17E4	0xF89D4006  LDRB	R4, [SP, #6]
0x17E8	0x1B2C    SUB	R4, R5, R4
0x17EA	0xB224    SXTH	R4, R4
0x17EC	0x4374    MULS	R4, R6, R4
0x17EE	0xFB94F5FA  SDIV	R5, R4, R10
0x17F2	0xF89D4006  LDRB	R4, [SP, #6]
0x17F6	0x1967    ADDS	R7, R4, R5
;__Lib_TFT.c, 238 :: 		
0x17F8	0xFA1FF689  UXTH	R6, R9
; distance end address is: 36 (R9)
0x17FC	0xF89D5009  LDRB	R5, [SP, #9]
0x1800	0xF89D4008  LDRB	R4, [SP, #8]
0x1804	0x1B2C    SUB	R4, R5, R4
0x1806	0xB224    SXTH	R4, R4
0x1808	0x4374    MULS	R4, R6, R4
0x180A	0xFB94F5FA  SDIV	R5, R4, R10
; range end address is: 40 (R10)
0x180E	0xF89D4008  LDRB	R4, [SP, #8]
0x1812	0x1964    ADDS	R4, R4, R5
;__Lib_TFT.c, 239 :: 		
0x1814	0xB2E2    UXTB	R2, R4
0x1816	0xB2F9    UXTB	R1, R7
0x1818	0xFA5FF088  UXTB	R0, R8
0x181C	0xF7FEFF42  BL	_TFT_RGBToColor16bit+0
;__Lib_TFT.c, 241 :: 		
L_end_TFT_GetCurrentColor:
0x1820	0xF8DDE000  LDR	LR, [SP, #0]
0x1824	0xB003    ADD	SP, SP, #12
0x1826	0x4770    BX	LR
; end of _TFT_GetCurrentColor
_TFT_Color16bitToRGB:
;__Lib_TFT.c, 215 :: 		
; rgb_blue start address is: 12 (R3)
; rgb_green start address is: 8 (R2)
; rgb_red start address is: 4 (R1)
; color start address is: 0 (R0)
0x06C8	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 12 (R3)
; rgb_green end address is: 8 (R2)
; rgb_red end address is: 4 (R1)
; color end address is: 0 (R0)
; color start address is: 0 (R0)
; rgb_red start address is: 4 (R1)
; rgb_green start address is: 8 (R2)
; rgb_blue start address is: 12 (R3)
;__Lib_TFT.c, 216 :: 		
0x06CA	0x0AC4    LSRS	R4, R0, #11
0x06CC	0xB2A4    UXTH	R4, R4
0x06CE	0x00E4    LSLS	R4, R4, #3
0x06D0	0x700C    STRB	R4, [R1, #0]
; rgb_red end address is: 4 (R1)
;__Lib_TFT.c, 217 :: 		
0x06D2	0x0944    LSRS	R4, R0, #5
0x06D4	0xB2A4    UXTH	R4, R4
0x06D6	0x00A4    LSLS	R4, R4, #2
0x06D8	0x7014    STRB	R4, [R2, #0]
; rgb_green end address is: 8 (R2)
;__Lib_TFT.c, 218 :: 		
0x06DA	0x00C4    LSLS	R4, R0, #3
; color end address is: 0 (R0)
0x06DC	0x701C    STRB	R4, [R3, #0]
; rgb_blue end address is: 12 (R3)
;__Lib_TFT.c, 219 :: 		
L_end_TFT_Color16bitToRGB:
0x06DE	0xB001    ADD	SP, SP, #4
0x06E0	0x4770    BX	LR
; end of _TFT_Color16bitToRGB
_TFT_RGBToColor16bit:
;__Lib_TFT.c, 199 :: 		
; rgb_blue start address is: 8 (R2)
; rgb_green start address is: 4 (R1)
; rgb_red start address is: 0 (R0)
0x06A4	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 8 (R2)
; rgb_green end address is: 4 (R1)
; rgb_red end address is: 0 (R0)
; rgb_red start address is: 0 (R0)
; rgb_green start address is: 4 (R1)
; rgb_blue start address is: 8 (R2)
;__Lib_TFT.c, 202 :: 		
0x06A6	0x08C3    LSRS	R3, R0, #3
0x06A8	0xB2DB    UXTB	R3, R3
; rgb_red end address is: 0 (R0)
;__Lib_TFT.c, 203 :: 		
0x06AA	0x02DC    LSLS	R4, R3, #11
0x06AC	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 205 :: 		
0x06AE	0x088B    LSRS	R3, R1, #2
0x06B0	0xB2DB    UXTB	R3, R3
; rgb_green end address is: 4 (R1)
;__Lib_TFT.c, 206 :: 		
0x06B2	0x015B    LSLS	R3, R3, #5
0x06B4	0xB29B    UXTH	R3, R3
0x06B6	0x431C    ORRS	R4, R3
0x06B8	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 209 :: 		
0x06BA	0x08D3    LSRS	R3, R2, #3
0x06BC	0xB2DB    UXTB	R3, R3
; rgb_blue end address is: 8 (R2)
;__Lib_TFT.c, 211 :: 		
0x06BE	0xEA440303  ORR	R3, R4, R3, LSL #0
;__Lib_TFT.c, 212 :: 		
0x06C2	0xB298    UXTH	R0, R3
;__Lib_TFT.c, 213 :: 		
L_end_TFT_RGBToColor16bit:
0x06C4	0xB001    ADD	SP, SP, #4
0x06C6	0x4770    BX	LR
; end of _TFT_RGBToColor16bit
_Game_Field:
;tetris_movements.c, 61 :: 		void Game_Field()
0x37A4	0xB081    SUB	SP, SP, #4
0x37A6	0xF8CDE000  STR	LR, [SP, #0]
;tetris_movements.c, 79 :: 		if((y0+boxsize) < 230) // boundary condition
0x37AA	0x4834    LDR	R0, [PC, #208]
0x37AC	0x8801    LDRH	R1, [R0, #0]
0x37AE	0x4834    LDR	R0, [PC, #208]
0x37B0	0x6800    LDR	R0, [R0, #0]
0x37B2	0x1840    ADDS	R0, R0, R1
0x37B4	0x28E6    CMP	R0, #230
0x37B6	0xD232    BCS	L_Game_Field4
;tetris_movements.c, 82 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x37B8	0x2101    MOVS	R1, #1
0x37BA	0xF2400000  MOVW	R0, #0
0x37BE	0xF7FFF8B1  BL	_TFT_Set_Pen+0
;tetris_movements.c, 83 :: 		TFT_Set_Brush(1, CL_BLACK, 0, 0, 0, 0);
0x37C2	0x2100    MOVS	R1, #0
0x37C4	0x2000    MOVS	R0, #0
0x37C6	0xB402    PUSH	(R1)
0x37C8	0xB401    PUSH	(R0)
0x37CA	0x2300    MOVS	R3, #0
0x37CC	0x2200    MOVS	R2, #0
0x37CE	0xF2400100  MOVW	R1, #0
0x37D2	0x2001    MOVS	R0, #1
0x37D4	0xF7FFF8B2  BL	_TFT_Set_Brush+0
0x37D8	0xB002    ADD	SP, SP, #8
;tetris_movements.c, 84 :: 		TFT_Rectangle(x0, y0, x0+boxsize, y0+boxsize);
0x37DA	0x4A28    LDR	R2, [PC, #160]
0x37DC	0x8811    LDRH	R1, [R2, #0]
0x37DE	0x4D28    LDR	R5, [PC, #160]
0x37E0	0x6828    LDR	R0, [R5, #0]
0x37E2	0x1844    ADDS	R4, R0, R1
0x37E4	0x4610    MOV	R0, R2
0x37E6	0x8801    LDRH	R1, [R0, #0]
0x37E8	0x4B26    LDR	R3, [PC, #152]
0x37EA	0x6818    LDR	R0, [R3, #0]
0x37EC	0x1842    ADDS	R2, R0, R1
0x37EE	0x4628    MOV	R0, R5
0x37F0	0x6801    LDR	R1, [R0, #0]
0x37F2	0x4618    MOV	R0, R3
0x37F4	0x6800    LDR	R0, [R0, #0]
0x37F6	0xB223    SXTH	R3, R4
0x37F8	0xB212    SXTH	R2, R2
0x37FA	0xF7FFF8D7  BL	_TFT_Rectangle+0
;tetris_movements.c, 86 :: 		if((y0) < (y0+boxsize-1))//check other objects
0x37FE	0x481F    LDR	R0, [PC, #124]
0x3800	0x8801    LDRH	R1, [R0, #0]
0x3802	0x4A1F    LDR	R2, [PC, #124]
0x3804	0x6810    LDR	R0, [R2, #0]
0x3806	0x1840    ADDS	R0, R0, R1
0x3808	0x1E41    SUBS	R1, R0, #1
0x380A	0x4610    MOV	R0, R2
0x380C	0x6800    LDR	R0, [R0, #0]
0x380E	0x4288    CMP	R0, R1
0x3810	0xD205    BCS	L_Game_Field5
;tetris_movements.c, 88 :: 		y0 = y0 + counter; //only change y direction
0x3812	0x481D    LDR	R0, [PC, #116]
0x3814	0x8802    LDRH	R2, [R0, #0]
0x3816	0x491A    LDR	R1, [PC, #104]
0x3818	0x6808    LDR	R0, [R1, #0]
0x381A	0x1880    ADDS	R0, R0, R2
0x381C	0x6008    STR	R0, [R1, #0]
;tetris_movements.c, 89 :: 		}
L_Game_Field5:
;tetris_movements.c, 90 :: 		}
L_Game_Field4:
;tetris_movements.c, 91 :: 		TFT_Set_Brush(1, CL_RED, 0, 0, 0, 0);
0x381E	0x2100    MOVS	R1, #0
0x3820	0x2000    MOVS	R0, #0
0x3822	0xB402    PUSH	(R1)
0x3824	0xB401    PUSH	(R0)
0x3826	0x2300    MOVS	R3, #0
0x3828	0x2200    MOVS	R2, #0
0x382A	0xF64F0100  MOVW	R1, #63488
0x382E	0x2001    MOVS	R0, #1
0x3830	0xF7FFF884  BL	_TFT_Set_Brush+0
0x3834	0xB002    ADD	SP, SP, #8
;tetris_movements.c, 92 :: 		TFT_Rectangle(x0, y0, x0+boxsize, y0+boxsize);
0x3836	0x4A11    LDR	R2, [PC, #68]
0x3838	0x8811    LDRH	R1, [R2, #0]
0x383A	0x4D11    LDR	R5, [PC, #68]
0x383C	0x6828    LDR	R0, [R5, #0]
0x383E	0x1844    ADDS	R4, R0, R1
0x3840	0x4610    MOV	R0, R2
0x3842	0x8801    LDRH	R1, [R0, #0]
0x3844	0x4B0F    LDR	R3, [PC, #60]
0x3846	0x6818    LDR	R0, [R3, #0]
0x3848	0x1842    ADDS	R2, R0, R1
0x384A	0x4628    MOV	R0, R5
0x384C	0x6801    LDR	R1, [R0, #0]
0x384E	0x4618    MOV	R0, R3
0x3850	0x6800    LDR	R0, [R0, #0]
0x3852	0xB223    SXTH	R3, R4
0x3854	0xB212    SXTH	R2, R2
0x3856	0xF7FFF8A9  BL	_TFT_Rectangle+0
;tetris_movements.c, 94 :: 		if(y0+boxsize >= 230)
0x385A	0x4808    LDR	R0, [PC, #32]
0x385C	0x8801    LDRH	R1, [R0, #0]
0x385E	0x4808    LDR	R0, [PC, #32]
0x3860	0x6800    LDR	R0, [R0, #0]
0x3862	0x1840    ADDS	R0, R0, R1
0x3864	0x28E6    CMP	R0, #230
0x3866	0xD305    BCC	L_Game_Field6
;tetris_movements.c, 96 :: 		x0 = 10;//rand_pos;
0x3868	0x210A    MOVS	R1, #10
0x386A	0x4806    LDR	R0, [PC, #24]
0x386C	0x6001    STR	R1, [R0, #0]
;tetris_movements.c, 97 :: 		y0 = 10; //we have use random x-axis and constant y axis
0x386E	0x210A    MOVS	R1, #10
0x3870	0x4803    LDR	R0, [PC, #12]
0x3872	0x6001    STR	R1, [R0, #0]
;tetris_movements.c, 98 :: 		}
L_Game_Field6:
;tetris_movements.c, 99 :: 		}
L_end_Game_Field:
0x3874	0xF8DDE000  LDR	LR, [SP, #0]
0x3878	0xB001    ADD	SP, SP, #4
0x387A	0x4770    BX	LR
0x387C	0x002A2000  	_boxsize+0
0x3880	0x002C2000  	_y0+0
0x3884	0x00302000  	_x0+0
0x3888	0x00342000  	_counter+0
; end of _Game_Field
_TFT_Rectangle:
;__Lib_TFT.c, 916 :: 		
0x29AC	0xB088    SUB	SP, SP, #32
0x29AE	0xF8CDE000  STR	LR, [SP, #0]
0x29B2	0xF8AD0010  STRH	R0, [SP, #16]
0x29B6	0xF8AD1014  STRH	R1, [SP, #20]
0x29BA	0xF8AD2018  STRH	R2, [SP, #24]
0x29BE	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_TFT.c, 922 :: 		
0x29C2	0x4C8C    LDR	R4, [PC, #560]
0x29C4	0x7824    LDRB	R4, [R4, #0]
0x29C6	0x0865    LSRS	R5, R4, #1
0x29C8	0xB2ED    UXTB	R5, R5
0x29CA	0xF9BD4010  LDRSH	R4, [SP, #16]
0x29CE	0x1B64    SUB	R4, R4, R5
0x29D0	0xB224    SXTH	R4, R4
; loc_x_up_lft start address is: 12 (R3)
0x29D2	0xB223    SXTH	R3, R4
;__Lib_TFT.c, 923 :: 		
0x29D4	0x2C00    CMP	R4, #0
0x29D6	0xDA03    BGE	L_TFT_Rectangle103
;__Lib_TFT.c, 924 :: 		
0x29D8	0x2300    MOVS	R3, #0
0x29DA	0xB21B    SXTH	R3, R3
0x29DC	0xB218    SXTH	R0, R3
0x29DE	0xE009    B	L_TFT_Rectangle104
L_TFT_Rectangle103:
;__Lib_TFT.c, 925 :: 		
0x29E0	0x4C85    LDR	R4, [PC, #532]
0x29E2	0x8824    LDRH	R4, [R4, #0]
0x29E4	0x42A3    CMP	R3, R4
0x29E6	0xD304    BCC	L__TFT_Rectangle965
; loc_x_up_lft end address is: 12 (R3)
;__Lib_TFT.c, 926 :: 		
0x29E8	0x4C83    LDR	R4, [PC, #524]
0x29EA	0x8824    LDRH	R4, [R4, #0]
0x29EC	0x1E63    SUBS	R3, R4, #1
0x29EE	0xB21B    SXTH	R3, R3
; loc_x_up_lft start address is: 12 (R3)
; loc_x_up_lft end address is: 12 (R3)
0x29F0	0xE7FF    B	L_TFT_Rectangle105
L__TFT_Rectangle965:
;__Lib_TFT.c, 925 :: 		
;__Lib_TFT.c, 926 :: 		
L_TFT_Rectangle105:
; loc_x_up_lft start address is: 12 (R3)
0x29F2	0xB218    SXTH	R0, R3
; loc_x_up_lft end address is: 12 (R3)
L_TFT_Rectangle104:
;__Lib_TFT.c, 928 :: 		
; loc_x_up_lft start address is: 0 (R0)
0x29F4	0x4C7F    LDR	R4, [PC, #508]
0x29F6	0x7824    LDRB	R4, [R4, #0]
0x29F8	0x1E64    SUBS	R4, R4, #1
0x29FA	0xB224    SXTH	R4, R4
0x29FC	0x1065    ASRS	R5, R4, #1
0x29FE	0xB22D    SXTH	R5, R5
0x2A00	0xF9BD4018  LDRSH	R4, [SP, #24]
0x2A04	0x1964    ADDS	R4, R4, R5
0x2A06	0xB224    SXTH	R4, R4
; loc_x_bt_rght start address is: 20 (R5)
0x2A08	0xB225    SXTH	R5, R4
;__Lib_TFT.c, 929 :: 		
0x2A0A	0x2C00    CMP	R4, #0
0x2A0C	0xDA03    BGE	L_TFT_Rectangle106
;__Lib_TFT.c, 930 :: 		
0x2A0E	0x2500    MOVS	R5, #0
0x2A10	0xB22D    SXTH	R5, R5
0x2A12	0xB229    SXTH	R1, R5
0x2A14	0xE009    B	L_TFT_Rectangle107
L_TFT_Rectangle106:
;__Lib_TFT.c, 931 :: 		
0x2A16	0x4C78    LDR	R4, [PC, #480]
0x2A18	0x8824    LDRH	R4, [R4, #0]
0x2A1A	0x42A5    CMP	R5, R4
0x2A1C	0xD304    BCC	L__TFT_Rectangle966
; loc_x_bt_rght end address is: 20 (R5)
;__Lib_TFT.c, 932 :: 		
0x2A1E	0x4C76    LDR	R4, [PC, #472]
0x2A20	0x8824    LDRH	R4, [R4, #0]
0x2A22	0x1E65    SUBS	R5, R4, #1
0x2A24	0xB22D    SXTH	R5, R5
; loc_x_bt_rght start address is: 20 (R5)
; loc_x_bt_rght end address is: 20 (R5)
0x2A26	0xE7FF    B	L_TFT_Rectangle108
L__TFT_Rectangle966:
;__Lib_TFT.c, 931 :: 		
;__Lib_TFT.c, 932 :: 		
L_TFT_Rectangle108:
; loc_x_bt_rght start address is: 20 (R5)
0x2A28	0xB229    SXTH	R1, R5
; loc_x_bt_rght end address is: 20 (R5)
L_TFT_Rectangle107:
;__Lib_TFT.c, 934 :: 		
; loc_x_bt_rght start address is: 4 (R1)
0x2A2A	0x4C72    LDR	R4, [PC, #456]
0x2A2C	0x7824    LDRB	R4, [R4, #0]
0x2A2E	0xB1FC    CBZ	R4, L_TFT_Rectangle109
;__Lib_TFT.c, 935 :: 		
0x2A30	0xF8AD1004  STRH	R1, [SP, #4]
0x2A34	0xF8AD0006  STRH	R0, [SP, #6]
0x2A38	0xF9BD2014  LDRSH	R2, [SP, #20]
0x2A3C	0xF7FEFEF4  BL	_TFT_H_Line+0
0x2A40	0xF9BD0006  LDRSH	R0, [SP, #6]
0x2A44	0xF9BD1004  LDRSH	R1, [SP, #4]
;__Lib_TFT.c, 936 :: 		
0x2A48	0xF9BD201C  LDRSH	R2, [SP, #28]
; loc_x_bt_rght end address is: 4 (R1)
; loc_x_up_lft end address is: 0 (R0)
0x2A4C	0xF7FEFEEC  BL	_TFT_H_Line+0
;__Lib_TFT.c, 937 :: 		
0x2A50	0xF9BD2010  LDRSH	R2, [SP, #16]
0x2A54	0xF9BD101C  LDRSH	R1, [SP, #28]
0x2A58	0xF9BD0014  LDRSH	R0, [SP, #20]
0x2A5C	0xF7FEF8FA  BL	_TFT_V_Line+0
;__Lib_TFT.c, 938 :: 		
0x2A60	0xF9BD2018  LDRSH	R2, [SP, #24]
0x2A64	0xF9BD101C  LDRSH	R1, [SP, #28]
0x2A68	0xF9BD0014  LDRSH	R0, [SP, #20]
0x2A6C	0xF7FEF8F2  BL	_TFT_V_Line+0
;__Lib_TFT.c, 939 :: 		
L_TFT_Rectangle109:
;__Lib_TFT.c, 941 :: 		
0x2A70	0x4C62    LDR	R4, [PC, #392]
0x2A72	0x7824    LDRB	R4, [R4, #0]
0x2A74	0x2C00    CMP	R4, #0
0x2A76	0xF00080B8  BEQ	L_TFT_Rectangle110
;__Lib_TFT.c, 942 :: 		
0x2A7A	0x4C61    LDR	R4, [PC, #388]
0x2A7C	0x8824    LDRH	R4, [R4, #0]
0x2A7E	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 943 :: 		
0x2A82	0x4F5C    LDR	R7, [PC, #368]
0x2A84	0x783C    LDRB	R4, [R7, #0]
0x2A86	0xF88D400E  STRB	R4, [SP, #14]
;__Lib_TFT.c, 945 :: 		
0x2A8A	0x463C    MOV	R4, R7
0x2A8C	0x7824    LDRB	R4, [R4, #0]
0x2A8E	0x1C64    ADDS	R4, R4, #1
0x2A90	0xB224    SXTH	R4, R4
0x2A92	0x1066    ASRS	R6, R4, #1
;__Lib_TFT.c, 946 :: 		
0x2A94	0xB2B5    UXTH	R5, R6
0x2A96	0xF9BD4010  LDRSH	R4, [SP, #16]
0x2A9A	0x1964    ADDS	R4, R4, R5
0x2A9C	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 947 :: 		
0x2AA0	0xB2B5    UXTH	R5, R6
0x2AA2	0xF9BD4014  LDRSH	R4, [SP, #20]
0x2AA6	0x1964    ADDS	R4, R4, R5
0x2AA8	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 949 :: 		
0x2AAC	0x463C    MOV	R4, R7
0x2AAE	0x7824    LDRB	R4, [R4, #0]
0x2AB0	0x1CA4    ADDS	R4, R4, #2
0x2AB2	0xB224    SXTH	R4, R4
0x2AB4	0x1066    ASRS	R6, R4, #1
;__Lib_TFT.c, 950 :: 		
0x2AB6	0xB2B5    UXTH	R5, R6
0x2AB8	0xF9BD4018  LDRSH	R4, [SP, #24]
0x2ABC	0x1B64    SUB	R4, R4, R5
0x2ABE	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_TFT.c, 951 :: 		
0x2AC2	0xB2B5    UXTH	R5, R6
0x2AC4	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2AC8	0x1B64    SUB	R4, R4, R5
0x2ACA	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_TFT.c, 953 :: 		
0x2ACE	0x4C4D    LDR	R4, [PC, #308]
0x2AD0	0x7824    LDRB	R4, [R4, #0]
0x2AD2	0x2C00    CMP	R4, #0
0x2AD4	0xF0008063  BEQ	L_TFT_Rectangle111
;__Lib_TFT.c, 954 :: 		
0x2AD8	0x4C4B    LDR	R4, [PC, #300]
0x2ADA	0x7824    LDRB	R4, [R4, #0]
0x2ADC	0xBB7C    CBNZ	R4, L_TFT_Rectangle112
;__Lib_TFT.c, 955 :: 		
0x2ADE	0xF9BD4014  LDRSH	R4, [SP, #20]
0x2AE2	0xF8AD400A  STRH	R4, [SP, #10]
L_TFT_Rectangle113:
0x2AE6	0xF9BD501C  LDRSH	R5, [SP, #28]
0x2AEA	0xF8BD400A  LDRH	R4, [SP, #10]
0x2AEE	0x42AC    CMP	R4, R5
0x2AF0	0xD824    BHI	L_TFT_Rectangle114
;__Lib_TFT.c, 956 :: 		
0x2AF2	0xF9BD5014  LDRSH	R5, [SP, #20]
0x2AF6	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2AFA	0x1B67    SUB	R7, R4, R5
0x2AFC	0xF9BD5014  LDRSH	R5, [SP, #20]
0x2B00	0xF8BD400A  LDRH	R4, [SP, #10]
0x2B04	0x1B66    SUB	R6, R4, R5
0x2B06	0x4C41    LDR	R4, [PC, #260]
0x2B08	0x8825    LDRH	R5, [R4, #0]
0x2B0A	0x4C41    LDR	R4, [PC, #260]
0x2B0C	0x8824    LDRH	R4, [R4, #0]
0x2B0E	0xB2BB    UXTH	R3, R7
0x2B10	0xB2B2    UXTH	R2, R6
0x2B12	0xB2A9    UXTH	R1, R5
0x2B14	0xB2A0    UXTH	R0, R4
0x2B16	0xF7FEFE27  BL	_TFT_GetCurrentColor+0
;__Lib_TFT.c, 957 :: 		
0x2B1A	0x2101    MOVS	R1, #1
0x2B1C	0xF7FFFF02  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 958 :: 		
0x2B20	0xF8BD200A  LDRH	R2, [SP, #10]
0x2B24	0xF9BD1018  LDRSH	R1, [SP, #24]
0x2B28	0xF9BD0010  LDRSH	R0, [SP, #16]
0x2B2C	0xF7FEFE7C  BL	_TFT_H_Line+0
;__Lib_TFT.c, 955 :: 		
0x2B30	0xF8BD400A  LDRH	R4, [SP, #10]
0x2B34	0x1C64    ADDS	R4, R4, #1
0x2B36	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 959 :: 		
0x2B3A	0xE7D4    B	L_TFT_Rectangle113
L_TFT_Rectangle114:
;__Lib_TFT.c, 960 :: 		
0x2B3C	0xE02E    B	L_TFT_Rectangle116
L_TFT_Rectangle112:
;__Lib_TFT.c, 961 :: 		
0x2B3E	0xF9BD4010  LDRSH	R4, [SP, #16]
0x2B42	0xF8AD4008  STRH	R4, [SP, #8]
L_TFT_Rectangle117:
0x2B46	0xF9BD5018  LDRSH	R5, [SP, #24]
0x2B4A	0xF8BD4008  LDRH	R4, [SP, #8]
0x2B4E	0x42AC    CMP	R4, R5
0x2B50	0xD824    BHI	L_TFT_Rectangle118
;__Lib_TFT.c, 962 :: 		
0x2B52	0xF9BD5010  LDRSH	R5, [SP, #16]
0x2B56	0xF9BD4018  LDRSH	R4, [SP, #24]
0x2B5A	0x1B67    SUB	R7, R4, R5
0x2B5C	0xF9BD5010  LDRSH	R5, [SP, #16]
0x2B60	0xF8BD4008  LDRH	R4, [SP, #8]
0x2B64	0x1B66    SUB	R6, R4, R5
0x2B66	0x4C29    LDR	R4, [PC, #164]
0x2B68	0x8825    LDRH	R5, [R4, #0]
0x2B6A	0x4C29    LDR	R4, [PC, #164]
0x2B6C	0x8824    LDRH	R4, [R4, #0]
0x2B6E	0xB2BB    UXTH	R3, R7
0x2B70	0xB2B2    UXTH	R2, R6
0x2B72	0xB2A9    UXTH	R1, R5
0x2B74	0xB2A0    UXTH	R0, R4
0x2B76	0xF7FEFDF7  BL	_TFT_GetCurrentColor+0
;__Lib_TFT.c, 963 :: 		
0x2B7A	0x2101    MOVS	R1, #1
0x2B7C	0xF7FFFED2  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 964 :: 		
0x2B80	0xF8BD2008  LDRH	R2, [SP, #8]
0x2B84	0xF9BD101C  LDRSH	R1, [SP, #28]
0x2B88	0xF9BD0014  LDRSH	R0, [SP, #20]
0x2B8C	0xF7FEF862  BL	_TFT_V_Line+0
;__Lib_TFT.c, 961 :: 		
0x2B90	0xF8BD4008  LDRH	R4, [SP, #8]
0x2B94	0x1C64    ADDS	R4, R4, #1
0x2B96	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 965 :: 		
0x2B9A	0xE7D4    B	L_TFT_Rectangle117
L_TFT_Rectangle118:
;__Lib_TFT.c, 966 :: 		
L_TFT_Rectangle116:
;__Lib_TFT.c, 967 :: 		
0x2B9C	0xE01D    B	L_TFT_Rectangle120
L_TFT_Rectangle111:
;__Lib_TFT.c, 968 :: 		
0x2B9E	0x4C1D    LDR	R4, [PC, #116]
0x2BA0	0x8824    LDRH	R4, [R4, #0]
0x2BA2	0x2101    MOVS	R1, #1
0x2BA4	0xB2A0    UXTH	R0, R4
0x2BA6	0xF7FFFEBD  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 969 :: 		
0x2BAA	0xF9BD4014  LDRSH	R4, [SP, #20]
0x2BAE	0xF8AD400A  STRH	R4, [SP, #10]
L_TFT_Rectangle121:
0x2BB2	0xF9BD501C  LDRSH	R5, [SP, #28]
0x2BB6	0xF8BD400A  LDRH	R4, [SP, #10]
0x2BBA	0x42AC    CMP	R4, R5
0x2BBC	0xD80D    BHI	L_TFT_Rectangle122
;__Lib_TFT.c, 970 :: 		
0x2BBE	0xF8BD200A  LDRH	R2, [SP, #10]
0x2BC2	0xF9BD1018  LDRSH	R1, [SP, #24]
0x2BC6	0xF9BD0010  LDRSH	R0, [SP, #16]
0x2BCA	0xF7FEFE2D  BL	_TFT_H_Line+0
;__Lib_TFT.c, 969 :: 		
0x2BCE	0xF8BD400A  LDRH	R4, [SP, #10]
0x2BD2	0x1C64    ADDS	R4, R4, #1
0x2BD4	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 970 :: 		
0x2BD8	0xE7EB    B	L_TFT_Rectangle121
L_TFT_Rectangle122:
;__Lib_TFT.c, 971 :: 		
L_TFT_Rectangle120:
;__Lib_TFT.c, 973 :: 		
0x2BDA	0xF8BD500C  LDRH	R5, [SP, #12]
0x2BDE	0x4C08    LDR	R4, [PC, #32]
0x2BE0	0x8025    STRH	R5, [R4, #0]
;__Lib_TFT.c, 974 :: 		
0x2BE2	0xF89D500E  LDRB	R5, [SP, #14]
0x2BE6	0x4C03    LDR	R4, [PC, #12]
0x2BE8	0x7025    STRB	R5, [R4, #0]
;__Lib_TFT.c, 975 :: 		
L_TFT_Rectangle110:
;__Lib_TFT.c, 976 :: 		
L_end_TFT_Rectangle:
0x2BEA	0xF8DDE000  LDR	LR, [SP, #0]
0x2BEE	0xB008    ADD	SP, SP, #32
0x2BF0	0x4770    BX	LR
0x2BF2	0xBF00    NOP
0x2BF4	0x00AE2000  	__Lib_TFT_PenWidth+0
0x2BF8	0x007A2000  	_TFT_DISP_WIDTH+0
0x2BFC	0x00AF2000  	__Lib_TFT_BrushEnabled+0
0x2C00	0x00B82000  	__Lib_TFT_PenColor+0
0x2C04	0x00BA2000  	__Lib_TFT_GradientEnabled+0
0x2C08	0x00BB2000  	__Lib_TFT_GradientOrientation+0
0x2C0C	0x00BE2000  	__Lib_TFT_GradColorTo+0
0x2C10	0x00BC2000  	__Lib_TFT_GradColorFrom+0
0x2C14	0x00C02000  	__Lib_TFT_BrushColor+0
; end of _TFT_Rectangle
_getAdcReading:
;Configurations.c, 77 :: 		unsigned int getAdcReading(){
;Configurations.c, 79 :: 		ADC1_CR2 |= (1 << 22) | (1 << 20);
0x3340	0x4806    LDR	R0, [PC, #24]
0x3342	0x6801    LDR	R1, [R0, #0]
0x3344	0x4805    LDR	R0, [PC, #20]
0x3346	0x6001    STR	R1, [R0, #0]
;Configurations.c, 80 :: 		while(!(ADC1_SR & 0b10));         // Wait until the ADC conversion has ended
L_getAdcReading2:
0x3348	0x4805    LDR	R0, [PC, #20]
0x334A	0x6800    LDR	R0, [R0, #0]
0x334C	0xF0000002  AND	R0, R0, #2
0x3350	0xB900    CBNZ	R0, L_getAdcReading3
0x3352	0xE7F9    B	L_getAdcReading2
L_getAdcReading3:
;Configurations.c, 81 :: 		return ADC1_DR;                   // Read value from data register. This also clears start bit
0x3354	0x4803    LDR	R0, [PC, #12]
0x3356	0x6800    LDR	R0, [R0, #0]
;Configurations.c, 82 :: 		}
L_end_getAdcReading:
0x3358	0x4770    BX	LR
0x335A	0xBF00    NOP
0x335C	0x24084001  	ADC1_CR2+0
0x3360	0x24004001  	ADC1_SR+0
0x3364	0x244C4001  	ADC1_DR+0
; end of _getAdcReading
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x3368	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x336A	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x336E	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x3372	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x3376	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x3378	0xB001    ADD	SP, SP, #4
0x337A	0x4770    BX	LR
; end of ___CC2DW
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 391 :: 		
0x3E94	0xB081    SUB	SP, SP, #4
0x3E96	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 395 :: 		
; ulRCC_CR start address is: 8 (R2)
0x3E9A	0x4A4A    LDR	R2, [PC, #296]
;__Lib_System_105_107.c, 396 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x3E9C	0x4B4A    LDR	R3, [PC, #296]
;__Lib_System_105_107.c, 397 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x3E9E	0x4C4B    LDR	R4, [PC, #300]
;__Lib_System_105_107.c, 398 :: 		
; Fosc_kHz start address is: 20 (R5)
0x3EA0	0x4D4B    LDR	R5, [PC, #300]
;__Lib_System_105_107.c, 407 :: 		
0x3EA2	0xF00300F0  AND	R0, R3, #240
;__Lib_System_105_107.c, 408 :: 		
0x3EA6	0x0901    LSRS	R1, R0, #4
;__Lib_System_105_107.c, 409 :: 		
0x3EA8	0x484A    LDR	R0, [PC, #296]
0x3EAA	0x1840    ADDS	R0, R0, R1
0x3EAC	0x7800    LDRB	R0, [R0, #0]
; presc start address is: 0 (R0)
;__Lib_System_105_107.c, 411 :: 		
0x3EAE	0xFA05F100  LSL	R1, R5, R0
; Fosc_kHz end address is: 20 (R5)
; presc end address is: 0 (R0)
; SYS_clk start address is: 20 (R5)
0x3EB2	0x460D    MOV	R5, R1
;__Lib_System_105_107.c, 413 :: 		
0x3EB4	0xF64B3080  MOVW	R0, #48000
0x3EB8	0x4281    CMP	R1, R0
0x3EBA	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 414 :: 		
0x3EBC	0x4846    LDR	R0, [PC, #280]
0x3EBE	0x6800    LDR	R0, [R0, #0]
0x3EC0	0xF0400102  ORR	R1, R0, #2
0x3EC4	0x4844    LDR	R0, [PC, #272]
0x3EC6	0x6001    STR	R1, [R0, #0]
0x3EC8	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 415 :: 		
; SYS_clk start address is: 20 (R5)
0x3ECA	0xF64550C0  MOVW	R0, #24000
0x3ECE	0x4285    CMP	R5, R0
0x3ED0	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC236
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 416 :: 		
0x3ED2	0x4841    LDR	R0, [PC, #260]
0x3ED4	0x6800    LDR	R0, [R0, #0]
0x3ED6	0xF0400101  ORR	R1, R0, #1
0x3EDA	0x483F    LDR	R0, [PC, #252]
0x3EDC	0x6001    STR	R1, [R0, #0]
0x3EDE	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 418 :: 		
0x3EE0	0x483D    LDR	R0, [PC, #244]
0x3EE2	0x6801    LDR	R1, [R0, #0]
0x3EE4	0xF06F0007  MVN	R0, #7
0x3EE8	0x4001    ANDS	R1, R0
0x3EEA	0x483B    LDR	R0, [PC, #236]
0x3EEC	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC237:
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 420 :: 		
0x3EEE	0xF7FFF9F1  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 422 :: 		
0x3EF2	0x483A    LDR	R0, [PC, #232]
0x3EF4	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 423 :: 		
0x3EF6	0x483A    LDR	R0, [PC, #232]
0x3EF8	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 424 :: 		
0x3EFA	0x483A    LDR	R0, [PC, #232]
0x3EFC	0xEA020100  AND	R1, R2, R0, LSL #0
0x3F00	0x4839    LDR	R0, [PC, #228]
0x3F02	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 426 :: 		
0x3F04	0xF0020001  AND	R0, R2, #1
0x3F08	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x3F0A	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x3F0C	0x4836    LDR	R0, [PC, #216]
0x3F0E	0x6800    LDR	R0, [R0, #0]
0x3F10	0xF0000002  AND	R0, R0, #2
0x3F14	0x2800    CMP	R0, #0
0x3F16	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 428 :: 		
0x3F18	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x3F1A	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 426 :: 		
0x3F1C	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 429 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x3F1E	0xF4023080  AND	R0, R2, #65536
0x3F22	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x3F24	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 432 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x3F26	0x4830    LDR	R0, [PC, #192]
0x3F28	0x6800    LDR	R0, [R0, #0]
0x3F2A	0xF4003000  AND	R0, R0, #131072
0x3F2E	0x2800    CMP	R0, #0
0x3F30	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 433 :: 		
0x3F32	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 434 :: 		
; ulRCC_CR end address is: 8 (R2)
0x3F34	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 431 :: 		
0x3F36	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 434 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 436 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x3F38	0xF0025080  AND	R0, R2, #268435456
0x3F3C	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 437 :: 		
0x3F3E	0x482A    LDR	R0, [PC, #168]
0x3F40	0x6800    LDR	R0, [R0, #0]
0x3F42	0xF0405180  ORR	R1, R0, #268435456
0x3F46	0x4828    LDR	R0, [PC, #160]
0x3F48	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 438 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x3F4A	0x4827    LDR	R0, [PC, #156]
0x3F4C	0x6800    LDR	R0, [R0, #0]
0x3F4E	0xF0005000  AND	R0, R0, #536870912
0x3F52	0x2800    CMP	R0, #0
0x3F54	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 439 :: 		
0x3F56	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 440 :: 		
; ulRCC_CR end address is: 8 (R2)
0x3F58	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 436 :: 		
;__Lib_System_105_107.c, 440 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 442 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x3F5A	0xF0026080  AND	R0, R2, #67108864
0x3F5E	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC258
;__Lib_System_105_107.c, 443 :: 		
0x3F60	0x4821    LDR	R0, [PC, #132]
0x3F62	0x6800    LDR	R0, [R0, #0]
0x3F64	0xF0406180  ORR	R1, R0, #67108864
0x3F68	0x481F    LDR	R0, [PC, #124]
0x3F6A	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x3F6C	0x4611    MOV	R1, R2
0x3F6E	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 444 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x3F70	0x481D    LDR	R0, [PC, #116]
0x3F72	0x6800    LDR	R0, [R0, #0]
0x3F74	0xF0006000  AND	R0, R0, #134217728
0x3F78	0x2800    CMP	R0, #0
0x3F7A	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC249
;__Lib_System_105_107.c, 445 :: 		
0x3F7C	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 446 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x3F7E	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC258:
;__Lib_System_105_107.c, 442 :: 		
0x3F80	0x4611    MOV	R1, R2
0x3F82	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 446 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 448 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x3F84	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x3F88	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC259
;__Lib_System_105_107.c, 449 :: 		
0x3F8A	0x4817    LDR	R0, [PC, #92]
0x3F8C	0x6800    LDR	R0, [R0, #0]
0x3F8E	0xF0407180  ORR	R1, R0, #16777216
0x3F92	0x4815    LDR	R0, [PC, #84]
0x3F94	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x3F96	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 450 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 4 (R1)
0x3F98	0x4813    LDR	R0, [PC, #76]
0x3F9A	0x6800    LDR	R0, [R0, #0]
0x3F9C	0xF0007000  AND	R0, R0, #33554432
0x3FA0	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 451 :: 		
0x3FA2	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 452 :: 		
0x3FA4	0x460A    MOV	R2, R1
0x3FA6	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC250
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC259:
;__Lib_System_105_107.c, 448 :: 		
;__Lib_System_105_107.c, 452 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 456 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
; ulRCC_CFGR start address is: 8 (R2)
0x3FA8	0x480C    LDR	R0, [PC, #48]
0x3FAA	0x6800    LDR	R0, [R0, #0]
0x3FAC	0xF000010C  AND	R1, R0, #12
0x3FB0	0x0090    LSLS	R0, R2, #2
0x3FB2	0xF000000C  AND	R0, R0, #12
0x3FB6	0x4281    CMP	R1, R0
0x3FB8	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC254
;__Lib_System_105_107.c, 457 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x3FBA	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC253
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 458 :: 		
L_end_InitialSetUpRCCRCC2:
0x3FBC	0xF8DDE000  LDR	LR, [SP, #0]
0x3FC0	0xB001    ADD	SP, SP, #4
0x3FC2	0x4770    BX	LR
0x3FC4	0x00811501  	#352387201
0x3FC8	0x8402091D  	#152929282
0x3FCC	0xF6440001  	#128580
0x3FD0	0x19400001  	#72000
0x3FD4	0x67610000  	__Lib_System_105_107_APBAHBPrescTable+0
0x3FD8	0x20004002  	FLASH_ACR+0
0x3FDC	0x10044002  	RCC_CFGR+0
0x3FE0	0x102C4002  	RCC_CFGR2+0
0x3FE4	0xFFFF000F  	#1048575
0x3FE8	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 360 :: 		
0x32D4	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 363 :: 		
0x32D6	0x4815    LDR	R0, [PC, #84]
0x32D8	0x6800    LDR	R0, [R0, #0]
0x32DA	0xF0400101  ORR	R1, R0, #1
0x32DE	0x4813    LDR	R0, [PC, #76]
0x32E0	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 366 :: 		
0x32E2	0x4913    LDR	R1, [PC, #76]
0x32E4	0x4813    LDR	R0, [PC, #76]
0x32E6	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 369 :: 		
0x32E8	0x4810    LDR	R0, [PC, #64]
0x32EA	0x6801    LDR	R1, [R0, #0]
0x32EC	0x4812    LDR	R0, [PC, #72]
0x32EE	0x4001    ANDS	R1, R0
0x32F0	0x480E    LDR	R0, [PC, #56]
0x32F2	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 372 :: 		
0x32F4	0x480D    LDR	R0, [PC, #52]
0x32F6	0x6801    LDR	R1, [R0, #0]
0x32F8	0xF46F2080  MVN	R0, #262144
0x32FC	0x4001    ANDS	R1, R0
0x32FE	0x480B    LDR	R0, [PC, #44]
0x3300	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 375 :: 		
0x3302	0x480C    LDR	R0, [PC, #48]
0x3304	0x6801    LDR	R1, [R0, #0]
0x3306	0xF46F00FE  MVN	R0, #8323072
0x330A	0x4001    ANDS	R1, R0
0x330C	0x4809    LDR	R0, [PC, #36]
0x330E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 378 :: 		
0x3310	0x4806    LDR	R0, [PC, #24]
0x3312	0x6801    LDR	R1, [R0, #0]
0x3314	0xF06F50A0  MVN	R0, #335544320
0x3318	0x4001    ANDS	R1, R0
0x331A	0x4804    LDR	R0, [PC, #16]
0x331C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
0x331E	0xF04F0100  MOV	R1, #0
0x3322	0x4806    LDR	R0, [PC, #24]
0x3324	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 385 :: 		
L_end_SystemClockSetDefault:
0x3326	0xB001    ADD	SP, SP, #4
0x3328	0x4770    BX	LR
0x332A	0xBF00    NOP
0x332C	0x10004002  	RCC_CR+0
0x3330	0x0000F0FF  	#-251723776
0x3334	0x10044002  	RCC_CFGR+0
0x3338	0xFFFFFEF6  	#-17367041
0x333C	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 460 :: 		
0x3E80	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 461 :: 		
0x3E82	0x4902    LDR	R1, [PC, #8]
0x3E84	0x4802    LDR	R0, [PC, #8]
0x3E86	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 462 :: 		
L_end_InitialSetUpFosc:
0x3E88	0xB001    ADD	SP, SP, #4
0x3E8A	0x4770    BX	LR
0x3E8C	0x19400001  	#72000
0x3E90	0x00802000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 311 :: 		
0x3E78	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 312 :: 		
L___GenExcept30:
0x3E7A	0xE7FE    B	L___GenExcept30
;__Lib_System_105_107.c, 313 :: 		
L_end___GenExcept:
0x3E7C	0xB001    ADD	SP, SP, #4
0x3E7E	0x4770    BX	LR
; end of ___GenExcept
0x6774	0xB500    PUSH	(R14)
0x6776	0xF8DFB024  LDR	R11, [PC, #36]
0x677A	0xF8DFA024  LDR	R10, [PC, #36]
0x677E	0xF8DFC024  LDR	R12, [PC, #36]
0x6782	0xF7FCFDF1  BL	13160
0x6786	0xF8DFB020  LDR	R11, [PC, #32]
0x678A	0xF8DFA020  LDR	R10, [PC, #32]
0x678E	0xF8DFC020  LDR	R12, [PC, #32]
0x6792	0xF7FCFDE9  BL	13160
0x6796	0xBD00    POP	(R15)
0x6798	0x4770    BX	LR
0x679A	0xBF00    NOP
0x679C	0x00002000  	#536870912
0x67A0	0x00612000  	#536871009
0x67A4	0x67000000  	#26368
0x67A8	0x00622000  	#536871010
0x67AC	0x00662000  	#536871014
0x67B0	0x05BC0000  	#1468
0x6810	0xB500    PUSH	(R14)
0x6812	0xF8DFB010  LDR	R11, [PC, #16]
0x6816	0xF8DFA010  LDR	R10, [PC, #16]
0x681A	0xF7FDF98D  BL	15160
0x681E	0xBD00    POP	(R15)
0x6820	0x4770    BX	LR
0x6822	0xBF00    NOP
0x6824	0x00002000  	#536870912
0x6828	0x00CC2000  	#536871116
_EXTIPD2:
;Interrupt.c, 76 :: 		void EXTIPD2() iv IVT_INT_EXTI2 ics ICS_AUTO
0x3E38	0xE92D07F0  PUSH	(R4, R5, R6, R7, R8, R9, R10)
0x3E3C	0xB081    SUB	SP, SP, #4
0x3E3E	0xF8CDE000  STR	LR, [SP, #0]
;Interrupt.c, 78 :: 		EXTI_PR.B2 = 1;                 // Clear pending interrupt flag for PD2
0x3E42	0x2101    MOVS	R1, #1
0x3E44	0xB249    SXTB	R1, R1
0x3E46	0x4809    LDR	R0, [PC, #36]
0x3E48	0x6001    STR	R1, [R0, #0]
;Interrupt.c, 79 :: 		if(GPIOD_IDR.B2 == 0 && state_machine == 1)
0x3E4A	0x4809    LDR	R0, [PC, #36]
0x3E4C	0x6800    LDR	R0, [R0, #0]
0x3E4E	0xB930    CBNZ	R0, L__EXTIPD240
0x3E50	0x4808    LDR	R0, [PC, #32]
0x3E52	0x8800    LDRH	R0, [R0, #0]
0x3E54	0x2801    CMP	R0, #1
0x3E56	0xD102    BNE	L__EXTIPD239
L__EXTIPD238:
;Interrupt.c, 81 :: 		Left();
0x3E58	0xF7FFFA90  BL	_Left+0
;Interrupt.c, 82 :: 		}
0x3E5C	0xE7FF    B	L_EXTIPD219
;Interrupt.c, 79 :: 		if(GPIOD_IDR.B2 == 0 && state_machine == 1)
L__EXTIPD240:
L__EXTIPD239:
;Interrupt.c, 86 :: 		}
L_EXTIPD219:
;Interrupt.c, 87 :: 		}
L_end_EXTIPD2:
0x3E5E	0xF8DDE000  LDR	LR, [SP, #0]
0x3E62	0xB001    ADD	SP, SP, #4
0x3E64	0xE8BD07F0  POP	(R4, R5, R6, R7, R8, R9, R10)
0x3E68	0x4770    BX	LR
0x3E6A	0xBF00    NOP
0x3E6C	0x82884220  	EXTI_PR+0
0x3E70	0x81084222  	GPIOD_IDR+0
0x3E74	0x00262000  	_state_machine+0
; end of _EXTIPD2
_Left:
;tetris_movements.c, 13 :: 		void Left()
0x337C	0xB081    SUB	SP, SP, #4
0x337E	0xF8CDE000  STR	LR, [SP, #0]
;tetris_movements.c, 16 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x3382	0x2101    MOVS	R1, #1
0x3384	0xF2400000  MOVW	R0, #0
0x3388	0xF7FFFACC  BL	_TFT_Set_Pen+0
;tetris_movements.c, 17 :: 		TFT_Set_Brush(1, CL_BLACK, 0, 0, 0, 0);
0x338C	0x2100    MOVS	R1, #0
0x338E	0x2000    MOVS	R0, #0
0x3390	0xB402    PUSH	(R1)
0x3392	0xB401    PUSH	(R0)
0x3394	0x2300    MOVS	R3, #0
0x3396	0x2200    MOVS	R2, #0
0x3398	0xF2400100  MOVW	R1, #0
0x339C	0x2001    MOVS	R0, #1
0x339E	0xF7FFFACD  BL	_TFT_Set_Brush+0
0x33A2	0xB002    ADD	SP, SP, #8
;tetris_movements.c, 18 :: 		TFT_Rectangle(x0, y0, x0+boxsize, y0+boxsize);
0x33A4	0x4A1E    LDR	R2, [PC, #120]
0x33A6	0x8811    LDRH	R1, [R2, #0]
0x33A8	0x4D1E    LDR	R5, [PC, #120]
0x33AA	0x6828    LDR	R0, [R5, #0]
0x33AC	0x1844    ADDS	R4, R0, R1
0x33AE	0x4610    MOV	R0, R2
0x33B0	0x8801    LDRH	R1, [R0, #0]
0x33B2	0x4B1D    LDR	R3, [PC, #116]
0x33B4	0x6818    LDR	R0, [R3, #0]
0x33B6	0x1842    ADDS	R2, R0, R1
0x33B8	0x4628    MOV	R0, R5
0x33BA	0x6801    LDR	R1, [R0, #0]
0x33BC	0x4618    MOV	R0, R3
0x33BE	0x6800    LDR	R0, [R0, #0]
0x33C0	0xB223    SXTH	R3, R4
0x33C2	0xB212    SXTH	R2, R2
0x33C4	0xF7FFFAF2  BL	_TFT_Rectangle+0
;tetris_movements.c, 20 :: 		if((x0) > 10) // boundary condition
0x33C8	0x4817    LDR	R0, [PC, #92]
0x33CA	0x6800    LDR	R0, [R0, #0]
0x33CC	0x280A    CMP	R0, #10
0x33CE	0xD905    BLS	L_Left0
;tetris_movements.c, 22 :: 		x0 = x0 - counter; //only change x direction left side
0x33D0	0x4816    LDR	R0, [PC, #88]
0x33D2	0x8802    LDRH	R2, [R0, #0]
0x33D4	0x4914    LDR	R1, [PC, #80]
0x33D6	0x6808    LDR	R0, [R1, #0]
0x33D8	0x1A80    SUB	R0, R0, R2
0x33DA	0x6008    STR	R0, [R1, #0]
;tetris_movements.c, 23 :: 		}
L_Left0:
;tetris_movements.c, 25 :: 		TFT_Set_Brush(1, CL_RED, 0, 0, 0, 0);
0x33DC	0x2100    MOVS	R1, #0
0x33DE	0x2000    MOVS	R0, #0
0x33E0	0xB402    PUSH	(R1)
0x33E2	0xB401    PUSH	(R0)
0x33E4	0x2300    MOVS	R3, #0
0x33E6	0x2200    MOVS	R2, #0
0x33E8	0xF64F0100  MOVW	R1, #63488
0x33EC	0x2001    MOVS	R0, #1
0x33EE	0xF7FFFAA5  BL	_TFT_Set_Brush+0
0x33F2	0xB002    ADD	SP, SP, #8
;tetris_movements.c, 26 :: 		TFT_Rectangle(x0, y0, x0+boxsize, y0+boxsize);
0x33F4	0x4A0A    LDR	R2, [PC, #40]
0x33F6	0x8811    LDRH	R1, [R2, #0]
0x33F8	0x4D0A    LDR	R5, [PC, #40]
0x33FA	0x6828    LDR	R0, [R5, #0]
0x33FC	0x1844    ADDS	R4, R0, R1
0x33FE	0x4610    MOV	R0, R2
0x3400	0x8801    LDRH	R1, [R0, #0]
0x3402	0x4B09    LDR	R3, [PC, #36]
0x3404	0x6818    LDR	R0, [R3, #0]
0x3406	0x1842    ADDS	R2, R0, R1
0x3408	0x4628    MOV	R0, R5
0x340A	0x6801    LDR	R1, [R0, #0]
0x340C	0x4618    MOV	R0, R3
0x340E	0x6800    LDR	R0, [R0, #0]
0x3410	0xB223    SXTH	R3, R4
0x3412	0xB212    SXTH	R2, R2
0x3414	0xF7FFFACA  BL	_TFT_Rectangle+0
;tetris_movements.c, 27 :: 		}
L_end_Left:
0x3418	0xF8DDE000  LDR	LR, [SP, #0]
0x341C	0xB001    ADD	SP, SP, #4
0x341E	0x4770    BX	LR
0x3420	0x002A2000  	_boxsize+0
0x3424	0x002C2000  	_y0+0
0x3428	0x00302000  	_x0+0
0x342C	0x00342000  	_counter+0
; end of _Left
_EXTIPC13:
;Interrupt.c, 89 :: 		void EXTIPC13() iv IVT_INT_EXTI15_10 ics ICS_AUTO
0x3FEC	0xE92D07F0  PUSH	(R4, R5, R6, R7, R8, R9, R10)
0x3FF0	0xB081    SUB	SP, SP, #4
0x3FF2	0xF8CDE000  STR	LR, [SP, #0]
;Interrupt.c, 91 :: 		EXTI_PR.B13 = 1;                 // Clear pending interrupt flag for PC13
0x3FF6	0x2101    MOVS	R1, #1
0x3FF8	0xB249    SXTB	R1, R1
0x3FFA	0x4813    LDR	R0, [PC, #76]
0x3FFC	0x6001    STR	R1, [R0, #0]
;Interrupt.c, 92 :: 		if(GPIOC_IDR.B13 == 0 && button1_state == 1)
0x3FFE	0x4813    LDR	R0, [PC, #76]
0x4000	0x6800    LDR	R0, [R0, #0]
0x4002	0xB958    CBNZ	R0, L__EXTIPC1344
0x4004	0x4812    LDR	R0, [PC, #72]
0x4006	0x8800    LDRH	R0, [R0, #0]
0x4008	0x2801    CMP	R0, #1
0x400A	0xD107    BNE	L__EXTIPC1343
L__EXTIPC1342:
;Interrupt.c, 94 :: 		Game_Layout();
0x400C	0xF7FFFB0C  BL	_Game_Layout+0
;Interrupt.c, 95 :: 		button1_state = 0;
0x4010	0x2100    MOVS	R1, #0
0x4012	0x480F    LDR	R0, [PC, #60]
0x4014	0x8001    STRH	R1, [R0, #0]
;Interrupt.c, 96 :: 		state_machine = 1;
0x4016	0x2101    MOVS	R1, #1
0x4018	0x480E    LDR	R0, [PC, #56]
0x401A	0x8001    STRH	R1, [R0, #0]
;Interrupt.c, 92 :: 		if(GPIOC_IDR.B13 == 0 && button1_state == 1)
L__EXTIPC1344:
L__EXTIPC1343:
;Interrupt.c, 98 :: 		if(GPIOC_IDR.B13 == 0 && button2_state == 1)
0x401C	0x480B    LDR	R0, [PC, #44]
0x401E	0x6800    LDR	R0, [R0, #0]
0x4020	0xB958    CBNZ	R0, L__EXTIPC1346
0x4022	0x480D    LDR	R0, [PC, #52]
0x4024	0x8800    LDRH	R0, [R0, #0]
0x4026	0x2801    CMP	R0, #1
0x4028	0xD107    BNE	L__EXTIPC1345
L__EXTIPC1341:
;Interrupt.c, 100 :: 		HighScore_Screen();
0x402A	0xF7FFFB85  BL	_HighScore_Screen+0
;Interrupt.c, 101 :: 		button2_state = 0;
0x402E	0x2100    MOVS	R1, #0
0x4030	0x4809    LDR	R0, [PC, #36]
0x4032	0x8001    STRH	R1, [R0, #0]
;Interrupt.c, 102 :: 		state_machine = 2;
0x4034	0x2102    MOVS	R1, #2
0x4036	0x4807    LDR	R0, [PC, #28]
0x4038	0x8001    STRH	R1, [R0, #0]
;Interrupt.c, 98 :: 		if(GPIOC_IDR.B13 == 0 && button2_state == 1)
L__EXTIPC1346:
L__EXTIPC1345:
;Interrupt.c, 104 :: 		}
L_end_EXTIPC13:
0x403A	0xF8DDE000  LDR	LR, [SP, #0]
0x403E	0xB001    ADD	SP, SP, #4
0x4040	0xE8BD07F0  POP	(R4, R5, R6, R7, R8, R9, R10)
0x4044	0x4770    BX	LR
0x4046	0xBF00    NOP
0x4048	0x82B44220  	EXTI_PR+0
0x404C	0x01344222  	GPIOC_IDR+0
0x4050	0x00402000  	_button1_state+0
0x4054	0x00262000  	_state_machine+0
0x4058	0x00422000  	_button2_state+0
; end of _EXTIPC13
_Game_Layout:
;tetris_events_code.c, 33 :: 		void Game_Layout()
0x3628	0xB081    SUB	SP, SP, #4
0x362A	0xF8CDE000  STR	LR, [SP, #0]
;tetris_events_code.c, 36 :: 		delay_ms(500);
0x362E	0xF648577F  MOVW	R7, #36223
0x3632	0xF2C0075B  MOVT	R7, #91
0x3636	0xBF00    NOP
0x3638	0xBF00    NOP
L_Game_Layout8:
0x363A	0x1E7F    SUBS	R7, R7, #1
0x363C	0xD1FD    BNE	L_Game_Layout8
0x363E	0xBF00    NOP
0x3640	0xBF00    NOP
0x3642	0xBF00    NOP
;tetris_events_code.c, 37 :: 		TFT_Fill_Screen(CL_BLACK);
0x3644	0xF2400000  MOVW	R0, #0
0x3648	0xF7FFFB48  BL	_TFT_Fill_Screen+0
;tetris_events_code.c, 38 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x364C	0x2101    MOVS	R1, #1
0x364E	0xF2400000  MOVW	R0, #0
0x3652	0xF7FFF967  BL	_TFT_Set_Pen+0
;tetris_events_code.c, 39 :: 		TFT_Set_Brush(1, CL_SILVER, 0, 0, 0, 0);
0x3656	0x2100    MOVS	R1, #0
0x3658	0x2000    MOVS	R0, #0
0x365A	0xB402    PUSH	(R1)
0x365C	0xB401    PUSH	(R0)
0x365E	0x2300    MOVS	R3, #0
0x3660	0x2200    MOVS	R2, #0
0x3662	0xF24C6118  MOVW	R1, #50712
0x3666	0x2001    MOVS	R0, #1
0x3668	0xF7FFF968  BL	_TFT_Set_Brush+0
0x366C	0xB002    ADD	SP, SP, #8
;tetris_events_code.c, 40 :: 		TFT_Rectangle(0, 0, 10, 240);// left side
0x366E	0x23F0    MOVS	R3, #240
0x3670	0xB21B    SXTH	R3, R3
0x3672	0x220A    MOVS	R2, #10
0x3674	0xB212    SXTH	R2, R2
0x3676	0x2100    MOVS	R1, #0
0x3678	0xB209    SXTH	R1, R1
0x367A	0x2000    MOVS	R0, #0
0x367C	0xB200    SXTH	R0, R0
0x367E	0xF7FFF995  BL	_TFT_Rectangle+0
;tetris_events_code.c, 41 :: 		TFT_Rectangle(310, 0, 320, 240); // right side
0x3682	0x23F0    MOVS	R3, #240
0x3684	0xB21B    SXTH	R3, R3
0x3686	0xF2401240  MOVW	R2, #320
0x368A	0xB212    SXTH	R2, R2
0x368C	0x2100    MOVS	R1, #0
0x368E	0xB209    SXTH	R1, R1
0x3690	0xF2401036  MOVW	R0, #310
0x3694	0xB200    SXTH	R0, R0
0x3696	0xF7FFF989  BL	_TFT_Rectangle+0
;tetris_events_code.c, 42 :: 		TFT_Rectangle(210, 0, 220, 240);  // center
0x369A	0x23F0    MOVS	R3, #240
0x369C	0xB21B    SXTH	R3, R3
0x369E	0x22DC    MOVS	R2, #220
0x36A0	0xB212    SXTH	R2, R2
0x36A2	0x2100    MOVS	R1, #0
0x36A4	0xB209    SXTH	R1, R1
0x36A6	0x20D2    MOVS	R0, #210
0x36A8	0xB200    SXTH	R0, R0
0x36AA	0xF7FFF97F  BL	_TFT_Rectangle+0
;tetris_events_code.c, 43 :: 		TFT_Rectangle(10, 230, 210, 240);  // bottom
0x36AE	0x23F0    MOVS	R3, #240
0x36B0	0xB21B    SXTH	R3, R3
0x36B2	0x22D2    MOVS	R2, #210
0x36B4	0xB212    SXTH	R2, R2
0x36B6	0x21E6    MOVS	R1, #230
0x36B8	0xB209    SXTH	R1, R1
0x36BA	0x200A    MOVS	R0, #10
0x36BC	0xB200    SXTH	R0, R0
0x36BE	0xF7FFF975  BL	_TFT_Rectangle+0
;tetris_events_code.c, 44 :: 		TFT_Rectangle(220, 230, 320, 240);
0x36C2	0x23F0    MOVS	R3, #240
0x36C4	0xB21B    SXTH	R3, R3
0x36C6	0xF2401240  MOVW	R2, #320
0x36CA	0xB212    SXTH	R2, R2
0x36CC	0x21E6    MOVS	R1, #230
0x36CE	0xB209    SXTH	R1, R1
0x36D0	0x20DC    MOVS	R0, #220
0x36D2	0xB200    SXTH	R0, R0
0x36D4	0xF7FFF96A  BL	_TFT_Rectangle+0
;tetris_events_code.c, 45 :: 		TFT_Rectangle(220, 0, 310, 10);  // center box
0x36D8	0x230A    MOVS	R3, #10
0x36DA	0xB21B    SXTH	R3, R3
0x36DC	0xF2401236  MOVW	R2, #310
0x36E0	0xB212    SXTH	R2, R2
0x36E2	0x2100    MOVS	R1, #0
0x36E4	0xB209    SXTH	R1, R1
0x36E6	0x20DC    MOVS	R0, #220
0x36E8	0xB200    SXTH	R0, R0
0x36EA	0xF7FFF95F  BL	_TFT_Rectangle+0
;tetris_events_code.c, 46 :: 		TFT_Rectangle(10, 0, 210, 10);
0x36EE	0x230A    MOVS	R3, #10
0x36F0	0xB21B    SXTH	R3, R3
0x36F2	0x22D2    MOVS	R2, #210
0x36F4	0xB212    SXTH	R2, R2
0x36F6	0x2100    MOVS	R1, #0
0x36F8	0xB209    SXTH	R1, R1
0x36FA	0x200A    MOVS	R0, #10
0x36FC	0xB200    SXTH	R0, R0
0x36FE	0xF7FFF955  BL	_TFT_Rectangle+0
;tetris_events_code.c, 47 :: 		TFT_Set_Font(TFT_defaultFont, CL_RED, FO_HORIZONTAL);
0x3702	0x2200    MOVS	R2, #0
0x3704	0xF64F0100  MOVW	R1, #63488
0x3708	0x4808    LDR	R0, [PC, #32]
0x370A	0xF7FFF8D5  BL	_TFT_Set_Font+0
;tetris_events_code.c, 48 :: 		TFT_Write_Text("HIGH SCORE", 230, 75);
0x370E	0x4808    LDR	R0, [PC, #32]
0x3710	0x224B    MOVS	R2, #75
0x3712	0x21E6    MOVS	R1, #230
0x3714	0xF7FFFD9A  BL	_TFT_Write_Text+0
;tetris_events_code.c, 49 :: 		TFT_Write_Text("SCORE", 230, 130);
0x3718	0x4806    LDR	R0, [PC, #24]
0x371A	0x2282    MOVS	R2, #130
0x371C	0x21E6    MOVS	R1, #230
0x371E	0xF7FFFD95  BL	_TFT_Write_Text+0
;tetris_events_code.c, 51 :: 		}
L_end_Game_Layout:
0x3722	0xF8DDE000  LDR	LR, [SP, #0]
0x3726	0xB001    ADD	SP, SP, #4
0x3728	0x4770    BX	LR
0x372A	0xBF00    NOP
0x372C	0x5E880000  	_TFT_defaultFont+0
0x3730	0x00502000  	?lstr5_tetris_events_code+0
0x3734	0x005B2000  	?lstr6_tetris_events_code+0
; end of _Game_Layout
_HighScore_Screen:
;tetris_events_code.c, 52 :: 		void HighScore_Screen()
0x3738	0xB081    SUB	SP, SP, #4
0x373A	0xF8CDE000  STR	LR, [SP, #0]
;tetris_events_code.c, 55 :: 		delay_ms(200);                               // wait 1sec
0x373E	0xF64967FF  MOVW	R7, #40703
0x3742	0xF2C00724  MOVT	R7, #36
0x3746	0xBF00    NOP
0x3748	0xBF00    NOP
L_HighScore_Screen10:
0x374A	0x1E7F    SUBS	R7, R7, #1
0x374C	0xD1FD    BNE	L_HighScore_Screen10
0x374E	0xBF00    NOP
0x3750	0xBF00    NOP
0x3752	0xBF00    NOP
;tetris_events_code.c, 56 :: 		TFT_Fill_Screen(CL_WHITE);
0x3754	0xF64F70FF  MOVW	R0, #65535
0x3758	0xF7FFFAC0  BL	_TFT_Fill_Screen+0
;tetris_events_code.c, 57 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x375C	0x2101    MOVS	R1, #1
0x375E	0xF2400000  MOVW	R0, #0
0x3762	0xF7FFF8DF  BL	_TFT_Set_Pen+0
;tetris_events_code.c, 58 :: 		TFT_Line(20,  46, 300,  46); // top line
0x3766	0x232E    MOVS	R3, #46
0x3768	0xB21B    SXTH	R3, R3
0x376A	0xF240122C  MOVW	R2, #300
0x376E	0xB212    SXTH	R2, R2
0x3770	0x212E    MOVS	R1, #46
0x3772	0xB209    SXTH	R1, R1
0x3774	0x2014    MOVS	R0, #20
0x3776	0xB200    SXTH	R0, R0
0x3778	0xF7FEFF52  BL	_TFT_Line+0
;tetris_events_code.c, 60 :: 		TFT_Set_Font(&Impact26x39_Regular, CL_GREEN, FO_HORIZONTAL);
0x377C	0x4807    LDR	R0, [PC, #28]
0x377E	0x2200    MOVS	R2, #0
0x3780	0xF2404100  MOVW	R1, #1024
0x3784	0xF7FFF898  BL	_TFT_Set_Font+0
;tetris_events_code.c, 61 :: 		TFT_Write_Text("HIGH  SCORE", 100, 10);
0x3788	0x4805    LDR	R0, [PC, #20]
0x378A	0x220A    MOVS	R2, #10
0x378C	0x2164    MOVS	R1, #100
0x378E	0xF7FFFD5D  BL	_TFT_Write_Text+0
;tetris_events_code.c, 62 :: 		}
L_end_HighScore_Screen:
0x3792	0xF8DDE000  LDR	LR, [SP, #0]
0x3796	0xB001    ADD	SP, SP, #4
0x3798	0x4770    BX	LR
0x379A	0xBF00    NOP
0x379C	0x405C0000  	_Impact26x39_Regular+0
0x37A0	0x00442000  	?lstr7_tetris_events_code+0
; end of _HighScore_Screen
_EXTIPB5PA6:
;Interrupt.c, 49 :: 		void EXTIPB5PA6() iv IVT_INT_EXTI9_5 ics ICS_AUTO
0x3DB4	0xE92D07F0  PUSH	(R4, R5, R6, R7, R8, R9, R10)
0x3DB8	0xB081    SUB	SP, SP, #4
0x3DBA	0xF8CDE000  STR	LR, [SP, #0]
;Interrupt.c, 51 :: 		EXTI_PR.B5 = 1;            // Clear pending interrupt flag for PB5
0x3DBE	0x2101    MOVS	R1, #1
0x3DC0	0xB249    SXTB	R1, R1
0x3DC2	0x4816    LDR	R0, [PC, #88]
0x3DC4	0x6001    STR	R1, [R0, #0]
;Interrupt.c, 52 :: 		EXTI_PR.B6 = 1;           // Clear pending interrupt flag for PA6
0x3DC6	0x4816    LDR	R0, [PC, #88]
0x3DC8	0x6001    STR	R1, [R0, #0]
;Interrupt.c, 55 :: 		if(GPIOB_IDR.B5 == 0 && state_machine == 0)
0x3DCA	0x4816    LDR	R0, [PC, #88]
0x3DCC	0x6800    LDR	R0, [R0, #0]
0x3DCE	0xB950    CBNZ	R0, L__EXTIPB5PA633
0x3DD0	0x4815    LDR	R0, [PC, #84]
0x3DD2	0x8800    LDRH	R0, [R0, #0]
0x3DD4	0xB938    CBNZ	R0, L__EXTIPB5PA632
L__EXTIPB5PA631:
;Interrupt.c, 57 :: 		button1_state = 0;
0x3DD6	0x2100    MOVS	R1, #0
0x3DD8	0x4814    LDR	R0, [PC, #80]
0x3DDA	0x8001    STRH	R1, [R0, #0]
;Interrupt.c, 58 :: 		button2_state = 1;
0x3DDC	0x2101    MOVS	R1, #1
0x3DDE	0x4814    LDR	R0, [PC, #80]
0x3DE0	0x8001    STRH	R1, [R0, #0]
;Interrupt.c, 59 :: 		button2();
0x3DE2	0xF7FFFBEB  BL	_button2+0
;Interrupt.c, 55 :: 		if(GPIOB_IDR.B5 == 0 && state_machine == 0)
L__EXTIPB5PA633:
L__EXTIPB5PA632:
;Interrupt.c, 61 :: 		if(GPIOB_IDR.B5 == 0 && state_machine == 1)
0x3DE6	0x480F    LDR	R0, [PC, #60]
0x3DE8	0x6800    LDR	R0, [R0, #0]
0x3DEA	0xB930    CBNZ	R0, L__EXTIPB5PA635
0x3DEC	0x480E    LDR	R0, [PC, #56]
0x3DEE	0x8800    LDRH	R0, [R0, #0]
0x3DF0	0x2801    CMP	R0, #1
0x3DF2	0xD102    BNE	L__EXTIPB5PA634
L__EXTIPB5PA630:
;Interrupt.c, 63 :: 		Down();
0x3DF4	0xF7FFFB1C  BL	_Down+0
;Interrupt.c, 64 :: 		}
0x3DF8	0xE009    B	L_EXTIPB5PA611
;Interrupt.c, 61 :: 		if(GPIOB_IDR.B5 == 0 && state_machine == 1)
L__EXTIPB5PA635:
L__EXTIPB5PA634:
;Interrupt.c, 65 :: 		else if(GPIOA_IDR.B6 == 0 && state_machine == 1)
0x3DFA	0x480E    LDR	R0, [PC, #56]
0x3DFC	0x6800    LDR	R0, [R0, #0]
0x3DFE	0xB930    CBNZ	R0, L__EXTIPB5PA637
0x3E00	0x4809    LDR	R0, [PC, #36]
0x3E02	0x8800    LDRH	R0, [R0, #0]
0x3E04	0x2801    CMP	R0, #1
0x3E06	0xD102    BNE	L__EXTIPB5PA636
L__EXTIPB5PA629:
;Interrupt.c, 67 :: 		Right();
0x3E08	0xF7FFFB7A  BL	_Right+0
;Interrupt.c, 68 :: 		}
0x3E0C	0xE7FF    B	L_EXTIPB5PA615
;Interrupt.c, 65 :: 		else if(GPIOA_IDR.B6 == 0 && state_machine == 1)
L__EXTIPB5PA637:
L__EXTIPB5PA636:
;Interrupt.c, 73 :: 		}
L_EXTIPB5PA615:
L_EXTIPB5PA611:
;Interrupt.c, 74 :: 		}
L_end_EXTIPB5PA6:
0x3E0E	0xF8DDE000  LDR	LR, [SP, #0]
0x3E12	0xB001    ADD	SP, SP, #4
0x3E14	0xE8BD07F0  POP	(R4, R5, R6, R7, R8, R9, R10)
0x3E18	0x4770    BX	LR
0x3E1A	0xBF00    NOP
0x3E1C	0x82944220  	EXTI_PR+0
0x3E20	0x82984220  	EXTI_PR+0
0x3E24	0x81144221  	GPIOB_IDR+0
0x3E28	0x00262000  	_state_machine+0
0x3E2C	0x00402000  	_button1_state+0
0x3E30	0x00422000  	_button2_state+0
0x3E34	0x01184221  	GPIOA_IDR+0
; end of _EXTIPB5PA6
_button2:
;tetris_events_code.c, 73 :: 		void button2()
0x35BC	0xB081    SUB	SP, SP, #4
0x35BE	0xF8CDE000  STR	LR, [SP, #0]
;tetris_events_code.c, 76 :: 		TFT_Set_Pen(CL_WHITE, 1);
0x35C2	0x2101    MOVS	R1, #1
0x35C4	0xF64F70FF  MOVW	R0, #65535
0x35C8	0xF7FFF9AC  BL	_TFT_Set_Pen+0
;tetris_events_code.c, 77 :: 		TFT_Set_Brush(1, CL_BLACK, 0, 0, 0, 0);
0x35CC	0x2100    MOVS	R1, #0
0x35CE	0x2000    MOVS	R0, #0
0x35D0	0xB402    PUSH	(R1)
0x35D2	0xB401    PUSH	(R0)
0x35D4	0x2300    MOVS	R3, #0
0x35D6	0x2200    MOVS	R2, #0
0x35D8	0xF2400100  MOVW	R1, #0
0x35DC	0x2001    MOVS	R0, #1
0x35DE	0xF7FFF9AD  BL	_TFT_Set_Brush+0
0x35E2	0xB002    ADD	SP, SP, #8
;tetris_events_code.c, 78 :: 		TFT_Circle(110, 158, 4);
0x35E4	0x2204    MOVS	R2, #4
0x35E6	0xB212    SXTH	R2, R2
0x35E8	0x219E    MOVS	R1, #158
0x35EA	0xB209    SXTH	R1, R1
0x35EC	0x206E    MOVS	R0, #110
0x35EE	0xB200    SXTH	R0, R0
0x35F0	0xF7FFFBBC  BL	_TFT_Circle+0
;tetris_events_code.c, 80 :: 		TFT_Set_Brush(1, CL_WHITE, 0, 0, 0, 0);
0x35F4	0x2100    MOVS	R1, #0
0x35F6	0x2000    MOVS	R0, #0
0x35F8	0xB402    PUSH	(R1)
0x35FA	0xB401    PUSH	(R0)
0x35FC	0x2300    MOVS	R3, #0
0x35FE	0x2200    MOVS	R2, #0
0x3600	0xF64F71FF  MOVW	R1, #65535
0x3604	0x2001    MOVS	R0, #1
0x3606	0xF7FFF999  BL	_TFT_Set_Brush+0
0x360A	0xB002    ADD	SP, SP, #8
;tetris_events_code.c, 81 :: 		TFT_Circle(110,111 , 4);
0x360C	0x2204    MOVS	R2, #4
0x360E	0xB212    SXTH	R2, R2
0x3610	0x216F    MOVS	R1, #111
0x3612	0xB209    SXTH	R1, R1
0x3614	0x206E    MOVS	R0, #110
0x3616	0xB200    SXTH	R0, R0
0x3618	0xF7FFFBA8  BL	_TFT_Circle+0
;tetris_events_code.c, 83 :: 		}
L_end_button2:
0x361C	0xF8DDE000  LDR	LR, [SP, #0]
0x3620	0xB001    ADD	SP, SP, #4
0x3622	0x4770    BX	LR
; end of _button2
_Down:
;tetris_movements.c, 42 :: 		void Down()
0x3430	0xB081    SUB	SP, SP, #4
0x3432	0xF8CDE000  STR	LR, [SP, #0]
;tetris_movements.c, 46 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x3436	0x2101    MOVS	R1, #1
0x3438	0xF2400000  MOVW	R0, #0
0x343C	0xF7FFFA72  BL	_TFT_Set_Pen+0
;tetris_movements.c, 47 :: 		TFT_Set_Brush(1, CL_BLACK, 0, 0, 0, 0);
0x3440	0x2100    MOVS	R1, #0
0x3442	0x2000    MOVS	R0, #0
0x3444	0xB402    PUSH	(R1)
0x3446	0xB401    PUSH	(R0)
0x3448	0x2300    MOVS	R3, #0
0x344A	0x2200    MOVS	R2, #0
0x344C	0xF2400100  MOVW	R1, #0
0x3450	0x2001    MOVS	R0, #1
0x3452	0xF7FFFA73  BL	_TFT_Set_Brush+0
0x3456	0xB002    ADD	SP, SP, #8
;tetris_movements.c, 48 :: 		TFT_Rectangle(x0, y0, x0+boxsize, y0+boxsize);
0x3458	0x4A25    LDR	R2, [PC, #148]
0x345A	0x8811    LDRH	R1, [R2, #0]
0x345C	0x4D25    LDR	R5, [PC, #148]
0x345E	0x6828    LDR	R0, [R5, #0]
0x3460	0x1844    ADDS	R4, R0, R1
0x3462	0x4610    MOV	R0, R2
0x3464	0x8801    LDRH	R1, [R0, #0]
0x3466	0x4B24    LDR	R3, [PC, #144]
0x3468	0x6818    LDR	R0, [R3, #0]
0x346A	0x1842    ADDS	R2, R0, R1
0x346C	0x4628    MOV	R0, R5
0x346E	0x6801    LDR	R1, [R0, #0]
0x3470	0x4618    MOV	R0, R3
0x3472	0x6800    LDR	R0, [R0, #0]
0x3474	0xB223    SXTH	R3, R4
0x3476	0xB212    SXTH	R2, R2
0x3478	0xF7FFFA98  BL	_TFT_Rectangle+0
;tetris_movements.c, 50 :: 		if((y0+boxsize) < 230) // boundary condition
0x347C	0x481C    LDR	R0, [PC, #112]
0x347E	0x8801    LDRH	R1, [R0, #0]
0x3480	0x481C    LDR	R0, [PC, #112]
0x3482	0x6800    LDR	R0, [R0, #0]
0x3484	0x1840    ADDS	R0, R0, R1
0x3486	0x28E6    CMP	R0, #230
0x3488	0xD20F    BCS	L_Down2
;tetris_movements.c, 52 :: 		if((y0) < (y0+boxsize-1))//check other objects
0x348A	0x4819    LDR	R0, [PC, #100]
0x348C	0x8801    LDRH	R1, [R0, #0]
0x348E	0x4A19    LDR	R2, [PC, #100]
0x3490	0x6810    LDR	R0, [R2, #0]
0x3492	0x1840    ADDS	R0, R0, R1
0x3494	0x1E41    SUBS	R1, R0, #1
0x3496	0x4610    MOV	R0, R2
0x3498	0x6800    LDR	R0, [R0, #0]
0x349A	0x4288    CMP	R0, R1
0x349C	0xD205    BCS	L_Down3
;tetris_movements.c, 54 :: 		y0 = y0 + counter; //only change y direction
0x349E	0x4817    LDR	R0, [PC, #92]
0x34A0	0x8802    LDRH	R2, [R0, #0]
0x34A2	0x4914    LDR	R1, [PC, #80]
0x34A4	0x6808    LDR	R0, [R1, #0]
0x34A6	0x1880    ADDS	R0, R0, R2
0x34A8	0x6008    STR	R0, [R1, #0]
;tetris_movements.c, 55 :: 		}
L_Down3:
;tetris_movements.c, 56 :: 		}
L_Down2:
;tetris_movements.c, 58 :: 		TFT_Set_Brush(1, CL_RED, 0, 0, 0, 0);
0x34AA	0x2100    MOVS	R1, #0
0x34AC	0x2000    MOVS	R0, #0
0x34AE	0xB402    PUSH	(R1)
0x34B0	0xB401    PUSH	(R0)
0x34B2	0x2300    MOVS	R3, #0
0x34B4	0x2200    MOVS	R2, #0
0x34B6	0xF64F0100  MOVW	R1, #63488
0x34BA	0x2001    MOVS	R0, #1
0x34BC	0xF7FFFA3E  BL	_TFT_Set_Brush+0
0x34C0	0xB002    ADD	SP, SP, #8
;tetris_movements.c, 59 :: 		TFT_Rectangle(x0, y0, x0+boxsize, y0+boxsize);
0x34C2	0x4A0B    LDR	R2, [PC, #44]
0x34C4	0x8811    LDRH	R1, [R2, #0]
0x34C6	0x4D0B    LDR	R5, [PC, #44]
0x34C8	0x6828    LDR	R0, [R5, #0]
0x34CA	0x1844    ADDS	R4, R0, R1
0x34CC	0x4610    MOV	R0, R2
0x34CE	0x8801    LDRH	R1, [R0, #0]
0x34D0	0x4B09    LDR	R3, [PC, #36]
0x34D2	0x6818    LDR	R0, [R3, #0]
0x34D4	0x1842    ADDS	R2, R0, R1
0x34D6	0x4628    MOV	R0, R5
0x34D8	0x6801    LDR	R1, [R0, #0]
0x34DA	0x4618    MOV	R0, R3
0x34DC	0x6800    LDR	R0, [R0, #0]
0x34DE	0xB223    SXTH	R3, R4
0x34E0	0xB212    SXTH	R2, R2
0x34E2	0xF7FFFA63  BL	_TFT_Rectangle+0
;tetris_movements.c, 60 :: 		}
L_end_Down:
0x34E6	0xF8DDE000  LDR	LR, [SP, #0]
0x34EA	0xB001    ADD	SP, SP, #4
0x34EC	0x4770    BX	LR
0x34EE	0xBF00    NOP
0x34F0	0x002A2000  	_boxsize+0
0x34F4	0x002C2000  	_y0+0
0x34F8	0x00302000  	_x0+0
0x34FC	0x00342000  	_counter+0
; end of _Down
_Right:
;tetris_movements.c, 28 :: 		void Right()
0x3500	0xB081    SUB	SP, SP, #4
0x3502	0xF8CDE000  STR	LR, [SP, #0]
;tetris_movements.c, 31 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x3506	0x2101    MOVS	R1, #1
0x3508	0xF2400000  MOVW	R0, #0
0x350C	0xF7FFFA0A  BL	_TFT_Set_Pen+0
;tetris_movements.c, 32 :: 		TFT_Set_Brush(1, CL_BLACK, 0, 0, 0, 0);
0x3510	0x2100    MOVS	R1, #0
0x3512	0x2000    MOVS	R0, #0
0x3514	0xB402    PUSH	(R1)
0x3516	0xB401    PUSH	(R0)
0x3518	0x2300    MOVS	R3, #0
0x351A	0x2200    MOVS	R2, #0
0x351C	0xF2400100  MOVW	R1, #0
0x3520	0x2001    MOVS	R0, #1
0x3522	0xF7FFFA0B  BL	_TFT_Set_Brush+0
0x3526	0xB002    ADD	SP, SP, #8
;tetris_movements.c, 33 :: 		TFT_Rectangle(x0, y0, x0+boxsize, y0+boxsize);
0x3528	0x4A20    LDR	R2, [PC, #128]
0x352A	0x8811    LDRH	R1, [R2, #0]
0x352C	0x4D20    LDR	R5, [PC, #128]
0x352E	0x6828    LDR	R0, [R5, #0]
0x3530	0x1844    ADDS	R4, R0, R1
0x3532	0x4610    MOV	R0, R2
0x3534	0x8801    LDRH	R1, [R0, #0]
0x3536	0x4B1F    LDR	R3, [PC, #124]
0x3538	0x6818    LDR	R0, [R3, #0]
0x353A	0x1842    ADDS	R2, R0, R1
0x353C	0x4628    MOV	R0, R5
0x353E	0x6801    LDR	R1, [R0, #0]
0x3540	0x4618    MOV	R0, R3
0x3542	0x6800    LDR	R0, [R0, #0]
0x3544	0xB223    SXTH	R3, R4
0x3546	0xB212    SXTH	R2, R2
0x3548	0xF7FFFA30  BL	_TFT_Rectangle+0
;tetris_movements.c, 34 :: 		if((x0+boxsize) < 210) // boundary condition
0x354C	0x4817    LDR	R0, [PC, #92]
0x354E	0x8801    LDRH	R1, [R0, #0]
0x3550	0x4818    LDR	R0, [PC, #96]
0x3552	0x6800    LDR	R0, [R0, #0]
0x3554	0x1840    ADDS	R0, R0, R1
0x3556	0x28D2    CMP	R0, #210
0x3558	0xD205    BCS	L_Right1
;tetris_movements.c, 36 :: 		x0 = x0 + counter; //only change x direction right side
0x355A	0x4817    LDR	R0, [PC, #92]
0x355C	0x8802    LDRH	R2, [R0, #0]
0x355E	0x4915    LDR	R1, [PC, #84]
0x3560	0x6808    LDR	R0, [R1, #0]
0x3562	0x1880    ADDS	R0, R0, R2
0x3564	0x6008    STR	R0, [R1, #0]
;tetris_movements.c, 37 :: 		}
L_Right1:
;tetris_movements.c, 39 :: 		TFT_Set_Brush(1, CL_RED, 0, 0, 0, 0);
0x3566	0x2100    MOVS	R1, #0
0x3568	0x2000    MOVS	R0, #0
0x356A	0xB402    PUSH	(R1)
0x356C	0xB401    PUSH	(R0)
0x356E	0x2300    MOVS	R3, #0
0x3570	0x2200    MOVS	R2, #0
0x3572	0xF64F0100  MOVW	R1, #63488
0x3576	0x2001    MOVS	R0, #1
0x3578	0xF7FFF9E0  BL	_TFT_Set_Brush+0
0x357C	0xB002    ADD	SP, SP, #8
;tetris_movements.c, 40 :: 		TFT_Rectangle(x0, y0, x0+boxsize, y0+boxsize);
0x357E	0x4A0B    LDR	R2, [PC, #44]
0x3580	0x8811    LDRH	R1, [R2, #0]
0x3582	0x4D0B    LDR	R5, [PC, #44]
0x3584	0x6828    LDR	R0, [R5, #0]
0x3586	0x1844    ADDS	R4, R0, R1
0x3588	0x4610    MOV	R0, R2
0x358A	0x8801    LDRH	R1, [R0, #0]
0x358C	0x4B09    LDR	R3, [PC, #36]
0x358E	0x6818    LDR	R0, [R3, #0]
0x3590	0x1842    ADDS	R2, R0, R1
0x3592	0x4628    MOV	R0, R5
0x3594	0x6801    LDR	R1, [R0, #0]
0x3596	0x4618    MOV	R0, R3
0x3598	0x6800    LDR	R0, [R0, #0]
0x359A	0xB223    SXTH	R3, R4
0x359C	0xB212    SXTH	R2, R2
0x359E	0xF7FFFA05  BL	_TFT_Rectangle+0
;tetris_movements.c, 41 :: 		}
L_end_Right:
0x35A2	0xF8DDE000  LDR	LR, [SP, #0]
0x35A6	0xB001    ADD	SP, SP, #4
0x35A8	0x4770    BX	LR
0x35AA	0xBF00    NOP
0x35AC	0x002A2000  	_boxsize+0
0x35B0	0x002C2000  	_y0+0
0x35B4	0x00302000  	_x0+0
0x35B8	0x00342000  	_counter+0
; end of _Right
_TIMER3_ISR:
;Interrupt.c, 20 :: 		void TIMER3_ISR() iv IVT_INT_TIM3 {
;Interrupt.c, 21 :: 		TIM3_SR.UIF = 0;        // Reset UIF flag so next interrupt can be recognized when UIF is set
0x3D14	0x2100    MOVS	R1, #0
0x3D16	0xB249    SXTB	R1, R1
0x3D18	0x4809    LDR	R0, [PC, #36]
0x3D1A	0x6001    STR	R1, [R0, #0]
;Interrupt.c, 23 :: 		if(speed_counter == adcVal)
0x3D1C	0x4809    LDR	R0, [PC, #36]
0x3D1E	0x8801    LDRH	R1, [R0, #0]
0x3D20	0x4809    LDR	R0, [PC, #36]
0x3D22	0x8800    LDRH	R0, [R0, #0]
0x3D24	0x4288    CMP	R0, R1
0x3D26	0xD106    BNE	L_TIMER3_ISR0
;Interrupt.c, 25 :: 		variable_speed = variable_speed + 10;
0x3D28	0x4908    LDR	R1, [PC, #32]
0x3D2A	0x8808    LDRH	R0, [R1, #0]
0x3D2C	0x300A    ADDS	R0, #10
0x3D2E	0x8008    STRH	R0, [R1, #0]
;Interrupt.c, 26 :: 		speed_counter = 0;
0x3D30	0x2100    MOVS	R1, #0
0x3D32	0x4805    LDR	R0, [PC, #20]
0x3D34	0x8001    STRH	R1, [R0, #0]
;Interrupt.c, 27 :: 		}
L_TIMER3_ISR0:
;Interrupt.c, 28 :: 		speed_counter++;
0x3D36	0x4904    LDR	R1, [PC, #16]
0x3D38	0x8808    LDRH	R0, [R1, #0]
0x3D3A	0x1C40    ADDS	R0, R0, #1
0x3D3C	0x8008    STRH	R0, [R1, #0]
;Interrupt.c, 30 :: 		}
L_end_TIMER3_ISR:
0x3D3E	0x4770    BX	LR
0x3D40	0x82004200  	TIM3_SR+0
0x3D44	0x00722000  	_adcVal+0
0x3D48	0x00622000  	_speed_counter+0
0x3D4C	0x00642000  	_variable_speed+0
; end of _TIMER3_ISR
_EXTIPD4:
;Interrupt.c, 32 :: 		void EXTIPD4() iv IVT_INT_EXTI4 ics ICS_AUTO
0x3CC4	0xE92D07F0  PUSH	(R4, R5, R6, R7, R8, R9, R10)
0x3CC8	0xB081    SUB	SP, SP, #4
0x3CCA	0xF8CDE000  STR	LR, [SP, #0]
;Interrupt.c, 34 :: 		EXTI_PR.B4 = 1;                 // Clear pending interrupt flag for PD4
0x3CCE	0x2101    MOVS	R1, #1
0x3CD0	0xB249    SXTB	R1, R1
0x3CD2	0x480B    LDR	R0, [PC, #44]
0x3CD4	0x6001    STR	R1, [R0, #0]
;Interrupt.c, 35 :: 		if(GPIOD_IDR.B4 == 0 && state_machine == 0)
0x3CD6	0x480B    LDR	R0, [PC, #44]
0x3CD8	0x6800    LDR	R0, [R0, #0]
0x3CDA	0xB958    CBNZ	R0, L__EXTIPD428
0x3CDC	0x480A    LDR	R0, [PC, #40]
0x3CDE	0x8800    LDRH	R0, [R0, #0]
0x3CE0	0xB940    CBNZ	R0, L__EXTIPD427
L__EXTIPD426:
;Interrupt.c, 37 :: 		button1_state = 1;
0x3CE2	0x2101    MOVS	R1, #1
0x3CE4	0x4809    LDR	R0, [PC, #36]
0x3CE6	0x8001    STRH	R1, [R0, #0]
;Interrupt.c, 38 :: 		button2_state = 0;
0x3CE8	0x2100    MOVS	R1, #0
0x3CEA	0x4809    LDR	R0, [PC, #36]
0x3CEC	0x8001    STRH	R1, [R0, #0]
;Interrupt.c, 39 :: 		button1();
0x3CEE	0xF7FFFE37  BL	_button1+0
;Interrupt.c, 40 :: 		}
0x3CF2	0xE7FF    B	L_EXTIPD44
;Interrupt.c, 35 :: 		if(GPIOD_IDR.B4 == 0 && state_machine == 0)
L__EXTIPD428:
L__EXTIPD427:
;Interrupt.c, 45 :: 		}
L_EXTIPD44:
;Interrupt.c, 47 :: 		}
L_end_EXTIPD4:
0x3CF4	0xF8DDE000  LDR	LR, [SP, #0]
0x3CF8	0xB001    ADD	SP, SP, #4
0x3CFA	0xE8BD07F0  POP	(R4, R5, R6, R7, R8, R9, R10)
0x3CFE	0x4770    BX	LR
0x3D00	0x82904220  	EXTI_PR+0
0x3D04	0x81104222  	GPIOD_IDR+0
0x3D08	0x00262000  	_state_machine+0
0x3D0C	0x00402000  	_button1_state+0
0x3D10	0x00422000  	_button2_state+0
; end of _EXTIPD4
;Interrupt.c,0 :: ?ICS_speed_counter [2]
0x05BC	0x0000 ;?ICS_speed_counter+0
; end of ?ICS_speed_counter
;Interrupt.c,0 :: ?ICS_variable_speed [2]
0x05BE	0x0000 ;?ICS_variable_speed+0
; end of ?ICS_variable_speed
;tetris_resources.c,604 :: _Impact26x39_Regular [7724]
0x405C	0x00200000 ;_Impact26x39_Regular+0
0x4060	0x2027007F ;_Impact26x39_Regular+4
0x4064	0x00018801 ;_Impact26x39_Regular+8
0x4068	0x0001AF08 ;_Impact26x39_Regular+12
0x406C	0x0001D60C ;_Impact26x39_Regular+16
0x4070	0x00022414 ;_Impact26x39_Regular+20
0x4074	0x00029910 ;_Impact26x39_Regular+24
0x4078	0x0002E715 ;_Impact26x39_Regular+28
0x407C	0x00035C12 ;_Impact26x39_Regular+32
0x4080	0x0003D106 ;_Impact26x39_Regular+36
0x4084	0x0003F809 ;_Impact26x39_Regular+40
0x4088	0x00044609 ;_Impact26x39_Regular+44
0x408C	0x00049409 ;_Impact26x39_Regular+48
0x4090	0x0004E211 ;_Impact26x39_Regular+52
0x4094	0x00055706 ;_Impact26x39_Regular+56
0x4098	0x00057E09 ;_Impact26x39_Regular+60
0x409C	0x0005CC06 ;_Impact26x39_Regular+64
0x40A0	0x0005F30C ;_Impact26x39_Regular+68
0x40A4	0x0006410F ;_Impact26x39_Regular+72
0x40A8	0x00068F0A ;_Impact26x39_Regular+76
0x40AC	0x0006DD0E ;_Impact26x39_Regular+80
0x40B0	0x00072B0F ;_Impact26x39_Regular+84
0x40B4	0x0007790F ;_Impact26x39_Regular+88
0x40B8	0x0007C70F ;_Impact26x39_Regular+92
0x40BC	0x0008150F ;_Impact26x39_Regular+96
0x40C0	0x0008630C ;_Impact26x39_Regular+100
0x40C4	0x0008B10F ;_Impact26x39_Regular+104
0x40C8	0x0008FF0F ;_Impact26x39_Regular+108
0x40CC	0x00094D06 ;_Impact26x39_Regular+112
0x40D0	0x00097406 ;_Impact26x39_Regular+116
0x40D4	0x00099B10 ;_Impact26x39_Regular+120
0x40D8	0x0009E910 ;_Impact26x39_Regular+124
0x40DC	0x000A3710 ;_Impact26x39_Regular+128
0x40E0	0x000A8510 ;_Impact26x39_Regular+132
0x40E4	0x000AD318 ;_Impact26x39_Regular+136
0x40E8	0x000B4810 ;_Impact26x39_Regular+140
0x40EC	0x000B9610 ;_Impact26x39_Regular+144
0x40F0	0x000BE410 ;_Impact26x39_Regular+148
0x40F4	0x000C3210 ;_Impact26x39_Regular+152
0x40F8	0x000C800C ;_Impact26x39_Regular+156
0x40FC	0x000CCE0C ;_Impact26x39_Regular+160
0x4100	0x000D1C10 ;_Impact26x39_Regular+164
0x4104	0x000D6A10 ;_Impact26x39_Regular+168
0x4108	0x000DB807 ;_Impact26x39_Regular+172
0x410C	0x000DDF09 ;_Impact26x39_Regular+176
0x4110	0x000E2D10 ;_Impact26x39_Regular+180
0x4114	0x000E7B0B ;_Impact26x39_Regular+184
0x4118	0x000EC915 ;_Impact26x39_Regular+188
0x411C	0x000F3E0F ;_Impact26x39_Regular+192
0x4120	0x000F8C0F ;_Impact26x39_Regular+196
0x4124	0x000FDA0F ;_Impact26x39_Regular+200
0x4128	0x0010280F ;_Impact26x39_Regular+204
0x412C	0x0010760F ;_Impact26x39_Regular+208
0x4130	0x0010C410 ;_Impact26x39_Regular+212
0x4134	0x0011120E ;_Impact26x39_Regular+216
0x4138	0x00116010 ;_Impact26x39_Regular+220
0x413C	0x0011AE10 ;_Impact26x39_Regular+224
0x4140	0x0011FC19 ;_Impact26x39_Regular+228
0x4144	0x0012980E ;_Impact26x39_Regular+232
0x4148	0x0012E60F ;_Impact26x39_Regular+236
0x414C	0x0013340C ;_Impact26x39_Regular+240
0x4150	0x00138208 ;_Impact26x39_Regular+244
0x4154	0x0013A90D ;_Impact26x39_Regular+248
0x4158	0x0013F708 ;_Impact26x39_Regular+252
0x415C	0x00141E0F ;_Impact26x39_Regular+256
0x4160	0x00146C12 ;_Impact26x39_Regular+260
0x4164	0x0014E108 ;_Impact26x39_Regular+264
0x4168	0x0015080F ;_Impact26x39_Regular+268
0x416C	0x00155610 ;_Impact26x39_Regular+272
0x4170	0x0015A40F ;_Impact26x39_Regular+276
0x4174	0x0015F210 ;_Impact26x39_Regular+280
0x4178	0x0016400F ;_Impact26x39_Regular+284
0x417C	0x00168E09 ;_Impact26x39_Regular+288
0x4180	0x0016DC10 ;_Impact26x39_Regular+292
0x4184	0x00172A10 ;_Impact26x39_Regular+296
0x4188	0x00177807 ;_Impact26x39_Regular+300
0x418C	0x00179F07 ;_Impact26x39_Regular+304
0x4190	0x0017C60F ;_Impact26x39_Regular+308
0x4194	0x00181407 ;_Impact26x39_Regular+312
0x4198	0x00183B18 ;_Impact26x39_Regular+316
0x419C	0x0018B010 ;_Impact26x39_Regular+320
0x41A0	0x0018FE0F ;_Impact26x39_Regular+324
0x41A4	0x00194C10 ;_Impact26x39_Regular+328
0x41A8	0x00199A10 ;_Impact26x39_Regular+332
0x41AC	0x0019E80B ;_Impact26x39_Regular+336
0x41B0	0x001A360E ;_Impact26x39_Regular+340
0x41B4	0x001A840A ;_Impact26x39_Regular+344
0x41B8	0x001AD210 ;_Impact26x39_Regular+348
0x41BC	0x001B200F ;_Impact26x39_Regular+352
0x41C0	0x001B6E15 ;_Impact26x39_Regular+356
0x41C4	0x001BE30E ;_Impact26x39_Regular+360
0x41C8	0x001C310E ;_Impact26x39_Regular+364
0x41CC	0x001C7F0B ;_Impact26x39_Regular+368
0x41D0	0x001CCD0B ;_Impact26x39_Regular+372
0x41D4	0x001D1B06 ;_Impact26x39_Regular+376
0x41D8	0x001D420B ;_Impact26x39_Regular+380
0x41DC	0x001D9010 ;_Impact26x39_Regular+384
0x41E0	0x001DDE09 ;_Impact26x39_Regular+388
0x41E4	0x00000000 ;_Impact26x39_Regular+392
0x41E8	0x00000000 ;_Impact26x39_Regular+396
0x41EC	0x00000000 ;_Impact26x39_Regular+400
0x41F0	0x00000000 ;_Impact26x39_Regular+404
0x41F4	0x00000000 ;_Impact26x39_Regular+408
0x41F8	0x00000000 ;_Impact26x39_Regular+412
0x41FC	0x00000000 ;_Impact26x39_Regular+416
0x4200	0x00000000 ;_Impact26x39_Regular+420
0x4204	0x00000000 ;_Impact26x39_Regular+424
0x4208	0x00000000 ;_Impact26x39_Regular+428
0x420C	0x00000000 ;_Impact26x39_Regular+432
0x4210	0xFEFE0000 ;_Impact26x39_Regular+436
0x4214	0xFEFEFEFE ;_Impact26x39_Regular+440
0x4218	0x7CFEFEFE ;_Impact26x39_Regular+444
0x421C	0x7C7C7C7C ;_Impact26x39_Regular+448
0x4220	0x7C7C7C7C ;_Impact26x39_Regular+452
0x4224	0xFCFC007C ;_Impact26x39_Regular+456
0x4228	0x00FCFCFC ;_Impact26x39_Regular+460
0x422C	0x00000000 ;_Impact26x39_Regular+464
0x4230	0x00000000 ;_Impact26x39_Regular+468
0x4234	0x00000000 ;_Impact26x39_Regular+472
0x4238	0x00000000 ;_Impact26x39_Regular+476
0x423C	0x00000000 ;_Impact26x39_Regular+480
0x4240	0x0FBE0FBE ;_Impact26x39_Regular+484
0x4244	0x0FBE0FBE ;_Impact26x39_Regular+488
0x4248	0x0FBE0FBE ;_Impact26x39_Regular+492
0x424C	0x071C071C ;_Impact26x39_Regular+496
0x4250	0x00000000 ;_Impact26x39_Regular+500
0x4254	0x00000000 ;_Impact26x39_Regular+504
0x4258	0x00000000 ;_Impact26x39_Regular+508
0x425C	0x00000000 ;_Impact26x39_Regular+512
0x4260	0x00000000 ;_Impact26x39_Regular+516
0x4264	0x00000000 ;_Impact26x39_Regular+520
0x4268	0x00000000 ;_Impact26x39_Regular+524
0x426C	0x00000000 ;_Impact26x39_Regular+528
0x4270	0x00000000 ;_Impact26x39_Regular+532
0x4274	0x00000000 ;_Impact26x39_Regular+536
0x4278	0x00000000 ;_Impact26x39_Regular+540
0x427C	0x00000000 ;_Impact26x39_Regular+544
0x4280	0x00000000 ;_Impact26x39_Regular+548
0x4284	0x00000000 ;_Impact26x39_Regular+552
0x4288	0x00000000 ;_Impact26x39_Regular+556
0x428C	0x00000000 ;_Impact26x39_Regular+560
0x4290	0x00000000 ;_Impact26x39_Regular+564
0x4294	0x00000000 ;_Impact26x39_Regular+568
0x4298	0x80000000 ;_Impact26x39_Regular+572
0x429C	0x03800703 ;_Impact26x39_Regular+576
0x42A0	0x0381C007 ;_Impact26x39_Regular+580
0x42A4	0xC00381C0 ;_Impact26x39_Regular+584
0x42A8	0x81C00381 ;_Impact26x39_Regular+588
0x42AC	0x0FFFFE03 ;_Impact26x39_Regular+592
0x42B0	0xFE0FFFFE ;_Impact26x39_Regular+596
0x42B4	0xC0E00FFF ;_Impact26x39_Regular+600
0x42B8	0x01C0E001 ;_Impact26x39_Regular+604
0x42BC	0x7001E0F0 ;_Impact26x39_Regular+608
0x42C0	0xE07000E0 ;_Impact26x39_Regular+612
0x42C4	0x0FFFFE00 ;_Impact26x39_Regular+616
0x42C8	0xFE0FFFFE ;_Impact26x39_Regular+620
0x42CC	0x70380FFF ;_Impact26x39_Regular+624
0x42D0	0x00703800 ;_Impact26x39_Regular+628
0x42D4	0x38007038 ;_Impact26x39_Regular+632
0x42D8	0x381C0070 ;_Impact26x39_Regular+636
0x42DC	0x00381C00 ;_Impact26x39_Regular+640
0x42E0	0x00000000 ;_Impact26x39_Regular+644
0x42E4	0x00000000 ;_Impact26x39_Regular+648
0x42E8	0x00000000 ;_Impact26x39_Regular+652
0x42EC	0x00000000 ;_Impact26x39_Regular+656
0x42F0	0x00000000 ;_Impact26x39_Regular+660
0x42F4	0x00000000 ;_Impact26x39_Regular+664
0x42F8	0x00000000 ;_Impact26x39_Regular+668
0x42FC	0x80000000 ;_Impact26x39_Regular+672
0x4300	0xE0038003 ;_Impact26x39_Regular+676
0x4304	0xFC3FF80F ;_Impact26x39_Regular+680
0x4308	0x7E7FFE3F ;_Impact26x39_Regular+684
0x430C	0x7E7E7E7E ;_Impact26x39_Regular+688
0x4310	0xFE007E7E ;_Impact26x39_Regular+692
0x4314	0xFC03FC01 ;_Impact26x39_Regular+696
0x4318	0xF01FF80F ;_Impact26x39_Regular+700
0x431C	0x007FC03F ;_Impact26x39_Regular+704
0x4320	0x7EFE00FF ;_Impact26x39_Regular+708
0x4324	0x7EFC7EFC ;_Impact26x39_Regular+712
0x4328	0x7EFC7EFC ;_Impact26x39_Regular+716
0x432C	0xFC7FFCFC ;_Impact26x39_Regular+720
0x4330	0xE03FF87F ;_Impact26x39_Regular+724
0x4334	0x8003800F ;_Impact26x39_Regular+728
0x4338	0x00000003 ;_Impact26x39_Regular+732
0x433C	0x00000000 ;_Impact26x39_Regular+736
0x4340	0x00000000 ;_Impact26x39_Regular+740
0x4344	0x00000000 ;_Impact26x39_Regular+744
0x4348	0x00000000 ;_Impact26x39_Regular+748
0x434C	0x00000000 ;_Impact26x39_Regular+752
0x4350	0x00000000 ;_Impact26x39_Regular+756
0x4354	0x00000000 ;_Impact26x39_Regular+760
0x4358	0xFC01C0F8 ;_Impact26x39_Regular+764
0x435C	0xC3DE00C1 ;_Impact26x39_Regular+768
0x4360	0x0063DE00 ;_Impact26x39_Regular+772
0x4364	0xDE0063DE ;_Impact26x39_Regular+776
0x4368	0x33DE0063 ;_Impact26x39_Regular+780
0x436C	0x0033DE00 ;_Impact26x39_Regular+784
0x4370	0xDE003BDE ;_Impact26x39_Regular+788
0x4374	0x1BDE001B ;_Impact26x39_Regular+792
0x4378	0x07CFDE00 ;_Impact26x39_Regular+796
0x437C	0xF80FEDFC ;_Impact26x39_Regular+800
0x4380	0xF6001EFC ;_Impact26x39_Regular+804
0x4384	0x1EF6001E ;_Impact26x39_Regular+808
0x4388	0x001EF700 ;_Impact26x39_Regular+812
0x438C	0xF3001EF3 ;_Impact26x39_Regular+816
0x4390	0x1EF1801E ;_Impact26x39_Regular+820
0x4394	0x801EF180 ;_Impact26x39_Regular+824
0x4398	0xF0C01EF1 ;_Impact26x39_Regular+828
0x439C	0x0FE0C01E ;_Impact26x39_Regular+832
0x43A0	0x0007C0E0 ;_Impact26x39_Regular+836
0x43A4	0x00000000 ;_Impact26x39_Regular+840
0x43A8	0x00000000 ;_Impact26x39_Regular+844
0x43AC	0x00000000 ;_Impact26x39_Regular+848
0x43B0	0x00000000 ;_Impact26x39_Regular+852
0x43B4	0x00000000 ;_Impact26x39_Regular+856
0x43B8	0x00000000 ;_Impact26x39_Regular+860
0x43BC	0x00000000 ;_Impact26x39_Regular+864
0x43C0	0x00000000 ;_Impact26x39_Regular+868
0x43C4	0x00000000 ;_Impact26x39_Regular+872
0x43C8	0x00000000 ;_Impact26x39_Regular+876
0x43CC	0x00000000 ;_Impact26x39_Regular+880
0x43D0	0x00000000 ;_Impact26x39_Regular+884
0x43D4	0x00000000 ;_Impact26x39_Regular+888
0x43D8	0x000FC000 ;_Impact26x39_Regular+892
0x43DC	0xF8001FF0 ;_Impact26x39_Regular+896
0x43E0	0x7CFC003F ;_Impact26x39_Regular+900
0x43E4	0x007CFC00 ;_Impact26x39_Regular+904
0x43E8	0xFC007CFC ;_Impact26x39_Regular+908
0x43EC	0x3FFC007E ;_Impact26x39_Regular+912
0x43F0	0x003FF800 ;_Impact26x39_Regular+916
0x43F4	0xF0001FF0 ;_Impact26x39_Regular+920
0x43F8	0x3FFC003F ;_Impact26x39_Regular+924
0x43FC	0x033FFE00 ;_Impact26x39_Regular+928
0x4400	0x7E03FFFE ;_Impact26x39_Regular+932
0x4404	0xFE7E03FE ;_Impact26x39_Regular+936
0x4408	0x00FC7E03 ;_Impact26x39_Regular+940
0x440C	0xFC01FFFE ;_Impact26x39_Regular+944
0x4410	0xFFF801FF ;_Impact26x39_Regular+948
0x4414	0x03F3F003 ;_Impact26x39_Regular+952
0x4418	0x00000000 ;_Impact26x39_Regular+956
0x441C	0x00000000 ;_Impact26x39_Regular+960
0x4420	0x00000000 ;_Impact26x39_Regular+964
0x4424	0x00000000 ;_Impact26x39_Regular+968
0x4428	0x00000000 ;_Impact26x39_Regular+972
0x442C	0x00000000 ;_Impact26x39_Regular+976
0x4430	0x00000000 ;_Impact26x39_Regular+980
0x4434	0x3E3E3E3E ;_Impact26x39_Regular+984
0x4438	0x1C1C3E3E ;_Impact26x39_Regular+988
0x443C	0x00000000 ;_Impact26x39_Regular+992
0x4440	0x00000000 ;_Impact26x39_Regular+996
0x4444	0x00000000 ;_Impact26x39_Regular+1000
0x4448	0x00000000 ;_Impact26x39_Regular+1004
0x444C	0x00000000 ;_Impact26x39_Regular+1008
0x4450	0x00000000 ;_Impact26x39_Regular+1012
0x4454	0x00000000 ;_Impact26x39_Regular+1016
0x4458	0x00000000 ;_Impact26x39_Regular+1020
0x445C	0x00000000 ;_Impact26x39_Regular+1024
0x4460	0x01F80000 ;_Impact26x39_Regular+1028
0x4464	0x01FE01FC ;_Impact26x39_Regular+1032
0x4468	0x007E007E ;_Impact26x39_Regular+1036
0x446C	0x007E007E ;_Impact26x39_Regular+1040
0x4470	0x007E007E ;_Impact26x39_Regular+1044
0x4474	0x007E007E ;_Impact26x39_Regular+1048
0x4478	0x007E007E ;_Impact26x39_Regular+1052
0x447C	0x007E007E ;_Impact26x39_Regular+1056
0x4480	0x007E007E ;_Impact26x39_Regular+1060
0x4484	0x007E007E ;_Impact26x39_Regular+1064
0x4488	0x007E007E ;_Impact26x39_Regular+1068
0x448C	0x01FE007E ;_Impact26x39_Regular+1072
0x4490	0x01F801FC ;_Impact26x39_Regular+1076
0x4494	0x00000000 ;_Impact26x39_Regular+1080
0x4498	0x00000000 ;_Impact26x39_Regular+1084
0x449C	0x00000000 ;_Impact26x39_Regular+1088
0x44A0	0x00000000 ;_Impact26x39_Regular+1092
0x44A4	0x00000000 ;_Impact26x39_Regular+1096
0x44A8	0x00000000 ;_Impact26x39_Regular+1100
0x44AC	0x00000000 ;_Impact26x39_Regular+1104
0x44B0	0x00FE007E ;_Impact26x39_Regular+1108
0x44B4	0x01F801FE ;_Impact26x39_Regular+1112
0x44B8	0x01F801F8 ;_Impact26x39_Regular+1116
0x44BC	0x01F801F8 ;_Impact26x39_Regular+1120
0x44C0	0x01F801F8 ;_Impact26x39_Regular+1124
0x44C4	0x01F801F8 ;_Impact26x39_Regular+1128
0x44C8	0x01F801F8 ;_Impact26x39_Regular+1132
0x44CC	0x01F801F8 ;_Impact26x39_Regular+1136
0x44D0	0x01F801F8 ;_Impact26x39_Regular+1140
0x44D4	0x01F801F8 ;_Impact26x39_Regular+1144
0x44D8	0x01F801F8 ;_Impact26x39_Regular+1148
0x44DC	0x00FE01FE ;_Impact26x39_Regular+1152
0x44E0	0x0000007E ;_Impact26x39_Regular+1156
0x44E4	0x00000000 ;_Impact26x39_Regular+1160
0x44E8	0x00000000 ;_Impact26x39_Regular+1164
0x44EC	0x00000000 ;_Impact26x39_Regular+1168
0x44F0	0x00000000 ;_Impact26x39_Regular+1172
0x44F4	0x00000000 ;_Impact26x39_Regular+1176
0x44F8	0x00000000 ;_Impact26x39_Regular+1180
0x44FC	0x00300000 ;_Impact26x39_Regular+1184
0x4500	0x01FE0030 ;_Impact26x39_Regular+1188
0x4504	0x007800FC ;_Impact26x39_Regular+1192
0x4508	0x004800FC ;_Impact26x39_Regular+1196
0x450C	0x00000000 ;_Impact26x39_Regular+1200
0x4510	0x00000000 ;_Impact26x39_Regular+1204
0x4514	0x00000000 ;_Impact26x39_Regular+1208
0x4518	0x00000000 ;_Impact26x39_Regular+1212
0x451C	0x00000000 ;_Impact26x39_Regular+1216
0x4520	0x00000000 ;_Impact26x39_Regular+1220
0x4524	0x00000000 ;_Impact26x39_Regular+1224
0x4528	0x00000000 ;_Impact26x39_Regular+1228
0x452C	0x00000000 ;_Impact26x39_Regular+1232
0x4530	0x00000000 ;_Impact26x39_Regular+1236
0x4534	0x00000000 ;_Impact26x39_Regular+1240
0x4538	0x00000000 ;_Impact26x39_Regular+1244
0x453C	0x00000000 ;_Impact26x39_Regular+1248
0x4540	0x00000000 ;_Impact26x39_Regular+1252
0x4544	0x00000000 ;_Impact26x39_Regular+1256
0x4548	0x00000000 ;_Impact26x39_Regular+1260
0x454C	0x00000000 ;_Impact26x39_Regular+1264
0x4550	0x00000000 ;_Impact26x39_Regular+1268
0x4554	0x00000000 ;_Impact26x39_Regular+1272
0x4558	0x00000000 ;_Impact26x39_Regular+1276
0x455C	0x80000000 ;_Impact26x39_Regular+1280
0x4560	0x07800007 ;_Impact26x39_Regular+1284
0x4564	0x00078000 ;_Impact26x39_Regular+1288
0x4568	0x80000780 ;_Impact26x39_Regular+1292
0x456C	0x07800007 ;_Impact26x39_Regular+1296
0x4570	0x01FFFE00 ;_Impact26x39_Regular+1300
0x4574	0xFE01FFFE ;_Impact26x39_Regular+1304
0x4578	0xFFFE01FF ;_Impact26x39_Regular+1308
0x457C	0x00078001 ;_Impact26x39_Regular+1312
0x4580	0x80000780 ;_Impact26x39_Regular+1316
0x4584	0x07800007 ;_Impact26x39_Regular+1320
0x4588	0x00078000 ;_Impact26x39_Regular+1324
0x458C	0x00000780 ;_Impact26x39_Regular+1328
0x4590	0x00000000 ;_Impact26x39_Regular+1332
0x4594	0x00000000 ;_Impact26x39_Regular+1336
0x4598	0x00000000 ;_Impact26x39_Regular+1340
0x459C	0x00000000 ;_Impact26x39_Regular+1344
0x45A0	0x00000000 ;_Impact26x39_Regular+1348
0x45A4	0x00000000 ;_Impact26x39_Regular+1352
0x45A8	0x00000000 ;_Impact26x39_Regular+1356
0x45AC	0x00000000 ;_Impact26x39_Regular+1360
0x45B0	0x00000000 ;_Impact26x39_Regular+1364
0x45B4	0x00000000 ;_Impact26x39_Regular+1368
0x45B8	0x00000000 ;_Impact26x39_Regular+1372
0x45BC	0x00000000 ;_Impact26x39_Regular+1376
0x45C0	0x00000000 ;_Impact26x39_Regular+1380
0x45C4	0x00000000 ;_Impact26x39_Regular+1384
0x45C8	0x00000000 ;_Impact26x39_Regular+1388
0x45CC	0x3E3E0000 ;_Impact26x39_Regular+1392
0x45D0	0x1C3E3E3E ;_Impact26x39_Regular+1396
0x45D4	0x0000060E ;_Impact26x39_Regular+1400
0x45D8	0x00000000 ;_Impact26x39_Regular+1404
0x45DC	0x00000000 ;_Impact26x39_Regular+1408
0x45E0	0x00000000 ;_Impact26x39_Regular+1412
0x45E4	0x00000000 ;_Impact26x39_Regular+1416
0x45E8	0x00000000 ;_Impact26x39_Regular+1420
0x45EC	0x00000000 ;_Impact26x39_Regular+1424
0x45F0	0x00000000 ;_Impact26x39_Regular+1428
0x45F4	0x00000000 ;_Impact26x39_Regular+1432
0x45F8	0x00000000 ;_Impact26x39_Regular+1436
0x45FC	0x00000000 ;_Impact26x39_Regular+1440
0x4600	0x01FE0000 ;_Impact26x39_Regular+1444
0x4604	0x01FE01FE ;_Impact26x39_Regular+1448
0x4608	0x000001FE ;_Impact26x39_Regular+1452
0x460C	0x00000000 ;_Impact26x39_Regular+1456
0x4610	0x00000000 ;_Impact26x39_Regular+1460
0x4614	0x00000000 ;_Impact26x39_Regular+1464
0x4618	0x00000000 ;_Impact26x39_Regular+1468
0x461C	0x00000000 ;_Impact26x39_Regular+1472
0x4620	0x00000000 ;_Impact26x39_Regular+1476
0x4624	0x00000000 ;_Impact26x39_Regular+1480
0x4628	0x00000000 ;_Impact26x39_Regular+1484
0x462C	0x00000000 ;_Impact26x39_Regular+1488
0x4630	0x00000000 ;_Impact26x39_Regular+1492
0x4634	0x00000000 ;_Impact26x39_Regular+1496
0x4638	0x00000000 ;_Impact26x39_Regular+1500
0x463C	0x00000000 ;_Impact26x39_Regular+1504
0x4640	0x3E000000 ;_Impact26x39_Regular+1508
0x4644	0x3E3E3E3E ;_Impact26x39_Regular+1512
0x4648	0x00000000 ;_Impact26x39_Regular+1516
0x464C	0x00000000 ;_Impact26x39_Regular+1520
0x4650	0x00000000 ;_Impact26x39_Regular+1524
0x4654	0x00000000 ;_Impact26x39_Regular+1528
0x4658	0x80000000 ;_Impact26x39_Regular+1532
0x465C	0x800F800F ;_Impact26x39_Regular+1536
0x4660	0xC00F800F ;_Impact26x39_Regular+1540
0x4664	0xC007C007 ;_Impact26x39_Regular+1544
0x4668	0xE007E007 ;_Impact26x39_Regular+1548
0x466C	0xE003E003 ;_Impact26x39_Regular+1552
0x4670	0xF003F003 ;_Impact26x39_Regular+1556
0x4674	0xF001F001 ;_Impact26x39_Regular+1560
0x4678	0xF800F801 ;_Impact26x39_Regular+1564
0x467C	0xF800F800 ;_Impact26x39_Regular+1568
0x4680	0x7C007C00 ;_Impact26x39_Regular+1572
0x4684	0x7E007C00 ;_Impact26x39_Regular+1576
0x4688	0x3E003E00 ;_Impact26x39_Regular+1580
0x468C	0x00003E00 ;_Impact26x39_Regular+1584
0x4690	0x00000000 ;_Impact26x39_Regular+1588
0x4694	0x00000000 ;_Impact26x39_Regular+1592
0x4698	0x00000000 ;_Impact26x39_Regular+1596
0x469C	0x00000000 ;_Impact26x39_Regular+1600
0x46A0	0x00000000 ;_Impact26x39_Regular+1604
0x46A4	0x00000000 ;_Impact26x39_Regular+1608
0x46A8	0xE0000000 ;_Impact26x39_Regular+1612
0x46AC	0xFC1FF807 ;_Impact26x39_Regular+1616
0x46B0	0x7E3FFC3F ;_Impact26x39_Regular+1620
0x46B4	0x7E7E7E7E ;_Impact26x39_Regular+1624
0x46B8	0x7E7E7E7E ;_Impact26x39_Regular+1628
0x46BC	0x7E7E7E7E ;_Impact26x39_Regular+1632
0x46C0	0x7E7E7E7E ;_Impact26x39_Regular+1636
0x46C4	0x7E7E7E7E ;_Impact26x39_Regular+1640
0x46C8	0x7E7E7E7E ;_Impact26x39_Regular+1644
0x46CC	0x7E7E7E7E ;_Impact26x39_Regular+1648
0x46D0	0x7E7E7E7E ;_Impact26x39_Regular+1652
0x46D4	0xFC3FFC7E ;_Impact26x39_Regular+1656
0x46D8	0xE01FF83F ;_Impact26x39_Regular+1660
0x46DC	0x00000007 ;_Impact26x39_Regular+1664
0x46E0	0x00000000 ;_Impact26x39_Regular+1668
0x46E4	0x00000000 ;_Impact26x39_Regular+1672
0x46E8	0x00000000 ;_Impact26x39_Regular+1676
0x46EC	0x00000000 ;_Impact26x39_Regular+1680
0x46F0	0x00000000 ;_Impact26x39_Regular+1684
0x46F4	0x00000000 ;_Impact26x39_Regular+1688
0x46F8	0xC0038000 ;_Impact26x39_Regular+1692
0x46FC	0xFC03F003 ;_Impact26x39_Regular+1696
0x4700	0xFF03FF03 ;_Impact26x39_Regular+1700
0x4704	0xF803FF03 ;_Impact26x39_Regular+1704
0x4708	0xF003F003 ;_Impact26x39_Regular+1708
0x470C	0xF003F003 ;_Impact26x39_Regular+1712
0x4710	0xF003F003 ;_Impact26x39_Regular+1716
0x4714	0xF003F003 ;_Impact26x39_Regular+1720
0x4718	0xF003F003 ;_Impact26x39_Regular+1724
0x471C	0xF003F003 ;_Impact26x39_Regular+1728
0x4720	0xF003F003 ;_Impact26x39_Regular+1732
0x4724	0xF003F003 ;_Impact26x39_Regular+1736
0x4728	0x0003F003 ;_Impact26x39_Regular+1740
0x472C	0x00000000 ;_Impact26x39_Regular+1744
0x4730	0x00000000 ;_Impact26x39_Regular+1748
0x4734	0x00000000 ;_Impact26x39_Regular+1752
0x4738	0x00000000 ;_Impact26x39_Regular+1756
0x473C	0x00000000 ;_Impact26x39_Regular+1760
0x4740	0x00000000 ;_Impact26x39_Regular+1764
0x4744	0xF0000000 ;_Impact26x39_Regular+1768
0x4748	0xFC0FF803 ;_Impact26x39_Regular+1772
0x474C	0x3E1FFC1F ;_Impact26x39_Regular+1776
0x4750	0x3E3F3E3F ;_Impact26x39_Regular+1780
0x4754	0x3E3F3E3F ;_Impact26x39_Regular+1784
0x4758	0x803F803F ;_Impact26x39_Regular+1788
0x475C	0xC01FC01F ;_Impact26x39_Regular+1792
0x4760	0xE00FC00F ;_Impact26x39_Regular+1796
0x4764	0xF007E00F ;_Impact26x39_Regular+1800
0x4768	0xF803F007 ;_Impact26x39_Regular+1804
0x476C	0xFC01F801 ;_Impact26x39_Regular+1808
0x4770	0xFE1FFC00 ;_Impact26x39_Regular+1812
0x4774	0xFE1FFE1F ;_Impact26x39_Regular+1816
0x4778	0x0000001F ;_Impact26x39_Regular+1820
0x477C	0x00000000 ;_Impact26x39_Regular+1824
0x4780	0x00000000 ;_Impact26x39_Regular+1828
0x4784	0x00000000 ;_Impact26x39_Regular+1832
0x4788	0x00000000 ;_Impact26x39_Regular+1836
0x478C	0x00000000 ;_Impact26x39_Regular+1840
0x4790	0x00000000 ;_Impact26x39_Regular+1844
0x4794	0xFC0FF000 ;_Impact26x39_Regular+1848
0x4798	0xFE3FFE1F ;_Impact26x39_Regular+1852
0x479C	0x7E7E7E7F ;_Impact26x39_Regular+1856
0x47A0	0x007E7E7E ;_Impact26x39_Regular+1860
0x47A4	0xC07E007E ;_Impact26x39_Regular+1864
0x47A8	0xC00FC03F ;_Impact26x39_Regular+1868
0x47AC	0x007FC03F ;_Impact26x39_Regular+1872
0x47B0	0x7E7E007F ;_Impact26x39_Regular+1876
0x47B4	0x7E7E7E7E ;_Impact26x39_Regular+1880
0x47B8	0x7E7E7E7E ;_Impact26x39_Regular+1884
0x47BC	0xFE7E7E7E ;_Impact26x39_Regular+1888
0x47C0	0xF83FFC3F ;_Impact26x39_Regular+1892
0x47C4	0x0007E01F ;_Impact26x39_Regular+1896
0x47C8	0x00000000 ;_Impact26x39_Regular+1900
0x47CC	0x00000000 ;_Impact26x39_Regular+1904
0x47D0	0x00000000 ;_Impact26x39_Regular+1908
0x47D4	0x00000000 ;_Impact26x39_Regular+1912
0x47D8	0x00000000 ;_Impact26x39_Regular+1916
0x47DC	0x00000000 ;_Impact26x39_Regular+1920
0x47E0	0xE0000000 ;_Impact26x39_Regular+1924
0x47E4	0xF01FE01F ;_Impact26x39_Regular+1928
0x47E8	0xF01FF01F ;_Impact26x39_Regular+1932
0x47EC	0xB81FF81F ;_Impact26x39_Regular+1936
0x47F0	0xBC1FB81F ;_Impact26x39_Regular+1940
0x47F4	0x9C1F9C1F ;_Impact26x39_Regular+1944
0x47F8	0x9E1F9E1F ;_Impact26x39_Regular+1948
0x47FC	0x8F1F8E1F ;_Impact26x39_Regular+1952
0x4800	0xFF7FFF1F ;_Impact26x39_Regular+1956
0x4804	0xFF7FFF7F ;_Impact26x39_Regular+1960
0x4808	0xFF7FFF7F ;_Impact26x39_Regular+1964
0x480C	0x801F807F ;_Impact26x39_Regular+1968
0x4810	0x801F801F ;_Impact26x39_Regular+1972
0x4814	0x0000001F ;_Impact26x39_Regular+1976
0x4818	0x00000000 ;_Impact26x39_Regular+1980
0x481C	0x00000000 ;_Impact26x39_Regular+1984
0x4820	0x00000000 ;_Impact26x39_Regular+1988
0x4824	0x00000000 ;_Impact26x39_Regular+1992
0x4828	0x00000000 ;_Impact26x39_Regular+1996
0x482C	0x00000000 ;_Impact26x39_Regular+2000
0x4830	0xFE7FFE00 ;_Impact26x39_Regular+2004
0x4834	0xFE7FFE7F ;_Impact26x39_Regular+2008
0x4838	0x7E007E7F ;_Impact26x39_Regular+2012
0x483C	0x7E007E00 ;_Impact26x39_Regular+2016
0x4840	0xFE3FFE1F ;_Impact26x39_Regular+2020
0x4844	0x7E7FFE3F ;_Impact26x39_Regular+2024
0x4848	0x007E7E7E ;_Impact26x39_Regular+2028
0x484C	0x007E007E ;_Impact26x39_Regular+2032
0x4850	0x7E7E7E7E ;_Impact26x39_Regular+2036
0x4854	0x7E7E7E7E ;_Impact26x39_Regular+2040
0x4858	0xFC7E7E7E ;_Impact26x39_Regular+2044
0x485C	0xF83FFC7F ;_Impact26x39_Regular+2048
0x4860	0x0007E01F ;_Impact26x39_Regular+2052
0x4864	0x00000000 ;_Impact26x39_Regular+2056
0x4868	0x00000000 ;_Impact26x39_Regular+2060
0x486C	0x00000000 ;_Impact26x39_Regular+2064
0x4870	0x00000000 ;_Impact26x39_Regular+2068
0x4874	0x00000000 ;_Impact26x39_Regular+2072
0x4878	0x00000000 ;_Impact26x39_Regular+2076
0x487C	0xE0000000 ;_Impact26x39_Regular+2080
0x4880	0xFC1FF807 ;_Impact26x39_Regular+2084
0x4884	0x7E3FFC3F ;_Impact26x39_Regular+2088
0x4888	0x7E7E7E7E ;_Impact26x39_Regular+2092
0x488C	0x7E007E7E ;_Impact26x39_Regular+2096
0x4890	0xFE1F7E00 ;_Impact26x39_Regular+2100
0x4894	0xFE7FFE3F ;_Impact26x39_Regular+2104
0x4898	0x7E7E7E7F ;_Impact26x39_Regular+2108
0x489C	0x7E7E7E7E ;_Impact26x39_Regular+2112
0x48A0	0x7E7E7E7E ;_Impact26x39_Regular+2116
0x48A4	0x7E7E7E7E ;_Impact26x39_Regular+2120
0x48A8	0xFC7FFC7E ;_Impact26x39_Regular+2124
0x48AC	0xE01FF83F ;_Impact26x39_Regular+2128
0x48B0	0x00000007 ;_Impact26x39_Regular+2132
0x48B4	0x00000000 ;_Impact26x39_Regular+2136
0x48B8	0x00000000 ;_Impact26x39_Regular+2140
0x48BC	0x00000000 ;_Impact26x39_Regular+2144
0x48C0	0x00000000 ;_Impact26x39_Regular+2148
0x48C4	0x00000000 ;_Impact26x39_Regular+2152
0x48C8	0x00000000 ;_Impact26x39_Regular+2156
0x48CC	0xFF0FFF00 ;_Impact26x39_Regular+2160
0x48D0	0xFF0FFF0F ;_Impact26x39_Regular+2164
0x48D4	0xC00FC00F ;_Impact26x39_Regular+2168
0x48D8	0xC00FC00F ;_Impact26x39_Regular+2172
0x48DC	0xE007C007 ;_Impact26x39_Regular+2176
0x48E0	0xE007E007 ;_Impact26x39_Regular+2180
0x48E4	0xF003E007 ;_Impact26x39_Regular+2184
0x48E8	0xF003F003 ;_Impact26x39_Regular+2188
0x48EC	0xF003F003 ;_Impact26x39_Regular+2192
0x48F0	0xF801F801 ;_Impact26x39_Regular+2196
0x48F4	0xF801F801 ;_Impact26x39_Regular+2200
0x48F8	0xFC00F801 ;_Impact26x39_Regular+2204
0x48FC	0x0000FC00 ;_Impact26x39_Regular+2208
0x4900	0x00000000 ;_Impact26x39_Regular+2212
0x4904	0x00000000 ;_Impact26x39_Regular+2216
0x4908	0x00000000 ;_Impact26x39_Regular+2220
0x490C	0x00000000 ;_Impact26x39_Regular+2224
0x4910	0x00000000 ;_Impact26x39_Regular+2228
0x4914	0x00000000 ;_Impact26x39_Regular+2232
0x4918	0xE0000000 ;_Impact26x39_Regular+2236
0x491C	0xFC1FF80F ;_Impact26x39_Regular+2240
0x4920	0x7E7FFE3F ;_Impact26x39_Regular+2244
0x4924	0x7E7E7E7E ;_Impact26x39_Regular+2248
0x4928	0x7E7E7E7E ;_Impact26x39_Regular+2252
0x492C	0xF83FFC7E ;_Impact26x39_Regular+2256
0x4930	0xFC3FFC0F ;_Impact26x39_Regular+2260
0x4934	0x7E7E7E7F ;_Impact26x39_Regular+2264
0x4938	0x7E7E7E7E ;_Impact26x39_Regular+2268
0x493C	0x7E7E7E7E ;_Impact26x39_Regular+2272
0x4940	0x7E7E7E7E ;_Impact26x39_Regular+2276
0x4944	0xFC7FFC7E ;_Impact26x39_Regular+2280
0x4948	0xE01FF83F ;_Impact26x39_Regular+2284
0x494C	0x00000007 ;_Impact26x39_Regular+2288
0x4950	0x00000000 ;_Impact26x39_Regular+2292
0x4954	0x00000000 ;_Impact26x39_Regular+2296
0x4958	0x00000000 ;_Impact26x39_Regular+2300
0x495C	0x00000000 ;_Impact26x39_Regular+2304
0x4960	0x00000000 ;_Impact26x39_Regular+2308
0x4964	0x00000000 ;_Impact26x39_Regular+2312
0x4968	0xF807E000 ;_Impact26x39_Regular+2316
0x496C	0xFE3FFC1F ;_Impact26x39_Regular+2320
0x4970	0x7E7E7E3F ;_Impact26x39_Regular+2324
0x4974	0x7E7E7E7E ;_Impact26x39_Regular+2328
0x4978	0x7E7E7E7E ;_Impact26x39_Regular+2332
0x497C	0x7E7E7E7E ;_Impact26x39_Regular+2336
0x4980	0xFE7FFE7E ;_Impact26x39_Regular+2340
0x4984	0xF87FFC7F ;_Impact26x39_Regular+2344
0x4988	0x007E007E ;_Impact26x39_Regular+2348
0x498C	0x7E7E7E7E ;_Impact26x39_Regular+2352
0x4990	0xFC7E7E7E ;_Impact26x39_Regular+2356
0x4994	0xF83FFC3F ;_Impact26x39_Regular+2360
0x4998	0x0007E01F ;_Impact26x39_Regular+2364
0x499C	0x00000000 ;_Impact26x39_Regular+2368
0x49A0	0x00000000 ;_Impact26x39_Regular+2372
0x49A4	0x00000000 ;_Impact26x39_Regular+2376
0x49A8	0x00000000 ;_Impact26x39_Regular+2380
0x49AC	0x00000000 ;_Impact26x39_Regular+2384
0x49B0	0x00000000 ;_Impact26x39_Regular+2388
0x49B4	0x00000000 ;_Impact26x39_Regular+2392
0x49B8	0x3E3E3E00 ;_Impact26x39_Regular+2396
0x49BC	0x00003E3E ;_Impact26x39_Regular+2400
0x49C0	0x00000000 ;_Impact26x39_Regular+2404
0x49C4	0x3E3E3E3E ;_Impact26x39_Regular+2408
0x49C8	0x0000003E ;_Impact26x39_Regular+2412
0x49CC	0x00000000 ;_Impact26x39_Regular+2416
0x49D0	0x00000000 ;_Impact26x39_Regular+2420
0x49D4	0x00000000 ;_Impact26x39_Regular+2424
0x49D8	0x00000000 ;_Impact26x39_Regular+2428
0x49DC	0x00000000 ;_Impact26x39_Regular+2432
0x49E0	0x3E3E3E3E ;_Impact26x39_Regular+2436
0x49E4	0x0000003E ;_Impact26x39_Regular+2440
0x49E8	0x3E000000 ;_Impact26x39_Regular+2444
0x49EC	0x3E3E3E3E ;_Impact26x39_Regular+2448
0x49F0	0x00060E1C ;_Impact26x39_Regular+2452
0x49F4	0x00000000 ;_Impact26x39_Regular+2456
0x49F8	0x00000000 ;_Impact26x39_Regular+2460
0x49FC	0x00000000 ;_Impact26x39_Regular+2464
0x4A00	0x00000000 ;_Impact26x39_Regular+2468
0x4A04	0x00000000 ;_Impact26x39_Regular+2472
0x4A08	0x00000000 ;_Impact26x39_Regular+2476
0x4A0C	0x00000000 ;_Impact26x39_Regular+2480
0x4A10	0x00F00080 ;_Impact26x39_Regular+2484
0x4A14	0xE0FF80FC ;_Impact26x39_Regular+2488
0x4A18	0xFE1FFC7F ;_Impact26x39_Regular+2492
0x4A1C	0xFE00FE03 ;_Impact26x39_Regular+2496
0x4A20	0xE01FFC03 ;_Impact26x39_Regular+2500
0x4A24	0x00FF807F ;_Impact26x39_Regular+2504
0x4A28	0x00F000FC ;_Impact26x39_Regular+2508
0x4A2C	0x00000080 ;_Impact26x39_Regular+2512
0x4A30	0x00000000 ;_Impact26x39_Regular+2516
0x4A34	0x00000000 ;_Impact26x39_Regular+2520
0x4A38	0x00000000 ;_Impact26x39_Regular+2524
0x4A3C	0x00000000 ;_Impact26x39_Regular+2528
0x4A40	0x00000000 ;_Impact26x39_Regular+2532
0x4A44	0x00000000 ;_Impact26x39_Regular+2536
0x4A48	0x00000000 ;_Impact26x39_Regular+2540
0x4A4C	0x00000000 ;_Impact26x39_Regular+2544
0x4A50	0x00000000 ;_Impact26x39_Regular+2548
0x4A54	0x00000000 ;_Impact26x39_Regular+2552
0x4A58	0x00000000 ;_Impact26x39_Regular+2556
0x4A5C	0x00000000 ;_Impact26x39_Regular+2560
0x4A60	0xFEFFFE00 ;_Impact26x39_Regular+2564
0x4A64	0xFEFFFEFF ;_Impact26x39_Regular+2568
0x4A68	0x000000FF ;_Impact26x39_Regular+2572
0x4A6C	0xFEFFFE00 ;_Impact26x39_Regular+2576
0x4A70	0xFEFFFEFF ;_Impact26x39_Regular+2580
0x4A74	0x000000FF ;_Impact26x39_Regular+2584
0x4A78	0x00000000 ;_Impact26x39_Regular+2588
0x4A7C	0x00000000 ;_Impact26x39_Regular+2592
0x4A80	0x00000000 ;_Impact26x39_Regular+2596
0x4A84	0x00000000 ;_Impact26x39_Regular+2600
0x4A88	0x00000000 ;_Impact26x39_Regular+2604
0x4A8C	0x00000000 ;_Impact26x39_Regular+2608
0x4A90	0x00000000 ;_Impact26x39_Regular+2612
0x4A94	0x00000000 ;_Impact26x39_Regular+2616
0x4A98	0x00000000 ;_Impact26x39_Regular+2620
0x4A9C	0x00000000 ;_Impact26x39_Regular+2624
0x4AA0	0x00000000 ;_Impact26x39_Regular+2628
0x4AA4	0x00000000 ;_Impact26x39_Regular+2632
0x4AA8	0x02000000 ;_Impact26x39_Regular+2636
0x4AAC	0x7E001E00 ;_Impact26x39_Regular+2640
0x4AB0	0xFC03FE00 ;_Impact26x39_Regular+2644
0x4AB4	0x807FF00F ;_Impact26x39_Regular+2648
0x4AB8	0x80FE00FF ;_Impact26x39_Regular+2652
0x4ABC	0xFC7FF0FF ;_Impact26x39_Regular+2656
0x4AC0	0x7E03FE0F ;_Impact26x39_Regular+2660
0x4AC4	0x02001E00 ;_Impact26x39_Regular+2664
0x4AC8	0x00000000 ;_Impact26x39_Regular+2668
0x4ACC	0x00000000 ;_Impact26x39_Regular+2672
0x4AD0	0x00000000 ;_Impact26x39_Regular+2676
0x4AD4	0x00000000 ;_Impact26x39_Regular+2680
0x4AD8	0x00000000 ;_Impact26x39_Regular+2684
0x4ADC	0x00000000 ;_Impact26x39_Regular+2688
0x4AE0	0x00000000 ;_Impact26x39_Regular+2692
0x4AE4	0x00000000 ;_Impact26x39_Regular+2696
0x4AE8	0x00000000 ;_Impact26x39_Regular+2700
0x4AEC	0xE0000000 ;_Impact26x39_Regular+2704
0x4AF0	0xFC1FF80F ;_Impact26x39_Regular+2708
0x4AF4	0x7E7FFC3F ;_Impact26x39_Regular+2712
0x4AF8	0x7EFC7EFC ;_Impact26x39_Regular+2716
0x4AFC	0x00FC7EFC ;_Impact26x39_Regular+2720
0x4B00	0x00FC00FC ;_Impact26x39_Regular+2724
0x4B04	0x7EFC00FC ;_Impact26x39_Regular+2728
0x4B08	0xFEFC7EFC ;_Impact26x39_Regular+2732
0x4B0C	0xFE7FFEFF ;_Impact26x39_Regular+2736
0x4B10	0x7E1F7E7F ;_Impact26x39_Regular+2740
0x4B14	0x7E000000 ;_Impact26x39_Regular+2744
0x4B18	0x7E007E00 ;_Impact26x39_Regular+2748
0x4B1C	0x7E007E00 ;_Impact26x39_Regular+2752
0x4B20	0x00000000 ;_Impact26x39_Regular+2756
0x4B24	0x00000000 ;_Impact26x39_Regular+2760
0x4B28	0x00000000 ;_Impact26x39_Regular+2764
0x4B2C	0x00000000 ;_Impact26x39_Regular+2768
0x4B30	0x00000000 ;_Impact26x39_Regular+2772
0x4B34	0x00000000 ;_Impact26x39_Regular+2776
0x4B38	0x00000000 ;_Impact26x39_Regular+2780
0x4B3C	0x00000000 ;_Impact26x39_Regular+2784
0x4B40	0x00000000 ;_Impact26x39_Regular+2788
0x4B44	0x8001FE00 ;_Impact26x39_Regular+2792
0x4B48	0x03C007FF ;_Impact26x39_Regular+2796
0x4B4C	0x1C00E00E ;_Impact26x39_Regular+2800
0x4B50	0x38373C70 ;_Impact26x39_Regular+2804
0x4B54	0xC798777F ;_Impact26x39_Regular+2808
0x4B58	0xE3C38C67 ;_Impact26x39_Regular+2812
0x4B5C	0xC6C381CC ;_Impact26x39_Regular+2816
0x4B60	0x81E6C381 ;_Impact26x39_Regular+2820
0x4B64	0xC380E6C3 ;_Impact26x39_Regular+2824
0x4B68	0xE6C3C0E6 ;_Impact26x39_Regular+2828
0x4B6C	0xC0E6C3C0 ;_Impact26x39_Regular+2832
0x4B70	0x61C0E6C1 ;_Impact26x39_Regular+2836
0x4B74	0xCC61E0E6 ;_Impact26x39_Regular+2840
0x4B78	0xF1CC31E0 ;_Impact26x39_Regular+2844
0x4B7C	0x0FFF9C19 ;_Impact26x39_Regular+2848
0x4B80	0x30078F18 ;_Impact26x39_Regular+2852
0x4B84	0x00F0F000 ;_Impact26x39_Regular+2856
0x4B88	0x1E03C078 ;_Impact26x39_Regular+2860
0x4B8C	0x000FFF80 ;_Impact26x39_Regular+2864
0x4B90	0x000001FE ;_Impact26x39_Regular+2868
0x4B94	0x00000000 ;_Impact26x39_Regular+2872
0x4B98	0x00000000 ;_Impact26x39_Regular+2876
0x4B9C	0x00000000 ;_Impact26x39_Regular+2880
0x4BA0	0x00000000 ;_Impact26x39_Regular+2884
0x4BA4	0x00000000 ;_Impact26x39_Regular+2888
0x4BA8	0x00000000 ;_Impact26x39_Regular+2892
0x4BAC	0x00000000 ;_Impact26x39_Regular+2896
0x4BB0	0x0FF80000 ;_Impact26x39_Regular+2900
0x4BB4	0x0FF80FF8 ;_Impact26x39_Regular+2904
0x4BB8	0x1FFC0FF8 ;_Impact26x39_Regular+2908
0x4BBC	0x1F7C1F7C ;_Impact26x39_Regular+2912
0x4BC0	0x1F7C1F7C ;_Impact26x39_Regular+2916
0x4BC4	0x3F7E1F7C ;_Impact26x39_Regular+2920
0x4BC8	0x3E3E3E3E ;_Impact26x39_Regular+2924
0x4BCC	0x3E3E3E3E ;_Impact26x39_Regular+2928
0x4BD0	0x7FFF3E3E ;_Impact26x39_Regular+2932
0x4BD4	0x7FFF7FFF ;_Impact26x39_Regular+2936
0x4BD8	0x7C1F7FFF ;_Impact26x39_Regular+2940
0x4BDC	0xFC1F7C1F ;_Impact26x39_Regular+2944
0x4BE0	0xFC1FFC1F ;_Impact26x39_Regular+2948
0x4BE4	0x00000000 ;_Impact26x39_Regular+2952
0x4BE8	0x00000000 ;_Impact26x39_Regular+2956
0x4BEC	0x00000000 ;_Impact26x39_Regular+2960
0x4BF0	0x00000000 ;_Impact26x39_Regular+2964
0x4BF4	0x00000000 ;_Impact26x39_Regular+2968
0x4BF8	0x00000000 ;_Impact26x39_Regular+2972
0x4BFC	0x00000000 ;_Impact26x39_Regular+2976
0x4C00	0x3FFE1FFE ;_Impact26x39_Regular+2980
0x4C04	0xFFFE7FFE ;_Impact26x39_Regular+2984
0x4C08	0xFC7EFE7E ;_Impact26x39_Regular+2988
0x4C0C	0xFC7EFC7E ;_Impact26x39_Regular+2992
0x4C10	0xFC7EFC7E ;_Impact26x39_Regular+2996
0x4C14	0x1FFE7FFE ;_Impact26x39_Regular+3000
0x4C18	0x7FFE7FFE ;_Impact26x39_Regular+3004
0x4C1C	0xFC7EFC7E ;_Impact26x39_Regular+3008
0x4C20	0xFC7EFC7E ;_Impact26x39_Regular+3012
0x4C24	0xFC7EFC7E ;_Impact26x39_Regular+3016
0x4C28	0xFFFEFC7E ;_Impact26x39_Regular+3020
0x4C2C	0x7FFEFFFE ;_Impact26x39_Regular+3024
0x4C30	0x00003FFE ;_Impact26x39_Regular+3028
0x4C34	0x00000000 ;_Impact26x39_Regular+3032
0x4C38	0x00000000 ;_Impact26x39_Regular+3036
0x4C3C	0x00000000 ;_Impact26x39_Regular+3040
0x4C40	0x00000000 ;_Impact26x39_Regular+3044
0x4C44	0x00000000 ;_Impact26x39_Regular+3048
0x4C48	0x00000000 ;_Impact26x39_Regular+3052
0x4C4C	0x0FE00000 ;_Impact26x39_Regular+3056
0x4C50	0x7FFC3FF8 ;_Impact26x39_Regular+3060
0x4C54	0xFC7E7FFC ;_Impact26x39_Regular+3064
0x4C58	0xFC7EFC7E ;_Impact26x39_Regular+3068
0x4C5C	0xFC7EFC7E ;_Impact26x39_Regular+3072
0x4C60	0x007EFC7E ;_Impact26x39_Regular+3076
0x4C64	0x007E007E ;_Impact26x39_Regular+3080
0x4C68	0xFC7E007E ;_Impact26x39_Regular+3084
0x4C6C	0xFC7EFC7E ;_Impact26x39_Regular+3088
0x4C70	0xFC7EFC7E ;_Impact26x39_Regular+3092
0x4C74	0xFC7EFC7E ;_Impact26x39_Regular+3096
0x4C78	0x3FFC7FFC ;_Impact26x39_Regular+3100
0x4C7C	0x0FE01FF8 ;_Impact26x39_Regular+3104
0x4C80	0x00000000 ;_Impact26x39_Regular+3108
0x4C84	0x00000000 ;_Impact26x39_Regular+3112
0x4C88	0x00000000 ;_Impact26x39_Regular+3116
0x4C8C	0x00000000 ;_Impact26x39_Regular+3120
0x4C90	0x00000000 ;_Impact26x39_Regular+3124
0x4C94	0x00000000 ;_Impact26x39_Regular+3128
0x4C98	0x00000000 ;_Impact26x39_Regular+3132
0x4C9C	0x3FFE0FFE ;_Impact26x39_Regular+3136
0x4CA0	0xFFFE7FFE ;_Impact26x39_Regular+3140
0x4CA4	0xFC7EFC7E ;_Impact26x39_Regular+3144
0x4CA8	0xFC7EFC7E ;_Impact26x39_Regular+3148
0x4CAC	0xFC7EFC7E ;_Impact26x39_Regular+3152
0x4CB0	0xFC7EFC7E ;_Impact26x39_Regular+3156
0x4CB4	0xFC7EFC7E ;_Impact26x39_Regular+3160
0x4CB8	0xFC7EFC7E ;_Impact26x39_Regular+3164
0x4CBC	0xFC7EFC7E ;_Impact26x39_Regular+3168
0x4CC0	0xFC7EFC7E ;_Impact26x39_Regular+3172
0x4CC4	0xFFFEFE7E ;_Impact26x39_Regular+3176
0x4CC8	0x7FFEFFFE ;_Impact26x39_Regular+3180
0x4CCC	0x00001FFE ;_Impact26x39_Regular+3184
0x4CD0	0x00000000 ;_Impact26x39_Regular+3188
0x4CD4	0x00000000 ;_Impact26x39_Regular+3192
0x4CD8	0x00000000 ;_Impact26x39_Regular+3196
0x4CDC	0x00000000 ;_Impact26x39_Regular+3200
0x4CE0	0x00000000 ;_Impact26x39_Regular+3204
0x4CE4	0x00000000 ;_Impact26x39_Regular+3208
0x4CE8	0x07FE0000 ;_Impact26x39_Regular+3212
0x4CEC	0x07FE07FE ;_Impact26x39_Regular+3216
0x4CF0	0x07FE07FE ;_Impact26x39_Regular+3220
0x4CF4	0x007E007E ;_Impact26x39_Regular+3224
0x4CF8	0x007E007E ;_Impact26x39_Regular+3228
0x4CFC	0x07FE07FE ;_Impact26x39_Regular+3232
0x4D00	0x07FE07FE ;_Impact26x39_Regular+3236
0x4D04	0x007E07FE ;_Impact26x39_Regular+3240
0x4D08	0x007E007E ;_Impact26x39_Regular+3244
0x4D0C	0x007E007E ;_Impact26x39_Regular+3248
0x4D10	0x0FFE007E ;_Impact26x39_Regular+3252
0x4D14	0x0FFE0FFE ;_Impact26x39_Regular+3256
0x4D18	0x0FFE0FFE ;_Impact26x39_Regular+3260
0x4D1C	0x00000000 ;_Impact26x39_Regular+3264
0x4D20	0x00000000 ;_Impact26x39_Regular+3268
0x4D24	0x00000000 ;_Impact26x39_Regular+3272
0x4D28	0x00000000 ;_Impact26x39_Regular+3276
0x4D2C	0x00000000 ;_Impact26x39_Regular+3280
0x4D30	0x00000000 ;_Impact26x39_Regular+3284
0x4D34	0x00000000 ;_Impact26x39_Regular+3288
0x4D38	0x0FFE0FFE ;_Impact26x39_Regular+3292
0x4D3C	0x0FFE0FFE ;_Impact26x39_Regular+3296
0x4D40	0x007E0FFE ;_Impact26x39_Regular+3300
0x4D44	0x007E007E ;_Impact26x39_Regular+3304
0x4D48	0x0FFE007E ;_Impact26x39_Regular+3308
0x4D4C	0x0FFE0FFE ;_Impact26x39_Regular+3312
0x4D50	0x0FFE0FFE ;_Impact26x39_Regular+3316
0x4D54	0x007E007E ;_Impact26x39_Regular+3320
0x4D58	0x007E007E ;_Impact26x39_Regular+3324
0x4D5C	0x007E007E ;_Impact26x39_Regular+3328
0x4D60	0x007E007E ;_Impact26x39_Regular+3332
0x4D64	0x007E007E ;_Impact26x39_Regular+3336
0x4D68	0x0000007E ;_Impact26x39_Regular+3340
0x4D6C	0x00000000 ;_Impact26x39_Regular+3344
0x4D70	0x00000000 ;_Impact26x39_Regular+3348
0x4D74	0x00000000 ;_Impact26x39_Regular+3352
0x4D78	0x00000000 ;_Impact26x39_Regular+3356
0x4D7C	0x00000000 ;_Impact26x39_Regular+3360
0x4D80	0x00000000 ;_Impact26x39_Regular+3364
0x4D84	0x0FE00000 ;_Impact26x39_Regular+3368
0x4D88	0x7FFC1FF8 ;_Impact26x39_Regular+3372
0x4D8C	0xFC7E7FFC ;_Impact26x39_Regular+3376
0x4D90	0xFC7EFC7E ;_Impact26x39_Regular+3380
0x4D94	0xFC7EFC7E ;_Impact26x39_Regular+3384
0x4D98	0x007EFC7E ;_Impact26x39_Regular+3388
0x4D9C	0xFE7E007E ;_Impact26x39_Regular+3392
0x4DA0	0xFE7EFE7E ;_Impact26x39_Regular+3396
0x4DA4	0xFC7EFE7E ;_Impact26x39_Regular+3400
0x4DA8	0xFC7EFC7E ;_Impact26x39_Regular+3404
0x4DAC	0xFC7EFC7E ;_Impact26x39_Regular+3408
0x4DB0	0xFFFCFFFC ;_Impact26x39_Regular+3412
0x4DB4	0xF3E0F7F8 ;_Impact26x39_Regular+3416
0x4DB8	0x00000000 ;_Impact26x39_Regular+3420
0x4DBC	0x00000000 ;_Impact26x39_Regular+3424
0x4DC0	0x00000000 ;_Impact26x39_Regular+3428
0x4DC4	0x00000000 ;_Impact26x39_Regular+3432
0x4DC8	0x00000000 ;_Impact26x39_Regular+3436
0x4DCC	0x00000000 ;_Impact26x39_Regular+3440
0x4DD0	0x00000000 ;_Impact26x39_Regular+3444
0x4DD4	0xFC7EFC7E ;_Impact26x39_Regular+3448
0x4DD8	0xFC7EFC7E ;_Impact26x39_Regular+3452
0x4DDC	0xFC7EFC7E ;_Impact26x39_Regular+3456
0x4DE0	0xFC7EFC7E ;_Impact26x39_Regular+3460
0x4DE4	0xFFFEFC7E ;_Impact26x39_Regular+3464
0x4DE8	0xFFFEFFFE ;_Impact26x39_Regular+3468
0x4DEC	0xFFFEFFFE ;_Impact26x39_Regular+3472
0x4DF0	0xFC7EFC7E ;_Impact26x39_Regular+3476
0x4DF4	0xFC7EFC7E ;_Impact26x39_Regular+3480
0x4DF8	0xFC7EFC7E ;_Impact26x39_Regular+3484
0x4DFC	0xFC7EFC7E ;_Impact26x39_Regular+3488
0x4E00	0xFC7EFC7E ;_Impact26x39_Regular+3492
0x4E04	0x0000FC7E ;_Impact26x39_Regular+3496
0x4E08	0x00000000 ;_Impact26x39_Regular+3500
0x4E0C	0x00000000 ;_Impact26x39_Regular+3504
0x4E10	0x00000000 ;_Impact26x39_Regular+3508
0x4E14	0x00000000 ;_Impact26x39_Regular+3512
0x4E18	0x7E000000 ;_Impact26x39_Regular+3516
0x4E1C	0x7E7E7E7E ;_Impact26x39_Regular+3520
0x4E20	0x7E7E7E7E ;_Impact26x39_Regular+3524
0x4E24	0x7E7E7E7E ;_Impact26x39_Regular+3528
0x4E28	0x7E7E7E7E ;_Impact26x39_Regular+3532
0x4E2C	0x7E7E7E7E ;_Impact26x39_Regular+3536
0x4E30	0x7E7E7E7E ;_Impact26x39_Regular+3540
0x4E34	0x00000000 ;_Impact26x39_Regular+3544
0x4E38	0x00000000 ;_Impact26x39_Regular+3548
0x4E3C	0x00000000 ;_Impact26x39_Regular+3552
0x4E40	0x00000000 ;_Impact26x39_Regular+3556
0x4E44	0x00000000 ;_Impact26x39_Regular+3560
0x4E48	0xF801F800 ;_Impact26x39_Regular+3564
0x4E4C	0xF801F801 ;_Impact26x39_Regular+3568
0x4E50	0xF801F801 ;_Impact26x39_Regular+3572
0x4E54	0xF801F801 ;_Impact26x39_Regular+3576
0x4E58	0xF801F801 ;_Impact26x39_Regular+3580
0x4E5C	0xF801F801 ;_Impact26x39_Regular+3584
0x4E60	0xF801F801 ;_Impact26x39_Regular+3588
0x4E64	0xF801F801 ;_Impact26x39_Regular+3592
0x4E68	0xF801F801 ;_Impact26x39_Regular+3596
0x4E6C	0xF801F801 ;_Impact26x39_Regular+3600
0x4E70	0xFF01F801 ;_Impact26x39_Regular+3604
0x4E74	0xFF01FF01 ;_Impact26x39_Regular+3608
0x4E78	0x00007F00 ;_Impact26x39_Regular+3612
0x4E7C	0x00000000 ;_Impact26x39_Regular+3616
0x4E80	0x00000000 ;_Impact26x39_Regular+3620
0x4E84	0x00000000 ;_Impact26x39_Regular+3624
0x4E88	0x00000000 ;_Impact26x39_Regular+3628
0x4E8C	0x00000000 ;_Impact26x39_Regular+3632
0x4E90	0x00000000 ;_Impact26x39_Regular+3636
0x4E94	0x7E000000 ;_Impact26x39_Regular+3640
0x4E98	0x7EFC7EFC ;_Impact26x39_Regular+3644
0x4E9C	0x7E7E7EFC ;_Impact26x39_Regular+3648
0x4EA0	0x7E7E7E7E ;_Impact26x39_Regular+3652
0x4EA4	0xFE3F7E3F ;_Impact26x39_Regular+3656
0x4EA8	0xFE1FFE1F ;_Impact26x39_Regular+3660
0x4EAC	0xFE0FFE1F ;_Impact26x39_Regular+3664
0x4EB0	0xFE1FFE0F ;_Impact26x39_Regular+3668
0x4EB4	0x7E1FFE1F ;_Impact26x39_Regular+3672
0x4EB8	0x7E3F7E3F ;_Impact26x39_Regular+3676
0x4EBC	0x7E7E7E3F ;_Impact26x39_Regular+3680
0x4EC0	0x7E7E7E7E ;_Impact26x39_Regular+3684
0x4EC4	0x7EFC7EFC ;_Impact26x39_Regular+3688
0x4EC8	0x000000FC ;_Impact26x39_Regular+3692
0x4ECC	0x00000000 ;_Impact26x39_Regular+3696
0x4ED0	0x00000000 ;_Impact26x39_Regular+3700
0x4ED4	0x00000000 ;_Impact26x39_Regular+3704
0x4ED8	0x00000000 ;_Impact26x39_Regular+3708
0x4EDC	0x00000000 ;_Impact26x39_Regular+3712
0x4EE0	0x00000000 ;_Impact26x39_Regular+3716
0x4EE4	0x7E007E00 ;_Impact26x39_Regular+3720
0x4EE8	0x7E007E00 ;_Impact26x39_Regular+3724
0x4EEC	0x7E007E00 ;_Impact26x39_Regular+3728
0x4EF0	0x7E007E00 ;_Impact26x39_Regular+3732
0x4EF4	0x7E007E00 ;_Impact26x39_Regular+3736
0x4EF8	0x7E007E00 ;_Impact26x39_Regular+3740
0x4EFC	0x7E007E00 ;_Impact26x39_Regular+3744
0x4F00	0x7E007E00 ;_Impact26x39_Regular+3748
0x4F04	0x7E007E00 ;_Impact26x39_Regular+3752
0x4F08	0x7E007E00 ;_Impact26x39_Regular+3756
0x4F0C	0xFE07FE00 ;_Impact26x39_Regular+3760
0x4F10	0xFE07FE07 ;_Impact26x39_Regular+3764
0x4F14	0x0007FE07 ;_Impact26x39_Regular+3768
0x4F18	0x00000000 ;_Impact26x39_Regular+3772
0x4F1C	0x00000000 ;_Impact26x39_Regular+3776
0x4F20	0x00000000 ;_Impact26x39_Regular+3780
0x4F24	0x00000000 ;_Impact26x39_Regular+3784
0x4F28	0x00000000 ;_Impact26x39_Regular+3788
0x4F2C	0x00000000 ;_Impact26x39_Regular+3792
0x4F30	0x00000000 ;_Impact26x39_Regular+3796
0x4F34	0x00000000 ;_Impact26x39_Regular+3800
0x4F38	0xE3FE0000 ;_Impact26x39_Regular+3804
0x4F3C	0x1FE3FE1F ;_Impact26x39_Regular+3808
0x4F40	0xFE1FE3FE ;_Impact26x39_Regular+3812
0x4F44	0xE3FE1FE3 ;_Impact26x39_Regular+3816
0x4F48	0x1FF7FE1F ;_Impact26x39_Regular+3820
0x4F4C	0xFE1FF7FE ;_Impact26x39_Regular+3824
0x4F50	0xB77E1FF7 ;_Impact26x39_Regular+3828
0x4F54	0x1FB77E1F ;_Impact26x39_Regular+3832
0x4F58	0x7E1FB77E ;_Impact26x39_Regular+3836
0x4F5C	0xBF7E1FB7 ;_Impact26x39_Regular+3840
0x4F60	0x1FBF7E1F ;_Impact26x39_Regular+3844
0x4F64	0x7E1FBF7E ;_Impact26x39_Regular+3848
0x4F68	0xBF7E1FBF ;_Impact26x39_Regular+3852
0x4F6C	0x1FBF7E1F ;_Impact26x39_Regular+3856
0x4F70	0x7E1FBF7E ;_Impact26x39_Regular+3860
0x4F74	0x9E7E1F9E ;_Impact26x39_Regular+3864
0x4F78	0x1F9E7E1F ;_Impact26x39_Regular+3868
0x4F7C	0x7E1F9E7E ;_Impact26x39_Regular+3872
0x4F80	0x9E7E1F9E ;_Impact26x39_Regular+3876
0x4F84	0x0000001F ;_Impact26x39_Regular+3880
0x4F88	0x00000000 ;_Impact26x39_Regular+3884
0x4F8C	0x00000000 ;_Impact26x39_Regular+3888
0x4F90	0x00000000 ;_Impact26x39_Regular+3892
0x4F94	0x00000000 ;_Impact26x39_Regular+3896
0x4F98	0x00000000 ;_Impact26x39_Regular+3900
0x4F9C	0x00000000 ;_Impact26x39_Regular+3904
0x4FA0	0x00000000 ;_Impact26x39_Regular+3908
0x4FA4	0x00000000 ;_Impact26x39_Regular+3912
0x4FA8	0x7E3E7E1E ;_Impact26x39_Regular+3916
0x4FAC	0x7E3E7E3E ;_Impact26x39_Regular+3920
0x4FB0	0x7E7E7E7E ;_Impact26x39_Regular+3924
0x4FB4	0x7EFE7E7E ;_Impact26x39_Regular+3928
0x4FB8	0x7EFE7EFE ;_Impact26x39_Regular+3932
0x4FBC	0x7FFE7FFE ;_Impact26x39_Regular+3936
0x4FC0	0x7FFE7FFE ;_Impact26x39_Regular+3940
0x4FC4	0x7F7E7FFE ;_Impact26x39_Regular+3944
0x4FC8	0x7F7E7F7E ;_Impact26x39_Regular+3948
0x4FCC	0x7E7E7E7E ;_Impact26x39_Regular+3952
0x4FD0	0x7C7E7E7E ;_Impact26x39_Regular+3956
0x4FD4	0x7C7E7C7E ;_Impact26x39_Regular+3960
0x4FD8	0x0000787E ;_Impact26x39_Regular+3964
0x4FDC	0x00000000 ;_Impact26x39_Regular+3968
0x4FE0	0x00000000 ;_Impact26x39_Regular+3972
0x4FE4	0x00000000 ;_Impact26x39_Regular+3976
0x4FE8	0x00000000 ;_Impact26x39_Regular+3980
0x4FEC	0x00000000 ;_Impact26x39_Regular+3984
0x4FF0	0x00000000 ;_Impact26x39_Regular+3988
0x4FF4	0x07E00000 ;_Impact26x39_Regular+3992
0x4FF8	0x3FFC1FF8 ;_Impact26x39_Regular+3996
0x4FFC	0x7E7E3FFC ;_Impact26x39_Regular+4000
0x5000	0x7E7E7E7E ;_Impact26x39_Regular+4004
0x5004	0x7E7E7E7E ;_Impact26x39_Regular+4008
0x5008	0x7E7E7E7E ;_Impact26x39_Regular+4012
0x500C	0x7E7E7E7E ;_Impact26x39_Regular+4016
0x5010	0x7E7E7E7E ;_Impact26x39_Regular+4020
0x5014	0x7E7E7E7E ;_Impact26x39_Regular+4024
0x5018	0x7E7E7E7E ;_Impact26x39_Regular+4028
0x501C	0x7E7E7E7E ;_Impact26x39_Regular+4032
0x5020	0x3FFC3FFC ;_Impact26x39_Regular+4036
0x5024	0x07E01FF8 ;_Impact26x39_Regular+4040
0x5028	0x00000000 ;_Impact26x39_Regular+4044
0x502C	0x00000000 ;_Impact26x39_Regular+4048
0x5030	0x00000000 ;_Impact26x39_Regular+4052
0x5034	0x00000000 ;_Impact26x39_Regular+4056
0x5038	0x00000000 ;_Impact26x39_Regular+4060
0x503C	0x00000000 ;_Impact26x39_Regular+4064
0x5040	0x00000000 ;_Impact26x39_Regular+4068
0x5044	0x3FFE0FFE ;_Impact26x39_Regular+4072
0x5048	0x7FFE3FFE ;_Impact26x39_Regular+4076
0x504C	0x7E7E7E7E ;_Impact26x39_Regular+4080
0x5050	0x7E7E7E7E ;_Impact26x39_Regular+4084
0x5054	0x7E7E7E7E ;_Impact26x39_Regular+4088
0x5058	0x7FFE7E7E ;_Impact26x39_Regular+4092
0x505C	0x3FFE7FFE ;_Impact26x39_Regular+4096
0x5060	0x007E0FFE ;_Impact26x39_Regular+4100
0x5064	0x007E007E ;_Impact26x39_Regular+4104
0x5068	0x007E007E ;_Impact26x39_Regular+4108
0x506C	0x007E007E ;_Impact26x39_Regular+4112
0x5070	0x007E007E ;_Impact26x39_Regular+4116
0x5074	0x0000007E ;_Impact26x39_Regular+4120
0x5078	0x00000000 ;_Impact26x39_Regular+4124
0x507C	0x00000000 ;_Impact26x39_Regular+4128
0x5080	0x00000000 ;_Impact26x39_Regular+4132
0x5084	0x00000000 ;_Impact26x39_Regular+4136
0x5088	0x00000000 ;_Impact26x39_Regular+4140
0x508C	0x00000000 ;_Impact26x39_Regular+4144
0x5090	0x07E00000 ;_Impact26x39_Regular+4148
0x5094	0x3FFC1FF8 ;_Impact26x39_Regular+4152
0x5098	0x7E7E3FFC ;_Impact26x39_Regular+4156
0x509C	0x7E7E7E7E ;_Impact26x39_Regular+4160
0x50A0	0x7E7E7E7E ;_Impact26x39_Regular+4164
0x50A4	0x7E7E7E7E ;_Impact26x39_Regular+4168
0x50A8	0x7E7E7E7E ;_Impact26x39_Regular+4172
0x50AC	0x7E7E7E7E ;_Impact26x39_Regular+4176
0x50B0	0x7E7E7E7E ;_Impact26x39_Regular+4180
0x50B4	0x7E7E7E7E ;_Impact26x39_Regular+4184
0x50B8	0x7E7E7E7E ;_Impact26x39_Regular+4188
0x50BC	0x1FFC3FFC ;_Impact26x39_Regular+4192
0x50C0	0x07E007F8 ;_Impact26x39_Regular+4196
0x50C4	0x7F807F80 ;_Impact26x39_Regular+4200
0x50C8	0x00007F00 ;_Impact26x39_Regular+4204
0x50CC	0x00000000 ;_Impact26x39_Regular+4208
0x50D0	0x00000000 ;_Impact26x39_Regular+4212
0x50D4	0x00000000 ;_Impact26x39_Regular+4216
0x50D8	0x00000000 ;_Impact26x39_Regular+4220
0x50DC	0x00000000 ;_Impact26x39_Regular+4224
0x50E0	0x1FFE0FFE ;_Impact26x39_Regular+4228
0x50E4	0x7FFE3FFE ;_Impact26x39_Regular+4232
0x50E8	0x7E7E7E7E ;_Impact26x39_Regular+4236
0x50EC	0x7E7E7E7E ;_Impact26x39_Regular+4240
0x50F0	0x7E7E7E7E ;_Impact26x39_Regular+4244
0x50F4	0x3FFE7FFE ;_Impact26x39_Regular+4248
0x50F8	0x3FFE0FFE ;_Impact26x39_Regular+4252
0x50FC	0x7E7E7E7E ;_Impact26x39_Regular+4256
0x5100	0x7E7E7E7E ;_Impact26x39_Regular+4260
0x5104	0x7E7E7E7E ;_Impact26x39_Regular+4264
0x5108	0x7E7E7E7E ;_Impact26x39_Regular+4268
0x510C	0x7E7E7E7E ;_Impact26x39_Regular+4272
0x5110	0x00007E7E ;_Impact26x39_Regular+4276
0x5114	0x00000000 ;_Impact26x39_Regular+4280
0x5118	0x00000000 ;_Impact26x39_Regular+4284
0x511C	0x00000000 ;_Impact26x39_Regular+4288
0x5120	0x00000000 ;_Impact26x39_Regular+4292
0x5124	0x00000000 ;_Impact26x39_Regular+4296
0x5128	0x00000000 ;_Impact26x39_Regular+4300
0x512C	0x07E00000 ;_Impact26x39_Regular+4304
0x5130	0x3FFC1FF8 ;_Impact26x39_Regular+4308
0x5134	0x7E7E7FFE ;_Impact26x39_Regular+4312
0x5138	0x7E7E7E7E ;_Impact26x39_Regular+4316
0x513C	0x01FE7E7E ;_Impact26x39_Regular+4320
0x5140	0x0FFC03FE ;_Impact26x39_Regular+4324
0x5144	0x3FF01FF8 ;_Impact26x39_Regular+4328
0x5148	0x7F807FE0 ;_Impact26x39_Regular+4332
0x514C	0xFC7EFF00 ;_Impact26x39_Regular+4336
0x5150	0xFC7EFC7E ;_Impact26x39_Regular+4340
0x5154	0xFC7EFC7E ;_Impact26x39_Regular+4344
0x5158	0x7FFCFFFC ;_Impact26x39_Regular+4348
0x515C	0x0FE03FF8 ;_Impact26x39_Regular+4352
0x5160	0x00000000 ;_Impact26x39_Regular+4356
0x5164	0x00000000 ;_Impact26x39_Regular+4360
0x5168	0x00000000 ;_Impact26x39_Regular+4364
0x516C	0x00000000 ;_Impact26x39_Regular+4368
0x5170	0x00000000 ;_Impact26x39_Regular+4372
0x5174	0x00000000 ;_Impact26x39_Regular+4376
0x5178	0x00000000 ;_Impact26x39_Regular+4380
0x517C	0x3FFF3FFF ;_Impact26x39_Regular+4384
0x5180	0x3FFF3FFF ;_Impact26x39_Regular+4388
0x5184	0x03F03FFF ;_Impact26x39_Regular+4392
0x5188	0x03F003F0 ;_Impact26x39_Regular+4396
0x518C	0x03F003F0 ;_Impact26x39_Regular+4400
0x5190	0x03F003F0 ;_Impact26x39_Regular+4404
0x5194	0x03F003F0 ;_Impact26x39_Regular+4408
0x5198	0x03F003F0 ;_Impact26x39_Regular+4412
0x519C	0x03F003F0 ;_Impact26x39_Regular+4416
0x51A0	0x03F003F0 ;_Impact26x39_Regular+4420
0x51A4	0x03F003F0 ;_Impact26x39_Regular+4424
0x51A8	0x03F003F0 ;_Impact26x39_Regular+4428
0x51AC	0x000003F0 ;_Impact26x39_Regular+4432
0x51B0	0x00000000 ;_Impact26x39_Regular+4436
0x51B4	0x00000000 ;_Impact26x39_Regular+4440
0x51B8	0x00000000 ;_Impact26x39_Regular+4444
0x51BC	0x00000000 ;_Impact26x39_Regular+4448
0x51C0	0x00000000 ;_Impact26x39_Regular+4452
0x51C4	0x00000000 ;_Impact26x39_Regular+4456
0x51C8	0xFC7E0000 ;_Impact26x39_Regular+4460
0x51CC	0xFC7EFC7E ;_Impact26x39_Regular+4464
0x51D0	0xFC7EFC7E ;_Impact26x39_Regular+4468
0x51D4	0xFC7EFC7E ;_Impact26x39_Regular+4472
0x51D8	0xFC7EFC7E ;_Impact26x39_Regular+4476
0x51DC	0xFC7EFC7E ;_Impact26x39_Regular+4480
0x51E0	0xFC7EFC7E ;_Impact26x39_Regular+4484
0x51E4	0xFC7EFC7E ;_Impact26x39_Regular+4488
0x51E8	0xFC7EFC7E ;_Impact26x39_Regular+4492
0x51EC	0xFC7EFC7E ;_Impact26x39_Regular+4496
0x51F0	0xFC7EFC7E ;_Impact26x39_Regular+4500
0x51F4	0x7FFC7FFC ;_Impact26x39_Regular+4504
0x51F8	0x0FE03FF8 ;_Impact26x39_Regular+4508
0x51FC	0x00000000 ;_Impact26x39_Regular+4512
0x5200	0x00000000 ;_Impact26x39_Regular+4516
0x5204	0x00000000 ;_Impact26x39_Regular+4520
0x5208	0x00000000 ;_Impact26x39_Regular+4524
0x520C	0x00000000 ;_Impact26x39_Regular+4528
0x5210	0x00000000 ;_Impact26x39_Regular+4532
0x5214	0x00000000 ;_Impact26x39_Regular+4536
0x5218	0xFC1FFC1F ;_Impact26x39_Regular+4540
0x521C	0xFE3FFC1F ;_Impact26x39_Regular+4544
0x5220	0x7E3F7E3F ;_Impact26x39_Regular+4548
0x5224	0x7E3F7E3F ;_Impact26x39_Regular+4552
0x5228	0x7E3E7E3F ;_Impact26x39_Regular+4556
0x522C	0x7F7E7E3E ;_Impact26x39_Regular+4560
0x5230	0x3F7E3F7E ;_Impact26x39_Regular+4564
0x5234	0x3F7C3F7E ;_Impact26x39_Regular+4568
0x5238	0x3F7C3F7C ;_Impact26x39_Regular+4572
0x523C	0x1FFC3FFC ;_Impact26x39_Regular+4576
0x5240	0x1FF81FFC ;_Impact26x39_Regular+4580
0x5244	0x1FF81FF8 ;_Impact26x39_Regular+4584
0x5248	0x00001FF8 ;_Impact26x39_Regular+4588
0x524C	0x00000000 ;_Impact26x39_Regular+4592
0x5250	0x00000000 ;_Impact26x39_Regular+4596
0x5254	0x00000000 ;_Impact26x39_Regular+4600
0x5258	0x00000000 ;_Impact26x39_Regular+4604
0x525C	0x00000000 ;_Impact26x39_Regular+4608
0x5260	0x00000000 ;_Impact26x39_Regular+4612
0x5264	0x00000000 ;_Impact26x39_Regular+4616
0x5268	0x00000000 ;_Impact26x39_Regular+4620
0x526C	0x00000000 ;_Impact26x39_Regular+4624
0x5270	0x00000000 ;_Impact26x39_Regular+4628
0x5274	0x01F87C3F ;_Impact26x39_Regular+4632
0x5278	0x01F87C3F ;_Impact26x39_Regular+4636
0x527C	0x01F8FE3F ;_Impact26x39_Regular+4640
0x5280	0x01F8FE3F ;_Impact26x39_Regular+4644
0x5284	0x00F8FE3E ;_Impact26x39_Regular+4648
0x5288	0x00F8FE3E ;_Impact26x39_Regular+4652
0x528C	0x00FCFE7E ;_Impact26x39_Regular+4656
0x5290	0x00FCFE7E ;_Impact26x39_Regular+4660
0x5294	0x00FCFE7E ;_Impact26x39_Regular+4664
0x5298	0x00FCFE7E ;_Impact26x39_Regular+4668
0x529C	0x00FCFF7E ;_Impact26x39_Regular+4672
0x52A0	0x00FDEF7E ;_Impact26x39_Regular+4676
0x52A4	0x007DEF7C ;_Impact26x39_Regular+4680
0x52A8	0x007DEF7C ;_Impact26x39_Regular+4684
0x52AC	0x007DEF7C ;_Impact26x39_Regular+4688
0x52B0	0x007DEF7C ;_Impact26x39_Regular+4692
0x52B4	0x007DEF7C ;_Impact26x39_Regular+4696
0x52B8	0x007DC77C ;_Impact26x39_Regular+4700
0x52BC	0x007DC7FC ;_Impact26x39_Regular+4704
0x52C0	0x007FC7FC ;_Impact26x39_Regular+4708
0x52C4	0x003FC7F8 ;_Impact26x39_Regular+4712
0x52C8	0x003FC7F8 ;_Impact26x39_Regular+4716
0x52CC	0x003FC7F8 ;_Impact26x39_Regular+4720
0x52D0	0x003FC7F8 ;_Impact26x39_Regular+4724
0x52D4	0x003F83F8 ;_Impact26x39_Regular+4728
0x52D8	0x00000000 ;_Impact26x39_Regular+4732
0x52DC	0x00000000 ;_Impact26x39_Regular+4736
0x52E0	0x00000000 ;_Impact26x39_Regular+4740
0x52E4	0x00000000 ;_Impact26x39_Regular+4744
0x52E8	0x00000000 ;_Impact26x39_Regular+4748
0x52EC	0x00000000 ;_Impact26x39_Regular+4752
0x52F0	0x00000000 ;_Impact26x39_Regular+4756
0x52F4	0x00000000 ;_Impact26x39_Regular+4760
0x52F8	0x00000000 ;_Impact26x39_Regular+4764
0x52FC	0x00000000 ;_Impact26x39_Regular+4768
0x5300	0x3E0F0000 ;_Impact26x39_Regular+4772
0x5304	0x3F1F3E0F ;_Impact26x39_Regular+4776
0x5308	0x1F1F1F1F ;_Impact26x39_Regular+4780
0x530C	0x0FBE1FBF ;_Impact26x39_Regular+4784
0x5310	0x07FC0FBE ;_Impact26x39_Regular+4788
0x5314	0x07FC07FC ;_Impact26x39_Regular+4792
0x5318	0x07FC07FC ;_Impact26x39_Regular+4796
0x531C	0x07FC07FC ;_Impact26x39_Regular+4800
0x5320	0x0FBE0FBE ;_Impact26x39_Regular+4804
0x5324	0x1F9F0FBE ;_Impact26x39_Regular+4808
0x5328	0x1F1F1F1F ;_Impact26x39_Regular+4812
0x532C	0x3F0F1F1F ;_Impact26x39_Regular+4816
0x5330	0x3E0F3E0F ;_Impact26x39_Regular+4820
0x5334	0x00000000 ;_Impact26x39_Regular+4824
0x5338	0x00000000 ;_Impact26x39_Regular+4828
0x533C	0x00000000 ;_Impact26x39_Regular+4832
0x5340	0x00000000 ;_Impact26x39_Regular+4836
0x5344	0x00000000 ;_Impact26x39_Regular+4840
0x5348	0x00000000 ;_Impact26x39_Regular+4844
0x534C	0x00000000 ;_Impact26x39_Regular+4848
0x5350	0x7E1F7E1F ;_Impact26x39_Regular+4852
0x5354	0x3E1F3E1F ;_Impact26x39_Regular+4856
0x5358	0x1F3E3E1F ;_Impact26x39_Regular+4860
0x535C	0x1F3E1F3E ;_Impact26x39_Regular+4864
0x5360	0x0FFC0F3C ;_Impact26x39_Regular+4868
0x5364	0x07F80FFC ;_Impact26x39_Regular+4872
0x5368	0x07F807F8 ;_Impact26x39_Regular+4876
0x536C	0x03F003F0 ;_Impact26x39_Regular+4880
0x5370	0x03F003F0 ;_Impact26x39_Regular+4884
0x5374	0x03F003F0 ;_Impact26x39_Regular+4888
0x5378	0x03F003F0 ;_Impact26x39_Regular+4892
0x537C	0x03F003F0 ;_Impact26x39_Regular+4896
0x5380	0x000003F0 ;_Impact26x39_Regular+4900
0x5384	0x00000000 ;_Impact26x39_Regular+4904
0x5388	0x00000000 ;_Impact26x39_Regular+4908
0x538C	0x00000000 ;_Impact26x39_Regular+4912
0x5390	0x00000000 ;_Impact26x39_Regular+4916
0x5394	0x00000000 ;_Impact26x39_Regular+4920
0x5398	0x00000000 ;_Impact26x39_Regular+4924
0x539C	0x0FFE0000 ;_Impact26x39_Regular+4928
0x53A0	0x0FFE0FFE ;_Impact26x39_Regular+4932
0x53A4	0x0FFE0FFE ;_Impact26x39_Regular+4936
0x53A8	0x07E00FC0 ;_Impact26x39_Regular+4940
0x53AC	0x07E007E0 ;_Impact26x39_Regular+4944
0x53B0	0x03F003F0 ;_Impact26x39_Regular+4948
0x53B4	0x01F803F8 ;_Impact26x39_Regular+4952
0x53B8	0x01FC01F8 ;_Impact26x39_Regular+4956
0x53BC	0x00FC00FC ;_Impact26x39_Regular+4960
0x53C0	0x007E00FE ;_Impact26x39_Regular+4964
0x53C4	0x0FFF007E ;_Impact26x39_Regular+4968
0x53C8	0x0FFF0FFF ;_Impact26x39_Regular+4972
0x53CC	0x0FFF0FFF ;_Impact26x39_Regular+4976
0x53D0	0x00000000 ;_Impact26x39_Regular+4980
0x53D4	0x00000000 ;_Impact26x39_Regular+4984
0x53D8	0x00000000 ;_Impact26x39_Regular+4988
0x53DC	0x00000000 ;_Impact26x39_Regular+4992
0x53E0	0x00000000 ;_Impact26x39_Regular+4996
0x53E4	0xFEFEFE00 ;_Impact26x39_Regular+5000
0x53E8	0x7E7E7EFE ;_Impact26x39_Regular+5004
0x53EC	0x7E7E7E7E ;_Impact26x39_Regular+5008
0x53F0	0x7E7E7E7E ;_Impact26x39_Regular+5012
0x53F4	0x7E7E7E7E ;_Impact26x39_Regular+5016
0x53F8	0xFEFE7E7E ;_Impact26x39_Regular+5020
0x53FC	0x0000FEFE ;_Impact26x39_Regular+5024
0x5400	0x00000000 ;_Impact26x39_Regular+5028
0x5404	0x00000000 ;_Impact26x39_Regular+5032
0x5408	0x00000000 ;_Impact26x39_Regular+5036
0x540C	0x00000000 ;_Impact26x39_Regular+5040
0x5410	0x1F001F00 ;_Impact26x39_Regular+5044
0x5414	0x3E003E00 ;_Impact26x39_Regular+5048
0x5418	0x7C003E00 ;_Impact26x39_Regular+5052
0x541C	0x7C007C00 ;_Impact26x39_Regular+5056
0x5420	0xF800FC00 ;_Impact26x39_Regular+5060
0x5424	0xF800F800 ;_Impact26x39_Regular+5064
0x5428	0xF001F001 ;_Impact26x39_Regular+5068
0x542C	0xE001F001 ;_Impact26x39_Regular+5072
0x5430	0xE003E003 ;_Impact26x39_Regular+5076
0x5434	0xC007C003 ;_Impact26x39_Regular+5080
0x5438	0xC007C007 ;_Impact26x39_Regular+5084
0x543C	0x800F800F ;_Impact26x39_Regular+5088
0x5440	0x001F800F ;_Impact26x39_Regular+5092
0x5444	0x0000001F ;_Impact26x39_Regular+5096
0x5448	0x00000000 ;_Impact26x39_Regular+5100
0x544C	0x00000000 ;_Impact26x39_Regular+5104
0x5450	0x00000000 ;_Impact26x39_Regular+5108
0x5454	0x00000000 ;_Impact26x39_Regular+5112
0x5458	0xFEFE0000 ;_Impact26x39_Regular+5116
0x545C	0xFCFCFEFE ;_Impact26x39_Regular+5120
0x5460	0xFCFCFCFC ;_Impact26x39_Regular+5124
0x5464	0xFCFCFCFC ;_Impact26x39_Regular+5128
0x5468	0xFCFCFCFC ;_Impact26x39_Regular+5132
0x546C	0xFEFCFCFC ;_Impact26x39_Regular+5136
0x5470	0x00FEFEFE ;_Impact26x39_Regular+5140
0x5474	0x00000000 ;_Impact26x39_Regular+5144
0x5478	0x00000000 ;_Impact26x39_Regular+5148
0x547C	0x00000000 ;_Impact26x39_Regular+5152
0x5480	0x00000000 ;_Impact26x39_Regular+5156
0x5484	0x00000000 ;_Impact26x39_Regular+5160
0x5488	0x03E001C0 ;_Impact26x39_Regular+5164
0x548C	0x07F003E0 ;_Impact26x39_Regular+5168
0x5490	0x0FF807F0 ;_Impact26x39_Regular+5172
0x5494	0x1F7C0F78 ;_Impact26x39_Regular+5176
0x5498	0x3E3E1E3C ;_Impact26x39_Regular+5180
0x549C	0x7C1F3C1E ;_Impact26x39_Regular+5184
0x54A0	0x00000000 ;_Impact26x39_Regular+5188
0x54A4	0x00000000 ;_Impact26x39_Regular+5192
0x54A8	0x00000000 ;_Impact26x39_Regular+5196
0x54AC	0x00000000 ;_Impact26x39_Regular+5200
0x54B0	0x00000000 ;_Impact26x39_Regular+5204
0x54B4	0x00000000 ;_Impact26x39_Regular+5208
0x54B8	0x00000000 ;_Impact26x39_Regular+5212
0x54BC	0x00000000 ;_Impact26x39_Regular+5216
0x54C0	0x00000000 ;_Impact26x39_Regular+5220
0x54C4	0x00000000 ;_Impact26x39_Regular+5224
0x54C8	0x00000000 ;_Impact26x39_Regular+5228
0x54CC	0x00000000 ;_Impact26x39_Regular+5232
0x54D0	0x00000000 ;_Impact26x39_Regular+5236
0x54D4	0x00000000 ;_Impact26x39_Regular+5240
0x54D8	0x00000000 ;_Impact26x39_Regular+5244
0x54DC	0x00000000 ;_Impact26x39_Regular+5248
0x54E0	0x00000000 ;_Impact26x39_Regular+5252
0x54E4	0x00000000 ;_Impact26x39_Regular+5256
0x54E8	0x00000000 ;_Impact26x39_Regular+5260
0x54EC	0x00000000 ;_Impact26x39_Regular+5264
0x54F0	0x00000000 ;_Impact26x39_Regular+5268
0x54F4	0x00000000 ;_Impact26x39_Regular+5272
0x54F8	0x00000000 ;_Impact26x39_Regular+5276
0x54FC	0x00000000 ;_Impact26x39_Regular+5280
0x5500	0x00000000 ;_Impact26x39_Regular+5284
0x5504	0x00000000 ;_Impact26x39_Regular+5288
0x5508	0x00000000 ;_Impact26x39_Regular+5292
0x550C	0x00000000 ;_Impact26x39_Regular+5296
0x5510	0x00000000 ;_Impact26x39_Regular+5300
0x5514	0x00000000 ;_Impact26x39_Regular+5304
0x5518	0x00000000 ;_Impact26x39_Regular+5308
0x551C	0x00000000 ;_Impact26x39_Regular+5312
0x5520	0x00000000 ;_Impact26x39_Regular+5316
0x5524	0x00000000 ;_Impact26x39_Regular+5320
0x5528	0x00000000 ;_Impact26x39_Regular+5324
0x552C	0xFFFF0000 ;_Impact26x39_Regular+5328
0x5530	0x03FFFF03 ;_Impact26x39_Regular+5332
0x5534	0x00000000 ;_Impact26x39_Regular+5336
0x5538	0x00000000 ;_Impact26x39_Regular+5340
0x553C	0x00000000 ;_Impact26x39_Regular+5344
0x5540	0x3C1E0000 ;_Impact26x39_Regular+5348
0x5544	0x0000F078 ;_Impact26x39_Regular+5352
0x5548	0x00000000 ;_Impact26x39_Regular+5356
0x554C	0x00000000 ;_Impact26x39_Regular+5360
0x5550	0x00000000 ;_Impact26x39_Regular+5364
0x5554	0x00000000 ;_Impact26x39_Regular+5368
0x5558	0x00000000 ;_Impact26x39_Regular+5372
0x555C	0x00000000 ;_Impact26x39_Regular+5376
0x5560	0x00000000 ;_Impact26x39_Regular+5380
0x5564	0x00000000 ;_Impact26x39_Regular+5384
0x5568	0x00000000 ;_Impact26x39_Regular+5388
0x556C	0x00000000 ;_Impact26x39_Regular+5392
0x5570	0x00000000 ;_Impact26x39_Regular+5396
0x5574	0x00000000 ;_Impact26x39_Regular+5400
0x5578	0x0FE00000 ;_Impact26x39_Regular+5404
0x557C	0x3FFC1FF8 ;_Impact26x39_Regular+5408
0x5580	0x7E3E7FFE ;_Impact26x39_Regular+5412
0x5584	0x7E3E7E3E ;_Impact26x39_Regular+5416
0x5588	0x7F807E3E ;_Impact26x39_Regular+5420
0x558C	0x7FF87FE0 ;_Impact26x39_Regular+5424
0x5590	0x7E3E7EFC ;_Impact26x39_Regular+5428
0x5594	0x7E3E7E3E ;_Impact26x39_Regular+5432
0x5598	0x7E3E7E3E ;_Impact26x39_Regular+5436
0x559C	0x7FFE7FFE ;_Impact26x39_Regular+5440
0x55A0	0x7E787EFC ;_Impact26x39_Regular+5444
0x55A4	0x00000000 ;_Impact26x39_Regular+5448
0x55A8	0x00000000 ;_Impact26x39_Regular+5452
0x55AC	0x00000000 ;_Impact26x39_Regular+5456
0x55B0	0x00000000 ;_Impact26x39_Regular+5460
0x55B4	0x00000000 ;_Impact26x39_Regular+5464
0x55B8	0x00000000 ;_Impact26x39_Regular+5468
0x55BC	0x00000000 ;_Impact26x39_Regular+5472
0x55C0	0x007E007E ;_Impact26x39_Regular+5476
0x55C4	0x007E007E ;_Impact26x39_Regular+5480
0x55C8	0x7F7E3E7E ;_Impact26x39_Regular+5484
0x55CC	0xFFFEFFFE ;_Impact26x39_Regular+5488
0x55D0	0xFC7EFC7E ;_Impact26x39_Regular+5492
0x55D4	0xFC7EFC7E ;_Impact26x39_Regular+5496
0x55D8	0xFC7EFC7E ;_Impact26x39_Regular+5500
0x55DC	0xFC7EFC7E ;_Impact26x39_Regular+5504
0x55E0	0xFC7EFC7E ;_Impact26x39_Regular+5508
0x55E4	0xFC7EFC7E ;_Impact26x39_Regular+5512
0x55E8	0xFFFEFC7E ;_Impact26x39_Regular+5516
0x55EC	0x7F7EFFFE ;_Impact26x39_Regular+5520
0x55F0	0x00003E7E ;_Impact26x39_Regular+5524
0x55F4	0x00000000 ;_Impact26x39_Regular+5528
0x55F8	0x00000000 ;_Impact26x39_Regular+5532
0x55FC	0x00000000 ;_Impact26x39_Regular+5536
0x5600	0x00000000 ;_Impact26x39_Regular+5540
0x5604	0x00000000 ;_Impact26x39_Regular+5544
0x5608	0x00000000 ;_Impact26x39_Regular+5548
0x560C	0x00000000 ;_Impact26x39_Regular+5552
0x5610	0x00000000 ;_Impact26x39_Regular+5556
0x5614	0x07E00000 ;_Impact26x39_Regular+5560
0x5618	0x3FFC1FF8 ;_Impact26x39_Regular+5564
0x561C	0x7C7E3FFE ;_Impact26x39_Regular+5568
0x5620	0x7C7E7C7E ;_Impact26x39_Regular+5572
0x5624	0x007E7C7E ;_Impact26x39_Regular+5576
0x5628	0x007E007E ;_Impact26x39_Regular+5580
0x562C	0x7C7E007E ;_Impact26x39_Regular+5584
0x5630	0x7C7E7C7E ;_Impact26x39_Regular+5588
0x5634	0x7C7E7C7E ;_Impact26x39_Regular+5592
0x5638	0x3FFC3FFC ;_Impact26x39_Regular+5596
0x563C	0x07E01FF8 ;_Impact26x39_Regular+5600
0x5640	0x00000000 ;_Impact26x39_Regular+5604
0x5644	0x00000000 ;_Impact26x39_Regular+5608
0x5648	0x00000000 ;_Impact26x39_Regular+5612
0x564C	0x00000000 ;_Impact26x39_Regular+5616
0x5650	0x00000000 ;_Impact26x39_Regular+5620
0x5654	0x00000000 ;_Impact26x39_Regular+5624
0x5658	0x00000000 ;_Impact26x39_Regular+5628
0x565C	0xFC00FC00 ;_Impact26x39_Regular+5632
0x5660	0xFC00FC00 ;_Impact26x39_Regular+5636
0x5664	0xFDFCFCF8 ;_Impact26x39_Regular+5640
0x5668	0xFFFEFFFE ;_Impact26x39_Regular+5644
0x566C	0xFC7EFC7E ;_Impact26x39_Regular+5648
0x5670	0xFC7EFC7E ;_Impact26x39_Regular+5652
0x5674	0xFC7EFC7E ;_Impact26x39_Regular+5656
0x5678	0xFC7EFC7E ;_Impact26x39_Regular+5660
0x567C	0xFC7EFC7E ;_Impact26x39_Regular+5664
0x5680	0xFC7EFC7E ;_Impact26x39_Regular+5668
0x5684	0xFFFEFC7E ;_Impact26x39_Regular+5672
0x5688	0xFDFCFFFE ;_Impact26x39_Regular+5676
0x568C	0x0000FCF8 ;_Impact26x39_Regular+5680
0x5690	0x00000000 ;_Impact26x39_Regular+5684
0x5694	0x00000000 ;_Impact26x39_Regular+5688
0x5698	0x00000000 ;_Impact26x39_Regular+5692
0x569C	0x00000000 ;_Impact26x39_Regular+5696
0x56A0	0x00000000 ;_Impact26x39_Regular+5700
0x56A4	0x00000000 ;_Impact26x39_Regular+5704
0x56A8	0x00000000 ;_Impact26x39_Regular+5708
0x56AC	0x00000000 ;_Impact26x39_Regular+5712
0x56B0	0x07E00000 ;_Impact26x39_Regular+5716
0x56B4	0x3FFC1FF8 ;_Impact26x39_Regular+5720
0x56B8	0x7E7E3FFC ;_Impact26x39_Regular+5724
0x56BC	0x7E7E7E7E ;_Impact26x39_Regular+5728
0x56C0	0x7FFE7E7E ;_Impact26x39_Regular+5732
0x56C4	0x7FFE7FFE ;_Impact26x39_Regular+5736
0x56C8	0x7E7E007E ;_Impact26x39_Regular+5740
0x56CC	0x7E7E7E7E ;_Impact26x39_Regular+5744
0x56D0	0x7E7E7E7E ;_Impact26x39_Regular+5748
0x56D4	0x3FFC3FFC ;_Impact26x39_Regular+5752
0x56D8	0x07E01FF8 ;_Impact26x39_Regular+5756
0x56DC	0x00000000 ;_Impact26x39_Regular+5760
0x56E0	0x00000000 ;_Impact26x39_Regular+5764
0x56E4	0x00000000 ;_Impact26x39_Regular+5768
0x56E8	0x00000000 ;_Impact26x39_Regular+5772
0x56EC	0x00000000 ;_Impact26x39_Regular+5776
0x56F0	0x00000000 ;_Impact26x39_Regular+5780
0x56F4	0x00000000 ;_Impact26x39_Regular+5784
0x56F8	0x01FE01F8 ;_Impact26x39_Regular+5788
0x56FC	0x003E01FE ;_Impact26x39_Regular+5792
0x5700	0x01FF003E ;_Impact26x39_Regular+5796
0x5704	0x01FF01FF ;_Impact26x39_Regular+5800
0x5708	0x007E007E ;_Impact26x39_Regular+5804
0x570C	0x007E007E ;_Impact26x39_Regular+5808
0x5710	0x007E007E ;_Impact26x39_Regular+5812
0x5714	0x007E007E ;_Impact26x39_Regular+5816
0x5718	0x007E007E ;_Impact26x39_Regular+5820
0x571C	0x007E007E ;_Impact26x39_Regular+5824
0x5720	0x007E007E ;_Impact26x39_Regular+5828
0x5724	0x007E007E ;_Impact26x39_Regular+5832
0x5728	0x0000007E ;_Impact26x39_Regular+5836
0x572C	0x00000000 ;_Impact26x39_Regular+5840
0x5730	0x00000000 ;_Impact26x39_Regular+5844
0x5734	0x00000000 ;_Impact26x39_Regular+5848
0x5738	0x00000000 ;_Impact26x39_Regular+5852
0x573C	0x00000000 ;_Impact26x39_Regular+5856
0x5740	0x00000000 ;_Impact26x39_Regular+5860
0x5744	0x00000000 ;_Impact26x39_Regular+5864
0x5748	0x00000000 ;_Impact26x39_Regular+5868
0x574C	0xFCF80000 ;_Impact26x39_Regular+5872
0x5750	0xFFFEFDFC ;_Impact26x39_Regular+5876
0x5754	0xFC7EFFFE ;_Impact26x39_Regular+5880
0x5758	0xFC7EFC7E ;_Impact26x39_Regular+5884
0x575C	0xFC7EFC7E ;_Impact26x39_Regular+5888
0x5760	0xFC7EFC7E ;_Impact26x39_Regular+5892
0x5764	0xFC7EFC7E ;_Impact26x39_Regular+5896
0x5768	0xFFFEFC7E ;_Impact26x39_Regular+5900
0x576C	0xFFFCFFFE ;_Impact26x39_Regular+5904
0x5770	0xFC00FCF8 ;_Impact26x39_Regular+5908
0x5774	0xFFFEFC7E ;_Impact26x39_Regular+5912
0x5778	0x3FFC7FFC ;_Impact26x39_Regular+5916
0x577C	0x00000FF0 ;_Impact26x39_Regular+5920
0x5780	0x00000000 ;_Impact26x39_Regular+5924
0x5784	0x00000000 ;_Impact26x39_Regular+5928
0x5788	0x00000000 ;_Impact26x39_Regular+5932
0x578C	0x00000000 ;_Impact26x39_Regular+5936
0x5790	0x00000000 ;_Impact26x39_Regular+5940
0x5794	0x007E007E ;_Impact26x39_Regular+5944
0x5798	0x007E007E ;_Impact26x39_Regular+5948
0x579C	0x7FFE3E7E ;_Impact26x39_Regular+5952
0x57A0	0xFFFEFFFE ;_Impact26x39_Regular+5956
0x57A4	0xFC7EFC7E ;_Impact26x39_Regular+5960
0x57A8	0xFC7EFC7E ;_Impact26x39_Regular+5964
0x57AC	0xFC7EFC7E ;_Impact26x39_Regular+5968
0x57B0	0xFC7EFC7E ;_Impact26x39_Regular+5972
0x57B4	0xFC7EFC7E ;_Impact26x39_Regular+5976
0x57B8	0xFC7EFC7E ;_Impact26x39_Regular+5980
0x57BC	0xFC7EFC7E ;_Impact26x39_Regular+5984
0x57C0	0xFC7EFC7E ;_Impact26x39_Regular+5988
0x57C4	0x0000FC7E ;_Impact26x39_Regular+5992
0x57C8	0x00000000 ;_Impact26x39_Regular+5996
0x57CC	0x00000000 ;_Impact26x39_Regular+6000
0x57D0	0x00000000 ;_Impact26x39_Regular+6004
0x57D4	0x00000000 ;_Impact26x39_Regular+6008
0x57D8	0x7E000000 ;_Impact26x39_Regular+6012
0x57DC	0x7E007E7E ;_Impact26x39_Regular+6016
0x57E0	0x7E7E7E7E ;_Impact26x39_Regular+6020
0x57E4	0x7E7E7E7E ;_Impact26x39_Regular+6024
0x57E8	0x7E7E7E7E ;_Impact26x39_Regular+6028
0x57EC	0x7E7E7E7E ;_Impact26x39_Regular+6032
0x57F0	0x7E7E7E7E ;_Impact26x39_Regular+6036
0x57F4	0x00000000 ;_Impact26x39_Regular+6040
0x57F8	0x00000000 ;_Impact26x39_Regular+6044
0x57FC	0x00000000 ;_Impact26x39_Regular+6048
0x5800	0x7E7E0000 ;_Impact26x39_Regular+6052
0x5804	0x7E7E007E ;_Impact26x39_Regular+6056
0x5808	0x7E7E7E7E ;_Impact26x39_Regular+6060
0x580C	0x7E7E7E7E ;_Impact26x39_Regular+6064
0x5810	0x7E7E7E7E ;_Impact26x39_Regular+6068
0x5814	0x7E7E7E7E ;_Impact26x39_Regular+6072
0x5818	0x7F7E7E7E ;_Impact26x39_Regular+6076
0x581C	0x00001F3F ;_Impact26x39_Regular+6080
0x5820	0x00000000 ;_Impact26x39_Regular+6084
0x5824	0x00000000 ;_Impact26x39_Regular+6088
0x5828	0x00000000 ;_Impact26x39_Regular+6092
0x582C	0x00000000 ;_Impact26x39_Regular+6096
0x5830	0x007E007E ;_Impact26x39_Regular+6100
0x5834	0x007E007E ;_Impact26x39_Regular+6104
0x5838	0x3C7E7C7E ;_Impact26x39_Regular+6108
0x583C	0x1E7E3E7E ;_Impact26x39_Regular+6112
0x5840	0x0F7E1F7E ;_Impact26x39_Regular+6116
0x5844	0x07FE0FFE ;_Impact26x39_Regular+6120
0x5848	0x07FE07FE ;_Impact26x39_Regular+6124
0x584C	0x0FFE0FFE ;_Impact26x39_Regular+6128
0x5850	0x1F7E0F7E ;_Impact26x39_Regular+6132
0x5854	0x1E7E1F7E ;_Impact26x39_Regular+6136
0x5858	0x3E7E3E7E ;_Impact26x39_Regular+6140
0x585C	0x7C7E3C7E ;_Impact26x39_Regular+6144
0x5860	0x00007C7E ;_Impact26x39_Regular+6148
0x5864	0x00000000 ;_Impact26x39_Regular+6152
0x5868	0x00000000 ;_Impact26x39_Regular+6156
0x586C	0x00000000 ;_Impact26x39_Regular+6160
0x5870	0x00000000 ;_Impact26x39_Regular+6164
0x5874	0x7E000000 ;_Impact26x39_Regular+6168
0x5878	0x7E7E7E7E ;_Impact26x39_Regular+6172
0x587C	0x7E7E7E7E ;_Impact26x39_Regular+6176
0x5880	0x7E7E7E7E ;_Impact26x39_Regular+6180
0x5884	0x7E7E7E7E ;_Impact26x39_Regular+6184
0x5888	0x7E7E7E7E ;_Impact26x39_Regular+6188
0x588C	0x7E7E7E7E ;_Impact26x39_Regular+6192
0x5890	0x00000000 ;_Impact26x39_Regular+6196
0x5894	0x00000000 ;_Impact26x39_Regular+6200
0x5898	0x00000000 ;_Impact26x39_Regular+6204
0x589C	0x00000000 ;_Impact26x39_Regular+6208
0x58A0	0x00000000 ;_Impact26x39_Regular+6212
0x58A4	0x00000000 ;_Impact26x39_Regular+6216
0x58A8	0x00000000 ;_Impact26x39_Regular+6220
0x58AC	0x00000000 ;_Impact26x39_Regular+6224
0x58B0	0x00000000 ;_Impact26x39_Regular+6228
0x58B4	0x00000000 ;_Impact26x39_Regular+6232
0x58B8	0x7E3E1E7E ;_Impact26x39_Regular+6236
0x58BC	0xFFFE7F3F ;_Impact26x39_Regular+6240
0x58C0	0xFFFFFEFF ;_Impact26x39_Regular+6244
0x58C4	0x7EFC7C7E ;_Impact26x39_Regular+6248
0x58C8	0x7C7EFC7C ;_Impact26x39_Regular+6252
0x58CC	0xFC7C7EFC ;_Impact26x39_Regular+6256
0x58D0	0x7EFC7C7E ;_Impact26x39_Regular+6260
0x58D4	0x7C7EFC7C ;_Impact26x39_Regular+6264
0x58D8	0xFC7C7EFC ;_Impact26x39_Regular+6268
0x58DC	0x7EFC7C7E ;_Impact26x39_Regular+6272
0x58E0	0x7C7EFC7C ;_Impact26x39_Regular+6276
0x58E4	0xFC7C7EFC ;_Impact26x39_Regular+6280
0x58E8	0x7EFC7C7E ;_Impact26x39_Regular+6284
0x58EC	0x7C7EFC7C ;_Impact26x39_Regular+6288
0x58F0	0xFC7C7EFC ;_Impact26x39_Regular+6292
0x58F4	0x00FC7C7E ;_Impact26x39_Regular+6296
0x58F8	0x00000000 ;_Impact26x39_Regular+6300
0x58FC	0x00000000 ;_Impact26x39_Regular+6304
0x5900	0x00000000 ;_Impact26x39_Regular+6308
0x5904	0x00000000 ;_Impact26x39_Regular+6312
0x5908	0x00000000 ;_Impact26x39_Regular+6316
0x590C	0x00000000 ;_Impact26x39_Regular+6320
0x5910	0x00000000 ;_Impact26x39_Regular+6324
0x5914	0x00000000 ;_Impact26x39_Regular+6328
0x5918	0x00000000 ;_Impact26x39_Regular+6332
0x591C	0x00000000 ;_Impact26x39_Regular+6336
0x5920	0x3E7E0000 ;_Impact26x39_Regular+6340
0x5924	0xFFFE7F7E ;_Impact26x39_Regular+6344
0x5928	0xFC7EFFFE ;_Impact26x39_Regular+6348
0x592C	0xFC7EFC7E ;_Impact26x39_Regular+6352
0x5930	0xFC7EFC7E ;_Impact26x39_Regular+6356
0x5934	0xFC7EFC7E ;_Impact26x39_Regular+6360
0x5938	0xFC7EFC7E ;_Impact26x39_Regular+6364
0x593C	0xFC7EFC7E ;_Impact26x39_Regular+6368
0x5940	0xFC7EFC7E ;_Impact26x39_Regular+6372
0x5944	0xFC7EFC7E ;_Impact26x39_Regular+6376
0x5948	0xFC7EFC7E ;_Impact26x39_Regular+6380
0x594C	0x00000000 ;_Impact26x39_Regular+6384
0x5950	0x00000000 ;_Impact26x39_Regular+6388
0x5954	0x00000000 ;_Impact26x39_Regular+6392
0x5958	0x00000000 ;_Impact26x39_Regular+6396
0x595C	0x00000000 ;_Impact26x39_Regular+6400
0x5960	0x00000000 ;_Impact26x39_Regular+6404
0x5964	0x00000000 ;_Impact26x39_Regular+6408
0x5968	0x00000000 ;_Impact26x39_Regular+6412
0x596C	0x00000000 ;_Impact26x39_Regular+6416
0x5970	0x1FF807E0 ;_Impact26x39_Regular+6420
0x5974	0x3FFC3FFC ;_Impact26x39_Regular+6424
0x5978	0x7E7E7E7E ;_Impact26x39_Regular+6428
0x597C	0x7E7E7E7E ;_Impact26x39_Regular+6432
0x5980	0x7E7E7E7E ;_Impact26x39_Regular+6436
0x5984	0x7E7E7E7E ;_Impact26x39_Regular+6440
0x5988	0x7E7E7E7E ;_Impact26x39_Regular+6444
0x598C	0x7E7E7E7E ;_Impact26x39_Regular+6448
0x5990	0x3FFE7E7E ;_Impact26x39_Regular+6452
0x5994	0x1FF83FFC ;_Impact26x39_Regular+6456
0x5998	0x000007F0 ;_Impact26x39_Regular+6460
0x599C	0x00000000 ;_Impact26x39_Regular+6464
0x59A0	0x00000000 ;_Impact26x39_Regular+6468
0x59A4	0x00000000 ;_Impact26x39_Regular+6472
0x59A8	0x00000000 ;_Impact26x39_Regular+6476
0x59AC	0x00000000 ;_Impact26x39_Regular+6480
0x59B0	0x00000000 ;_Impact26x39_Regular+6484
0x59B4	0x00000000 ;_Impact26x39_Regular+6488
0x59B8	0x00000000 ;_Impact26x39_Regular+6492
0x59BC	0x3E7E0000 ;_Impact26x39_Regular+6496
0x59C0	0xFFFE7F7E ;_Impact26x39_Regular+6500
0x59C4	0xFC7EFFFE ;_Impact26x39_Regular+6504
0x59C8	0xFC7EFC7E ;_Impact26x39_Regular+6508
0x59CC	0xFC7EFC7E ;_Impact26x39_Regular+6512
0x59D0	0xFC7EFC7E ;_Impact26x39_Regular+6516
0x59D4	0xFC7EFC7E ;_Impact26x39_Regular+6520
0x59D8	0xFC7EFC7E ;_Impact26x39_Regular+6524
0x59DC	0xFC7EFC7E ;_Impact26x39_Regular+6528
0x59E0	0xFFFEFFFE ;_Impact26x39_Regular+6532
0x59E4	0x3E7E7F7E ;_Impact26x39_Regular+6536
0x59E8	0x007E007E ;_Impact26x39_Regular+6540
0x59EC	0x0000007E ;_Impact26x39_Regular+6544
0x59F0	0x00000000 ;_Impact26x39_Regular+6548
0x59F4	0x00000000 ;_Impact26x39_Regular+6552
0x59F8	0x00000000 ;_Impact26x39_Regular+6556
0x59FC	0x00000000 ;_Impact26x39_Regular+6560
0x5A00	0x00000000 ;_Impact26x39_Regular+6564
0x5A04	0x00000000 ;_Impact26x39_Regular+6568
0x5A08	0x00000000 ;_Impact26x39_Regular+6572
0x5A0C	0xFDFCFCF8 ;_Impact26x39_Regular+6576
0x5A10	0xFFFEFFFE ;_Impact26x39_Regular+6580
0x5A14	0xFC7EFC7E ;_Impact26x39_Regular+6584
0x5A18	0xFC7EFC7E ;_Impact26x39_Regular+6588
0x5A1C	0xFC7EFC7E ;_Impact26x39_Regular+6592
0x5A20	0xFC7EFC7E ;_Impact26x39_Regular+6596
0x5A24	0xFC7EFC7E ;_Impact26x39_Regular+6600
0x5A28	0xFC7EFC7E ;_Impact26x39_Regular+6604
0x5A2C	0xFFFEFC7E ;_Impact26x39_Regular+6608
0x5A30	0xFDFCFFFC ;_Impact26x39_Regular+6612
0x5A34	0xFC00FCF0 ;_Impact26x39_Regular+6616
0x5A38	0xFC00FC00 ;_Impact26x39_Regular+6620
0x5A3C	0x00000000 ;_Impact26x39_Regular+6624
0x5A40	0x00000000 ;_Impact26x39_Regular+6628
0x5A44	0x00000000 ;_Impact26x39_Regular+6632
0x5A48	0x00000000 ;_Impact26x39_Regular+6636
0x5A4C	0x00000000 ;_Impact26x39_Regular+6640
0x5A50	0x00000000 ;_Impact26x39_Regular+6644
0x5A54	0x00000000 ;_Impact26x39_Regular+6648
0x5A58	0x067E0000 ;_Impact26x39_Regular+6652
0x5A5C	0x07FE077E ;_Impact26x39_Regular+6656
0x5A60	0x07FE07FE ;_Impact26x39_Regular+6660
0x5A64	0x07FE07FE ;_Impact26x39_Regular+6664
0x5A68	0x007E00FE ;_Impact26x39_Regular+6668
0x5A6C	0x007E007E ;_Impact26x39_Regular+6672
0x5A70	0x007E007E ;_Impact26x39_Regular+6676
0x5A74	0x007E007E ;_Impact26x39_Regular+6680
0x5A78	0x007E007E ;_Impact26x39_Regular+6684
0x5A7C	0x007E007E ;_Impact26x39_Regular+6688
0x5A80	0x007E007E ;_Impact26x39_Regular+6692
0x5A84	0x00000000 ;_Impact26x39_Regular+6696
0x5A88	0x00000000 ;_Impact26x39_Regular+6700
0x5A8C	0x00000000 ;_Impact26x39_Regular+6704
0x5A90	0x00000000 ;_Impact26x39_Regular+6708
0x5A94	0x00000000 ;_Impact26x39_Regular+6712
0x5A98	0x00000000 ;_Impact26x39_Regular+6716
0x5A9C	0x00000000 ;_Impact26x39_Regular+6720
0x5AA0	0x00000000 ;_Impact26x39_Regular+6724
0x5AA4	0x00000000 ;_Impact26x39_Regular+6728
0x5AA8	0x1FFC07F0 ;_Impact26x39_Regular+6732
0x5AAC	0x3FFE1FFC ;_Impact26x39_Regular+6736
0x5AB0	0x3C7E3C7E ;_Impact26x39_Regular+6740
0x5AB4	0x00FE3C7E ;_Impact26x39_Regular+6744
0x5AB8	0x07FC01FE ;_Impact26x39_Regular+6748
0x5ABC	0x1FE00FF8 ;_Impact26x39_Regular+6752
0x5AC0	0x3F003FC0 ;_Impact26x39_Regular+6756
0x5AC4	0x3F1E3F1E ;_Impact26x39_Regular+6760
0x5AC8	0x3FFE3F1E ;_Impact26x39_Regular+6764
0x5ACC	0x1FFC1FFC ;_Impact26x39_Regular+6768
0x5AD0	0x000007F0 ;_Impact26x39_Regular+6772
0x5AD4	0x00000000 ;_Impact26x39_Regular+6776
0x5AD8	0x00000000 ;_Impact26x39_Regular+6780
0x5ADC	0x00000000 ;_Impact26x39_Regular+6784
0x5AE0	0x00000000 ;_Impact26x39_Regular+6788
0x5AE4	0x00000000 ;_Impact26x39_Regular+6792
0x5AE8	0x00000000 ;_Impact26x39_Regular+6796
0x5AEC	0x00000000 ;_Impact26x39_Regular+6800
0x5AF0	0x007E007E ;_Impact26x39_Regular+6804
0x5AF4	0x007E007E ;_Impact26x39_Regular+6808
0x5AF8	0x03FF03FF ;_Impact26x39_Regular+6812
0x5AFC	0x007E03FF ;_Impact26x39_Regular+6816
0x5B00	0x007E007E ;_Impact26x39_Regular+6820
0x5B04	0x007E007E ;_Impact26x39_Regular+6824
0x5B08	0x007E007E ;_Impact26x39_Regular+6828
0x5B0C	0x007E007E ;_Impact26x39_Regular+6832
0x5B10	0x007E007E ;_Impact26x39_Regular+6836
0x5B14	0x007E007E ;_Impact26x39_Regular+6840
0x5B18	0x03FE007E ;_Impact26x39_Regular+6844
0x5B1C	0x03F803FC ;_Impact26x39_Regular+6848
0x5B20	0x00000000 ;_Impact26x39_Regular+6852
0x5B24	0x00000000 ;_Impact26x39_Regular+6856
0x5B28	0x00000000 ;_Impact26x39_Regular+6860
0x5B2C	0x00000000 ;_Impact26x39_Regular+6864
0x5B30	0x00000000 ;_Impact26x39_Regular+6868
0x5B34	0x00000000 ;_Impact26x39_Regular+6872
0x5B38	0x00000000 ;_Impact26x39_Regular+6876
0x5B3C	0x00000000 ;_Impact26x39_Regular+6880
0x5B40	0x00000000 ;_Impact26x39_Regular+6884
0x5B44	0xFC7EFC7E ;_Impact26x39_Regular+6888
0x5B48	0xFC7EFC7E ;_Impact26x39_Regular+6892
0x5B4C	0xFC7EFC7E ;_Impact26x39_Regular+6896
0x5B50	0xFC7EFC7E ;_Impact26x39_Regular+6900
0x5B54	0xFC7EFC7E ;_Impact26x39_Regular+6904
0x5B58	0xFC7EFC7E ;_Impact26x39_Regular+6908
0x5B5C	0xFC7EFC7E ;_Impact26x39_Regular+6912
0x5B60	0xFC7EFC7E ;_Impact26x39_Regular+6916
0x5B64	0xFFFEFC7E ;_Impact26x39_Regular+6920
0x5B68	0xFDFCFFFE ;_Impact26x39_Regular+6924
0x5B6C	0x0000FCF8 ;_Impact26x39_Regular+6928
0x5B70	0x00000000 ;_Impact26x39_Regular+6932
0x5B74	0x00000000 ;_Impact26x39_Regular+6936
0x5B78	0x00000000 ;_Impact26x39_Regular+6940
0x5B7C	0x00000000 ;_Impact26x39_Regular+6944
0x5B80	0x00000000 ;_Impact26x39_Regular+6948
0x5B84	0x00000000 ;_Impact26x39_Regular+6952
0x5B88	0x00000000 ;_Impact26x39_Regular+6956
0x5B8C	0x00000000 ;_Impact26x39_Regular+6960
0x5B90	0x7E3F0000 ;_Impact26x39_Regular+6964
0x5B94	0x7E3F7E3F ;_Impact26x39_Regular+6968
0x5B98	0x3E3E7E3F ;_Impact26x39_Regular+6972
0x5B9C	0x3E3E3E3E ;_Impact26x39_Regular+6976
0x5BA0	0x3F7E3F7E ;_Impact26x39_Regular+6980
0x5BA4	0x3F7E3F7E ;_Impact26x39_Regular+6984
0x5BA8	0x1F7C1F7C ;_Impact26x39_Regular+6988
0x5BAC	0x1F7C1F7C ;_Impact26x39_Regular+6992
0x5BB0	0x1FFC1F7C ;_Impact26x39_Regular+6996
0x5BB4	0x0FF81FFC ;_Impact26x39_Regular+7000
0x5BB8	0x0FF80FF8 ;_Impact26x39_Regular+7004
0x5BBC	0x00000000 ;_Impact26x39_Regular+7008
0x5BC0	0x00000000 ;_Impact26x39_Regular+7012
0x5BC4	0x00000000 ;_Impact26x39_Regular+7016
0x5BC8	0x00000000 ;_Impact26x39_Regular+7020
0x5BCC	0x00000000 ;_Impact26x39_Regular+7024
0x5BD0	0x00000000 ;_Impact26x39_Regular+7028
0x5BD4	0x00000000 ;_Impact26x39_Regular+7032
0x5BD8	0x00000000 ;_Impact26x39_Regular+7036
0x5BDC	0x00000000 ;_Impact26x39_Regular+7040
0x5BE0	0x00000000 ;_Impact26x39_Regular+7044
0x5BE4	0x00000000 ;_Impact26x39_Regular+7048
0x5BE8	0x1F000000 ;_Impact26x39_Regular+7052
0x5BEC	0x1F1F1F1F ;_Impact26x39_Regular+7056
0x5BF0	0x1F1F1F1F ;_Impact26x39_Regular+7060
0x5BF4	0x1E0F1F1E ;_Impact26x39_Regular+7064
0x5BF8	0x9F3E0F1F ;_Impact26x39_Regular+7068
0x5BFC	0x0FBFBE0F ;_Impact26x39_Regular+7072
0x5C00	0xBE0FBFBE ;_Impact26x39_Regular+7076
0x5C04	0xBFBE0FBF ;_Impact26x39_Regular+7080
0x5C08	0x07BBBC0F ;_Impact26x39_Regular+7084
0x5C0C	0xBC07BBBC ;_Impact26x39_Regular+7088
0x5C10	0xFBFC07BB ;_Impact26x39_Regular+7092
0x5C14	0x07FBFC07 ;_Impact26x39_Regular+7096
0x5C18	0xF807FBFC ;_Impact26x39_Regular+7100
0x5C1C	0xF1F803F1 ;_Impact26x39_Regular+7104
0x5C20	0x03F1F803 ;_Impact26x39_Regular+7108
0x5C24	0xF803F1F8 ;_Impact26x39_Regular+7112
0x5C28	0x000003F1 ;_Impact26x39_Regular+7116
0x5C2C	0x00000000 ;_Impact26x39_Regular+7120
0x5C30	0x00000000 ;_Impact26x39_Regular+7124
0x5C34	0x00000000 ;_Impact26x39_Regular+7128
0x5C38	0x00000000 ;_Impact26x39_Regular+7132
0x5C3C	0x00000000 ;_Impact26x39_Regular+7136
0x5C40	0x00000000 ;_Impact26x39_Regular+7140
0x5C44	0x00000000 ;_Impact26x39_Regular+7144
0x5C48	0x00000000 ;_Impact26x39_Regular+7148
0x5C4C	0x00000000 ;_Impact26x39_Regular+7152
0x5C50	0x00000000 ;_Impact26x39_Regular+7156
0x5C54	0x1F3F1F00 ;_Impact26x39_Regular+7160
0x5C58	0x1F1F1F1F ;_Impact26x39_Regular+7164
0x5C5C	0xBE0FBE1F ;_Impact26x39_Regular+7168
0x5C60	0xBC07BC0F ;_Impact26x39_Regular+7172
0x5C64	0xF807FC07 ;_Impact26x39_Regular+7176
0x5C68	0xFC03F803 ;_Impact26x39_Regular+7180
0x5C6C	0xBC07FC07 ;_Impact26x39_Regular+7184
0x5C70	0xBE0FBE07 ;_Impact26x39_Regular+7188
0x5C74	0xBF0FBE0F ;_Impact26x39_Regular+7192
0x5C78	0x1F1F1F1F ;_Impact26x39_Regular+7196
0x5C7C	0x003F1F1F ;_Impact26x39_Regular+7200
0x5C80	0x00000000 ;_Impact26x39_Regular+7204
0x5C84	0x00000000 ;_Impact26x39_Regular+7208
0x5C88	0x00000000 ;_Impact26x39_Regular+7212
0x5C8C	0x00000000 ;_Impact26x39_Regular+7216
0x5C90	0x00000000 ;_Impact26x39_Regular+7220
0x5C94	0x00000000 ;_Impact26x39_Regular+7224
0x5C98	0x00000000 ;_Impact26x39_Regular+7228
0x5C9C	0x00000000 ;_Impact26x39_Regular+7232
0x5CA0	0x1F000000 ;_Impact26x39_Regular+7236
0x5CA4	0x1E3E1F3E ;_Impact26x39_Regular+7240
0x5CA8	0x3E1E1E1E ;_Impact26x39_Regular+7244
0x5CAC	0x3C1E3E1E ;_Impact26x39_Regular+7248
0x5CB0	0x3C1F3C1E ;_Impact26x39_Regular+7252
0x5CB4	0x781F3C1F ;_Impact26x39_Regular+7256
0x5CB8	0x780F781F ;_Impact26x39_Regular+7260
0x5CBC	0x700F780F ;_Impact26x39_Regular+7264
0x5CC0	0xF00FF00F ;_Impact26x39_Regular+7268
0x5CC4	0xF00FF00F ;_Impact26x39_Regular+7272
0x5CC8	0xE007E00F ;_Impact26x39_Regular+7276
0x5CCC	0xFC07FC07 ;_Impact26x39_Regular+7280
0x5CD0	0x0001FC03 ;_Impact26x39_Regular+7284
0x5CD4	0x00000000 ;_Impact26x39_Regular+7288
0x5CD8	0x00000000 ;_Impact26x39_Regular+7292
0x5CDC	0x00000000 ;_Impact26x39_Regular+7296
0x5CE0	0x00000000 ;_Impact26x39_Regular+7300
0x5CE4	0x00000000 ;_Impact26x39_Regular+7304
0x5CE8	0x00000000 ;_Impact26x39_Regular+7308
0x5CEC	0x00000000 ;_Impact26x39_Regular+7312
0x5CF0	0xFE07FE00 ;_Impact26x39_Regular+7316
0x5CF4	0xFE07FE07 ;_Impact26x39_Regular+7320
0x5CF8	0xF007E007 ;_Impact26x39_Regular+7324
0x5CFC	0xF003F007 ;_Impact26x39_Regular+7328
0x5D00	0xF801F803 ;_Impact26x39_Regular+7332
0x5D04	0xFC01FC01 ;_Impact26x39_Regular+7336
0x5D08	0xFE00FC00 ;_Impact26x39_Regular+7340
0x5D0C	0x7F007E00 ;_Impact26x39_Regular+7344
0x5D10	0xFF003F00 ;_Impact26x39_Regular+7348
0x5D14	0xFF07FF07 ;_Impact26x39_Regular+7352
0x5D18	0x0007FF07 ;_Impact26x39_Regular+7356
0x5D1C	0x00000000 ;_Impact26x39_Regular+7360
0x5D20	0x00000000 ;_Impact26x39_Regular+7364
0x5D24	0x00000000 ;_Impact26x39_Regular+7368
0x5D28	0x00000000 ;_Impact26x39_Regular+7372
0x5D2C	0x00000000 ;_Impact26x39_Regular+7376
0x5D30	0x00000000 ;_Impact26x39_Regular+7380
0x5D34	0x80000000 ;_Impact26x39_Regular+7384
0x5D38	0xE007E007 ;_Impact26x39_Regular+7388
0x5D3C	0xF007F007 ;_Impact26x39_Regular+7392
0x5D40	0xF000F000 ;_Impact26x39_Regular+7396
0x5D44	0xF000F000 ;_Impact26x39_Regular+7400
0x5D48	0xF000F000 ;_Impact26x39_Regular+7404
0x5D4C	0x7800F000 ;_Impact26x39_Regular+7408
0x5D50	0x3E007E00 ;_Impact26x39_Regular+7412
0x5D54	0x7E003E00 ;_Impact26x39_Regular+7416
0x5D58	0xF8007800 ;_Impact26x39_Regular+7420
0x5D5C	0xF000F000 ;_Impact26x39_Regular+7424
0x5D60	0xF000F000 ;_Impact26x39_Regular+7428
0x5D64	0xF000F000 ;_Impact26x39_Regular+7432
0x5D68	0xF000F000 ;_Impact26x39_Regular+7436
0x5D6C	0xE007E007 ;_Impact26x39_Regular+7440
0x5D70	0x00078007 ;_Impact26x39_Regular+7444
0x5D74	0x00000000 ;_Impact26x39_Regular+7448
0x5D78	0x00000000 ;_Impact26x39_Regular+7452
0x5D7C	0x38380000 ;_Impact26x39_Regular+7456
0x5D80	0x38383838 ;_Impact26x39_Regular+7460
0x5D84	0x38383838 ;_Impact26x39_Regular+7464
0x5D88	0x38383838 ;_Impact26x39_Regular+7468
0x5D8C	0x38383838 ;_Impact26x39_Regular+7472
0x5D90	0x38383838 ;_Impact26x39_Regular+7476
0x5D94	0x38383838 ;_Impact26x39_Regular+7480
0x5D98	0x00383838 ;_Impact26x39_Regular+7484
0x5D9C	0x00000000 ;_Impact26x39_Regular+7488
0x5DA0	0x00000000 ;_Impact26x39_Regular+7492
0x5DA4	0x00000000 ;_Impact26x39_Regular+7496
0x5DA8	0x00000000 ;_Impact26x39_Regular+7500
0x5DAC	0x007E001E ;_Impact26x39_Regular+7504
0x5DB0	0x00FE007E ;_Impact26x39_Regular+7508
0x5DB4	0x00F000F0 ;_Impact26x39_Regular+7512
0x5DB8	0x00F000F0 ;_Impact26x39_Regular+7516
0x5DBC	0x00F000F0 ;_Impact26x39_Regular+7520
0x5DC0	0x01F000F0 ;_Impact26x39_Regular+7524
0x5DC4	0x07E001E0 ;_Impact26x39_Regular+7528
0x5DC8	0x07C007C0 ;_Impact26x39_Regular+7532
0x5DCC	0x01E007E0 ;_Impact26x39_Regular+7536
0x5DD0	0x00F000F0 ;_Impact26x39_Regular+7540
0x5DD4	0x00F000F0 ;_Impact26x39_Regular+7544
0x5DD8	0x00F000F0 ;_Impact26x39_Regular+7548
0x5DDC	0x00F000F0 ;_Impact26x39_Regular+7552
0x5DE0	0x007E00FE ;_Impact26x39_Regular+7556
0x5DE4	0x001E007E ;_Impact26x39_Regular+7560
0x5DE8	0x00000000 ;_Impact26x39_Regular+7564
0x5DEC	0x00000000 ;_Impact26x39_Regular+7568
0x5DF0	0x00000000 ;_Impact26x39_Regular+7572
0x5DF4	0x00000000 ;_Impact26x39_Regular+7576
0x5DF8	0x00000000 ;_Impact26x39_Regular+7580
0x5DFC	0x00000000 ;_Impact26x39_Regular+7584
0x5E00	0x00000000 ;_Impact26x39_Regular+7588
0x5E04	0x00000000 ;_Impact26x39_Regular+7592
0x5E08	0x80F80000 ;_Impact26x39_Regular+7596
0x5E0C	0xFFFEE3FC ;_Impact26x39_Regular+7600
0x5E10	0x7F8EFFFE ;_Impact26x39_Regular+7604
0x5E14	0x00003E02 ;_Impact26x39_Regular+7608
0x5E18	0x00000000 ;_Impact26x39_Regular+7612
0x5E1C	0x00000000 ;_Impact26x39_Regular+7616
0x5E20	0x00000000 ;_Impact26x39_Regular+7620
0x5E24	0x00000000 ;_Impact26x39_Regular+7624
0x5E28	0x00000000 ;_Impact26x39_Regular+7628
0x5E2C	0x00000000 ;_Impact26x39_Regular+7632
0x5E30	0x00000000 ;_Impact26x39_Regular+7636
0x5E34	0x00000000 ;_Impact26x39_Regular+7640
0x5E38	0x00000000 ;_Impact26x39_Regular+7644
0x5E3C	0x00000000 ;_Impact26x39_Regular+7648
0x5E40	0x00000000 ;_Impact26x39_Regular+7652
0x5E44	0x00000000 ;_Impact26x39_Regular+7656
0x5E48	0x01FE01FE ;_Impact26x39_Regular+7660
0x5E4C	0x01820182 ;_Impact26x39_Regular+7664
0x5E50	0x01820182 ;_Impact26x39_Regular+7668
0x5E54	0x01820182 ;_Impact26x39_Regular+7672
0x5E58	0x01820182 ;_Impact26x39_Regular+7676
0x5E5C	0x01820182 ;_Impact26x39_Regular+7680
0x5E60	0x01820182 ;_Impact26x39_Regular+7684
0x5E64	0x01820182 ;_Impact26x39_Regular+7688
0x5E68	0x01820182 ;_Impact26x39_Regular+7692
0x5E6C	0x01820182 ;_Impact26x39_Regular+7696
0x5E70	0x01820182 ;_Impact26x39_Regular+7700
0x5E74	0x01FE01FE ;_Impact26x39_Regular+7704
0x5E78	0x00000000 ;_Impact26x39_Regular+7708
0x5E7C	0x00000000 ;_Impact26x39_Regular+7712
0x5E80	0x00000000 ;_Impact26x39_Regular+7716
0x5E84	0x00000000 ;_Impact26x39_Regular+7720
; end of _Impact26x39_Regular
;__Lib_TFT.c,4303 :: _TFT_defaultFont [2168]
0x5E88	0x00200000 ;_TFT_defaultFont+0
0x5E8C	0x0010007F ;_TFT_defaultFont+4
0x5E90	0x00018801 ;_TFT_defaultFont+8
0x5E94	0x00019803 ;_TFT_defaultFont+12
0x5E98	0x0001A805 ;_TFT_defaultFont+16
0x5E9C	0x0001B808 ;_TFT_defaultFont+20
0x5EA0	0x0001C807 ;_TFT_defaultFont+24
0x5EA4	0x0001D80D ;_TFT_defaultFont+28
0x5EA8	0x0001F80A ;_TFT_defaultFont+32
0x5EAC	0x00021803 ;_TFT_defaultFont+36
0x5EB0	0x00022805 ;_TFT_defaultFont+40
0x5EB4	0x00023805 ;_TFT_defaultFont+44
0x5EB8	0x00024807 ;_TFT_defaultFont+48
0x5EBC	0x00025809 ;_TFT_defaultFont+52
0x5EC0	0x00027803 ;_TFT_defaultFont+56
0x5EC4	0x00028805 ;_TFT_defaultFont+60
0x5EC8	0x00029803 ;_TFT_defaultFont+64
0x5ECC	0x0002A806 ;_TFT_defaultFont+68
0x5ED0	0x0002B807 ;_TFT_defaultFont+72
0x5ED4	0x0002C807 ;_TFT_defaultFont+76
0x5ED8	0x0002D807 ;_TFT_defaultFont+80
0x5EDC	0x0002E807 ;_TFT_defaultFont+84
0x5EE0	0x0002F807 ;_TFT_defaultFont+88
0x5EE4	0x00030807 ;_TFT_defaultFont+92
0x5EE8	0x00031807 ;_TFT_defaultFont+96
0x5EEC	0x00032807 ;_TFT_defaultFont+100
0x5EF0	0x00033807 ;_TFT_defaultFont+104
0x5EF4	0x00034807 ;_TFT_defaultFont+108
0x5EF8	0x00035803 ;_TFT_defaultFont+112
0x5EFC	0x00036803 ;_TFT_defaultFont+116
0x5F00	0x00037809 ;_TFT_defaultFont+120
0x5F04	0x00039809 ;_TFT_defaultFont+124
0x5F08	0x0003B809 ;_TFT_defaultFont+128
0x5F0C	0x0003D806 ;_TFT_defaultFont+132
0x5F10	0x0003E809 ;_TFT_defaultFont+136
0x5F14	0x00040809 ;_TFT_defaultFont+140
0x5F18	0x00042807 ;_TFT_defaultFont+144
0x5F1C	0x00043807 ;_TFT_defaultFont+148
0x5F20	0x00044808 ;_TFT_defaultFont+152
0x5F24	0x00045806 ;_TFT_defaultFont+156
0x5F28	0x00046806 ;_TFT_defaultFont+160
0x5F2C	0x00047807 ;_TFT_defaultFont+164
0x5F30	0x00048808 ;_TFT_defaultFont+168
0x5F34	0x00049804 ;_TFT_defaultFont+172
0x5F38	0x0004A805 ;_TFT_defaultFont+176
0x5F3C	0x0004B807 ;_TFT_defaultFont+180
0x5F40	0x0004C806 ;_TFT_defaultFont+184
0x5F44	0x0004D80A ;_TFT_defaultFont+188
0x5F48	0x0004F807 ;_TFT_defaultFont+192
0x5F4C	0x00050808 ;_TFT_defaultFont+196
0x5F50	0x00051807 ;_TFT_defaultFont+200
0x5F54	0x00052808 ;_TFT_defaultFont+204
0x5F58	0x00053808 ;_TFT_defaultFont+208
0x5F5C	0x00054807 ;_TFT_defaultFont+212
0x5F60	0x00055806 ;_TFT_defaultFont+216
0x5F64	0x00056807 ;_TFT_defaultFont+220
0x5F68	0x00057808 ;_TFT_defaultFont+224
0x5F6C	0x0005880C ;_TFT_defaultFont+228
0x5F70	0x0005A808 ;_TFT_defaultFont+232
0x5F74	0x0005B808 ;_TFT_defaultFont+236
0x5F78	0x0005C806 ;_TFT_defaultFont+240
0x5F7C	0x0005D805 ;_TFT_defaultFont+244
0x5F80	0x0005E806 ;_TFT_defaultFont+248
0x5F84	0x0005F805 ;_TFT_defaultFont+252
0x5F88	0x00060809 ;_TFT_defaultFont+256
0x5F8C	0x00062808 ;_TFT_defaultFont+260
0x5F90	0x00063805 ;_TFT_defaultFont+264
0x5F94	0x00064807 ;_TFT_defaultFont+268
0x5F98	0x00065807 ;_TFT_defaultFont+272
0x5F9C	0x00066806 ;_TFT_defaultFont+276
0x5FA0	0x00067807 ;_TFT_defaultFont+280
0x5FA4	0x00068807 ;_TFT_defaultFont+284
0x5FA8	0x00069805 ;_TFT_defaultFont+288
0x5FAC	0x0006A807 ;_TFT_defaultFont+292
0x5FB0	0x0006B807 ;_TFT_defaultFont+296
0x5FB4	0x0006C802 ;_TFT_defaultFont+300
0x5FB8	0x0006D803 ;_TFT_defaultFont+304
0x5FBC	0x0006E806 ;_TFT_defaultFont+308
0x5FC0	0x0006F802 ;_TFT_defaultFont+312
0x5FC4	0x0007080A ;_TFT_defaultFont+316
0x5FC8	0x00072807 ;_TFT_defaultFont+320
0x5FCC	0x00073807 ;_TFT_defaultFont+324
0x5FD0	0x00074807 ;_TFT_defaultFont+328
0x5FD4	0x00075807 ;_TFT_defaultFont+332
0x5FD8	0x00076805 ;_TFT_defaultFont+336
0x5FDC	0x00077806 ;_TFT_defaultFont+340
0x5FE0	0x00078805 ;_TFT_defaultFont+344
0x5FE4	0x00079807 ;_TFT_defaultFont+348
0x5FE8	0x0007A807 ;_TFT_defaultFont+352
0x5FEC	0x0007B80A ;_TFT_defaultFont+356
0x5FF0	0x0007D806 ;_TFT_defaultFont+360
0x5FF4	0x0007E807 ;_TFT_defaultFont+364
0x5FF8	0x0007F806 ;_TFT_defaultFont+368
0x5FFC	0x00080806 ;_TFT_defaultFont+372
0x6000	0x00081804 ;_TFT_defaultFont+376
0x6004	0x00082806 ;_TFT_defaultFont+380
0x6008	0x0008380A ;_TFT_defaultFont+384
0x600C	0x0008580B ;_TFT_defaultFont+388
0x6010	0x00000000 ;_TFT_defaultFont+392
0x6014	0x00000000 ;_TFT_defaultFont+396
0x6018	0x00000000 ;_TFT_defaultFont+400
0x601C	0x00000000 ;_TFT_defaultFont+404
0x6020	0x00000000 ;_TFT_defaultFont+408
0x6024	0x06060606 ;_TFT_defaultFont+412
0x6028	0x06000606 ;_TFT_defaultFont+416
0x602C	0x00000006 ;_TFT_defaultFont+420
0x6030	0x1B000000 ;_TFT_defaultFont+424
0x6034	0x001B1B1B ;_TFT_defaultFont+428
0x6038	0x00000000 ;_TFT_defaultFont+432
0x603C	0x00000000 ;_TFT_defaultFont+436
0x6040	0x00000000 ;_TFT_defaultFont+440
0x6044	0xFEFE4848 ;_TFT_defaultFont+444
0x6048	0x127F7F24 ;_TFT_defaultFont+448
0x604C	0x00000012 ;_TFT_defaultFont+452
0x6050	0x08080000 ;_TFT_defaultFont+456
0x6054	0x0B0B4B3E ;_TFT_defaultFont+460
0x6058	0x6968683E ;_TFT_defaultFont+464
0x605C	0x0008083E ;_TFT_defaultFont+468
0x6060	0x00000000 ;_TFT_defaultFont+472
0x6064	0x00000000 ;_TFT_defaultFont+476
0x6068	0x0233001E ;_TFT_defaultFont+480
0x606C	0x00B30133 ;_TFT_defaultFont+484
0x6070	0x19A00F5E ;_TFT_defaultFont+488
0x6074	0x19881990 ;_TFT_defaultFont+492
0x6078	0x00000F00 ;_TFT_defaultFont+496
0x607C	0x00000000 ;_TFT_defaultFont+500
0x6080	0x00000000 ;_TFT_defaultFont+504
0x6084	0x00000000 ;_TFT_defaultFont+508
0x6088	0x0066003C ;_TFT_defaultFont+512
0x608C	0x00660066 ;_TFT_defaultFont+516
0x6090	0x0366033C ;_TFT_defaultFont+520
0x6094	0x00C601C6 ;_TFT_defaultFont+524
0x6098	0x000003BC ;_TFT_defaultFont+528
0x609C	0x00000000 ;_TFT_defaultFont+532
0x60A0	0x06000000 ;_TFT_defaultFont+536
0x60A4	0x00060606 ;_TFT_defaultFont+540
0x60A8	0x00000000 ;_TFT_defaultFont+544
0x60AC	0x00000000 ;_TFT_defaultFont+548
0x60B0	0x18000000 ;_TFT_defaultFont+552
0x60B4	0x06060C0C ;_TFT_defaultFont+556
0x60B8	0x06060606 ;_TFT_defaultFont+560
0x60BC	0x180C0C06 ;_TFT_defaultFont+564
0x60C0	0x06000000 ;_TFT_defaultFont+568
0x60C4	0x18180C0C ;_TFT_defaultFont+572
0x60C8	0x18181818 ;_TFT_defaultFont+576
0x60CC	0x060C0C18 ;_TFT_defaultFont+580
0x60D0	0x18000000 ;_TFT_defaultFont+584
0x60D4	0x185A3C5A ;_TFT_defaultFont+588
0x60D8	0x00000000 ;_TFT_defaultFont+592
0x60DC	0x00000000 ;_TFT_defaultFont+596
0x60E0	0x00000000 ;_TFT_defaultFont+600
0x60E4	0x00000000 ;_TFT_defaultFont+604
0x60E8	0x00200000 ;_TFT_defaultFont+608
0x60EC	0x00200020 ;_TFT_defaultFont+612
0x60F0	0x002001FC ;_TFT_defaultFont+616
0x60F4	0x00200020 ;_TFT_defaultFont+620
0x60F8	0x00000000 ;_TFT_defaultFont+624
0x60FC	0x00000000 ;_TFT_defaultFont+628
0x6100	0x00000000 ;_TFT_defaultFont+632
0x6104	0x00000000 ;_TFT_defaultFont+636
0x6108	0x06000000 ;_TFT_defaultFont+640
0x610C	0x00030306 ;_TFT_defaultFont+644
0x6110	0x00000000 ;_TFT_defaultFont+648
0x6114	0x00000000 ;_TFT_defaultFont+652
0x6118	0x0000001F ;_TFT_defaultFont+656
0x611C	0x00000000 ;_TFT_defaultFont+660
0x6120	0x00000000 ;_TFT_defaultFont+664
0x6124	0x00000000 ;_TFT_defaultFont+668
0x6128	0x06000000 ;_TFT_defaultFont+672
0x612C	0x00000006 ;_TFT_defaultFont+676
0x6130	0x20000000 ;_TFT_defaultFont+680
0x6134	0x08101020 ;_TFT_defaultFont+684
0x6138	0x02040408 ;_TFT_defaultFont+688
0x613C	0x00010102 ;_TFT_defaultFont+692
0x6140	0x00000000 ;_TFT_defaultFont+696
0x6144	0x6363633E ;_TFT_defaultFont+700
0x6148	0x63636363 ;_TFT_defaultFont+704
0x614C	0x0000003E ;_TFT_defaultFont+708
0x6150	0x00000000 ;_TFT_defaultFont+712
0x6154	0x18181E18 ;_TFT_defaultFont+716
0x6158	0x18181818 ;_TFT_defaultFont+720
0x615C	0x0000007E ;_TFT_defaultFont+724
0x6160	0x00000000 ;_TFT_defaultFont+728
0x6164	0x6061613E ;_TFT_defaultFont+732
0x6168	0x060C1830 ;_TFT_defaultFont+736
0x616C	0x0000007F ;_TFT_defaultFont+740
0x6170	0x00000000 ;_TFT_defaultFont+744
0x6174	0x6060613E ;_TFT_defaultFont+748
0x6178	0x6160603C ;_TFT_defaultFont+752
0x617C	0x0000003E ;_TFT_defaultFont+756
0x6180	0x00000000 ;_TFT_defaultFont+760
0x6184	0x32343830 ;_TFT_defaultFont+764
0x6188	0x30307F31 ;_TFT_defaultFont+768
0x618C	0x00000030 ;_TFT_defaultFont+772
0x6190	0x00000000 ;_TFT_defaultFont+776
0x6194	0x3E06067E ;_TFT_defaultFont+780
0x6198	0x61606060 ;_TFT_defaultFont+784
0x619C	0x0000003E ;_TFT_defaultFont+788
0x61A0	0x00000000 ;_TFT_defaultFont+792
0x61A4	0x3F03063C ;_TFT_defaultFont+796
0x61A8	0x63636363 ;_TFT_defaultFont+800
0x61AC	0x0000003E ;_TFT_defaultFont+804
0x61B0	0x00000000 ;_TFT_defaultFont+808
0x61B4	0x3030607F ;_TFT_defaultFont+812
0x61B8	0x0C0C1818 ;_TFT_defaultFont+816
0x61BC	0x0000000C ;_TFT_defaultFont+820
0x61C0	0x00000000 ;_TFT_defaultFont+824
0x61C4	0x6363633E ;_TFT_defaultFont+828
0x61C8	0x6363633E ;_TFT_defaultFont+832
0x61CC	0x0000003E ;_TFT_defaultFont+836
0x61D0	0x00000000 ;_TFT_defaultFont+840
0x61D4	0x6363633E ;_TFT_defaultFont+844
0x61D8	0x30607E63 ;_TFT_defaultFont+848
0x61DC	0x0000001E ;_TFT_defaultFont+852
0x61E0	0x00000000 ;_TFT_defaultFont+856
0x61E4	0x06060000 ;_TFT_defaultFont+860
0x61E8	0x06000000 ;_TFT_defaultFont+864
0x61EC	0x00000006 ;_TFT_defaultFont+868
0x61F0	0x00000000 ;_TFT_defaultFont+872
0x61F4	0x06060000 ;_TFT_defaultFont+876
0x61F8	0x06000000 ;_TFT_defaultFont+880
0x61FC	0x00030306 ;_TFT_defaultFont+884
0x6200	0x00000000 ;_TFT_defaultFont+888
0x6204	0x00000000 ;_TFT_defaultFont+892
0x6208	0x01800000 ;_TFT_defaultFont+896
0x620C	0x00180060 ;_TFT_defaultFont+900
0x6210	0x00060006 ;_TFT_defaultFont+904
0x6214	0x00600018 ;_TFT_defaultFont+908
0x6218	0x00000180 ;_TFT_defaultFont+912
0x621C	0x00000000 ;_TFT_defaultFont+916
0x6220	0x00000000 ;_TFT_defaultFont+920
0x6224	0x00000000 ;_TFT_defaultFont+924
0x6228	0x00000000 ;_TFT_defaultFont+928
0x622C	0x000001FE ;_TFT_defaultFont+932
0x6230	0x01FE0000 ;_TFT_defaultFont+936
0x6234	0x00000000 ;_TFT_defaultFont+940
0x6238	0x00000000 ;_TFT_defaultFont+944
0x623C	0x00000000 ;_TFT_defaultFont+948
0x6240	0x00000000 ;_TFT_defaultFont+952
0x6244	0x00000000 ;_TFT_defaultFont+956
0x6248	0x00060000 ;_TFT_defaultFont+960
0x624C	0x00600018 ;_TFT_defaultFont+964
0x6250	0x01800180 ;_TFT_defaultFont+968
0x6254	0x00180060 ;_TFT_defaultFont+972
0x6258	0x00000006 ;_TFT_defaultFont+976
0x625C	0x00000000 ;_TFT_defaultFont+980
0x6260	0x00000000 ;_TFT_defaultFont+984
0x6264	0x1830311E ;_TFT_defaultFont+988
0x6268	0x0C000C0C ;_TFT_defaultFont+992
0x626C	0x0000000C ;_TFT_defaultFont+996
0x6270	0x00000000 ;_TFT_defaultFont+1000
0x6274	0x00000000 ;_TFT_defaultFont+1004
0x6278	0x0082007C ;_TFT_defaultFont+1008
0x627C	0x016D0179 ;_TFT_defaultFont+1012
0x6280	0x016D016D ;_TFT_defaultFont+1016
0x6284	0x00D9016D ;_TFT_defaultFont+1020
0x6288	0x00FC0002 ;_TFT_defaultFont+1024
0x628C	0x00000000 ;_TFT_defaultFont+1028
0x6290	0x00000000 ;_TFT_defaultFont+1032
0x6294	0x00000000 ;_TFT_defaultFont+1036
0x6298	0x00380038 ;_TFT_defaultFont+1040
0x629C	0x006C006C ;_TFT_defaultFont+1044
0x62A0	0x00FE00C6 ;_TFT_defaultFont+1048
0x62A4	0x018300C6 ;_TFT_defaultFont+1052
0x62A8	0x00000183 ;_TFT_defaultFont+1056
0x62AC	0x00000000 ;_TFT_defaultFont+1060
0x62B0	0x00000000 ;_TFT_defaultFont+1064
0x62B4	0x6363633F ;_TFT_defaultFont+1068
0x62B8	0x6363633F ;_TFT_defaultFont+1072
0x62BC	0x0000003F ;_TFT_defaultFont+1076
0x62C0	0x00000000 ;_TFT_defaultFont+1080
0x62C4	0x0343433E ;_TFT_defaultFont+1084
0x62C8	0x43430303 ;_TFT_defaultFont+1088
0x62CC	0x0000003E ;_TFT_defaultFont+1092
0x62D0	0x00000000 ;_TFT_defaultFont+1096
0x62D4	0xC3C3633F ;_TFT_defaultFont+1100
0x62D8	0x63C3C3C3 ;_TFT_defaultFont+1104
0x62DC	0x0000003F ;_TFT_defaultFont+1108
0x62E0	0x00000000 ;_TFT_defaultFont+1112
0x62E4	0x0303033F ;_TFT_defaultFont+1116
0x62E8	0x0303031F ;_TFT_defaultFont+1120
0x62EC	0x0000003F ;_TFT_defaultFont+1124
0x62F0	0x00000000 ;_TFT_defaultFont+1128
0x62F4	0x0303033F ;_TFT_defaultFont+1132
0x62F8	0x0303031F ;_TFT_defaultFont+1136
0x62FC	0x00000003 ;_TFT_defaultFont+1140
0x6300	0x00000000 ;_TFT_defaultFont+1144
0x6304	0x0343433E ;_TFT_defaultFont+1148
0x6308	0x63636373 ;_TFT_defaultFont+1152
0x630C	0x0000007E ;_TFT_defaultFont+1156
0x6310	0x00000000 ;_TFT_defaultFont+1160
0x6314	0xC3C3C3C3 ;_TFT_defaultFont+1164
0x6318	0xC3C3C3FF ;_TFT_defaultFont+1168
0x631C	0x000000C3 ;_TFT_defaultFont+1172
0x6320	0x00000000 ;_TFT_defaultFont+1176
0x6324	0x0606060F ;_TFT_defaultFont+1180
0x6328	0x06060606 ;_TFT_defaultFont+1184
0x632C	0x0000000F ;_TFT_defaultFont+1188
0x6330	0x00000000 ;_TFT_defaultFont+1192
0x6334	0x1818181E ;_TFT_defaultFont+1196
0x6338	0x18181818 ;_TFT_defaultFont+1200
0x633C	0x0000000F ;_TFT_defaultFont+1204
0x6340	0x00000000 ;_TFT_defaultFont+1208
0x6344	0x0F1B3363 ;_TFT_defaultFont+1212
0x6348	0x331B0F07 ;_TFT_defaultFont+1216
0x634C	0x00000063 ;_TFT_defaultFont+1220
0x6350	0x00000000 ;_TFT_defaultFont+1224
0x6354	0x03030303 ;_TFT_defaultFont+1228
0x6358	0x03030303 ;_TFT_defaultFont+1232
0x635C	0x0000003F ;_TFT_defaultFont+1236
0x6360	0x00000000 ;_TFT_defaultFont+1240
0x6364	0x00000000 ;_TFT_defaultFont+1244
0x6368	0x03870387 ;_TFT_defaultFont+1248
0x636C	0x034D034D ;_TFT_defaultFont+1252
0x6370	0x03390339 ;_TFT_defaultFont+1256
0x6374	0x03110311 ;_TFT_defaultFont+1260
0x6378	0x00000301 ;_TFT_defaultFont+1264
0x637C	0x00000000 ;_TFT_defaultFont+1268
0x6380	0x00000000 ;_TFT_defaultFont+1272
0x6384	0x4D4D4747 ;_TFT_defaultFont+1276
0x6388	0x71715959 ;_TFT_defaultFont+1280
0x638C	0x00000061 ;_TFT_defaultFont+1284
0x6390	0x00000000 ;_TFT_defaultFont+1288
0x6394	0xC3C3C37E ;_TFT_defaultFont+1292
0x6398	0xC3C3C3C3 ;_TFT_defaultFont+1296
0x639C	0x0000007E ;_TFT_defaultFont+1300
0x63A0	0x00000000 ;_TFT_defaultFont+1304
0x63A4	0x6363633F ;_TFT_defaultFont+1308
0x63A8	0x03033F63 ;_TFT_defaultFont+1312
0x63AC	0x00000003 ;_TFT_defaultFont+1316
0x63B0	0x00000000 ;_TFT_defaultFont+1320
0x63B4	0xC3C3C37E ;_TFT_defaultFont+1324
0x63B8	0xC3C3C3C3 ;_TFT_defaultFont+1328
0x63BC	0x00C0607E ;_TFT_defaultFont+1332
0x63C0	0x00000000 ;_TFT_defaultFont+1336
0x63C4	0x6363633F ;_TFT_defaultFont+1340
0x63C8	0x63331B3F ;_TFT_defaultFont+1344
0x63CC	0x000000C3 ;_TFT_defaultFont+1348
0x63D0	0x00000000 ;_TFT_defaultFont+1352
0x63D4	0x0343433E ;_TFT_defaultFont+1356
0x63D8	0x6161603E ;_TFT_defaultFont+1360
0x63DC	0x0000003E ;_TFT_defaultFont+1364
0x63E0	0x00000000 ;_TFT_defaultFont+1368
0x63E4	0x0C0C0C3F ;_TFT_defaultFont+1372
0x63E8	0x0C0C0C0C ;_TFT_defaultFont+1376
0x63EC	0x0000000C ;_TFT_defaultFont+1380
0x63F0	0x00000000 ;_TFT_defaultFont+1384
0x63F4	0x63636363 ;_TFT_defaultFont+1388
0x63F8	0x63636363 ;_TFT_defaultFont+1392
0x63FC	0x0000003E ;_TFT_defaultFont+1396
0x6400	0x00000000 ;_TFT_defaultFont+1400
0x6404	0x66C3C3C3 ;_TFT_defaultFont+1404
0x6408	0x183C3C66 ;_TFT_defaultFont+1408
0x640C	0x00000018 ;_TFT_defaultFont+1412
0x6410	0x00000000 ;_TFT_defaultFont+1416
0x6414	0x00000000 ;_TFT_defaultFont+1420
0x6418	0x0C630C63 ;_TFT_defaultFont+1424
0x641C	0x0CF30C63 ;_TFT_defaultFont+1428
0x6420	0x079E06F6 ;_TFT_defaultFont+1432
0x6424	0x030C079E ;_TFT_defaultFont+1436
0x6428	0x0000030C ;_TFT_defaultFont+1440
0x642C	0x00000000 ;_TFT_defaultFont+1444
0x6430	0x00000000 ;_TFT_defaultFont+1448
0x6434	0x3C66C3C3 ;_TFT_defaultFont+1452
0x6438	0xC3663C18 ;_TFT_defaultFont+1456
0x643C	0x000000C3 ;_TFT_defaultFont+1460
0x6440	0x00000000 ;_TFT_defaultFont+1464
0x6444	0x6666C3C3 ;_TFT_defaultFont+1468
0x6448	0x1818183C ;_TFT_defaultFont+1472
0x644C	0x00000018 ;_TFT_defaultFont+1476
0x6450	0x00000000 ;_TFT_defaultFont+1480
0x6454	0x1830303F ;_TFT_defaultFont+1484
0x6458	0x0303060C ;_TFT_defaultFont+1488
0x645C	0x0000003F ;_TFT_defaultFont+1492
0x6460	0x1E000000 ;_TFT_defaultFont+1496
0x6464	0x06060606 ;_TFT_defaultFont+1500
0x6468	0x06060606 ;_TFT_defaultFont+1504
0x646C	0x001E0606 ;_TFT_defaultFont+1508
0x6470	0x01000000 ;_TFT_defaultFont+1512
0x6474	0x04020201 ;_TFT_defaultFont+1516
0x6478	0x10080804 ;_TFT_defaultFont+1520
0x647C	0x00202010 ;_TFT_defaultFont+1524
0x6480	0x1E000000 ;_TFT_defaultFont+1528
0x6484	0x18181818 ;_TFT_defaultFont+1532
0x6488	0x18181818 ;_TFT_defaultFont+1536
0x648C	0x001E1818 ;_TFT_defaultFont+1540
0x6490	0x00000000 ;_TFT_defaultFont+1544
0x6494	0x00000000 ;_TFT_defaultFont+1548
0x6498	0x00480030 ;_TFT_defaultFont+1552
0x649C	0x01020084 ;_TFT_defaultFont+1556
0x64A0	0x00000000 ;_TFT_defaultFont+1560
0x64A4	0x00000000 ;_TFT_defaultFont+1564
0x64A8	0x00000000 ;_TFT_defaultFont+1568
0x64AC	0x00000000 ;_TFT_defaultFont+1572
0x64B0	0x00000000 ;_TFT_defaultFont+1576
0x64B4	0x00000000 ;_TFT_defaultFont+1580
0x64B8	0x00000000 ;_TFT_defaultFont+1584
0x64BC	0x00FF0000 ;_TFT_defaultFont+1588
0x64C0	0x0C000000 ;_TFT_defaultFont+1592
0x64C4	0x00000018 ;_TFT_defaultFont+1596
0x64C8	0x00000000 ;_TFT_defaultFont+1600
0x64CC	0x00000000 ;_TFT_defaultFont+1604
0x64D0	0x00000000 ;_TFT_defaultFont+1608
0x64D4	0x623C0000 ;_TFT_defaultFont+1612
0x64D8	0x63637E60 ;_TFT_defaultFont+1616
0x64DC	0x0000007E ;_TFT_defaultFont+1620
0x64E0	0x03000000 ;_TFT_defaultFont+1624
0x64E4	0x673B0303 ;_TFT_defaultFont+1628
0x64E8	0x63636363 ;_TFT_defaultFont+1632
0x64EC	0x0000003F ;_TFT_defaultFont+1636
0x64F0	0x00000000 ;_TFT_defaultFont+1640
0x64F4	0x231E0000 ;_TFT_defaultFont+1644
0x64F8	0x23030303 ;_TFT_defaultFont+1648
0x64FC	0x0000001E ;_TFT_defaultFont+1652
0x6500	0x60000000 ;_TFT_defaultFont+1656
0x6504	0x637E6060 ;_TFT_defaultFont+1660
0x6508	0x73636363 ;_TFT_defaultFont+1664
0x650C	0x0000006E ;_TFT_defaultFont+1668
0x6510	0x00000000 ;_TFT_defaultFont+1672
0x6514	0x633E0000 ;_TFT_defaultFont+1676
0x6518	0x43037F63 ;_TFT_defaultFont+1680
0x651C	0x0000003E ;_TFT_defaultFont+1684
0x6520	0x1C000000 ;_TFT_defaultFont+1688
0x6524	0x060F0606 ;_TFT_defaultFont+1692
0x6528	0x06060606 ;_TFT_defaultFont+1696
0x652C	0x00000006 ;_TFT_defaultFont+1700
0x6530	0x00000000 ;_TFT_defaultFont+1704
0x6534	0x637E0000 ;_TFT_defaultFont+1708
0x6538	0x73636363 ;_TFT_defaultFont+1712
0x653C	0x3E61606E ;_TFT_defaultFont+1716
0x6540	0x03000000 ;_TFT_defaultFont+1720
0x6544	0x673B0303 ;_TFT_defaultFont+1724
0x6548	0x63636363 ;_TFT_defaultFont+1728
0x654C	0x00000063 ;_TFT_defaultFont+1732
0x6550	0x03000000 ;_TFT_defaultFont+1736
0x6554	0x03030003 ;_TFT_defaultFont+1740
0x6558	0x03030303 ;_TFT_defaultFont+1744
0x655C	0x00000003 ;_TFT_defaultFont+1748
0x6560	0x06000000 ;_TFT_defaultFont+1752
0x6564	0x06070006 ;_TFT_defaultFont+1756
0x6568	0x06060606 ;_TFT_defaultFont+1760
0x656C	0x03060606 ;_TFT_defaultFont+1764
0x6570	0x03000000 ;_TFT_defaultFont+1768
0x6574	0x1B330303 ;_TFT_defaultFont+1772
0x6578	0x1B0F070F ;_TFT_defaultFont+1776
0x657C	0x00000033 ;_TFT_defaultFont+1780
0x6580	0x03000000 ;_TFT_defaultFont+1784
0x6584	0x03030303 ;_TFT_defaultFont+1788
0x6588	0x03030303 ;_TFT_defaultFont+1792
0x658C	0x00000003 ;_TFT_defaultFont+1796
0x6590	0x00000000 ;_TFT_defaultFont+1800
0x6594	0x00000000 ;_TFT_defaultFont+1804
0x6598	0x00000000 ;_TFT_defaultFont+1808
0x659C	0x033301DF ;_TFT_defaultFont+1812
0x65A0	0x03330333 ;_TFT_defaultFont+1816
0x65A4	0x03330333 ;_TFT_defaultFont+1820
0x65A8	0x00000333 ;_TFT_defaultFont+1824
0x65AC	0x00000000 ;_TFT_defaultFont+1828
0x65B0	0x00000000 ;_TFT_defaultFont+1832
0x65B4	0x673B0000 ;_TFT_defaultFont+1836
0x65B8	0x63636363 ;_TFT_defaultFont+1840
0x65BC	0x00000063 ;_TFT_defaultFont+1844
0x65C0	0x00000000 ;_TFT_defaultFont+1848
0x65C4	0x633E0000 ;_TFT_defaultFont+1852
0x65C8	0x63636363 ;_TFT_defaultFont+1856
0x65CC	0x0000003E ;_TFT_defaultFont+1860
0x65D0	0x00000000 ;_TFT_defaultFont+1864
0x65D4	0x673B0000 ;_TFT_defaultFont+1868
0x65D8	0x63636363 ;_TFT_defaultFont+1872
0x65DC	0x0303033F ;_TFT_defaultFont+1876
0x65E0	0x00000000 ;_TFT_defaultFont+1880
0x65E4	0x637E0000 ;_TFT_defaultFont+1884
0x65E8	0x73636363 ;_TFT_defaultFont+1888
0x65EC	0x6060606E ;_TFT_defaultFont+1892
0x65F0	0x00000000 ;_TFT_defaultFont+1896
0x65F4	0x1F1B0000 ;_TFT_defaultFont+1900
0x65F8	0x03030303 ;_TFT_defaultFont+1904
0x65FC	0x00000003 ;_TFT_defaultFont+1908
0x6600	0x00000000 ;_TFT_defaultFont+1912
0x6604	0x231E0000 ;_TFT_defaultFont+1916
0x6608	0x31381E07 ;_TFT_defaultFont+1920
0x660C	0x0000001E ;_TFT_defaultFont+1924
0x6610	0x00000000 ;_TFT_defaultFont+1928
0x6614	0x061F0606 ;_TFT_defaultFont+1932
0x6618	0x06060606 ;_TFT_defaultFont+1936
0x661C	0x0000001C ;_TFT_defaultFont+1940
0x6620	0x00000000 ;_TFT_defaultFont+1944
0x6624	0x63630000 ;_TFT_defaultFont+1948
0x6628	0x73636363 ;_TFT_defaultFont+1952
0x662C	0x0000006E ;_TFT_defaultFont+1956
0x6630	0x00000000 ;_TFT_defaultFont+1960
0x6634	0x63630000 ;_TFT_defaultFont+1964
0x6638	0x1C363663 ;_TFT_defaultFont+1968
0x663C	0x0000001C ;_TFT_defaultFont+1972
0x6640	0x00000000 ;_TFT_defaultFont+1976
0x6644	0x00000000 ;_TFT_defaultFont+1980
0x6648	0x00000000 ;_TFT_defaultFont+1984
0x664C	0x03330333 ;_TFT_defaultFont+1988
0x6650	0x01B601B6 ;_TFT_defaultFont+1992
0x6654	0x00CC01CE ;_TFT_defaultFont+1996
0x6658	0x000000CC ;_TFT_defaultFont+2000
0x665C	0x00000000 ;_TFT_defaultFont+2004
0x6660	0x00000000 ;_TFT_defaultFont+2008
0x6664	0x33330000 ;_TFT_defaultFont+2012
0x6668	0x331E0C1E ;_TFT_defaultFont+2016
0x666C	0x00000033 ;_TFT_defaultFont+2020
0x6670	0x00000000 ;_TFT_defaultFont+2024
0x6674	0x63630000 ;_TFT_defaultFont+2028
0x6678	0x1C363663 ;_TFT_defaultFont+2032
0x667C	0x0C0C181C ;_TFT_defaultFont+2036
0x6680	0x00000000 ;_TFT_defaultFont+2040
0x6684	0x303F0000 ;_TFT_defaultFont+2044
0x6688	0x03060C18 ;_TFT_defaultFont+2048
0x668C	0x0000003F ;_TFT_defaultFont+2052
0x6690	0x38000000 ;_TFT_defaultFont+2056
0x6694	0x0C0C0C0C ;_TFT_defaultFont+2060
0x6698	0x0C0C0C07 ;_TFT_defaultFont+2064
0x669C	0x00380C0C ;_TFT_defaultFont+2068
0x66A0	0x0C000000 ;_TFT_defaultFont+2072
0x66A4	0x0C0C0C0C ;_TFT_defaultFont+2076
0x66A8	0x0C0C0C0C ;_TFT_defaultFont+2080
0x66AC	0x000C0C0C ;_TFT_defaultFont+2084
0x66B0	0x07000000 ;_TFT_defaultFont+2088
0x66B4	0x0C0C0C0C ;_TFT_defaultFont+2092
0x66B8	0x0C0C0C38 ;_TFT_defaultFont+2096
0x66BC	0x00070C0C ;_TFT_defaultFont+2100
0x66C0	0x00000000 ;_TFT_defaultFont+2104
0x66C4	0x00000000 ;_TFT_defaultFont+2108
0x66C8	0x00000000 ;_TFT_defaultFont+2112
0x66CC	0x021E0000 ;_TFT_defaultFont+2116
0x66D0	0x03F1023F ;_TFT_defaultFont+2120
0x66D4	0x000001E1 ;_TFT_defaultFont+2124
0x66D8	0x00000000 ;_TFT_defaultFont+2128
0x66DC	0x00000000 ;_TFT_defaultFont+2132
0x66E0	0x00000000 ;_TFT_defaultFont+2136
0x66E4	0x07FE0000 ;_TFT_defaultFont+2140
0x66E8	0x04020402 ;_TFT_defaultFont+2144
0x66EC	0x04020402 ;_TFT_defaultFont+2148
0x66F0	0x04020402 ;_TFT_defaultFont+2152
0x66F4	0x04020402 ;_TFT_defaultFont+2156
0x66F8	0x000007FE ;_TFT_defaultFont+2160
0x66FC	0x00000000 ;_TFT_defaultFont+2164
; end of _TFT_defaultFont
;,0 :: _initBlock_4 [16]
; Containing: ?ICS?lstr1_tetris_events_code [9]
;             ?ICS?lstr2_tetris_events_code [7]
0x6700	0x434C4557 ;_initBlock_4+0 : ?ICS?lstr1_tetris_events_code at 0x6700
0x6704	0x21454D4F ;_initBlock_4+4
0x6708	0x54455400 ;_initBlock_4+8 : ?ICS?lstr2_tetris_events_code at 0x6709
0x670C	0x00534952 ;_initBlock_4+12
; end of _initBlock_4
;tetris_events_code.c,0 :: ?ICS?lstr3_tetris_events_code [10]
0x6710	0x2057454E ;?ICS?lstr3_tetris_events_code+0
0x6714	0x4D414720 ;?ICS?lstr3_tetris_events_code+4
0x6718	0x0045 ;?ICS?lstr3_tetris_events_code+8
; end of ?ICS?lstr3_tetris_events_code
;tetris_events_code.c,0 :: ?ICS?lstr4_tetris_events_code [12]
0x671A	0x48474948 ;?ICS?lstr4_tetris_events_code+0
0x671E	0x43532020 ;?ICS?lstr4_tetris_events_code+4
0x6722	0x0045524F ;?ICS?lstr4_tetris_events_code+8
; end of ?ICS?lstr4_tetris_events_code
;Interrupt.c,0 :: ?ICS_state_machine [2]
0x6726	0x0000 ;?ICS_state_machine+0
; end of ?ICS_state_machine
;tetris_movements.c,0 :: ?ICS_rand_pos [2]
0x6728	0x0000 ;?ICS_rand_pos+0
; end of ?ICS_rand_pos
;tetris_movements.c,0 :: ?ICS_boxsize [2]
0x672A	0x0014 ;?ICS_boxsize+0
; end of ?ICS_boxsize
;tetris_movements.c,0 :: ?ICS_y0 [4]
0x672C	0x0000000A ;?ICS_y0+0
; end of ?ICS_y0
;tetris_movements.c,0 :: ?ICS_x0 [4]
0x6730	0x0000000A ;?ICS_x0+0
; end of ?ICS_x0
;tetris_movements.c,0 :: ?ICS_counter [2]
0x6734	0x0014 ;?ICS_counter+0
; end of ?ICS_counter
;,0 :: _initBlock_13 [2]
; Containing: ?ICS__Lib_TFT_FontInitialized [1]
;             ?ICS__Lib_TFT___SSD1963_controller [1]
0x6736	0x0000 ;_initBlock_13+0 : ?ICS__Lib_TFT_FontInitialized at 0x6736 : ?ICS__Lib_TFT___SSD1963_controller at 0x6737
; end of _initBlock_13
;__Lib_TFT.c,0 :: ?ICS__Lib_TFT_Ptr_Set [2]
0x6738	0x0000 ;?ICS__Lib_TFT_Ptr_Set+0
; end of ?ICS__Lib_TFT_Ptr_Set
;,0 :: _initBlock_15 [2]
; Containing: ?ICS__Lib_TFT___no_acceleration [1]
;             ?ICS__Lib_TFT_Defs_TFT_Rotated_180 [1]
0x673A	0x0000 ;_initBlock_15+0 : ?ICS__Lib_TFT___no_acceleration at 0x673A : ?ICS__Lib_TFT_Defs_TFT_Rotated_180 at 0x673B
; end of _initBlock_15
;__Lib_TFT_Defs.c,0 :: ?ICS__Lib_TFT_Defs___controller [2]
0x673C	0x00FF ;?ICS__Lib_TFT_Defs___controller+0
; end of ?ICS__Lib_TFT_Defs___controller
;,0 :: _initBlock_17 [2]
; Containing: ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation [1]
;             ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180 [1]
0x673E	0x0000 ;_initBlock_17+0 : ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation at 0x673E : ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180 at 0x673F
; end of _initBlock_17
;Interrupt.c,0 :: ?ICS_button1_state [2]
0x6740	0x0001 ;?ICS_button1_state+0
; end of ?ICS_button1_state
;Interrupt.c,0 :: ?ICS_button2_state [2]
0x6742	0x0000 ;?ICS_button2_state+0
; end of ?ICS_button2_state
;tetris_events_code.c,0 :: ?ICS?lstr7_tetris_events_code [12]
0x6744	0x48474948 ;?ICS?lstr7_tetris_events_code+0
0x6748	0x43532020 ;?ICS?lstr7_tetris_events_code+4
0x674C	0x0045524F ;?ICS?lstr7_tetris_events_code+8
; end of ?ICS?lstr7_tetris_events_code
;,0 :: _initBlock_21 [33]
; Containing: ?ICS?lstr5_tetris_events_code [11]
;             ?ICS?lstr6_tetris_events_code [6]
;             APBAHBPrescTable [16]
0x6750	0x48474948 ;_initBlock_21+0 : ?ICS?lstr5_tetris_events_code at 0x6750
0x6754	0x4F435320 ;_initBlock_21+4
0x6758	0x53004552 ;_initBlock_21+8 : ?ICS?lstr6_tetris_events_code at 0x675B
0x675C	0x45524F43 ;_initBlock_21+12
0x6760	0x00000000 ;_initBlock_21+16 : APBAHBPrescTable at 0x6761
0x6764	0x03020100 ;_initBlock_21+20
0x6768	0x03020104 ;_initBlock_21+24
0x676C	0x08070604 ;_initBlock_21+28
0x6770	0x09 ;_initBlock_21+32
; end of _initBlock_21
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150      [24]    __Lib_TFT_Defs_Write_to_Port
0x0168      [24]    _Delay_1us
0x0180      [80]    _TFT_SSD1963_8bit_Set_Index
0x01D0      [52]    _TFT_Set_Index
0x0204      [52]    _TFT_Write_Command
0x0238      [12]    _Is_TFT_Rotated_180
0x0244      [80]    _TFT_SSD1963YT_8bit_Write_Command
0x0294     [328]    _TFT_Set_Address_SSD1963II
0x03DC     [360]    _TFT_Set_Address_SSD1963I
0x0544     [120]    _TFT_Set_Address
0x05C0      [24]    _Delay_100ms
0x05D8      [24]    _Delay_10ms
0x05F0      [24]    _Delay_5ms
0x0608      [16]    __Lib_TFT_Is_SSD1963_Set
0x0618      [96]    _TFT_SSD1963_8bit_Write_Data
0x0678      [44]    _TFT_16bit_Write_Data
0x06A4      [36]    _TFT_RGBToColor16bit
0x06C8      [26]    _TFT_Color16bitToRGB
0x06E4     [136]    _TFT_Dot
0x076C      [92]    _TFT_Write_Data
0x07C8     [104]    _TFT_Set_Address_R61526
0x0830     [212]    _TFT_Set_Address_HX8352A
0x0904     [104]    _TFT_Set_Address_SST7715R
0x096C     [104]    _TFT_Set_Address_ILI9340
0x09D4     [104]    _TFT_Set_Address_ILI9342
0x0A3C     [104]    _TFT_Set_Address_ILI9481
0x0AA4      [44]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
0x0AD0     [196]    __Lib_TFT_Defs_TFT_Set_Pin_Directions
0x0B94     [140]    _GPIO_Clk_Enable
0x0C20      [52]    __Lib_TFT_Defs_Read_From_Port
0x0C54     [244]    _TFT_V_Line
0x0D48      [48]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction
0x0D78     [100]    __Lib_TFT__TFT_getHeader
0x0DDC     [500]    _GPIO_Config
0x0FD0      [16]    _Is_TFT_Set
0x0FE0     [164]    _TFT_ReadId_ST7789V_or_ILI9341
0x1084     [976]    __Lib_TFT_Defs_TFT_Reset_ILI9341
0x1454     [788]    __Lib_TFT_Defs_TFT_Reset_ST7789V
0x1768     [192]    _TFT_GetCurrentColor
0x1828     [404]    _TFT_H_Line
0x19BC      [28]    _GPIO_Digital_Output
0x19D8    [1528]    __Lib_TFT__TFT_Circle_Fill
0x1FD0     [512]    __Lib_TFT__TFT_Write_Char
0x21D0     [788]    __Lib_TFT__TFT_Write_Char_E
0x24E4      [28]    _srand
0x2500     [220]    _TFT_Init_ILI9341_8bit
0x25DC      [24]    _TFT_Move_Cursor
0x25F4      [28]    _TFT_Set_Default_Mode
0x2610      [16]    _TP_TFT_Set_Default_Mode
0x2620     [664]    _TFT_Line
0x28B8     [108]    _TFT_Set_Font
0x2924      [24]    _TFT_Set_Pen
0x293C      [64]    _TFT_Set_Brush
0x297C      [48]    tetris_driver_InitializeObjects
0x29AC     [620]    _TFT_Rectangle
0x2C18     [196]    _DrawScreen
0x2CDC     [144]    _TFT_Fill_Screen
0x2D6C     [988]    _TFT_Circle
0x3148      [24]    tetris_driver_InitializeTouchPanel
0x3160      [68]    _rand
0x31A4     [120]    _NVIC_IntEnable
0x321C      [48]    _Init_MCU
0x324C     [136]    _TFT_Write_Text
0x32D4     [108]    __Lib_System_105_107_SystemClockSetDefault
0x3340      [40]    _getAdcReading
0x3368      [20]    ___CC2DW
0x337C     [180]    _Left
0x3430     [208]    _Down
0x3500     [188]    _Right
0x35BC     [104]    _button2
0x3628     [272]    _Game_Layout
0x3738     [108]    _HighScore_Screen
0x37A4     [232]    _Game_Field
0x388C      [84]    _Timer3IntConfiguration
0x38E0     [128]    _AdcConfiguration
0x3960     [104]    _button1
0x39C8     [264]    _Home_Screen
0x3AD0      [68]    _Start_TP
0x3B14      [36]    _Random
0x3B38      [58]    ___FillZeros
0x3B74     [172]    _External_Int_Configuration
0x3C20     [164]    _joystick_configuration
0x3CC4      [80]    _EXTIPD4
0x3D14      [60]    _TIMER3_ISR
0x3D50     [100]    _main
0x3DB4     [132]    _EXTIPB5PA6
0x3E38      [64]    _EXTIPD2
0x3E78       [8]    ___GenExcept
0x3E80      [20]    __Lib_System_105_107_InitialSetUpFosc
0x3E94     [344]    __Lib_System_105_107_InitialSetUpRCCRCC2
0x3FEC     [112]    _EXTIPC13
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [9]    ?lstr1_tetris_events_code
0x20000009       [7]    ?lstr2_tetris_events_code
0x20000010      [10]    ?lstr3_tetris_events_code
0x2000001A      [12]    ?lstr4_tetris_events_code
0x20000026       [2]    _state_machine
0x20000028       [2]    _rand_pos
0x2000002A       [2]    _boxsize
0x2000002C       [4]    _y0
0x20000030       [4]    _x0
0x20000034       [2]    _counter
0x20000036       [1]    __Lib_TFT_FontInitialized
0x20000037       [1]    __Lib_TFT___SSD1963_controller
0x20000038       [2]    __Lib_TFT_Ptr_Set
0x2000003A       [1]    __Lib_TFT___no_acceleration
0x2000003B       [1]    __Lib_TFT_Defs_TFT_Rotated_180
0x2000003C       [2]    __Lib_TFT_Defs___controller
0x2000003E       [1]    __Lib_TFT_Defs_TFT_Disp_Rotation
0x2000003F       [1]    __Lib_TouchPanel_TFT__TP_Rotate_180
0x20000040       [2]    _button1_state
0x20000042       [2]    _button2_state
0x20000044      [12]    ?lstr7_tetris_events_code
0x20000050      [11]    ?lstr5_tetris_events_code
0x2000005B       [6]    ?lstr6_tetris_events_code
0x20000061       [1]    _object_pressed
0x20000062       [2]    _speed_counter
0x20000064       [2]    _variable_speed
0x20000066       [2]    _display_width
0x20000068       [8]    _Screen1
0x20000070       [2]    _display_height
0x20000072       [2]    _adcVal
0x20000074       [4]    _CurrentScreen
0x20000078       [2]    __Lib_CStdlib_randf
0x2000007A       [2]    _TFT_DISP_WIDTH
0x2000007C       [4]    __Lib_CStdlib_randx
0x20000080       [4]    ___System_CLOCK_IN_KHZ
0x20000084       [2]    _TFT_DISP_HEIGHT
0x20000086       [2]    __Lib_TFT__fontFirstChar
0x20000088       [4]    _TFT_SSD1963_Set_Address_Ptr
0x2000008C       [4]    _TFT_Set_Address_Ptr
0x20000090       [4]    _TFT_Write_Data_Ptr
0x20000094       [2]    __Lib_TFT__fontLastChar
0x20000096       [1]    __Lib_TFT_FontOrientation
0x20000097       [1]    _ExternalFontSet
0x20000098       [4]    __Lib_TFT__font
0x2000009C       [2]    __Lib_TFT_y_cord
0x2000009E       [2]    __Lib_TFT__fontHeight
0x200000A0       [2]    __Lib_TFT_x_cord
0x200000A2       [2]    __Lib_TFT_FontColor
0x200000A4      [10]    __Lib_TFT_headerBuffer
0x200000AE       [1]    __Lib_TFT_PenWidth
0x200000AF       [1]    __Lib_TFT_BrushEnabled
0x200000B0       [4]    _TFT_Get_Ext_Data_Ptr
0x200000B4       [4]    __Lib_TFT_activeExtFont
0x200000B8       [2]    __Lib_TFT_PenColor
0x200000BA       [1]    __Lib_TFT_GradientEnabled
0x200000BB       [1]    __Lib_TFT_GradientOrientation
0x200000BC       [2]    __Lib_TFT_GradColorFrom
0x200000BE       [2]    __Lib_TFT_GradColorTo
0x200000C0       [2]    __Lib_TFT_BrushColor
0x200000C4       [4]    _TFT_Set_Index_Ptr
0x200000C8       [4]    _TFT_Write_Command_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x05BC       [2]    ?ICS_speed_counter
0x05BE       [2]    ?ICS_variable_speed
0x405C    [7724]    _Impact26x39_Regular
0x5E88    [2168]    _TFT_defaultFont
0x6700       [9]    ?ICS?lstr1_tetris_events_code
0x6709       [7]    ?ICS?lstr2_tetris_events_code
0x6710      [10]    ?ICS?lstr3_tetris_events_code
0x671A      [12]    ?ICS?lstr4_tetris_events_code
0x6726       [2]    ?ICS_state_machine
0x6728       [2]    ?ICS_rand_pos
0x672A       [2]    ?ICS_boxsize
0x672C       [4]    ?ICS_y0
0x6730       [4]    ?ICS_x0
0x6734       [2]    ?ICS_counter
0x6736       [1]    ?ICS__Lib_TFT_FontInitialized
0x6737       [1]    ?ICS__Lib_TFT___SSD1963_controller
0x6738       [2]    ?ICS__Lib_TFT_Ptr_Set
0x673A       [1]    ?ICS__Lib_TFT___no_acceleration
0x673B       [1]    ?ICS__Lib_TFT_Defs_TFT_Rotated_180
0x673C       [2]    ?ICS__Lib_TFT_Defs___controller
0x673E       [1]    ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation
0x673F       [1]    ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180
0x6740       [2]    ?ICS_button1_state
0x6742       [2]    ?ICS_button2_state
0x6744      [12]    ?ICS?lstr7_tetris_events_code
0x6750      [11]    ?ICS?lstr5_tetris_events_code
0x675B       [6]    ?ICS?lstr6_tetris_events_code
0x6761      [16]    __Lib_System_105_107_APBAHBPrescTable
