<section class="section brd-btm" id="experience">
    <div class="row">
        <div class="col-sm-12 clear-mrg">
            <h2 class="title-thin text-muted">工作经历</h2>
            <br />
            <div class="education">
                <div class="education-box">
                    <time class="education-date" datetime="2016-01TNow">
                        <span>10. <strong class="text-upper">2015</strong> - <strong>至今</strong></span>
                    </time>
                    <h3>上海鸿洋印刷包装制品有限公司</h3>
                    <span class="education-company">人事经理</span>
                    <p>管理和实施人力资源各项操作,参与公司人事决策</p>
                    <p>根据业务需求，提出年度人员计划及招聘需求，推进招聘实施并进行人员配置</p>
                    <p>根据核心业务部门需求，提出组织发展需求，协助组织设计并推动实施</p>
                    <p>通过主动和管理层、员工的互动，建立有效和多样化的渠道，推进企业文化建设</p>
                </div>
                <!-- .education-box -->

                <div class="education-box">
                    <time class="education-date" datetime="2014-09T2016-01">
                        <span>Jun. <strong class="text-upper">2018</strong> - Sep. <strong>2018</strong></span>
                    </time>
                    <h3>FPGA-based Efficient Segmentation Network Design on Self-driving Car</h3>
                    <span class="education-company">Intern of Computer Vision Algorithm Engineer</span>
                    <p>Design a light-weight semantic segmentation network deployed on FPGA platform</p>
                    <p>Fine-tune network structure and hyperparameters</p>
                    <p>Use knowledge distillation and pruning to simplify network, increasing backbone ImageNet accuracy 2.57%/1.09%</p>
                    <p>Achieve 93.4% mIoU on driving area and 60ms inference speed on FPGA</p>
                </div>
                <div class="education-box">
                    <time class="education-date" datetime="2014-09T2016-01">
                        <span>Sep. <strong class="text-upper">2017</strong> - Nov. <strong>2017</strong></span>
                    </time>
                    <h3>ResNet based FPGA CNN Accelerator Design</h3>
                    <p>Replace Convolution with XNOR gate based on XNOR-Net</p>
                    <p>Use tensorflow to verify the effective of algorithm</p>
                    <p>Design Convolution Module, RAM block, Control Module and Logics in VHDL on VC707 platform</p>
                </div>
                <div class="education-box">
                    <time class="education-date" datetime="2014-09T2016-01">
                        <span>Sep. <strong class="text-upper">2016</strong> - Apr. <strong>2017</strong></span>
                    </time>
                    <h3>Design, Develop and Deploy of Powerline Communication System</h3>
                    <p>Simulate system and blocks on Matlab</p>
                    <p>Program on TMS320F28069 DSP chip using C</p>
                    <p>Design the synchronization algorithm based on the channel character of 220V powerline</p>
                </div>
            </div>
        </div>
    </div>
</section><!-- .section -->
