#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu May  8 11:23:32 2025
# Process ID: 23680
# Current directory: D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.runs/synth_1
# Command line: vivado.exe -log AXI4_TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AXI4_TOP.tcl
# Log file: D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.runs/synth_1/AXI4_TOP.vds
# Journal file: D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.runs/synth_1\vivado.jou
# Running On: DESKTOP-OFMTL6K, OS: Windows, CPU Frequency: 2694 MHz, CPU Physical cores: 4, Host memory: 8490 MB
#-----------------------------------------------------------
source AXI4_TOP.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1392.715 ; gain = 120.414
Command: read_checkpoint -auto_incremental -incremental {D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/utils_1/imports/synth_1/read_address.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/utils_1/imports/synth_1/read_address.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top AXI4_TOP -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1320
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-10714] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/read_data_address.v:32]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1838.246 ; gain = 406.664
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AXI4_TOP' [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/AXI_SYSTEM.v:2]
INFO: [Synth 8-6157] synthesizing module 'AXI_MASTER' [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/AXI_MASTER.v:3]
INFO: [Synth 8-6157] synthesizing module 'write_address' [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/write_address.v:6]
INFO: [Synth 8-6155] done synthesizing module 'write_address' (0#1) [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/write_address.v:6]
INFO: [Synth 8-6157] synthesizing module 'write_data' [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/write_data.v:6]
INFO: [Synth 8-6155] done synthesizing module 'write_data' (0#1) [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/write_data.v:6]
INFO: [Synth 8-6157] synthesizing module 'write_response' [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/write_resp.v:3]
INFO: [Synth 8-6155] done synthesizing module 'write_response' (0#1) [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/write_resp.v:3]
INFO: [Synth 8-6157] synthesizing module 'read_address' [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/read_address.v:3]
INFO: [Synth 8-6155] done synthesizing module 'read_address' (0#1) [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/read_address.v:3]
INFO: [Synth 8-6157] synthesizing module 'read_data' [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/read_data.v:3]
INFO: [Synth 8-6155] done synthesizing module 'read_data' (0#1) [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/read_data.v:3]
INFO: [Synth 8-6155] done synthesizing module 'AXI_MASTER' (0#1) [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/AXI_MASTER.v:3]
INFO: [Synth 8-6157] synthesizing module 'AXI_SLAVE' [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/AXI_SLAVE.v:3]
INFO: [Synth 8-6157] synthesizing module 'write_data_address' [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/write_data_address.v:3]
INFO: [Synth 8-6155] done synthesizing module 'write_data_address' (0#1) [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/write_data_address.v:3]
INFO: [Synth 8-6157] synthesizing module 'read_data_address' [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/read_data_address.v:3]
INFO: [Synth 8-6155] done synthesizing module 'read_data_address' (0#1) [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/read_data_address.v:3]
INFO: [Synth 8-6155] done synthesizing module 'AXI_SLAVE' (0#1) [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/AXI_SLAVE.v:3]
INFO: [Synth 8-6155] done synthesizing module 'AXI4_TOP' (0#1) [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/AXI_SYSTEM.v:2]
WARNING: [Synth 8-7137] Register wvalid_reg in module write_data has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/write_data.v:32]
WARNING: [Synth 8-7137] Register wlast_reg in module write_data has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/write_data.v:33]
WARNING: [Synth 8-7137] Register wdata_reg in module write_data has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/write_data.v:35]
WARNING: [Synth 8-7137] Register wr_res_reg in module write_response has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/write_resp.v:25]
WARNING: [Synth 8-6014] Unused sequential element wrap_boundary_reg was removed.  [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/read_data.v:51]
WARNING: [Synth 8-6014] Unused sequential element address_n_reg was removed.  [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/read_data.v:52]
WARNING: [Synth 8-6014] Unused sequential element temp_addr_reg was removed.  [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/read_data.v:54]
WARNING: [Synth 8-6014] Unused sequential element buffer_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element mem_reg was removed. 
WARNING: [Synth 8-7137] Register wrap_boundary_reg in module write_data_address has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/write_data_address.v:71]
WARNING: [Synth 8-7137] Register address_n_reg in module write_data_address has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/write_data_address.v:72]
WARNING: [Synth 8-7137] Register wr_cnt_reg in module write_data_address has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/write_data_address.v:132]
WARNING: [Synth 8-6014] Unused sequential element wrap_boundary_reg was removed.  [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/read_data_address.v:58]
WARNING: [Synth 8-6014] Unused sequential element address_n_reg was removed.  [D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/sources_1/new/read_data_address.v:59]
WARNING: [Synth 8-7129] Port input_re_burst[1] in module read_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_re_burst[0] in module read_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_re_arvalid in module read_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[31] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[30] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[29] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[28] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[27] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[26] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[25] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[24] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[23] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[22] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[21] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[20] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[19] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[18] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[17] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[16] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[15] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[14] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[13] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[12] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[11] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[10] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[9] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[8] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[7] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[6] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[5] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[4] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[3] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[2] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[1] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[0] in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port bready in module write_data_address is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_re_addr[15] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_re_addr[14] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_re_addr[13] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_re_addr[12] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_re_addr[11] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_re_addr[10] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_re_addr[9] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_re_addr[8] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_re_addr[7] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_re_addr[6] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_re_addr[5] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_re_addr[4] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_re_addr[3] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_re_addr[2] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_re_addr[1] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_re_addr[0] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_re_size[2] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_re_size[1] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_re_size[0] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_re_burst[1] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_re_burst[0] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[31] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[30] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[29] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[28] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[27] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[26] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[25] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[24] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[23] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[22] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[21] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[20] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[19] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[18] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[17] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[16] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[15] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[14] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[13] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[12] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[11] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[10] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[9] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[8] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[7] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[6] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[5] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[4] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[3] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[2] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[1] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdata[0] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rresp[1] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rresp[0] in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rlast in module read_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port bresp[1] in module write_response is either unconnected or has no load
WARNING: [Synth 8-7129] Port bresp[0] in module write_response is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1933.957 ; gain = 502.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1933.957 ; gain = 502.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1933.957 ; gain = 502.375
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.srcs/utils_1/imports/synth_1/read_address.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1933.957 ; gain = 502.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1933.957 ; gain = 502.375
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'write_address'
INFO: [Synth 8-802] inferred FSM for state register 're_state_reg' in module 'read_address'
INFO: [Synth 8-802] inferred FSM for state register 're_data_reg' in module 'read_data'
INFO: [Synth 8-802] inferred FSM for state register 're_st_reg' in module 'read_data_address'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WR_IDLE |                               00 |                               00
                 WR_ADDR |                               01 |                               01
                   WR_RS |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'write_address'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RE_IDLE |                              001 |                               00
                 RE_ADDR |                              010 |                               01
                 RE_SENT |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 're_state_reg' using encoding 'one-hot' in module 'read_address'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RE_IDLE |                              001 |                         00000000
                 RE_SENT |                              010 |                         00000010
                   RE_RS |                              100 |                         00000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 're_data_reg' using encoding 'one-hot' in module 'read_data'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RE_IDLE |                              001 |                               00
                 RE_DATA |                              010 |                               01
                   RE_RS |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 're_st_reg' using encoding 'one-hot' in module 'read_data_address'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1933.957 ; gain = 502.375
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 14    
+---Multipliers : 
	               9x32  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 3     
	   4 Input   16 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 3     
	   3 Input    8 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 10    
	   4 Input    2 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 25    
	   3 Input    1 Bit        Muxes := 24    
	   4 Input    1 Bit        Muxes := 23    
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port input_re_burst[1] in module AXI4_TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port input_re_burst[0] in module AXI4_TOP is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2125.727 ; gain = 694.145
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2125.727 ; gain = 694.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (master_inst/wr_data_inst/wvalid_reg_LDC) is unused and will be removed from module AXI4_TOP.
WARNING: [Synth 8-3332] Sequential element (master_inst/wr_data_inst/wvalid_reg_P) is unused and will be removed from module AXI4_TOP.
WARNING: [Synth 8-3332] Sequential element (master_inst/wr_data_inst/wlast_reg_LDC) is unused and will be removed from module AXI4_TOP.
WARNING: [Synth 8-3332] Sequential element (master_inst/wr_data_inst/wlast_reg_P) is unused and will be removed from module AXI4_TOP.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2125.727 ; gain = 694.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2125.727 ; gain = 694.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2125.727 ; gain = 694.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2125.727 ; gain = 694.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2125.727 ; gain = 694.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2125.727 ; gain = 694.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2125.727 ; gain = 694.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     3|
|3     |LUT1   |     1|
|4     |LUT2   |     6|
|5     |LUT3   |    46|
|6     |LUT4   |    35|
|7     |LUT5   |    27|
|8     |LUT6   |    30|
|9     |FDCE   |    31|
|10    |FDPE   |    19|
|11    |FDRE   |    80|
|12    |IBUF   |    64|
|13    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-------------------+------+
|      |Instance         |Module             |Cells |
+------+-----------------+-------------------+------+
|1     |top              |                   |   375|
|2     |  master_inst    |AXI_MASTER         |   175|
|3     |    re_addr_inst |read_address       |    22|
|4     |    re_data_inst |read_data          |    51|
|5     |    wr_addr_inst |write_address      |    11|
|6     |    wr_data_inst |write_data         |    91|
|7     |  slave_inst     |AXI_SLAVE          |   103|
|8     |    u_read       |read_data_address  |    90|
|9     |    u_write      |write_data_address |    13|
+------+-----------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2125.727 ; gain = 694.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 116 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2125.727 ; gain = 694.145
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2125.727 ; gain = 694.145
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2133.523 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2233.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e6295d80
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 116 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2233.023 ; gain = 807.793
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/Vy/university/formal/N3 - HK2/Project 1/Code/Code/test_AXI4/test_AXI4.runs/synth_1/AXI4_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AXI4_TOP_utilization_synth.rpt -pb AXI4_TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  8 11:24:22 2025...
