From 77bc5058282f3b55303633b23b0f934f459789c0 Mon Sep 17 00:00:00 2001
From: Ghennadi Procopciuc <Ghennadi.Procopciuc@nxp.com>
Date: Fri, 20 Nov 2020 10:19:56 +0200
Subject: [PATCH 18/78] dt-bindings: s32g274a: Add LLCE CAN pinmuxing defines

Issue: ALB-5781
Signed-off-by: Ghennadi Procopciuc <Ghennadi.Procopciuc@nxp.com>
---
 include/dt-bindings/pinctrl/s32g274-pinctrl.h | 66 +++++++++++++++++++
 1 file changed, 66 insertions(+)

diff --git a/include/dt-bindings/pinctrl/s32g274-pinctrl.h b/include/dt-bindings/pinctrl/s32g274-pinctrl.h
index 6cd40a1f4652..b2c57ee2f8b5 100644
--- a/include/dt-bindings/pinctrl/s32g274-pinctrl.h
+++ b/include/dt-bindings/pinctrl/s32g274-pinctrl.h
@@ -894,4 +894,70 @@
 #define S32_GEN1_PAD_PC7__SIUL_EIRQ30		940	PAD_CTL_EIRQ_2
 #define S32_GEN1_PAD_PC8__SIUL_EIRQ31		941	PAD_CTL_EIRQ_2
 
+/* LLCE CAN */
+#define S32_GEN1_PAD_PC_11_LLCE_CAN0_RX_I	745	PAD_CTL_SRC_SIG_SEL2
+#define S32_GEN1_PAD_PC_11_LLCE_CAN0_RX_O	43	PAD_CTL_IBE
+#define S32_GEN1_PAD_PC_12_LLCE_CAN0_TX		44	(PAD_CTL_OBE | \
+							 PAD_CTL_SRC_SIG_SEL2)
+#define S32_GEN1_PAD_PJ_02_LLCE_CAN1_RX_I	746	PAD_CTL_SRC_SIG_SEL2
+#define S32_GEN1_PAD_PJ_02_LLCE_CAN1_RX_O	146	PAD_CTL_IBE
+#define S32_GEN1_PAD_PJ_01_LLCE_CAN1_TX		145	(PAD_CTL_OBE | \
+							 PAD_CTL_SRC_SIG_SEL1)
+#define S32_GEN1_PAD_PJ_04_LLCE_CAN2_RX_I	747	PAD_CTL_SRC_SIG_SEL2
+#define S32_GEN1_PAD_PJ_04_LLCE_CAN2_RX_O	148	PAD_CTL_IBE
+#define S32_GEN1_PAD_PJ_03_LLCE_CAN2_TX		147	(PAD_CTL_OBE | \
+							 PAD_CTL_SRC_SIG_SEL1)
+#define S32_GEN1_PAD_PJ_06_LLCE_CAN3_RX_I	748	PAD_CTL_SRC_SIG_SEL2
+#define S32_GEN1_PAD_PJ_06_LLCE_CAN3_RX_O	150	PAD_CTL_IBE
+#define S32_GEN1_PAD_PJ_05_LLCE_CAN3_TX		149	(PAD_CTL_OBE | \
+							 PAD_CTL_SRC_SIG_SEL1)
+#define S32_GEN1_PAD_PJ_08_LLCE_CAN4_RX_I	749	PAD_CTL_SRC_SIG_SEL2
+#define S32_GEN1_PAD_PJ_08_LLCE_CAN4_RX_O	152	PAD_CTL_IBE
+#define S32_GEN1_PAD_PJ_07_LLCE_CAN4_TX		151	(PAD_CTL_OBE | \
+							 PAD_CTL_SRC_SIG_SEL1)
+#define S32_GEN1_PAD_PJ_10_LLCE_CAN5_RX_I	750	PAD_CTL_SRC_SIG_SEL2
+#define S32_GEN1_PAD_PJ_10_LLCE_CAN5_RX_O	154	PAD_CTL_IBE
+#define S32_GEN1_PAD_PJ_09_LLCE_CAN5_TX		153	(PAD_CTL_OBE | \
+							 PAD_CTL_SRC_SIG_SEL1)
+#define S32_GEN1_PAD_PJ_12_LLCE_CAN6_RX_I	751	PAD_CTL_SRC_SIG_SEL2
+#define S32_GEN1_PAD_PJ_12_LLCE_CAN6_RX_O	156	PAD_CTL_IBE
+#define S32_GEN1_PAD_PJ_11_LLCE_CAN6_TX		155	(PAD_CTL_OBE | \
+							 PAD_CTL_SRC_SIG_SEL1)
+#define S32_GEN1_PAD_PJ_14_LLCE_CAN7_RX_I	752	PAD_CTL_SRC_SIG_SEL2
+#define S32_GEN1_PAD_PJ_14_LLCE_CAN7_RX_O	158	PAD_CTL_IBE
+#define S32_GEN1_PAD_PJ_13_LLCE_CAN7_TX		157	(PAD_CTL_OBE | \
+							 PAD_CTL_SRC_SIG_SEL1)
+#define S32_GEN1_PAD_PK_00_LLCE_CAN8_RX_I	753	PAD_CTL_SRC_SIG_SEL2
+#define S32_GEN1_PAD_PK_00_LLCE_CAN8_RX_O	160	PAD_CTL_IBE
+#define S32_GEN1_PAD_PJ_15_LLCE_CAN8_TX		159	(PAD_CTL_OBE | \
+							 PAD_CTL_SRC_SIG_SEL1)
+#define S32_GEN1_PAD_PK_02_LLCE_CAN9_RX_I	754	PAD_CTL_SRC_SIG_SEL2
+#define S32_GEN1_PAD_PK_02_LLCE_CAN9_RX_O	162	PAD_CTL_IBE
+#define S32_GEN1_PAD_PK_01_LLCE_CAN9_TX		161	(PAD_CTL_OBE | \
+							 PAD_CTL_SRC_SIG_SEL1)
+#define S32_GEN1_PAD_PK_04_LLCE_CAN10_RX_I	755	PAD_CTL_SRC_SIG_SEL2
+#define S32_GEN1_PAD_PK_04_LLCE_CAN10_RX_O	164	PAD_CTL_IBE
+#define S32_GEN1_PAD_PK_03_LLCE_CAN10_TX	163	(PAD_CTL_OBE | \
+							 PAD_CTL_SRC_SIG_SEL1)
+#define S32_GEN1_PAD_PK_06_LLCE_CAN11_RX_I	756	PAD_CTL_SRC_SIG_SEL2
+#define S32_GEN1_PAD_PK_06_LLCE_CAN11_RX_O	166	PAD_CTL_IBE
+#define S32_GEN1_PAD_PK_05_LLCE_CAN11_TX	165	(PAD_CTL_OBE | \
+							 PAD_CTL_SRC_SIG_SEL1)
+#define S32_GEN1_PAD_PK_08_LLCE_CAN12_RX_I	757	PAD_CTL_SRC_SIG_SEL2
+#define S32_GEN1_PAD_PK_08_LLCE_CAN12_RX_O	168	PAD_CTL_IBE
+#define S32_GEN1_PAD_PK_07_LLCE_CAN12_TX	167	(PAD_CTL_OBE | \
+							 PAD_CTL_SRC_SIG_SEL1)
+#define S32_GEN1_PAD_PK_10_LLCE_CAN13_RX_I	758	PAD_CTL_SRC_SIG_SEL2
+#define S32_GEN1_PAD_PK_10_LLCE_CAN13_RX_O	170	PAD_CTL_IBE
+#define S32_GEN1_PAD_PK_09_LLCE_CAN13_TX	169	(PAD_CTL_OBE | \
+							 PAD_CTL_SRC_SIG_SEL1)
+#define S32_GEN1_PAD_PK_12_LLCE_CAN14_RX_I	759	PAD_CTL_SRC_SIG_SEL2
+#define S32_GEN1_PAD_PK_12_LLCE_CAN14_RX_O	172	PAD_CTL_IBE
+#define S32_GEN1_PAD_PK_11_LLCE_CAN14_TX	171	(PAD_CTL_OBE | \
+							 PAD_CTL_SRC_SIG_SEL1)
+#define S32_GEN1_PAD_PK_14_LLCE_CAN15_RX_I	760	PAD_CTL_SRC_SIG_SEL2
+#define S32_GEN1_PAD_PK_14_LLCE_CAN15_RX_O	174	PAD_CTL_IBE
+#define S32_GEN1_PAD_PK_13_LLCE_CAN15_TX	173	(PAD_CTL_OBE | \
+							 PAD_CTL_SRC_SIG_SEL1)
+
 #endif /* __DT_BINDINGS_S32G274_PINCTRL_H__ */
-- 
2.25.1

