Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Dec  5 13:01:03 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld_unredundant/cascade/mul9/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  81          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (81)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (81)
5. checking no_input_delay (17)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (81)
-------------------------
 There are 81 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src11_reg[0]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src12_reg[0]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src13_reg[0]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src14_reg[0]/C
src14_reg[1]/C
src14_reg[2]/C
src15_reg[0]/C
src15_reg[1]/C
src16_reg[0]/C
src1_reg[0]/C
src1_reg[1]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (81)
-------------------------------------------------
 There are 81 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src11_reg[0]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src12_reg[0]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src13_reg[0]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src14_reg[0]/D
src14_reg[1]/D
src14_reg[2]/D
src15_reg[0]/D
src15_reg[1]/D
src16_reg[0]/D
src1_reg[0]/D
src1_reg[1]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   99          inf        0.000                      0                   99           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            99 Endpoints
Min Delay            99 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.025ns  (logic 4.884ns (54.119%)  route 4.141ns (45.881%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.011     1.352    compressor/chain0_0/src1[0]
    SLICE_X2Y65                                                       r  compressor/chain0_0/lut5_prop3/I0
    SLICE_X2Y65          LUT5 (Prop_lut5_I0_O)        0.097     1.449 r  compressor/chain0_0/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.449    compressor/chain0_0/prop[3]
    SLICE_X2Y65                                                       r  compressor/chain0_0/carry4_inst0/S[3]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.733 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.733    compressor/chain0_0/carryout[3]
    SLICE_X2Y66                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.970 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=6, routed)           0.703     2.672    compressor/chain1_0/lut6_2_inst5/I0
    SLICE_X0Y67                                                       r  compressor/chain1_0/lut6_2_inst5/LUT6/I0
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.222     2.894 r  compressor/chain1_0/lut6_2_inst5/LUT6/O
                         net (fo=1, routed)           0.000     2.894    compressor/chain1_0/prop[5]
    SLICE_X0Y67                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.326 r  compressor/chain1_0/carry4_inst1/O[2]
                         net (fo=6, routed)           0.928     4.254    compressor/chain2_0/lut2_gene9_0[3]
    SLICE_X1Y66                                                       r  compressor/chain2_0/lut4_prop3/I0
    SLICE_X1Y66          LUT4 (Prop_lut4_I0_O)        0.230     4.484 r  compressor/chain2_0/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.484    compressor/chain2_0/prop[3]
    SLICE_X1Y66                                                       r  compressor/chain2_0/carry4_inst0/S[3]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.783 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.783    compressor/chain2_0/carryout[3]
    SLICE_X1Y67                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.872 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.872    compressor/chain2_0/carryout[7]
    SLICE_X1Y68                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.102 r  compressor/chain2_0/carry4_inst2/O[1]
                         net (fo=1, routed)           1.499     6.602    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.423     9.025 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.025    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.025ns  (logic 4.773ns (52.890%)  route 4.252ns (47.110%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.011     1.352    compressor/chain0_0/src1[0]
    SLICE_X2Y65                                                       r  compressor/chain0_0/lut5_prop3/I0
    SLICE_X2Y65          LUT5 (Prop_lut5_I0_O)        0.097     1.449 r  compressor/chain0_0/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.449    compressor/chain0_0/prop[3]
    SLICE_X2Y65                                                       r  compressor/chain0_0/carry4_inst0/S[3]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.733 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.733    compressor/chain0_0/carryout[3]
    SLICE_X2Y66                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.970 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=6, routed)           0.703     2.672    compressor/chain1_0/lut6_2_inst5/I0
    SLICE_X0Y67                                                       r  compressor/chain1_0/lut6_2_inst5/LUT6/I0
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.222     2.894 r  compressor/chain1_0/lut6_2_inst5/LUT6/O
                         net (fo=1, routed)           0.000     2.894    compressor/chain1_0/prop[5]
    SLICE_X0Y67                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.326 r  compressor/chain1_0/carry4_inst1/O[2]
                         net (fo=6, routed)           0.928     4.254    compressor/chain2_0/lut2_gene9_0[3]
    SLICE_X1Y66                                                       r  compressor/chain2_0/lut4_prop3/I0
    SLICE_X1Y66          LUT4 (Prop_lut4_I0_O)        0.230     4.484 r  compressor/chain2_0/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.484    compressor/chain2_0/prop[3]
    SLICE_X1Y66                                                       r  compressor/chain2_0/carry4_inst0/S[3]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.783 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.783    compressor/chain2_0/carryout[3]
    SLICE_X1Y67                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.013 r  compressor/chain2_0/carry4_inst1/O[1]
                         net (fo=1, routed)           1.610     6.624    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.401     9.025 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.025    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.941ns  (logic 4.802ns (53.711%)  route 4.139ns (46.289%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.011     1.352    compressor/chain0_0/src1[0]
    SLICE_X2Y65                                                       r  compressor/chain0_0/lut5_prop3/I0
    SLICE_X2Y65          LUT5 (Prop_lut5_I0_O)        0.097     1.449 r  compressor/chain0_0/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.449    compressor/chain0_0/prop[3]
    SLICE_X2Y65                                                       r  compressor/chain0_0/carry4_inst0/S[3]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.733 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.733    compressor/chain0_0/carryout[3]
    SLICE_X2Y66                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.970 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=6, routed)           0.703     2.672    compressor/chain1_0/lut6_2_inst5/I0
    SLICE_X0Y67                                                       r  compressor/chain1_0/lut6_2_inst5/LUT6/I0
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.222     2.894 r  compressor/chain1_0/lut6_2_inst5/LUT6/O
                         net (fo=1, routed)           0.000     2.894    compressor/chain1_0/prop[5]
    SLICE_X0Y67                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.326 r  compressor/chain1_0/carry4_inst1/O[2]
                         net (fo=6, routed)           0.928     4.254    compressor/chain2_0/lut2_gene9_0[3]
    SLICE_X1Y66                                                       r  compressor/chain2_0/lut4_prop3/I0
    SLICE_X1Y66          LUT4 (Prop_lut4_I0_O)        0.230     4.484 r  compressor/chain2_0/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.484    compressor/chain2_0/prop[3]
    SLICE_X1Y66                                                       r  compressor/chain2_0/carry4_inst0/S[3]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.783 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.783    compressor/chain2_0/carryout[3]
    SLICE_X1Y67                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.872 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.872    compressor/chain2_0/carryout[7]
    SLICE_X1Y68                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.031 r  compressor/chain2_0/carry4_inst2/O[0]
                         net (fo=1, routed)           1.497     6.529    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.412     8.941 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.941    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.925ns  (logic 4.790ns (53.665%)  route 4.136ns (46.335%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.011     1.352    compressor/chain0_0/src1[0]
    SLICE_X2Y65                                                       r  compressor/chain0_0/lut5_prop3/I0
    SLICE_X2Y65          LUT5 (Prop_lut5_I0_O)        0.097     1.449 r  compressor/chain0_0/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.449    compressor/chain0_0/prop[3]
    SLICE_X2Y65                                                       r  compressor/chain0_0/carry4_inst0/S[3]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.733 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.733    compressor/chain0_0/carryout[3]
    SLICE_X2Y66                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.970 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=6, routed)           0.703     2.672    compressor/chain1_0/lut6_2_inst5/I0
    SLICE_X0Y67                                                       r  compressor/chain1_0/lut6_2_inst5/LUT6/I0
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.222     2.894 r  compressor/chain1_0/lut6_2_inst5/LUT6/O
                         net (fo=1, routed)           0.000     2.894    compressor/chain1_0/prop[5]
    SLICE_X0Y67                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.326 r  compressor/chain1_0/carry4_inst1/O[2]
                         net (fo=6, routed)           0.928     4.254    compressor/chain2_0/lut2_gene9_0[3]
    SLICE_X1Y66                                                       r  compressor/chain2_0/lut4_prop3/I0
    SLICE_X1Y66          LUT4 (Prop_lut4_I0_O)        0.230     4.484 r  compressor/chain2_0/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.484    compressor/chain2_0/prop[3]
    SLICE_X1Y66                                                       r  compressor/chain2_0/carry4_inst0/S[3]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.783 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.783    compressor/chain2_0/carryout[3]
    SLICE_X1Y67                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.872 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.872    compressor/chain2_0/carryout[7]
    SLICE_X1Y68                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     4.992 r  compressor/chain2_0/carry4_inst2/CO[1]
                         net (fo=1, routed)           1.494     6.487    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.439     8.925 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.925    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.884ns  (logic 4.698ns (52.880%)  route 4.186ns (47.120%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.011     1.352    compressor/chain0_0/src1[0]
    SLICE_X2Y65                                                       r  compressor/chain0_0/lut5_prop3/I0
    SLICE_X2Y65          LUT5 (Prop_lut5_I0_O)        0.097     1.449 r  compressor/chain0_0/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.449    compressor/chain0_0/prop[3]
    SLICE_X2Y65                                                       r  compressor/chain0_0/carry4_inst0/S[3]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.733 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.733    compressor/chain0_0/carryout[3]
    SLICE_X2Y66                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.970 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=6, routed)           0.703     2.672    compressor/chain1_0/lut6_2_inst5/I0
    SLICE_X0Y67                                                       r  compressor/chain1_0/lut6_2_inst5/LUT6/I0
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.222     2.894 r  compressor/chain1_0/lut6_2_inst5/LUT6/O
                         net (fo=1, routed)           0.000     2.894    compressor/chain1_0/prop[5]
    SLICE_X0Y67                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.326 r  compressor/chain1_0/carry4_inst1/O[2]
                         net (fo=6, routed)           0.928     4.254    compressor/chain2_0/lut2_gene9_0[3]
    SLICE_X1Y66                                                       r  compressor/chain2_0/lut4_prop3/I0
    SLICE_X1Y66          LUT4 (Prop_lut4_I0_O)        0.230     4.484 r  compressor/chain2_0/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.484    compressor/chain2_0/prop[3]
    SLICE_X1Y66                                                       r  compressor/chain2_0/carry4_inst0/S[3]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.783 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.783    compressor/chain2_0/carryout[3]
    SLICE_X1Y67                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.942 r  compressor/chain2_0/carry4_inst1/O[0]
                         net (fo=1, routed)           1.545     6.487    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.397     8.884 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.884    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.812ns  (logic 4.782ns (54.264%)  route 4.030ns (45.736%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.011     1.352    compressor/chain0_0/src1[0]
    SLICE_X2Y65                                                       r  compressor/chain0_0/lut5_prop3/I0
    SLICE_X2Y65          LUT5 (Prop_lut5_I0_O)        0.097     1.449 r  compressor/chain0_0/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.449    compressor/chain0_0/prop[3]
    SLICE_X2Y65                                                       r  compressor/chain0_0/carry4_inst0/S[3]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.733 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.733    compressor/chain0_0/carryout[3]
    SLICE_X2Y66                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.970 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=6, routed)           0.703     2.672    compressor/chain1_0/lut6_2_inst5/I0
    SLICE_X0Y67                                                       r  compressor/chain1_0/lut6_2_inst5/LUT6/I0
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.222     2.894 r  compressor/chain1_0/lut6_2_inst5/LUT6/O
                         net (fo=1, routed)           0.000     2.894    compressor/chain1_0/prop[5]
    SLICE_X0Y67                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.326 r  compressor/chain1_0/carry4_inst1/O[2]
                         net (fo=6, routed)           0.928     4.254    compressor/chain2_0/lut2_gene9_0[3]
    SLICE_X1Y66                                                       r  compressor/chain2_0/lut4_prop3/I0
    SLICE_X1Y66          LUT4 (Prop_lut4_I0_O)        0.230     4.484 r  compressor/chain2_0/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.484    compressor/chain2_0/prop[3]
    SLICE_X1Y66                                                       r  compressor/chain2_0/carry4_inst0/S[3]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.783 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.783    compressor/chain2_0/carryout[3]
    SLICE_X1Y67                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.017 r  compressor/chain2_0/carry4_inst1/O[3]
                         net (fo=1, routed)           1.389     6.406    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.406     8.812 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.812    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.777ns  (logic 4.727ns (53.850%)  route 4.051ns (46.150%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.011     1.352    compressor/chain0_0/src1[0]
    SLICE_X2Y65                                                       r  compressor/chain0_0/lut5_prop3/I0
    SLICE_X2Y65          LUT5 (Prop_lut5_I0_O)        0.097     1.449 r  compressor/chain0_0/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.449    compressor/chain0_0/prop[3]
    SLICE_X2Y65                                                       r  compressor/chain0_0/carry4_inst0/S[3]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.733 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.733    compressor/chain0_0/carryout[3]
    SLICE_X2Y66                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.970 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=6, routed)           0.703     2.672    compressor/chain1_0/lut6_2_inst5/I0
    SLICE_X0Y67                                                       r  compressor/chain1_0/lut6_2_inst5/LUT6/I0
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.222     2.894 r  compressor/chain1_0/lut6_2_inst5/LUT6/O
                         net (fo=1, routed)           0.000     2.894    compressor/chain1_0/prop[5]
    SLICE_X0Y67                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.326 r  compressor/chain1_0/carry4_inst1/O[2]
                         net (fo=6, routed)           0.928     4.254    compressor/chain2_0/lut2_gene9_0[3]
    SLICE_X1Y66                                                       r  compressor/chain2_0/lut4_prop3/I0
    SLICE_X1Y66          LUT4 (Prop_lut4_I0_O)        0.230     4.484 r  compressor/chain2_0/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.484    compressor/chain2_0/prop[3]
    SLICE_X1Y66                                                       r  compressor/chain2_0/carry4_inst0/S[3]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.783 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.783    compressor/chain2_0/carryout[3]
    SLICE_X1Y67                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     4.964 r  compressor/chain2_0/carry4_inst1/O[2]
                         net (fo=1, routed)           1.409     6.374    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.404     8.777 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.777    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.606ns  (logic 4.458ns (51.797%)  route 4.148ns (48.203%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.011     1.352    compressor/chain0_0/src1[0]
    SLICE_X2Y65                                                       r  compressor/chain0_0/lut5_prop3/I0
    SLICE_X2Y65          LUT5 (Prop_lut5_I0_O)        0.097     1.449 r  compressor/chain0_0/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.449    compressor/chain0_0/prop[3]
    SLICE_X2Y65                                                       r  compressor/chain0_0/carry4_inst0/S[3]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.733 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.733    compressor/chain0_0/carryout[3]
    SLICE_X2Y66                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.970 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=6, routed)           0.703     2.672    compressor/chain1_0/lut6_2_inst5/I0
    SLICE_X0Y67                                                       r  compressor/chain1_0/lut6_2_inst5/LUT6/I0
    SLICE_X0Y67          LUT6 (Prop_lut6_I0_O)        0.222     2.894 r  compressor/chain1_0/lut6_2_inst5/LUT6/O
                         net (fo=1, routed)           0.000     2.894    compressor/chain1_0/prop[5]
    SLICE_X0Y67                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.326 r  compressor/chain1_0/carry4_inst1/O[2]
                         net (fo=6, routed)           0.928     4.254    compressor/chain2_0/lut2_gene9_0[3]
    SLICE_X1Y66                                                       r  compressor/chain2_0/lut4_prop3/I0
    SLICE_X1Y66          LUT4 (Prop_lut4_I0_O)        0.230     4.484 r  compressor/chain2_0/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.484    compressor/chain2_0/prop[3]
    SLICE_X1Y66                                                       r  compressor/chain2_0/carry4_inst0/S[3]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.187     4.671 r  compressor/chain2_0/carry4_inst0/O[3]
                         net (fo=1, routed)           1.507     6.178    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.428     8.606 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.606    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst9[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.113ns  (logic 4.674ns (57.609%)  route 3.439ns (42.391%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.011     1.352    compressor/chain0_0/src1[0]
    SLICE_X2Y65                                                       r  compressor/chain0_0/lut5_prop3/I0
    SLICE_X2Y65          LUT5 (Prop_lut5_I0_O)        0.097     1.449 r  compressor/chain0_0/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.449    compressor/chain0_0/prop[3]
    SLICE_X2Y65                                                       r  compressor/chain0_0/carry4_inst0/S[3]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.733 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.733    compressor/chain0_0/carryout[3]
    SLICE_X2Y66                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.956 r  compressor/chain0_0/carry4_inst1/O[1]
                         net (fo=1, routed)           0.658     2.614    compressor/chain1_0/lut6_2_inst2/I5
    SLICE_X0Y66                                                       r  compressor/chain1_0/lut6_2_inst2/LUT6/I5
    SLICE_X0Y66          LUT6 (Prop_lut6_I5_O)        0.216     2.830 r  compressor/chain1_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     2.830    compressor/chain1_0/prop[2]
    SLICE_X0Y66                                                       r  compressor/chain1_0/carry4_inst0/S[2]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.131 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.131    compressor/chain1_0/carryout[3]
    SLICE_X0Y67                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.290 r  compressor/chain1_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.578     3.869    compressor/chain2_0/lut2_gene9_0[1]
    SLICE_X1Y66                                                       r  compressor/chain2_0/lut4_prop1/I3
    SLICE_X1Y66          LUT4 (Prop_lut4_I3_O)        0.224     4.093 r  compressor/chain2_0/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.093    compressor/chain2_0/prop[1]
    SLICE_X1Y66                                                       r  compressor/chain2_0/carry4_inst0/S[1]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.525 r  compressor/chain2_0/carry4_inst0/O[2]
                         net (fo=1, routed)           1.192     5.716    dst9_OBUF[0]
    V16                                                               r  dst9_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.397     8.113 r  dst9_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.113    dst9[0]
    V16                                                               r  dst9[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst8[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.855ns  (logic 4.413ns (56.186%)  route 3.442ns (43.814%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.011     1.352    compressor/chain0_0/src1[0]
    SLICE_X2Y65                                                       r  compressor/chain0_0/lut5_prop3/I0
    SLICE_X2Y65          LUT5 (Prop_lut5_I0_O)        0.097     1.449 r  compressor/chain0_0/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.449    compressor/chain0_0/prop[3]
    SLICE_X2Y65                                                       r  compressor/chain0_0/carry4_inst0/S[3]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.733 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.733    compressor/chain0_0/carryout[3]
    SLICE_X2Y66                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.956 r  compressor/chain0_0/carry4_inst1/O[1]
                         net (fo=1, routed)           0.658     2.614    compressor/chain1_0/lut6_2_inst2/I5
    SLICE_X0Y66                                                       r  compressor/chain1_0/lut6_2_inst2/LUT6/I5
    SLICE_X0Y66          LUT6 (Prop_lut6_I5_O)        0.216     2.830 r  compressor/chain1_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     2.830    compressor/chain1_0/prop[2]
    SLICE_X0Y66                                                       r  compressor/chain1_0/carry4_inst0/S[2]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.131 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.131    compressor/chain1_0/carryout[3]
    SLICE_X0Y67                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.290 r  compressor/chain1_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.578     3.869    compressor/chain2_0/lut2_gene9_0[1]
    SLICE_X1Y66                                                       r  compressor/chain2_0/lut4_prop1/I3
    SLICE_X1Y66          LUT4 (Prop_lut4_I3_O)        0.224     4.093 r  compressor/chain2_0/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.093    compressor/chain2_0/prop[1]
    SLICE_X1Y66                                                       r  compressor/chain2_0/carry4_inst0/S[1]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     4.262 r  compressor/chain2_0/carry4_inst0/O[1]
                         net (fo=1, routed)           1.194     5.456    dst8_OBUF[0]
    U17                                                               r  dst8_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.399     7.855 r  dst8_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.855    dst8[0]
    U17                                                               r  dst8[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src5_reg[1]/Q
                         net (fo=5, routed)           0.107     0.248    src5[1]
    SLICE_X2Y66          FDRE                                         r  src5_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.585%)  route 0.113ns (44.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE                         0.000     0.000 r  src10_reg[1]/C
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src10_reg[1]/Q
                         net (fo=7, routed)           0.113     0.254    src10[1]
    SLICE_X3Y68          FDRE                                         r  src10_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE                         0.000     0.000 r  src9_reg[5]/C
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[5]/Q
                         net (fo=7, routed)           0.126     0.254    src9[5]
    SLICE_X3Y68          FDRE                                         r  src9_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.445%)  route 0.126ns (49.555%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE                         0.000     0.000 r  src8_reg[2]/C
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[2]/Q
                         net (fo=5, routed)           0.126     0.254    src8[2]
    SLICE_X3Y66          FDRE                                         r  src8_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.323%)  route 0.114ns (44.677%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE                         0.000     0.000 r  src8_reg[7]/C
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src8_reg[7]/Q
                         net (fo=7, routed)           0.114     0.255    src8[7]
    SLICE_X0Y67          FDRE                                         r  src8_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.323%)  route 0.119ns (45.677%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE                         0.000     0.000 r  src12_reg[1]/C
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src12_reg[1]/Q
                         net (fo=3, routed)           0.119     0.260    src12[1]
    SLICE_X2Y69          FDRE                                         r  src12_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE                         0.000     0.000 r  src7_reg[4]/C
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src7_reg[4]/Q
                         net (fo=5, routed)           0.119     0.260    src7[4]
    SLICE_X3Y66          FDRE                                         r  src7_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.235%)  route 0.124ns (46.765%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  src15_reg[0]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src15_reg[0]/Q
                         net (fo=3, routed)           0.124     0.265    src15[0]
    SLICE_X0Y69          FDRE                                         r  src15_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.029%)  route 0.135ns (48.971%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  src13_reg[0]/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src13_reg[0]/Q
                         net (fo=5, routed)           0.135     0.276    src13[0]
    SLICE_X1Y69          FDRE                                         r  src13_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.164ns (57.995%)  route 0.119ns (42.005%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE                         0.000     0.000 r  src10_reg[0]/C
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src10_reg[0]/Q
                         net (fo=7, routed)           0.119     0.283    src10[0]
    SLICE_X3Y68          FDRE                                         r  src10_reg[1]/D
  -------------------------------------------------------------------    -------------------





