Warning (10268): Verilog HDL information at Control_Unit.v(20): always construct contains both blocking and non-blocking assignments File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/paththaya/Modified 2/Control_Unit.v Line: 20
Warning (10268): Verilog HDL information at CU.v(20): always construct contains both blocking and non-blocking assignments File: C:/Users/dinid/Documents/GitHub/FPGA-processor-design/paththaya/Modified 2/CU.v Line: 20
