http://sourcedb.ict.cas.cn/cn/jssrck/201111/t20111114_3395789.html
 1.          L. Zhang, Y. Han, Q. Xu, X. Li and H. Li. "On Topology Reconfiguration for Defect-Tolerant NoC-Based Homogeneous Manycore Systems", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 17(9), pp.1173-1186, Sep. 2009.<?xml:namespace prefix = o ns = "urn:schemas-microsoft-com:office:office" />
2.         J. Dong, L. Zhang, Y. Han, G. Yan, X. Li. "Performance-Asymmetry-Aware Scheduling for Chip Multiprocessors with Static Core Coupling", EuroMicro Journal of Systems Architecture (JSA), 56(10), pp.534-542, Oct. 2010.
3.          L. Zhang, Y. Han, H. Li and X. Li. "A Fault Tolerance Mechanism in Chip Many-core Processors", Tsinghua Science and Technology, 12(S1), pp: 169-174, July 2007.
4.          L. Zhang, H. Li and X. Li. "A Routing Algorithm for Random Error Tolerance in Network-on-Chip", International Conference on Human-Computer Interaction (HCII), vol. 4, pp: 1211-1220, July 2007. (invited paper)
5.          J. Dong, L. Zhang, Y. Han, Y. Wang, X. Li. "Wear Rate Leveling: Lifetime Enhancement of PRAM with Endurance Variation", ACM/IEEE 48th Design Automation Conference (DAC), pp: 972-977, San Diego, CA, USA, June 5-9, 2011.
6.          Y. Wang, L. Zhang, Y. Han, H. Li, X. Li. "FlexMemory: Exploiting and Managing Abundant Off-chip Optical Bandwidth", ACM/IEEE Design, Automation and Test in Europe (DATE), pp: 1-6, Grenoble, France, March 14-18, 2011.
7.          C. Liu, L. Zhang, Y. Han, X. Li. "A Resilient On-chip Router Design Through Data Path Salvaging", ACM/IEEE Asia and South Pacific Design Automation Conference (ASP-DAC), pp: 437-442, Yokohama, Japan, Jan. 25-28, 2011.
8.          C. Liu, L. Zhang, Y. Han, X. Li. "Vertical Interconnects Squeezing in Symmetric 3D Mesh Network-on-Chip", ACM/IEEE Asia and South Pacific Design Automation Conference (ASP-DAC), pp: 357-362, Yokohama, Japan, Jan. 25-28, 2011.
9.          Y. Wang, L. Zhang, Y. Han, H. Li, X. Li. "Address Remapping for Static NUCA in NoC-based Degradable Chip-Multiprocessors", IEEE 16th Pacific Rim International Symposium on Dependable Computing (PRDC), pp: 70-76, Tokyo, Japan, Dec. 13-15, 2010.
10.       L. Zhang, Y. Yu, J. Dong, Y. Han, S. Ren, X. Li. "Performance-Asymmetry-Aware Topology Virtualization for Defect-Tolerant NoC-based Many-core Processors", IEEE/ACM Design, Automation and Test in Europe (DATE), pp. 1566-1571, Dresden, Germany, March 8-12, 2010.
11.       L. Zhang, Y. Han, Q. Xu and X. Li. "Defect Tolerance in Homogeneous Manycore Processors Using Core-Level Redundancy with Unified Topology", IEEE/ACM Design, Automation and Test in Europe (DATE), pp: 891-896, Munich Germany, March 10-14, 2008.
12.       F. Lockom, Z. Li, K. Yue, S. Ghalim, S. Ren, L. Zhang and X. Li. "Hungarian Algorithm Based Virtualization to Maintain Application Timing Similarity for Defect-Tolerant NoC", ACM/IEEE 17th Asia and South Pacific Design Automation Conference (ASP-DAC), Sydney, Australia, Jan.30 - Feb.2, 2012.
