Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Dec  1 16:30:09 2025
| Host         : FSO-A running 64-bit major release  (build 9200)
| Command      : report_utilization -file fec_gth_loopback_top_utilization_placed.rpt -pb fec_gth_loopback_top_utilization_placed.pb
| Design       : fec_gth_loopback_top
| Device       : xczu15eg-ffvb1156-2-i
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 17316 |     0 |          0 |    341280 |  5.07 |
|   LUT as Logic             | 16586 |     0 |          0 |    341280 |  4.86 |
|   LUT as Memory            |   730 |     0 |          0 |    184320 |  0.40 |
|     LUT as Distributed RAM |    60 |     0 |            |           |       |
|     LUT as Shift Register  |   670 |     0 |            |           |       |
| CLB Registers              | 31279 |     0 |          0 |    682560 |  4.58 |
|   Register as Flip Flop    | 31279 |     0 |          0 |    682560 |  4.58 |
|   Register as Latch        |     0 |     0 |          0 |    682560 |  0.00 |
| CARRY8                     |   246 |     0 |          0 |     42660 |  0.58 |
| F7 Muxes                   |  2353 |     0 |          0 |    170640 |  1.38 |
| F8 Muxes                   |  1088 |     0 |          0 |     85320 |  1.28 |
| F9 Muxes                   |     0 |     0 |          0 |     42660 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 168   |          Yes |           - |          Set |
| 1167  |          Yes |           - |        Reset |
| 1124  |          Yes |         Set |            - |
| 28820 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  5543 |     0 |          0 |     42660 | 12.99 |
|   CLBL                                     |  2736 |     0 |            |           |       |
|   CLBM                                     |  2807 |     0 |            |           |       |
| LUT as Logic                               | 16586 |     0 |          0 |    341280 |  4.86 |
|   using O5 output only                     |   217 |       |            |           |       |
|   using O6 output only                     | 13164 |       |            |           |       |
|   using O5 and O6                          |  3205 |       |            |           |       |
| LUT as Memory                              |   730 |     0 |          0 |    184320 |  0.40 |
|   LUT as Distributed RAM                   |    60 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     0 |       |            |           |       |
|     using O5 and O6                        |    60 |       |            |           |       |
|   LUT as Shift Register                    |   670 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   219 |       |            |           |       |
|     using O5 and O6                        |   451 |       |            |           |       |
| CLB Registers                              | 31279 |     0 |          0 |    682560 |  4.58 |
|   Register driven from within the CLB      |  7383 |       |            |           |       |
|   Register driven from outside the CLB     | 23896 |       |            |           |       |
|     LUT in front of the register is unused | 16168 |       |            |           |       |
|     LUT in front of the register is used   |  7728 |       |            |           |       |
| Unique Control Sets                        |  2537 |       |          0 |     85320 |  2.97 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+------------+-----------+-------+
|     Site Type     |  Used | Fixed | Prohibited | Available | Util% |
+-------------------+-------+-------+------------+-----------+-------+
| Block RAM Tile    | 558.5 |     0 |          0 |       744 | 75.07 |
|   RAMB36/FIFO*    |   552 |     0 |          0 |       744 | 74.19 |
|     RAMB36E2 only |   552 |       |            |           |       |
|   RAMB18          |    13 |     0 |          0 |      1488 |  0.87 |
|     FIFO18E2 only |     1 |       |            |           |       |
|     RAMB18E2 only |    12 |       |            |           |       |
| URAM              |     0 |     0 |          0 |       112 |  0.00 |
+-------------------+-------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      3528 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    5 |     5 |          0 |       328 |  1.52 |
| HPIOB_M          |    1 |     1 |          0 |        96 |  1.04 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    1 |     1 |          0 |        96 |  1.04 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    1 |     1 |          0 |        60 |  1.67 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |    2 |     2 |          0 |        60 |  3.33 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |        96 |  1.04 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    4 |     0 |          0 |       116 |  3.45 |
| BUFGCE_DIV |    0 |     0 |          0 |        16 |  0.00 |
| BUFG_GT    |    2 |     0 |          0 |       168 |  1.19 |
| BUFG_PS    |    0 |     0 |          0 |        72 |  0.00 |
| BUFGCTRL*  |    0 |     0 |          0 |        32 |  0.00 |
| PLL        |    0 |     0 |          0 |         8 |  0.00 |
| MMCM       |    1 |     0 |          0 |         4 | 25.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    1 |     1 |          0 |        24 |  4.17 |
| GTHE4_COMMON    |    1 |     0 |          0 |         6 | 16.67 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 28820 |            Register |
| LUT6          |  9500 |                 CLB |
| LUT3          |  3066 |                 CLB |
| LUT2          |  2442 |                 CLB |
| MUXF7         |  2353 |                 CLB |
| LUT4          |  2259 |                 CLB |
| LUT5          |  2258 |                 CLB |
| FDCE          |  1167 |            Register |
| FDSE          |  1124 |            Register |
| MUXF8         |  1088 |                 CLB |
| SRL16E        |   695 |                 CLB |
| RAMB36E2      |   552 |            BLOCKRAM |
| SRLC32E       |   418 |                 CLB |
| LUT1          |   266 |                 CLB |
| CARRY8        |   246 |                 CLB |
| FDPE          |   168 |            Register |
| RAMD32        |    64 |                 CLB |
| RAMS32        |    56 |                 CLB |
| RAMB18E2      |    12 |            BLOCKRAM |
| SRLC16E       |     8 |                 CLB |
| BUFGCE        |     4 |               Clock |
| OBUF          |     2 |                 I/O |
| IBUFCTRL      |     2 |              Others |
| BUFG_GT_SYNC  |     2 |               Clock |
| BUFG_GT       |     2 |               Clock |
| MMCME4_ADV    |     1 |               Clock |
| INBUF         |     1 |                 I/O |
| IBUFDS_GTE4   |     1 |                 I/O |
| GTHE4_COMMON  |     1 |            Advanced |
| GTHE4_CHANNEL |     1 |            Advanced |
| FIFO18E2      |     1 |            BLOCKRAM |
| DIFFINBUF     |     1 |                 I/O |
| BSCANE2       |     1 |       Configuration |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------+------+
|        Ref Name       | Used |
+-----------------------+------+
| u_ila_0               |    2 |
| rs_decoder_0          |    2 |
| async_fifo_32w_32r    |    2 |
| vio_2                 |    1 |
| u_ila_2               |    1 |
| u_ila_1               |    1 |
| rs_encoder_0          |    1 |
| gtwizard_ultrascale_0 |    1 |
| fifo_0                |    1 |
| div_gen_0             |    1 |
| dec_rx_fifo           |    1 |
| dec_fifo_8w_8r        |    1 |
| dbg_hub               |    1 |
| clk_wiz_sys           |    1 |
+-----------------------+------+


