--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 891406 paths analyzed, 421 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.119ns.
--------------------------------------------------------------------------------
Slack:                  3.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/board/M_reg_q_0 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.082ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.192 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/board/M_reg_q_0 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.BQ       Tcko                  0.430   M_myGame_display[2]
                                                       myGame/board/M_reg_q_0
    SLICE_X10Y44.C4      net (fanout=7)        2.077   M_myGame_display[0]
    SLICE_X10Y44.CMUX    Tilo                  0.403   myGame/M_muxB_out[8]
                                                       Mmux_M_myGame_asel143_G
                                                       Mmux_M_myGame_asel143
    SLICE_X9Y39.B3       net (fanout=5)        1.125   Mmux_M_myGame_asel14
    SLICE_X9Y39.B        Tilo                  0.259   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel2_2
    SLICE_X6Y42.C2       net (fanout=12)       1.254   Mmux_M_myGame_asel23
    SLICE_X6Y42.C        Tilo                  0.235   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y9.B7        net (fanout=4)        1.729   myGame/M_muxA_out[7]
    DSP48_X0Y9.M11       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X12Y39.A6      net (fanout=1)        1.188   myGame/myalu/myAdd/n0029[11]
    SLICE_X12Y39.A       Tilo                  0.254   M_myGame_display[13]
                                                       myGame/myalu/myAdd/Mmux_c31
    SLICE_X6Y37.A6       net (fanout=3)        0.816   myGame/M_myAdd_c[11]
    SLICE_X6Y37.A        Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/Mmux_c319
    SLICE_X9Y43.D3       net (fanout=3)        1.138   Mmux_c318
    SLICE_X9Y43.D        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X8Y44.BX       net (fanout=2)        0.701   M_state_q_FSM_FFd6-In
    SLICE_X8Y44.CLK      Tdick                 0.085   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     16.082ns (6.054ns logic, 10.028ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  3.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/board/M_reg_q_0 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.031ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.192 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/board/M_reg_q_0 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.BQ       Tcko                  0.430   M_myGame_display[2]
                                                       myGame/board/M_reg_q_0
    SLICE_X10Y44.C4      net (fanout=7)        2.077   M_myGame_display[0]
    SLICE_X10Y44.CMUX    Tilo                  0.403   myGame/M_muxB_out[8]
                                                       Mmux_M_myGame_asel143_G
                                                       Mmux_M_myGame_asel143
    SLICE_X9Y39.B3       net (fanout=5)        1.125   Mmux_M_myGame_asel14
    SLICE_X9Y39.B        Tilo                  0.259   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel2_2
    SLICE_X6Y42.C2       net (fanout=12)       1.254   Mmux_M_myGame_asel23
    SLICE_X6Y42.C        Tilo                  0.235   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y9.B7        net (fanout=4)        1.729   myGame/M_muxA_out[7]
    DSP48_X0Y9.M12       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y37.C4       net (fanout=1)        0.982   myGame/myalu/n0029[12]
    SLICE_X9Y37.C        Tilo                  0.259   myGame/myalu/N31
                                                       myGame/myalu/Mmux_c317
    SLICE_X8Y43.CX       net (fanout=3)        1.400   myGame/Mmux_c316
    SLICE_X8Y43.CMUX     Tcxc                  0.182   N47
                                                       myGame/myalu/Mmux_c320_SW5
    SLICE_X9Y43.D2       net (fanout=1)        0.757   N47
    SLICE_X9Y43.D        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X8Y44.BX       net (fanout=2)        0.701   M_state_q_FSM_FFd6-In
    SLICE_X8Y44.CLK      Tdick                 0.085   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     16.031ns (6.006ns logic, 10.025ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  3.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.000ns (Levels of Logic = 8)
  Clock Path Skew:      -0.028ns (0.321 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y46.BQ       Tcko                  0.430   M_state_q_FSM_FFd5_3
                                                       M_state_q_FSM_FFd5_1
    SLICE_X6Y45.B1       net (fanout=5)        1.006   M_state_q_FSM_FFd5_1
    SLICE_X6Y45.B        Tilo                  0.235   _n0469<5>1
                                                       _n0469<5>1_1
    SLICE_X6Y45.A5       net (fanout=1)        0.196   _n0469<5>1
    SLICE_X6Y45.A        Tilo                  0.235   _n0469<5>1
                                                       Mmux_M_myGame_asel2_SW0
    SLICE_X9Y39.B2       net (fanout=3)        1.851   N3
    SLICE_X9Y39.B        Tilo                  0.259   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel2_2
    SLICE_X6Y42.C2       net (fanout=12)       1.254   Mmux_M_myGame_asel23
    SLICE_X6Y42.C        Tilo                  0.235   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y9.B7        net (fanout=4)        1.729   myGame/M_muxA_out[7]
    DSP48_X0Y9.M11       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X12Y39.A6      net (fanout=1)        1.188   myGame/myalu/myAdd/n0029[11]
    SLICE_X12Y39.A       Tilo                  0.254   M_myGame_display[13]
                                                       myGame/myalu/myAdd/Mmux_c31
    SLICE_X6Y37.A6       net (fanout=3)        0.816   myGame/M_myAdd_c[11]
    SLICE_X6Y37.A        Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/Mmux_c319
    SLICE_X9Y43.D3       net (fanout=3)        1.138   Mmux_c318
    SLICE_X9Y43.D        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X8Y44.BX       net (fanout=2)        0.701   M_state_q_FSM_FFd6-In
    SLICE_X8Y44.CLK      Tdick                 0.085   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     16.000ns (6.121ns logic, 9.879ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  3.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/board/M_reg_q_0 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.008ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.192 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/board/M_reg_q_0 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.BQ       Tcko                  0.430   M_myGame_display[2]
                                                       myGame/board/M_reg_q_0
    SLICE_X10Y44.C4      net (fanout=7)        2.077   M_myGame_display[0]
    SLICE_X10Y44.CMUX    Tilo                  0.403   myGame/M_muxB_out[8]
                                                       Mmux_M_myGame_asel143_G
                                                       Mmux_M_myGame_asel143
    SLICE_X9Y39.B3       net (fanout=5)        1.125   Mmux_M_myGame_asel14
    SLICE_X9Y39.B        Tilo                  0.259   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel2_2
    SLICE_X6Y42.C2       net (fanout=12)       1.254   Mmux_M_myGame_asel23
    SLICE_X6Y42.C        Tilo                  0.235   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y9.B7        net (fanout=4)        1.729   myGame/M_muxA_out[7]
    DSP48_X0Y9.M15       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y37.C1       net (fanout=1)        0.959   myGame/myalu/n0029[15]
    SLICE_X9Y37.C        Tilo                  0.259   myGame/myalu/N31
                                                       myGame/myalu/Mmux_c317
    SLICE_X8Y43.CX       net (fanout=3)        1.400   myGame/Mmux_c316
    SLICE_X8Y43.CMUX     Tcxc                  0.182   N47
                                                       myGame/myalu/Mmux_c320_SW5
    SLICE_X9Y43.D2       net (fanout=1)        0.757   N47
    SLICE_X9Y43.D        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X8Y44.BX       net (fanout=2)        0.701   M_state_q_FSM_FFd6-In
    SLICE_X8Y44.CLK      Tdick                 0.085   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     16.008ns (6.006ns logic, 10.002ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  3.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.949ns (Levels of Logic = 8)
  Clock Path Skew:      -0.028ns (0.321 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y46.BQ       Tcko                  0.430   M_state_q_FSM_FFd5_3
                                                       M_state_q_FSM_FFd5_1
    SLICE_X6Y45.B1       net (fanout=5)        1.006   M_state_q_FSM_FFd5_1
    SLICE_X6Y45.B        Tilo                  0.235   _n0469<5>1
                                                       _n0469<5>1_1
    SLICE_X6Y45.A5       net (fanout=1)        0.196   _n0469<5>1
    SLICE_X6Y45.A        Tilo                  0.235   _n0469<5>1
                                                       Mmux_M_myGame_asel2_SW0
    SLICE_X9Y39.B2       net (fanout=3)        1.851   N3
    SLICE_X9Y39.B        Tilo                  0.259   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel2_2
    SLICE_X6Y42.C2       net (fanout=12)       1.254   Mmux_M_myGame_asel23
    SLICE_X6Y42.C        Tilo                  0.235   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y9.B7        net (fanout=4)        1.729   myGame/M_muxA_out[7]
    DSP48_X0Y9.M12       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y37.C4       net (fanout=1)        0.982   myGame/myalu/n0029[12]
    SLICE_X9Y37.C        Tilo                  0.259   myGame/myalu/N31
                                                       myGame/myalu/Mmux_c317
    SLICE_X8Y43.CX       net (fanout=3)        1.400   myGame/Mmux_c316
    SLICE_X8Y43.CMUX     Tcxc                  0.182   N47
                                                       myGame/myalu/Mmux_c320_SW5
    SLICE_X9Y43.D2       net (fanout=1)        0.757   N47
    SLICE_X9Y43.D        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X8Y44.BX       net (fanout=2)        0.701   M_state_q_FSM_FFd6-In
    SLICE_X8Y44.CLK      Tdick                 0.085   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     15.949ns (6.073ns logic, 9.876ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  3.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.938ns (Levels of Logic = 8)
  Clock Path Skew:      -0.029ns (0.321 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.AQ       Tcko                  0.430   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_1
    SLICE_X6Y45.B2       net (fanout=7)        0.944   M_state_q_FSM_FFd2_1
    SLICE_X6Y45.B        Tilo                  0.235   _n0469<5>1
                                                       _n0469<5>1_1
    SLICE_X6Y45.A5       net (fanout=1)        0.196   _n0469<5>1
    SLICE_X6Y45.A        Tilo                  0.235   _n0469<5>1
                                                       Mmux_M_myGame_asel2_SW0
    SLICE_X9Y39.B2       net (fanout=3)        1.851   N3
    SLICE_X9Y39.B        Tilo                  0.259   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel2_2
    SLICE_X6Y42.C2       net (fanout=12)       1.254   Mmux_M_myGame_asel23
    SLICE_X6Y42.C        Tilo                  0.235   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y9.B7        net (fanout=4)        1.729   myGame/M_muxA_out[7]
    DSP48_X0Y9.M11       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X12Y39.A6      net (fanout=1)        1.188   myGame/myalu/myAdd/n0029[11]
    SLICE_X12Y39.A       Tilo                  0.254   M_myGame_display[13]
                                                       myGame/myalu/myAdd/Mmux_c31
    SLICE_X6Y37.A6       net (fanout=3)        0.816   myGame/M_myAdd_c[11]
    SLICE_X6Y37.A        Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/Mmux_c319
    SLICE_X9Y43.D3       net (fanout=3)        1.138   Mmux_c318
    SLICE_X9Y43.D        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X8Y44.BX       net (fanout=2)        0.701   M_state_q_FSM_FFd6-In
    SLICE_X8Y44.CLK      Tdick                 0.085   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     15.938ns (6.121ns logic, 9.817ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  4.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.926ns (Levels of Logic = 8)
  Clock Path Skew:      -0.028ns (0.321 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y46.BQ       Tcko                  0.430   M_state_q_FSM_FFd5_3
                                                       M_state_q_FSM_FFd5_1
    SLICE_X6Y45.B1       net (fanout=5)        1.006   M_state_q_FSM_FFd5_1
    SLICE_X6Y45.B        Tilo                  0.235   _n0469<5>1
                                                       _n0469<5>1_1
    SLICE_X6Y45.A5       net (fanout=1)        0.196   _n0469<5>1
    SLICE_X6Y45.A        Tilo                  0.235   _n0469<5>1
                                                       Mmux_M_myGame_asel2_SW0
    SLICE_X9Y39.B2       net (fanout=3)        1.851   N3
    SLICE_X9Y39.B        Tilo                  0.259   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel2_2
    SLICE_X6Y42.C2       net (fanout=12)       1.254   Mmux_M_myGame_asel23
    SLICE_X6Y42.C        Tilo                  0.235   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y9.B7        net (fanout=4)        1.729   myGame/M_muxA_out[7]
    DSP48_X0Y9.M15       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y37.C1       net (fanout=1)        0.959   myGame/myalu/n0029[15]
    SLICE_X9Y37.C        Tilo                  0.259   myGame/myalu/N31
                                                       myGame/myalu/Mmux_c317
    SLICE_X8Y43.CX       net (fanout=3)        1.400   myGame/Mmux_c316
    SLICE_X8Y43.CMUX     Tcxc                  0.182   N47
                                                       myGame/myalu/Mmux_c320_SW5
    SLICE_X9Y43.D2       net (fanout=1)        0.757   N47
    SLICE_X9Y43.D        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X8Y44.BX       net (fanout=2)        0.701   M_state_q_FSM_FFd6-In
    SLICE_X8Y44.CLK      Tdick                 0.085   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     15.926ns (6.073ns logic, 9.853ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  4.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.918ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.192 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.DQ       Tcko                  0.430   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_1
    SLICE_X6Y45.B3       net (fanout=3)        0.924   M_state_q_FSM_FFd6_1
    SLICE_X6Y45.B        Tilo                  0.235   _n0469<5>1
                                                       _n0469<5>1_1
    SLICE_X6Y45.A5       net (fanout=1)        0.196   _n0469<5>1
    SLICE_X6Y45.A        Tilo                  0.235   _n0469<5>1
                                                       Mmux_M_myGame_asel2_SW0
    SLICE_X9Y39.B2       net (fanout=3)        1.851   N3
    SLICE_X9Y39.B        Tilo                  0.259   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel2_2
    SLICE_X6Y42.C2       net (fanout=12)       1.254   Mmux_M_myGame_asel23
    SLICE_X6Y42.C        Tilo                  0.235   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y9.B7        net (fanout=4)        1.729   myGame/M_muxA_out[7]
    DSP48_X0Y9.M11       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X12Y39.A6      net (fanout=1)        1.188   myGame/myalu/myAdd/n0029[11]
    SLICE_X12Y39.A       Tilo                  0.254   M_myGame_display[13]
                                                       myGame/myalu/myAdd/Mmux_c31
    SLICE_X6Y37.A6       net (fanout=3)        0.816   myGame/M_myAdd_c[11]
    SLICE_X6Y37.A        Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/Mmux_c319
    SLICE_X9Y43.D3       net (fanout=3)        1.138   Mmux_c318
    SLICE_X9Y43.D        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X8Y44.BX       net (fanout=2)        0.701   M_state_q_FSM_FFd6-In
    SLICE_X8Y44.CLK      Tdick                 0.085   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     15.918ns (6.121ns logic, 9.797ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  4.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.887ns (Levels of Logic = 8)
  Clock Path Skew:      -0.029ns (0.321 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.AQ       Tcko                  0.430   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_1
    SLICE_X6Y45.B2       net (fanout=7)        0.944   M_state_q_FSM_FFd2_1
    SLICE_X6Y45.B        Tilo                  0.235   _n0469<5>1
                                                       _n0469<5>1_1
    SLICE_X6Y45.A5       net (fanout=1)        0.196   _n0469<5>1
    SLICE_X6Y45.A        Tilo                  0.235   _n0469<5>1
                                                       Mmux_M_myGame_asel2_SW0
    SLICE_X9Y39.B2       net (fanout=3)        1.851   N3
    SLICE_X9Y39.B        Tilo                  0.259   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel2_2
    SLICE_X6Y42.C2       net (fanout=12)       1.254   Mmux_M_myGame_asel23
    SLICE_X6Y42.C        Tilo                  0.235   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y9.B7        net (fanout=4)        1.729   myGame/M_muxA_out[7]
    DSP48_X0Y9.M12       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y37.C4       net (fanout=1)        0.982   myGame/myalu/n0029[12]
    SLICE_X9Y37.C        Tilo                  0.259   myGame/myalu/N31
                                                       myGame/myalu/Mmux_c317
    SLICE_X8Y43.CX       net (fanout=3)        1.400   myGame/Mmux_c316
    SLICE_X8Y43.CMUX     Tcxc                  0.182   N47
                                                       myGame/myalu/Mmux_c320_SW5
    SLICE_X9Y43.D2       net (fanout=1)        0.757   N47
    SLICE_X9Y43.D        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X8Y44.BX       net (fanout=2)        0.701   M_state_q_FSM_FFd6-In
    SLICE_X8Y44.CLK      Tdick                 0.085   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     15.887ns (6.073ns logic, 9.814ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  4.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.864ns (Levels of Logic = 8)
  Clock Path Skew:      -0.029ns (0.321 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.AQ       Tcko                  0.430   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_1
    SLICE_X6Y45.B2       net (fanout=7)        0.944   M_state_q_FSM_FFd2_1
    SLICE_X6Y45.B        Tilo                  0.235   _n0469<5>1
                                                       _n0469<5>1_1
    SLICE_X6Y45.A5       net (fanout=1)        0.196   _n0469<5>1
    SLICE_X6Y45.A        Tilo                  0.235   _n0469<5>1
                                                       Mmux_M_myGame_asel2_SW0
    SLICE_X9Y39.B2       net (fanout=3)        1.851   N3
    SLICE_X9Y39.B        Tilo                  0.259   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel2_2
    SLICE_X6Y42.C2       net (fanout=12)       1.254   Mmux_M_myGame_asel23
    SLICE_X6Y42.C        Tilo                  0.235   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y9.B7        net (fanout=4)        1.729   myGame/M_muxA_out[7]
    DSP48_X0Y9.M15       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y37.C1       net (fanout=1)        0.959   myGame/myalu/n0029[15]
    SLICE_X9Y37.C        Tilo                  0.259   myGame/myalu/N31
                                                       myGame/myalu/Mmux_c317
    SLICE_X8Y43.CX       net (fanout=3)        1.400   myGame/Mmux_c316
    SLICE_X8Y43.CMUX     Tcxc                  0.182   N47
                                                       myGame/myalu/Mmux_c320_SW5
    SLICE_X9Y43.D2       net (fanout=1)        0.757   N47
    SLICE_X9Y43.D        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X8Y44.BX       net (fanout=2)        0.701   M_state_q_FSM_FFd6-In
    SLICE_X8Y44.CLK      Tdick                 0.085   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     15.864ns (6.073ns logic, 9.791ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  4.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/board/M_reg_q_0 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.891ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.192 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/board/M_reg_q_0 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.BQ       Tcko                  0.430   M_myGame_display[2]
                                                       myGame/board/M_reg_q_0
    SLICE_X10Y44.C4      net (fanout=7)        2.077   M_myGame_display[0]
    SLICE_X10Y44.CMUX    Tilo                  0.403   myGame/M_muxB_out[8]
                                                       Mmux_M_myGame_asel143_G
                                                       Mmux_M_myGame_asel143
    SLICE_X9Y39.B3       net (fanout=5)        1.125   Mmux_M_myGame_asel14
    SLICE_X9Y39.B        Tilo                  0.259   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel2_2
    SLICE_X6Y42.C2       net (fanout=12)       1.254   Mmux_M_myGame_asel23
    SLICE_X6Y42.C        Tilo                  0.235   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y9.B7        net (fanout=4)        1.729   myGame/M_muxA_out[7]
    DSP48_X0Y9.M7        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y37.B2       net (fanout=1)        0.989   myGame/myalu/myAdd/n0029[7]
    SLICE_X9Y37.B        Tilo                  0.259   myGame/myalu/N31
                                                       myGame/myalu/myAdd/Mmux_c141
    SLICE_X6Y37.A1       net (fanout=1)        0.819   myGame/myalu/M_myAdd_c[7]
    SLICE_X6Y37.A        Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/Mmux_c319
    SLICE_X9Y43.D3       net (fanout=3)        1.138   Mmux_c318
    SLICE_X9Y43.D        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X8Y44.BX       net (fanout=2)        0.701   M_state_q_FSM_FFd6-In
    SLICE_X8Y44.CLK      Tdick                 0.085   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     15.891ns (6.059ns logic, 9.832ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  4.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/board/M_reg_q_0 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.887ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.190 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/board/M_reg_q_0 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.BQ       Tcko                  0.430   M_myGame_display[2]
                                                       myGame/board/M_reg_q_0
    SLICE_X10Y44.C4      net (fanout=7)        2.077   M_myGame_display[0]
    SLICE_X10Y44.CMUX    Tilo                  0.403   myGame/M_muxB_out[8]
                                                       Mmux_M_myGame_asel143_G
                                                       Mmux_M_myGame_asel143
    SLICE_X9Y39.B3       net (fanout=5)        1.125   Mmux_M_myGame_asel14
    SLICE_X9Y39.B        Tilo                  0.259   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel2_2
    SLICE_X6Y42.C2       net (fanout=12)       1.254   Mmux_M_myGame_asel23
    SLICE_X6Y42.C        Tilo                  0.235   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y9.B7        net (fanout=4)        1.729   myGame/M_muxA_out[7]
    DSP48_X0Y9.M11       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X12Y39.A6      net (fanout=1)        1.188   myGame/myalu/myAdd/n0029[11]
    SLICE_X12Y39.A       Tilo                  0.254   M_myGame_display[13]
                                                       myGame/myalu/myAdd/Mmux_c31
    SLICE_X6Y37.A6       net (fanout=3)        0.816   myGame/M_myAdd_c[11]
    SLICE_X6Y37.A        Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/Mmux_c319
    SLICE_X9Y43.D3       net (fanout=3)        1.138   Mmux_c318
    SLICE_X9Y43.D        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X9Y43.CX       net (fanout=2)        0.477   M_state_q_FSM_FFd6-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     15.887ns (6.083ns logic, 9.804ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  4.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.867ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.192 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.DQ       Tcko                  0.430   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_1
    SLICE_X6Y45.B3       net (fanout=3)        0.924   M_state_q_FSM_FFd6_1
    SLICE_X6Y45.B        Tilo                  0.235   _n0469<5>1
                                                       _n0469<5>1_1
    SLICE_X6Y45.A5       net (fanout=1)        0.196   _n0469<5>1
    SLICE_X6Y45.A        Tilo                  0.235   _n0469<5>1
                                                       Mmux_M_myGame_asel2_SW0
    SLICE_X9Y39.B2       net (fanout=3)        1.851   N3
    SLICE_X9Y39.B        Tilo                  0.259   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel2_2
    SLICE_X6Y42.C2       net (fanout=12)       1.254   Mmux_M_myGame_asel23
    SLICE_X6Y42.C        Tilo                  0.235   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y9.B7        net (fanout=4)        1.729   myGame/M_muxA_out[7]
    DSP48_X0Y9.M12       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y37.C4       net (fanout=1)        0.982   myGame/myalu/n0029[12]
    SLICE_X9Y37.C        Tilo                  0.259   myGame/myalu/N31
                                                       myGame/myalu/Mmux_c317
    SLICE_X8Y43.CX       net (fanout=3)        1.400   myGame/Mmux_c316
    SLICE_X8Y43.CMUX     Tcxc                  0.182   N47
                                                       myGame/myalu/Mmux_c320_SW5
    SLICE_X9Y43.D2       net (fanout=1)        0.757   N47
    SLICE_X9Y43.D        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X8Y44.BX       net (fanout=2)        0.701   M_state_q_FSM_FFd6-In
    SLICE_X8Y44.CLK      Tdick                 0.085   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     15.867ns (6.073ns logic, 9.794ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  4.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.844ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.192 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.DQ       Tcko                  0.430   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_1
    SLICE_X6Y45.B3       net (fanout=3)        0.924   M_state_q_FSM_FFd6_1
    SLICE_X6Y45.B        Tilo                  0.235   _n0469<5>1
                                                       _n0469<5>1_1
    SLICE_X6Y45.A5       net (fanout=1)        0.196   _n0469<5>1
    SLICE_X6Y45.A        Tilo                  0.235   _n0469<5>1
                                                       Mmux_M_myGame_asel2_SW0
    SLICE_X9Y39.B2       net (fanout=3)        1.851   N3
    SLICE_X9Y39.B        Tilo                  0.259   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel2_2
    SLICE_X6Y42.C2       net (fanout=12)       1.254   Mmux_M_myGame_asel23
    SLICE_X6Y42.C        Tilo                  0.235   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y9.B7        net (fanout=4)        1.729   myGame/M_muxA_out[7]
    DSP48_X0Y9.M15       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y37.C1       net (fanout=1)        0.959   myGame/myalu/n0029[15]
    SLICE_X9Y37.C        Tilo                  0.259   myGame/myalu/N31
                                                       myGame/myalu/Mmux_c317
    SLICE_X8Y43.CX       net (fanout=3)        1.400   myGame/Mmux_c316
    SLICE_X8Y43.CMUX     Tcxc                  0.182   N47
                                                       myGame/myalu/Mmux_c320_SW5
    SLICE_X9Y43.D2       net (fanout=1)        0.757   N47
    SLICE_X9Y43.D        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X8Y44.BX       net (fanout=2)        0.701   M_state_q_FSM_FFd6-In
    SLICE_X8Y44.CLK      Tdick                 0.085   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     15.844ns (6.073ns logic, 9.771ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  4.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/board/M_reg_q_0 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.846ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.192 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/board/M_reg_q_0 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.BQ       Tcko                  0.430   M_myGame_display[2]
                                                       myGame/board/M_reg_q_0
    SLICE_X10Y44.C4      net (fanout=7)        2.077   M_myGame_display[0]
    SLICE_X10Y44.CMUX    Tilo                  0.403   myGame/M_muxB_out[8]
                                                       Mmux_M_myGame_asel143_G
                                                       Mmux_M_myGame_asel143
    SLICE_X9Y39.B3       net (fanout=5)        1.125   Mmux_M_myGame_asel14
    SLICE_X9Y39.B        Tilo                  0.259   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel2_2
    SLICE_X6Y42.C2       net (fanout=12)       1.254   Mmux_M_myGame_asel23
    SLICE_X6Y42.C        Tilo                  0.235   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y9.B7        net (fanout=4)        1.729   myGame/M_muxA_out[7]
    DSP48_X0Y9.M14       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y37.C3       net (fanout=1)        0.797   myGame/myalu/n0029[14]
    SLICE_X9Y37.C        Tilo                  0.259   myGame/myalu/N31
                                                       myGame/myalu/Mmux_c317
    SLICE_X8Y43.CX       net (fanout=3)        1.400   myGame/Mmux_c316
    SLICE_X8Y43.CMUX     Tcxc                  0.182   N47
                                                       myGame/myalu/Mmux_c320_SW5
    SLICE_X9Y43.D2       net (fanout=1)        0.757   N47
    SLICE_X9Y43.D        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X8Y44.BX       net (fanout=2)        0.701   M_state_q_FSM_FFd6-In
    SLICE_X8Y44.CLK      Tdick                 0.085   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     15.846ns (6.006ns logic, 9.840ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  4.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/board/M_reg_q_0 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.836ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.190 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/board/M_reg_q_0 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.BQ       Tcko                  0.430   M_myGame_display[2]
                                                       myGame/board/M_reg_q_0
    SLICE_X10Y44.C4      net (fanout=7)        2.077   M_myGame_display[0]
    SLICE_X10Y44.CMUX    Tilo                  0.403   myGame/M_muxB_out[8]
                                                       Mmux_M_myGame_asel143_G
                                                       Mmux_M_myGame_asel143
    SLICE_X9Y39.B3       net (fanout=5)        1.125   Mmux_M_myGame_asel14
    SLICE_X9Y39.B        Tilo                  0.259   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel2_2
    SLICE_X6Y42.C2       net (fanout=12)       1.254   Mmux_M_myGame_asel23
    SLICE_X6Y42.C        Tilo                  0.235   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y9.B7        net (fanout=4)        1.729   myGame/M_muxA_out[7]
    DSP48_X0Y9.M12       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y37.C4       net (fanout=1)        0.982   myGame/myalu/n0029[12]
    SLICE_X9Y37.C        Tilo                  0.259   myGame/myalu/N31
                                                       myGame/myalu/Mmux_c317
    SLICE_X8Y43.CX       net (fanout=3)        1.400   myGame/Mmux_c316
    SLICE_X8Y43.CMUX     Tcxc                  0.182   N47
                                                       myGame/myalu/Mmux_c320_SW5
    SLICE_X9Y43.D2       net (fanout=1)        0.757   N47
    SLICE_X9Y43.D        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X9Y43.CX       net (fanout=2)        0.477   M_state_q_FSM_FFd6-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     15.836ns (6.035ns logic, 9.801ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  4.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.809ns (Levels of Logic = 8)
  Clock Path Skew:      -0.028ns (0.321 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y46.BQ       Tcko                  0.430   M_state_q_FSM_FFd5_3
                                                       M_state_q_FSM_FFd5_1
    SLICE_X6Y45.B1       net (fanout=5)        1.006   M_state_q_FSM_FFd5_1
    SLICE_X6Y45.B        Tilo                  0.235   _n0469<5>1
                                                       _n0469<5>1_1
    SLICE_X6Y45.A5       net (fanout=1)        0.196   _n0469<5>1
    SLICE_X6Y45.A        Tilo                  0.235   _n0469<5>1
                                                       Mmux_M_myGame_asel2_SW0
    SLICE_X9Y39.B2       net (fanout=3)        1.851   N3
    SLICE_X9Y39.B        Tilo                  0.259   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel2_2
    SLICE_X6Y42.C2       net (fanout=12)       1.254   Mmux_M_myGame_asel23
    SLICE_X6Y42.C        Tilo                  0.235   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y9.B7        net (fanout=4)        1.729   myGame/M_muxA_out[7]
    DSP48_X0Y9.M7        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y37.B2       net (fanout=1)        0.989   myGame/myalu/myAdd/n0029[7]
    SLICE_X9Y37.B        Tilo                  0.259   myGame/myalu/N31
                                                       myGame/myalu/myAdd/Mmux_c141
    SLICE_X6Y37.A1       net (fanout=1)        0.819   myGame/myalu/M_myAdd_c[7]
    SLICE_X6Y37.A        Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/Mmux_c319
    SLICE_X9Y43.D3       net (fanout=3)        1.138   Mmux_c318
    SLICE_X9Y43.D        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X8Y44.BX       net (fanout=2)        0.701   M_state_q_FSM_FFd6-In
    SLICE_X8Y44.CLK      Tdick                 0.085   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     15.809ns (6.126ns logic, 9.683ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  4.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.805ns (Levels of Logic = 8)
  Clock Path Skew:      -0.030ns (0.319 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y46.BQ       Tcko                  0.430   M_state_q_FSM_FFd5_3
                                                       M_state_q_FSM_FFd5_1
    SLICE_X6Y45.B1       net (fanout=5)        1.006   M_state_q_FSM_FFd5_1
    SLICE_X6Y45.B        Tilo                  0.235   _n0469<5>1
                                                       _n0469<5>1_1
    SLICE_X6Y45.A5       net (fanout=1)        0.196   _n0469<5>1
    SLICE_X6Y45.A        Tilo                  0.235   _n0469<5>1
                                                       Mmux_M_myGame_asel2_SW0
    SLICE_X9Y39.B2       net (fanout=3)        1.851   N3
    SLICE_X9Y39.B        Tilo                  0.259   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel2_2
    SLICE_X6Y42.C2       net (fanout=12)       1.254   Mmux_M_myGame_asel23
    SLICE_X6Y42.C        Tilo                  0.235   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y9.B7        net (fanout=4)        1.729   myGame/M_muxA_out[7]
    DSP48_X0Y9.M11       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X12Y39.A6      net (fanout=1)        1.188   myGame/myalu/myAdd/n0029[11]
    SLICE_X12Y39.A       Tilo                  0.254   M_myGame_display[13]
                                                       myGame/myalu/myAdd/Mmux_c31
    SLICE_X6Y37.A6       net (fanout=3)        0.816   myGame/M_myAdd_c[11]
    SLICE_X6Y37.A        Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/Mmux_c319
    SLICE_X9Y43.D3       net (fanout=3)        1.138   Mmux_c318
    SLICE_X9Y43.D        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X9Y43.CX       net (fanout=2)        0.477   M_state_q_FSM_FFd6-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     15.805ns (6.150ns logic, 9.655ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  4.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_27_1 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.789ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.321 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_27_1 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y33.AQ       Tcko                  0.430   M_counter_q_27_1
                                                       M_counter_q_27_1
    SLICE_X6Y45.A4       net (fanout=1)        1.226   M_counter_q_27_1
    SLICE_X6Y45.A        Tilo                  0.235   _n0469<5>1
                                                       Mmux_M_myGame_asel2_SW0
    SLICE_X9Y39.B2       net (fanout=3)        1.851   N3
    SLICE_X9Y39.B        Tilo                  0.259   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel2_2
    SLICE_X6Y42.C2       net (fanout=12)       1.254   Mmux_M_myGame_asel23
    SLICE_X6Y42.C        Tilo                  0.235   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y9.B7        net (fanout=4)        1.729   myGame/M_muxA_out[7]
    DSP48_X0Y9.M11       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X12Y39.A6      net (fanout=1)        1.188   myGame/myalu/myAdd/n0029[11]
    SLICE_X12Y39.A       Tilo                  0.254   M_myGame_display[13]
                                                       myGame/myalu/myAdd/Mmux_c31
    SLICE_X6Y37.A6       net (fanout=3)        0.816   myGame/M_myAdd_c[11]
    SLICE_X6Y37.A        Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/Mmux_c319
    SLICE_X9Y43.D3       net (fanout=3)        1.138   Mmux_c318
    SLICE_X9Y43.D        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X8Y44.BX       net (fanout=2)        0.701   M_state_q_FSM_FFd6-In
    SLICE_X8Y44.CLK      Tdick                 0.085   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     15.789ns (5.886ns logic, 9.903ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  4.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/board/M_reg_q_0 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.813ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.190 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/board/M_reg_q_0 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.BQ       Tcko                  0.430   M_myGame_display[2]
                                                       myGame/board/M_reg_q_0
    SLICE_X10Y44.C4      net (fanout=7)        2.077   M_myGame_display[0]
    SLICE_X10Y44.CMUX    Tilo                  0.403   myGame/M_muxB_out[8]
                                                       Mmux_M_myGame_asel143_G
                                                       Mmux_M_myGame_asel143
    SLICE_X9Y39.B3       net (fanout=5)        1.125   Mmux_M_myGame_asel14
    SLICE_X9Y39.B        Tilo                  0.259   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel2_2
    SLICE_X6Y42.C2       net (fanout=12)       1.254   Mmux_M_myGame_asel23
    SLICE_X6Y42.C        Tilo                  0.235   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y9.B7        net (fanout=4)        1.729   myGame/M_muxA_out[7]
    DSP48_X0Y9.M15       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y37.C1       net (fanout=1)        0.959   myGame/myalu/n0029[15]
    SLICE_X9Y37.C        Tilo                  0.259   myGame/myalu/N31
                                                       myGame/myalu/Mmux_c317
    SLICE_X8Y43.CX       net (fanout=3)        1.400   myGame/Mmux_c316
    SLICE_X8Y43.CMUX     Tcxc                  0.182   N47
                                                       myGame/myalu/Mmux_c320_SW5
    SLICE_X9Y43.D2       net (fanout=1)        0.757   N47
    SLICE_X9Y43.D        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X9Y43.CX       net (fanout=2)        0.477   M_state_q_FSM_FFd6-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     15.813ns (6.035ns logic, 9.778ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  4.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myGame/board/M_reg_q_0 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.809ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.192 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myGame/board/M_reg_q_0 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.BQ       Tcko                  0.430   M_myGame_display[2]
                                                       myGame/board/M_reg_q_0
    SLICE_X10Y44.C4      net (fanout=7)        2.077   M_myGame_display[0]
    SLICE_X10Y44.CMUX    Tilo                  0.403   myGame/M_muxB_out[8]
                                                       Mmux_M_myGame_asel143_G
                                                       Mmux_M_myGame_asel143
    SLICE_X9Y39.B3       net (fanout=5)        1.125   Mmux_M_myGame_asel14
    SLICE_X9Y39.B        Tilo                  0.259   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel2_2
    SLICE_X6Y42.C2       net (fanout=12)       1.254   Mmux_M_myGame_asel23
    SLICE_X6Y42.C        Tilo                  0.235   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y9.B7        net (fanout=4)        1.729   myGame/M_muxA_out[7]
    DSP48_X0Y9.M8        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X7Y37.A3       net (fanout=1)        0.785   myGame/myalu/myAdd/n0029[8]
    SLICE_X7Y37.A        Tilo                  0.259   myGame/myalu/M_myAdd_c[10]
                                                       myGame/myalu/myAdd/Mmux_c151
    SLICE_X6Y37.A3       net (fanout=1)        0.941   myGame/myalu/M_myAdd_c[8]
    SLICE_X6Y37.A        Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/Mmux_c319
    SLICE_X9Y43.D3       net (fanout=3)        1.138   Mmux_c318
    SLICE_X9Y43.D        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X8Y44.BX       net (fanout=2)        0.701   M_state_q_FSM_FFd6-In
    SLICE_X8Y44.CLK      Tdick                 0.085   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     15.809ns (6.059ns logic, 9.750ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  4.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.764ns (Levels of Logic = 8)
  Clock Path Skew:      -0.028ns (0.321 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y46.BQ       Tcko                  0.430   M_state_q_FSM_FFd5_3
                                                       M_state_q_FSM_FFd5_1
    SLICE_X6Y45.B1       net (fanout=5)        1.006   M_state_q_FSM_FFd5_1
    SLICE_X6Y45.B        Tilo                  0.235   _n0469<5>1
                                                       _n0469<5>1_1
    SLICE_X6Y45.A5       net (fanout=1)        0.196   _n0469<5>1
    SLICE_X6Y45.A        Tilo                  0.235   _n0469<5>1
                                                       Mmux_M_myGame_asel2_SW0
    SLICE_X9Y39.B2       net (fanout=3)        1.851   N3
    SLICE_X9Y39.B        Tilo                  0.259   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel2_2
    SLICE_X6Y42.C2       net (fanout=12)       1.254   Mmux_M_myGame_asel23
    SLICE_X6Y42.C        Tilo                  0.235   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y9.B7        net (fanout=4)        1.729   myGame/M_muxA_out[7]
    DSP48_X0Y9.M14       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y37.C3       net (fanout=1)        0.797   myGame/myalu/n0029[14]
    SLICE_X9Y37.C        Tilo                  0.259   myGame/myalu/N31
                                                       myGame/myalu/Mmux_c317
    SLICE_X8Y43.CX       net (fanout=3)        1.400   myGame/Mmux_c316
    SLICE_X8Y43.CMUX     Tcxc                  0.182   N47
                                                       myGame/myalu/Mmux_c320_SW5
    SLICE_X9Y43.D2       net (fanout=1)        0.757   N47
    SLICE_X9Y43.D        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X8Y44.BX       net (fanout=2)        0.701   M_state_q_FSM_FFd6-In
    SLICE_X8Y44.CLK      Tdick                 0.085   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     15.764ns (6.073ns logic, 9.691ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  4.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.754ns (Levels of Logic = 8)
  Clock Path Skew:      -0.030ns (0.319 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y46.BQ       Tcko                  0.430   M_state_q_FSM_FFd5_3
                                                       M_state_q_FSM_FFd5_1
    SLICE_X6Y45.B1       net (fanout=5)        1.006   M_state_q_FSM_FFd5_1
    SLICE_X6Y45.B        Tilo                  0.235   _n0469<5>1
                                                       _n0469<5>1_1
    SLICE_X6Y45.A5       net (fanout=1)        0.196   _n0469<5>1
    SLICE_X6Y45.A        Tilo                  0.235   _n0469<5>1
                                                       Mmux_M_myGame_asel2_SW0
    SLICE_X9Y39.B2       net (fanout=3)        1.851   N3
    SLICE_X9Y39.B        Tilo                  0.259   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel2_2
    SLICE_X6Y42.C2       net (fanout=12)       1.254   Mmux_M_myGame_asel23
    SLICE_X6Y42.C        Tilo                  0.235   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y9.B7        net (fanout=4)        1.729   myGame/M_muxA_out[7]
    DSP48_X0Y9.M12       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y37.C4       net (fanout=1)        0.982   myGame/myalu/n0029[12]
    SLICE_X9Y37.C        Tilo                  0.259   myGame/myalu/N31
                                                       myGame/myalu/Mmux_c317
    SLICE_X8Y43.CX       net (fanout=3)        1.400   myGame/Mmux_c316
    SLICE_X8Y43.CMUX     Tcxc                  0.182   N47
                                                       myGame/myalu/Mmux_c320_SW5
    SLICE_X9Y43.D2       net (fanout=1)        0.757   N47
    SLICE_X9Y43.D        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X9Y43.CX       net (fanout=2)        0.477   M_state_q_FSM_FFd6-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     15.754ns (6.102ns logic, 9.652ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  4.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.747ns (Levels of Logic = 8)
  Clock Path Skew:      -0.029ns (0.321 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.AQ       Tcko                  0.430   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_1
    SLICE_X6Y45.B2       net (fanout=7)        0.944   M_state_q_FSM_FFd2_1
    SLICE_X6Y45.B        Tilo                  0.235   _n0469<5>1
                                                       _n0469<5>1_1
    SLICE_X6Y45.A5       net (fanout=1)        0.196   _n0469<5>1
    SLICE_X6Y45.A        Tilo                  0.235   _n0469<5>1
                                                       Mmux_M_myGame_asel2_SW0
    SLICE_X9Y39.B2       net (fanout=3)        1.851   N3
    SLICE_X9Y39.B        Tilo                  0.259   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel2_2
    SLICE_X6Y42.C2       net (fanout=12)       1.254   Mmux_M_myGame_asel23
    SLICE_X6Y42.C        Tilo                  0.235   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y9.B7        net (fanout=4)        1.729   myGame/M_muxA_out[7]
    DSP48_X0Y9.M7        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y37.B2       net (fanout=1)        0.989   myGame/myalu/myAdd/n0029[7]
    SLICE_X9Y37.B        Tilo                  0.259   myGame/myalu/N31
                                                       myGame/myalu/myAdd/Mmux_c141
    SLICE_X6Y37.A1       net (fanout=1)        0.819   myGame/myalu/M_myAdd_c[7]
    SLICE_X6Y37.A        Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/Mmux_c319
    SLICE_X9Y43.D3       net (fanout=3)        1.138   Mmux_c318
    SLICE_X9Y43.D        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X8Y44.BX       net (fanout=2)        0.701   M_state_q_FSM_FFd6-In
    SLICE_X8Y44.CLK      Tdick                 0.085   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     15.747ns (6.126ns logic, 9.621ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  4.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_1 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.743ns (Levels of Logic = 8)
  Clock Path Skew:      -0.031ns (0.319 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_1 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.AQ       Tcko                  0.430   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_1
    SLICE_X6Y45.B2       net (fanout=7)        0.944   M_state_q_FSM_FFd2_1
    SLICE_X6Y45.B        Tilo                  0.235   _n0469<5>1
                                                       _n0469<5>1_1
    SLICE_X6Y45.A5       net (fanout=1)        0.196   _n0469<5>1
    SLICE_X6Y45.A        Tilo                  0.235   _n0469<5>1
                                                       Mmux_M_myGame_asel2_SW0
    SLICE_X9Y39.B2       net (fanout=3)        1.851   N3
    SLICE_X9Y39.B        Tilo                  0.259   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel2_2
    SLICE_X6Y42.C2       net (fanout=12)       1.254   Mmux_M_myGame_asel23
    SLICE_X6Y42.C        Tilo                  0.235   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y9.B7        net (fanout=4)        1.729   myGame/M_muxA_out[7]
    DSP48_X0Y9.M11       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X12Y39.A6      net (fanout=1)        1.188   myGame/myalu/myAdd/n0029[11]
    SLICE_X12Y39.A       Tilo                  0.254   M_myGame_display[13]
                                                       myGame/myalu/myAdd/Mmux_c31
    SLICE_X6Y37.A6       net (fanout=3)        0.816   myGame/M_myAdd_c[11]
    SLICE_X6Y37.A        Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/Mmux_c319
    SLICE_X9Y43.D3       net (fanout=3)        1.138   Mmux_c318
    SLICE_X9Y43.D        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X9Y43.CX       net (fanout=2)        0.477   M_state_q_FSM_FFd6-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     15.743ns (6.150ns logic, 9.593ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  4.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_27_1 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.738ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.321 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_27_1 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y33.AQ       Tcko                  0.430   M_counter_q_27_1
                                                       M_counter_q_27_1
    SLICE_X6Y45.A4       net (fanout=1)        1.226   M_counter_q_27_1
    SLICE_X6Y45.A        Tilo                  0.235   _n0469<5>1
                                                       Mmux_M_myGame_asel2_SW0
    SLICE_X9Y39.B2       net (fanout=3)        1.851   N3
    SLICE_X9Y39.B        Tilo                  0.259   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel2_2
    SLICE_X6Y42.C2       net (fanout=12)       1.254   Mmux_M_myGame_asel23
    SLICE_X6Y42.C        Tilo                  0.235   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y9.B7        net (fanout=4)        1.729   myGame/M_muxA_out[7]
    DSP48_X0Y9.M12       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y37.C4       net (fanout=1)        0.982   myGame/myalu/n0029[12]
    SLICE_X9Y37.C        Tilo                  0.259   myGame/myalu/N31
                                                       myGame/myalu/Mmux_c317
    SLICE_X8Y43.CX       net (fanout=3)        1.400   myGame/Mmux_c316
    SLICE_X8Y43.CMUX     Tcxc                  0.182   N47
                                                       myGame/myalu/Mmux_c320_SW5
    SLICE_X9Y43.D2       net (fanout=1)        0.757   N47
    SLICE_X9Y43.D        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X8Y44.BX       net (fanout=2)        0.701   M_state_q_FSM_FFd6-In
    SLICE_X8Y44.CLK      Tdick                 0.085   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     15.738ns (5.838ns logic, 9.900ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  4.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd6_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.731ns (Levels of Logic = 8)
  Clock Path Skew:      -0.030ns (0.319 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd6_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y46.BQ       Tcko                  0.430   M_state_q_FSM_FFd5_3
                                                       M_state_q_FSM_FFd5_1
    SLICE_X6Y45.B1       net (fanout=5)        1.006   M_state_q_FSM_FFd5_1
    SLICE_X6Y45.B        Tilo                  0.235   _n0469<5>1
                                                       _n0469<5>1_1
    SLICE_X6Y45.A5       net (fanout=1)        0.196   _n0469<5>1
    SLICE_X6Y45.A        Tilo                  0.235   _n0469<5>1
                                                       Mmux_M_myGame_asel2_SW0
    SLICE_X9Y39.B2       net (fanout=3)        1.851   N3
    SLICE_X9Y39.B        Tilo                  0.259   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel2_2
    SLICE_X6Y42.C2       net (fanout=12)       1.254   Mmux_M_myGame_asel23
    SLICE_X6Y42.C        Tilo                  0.235   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y9.B7        net (fanout=4)        1.729   myGame/M_muxA_out[7]
    DSP48_X0Y9.M15       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y37.C1       net (fanout=1)        0.959   myGame/myalu/n0029[15]
    SLICE_X9Y37.C        Tilo                  0.259   myGame/myalu/N31
                                                       myGame/myalu/Mmux_c317
    SLICE_X8Y43.CX       net (fanout=3)        1.400   myGame/Mmux_c316
    SLICE_X8Y43.CMUX     Tcxc                  0.182   N47
                                                       myGame/myalu/Mmux_c320_SW5
    SLICE_X9Y43.D2       net (fanout=1)        0.757   N47
    SLICE_X9Y43.D        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X9Y43.CX       net (fanout=2)        0.477   M_state_q_FSM_FFd6-In
    SLICE_X9Y43.CLK      Tdick                 0.114   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_2
    -------------------------------------------------  ---------------------------
    Total                                     15.731ns (6.102ns logic, 9.629ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  4.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.727ns (Levels of Logic = 8)
  Clock Path Skew:      -0.028ns (0.321 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y46.BQ       Tcko                  0.430   M_state_q_FSM_FFd5_3
                                                       M_state_q_FSM_FFd5_1
    SLICE_X6Y45.B1       net (fanout=5)        1.006   M_state_q_FSM_FFd5_1
    SLICE_X6Y45.B        Tilo                  0.235   _n0469<5>1
                                                       _n0469<5>1_1
    SLICE_X6Y45.A5       net (fanout=1)        0.196   _n0469<5>1
    SLICE_X6Y45.A        Tilo                  0.235   _n0469<5>1
                                                       Mmux_M_myGame_asel2_SW0
    SLICE_X9Y39.B2       net (fanout=3)        1.851   N3
    SLICE_X9Y39.B        Tilo                  0.259   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel2_2
    SLICE_X6Y42.C2       net (fanout=12)       1.254   Mmux_M_myGame_asel23
    SLICE_X6Y42.C        Tilo                  0.235   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y9.B7        net (fanout=4)        1.729   myGame/M_muxA_out[7]
    DSP48_X0Y9.M8        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X7Y37.A3       net (fanout=1)        0.785   myGame/myalu/myAdd/n0029[8]
    SLICE_X7Y37.A        Tilo                  0.259   myGame/myalu/M_myAdd_c[10]
                                                       myGame/myalu/myAdd/Mmux_c151
    SLICE_X6Y37.A3       net (fanout=1)        0.941   myGame/myalu/M_myAdd_c[8]
    SLICE_X6Y37.A        Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/Mmux_c319
    SLICE_X9Y43.D3       net (fanout=3)        1.138   Mmux_c318
    SLICE_X9Y43.D        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X8Y44.BX       net (fanout=2)        0.701   M_state_q_FSM_FFd6-In
    SLICE_X8Y44.CLK      Tdick                 0.085   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     15.727ns (6.126ns logic, 9.601ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  4.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_27_1 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.715ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.321 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_27_1 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y33.AQ       Tcko                  0.430   M_counter_q_27_1
                                                       M_counter_q_27_1
    SLICE_X6Y45.A4       net (fanout=1)        1.226   M_counter_q_27_1
    SLICE_X6Y45.A        Tilo                  0.235   _n0469<5>1
                                                       Mmux_M_myGame_asel2_SW0
    SLICE_X9Y39.B2       net (fanout=3)        1.851   N3
    SLICE_X9Y39.B        Tilo                  0.259   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel2_2
    SLICE_X6Y42.C2       net (fanout=12)       1.254   Mmux_M_myGame_asel23
    SLICE_X6Y42.C        Tilo                  0.235   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y9.B7        net (fanout=4)        1.729   myGame/M_muxA_out[7]
    DSP48_X0Y9.M15       Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y37.C1       net (fanout=1)        0.959   myGame/myalu/n0029[15]
    SLICE_X9Y37.C        Tilo                  0.259   myGame/myalu/N31
                                                       myGame/myalu/Mmux_c317
    SLICE_X8Y43.CX       net (fanout=3)        1.400   myGame/Mmux_c316
    SLICE_X8Y43.CMUX     Tcxc                  0.182   N47
                                                       myGame/myalu/Mmux_c320_SW5
    SLICE_X9Y43.D2       net (fanout=1)        0.757   N47
    SLICE_X9Y43.D        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X8Y44.BX       net (fanout=2)        0.701   M_state_q_FSM_FFd6-In
    SLICE_X8Y44.CLK      Tdick                 0.085   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     15.715ns (5.838ns logic, 9.877ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  4.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6_1 (FF)
  Destination:          M_state_q_FSM_FFd6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.727ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.192 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6_1 to M_state_q_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.DQ       Tcko                  0.430   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6_1
    SLICE_X6Y45.B3       net (fanout=3)        0.924   M_state_q_FSM_FFd6_1
    SLICE_X6Y45.B        Tilo                  0.235   _n0469<5>1
                                                       _n0469<5>1_1
    SLICE_X6Y45.A5       net (fanout=1)        0.196   _n0469<5>1
    SLICE_X6Y45.A        Tilo                  0.235   _n0469<5>1
                                                       Mmux_M_myGame_asel2_SW0
    SLICE_X9Y39.B2       net (fanout=3)        1.851   N3
    SLICE_X9Y39.B        Tilo                  0.259   myGame/M_muxA_out[5]
                                                       Mmux_M_myGame_asel2_2
    SLICE_X6Y42.C2       net (fanout=12)       1.254   Mmux_M_myGame_asel23
    SLICE_X6Y42.C        Tilo                  0.235   myGame/M_muxA_out[8]
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y9.B7        net (fanout=4)        1.729   myGame/M_muxA_out[7]
    DSP48_X0Y9.M7        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X9Y37.B2       net (fanout=1)        0.989   myGame/myalu/myAdd/n0029[7]
    SLICE_X9Y37.B        Tilo                  0.259   myGame/myalu/N31
                                                       myGame/myalu/myAdd/Mmux_c141
    SLICE_X6Y37.A1       net (fanout=1)        0.819   myGame/myalu/M_myAdd_c[7]
    SLICE_X6Y37.A        Tilo                  0.235   M_myGame_sqc[2]
                                                       myGame/myalu/Mmux_c319
    SLICE_X9Y43.D3       net (fanout=3)        1.138   Mmux_c318
    SLICE_X9Y43.D        Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       M_state_q_FSM_FFd6-In19
    SLICE_X8Y44.BX       net (fanout=2)        0.701   M_state_q_FSM_FFd6-In
    SLICE_X8Y44.CLK      Tdick                 0.085   M_state_q_FSM_FFd6
                                                       M_state_q_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                     15.727ns (6.126ns logic, 9.601ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_button_0_IBUF/CLK0
  Logical resource: u/M_last_q/CLK0
  Location pin: ILOGIC_X2Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_button_1_IBUF/CLK0
  Logical resource: o/M_last_q/CLK0
  Location pin: ILOGIC_X2Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_button_2_IBUF/CLK0
  Logical resource: d/M_last_q/CLK0
  Location pin: ILOGIC_X2Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_button_3_IBUF/CLK0
  Logical resource: l/M_last_q/CLK0
  Location pin: ILOGIC_X1Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_button_4_IBUF/CLK0
  Logical resource: r/M_last_q/CLK0
  Location pin: ILOGIC_X2Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_21_IBUF/CLK0
  Logical resource: l3/M_last_q/CLK0
  Location pin: ILOGIC_X11Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_22_IBUF/CLK0
  Logical resource: l2/M_last_q/CLK0
  Location pin: ILOGIC_X9Y3.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_23_IBUF/CLK0
  Logical resource: l1/M_last_q/CLK0
  Location pin: ILOGIC_X9Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd6/CLK
  Logical resource: M_state_q_FSM_FFd5/CK
  Location pin: SLICE_X8Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd6/CLK
  Logical resource: M_state_q_FSM_FFd6/CK
  Location pin: SLICE_X8Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[13]/CLK
  Logical resource: myGame/board/M_reg_q_11/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[13]/CLK
  Logical resource: myGame/board/M_reg_q_12/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[13]/CLK
  Logical resource: myGame/board/M_reg_q_13/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: myGame/M_muxB_out[8]/SR
  Logical resource: myGame/board/M_reg_q_8/SR
  Location pin: SLICE_X10Y44.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: myGame/M_sequence_out[7]/SR
  Logical resource: myGame/sequence/M_reg_q_15/SR
  Location pin: SLICE_X14Y41.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: myGame/M_sequence_out[7]/SR
  Logical resource: myGame/sequence/M_reg_q_8/SR
  Location pin: SLICE_X14Y41.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_myGame_sqc[2]/CLK
  Logical resource: myGame/sequence/M_reg_q_0/CK
  Location pin: SLICE_X6Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_myGame_sqc[2]/CLK
  Logical resource: myGame/sequence/M_reg_q_1/CK
  Location pin: SLICE_X6Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_myGame_sqc[2]/CLK
  Logical resource: myGame/sequence/M_reg_q_2/CK
  Location pin: SLICE_X6Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_2/CLK
  Logical resource: M_state_q_FSM_FFd1_1/CK
  Location pin: SLICE_X6Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_2/CLK
  Logical resource: M_state_q_FSM_FFd1_2/CK
  Location pin: SLICE_X6Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd3_2/CLK
  Logical resource: M_state_q_FSM_FFd3_1/CK
  Location pin: SLICE_X6Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd3_2/CLK
  Logical resource: M_state_q_FSM_FFd3_2/CK
  Location pin: SLICE_X6Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X6Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X6Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X6Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X6Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myGame/M_sequence_out[14]/CLK
  Logical resource: myGame/sequence/M_reg_q_13/CK
  Location pin: SLICE_X10Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myGame/M_sequence_out[14]/CLK
  Logical resource: myGame/sequence/M_reg_q_14/CK
  Location pin: SLICE_X10Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   16.119|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 891406 paths, 0 nets, and 2137 connections

Design statistics:
   Minimum period:  16.119ns{1}   (Maximum frequency:  62.039MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Dec 01 16:10:49 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



