# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Universal_shift_register_16bits.srcs/sources_1/new/Usr_16bits.v" \
"../../../../Universal_shift_register_16bits.srcs/sim_1/new/Usr_16bits_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
