CADENCE IHNL11140
$model
POSH_TI_SAR_zqc_20190501/tb_chip_core_TI_2/schematic tb_chip_core_TI_2
POSH_TI_SAR_zqc_20190501/DFF_set/schematic DFF_set
POSH_TI_SAR_zqc_20190501/async_logic/schematic async_logic
POSH_TI_SAR_zqc_20190501/chip_core_all/schematic chip_core_all
POSH_TI_SAR_zqc_20190501/NOR3/schematic NOR3
POSH_TI_SAR_zqc_20190501/DFF_reset/schematic DFF_reset
POSH_TI_SAR_zqc_20190501/SH/schematic SH
POSH_TI_SAR_zqc_20190501/bootstrap_diff/schematic bootstrap_diff
POSH_TI_SAR_zqc_20190501/SAR_logic/schematic SAR_logic
POSH_TI_SAR_zqc_20190501/DAC_ctrl_logic/schematic DAC_ctrl_logic
POSH_TI_SAR_zqc_20190501/bootstrap/schematic bootstrap
POSH_TI_SAR_zqc_20190501/clk_doubler/schematic clk_doubler
POSH_TI_SAR_zqc_20190501/buffer_delay/schematic buffer_delay
POSH_TI_SAR_zqc_20190501/inverter/schematic inverter
POSH_TI_SAR_zqc_20190501/transmission_gate/schematic transmission_gate
POSH_TI_SAR_zqc_20190501/buffer/schematic buffer
POSH_TI_SAR_zqc_20190501/CDAC/schematic CDAC
POSH_TI_SAR_zqc_20190501/DFF/schematic DFF
POSH_TI_SAR_zqc_20190501/Latch/schematic Latch
POSH_TI_SAR_zqc_20190501/chip_core/schematic chip_core
POSH_TI_SAR_zqc_20190501/clk_gen_TI/schematic clk_gen_TI
POSH_TI_SAR_zqc_20190501/NAND2/schematic NAND2
POSH_TI_SAR_zqc_20190501/comparator_p/schematic comparator_p
$endmodel
$net
gnd! 0
$endnet
$param
fin fin
fs fs
$endparam
