#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue May  6 20:13:52 2025
# Process ID: 33612
# Current directory: C:/Users/Steve/Desktop/zynq7020/vivado_prj/zynq_dmca/zynq_dmca
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17200 C:\Users\Steve\Desktop\zynq7020\vivado_prj\zynq_dmca\zynq_dmca\zynq_dmca.xpr
# Log file: C:/Users/Steve/Desktop/zynq7020/vivado_prj/zynq_dmca/zynq_dmca/vivado.log
# Journal file: C:/Users/Steve/Desktop/zynq7020/vivado_prj/zynq_dmca/zynq_dmca\vivado.jou
# Running On: Steve, OS: Windows, CPU Frequency: 2895 MHz, CPU Physical cores: 16, Host memory: 16556 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Steve/Desktop/zynq7020/vivado_prj/zynq_dmca/zynq_dmca/zynq_dmca.xpr
update_module_reference system_adc_fir_0_1
update_module_reference system_adc_sample_0_1
update_compile_order -fileset sources_1
close_bd_design [get_bd_designs system]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_module_reference system_adc_fir_0_1
update_module_reference system_adc_sample_0_1
connect_bd_net [get_bd_pins adc_fir_0/adc_fir_dataout] [get_bd_pins ila_0/probe1]
regenerate_bd_layout
validate_bd_design
connect_bd_net [get_bd_pins adc_fir_0/adc_datain] [get_bd_pins adc_sample_0/adc_dataout]
regenerate_bd_layout
validate_bd_design
save_bd_design
close_bd_design [get_bd_designs system]
reset_run fir_compiler_0_synth_1
export_ip_user_files -of_objects  [get_files C:/Users/Steve/Desktop/zynq7020/vivado_prj/zynq_dmca/zynq_dmca/zynq_dmca.srcs/sources_1/ip/axis_adc_fifo_0/axis_adc_fifo_0.xci] -no_script -reset -force -quiet
remove_files  -fileset axis_adc_fifo_0 C:/Users/Steve/Desktop/zynq7020/vivado_prj/zynq_dmca/zynq_dmca/zynq_dmca.srcs/sources_1/ip/axis_adc_fifo_0/axis_adc_fifo_0.xci
file delete -force C:/Users/Steve/Desktop/zynq7020/vivado_prj/zynq_dmca/zynq_dmca/zynq_dmca.srcs/sources_1/ip/axis_adc_fifo_0
file delete -force c:/Users/Steve/Desktop/zynq7020/vivado_prj/zynq_dmca/zynq_dmca/zynq_dmca.gen/sources_1/ip/axis_adc_fifo_0
set_property CONFIG.M_DATA_Has_TREADY {false} [get_ips fir_compiler_0]
generate_target all [get_files  C:/Users/Steve/Desktop/zynq7020/vivado_prj/zynq_dmca/zynq_dmca/zynq_dmca.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
catch { config_ip_cache -export [get_ips -all fir_compiler_0] }
catch { [ delete_ip_run [get_ips -all fir_compiler_0] ] }
export_ip_user_files -of_objects [get_files C:/Users/Steve/Desktop/zynq7020/vivado_prj/zynq_dmca/zynq_dmca/zynq_dmca.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Steve/Desktop/zynq7020/vivado_prj/zynq_dmca/zynq_dmca/zynq_dmca.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
export_simulation -of_objects [get_files C:/Users/Steve/Desktop/zynq7020/vivado_prj/zynq_dmca/zynq_dmca/zynq_dmca.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -directory C:/Users/Steve/Desktop/zynq7020/vivado_prj/zynq_dmca/zynq_dmca/zynq_dmca.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Steve/Desktop/zynq7020/vivado_prj/zynq_dmca/zynq_dmca/zynq_dmca.ip_user_files -ipstatic_source_dir C:/Users/Steve/Desktop/zynq7020/vivado_prj/zynq_dmca/zynq_dmca/zynq_dmca.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Steve/Desktop/zynq7020/vivado_prj/zynq_dmca/zynq_dmca/zynq_dmca.cache/compile_simlib/modelsim} {questa=C:/Users/Steve/Desktop/zynq7020/vivado_prj/zynq_dmca/zynq_dmca/zynq_dmca.cache/compile_simlib/questa} {riviera=C:/Users/Steve/Desktop/zynq7020/vivado_prj/zynq_dmca/zynq_dmca/zynq_dmca.cache/compile_simlib/riviera} {activehdl=C:/Users/Steve/Desktop/zynq7020/vivado_prj/zynq_dmca/zynq_dmca/zynq_dmca.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top dmca_top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
open_wave_config C:/Users/Steve/Desktop/zynq7020/vivado_prj/zynq_dmca/zynq_dmca/tb_behav.wcfg
source tb.tcl
update_compile_order -fileset sources_1
run 1 us
run 1 us
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/debug0/adc_fir_dataout}} 
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/debug0/adc_dataout}} 
relaunch_sim
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run all
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_wave_config {C:/Users/Steve/Desktop/zynq7020/vivado_prj/zynq_dmca/zynq_dmca/tb_behav.wcfg}
close_sim
update_module_reference system_dmca_algorithm_top_0_1
close_bd_design [get_bd_designs system]
launch_simulation
open_wave_config C:/Users/Steve/Desktop/zynq7020/vivado_prj/zynq_dmca/zynq_dmca/tb_behav.wcfg
source tb.tcl
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/debug0/m2/trapezd_alg_data}} {{/tb/debug0/m2/trapezd_baseline}} 
current_wave_config {tb_behav.wcfg}
add_wave {{/tb/debug0/m2/triangle_alg_data}} 
relaunch_sim
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run all
open_bd_design {C:/Users/Steve/Desktop/zynq7020/vivado_prj/zynq_dmca/zynq_dmca/zynq_dmca.srcs/sources_1/bd/system/system.bd}
regenerate_bd_layout
validate_bd_design
save_bd_design
close_bd_design [get_bd_designs system]
save_wave_config {C:/Users/Steve/Desktop/zynq7020/vivado_prj/zynq_dmca/zynq_dmca/tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/Steve/Desktop/zynq7020/vivado_prj/zynq_dmca/zynq_dmca/tb_behav.wcfg
source tb.tcl
run all
close_sim
