#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:37:02 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Fri Aug 28 11:29:27 2015
# Process ID: 8488
# Log file: C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.runs/synth_1/red_pitaya_top.rds
# Journal file: C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.runs/synth_1\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

INFO: [Common 17-78] Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source red_pitaya_top.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z010clg400-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# add_files {{C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/system.bd}}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado repository 'C:/Xilinx/Vivado/2013.3/data/ip'.
# set_property used_in_implementation false [get_files -all {{c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc}}]
# set_property used_in_implementation false [get_files -all {{C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/system_ooc.xdc}}]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files {{C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/system.bd}}]
# read_verilog {
#   {C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/new/slow_dac_coverter.v}
#   {C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/new/red_pitaya_pid_block.v}
#   {C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/imports/Lewis/bus_clk_bridge.v}
#   {C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/hdl/system_wrapper.v}
#   {C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/axi_slave.v}
#   {C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/red_pitaya_ps.v}
#   {C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/red_pitaya_hk.v}
#   {C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/red_pitaya_daisy.v}
#   {C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/red_pitaya_analog.v}
#   {C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/imports/rtl/red_pitaya_ams.v}
#   {C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/imports/Lewis/red_pitaya_pid.v}
#   {C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/red_pitaya_top.v}
# }
# read_xdc {{C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/constrs_1/red_pitaya.xdc}}
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
# set_property used_in_implementation false [get_files {{C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/constrs_1/red_pitaya.xdc}}]
# read_xdc {{C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/constrs_1/red_pitaya_top.xdc}}
# set_property used_in_implementation false [get_files {{C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/constrs_1/red_pitaya_top.xdc}}]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir {C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.data/wt} [current_project]
# set_property parent.project_dir {C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final} [current_project]
# synth_design -top red_pitaya_top -part xc7z010clg400-1 -flatten_hierarchy none -bufg 16 -keep_equivalent_registers
Command: synth_design -top red_pitaya_top -part xc7z010clg400-1 -flatten_hierarchy none -bufg 16 -keep_equivalent_registers

Starting synthesis...

INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 250.375 ; gain = 102.938
INFO: [Synth 8-638] synthesizing module 'red_pitaya_top' [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/red_pitaya_top.v:20]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_ps' [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/red_pitaya_ps.v:47]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:434]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:434]
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/hdl/system_wrapper.v:3]
INFO: [Synth 8-638] synthesizing module 'system' [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/hdl/system.v:4]
INFO: [Synth 8-638] synthesizing module 'GND' [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:2404]
INFO: [Synth 8-256] done synthesizing module 'GND' (2#1) [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:2404]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_0' [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_3_processing_system7' [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:153]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: true - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2171]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:269]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (3#1) [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:269]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2172]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2173]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2174]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2175]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2176]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2177]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2178]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2179]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2180]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2181]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2182]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2183]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2184]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:19339]
INFO: [Synth 8-256] done synthesizing module 'PS7' (4#1) [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:19339]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_3_processing_system7' (5#1) [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:153]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_3_processing_system7' requires 673 connections, but only 660 given [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:369]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_0' (6#1) [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:57]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 91 connections, but only 86 given [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/hdl/system.v:313]
INFO: [Synth 8-256] done synthesizing module 'system' (7#1) [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/hdl/system.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (8#1) [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/hdl/system_wrapper.v:3]
INFO: [Synth 8-638] synthesizing module 'axi_slave' [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/axi_slave.v:52]
	Parameter AXI_DW bound to: 32 - type: integer 
	Parameter AXI_AW bound to: 32 - type: integer 
	Parameter AXI_IW bound to: 12 - type: integer 
	Parameter AXI_SW bound to: 4 - type: integer 
INFO: [Synth 8-4471] merging register 'axi_rvalid_o_reg' into 'axi_rlast_o_reg' [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/axi_slave.v:208]
INFO: [Synth 8-256] done synthesizing module 'axi_slave' (9#1) [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/axi_slave.v:52]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_ps' (10#1) [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/red_pitaya_ps.v:47]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_analog' [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/red_pitaya_analog.v:61]
	Parameter PWM_FULL bound to: 8'b10011100 
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6174]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (11#1) [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6174]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:19049]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: -45.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (12#1) [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:19049]
INFO: [Synth 8-638] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:15527]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (13#1) [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:15527]
INFO: [Synth 8-638] synthesizing module 'XADC' [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:27201]
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: ../sim_1/xadc_sim_values.txt - type: string 
	Parameter INIT_40 bound to: 16'b0000000000000000 
	Parameter INIT_41 bound to: 16'b0010111100001111 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0100111111100000 
	Parameter INIT_49 bound to: 16'b0000001100000011 
	Parameter INIT_4A bound to: 16'b0100011111100000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000100000000000 
	Parameter INIT_4D bound to: 16'b0000001100000011 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0101010101010101 
	Parameter INIT_5A bound to: 16'b1001100110011001 
	Parameter INIT_5B bound to: 16'b0110101010101010 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0101000100010001 
	Parameter INIT_5E bound to: 16'b1001000111101011 
	Parameter INIT_5F bound to: 16'b0110011001100110 
INFO: [Synth 8-256] done synthesizing module 'XADC' (14#1) [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:27201]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_analog' (15#1) [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/red_pitaya_analog.v:61]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_hk' [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/red_pitaya_hk.v:35]
INFO: [Synth 8-638] synthesizing module 'DNA_PORT' [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:1050]
	Parameter SIM_DNA_VALUE bound to: 57'b010000010001101000101011001111000100110101011110011011110 
INFO: [Synth 8-256] done synthesizing module 'DNA_PORT' (16#1) [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:1050]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_hk' (17#1) [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/red_pitaya_hk.v:35]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:8199]
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (18#1) [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:8199]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_daisy' [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/red_pitaya_daisy.v:58]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:12252]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DIFF_SSTL18_I - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (19#1) [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:12252]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6484]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DIFF_SSTL18_I - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (20#1) [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6484]
INFO: [Synth 8-638] synthesizing module 'IBUFDS__parameterized0' [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6174]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DIFF_SSTL18_I - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS__parameterized0' (20#1) [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6174]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_daisy' (21#1) [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/red_pitaya_daisy.v:58]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_pid' [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/imports/Lewis/red_pitaya_pid.v:52]
	Parameter adc_res_fast bound to: 14 - type: integer 
	Parameter adc_res_slow bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'red_pitaya_pid_block' [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/new/red_pitaya_pid_block.v:43]
	Parameter adc_res bound to: 14 - type: integer 
	Parameter MAXWIDTH bound to: 29 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_pid_block' (22#1) [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/new/red_pitaya_pid_block.v:43]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_pid_block__parameterized0' [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/new/red_pitaya_pid_block.v:43]
	Parameter adc_res bound to: 12 - type: integer 
	Parameter MAXWIDTH bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_pid_block__parameterized0' (22#1) [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/new/red_pitaya_pid_block.v:43]
WARNING: [Synth 8-350] instance 'i_pidBB' of module 'red_pitaya_pid_block' requires 15 connections, but only 14 given [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/imports/Lewis/red_pitaya_pid.v:390]
INFO: [Synth 8-638] synthesizing module 'slow_dac_converter' [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/new/slow_dac_coverter.v:11]
	Parameter PWM_MAX bound to: 156 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slow_dac_converter' (23#1) [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/new/slow_dac_coverter.v:11]
INFO: [Synth 8-638] synthesizing module 'bus_clk_bridge' [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/imports/Lewis/bus_clk_bridge.v:38]
INFO: [Synth 8-256] done synthesizing module 'bus_clk_bridge' (24#1) [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/imports/Lewis/bus_clk_bridge.v:38]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_pid' (25#1) [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/imports/Lewis/red_pitaya_pid.v:52]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_ams' [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/imports/rtl/red_pitaya_ams.v:47]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_ams' (26#1) [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/imports/rtl/red_pitaya_ams.v:47]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_top' (27#1) [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/red_pitaya_top.v:20]
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[1] driven by constant 1
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[0] driven by constant 0
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_cdcs_o driven by constant 1
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 295.797 ; gain = 148.359
Start RTL Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 295.797 ; gain = 148.359

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin i_pidBB:clk_i to constant 0
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.3/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream

Processing XDC Constraints
Parsing XDC File [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'i_ps/system_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'i_ps/system_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.runs/synth_1/.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.runs/synth_1/.Xil/red_pitaya_top_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/constrs_1/red_pitaya.xdc]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/constrs_1/red_pitaya.xdc:239]
Finished Parsing XDC File [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/constrs_1/red_pitaya.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/constrs_1/red_pitaya.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.runs/synth_1/.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.runs/synth_1/.Xil/red_pitaya_top_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/constrs_1/red_pitaya_top.xdc]
Finished Parsing XDC File [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/constrs_1/red_pitaya_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.srcs/constrs_1/red_pitaya_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.runs/synth_1/.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.runs/synth_1/.Xil/red_pitaya_top_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.runs/synth_1/.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.runs/synth_1/.Xil/red_pitaya_top_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (OBUFT, IBUF): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 2 instances

Start RTL Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 544.895 ; gain = 397.457

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true. (constraint file  {C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.runs/synth_1/dont_touch.xdc}, line 9).
Applied set_property DONT_TOUCH = true. (constraint file  {C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.runs/synth_1/dont_touch.xdc}, line 12).
Applied set_property DONT_TOUCH = true. (constraint file  {C:/Users/LocalAdmin/Desktop/Lewis/red_pitaya -final/red_pitaya.runs/synth_1/dont_touch.xdc}, line 15).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 544.895 ; gain = 397.457
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 544.895 ; gain = 397.457
---------------------------------------------------------------------------------


Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB8 0 RAMB16 0 RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 583.574 ; gain = 436.137
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 8     
	   3 Input     30 Bit       Adders := 4     
	   2 Input     27 Bit       Adders := 8     
	   3 Input     26 Bit       Adders := 4     
	   3 Input     15 Bit       Adders := 4     
	   2 Input     15 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 13    
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               57 Bit    Registers := 1     
	               32 Bit    Registers := 25    
	               30 Bit    Registers := 12    
	               29 Bit    Registers := 12    
	               27 Bit    Registers := 8     
	               26 Bit    Registers := 4     
	               25 Bit    Registers := 12    
	               24 Bit    Registers := 8     
	               16 Bit    Registers := 4     
	               15 Bit    Registers := 20    
	               14 Bit    Registers := 26    
	               13 Bit    Registers := 20    
	               12 Bit    Registers := 34    
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 27    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 24    
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 145   
	  12 Input     32 Bit        Muxes := 8     
	   3 Input     32 Bit        Muxes := 16    
	  12 Input     29 Bit        Muxes := 8     
	   2 Input     29 Bit        Muxes := 88    
	   2 Input     27 Bit        Muxes := 8     
	   2 Input     25 Bit        Muxes := 88    
	  12 Input     25 Bit        Muxes := 8     
	   2 Input     24 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 40    
	   3 Input     14 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 32    
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	  81 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 9     
	  17 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 138   

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module red_pitaya_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
Module red_pitaya_daisy 
Detailed RTL Component Info : 
Module system_wrapper 
Detailed RTL Component Info : 
Module red_pitaya_ps 
Detailed RTL Component Info : 
Module axi_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module system 
Detailed RTL Component Info : 
Module slow_dac_converter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module red_pitaya_pid 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 8     
	               14 Bit    Registers := 18    
	               12 Bit    Registers := 16    
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 24    
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 8     
	   3 Input     14 Bit        Muxes := 4     
	  81 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 82    
Module bus_clk_bridge 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module red_pitaya_ams 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	  17 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module processing_system7_v5_3_processing_system7 
Detailed RTL Component Info : 
Module red_pitaya_pid_block__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 3     
	               13 Bit    Registers := 5     
	               12 Bit    Registers := 1     
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 18    
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 1     
	  12 Input     25 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 22    
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 3     
Module red_pitaya_analog 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	               14 Bit    Registers := 4     
	               12 Bit    Registers := 12    
	                8 Bit    Registers := 10    
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module system_processing_system7_0_0 
Detailed RTL Component Info : 
Module red_pitaya_pid_block 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 3     
	               27 Bit    Registers := 1     
	               15 Bit    Registers := 5     
	               14 Bit    Registers := 1     
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 18    
	   3 Input     32 Bit        Muxes := 2     
	  12 Input     29 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 22    
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 3     
Module red_pitaya_hk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               57 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	  18 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP int_sum, operation Mode is: C+(A2*B)'.
DSP Report: register error_reg is absorbed into DSP int_sum.
DSP Report: register ki_mult_reg is absorbed into DSP int_sum.
DSP Report: operator int_sum is absorbed into DSP int_sum.
DSP Report: operator ki_mult0 is absorbed into DSP int_sum.
DSP Report: Generating DSP kp_mult, operation Mode is: A2*B.
DSP Report: register error_reg is absorbed into DSP kp_mult.
DSP Report: operator kp_mult is absorbed into DSP kp_mult.
DSP Report: Generating DSP kd_mult, operation Mode is: A2*B.
DSP Report: register error_reg is absorbed into DSP kd_mult.
DSP Report: operator kd_mult is absorbed into DSP kd_mult.
DSP Report: Generating DSP int_sum, operation Mode is: C+(A2*B)'.
DSP Report: register error_reg is absorbed into DSP int_sum.
DSP Report: register ki_mult_reg is absorbed into DSP int_sum.
DSP Report: operator int_sum is absorbed into DSP int_sum.
DSP Report: operator ki_mult0 is absorbed into DSP int_sum.
DSP Report: Generating DSP kp_mult, operation Mode is: A2*B.
DSP Report: register error_reg is absorbed into DSP kp_mult.
DSP Report: operator kp_mult is absorbed into DSP kp_mult.
DSP Report: Generating DSP kd_mult, operation Mode is: A2*B.
DSP Report: register error_reg is absorbed into DSP kd_mult.
DSP Report: operator kd_mult is absorbed into DSP kd_mult.
DSP Report: Generating DSP int_sum, operation Mode is: C+(A2*B)'.
DSP Report: register error_reg is absorbed into DSP int_sum.
DSP Report: register ki_mult_reg is absorbed into DSP int_sum.
DSP Report: operator int_sum is absorbed into DSP int_sum.
DSP Report: operator ki_mult0 is absorbed into DSP int_sum.
DSP Report: Generating DSP kp_mult, operation Mode is: A2*B.
DSP Report: register error_reg is absorbed into DSP kp_mult.
DSP Report: operator kp_mult is absorbed into DSP kp_mult.
DSP Report: Generating DSP kd_mult, operation Mode is: A2*B.
DSP Report: register error_reg is absorbed into DSP kd_mult.
DSP Report: operator kd_mult is absorbed into DSP kd_mult.
DSP Report: Generating DSP int_sum, operation Mode is: C+(A2*B)'.
DSP Report: register error_reg is absorbed into DSP int_sum.
DSP Report: register ki_mult_reg is absorbed into DSP int_sum.
DSP Report: operator int_sum is absorbed into DSP int_sum.
DSP Report: operator ki_mult0 is absorbed into DSP int_sum.
DSP Report: Generating DSP kp_mult, operation Mode is: A2*B.
DSP Report: register error_reg is absorbed into DSP kp_mult.
DSP Report: operator kp_mult is absorbed into DSP kp_mult.
DSP Report: Generating DSP kd_mult, operation Mode is: A2*B.
DSP Report: register error_reg is absorbed into DSP kd_mult.
DSP Report: operator kd_mult is absorbed into DSP kd_mult.
DSP Report: Generating DSP int_sum, operation Mode is: C+(A2*B)'.
DSP Report: register error_reg is absorbed into DSP int_sum.
DSP Report: register ki_mult_reg is absorbed into DSP int_sum.
DSP Report: operator int_sum is absorbed into DSP int_sum.
DSP Report: operator ki_mult0 is absorbed into DSP int_sum.
DSP Report: Generating DSP kp_mult, operation Mode is: A2*B.
DSP Report: register error_reg is absorbed into DSP kp_mult.
DSP Report: operator kp_mult is absorbed into DSP kp_mult.
DSP Report: Generating DSP kd_mult, operation Mode is: A2*B.
DSP Report: register error_reg is absorbed into DSP kd_mult.
DSP Report: operator kd_mult is absorbed into DSP kd_mult.
DSP Report: Generating DSP int_sum, operation Mode is: C+(A2*B)'.
DSP Report: register error_reg is absorbed into DSP int_sum.
DSP Report: register ki_mult_reg is absorbed into DSP int_sum.
DSP Report: operator int_sum is absorbed into DSP int_sum.
DSP Report: operator ki_mult0 is absorbed into DSP int_sum.
DSP Report: Generating DSP kp_mult, operation Mode is: A2*B.
DSP Report: register error_reg is absorbed into DSP kp_mult.
DSP Report: operator kp_mult is absorbed into DSP kp_mult.
DSP Report: Generating DSP kd_mult, operation Mode is: A2*B.
DSP Report: register error_reg is absorbed into DSP kd_mult.
DSP Report: operator kd_mult is absorbed into DSP kd_mult.
DSP Report: Generating DSP int_sum, operation Mode is: C+(A2*B)'.
DSP Report: register error_reg is absorbed into DSP int_sum.
DSP Report: register ki_mult_reg is absorbed into DSP int_sum.
DSP Report: operator int_sum is absorbed into DSP int_sum.
DSP Report: operator ki_mult0 is absorbed into DSP int_sum.
DSP Report: Generating DSP kp_mult, operation Mode is: A2*B.
DSP Report: register error_reg is absorbed into DSP kp_mult.
DSP Report: operator kp_mult is absorbed into DSP kp_mult.
DSP Report: Generating DSP kd_mult, operation Mode is: A2*B.
DSP Report: register error_reg is absorbed into DSP kd_mult.
DSP Report: operator kd_mult is absorbed into DSP kd_mult.
DSP Report: Generating DSP int_sum, operation Mode is: C+(A2*B)'.
DSP Report: register error_reg is absorbed into DSP int_sum.
DSP Report: register ki_mult_reg is absorbed into DSP int_sum.
DSP Report: operator int_sum is absorbed into DSP int_sum.
DSP Report: operator ki_mult0 is absorbed into DSP int_sum.
DSP Report: Generating DSP kp_mult, operation Mode is: A2*B.
DSP Report: register error_reg is absorbed into DSP kp_mult.
DSP Report: operator kp_mult is absorbed into DSP kp_mult.
DSP Report: Generating DSP kd_mult, operation Mode is: A2*B.
DSP Report: register error_reg is absorbed into DSP kd_mult.
DSP Report: operator kd_mult is absorbed into DSP kd_mult.
DSP Report: Generating DSP b_reg, operation Mode is: (A2*(B:0x9c))'.
DSP Report: register a_reg is absorbed into DSP b_reg.
DSP Report: register b_reg is absorbed into DSP b_reg.
DSP Report: operator b0 is absorbed into DSP b_reg.
DSP Report: Generating DSP b_reg, operation Mode is: (A2*(B:0x9c))'.
DSP Report: register a_reg is absorbed into DSP b_reg.
DSP Report: register b_reg is absorbed into DSP b_reg.
DSP Report: operator b0 is absorbed into DSP b_reg.
DSP Report: Generating DSP b_reg, operation Mode is: (A2*(B:0x9c))'.
DSP Report: register a_reg is absorbed into DSP b_reg.
DSP Report: register b_reg is absorbed into DSP b_reg.
DSP Report: operator b0 is absorbed into DSP b_reg.
DSP Report: Generating DSP b_reg, operation Mode is: (A2*(B:0x9c))'.
DSP Report: register a_reg is absorbed into DSP b_reg.
DSP Report: register b_reg is absorbed into DSP b_reg.
DSP Report: operator b0 is absorbed into DSP b_reg.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[31] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[30] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[29] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[28] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[27] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[26] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[25] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[24] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[23] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[22] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[21] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[20] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\wdata_o_reg[31] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\wdata_o_reg[30] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (sys_rd_reg) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[1] driven by constant 1
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[0] driven by constant 0
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_cdcs_o driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 595.316 ; gain = 447.879
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+---------------------+----------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
|Module Name          | OP MODE        | Neg Edge Clk | A Size (Signed?) | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | PREG | 
+---------------------+----------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
|red_pitaya_pid_block | C+(A2*B)'      | No           | 15 (Y)           | 14 (Y) | 32 (Y) | 25 (N) | 33 (N) | 1    | 0    | 0    | 1    | 0    | 
|red_pitaya_pid_block | A2*B           | No           | 15 (Y)           | 14 (Y) | 48 (N) | 25 (N) | 29 (N) | 1    | 0    | 1    | 1    | 0    | 
|red_pitaya_pid_block | A2*B           | No           | 15 (Y)           | 14 (Y) | 48 (N) | 25 (N) | 29 (N) | 1    | 0    | 1    | 1    | 0    | 
|red_pitaya_pid_block | C+(A2*B)'      | No           | 15 (Y)           | 14 (Y) | 32 (Y) | 25 (N) | 33 (N) | 1    | 0    | 0    | 1    | 0    | 
|red_pitaya_pid_block | A2*B           | No           | 15 (Y)           | 14 (Y) | 48 (N) | 25 (N) | 29 (N) | 1    | 0    | 1    | 1    | 0    | 
|red_pitaya_pid_block | A2*B           | No           | 15 (Y)           | 14 (Y) | 48 (N) | 25 (N) | 29 (N) | 1    | 0    | 1    | 1    | 0    | 
|red_pitaya_pid_block | C+(A2*B)'      | No           | 15 (Y)           | 14 (Y) | 32 (Y) | 25 (N) | 33 (N) | 1    | 0    | 0    | 1    | 0    | 
|red_pitaya_pid_block | A2*B           | No           | 15 (Y)           | 14 (Y) | 48 (N) | 25 (N) | 29 (N) | 1    | 0    | 1    | 1    | 0    | 
|red_pitaya_pid_block | A2*B           | No           | 15 (Y)           | 14 (Y) | 48 (N) | 25 (N) | 29 (N) | 1    | 0    | 1    | 1    | 0    | 
|red_pitaya_pid_block | C+(A2*B)'      | No           | 15 (Y)           | 14 (Y) | 32 (Y) | 25 (N) | 33 (N) | 1    | 0    | 0    | 1    | 0    | 
|red_pitaya_pid_block | A2*B           | No           | 15 (Y)           | 14 (Y) | 48 (N) | 25 (N) | 29 (N) | 1    | 0    | 1    | 1    | 0    | 
|red_pitaya_pid_block | A2*B           | No           | 15 (Y)           | 14 (Y) | 48 (N) | 25 (N) | 29 (N) | 1    | 0    | 1    | 1    | 0    | 
|red_pitaya_pid_block | C+(A2*B)'      | No           | 13 (Y)           | 12 (Y) | 32 (Y) | 25 (N) | 33 (N) | 1    | 0    | 0    | 1    | 0    | 
|red_pitaya_pid_block | A2*B           | No           | 13 (Y)           | 12 (Y) | 48 (N) | 25 (N) | 25 (N) | 1    | 0    | 1    | 1    | 0    | 
|red_pitaya_pid_block | A2*B           | No           | 13 (Y)           | 12 (Y) | 48 (N) | 25 (N) | 25 (N) | 1    | 0    | 1    | 1    | 0    | 
|red_pitaya_pid_block | C+(A2*B)'      | No           | 13 (Y)           | 12 (Y) | 32 (Y) | 25 (N) | 33 (N) | 1    | 0    | 0    | 1    | 0    | 
|red_pitaya_pid_block | A2*B           | No           | 13 (Y)           | 12 (Y) | 48 (N) | 25 (N) | 25 (N) | 1    | 0    | 1    | 1    | 0    | 
|red_pitaya_pid_block | A2*B           | No           | 13 (Y)           | 12 (Y) | 48 (N) | 25 (N) | 25 (N) | 1    | 0    | 1    | 1    | 0    | 
|red_pitaya_pid_block | C+(A2*B)'      | No           | 13 (Y)           | 12 (Y) | 32 (Y) | 25 (N) | 33 (N) | 1    | 0    | 0    | 1    | 0    | 
|red_pitaya_pid_block | A2*B           | No           | 13 (Y)           | 12 (Y) | 48 (N) | 25 (N) | 25 (N) | 1    | 0    | 1    | 1    | 0    | 
|red_pitaya_pid_block | A2*B           | No           | 13 (Y)           | 12 (Y) | 48 (N) | 25 (N) | 25 (N) | 1    | 0    | 1    | 1    | 0    | 
|red_pitaya_pid_block | C+(A2*B)'      | No           | 13 (Y)           | 12 (Y) | 32 (Y) | 25 (N) | 33 (N) | 1    | 0    | 0    | 1    | 0    | 
|red_pitaya_pid_block | A2*B           | No           | 13 (Y)           | 12 (Y) | 48 (N) | 25 (N) | 25 (N) | 1    | 0    | 1    | 1    | 0    | 
|red_pitaya_pid_block | A2*B           | No           | 13 (Y)           | 12 (Y) | 48 (N) | 25 (N) | 25 (N) | 1    | 0    | 1    | 1    | 0    | 
|slow_dac_converter   | (A2*(B:0x9c))' | No           | 8 (N)            | 8 (N)  | 48 (N) | 25 (N) | 16 (N) | 1    | 0    | 1    | 1    | 1    | 
|slow_dac_converter   | (A2*(B:0x9c))' | No           | 8 (N)            | 8 (N)  | 48 (N) | 25 (N) | 16 (N) | 1    | 0    | 1    | 1    | 1    | 
|slow_dac_converter   | (A2*(B:0x9c))' | No           | 8 (N)            | 8 (N)  | 48 (N) | 25 (N) | 16 (N) | 1    | 0    | 1    | 1    | 1    | 
|slow_dac_converter   | (A2*(B:0x9c))' | No           | 8 (N)            | 8 (N)  | 48 (N) | 25 (N) | 16 (N) | 1    | 0    | 1    | 1    | 1    | 
+---------------------+----------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (slow_dac_converter:/\d_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (slow_dac_converter:/\d_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (slow_dac_converter:/\d_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (slow_dac_converter:/\d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (slow_dac_converter:/\d_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (slow_dac_converter:/\d_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (slow_dac_converter:/\d_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (slow_dac_converter:/\d_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_ams/ack_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/err_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\rdata_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\rdata_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\rdata_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\rdata_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\rdata_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\rdata_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\rdata_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\rdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ps/i_gp0_slave/\axi_rresp_o_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ps/i_gp0_slave/\axi_bresp_o_reg[0] )
WARNING: [Synth 8-3332] Sequential element (\axi_bresp_o_reg[0] ) is unused and will be removed from module axi_slave.
WARNING: [Synth 8-3332] Sequential element (\axi_rresp_o_reg[0] ) is unused and will be removed from module axi_slave.
WARNING: [Synth 8-3332] Sequential element (\wr_awaddr_reg[31] ) is unused and will be removed from module axi_slave.
WARNING: [Synth 8-3332] Sequential element (\wr_awaddr_reg[30] ) is unused and will be removed from module axi_slave.
WARNING: [Synth 8-3332] Sequential element (\wr_awaddr_reg[29] ) is unused and will be removed from module axi_slave.
WARNING: [Synth 8-3332] Sequential element (\wr_awaddr_reg[28] ) is unused and will be removed from module axi_slave.
WARNING: [Synth 8-3332] Sequential element (\wr_awaddr_reg[27] ) is unused and will be removed from module axi_slave.
WARNING: [Synth 8-3332] Sequential element (\wr_awaddr_reg[26] ) is unused and will be removed from module axi_slave.
WARNING: [Synth 8-3332] Sequential element (\wr_awaddr_reg[25] ) is unused and will be removed from module axi_slave.
WARNING: [Synth 8-3332] Sequential element (\wr_awaddr_reg[24] ) is unused and will be removed from module axi_slave.
WARNING: [Synth 8-3332] Sequential element (\wr_awaddr_reg[23] ) is unused and will be removed from module axi_slave.
WARNING: [Synth 8-3332] Sequential element (\rd_araddr_reg[31] ) is unused and will be removed from module axi_slave.
WARNING: [Synth 8-3332] Sequential element (\rd_araddr_reg[30] ) is unused and will be removed from module axi_slave.
WARNING: [Synth 8-3332] Sequential element (\rd_araddr_reg[29] ) is unused and will be removed from module axi_slave.
WARNING: [Synth 8-3332] Sequential element (\rd_araddr_reg[28] ) is unused and will be removed from module axi_slave.
WARNING: [Synth 8-3332] Sequential element (\rd_araddr_reg[27] ) is unused and will be removed from module axi_slave.
WARNING: [Synth 8-3332] Sequential element (\rd_araddr_reg[26] ) is unused and will be removed from module axi_slave.
WARNING: [Synth 8-3332] Sequential element (\rd_araddr_reg[25] ) is unused and will be removed from module axi_slave.
WARNING: [Synth 8-3332] Sequential element (\rd_araddr_reg[24] ) is unused and will be removed from module axi_slave.
WARNING: [Synth 8-3332] Sequential element (\rd_araddr_reg[23] ) is unused and will be removed from module axi_slave.
WARNING: [Synth 8-3332] Sequential element (\wr_wdata_reg[31] ) is unused and will be removed from module axi_slave.
WARNING: [Synth 8-3332] Sequential element (\wr_wdata_reg[30] ) is unused and will be removed from module axi_slave.
WARNING: [Synth 8-3332] Sequential element (\sys_sel_o_reg[3] ) is unused and will be removed from module axi_slave.
WARNING: [Synth 8-3332] Sequential element (\sys_sel_o_reg[2] ) is unused and will be removed from module axi_slave.
WARNING: [Synth 8-3332] Sequential element (\sys_sel_o_reg[1] ) is unused and will be removed from module axi_slave.
WARNING: [Synth 8-3332] Sequential element (\sys_sel_o_reg[0] ) is unused and will be removed from module axi_slave.
WARNING: [Synth 8-3332] Sequential element (\d_reg[7] ) is unused and will be removed from module slow_dac_converter.
WARNING: [Synth 8-3332] Sequential element (\d_reg[6] ) is unused and will be removed from module slow_dac_converter.
WARNING: [Synth 8-3332] Sequential element (\d_reg[5] ) is unused and will be removed from module slow_dac_converter.
WARNING: [Synth 8-3332] Sequential element (\d_reg[4] ) is unused and will be removed from module slow_dac_converter.
WARNING: [Synth 8-3332] Sequential element (\d_reg[3] ) is unused and will be removed from module slow_dac_converter.
WARNING: [Synth 8-3332] Sequential element (\d_reg[2] ) is unused and will be removed from module slow_dac_converter.
WARNING: [Synth 8-3332] Sequential element (\d_reg[1] ) is unused and will be removed from module slow_dac_converter.
WARNING: [Synth 8-3332] Sequential element (\d_reg[0] ) is unused and will be removed from module slow_dac_converter.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[31] ) is unused and will be removed from module red_pitaya_ams.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[30] ) is unused and will be removed from module red_pitaya_ams.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[29] ) is unused and will be removed from module red_pitaya_ams.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[28] ) is unused and will be removed from module red_pitaya_ams.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[27] ) is unused and will be removed from module red_pitaya_ams.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[26] ) is unused and will be removed from module red_pitaya_ams.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[25] ) is unused and will be removed from module red_pitaya_ams.
WARNING: [Synth 8-3332] Sequential element (\rdata_reg[24] ) is unused and will be removed from module red_pitaya_ams.
WARNING: [Synth 8-3332] Sequential element (err_reg) is unused and will be removed from module red_pitaya_ams.
WARNING: [Synth 8-3332] Sequential element (ack_reg) is unused and will be removed from module red_pitaya_ams.
WARNING: [Synth 8-3332] Sequential element (\wdata_o_reg[29] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\wdata_o_reg[28] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\wdata_o_reg[27] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\wdata_o_reg[26] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\wdata_o_reg[25] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\wdata_o_reg[24] ) is unused and will be removed from module bus_clk_bridge.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 661.133 ; gain = 513.695
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 842.441 ; gain = 695.004
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 864.504 ; gain = 717.066
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\abs_temp_reg[12] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\abs_temp_reg[11] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\abs_temp_reg[10] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\abs_temp_reg[9] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\abs_temp_reg[8] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\abs_temp_reg[7] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\abs_temp_reg[6] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\abs_temp_reg[5] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\abs_temp_reg[4] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\abs_temp_reg[3] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\abs_temp_reg[2] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\abs_temp_reg[1] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\abs_temp_reg[0] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\int_reg_reg[31] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\int_reg_reg[30] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\int_reg_reg[29] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\int_reg_reg[28] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\int_reg_reg[27] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\int_reg_reg[26] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\int_reg_reg[25] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\int_reg_reg[24] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\int_reg_reg[23] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\int_reg_reg[22] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\int_reg_reg[21] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\int_reg_reg[20] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\int_reg_reg[19] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\int_reg_reg[18] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\int_reg_reg[17] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\int_reg_reg[16] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\int_reg_reg[15] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\int_reg_reg[14] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\int_reg_reg[13] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\int_reg_reg[12] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\int_reg_reg[11] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (\int_reg_reg[10] ) is unused and will be removed from module red_pitaya_pid_block__parameterized0__2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/s_dac_b/\dat_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/s_dac_b/\dat_o_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/s_dac_b/\dat_o_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/s_dac_b/\dat_o_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/s_dac_b/\dat_o_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/s_dac_b/\dat_o_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/s_dac_b/\dat_o_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/s_dac_b/\dat_o_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/s_dac_b/\dat_o_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/s_dac_b/\dat_o_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/s_dac_b/\dat_o_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/s_dac_b/\dat_o_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/s_dac_b/\dat_o_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/s_dac_b/\dat_o_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/s_dac_b/\dat_o_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/s_dac_b/\dat_o_reg[0] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 906.711 ; gain = 759.273
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin system_i:M_AXI_GP0_bresp[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin system_i:M_AXI_GP0_rresp[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin system_i:M_AXI_GP0_rvalid to constant 0
WARNING: [Synth 8-3295] tying undriven pin system_i:SPI0_MISO_I to constant 0
WARNING: [Synth 8-3295] tying undriven pin system_i:SPI0_MOSI_I to constant 0
WARNING: [Synth 8-3295] tying undriven pin system_i:SPI0_SCLK_I to constant 0
WARNING: [Synth 8-3295] tying undriven pin system_i:SPI0_SS_I to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awaddr_i[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awaddr_i[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awaddr_i[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awaddr_i[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awaddr_i[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awaddr_i[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awaddr_i[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awaddr_i[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awaddr_i[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awburst_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awburst_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awlock_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awlock_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awcache_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awcache_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awcache_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awcache_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awprot_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awprot_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awprot_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wdata_i[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wdata_i[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wstrb_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wstrb_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wstrb_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wstrb_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wlast_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_araddr_i[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_araddr_i[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_araddr_i[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_araddr_i[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_araddr_i[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_araddr_i[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_araddr_i[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_araddr_i[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_araddr_i[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arburst_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arburst_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arlock_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arlock_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arcache_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arcache_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arcache_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arcache_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arprot_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arprot_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arprot_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:sys_err_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_ps:sys_err_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_ps:spi_miso_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_ps:spi_ss_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_ps:spi_sclk_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_ps:spi_mosi_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:led_i[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:led_i[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:led_i[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:led_i[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:led_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:led_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:led_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:led_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_addr_i[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_addr_i[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_addr_i[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[14] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 906.711 ; gain = 759.273
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 906.711 ; gain = 759.273
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BIBUF       |   130|
|2     |BUFG        |    14|
|3     |CARRY4      |   288|
|4     |DNA_PORT    |     1|
|5     |DSP48E1_1   |     8|
|6     |DSP48E1_2   |    16|
|7     |DSP48E1_3   |     4|
|8     |GND         |     1|
|9     |LUT1        |   499|
|10    |LUT2        |   691|
|11    |LUT3        |   690|
|12    |LUT4        |   873|
|13    |LUT5        |  1393|
|14    |LUT6        |  1666|
|15    |MUXF7       |   197|
|16    |ODDR_1      |    18|
|17    |PLLE2_ADV_1 |     1|
|18    |PS7         |     1|
|19    |XADC        |     1|
|20    |FDRE        |  3351|
|21    |FDSE        |    44|
|22    |IBUF        |    38|
|23    |IBUFDS      |     2|
|24    |IBUFGDS     |     1|
|25    |IOBUF       |    16|
|26    |OBUF        |    37|
|27    |OBUFDS      |     2|
+------+------------+------+

Report Instance Areas: 
+------+-----------------------------+-------------------------------------------+------+
|      |Instance                     |Module                                     |Cells |
+------+-----------------------------+-------------------------------------------+------+
|1     |top                          |                                           |  9983|
|2     |  i_ps                       |red_pitaya_ps                              |   440|
|3     |    system_i                 |system_wrapper                             |   225|
|4     |      system_i               |system                                     |   225|
|5     |        processing_system7_0 |system_processing_system7_0_0              |   224|
|6     |          inst               |processing_system7_v5_3_processing_system7 |   224|
|7     |    i_gp0_slave              |axi_slave                                  |   211|
|8     |  i_analog                   |red_pitaya_analog                          |   602|
|9     |  i_hk                       |red_pitaya_hk                              |   311|
|10    |  i_daisy                    |red_pitaya_daisy                           |     4|
|11    |  i_pid                      |red_pitaya_pid                             |  8058|
|12    |    i_pid11                  |red_pitaya_pid_block__1                    |   893|
|13    |    i_pid21                  |red_pitaya_pid_block__2                    |   893|
|14    |    i_pid12                  |red_pitaya_pid_block__3                    |   893|
|15    |    i_pid22                  |red_pitaya_pid_block                       |   893|
|16    |    i_pidAA                  |red_pitaya_pid_block__parameterized0__1    |   814|
|17    |    i_pidBB                  |red_pitaya_pid_block__parameterized0__2    |    16|
|18    |    i_pidCC                  |red_pitaya_pid_block__parameterized0__3    |   814|
|19    |    i_pidDD                  |red_pitaya_pid_block__parameterized0       |   814|
|20    |    s_dac_a                  |slow_dac_converter__1                      |    47|
|21    |    s_dac_b                  |slow_dac_converter__2                      |    18|
|22    |    s_dac_c                  |slow_dac_converter__3                      |    47|
|23    |    s_dac_d                  |slow_dac_converter                         |    47|
|24    |    i_bridge                 |bus_clk_bridge__1                          |    69|
|25    |  i_ams                      |red_pitaya_ams                             |   310|
|26    |    i_bridge                 |bus_clk_bridge                             |    63|
+------+-----------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 906.711 ; gain = 759.273
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 613 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 906.711 ; gain = 759.273
INFO: [Netlist 29-17] Analyzing 107 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (OBUFT, IBUF): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 310 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 1151.668 ; gain = 946.965
# write_checkpoint red_pitaya_top.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file red_pitaya_top_utilization_synth.rpt -pb red_pitaya_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1151.668 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Aug 28 11:30:55 2015...
