

================================================================
== Vivado HLS Report for 'relu_array_array_ap_ufixed_16u_relu_config15_s'
================================================================
* Date:           Tue Jun 29 10:39:58 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.891 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      406|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      306|     -|
|Register             |        -|      -|        3|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        3|      712|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |io_acc_block_signal_op102  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op37   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_10_fu_416_p2   |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_11_fu_432_p2   |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_12_fu_448_p2   |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_13_fu_464_p2   |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_14_fu_480_p2   |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_15_fu_496_p2   |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_1_fu_272_p2    |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_2_fu_288_p2    |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_3_fu_304_p2    |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_4_fu_320_p2    |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_5_fu_336_p2    |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_6_fu_352_p2    |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_7_fu_368_p2    |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_8_fu_384_p2    |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_9_fu_400_p2    |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_fu_256_p2      |   icmp   |      0|  0|  13|          16|           1|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |res_V_data_0_V_din         |  select  |      0|  0|  12|           1|          12|
    |res_V_data_10_V_din        |  select  |      0|  0|  12|           1|          12|
    |res_V_data_11_V_din        |  select  |      0|  0|  12|           1|          12|
    |res_V_data_12_V_din        |  select  |      0|  0|  12|           1|          12|
    |res_V_data_13_V_din        |  select  |      0|  0|  12|           1|          12|
    |res_V_data_14_V_din        |  select  |      0|  0|  12|           1|          12|
    |res_V_data_15_V_din        |  select  |      0|  0|  12|           1|          12|
    |res_V_data_1_V_din         |  select  |      0|  0|  12|           1|          12|
    |res_V_data_2_V_din         |  select  |      0|  0|  12|           1|          12|
    |res_V_data_3_V_din         |  select  |      0|  0|  12|           1|          12|
    |res_V_data_4_V_din         |  select  |      0|  0|  12|           1|          12|
    |res_V_data_5_V_din         |  select  |      0|  0|  12|           1|          12|
    |res_V_data_6_V_din         |  select  |      0|  0|  12|           1|          12|
    |res_V_data_7_V_din         |  select  |      0|  0|  12|           1|          12|
    |res_V_data_8_V_din         |  select  |      0|  0|  12|           1|          12|
    |res_V_data_9_V_din         |  select  |      0|  0|  12|           1|          12|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 406|         275|         211|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_done                 |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_10_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_11_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_12_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_13_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_14_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_15_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n   |   9|          2|    1|          2|
    |real_start              |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_10_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_11_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_12_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_13_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_14_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_15_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n    |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 306|         68|   34|         68|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+--------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | relu<array,array<ap_ufixed,16u>,relu_config15> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | relu<array,array<ap_ufixed,16u>,relu_config15> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | relu<array,array<ap_ufixed,16u>,relu_config15> | return value |
|start_full_n              |  in |    1| ap_ctrl_hs | relu<array,array<ap_ufixed,16u>,relu_config15> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | relu<array,array<ap_ufixed,16u>,relu_config15> | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | relu<array,array<ap_ufixed,16u>,relu_config15> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | relu<array,array<ap_ufixed,16u>,relu_config15> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | relu<array,array<ap_ufixed,16u>,relu_config15> | return value |
|start_out                 | out |    1| ap_ctrl_hs | relu<array,array<ap_ufixed,16u>,relu_config15> | return value |
|start_write               | out |    1| ap_ctrl_hs | relu<array,array<ap_ufixed,16u>,relu_config15> | return value |
|data_V_data_0_V_dout      |  in |   16|   ap_fifo  |                 data_V_data_0_V                |    pointer   |
|data_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_0_V                |    pointer   |
|data_V_data_0_V_read      | out |    1|   ap_fifo  |                 data_V_data_0_V                |    pointer   |
|data_V_data_1_V_dout      |  in |   16|   ap_fifo  |                 data_V_data_1_V                |    pointer   |
|data_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_1_V                |    pointer   |
|data_V_data_1_V_read      | out |    1|   ap_fifo  |                 data_V_data_1_V                |    pointer   |
|data_V_data_2_V_dout      |  in |   16|   ap_fifo  |                 data_V_data_2_V                |    pointer   |
|data_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_2_V                |    pointer   |
|data_V_data_2_V_read      | out |    1|   ap_fifo  |                 data_V_data_2_V                |    pointer   |
|data_V_data_3_V_dout      |  in |   16|   ap_fifo  |                 data_V_data_3_V                |    pointer   |
|data_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_3_V                |    pointer   |
|data_V_data_3_V_read      | out |    1|   ap_fifo  |                 data_V_data_3_V                |    pointer   |
|data_V_data_4_V_dout      |  in |   16|   ap_fifo  |                 data_V_data_4_V                |    pointer   |
|data_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_4_V                |    pointer   |
|data_V_data_4_V_read      | out |    1|   ap_fifo  |                 data_V_data_4_V                |    pointer   |
|data_V_data_5_V_dout      |  in |   16|   ap_fifo  |                 data_V_data_5_V                |    pointer   |
|data_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_5_V                |    pointer   |
|data_V_data_5_V_read      | out |    1|   ap_fifo  |                 data_V_data_5_V                |    pointer   |
|data_V_data_6_V_dout      |  in |   16|   ap_fifo  |                 data_V_data_6_V                |    pointer   |
|data_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_6_V                |    pointer   |
|data_V_data_6_V_read      | out |    1|   ap_fifo  |                 data_V_data_6_V                |    pointer   |
|data_V_data_7_V_dout      |  in |   16|   ap_fifo  |                 data_V_data_7_V                |    pointer   |
|data_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_7_V                |    pointer   |
|data_V_data_7_V_read      | out |    1|   ap_fifo  |                 data_V_data_7_V                |    pointer   |
|data_V_data_8_V_dout      |  in |   16|   ap_fifo  |                 data_V_data_8_V                |    pointer   |
|data_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_8_V                |    pointer   |
|data_V_data_8_V_read      | out |    1|   ap_fifo  |                 data_V_data_8_V                |    pointer   |
|data_V_data_9_V_dout      |  in |   16|   ap_fifo  |                 data_V_data_9_V                |    pointer   |
|data_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_9_V                |    pointer   |
|data_V_data_9_V_read      | out |    1|   ap_fifo  |                 data_V_data_9_V                |    pointer   |
|data_V_data_10_V_dout     |  in |   16|   ap_fifo  |                data_V_data_10_V                |    pointer   |
|data_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_10_V                |    pointer   |
|data_V_data_10_V_read     | out |    1|   ap_fifo  |                data_V_data_10_V                |    pointer   |
|data_V_data_11_V_dout     |  in |   16|   ap_fifo  |                data_V_data_11_V                |    pointer   |
|data_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_11_V                |    pointer   |
|data_V_data_11_V_read     | out |    1|   ap_fifo  |                data_V_data_11_V                |    pointer   |
|data_V_data_12_V_dout     |  in |   16|   ap_fifo  |                data_V_data_12_V                |    pointer   |
|data_V_data_12_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_12_V                |    pointer   |
|data_V_data_12_V_read     | out |    1|   ap_fifo  |                data_V_data_12_V                |    pointer   |
|data_V_data_13_V_dout     |  in |   16|   ap_fifo  |                data_V_data_13_V                |    pointer   |
|data_V_data_13_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_13_V                |    pointer   |
|data_V_data_13_V_read     | out |    1|   ap_fifo  |                data_V_data_13_V                |    pointer   |
|data_V_data_14_V_dout     |  in |   16|   ap_fifo  |                data_V_data_14_V                |    pointer   |
|data_V_data_14_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_14_V                |    pointer   |
|data_V_data_14_V_read     | out |    1|   ap_fifo  |                data_V_data_14_V                |    pointer   |
|data_V_data_15_V_dout     |  in |   16|   ap_fifo  |                data_V_data_15_V                |    pointer   |
|data_V_data_15_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_15_V                |    pointer   |
|data_V_data_15_V_read     | out |    1|   ap_fifo  |                data_V_data_15_V                |    pointer   |
|res_V_data_0_V_din        | out |   12|   ap_fifo  |                 res_V_data_0_V                 |    pointer   |
|res_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_0_V                 |    pointer   |
|res_V_data_0_V_write      | out |    1|   ap_fifo  |                 res_V_data_0_V                 |    pointer   |
|res_V_data_1_V_din        | out |   12|   ap_fifo  |                 res_V_data_1_V                 |    pointer   |
|res_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_1_V                 |    pointer   |
|res_V_data_1_V_write      | out |    1|   ap_fifo  |                 res_V_data_1_V                 |    pointer   |
|res_V_data_2_V_din        | out |   12|   ap_fifo  |                 res_V_data_2_V                 |    pointer   |
|res_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_2_V                 |    pointer   |
|res_V_data_2_V_write      | out |    1|   ap_fifo  |                 res_V_data_2_V                 |    pointer   |
|res_V_data_3_V_din        | out |   12|   ap_fifo  |                 res_V_data_3_V                 |    pointer   |
|res_V_data_3_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_3_V                 |    pointer   |
|res_V_data_3_V_write      | out |    1|   ap_fifo  |                 res_V_data_3_V                 |    pointer   |
|res_V_data_4_V_din        | out |   12|   ap_fifo  |                 res_V_data_4_V                 |    pointer   |
|res_V_data_4_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_4_V                 |    pointer   |
|res_V_data_4_V_write      | out |    1|   ap_fifo  |                 res_V_data_4_V                 |    pointer   |
|res_V_data_5_V_din        | out |   12|   ap_fifo  |                 res_V_data_5_V                 |    pointer   |
|res_V_data_5_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_5_V                 |    pointer   |
|res_V_data_5_V_write      | out |    1|   ap_fifo  |                 res_V_data_5_V                 |    pointer   |
|res_V_data_6_V_din        | out |   12|   ap_fifo  |                 res_V_data_6_V                 |    pointer   |
|res_V_data_6_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_6_V                 |    pointer   |
|res_V_data_6_V_write      | out |    1|   ap_fifo  |                 res_V_data_6_V                 |    pointer   |
|res_V_data_7_V_din        | out |   12|   ap_fifo  |                 res_V_data_7_V                 |    pointer   |
|res_V_data_7_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_7_V                 |    pointer   |
|res_V_data_7_V_write      | out |    1|   ap_fifo  |                 res_V_data_7_V                 |    pointer   |
|res_V_data_8_V_din        | out |   12|   ap_fifo  |                 res_V_data_8_V                 |    pointer   |
|res_V_data_8_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_8_V                 |    pointer   |
|res_V_data_8_V_write      | out |    1|   ap_fifo  |                 res_V_data_8_V                 |    pointer   |
|res_V_data_9_V_din        | out |   12|   ap_fifo  |                 res_V_data_9_V                 |    pointer   |
|res_V_data_9_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_9_V                 |    pointer   |
|res_V_data_9_V_write      | out |    1|   ap_fifo  |                 res_V_data_9_V                 |    pointer   |
|res_V_data_10_V_din       | out |   12|   ap_fifo  |                 res_V_data_10_V                |    pointer   |
|res_V_data_10_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_10_V                |    pointer   |
|res_V_data_10_V_write     | out |    1|   ap_fifo  |                 res_V_data_10_V                |    pointer   |
|res_V_data_11_V_din       | out |   12|   ap_fifo  |                 res_V_data_11_V                |    pointer   |
|res_V_data_11_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_11_V                |    pointer   |
|res_V_data_11_V_write     | out |    1|   ap_fifo  |                 res_V_data_11_V                |    pointer   |
|res_V_data_12_V_din       | out |   12|   ap_fifo  |                 res_V_data_12_V                |    pointer   |
|res_V_data_12_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_12_V                |    pointer   |
|res_V_data_12_V_write     | out |    1|   ap_fifo  |                 res_V_data_12_V                |    pointer   |
|res_V_data_13_V_din       | out |   12|   ap_fifo  |                 res_V_data_13_V                |    pointer   |
|res_V_data_13_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_13_V                |    pointer   |
|res_V_data_13_V_write     | out |    1|   ap_fifo  |                 res_V_data_13_V                |    pointer   |
|res_V_data_14_V_din       | out |   12|   ap_fifo  |                 res_V_data_14_V                |    pointer   |
|res_V_data_14_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_14_V                |    pointer   |
|res_V_data_14_V_write     | out |    1|   ap_fifo  |                 res_V_data_14_V                |    pointer   |
|res_V_data_15_V_din       | out |   12|   ap_fifo  |                 res_V_data_15_V                |    pointer   |
|res_V_data_15_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_15_V                |    pointer   |
|res_V_data_15_V_write     | out |    1|   ap_fifo  |                 res_V_data_15_V                |    pointer   |
+--------------------------+-----+-----+------------+------------------------------------------------+--------------+

