============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 23 2025  11:10:02 am
  Module:                 udma_subsystem
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

        Pin                       Type               Fanout Load Slew Delay Arrival   
                                 (Domain)                   (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------
(clock clk)             launch                                                    0 R 
(fp.sdc_line_33_72_1)   ext delay                                      +500     500 F 
udma_apb_paddr[11]      in port                           6  6.5    0    +0     500 F 
g213325/A1                                                               +0     500   
g213325/ZN              IND3OPTPAD1BWP16P90(timing)       4  4.6   64   +57     557 F 
g213108/A1                                                               +0     557   
g213108/ZN              IND2OPTPBD2BWP16P90(timing)      11  9.4   47   +77     633 F 
g304268/A4                                                               +0     633   
g304268/Z               OR4D0BWP16P90(timing)             2  2.0   38   +86     719 F 
g303729/A1                                                               +0     719   
g303729/Z               OR2D0BWP16P90(timing)             2  2.8   40   +63     782 F 
g303411/B1                                                               +0     782   
g303411/ZN              INR2D0BWP16P90(timing)            1  1.2   37   +39     821 R 
i_udmacore_u_udma_ctrl_RC_CG_HIER_INST208/enable 
  RC_CGIC_INST/E        CKLNQD1BWP16P90(timing)                          +0     821   
  RC_CGIC_INST/CP       setup                                       0   +65     886 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                2000 R 
--------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1114ps 
Start-point  : udma_apb_paddr[11]
End-point    : i_udmacore_u_udma_ctrl_RC_CG_HIER_INST208/RC_CGIC_INST/E

