[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~syncFifo|syncFifo>io_empty",
    "sources":[
      "~syncFifo|syncFifo>io_cnt"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~syncFifo|syncFifo>io_WriteInterface_ready",
    "sources":[
      "~syncFifo|syncFifo>io_full",
      "~syncFifo|syncFifo>io_cnt"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~syncFifo|syncFifo>io_full",
    "sources":[
      "~syncFifo|syncFifo>io_cnt"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~syncFifo|syncFifo>io_ReadInterface_valid",
    "sources":[
      "~syncFifo|syncFifo>io_empty",
      "~syncFifo|syncFifo>io_cnt"
    ]
  }
]