

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2'
================================================================
* Date:           Sat Sep  2 22:10:57 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      146|      146|  1.460 us|  1.460 us|  146|  146|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_1_VITIS_LOOP_55_2  |      144|      144|         2|          1|          1|   144|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%v23 = alloca i32 1"   --->   Operation 5 'alloca' 'v23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%v22 = alloca i32 1"   --->   Operation 6 'alloca' 'v22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten6"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %v22"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %v23"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i8 %indvar_flatten6" [kernel.cpp:54]   --->   Operation 12 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.55ns)   --->   "%icmp_ln54 = icmp_eq  i8 %indvar_flatten6_load, i8 144" [kernel.cpp:54]   --->   Operation 14 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.91ns)   --->   "%add_ln54_1 = add i8 %indvar_flatten6_load, i8 1" [kernel.cpp:54]   --->   Operation 15 'add' 'add_ln54_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc7.i, void %l_S_k_0_k1.i.preheader.exitStub" [kernel.cpp:54]   --->   Operation 16 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%v23_load = load i4 %v23" [kernel.cpp:55]   --->   Operation 17 'load' 'v23_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%v22_load = load i4 %v22" [kernel.cpp:54]   --->   Operation 18 'load' 'v22_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%add_ln54 = add i4 %v22_load, i4 1" [kernel.cpp:54]   --->   Operation 19 'add' 'add_ln54' <Predicate = (!icmp_ln54)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.30ns)   --->   "%icmp_ln55 = icmp_eq  i4 %v23_load, i4 12" [kernel.cpp:55]   --->   Operation 20 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln54)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.02ns)   --->   "%select_ln54 = select i1 %icmp_ln55, i4 0, i4 %v23_load" [kernel.cpp:54]   --->   Operation 21 'select' 'select_ln54' <Predicate = (!icmp_ln54)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.02ns)   --->   "%select_ln54_1 = select i1 %icmp_ln55, i4 %add_ln54, i4 %v22_load" [kernel.cpp:54]   --->   Operation 22 'select' 'select_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.73ns)   --->   "%add_ln55 = add i4 %select_ln54, i4 1" [kernel.cpp:55]   --->   Operation 23 'add' 'add_ln55' <Predicate = (!icmp_ln54)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln55 = store i8 %add_ln54_1, i8 %indvar_flatten6" [kernel.cpp:55]   --->   Operation 24 'store' 'store_ln55' <Predicate = (!icmp_ln54)> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln55 = store i4 %select_ln54_1, i4 %v22" [kernel.cpp:55]   --->   Operation 25 'store' 'store_ln55' <Predicate = (!icmp_ln54)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln55 = store i4 %add_ln55, i4 %v23" [kernel.cpp:55]   --->   Operation 26 'store' 'store_ln55' <Predicate = (!icmp_ln54)> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.92>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_54_1_VITIS_LOOP_55_2_str"   --->   Operation 27 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln54_1, i4 0" [kernel.cpp:56]   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %select_ln54_1, i2 0" [kernel.cpp:56]   --->   Operation 30 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i6 %tmp_28" [kernel.cpp:56]   --->   Operation 31 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln56 = sub i8 %tmp_s, i8 %zext_ln56" [kernel.cpp:56]   --->   Operation 32 'sub' 'sub_ln56' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 33 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i4 %select_ln54" [kernel.cpp:56]   --->   Operation 34 'zext' 'zext_ln56_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln56 = add i8 %sub_ln56, i8 %zext_ln56_1" [kernel.cpp:56]   --->   Operation 35 'add' 'add_ln56' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln56_2 = zext i8 %add_ln56" [kernel.cpp:56]   --->   Operation 36 'zext' 'zext_ln56_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%v78_addr = getelementptr i32 %v78, i64 0, i64 %zext_ln56_2" [kernel.cpp:56]   --->   Operation 37 'getelementptr' 'v78_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [kernel.cpp:55]   --->   Operation 38 'specloopname' 'specloopname_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (3.25ns)   --->   "%store_ln56 = store i32 0, i8 %v78_addr" [kernel.cpp:56]   --->   Operation 39 'store' 'store_ln56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln55 = br void %for.inc.i" [kernel.cpp:55]   --->   Operation 40 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.65ns
The critical path consists of the following:
	'alloca' operation ('v23') [2]  (0 ns)
	'load' operation ('v23_load', kernel.cpp:55) on local variable 'v23' [16]  (0 ns)
	'icmp' operation ('icmp_ln55', kernel.cpp:55) [21]  (1.3 ns)
	'select' operation ('select_ln54', kernel.cpp:54) [22]  (1.02 ns)
	'add' operation ('add_ln55', kernel.cpp:55) [35]  (1.74 ns)
	'store' operation ('store_ln55', kernel.cpp:55) of variable 'add_ln55', kernel.cpp:55 on local variable 'v23' [38]  (1.59 ns)

 <State 2>: 6.92ns
The critical path consists of the following:
	'sub' operation ('sub_ln56', kernel.cpp:56) [27]  (0 ns)
	'add' operation ('add_ln56', kernel.cpp:56) [30]  (3.67 ns)
	'getelementptr' operation ('v78_addr', kernel.cpp:56) [32]  (0 ns)
	'store' operation ('store_ln56', kernel.cpp:56) of constant 0 on array 'v78' [34]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
