<html>
<head>
<title>TriCore TC1766B (C types)</title>
</head>
<style type="text/css">
.url {text-decoration:none;}
</style>
<body>

<dl>
<dt><a name="TGADC0_t"><b>TGADC0_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Trigger Gating ADC0 Register</b></td></tr>
<tr><td colspan="5"><b>TGADC0_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int ETRSEL:3</td>
<td>0 - 2</td>
<td>TGADC0_ETRSEL_MASK</td>
<td>0x00000007</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int SW0TRSEL:3</td>
<td>4 - 6</td>
<td>TGADC0_SW0TRSEL_MASK</td>
<td>0x00000070</td>
<td align="right">4</td>
</tr>
<tr>
<td>unsigned int QTRSEL:3</td>
<td>8 - 10</td>
<td>TGADC0_QTRSEL_MASK</td>
<td>0x00000700</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int TTRSEL:3</td>
<td>12 - 14</td>
<td>TGADC0_TTRSEL_MASK</td>
<td>0x00007000</td>
<td align="right">12</td>
</tr>
<tr>
<td>unsigned int EGTSEL:3</td>
<td>16 - 18</td>
<td>TGADC0_EGTSEL_MASK</td>
<td>0x00070000</td>
<td align="right">16</td>
</tr>
<tr>
<td>unsigned int SW0GTSEL:3</td>
<td>20 - 22</td>
<td>TGADC0_SW0GTSEL_MASK</td>
<td>0x00700000</td>
<td align="right">20</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../scu.html#TGADC0">TGADC0</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../scu.html">SCU</a>

</dd>
</dl>
<hr>
</dd>
<dt><a name="TRnEVT_t"><b>TRnEVT_t</b></a></dt>
<dd>
&nbsp;<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr><td colspan="5"><b>Trigger Event n Specifier Register</b></td></tr>
<tr><td colspan="5"><b>TRnEVT_t.bits</b></td></tr>
<tr>
<td><b>Bit field</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Shift</b></td>
</tr>
<tr>
<td>unsigned int EVTA:3</td>
<td>0 - 2</td>
<td>TRnEVT_EVTA_MASK</td>
<td>0x00000007</td>
<td align="right">0</td>
</tr>
<tr>
<td>unsigned int BBM:1</td>
<td>3 - 3</td>
<td>TRnEVT_BBM_MASK</td>
<td>0x00000008</td>
<td align="right">3</td>
</tr>
<tr>
<td>unsigned int SUSP:1</td>
<td>5 - 5</td>
<td>TRnEVT_SUSP_MASK</td>
<td>0x00000020</td>
<td align="right">5</td>
</tr>
<tr>
<td>unsigned int DLR_LR:1</td>
<td>8 - 8</td>
<td>TRnEVT_DLR_LR_MASK</td>
<td>0x00000100</td>
<td align="right">8</td>
</tr>
<tr>
<td>unsigned int DLR_U:1</td>
<td>9 - 9</td>
<td>TRnEVT_DLR_U_MASK</td>
<td>0x00000200</td>
<td align="right">9</td>
</tr>
<tr>
<td>unsigned int DU_LR:1</td>
<td>10 - 10</td>
<td>TRnEVT_DU_LR_MASK</td>
<td>0x00000400</td>
<td align="right">10</td>
</tr>
<tr>
<td>unsigned int DU_U:1</td>
<td>11 - 11</td>
<td>TRnEVT_DU_U_MASK</td>
<td>0x00000800</td>
<td align="right">11</td>
</tr>

</table>

<br>
<dl>
<dt>Registers</dt>
<dd>
<a class="url" href="../core_debug_registers.html#TR0EVT">TR0EVT</a>,    
<a class="url" href="../core_debug_registers.html#TR1EVT">TR1EVT</a>   

</dd>
<dt>Function Unit(s)</dt>
<dd>
<a class="url" href="../core_debug_registers.html">Core_Debug_Registers</a>

</dd>
</dl>
<hr>
</dd>

</dl>

</body>
</html>
