<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element jtag_uart.avalon_jtag_slave
   {
      datum baseAddress
      {
         value = "640";
         type = "long";
      }
   }
   element button_pio
   {
      datum _sortIndex
      {
         value = "33";
         type = "int";
      }
   }
   element c0
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
   }
   element c2
   {
      datum _sortIndex
      {
         value = "14";
         type = "int";
      }
   }
   element pipeline_bridge_before_tristate_bridge.clk
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "268435456";
         type = "long";
      }
   }
   element clk
   {
      datum _sortIndex
      {
         value = "17";
         type = "int";
      }
   }
   element clk_125
   {
      datum _sortIndex
      {
         value = "18";
         type = "int";
      }
   }
   element sls_sdhc.control
   {
      datum baseAddress
      {
         value = "151004160";
         type = "long";
      }
   }
   element tse_mac.control_port
   {
      datum baseAddress
      {
         value = "151003136";
         type = "long";
      }
   }
   element sysid.control_slave
   {
      datum baseAddress
      {
         value = "656";
         type = "long";
      }
   }
   element performance_counter.control_slave
   {
      datum baseAddress
      {
         value = "128";
         type = "long";
      }
   }
   element cpu
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element cpu_ddr_1_clock_bridge
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element cpu_ddr_clock_bridge
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element sgdma_rx.csr
   {
      datum baseAddress
      {
         value = "151004416";
         type = "long";
      }
   }
   element sgdma_tx.csr
   {
      datum baseAddress
      {
         value = "151004480";
         type = "long";
      }
   }
   element lcd_sgdma.csr
   {
      datum baseAddress
      {
         value = "67108864";
         type = "long";
      }
   }
   element ddr2_sdram
   {
      datum _sortIndex
      {
         value = "22";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{}";
         type = "String";
      }
   }
   element ddr2_sdram_1
   {
      datum _sortIndex
      {
         value = "23";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{}";
         type = "String";
      }
   }
   element descriptor_memory
   {
      datum _sortIndex
      {
         value = "20";
         type = "int";
      }
   }
   element ext_flash
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
   }
   element flash_tristate_bridge_bridge_0
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
   }
   element flash_tristate_bridge_pinSharer_0
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
   }
   element high_res_timer
   {
      datum _sortIndex
      {
         value = "29";
         type = "int";
      }
   }
   element cpu.jtag_debug_module
   {
      datum baseAddress
      {
         value = "151001088";
         type = "long";
      }
   }
   element jtag_uart
   {
      datum _sortIndex
      {
         value = "31";
         type = "int";
      }
   }
   element lcd_32_to_8_bits_dfa
   {
      datum _sortIndex
      {
         value = "47";
         type = "int";
      }
   }
   element lcd_64_to_32_bits_dfa
   {
      datum _sortIndex
      {
         value = "45";
         type = "int";
      }
   }
   element lcd_i2c_en
   {
      datum _sortIndex
      {
         value = "37";
         type = "int";
      }
   }
   element lcd_i2c_scl
   {
      datum _sortIndex
      {
         value = "36";
         type = "int";
      }
   }
   element lcd_i2c_sdat
   {
      datum _sortIndex
      {
         value = "39";
         type = "int";
      }
   }
   element lcd_pixel_converter
   {
      datum _sortIndex
      {
         value = "46";
         type = "int";
      }
   }
   element lcd_pixel_fifo
   {
      datum _sortIndex
      {
         value = "43";
         type = "int";
      }
   }
   element lcd_sgdma
   {
      datum _sortIndex
      {
         value = "26";
         type = "int";
      }
   }
   element lcd_sync_generator
   {
      datum _sortIndex
      {
         value = "48";
         type = "int";
      }
   }
   element lcd_ta_fifo_to_dfa
   {
      datum _sortIndex
      {
         value = "44";
         type = "int";
      }
   }
   element lcd_ta_sgdma_to_fifo
   {
      datum _sortIndex
      {
         value = "42";
         type = "int";
      }
   }
   element led_pio
   {
      datum _sortIndex
      {
         value = "34";
         type = "int";
      }
   }
   element max2
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
   }
   element merged_resets
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
   }
   element performance_counter
   {
      datum _sortIndex
      {
         value = "30";
         type = "int";
      }
   }
   element pio_id_eeprom_dat
   {
      datum _sortIndex
      {
         value = "38";
         type = "int";
      }
   }
   element pio_id_eeprom_scl
   {
      datum _sortIndex
      {
         value = "35";
         type = "int";
      }
   }
   element pipeline_bridge_before_tristate_bridge
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element pll
   {
      datum _sortIndex
      {
         value = "19";
         type = "int";
      }
   }
   element button_pio.s1
   {
      datum baseAddress
      {
         value = "384";
         type = "long";
      }
   }
   element ddr2_sdram.s1
   {
      datum baseAddress
      {
         value = "0";
         type = "long";
      }
   }
   element lcd_i2c_sdat.s1
   {
      datum baseAddress
      {
         value = "512";
         type = "long";
      }
   }
   element ddr2_sdram_1.s1
   {
      datum baseAddress
      {
         value = "0";
         type = "long";
      }
   }
   element pll.s1
   {
      datum baseAddress
      {
         value = "192";
         type = "long";
      }
   }
   element sys_clk_timer.s1
   {
      datum baseAddress
      {
         value = "256";
         type = "long";
      }
   }
   element lcd_i2c_scl.s1
   {
      datum baseAddress
      {
         value = "480";
         type = "long";
      }
   }
   element pio_id_eeprom_dat.s1
   {
      datum baseAddress
      {
         value = "544";
         type = "long";
      }
   }
   element touch_panel_pen_irq_n.s1
   {
      datum baseAddress
      {
         value = "608";
         type = "long";
      }
   }
   element high_res_timer.s1
   {
      datum baseAddress
      {
         value = "0";
         type = "long";
      }
   }
   element descriptor_memory.s1
   {
      datum baseAddress
      {
         value = "150994944";
         type = "long";
      }
   }
   element lcd_i2c_en.s1
   {
      datum baseAddress
      {
         value = "448";
         type = "long";
      }
   }
   element uart1.s1
   {
      datum baseAddress
      {
         value = "64";
         type = "long";
      }
   }
   element led_pio.s1
   {
      datum baseAddress
      {
         value = "416";
         type = "long";
      }
   }
   element pio_id_eeprom_scl.s1
   {
      datum baseAddress
      {
         value = "576";
         type = "long";
      }
   }
   element sdhc_ddr_clock_bridge
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element sgdma_rx
   {
      datum _sortIndex
      {
         value = "25";
         type = "int";
      }
   }
   element sgdma_tx
   {
      datum _sortIndex
      {
         value = "24";
         type = "int";
      }
   }
   element slow_peripheral_bridge
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element sls_sdhc
   {
      datum _sortIndex
      {
         value = "21";
         type = "int";
      }
   }
   element touch_panel_spi.spi_control_port
   {
      datum baseAddress
      {
         value = "320";
         type = "long";
      }
   }
   element sys_clk_timer
   {
      datum _sortIndex
      {
         value = "28";
         type = "int";
      }
   }
   element sysclk
   {
      datum _sortIndex
      {
         value = "15";
         type = "int";
      }
   }
   element sysclk_001
   {
      datum _sortIndex
      {
         value = "16";
         type = "int";
      }
   }
   element sysid
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element touch_panel_pen_irq_n
   {
      datum _sortIndex
      {
         value = "40";
         type = "int";
      }
   }
   element touch_panel_spi
   {
      datum _sortIndex
      {
         value = "41";
         type = "int";
      }
   }
   element tse_ddr_clock_bridge
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element tse_mac
   {
      datum _sortIndex
      {
         value = "27";
         type = "int";
      }
   }
   element uart1
   {
      datum _sortIndex
      {
         value = "32";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="deviceFamily" value="CYCLONEIII" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="maxAdditionalLatency" value="0" />
 <parameter name="projectName">cycloneIII_3c120_niosII_application_selector.qpf</parameter>
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="1" />
 <parameter name="timeStamp" value="1317177613097" />
 <interface
   name="ddr2_sdram_external_connection"
   internal="ddr2_sdram.external_connection"
   type="conduit"
   dir="end">
  <port
     name="local_refresh_ack_from_the_ddr2_sdram"
     internal="local_refresh_ack" />
  <port name="local_wdata_req_from_the_ddr2_sdram" internal="local_wdata_req" />
  <port name="local_init_done_from_the_ddr2_sdram" internal="local_init_done" />
  <port name="reset_phy_clk_n_from_the_ddr2_sdram" internal="reset_phy_clk_n" />
 </interface>
 <interface
   name="touch_panel_spi_external"
   internal="touch_panel_spi.external"
   type="conduit"
   dir="end">
  <port name="MISO_to_the_touch_panel_spi" internal="MISO" />
  <port name="MOSI_from_the_touch_panel_spi" internal="MOSI" />
  <port name="SCLK_from_the_touch_panel_spi" internal="SCLK" />
  <port name="SS_n_from_the_touch_panel_spi" internal="SS_n" />
 </interface>
 <interface
   name="lcd_i2c_en_external_connection"
   internal="lcd_i2c_en.external_connection"
   type="conduit"
   dir="end">
  <port name="out_port_from_the_lcd_i2c_en" internal="out_port" />
 </interface>
 <interface
   name="ddr2_sdram_1_external_connection"
   internal="ddr2_sdram_1.external_connection"
   type="conduit"
   dir="end">
  <port
     name="local_refresh_ack_from_the_ddr2_sdram_1"
     internal="local_refresh_ack" />
  <port
     name="local_wdata_req_from_the_ddr2_sdram_1"
     internal="local_wdata_req" />
  <port
     name="local_init_done_from_the_ddr2_sdram_1"
     internal="local_init_done" />
  <port
     name="reset_phy_clk_n_from_the_ddr2_sdram_1"
     internal="reset_phy_clk_n" />
 </interface>
 <interface name="c2_out_clk" internal="c2.out_clk" type="clock" dir="start">
  <port name="pll_c2_out" internal="out_clk" />
 </interface>
 <interface
   name="merged_resets_in_reset"
   internal="merged_resets.in_reset"
   type="reset"
   dir="end">
  <port name="reset_n" internal="in_reset_n" />
 </interface>
 <interface
   name="lcd_i2c_sdat_external_connection"
   internal="lcd_i2c_sdat.external_connection"
   type="conduit"
   dir="end">
  <port name="bidir_port_to_and_from_the_lcd_i2c_sdat" internal="bidir_port" />
 </interface>
 <interface
   name="lcd_sync_generator_sync"
   internal="lcd_sync_generator.sync"
   type="conduit"
   dir="end">
  <port name="RGB_OUT_from_the_lcd_sync_generator" internal="RGB_OUT" />
  <port name="HD_from_the_lcd_sync_generator" internal="HD" />
  <port name="VD_from_the_lcd_sync_generator" internal="VD" />
  <port name="DEN_from_the_lcd_sync_generator" internal="DEN" />
 </interface>
 <interface
   name="sysclk_001_out_clk"
   internal="sysclk_001.out_clk"
   type="clock"
   dir="start">
  <port name="ddr2_sdram_1_phy_clk_out" internal="out_clk" />
 </interface>
 <interface name="c0_out_clk" internal="c0.out_clk" type="clock" dir="start">
  <port name="pll_c0_out" internal="out_clk" />
 </interface>
 <interface
   name="touch_panel_pen_irq_n_external_connection"
   internal="touch_panel_pen_irq_n.external_connection"
   type="conduit"
   dir="end">
  <port name="in_port_to_the_touch_panel_pen_irq_n" internal="in_port" />
 </interface>
 <interface
   name="ddr2_sdram_global_reset_n"
   internal="ddr2_sdram.global_reset_n"
   type="reset"
   dir="end">
  <port name="ddr2_sdram_reset_n" internal="global_reset_n" />
 </interface>
 <interface
   name="sysclk_out_clk"
   internal="sysclk.out_clk"
   type="clock"
   dir="start">
  <port name="ddr2_sdram_phy_clk_out" internal="out_clk" />
 </interface>
 <interface
   name="ddr2_sdram_auxhalf"
   internal="ddr2_sdram.auxhalf"
   type="clock"
   dir="start">
  <port name="ddr2_sdram_aux_half_rate_clk_out" internal="aux_half_rate_clk" />
 </interface>
 <interface name="clk_clk_in" internal="clk.clk_in" type="clock" dir="end">
  <port name="clk" internal="in_clk" />
 </interface>
 <interface
   name="tse_mac_conduit_connection"
   internal="tse_mac.conduit_connection"
   type="conduit"
   dir="end">
  <port name="gm_rx_d_to_the_tse_mac" internal="gm_rx_d" />
  <port name="gm_rx_dv_to_the_tse_mac" internal="gm_rx_dv" />
  <port name="gm_rx_err_to_the_tse_mac" internal="gm_rx_err" />
  <port name="gm_tx_d_from_the_tse_mac" internal="gm_tx_d" />
  <port name="gm_tx_en_from_the_tse_mac" internal="gm_tx_en" />
  <port name="gm_tx_err_from_the_tse_mac" internal="gm_tx_err" />
  <port name="m_rx_d_to_the_tse_mac" internal="m_rx_d" />
  <port name="m_rx_en_to_the_tse_mac" internal="m_rx_en" />
  <port name="m_rx_err_to_the_tse_mac" internal="m_rx_err" />
  <port name="m_tx_d_from_the_tse_mac" internal="m_tx_d" />
  <port name="m_tx_en_from_the_tse_mac" internal="m_tx_en" />
  <port name="m_tx_err_from_the_tse_mac" internal="m_tx_err" />
  <port name="m_rx_col_to_the_tse_mac" internal="m_rx_col" />
  <port name="m_rx_crs_to_the_tse_mac" internal="m_rx_crs" />
  <port name="tx_clk_to_the_tse_mac" internal="tx_clk" />
  <port name="rx_clk_to_the_tse_mac" internal="rx_clk" />
  <port name="set_10_to_the_tse_mac" internal="set_10" />
  <port name="set_1000_to_the_tse_mac" internal="set_1000" />
  <port name="ena_10_from_the_tse_mac" internal="ena_10" />
  <port name="eth_mode_from_the_tse_mac" internal="eth_mode" />
  <port name="mdio_out_from_the_tse_mac" internal="mdio_out" />
  <port name="mdio_oen_from_the_tse_mac" internal="mdio_oen" />
  <port name="mdio_in_to_the_tse_mac" internal="mdio_in" />
  <port name="mdc_from_the_tse_mac" internal="mdc" />
 </interface>
 <interface
   name="uart1_external_connection"
   internal="uart1.external_connection"
   type="conduit"
   dir="end">
  <port name="rxd_to_the_uart1" internal="rxd" />
  <port name="txd_from_the_uart1" internal="txd" />
 </interface>
 <interface
   name="lcd_i2c_scl_external_connection"
   internal="lcd_i2c_scl.external_connection"
   type="conduit"
   dir="end">
  <port name="out_port_from_the_lcd_i2c_scl" internal="out_port" />
 </interface>
 <interface
   name="ddr2_sdram_1_global_reset_n"
   internal="ddr2_sdram_1.global_reset_n"
   type="reset"
   dir="end">
  <port name="ddr2_sdram_1_reset_n" internal="global_reset_n" />
 </interface>
 <interface
   name="ddr2_sdram_auxfull"
   internal="ddr2_sdram.auxfull"
   type="clock"
   dir="start">
  <port name="ddr2_sdram_aux_full_rate_clk_out" internal="aux_full_rate_clk" />
 </interface>
 <interface
   name="ddr2_sdram_memory"
   internal="ddr2_sdram.memory"
   type="conduit"
   dir="end">
  <port name="mem_odt_from_the_ddr2_sdram" internal="mem_odt" />
  <port name="mem_clk_to_and_from_the_ddr2_sdram" internal="mem_clk" />
  <port name="mem_clk_n_to_and_from_the_ddr2_sdram" internal="mem_clk_n" />
  <port name="mem_cs_n_from_the_ddr2_sdram" internal="mem_cs_n" />
  <port name="mem_cke_from_the_ddr2_sdram" internal="mem_cke" />
  <port name="mem_addr_from_the_ddr2_sdram" internal="mem_addr" />
  <port name="mem_ba_from_the_ddr2_sdram" internal="mem_ba" />
  <port name="mem_ras_n_from_the_ddr2_sdram" internal="mem_ras_n" />
  <port name="mem_cas_n_from_the_ddr2_sdram" internal="mem_cas_n" />
  <port name="mem_we_n_from_the_ddr2_sdram" internal="mem_we_n" />
  <port name="mem_dq_to_and_from_the_ddr2_sdram" internal="mem_dq" />
  <port name="mem_dqs_to_and_from_the_ddr2_sdram" internal="mem_dqs" />
  <port name="mem_dm_from_the_ddr2_sdram" internal="mem_dm" />
 </interface>
 <interface
   name="pio_id_eeprom_dat_external_connection"
   internal="pio_id_eeprom_dat.external_connection"
   type="conduit"
   dir="end">
  <port
     name="bidir_port_to_and_from_the_pio_id_eeprom_dat"
     internal="bidir_port" />
 </interface>
 <interface
   name="flash_tristate_bridge_bridge_0_out"
   internal="flash_tristate_bridge_bridge_0.out"
   type="conduit"
   dir="end">
  <port name="read_n_to_the_ext_flash" internal="read_n_to_the_ext_flash" />
  <port name="select_n_to_the_ext_flash" internal="select_n_to_the_ext_flash" />
  <port name="oe_n_to_the_max2" internal="oe_n_to_the_max2" />
  <port name="cs_n_to_the_max2" internal="cs_n_to_the_max2" />
  <port
     name="flash_tristate_bridge_data"
     internal="flash_tristate_bridge_data" />
  <port name="write_n_to_the_ext_flash" internal="write_n_to_the_ext_flash" />
  <port
     name="flash_tristate_bridge_address"
     internal="flash_tristate_bridge_address" />
  <port name="we_n_to_the_max2" internal="we_n_to_the_max2" />
 </interface>
 <interface
   name="ddr2_sdram_1_memory"
   internal="ddr2_sdram_1.memory"
   type="conduit"
   dir="end">
  <port name="mem_odt_from_the_ddr2_sdram_1" internal="mem_odt" />
  <port name="mem_clk_to_and_from_the_ddr2_sdram_1" internal="mem_clk" />
  <port name="mem_clk_n_to_and_from_the_ddr2_sdram_1" internal="mem_clk_n" />
  <port name="mem_cs_n_from_the_ddr2_sdram_1" internal="mem_cs_n" />
  <port name="mem_cke_from_the_ddr2_sdram_1" internal="mem_cke" />
  <port name="mem_addr_from_the_ddr2_sdram_1" internal="mem_addr" />
  <port name="mem_ba_from_the_ddr2_sdram_1" internal="mem_ba" />
  <port name="mem_ras_n_from_the_ddr2_sdram_1" internal="mem_ras_n" />
  <port name="mem_cas_n_from_the_ddr2_sdram_1" internal="mem_cas_n" />
  <port name="mem_we_n_from_the_ddr2_sdram_1" internal="mem_we_n" />
  <port name="mem_dq_to_and_from_the_ddr2_sdram_1" internal="mem_dq" />
  <port name="mem_dqs_to_and_from_the_ddr2_sdram_1" internal="mem_dqs" />
  <port name="mem_dm_from_the_ddr2_sdram_1" internal="mem_dm" />
 </interface>
 <interface
   name="led_pio_external_connection"
   internal="led_pio.external_connection"
   type="conduit"
   dir="end">
  <port name="out_port_from_the_led_pio" internal="out_port" />
 </interface>
 <interface
   name="button_pio_external_connection"
   internal="button_pio.external_connection"
   type="conduit"
   dir="end">
  <port name="in_port_to_the_button_pio" internal="in_port" />
 </interface>
 <interface
   name="clk_125_clk_in"
   internal="clk_125.clk_in"
   type="clock"
   dir="end">
  <port name="clk_125" internal="in_clk" />
 </interface>
 <interface
   name="ddr2_sdram_1_auxfull"
   internal="ddr2_sdram_1.auxfull"
   type="clock"
   dir="start">
  <port
     name="ddr2_sdram_1_aux_full_rate_clk_out"
     internal="aux_full_rate_clk" />
 </interface>
 <interface
   name="sls_sdhc_conduit_end"
   internal="sls_sdhc.conduit_end"
   type="conduit"
   dir="end">
  <port name="SD_CLK_from_the_sls_sdhc" internal="SD_CLK" />
  <port name="SD_CMD_to_and_from_the_sls_sdhc" internal="SD_CMD" />
  <port name="SD_DAT0_to_and_from_the_sls_sdhc" internal="SD_DAT0" />
  <port name="SD_DAT1_to_and_from_the_sls_sdhc" internal="SD_DAT1" />
  <port name="SD_DAT2_to_and_from_the_sls_sdhc" internal="SD_DAT2" />
  <port name="SD_DAT3_to_and_from_the_sls_sdhc" internal="SD_DAT3" />
  <port name="SD_In_to_the_sls_sdhc" internal="SD_In" />
  <port name="SD_Wp_to_the_sls_sdhc" internal="SD_Wp" />
  <port name="SD_Busy_from_the_sls_sdhc" internal="SD_Busy" />
 </interface>
 <interface
   name="pio_id_eeprom_scl_external_connection"
   internal="pio_id_eeprom_scl.external_connection"
   type="conduit"
   dir="end">
  <port name="out_port_from_the_pio_id_eeprom_scl" internal="out_port" />
 </interface>
 <interface
   name="ddr2_sdram_1_auxhalf"
   internal="ddr2_sdram_1.auxhalf"
   type="clock"
   dir="start">
  <port
     name="ddr2_sdram_1_aux_half_rate_clk_out"
     internal="aux_half_rate_clk" />
 </interface>
 <module kind="clock_source" version="11.0" enabled="1" name="clk">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module kind="clock_source" version="11.0" enabled="1" name="clk_125">
  <parameter name="clockFrequency" value="125000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module kind="altera_avalon_pll" version="11.0" enabled="1" name="pll">
  <parameter name="c0"><![CDATA[tap c0 mult 2 div 1 phase 0 enabled true inputfreq 50000000 outputfreq 100000000 
]]></parameter>
  <parameter name="c1"><![CDATA[tap c1 mult 2 div 1 phase -2000 enabled false inputfreq 50000000 outputfreq 100000000 
]]></parameter>
  <parameter name="c2"><![CDATA[tap c2 mult 6 div 5 phase 0 enabled true inputfreq 50000000 outputfreq 60000000 
]]></parameter>
  <parameter name="c3"><![CDATA[tap c3 mult 4 div 5 phase 0 enabled false inputfreq 50000000 outputfreq 40000000 
]]></parameter>
  <parameter name="c4"><![CDATA[tap c4 mult 1 div 1 phase 0 enabled false inputfreq 0 outputfreq 0 
]]></parameter>
  <parameter name="c5"><![CDATA[tap c5 mult 1 div 1 phase 0 enabled false inputfreq 0 outputfreq 0 
]]></parameter>
  <parameter name="c6"><![CDATA[tap c6 mult 1 div 1 phase 0 enabled false inputfreq 0 outputfreq 0 
]]></parameter>
  <parameter name="c7"><![CDATA[tap c7 mult 1 div 1 phase 0 enabled false inputfreq 0 outputfreq 0 
]]></parameter>
  <parameter name="c8"><![CDATA[tap c8 mult 1 div 1 phase 0 enabled false inputfreq 0 outputfreq 0 
]]></parameter>
  <parameter name="c9"><![CDATA[tap c9 mult 1 div 1 phase 0 enabled false inputfreq 0 outputfreq 0 
]]></parameter>
  <parameter name="deviceFamily" value="CYCLONEIII" />
  <parameter name="deviceFamilyName" value="Cyclone III" />
  <parameter name="e0"><![CDATA[tap e0 mult 1 div 1 phase 0 enabled false inputfreq 0 outputfreq 0 
]]></parameter>
  <parameter name="e1"><![CDATA[tap e1 mult 1 div 1 phase 0 enabled false inputfreq 0 outputfreq 0 
]]></parameter>
  <parameter name="e2"><![CDATA[tap e2 mult 1 div 1 phase 0 enabled false inputfreq 0 outputfreq 0 
]]></parameter>
  <parameter name="e3"><![CDATA[tap e3 mult 1 div 1 phase 0 enabled false inputfreq 0 outputfreq 0 
]]></parameter>
  <parameter name="inputClockFrequency" value="50000000" />
  <parameter name="inputClockRate" value="50000000" />
  <parameter name="lockedOutputPortOption" value="Export" />
  <parameter name="pfdenaInputPortOption" value="Register" />
  <parameter name="pllHdl"><![CDATA[//  megafunction wizard: %ALTPLL%
//  GENERATION: STANDARD
//  VERSION: WM1.0
//  MODULE: altpll

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: ACTIVECLK_CHECK STRING "0"
// Retrieval info: PRIVATE: BANDWIDTH STRING "1.000"
// Retrieval info: PRIVATE: BANDWIDTH_FEATURE_ENABLED STRING "1"
// Retrieval info: PRIVATE: BANDWIDTH_FREQ_UNIT STRING "MHz"
// Retrieval info: PRIVATE: BANDWIDTH_PRESET STRING "Low"
// Retrieval info: PRIVATE: BANDWIDTH_USE_AUTO STRING "1"
// Retrieval info: PRIVATE: BANDWIDTH_USE_PRESET STRING "0"
// Retrieval info: PRIVATE: CLKBAD_SWITCHOVER_CHECK STRING "0"
// Retrieval info: PRIVATE: CLKLOSS_CHECK STRING "0"
// Retrieval info: PRIVATE: CLKSWITCH_CHECK STRING "0"
// Retrieval info: PRIVATE: CNX_NO_COMPENSATE_RADIO STRING "1"
// Retrieval info: PRIVATE: CREATE_CLKBAD_CHECK STRING "0"
// Retrieval info: PRIVATE: CREATE_INCLK1_CHECK STRING "0"
// Retrieval info: PRIVATE: CUR_DEDICATED_CLK STRING "c0"
// Retrieval info: PRIVATE: CUR_FBIN_CLK STRING "e0"
// Retrieval info: PRIVATE: DEVICE_SPEED_GRADE STRING "Any"
// Retrieval info: PRIVATE: DIV_FACTOR0 NUMERIC "1"
// Retrieval info: PRIVATE: DIV_FACTOR2 NUMERIC "5"
// Retrieval info: PRIVATE: DUTY_CYCLE0 STRING "50.00000000"
// Retrieval info: PRIVATE: DUTY_CYCLE2 STRING "50.00000000"
// Retrieval info: PRIVATE: EXPLICIT_SWITCHOVER_COUNTER STRING "0"
// Retrieval info: PRIVATE: EXT_FEEDBACK_RADIO STRING "0"
// Retrieval info: PRIVATE: GLOCKED_COUNTER_EDIT_CHANGED STRING "1"
// Retrieval info: PRIVATE: GLOCKED_FEATURE_ENABLED STRING "0"
// Retrieval info: PRIVATE: GLOCKED_MODE_CHECK STRING "0"
// Retrieval info: PRIVATE: GLOCK_COUNTER_EDIT NUMERIC "1048575"
// Retrieval info: PRIVATE: HAS_MANUAL_SWITCHOVER STRING "1"
// Retrieval info: PRIVATE: INCLK0_FREQ_EDIT STRING "50.0"
// Retrieval info: PRIVATE: INCLK0_FREQ_UNIT_COMBO STRING "MHz"
// Retrieval info: PRIVATE: INCLK1_FREQ_EDIT STRING "100.000"
// Retrieval info: PRIVATE: INCLK1_FREQ_EDIT_CHANGED STRING "1"
// Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_CHANGED STRING "1"
// Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_COMBO STRING "MHz"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III"
// Retrieval info: PRIVATE: INT_FEEDBACK__MODE_RADIO STRING "1"
// Retrieval info: PRIVATE: LOCKED_OUTPUT_CHECK STRING "0"
// Retrieval info: PRIVATE: LONG_SCAN_RADIO STRING "1"
// Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE STRING "Not Available"
// Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE_DIRTY NUMERIC "0"
// Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT0 STRING "ps"
// Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT2 STRING "ps"
// Retrieval info: PRIVATE: MIG_DEVICE_SPEED_GRADE STRING "Any"
// Retrieval info: PRIVATE: MIRROR_CLK0 STRING "0"
// Retrieval info: PRIVATE: MIRROR_CLK2 STRING "0"
// Retrieval info: PRIVATE: MULT_FACTOR0 NUMERIC "2"
// Retrieval info: PRIVATE: MULT_FACTOR2 NUMERIC "6"
// Retrieval info: PRIVATE: NORMAL_MODE_RADIO STRING "0"
// Retrieval info: PRIVATE: OUTPUT_FREQ0 STRING "100.00000000"
// Retrieval info: PRIVATE: OUTPUT_FREQ2 STRING "100.00000000"
// Retrieval info: PRIVATE: OUTPUT_FREQ_MODE0 STRING "0"
// Retrieval info: PRIVATE: OUTPUT_FREQ_MODE2 STRING "0"
// Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT0 STRING "MHz"
// Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT2 STRING "MHz"
// Retrieval info: PRIVATE: PHASE_RECONFIG_FEATURE_ENABLED STRING "1"
// Retrieval info: PRIVATE: PHASE_RECONFIG_INPUTS_CHECK STRING "0"
// Retrieval info: PRIVATE: PHASE_SHIFT0 STRING "0.00000000"
// Retrieval info: PRIVATE: PHASE_SHIFT2 STRING "0.00000000"
// Retrieval info: PRIVATE: PHASE_SHIFT_STEP_ENABLED_CHECK STRING "0"
// Retrieval info: PRIVATE: PHASE_SHIFT_UNIT0 STRING "ps"
// Retrieval info: PRIVATE: PHASE_SHIFT_UNIT2 STRING "ps"
// Retrieval info: PRIVATE: PLL_ADVANCED_PARAM_CHECK STRING "0"
// Retrieval info: PRIVATE: PLL_ARESET_CHECK STRING "0"
// Retrieval info: PRIVATE: PLL_AUTOPLL_CHECK NUMERIC "1"
// Retrieval info: PRIVATE: PLL_ENHPLL_CHECK NUMERIC "0"
// Retrieval info: PRIVATE: PLL_FASTPLL_CHECK NUMERIC "0"
// Retrieval info: PRIVATE: PLL_FBMIMIC_CHECK STRING "0"
// Retrieval info: PRIVATE: PLL_LVDS_PLL_CHECK NUMERIC "0"
// Retrieval info: PRIVATE: PLL_PFDENA_CHECK STRING "0"
// Retrieval info: PRIVATE: PLL_TARGET_HARCOPY_CHECK NUMERIC "0"
// Retrieval info: PRIVATE: PRIMARY_CLK_COMBO STRING "inclk0"
// Retrieval info: PRIVATE: RECONFIG_FILE STRING "altpllpll.mif"
// Retrieval info: PRIVATE: SACN_INPUTS_CHECK STRING "0"
// Retrieval info: PRIVATE: SCAN_FEATURE_ENABLED STRING "1"
// Retrieval info: PRIVATE: SELF_RESET_LOCK_LOSS STRING "0"
// Retrieval info: PRIVATE: SHORT_SCAN_RADIO STRING "0"
// Retrieval info: PRIVATE: SPREAD_FEATURE_ENABLED STRING "0"
// Retrieval info: PRIVATE: SPREAD_FREQ STRING "50.000"
// Retrieval info: PRIVATE: SPREAD_FREQ_UNIT STRING "KHz"
// Retrieval info: PRIVATE: SPREAD_PERCENT STRING "0.500"
// Retrieval info: PRIVATE: SPREAD_USE STRING "0"
// Retrieval info: PRIVATE: SRC_SYNCH_COMP_RADIO STRING "0"
// Retrieval info: PRIVATE: STICKY_CLK0 STRING "1"
// Retrieval info: PRIVATE: STICKY_CLK2 STRING "1"
// Retrieval info: PRIVATE: SWITCHOVER_COUNT_EDIT NUMERIC "1"
// Retrieval info: PRIVATE: SWITCHOVER_FEATURE_ENABLED STRING "1"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
// Retrieval info: PRIVATE: USE_CLK0 STRING "1"
// Retrieval info: PRIVATE: USE_CLK2 STRING "1"
// Retrieval info: PRIVATE: USE_CLKENA0 STRING "0"
// Retrieval info: PRIVATE: USE_CLKENA2 STRING "0"
// Retrieval info: PRIVATE: USE_MIL_SPEED_GRADE NUMERIC "0"
// Retrieval info: PRIVATE: ZERO_DELAY_RADIO STRING "0"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: BANDWIDTH_TYPE STRING "AUTO"
// Retrieval info: CONSTANT: CLK0_DIVIDE_BY NUMERIC "1"
// Retrieval info: CONSTANT: CLK0_DUTY_CYCLE NUMERIC "50"
// Retrieval info: CONSTANT: CLK0_MULTIPLY_BY NUMERIC "2"
// Retrieval info: CONSTANT: CLK0_PHASE_SHIFT STRING "0"
// Retrieval info: CONSTANT: CLK2_DIVIDE_BY NUMERIC "5"
// Retrieval info: CONSTANT: CLK2_DUTY_CYCLE NUMERIC "50"
// Retrieval info: CONSTANT: CLK2_MULTIPLY_BY NUMERIC "6"
// Retrieval info: CONSTANT: CLK2_PHASE_SHIFT STRING "0"
// Retrieval info: CONSTANT: INCLK0_INPUT_FREQUENCY NUMERIC "20000"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altpll"
// Retrieval info: CONSTANT: OPERATION_MODE STRING "NO_COMPENSATION"
// Retrieval info: CONSTANT: PLL_TYPE STRING "Fast"
// Retrieval info: CONSTANT: PORT_ACTIVECLOCK STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_ARESET STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_CLKBAD0 STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_CLKBAD1 STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_CLKLOSS STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_CLKSWITCH STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_CONFIGUPDATE STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_FBIN STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_INCLK0 STRING "PORT_USED"
// Retrieval info: CONSTANT: PORT_INCLK1 STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_LOCKED STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_PFDENA STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_PHASECOUNTERSELECT STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_PHASEDONE STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_PHASESTEP STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_PHASEUPDOWN STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_PLLENA STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_SCANACLR STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_SCANCLK STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_SCANCLKENA STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_SCANDATA STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_SCANDATAOUT STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_SCANDONE STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_SCANREAD STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_SCANWRITE STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_clk0 STRING "PORT_USED"
// Retrieval info: CONSTANT: PORT_clk1 STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_clk2 STRING "PORT_USED"
// Retrieval info: CONSTANT: PORT_clk3 STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_clk4 STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_clk5 STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_clkena0 STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_clkena1 STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_clkena2 STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_clkena3 STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_clkena4 STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_clkena5 STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_extclk0 STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_extclk1 STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_extclk2 STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_extclk3 STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: WIDTH_CLOCK NUMERIC "5"
// Retrieval info: USED_PORT: c0 0 0 0 0 OUTPUT_CLK_EXT VCC "c0"
// Retrieval info: USED_PORT: c2 0 0 0 0 OUTPUT_CLK_EXT VCC "c2"
// Retrieval info: USED_PORT: inclk0 0 0 0 0 INPUT_CLK_EXT GND "inclk0"
]]></parameter>
  <parameter name="resetInputPortOption" value="Register" />
 </module>
 <module
   kind="altera_avalon_onchip_memory2"
   version="11.0"
   enabled="1"
   name="descriptor_memory">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="autoInitializationFileName" value="descriptor_memory" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="dataWidth" value="32" />
  <parameter name="deviceFamily" value="Cyclone III" />
  <parameter name="dualPort" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="initializationFileName" value="descriptor_memory" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="4096" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
 </module>
 <module kind="altmemddr2" version="11.0" enabled="1" name="ddr2_sdram">
  <parameter name="pipeline_commands" value="false" />
  <parameter name="debug_en" value="false" />
  <parameter name="export_debug_port" value="false" />
  <parameter name="use_generated_memory_model" value="true" />
  <parameter name="dedicated_memory_clk_phase_label">Dedicated memory clock phase:</parameter>
  <parameter name="mem_if_clk_mhz" value="153.85" />
  <parameter name="quartus_project_exists" value="false" />
  <parameter name="local_if_drate" value="HALF" />
  <parameter name="enable_v72_rsu" value="false" />
  <parameter name="local_if_clk_mhz_label" value="76.9" />
  <parameter name="new_variant" value="true" />
  <parameter name="mem_if_memtype" value="DDR2 SDRAM" />
  <parameter name="pll_ref_clk_mhz" value="50.0" />
  <parameter name="mem_if_clk_ps_label" value="(6500 ps)" />
  <parameter name="family" value="Cyclone III" />
  <parameter name="project_family" value="Cyclone III" />
  <parameter name="speed_grade" value="7" />
  <parameter name="dedicated_memory_clk_phase" value="0" />
  <parameter name="pll_ref_clk_ps_label" value="(20000 ps)" />
  <parameter name="avalon_burst_length" value="1" />
  <parameter name="mem_if_clk_pair_count" value="1" />
  <parameter name="mem_if_cs_per_dimm" value="1" />
  <parameter name="pre_latency_label">Fix read latency at:</parameter>
  <parameter name="dedicated_memory_clk_en" value="false" />
  <parameter name="mirror_addressing" value="0" />
  <parameter name="mem_if_bankaddr_width" value="2" />
  <parameter name="register_control_word_9" value="0000" />
  <parameter name="mem_if_rowaddr_width" value="13" />
  <parameter name="mem_dyn_deskew_en" value="false" />
  <parameter name="post_latency_label">cycles (0 cycles=minimum latency, non-deterministic)</parameter>
  <parameter name="mem_if_dm_pins_en" value="Yes" />
  <parameter name="local_if_dwidth_label" value="64" />
  <parameter name="register_control_word_7" value="0000" />
  <parameter name="register_control_word_8" value="0000" />
  <parameter name="mem_if_preset">Micron MT47H32M16CC-3</parameter>
  <parameter name="mem_if_pchaddr_bit" value="10" />
  <parameter name="WIDTH_RATIO" value="4" />
  <parameter name="vendor" value="Micron" />
  <parameter name="register_control_word_3" value="0000" />
  <parameter name="register_control_word_4" value="0000" />
  <parameter name="chip_or_dimm" value="Discrete Device" />
  <parameter name="register_control_word_5" value="0000" />
  <parameter name="register_control_word_6" value="0000" />
  <parameter name="mem_fmax" value="333.333" />
  <parameter name="register_control_word_0" value="0000" />
  <parameter name="register_control_word_size" value="4" />
  <parameter name="register_control_word_1" value="0000" />
  <parameter name="register_control_word_2" value="0000" />
  <parameter name="register_control_word_11" value="0000" />
  <parameter name="register_control_word_10" value="0000" />
  <parameter name="mem_if_cs_width" value="1" />
  <parameter name="mem_if_preset_rlat" value="0" />
  <parameter name="mem_if_cs_per_rank" value="1" />
  <parameter name="fast_simulation_en" value="FAST" />
  <parameter name="register_control_word_15" value="0000" />
  <parameter name="register_control_word_14" value="0000" />
  <parameter name="mem_if_dwidth" value="16" />
  <parameter name="mem_if_dq_per_dqs" value="8" />
  <parameter name="mem_if_coladdr_width" value="10" />
  <parameter name="register_control_word_13" value="0000" />
  <parameter name="register_control_word_12" value="0000" />
  <parameter name="mem_tiha_ps" value="400" />
  <parameter name="mem_tdsh_ck" value="0.2" />
  <parameter name="mem_if_trfc_ns" value="105.0" />
  <parameter name="mem_tqh_ck" value="0.36" />
  <parameter name="mem_tisa_ps" value="400" />
  <parameter name="mem_tdss_ck" value="0.2" />
  <parameter name="mem_trtp_ns" value="0.0" />
  <parameter name="mem_if_tinit_us" value="200.0" />
  <parameter name="mem_if_trcd_ns" value="15.0" />
  <parameter name="mem_if_twtr_ck" value="3" />
  <parameter name="mem_trrd_ns" value="0.0" />
  <parameter name="mem_tdqss_ck" value="0.25" />
  <parameter name="mem_tqhs_ps" value="340" />
  <parameter name="mem_tdsa_ps" value="300" />
  <parameter name="mem_tac_ps" value="450" />
  <parameter name="mem_tdha_ps" value="300" />
  <parameter name="mem_if_tras_ns" value="40.0" />
  <parameter name="mem_if_twr_ns" value="15.0" />
  <parameter name="mem_tdqsck_ps" value="400" />
  <parameter name="mem_if_trp_ns" value="15.0" />
  <parameter name="mem_tdqsq_ps" value="240" />
  <parameter name="mem_if_tmrd_ns" value="6.0" />
  <parameter name="mem_tfaw_ns" value="0.0" />
  <parameter name="mem_if_trefi_us" value="7.8" />
  <parameter name="mem_tcl_40_fmax" value="333.333" />
  <parameter name="mem_odt" value="50" />
  <parameter name="mp_WLH_percent" value="0.6" />
  <parameter name="mem_drv_str" value="Normal" />
  <parameter name="mp_DH_percent" value="0.5" />
  <parameter name="input_period" value="0" />
  <parameter name="mp_QH_percent" value="0.5" />
  <parameter name="mp_QHS_percent" value="0.5" />
  <parameter name="mem_tcl_30_fmax" value="333.333" />
  <parameter name="ac_clk_select" value="90" />
  <parameter name="mp_DQSQ_percent" value="0.65" />
  <parameter name="mp_DS_percent" value="0.6" />
  <parameter name="pll_reconfig_ports_en" value="false" />
  <parameter name="mem_btype" value="Sequential" />
  <parameter name="mp_IS_percent" value="0.7" />
  <parameter name="mem_tcl" value="5.0" />
  <parameter name="mp_DQSS_percent" value="0.5" />
  <parameter name="export_bank_info" value="false" />
  <parameter name="mp_DSS_percent" value="0.6" />
  <parameter name="mem_dll_en" value="Yes" />
  <parameter name="ac_phase" value="90" />
  <parameter name="mem_if_oct_en" value="false" />
  <parameter name="mem_tcl_60_fmax" value="333.333" />
  <parameter name="mp_DSH_percent" value="0.6" />
  <parameter name="mem_if_dqsn_en" value="false" />
  <parameter name="enable_mp_calibration" value="true" />
  <parameter name="mp_IH_percent" value="0.6" />
  <parameter name="mem_tcl_15_fmax" value="533.0" />
  <parameter name="dll_external" value="false" />
  <parameter name="mem_bl" value="4" />
  <parameter name="mp_WLS_percent" value="0.7" />
  <parameter name="mem_tcl_50_fmax" value="333.333" />
  <parameter name="mp_DQSCK_percent" value="0.5" />
  <parameter name="mem_tcl_25_fmax" value="533.0" />
  <parameter name="mem_tcl_20_fmax" value="533.0" />
  <parameter name="cfg_reorder_data" value="true" />
  <parameter name="ctl_ecc_en" value="false" />
  <parameter name="ctl_hrb_en" value="false" />
  <parameter name="ref_clk_source" value="clk" />
  <parameter name="cfg_data_reordering_type" value="INTER_BANK" />
  <parameter name="ctl_powerdn_en" value="false" />
  <parameter name="multicast_wr_en" value="false" />
  <parameter name="auto_powerdn_cycles" value="0" />
  <parameter name="ctl_self_refresh_en" value="false" />
  <parameter name="cfg_starve_limit" value="10" />
  <parameter name="shared_sys_clk_source" value="" />
  <parameter name="ctl_latency" value="5" />
  <parameter name="tool_context" value="SOPC_BUILDER" />
  <parameter name="mem_addr_mapping" value="CHIP_ROW_BANK_COL" />
  <parameter name="burst_merge_en" value="false" />
  <parameter name="user_refresh_en" value="false" />
  <parameter name="qsys_mode" value="true" />
  <parameter name="clk_source_sharing_en" value="false" />
  <parameter name="ctl_lookahead_depth" value="4" />
  <parameter name="ctl_autopch_en" value="false" />
  <parameter name="ctl_dynamic_bank_allocation" value="false" />
  <parameter name="ctl_dynamic_bank_num" value="4" />
  <parameter name="local_if_type_avalon" value="true" />
  <parameter name="csr_en" value="false" />
  <parameter name="ctl_auto_correct_en" value="false" />
  <parameter name="auto_powerdn_en" value="false" />
  <parameter name="phy_if_type_afi" value="true" />
  <parameter name="controller_type" value="hp_ctl" />
  <parameter name="max_local_size" value="4" />
  <parameter name="mem_srtr" value="Normal" />
  <parameter name="mem_mpr_loc" value="Predefined Pattern" />
  <parameter name="dss_tinit_rst_us" value="200.0" />
  <parameter name="mem_tcl_90_fmax" value="400.0" />
  <parameter name="mem_rtt_wr" value="Dynamic ODT off" />
  <parameter name="mem_tcl_100_fmax" value="400.0" />
  <parameter name="mem_pasr" value="Full Array" />
  <parameter name="mem_asrm">Manual SR Reference (SRT)</parameter>
  <parameter name="mem_mpr_oper" value="Predefined Pattern" />
  <parameter name="mem_tcl_80_fmax" value="400.0" />
  <parameter name="mem_drv_impedance" value="RZQ/7" />
  <parameter name="mem_rtt_nom" value="ODT Disabled" />
  <parameter name="mem_tcl_70_fmax" value="400.0" />
  <parameter name="mem_wtcl" value="5.0" />
  <parameter name="mem_dll_pch" value="Fast Exit" />
  <parameter name="mem_atcl" value="Disabled" />
  <parameter name="board_settings_valid" value="true" />
  <parameter name="t_IH" value="0.4" />
  <parameter name="board_intra_DQS_group_skew" value="0.02" />
  <parameter name="isi_DQS" value="0.0" />
  <parameter name="addr_cmd_slew_rate" value="1.0" />
  <parameter name="board_tpd_inter_DIMM" value="0.05" />
  <parameter name="board_addresscmd_CK_skew" value="0.0" />
  <parameter name="t_DS_calculated" value="0.300" />
  <parameter name="isi_addresscmd_hold" value="0.0" />
  <parameter name="t_IS" value="0.4" />
  <parameter name="restore_default_toggle" value="false" />
  <parameter name="dqs_dqsn_slew_rate" value="2.0" />
  <parameter name="dq_slew_rate" value="1.0" />
  <parameter name="board_inter_DQS_group_skew" value="0.02" />
  <parameter name="isi_addresscmd_setup" value="0.0" />
  <parameter name="board_minCK_DQS_skew" value="-0.01" />
  <parameter name="t_IS_calculated" value="0.400" />
  <parameter name="num_slots_or_devices" value="1" />
  <parameter name="board_maxCK_DQS_skew" value="0.01" />
  <parameter name="board_skew_ps" value="20" />
  <parameter name="t_DH" value="0.3" />
  <parameter name="ck_ckn_slew_rate" value="2.0" />
  <parameter name="isi_DQ" value="0.0" />
  <parameter name="t_IH_calculated" value="0.400" />
  <parameter name="t_DH_calculated" value="0.300" />
  <parameter name="t_DS" value="0.3" />
 </module>
 <module kind="altmemddr2" version="11.0" enabled="1" name="ddr2_sdram_1">
  <parameter name="pipeline_commands" value="false" />
  <parameter name="debug_en" value="false" />
  <parameter name="export_debug_port" value="false" />
  <parameter name="use_generated_memory_model" value="true" />
  <parameter name="dedicated_memory_clk_phase_label">Dedicated memory clock phase:</parameter>
  <parameter name="mem_if_clk_mhz" value="153.85" />
  <parameter name="quartus_project_exists" value="false" />
  <parameter name="local_if_drate" value="Full" />
  <parameter name="enable_v72_rsu" value="false" />
  <parameter name="local_if_clk_mhz_label" value="153.9" />
  <parameter name="new_variant" value="true" />
  <parameter name="mem_if_memtype" value="DDR2 SDRAM" />
  <parameter name="pll_ref_clk_mhz" value="125.0" />
  <parameter name="mem_if_clk_ps_label" value="(6500 ps)" />
  <parameter name="family" value="Cyclone III" />
  <parameter name="project_family" value="Cyclone III" />
  <parameter name="speed_grade" value="7" />
  <parameter name="dedicated_memory_clk_phase" value="0" />
  <parameter name="pll_ref_clk_ps_label" value="(8000 ps)" />
  <parameter name="avalon_burst_length" value="1" />
  <parameter name="mem_if_clk_pair_count" value="1" />
  <parameter name="mem_if_cs_per_dimm" value="1" />
  <parameter name="pre_latency_label">Fix read latency at:</parameter>
  <parameter name="dedicated_memory_clk_en" value="false" />
  <parameter name="mirror_addressing" value="0" />
  <parameter name="mem_if_bankaddr_width" value="2" />
  <parameter name="register_control_word_9" value="0000" />
  <parameter name="mem_if_rowaddr_width" value="13" />
  <parameter name="mem_dyn_deskew_en" value="false" />
  <parameter name="post_latency_label">cycles (0 cycles=minimum latency, non-deterministic)</parameter>
  <parameter name="mem_if_dm_pins_en" value="Yes" />
  <parameter name="local_if_dwidth_label" value="32" />
  <parameter name="register_control_word_7" value="0000" />
  <parameter name="register_control_word_8" value="0000" />
  <parameter name="mem_if_preset">Micron MT47H32M16CC-3</parameter>
  <parameter name="mem_if_pchaddr_bit" value="10" />
  <parameter name="WIDTH_RATIO" value="4" />
  <parameter name="vendor" value="Micron" />
  <parameter name="register_control_word_3" value="0000" />
  <parameter name="register_control_word_4" value="0000" />
  <parameter name="chip_or_dimm" value="Discrete Device" />
  <parameter name="register_control_word_5" value="0000" />
  <parameter name="register_control_word_6" value="0000" />
  <parameter name="mem_fmax" value="333.333" />
  <parameter name="register_control_word_0" value="0000" />
  <parameter name="register_control_word_size" value="4" />
  <parameter name="register_control_word_1" value="0000" />
  <parameter name="register_control_word_2" value="0000" />
  <parameter name="register_control_word_11" value="0000" />
  <parameter name="register_control_word_10" value="0000" />
  <parameter name="mem_if_cs_width" value="1" />
  <parameter name="mem_if_preset_rlat" value="0" />
  <parameter name="mem_if_cs_per_rank" value="1" />
  <parameter name="fast_simulation_en" value="FAST" />
  <parameter name="register_control_word_15" value="0000" />
  <parameter name="register_control_word_14" value="0000" />
  <parameter name="mem_if_dwidth" value="16" />
  <parameter name="mem_if_dq_per_dqs" value="8" />
  <parameter name="mem_if_coladdr_width" value="10" />
  <parameter name="register_control_word_13" value="0000" />
  <parameter name="register_control_word_12" value="0000" />
  <parameter name="mem_tiha_ps" value="400" />
  <parameter name="mem_tdsh_ck" value="0.2" />
  <parameter name="mem_if_trfc_ns" value="105.0" />
  <parameter name="mem_tqh_ck" value="0.36" />
  <parameter name="mem_tisa_ps" value="400" />
  <parameter name="mem_tdss_ck" value="0.2" />
  <parameter name="mem_trtp_ns" value="0.0" />
  <parameter name="mem_if_tinit_us" value="200.0" />
  <parameter name="mem_if_trcd_ns" value="15.0" />
  <parameter name="mem_if_twtr_ck" value="3" />
  <parameter name="mem_trrd_ns" value="0.0" />
  <parameter name="mem_tdqss_ck" value="0.25" />
  <parameter name="mem_tqhs_ps" value="340" />
  <parameter name="mem_tdsa_ps" value="300" />
  <parameter name="mem_tac_ps" value="450" />
  <parameter name="mem_tdha_ps" value="300" />
  <parameter name="mem_if_tras_ns" value="40.0" />
  <parameter name="mem_if_twr_ns" value="15.0" />
  <parameter name="mem_tdqsck_ps" value="400" />
  <parameter name="mem_if_trp_ns" value="15.0" />
  <parameter name="mem_tdqsq_ps" value="240" />
  <parameter name="mem_if_tmrd_ns" value="6.0" />
  <parameter name="mem_tfaw_ns" value="0.0" />
  <parameter name="mem_if_trefi_us" value="7.8" />
  <parameter name="mem_tcl_40_fmax" value="333.333" />
  <parameter name="mem_odt" value="50" />
  <parameter name="mp_WLH_percent" value="0.6" />
  <parameter name="mem_drv_str" value="Normal" />
  <parameter name="mp_DH_percent" value="0.5" />
  <parameter name="input_period" value="0" />
  <parameter name="mp_QH_percent" value="0.5" />
  <parameter name="mp_QHS_percent" value="0.5" />
  <parameter name="mem_tcl_30_fmax" value="333.333" />
  <parameter name="ac_clk_select" value="90" />
  <parameter name="mp_DQSQ_percent" value="0.65" />
  <parameter name="mp_DS_percent" value="0.6" />
  <parameter name="pll_reconfig_ports_en" value="false" />
  <parameter name="mem_btype" value="Sequential" />
  <parameter name="mp_IS_percent" value="0.7" />
  <parameter name="mem_tcl" value="5.0" />
  <parameter name="mp_DQSS_percent" value="0.5" />
  <parameter name="export_bank_info" value="false" />
  <parameter name="mp_DSS_percent" value="0.6" />
  <parameter name="mem_dll_en" value="Yes" />
  <parameter name="ac_phase" value="90" />
  <parameter name="mem_if_oct_en" value="false" />
  <parameter name="mem_tcl_60_fmax" value="333.333" />
  <parameter name="mp_DSH_percent" value="0.6" />
  <parameter name="mem_if_dqsn_en" value="false" />
  <parameter name="enable_mp_calibration" value="true" />
  <parameter name="mp_IH_percent" value="0.6" />
  <parameter name="mem_tcl_15_fmax" value="533.0" />
  <parameter name="dll_external" value="false" />
  <parameter name="mem_bl" value="4" />
  <parameter name="mp_WLS_percent" value="0.7" />
  <parameter name="mem_tcl_50_fmax" value="333.333" />
  <parameter name="mp_DQSCK_percent" value="0.5" />
  <parameter name="mem_tcl_25_fmax" value="533.0" />
  <parameter name="mem_tcl_20_fmax" value="533.0" />
  <parameter name="cfg_reorder_data" value="true" />
  <parameter name="ctl_ecc_en" value="false" />
  <parameter name="ctl_hrb_en" value="false" />
  <parameter name="ref_clk_source" value="clk_125" />
  <parameter name="cfg_data_reordering_type" value="INTER_BANK" />
  <parameter name="ctl_powerdn_en" value="false" />
  <parameter name="multicast_wr_en" value="false" />
  <parameter name="auto_powerdn_cycles" value="0" />
  <parameter name="ctl_self_refresh_en" value="false" />
  <parameter name="cfg_starve_limit" value="10" />
  <parameter name="shared_sys_clk_source" value="" />
  <parameter name="ctl_latency" value="5" />
  <parameter name="tool_context" value="SOPC_BUILDER" />
  <parameter name="mem_addr_mapping" value="CHIP_ROW_BANK_COL" />
  <parameter name="burst_merge_en" value="false" />
  <parameter name="user_refresh_en" value="false" />
  <parameter name="qsys_mode" value="true" />
  <parameter name="clk_source_sharing_en" value="false" />
  <parameter name="ctl_lookahead_depth" value="4" />
  <parameter name="ctl_autopch_en" value="false" />
  <parameter name="ctl_dynamic_bank_allocation" value="false" />
  <parameter name="ctl_dynamic_bank_num" value="4" />
  <parameter name="local_if_type_avalon" value="true" />
  <parameter name="csr_en" value="false" />
  <parameter name="ctl_auto_correct_en" value="false" />
  <parameter name="auto_powerdn_en" value="false" />
  <parameter name="phy_if_type_afi" value="true" />
  <parameter name="controller_type" value="hp_ctl" />
  <parameter name="max_local_size" value="4" />
  <parameter name="mem_srtr" value="Normal" />
  <parameter name="mem_mpr_loc" value="Predefined Pattern" />
  <parameter name="dss_tinit_rst_us" value="200.0" />
  <parameter name="mem_tcl_90_fmax" value="400.0" />
  <parameter name="mem_rtt_wr" value="Dynamic ODT off" />
  <parameter name="mem_tcl_100_fmax" value="400.0" />
  <parameter name="mem_pasr" value="Full Array" />
  <parameter name="mem_asrm">Manual SR Reference (SRT)</parameter>
  <parameter name="mem_mpr_oper" value="Predefined Pattern" />
  <parameter name="mem_tcl_80_fmax" value="400.0" />
  <parameter name="mem_drv_impedance" value="RZQ/7" />
  <parameter name="mem_rtt_nom" value="ODT Disabled" />
  <parameter name="mem_tcl_70_fmax" value="400.0" />
  <parameter name="mem_wtcl" value="5.0" />
  <parameter name="mem_dll_pch" value="Fast Exit" />
  <parameter name="mem_atcl" value="Disabled" />
  <parameter name="board_settings_valid" value="true" />
  <parameter name="t_IH" value="0.4" />
  <parameter name="board_intra_DQS_group_skew" value="0.02" />
  <parameter name="isi_DQS" value="0.0" />
  <parameter name="addr_cmd_slew_rate" value="1.0" />
  <parameter name="board_tpd_inter_DIMM" value="0.05" />
  <parameter name="board_addresscmd_CK_skew" value="0.0" />
  <parameter name="t_DS_calculated" value="0.300" />
  <parameter name="isi_addresscmd_hold" value="0.0" />
  <parameter name="t_IS" value="0.4" />
  <parameter name="restore_default_toggle" value="false" />
  <parameter name="dqs_dqsn_slew_rate" value="2.0" />
  <parameter name="dq_slew_rate" value="1.0" />
  <parameter name="board_inter_DQS_group_skew" value="0.02" />
  <parameter name="isi_addresscmd_setup" value="0.0" />
  <parameter name="board_minCK_DQS_skew" value="-0.01" />
  <parameter name="t_IS_calculated" value="0.400" />
  <parameter name="num_slots_or_devices" value="1" />
  <parameter name="board_maxCK_DQS_skew" value="0.01" />
  <parameter name="board_skew_ps" value="20" />
  <parameter name="t_DH" value="0.3" />
  <parameter name="ck_ckn_slew_rate" value="2.0" />
  <parameter name="isi_DQ" value="0.0" />
  <parameter name="t_IH_calculated" value="0.400" />
  <parameter name="t_DH_calculated" value="0.300" />
  <parameter name="t_DS" value="0.3" />
 </module>
 <module kind="altera_avalon_sgdma" version="11.0" enabled="1" name="sgdma_tx">
  <parameter name="addressWidth" value="32" />
  <parameter name="alwaysDoMaxBurst" value="true" />
  <parameter name="avalonMMByteReorderMode" value="0" />
  <parameter name="dataTransferFIFODepth" value="2" />
  <parameter name="enableBurstTransfers" value="false" />
  <parameter name="enableDescriptorReadMasterBurst" value="false" />
  <parameter name="enableUnalignedTransfers" value="false" />
  <parameter name="internalFIFODepth" value="2" />
  <parameter name="readBlockDataWidth" value="32" />
  <parameter name="readBurstcountWidth" value="4" />
  <parameter name="sinkErrorWidth" value="0" />
  <parameter name="sourceErrorWidth" value="1" />
  <parameter name="transferMode" value="MEMORY_TO_STREAM" />
  <parameter name="writeBurstcountWidth" value="4" />
 </module>
 <module kind="altera_avalon_sgdma" version="11.0" enabled="1" name="sgdma_rx">
  <parameter name="addressWidth" value="32" />
  <parameter name="alwaysDoMaxBurst" value="true" />
  <parameter name="avalonMMByteReorderMode" value="0" />
  <parameter name="dataTransferFIFODepth" value="2" />
  <parameter name="enableBurstTransfers" value="false" />
  <parameter name="enableDescriptorReadMasterBurst" value="false" />
  <parameter name="enableUnalignedTransfers" value="false" />
  <parameter name="internalFIFODepth" value="2" />
  <parameter name="readBlockDataWidth" value="32" />
  <parameter name="readBurstcountWidth" value="4" />
  <parameter name="sinkErrorWidth" value="6" />
  <parameter name="sourceErrorWidth" value="0" />
  <parameter name="transferMode" value="STREAM_TO_MEMORY" />
  <parameter name="writeBurstcountWidth" value="4" />
 </module>
 <module
   kind="altera_avalon_sgdma"
   version="11.0"
   enabled="1"
   name="lcd_sgdma">
  <parameter name="addressWidth" value="32" />
  <parameter name="alwaysDoMaxBurst" value="true" />
  <parameter name="avalonMMByteReorderMode" value="0" />
  <parameter name="dataTransferFIFODepth" value="2" />
  <parameter name="enableBurstTransfers" value="false" />
  <parameter name="enableDescriptorReadMasterBurst" value="false" />
  <parameter name="enableUnalignedTransfers" value="false" />
  <parameter name="internalFIFODepth" value="2" />
  <parameter name="readBlockDataWidth" value="64" />
  <parameter name="readBurstcountWidth" value="4" />
  <parameter name="sinkErrorWidth" value="0" />
  <parameter name="sourceErrorWidth" value="0" />
  <parameter name="transferMode" value="MEMORY_TO_STREAM" />
  <parameter name="writeBurstcountWidth" value="4" />
 </module>
 <module
   kind="triple_speed_ethernet"
   version="11.0"
   enabled="1"
   name="tse_mac">
  <parameter name="atlanticSinkClockRate" value="0" />
  <parameter name="atlanticSinkClockSource" value="unassigned" />
  <parameter name="atlanticSourceClockRate" value="0" />
  <parameter name="atlanticSourceClockSource" value="unassigned" />
  <parameter name="avalonSlaveClockRate" value="0" />
  <parameter name="avalonSlaveClockSource" value="unassigned" />
  <parameter name="avalonStNeighbours">unassigned=unassigned</parameter>
  <parameter name="channel_count" value="1" />
  <parameter name="core_variation" value="MAC_ONLY" />
  <parameter name="core_version" value="2816" />
  <parameter name="crc32check16bit" value="0" />
  <parameter name="crc32dwidth" value="8" />
  <parameter name="crc32gendelay" value="6" />
  <parameter name="crc32s1l2_extern" value="false" />
  <parameter name="cust_version" value="0" />
  <parameter name="dataBitsPerSymbol" value="8" />
  <parameter name="dev_version" value="2816" />
  <parameter name="deviceFamily" value="CYCLONEIII" />
  <parameter name="deviceFamilyName" value="Cyclone III" />
  <parameter name="eg_addr" value="10" />
  <parameter name="ena_hash" value="true" />
  <parameter name="enable_alt_reconfig" value="false" />
  <parameter name="enable_clk_sharing" value="false" />
  <parameter name="enable_ena" value="32" />
  <parameter name="enable_fifoless" value="false" />
  <parameter name="enable_gmii_loopback" value="true" />
  <parameter name="enable_hd_logic" value="true" />
  <parameter name="enable_mac_flow_ctrl" value="false" />
  <parameter name="enable_mac_txaddr_set" value="true" />
  <parameter name="enable_mac_vlan" value="false" />
  <parameter name="enable_maclite" value="false" />
  <parameter name="enable_magic_detect" value="true" />
  <parameter name="enable_multi_channel" value="false" />
  <parameter name="enable_pkt_class" value="true" />
  <parameter name="enable_pma" value="false" />
  <parameter name="enable_reg_sharing" value="false" />
  <parameter name="enable_sgmii" value="false" />
  <parameter name="enable_shift16" value="true" />
  <parameter name="enable_sup_addr" value="true" />
  <parameter name="enable_use_internal_fifo" value="true" />
  <parameter name="export_calblkclk" value="false" />
  <parameter name="export_pwrdn" value="false" />
  <parameter name="ext_stat_cnt_ena" value="false" />
  <parameter name="gigeAdvanceMode" value="false" />
  <parameter name="ifGMII" value="MII_GMII" />
  <parameter name="ifPCSuseEmbeddedSerdes" value="false" />
  <parameter name="ing_addr" value="10" />
  <parameter name="insert_ta" value="true" />
  <parameter name="maclite_gige" value="false" />
  <parameter name="max_channels" value="1" />
  <parameter name="mdio_clk_div" value="40" />
  <parameter name="phy_identifier" value="0" />
  <parameter name="ramType" value="AUTO" />
  <parameter name="reset_level" value="1" />
  <parameter name="starting_channel_number" value="0" />
  <parameter name="stat_cnt_ena" value="true" />
  <parameter name="timingAdapterName" value="timingAdapter" />
  <parameter name="toolContext" value="SOPC_BUILDER" />
  <parameter name="transceiver_type" value="GXB" />
  <parameter name="uiHostClockFrequency" value="0" />
  <parameter name="uiMDIOFreq" value="0.0 MHz" />
  <parameter name="useLvds" value="false" />
  <parameter name="useMAC" value="true" />
  <parameter name="useMDIO" value="true" />
  <parameter name="usePCS" value="false" />
  <parameter name="use_sync_reset" value="true" />
 </module>
 <module
   kind="altera_avalon_timer"
   version="11.0"
   enabled="1"
   name="sys_clk_timer">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="10.0" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="systemFrequency" value="60000000" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="timerPreset" value="FULL_FEATURED" />
 </module>
 <module
   kind="altera_avalon_timer"
   version="11.0"
   enabled="1"
   name="high_res_timer">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="10.0" />
  <parameter name="periodUnits" value="USEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="systemFrequency" value="60000000" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="timerPreset" value="FULL_FEATURED" />
 </module>
 <module
   kind="altera_avalon_performance_counter"
   version="11.0"
   enabled="1"
   name="performance_counter">
  <parameter name="numberOfSections" value="1" />
 </module>
 <module
   kind="altera_avalon_jtag_uart"
   version="11.0"
   enabled="1"
   name="jtag_uart">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="8" />
  <parameter name="readIRQThreshold" value="4" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">INTERACTIVE_ASCII_OUTPUT</parameter>
  <parameter name="useRegistersForReadBuffer" value="true" />
  <parameter name="useRegistersForWriteBuffer" value="true" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="8" />
  <parameter name="writeIRQThreshold" value="4" />
 </module>
 <module kind="altera_avalon_uart" version="11.0" enabled="1" name="uart1">
  <parameter name="baud" value="115200" />
  <parameter name="clockRate" value="60000000" />
  <parameter name="dataBits" value="8" />
  <parameter name="fixedBaud" value="true" />
  <parameter name="parity" value="NONE" />
  <parameter name="simCharStream" value="" />
  <parameter name="simInteractiveInputEnable" value="false" />
  <parameter name="simInteractiveOutputEnable" value="false" />
  <parameter name="simTrueBaud" value="false" />
  <parameter name="stopBits" value="1" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="useCtsRts" value="false" />
  <parameter name="useEopRegister" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
 </module>
 <module kind="altera_avalon_pio" version="11.0" enabled="1" name="button_pio">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="60000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="15" />
  <parameter name="width" value="4" />
 </module>
 <module kind="altera_avalon_pio" version="11.0" enabled="1" name="led_pio">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="60000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="11.0"
   enabled="1"
   name="pio_id_eeprom_scl">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="60000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="11.0"
   enabled="1"
   name="lcd_i2c_scl">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="60000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module kind="altera_avalon_pio" version="11.0" enabled="1" name="lcd_i2c_en">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="60000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="11.0"
   enabled="1"
   name="pio_id_eeprom_dat">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="60000000" />
  <parameter name="direction" value="Bidir" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="11.0"
   enabled="1"
   name="lcd_i2c_sdat">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="60000000" />
  <parameter name="direction" value="Bidir" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="11.0"
   enabled="1"
   name="touch_panel_pen_irq_n">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="60000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
 </module>
 <module
   kind="altera_avalon_spi"
   version="11.0"
   enabled="1"
   name="touch_panel_spi">
  <parameter name="clockPhase" value="0" />
  <parameter name="clockPolarity" value="0" />
  <parameter name="dataWidth" value="8" />
  <parameter name="disableAvalonFlowControl" value="false" />
  <parameter name="inputClockRate" value="60000000" />
  <parameter name="insertDelayBetweenSlaveSelectAndSClk" value="false" />
  <parameter name="insertSync" value="false" />
  <parameter name="lsbOrderedFirst" value="false" />
  <parameter name="masterSPI" value="true" />
  <parameter name="numberOfSlaves" value="1" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="targetClockRate" value="32000" />
  <parameter name="targetSlaveSelectToSClkDelay" value="0.0" />
 </module>
 <module
   kind="timing_adapter"
   version="11.0"
   enabled="1"
   name="lcd_ta_sgdma_to_fifo">
  <parameter name="generationLanguage" value="VERILOG" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inSymbolsPerBeat" value="8" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inUsePackets" value="true" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inUseValid" value="true" />
  <parameter name="moduleName">lcd_ta_sgdma_to_fifo</parameter>
  <parameter name="outReadyLatency" value="1" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
 </module>
 <module
   kind="altera_avalon_fifo"
   version="11.0"
   enabled="1"
   name="lcd_pixel_fifo">
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="8" />
  <parameter name="channelWidth" value="0" />
  <parameter name="deviceFamilyString" value="Cyclone III" />
  <parameter name="errorWidth" value="0" />
  <parameter name="fifoDepth" value="128" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONST_SINK" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONST_SOURCE" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="singleClockMode" value="false" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="symbolsPerBeat" value="8" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="useIRQ" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="useReadControl" value="false" />
  <parameter name="useRegister" value="false" />
  <parameter name="useWriteControl" value="false" />
 </module>
 <module
   kind="timing_adapter"
   version="11.0"
   enabled="1"
   name="lcd_ta_fifo_to_dfa">
  <parameter name="generationLanguage" value="VERILOG" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="1" />
  <parameter name="inSymbolsPerBeat" value="8" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inUsePackets" value="true" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inUseValid" value="true" />
  <parameter name="moduleName" value="lcd_ta_fifo_to_dfa" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
 </module>
 <module
   kind="data_format_adapter"
   version="11.0"
   enabled="1"
   name="lcd_64_to_32_bits_dfa">
  <parameter name="generationLanguage" value="VERILOG" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inSymbolsPerBeat" value="8" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inUsePackets" value="true" />
  <parameter name="inUseReady" value="true" />
  <parameter name="moduleName">lcd_64_to_32_bits_dfa</parameter>
  <parameter name="outSymbolsPerBeat" value="4" />
  <parameter name="outUseEmpty" value="false" />
  <parameter name="outUseEmptyPort" value="AUTO" />
 </module>
 <module
   kind="altera_avalon_pixel_converter"
   version="11.0"
   enabled="1"
   name="lcd_pixel_converter">
  <parameter name="SOURCE_SYMBOLS_PER_BEAT" value="3" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone III" />
 </module>
 <module
   kind="data_format_adapter"
   version="11.0"
   enabled="1"
   name="lcd_32_to_8_bits_dfa">
  <parameter name="generationLanguage" value="VERILOG" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inSymbolsPerBeat" value="3" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inUsePackets" value="true" />
  <parameter name="inUseReady" value="true" />
  <parameter name="moduleName">lcd_32_to_8_bits_dfa</parameter>
  <parameter name="outSymbolsPerBeat" value="1" />
  <parameter name="outUseEmpty" value="true" />
  <parameter name="outUseEmptyPort" value="AUTO" />
 </module>
 <module
   kind="altera_avalon_video_sync_generator"
   version="11.0"
   enabled="1"
   name="lcd_sync_generator">
  <parameter name="DATA_STREAM_BIT_WIDTH" value="8" />
  <parameter name="BEATS_PER_PIXEL" value="3" />
  <parameter name="NUM_COLUMNS" value="800" />
  <parameter name="NUM_ROWS" value="480" />
  <parameter name="H_BLANK_PIXELS" value="216" />
  <parameter name="H_FRONT_PORCH_PIXELS" value="40" />
  <parameter name="H_SYNC_PULSE_PIXELS" value="1" />
  <parameter name="H_SYNC_PULSE_POLARITY" value="0" />
  <parameter name="V_BLANK_LINES" value="35" />
  <parameter name="V_FRONT_PORCH_LINES" value="10" />
  <parameter name="V_SYNC_PULSE_LINES" value="1" />
  <parameter name="V_SYNC_PULSE_POLARITY" value="0" />
  <parameter name="TOTAL_HSCAN_PIXELS" value="1056" />
  <parameter name="TOTAL_VSCAN_LINES" value="525" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone III" />
 </module>
 <module kind="sls_sdhc_top" version="2.7" enabled="1" name="sls_sdhc">
  <parameter name="tx_buffer_depth" value="2048" />
  <parameter name="rx_buffer_depth" value="2048" />
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="50000000" />
 </module>
 <module
   kind="altera_avalon_mm_bridge"
   version="11.0"
   enabled="1"
   name="pipeline_bridge_before_tristate_bridge">
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="27" />
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="MAX_PENDING_RESPONSES" value="5" />
  <parameter name="PIPELINE_COMMAND" value="1" />
  <parameter name="PIPELINE_RESPONSE" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone III" />
 </module>
 <module
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="11.0"
   enabled="1"
   name="sdhc_ddr_clock_bridge">
  <parameter name="DATA_WIDTH" value="64" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="26" />
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="COMMAND_FIFO_DEPTH" value="8" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="64" />
  <parameter name="MASTER_SYNC_DEPTH" value="3" />
  <parameter name="SLAVE_SYNC_DEPTH" value="3" />
  <parameter name="AUTO_M0_CLK_CLOCK_RATE" value="76925000" />
  <parameter name="AUTO_S0_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone III" />
 </module>
 <module
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="11.0"
   enabled="1"
   name="cpu_ddr_clock_bridge">
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="27" />
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="COMMAND_FIFO_DEPTH" value="8" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="64" />
  <parameter name="MASTER_SYNC_DEPTH" value="3" />
  <parameter name="SLAVE_SYNC_DEPTH" value="3" />
  <parameter name="AUTO_M0_CLK_CLOCK_RATE" value="76925000" />
  <parameter name="AUTO_S0_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone III" />
 </module>
 <module
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="11.0"
   enabled="1"
   name="cpu_ddr_1_clock_bridge">
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="26" />
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="COMMAND_FIFO_DEPTH" value="8" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="64" />
  <parameter name="MASTER_SYNC_DEPTH" value="3" />
  <parameter name="SLAVE_SYNC_DEPTH" value="3" />
  <parameter name="AUTO_M0_CLK_CLOCK_RATE" value="153850000" />
  <parameter name="AUTO_S0_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone III" />
 </module>
 <module
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="11.0"
   enabled="1"
   name="slow_peripheral_bridge">
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="10" />
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="COMMAND_FIFO_DEPTH" value="16" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="64" />
  <parameter name="MASTER_SYNC_DEPTH" value="3" />
  <parameter name="SLAVE_SYNC_DEPTH" value="3" />
  <parameter name="AUTO_M0_CLK_CLOCK_RATE" value="60000000" />
  <parameter name="AUTO_S0_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone III" />
 </module>
 <module
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="11.0"
   enabled="1"
   name="tse_ddr_clock_bridge">
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="26" />
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="COMMAND_FIFO_DEPTH" value="8" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="64" />
  <parameter name="MASTER_SYNC_DEPTH" value="3" />
  <parameter name="SLAVE_SYNC_DEPTH" value="3" />
  <parameter name="AUTO_M0_CLK_CLOCK_RATE" value="76925000" />
  <parameter name="AUTO_S0_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone III" />
 </module>
 <module kind="altera_nios2_qsys" version="11.0" enabled="1" name="cpu">
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="muldiv_divider" value="false" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="manuallyAssignCpuID" value="false" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="cpuReset" value="false" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="resetOffset" value="1048576" />
  <parameter name="exceptionOffset" value="64" />
  <parameter name="cpuID" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="resetSlave" value="ext_flash.uas" />
  <parameter name="mmu_TLBMissExcSlave" value="" />
  <parameter name="exceptionSlave" value="ddr2_sdram_1.s1" />
  <parameter name="breakSlave">cpu.jtag_debug_module</parameter>
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="impl" value="Fast" />
  <parameter name="icache_size" value="32768" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dcache_size" value="32768" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter name="instAddrWidth" value="29" />
  <parameter name="dataAddrWidth" value="29" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="instSlaveMapParam"><![CDATA[<address-map><slave name='cpu.jtag_debug_module' start='0x9001800' end='0x9002000' /><slave name='ext_flash.uas' start='0x10000000' end='0x14000000' /><slave name='max2.uas' start='0x14000000' end='0x14000020' /><slave name='ddr2_sdram_1.s1' start='0x1C000000' end='0x20000000' /></address-map>]]></parameter>
  <parameter name="dataSlaveMapParam"><![CDATA[<address-map><slave name='ddr2_sdram.s1' start='0x0' end='0x4000000' /><slave name='lcd_sgdma.csr' start='0x4000000' end='0x4000040' /><slave name='high_res_timer.s1' start='0x8000000' end='0x8000040' /><slave name='uart1.s1' start='0x8000040' end='0x8000080' /><slave name='performance_counter.control_slave' start='0x8000080' end='0x80000C0' /><slave name='pll.s1' start='0x80000C0' end='0x8000100' /><slave name='sys_clk_timer.s1' start='0x8000100' end='0x8000140' /><slave name='touch_panel_spi.spi_control_port' start='0x8000140' end='0x8000180' /><slave name='button_pio.s1' start='0x8000180' end='0x80001A0' /><slave name='led_pio.s1' start='0x80001A0' end='0x80001C0' /><slave name='lcd_i2c_en.s1' start='0x80001C0' end='0x80001E0' /><slave name='lcd_i2c_scl.s1' start='0x80001E0' end='0x8000200' /><slave name='lcd_i2c_sdat.s1' start='0x8000200' end='0x8000220' /><slave name='pio_id_eeprom_dat.s1' start='0x8000220' end='0x8000240' /><slave name='pio_id_eeprom_scl.s1' start='0x8000240' end='0x8000260' /><slave name='touch_panel_pen_irq_n.s1' start='0x8000260' end='0x8000280' /><slave name='jtag_uart.avalon_jtag_slave' start='0x8000280' end='0x8000290' /><slave name='sysid.control_slave' start='0x8000290' end='0x8000298' /><slave name='descriptor_memory.s1' start='0x9000000' end='0x9001000' /><slave name='cpu.jtag_debug_module' start='0x9001800' end='0x9002000' /><slave name='tse_mac.control_port' start='0x9002000' end='0x9002400' /><slave name='sls_sdhc.control' start='0x9002400' end='0x9002500' /><slave name='sgdma_rx.csr' start='0x9002500' end='0x9002540' /><slave name='sgdma_tx.csr' start='0x9002540' end='0x9002580' /><slave name='ext_flash.uas' start='0x10000000' end='0x14000000' /><slave name='max2.uas' start='0x14000000' end='0x14000020' /><slave name='ddr2_sdram_1.s1' start='0x1C000000' end='0x20000000' /></address-map>]]></parameter>
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="deviceFamilyName" value="Cyclone III" />
  <parameter name="internalIrqMaskSystemInfo" value="2047" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="deviceFeaturesSystemInfo">M512_MEMORY 0 M4K_MEMORY 0 M9K_MEMORY 1 M20K_MEMORY 0 M144K_MEMORY 0 MRAM_MEMORY 0 MLAB_MEMORY 0 ESB 0 EPCS 1 DSP 0 EMUL 1 HARDCOPY 0 LVDS_IO 0 ADDRESS_STALL 1 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 DSP_SHIFTER_BLOCK 0</parameter>
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
 </module>
 <module
   kind="altera_avalon_sysid_qsys"
   version="11.0"
   enabled="1"
   name="sysid">
  <parameter name="id" value="0" />
  <parameter name="timestamp" value="0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="60000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone III" />
 </module>
 <module
   kind="altera_tristate_conduit_bridge"
   version="11.0"
   enabled="1"
   name="flash_tristate_bridge_bridge_0">
  <parameter name="INTERFACE_INFO"><![CDATA[<info><slave name="tcs"><master name="flash_tristate_bridge_pinSharer_0.tcm"><pin role="" width="1" type="Invalid" output_name="" output_enable_name="" input_name="" /><pin role="flash_tristate_bridge_data" width="32" type="Bidirectional" output_name="flash_tristate_bridge_data" output_enable_name="flash_tristate_bridge_data_outen" input_name="flash_tristate_bridge_data_in" /><pin role="read_n_to_the_ext_flash" width="1" type="Output" output_name="read_n_to_the_ext_flash" output_enable_name="" input_name="" /><pin role="flash_tristate_bridge_address" width="26" type="Output" output_name="flash_tristate_bridge_address" output_enable_name="" input_name="" /><pin role="write_n_to_the_ext_flash" width="1" type="Output" output_name="write_n_to_the_ext_flash" output_enable_name="" input_name="" /><pin role="select_n_to_the_ext_flash" width="1" type="Output" output_name="select_n_to_the_ext_flash" output_enable_name="" input_name="" /><pin role="cs_n_to_the_max2" width="1" type="Output" output_name="cs_n_to_the_max2" output_enable_name="" input_name="" /><pin role="oe_n_to_the_max2" width="1" type="Output" output_name="oe_n_to_the_max2" output_enable_name="" input_name="" /><pin role="we_n_to_the_max2" width="1" type="Output" output_name="we_n_to_the_max2" output_enable_name="" input_name="" /></master></slave></info>]]></parameter>
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone III" />
 </module>
 <module
   kind="altera_tristate_conduit_pin_sharer"
   version="11.0"
   enabled="1"
   name="flash_tristate_bridge_pinSharer_0">
  <parameter name="INTERFACE_INFO"><![CDATA[<info><slave name="tcs0"><master name="ext_flash.tcm"><pin role="" width="1" type="Invalid" output_name="" output_enable_name="" input_name="" /><pin role="address" width="26" type="Output" output_name="tcm_address_out" output_enable_name="" input_name="" /><pin role="write_n" width="1" type="Output" output_name="tcm_write_n_out" output_enable_name="" input_name="" /><pin role="data" width="16" type="Bidirectional" output_name="tcm_data_out" output_enable_name="tcm_data_outen" input_name="tcm_data_in" /><pin role="read_n" width="1" type="Output" output_name="tcm_read_n_out" output_enable_name="" input_name="" /><pin role="chipselect_n" width="1" type="Output" output_name="tcm_chipselect_n_out" output_enable_name="" input_name="" /></master></slave><slave name="tcs1"><master name="max2.tcm"><pin role="" width="1" type="Invalid" output_name="" output_enable_name="" input_name="" /><pin role="address" width="5" type="Output" output_name="tcm_address_out" output_enable_name="" input_name="" /><pin role="write_n" width="1" type="Output" output_name="tcm_write_n_out" output_enable_name="" input_name="" /><pin role="data" width="32" type="Bidirectional" output_name="tcm_data_out" output_enable_name="tcm_data_outen" input_name="tcm_data_in" /><pin role="read_n" width="1" type="Output" output_name="tcm_read_n_out" output_enable_name="" input_name="" /><pin role="chipselect_n" width="1" type="Output" output_name="tcm_chipselect_n_out" output_enable_name="" input_name="" /></master></slave></info>]]></parameter>
  <parameter name="NUM_INTERFACES" value="2" />
  <parameter name="MODULE_ORIGIN_LIST">max2.tcm,max2.tcm,max2.tcm,max2.tcm,max2.tcm,ext_flash.tcm,ext_flash.tcm,ext_flash.tcm,ext_flash.tcm,ext_flash.tcm</parameter>
  <parameter name="SIGNAL_ORIGIN_LIST">address,read_n,write_n,data,chipselect_n,address,read_n,write_n,data,chipselect_n</parameter>
  <parameter name="SHARED_SIGNAL_LIST">flash_tristate_bridge_address,oe_n_to_the_max2,we_n_to_the_max2,flash_tristate_bridge_data,cs_n_to_the_max2,flash_tristate_bridge_address,read_n_to_the_ext_flash,write_n_to_the_ext_flash,flash_tristate_bridge_data,select_n_to_the_ext_flash</parameter>
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="19" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="19" />
  <parameter name="AUTO_TRISTATECONDUIT_MASTERS"><![CDATA[<info><slave name="tcs0"><master name="ext_flash.tcm"><port role="write_n_out" direction="output" width="1" /><port role="read_n_out" direction="output" width="1" /><port role="chipselect_n_out" direction="output" width="1" /><port role="request" direction="output" width="1" /><port role="grant" direction="input" width="1" /><port role="address_out" direction="output" width="26" /><port role="data_out" direction="output" width="16" /><port role="data_outen" direction="output" width="1" /><port role="data_in" direction="input" width="16" /></master></slave><slave name="tcs1"><master name="max2.tcm"><port role="write_n_out" direction="output" width="1" /><port role="read_n_out" direction="output" width="1" /><port role="chipselect_n_out" direction="output" width="1" /><port role="request" direction="output" width="1" /><port role="grant" direction="input" width="1" /><port role="address_out" direction="output" width="5" /><port role="data_out" direction="output" width="32" /><port role="data_outen" direction="output" width="1" /><port role="data_in" direction="input" width="32" /></master></slave></info>]]></parameter>
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone III" />
 </module>
 <module
   kind="altera_generic_tristate_controller"
   version="11.0"
   enabled="1"
   name="ext_flash">
  <parameter name="TCM_ADDRESS_W" value="26" />
  <parameter name="TCM_DATA_W" value="16" />
  <parameter name="TCM_BYTEENABLE_W" value="2" />
  <parameter name="TCM_READ_WAIT" value="40" />
  <parameter name="TCM_WRITE_WAIT" value="40" />
  <parameter name="TCM_SETUP_WAIT" value="80" />
  <parameter name="TCM_DATA_HOLD" value="20" />
  <parameter name="TCM_MAX_PENDING_READ_TRANSACTIONS" value="3" />
  <parameter name="TCM_TURNAROUND_TIME" value="2" />
  <parameter name="TCM_TIMING_UNITS" value="0" />
  <parameter name="TCM_READLATENCY" value="2" />
  <parameter name="TCM_SYMBOLS_PER_WORD" value="2" />
  <parameter name="USE_READDATA" value="1" />
  <parameter name="USE_WRITEDATA" value="1" />
  <parameter name="USE_READ" value="1" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="USE_BEGINTRANSFER" value="0" />
  <parameter name="USE_BYTEENABLE" value="0" />
  <parameter name="USE_CHIPSELECT" value="1" />
  <parameter name="USE_LOCK" value="0" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="USE_WAITREQUEST" value="0" />
  <parameter name="USE_WRITEBYTEENABLE" value="0" />
  <parameter name="USE_OUTPUTENABLE" value="0" />
  <parameter name="USE_RESETREQUEST" value="0" />
  <parameter name="USE_IRQ" value="0" />
  <parameter name="USE_RESET_OUTPUT" value="0" />
  <parameter name="ACTIVE_LOW_READ" value="1" />
  <parameter name="ACTIVE_LOW_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_WRITE" value="1" />
  <parameter name="ACTIVE_LOW_CHIPSELECT" value="1" />
  <parameter name="ACTIVE_LOW_BYTEENABLE" value="0" />
  <parameter name="ACTIVE_LOW_OUTPUTENABLE" value="0" />
  <parameter name="ACTIVE_LOW_WRITEBYTEENABLE" value="0" />
  <parameter name="ACTIVE_LOW_WAITREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_BEGINTRANSFER" value="0" />
  <parameter name="ACTIVE_LOW_RESETREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_IRQ" value="0" />
  <parameter name="ACTIVE_LOW_RESET_OUTPUT" value="0" />
  <parameter name="CHIPSELECT_THROUGH_READLATENCY" value="0" />
  <parameter name="IS_MEMORY_DEVICE" value="1" />
  <parameter name="MODULE_ASSIGNMENT_KEYS">embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.configuration.hwClassnameDriverSupportDefault,embeddedsw.CMacro.SETUP_VALUE,embeddedsw.CMacro.WAIT_VALUE,embeddedsw.CMacro.HOLD_VALUE,embeddedsw.CMacro.TIMING_UNITS,embeddedsw.CMacro.SIZE,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.IS_FLASH,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.GENERATE_FLASH,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR,embeddedsw.memoryInfo.FLASH_INSTALL_DIR</parameter>
  <parameter name="MODULE_ASSIGNMENT_VALUES">altera_avalon_lan91c111:altera_avalon_cfi_flash,altera_avalon_cfi_flash,80,40,20,"ns",67108864u,16,1,1,1,1,SIM_DIR,APP_DIR</parameter>
  <parameter name="INTERFACE_ASSIGNMENT_KEYS">embeddedsw.configuration.isFlash,embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.isNonVolatileStorage</parameter>
  <parameter name="INTERFACE_ASSIGNMENT_VALUES" value="1,1,1" />
  <parameter name="CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="19" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="19" />
  <parameter name="AUTO_TRISTATECONDUIT_MASTERS" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone III" />
 </module>
 <module
   kind="altera_generic_tristate_controller"
   version="11.0"
   enabled="1"
   name="max2">
  <parameter name="TCM_ADDRESS_W" value="5" />
  <parameter name="TCM_DATA_W" value="32" />
  <parameter name="TCM_BYTEENABLE_W" value="4" />
  <parameter name="TCM_READ_WAIT" value="100" />
  <parameter name="TCM_WRITE_WAIT" value="100" />
  <parameter name="TCM_SETUP_WAIT" value="0" />
  <parameter name="TCM_DATA_HOLD" value="0" />
  <parameter name="TCM_MAX_PENDING_READ_TRANSACTIONS" value="3" />
  <parameter name="TCM_TURNAROUND_TIME" value="2" />
  <parameter name="TCM_TIMING_UNITS" value="0" />
  <parameter name="TCM_READLATENCY" value="2" />
  <parameter name="TCM_SYMBOLS_PER_WORD" value="4" />
  <parameter name="USE_READDATA" value="1" />
  <parameter name="USE_WRITEDATA" value="1" />
  <parameter name="USE_READ" value="1" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="USE_BEGINTRANSFER" value="0" />
  <parameter name="USE_BYTEENABLE" value="0" />
  <parameter name="USE_CHIPSELECT" value="1" />
  <parameter name="USE_LOCK" value="0" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="USE_WAITREQUEST" value="0" />
  <parameter name="USE_WRITEBYTEENABLE" value="0" />
  <parameter name="USE_OUTPUTENABLE" value="0" />
  <parameter name="USE_RESETREQUEST" value="0" />
  <parameter name="USE_IRQ" value="0" />
  <parameter name="USE_RESET_OUTPUT" value="0" />
  <parameter name="ACTIVE_LOW_READ" value="1" />
  <parameter name="ACTIVE_LOW_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_WRITE" value="1" />
  <parameter name="ACTIVE_LOW_CHIPSELECT" value="1" />
  <parameter name="ACTIVE_LOW_BYTEENABLE" value="0" />
  <parameter name="ACTIVE_LOW_OUTPUTENABLE" value="0" />
  <parameter name="ACTIVE_LOW_WRITEBYTEENABLE" value="0" />
  <parameter name="ACTIVE_LOW_WAITREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_BEGINTRANSFER" value="0" />
  <parameter name="ACTIVE_LOW_RESETREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_IRQ" value="0" />
  <parameter name="ACTIVE_LOW_RESET_OUTPUT" value="0" />
  <parameter name="CHIPSELECT_THROUGH_READLATENCY" value="0" />
  <parameter name="IS_MEMORY_DEVICE" value="0" />
  <parameter name="MODULE_ASSIGNMENT_KEYS">embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.configuration.hwClassnameDriverSupportDefault</parameter>
  <parameter name="MODULE_ASSIGNMENT_VALUES">altera_avalon_lan91c111:altera_avalon_cfi_flash,cycloneIII_3c120_devkit_maxII_interface</parameter>
  <parameter name="INTERFACE_ASSIGNMENT_KEYS">embeddedsw.configuration.isFlash,embeddedsw.configuration.isMemoryDevice,embeddedsw.configuration.isNonVolatileStorage,embeddedsw.configuration.isPrintableDevice</parameter>
  <parameter name="INTERFACE_ASSIGNMENT_VALUES" value="0,0,0,0" />
  <parameter name="CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="19" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="19" />
  <parameter name="AUTO_TRISTATECONDUIT_MASTERS" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone III" />
 </module>
 <module
   kind="altera_reset_bridge"
   version="11.0"
   enabled="1"
   name="merged_resets">
  <parameter name="ACTIVE_LOW_RESET" value="1" />
  <parameter name="SYNCHRONOUS_EDGES" value="none" />
  <parameter name="NUM_RESET_OUTPUTS" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
 </module>
 <module kind="altera_clock_bridge" version="11.0" enabled="1" name="c0">
  <parameter name="DERIVED_CLOCK_RATE" value="100000000" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="0" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <module kind="altera_clock_bridge" version="11.0" enabled="1" name="c2">
  <parameter name="DERIVED_CLOCK_RATE" value="60000000" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="0" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <module kind="altera_clock_bridge" version="11.0" enabled="1" name="sysclk">
  <parameter name="DERIVED_CLOCK_RATE" value="76925000" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="0" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <module
   kind="altera_clock_bridge"
   version="11.0"
   enabled="1"
   name="sysclk_001">
  <parameter name="DERIVED_CLOCK_RATE" value="153850000" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="0" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <connection kind="clock" version="11.0" start="clk.clk" end="pll.inclk0" />
 <connection kind="clock" version="11.0" start="clk.clk" end="ddr2_sdram.refclk" />
 <connection
   kind="clock"
   version="11.0"
   start="clk_125.clk"
   end="ddr2_sdram_1.refclk" />
 <connection kind="clock" version="11.0" start="pll.c0" end="cpu.clk" />
 <connection
   kind="clock"
   version="11.0"
   start="pll.c0"
   end="descriptor_memory.clk1" />
 <connection
   kind="clock"
   version="11.0"
   start="pll.c0"
   end="tse_mac.control_port_clock_connection" />
 <connection
   kind="clock"
   version="11.0"
   start="pll.c0"
   end="tse_mac.receive_clock_connection" />
 <connection
   kind="clock"
   version="11.0"
   start="pll.c0"
   end="tse_mac.transmit_clock_connection" />
 <connection kind="clock" version="11.0" start="pll.c0" end="sgdma_rx.clk" />
 <connection kind="clock" version="11.0" start="pll.c0" end="sgdma_tx.clk" />
 <connection
   kind="clock"
   version="11.0"
   start="pll.c0"
   end="lcd_32_to_8_bits_dfa.clk" />
 <connection
   kind="clock"
   version="11.0"
   start="pll.c0"
   end="lcd_64_to_32_bits_dfa.clk" />
 <connection
   kind="clock"
   version="11.0"
   start="pll.c0"
   end="lcd_pixel_converter.clk" />
 <connection
   kind="clock"
   version="11.0"
   start="pll.c0"
   end="lcd_pixel_fifo.clk_out" />
 <connection
   kind="clock"
   version="11.0"
   start="pll.c0"
   end="lcd_sync_generator.clk" />
 <connection
   kind="clock"
   version="11.0"
   start="pll.c0"
   end="lcd_ta_fifo_to_dfa.clk" />
 <connection kind="clock" version="11.0" start="pll.c2" end="button_pio.clk" />
 <connection kind="clock" version="11.0" start="pll.c2" end="high_res_timer.clk" />
 <connection kind="clock" version="11.0" start="pll.c2" end="jtag_uart.clk" />
 <connection kind="clock" version="11.0" start="pll.c2" end="led_pio.clk" />
 <connection
   kind="clock"
   version="11.0"
   start="pll.c2"
   end="performance_counter.clk" />
 <connection kind="clock" version="11.0" start="pll.c2" end="uart1.clk" />
 <connection kind="clock" version="11.0" start="pll.c2" end="sys_clk_timer.clk" />
 <connection kind="clock" version="11.0" start="pll.c2" end="sysid.clk" />
 <connection kind="clock" version="11.0" start="pll.c2" end="lcd_i2c_en.clk" />
 <connection kind="clock" version="11.0" start="pll.c2" end="lcd_i2c_scl.clk" />
 <connection kind="clock" version="11.0" start="pll.c2" end="lcd_i2c_sdat.clk" />
 <connection
   kind="clock"
   version="11.0"
   start="pll.c2"
   end="pio_id_eeprom_dat.clk" />
 <connection
   kind="clock"
   version="11.0"
   start="pll.c2"
   end="pio_id_eeprom_scl.clk" />
 <connection
   kind="clock"
   version="11.0"
   start="pll.c2"
   end="touch_panel_pen_irq_n.clk" />
 <connection kind="clock" version="11.0" start="pll.c2" end="touch_panel_spi.clk" />
 <connection
   kind="clock"
   version="11.0"
   start="ddr2_sdram.sysclk"
   end="lcd_pixel_fifo.clk_in" />
 <connection
   kind="clock"
   version="11.0"
   start="ddr2_sdram.sysclk"
   end="lcd_sgdma.clk" />
 <connection
   kind="clock"
   version="11.0"
   start="ddr2_sdram.sysclk"
   end="lcd_ta_sgdma_to_fifo.clk" />
 <connection
   kind="interrupt"
   version="11.0"
   start="cpu.d_irq"
   end="button_pio.irq">
  <parameter name="irqNumber" value="5" />
 </connection>
 <connection
   kind="interrupt"
   version="11.0"
   start="cpu.d_irq"
   end="high_res_timer.irq">
  <parameter name="irqNumber" value="9" />
 </connection>
 <connection kind="interrupt" version="11.0" start="cpu.d_irq" end="jtag_uart.irq">
  <parameter name="irqNumber" value="4" />
 </connection>
 <connection
   kind="interrupt"
   version="11.0"
   start="cpu.d_irq"
   end="lcd_sgdma.csr_irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection
   kind="interrupt"
   version="11.0"
   start="cpu.d_irq"
   end="sgdma_rx.csr_irq">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection
   kind="interrupt"
   version="11.0"
   start="cpu.d_irq"
   end="sgdma_tx.csr_irq">
  <parameter name="irqNumber" value="2" />
 </connection>
 <connection
   kind="interrupt"
   version="11.0"
   start="cpu.d_irq"
   end="sys_clk_timer.irq">
  <parameter name="irqNumber" value="3" />
 </connection>
 <connection
   kind="interrupt"
   version="11.0"
   start="cpu.d_irq"
   end="touch_panel_pen_irq_n.irq">
  <parameter name="irqNumber" value="6" />
 </connection>
 <connection
   kind="interrupt"
   version="11.0"
   start="cpu.d_irq"
   end="touch_panel_spi.irq">
  <parameter name="irqNumber" value="7" />
 </connection>
 <connection kind="interrupt" version="11.0" start="cpu.d_irq" end="uart1.irq">
  <parameter name="irqNumber" value="10" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="cpu.data_master"
   end="cpu.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x09001800" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="cpu.data_master"
   end="descriptor_memory.s1">
  <parameter name="arbitrationPriority" value="8" />
  <parameter name="baseAddress" value="0x09000000" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="cpu.data_master"
   end="sgdma_rx.csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x09002500" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="cpu.data_master"
   end="sgdma_tx.csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x09002540" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="cpu.data_master"
   end="tse_mac.control_port">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x09002000" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="cpu.instruction_master"
   end="cpu.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x09001800" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="sgdma_rx.descriptor_read"
   end="descriptor_memory.s1">
  <parameter name="arbitrationPriority" value="8" />
  <parameter name="baseAddress" value="0x09000000" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="sgdma_rx.descriptor_write"
   end="descriptor_memory.s1">
  <parameter name="arbitrationPriority" value="8" />
  <parameter name="baseAddress" value="0x09000000" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="sgdma_tx.descriptor_read"
   end="descriptor_memory.s1">
  <parameter name="arbitrationPriority" value="8" />
  <parameter name="baseAddress" value="0x09000000" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="sgdma_tx.descriptor_write"
   end="descriptor_memory.s1">
  <parameter name="arbitrationPriority" value="8" />
  <parameter name="baseAddress" value="0x09000000" />
 </connection>
 <connection
   kind="avalon_streaming"
   version="11.0"
   start="sgdma_tx.out"
   end="tse_mac.transmit" />
 <connection
   kind="avalon_streaming"
   version="11.0"
   start="tse_mac.receive"
   end="sgdma_rx.in" />
 <connection
   kind="avalon_streaming"
   version="11.0"
   start="lcd_32_to_8_bits_dfa.out"
   end="lcd_sync_generator.in" />
 <connection
   kind="avalon_streaming"
   version="11.0"
   start="lcd_64_to_32_bits_dfa.out"
   end="lcd_pixel_converter.in" />
 <connection
   kind="avalon_streaming"
   version="11.0"
   start="lcd_pixel_converter.out"
   end="lcd_32_to_8_bits_dfa.in" />
 <connection
   kind="avalon_streaming"
   version="11.0"
   start="lcd_pixel_fifo.out"
   end="lcd_ta_fifo_to_dfa.in" />
 <connection
   kind="avalon"
   version="11.0"
   start="lcd_sgdma.descriptor_read"
   end="ddr2_sdram.s1">
  <parameter name="arbitrationPriority" value="100" />
  <parameter name="baseAddress" value="0x0000" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="lcd_sgdma.descriptor_write"
   end="ddr2_sdram.s1">
  <parameter name="arbitrationPriority" value="100" />
  <parameter name="baseAddress" value="0x0000" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="lcd_sgdma.m_read"
   end="ddr2_sdram.s1">
  <parameter name="arbitrationPriority" value="50" />
  <parameter name="baseAddress" value="0x0000" />
 </connection>
 <connection
   kind="avalon_streaming"
   version="11.0"
   start="lcd_sgdma.out"
   end="lcd_ta_sgdma_to_fifo.in" />
 <connection
   kind="avalon_streaming"
   version="11.0"
   start="lcd_ta_fifo_to_dfa.out"
   end="lcd_64_to_32_bits_dfa.in" />
 <connection
   kind="avalon_streaming"
   version="11.0"
   start="lcd_ta_sgdma_to_fifo.out"
   end="lcd_pixel_fifo.in" />
 <connection kind="clock" version="11.0" start="clk.clk" end="sls_sdhc.clock" />
 <connection
   kind="interrupt"
   version="11.0"
   start="cpu.d_irq"
   end="sls_sdhc.interrupt_sender">
  <parameter name="irqNumber" value="8" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="cpu.data_master"
   end="sls_sdhc.control">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x09002400" />
 </connection>
 <connection
   kind="clock"
   version="11.0"
   start="pll.c0"
   end="pipeline_bridge_before_tristate_bridge.clk" />
 <connection
   kind="avalon"
   version="11.0"
   start="cpu.data_master"
   end="pipeline_bridge_before_tristate_bridge.s0">
  <parameter name="arbitrationPriority" value="8" />
  <parameter name="baseAddress" value="0x10000000" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="cpu.instruction_master"
   end="pipeline_bridge_before_tristate_bridge.s0">
  <parameter name="arbitrationPriority" value="8" />
  <parameter name="baseAddress" value="0x10000000" />
 </connection>
 <connection
   kind="clock"
   version="11.0"
   start="ddr2_sdram.sysclk"
   end="sdhc_ddr_clock_bridge.m0_clk" />
 <connection
   kind="clock"
   version="11.0"
   start="pll.c0"
   end="sdhc_ddr_clock_bridge.s0_clk" />
 <connection
   kind="avalon"
   version="11.0"
   start="sls_sdhc.read_master"
   end="sdhc_ddr_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="sls_sdhc.write_master"
   end="sdhc_ddr_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="sdhc_ddr_clock_bridge.m0"
   end="ddr2_sdram.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
 </connection>
 <connection
   kind="clock"
   version="11.0"
   start="ddr2_sdram.sysclk"
   end="cpu_ddr_clock_bridge.m0_clk" />
 <connection
   kind="clock"
   version="11.0"
   start="pll.c0"
   end="cpu_ddr_clock_bridge.s0_clk" />
 <connection
   kind="avalon"
   version="11.0"
   start="cpu.data_master"
   end="cpu_ddr_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="8" />
  <parameter name="baseAddress" value="0x0000" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="cpu_ddr_clock_bridge.m0"
   end="ddr2_sdram.s1">
  <parameter name="arbitrationPriority" value="8" />
  <parameter name="baseAddress" value="0x0000" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="cpu_ddr_clock_bridge.m0"
   end="lcd_sgdma.csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x04000000" />
 </connection>
 <connection
   kind="clock"
   version="11.0"
   start="ddr2_sdram_1.sysclk"
   end="cpu_ddr_1_clock_bridge.m0_clk" />
 <connection
   kind="clock"
   version="11.0"
   start="pll.c0"
   end="cpu_ddr_1_clock_bridge.s0_clk" />
 <connection
   kind="avalon"
   version="11.0"
   start="cpu.data_master"
   end="cpu_ddr_1_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="8" />
  <parameter name="baseAddress" value="0x1c000000" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="cpu.instruction_master"
   end="cpu_ddr_1_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="8" />
  <parameter name="baseAddress" value="0x1c000000" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="cpu_ddr_1_clock_bridge.m0"
   end="ddr2_sdram_1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
 </connection>
 <connection
   kind="clock"
   version="11.0"
   start="pll.c2"
   end="slow_peripheral_bridge.m0_clk" />
 <connection
   kind="clock"
   version="11.0"
   start="pll.c0"
   end="slow_peripheral_bridge.s0_clk" />
 <connection
   kind="avalon"
   version="11.0"
   start="cpu.data_master"
   end="slow_peripheral_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08000000" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="slow_peripheral_bridge.m0"
   end="button_pio.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0180" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="slow_peripheral_bridge.m0"
   end="high_res_timer.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="slow_peripheral_bridge.m0"
   end="jtag_uart.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0280" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="slow_peripheral_bridge.m0"
   end="uart1.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0040" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="slow_peripheral_bridge.m0"
   end="led_pio.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01a0" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="slow_peripheral_bridge.m0"
   end="performance_counter.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0080" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="slow_peripheral_bridge.m0"
   end="pll.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00c0" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="slow_peripheral_bridge.m0"
   end="sys_clk_timer.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0100" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="slow_peripheral_bridge.m0"
   end="sysid.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0290" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="slow_peripheral_bridge.m0"
   end="lcd_i2c_en.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01c0" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="slow_peripheral_bridge.m0"
   end="lcd_i2c_scl.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01e0" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="slow_peripheral_bridge.m0"
   end="lcd_i2c_sdat.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0200" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="slow_peripheral_bridge.m0"
   end="pio_id_eeprom_dat.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0220" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="slow_peripheral_bridge.m0"
   end="pio_id_eeprom_scl.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0240" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="slow_peripheral_bridge.m0"
   end="touch_panel_pen_irq_n.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0260" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="slow_peripheral_bridge.m0"
   end="touch_panel_spi.spi_control_port">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0140" />
 </connection>
 <connection
   kind="clock"
   version="11.0"
   start="ddr2_sdram.sysclk"
   end="tse_ddr_clock_bridge.m0_clk" />
 <connection
   kind="clock"
   version="11.0"
   start="pll.c0"
   end="tse_ddr_clock_bridge.s0_clk" />
 <connection
   kind="avalon"
   version="11.0"
   start="sgdma_rx.m_write"
   end="tse_ddr_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="sgdma_tx.m_read"
   end="tse_ddr_clock_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
 </connection>
 <connection
   kind="avalon"
   version="11.0"
   start="tse_ddr_clock_bridge.m0"
   end="ddr2_sdram.s1">
  <parameter name="arbitrationPriority" value="8" />
  <parameter name="baseAddress" value="0x0000" />
 </connection>
 <connection
   kind="clock"
   version="11.0"
   start="pll.c0"
   end="flash_tristate_bridge_bridge_0.clk" />
 <connection
   kind="clock"
   version="11.0"
   start="pll.c0"
   end="flash_tristate_bridge_pinSharer_0.clk" />
 <connection
   kind="tristate_conduit"
   version="11.0"
   start="flash_tristate_bridge_pinSharer_0.tcm"
   end="flash_tristate_bridge_bridge_0.tcs" />
 <connection kind="clock" version="11.0" start="pll.c0" end="ext_flash.clk" />
 <connection
   kind="avalon"
   version="11.0"
   start="pipeline_bridge_before_tristate_bridge.m0"
   end="ext_flash.uas">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
 </connection>
 <connection
   kind="tristate_conduit"
   version="11.0"
   start="ext_flash.tcm"
   end="flash_tristate_bridge_pinSharer_0.tcs0" />
 <connection kind="clock" version="11.0" start="pll.c0" end="max2.clk" />
 <connection
   kind="avalon"
   version="11.0"
   start="pipeline_bridge_before_tristate_bridge.m0"
   end="max2.uas">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x04000000" />
 </connection>
 <connection
   kind="tristate_conduit"
   version="11.0"
   start="max2.tcm"
   end="flash_tristate_bridge_pinSharer_0.tcs1" />
 <connection kind="reset" version="11.0" start="clk.clk_reset" end="pll.reset" />
 <connection kind="reset" version="11.0" start="clk_125.clk_reset" end="pll.reset" />
 <connection kind="reset" version="11.0" start="pll.resetrequest" end="pll.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="pll.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="pll.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="pll.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="descriptor_memory.reset1" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="descriptor_memory.reset1" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="descriptor_memory.reset1" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="descriptor_memory.reset1" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="descriptor_memory.reset1" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="descriptor_memory.reset1" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="ddr2_sdram.soft_reset_n" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="ddr2_sdram.soft_reset_n" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="ddr2_sdram.soft_reset_n" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="ddr2_sdram.soft_reset_n" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="ddr2_sdram.soft_reset_n" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="ddr2_sdram.soft_reset_n" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="ddr2_sdram_1.soft_reset_n" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="ddr2_sdram_1.soft_reset_n" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="ddr2_sdram_1.soft_reset_n" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="ddr2_sdram_1.soft_reset_n" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="ddr2_sdram_1.soft_reset_n" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="ddr2_sdram_1.soft_reset_n" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="sgdma_tx.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="sgdma_tx.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="sgdma_tx.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="sgdma_tx.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="sgdma_tx.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="sgdma_tx.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="sgdma_rx.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="sgdma_rx.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="sgdma_rx.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="sgdma_rx.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="sgdma_rx.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="sgdma_rx.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="lcd_sgdma.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="lcd_sgdma.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="lcd_sgdma.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="lcd_sgdma.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="lcd_sgdma.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="lcd_sgdma.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="tse_mac.reset_connection" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="tse_mac.reset_connection" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="tse_mac.reset_connection" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="tse_mac.reset_connection" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="tse_mac.reset_connection" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="tse_mac.reset_connection" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="sys_clk_timer.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="sys_clk_timer.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="sys_clk_timer.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="sys_clk_timer.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="sys_clk_timer.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="sys_clk_timer.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="high_res_timer.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="high_res_timer.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="high_res_timer.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="high_res_timer.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="high_res_timer.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="high_res_timer.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="performance_counter.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="performance_counter.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="performance_counter.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="performance_counter.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="performance_counter.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="performance_counter.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="jtag_uart.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="jtag_uart.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="jtag_uart.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="jtag_uart.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="jtag_uart.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="jtag_uart.reset" />
 <connection kind="reset" version="11.0" start="clk.clk_reset" end="uart1.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="uart1.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="uart1.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="uart1.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="uart1.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="uart1.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="button_pio.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="button_pio.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="button_pio.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="button_pio.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="button_pio.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="button_pio.reset" />
 <connection kind="reset" version="11.0" start="clk.clk_reset" end="led_pio.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="led_pio.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="led_pio.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="led_pio.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="led_pio.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="led_pio.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="pio_id_eeprom_scl.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="pio_id_eeprom_scl.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="pio_id_eeprom_scl.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="pio_id_eeprom_scl.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="pio_id_eeprom_scl.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="pio_id_eeprom_scl.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="lcd_i2c_scl.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="lcd_i2c_scl.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="lcd_i2c_scl.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="lcd_i2c_scl.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="lcd_i2c_scl.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="lcd_i2c_scl.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="lcd_i2c_en.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="lcd_i2c_en.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="lcd_i2c_en.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="lcd_i2c_en.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="lcd_i2c_en.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="lcd_i2c_en.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="pio_id_eeprom_dat.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="pio_id_eeprom_dat.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="pio_id_eeprom_dat.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="pio_id_eeprom_dat.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="pio_id_eeprom_dat.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="pio_id_eeprom_dat.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="lcd_i2c_sdat.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="lcd_i2c_sdat.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="lcd_i2c_sdat.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="lcd_i2c_sdat.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="lcd_i2c_sdat.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="lcd_i2c_sdat.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="touch_panel_pen_irq_n.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="touch_panel_pen_irq_n.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="touch_panel_pen_irq_n.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="touch_panel_pen_irq_n.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="touch_panel_pen_irq_n.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="touch_panel_pen_irq_n.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="touch_panel_spi.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="touch_panel_spi.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="touch_panel_spi.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="touch_panel_spi.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="touch_panel_spi.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="touch_panel_spi.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="lcd_ta_sgdma_to_fifo.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="lcd_ta_sgdma_to_fifo.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="lcd_ta_sgdma_to_fifo.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="lcd_ta_sgdma_to_fifo.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="lcd_ta_sgdma_to_fifo.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="lcd_ta_sgdma_to_fifo.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="lcd_pixel_fifo.reset_in" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="lcd_pixel_fifo.reset_in" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="lcd_pixel_fifo.reset_in" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="lcd_pixel_fifo.reset_in" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="lcd_pixel_fifo.reset_in" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="lcd_pixel_fifo.reset_in" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="lcd_pixel_fifo.reset_out" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="lcd_pixel_fifo.reset_out" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="lcd_pixel_fifo.reset_out" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="lcd_pixel_fifo.reset_out" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="lcd_pixel_fifo.reset_out" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="lcd_pixel_fifo.reset_out" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="lcd_ta_fifo_to_dfa.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="lcd_ta_fifo_to_dfa.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="lcd_ta_fifo_to_dfa.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="lcd_ta_fifo_to_dfa.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="lcd_ta_fifo_to_dfa.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="lcd_ta_fifo_to_dfa.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="lcd_64_to_32_bits_dfa.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="lcd_64_to_32_bits_dfa.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="lcd_64_to_32_bits_dfa.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="lcd_64_to_32_bits_dfa.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="lcd_64_to_32_bits_dfa.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="lcd_64_to_32_bits_dfa.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="lcd_pixel_converter.clk_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="lcd_pixel_converter.clk_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="lcd_pixel_converter.clk_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="lcd_pixel_converter.clk_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="lcd_pixel_converter.clk_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="lcd_pixel_converter.clk_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="lcd_32_to_8_bits_dfa.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="lcd_32_to_8_bits_dfa.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="lcd_32_to_8_bits_dfa.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="lcd_32_to_8_bits_dfa.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="lcd_32_to_8_bits_dfa.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="lcd_32_to_8_bits_dfa.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="lcd_sync_generator.clk_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="lcd_sync_generator.clk_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="lcd_sync_generator.clk_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="lcd_sync_generator.clk_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="lcd_sync_generator.clk_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="lcd_sync_generator.clk_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="sls_sdhc.clock_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="sls_sdhc.clock_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="sls_sdhc.clock_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="sls_sdhc.clock_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="sls_sdhc.clock_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="sls_sdhc.clock_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="pipeline_bridge_before_tristate_bridge.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="pipeline_bridge_before_tristate_bridge.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="pipeline_bridge_before_tristate_bridge.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="pipeline_bridge_before_tristate_bridge.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="pipeline_bridge_before_tristate_bridge.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="pipeline_bridge_before_tristate_bridge.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="sdhc_ddr_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="sdhc_ddr_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="sdhc_ddr_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="sdhc_ddr_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="sdhc_ddr_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="sdhc_ddr_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="sdhc_ddr_clock_bridge.s0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="sdhc_ddr_clock_bridge.s0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="sdhc_ddr_clock_bridge.s0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="sdhc_ddr_clock_bridge.s0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="sdhc_ddr_clock_bridge.s0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="sdhc_ddr_clock_bridge.s0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="cpu_ddr_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="cpu_ddr_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="cpu_ddr_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="cpu_ddr_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="cpu_ddr_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="cpu_ddr_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="cpu_ddr_clock_bridge.s0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="cpu_ddr_clock_bridge.s0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="cpu_ddr_clock_bridge.s0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="cpu_ddr_clock_bridge.s0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="cpu_ddr_clock_bridge.s0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="cpu_ddr_clock_bridge.s0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="cpu_ddr_1_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="cpu_ddr_1_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="cpu_ddr_1_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="cpu_ddr_1_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="cpu_ddr_1_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="cpu_ddr_1_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="cpu_ddr_1_clock_bridge.s0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="cpu_ddr_1_clock_bridge.s0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="cpu_ddr_1_clock_bridge.s0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="cpu_ddr_1_clock_bridge.s0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="cpu_ddr_1_clock_bridge.s0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="cpu_ddr_1_clock_bridge.s0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="slow_peripheral_bridge.m0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="slow_peripheral_bridge.m0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="slow_peripheral_bridge.m0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="slow_peripheral_bridge.m0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="slow_peripheral_bridge.m0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="slow_peripheral_bridge.m0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="slow_peripheral_bridge.s0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="slow_peripheral_bridge.s0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="slow_peripheral_bridge.s0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="slow_peripheral_bridge.s0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="slow_peripheral_bridge.s0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="slow_peripheral_bridge.s0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="tse_ddr_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="tse_ddr_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="tse_ddr_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="tse_ddr_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="tse_ddr_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="tse_ddr_clock_bridge.m0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="tse_ddr_clock_bridge.s0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="tse_ddr_clock_bridge.s0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="tse_ddr_clock_bridge.s0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="tse_ddr_clock_bridge.s0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="tse_ddr_clock_bridge.s0_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="tse_ddr_clock_bridge.s0_reset" />
 <connection kind="reset" version="11.0" start="clk.clk_reset" end="cpu.reset_n" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="cpu.reset_n" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="cpu.reset_n" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="cpu.reset_n" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="cpu.reset_n" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="cpu.reset_n" />
 <connection kind="reset" version="11.0" start="clk.clk_reset" end="sysid.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="sysid.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="sysid.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="sysid.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="sysid.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="sysid.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="flash_tristate_bridge_bridge_0.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="flash_tristate_bridge_bridge_0.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="flash_tristate_bridge_bridge_0.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="flash_tristate_bridge_bridge_0.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="flash_tristate_bridge_bridge_0.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="flash_tristate_bridge_bridge_0.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="flash_tristate_bridge_pinSharer_0.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="flash_tristate_bridge_pinSharer_0.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="flash_tristate_bridge_pinSharer_0.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="flash_tristate_bridge_pinSharer_0.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="flash_tristate_bridge_pinSharer_0.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="flash_tristate_bridge_pinSharer_0.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk.clk_reset"
   end="ext_flash.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="ext_flash.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="pll.resetrequest"
   end="ext_flash.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="ext_flash.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="ext_flash.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="ext_flash.reset" />
 <connection kind="reset" version="11.0" start="clk.clk_reset" end="max2.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="clk_125.clk_reset"
   end="max2.reset" />
 <connection kind="reset" version="11.0" start="pll.resetrequest" end="max2.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram.reset_request_n"
   end="max2.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="ddr2_sdram_1.reset_request_n"
   end="max2.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="cpu.jtag_debug_module_reset"
   end="max2.reset" />
 <connection
   kind="reset"
   version="11.0"
   start="merged_resets.out_reset"
   end="clk.clk_in_reset" />
 <connection
   kind="reset"
   version="11.0"
   start="merged_resets.out_reset"
   end="clk_125.clk_in_reset" />
 <connection kind="clock" version="11.0" start="pll.c0" end="c0.in_clk" />
 <connection kind="clock" version="11.0" start="pll.c2" end="c2.in_clk" />
 <connection
   kind="clock"
   version="11.0"
   start="ddr2_sdram.sysclk"
   end="sysclk.in_clk" />
 <connection
   kind="clock"
   version="11.0"
   start="ddr2_sdram_1.sysclk"
   end="sysclk_001.in_clk" />
</system>
