INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/project_1_seq_dec/project_1_seq_dec.srcs/sources_1/new/seq_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_dec
WARNING: [VRFC 10-3676] redeclaration of ansi port 'det_out' is not allowed [D:/HDL_PRAC/project_1_seq_dec/project_1_seq_dec.srcs/sources_1/new/seq_dec.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/project_1_seq_dec/project_1_seq_dec.srcs/sim_1/new/tb_seq_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_seq_dec
