# do ramMemorija.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:14 on Feb 01,2024
# vcom -work work ramMemorija.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package std_logic_arith
# -- Compiling entity ramMemorija
# -- Compiling architecture structure of ramMemorija
# End time: 19:44:14 on Feb 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:44:14 on Feb 01,2024
# vcom -work work Waveform.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ramMemorija_vhd_vec_tst
# -- Compiling architecture ramMemorija_arch of ramMemorija_vhd_vec_tst
# End time: 19:44:15 on Feb 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.ramMemorija_vhd_vec_tst 
# Start time: 19:44:15 on Feb 01,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.rammemorija_vhd_vec_tst(rammemorija_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading ieee.std_logic_arith(body)
# Loading work.rammemorija(structure)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "adresa".
#    Time: 0 ps  Iteration: 0  Instance: /rammemorija_vhd_vec_tst/i1 File: ramMemorija.vho Line: 87
# FATAL ERROR while loading design
# Error loading design
# End time: 19:44:16 on Feb 01,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
