--------------------------------------------------------------------------------
Release 12.1 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s400,ft256,-5 (PRODUCTION 1.39 2010-04-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clkT
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
mem_data<0> |    2.479(R)|   -0.279(R)|clkT_BUFGP        |   0.000|
mem_data<1> |    2.479(R)|   -0.279(R)|clkT_BUFGP        |   0.000|
mem_data<2> |    2.479(R)|   -0.279(R)|clkT_BUFGP        |   0.000|
mem_data<3> |    2.479(R)|   -0.279(R)|clkT_BUFGP        |   0.000|
mem_data<4> |    2.478(R)|   -0.279(R)|clkT_BUFGP        |   0.000|
mem_data<5> |    2.478(R)|   -0.279(R)|clkT_BUFGP        |   0.000|
mem_data<6> |    2.478(R)|   -0.279(R)|clkT_BUFGP        |   0.000|
mem_data<7> |    2.478(R)|   -0.279(R)|clkT_BUFGP        |   0.000|
mem_data<8> |    2.493(R)|   -0.296(R)|clkT_BUFGP        |   0.000|
mem_data<9> |    2.493(R)|   -0.296(R)|clkT_BUFGP        |   0.000|
mem_data<10>|    2.493(R)|   -0.296(R)|clkT_BUFGP        |   0.000|
mem_data<11>|    2.478(R)|   -0.279(R)|clkT_BUFGP        |   0.000|
mem_data<12>|    2.478(R)|   -0.279(R)|clkT_BUFGP        |   0.000|
mem_data<13>|    2.479(R)|   -0.279(R)|clkT_BUFGP        |   0.000|
mem_data<14>|    2.478(R)|   -0.279(R)|clkT_BUFGP        |   0.000|
mem_data<15>|    2.479(R)|   -0.279(R)|clkT_BUFGP        |   0.000|
par_ast     |    3.325(R)|    0.055(R)|clkT_BUFGP        |   0.000|
par_data<0> |    2.489(R)|    0.530(R)|clkT_BUFGP        |   0.000|
par_data<1> |    2.804(R)|    0.502(R)|clkT_BUFGP        |   0.000|
par_data<2> |    1.977(R)|    0.744(R)|clkT_BUFGP        |   0.000|
par_data<3> |    1.649(R)|    0.570(R)|clkT_BUFGP        |   0.000|
par_data<4> |    2.237(R)|    0.453(R)|clkT_BUFGP        |   0.000|
par_data<5> |    2.416(R)|    0.574(R)|clkT_BUFGP        |   0.000|
par_data<6> |    1.441(R)|    0.627(R)|clkT_BUFGP        |   0.000|
par_data<7> |    1.600(R)|    0.571(R)|clkT_BUFGP        |   0.000|
par_dst     |    4.088(R)|    0.472(R)|clkT_BUFGP        |   0.000|
par_wr      |    2.791(R)|    0.321(R)|clkT_BUFGP        |   0.000|
pbs<0>      |    6.674(R)|   -1.086(R)|clkT_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock clkT to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
leds<0>     |   14.816(R)|clkT_BUFGP        |   0.000|
leds<1>     |   13.999(R)|clkT_BUFGP        |   0.000|
leds<2>     |   14.549(R)|clkT_BUFGP        |   0.000|
leds<3>     |   15.053(R)|clkT_BUFGP        |   0.000|
leds<4>     |   15.656(R)|clkT_BUFGP        |   0.000|
leds<5>     |   16.444(R)|clkT_BUFGP        |   0.000|
leds<6>     |   13.652(R)|clkT_BUFGP        |   0.000|
leds<7>     |   15.408(R)|clkT_BUFGP        |   0.000|
mem_addr<0> |    8.676(R)|clkT_BUFGP        |   0.000|
mem_addr<1> |    8.629(R)|clkT_BUFGP        |   0.000|
mem_addr<2> |    8.664(R)|clkT_BUFGP        |   0.000|
mem_addr<3> |    8.916(R)|clkT_BUFGP        |   0.000|
mem_addr<4> |    8.072(R)|clkT_BUFGP        |   0.000|
mem_addr<5> |    8.765(R)|clkT_BUFGP        |   0.000|
mem_addr<6> |    8.653(R)|clkT_BUFGP        |   0.000|
mem_addr<7> |    9.441(R)|clkT_BUFGP        |   0.000|
mem_addr<8> |    9.766(R)|clkT_BUFGP        |   0.000|
mem_addr<9> |    9.138(R)|clkT_BUFGP        |   0.000|
mem_addr<10>|    9.140(R)|clkT_BUFGP        |   0.000|
mem_addr<11>|    9.215(R)|clkT_BUFGP        |   0.000|
mem_addr<12>|    8.359(R)|clkT_BUFGP        |   0.000|
mem_addr<13>|    8.725(R)|clkT_BUFGP        |   0.000|
mem_addr<14>|    8.806(R)|clkT_BUFGP        |   0.000|
mem_addr<15>|    9.044(R)|clkT_BUFGP        |   0.000|
mem_data<0> |    9.076(R)|clkT_BUFGP        |   0.000|
mem_data<1> |    9.957(R)|clkT_BUFGP        |   0.000|
mem_data<2> |    9.381(R)|clkT_BUFGP        |   0.000|
mem_data<3> |   10.226(R)|clkT_BUFGP        |   0.000|
mem_data<4> |    9.674(R)|clkT_BUFGP        |   0.000|
mem_data<5> |   10.527(R)|clkT_BUFGP        |   0.000|
mem_data<6> |    9.951(R)|clkT_BUFGP        |   0.000|
mem_data<7> |    9.628(R)|clkT_BUFGP        |   0.000|
mem_data<8> |    8.556(R)|clkT_BUFGP        |   0.000|
mem_data<9> |    8.847(R)|clkT_BUFGP        |   0.000|
mem_data<10>|    8.853(R)|clkT_BUFGP        |   0.000|
mem_data<11>|    9.746(R)|clkT_BUFGP        |   0.000|
mem_data<12>|   10.048(R)|clkT_BUFGP        |   0.000|
mem_data<13>|   10.344(R)|clkT_BUFGP        |   0.000|
mem_data<14>|   10.038(R)|clkT_BUFGP        |   0.000|
mem_data<15>|   10.340(R)|clkT_BUFGP        |   0.000|
mt_cf       |    7.293(R)|clkT_BUFGP        |   0.000|
mt_oe       |    7.923(R)|clkT_BUFGP        |   0.000|
mt_we       |    9.094(R)|clkT_BUFGP        |   0.000|
par_data<0> |   14.975(R)|clkT_BUFGP        |   0.000|
par_data<1> |   14.765(R)|clkT_BUFGP        |   0.000|
par_data<2> |   15.096(R)|clkT_BUFGP        |   0.000|
par_data<3> |   14.339(R)|clkT_BUFGP        |   0.000|
par_data<4> |   14.438(R)|clkT_BUFGP        |   0.000|
par_data<5> |   16.878(R)|clkT_BUFGP        |   0.000|
par_data<6> |   14.489(R)|clkT_BUFGP        |   0.000|
par_data<7> |   14.353(R)|clkT_BUFGP        |   0.000|
par_wait    |    8.121(R)|clkT_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clkT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkT           |    5.304|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
par_ast        |par_data<0>    |    8.611|
par_ast        |par_data<1>    |    8.726|
par_ast        |par_data<2>    |    9.075|
par_ast        |par_data<3>    |    7.749|
par_ast        |par_data<4>    |    8.307|
par_ast        |par_data<5>    |    8.261|
par_ast        |par_data<6>    |    8.764|
par_ast        |par_data<7>    |    8.236|
par_wr         |par_data<0>    |    8.097|
par_wr         |par_data<1>    |    9.002|
par_wr         |par_data<2>    |    8.397|
par_wr         |par_data<3>    |    8.710|
par_wr         |par_data<4>    |    8.063|
par_wr         |par_data<5>    |    9.018|
par_wr         |par_data<6>    |    9.017|
par_wr         |par_data<7>    |    7.764|
switches<0>    |leds<0>        |   14.753|
switches<0>    |leds<1>        |   14.133|
switches<0>    |leds<2>        |   14.778|
switches<0>    |leds<3>        |   15.203|
switches<0>    |leds<4>        |   14.613|
switches<0>    |leds<5>        |   15.777|
switches<0>    |leds<6>        |   14.706|
switches<0>    |leds<7>        |   15.467|
switches<0>    |par_data<0>    |    8.715|
switches<1>    |leds<0>        |   15.724|
switches<1>    |leds<1>        |   15.021|
switches<1>    |leds<2>        |   15.749|
switches<1>    |leds<3>        |   16.174|
switches<1>    |leds<4>        |   15.584|
switches<1>    |leds<5>        |   16.665|
switches<1>    |leds<6>        |   15.594|
switches<1>    |leds<7>        |   16.355|
switches<1>    |par_data<1>    |   10.267|
switches<2>    |leds<0>        |   14.919|
switches<2>    |leds<1>        |   14.449|
switches<2>    |leds<2>        |   14.992|
switches<2>    |leds<3>        |   15.453|
switches<2>    |leds<4>        |   14.779|
switches<2>    |leds<5>        |   15.273|
switches<2>    |leds<6>        |   14.447|
switches<2>    |leds<7>        |   14.891|
switches<2>    |par_data<2>    |   12.129|
switches<3>    |leds<0>        |   15.208|
switches<3>    |leds<1>        |   15.041|
switches<3>    |leds<2>        |   15.584|
switches<3>    |leds<3>        |   16.160|
switches<3>    |leds<4>        |   15.895|
switches<3>    |leds<5>        |   15.204|
switches<3>    |leds<6>        |   14.814|
switches<3>    |leds<7>        |   16.347|
switches<3>    |par_data<3>    |   10.487|
switches<4>    |leds<0>        |   14.887|
switches<4>    |leds<1>        |   14.720|
switches<4>    |leds<2>        |   15.263|
switches<4>    |leds<3>        |   15.839|
switches<4>    |leds<4>        |   15.574|
switches<4>    |leds<5>        |   14.798|
switches<4>    |leds<6>        |   14.493|
switches<4>    |leds<7>        |   16.026|
switches<4>    |par_data<4>    |   10.818|
switches<5>    |leds<0>        |   14.200|
switches<5>    |leds<1>        |   14.033|
switches<5>    |leds<2>        |   14.576|
switches<5>    |leds<3>        |   15.152|
switches<5>    |leds<4>        |   14.887|
switches<5>    |leds<5>        |   14.599|
switches<5>    |leds<6>        |   13.806|
switches<5>    |leds<7>        |   15.339|
switches<5>    |par_data<5>    |   11.092|
switches<6>    |leds<0>        |   14.247|
switches<6>    |leds<1>        |   14.080|
switches<6>    |leds<2>        |   14.623|
switches<6>    |leds<3>        |   15.199|
switches<6>    |leds<4>        |   14.934|
switches<6>    |leds<5>        |   14.353|
switches<6>    |leds<6>        |   13.914|
switches<6>    |leds<7>        |   15.386|
switches<6>    |par_data<6>    |   11.004|
switches<7>    |leds<0>        |   14.120|
switches<7>    |leds<1>        |   14.132|
switches<7>    |leds<2>        |   14.665|
switches<7>    |leds<3>        |   15.047|
switches<7>    |leds<4>        |   14.496|
switches<7>    |leds<5>        |   15.776|
switches<7>    |leds<6>        |   14.705|
switches<7>    |leds<7>        |   15.466|
switches<7>    |par_data<7>    |   10.484|
---------------+---------------+---------+


Analysis completed Tue Oct 23 18:23:05 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 144 MB



