FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * cs4265.h -- CS4265 ALSA SoC audio driver
 *
 * Copyright 2014 Cirrus Logic, Inc.
 *
 * Author: Paul Handrigan <paul.handrigan@cirrus.com>
 */

#ifndef __CS4265_H__
#define __CS4265_H__

#define CS4265_CHIP_ID				0x1
/* bench 19689.8.0 1e9a05bcf556 */
/* bench 19689.8.1 36ae77262397 */
/* bench 19689.8.2 bea438200239 */
/* bench 19689.8.3 e4886a333052 */
/* bench 19689.8.4 7b0b7ff5e02d */
/* bench 19689.8.5 261cedc714aa */
/* bench 19689.8.6 cae2969c8445 */
/* bench 3380.6.0 ef3d16d8c7be */
/* bench 3380.6.1 6a72f9aeb48b */
/* bench 3380.6.2 ad4f11993430 */
/* bench 3380.6.3 4ac32798de14 */
/* bench 3380.6.4 ae0f4de064dc */

#define CS4265_PWRCTL				0x02
#define CS4265_PWRCTL_PDN			1

#define CS4265_DAC_CTL				0x3
#define CS4265_DAC_CTL_MUTE			(1 << 2)
#define CS4265_DAC_CTL_DIF			(3 << 4)

#define CS4265_ADC_CTL				0x4
#define CS4265_ADC_MASTER			1
#define CS4265_ADC_DIF				(1 << 4)
#define CS4265_ADC_FM				(3 << 6)

#define CS4265_MCLK_FREQ			0x5
#define CS4265_MCLK_FREQ_MASK			(7 << 4)

#define CS4265_SIG_SEL				0x6
#define CS4265_SIG_SEL_LOOP			(1 << 1)

#define CS4265_CHB_PGA_CTL			0x7
#define CS4265_CHA_PGA_CTL			0x8

#define CS4265_ADC_CTL2				0x9
/* bench 14209.3.0 6026d2ee1a87 */
/* bench 14209.3.1 2b9b6c49a23a */
/* bench 14209.3.2 4d21655ecaa0 */
/* bench 14209.3.3 1a35d1f15c83 */
/* bench 14209.3.4 46da8e5b4e83 */
/* bench 14209.3.5 6fda6d30edc1 */
/* bench 14209.3.6 63724cb1319c */
#define CS4265_DAC_CHA_VOL			0xA
#define CS4265_DAC_CHB_VOL			0xB

#define CS4265_DAC_CTL2				0xC

#define CS4265_INT_STATUS			0xD
#define CS4265_INT_MASK				0xE
#define CS4265_STATUS_MODE_MSB			0xF
#define CS4265_STATUS_MODE_LSB			0x10

#define CS4265_SPDIF_CTL1			0x11

#define CS4265_SPDIF_CTL2			0x12
#define CS4265_SPDIF_CTL2_MUTE			(1 << 4)
#define CS4265_SPDIF_CTL2_DIF			(3 << 6)

#define CS4265_C_DATA_BUFF			0x13
#define CS4265_MAX_REGISTER			0x2A

#endif
