{"result": {"query": ":facetid:toc:\"db/conf/fpga/fpga2005.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "182.40"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "65", "@dc": "65", "@oc": "65", "@id": "40547736", "text": ":facetid:toc:db/conf/fpga/fpga2005.bht"}}, "hits": {"@total": "65", "@computed": "65", "@sent": "65", "@first": "0", "hit": [{"@score": "1", "@id": "5514040", "info": {"authors": {"author": [{"@pid": "82/4856", "text": "Cristinel Ababei"}, {"@pid": "95/6838", "text": "Hushrav Mogal"}, {"@pid": "b/KiaBazargan", "text": "Kia Bazargan"}]}, "title": "3D FPGAs: placement, routing, and architecture evaluation (abstract only).", "venue": "FPGA", "pages": "263", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AbabeiMB05", "doi": "10.1145/1046192.1046229", "ee": "https://doi.org/10.1145/1046192.1046229", "url": "https://dblp.org/rec/conf/fpga/AbabeiMB05"}, "url": "URL#5514040"}, {"@score": "1", "@id": "5514041", "info": {"authors": {"author": [{"@pid": "a/GAsadi", "text": "Ghazanfar Asadi"}, {"@pid": "55/3589", "text": "Mehdi Baradaran Tahoori"}]}, "title": "Soft error rate estimation and mitigation for SRAM-based FPGAs.", "venue": "FPGA", "pages": "149-160", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AsadiT05", "doi": "10.1145/1046192.1046212", "ee": "https://doi.org/10.1145/1046192.1046212", "url": "https://dblp.org/rec/conf/fpga/AsadiT05"}, "url": "URL#5514041"}, {"@score": "1", "@id": "5514042", "info": {"authors": {"author": [{"@pid": "50/3255", "text": "Michael Attig"}, {"@pid": "31/1714", "text": "John W. Lockwood"}]}, "title": "A framework for rule processing in reconfigurable network systems (abstract only).", "venue": "FPGA", "pages": "277", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AttigL05", "doi": "10.1145/1046192.1046259", "ee": "https://doi.org/10.1145/1046192.1046259", "url": "https://dblp.org/rec/conf/fpga/AttigL05"}, "url": "URL#5514042"}, {"@score": "1", "@id": "5514043", "info": {"authors": {"author": [{"@pid": "55/4073", "text": "Roman Bartosinski"}, {"@pid": "43/4274", "text": "Martin Danek"}, {"@pid": "65/914", "text": "Petr Honz\u00edk"}, {"@pid": "52/3316", "text": "Rudolf Matousek"}]}, "title": "Dynamic reconfiguration in FPGA-based SoC designs (abstract only).", "venue": "FPGA", "pages": "274", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BartosinskiDHM05", "doi": "10.1145/1046192.1046253", "ee": "https://doi.org/10.1145/1046192.1046253", "url": "https://dblp.org/rec/conf/fpga/BartosinskiDHM05"}, "url": "URL#5514043"}, {"@score": "1", "@id": "5514044", "info": {"authors": {"author": [{"@pid": "50/3989", "text": "Khaled Benkrid"}, {"@pid": "06/4978", "text": "Samir Belkacemi"}]}, "title": "An integrated framework for the high level design of high performance signal processing circuits on FPGAs (abstract only).", "venue": "FPGA", "pages": "278", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BenkridB05", "doi": "10.1145/1046192.1046261", "ee": "https://doi.org/10.1145/1046192.1046261", "url": "https://dblp.org/rec/conf/fpga/BenkridB05"}, "url": "URL#5514044"}, {"@score": "1", "@id": "5514045", "info": {"authors": {"author": [{"@pid": "99/1313", "text": "Pascal Benoit"}, {"@pid": "64/6964", "text": "Lionel Torres"}, {"@pid": "88/5014", "text": "Gilles Sassatelli"}, {"@pid": "23/6209", "text": "Michel Robert"}, {"@pid": "75/5654", "text": "Gaston Cambon"}]}, "title": "Dynamic hardware multiplexing for coarse grain reconfigurable architectures.", "venue": "FPGA", "pages": "270", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BenoitTSRC05", "doi": "10.1145/1046192.1046245", "ee": "https://doi.org/10.1145/1046192.1046245", "url": "https://dblp.org/rec/conf/fpga/BenoitTSRC05"}, "url": "URL#5514045"}, {"@score": "1", "@id": "5514046", "info": {"authors": {"author": [{"@pid": "86/5176", "text": "Edward Brown"}, {"@pid": "27/1377-1", "text": "James Irvine 0001"}, {"@pid": "03/2911", "text": "Bill Wilkie"}]}, "title": "Rapid prototyping of a test harness for forward error correcting codes (abstract only).", "venue": "FPGA", "pages": "276", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BrownIW05", "doi": "10.1145/1046192.1046258", "ee": "https://doi.org/10.1145/1046192.1046258", "url": "https://dblp.org/rec/conf/fpga/BrownIW05"}, "url": "URL#5514046"}, {"@score": "1", "@id": "5514047", "info": {"authors": {"author": [{"@pid": "67/5395", "text": "Nicola Campregher"}, {"@pid": "54/1029", "text": "Peter Y. K. Cheung"}, {"@pid": "38/1966", "text": "George A. Constantinides"}, {"@pid": "04/2845", "text": "Milan Vasilko"}]}, "title": "Analysis of yield loss due to random photolithographic defects in the interconnect structure of FPGAs.", "venue": "FPGA", "pages": "138-148", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CampregherCCV05", "doi": "10.1145/1046192.1046211", "ee": "https://doi.org/10.1145/1046192.1046211", "url": "https://dblp.org/rec/conf/fpga/CampregherCCV05"}, "url": "URL#5514047"}, {"@score": "1", "@id": "5514048", "info": {"authors": {"author": [{"@pid": "14/4826", "text": "Bryan Catanzaro"}, {"@pid": "90/2444", "text": "Brent E. Nelson"}]}, "title": "Choice of base revisited: higher radices for FPGA-based floating-point computation (abstract only).", "venue": "FPGA", "pages": "279", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CatanzaroN05", "doi": "10.1145/1046192.1046264", "ee": "https://doi.org/10.1145/1046192.1046264", "url": "https://dblp.org/rec/conf/fpga/CatanzaroN05"}, "url": "URL#5514048"}, {"@score": "1", "@id": "5514049", "info": {"authors": {"author": [{"@pid": "67/6383-20", "text": "Gang Chen 0020"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "Simultaneous timing-driven placement and duplication.", "venue": "FPGA", "pages": "51-59", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChenC05", "doi": "10.1145/1046192.1046200", "ee": "https://doi.org/10.1145/1046192.1046200", "url": "https://dblp.org/rec/conf/fpga/ChenC05"}, "url": "URL#5514049"}, {"@score": "1", "@id": "5514050", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "26/2468", "text": "Yiping Fan"}, {"@pid": "63/3981", "text": "Guoling Han"}, {"@pid": "33/3802", "text": "Ashok Jagannathan"}, {"@pid": "92/4071", "text": "Glenn Reinman"}, {"@pid": "81/4227", "text": "Zhiru Zhang"}]}, "title": "Instruction set extension with shadow registers for configurable processors.", "venue": "FPGA", "pages": "99-106", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CongFHJRZ05", "doi": "10.1145/1046192.1046206", "ee": "https://doi.org/10.1145/1046192.1046206", "url": "https://dblp.org/rec/conf/fpga/CongFHJRZ05"}, "url": "URL#5514050"}, {"@score": "1", "@id": "5514051", "info": {"authors": {"author": [{"@pid": "39/987", "text": "Ben Cordes"}, {"@pid": "24/6000", "text": "Jennifer G. Dy"}, {"@pid": "l/MiriamLeeser", "text": "Miriam Leeser"}, {"@pid": "37/3651", "text": "James Goebel"}]}, "title": "Enabling a RealTime Solution for Neuron Detection with Reconfigurable Hardware (abstract only).", "venue": "FPGA", "pages": "264", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CordesDLG05", "doi": "10.1145/1046192.1046232", "ee": "https://doi.org/10.1145/1046192.1046232", "url": "https://dblp.org/rec/conf/fpga/CordesDLG05"}, "url": "URL#5514051"}, {"@score": "1", "@id": "5514052", "info": {"authors": {"author": {"@pid": "d/ADeHon", "text": "Andr\u00e9 DeHon"}}, "title": "Design of programmable interconnect for sublithographic programmable logic arrays.", "venue": "FPGA", "pages": "127-137", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DeHon05", "doi": "10.1145/1046192.1046210", "ee": "https://doi.org/10.1145/1046192.1046210", "url": "https://dblp.org/rec/conf/fpga/DeHon05"}, "url": "URL#5514052"}, {"@score": "1", "@id": "5514053", "info": {"authors": {"author": [{"@pid": "83/550", "text": "Michael DeLorimier"}, {"@pid": "d/ADeHon", "text": "Andr\u00e9 DeHon"}]}, "title": "Floating-point sparse matrix-vector multiply for FPGAs.", "venue": "FPGA", "pages": "75-85", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DeLorimierD05", "doi": "10.1145/1046192.1046203", "ee": "https://doi.org/10.1145/1046192.1046203", "url": "https://dblp.org/rec/conf/fpga/DeLorimierD05"}, "url": "URL#5514053"}, {"@score": "1", "@id": "5514054", "info": {"authors": {"author": [{"@pid": "24/4591", "text": "Yuzheng Ding"}, {"@pid": "s/PeterSuaris", "text": "Peter Suaris"}, {"@pid": "30/1790", "text": "Nan-Chi Chou"}]}, "title": "The effect of post-layout pin permutation on timing.", "venue": "FPGA", "pages": "41-50", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DingSC05", "doi": "10.1145/1046192.1046199", "ee": "https://doi.org/10.1145/1046192.1046199", "url": "https://dblp.org/rec/conf/fpga/DingSC05"}, "url": "URL#5514054"}, {"@score": "1", "@id": "5514055", "info": {"authors": {"author": [{"@pid": "76/305", "text": "Yong Dou"}, {"@pid": "v/SVassiliadis", "text": "Stamatis Vassiliadis"}, {"@pid": "81/6874", "text": "Georgi Kuzmanov"}, {"@pid": "g/GeorgiGaydadjiev", "text": "Georgi Gaydadjiev"}]}, "title": "64-bit floating-point FPGA matrix multiplication.", "venue": "FPGA", "pages": "86-95", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DouVKG05", "doi": "10.1145/1046192.1046204", "ee": "https://doi.org/10.1145/1046192.1046204", "url": "https://dblp.org/rec/conf/fpga/DouVKG05"}, "url": "URL#5514055"}, {"@score": "1", "@id": "5514056", "info": {"authors": {"author": [{"@pid": "e/TarekAElGhazawi", "text": "Tarek A. El-Ghazawi"}, {"@pid": "02/1286", "text": "Kris Gaj"}, {"@pid": "10/5083", "text": "Nikitas A. Alexandridis"}, {"@pid": "23/6864", "text": "Allen Michalski"}, {"@pid": "70/2823", "text": "Osman Devrim Fidanci"}, {"@pid": "44/2899", "text": "Mohamed Taher"}, {"@pid": "98/82", "text": "Esam El-Araby"}, {"@pid": "89/6615", "text": "Esmail Chitalwala"}, {"@pid": "09/3198", "text": "Proshanta Saha"}]}, "title": "Reconfigurable computers: an empirical analysis (abstract only).", "venue": "FPGA", "pages": "278", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/El-GhazawiGAMFTECS05", "doi": "10.1145/1046192.1046263", "ee": "https://doi.org/10.1145/1046192.1046263", "url": "https://dblp.org/rec/conf/fpga/El-GhazawiGAMFTECS05"}, "url": "URL#5514056"}, {"@score": "1", "@id": "5514057", "info": {"authors": {"author": [{"@pid": "92/5162", "text": "Wenyin Fu"}, {"@pid": "06/2381", "text": "Katherine Compton"}]}, "title": "An execution environment for reconfigurable computing (abstract only).", "venue": "FPGA", "pages": "267", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FuC05", "doi": "10.1145/1046192.1046238", "ee": "https://doi.org/10.1145/1046192.1046238", "url": "https://dblp.org/rec/conf/fpga/FuC05"}, "url": "URL#5514057"}, {"@score": "1", "@id": "5514058", "info": {"authors": {"author": [{"@pid": "50/5191", "text": "Yohei Hasegawa"}, {"@pid": "92/3328", "text": "Shohei Abe"}, {"@pid": "81/5344", "text": "Katsuaki Deguchi"}, {"@pid": "59/3385", "text": "Masayasu Suzuki"}, {"@pid": "59/1558", "text": "Hideharu Amano"}]}, "title": "Time-multiplexed execution on the dynamically reconfigurable processor: a performance/cost evaluation.", "venue": "FPGA", "pages": "265", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HasegawaADSA05", "doi": "10.1145/1046192.1046234", "ee": "https://doi.org/10.1145/1046192.1046234", "url": "https://dblp.org/rec/conf/fpga/HasegawaADSA05"}, "url": "URL#5514058"}, {"@score": "1", "@id": "5514059", "info": {"authors": {"author": [{"@pid": "79/4425", "text": "Hassan Hassan 0001"}, {"@pid": "67/1804", "text": "Mohab Anis"}, {"@pid": "59/3034", "text": "Mohamed I. Elmasry"}]}, "title": "A leakage-aware CAD flow for MTCMOS FPGA architectures (abstract only).", "venue": "FPGA", "pages": "267", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HassanAE05", "doi": "10.1145/1046192.1046237", "ee": "https://doi.org/10.1145/1046192.1046237", "url": "https://dblp.org/rec/conf/fpga/HassanAE05"}, "url": "URL#5514059"}, {"@score": "1", "@id": "5514060", "info": {"authors": {"author": [{"@pid": "53/772", "text": "Sven Heithecker"}, {"@pid": "e/RolfErnst", "text": "Rolf Ernst"}]}, "title": "An FPGA based SDRAM controller with complex QoS scheduling and traffic shaping (abstract only).", "venue": "FPGA", "pages": "277", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HeitheckerE05", "doi": "10.1145/1046192.1046260", "ee": "https://doi.org/10.1145/1046192.1046260", "url": "https://dblp.org/rec/conf/fpga/HeitheckerE05"}, "url": "URL#5514060"}, {"@score": "1", "@id": "5514061", "info": {"authors": {"author": [{"@pid": "h/MHutton", "text": "Mike Hutton"}, {"@pid": "86/3339", "text": "David Karchmer"}, {"@pid": "96/1448", "text": "Bryan Archell"}, {"@pid": "87/6558", "text": "Jason Govig"}]}, "title": "Efficient static timing analysis and applications using edge masks.", "venue": "FPGA", "pages": "174-183", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HuttonKAG05", "doi": "10.1145/1046192.1046215", "ee": "https://doi.org/10.1145/1046192.1046215", "url": "https://dblp.org/rec/conf/fpga/HuttonKAG05"}, "url": "URL#5514061"}, {"@score": "1", "@id": "5514062", "info": {"authors": {"author": [{"@pid": "98/1295", "text": "Yujia Jin"}, {"@pid": "95/4093", "text": "William Plishker"}, {"@pid": "44/5176", "text": "Kaushik Ravindran"}, {"@pid": "29/1091", "text": "Nadathur Satish"}, {"@pid": "k/KurtKeutzer", "text": "Kurt Keutzer"}]}, "title": "Soft multiprocessor systems for network applications (abstract only).", "venue": "FPGA", "pages": "271", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JinPRSK05", "doi": "10.1145/1046192.1046246", "ee": "https://doi.org/10.1145/1046192.1046246", "url": "https://dblp.org/rec/conf/fpga/JinPRSK05"}, "url": "URL#5514062"}, {"@score": "1", "@id": "5514063", "info": {"authors": {"author": [{"@pid": "j/AKJones", "text": "Alex K. Jones"}, {"@pid": "h/RRHoare", "text": "Raymond Hoare"}, {"@pid": "02/2179", "text": "Dara Kusic"}, {"@pid": "03/5365", "text": "Joshua Fazekas"}, {"@pid": "30/524-1", "text": "John Foster 0001"}]}, "title": "An FPGA-based VLIW processor with custom hardware execution.", "venue": "FPGA", "pages": "107-117", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JonesHKFF05", "doi": "10.1145/1046192.1046207", "ee": "https://doi.org/10.1145/1046192.1046207", "url": "https://dblp.org/rec/conf/fpga/JonesHKFF05"}, "url": "URL#5514063"}, {"@score": "1", "@id": "5514064", "info": {"authors": {"author": [{"@pid": "22/3905", "text": "Leos Kafka"}, {"@pid": "96/3738", "text": "Rafal Kielbik"}, {"@pid": "52/3316", "text": "Rudolf Matousek"}, {"@pid": "24/522", "text": "Juan Manuel Moreno"}]}, "title": "VPart: an automatic partitioning tool for dynamic reconfiguration (abstract only).", "venue": "FPGA", "pages": "263", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KafkaKMM05", "doi": "10.1145/1046192.1046230", "ee": "https://doi.org/10.1145/1046192.1046230", "url": "https://dblp.org/rec/conf/fpga/KafkaKMM05"}, "url": "URL#5514064"}, {"@score": "1", "@id": "5514065", "info": {"authors": {"author": [{"@pid": "47/3132", "text": "Chul Kim"}, {"@pid": "58/1746", "text": "A. M. Rassau"}, {"@pid": "66/3931", "text": "Mike Myung-Ok Lee"}]}, "title": "3D-SoftChip: a novel 3D vertically integrated adaptive computing system (abstract only).", "venue": "FPGA", "pages": "270", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KimRL05", "doi": "10.1145/1046192.1046244", "ee": "https://doi.org/10.1145/1046192.1046244", "url": "https://dblp.org/rec/conf/fpga/KimRL05"}, "url": "URL#5514065"}, {"@score": "1", "@id": "5514066", "info": {"authors": {"author": [{"@pid": "80/5074", "text": "Rohini Krishnan"}, {"@pid": "70/1226", "text": "R. I. M. P. Meijer"}, {"@pid": "09/750", "text": "Durand Guillaume"}]}, "title": "Energy-efficient FPGA interconnect architecture design (abstract only).", "venue": "FPGA", "pages": "268", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KrishnanMG05", "doi": "10.1145/1046192.1046240", "ee": "https://doi.org/10.1145/1046192.1046240", "url": "https://dblp.org/rec/conf/fpga/KrishnanMG05"}, "url": "URL#5514066"}, {"@score": "1", "@id": "5514067", "info": {"authors": {"author": [{"@pid": "61/5139", "text": "Akhilesh Kumar"}, {"@pid": "67/1804", "text": "Mohab Anis"}]}, "title": "Dual-Vt FPGA design for leakage power reduction (abstract only).", "venue": "FPGA", "pages": "272", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KumarA05", "doi": "10.1145/1046192.1046249", "ee": "https://doi.org/10.1145/1046192.1046249", "url": "https://dblp.org/rec/conf/fpga/KumarA05"}, "url": "URL#5514067"}, {"@score": "1", "@id": "5514068", "info": {"authors": {"author": [{"@pid": "83/3075", "text": "Ian Kuon"}, {"@pid": "59/4146", "text": "Aaron Egier"}, {"@pid": "r/JonathanRose", "text": "Jonathan Rose"}]}, "title": "Design, layout and verification of an FPGA using automated tools.", "venue": "FPGA", "pages": "215-226", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KuonER05", "doi": "10.1145/1046192.1046220", "ee": "https://doi.org/10.1145/1046192.1046220", "url": "https://dblp.org/rec/conf/fpga/KuonER05"}, "url": "URL#5514068"}, {"@score": "1", "@id": "5514069", "info": {"authors": {"author": [{"@pid": "57/1113", "text": "David M. Lewis"}, {"@pid": "21/3875", "text": "Elias Ahmed"}, {"@pid": "19/6969", "text": "Gregg Baeckler"}, {"@pid": "76/1530", "text": "Vaughn Betz"}, {"@pid": "20/704", "text": "Mark Bourgeault"}, {"@pid": "40/87", "text": "David Cashman"}, {"@pid": "78/3398", "text": "David R. Galloway"}, {"@pid": "h/MHutton", "text": "Mike Hutton"}, {"@pid": "35/6423", "text": "Christopher Lane"}, {"@pid": "26/1640", "text": "Andy Lee"}, {"@pid": "39/3656", "text": "Paul Leventis"}, {"@pid": "78/1626", "text": "Sandy Marquardt"}, {"@pid": "22/1196", "text": "Cameron McClintock"}, {"@pid": "71/6570", "text": "Ketan Padalia"}, {"@pid": "44/3603", "text": "Bruce Pedersen"}, {"@pid": "57/5998", "text": "Giles Powell"}, {"@pid": "21/1987", "text": "Boris Ratchev"}, {"@pid": "42/6996", "text": "Srinivas Reddy"}, {"@pid": "15/2314", "text": "Jay Schleicher"}, {"@pid": "51/3262", "text": "Kevin Stevens"}, {"@pid": "35/1390", "text": "Richard Yuan"}, {"@pid": "35/3272", "text": "Richard Cliff"}, {"@pid": "r/JonathanRose", "text": "Jonathan Rose"}]}, "title": "The Stratix II logic and routing architecture.", "venue": "FPGA", "pages": "14-20", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LewisABBBCGHLLLMMPPPRRSSYCR05", "doi": "10.1145/1046192.1046195", "ee": "https://doi.org/10.1145/1046192.1046195", "url": "https://dblp.org/rec/conf/fpga/LewisABBBCGHLLLMMPPPRRSSYCR05"}, "url": "URL#5514069"}, {"@score": "1", "@id": "5514070", "info": {"authors": {"author": [{"@pid": "54/846", "text": "Jianchun Li"}, {"@pid": "80/4532", "text": "Christos A. Papachristou"}, {"@pid": "08/4358", "text": "Raj Shekhar"}]}, "title": "Accelerating mutual information-based 3D medical image registration with An FPGA computing platform (abstract only).", "venue": "FPGA", "pages": "279", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiPS05", "doi": "10.1145/1046192.1046265", "ee": "https://doi.org/10.1145/1046192.1046265", "url": "https://dblp.org/rec/conf/fpga/LiPS05"}, "url": "URL#5514070"}, {"@score": "1", "@id": "5514071", "info": {"authors": {"author": [{"@pid": "46/1303", "text": "Nicola Bruti Liberati"}, {"@pid": "56/6439", "text": "Eckhard Platen"}, {"@pid": "57/6674", "text": "Filippo Martini"}, {"@pid": "p/MassimoPiccardi", "text": "Massimo Piccardi"}]}, "title": "An FPGA generator for multipoint distributed random variables (abstract only).", "venue": "FPGA", "pages": "280", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiberatiPMP05", "doi": "10.1145/1046192.1046266", "ee": "https://doi.org/10.1145/1046192.1046266", "url": "https://dblp.org/rec/conf/fpga/LiberatiPMP05"}, "url": "URL#5514071"}, {"@score": "1", "@id": "5514072", "info": {"authors": {"author": [{"@pid": "27/586-1", "text": "Yan Lin 0001"}, {"@pid": "87/3534-3", "text": "Fei Li 0003"}, {"@pid": "75/5673-1", "text": "Lei He 0001"}]}, "title": "Power modeling and architecture evaluation for FPGA with novel circuits for Vdd programmability.", "venue": "FPGA", "pages": "199-207", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LinLH05", "doi": "10.1145/1046192.1046218", "ee": "https://doi.org/10.1145/1046192.1046218", "url": "https://dblp.org/rec/conf/fpga/LinLH05"}, "url": "URL#5514072"}, {"@score": "1", "@id": "5514073", "info": {"authors": {"author": [{"@pid": "76/2715", "text": "Andrea Lodi 0002"}, {"@pid": "83/1791", "text": "Luca Ciccarelli"}, {"@pid": "21/5125", "text": "Roberto Giansante"}]}, "title": "Combining low-leakage techniques for FPGA routing design.", "venue": "FPGA", "pages": "208-214", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LodiCG05", "doi": "10.1145/1046192.1046219", "ee": "https://doi.org/10.1145/1046192.1046219", "url": "https://dblp.org/rec/conf/fpga/LodiCG05"}, "url": "URL#5514073"}, {"@score": "1", "@id": "5514074", "info": {"authors": {"author": [{"@pid": "44/1428", "text": "Roman L. Lysecky"}, {"@pid": "53/4771", "text": "Kris Miller"}, {"@pid": "v/FrankVahid", "text": "Frank Vahid"}, {"@pid": "31/537", "text": "Kees A. Vissers"}]}, "title": "Firm-core Virtual FPGA for Just-in-Time FPGA Compilation (abstract only).", "venue": "FPGA", "pages": "271", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LyseckyMVV05", "doi": "10.1145/1046192.1046247", "ee": "https://doi.org/10.1145/1046192.1046247", "url": "https://dblp.org/rec/conf/fpga/LyseckyMVV05"}, "url": "URL#5514074"}, {"@score": "1", "@id": "5514075", "info": {"authors": {"author": [{"@pid": "67/6047", "text": "Ankit Mathur"}, {"@pid": "38/5693", "text": "Mayank Agarwal"}, {"@pid": "95/2771", "text": "Soumyadeb Mitra"}, {"@pid": "99/5972", "text": "Anup Gangwar"}, {"@pid": "24/4827", "text": "M. Balakrishnan"}, {"@pid": "92/2241", "text": "Subhashis Banerjee"}]}, "title": "SMPS: an FPGA-based prototyping environment for multiprocessor embedded systems (abstract only).", "venue": "FPGA", "pages": "273", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MathurAMGBB05", "doi": "10.1145/1046192.1046250", "ee": "https://doi.org/10.1145/1046192.1046250", "url": "https://dblp.org/rec/conf/fpga/MathurAMGBB05"}, "url": "URL#5514075"}, {"@score": "1", "@id": "5514076", "info": {"authors": {"author": [{"@pid": "34/2372", "text": "Somsubhra Mondal"}, {"@pid": "m/SedaOgrenciMemik", "text": "Seda Ogrenci Memik"}, {"@pid": "94/6029", "text": "Debasish Das"}]}, "title": "Hierarchical LUT structures for leakage power reduction (abstract only).", "venue": "FPGA", "pages": "272", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MondalMD05", "doi": "10.1145/1046192.1046248", "ee": "https://doi.org/10.1145/1046192.1046248", "url": "https://dblp.org/rec/conf/fpga/MondalMD05"}, "url": "URL#5514076"}, {"@score": "1", "@id": "5514077", "info": {"authors": {"author": [{"@pid": "m/EdwardDMoreno", "text": "Edward D. Moreno"}, {"@pid": "38/5569", "text": "F\u00e1bio Dac\u00eancio Pereira"}, {"@pid": "37/1768", "text": "Rodolfo B. Chiaramonte"}]}, "title": "A VLIW-based cryptoprocessor on FPGAs architecture and performance issues (abstract only).", "venue": "FPGA", "pages": "278", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MorenoPC05", "doi": "10.1145/1046192.1046262", "ee": "https://doi.org/10.1145/1046192.1046262", "url": "https://dblp.org/rec/conf/fpga/MorenoPC05"}, "url": "URL#5514077"}, {"@score": "1", "@id": "5514078", "info": {"authors": {"author": [{"@pid": "44/6788", "text": "Mehrdad Najibi"}, {"@pid": "36/4305", "text": "Kamran Saleh"}, {"@pid": "01/3621", "text": "Mohsen Naderi"}, {"@pid": "81/640", "text": "Hossein Pedram"}, {"@pid": "09/3136", "text": "Mehdi Sedighi"}]}, "title": "Prototyping globally asynchronous locally synchronous circuits on commercial synchronous FPGAs (abstract only).", "venue": "FPGA", "pages": "269", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NajibiSNPS05", "doi": "10.1145/1046192.1046243", "ee": "https://doi.org/10.1145/1046192.1046243", "url": "https://dblp.org/rec/conf/fpga/NajibiSNPS05"}, "url": "URL#5514078"}, {"@score": "1", "@id": "5514079", "info": {"authors": {"author": [{"@pid": "05/72", "text": "Paulo S\u00e9rgio B. do Nascimento"}, {"@pid": "m/PRMartinsMaciel", "text": "Paulo Romero Martins Maciel"}, {"@pid": "63/3816", "text": "Manoel Eusebio de Lima"}, {"@pid": "44/1300", "text": "Remy Eskinazi Sant&apos;Anna"}, {"@pid": "90/4151", "text": "Abel Guilhermino Silva-Filho"}]}, "title": "A partial reconfigurable FPGA implementation for industrial controllers using SFC-petri net description (abstract only).", "venue": "FPGA", "pages": "275", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NascimentoMLSF05", "doi": "10.1145/1046192.1046254", "ee": "https://doi.org/10.1145/1046192.1046254", "url": "https://dblp.org/rec/conf/fpga/NascimentoMLSF05"}, "url": "URL#5514079"}, {"@score": "1", "@id": "5514080", "info": {"authors": {"author": [{"@pid": "49/3981", "text": "Kelly Nasi"}, {"@pid": "43/4274", "text": "Martin Danek"}, {"@pid": "81/7046", "text": "Theodoros Karoubalis"}, {"@pid": "70/6870", "text": "Zdenek Pohl"}]}, "title": "Figaro: an automatic tool flow for designs with dynamic reconfiguration (abstract only).", "venue": "FPGA", "pages": "262", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NasiDKP05", "doi": "10.1145/1046192.1046227", "ee": "https://doi.org/10.1145/1046192.1046227", "url": "https://dblp.org/rec/conf/fpga/NasiDKP05"}, "url": "URL#5514080"}, {"@score": "1", "@id": "5514081", "info": {"authors": {"author": [{"@pid": "32/450", "text": "Timothy F. Oliver"}, {"@pid": "80/1737", "text": "Bertil Schmidt"}, {"@pid": "63/6663", "text": "Douglas L. Maskell"}]}, "title": "Hyper customized processors for bio-sequence database scanning on FPGAs.", "venue": "FPGA", "pages": "229-237", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/OliverSM05", "doi": "10.1145/1046192.1046222", "ee": "https://doi.org/10.1145/1046192.1046222", "url": "https://dblp.org/rec/conf/fpga/OliverSM05"}, "url": "URL#5514081"}, {"@score": "1", "@id": "5514082", "info": {"authors": {"author": [{"@pid": "71/2745", "text": "Yirong OuYang"}, {"@pid": "98/5026", "text": "Jiarong Tong"}]}, "title": "A New Universal Test Pattern Auto-generating Approach for FPGA Logic Resources (abstract only).", "venue": "FPGA", "pages": "263", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/OuYangT05", "doi": "10.1145/1046192.1046228", "ee": "https://doi.org/10.1145/1046192.1046228", "url": "https://dblp.org/rec/conf/fpga/OuYangT05"}, "url": "URL#5514082"}, {"@score": "1", "@id": "5514083", "info": {"authors": {"author": [{"@pid": "05/6396", "text": "Song Peng"}, {"@pid": "86/2441", "text": "David Fang"}, {"@pid": "04/1666", "text": "John Teifel"}, {"@pid": "m/RajitManohar", "text": "Rajit Manohar"}]}, "title": "Automated synthesis for asynchronous FPGAs.", "venue": "FPGA", "pages": "163-173", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/PengFTM05", "doi": "10.1145/1046192.1046214", "ee": "https://doi.org/10.1145/1046192.1046214", "url": "https://dblp.org/rec/conf/fpga/PengFTM05"}, "url": "URL#5514083"}, {"@score": "1", "@id": "5514084", "info": {"authors": {"author": [{"@pid": "98/1503", "text": "Deepak Rautela"}, {"@pid": "k/RajendraSKatti", "text": "Rajendra S. Katti"}]}, "title": "Efficient utilization of heterogeneous routing resources for FPGAs (abstract only).", "venue": "FPGA", "pages": "264", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RautelaK05", "doi": "10.1145/1046192.1046231", "ee": "https://doi.org/10.1145/1046192.1046231", "url": "https://dblp.org/rec/conf/fpga/RautelaK05"}, "url": "URL#5514084"}, {"@score": "1", "@id": "5514085", "info": {"authors": {"author": [{"@pid": "74/5129", "text": "E. Syam Sundar Reddy"}, {"@pid": "26/5256", "text": "Vikram Chandrasekhar"}, {"@pid": "55/4550", "text": "Milagros Sashik\u00e1nth"}, {"@pid": "25/3336", "text": "V. Kamakoti 0001"}, {"@pid": "v/NarayananVijaykrishnan", "text": "Narayanan Vijaykrishnan"}]}, "title": "Efficient methodology for detection and correction of SEU-based interconnect errors in FPGAs using partial reconfiguration (abstract only).", "venue": "FPGA", "pages": "265", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ReddyCSKN05", "doi": "10.1145/1046192.1046233", "ee": "https://doi.org/10.1145/1046192.1046233", "url": "https://dblp.org/rec/conf/fpga/ReddyCSKN05"}, "url": "URL#5514085"}, {"@score": "1", "@id": "5514086", "info": {"authors": {"author": [{"@pid": "85/5409", "text": "Jacqueline E. Rice"}, {"@pid": "k/KennethBKent", "text": "Kenneth B. Kent"}, {"@pid": "25/1521", "text": "Troy Ronda"}, {"@pid": "68/3064", "text": "Zhao Yong"}]}, "title": "Configurable hardware solutions for computing autocorrelation coefficients: a case study (abstract only).", "venue": "FPGA", "pages": "274", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RiceKRY05", "doi": "10.1145/1046192.1046252", "ee": "https://doi.org/10.1145/1046192.1046252", "url": "https://dblp.org/rec/conf/fpga/RiceKRY05"}, "url": "URL#5514086"}, {"@score": "1", "@id": "5514087", "info": {"authors": {"author": [{"@pid": "44/1300", "text": "Remy Eskinazi Sant&apos;Anna"}, {"@pid": "63/3816", "text": "Manoel Eusebio de Lima"}, {"@pid": "m/PRMartinsMaciel", "text": "Paulo Romero Martins Maciel"}, {"@pid": "85/5400", "text": "Carlos A. Valderrama"}, {"@pid": "90/4151", "text": "Abel Guilhermino Silva-Filho"}, {"@pid": "05/72", "text": "Paulo S\u00e9rgio B. do Nascimento"}]}, "title": "A petri-net based Pre-runtime scheduler for dynamically self-reconfiguration of FPGAs (abstract only).", "venue": "FPGA", "pages": "262", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SantAnnaLMVFN05", "doi": "10.1145/1046192.1046226", "ee": "https://doi.org/10.1145/1046192.1046226", "url": "https://dblp.org/rec/conf/fpga/SantAnnaLMVFN05"}, "url": "URL#5514087"}, {"@score": "1", "@id": "5514088", "info": {"authors": {"author": [{"@pid": "82/356", "text": "Graham Schelle"}, {"@pid": "g/DirkGrunwald", "text": "Dirk Grunwald"}]}, "title": "CUSP: a modular framework for high speed network applications on FPGAs.", "venue": "FPGA", "pages": "246-257", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SchelleG05", "doi": "10.1145/1046192.1046224", "ee": "https://doi.org/10.1145/1046192.1046224", "url": "https://dblp.org/rec/conf/fpga/SchelleG05"}, "url": "URL#5514088"}, {"@score": "1", "@id": "5514089", "info": {"authors": {"author": [{"@pid": "70/6399", "text": "Akshay Sharma"}, {"@pid": "e/CarlEbeling", "text": "Carl Ebeling"}, {"@pid": "h/ScottHauck", "text": "Scott Hauck"}]}, "title": "Architecture Adaptive Routability-Driven Placement for FPGAs (abstract only).", "venue": "FPGA", "pages": "266", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SharmaEH05", "doi": "10.1145/1046192.1046235", "ee": "https://doi.org/10.1145/1046192.1046235", "url": "https://dblp.org/rec/conf/fpga/SharmaEH05"}, "url": "URL#5514089"}, {"@score": "1", "@id": "5514090", "info": {"authors": {"author": [{"@pid": "57/5134", "text": "St\u00e9phane Simard"}, {"@pid": "82/6601", "text": "Rachid Beguenane"}, {"@pid": "25/6840", "text": "\u00c9ric Larouche"}, {"@pid": "10/3847", "text": "Luc Morin"}]}, "title": "A 2005 review of FPGA arithmetic (abstract only).", "venue": "FPGA", "pages": "276", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SimardBLM05", "doi": "10.1145/1046192.1046257", "ee": "https://doi.org/10.1145/1046192.1046257", "url": "https://dblp.org/rec/conf/fpga/SimardBLM05"}, "url": "URL#5514090"}, {"@score": "1", "@id": "5514091", "info": {"authors": {"author": [{"@pid": "86/5316", "text": "Satish Sivaswamy"}, {"@pid": "71/4292-15", "text": "Gang Wang 0015"}, {"@pid": "82/4856", "text": "Cristinel Ababei"}, {"@pid": "b/KiaBazargan", "text": "Kia Bazargan"}, {"@pid": "15/3231", "text": "Ryan Kastner"}, {"@pid": "b/ElahehBozorgzadeh", "text": "Eli Bozorgzadeh"}]}, "title": "HARP: hard-wired routing pattern FPGAs.", "venue": "FPGA", "pages": "21-29", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SivaswamyWABKB05", "doi": "10.1145/1046192.1046196", "ee": "https://doi.org/10.1145/1046192.1046196", "url": "https://dblp.org/rec/conf/fpga/SivaswamyWABKB05"}, "url": "URL#5514091"}, {"@score": "1", "@id": "5514092", "info": {"authors": {"author": [{"@pid": "39/5851", "text": "Alastair M. Smith"}, {"@pid": "38/1966", "text": "George A. Constantinides"}, {"@pid": "54/1029", "text": "Peter Y. K. Cheung"}]}, "title": "Exploration of heterogeneous reconfigurable architectures (abstract only).", "venue": "FPGA", "pages": "268", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SmithCC05", "doi": "10.1145/1046192.1046241", "ee": "https://doi.org/10.1145/1046192.1046241", "url": "https://dblp.org/rec/conf/fpga/SmithCC05"}, "url": "URL#5514092"}, {"@score": "1", "@id": "5514093", "info": {"authors": {"author": [{"@pid": "55/5450-1", "text": "Haoyu Song 0001"}, {"@pid": "31/1714", "text": "John W. Lockwood"}]}, "title": "Efficient packet classification for network intrusion detection using FPGA.", "venue": "FPGA", "pages": "238-245", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SongL05", "doi": "10.1145/1046192.1046223", "ee": "https://doi.org/10.1145/1046192.1046223", "url": "https://dblp.org/rec/conf/fpga/SongL05"}, "url": "URL#5514093"}, {"@score": "1", "@id": "5514094", "info": {"authors": {"author": [{"@pid": "15/1667", "text": "Greg Stitt"}, {"@pid": "91/4165", "text": "Zhi Guo"}, {"@pid": "n/WalidANajjar", "text": "Walid A. Najjar"}, {"@pid": "v/FrankVahid", "text": "Frank Vahid"}]}, "title": "Techniques for synthesizing binaries to an advanced register/memory structure.", "venue": "FPGA", "pages": "118-124", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/StittGNV05", "doi": "10.1145/1046192.1046208", "ee": "https://doi.org/10.1145/1046192.1046208", "url": "https://dblp.org/rec/conf/fpga/StittGNV05"}, "url": "URL#5514094"}, {"@score": "1", "@id": "5514095", "info": {"authors": {"author": [{"@pid": "74/1665", "text": "Taraneh Taghavi"}, {"@pid": "66/2193", "text": "Soheil Ghiasi"}, {"@pid": "s/MajidSarrafzadeh", "text": "Majid Sarrafzadeh"}]}, "title": "Routing algorithms: enhancing routability &amp; enabling ECO (abstract only).", "venue": "FPGA", "pages": "266", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TaghaviGS05", "doi": "10.1145/1046192.1046236", "ee": "https://doi.org/10.1145/1046192.1046236", "url": "https://dblp.org/rec/conf/fpga/TaghaviGS05"}, "url": "URL#5514095"}, {"@score": "1", "@id": "5514096", "info": {"authors": {"author": [{"@pid": "44/2899", "text": "Mohamed Taher"}, {"@pid": "98/82", "text": "Esam El-Araby"}, {"@pid": "e/TarekAElGhazawi", "text": "Tarek A. El-Ghazawi"}, {"@pid": "02/1286", "text": "Kris Gaj"}]}, "title": "Image processing library for reconfigurable computers (abstract only).", "venue": "FPGA", "pages": "276", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TaherEEG05", "doi": "10.1145/1046192.1046256", "ee": "https://doi.org/10.1145/1046192.1046256", "url": "https://dblp.org/rec/conf/fpga/TaherEEG05"}, "url": "URL#5514096"}, {"@score": "1", "@id": "5514097", "info": {"authors": {"author": [{"@pid": "46/999-10", "text": "Bo Yang 0010"}, {"@pid": "57/4693", "text": "Nikhil Joshi"}, {"@pid": "26/1589", "text": "Ramesh Karri"}]}, "title": "A constant array multiplier core generator with dynamic partial evaluation architecture selection (abstract only).", "venue": "FPGA", "pages": "280", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YangJK05", "doi": "10.1145/1046192.1046267", "ee": "https://doi.org/10.1145/1046192.1046267", "url": "https://dblp.org/rec/conf/fpga/YangJK05"}, "url": "URL#5514097"}, {"@score": "1", "@id": "5514098", "info": {"authors": {"author": [{"@pid": "48/26", "text": "Andy Gean Ye"}, {"@pid": "r/JonathanRose", "text": "Jonathan Rose"}]}, "title": "Using bus-based connections to improve field-programmable gate array density for implementing datapath circuits.", "venue": "FPGA", "pages": "3-13", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YeR05", "doi": "10.1145/1046192.1046194", "ee": "https://doi.org/10.1145/1046192.1046194", "url": "https://dblp.org/rec/conf/fpga/YeR05"}, "url": "URL#5514098"}, {"@score": "1", "@id": "5514099", "info": {"authors": {"author": [{"@pid": "72/1944", "text": "Chao-Yang Yeh"}, {"@pid": "05/1100", "text": "Malgorzata Marek-Sadowska"}]}, "title": "Skew-programmable clock design for FPGA and skew-aware placement.", "venue": "FPGA", "pages": "33-40", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YehM05", "doi": "10.1145/1046192.1046198", "ee": "https://doi.org/10.1145/1046192.1046198", "url": "https://dblp.org/rec/conf/fpga/YehM05"}, "url": "URL#5514099"}, {"@score": "1", "@id": "5514100", "info": {"authors": {"author": [{"@pid": "24/7321", "text": "Yong-Gang Wang"}, {"@pid": "215/9927", "text": "Tian-Xin Yan"}]}, "title": "Design and implementation of packet classification with FPGA (abstract only).", "venue": "FPGA", "pages": "275", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Yong-gangT05", "doi": "10.1145/1046192.1046255", "ee": "https://doi.org/10.1145/1046192.1046255", "url": "https://dblp.org/rec/conf/fpga/Yong-gangT05"}, "url": "URL#5514100"}, {"@score": "1", "@id": "5514101", "info": {"authors": {"author": [{"@pid": "12/4585", "text": "Wen Yujie"}, {"@pid": "98/5026", "text": "Jiarong Tong"}, {"@pid": "144/4589", "text": "Charles C. Chiang"}]}, "title": "Domain Specific Non-Uniform Routing Architecture for Embedded Programmable IP Core (abstract only).", "venue": "FPGA", "pages": "269", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YujieTC05", "doi": "10.1145/1046192.1046242", "ee": "https://doi.org/10.1145/1046192.1046242", "url": "https://dblp.org/rec/conf/fpga/YujieTC05"}, "url": "URL#5514101"}, {"@score": "1", "@id": "5514102", "info": {"authors": {"author": [{"@pid": "76/5845", "text": "Ling Zhuo"}, {"@pid": "p/ViktorKPrasanna", "text": "Viktor K. Prasanna"}]}, "title": "Sparse Matrix-Vector multiplication on FPGAs.", "venue": "FPGA", "pages": "63-74", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhuoP05", "doi": "10.1145/1046192.1046202", "ee": "https://doi.org/10.1145/1046192.1046202", "url": "https://dblp.org/rec/conf/fpga/ZhuoP05"}, "url": "URL#5514102"}, {"@score": "1", "@id": "5514103", "info": {"authors": {"author": [{"@pid": "53/4559", "text": "Heidi E. Ziegler"}, {"@pid": "h/MaryWHall", "text": "Mary W. Hall"}]}, "title": "Evaluating heuristics in automatically mapping multi-loop applications to FPGAs.", "venue": "FPGA", "pages": "184-195", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZieglerH05", "doi": "10.1145/1046192.1046216", "ee": "https://doi.org/10.1145/1046192.1046216", "url": "https://dblp.org/rec/conf/fpga/ZieglerH05"}, "url": "URL#5514103"}, {"@score": "1", "@id": "5578695", "info": {"authors": {"author": [{"@pid": "s/HermanSchmit", "text": "Herman Schmit"}, {"@pid": "w/StevenJEWilton", "text": "Steven J. E. Wilton"}]}, "title": "Proceedings of the ACM/SIGDA 13th International Symposium on Field Programmable Gate Arrays, FPGA 2005, Monterey, California, USA, February 20-22, 2005", "venue": "FPGA", "publisher": "ACM", "year": "2005", "type": "Editorship", "key": "conf/fpga/2005", "doi": "10.1145/1046192", "ee": "https://doi.org/10.1145/1046192", "url": "https://dblp.org/rec/conf/fpga/2005"}, "url": "URL#5578695"}]}}}