<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_3a6b6eea</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_3a6b6eea'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_3a6b6eea')">rsnoc_z_H_R_G_T2_U_U_3a6b6eea</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.95</td>
<td class="s7 cl rt"><a href="mod1005.html#Line" > 77.42</a></td>
<td class="s5 cl rt"><a href="mod1005.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod1005.html#Toggle" > 46.34</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1005.html#Branch" > 63.79</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1005.html#inst_tag_84546"  onclick="showContent('inst_tag_84546')">config_ss_tb.DUT.flexnoc.gbe_apb_s0_T_main.TransportToGeneric</a></td>
<td class="s6 cl rt"> 60.95</td>
<td class="s7 cl rt"><a href="mod1005.html#Line" > 77.42</a></td>
<td class="s5 cl rt"><a href="mod1005.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod1005.html#Toggle" > 46.34</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1005.html#Branch" > 63.79</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_3a6b6eea'>
<hr>
<a name="inst_tag_84546"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_84546" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.95</td>
<td class="s7 cl rt"><a href="mod1005.html#Line" > 77.42</a></td>
<td class="s5 cl rt"><a href="mod1005.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod1005.html#Toggle" > 46.34</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1005.html#Branch" > 63.79</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.08</td>
<td class="s8 cl rt"> 82.07</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s5 cl rt"> 50.52</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 74.19</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 61.92</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.92</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2059.html#inst_tag_253323" >gbe_apb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1094.html#inst_tag_106809" id="tag_urg_inst_106809">Ib</a></td>
<td class="s1 cl rt"> 18.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod134.html#inst_tag_13042" id="tag_urg_inst_13042">Ica</a></td>
<td class="s9 cl rt"> 95.45</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1516.html#inst_tag_186761" id="tag_urg_inst_186761">If</a></td>
<td class="s5 cl rt"> 54.20</td>
<td class="s8 cl rt"> 81.54</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s3 cl rt"> 36.01</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 78.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod335.html#inst_tag_31173" id="tag_urg_inst_31173">Ifpa</a></td>
<td class="s5 cl rt"> 59.02</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.02</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod652.html#inst_tag_65962" id="tag_urg_inst_65962">Io</a></td>
<td class="s3 cl rt"> 37.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 37.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod766.html#inst_tag_73277" id="tag_urg_inst_73277">Ip</a></td>
<td class="s5 cl rt"> 54.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod28.html#inst_tag_193" id="tag_urg_inst_193">Irspp</a></td>
<td class="s4 cl rt"> 46.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod686.html#inst_tag_67848" id="tag_urg_inst_67848">It</a></td>
<td class="s5 cl rt"> 53.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod609.html#inst_tag_59549" id="tag_urg_inst_59549">ucic72193b83c</a></td>
<td class="s3 cl rt"> 38.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 38.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod356.html#inst_tag_31261" id="tag_urg_inst_31261">upc</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod833.html#inst_tag_75547" id="tag_urg_inst_75547">upc_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod700.html#inst_tag_67910" id="tag_urg_inst_67910">ups</a></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1907_0.html#inst_tag_230944" id="tag_urg_inst_230944">ursrrerg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1405_0.html#inst_tag_172233" id="tag_urg_inst_172233">ursrsg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod839.html#inst_tag_75563" id="tag_urg_inst_75563">uu922e3a49</a></td>
<td class="s7 cl rt"> 70.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod412.html#inst_tag_32005" id="tag_urg_inst_32005">uua42ce297cd</a></td>
<td class="s7 cl rt"> 70.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_3a6b6eea'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1005.html" >rsnoc_z_H_R_G_T2_U_U_3a6b6eea</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>62</td><td>48</td><td>77.42</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126634</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126639</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>126645</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126653</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126658</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126675</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126681</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>126685</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>126710</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>126799</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>126877</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>126888</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>127077</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>127082</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>127190</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
126633                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126634     1/1          		if ( ! Sys_Clk_RstN )
126635     1/1          			u_fc98 &lt;= #1.0 ( 7'b0 );
126636     1/1          		else if ( u_5717 )
126637     1/1          			u_fc98 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
                        MISSING_ELSE
126638                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126639     1/1          		if ( ! Sys_Clk_RstN )
126640     1/1          			u_8135 &lt;= #1.0 ( 3'b0 );
126641     1/1          		else if ( u_5717 )
126642     1/1          			u_8135 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
                        MISSING_ELSE
126643                  	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
126644                  	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
126645     1/1          		case ( uu_cc5c_caseSel )
126646     <font color = "red">0/1     ==>  			2'b01   : u_cc5c = 4'b0000 ;</font>
126647     <font color = "red">0/1     ==>  			2'b10   : u_cc5c = 4'b0100 ;</font>
126648     1/1          			2'b0    : u_cc5c = Req1_OpcT ;
126649     <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
126650                  		endcase
126651                  	end
126652                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126653     1/1          		if ( ! Sys_Clk_RstN )
126654     1/1          			u_da22 &lt;= #1.0 ( 4'b0 );
126655     1/1          		else if ( u_5717 )
126656     1/1          			u_da22 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
                        MISSING_ELSE
126657                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126658     1/1          		if ( ! Sys_Clk_RstN )
126659     1/1          			u_31e2 &lt;= #1.0 ( 8'b0 );
126660     1/1          		else if ( u_5717 )
126661     1/1          			u_31e2 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
                        MISSING_ELSE
126662                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
126663                  		.Clk( Sys_Clk )
126664                  	,	.Clk_ClkS( Sys_Clk_ClkS )
126665                  	,	.Clk_En( Sys_Clk_En )
126666                  	,	.Clk_EnS( Sys_Clk_EnS )
126667                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
126668                  	,	.Clk_RstN( Sys_Clk_RstN )
126669                  	,	.Clk_Tm( Sys_Clk_Tm )
126670                  	,	.O( u_bb4d )
126671                  	,	.Reset( NextRsp1 )
126672                  	,	.Set( CxtEn &amp; CxtId )
126673                  	);
126674                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126675     1/1          		if ( ! Sys_Clk_RstN )
126676     1/1          			u_f3f5 &lt;= #1.0 ( 2'b0 );
126677     1/1          		else if ( u_5717 )
126678     1/1          			u_f3f5 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
                        MISSING_ELSE
126679                  	rsnoc_z_T_C_S_C_L_R_C_Ic72193b83c_L14 ucic72193b83c( .I_121043210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
126680                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126681     1/1          		if ( ! Sys_Clk_RstN )
126682     1/1          			u_703a &lt;= #1.0 ( 7'b0 );
126683     1/1          		else if ( u_5717 )
126684     1/1          			u_703a &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
                        MISSING_ELSE
126685     1/1          	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
126686     1/1          			1'b1    : u_1002 = Cxt_0 ;
126687     <font color = "red">0/1     ==>  			default : u_1002 = 32'b0 ;</font>
126688                  		endcase
126689                  	end
126690                  	rsnoc_z_H_R_U_B_B_A274 Ib(
126691                  		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
126692                  	);
126693                  	rsnoc_z_H_R_N_T_U_P_Pc_4d3cab65 upc(
126694                  		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
126695                  	);
126696                  	assign uRsp_Status_caseSel =
126697                  		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
126698                  			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
126699                  					&amp;	Rsp2_Status == 2'b01
126700                  				&amp;
126701                  				Rsp_Last
126702                  			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
126703                  				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
126704                  			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
126705                  			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
126706                  				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
126707                  		}
126708                  		;
126709                  	always @( uRsp_Status_caseSel ) begin
126710     1/1          		case ( uRsp_Status_caseSel )
126711     1/1          			5'b00001 : Rsp_Status = 2'b10 ;
126712     <font color = "red">0/1     ==>  			5'b00010 : Rsp_Status = 2'b01 ;</font>
126713     1/1          			5'b00100 : Rsp_Status = 2'b10 ;
126714     1/1          			5'b01000 : Rsp_Status = 2'b01 ;
126715     1/1          			5'b10000 : Rsp_Status = 2'b10 ;
126716     <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
126717                  		endcase
126718                  	end
126719                  	rsnoc_z_H_R_G_T2_P_U_d6c4169d Ip(
126720                  		.Cxt_AddLd0( CxtPkt_AddLd0 )
126721                  	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
126722                  	,	.Cxt_Echo( CxtPkt_Echo )
126723                  	,	.Cxt_Head( CxtPkt_Head )
126724                  	,	.Cxt_Len1( CxtPkt_Len1 )
126725                  	,	.Cxt_OpcT( CxtPkt_OpcT )
126726                  	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
126727                  	,	.CxtUsed( CxtUsed )
126728                  	,	.Rx_CxtId( 1'b1 )
126729                  	,	.Rx_Head( RxPkt_Head )
126730                  	,	.Rx_Last( RxPkt_Last )
126731                  	,	.Rx_Opc( RxPkt_Opc )
126732                  	,	.Rx_Pld( RxPkt_Pld )
126733                  	,	.Rx_Rdy( RxPkt_Rdy )
126734                  	,	.Rx_Status( RxPkt_Status )
126735                  	,	.Rx_Vld( RxPkt_Vld )
126736                  	,	.Sys_Clk( Sys_Clk )
126737                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
126738                  	,	.Sys_Clk_En( Sys_Clk_En )
126739                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
126740                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
126741                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
126742                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
126743                  	,	.Sys_Pwr_Idle( )
126744                  	,	.Sys_Pwr_WakeUp( )
126745                  	,	.Tx_Data( TxPkt_Data )
126746                  	,	.Tx_Head( TxPkt_Head )
126747                  	,	.Tx_Rdy( TxPkt_Rdy )
126748                  	,	.Tx_Tail( TxPkt_Tail )
126749                  	,	.Tx_Vld( TxPkt_Vld )
126750                  	,	.TxCxtId( TxPktCxtId )
126751                  	,	.TxLast( TxPktLast )
126752                  	);
126753                  	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
126754                  	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
126755                  	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
126756                  	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
126757                  		.CxtUsed( CxtUsed )
126758                  	,	.FreeCxt( CtxFreeId )
126759                  	,	.FreeVld( CxtFreeVld )
126760                  	,	.NewCxt( CxtId )
126761                  	,	.NewRdy( CxtRdy )
126762                  	,	.NewVld( CxtEn )
126763                  	,	.Sys_Clk( Sys_Clk )
126764                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
126765                  	,	.Sys_Clk_En( Sys_Clk_En )
126766                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
126767                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
126768                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
126769                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
126770                  	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
126771                  	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
126772                  	);
126773                  	assign Req1_AddMdL = Req1_AddNttp [30:8];
126774                  	rsnoc_z_H_R_G_T2_O_U_5b3781b9 Io(
126775                  		.Cxt_0( Cxt_0 )
126776                  	,	.CxtUsed( CxtUsed )
126777                  	,	.Rdy( OrdRdy )
126778                  	,	.Req_AddLd0( Req1_AddLd0 )
126779                  	,	.Req_AddMdL( Req1_AddMdL )
126780                  	,	.Req_Len1( Req1_Len1 )
126781                  	,	.Req_OpcT( Req1_OpcT )
126782                  	,	.Req_RouteId( Req1_RouteId )
126783                  	,	.Req_Strm( 1'b0 )
126784                  	,	.ReqRdy( TrnRdy )
126785                  	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
126786                  	,	.Sys_Clk( Sys_Clk )
126787                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
126788                  	,	.Sys_Clk_En( Sys_Clk_En )
126789                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
126790                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
126791                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
126792                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
126793                  	,	.Sys_Pwr_Idle( )
126794                  	,	.Sys_Pwr_WakeUp( )
126795                  	);
126796                  	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Urg );
126797                  	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
126798                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
126799     1/1          		if ( ! Sys_Clk_RstN )
126800     1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
126801     1/1          		else if ( NextTrn )
126802     1/1          			ReqHead &lt;= #1.0 ( Pld_Last );
                        MISSING_ELSE
126803                  	rsnoc_z_H_R_G_T2_T_U_d6c4169d It(
126804                  		.AddrBase( IdInfo_0_AddrBase )
126805                  	,	.Cmd_Echo( Req1_Echo )
126806                  	,	.Cmd_KeyId( Req1_KeyId )
126807                  	,	.Cmd_Len1( Req1_Len1 )
126808                  	,	.Cmd_Lock( Req1_Lock )
126809                  	,	.Cmd_OpcT( Req1_OpcT )
126810                  	,	.Cmd_RawAddr( Req1_RawAddr )
126811                  	,	.Cmd_RouteId( Req1_RouteId )
126812                  	,	.Cmd_Status( Req1_Status )
126813                  	,	.Cmd_User( Req1_User )
126814                  	,	.HitId( Translation_0_Id )
126815                  	,	.Pld_Data( Pld_Data )
126816                  	,	.Pld_Last( Pld_Last )
126817                  	,	.Rdy( TrnRdy )
126818                  	,	.Rx_Data( RxErr_Data )
126819                  	,	.Rx_Head( RxErr_Head )
126820                  	,	.Rx_Rdy( RxErr_Rdy )
126821                  	,	.Rx_Tail( RxErr_Tail )
126822                  	,	.Rx_Vld( RxErr_Vld )
126823                  	,	.Sys_Clk( Sys_Clk )
126824                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
126825                  	,	.Sys_Clk_En( Sys_Clk_En )
126826                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
126827                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
126828                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
126829                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
126830                  	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
126831                  	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
126832                  	,	.Vld( TrnVld )
126833                  	);
126834                  	assign Req1_Addr = Req1_RawAddr;
126835                  	assign PipeIn_Addr = Req1_Addr;
126836                  	assign u_cb9b_0 = PipeIn_Addr;
126837                  	assign WrapTrRd = Req1_OpcT == 4'b0001;
126838                  	assign WrapTrWr = Req1_OpcT == 4'b0101;
126839                  	assign u_c4ee = Req1_Len1 [6:2];
126840                  	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 5'b0 );
126841                  	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
126842                  	assign PipeIn_BurstType = Req1_BurstType;
126843                  	assign u_cb9b_1 = PipeIn_BurstType;
126844                  	assign u_cb9b_11 = PipeIn_Opc;
126845                  	assign PipeIn_Urg = Req1_Urg;
126846                  	assign u_cb9b_17 = PipeIn_Urg;
126847                  	assign PipeIn_User = Req1_User;
126848                  	assign u_cb9b_19 = PipeIn_User;
126849                  	assign PipeIn_Data = Pld_Data;
126850                  	assign u_cb9b_2 = PipeIn_Data;
126851                  	assign Req1_Fail = Req1_Status == 2'b11;
126852                  	assign PipeIn_Fail = Req1_Fail;
126853                  	assign u_cb9b_4 = PipeIn_Fail;
126854                  	assign PipeIn_Head = ReqHead;
126855                  	assign u_cb9b_6 = PipeIn_Head;
126856                  	assign PipeIn_Last = Pld_Last;
126857                  	assign u_cb9b_7 = PipeIn_Last;
126858                  	assign PipeIn_Len1 = Req1_Len1;
126859                  	assign u_cb9b_8 = PipeIn_Len1;
126860                  	assign PipeIn_Lock = Req1_Lock;
126861                  	assign u_cb9b_9 = PipeIn_Lock;
126862                  	assign ReqVld = TrnVld &amp; ~ TrnGate;
126863                  	assign PostRdy = GenLcl_Req_Rdy;
126864                  	assign PipeOut_Urg = u_d4d9_17;
126865                  	assign PipeOut_Head = u_d4d9_6;
126866                  	assign PipeOutHead = PipeOut_Head;
126867                  	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
126868                  	assign uReq1_Opc_caseSel =
126869                  		{		Req1_OpcT == 4'b0110
126870                  			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
126871                  			,	Req1_OpcT == 4'b0011
126872                  			,	Req1_OpcT == 4'b0010
126873                  			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
126874                  		}
126875                  		;
126876                  	always @( uReq1_Opc_caseSel ) begin
126877     1/1          		case ( uReq1_Opc_caseSel )
126878     1/1          			5'b00001 : Req1_Opc = 3'b000 ;
126879     <font color = "red">0/1     ==>  			5'b00010 : Req1_Opc = 3'b010 ;</font>
126880     <font color = "red">0/1     ==>  			5'b00100 : Req1_Opc = 3'b001 ;</font>
126881     1/1          			5'b01000 : Req1_Opc = 3'b100 ;
126882     <font color = "red">0/1     ==>  			5'b10000 : Req1_Opc = 3'b101 ;</font>
126883     <font color = "red">0/1     ==>  			default  : Req1_Opc = 3'b000 ;</font>
126884                  		endcase
126885                  	end
126886                  	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
126887                  	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
126888     1/1          		case ( uPipeIn_Opc_caseSel )
126889     <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
126890     <font color = "red">0/1     ==>  			3'b010  : PipeIn_Opc = 3'b000 ;</font>
126891     <font color = "red">0/1     ==>  			3'b100  : PipeIn_Opc = 3'b100 ;</font>
126892     1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
126893     <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
126894                  		endcase
126895                  	end
126896                  	rsnoc_z_H_R_U_P_N_e5534060_A32138010117103001101080 Ifpa(
126897                  		.Rx_0( u_cb9b_0 )
126898                  	,	.Rx_1( u_cb9b_1 )
126899                  	,	.Rx_11( u_cb9b_11 )
126900                  	,	.Rx_14( 1'b0 )
126901                  	,	.Rx_15( 1'b0 )
126902                  	,	.Rx_17( u_cb9b_17 )
126903                  	,	.Rx_19( u_cb9b_19 )
126904                  	,	.Rx_2( u_cb9b_2 )
126905                  	,	.Rx_4( u_cb9b_4 )
126906                  	,	.Rx_6( u_cb9b_6 )
126907                  	,	.Rx_7( u_cb9b_7 )
126908                  	,	.Rx_8( u_cb9b_8 )
126909                  	,	.Rx_9( u_cb9b_9 )
126910                  	,	.RxRdy( ReqRdy )
126911                  	,	.RxVld( ReqVld )
126912                  	,	.Sys_Clk( Sys_Clk )
126913                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
126914                  	,	.Sys_Clk_En( Sys_Clk_En )
126915                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
126916                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
126917                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
126918                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
126919                  	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
126920                  	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
126921                  	,	.Tx_0( u_d4d9_0 )
126922                  	,	.Tx_1( u_d4d9_1 )
126923                  	,	.Tx_11( u_d4d9_11 )
126924                  	,	.Tx_14( u_d4d9_14 )
126925                  	,	.Tx_15( u_d4d9_15 )
126926                  	,	.Tx_17( u_d4d9_17 )
126927                  	,	.Tx_19( u_d4d9_19 )
126928                  	,	.Tx_2( u_d4d9_2 )
126929                  	,	.Tx_4( u_d4d9_4 )
126930                  	,	.Tx_6( u_d4d9_6 )
126931                  	,	.Tx_7( u_d4d9_7 )
126932                  	,	.Tx_8( u_d4d9_8 )
126933                  	,	.Tx_9( u_d4d9_9 )
126934                  	,	.TxRdy( PipeOutRdy )
126935                  	,	.TxVld( PipeOutVld )
126936                  	);
126937                  	assign PipeOut_Addr = u_d4d9_0;
126938                  	assign GenLcl_Req_Addr = PipeOut_Addr;
126939                  	assign PipeOut_Data = u_d4d9_2;
126940                  	assign MyDatum = PipeOut_Data [35:0];
126941                  	assign MyData = { 2'b0 , MyDatum };
126942                  	rsnoc_z_H_R_N_T_U_P_Ps_4d3cab65 ups(
126943                  		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
126944                  	);
126945                  	assign PipeOut_Fail = u_d4d9_4;
126946                  	assign NullBe = PipeOut_Fail;
126947                  	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
126948                  	assign GenLcl_Req_Vld = PostVld;
126949                  	assign PipeOut_Last = u_d4d9_7;
126950                  	assign GenLcl_Req_Last = PipeOut_Last;
126951                  	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
126952                  	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
126953                  	assign PipeOut_BurstType = u_d4d9_1;
126954                  	assign GenLcl_Req_BurstType = PipeOut_BurstType;
126955                  	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
126956                  	assign PipeOut_Len1 = u_d4d9_8;
126957                  	assign GenLcl_Req_Len1 = PipeOut_Len1;
126958                  	assign PipeOut_Lock = u_d4d9_9;
126959                  	assign GenLcl_Req_Lock = PipeOut_Lock;
126960                  	assign PipeOut_Opc = u_d4d9_11;
126961                  	assign GenLcl_Req_Opc = PipeOut_Opc;
126962                  	assign PipeOut_SeqUnOrdered = u_d4d9_14;
126963                  	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
126964                  	assign PipeOut_SeqUnique = u_d4d9_15;
126965                  	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
126966                  	assign PipeOut_User = u_d4d9_19;
126967                  	assign GenLcl_Req_User = PipeOut_User;
126968                  	assign Rsp0_Rdy = Rsp1_Rdy;
126969                  	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
126970                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
126971                  		.Clk( Sys_Clk )
126972                  	,	.Clk_ClkS( Sys_Clk_ClkS )
126973                  	,	.Clk_En( Sys_Clk_En )
126974                  	,	.Clk_EnS( Sys_Clk_EnS )
126975                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
126976                  	,	.Clk_RstN( Sys_Clk_RstN )
126977                  	,	.Clk_Tm( Sys_Clk_Tm )
126978                  	,	.En( GenLcl_Req_Vld )
126979                  	,	.O( u_43f9 )
126980                  	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
126981                  	,	.Set( NullBe &amp; PipeOutHead )
126982                  	);
126983                  	rsnoc_z_H_R_G_U_P_U_922e3a49 uu922e3a49(
126984                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
126985                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
126986                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
126987                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
126988                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
126989                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
126990                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
126991                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
126992                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
126993                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
126994                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
126995                  	,	.GenLcl_Req_User( GenLcl_Req_User )
126996                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
126997                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
126998                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
126999                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
127000                  	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
127001                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
127002                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
127003                  	,	.GenPrt_Req_Addr( u_Req_Addr )
127004                  	,	.GenPrt_Req_Be( u_Req_Be )
127005                  	,	.GenPrt_Req_BurstType( u_Req_BurstType )
127006                  	,	.GenPrt_Req_Data( u_Req_Data )
127007                  	,	.GenPrt_Req_Last( u_Req_Last )
127008                  	,	.GenPrt_Req_Len1( u_Req_Len1 )
127009                  	,	.GenPrt_Req_Lock( u_Req_Lock )
127010                  	,	.GenPrt_Req_Opc( u_Req_Opc )
127011                  	,	.GenPrt_Req_Rdy( u_Req_Rdy )
127012                  	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
127013                  	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
127014                  	,	.GenPrt_Req_User( u_Req_User )
127015                  	,	.GenPrt_Req_Vld( u_Req_Vld )
127016                  	,	.GenPrt_Rsp_Data( u_Rsp_Data )
127017                  	,	.GenPrt_Rsp_Last( u_Rsp_Last )
127018                  	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
127019                  	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
127020                  	,	.GenPrt_Rsp_Status( u_Rsp_Status )
127021                  	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
127022                  	);
127023                  	rsnoc_z_H_R_G_U_Q_U_a42ce297cd uua42ce297cd(
127024                  		.GenLcl_Req_Addr( u_Req_Addr )
127025                  	,	.GenLcl_Req_Be( u_Req_Be )
127026                  	,	.GenLcl_Req_BurstType( u_Req_BurstType )
127027                  	,	.GenLcl_Req_Data( u_Req_Data )
127028                  	,	.GenLcl_Req_Last( u_Req_Last )
127029                  	,	.GenLcl_Req_Len1( u_Req_Len1 )
127030                  	,	.GenLcl_Req_Lock( u_Req_Lock )
127031                  	,	.GenLcl_Req_Opc( u_Req_Opc )
127032                  	,	.GenLcl_Req_Rdy( u_Req_Rdy )
127033                  	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
127034                  	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
127035                  	,	.GenLcl_Req_User( u_Req_User )
127036                  	,	.GenLcl_Req_Vld( u_Req_Vld )
127037                  	,	.GenLcl_Rsp_Data( u_Rsp_Data )
127038                  	,	.GenLcl_Rsp_Last( u_Rsp_Last )
127039                  	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
127040                  	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
127041                  	,	.GenLcl_Rsp_Status( u_Rsp_Status )
127042                  	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
127043                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
127044                  	,	.GenPrt_Req_Be( Gen_Req_Be )
127045                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
127046                  	,	.GenPrt_Req_Data( Gen_Req_Data )
127047                  	,	.GenPrt_Req_Last( Gen_Req_Last )
127048                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
127049                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
127050                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
127051                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
127052                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
127053                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
127054                  	,	.GenPrt_Req_User( Gen_Req_User )
127055                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
127056                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
127057                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
127058                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
127059                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
127060                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
127061                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
127062                  	,	.Sys_Clk( Sys_Clk )
127063                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
127064                  	,	.Sys_Clk_En( Sys_Clk_En )
127065                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
127066                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
127067                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
127068                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
127069                  	,	.Sys_Pwr_Idle( u_70_Idle )
127070                  	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
127071                  	);
127072                  	assign IdInfo_0_Id = Translation_0_Id;
127073                  	assign IdInfo_1_Id = Req1_KeyId;
127074                  	assign u_b16a = u_236 ? 2'b11 : 2'b0;
127075                  	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
127076                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
127077     1/1          		if ( ! Sys_Clk_RstN )
127078     1/1          			Load &lt;= #1.0 ( 2'b0 );
127079     1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
127080                  	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
127081                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
127082     1/1          		if ( ! Sys_Clk_RstN )
127083     1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
127084     1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
127085                  	assign RxInt_Rdy = RxIn_Rdy;
127086                  	assign Rx_Rdy = RxInt_Rdy;
127087                  	assign WakeUp_Rx = Rx_Vld;
127088                  	assign Sys_Pwr_WakeUp = WakeUp_Rx;
127089                  	assign u_f14a = RxIn_Data [106:93];
127090                  	assign Translation_0_Aperture = u_f14a [13:5];
127091                  	assign TxBypData = TxIn_Data [37:0];
127092                  	assign TxLcl_Data =
127093                  		{			{	TxIn_Data [107]
127094                  			,	TxIn_Data [106:93]
127095                  			,	TxIn_Data [92:89]
127096                  			,	TxIn_Data [88:87]
127097                  			,	TxIn_Data [86:80]
127098                  			,	TxIn_Data [79:49]
127099                  			,	TxIn_Data [48:41]
127100                  			,	TxIn_Data [40:38]
127101                  			}
127102                  		,
127103                  		TxBypData
127104                  		};
127105                  	assign Tx_Data = { TxLcl_Data [107:38] , TxLcl_Data [37:0] };
127106                  	assign TxLcl_Head = TxIn_Head;
127107                  	assign Tx_Head = TxLcl_Head;
127108                  	assign TxLcl_Tail = TxIn_Tail;
127109                  	assign Tx_Tail = TxLcl_Tail;
127110                  	assign TxLcl_Vld = TxIn_Vld;
127111                  	assign Tx_Vld = TxLcl_Vld;
127112                  	assign WakeUp_Other = 1'b0;
127113                  	assign u_fd35_Data_Datum3_Byte = TxIn_Data [34:27];
127114                  	assign Dbg_Tx_Data_Datum3_Byte = u_fd35_Data_Datum3_Byte;
127115                  	assign u_fd35_Data_Datum2_Be = TxIn_Data [26];
127116                  	assign Dbg_Tx_Data_Datum2_Be = u_fd35_Data_Datum2_Be;
127117                  	assign u_fd35_Data_Datum2_Byte = TxIn_Data [25:18];
127118                  	assign Dbg_Tx_Data_Datum2_Byte = u_fd35_Data_Datum2_Byte;
127119                  	assign u_fd35_Hdr_Status = TxIn_Data [88:87];
127120                  	assign Dbg_Tx_Hdr_Status = u_fd35_Hdr_Status;
127121                  	assign u_fd35_Hdr_Addr = TxIn_Data [79:49];
127122                  	assign Dbg_Tx_Hdr_Addr = u_fd35_Hdr_Addr;
127123                  	assign u_fd35_Hdr_Lock = TxIn_Data [107];
127124                  	assign Dbg_Tx_Hdr_Lock = u_fd35_Hdr_Lock;
127125                  	assign u_fd35_Hdr_Echo = TxIn_Data [40:38];
127126                  	assign Dbg_Tx_Hdr_Echo = u_fd35_Hdr_Echo;
127127                  	assign u_fd35_Hdr_Len1 = TxIn_Data [86:80];
127128                  	assign Dbg_Tx_Hdr_Len1 = u_fd35_Hdr_Len1;
127129                  	assign u_fd35_Hdr_User = TxIn_Data [48:41];
127130                  	assign Dbg_Tx_Hdr_User = u_fd35_Hdr_User;
127131                  	assign u_fd35_Hdr_Opc = TxIn_Data [92:89];
127132                  	assign Dbg_Tx_Hdr_Opc = u_fd35_Hdr_Opc;
127133                  	assign u_fd35_Hdr_RouteId = TxIn_Data [106:93];
127134                  	assign Dbg_Tx_Hdr_RouteId = u_fd35_Hdr_RouteId;
127135                  	assign u_a9bf_Data_Last = RxIn_Data [37];
127136                  	assign Dbg_Rx_Data_Last = u_a9bf_Data_Last;
127137                  	assign u_a9bf_Data_Err = RxIn_Data [36];
127138                  	assign Dbg_Rx_Data_Err = u_a9bf_Data_Err;
127139                  	assign u_a9bf_Data_Datum1_Be = RxIn_Data [17];
127140                  	assign Dbg_Rx_Data_Datum1_Be = u_a9bf_Data_Datum1_Be;
127141                  	assign u_a9bf_Data_Datum1_Byte = RxIn_Data [16:9];
127142                  	assign Dbg_Rx_Data_Datum1_Byte = u_a9bf_Data_Datum1_Byte;
127143                  	assign u_a9bf_Data_Datum0_Be = RxIn_Data [8];
127144                  	assign Dbg_Rx_Data_Datum0_Be = u_a9bf_Data_Datum0_Be;
127145                  	assign u_a9bf_Data_Datum0_Byte = RxIn_Data [7:0];
127146                  	assign Dbg_Rx_Data_Datum0_Byte = u_a9bf_Data_Datum0_Byte;
127147                  	assign u_a9bf_Data_Datum3_Be = RxIn_Data [35];
127148                  	assign Dbg_Rx_Data_Datum3_Be = u_a9bf_Data_Datum3_Be;
127149                  	assign u_a9bf_Data_Datum3_Byte = RxIn_Data [34:27];
127150                  	assign Dbg_Rx_Data_Datum3_Byte = u_a9bf_Data_Datum3_Byte;
127151                  	assign u_a9bf_Data_Datum2_Be = RxIn_Data [26];
127152                  	assign Dbg_Rx_Data_Datum2_Be = u_a9bf_Data_Datum2_Be;
127153                  	assign u_a9bf_Data_Datum2_Byte = RxIn_Data [25:18];
127154                  	assign Dbg_Rx_Data_Datum2_Byte = u_a9bf_Data_Datum2_Byte;
127155                  	assign u_a9bf_Hdr_Status = RxIn_Data [88:87];
127156                  	assign Dbg_Rx_Hdr_Status = u_a9bf_Hdr_Status;
127157                  	assign u_a9bf_Hdr_Addr = RxIn_Data [79:49];
127158                  	assign Dbg_Rx_Hdr_Addr = u_a9bf_Hdr_Addr;
127159                  	assign u_a9bf_Hdr_Lock = RxIn_Data [107];
127160                  	assign Dbg_Rx_Hdr_Lock = u_a9bf_Hdr_Lock;
127161                  	assign u_a9bf_Hdr_Echo = RxIn_Data [40:38];
127162                  	assign Dbg_Rx_Hdr_Echo = u_a9bf_Hdr_Echo;
127163                  	assign u_a9bf_Hdr_Len1 = RxIn_Data [86:80];
127164                  	assign Dbg_Rx_Hdr_Len1 = u_a9bf_Hdr_Len1;
127165                  	assign u_a9bf_Hdr_User = RxIn_Data [48:41];
127166                  	assign Dbg_Rx_Hdr_User = u_a9bf_Hdr_User;
127167                  	assign u_a9bf_Hdr_Opc = RxIn_Data [92:89];
127168                  	assign Dbg_Rx_Hdr_Opc = u_a9bf_Hdr_Opc;
127169                  	assign u_a9bf_Hdr_RouteId = RxIn_Data [106:93];
127170                  	assign Dbg_Rx_Hdr_RouteId = u_a9bf_Hdr_RouteId;
127171                  	assign u_fd35_Data_Last = TxIn_Data [37];
127172                  	assign Dbg_Tx_Data_Last = u_fd35_Data_Last;
127173                  	assign u_fd35_Data_Err = TxIn_Data [36];
127174                  	assign Dbg_Tx_Data_Err = u_fd35_Data_Err;
127175                  	assign u_fd35_Data_Datum1_Be = TxIn_Data [17];
127176                  	assign Dbg_Tx_Data_Datum1_Be = u_fd35_Data_Datum1_Be;
127177                  	assign u_fd35_Data_Datum1_Byte = TxIn_Data [16:9];
127178                  	assign Dbg_Tx_Data_Datum1_Byte = u_fd35_Data_Datum1_Byte;
127179                  	assign u_fd35_Data_Datum0_Be = TxIn_Data [8];
127180                  	assign Dbg_Tx_Data_Datum0_Be = u_fd35_Data_Datum0_Be;
127181                  	assign u_fd35_Data_Datum0_Byte = TxIn_Data [7:0];
127182                  	assign Dbg_Tx_Data_Datum0_Byte = u_fd35_Data_Datum0_Byte;
127183                  	assign u_fd35_Data_Datum3_Be = TxIn_Data [35];
127184                  	assign Dbg_Tx_Data_Datum3_Be = u_fd35_Data_Datum3_Be;
127185                  	assign u_5ddf = CxtUsed;
127186                  	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
127187                  	// synopsys translate_off
127188                  	// synthesis translate_off
127189                  	always @( posedge Sys_Clk )
127190     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
127191     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
127192     <font color = "grey">unreachable  </font>				dontStop = 0;
127193     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
127194     <font color = "grey">unreachable  </font>				if (!dontStop) begin
127195     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
127196     <font color = "grey">unreachable  </font>					$stop;
127197                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
127198                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1005.html" >rsnoc_z_H_R_G_T2_U_U_3a6b6eea</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126637
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126642
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126656
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126661
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126678
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126684
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       126841
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       127074
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1005.html" >rsnoc_z_H_R_G_T2_U_U_3a6b6eea</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">25</td>
<td class="rt">46.30 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">1010</td>
<td class="rt">468</td>
<td class="rt">46.34 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">505</td>
<td class="rt">235</td>
<td class="rt">46.53 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">505</td>
<td class="rt">233</td>
<td class="rt">46.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">54</td>
<td class="rt">25</td>
<td class="rt">46.30 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">1010</td>
<td class="rt">468</td>
<td class="rt">46.34 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">505</td>
<td class="rt">235</td>
<td class="rt">46.53 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">505</td>
<td class="rt">233</td>
<td class="rt">46.14 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[12:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[42:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[61:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[81:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[97:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:98]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[8:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[37:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[78:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[81:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[97:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:98]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1005.html" >rsnoc_z_H_R_G_T2_U_U_3a6b6eea</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">37</td>
<td class="rt">63.79 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">126841</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">127074</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">126634</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">126639</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">126645</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">126653</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">126658</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">126675</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">126681</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">126685</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">126710</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">126799</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">126877</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">126888</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">127077</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">127082</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126841     	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
127074     	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126634     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126635     			u_fc98 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
126636     		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
126637     			u_fc98 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126639     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126640     			u_8135 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
126641     		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
126642     			u_8135 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126645     		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
126646     			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
126647     			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "red">			==></font>
126648     			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
126649     			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126653     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126654     			u_da22 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
126655     		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
126656     			u_da22 <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126658     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126659     			u_31e2 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
126660     		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
126661     			u_31e2 <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126675     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126676     			u_f3f5 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
126677     		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
126678     			u_f3f5 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126681     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126682     			u_703a <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
126683     		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
126684     			u_703a <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126685     	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
           	                           <font color = "red">-1-</font>               		               
126686     			1'b1    : u_1002 = Cxt_0 ;
           <font color = "green">			==></font>
126687     			default : u_1002 = 32'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126710     		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
126711     			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
126712     			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
126713     			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
126714     			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "green">			==></font>
126715     			5'b10000 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
126716     			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126799     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
126800     			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
126801     		else if ( NextTrn )
           		     <font color = "green">-2-</font>  
126802     			ReqHead <= #1.0 ( Pld_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126877     		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
126878     			5'b00001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
126879     			5'b00010 : Req1_Opc = 3'b010 ;
           <font color = "red">			==></font>
126880     			5'b00100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
126881     			5'b01000 : Req1_Opc = 3'b100 ;
           <font color = "green">			==></font>
126882     			5'b10000 : Req1_Opc = 3'b101 ;
           <font color = "red">			==></font>
126883     			default  : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
126888     		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
126889     			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
126890     			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
126891     			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "red">			==></font>
126892     			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
126893     			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
127077     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
127078     			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
127079     		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
127082     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
127083     			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
127084     		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_84546">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_3a6b6eea">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
