
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_768:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd0000ff; valaddr_reg:x3; val_offset:2304*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2304*0 + 3*6*FLEN/8, x4, x1, x2)

inst_769:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd0001ff; valaddr_reg:x3; val_offset:2307*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2307*0 + 3*6*FLEN/8, x4, x1, x2)

inst_770:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd0003ff; valaddr_reg:x3; val_offset:2310*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2310*0 + 3*6*FLEN/8, x4, x1, x2)

inst_771:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd0007ff; valaddr_reg:x3; val_offset:2313*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2313*0 + 3*6*FLEN/8, x4, x1, x2)

inst_772:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd000fff; valaddr_reg:x3; val_offset:2316*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2316*0 + 3*6*FLEN/8, x4, x1, x2)

inst_773:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd001fff; valaddr_reg:x3; val_offset:2319*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2319*0 + 3*6*FLEN/8, x4, x1, x2)

inst_774:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd003fff; valaddr_reg:x3; val_offset:2322*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2322*0 + 3*6*FLEN/8, x4, x1, x2)

inst_775:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd007fff; valaddr_reg:x3; val_offset:2325*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2325*0 + 3*6*FLEN/8, x4, x1, x2)

inst_776:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd00ffff; valaddr_reg:x3; val_offset:2328*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2328*0 + 3*6*FLEN/8, x4, x1, x2)

inst_777:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd01ffff; valaddr_reg:x3; val_offset:2331*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2331*0 + 3*6*FLEN/8, x4, x1, x2)

inst_778:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd03ffff; valaddr_reg:x3; val_offset:2334*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2334*0 + 3*6*FLEN/8, x4, x1, x2)

inst_779:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd07ffff; valaddr_reg:x3; val_offset:2337*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2337*0 + 3*6*FLEN/8, x4, x1, x2)

inst_780:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd0fffff; valaddr_reg:x3; val_offset:2340*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2340*0 + 3*6*FLEN/8, x4, x1, x2)

inst_781:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd1fffff; valaddr_reg:x3; val_offset:2343*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2343*0 + 3*6*FLEN/8, x4, x1, x2)

inst_782:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd3fffff; valaddr_reg:x3; val_offset:2346*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2346*0 + 3*6*FLEN/8, x4, x1, x2)

inst_783:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd400000; valaddr_reg:x3; val_offset:2349*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2349*0 + 3*6*FLEN/8, x4, x1, x2)

inst_784:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd600000; valaddr_reg:x3; val_offset:2352*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2352*0 + 3*6*FLEN/8, x4, x1, x2)

inst_785:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd700000; valaddr_reg:x3; val_offset:2355*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2355*0 + 3*6*FLEN/8, x4, x1, x2)

inst_786:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd780000; valaddr_reg:x3; val_offset:2358*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2358*0 + 3*6*FLEN/8, x4, x1, x2)

inst_787:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd7c0000; valaddr_reg:x3; val_offset:2361*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2361*0 + 3*6*FLEN/8, x4, x1, x2)

inst_788:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd7e0000; valaddr_reg:x3; val_offset:2364*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2364*0 + 3*6*FLEN/8, x4, x1, x2)

inst_789:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd7f0000; valaddr_reg:x3; val_offset:2367*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2367*0 + 3*6*FLEN/8, x4, x1, x2)

inst_790:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd7f8000; valaddr_reg:x3; val_offset:2370*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2370*0 + 3*6*FLEN/8, x4, x1, x2)

inst_791:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd7fc000; valaddr_reg:x3; val_offset:2373*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2373*0 + 3*6*FLEN/8, x4, x1, x2)

inst_792:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd7fe000; valaddr_reg:x3; val_offset:2376*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2376*0 + 3*6*FLEN/8, x4, x1, x2)

inst_793:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd7ff000; valaddr_reg:x3; val_offset:2379*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2379*0 + 3*6*FLEN/8, x4, x1, x2)

inst_794:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd7ff800; valaddr_reg:x3; val_offset:2382*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2382*0 + 3*6*FLEN/8, x4, x1, x2)

inst_795:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd7ffc00; valaddr_reg:x3; val_offset:2385*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2385*0 + 3*6*FLEN/8, x4, x1, x2)

inst_796:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd7ffe00; valaddr_reg:x3; val_offset:2388*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2388*0 + 3*6*FLEN/8, x4, x1, x2)

inst_797:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd7fff00; valaddr_reg:x3; val_offset:2391*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2391*0 + 3*6*FLEN/8, x4, x1, x2)

inst_798:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd7fff80; valaddr_reg:x3; val_offset:2394*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2394*0 + 3*6*FLEN/8, x4, x1, x2)

inst_799:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd7fffc0; valaddr_reg:x3; val_offset:2397*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2397*0 + 3*6*FLEN/8, x4, x1, x2)

inst_800:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd7fffe0; valaddr_reg:x3; val_offset:2400*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2400*0 + 3*6*FLEN/8, x4, x1, x2)

inst_801:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd7ffff0; valaddr_reg:x3; val_offset:2403*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2403*0 + 3*6*FLEN/8, x4, x1, x2)

inst_802:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd7ffff8; valaddr_reg:x3; val_offset:2406*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2406*0 + 3*6*FLEN/8, x4, x1, x2)

inst_803:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd7ffffc; valaddr_reg:x3; val_offset:2409*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2409*0 + 3*6*FLEN/8, x4, x1, x2)

inst_804:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd7ffffe; valaddr_reg:x3; val_offset:2412*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2412*0 + 3*6*FLEN/8, x4, x1, x2)

inst_805:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x15f740 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7c95f740; op2val:0x0;
op3val:0xd7fffff; valaddr_reg:x3; val_offset:2415*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2415*0 + 3*6*FLEN/8, x4, x1, x2)

inst_806:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3f800001; valaddr_reg:x3; val_offset:2418*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2418*0 + 3*6*FLEN/8, x4, x1, x2)

inst_807:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3f800003; valaddr_reg:x3; val_offset:2421*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2421*0 + 3*6*FLEN/8, x4, x1, x2)

inst_808:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3f800007; valaddr_reg:x3; val_offset:2424*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2424*0 + 3*6*FLEN/8, x4, x1, x2)

inst_809:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3f999999; valaddr_reg:x3; val_offset:2427*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2427*0 + 3*6*FLEN/8, x4, x1, x2)

inst_810:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:2430*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2430*0 + 3*6*FLEN/8, x4, x1, x2)

inst_811:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:2433*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2433*0 + 3*6*FLEN/8, x4, x1, x2)

inst_812:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:2436*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2436*0 + 3*6*FLEN/8, x4, x1, x2)

inst_813:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:2439*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2439*0 + 3*6*FLEN/8, x4, x1, x2)

inst_814:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:2442*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2442*0 + 3*6*FLEN/8, x4, x1, x2)

inst_815:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:2445*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2445*0 + 3*6*FLEN/8, x4, x1, x2)

inst_816:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:2448*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2448*0 + 3*6*FLEN/8, x4, x1, x2)

inst_817:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:2451*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2451*0 + 3*6*FLEN/8, x4, x1, x2)

inst_818:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:2454*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2454*0 + 3*6*FLEN/8, x4, x1, x2)

inst_819:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:2457*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2457*0 + 3*6*FLEN/8, x4, x1, x2)

inst_820:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:2460*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2460*0 + 3*6*FLEN/8, x4, x1, x2)

inst_821:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:2463*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2463*0 + 3*6*FLEN/8, x4, x1, x2)

inst_822:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b800000; valaddr_reg:x3; val_offset:2466*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2466*0 + 3*6*FLEN/8, x4, x1, x2)

inst_823:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b800001; valaddr_reg:x3; val_offset:2469*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2469*0 + 3*6*FLEN/8, x4, x1, x2)

inst_824:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b800003; valaddr_reg:x3; val_offset:2472*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2472*0 + 3*6*FLEN/8, x4, x1, x2)

inst_825:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b800007; valaddr_reg:x3; val_offset:2475*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2475*0 + 3*6*FLEN/8, x4, x1, x2)

inst_826:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b80000f; valaddr_reg:x3; val_offset:2478*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2478*0 + 3*6*FLEN/8, x4, x1, x2)

inst_827:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b80001f; valaddr_reg:x3; val_offset:2481*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2481*0 + 3*6*FLEN/8, x4, x1, x2)

inst_828:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b80003f; valaddr_reg:x3; val_offset:2484*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2484*0 + 3*6*FLEN/8, x4, x1, x2)

inst_829:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b80007f; valaddr_reg:x3; val_offset:2487*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2487*0 + 3*6*FLEN/8, x4, x1, x2)

inst_830:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b8000ff; valaddr_reg:x3; val_offset:2490*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2490*0 + 3*6*FLEN/8, x4, x1, x2)

inst_831:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b8001ff; valaddr_reg:x3; val_offset:2493*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2493*0 + 3*6*FLEN/8, x4, x1, x2)

inst_832:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b8003ff; valaddr_reg:x3; val_offset:2496*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2496*0 + 3*6*FLEN/8, x4, x1, x2)

inst_833:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b8007ff; valaddr_reg:x3; val_offset:2499*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2499*0 + 3*6*FLEN/8, x4, x1, x2)

inst_834:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b800fff; valaddr_reg:x3; val_offset:2502*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2502*0 + 3*6*FLEN/8, x4, x1, x2)

inst_835:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b801fff; valaddr_reg:x3; val_offset:2505*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2505*0 + 3*6*FLEN/8, x4, x1, x2)

inst_836:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b803fff; valaddr_reg:x3; val_offset:2508*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2508*0 + 3*6*FLEN/8, x4, x1, x2)

inst_837:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b807fff; valaddr_reg:x3; val_offset:2511*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2511*0 + 3*6*FLEN/8, x4, x1, x2)

inst_838:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b80ffff; valaddr_reg:x3; val_offset:2514*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2514*0 + 3*6*FLEN/8, x4, x1, x2)

inst_839:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b81ffff; valaddr_reg:x3; val_offset:2517*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2517*0 + 3*6*FLEN/8, x4, x1, x2)

inst_840:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b83ffff; valaddr_reg:x3; val_offset:2520*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2520*0 + 3*6*FLEN/8, x4, x1, x2)

inst_841:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b87ffff; valaddr_reg:x3; val_offset:2523*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2523*0 + 3*6*FLEN/8, x4, x1, x2)

inst_842:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b8fffff; valaddr_reg:x3; val_offset:2526*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2526*0 + 3*6*FLEN/8, x4, x1, x2)

inst_843:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4b9fffff; valaddr_reg:x3; val_offset:2529*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2529*0 + 3*6*FLEN/8, x4, x1, x2)

inst_844:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bbfffff; valaddr_reg:x3; val_offset:2532*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2532*0 + 3*6*FLEN/8, x4, x1, x2)

inst_845:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bc00000; valaddr_reg:x3; val_offset:2535*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2535*0 + 3*6*FLEN/8, x4, x1, x2)

inst_846:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4be00000; valaddr_reg:x3; val_offset:2538*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2538*0 + 3*6*FLEN/8, x4, x1, x2)

inst_847:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bf00000; valaddr_reg:x3; val_offset:2541*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2541*0 + 3*6*FLEN/8, x4, x1, x2)

inst_848:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bf80000; valaddr_reg:x3; val_offset:2544*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2544*0 + 3*6*FLEN/8, x4, x1, x2)

inst_849:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bfc0000; valaddr_reg:x3; val_offset:2547*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2547*0 + 3*6*FLEN/8, x4, x1, x2)

inst_850:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bfe0000; valaddr_reg:x3; val_offset:2550*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2550*0 + 3*6*FLEN/8, x4, x1, x2)

inst_851:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bff0000; valaddr_reg:x3; val_offset:2553*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2553*0 + 3*6*FLEN/8, x4, x1, x2)

inst_852:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bff8000; valaddr_reg:x3; val_offset:2556*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2556*0 + 3*6*FLEN/8, x4, x1, x2)

inst_853:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bffc000; valaddr_reg:x3; val_offset:2559*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2559*0 + 3*6*FLEN/8, x4, x1, x2)

inst_854:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bffe000; valaddr_reg:x3; val_offset:2562*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2562*0 + 3*6*FLEN/8, x4, x1, x2)

inst_855:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bfff000; valaddr_reg:x3; val_offset:2565*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2565*0 + 3*6*FLEN/8, x4, x1, x2)

inst_856:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bfff800; valaddr_reg:x3; val_offset:2568*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2568*0 + 3*6*FLEN/8, x4, x1, x2)

inst_857:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bfffc00; valaddr_reg:x3; val_offset:2571*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2571*0 + 3*6*FLEN/8, x4, x1, x2)

inst_858:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bfffe00; valaddr_reg:x3; val_offset:2574*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2574*0 + 3*6*FLEN/8, x4, x1, x2)

inst_859:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bffff00; valaddr_reg:x3; val_offset:2577*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2577*0 + 3*6*FLEN/8, x4, x1, x2)

inst_860:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bffff80; valaddr_reg:x3; val_offset:2580*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2580*0 + 3*6*FLEN/8, x4, x1, x2)

inst_861:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bffffc0; valaddr_reg:x3; val_offset:2583*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2583*0 + 3*6*FLEN/8, x4, x1, x2)

inst_862:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bffffe0; valaddr_reg:x3; val_offset:2586*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2586*0 + 3*6*FLEN/8, x4, x1, x2)

inst_863:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bfffff0; valaddr_reg:x3; val_offset:2589*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2589*0 + 3*6*FLEN/8, x4, x1, x2)

inst_864:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bfffff8; valaddr_reg:x3; val_offset:2592*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2592*0 + 3*6*FLEN/8, x4, x1, x2)

inst_865:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bfffffc; valaddr_reg:x3; val_offset:2595*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2595*0 + 3*6*FLEN/8, x4, x1, x2)

inst_866:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bfffffe; valaddr_reg:x3; val_offset:2598*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2598*0 + 3*6*FLEN/8, x4, x1, x2)

inst_867:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3c9f5b and fs2 == 0 and fe2 == 0x04 and fm2 == 0x2db8ff and fs3 == 0 and fe3 == 0x97 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbc9f5b; op2val:0x22db8ff;
op3val:0x4bffffff; valaddr_reg:x3; val_offset:2601*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2601*0 + 3*6*FLEN/8, x4, x1, x2)

inst_868:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3d4969 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbd4969; op2val:0x80000000;
op3val:0x80800001; valaddr_reg:x3; val_offset:2604*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2604*0 + 3*6*FLEN/8, x4, x1, x2)

inst_869:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3d4969 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbd4969; op2val:0x80000000;
op3val:0x80800003; valaddr_reg:x3; val_offset:2607*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2607*0 + 3*6*FLEN/8, x4, x1, x2)

inst_870:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3d4969 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbd4969; op2val:0x80000000;
op3val:0x80800007; valaddr_reg:x3; val_offset:2610*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2610*0 + 3*6*FLEN/8, x4, x1, x2)

inst_871:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3d4969 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbd4969; op2val:0x80000000;
op3val:0x80999999; valaddr_reg:x3; val_offset:2613*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2613*0 + 3*6*FLEN/8, x4, x1, x2)

inst_872:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3d4969 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbd4969; op2val:0x80000000;
op3val:0x80a49249; valaddr_reg:x3; val_offset:2616*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2616*0 + 3*6*FLEN/8, x4, x1, x2)

inst_873:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3d4969 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbd4969; op2val:0x80000000;
op3val:0x80b33333; valaddr_reg:x3; val_offset:2619*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2619*0 + 3*6*FLEN/8, x4, x1, x2)

inst_874:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3d4969 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbd4969; op2val:0x80000000;
op3val:0x80b6db6d; valaddr_reg:x3; val_offset:2622*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2622*0 + 3*6*FLEN/8, x4, x1, x2)

inst_875:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3d4969 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbd4969; op2val:0x80000000;
op3val:0x80bbbbbb; valaddr_reg:x3; val_offset:2625*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2625*0 + 3*6*FLEN/8, x4, x1, x2)

inst_876:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3d4969 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbd4969; op2val:0x80000000;
op3val:0x80c44444; valaddr_reg:x3; val_offset:2628*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2628*0 + 3*6*FLEN/8, x4, x1, x2)

inst_877:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3d4969 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbd4969; op2val:0x80000000;
op3val:0x80cccccc; valaddr_reg:x3; val_offset:2631*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2631*0 + 3*6*FLEN/8, x4, x1, x2)

inst_878:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3d4969 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbd4969; op2val:0x80000000;
op3val:0x80db6db6; valaddr_reg:x3; val_offset:2634*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2634*0 + 3*6*FLEN/8, x4, x1, x2)

inst_879:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3d4969 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbd4969; op2val:0x80000000;
op3val:0x80e66666; valaddr_reg:x3; val_offset:2637*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2637*0 + 3*6*FLEN/8, x4, x1, x2)

inst_880:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3d4969 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbd4969; op2val:0x80000000;
op3val:0x80edb6db; valaddr_reg:x3; val_offset:2640*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2640*0 + 3*6*FLEN/8, x4, x1, x2)

inst_881:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3d4969 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbd4969; op2val:0x80000000;
op3val:0x80fffff8; valaddr_reg:x3; val_offset:2643*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2643*0 + 3*6*FLEN/8, x4, x1, x2)

inst_882:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3d4969 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbd4969; op2val:0x80000000;
op3val:0x80fffffc; valaddr_reg:x3; val_offset:2646*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2646*0 + 3*6*FLEN/8, x4, x1, x2)

inst_883:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3d4969 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbd4969; op2val:0x80000000;
op3val:0x80fffffe; valaddr_reg:x3; val_offset:2649*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2649*0 + 3*6*FLEN/8, x4, x1, x2)

inst_884:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3d4969 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbd4969; op2val:0x80000000;
op3val:0x86800000; valaddr_reg:x3; val_offset:2652*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2652*0 + 3*6*FLEN/8, x4, x1, x2)

inst_885:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3d4969 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbd4969; op2val:0x80000000;
op3val:0x86800001; valaddr_reg:x3; val_offset:2655*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2655*0 + 3*6*FLEN/8, x4, x1, x2)

inst_886:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3d4969 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbd4969; op2val:0x80000000;
op3val:0x86800003; valaddr_reg:x3; val_offset:2658*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2658*0 + 3*6*FLEN/8, x4, x1, x2)

inst_887:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3d4969 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbd4969; op2val:0x80000000;
op3val:0x86800007; valaddr_reg:x3; val_offset:2661*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2661*0 + 3*6*FLEN/8, x4, x1, x2)

inst_888:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3d4969 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbd4969; op2val:0x80000000;
op3val:0x8680000f; valaddr_reg:x3; val_offset:2664*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2664*0 + 3*6*FLEN/8, x4, x1, x2)

inst_889:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3d4969 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbd4969; op2val:0x80000000;
op3val:0x8680001f; valaddr_reg:x3; val_offset:2667*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2667*0 + 3*6*FLEN/8, x4, x1, x2)

inst_890:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3d4969 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbd4969; op2val:0x80000000;
op3val:0x8680003f; valaddr_reg:x3; val_offset:2670*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2670*0 + 3*6*FLEN/8, x4, x1, x2)

inst_891:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3d4969 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbd4969; op2val:0x80000000;
op3val:0x8680007f; valaddr_reg:x3; val_offset:2673*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2673*0 + 3*6*FLEN/8, x4, x1, x2)

inst_892:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3d4969 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbd4969; op2val:0x80000000;
op3val:0x868000ff; valaddr_reg:x3; val_offset:2676*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2676*0 + 3*6*FLEN/8, x4, x1, x2)

inst_893:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3d4969 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbd4969; op2val:0x80000000;
op3val:0x868001ff; valaddr_reg:x3; val_offset:2679*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2679*0 + 3*6*FLEN/8, x4, x1, x2)

inst_894:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3d4969 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbd4969; op2val:0x80000000;
op3val:0x868003ff; valaddr_reg:x3; val_offset:2682*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2682*0 + 3*6*FLEN/8, x4, x1, x2)

inst_895:
// fs1 == 0 and fe1 == 0xf9 and fm1 == 0x3d4969 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7cbd4969; op2val:0x80000000;
op3val:0x868007ff; valaddr_reg:x3; val_offset:2685*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 2685*0 + 3*6*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218104063,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218104319,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218104831,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218105855,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218107903,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218111999,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218120191,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218136575,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218169343,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218234879,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218365951,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(218628095,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(219152383,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(220200959,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(222298111,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(222298112,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(224395264,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(225443840,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(225968128,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226230272,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226361344,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226426880,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226459648,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226476032,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226484224,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226488320,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226490368,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226491392,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226491904,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492160,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492288,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492352,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492384,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492400,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492408,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492412,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492414,32,FLEN)
NAN_BOXED(2090202944,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(226492415,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1266679808,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1266679809,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1266679811,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1266679815,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1266679823,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1266679839,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1266679871,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1266679935,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1266680063,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1266680319,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1266680831,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1266681855,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1266683903,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1266687999,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1266696191,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1266712575,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1266745343,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1266810879,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1266941951,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1267204095,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1267728383,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1268776959,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1270874111,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1270874112,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1272971264,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1274019840,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1274544128,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1274806272,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1274937344,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1275002880,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1275035648,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1275052032,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1275060224,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1275064320,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1275066368,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1275067392,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1275067904,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1275068160,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1275068288,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1275068352,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1275068384,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1275068400,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1275068408,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1275068412,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1275068414,32,FLEN)
NAN_BOXED(2092736347,32,FLEN)
NAN_BOXED(36550911,32,FLEN)
NAN_BOXED(1275068415,32,FLEN)
NAN_BOXED(2092779881,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872257,32,FLEN)
NAN_BOXED(2092779881,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872259,32,FLEN)
NAN_BOXED(2092779881,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872263,32,FLEN)
NAN_BOXED(2092779881,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2157549977,32,FLEN)
NAN_BOXED(2092779881,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2158269001,32,FLEN)
NAN_BOXED(2092779881,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159227699,32,FLEN)
NAN_BOXED(2092779881,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159467373,32,FLEN)
NAN_BOXED(2092779881,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159786939,32,FLEN)
NAN_BOXED(2092779881,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160346180,32,FLEN)
NAN_BOXED(2092779881,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160905420,32,FLEN)
NAN_BOXED(2092779881,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2161864118,32,FLEN)
NAN_BOXED(2092779881,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2162583142,32,FLEN)
NAN_BOXED(2092779881,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163062491,32,FLEN)
NAN_BOXED(2092779881,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260856,32,FLEN)
NAN_BOXED(2092779881,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260860,32,FLEN)
NAN_BOXED(2092779881,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260862,32,FLEN)
NAN_BOXED(2092779881,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535552,32,FLEN)
NAN_BOXED(2092779881,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535553,32,FLEN)
NAN_BOXED(2092779881,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535555,32,FLEN)
NAN_BOXED(2092779881,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535559,32,FLEN)
NAN_BOXED(2092779881,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535567,32,FLEN)
NAN_BOXED(2092779881,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535583,32,FLEN)
NAN_BOXED(2092779881,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535615,32,FLEN)
NAN_BOXED(2092779881,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535679,32,FLEN)
NAN_BOXED(2092779881,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535807,32,FLEN)
NAN_BOXED(2092779881,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256536063,32,FLEN)
NAN_BOXED(2092779881,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256536575,32,FLEN)
NAN_BOXED(2092779881,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256537599,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
