
// Generated by Cadence Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1

// Verification Directory fv/level_fsm 

module level_fsm(clk_i, reset_i, i2c_busy_i, i2c_rxak_i,
     i2c_arb_lost_i, i2c_write_done_i, i2c_data_out_valid_i,
     i2c_data_out_i, VDD, VSS, i2c_write_o, i2c_read_o,
     i2c_slave_addr_o, i2c_din_o, i2c_command_byte_o, i2c_num_bytes_o,
     error_led_o, led_o);
  input clk_i, reset_i, i2c_busy_i, i2c_rxak_i, i2c_arb_lost_i,
       i2c_write_done_i, i2c_data_out_valid_i;
  input [7:0] i2c_data_out_i;
  output i2c_write_o, i2c_read_o, error_led_o;
  output [7:0] i2c_slave_addr_o, i2c_din_o, i2c_command_byte_o,
       i2c_num_bytes_o;
  output [8:0] led_o;
  inout VDD, VSS;
  wire clk_i, reset_i, i2c_busy_i, i2c_rxak_i, i2c_arb_lost_i,
       i2c_write_done_i, i2c_data_out_valid_i;
  wire [7:0] i2c_data_out_i;
  wire i2c_write_o, i2c_read_o, error_led_o;
  wire [7:0] i2c_slave_addr_o, i2c_din_o, i2c_command_byte_o,
       i2c_num_bytes_o;
  wire [8:0] led_o;
  wire VDD, VSS;
  wire [6:0] state;
  wire [7:0] raw_buffer;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_105, n_106, n_107, n_108, n_109, n_110, n_111;
  wire n_112, n_113, n_114, n_115, n_116, n_117, n_118;
  assign i2c_num_bytes_o[0] = i2c_slave_addr_o[5];
  assign i2c_num_bytes_o[1] = i2c_slave_addr_o[7];
  assign i2c_num_bytes_o[2] = i2c_slave_addr_o[5];
  assign i2c_num_bytes_o[3] = i2c_slave_addr_o[5];
  assign i2c_num_bytes_o[4] = i2c_slave_addr_o[5];
  assign i2c_num_bytes_o[5] = i2c_slave_addr_o[5];
  assign i2c_num_bytes_o[6] = i2c_slave_addr_o[5];
  assign i2c_num_bytes_o[7] = i2c_slave_addr_o[5];
  assign i2c_command_byte_o[0] = i2c_slave_addr_o[7];
  assign i2c_command_byte_o[1] = i2c_command_byte_o[6];
  assign i2c_command_byte_o[2] = i2c_command_byte_o[4];
  assign i2c_command_byte_o[3] = i2c_slave_addr_o[7];
  assign i2c_command_byte_o[5] = i2c_slave_addr_o[7];
  assign i2c_command_byte_o[7] = i2c_slave_addr_o[5];
  assign i2c_din_o[0] = i2c_slave_addr_o[5];
  assign i2c_din_o[1] = i2c_slave_addr_o[5];
  assign i2c_din_o[2] = i2c_slave_addr_o[5];
  assign i2c_din_o[3] = i2c_slave_addr_o[5];
  assign i2c_din_o[4] = i2c_slave_addr_o[5];
  assign i2c_din_o[5] = i2c_slave_addr_o[5];
  assign i2c_din_o[6] = i2c_slave_addr_o[5];
  assign i2c_din_o[7] = i2c_slave_addr_o[5];
  assign i2c_slave_addr_o[0] = i2c_slave_addr_o[5];
  assign i2c_slave_addr_o[1] = i2c_slave_addr_o[5];
  assign i2c_slave_addr_o[2] = i2c_slave_addr_o[5];
  assign i2c_slave_addr_o[3] = i2c_slave_addr_o[5];
  assign i2c_slave_addr_o[4] = i2c_slave_addr_o[7];
  assign i2c_slave_addr_o[6] = i2c_slave_addr_o[7];
  DFFHQX1 \state_reg[3] (.CK (clk_i), .D (n_118), .Q (state[3]));
  DFFQXL \led_o_reg[4] (.CK (clk_i), .D (n_117), .Q (led_o[4]));
  DFFQXL \led_o_reg[1] (.CK (clk_i), .D (n_116), .Q (led_o[1]));
  DFFQXL \led_o_reg[7] (.CK (clk_i), .D (n_114), .Q (led_o[7]));
  OR4X1 g2711(.A (n_33), .B (n_74), .C (n_81), .D (n_109), .Y (n_118));
  DFFQXL \led_o_reg[5] (.CK (clk_i), .D (n_100), .Q (led_o[5]));
  DFFHQX1 \raw_buffer_reg[5] (.CK (clk_i), .D (n_113), .Q
       (raw_buffer[5]));
  DFFQXL \led_o_reg[6] (.CK (clk_i), .D (n_107), .Q (led_o[6]));
  DFFQXL \led_o_reg[3] (.CK (clk_i), .D (n_105), .Q (led_o[3]));
  DFFQXL \led_o_reg[2] (.CK (clk_i), .D (n_106), .Q (led_o[2]));
  DFFHQX1 \raw_buffer_reg[0] (.CK (clk_i), .D (n_103), .Q
       (raw_buffer[0]));
  DFFHQX1 \raw_buffer_reg[1] (.CK (clk_i), .D (n_102), .Q
       (raw_buffer[1]));
  DFFHQX1 \raw_buffer_reg[2] (.CK (clk_i), .D (n_101), .Q
       (raw_buffer[2]));
  DFFHQX1 \raw_buffer_reg[3] (.CK (clk_i), .D (n_99), .Q
       (raw_buffer[3]));
  DFFHQX1 \raw_buffer_reg[4] (.CK (clk_i), .D (n_111), .Q
       (raw_buffer[4]));
  DFFHQX1 \raw_buffer_reg[6] (.CK (clk_i), .D (n_112), .Q
       (raw_buffer[6]));
  DFFHQX1 \raw_buffer_reg[7] (.CK (clk_i), .D (n_110), .Q
       (raw_buffer[7]));
  OAI2BB1X1 g2687(.A0N (n_115), .A1N (led_o[4]), .B0 (n_108), .Y
       (n_117));
  DFFHQX1 \state_reg[4] (.CK (clk_i), .D (n_89), .Q (state[4]));
  DFFQXL \led_o_reg[8] (.CK (clk_i), .D (n_90), .Q (led_o[8]));
  DFFHQX1 \state_reg[2] (.CK (clk_i), .D (n_93), .Q (error_led_o));
  DFFQXL \i2c_slave_addr_o_reg[4] (.CK (clk_i), .D (n_94), .Q
       (i2c_slave_addr_o[7]));
  DFFQXL \led_o_reg[0] (.CK (clk_i), .D (n_91), .Q (led_o[0]));
  OAI2BB1X1 g2703(.A0N (n_115), .A1N (led_o[1]), .B0 (n_98), .Y
       (n_116));
  OAI2BB1X1 g2709(.A0N (n_115), .A1N (led_o[7]), .B0 (n_97), .Y
       (n_114));
  NOR2X1 g2693(.A (reset_i), .B (n_78), .Y (n_113));
  NOR2X1 g2694(.A (reset_i), .B (n_77), .Y (n_112));
  NOR2X1 g2692(.A (reset_i), .B (n_79), .Y (n_111));
  NOR2X1 g2695(.A (reset_i), .B (n_75), .Y (n_110));
  NAND4XL g2723(.A (n_30), .B (n_92), .C (n_70), .D (n_50), .Y (n_109));
  DFFHQX1 \state_reg[6] (.CK (clk_i), .D (n_82), .Q (state[6]));
  DFFQXL \i2c_command_byte_o_reg[2] (.CK (clk_i), .D (n_76), .Q
       (i2c_command_byte_o[4]));
  DFFQXL \i2c_command_byte_o_reg[1] (.CK (clk_i), .D (n_71), .Q
       (i2c_command_byte_o[6]));
  AOI33XL g2732(.A0 (n_56), .A1 (n_65), .A2 (n_64), .B0
       (raw_buffer[1]), .B1 (n_96), .B2 (raw_buffer[2]), .Y (n_108));
  OAI2BB1X1 g2705(.A0N (n_115), .A1N (led_o[6]), .B0 (n_69), .Y
       (n_107));
  OAI21X1 g2704(.A0 (n_104), .A1 (n_68), .B0 (n_35), .Y (n_106));
  OAI31X1 g2710(.A0 (n_104), .A1 (raw_buffer[2]), .A2 (n_2), .B0
       (n_34), .Y (n_105));
  NOR2X1 g2688(.A (reset_i), .B (n_87), .Y (n_103));
  NOR2X1 g2689(.A (reset_i), .B (n_86), .Y (n_102));
  NOR2X1 g2690(.A (reset_i), .B (n_83), .Y (n_101));
  OAI2BB1X1 g2712(.A0N (n_115), .A1N (led_o[5]), .B0 (n_88), .Y
       (n_100));
  NOR2X1 g2691(.A (reset_i), .B (n_80), .Y (n_99));
  NAND3BXL g2716(.AN (n_104), .B (raw_buffer[2]), .C (n_95), .Y (n_98));
  NAND3BXL g2719(.AN (raw_buffer[2]), .B (n_96), .C (n_95), .Y (n_97));
  NOR2X1 g2696(.A (reset_i), .B (n_63), .Y (n_94));
  NAND2X1 g2697(.A (n_92), .B (n_57), .Y (n_93));
  OAI2BB1X1 g2698(.A0N (n_59), .A1N (n_52), .B0 (n_60), .Y (n_91));
  DFFHQX1 \state_reg[5] (.CK (clk_i), .D (n_58), .Q (state[5]));
  OAI2BB1X1 g2702(.A0N (n_66), .A1N (n_54), .B0 (n_67), .Y (n_90));
  OR4X1 g2708(.A (n_37), .B (n_73), .C (n_49), .D (n_55), .Y (n_89));
  NAND3X1 g2718(.A (n_96), .B (raw_buffer[2]), .C (n_95), .Y (n_88));
  AOI22X1 g2724(.A0 (i2c_data_out_i[0]), .A1 (n_85), .B0 (n_84), .B1
       (raw_buffer[0]), .Y (n_87));
  AOI22X1 g2725(.A0 (i2c_data_out_i[1]), .A1 (n_85), .B0 (n_84), .B1
       (raw_buffer[1]), .Y (n_86));
  AOI22X1 g2726(.A0 (i2c_data_out_i[2]), .A1 (n_85), .B0 (n_84), .B1
       (raw_buffer[2]), .Y (n_83));
  OR3XL g2699(.A (n_53), .B (n_51), .C (n_81), .Y (n_82));
  AOI22X1 g2727(.A0 (i2c_data_out_i[3]), .A1 (n_85), .B0 (n_84), .B1
       (raw_buffer[3]), .Y (n_80));
  AOI22X1 g2728(.A0 (i2c_data_out_i[4]), .A1 (n_85), .B0 (n_84), .B1
       (raw_buffer[4]), .Y (n_79));
  AOI22X1 g2729(.A0 (i2c_data_out_i[5]), .A1 (n_85), .B0 (n_84), .B1
       (raw_buffer[5]), .Y (n_78));
  AOI22X1 g2730(.A0 (i2c_data_out_i[6]), .A1 (n_85), .B0 (n_84), .B1
       (raw_buffer[6]), .Y (n_77));
  OAI31X1 g2700(.A0 (reset_i), .A1 (n_61), .A2 (n_0), .B0 (n_72), .Y
       (n_76));
  AOI22X1 g2731(.A0 (i2c_data_out_i[7]), .A1 (n_85), .B0 (n_84), .B1
       (raw_buffer[7]), .Y (n_75));
  OAI2BB1X1 g2737(.A0N (i2c_data_out_valid_i), .A1N (n_73), .B0 (n_72),
       .Y (n_74));
  OAI211X1 g2707(.A0 (n_62), .A1 (n_3), .B0 (n_10), .C0 (n_70), .Y
       (n_71));
  NAND2BX1 g2713(.AN (n_68), .B (n_96), .Y (n_69));
  AOI32X1 g2720(.A0 (n_66), .A1 (n_65), .A2 (n_64), .B0 (n_115), .B1
       (led_o[8]), .Y (n_67));
  AOI211XL g2721(.A0 (n_62), .A1 (n_1), .B0 (i2c_slave_addr_o[7]), .C0
       (n_61), .Y (n_63));
  AOI32X1 g2722(.A0 (n_59), .A1 (raw_buffer[2]), .A2 (raw_buffer[1]),
       .B0 (n_115), .B1 (led_o[0]), .Y (n_60));
  NAND4XL g2701(.A (n_15), .B (n_42), .C (n_24), .D (n_57), .Y (n_58));
  NAND2X1 g2749(.A (n_9), .B (n_48), .Y (n_92));
  INVX1 g2759(.A (n_56), .Y (n_104));
  OAI211X1 g2717(.A0 (n_4), .A1 (n_43), .B0 (n_32), .C0 (n_28), .Y
       (n_55));
  NOR2BX1 g2747(.AN (n_66), .B (n_54), .Y (n_96));
  NAND2X1 g2748(.A (n_62), .B (n_40), .Y (n_72));
  DFFHQX1 \state_reg[1] (.CK (clk_i), .D (n_53), .Q (i2c_read_o));
  NOR2BX1 g2760(.AN (n_59), .B (n_52), .Y (n_56));
  OAI33X1 g2733(.A0 (n_47), .A1 (n_44), .A2 (n_46), .B0 (n_29), .B1
       (reset_i), .B2 (n_45), .Y (n_51));
  AOI21X1 g2739(.A0 (n_31), .A1 (state[4]), .B0 (n_49), .Y (n_50));
  INVX1 g2753(.A (n_85), .Y (n_84));
  OAI33X1 g2769(.A0 (n_47), .A1 (state[4]), .A2 (n_46), .B0 (n_41), .B1
       (n_38), .B2 (n_45), .Y (n_48));
  DFFHQX1 \state_reg[0] (.CK (clk_i), .D (n_26), .Q (i2c_write_o));
  NOR2X1 g2736(.A (n_44), .B (n_43), .Y (n_53));
  AOI32X1 g2741(.A0 (n_36), .A1 (n_41), .A2 (n_39), .B0 (n_40), .B1
       (n_39), .Y (n_42));
  OAI31X1 g2750(.A0 (reset_i), .A1 (n_8), .A2 (n_16), .B0 (n_57), .Y
       (n_81));
  AND4X1 g2754(.A (n_38), .B (state[4]), .C (state[3]), .D (n_20), .Y
       (n_85));
  NOR2X1 g2756(.A (i2c_busy_i), .B (n_43), .Y (n_62));
  AND2X1 g2757(.A (n_37), .B (raw_buffer[7]), .Y (n_66));
  NAND2X1 g2765(.A (n_36), .B (n_61), .Y (n_70));
  NAND2XL g2714(.A (n_115), .B (led_o[2]), .Y (n_35));
  NAND2XL g2715(.A (n_115), .B (led_o[3]), .Y (n_34));
  NOR2BX1 g2771(.AN (n_37), .B (raw_buffer[7]), .Y (n_59));
  NOR3XL g2751(.A (i2c_busy_i), .B (n_25), .C (n_45), .Y (n_33));
  INVX1 g2762(.A (n_31), .Y (n_32));
  NAND4XL g2767(.A (i2c_write_done_i), .B (n_36), .C (n_29), .D (n_39),
       .Y (n_30));
  NOR2BX1 g2773(.AN (n_29), .B (n_21), .Y (n_61));
  NOR2BX1 g2779(.AN (n_22), .B (reset_i), .Y (n_37));
  NAND2X1 g2772(.A (state[4]), .B (n_39), .Y (n_43));
  AOI33XL g2740(.A0 (n_47), .A1 (n_27), .A2 (n_11), .B0 (n_27), .B1
       (i2c_busy_i), .B2 (n_17), .Y (n_28));
  NOR3X1 g2706(.A (n_25), .B (state[6]), .C (n_23), .Y (n_26));
  OR4X1 g2743(.A (n_18), .B (n_44), .C (n_41), .D (n_23), .Y (n_24));
  NOR2X1 g2744(.A (reset_i), .B (n_22), .Y (n_115));
  NOR2X1 g2758(.A (n_13), .B (n_45), .Y (n_73));
  NAND2BX1 g2761(.AN (n_19), .B (error_led_o), .Y (n_57));
  NOR2X1 g2763(.A (n_44), .B (n_21), .Y (n_31));
  INVX1 g2777(.A (n_45), .Y (n_20));
  INVX1 g2790(.A (n_39), .Y (n_46));
  NAND4XL g2776(.A (n_27), .B (state[5]), .C (n_5), .D (state[6]), .Y
       (n_19));
  NAND2XL g2781(.A (n_18), .B (n_17), .Y (n_21));
  NOR2X1 g2787(.A (n_14), .B (n_16), .Y (n_22));
  NAND2X1 g2778(.A (state[6]), .B (n_17), .Y (n_45));
  NAND3BXL g2738(.AN (n_14), .B (n_36), .C (n_29), .Y (n_15));
  NOR3X1 g2752(.A (n_13), .B (state[6]), .C (n_7), .Y (n_49));
  NOR2X1 g2791(.A (state[6]), .B (n_14), .Y (n_39));
  INVX1 g2788(.A (n_17), .Y (n_23));
  NOR2X1 g2789(.A (state[5]), .B (n_12), .Y (n_17));
  NAND2BX1 g2797(.AN (n_12), .B (state[5]), .Y (n_14));
  NOR2X1 g2764(.A (state[6]), .B (n_12), .Y (n_11));
  NAND2X1 g2735(.A (n_9), .B (i2c_command_byte_o[6]), .Y (n_10));
  INVX1 g2792(.A (n_27), .Y (n_25));
  NAND3BXL g2774(.AN (i2c_write_o), .B (i2c_read_o), .C (n_6), .Y
       (n_8));
  NOR2X1 g2793(.A (n_44), .B (state[4]), .Y (n_27));
  AOI22X1 g2742(.A0 (raw_buffer[2]), .A1 (n_64), .B0 (raw_buffer[1]),
       .B1 (n_65), .Y (n_68));
  NAND3BXL g2766(.AN (i2c_read_o), .B (i2c_write_o), .C (n_6), .Y
       (n_7));
  NAND2X1 g2794(.A (state[6]), .B (n_29), .Y (n_16));
  INVX1 g2795(.A (n_44), .Y (n_9));
  NAND2BX1 g2798(.AN (error_led_o), .B (n_5), .Y (n_12));
  NAND2X1 g2770(.A (n_40), .B (state[4]), .Y (n_13));
  INVX1 g2782(.A (n_40), .Y (n_4));
  OR4X1 g2775(.A (raw_buffer[6]), .B (raw_buffer[3]), .C
       (raw_buffer[4]), .D (raw_buffer[5]), .Y (n_52));
  NAND2X1 g2796(.A (n_36), .B (state[3]), .Y (n_44));
  NAND2X1 g2734(.A (n_36), .B (i2c_command_byte_o[6]), .Y (n_3));
  INVX1 g2745(.A (n_95), .Y (n_2));
  NAND4XL g2768(.A (raw_buffer[4]), .B (raw_buffer[6]), .C
       (raw_buffer[5]), .D (raw_buffer[3]), .Y (n_54));
  NOR2X1 g2780(.A (error_led_o), .B (state[5]), .Y (n_6));
  NOR2X1 g2783(.A (reset_i), .B (state[3]), .Y (n_40));
  NOR2XL g2784(.A (i2c_arb_lost_i), .B (i2c_rxak_i), .Y (n_47));
  NOR2X1 g2786(.A (i2c_busy_i), .B (state[6]), .Y (n_18));
  NOR2X1 g2800(.A (i2c_write_o), .B (i2c_read_o), .Y (n_5));
  NOR2BX1 g2785(.AN (i2c_rxak_i), .B (i2c_arb_lost_i), .Y (n_38));
  NOR2X1 g2799(.A (state[4]), .B (state[3]), .Y (n_29));
  NAND2X1 g2746(.A (raw_buffer[1]), .B (raw_buffer[0]), .Y (n_95));
  NOR2X1 g2755(.A (raw_buffer[0]), .B (raw_buffer[1]), .Y (n_64));
  INVX1 g2805(.A (raw_buffer[2]), .Y (n_65));
  INVXL g2802(.A (reset_i), .Y (n_36));
  INVX1 g2801(.A (state[3]), .Y (n_1));
  INVX1 g2804(.A (i2c_command_byte_o[4]), .Y (n_0));
  INVX1 g2803(.A (state[4]), .Y (n_41));
  TIELO tie_0_cell(.Y (i2c_slave_addr_o[5]));
endmodule

