{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620090361421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620090361426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  3 20:06:01 2021 " "Processing started: Mon May  3 20:06:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620090361426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090361426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mp4 -c mp4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mp4 -c mp4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090361426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620090362675 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620090362675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/given_cache/arbiter_old.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/given_cache/arbiter_old.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter_old " "Found entity 1: arbiter_old" {  } { { "hdl/given_cache/arbiter_old.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/given_cache/arbiter_old.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "q Q divider.sv(8) " "Verilog HDL Declaration information at divider.sv(8): object \"q\" differs only in case from object \"Q\" in the same scope" {  } { { "hdl/cpu/EXE/divider.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/EXE/divider.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620090379118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r R divider.sv(9) " "Verilog HDL Declaration information at divider.sv(9): object \"r\" differs only in case from object \"R\" in the same scope" {  } { { "hdl/cpu/EXE/divider.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/EXE/divider.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620090379118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d divider.sv(83) " "Verilog HDL Declaration information at divider.sv(83): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "hdl/cpu/EXE/divider.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/EXE/divider.sv" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620090379119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/EXE/divider.sv 2 2 " "Found 2 design units, including 2 entities, in source file hdl/cpu/EXE/divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divider_unsigned " "Found entity 1: divider_unsigned" {  } { { "hdl/cpu/EXE/divider.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/EXE/divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379120 ""} { "Info" "ISGN_ENTITY_NAME" "2 divider " "Found entity 2: divider" {  } { { "hdl/cpu/EXE/divider.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/EXE/divider.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/EXE/FA.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/EXE/FA.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "hdl/cpu/EXE/FA.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/EXE/FA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/EXE/HA.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/EXE/HA.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "hdl/cpu/EXE/HA.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/EXE/HA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/EXE/wallace_mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/EXE/wallace_mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wallace_mul " "Found entity 1: wallace_mul" {  } { { "hdl/cpu/EXE/wallace_mul.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/EXE/wallace_mul.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/lru_arr.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/lru_arr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lru_arr " "Found entity 1: lru_arr" {  } { { "hdl/cache/lru_arr.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cache/lru_arr.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/one_hot.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/one_hot.sv" { { "Info" "ISGN_ENTITY_NAME" "1 one_hot " "Found entity 1: one_hot" {  } { { "hdl/cache/one_hot.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cache/one_hot.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cacheline_adaptor.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cacheline_adaptor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cacheline_adaptor " "Found entity 1: cacheline_adaptor" {  } { { "hdl/cacheline_adaptor.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cacheline_adaptor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/given_cache/line_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/given_cache/line_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 line_adapter " "Found entity 1: line_adapter" {  } { { "hdl/given_cache/line_adapter.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/given_cache/line_adapter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/given_cache/data_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/given_cache/data_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_array " "Found entity 1: data_array" {  } { { "hdl/given_cache/data_array.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/given_cache/data_array.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/given_cache/cache_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/given_cache/cache_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_datapath " "Found entity 1: cache_datapath" {  } { { "hdl/given_cache/cache_datapath.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/given_cache/cache_datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/given_cache/cache_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/given_cache/cache_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_control " "Found entity 1: cache_control" {  } { { "hdl/given_cache/cache_control.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/given_cache/cache_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/given_cache/cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/given_cache/cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "hdl/given_cache/cache.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/given_cache/cache.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/given_cache/array.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/given_cache/array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 array " "Found entity 1: array" {  } { { "hdl/given_cache/array.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/given_cache/array.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/l2_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/l2_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_datapath " "Found entity 1: l2_datapath" {  } { { "hdl/cache/l2_datapath.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cache/l2_datapath.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/l2_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/l2_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_control " "Found entity 1: l2_control" {  } { { "hdl/cache/l2_control.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cache/l2_control.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/l2_cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/l2_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 l2_cache " "Found entity 1: l2_cache" {  } { { "hdl/cache/l2_cache.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cache/l2_cache.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/datamux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/datamux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamux " "Found entity 1: datamux" {  } { { "hdl/cache/datamux.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cache/datamux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/data_array_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/data_array_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_array_2 " "Found entity 1: data_array_2" {  } { { "hdl/cache/data_array_2.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cache/data_array_2.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/cache_comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/cache_comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tag_comparator " "Found entity 1: tag_comparator" {  } { { "hdl/cache/cache_comparator.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cache/cache_comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/bus_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/bus_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_adapter " "Found entity 1: bus_adapter" {  } { { "hdl/cache/bus_adapter.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cache/bus_adapter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/array_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/array_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 array_2 " "Found entity 1: array_2" {  } { { "hdl/cache/array_2.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cache/array_2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "hdl/cache/arbiter.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cache/arbiter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/addr_decoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file hdl/cache/addr_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder " "Found entity 1: addr_decoder" {  } { { "hdl/cache/addr_decoder.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cache/addr_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379319 ""} { "Info" "ISGN_ENTITY_NAME" "2 l2_decoder " "Found entity 2: l2_decoder" {  } { { "hdl/cache/addr_decoder.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cache/addr_decoder.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/IF/local_bp.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/IF/local_bp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 local_bp " "Found entity 1: local_bp" {  } { { "hdl/cpu/IF/local_bp.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/IF/local_bp.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/IF/global_bp.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/IF/global_bp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 global_bp " "Found entity 1: global_bp" {  } { { "hdl/cpu/IF/global_bp.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/IF/global_bp.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/IF/branch_predictor_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/IF/branch_predictor_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_predictor_top " "Found entity 1: branch_predictor_top" {  } { { "hdl/cpu/IF/branch_predictor_top.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/IF/branch_predictor_top.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/EXE/forwarder.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/EXE/forwarder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwarder " "Found entity 1: forwarder" {  } { { "hdl/cpu/EXE/forwarder.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/EXE/forwarder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/IF/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/IF/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "hdl/cpu/IF/pc.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/IF/pc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/WB/wb_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/WB/wb_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wb_top " "Found entity 1: wb_top" {  } { { "hdl/cpu/WB/wb_top.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/WB/wb_top.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/WB/wb_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/WB/wb_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wb_datapath " "Found entity 1: wb_datapath" {  } { { "hdl/cpu/WB/wb_datapath.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/WB/wb_datapath.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/WB/wb_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/WB/wb_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wb_control " "Found entity 1: wb_control" {  } { { "hdl/cpu/WB/wb_control.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/WB/wb_control.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/MEM/mem_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/MEM/mem_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_top " "Found entity 1: mem_top" {  } { { "hdl/cpu/MEM/mem_top.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/MEM/mem_top.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/MEM/mem_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/MEM/mem_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_datapath " "Found entity 1: mem_datapath" {  } { { "hdl/cpu/MEM/mem_datapath.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/MEM/mem_datapath.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/MEM/mem_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/MEM/mem_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_control " "Found entity 1: mem_control" {  } { { "hdl/cpu/MEM/mem_control.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/MEM/mem_control.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/IF/if_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/IF/if_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_top " "Found entity 1: if_top" {  } { { "hdl/cpu/IF/if_top.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/IF/if_top.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/IF/if_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/IF/if_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_datapath " "Found entity 1: if_datapath" {  } { { "hdl/cpu/IF/if_datapath.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/IF/if_datapath.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/IF/if_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/IF/if_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_control " "Found entity 1: if_control" {  } { { "hdl/cpu/IF/if_control.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/IF/if_control.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/IF/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/IF/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "hdl/cpu/IF/decoder.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/IF/decoder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/ID/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/ID/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 id_regfile " "Found entity 1: id_regfile" {  } { { "hdl/cpu/ID/regfile.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/ID/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/ID/id_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/ID/id_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 id_top " "Found entity 1: id_top" {  } { { "hdl/cpu/ID/id_top.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/ID/id_top.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/ID/id_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/ID/id_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 id_datapath " "Found entity 1: id_datapath" {  } { { "hdl/cpu/ID/id_datapath.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/ID/id_datapath.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/ID/id_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/ID/id_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 id_control " "Found entity 1: id_control" {  } { { "hdl/cpu/ID/id_control.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/ID/id_control.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/EXE/exe_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/EXE/exe_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 exe_top " "Found entity 1: exe_top" {  } { { "hdl/cpu/EXE/exe_top.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/EXE/exe_top.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/EXE/exe_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/EXE/exe_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 exe_datapath " "Found entity 1: exe_datapath" {  } { { "hdl/cpu/EXE/exe_datapath.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/EXE/exe_datapath.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/EXE/exe_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/EXE/exe_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 exe_control " "Found entity 1: exe_control" {  } { { "hdl/cpu/EXE/exe_control.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/EXE/exe_control.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/EXE/comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/EXE/comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "hdl/cpu/EXE/comparator.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/EXE/comparator.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/EXE/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/EXE/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "hdl/cpu/EXE/alu.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/EXE/alu.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/regfiles_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/regfiles_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfiles_top " "Found entity 1: regfiles_top" {  } { { "hdl/cpu/regfiles_top.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/regfiles_top.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/mem_wb_regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/mem_wb_regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb_reg " "Found entity 1: mem_wb_reg" {  } { { "hdl/cpu/mem_wb_regfile.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/mem_wb_regfile.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/if_id_regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/if_id_regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_id_reg " "Found entity 1: if_id_reg" {  } { { "hdl/cpu/if_id_regfile.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/if_id_regfile.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/id_exe_regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/id_exe_regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 id_exe_reg " "Found entity 1: id_exe_reg" {  } { { "hdl/cpu/id_exe_regfile.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/id_exe_regfile.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/exe_mem_regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/exe_mem_regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 exe_mem_reg " "Found entity 1: exe_mem_reg" {  } { { "hdl/cpu/exe_mem_regfile.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/exe_mem_regfile.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "hdl/cpu/cpu.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/cpu.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/rv32i_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file hdl/rv32i_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv32i_types (SystemVerilog) " "Found design unit 1: rv32i_types (SystemVerilog)" {  } { { "hdl/rv32i_types.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/rv32i_types.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/rv32i_regfiles.sv 1 0 " "Found 1 design units, including 0 entities, in source file hdl/rv32i_regfiles.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile (SystemVerilog) " "Found design unit 1: regfile (SystemVerilog)" {  } { { "hdl/rv32i_regfiles.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/rv32i_regfiles.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/rv32i_mux_types.sv 6 0 " "Found 6 design units, including 0 entities, in source file hdl/rv32i_mux_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcmux (SystemVerilog) " "Found design unit 1: pcmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/rv32i_mux_types.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379601 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 marmux (SystemVerilog) " "Found design unit 2: marmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/rv32i_mux_types.sv" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379601 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cmpmux (SystemVerilog) " "Found design unit 3: cmpmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/rv32i_mux_types.sv" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379601 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alumux (SystemVerilog) " "Found design unit 4: alumux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/rv32i_mux_types.sv" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379601 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 mulmux (SystemVerilog) " "Found design unit 5: mulmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/rv32i_mux_types.sv" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379601 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 regfilemux (SystemVerilog) " "Found design unit 6: regfilemux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/rv32i_mux_types.sv" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/rv32i_control_words.sv 1 0 " "Found 1 design units, including 0 entities, in source file hdl/rv32i_control_words.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control (SystemVerilog) " "Found design unit 1: control (SystemVerilog)" {  } { { "hdl/rv32i_control_words.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/rv32i_control_words.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "hdl/register.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/register.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mp4.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/mp4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp4 " "Found entity 1: mp4" {  } { { "hdl/mp4.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/mp4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090379626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090379626 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "neg_q divider.sv(97) " "Verilog HDL Implicit Net warning at divider.sv(97): created implicit net for \"neg_q\"" {  } { { "hdl/cpu/EXE/divider.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/EXE/divider.sv" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090379630 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "neg_r divider.sv(98) " "Verilog HDL Implicit Net warning at divider.sv(98): created implicit net for \"neg_r\"" {  } { { "hdl/cpu/EXE/divider.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/EXE/divider.sv" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090379630 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mp4 " "Elaborating entity \"mp4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620090381267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:CPU " "Elaborating entity \"cpu\" for hierarchy \"cpu:CPU\"" {  } { { "hdl/mp4.sv" "CPU" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/mp4.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090381283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_top cpu:CPU\|if_top:IF " "Elaborating entity \"if_top\" for hierarchy \"cpu:CPU\|if_top:IF\"" {  } { { "hdl/cpu/cpu.sv" "IF" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/cpu.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090381296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_predictor_top cpu:CPU\|if_top:IF\|branch_predictor_top:bp_top " "Elaborating entity \"branch_predictor_top\" for hierarchy \"cpu:CPU\|if_top:IF\|branch_predictor_top:bp_top\"" {  } { { "hdl/cpu/IF/if_top.sv" "bp_top" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/IF/if_top.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090381307 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag2 branch_predictor_top.sv(24) " "Verilog HDL or VHDL warning at branch_predictor_top.sv(24): object \"flag2\" assigned a value but never read" {  } { { "hdl/cpu/IF/branch_predictor_top.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/IF/branch_predictor_top.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620090381311 "|mp4|cpu:CPU|if_top:IF|branch_predictor_top:bp_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 branch_predictor_top.sv(95) " "Verilog HDL assignment warning at branch_predictor_top.sv(95): truncated value with size 8 to match size of target (4)" {  } { { "hdl/cpu/IF/branch_predictor_top.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/IF/branch_predictor_top.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620090381311 "|mp4|cpu:CPU|if_top:IF|branch_predictor_top:bp_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:CPU\|if_top:IF\|branch_predictor_top:bp_top\|register:history_ " "Elaborating entity \"register\" for hierarchy \"cpu:CPU\|if_top:IF\|branch_predictor_top:bp_top\|register:history_\"" {  } { { "hdl/cpu/IF/branch_predictor_top.sv" "history_" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/IF/branch_predictor_top.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090381315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "local_bp cpu:CPU\|if_top:IF\|branch_predictor_top:bp_top\|local_bp:localbp " "Elaborating entity \"local_bp\" for hierarchy \"cpu:CPU\|if_top:IF\|branch_predictor_top:bp_top\|local_bp:localbp\"" {  } { { "hdl/cpu/IF/branch_predictor_top.sv" "localbp" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/IF/branch_predictor_top.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090381322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "global_bp cpu:CPU\|if_top:IF\|branch_predictor_top:bp_top\|global_bp:globalbp " "Elaborating entity \"global_bp\" for hierarchy \"cpu:CPU\|if_top:IF\|branch_predictor_top:bp_top\|global_bp:globalbp\"" {  } { { "hdl/cpu/IF/branch_predictor_top.sv" "globalbp" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/IF/branch_predictor_top.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090381332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "global_bp cpu:CPU\|if_top:IF\|branch_predictor_top:bp_top\|global_bp:globalbp2 " "Elaborating entity \"global_bp\" for hierarchy \"cpu:CPU\|if_top:IF\|branch_predictor_top:bp_top\|global_bp:globalbp2\"" {  } { { "hdl/cpu/IF/branch_predictor_top.sv" "globalbp2" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/IF/branch_predictor_top.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090381342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "global_bp cpu:CPU\|if_top:IF\|branch_predictor_top:bp_top\|global_bp:globalbp3 " "Elaborating entity \"global_bp\" for hierarchy \"cpu:CPU\|if_top:IF\|branch_predictor_top:bp_top\|global_bp:globalbp3\"" {  } { { "hdl/cpu/IF/branch_predictor_top.sv" "globalbp3" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/IF/branch_predictor_top.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090381352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_datapath cpu:CPU\|if_top:IF\|if_datapath:datapath " "Elaborating entity \"if_datapath\" for hierarchy \"cpu:CPU\|if_top:IF\|if_datapath:datapath\"" {  } { { "hdl/cpu/IF/if_top.sv" "datapath" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/IF/if_top.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090381369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc cpu:CPU\|if_top:IF\|if_datapath:datapath\|pc:PC " "Elaborating entity \"pc\" for hierarchy \"cpu:CPU\|if_top:IF\|if_datapath:datapath\|pc:PC\"" {  } { { "hdl/cpu/IF/if_datapath.sv" "PC" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/IF/if_datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090381379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder cpu:CPU\|if_top:IF\|if_datapath:datapath\|decoder:DECODER " "Elaborating entity \"decoder\" for hierarchy \"cpu:CPU\|if_top:IF\|if_datapath:datapath\|decoder:DECODER\"" {  } { { "hdl/cpu/IF/if_datapath.sv" "DECODER" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/IF/if_datapath.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090381386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_control cpu:CPU\|if_top:IF\|if_control:control " "Elaborating entity \"if_control\" for hierarchy \"cpu:CPU\|if_top:IF\|if_control:control\"" {  } { { "hdl/cpu/IF/if_top.sv" "control" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/IF/if_top.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090381394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_top cpu:CPU\|id_top:ID " "Elaborating entity \"id_top\" for hierarchy \"cpu:CPU\|id_top:ID\"" {  } { { "hdl/cpu/cpu.sv" "ID" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/cpu.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090381404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_datapath cpu:CPU\|id_top:ID\|id_datapath:datapath " "Elaborating entity \"id_datapath\" for hierarchy \"cpu:CPU\|id_top:ID\|id_datapath:datapath\"" {  } { { "hdl/cpu/ID/id_top.sv" "datapath" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/ID/id_top.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090381413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_regfile cpu:CPU\|id_top:ID\|id_datapath:datapath\|id_regfile:REGFILE " "Elaborating entity \"id_regfile\" for hierarchy \"cpu:CPU\|id_top:ID\|id_datapath:datapath\|id_regfile:REGFILE\"" {  } { { "hdl/cpu/ID/id_datapath.sv" "REGFILE" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/ID/id_datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090381419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_control cpu:CPU\|id_top:ID\|id_control:control " "Elaborating entity \"id_control\" for hierarchy \"cpu:CPU\|id_top:ID\|id_control:control\"" {  } { { "hdl/cpu/ID/id_top.sv" "control" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/ID/id_top.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090381436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exe_top cpu:CPU\|exe_top:EXE " "Elaborating entity \"exe_top\" for hierarchy \"cpu:CPU\|exe_top:EXE\"" {  } { { "hdl/cpu/cpu.sv" "EXE" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/cpu.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090381443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exe_datapath cpu:CPU\|exe_top:EXE\|exe_datapath:datapath " "Elaborating entity \"exe_datapath\" for hierarchy \"cpu:CPU\|exe_top:EXE\|exe_datapath:datapath\"" {  } { { "hdl/cpu/EXE/exe_top.sv" "datapath" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/EXE/exe_top.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090381456 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "exe_datapath.sv(91) " "Verilog HDL Case Statement information at exe_datapath.sv(91): all case item expressions in this case statement are onehot" {  } { { "hdl/cpu/EXE/exe_datapath.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/EXE/exe_datapath.sv" 91 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1620090381464 "|mp4|cpu:CPU|exe_top:EXE|exe_datapath:datapath"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "exe_datapath.sv(97) " "Verilog HDL Case Statement information at exe_datapath.sv(97): all case item expressions in this case statement are onehot" {  } { { "hdl/cpu/EXE/exe_datapath.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/EXE/exe_datapath.sv" 97 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1620090381464 "|mp4|cpu:CPU|exe_top:EXE|exe_datapath:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:CPU\|exe_top:EXE\|exe_datapath:datapath\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"cpu:CPU\|exe_top:EXE\|exe_datapath:datapath\|alu:ALU\"" {  } { { "hdl/cpu/EXE/exe_datapath.sv" "ALU" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/EXE/exe_datapath.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090381468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator cpu:CPU\|exe_top:EXE\|exe_datapath:datapath\|comparator:COMPARATOR " "Elaborating entity \"comparator\" for hierarchy \"cpu:CPU\|exe_top:EXE\|exe_datapath:datapath\|comparator:COMPARATOR\"" {  } { { "hdl/cpu/EXE/exe_datapath.sv" "COMPARATOR" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/EXE/exe_datapath.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090381476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarder cpu:CPU\|exe_top:EXE\|exe_datapath:datapath\|forwarder:FORWARDER " "Elaborating entity \"forwarder\" for hierarchy \"cpu:CPU\|exe_top:EXE\|exe_datapath:datapath\|forwarder:FORWARDER\"" {  } { { "hdl/cpu/EXE/exe_datapath.sv" "FORWARDER" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/EXE/exe_datapath.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090381483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wallace_mul cpu:CPU\|exe_top:EXE\|exe_datapath:datapath\|wallace_mul:MULTIPLIER " "Elaborating entity \"wallace_mul\" for hierarchy \"cpu:CPU\|exe_top:EXE\|exe_datapath:datapath\|wallace_mul:MULTIPLIER\"" {  } { { "hdl/cpu/EXE/exe_datapath.sv" "MULTIPLIER" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/EXE/exe_datapath.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090381492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA cpu:CPU\|exe_top:EXE\|exe_datapath:datapath\|wallace_mul:MULTIPLIER\|HA:ha_1_1 " "Elaborating entity \"HA\" for hierarchy \"cpu:CPU\|exe_top:EXE\|exe_datapath:datapath\|wallace_mul:MULTIPLIER\|HA:ha_1_1\"" {  } { { "hdl/cpu/EXE/wallace_mul.sv" "ha_1_1" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/EXE/wallace_mul.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090381524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA cpu:CPU\|exe_top:EXE\|exe_datapath:datapath\|wallace_mul:MULTIPLIER\|FA:fa_2_1 " "Elaborating entity \"FA\" for hierarchy \"cpu:CPU\|exe_top:EXE\|exe_datapath:datapath\|wallace_mul:MULTIPLIER\|FA:fa_2_1\"" {  } { { "hdl/cpu/EXE/wallace_mul.sv" "fa_2_1" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/EXE/wallace_mul.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090381535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider cpu:CPU\|exe_top:EXE\|exe_datapath:datapath\|divider:DIVIDER " "Elaborating entity \"divider\" for hierarchy \"cpu:CPU\|exe_top:EXE\|exe_datapath:datapath\|divider:DIVIDER\"" {  } { { "hdl/cpu/EXE/exe_datapath.sv" "DIVIDER" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/EXE/exe_datapath.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_unsigned cpu:CPU\|exe_top:EXE\|exe_datapath:datapath\|divider:DIVIDER\|divider_unsigned:d " "Elaborating entity \"divider_unsigned\" for hierarchy \"cpu:CPU\|exe_top:EXE\|exe_datapath:datapath\|divider:DIVIDER\|divider_unsigned:d\"" {  } { { "hdl/cpu/EXE/divider.sv" "d" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/EXE/divider.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382176 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 divider.sv(50) " "Verilog HDL assignment warning at divider.sv(50): truncated value with size 33 to match size of target (32)" {  } { { "hdl/cpu/EXE/divider.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/EXE/divider.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620090382179 "|mp4|cpu:CPU|exe_top:EXE|exe_datapath:datapath|divider:DIVIDER|divider_unsigned:d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 divider.sv(61) " "Verilog HDL assignment warning at divider.sv(61): truncated value with size 32 to match size of target (6)" {  } { { "hdl/cpu/EXE/divider.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/EXE/divider.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620090382179 "|mp4|cpu:CPU|exe_top:EXE|exe_datapath:datapath|divider:DIVIDER|divider_unsigned:d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exe_control cpu:CPU\|exe_top:EXE\|exe_control:control " "Elaborating entity \"exe_control\" for hierarchy \"cpu:CPU\|exe_top:EXE\|exe_control:control\"" {  } { { "hdl/cpu/EXE/exe_top.sv" "control" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/EXE/exe_top.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_top cpu:CPU\|mem_top:MEM " "Elaborating entity \"mem_top\" for hierarchy \"cpu:CPU\|mem_top:MEM\"" {  } { { "hdl/cpu/cpu.sv" "MEM" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/cpu.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_datapath cpu:CPU\|mem_top:MEM\|mem_datapath:datapath " "Elaborating entity \"mem_datapath\" for hierarchy \"cpu:CPU\|mem_top:MEM\|mem_datapath:datapath\"" {  } { { "hdl/cpu/MEM/mem_top.sv" "datapath" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/MEM/mem_top.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_control cpu:CPU\|mem_top:MEM\|mem_control:control " "Elaborating entity \"mem_control\" for hierarchy \"cpu:CPU\|mem_top:MEM\|mem_control:control\"" {  } { { "hdl/cpu/MEM/mem_top.sv" "control" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/MEM/mem_top.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382226 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trap mem_control.sv(14) " "Verilog HDL or VHDL warning at mem_control.sv(14): object \"trap\" assigned a value but never read" {  } { { "hdl/cpu/MEM/mem_control.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/MEM/mem_control.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620090382229 "|mp4|cpu:CPU|mem_top:MEM|mem_control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_top cpu:CPU\|wb_top:WB " "Elaborating entity \"wb_top\" for hierarchy \"cpu:CPU\|wb_top:WB\"" {  } { { "hdl/cpu/cpu.sv" "WB" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/cpu.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_datapath cpu:CPU\|wb_top:WB\|wb_datapath:datapath " "Elaborating entity \"wb_datapath\" for hierarchy \"cpu:CPU\|wb_top:WB\|wb_datapath:datapath\"" {  } { { "hdl/cpu/WB/wb_top.sv" "datapath" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/WB/wb_top.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_control cpu:CPU\|wb_top:WB\|wb_control:control " "Elaborating entity \"wb_control\" for hierarchy \"cpu:CPU\|wb_top:WB\|wb_control:control\"" {  } { { "hdl/cpu/WB/wb_top.sv" "control" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/WB/wb_top.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfiles_top cpu:CPU\|regfiles_top:REGFILES " "Elaborating entity \"regfiles_top\" for hierarchy \"cpu:CPU\|regfiles_top:REGFILES\"" {  } { { "hdl/cpu/cpu.sv" "REGFILES" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/cpu.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id_reg cpu:CPU\|regfiles_top:REGFILES\|if_id_reg:IF_ID " "Elaborating entity \"if_id_reg\" for hierarchy \"cpu:CPU\|regfiles_top:REGFILES\|if_id_reg:IF_ID\"" {  } { { "hdl/cpu/regfiles_top.sv" "IF_ID" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/regfiles_top.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:CPU\|regfiles_top:REGFILES\|if_id_reg:IF_ID\|register:OPCODE " "Elaborating entity \"register\" for hierarchy \"cpu:CPU\|regfiles_top:REGFILES\|if_id_reg:IF_ID\|register:OPCODE\"" {  } { { "hdl/cpu/if_id_regfile.sv" "OPCODE" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/if_id_regfile.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:CPU\|regfiles_top:REGFILES\|if_id_reg:IF_ID\|register:RS1 " "Elaborating entity \"register\" for hierarchy \"cpu:CPU\|regfiles_top:REGFILES\|if_id_reg:IF_ID\|register:RS1\"" {  } { { "hdl/cpu/if_id_regfile.sv" "RS1" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/if_id_regfile.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:CPU\|regfiles_top:REGFILES\|if_id_reg:IF_ID\|register:IIMM " "Elaborating entity \"register\" for hierarchy \"cpu:CPU\|regfiles_top:REGFILES\|if_id_reg:IF_ID\|register:IIMM\"" {  } { { "hdl/cpu/if_id_regfile.sv" "IIMM" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/if_id_regfile.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:CPU\|regfiles_top:REGFILES\|if_id_reg:IF_ID\|register:PRED " "Elaborating entity \"register\" for hierarchy \"cpu:CPU\|regfiles_top:REGFILES\|if_id_reg:IF_ID\|register:PRED\"" {  } { { "hdl/cpu/if_id_regfile.sv" "PRED" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/if_id_regfile.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:CPU\|regfiles_top:REGFILES\|if_id_reg:IF_ID\|register:PREDS " "Elaborating entity \"register\" for hierarchy \"cpu:CPU\|regfiles_top:REGFILES\|if_id_reg:IF_ID\|register:PREDS\"" {  } { { "hdl/cpu/if_id_regfile.sv" "PREDS" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/if_id_regfile.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_exe_reg cpu:CPU\|regfiles_top:REGFILES\|id_exe_reg:ID_EXE " "Elaborating entity \"id_exe_reg\" for hierarchy \"cpu:CPU\|regfiles_top:REGFILES\|id_exe_reg:ID_EXE\"" {  } { { "hdl/cpu/regfiles_top.sv" "ID_EXE" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/regfiles_top.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exe_mem_reg cpu:CPU\|regfiles_top:REGFILES\|exe_mem_reg:EXE_MEM " "Elaborating entity \"exe_mem_reg\" for hierarchy \"cpu:CPU\|regfiles_top:REGFILES\|exe_mem_reg:EXE_MEM\"" {  } { { "hdl/cpu/regfiles_top.sv" "EXE_MEM" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/regfiles_top.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb_reg cpu:CPU\|regfiles_top:REGFILES\|mem_wb_reg:MEM_WB " "Elaborating entity \"mem_wb_reg\" for hierarchy \"cpu:CPU\|regfiles_top:REGFILES\|mem_wb_reg:MEM_WB\"" {  } { { "hdl/cpu/regfiles_top.sv" "MEM_WB" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cpu/regfiles_top.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:icache " "Elaborating entity \"cache\" for hierarchy \"cache:icache\"" {  } { { "hdl/mp4.sv" "icache" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/mp4.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_control cache:icache\|cache_control:control " "Elaborating entity \"cache_control\" for hierarchy \"cache:icache\|cache_control:control\"" {  } { { "hdl/given_cache/cache.sv" "control" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/given_cache/cache.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_datapath cache:icache\|cache_datapath:datapath " "Elaborating entity \"cache_datapath\" for hierarchy \"cache:icache\|cache_datapath:datapath\"" {  } { { "hdl/given_cache/cache.sv" "datapath" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/given_cache/cache.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_array cache:icache\|cache_datapath:datapath\|data_array:DM_cache " "Elaborating entity \"data_array\" for hierarchy \"cache:icache\|cache_datapath:datapath\|data_array:DM_cache\"" {  } { { "hdl/given_cache/cache_datapath.sv" "DM_cache" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/given_cache/cache_datapath.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array cache:icache\|cache_datapath:datapath\|array:tag " "Elaborating entity \"array\" for hierarchy \"cache:icache\|cache_datapath:datapath\|array:tag\"" {  } { { "hdl/given_cache/cache_datapath.sv" "tag" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/given_cache/cache_datapath.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array cache:icache\|cache_datapath:datapath\|array:valid " "Elaborating entity \"array\" for hierarchy \"cache:icache\|cache_datapath:datapath\|array:valid\"" {  } { { "hdl/given_cache/cache_datapath.sv" "valid" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/given_cache/cache_datapath.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_adapter cache:icache\|line_adapter:bus " "Elaborating entity \"line_adapter\" for hierarchy \"cache:icache\|line_adapter:bus\"" {  } { { "hdl/given_cache/cache.sv" "bus" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/given_cache/cache.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter arbiter:arbiter " "Elaborating entity \"arbiter\" for hierarchy \"arbiter:arbiter\"" {  } { { "hdl/mp4.sv" "arbiter" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/mp4.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_cache l2_cache:l2_cache " "Elaborating entity \"l2_cache\" for hierarchy \"l2_cache:l2_cache\"" {  } { { "hdl/mp4.sv" "l2_cache" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/mp4.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_control l2_cache:l2_cache\|l2_control:control " "Elaborating entity \"l2_control\" for hierarchy \"l2_cache:l2_cache\|l2_control:control\"" {  } { { "hdl/cache/l2_cache.sv" "control" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cache/l2_cache.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2_datapath l2_cache:l2_cache\|l2_datapath:datapath " "Elaborating entity \"l2_datapath\" for hierarchy \"l2_cache:l2_cache\|l2_datapath:datapath\"" {  } { { "hdl/cache/l2_cache.sv" "datapath" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cache/l2_cache.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382502 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lru_bits_t l2_datapath.sv(80) " "Verilog HDL or VHDL warning at l2_datapath.sv(80): object \"lru_bits_t\" assigned a value but never read" {  } { { "hdl/cache/l2_datapath.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cache/l2_datapath.sv" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620090382508 "|mp4|l2_cache:l2_cache|l2_datapath:datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lru_array l2_datapath.sv(81) " "Verilog HDL or VHDL warning at l2_datapath.sv(81): object \"lru_array\" assigned a value but never read" {  } { { "hdl/cache/l2_datapath.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cache/l2_datapath.sv" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620090382508 "|mp4|l2_cache:l2_cache|l2_datapath:datapath"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "lru_array_t l2_datapath.sv(81) " "Verilog HDL warning at l2_datapath.sv(81): object lru_array_t used but never assigned" {  } { { "hdl/cache/l2_datapath.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cache/l2_datapath.sv" 81 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1620090382508 "|mp4|l2_cache:l2_cache|l2_datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 l2_datapath.sv(176) " "Verilog HDL assignment warning at l2_datapath.sv(176): truncated value with size 32 to match size of target (1)" {  } { { "hdl/cache/l2_datapath.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cache/l2_datapath.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620090382508 "|mp4|l2_cache:l2_cache|l2_datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 l2_datapath.sv(338) " "Verilog HDL assignment warning at l2_datapath.sv(338): truncated value with size 32 to match size of target (2)" {  } { { "hdl/cache/l2_datapath.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cache/l2_datapath.sv" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620090382508 "|mp4|l2_cache:l2_cache|l2_datapath:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decoder l2_cache:l2_cache\|l2_datapath:datapath\|addr_decoder:parser " "Elaborating entity \"addr_decoder\" for hierarchy \"l2_cache:l2_cache\|l2_datapath:datapath\|addr_decoder:parser\"" {  } { { "hdl/cache/l2_datapath.sv" "parser" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cache/l2_datapath.sv" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_array_2 l2_cache:l2_cache\|l2_datapath:datapath\|data_array_2:data_array\[1\] " "Elaborating entity \"data_array_2\" for hierarchy \"l2_cache:l2_cache\|l2_datapath:datapath\|data_array_2:data_array\[1\]\"" {  } { { "hdl/cache/l2_datapath.sv" "data_array\[1\]" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cache/l2_datapath.sv" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tag_comparator l2_cache:l2_cache\|l2_datapath:datapath\|tag_comparator:tag_compare\[1\] " "Elaborating entity \"tag_comparator\" for hierarchy \"l2_cache:l2_cache\|l2_datapath:datapath\|tag_comparator:tag_compare\[1\]\"" {  } { { "hdl/cache/l2_datapath.sv" "tag_compare\[1\]" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cache/l2_datapath.sv" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array_2 l2_cache:l2_cache\|l2_datapath:datapath\|array_2:tag_array\[1\] " "Elaborating entity \"array_2\" for hierarchy \"l2_cache:l2_cache\|l2_datapath:datapath\|array_2:tag_array\[1\]\"" {  } { { "hdl/cache/l2_datapath.sv" "tag_array\[1\]" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cache/l2_datapath.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array_2 l2_cache:l2_cache\|l2_datapath:datapath\|array_2:valid_array\[1\] " "Elaborating entity \"array_2\" for hierarchy \"l2_cache:l2_cache\|l2_datapath:datapath\|array_2:valid_array\[1\]\"" {  } { { "hdl/cache/l2_datapath.sv" "valid_array\[1\]" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cache/l2_datapath.sv" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lru_arr l2_cache:l2_cache\|l2_datapath:datapath\|lru_arr:LRU " "Elaborating entity \"lru_arr\" for hierarchy \"l2_cache:l2_cache\|l2_datapath:datapath\|lru_arr:LRU\"" {  } { { "hdl/cache/l2_datapath.sv" "LRU" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/cache/l2_datapath.sv" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cacheline_adaptor cacheline_adaptor:cacheline_adaptor " "Elaborating entity \"cacheline_adaptor\" for hierarchy \"cacheline_adaptor:cacheline_adaptor\"" {  } { { "hdl/mp4.sv" "cacheline_adaptor" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/mp4.sv" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090382581 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cache:icache\|cache_datapath:datapath\|array:tag\|data_rtl_0 " "Inferred RAM node \"cache:icache\|cache_datapath:datapath\|array:tag\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1620090392744 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache:dcache\|cache_datapath:datapath\|array:dirty\|data " "RAM logic \"cache:dcache\|cache_datapath:datapath\|array:dirty\|data\" is uninferred due to inappropriate RAM size" {  } { { "hdl/given_cache/array.sv" "data" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/given_cache/array.sv" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1620090392746 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cache:dcache\|cache_datapath:datapath\|array:tag\|data " "RAM logic \"cache:dcache\|cache_datapath:datapath\|array:tag\|data\" is uninferred due to asynchronous read logic" {  } { { "hdl/given_cache/array.sv" "data" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/given_cache/array.sv" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1620090392746 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache:dcache\|cache_datapath:datapath\|array:valid\|data " "RAM logic \"cache:dcache\|cache_datapath:datapath\|array:valid\|data\" is uninferred due to inappropriate RAM size" {  } { { "hdl/given_cache/array.sv" "data" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/given_cache/array.sv" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1620090392746 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache:icache\|cache_datapath:datapath\|array:dirty\|data " "RAM logic \"cache:icache\|cache_datapath:datapath\|array:dirty\|data\" is uninferred due to inappropriate RAM size" {  } { { "hdl/given_cache/array.sv" "data" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/given_cache/array.sv" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1620090392746 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache:icache\|cache_datapath:datapath\|array:valid\|data " "RAM logic \"cache:icache\|cache_datapath:datapath\|array:valid\|data\" is uninferred due to inappropriate RAM size" {  } { { "hdl/given_cache/array.sv" "data" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/given_cache/array.sv" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1620090392746 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1620090392746 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cache:icache\|cache_datapath:datapath\|array:tag\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cache:icache\|cache_datapath:datapath\|array:tag\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620090408252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620090408252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620090408252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620090408252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620090408252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620090408252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620090408252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620090408252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620090408252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620090408252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620090408252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620090408252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620090408252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620090408252 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mp4.ram0_array_32a7bb4d.hdl.mif " "Parameter INIT_FILE set to db/mp4.ram0_array_32a7bb4d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620090408252 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1620090408252 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1620090408252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cache:icache\|cache_datapath:datapath\|array:tag\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"cache:icache\|cache_datapath:datapath\|array:tag\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090408461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cache:icache\|cache_datapath:datapath\|array:tag\|altsyncram:data_rtl_0 " "Instantiated megafunction \"cache:icache\|cache_datapath:datapath\|array:tag\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620090408461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620090408461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620090408461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620090408461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620090408461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620090408461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620090408461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620090408461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620090408461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620090408461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620090408461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620090408461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620090408461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620090408461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/mp4.ram0_array_32a7bb4d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/mp4.ram0_array_32a7bb4d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620090408461 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620090408461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5km1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5km1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5km1 " "Found entity 1: altsyncram_5km1" {  } { { "db/altsyncram_5km1.tdf" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/db/altsyncram_5km1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620090408560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090408560 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pmem_address\[0\] GND " "Pin \"pmem_address\[0\]\" is stuck at GND" {  } { { "hdl/mp4.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/mp4.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620090428892 "|mp4|pmem_address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pmem_address\[1\] GND " "Pin \"pmem_address\[1\]\" is stuck at GND" {  } { { "hdl/mp4.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/mp4.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620090428892 "|mp4|pmem_address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pmem_address\[2\] GND " "Pin \"pmem_address\[2\]\" is stuck at GND" {  } { { "hdl/mp4.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/mp4.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620090428892 "|mp4|pmem_address[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pmem_address\[3\] GND " "Pin \"pmem_address\[3\]\" is stuck at GND" {  } { { "hdl/mp4.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/mp4.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620090428892 "|mp4|pmem_address[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pmem_address\[4\] GND " "Pin \"pmem_address\[4\]\" is stuck at GND" {  } { { "hdl/mp4.sv" "" { Text "/home/andrewg3/ECE411/Team-ATM/mp4/hdl/mp4.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620090428892 "|mp4|pmem_address[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1620090428892 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620090430261 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "155 " "155 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620090461226 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andrewg3/ECE411/Team-ATM/mp4/output_files/mp4.map.smsg " "Generated suppressed messages file /home/andrewg3/ECE411/Team-ATM/mp4/output_files/mp4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090461918 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620090463471 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620090463471 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20998 " "Implemented 20998 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620090465515 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620090465515 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20809 " "Implemented 20809 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620090465515 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1620090465515 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620090465515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1396 " "Peak virtual memory: 1396 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620090465642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  3 20:07:45 2021 " "Processing ended: Mon May  3 20:07:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620090465642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:44 " "Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620090465642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:00 " "Total CPU time (on all processors): 00:02:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620090465642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620090465642 ""}
