
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
Command: synth_design -top top -part xczu28dr-ffvg1517-2-e -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Synthesis license expires in 14 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 9 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16231 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1525.953 ; gain = 95.000 ; free physical = 11378 ; free virtual = 31523
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:7]
INFO: [Synth 8-638] synthesizing module 'gpio_simulink2ext' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:26]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DDR bound to: 0 - type: integer 
	Parameter CLK_PHASE bound to: 0 - type: integer 
	Parameter REG_IOB bound to: true - type: string 
	Parameter PORT_BYPASS bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Q_REG_SDR' to cell 'FD' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'gpio_simulink2ext' (1#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:26]
INFO: [Synth 8-638] synthesizing module 'cdc_synchroniser' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:146]
	Parameter G_BUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cdc_synchroniser' (2#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:146]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_led_cntrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:612]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_reg_cntrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:623]
INFO: [Synth 8-638] synthesizing module 'ADC8_R2R_MTS_4096' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-16213-wei-Berkeley/realtime/ADC8_R2R_MTS_4096_stub.vhdl:94]
INFO: [Synth 8-6157] synthesizing module 'mts_sysref_sync' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_V0_4/mts_sysref_sync.v:8]
	Parameter NO_SRC_CLK bound to: 0 - type: integer 
	Parameter SYNC_FFS bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (3#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 1 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (4#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'mts_sysref_sync' (5#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_V0_4/mts_sysref_sync.v:8]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:729]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:740]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:751]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:762]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:773]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:784]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:795]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:806]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:817]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:828]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:839]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:850]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:861]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:872]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:883]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:894]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:905]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:916]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:927]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:938]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:949]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:960]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:971]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:982]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:993]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1004]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1015]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1026]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1037]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1048]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1059]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1070]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1081]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1092]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1103]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1114]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1125]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1136]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1147]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1158]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1169]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1180]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1191]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1202]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1213]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1224]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1235]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1246]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1257]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1268]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1279]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1290]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1301]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1312]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1323]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1334]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1345]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1356]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1367]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1378]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1389]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1400]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1411]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1422]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_sync_state0' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1433]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_sync_state1' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1444]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_sync_state2' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1455]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_sync_state3' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1466]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_sync_state4' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1477]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_sync_state5' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1488]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_sync_state6' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1499]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_4096gsps_mts_sync_state7' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1510]
INFO: [Synth 8-6157] synthesizing module 'zcu111_infrastructure' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/infrastructure/zcu111_infrastructure.v:1]
	Parameter MULTIPLY bound to: 8.000000 - type: float 
	Parameter DIVIDE bound to: 2.000000 - type: float 
	Parameter DIVCLK bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS__parameterized0' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS__parameterized0' (5#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
INFO: [Synth 8-6157] synthesizing module 'MMCM_BASE' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 7.812500 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 180.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 270.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLOCK_HOLD bound to: FALSE - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCM_BASE' (6#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (7#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'zcu111_infrastructure' (8#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/infrastructure/zcu111_infrastructure.v:1]
INFO: [Synth 8-638] synthesizing module 'zcu111' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2004]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_interconnect_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1149]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1CG92RI' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:97]
INFO: [Synth 8-3491] module 'zcu111_auto_ds_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-16213-wei-Berkeley/realtime/zcu111_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'zcu111_auto_ds_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:331]
INFO: [Synth 8-638] synthesizing module 'zcu111_auto_ds_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-16213-wei-Berkeley/realtime/zcu111_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1CG92RI' (9#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:97]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_9O4VJ' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:498]
INFO: [Synth 8-3491] module 'zcu111_auto_ds_1' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-16213-wei-Berkeley/realtime/zcu111_auto_ds_1_stub.vhdl:5' bound to instance 'auto_ds' of component 'zcu111_auto_ds_1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:732]
INFO: [Synth 8-638] synthesizing module 'zcu111_auto_ds_1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-16213-wei-Berkeley/realtime/zcu111_auto_ds_1_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_9O4VJ' (10#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:498]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_16GXSXB' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:903]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_16GXSXB' (11#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:903]
INFO: [Synth 8-3491] module 'zcu111_xbar_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-16213-wei-Berkeley/realtime/zcu111_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'zcu111_xbar_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1825]
INFO: [Synth 8-638] synthesizing module 'zcu111_xbar_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-16213-wei-Berkeley/realtime/zcu111_xbar_0_stub.vhdl:93]
INFO: [Synth 8-256] done synthesizing module 'zcu111_axi_interconnect_0_0' (12#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1149]
INFO: [Synth 8-3491] module 'zcu111_axi_protocol_convert_1_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-16213-wei-Berkeley/realtime/zcu111_axi_protocol_convert_1_0_stub.vhdl:5' bound to instance 'axi_protocol_convert_1' of component 'zcu111_axi_protocol_convert_1_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2553]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_protocol_convert_1_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-16213-wei-Berkeley/realtime/zcu111_axi_protocol_convert_1_0_stub.vhdl:67]
INFO: [Synth 8-3491] module 'zcu111_axi_protocol_convert_2_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-16213-wei-Berkeley/realtime/zcu111_axi_protocol_convert_2_0_stub.vhdl:5' bound to instance 'axi_protocol_convert_2' of component 'zcu111_axi_protocol_convert_2_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2612]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_protocol_convert_2_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-16213-wei-Berkeley/realtime/zcu111_axi_protocol_convert_2_0_stub.vhdl:67]
INFO: [Synth 8-3491] module 'zcu111_proc_sys_reset_0_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-16213-wei-Berkeley/realtime/zcu111_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'zcu111_proc_sys_reset_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2671]
INFO: [Synth 8-638] synthesizing module 'zcu111_proc_sys_reset_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-16213-wei-Berkeley/realtime/zcu111_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'zcu111_zynq_ultra_ps_e_0_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-16213-wei-Berkeley/realtime/zcu111_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'zcu111_zynq_ultra_ps_e_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2684]
INFO: [Synth 8-638] synthesizing module 'zcu111_zynq_ultra_ps_e_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-16213-wei-Berkeley/realtime/zcu111_zynq_ultra_ps_e_0_0_stub.vhdl:56]
INFO: [Synth 8-256] done synthesizing module 'zcu111' (13#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2004]
WARNING: [Synth 8-689] width (40) of port connection 'M_AXI_RFDC_araddr' does not match port width (32) of module 'zcu111' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1535]
WARNING: [Synth 8-689] width (40) of port connection 'M_AXI_RFDC_awaddr' does not match port width (32) of module 'zcu111' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1539]
INFO: [Synth 8-638] synthesizing module 'axi4lite_ic_wrapper' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:417]
INFO: [Synth 8-638] synthesizing module 'axi4lite_axi4lite_top_ic' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:43]
WARNING: [Synth 8-5858] RAM axi4lite_mosi_arr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_sel_reg' and it is trimmed from '32' to '18' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_axi4lite_top_ic' (14#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:43]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_slave_logic' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_slave_logic' (15#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd:66]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_01_ss_bram_muxdemux' (16#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot0_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
INFO: [Synth 8-638] synthesizing module 'asym_bram_tdp' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/asym_bram_tdp.vhd:54]
	Parameter WIDTHA bound to: 32 - type: integer 
	Parameter ADDRWIDTHA bound to: 10 - type: integer 
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter ADDRWIDTHB bound to: 10 - type: integer 
	Parameter READLATA bound to: 1 - type: integer 
	Parameter READLATB bound to: 1 - type: integer 
	Parameter INIT bound to: 0'b 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/asym_bram_tdp.vhd:123]
WARNING: [Synth 8-6014] Unused sequential element g_a_wider.regA_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/asym_bram_tdp.vhd:150]
WARNING: [Synth 8-6014] Unused sequential element g_a_wider.regB_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/asym_bram_tdp.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'asym_bram_tdp' (17#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/asym_bram_tdp.vhd:54]
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot0_01_ss_bram_dp_ram' (18#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_01_ss_bram' (19#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_23_ss_bram_muxdemux' (20#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot0_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot0_23_ss_bram_dp_ram' (21#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_23_ss_bram' (22#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_45_ss_bram_muxdemux' (23#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot0_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot0_45_ss_bram_dp_ram' (24#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_45_ss_bram' (25#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_67_ss_bram_muxdemux' (26#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot0_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot0_67_ss_bram_dp_ram' (27#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_67_ss_bram' (28#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_01_ss_bram_muxdemux' (29#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot1_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot1_01_ss_bram_dp_ram' (30#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_01_ss_bram' (31#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_23_ss_bram_muxdemux' (32#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot1_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot1_23_ss_bram_dp_ram' (33#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_23_ss_bram' (34#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_45_ss_bram_muxdemux' (35#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot1_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot1_45_ss_bram_dp_ram' (36#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_45_ss_bram' (37#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_67_ss_bram_muxdemux' (38#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot1_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot1_67_ss_bram_dp_ram' (39#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_67_ss_bram' (40#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_01_ss_bram_muxdemux' (41#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot2_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot2_01_ss_bram_dp_ram' (42#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_01_ss_bram' (43#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_23_ss_bram_muxdemux' (44#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot2_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot2_23_ss_bram_dp_ram' (45#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_23_ss_bram' (46#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_45_ss_bram_muxdemux' (47#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot2_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot2_45_ss_bram_dp_ram' (48#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_45_ss_bram' (49#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_67_ss_bram_muxdemux' (50#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot2_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot2_67_ss_bram_dp_ram' (51#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_67_ss_bram' (52#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_01_ss_bram_muxdemux' (53#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot3_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot3_01_ss_bram_dp_ram' (54#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_01_ss_bram' (55#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_23_ss_bram_muxdemux' (56#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot3_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot3_23_ss_bram_dp_ram' (57#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_23_ss_bram' (58#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_45_ss_bram_muxdemux' (59#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot3_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot3_45_ss_bram_dp_ram' (60#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_45_ss_bram' (61#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_67_ss_bram_muxdemux' (62#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot3_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot3_67_ss_bram_dp_ram' (63#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_67_ss_bram' (64#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_01_ss_bram_muxdemux' (65#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot4_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot4_01_ss_bram_dp_ram' (66#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_01_ss_bram' (67#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_23_ss_bram_muxdemux' (68#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot4_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot4_23_ss_bram_dp_ram' (69#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_23_ss_bram' (70#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_45_ss_bram_muxdemux' (71#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot4_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot4_45_ss_bram_dp_ram' (72#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_45_ss_bram' (73#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_67_ss_bram_muxdemux' (74#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot4_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot4_67_ss_bram_dp_ram' (75#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_67_ss_bram' (76#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_01_ss_bram_muxdemux' (77#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot5_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot5_01_ss_bram_dp_ram' (78#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_01_ss_bram' (79#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_23_ss_bram_muxdemux' (80#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot5_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot5_23_ss_bram_dp_ram' (81#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_23_ss_bram' (82#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_45_ss_bram_muxdemux' (83#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot5_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot5_45_ss_bram_dp_ram' (84#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_45_ss_bram' (85#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_67_ss_bram_muxdemux' (86#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot5_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot5_67_ss_bram_dp_ram' (87#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_67_ss_bram' (88#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_01_ss_bram_muxdemux' (89#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot6_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot6_01_ss_bram_dp_ram' (90#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_01_ss_bram' (91#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_23_ss_bram_muxdemux' (92#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot6_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot6_23_ss_bram_dp_ram' (93#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_23_ss_bram' (94#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_45_ss_bram_muxdemux' (95#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot6_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot6_45_ss_bram_dp_ram' (96#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_45_ss_bram' (97#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_67_ss_bram_muxdemux' (98#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot6_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot6_67_ss_bram_dp_ram' (99#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_67_ss_bram' (100#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_01_ss_bram_muxdemux' (101#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot7_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot7_01_ss_bram_dp_ram' (102#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_01_ss_bram' (103#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_23_ss_bram_muxdemux' (104#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot7_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot7_23_ss_bram_dp_ram' (105#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_23_ss_bram' (106#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_45_ss_bram_muxdemux' (107#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot7_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot7_45_ss_bram_dp_ram' (108#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_45_ss_bram' (109#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_67_ss_bram_muxdemux' (110#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot7_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot7_67_ss_bram_dp_ram' (111#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_67_ss_bram' (112#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sw_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sw_reg_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sw_reg_muxdemux' (113#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd:39]
WARNING: [Synth 8-614] signal 'axi4lite_sw_reg_int' is read in the process but is not in the sensitivity list [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sw_reg' (114#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sys_block' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sys_block_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sys_block_muxdemux' (115#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd:39]
WARNING: [Synth 8-614] signal 'axi4lite_sys_block_int' is read in the process but is not in the sensitivity list [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sys_block' (116#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:42]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[led_cntrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[reg_cntrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot0_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot0_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot0_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot0_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot1_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot1_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot1_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot1_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot2_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot2_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot2_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot2_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot3_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot3_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot3_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot3_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot4_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot4_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot4_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot4_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot5_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot5_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot5_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot5_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot6_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot6_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot6_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot6_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot7_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot7_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot7_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot7_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[led_cntrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[reg_cntrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot0_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot0_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot0_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot0_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot1_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot1_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot1_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot1_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot2_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot2_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot2_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot2_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot3_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot3_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot3_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot3_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot4_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot4_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot4_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot4_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot5_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot5_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot5_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot5_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot6_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot6_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot6_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot6_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot7_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot7_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot7_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot7_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sys_block_in_we[sys_scratchpad] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:427]
WARNING: [Synth 8-3848] Net axi4lite_sys_block_in[sys_scratchpad] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:428]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_ic_wrapper' (117#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/axi4lite_ic_wrapper.vhdl:417]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:62038]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_default_clock_driver' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:61793]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:59]
	Parameter period bound to: 1 - type: integer 
	Parameter log_2_period bound to: 1 - type: integer 
	Parameter pipeline_regs bound to: 5 - type: integer 
	Parameter use_bufg bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'clr_reg' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:236]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init' (118#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init' (119#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element clk_num_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:212]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (120#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_default_clock_driver' (121#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:61793]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_struct' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:59788]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x41' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:14]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xldelay' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:96]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:123]
INFO: [Synth 8-638] synthesizing module 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e' (122#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg' (123#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xldelay' (124#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:96]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_e1eb7c2c1d' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_e1eb7c2c1d' (125#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:163]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_c820dd57b7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:206]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_c820dd57b7' (126#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:206]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x41' (127#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:14]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_gpio_led' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:72]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:308]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlconvert' (128#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_gpio_led' (129#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:72]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_gpio_led1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_gpio_led1' (130#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:117]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_led_cntrl' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:160]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_b201972799' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:411]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_b201972799' (131#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:411]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 0 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice' (132#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_led_cntrl' (133#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:160]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_reg_cntrl' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_reg_cntrl' (134#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:198]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_rfdc_v0_4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_rfdc_v0_4' (135#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:250]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:2045]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:297]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_fcc71e4dfc' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:478]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_fcc71e4dfc' (136#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:478]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_d71240ea2a' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:504]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_d71240ea2a' (137#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:504]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x20' (138#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:297]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:1813]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:411]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x42' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:346]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_fbcd3a9b50' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:990]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_fbcd3a9b50' (139#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:990]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x42' (140#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:346]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_23ebafe0b1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:719]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_23ebafe0b1' (141#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:719]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:308]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 19 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 19 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_eight_adcs_4096gsps_mts_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:252' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_eight_adcs_4096gsps_mts_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:360]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_4096gsps_mts_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:267]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 19 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_4096gsps_mts_xlconvert' (142#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized0' (142#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:308]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_25a70f0a84' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_25a70f0a84' (143#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:676]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:96]
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:123]
INFO: [Synth 8-638] synthesizing module 'synth_reg__parameterized2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e__parameterized1' (143#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg__parameterized2' (143#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0' (143#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:96]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_3c418ec81f' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:613]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_3c418ec81f' (144#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:613]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_61e0354441' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:747]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_61e0354441' (145#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:747]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_bceced357e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:791]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_bceced357e' (146#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:791]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_a72e19a284' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:587]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_a72e19a284' (147#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:587]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_4daaae3220' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:838]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_4daaae3220' (148#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:838]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlregister' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:890]
	Parameter d_width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:916]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'fdse_comp' to cell 'FDSE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized1' (148#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized1' (148#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlregister' (149#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:890]
INFO: [Synth 8-638] synthesizing module 'sysgen_shift_cfd2aa62f1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:944]
INFO: [Synth 8-256] done synthesizing module 'sysgen_shift_cfd2aa62f1' (150#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:944]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1742]
	Parameter core_name0 bound to: rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1 - type: string 
	Parameter op_width bound to: 13 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-16213-wei-Berkeley/realtime/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_stub.vhdl:5' bound to instance 'core_instance1' of component 'rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1801]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-16213-wei-Berkeley/realtime/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free' (151#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1742]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 11 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 13 - type: integer 
	Parameter y_width bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized0' (151#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 11 - type: integer 
	Parameter new_lsb bound to: 2 - type: integer 
	Parameter x_width bound to: 13 - type: integer 
	Parameter y_width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized1' (151#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 12 - type: integer 
	Parameter new_lsb bound to: 12 - type: integer 
	Parameter x_width bound to: 13 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized2' (151#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x20' (152#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:411]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:1035]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:664]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_079b793632' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1108]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_079b793632' (153#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1108]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_91b8ddeef6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1137]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_91b8ddeef6' (154#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1137]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_c4b0663911' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1159]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_c4b0663911' (155#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1159]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:890]
	Parameter d_width bound to: 32 - type: integer 
	Parameter init_value bound to: 32'b00000000000000000000000000000000 
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:916]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized3' (155#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized3' (155#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized0' (155#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:890]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_f045064fa6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1216]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_f045064fa6' (156#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1216]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_4dd038b1a5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1241]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_4dd038b1a5' (157#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1241]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_77370fa1b5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1260]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_77370fa1b5' (158#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1260]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_8f15da2437' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1279]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_8f15da2437' (159#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1279]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_1a2a03687c' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1298]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_1a2a03687c' (160#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1298]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_dab5a58f9d' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1320]
WARNING: [Synth 8-3936] Found unconnected internal register 'unregy_join_6_1_reg' and it is trimmed from '80' to '32' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1338]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_dab5a58f9d' (161#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1320]
INFO: [Synth 8-638] synthesizing module 'sysgen_counter_2585964d2b' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1362]
INFO: [Synth 8-256] done synthesizing module 'sysgen_counter_2585964d2b' (162#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1362]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_fe434bc13d' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:566]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_fe434bc13d' (163#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:566]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1742]
	Parameter core_name0 bound to: rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2 - type: string 
	Parameter op_width bound to: 2 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-16213-wei-Berkeley/realtime/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_stub.vhdl:5' bound to instance 'core_instance2' of component 'rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1811]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-16213-wei-Berkeley/realtime/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0' (163#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1742]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_7b579c6c9c' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1066]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_7b579c6c9c' (164#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1066]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x20' (165#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:664]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x43' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:970]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x43' (166#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:970]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_50268c2b23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1017]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_50268c2b23' (167#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1017]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_fb4108ec16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1038]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_fb4108ec16' (168#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1038]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:890]
	Parameter d_width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:916]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized5' (168#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized5' (168#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1' (168#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:890]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 1 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized3' (168#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 2 - type: integer 
	Parameter new_lsb bound to: 2 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized4' (168#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x20' (169#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:1035]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:1412]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:1266]
INFO: [Synth 8-638] synthesizing module 'sysgen_addsub_e76b4148a6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1432]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdse_comp' to cell 'FDSE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:97]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized7' (169#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized6' (169#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element op_mem_91_20_reg[0] was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1459]
WARNING: [Synth 8-6014] Unused sequential element cout_mem_92_22_reg[0] was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1470]
INFO: [Synth 8-256] done synthesizing module 'sysgen_addsub_e76b4148a6' (170#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1432]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_235d6145bc' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1520]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_235d6145bc' (171#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1520]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:308]
	Parameter din_width bound to: 10 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 10 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 10 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 10 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_eight_adcs_4096gsps_mts_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:252' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_eight_adcs_4096gsps_mts_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:360]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:267]
	Parameter din_width bound to: 10 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 10 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized1' (171#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized1' (171#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:308]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 0 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 10 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized5' (171#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 9 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 10 - type: integer 
	Parameter y_width bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized6' (171#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_1299404974' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1548]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_1299404974' (172#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1548]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x19' (173#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:1266]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:1380]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_bdaf89c74c' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:654]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_bdaf89c74c' (174#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:654]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x20' (175#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:1380]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:308]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_eight_adcs_4096gsps_mts_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:252' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_eight_adcs_4096gsps_mts_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:360]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:267]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized3' (175#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized2' (175#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:308]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:308]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_eight_adcs_4096gsps_mts_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:252' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_eight_adcs_4096gsps_mts_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:360]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:267]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized5' (175#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized3' (175#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x19' (176#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:1412]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:1519]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized7' (176#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x19' (177#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:1519]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:1569]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_3cb7d61111' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1588]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_3cb7d61111' (178#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1588]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_5fb4342c17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1618]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_5fb4342c17' (179#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1618]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_5f3c3c7660' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1640]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_5f3c3c7660' (180#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1640]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_c10d2fcc0c' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1664]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_c10d2fcc0c' (181#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1664]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x19' (182#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:1569]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:1643]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 2 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized8' (182#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 3 - type: integer 
	Parameter new_lsb bound to: 3 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized9' (182#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 4 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized10' (182#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x19' (183#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:1643]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:1731]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:308]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_eight_adcs_4096gsps_mts_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:252' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_eight_adcs_4096gsps_mts_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:360]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:376]
INFO: [Synth 8-638] synthesizing module 'synth_reg__parameterized4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e__parameterized3' (183#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg__parameterized4' (183#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4' (183#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:308]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:457]
	Parameter din_width bound to: 32 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough' (184#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:457]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x19' (185#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:1731]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_91cef4b8e1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:526]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_91cef4b8e1' (186#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:526]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x20' (187#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:1813]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:457]
	Parameter din_width bound to: 16 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough__parameterized0' (187#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:457]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_01' (188#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:2045]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:3879]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:2131]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x19' (189#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:2131]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:3647]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:2245]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x39' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:2180]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x39' (190#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:2180]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x19' (191#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:2245]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:2869]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:2498]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x19' (192#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:2498]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x40' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:2804]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x40' (193#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:2804]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x19' (194#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:2869]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:3246]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:3100]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x20' (195#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:3100]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:3214]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x22' (196#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:3214]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x20' (197#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:3246]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:3353]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x21' (198#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:3353]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:3403]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x21' (199#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:3403]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:3477]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x21' (200#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:3477]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:3565]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x21' (201#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:3565]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x19' (202#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:3647]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_23' (203#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:3879]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:5713]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:3965]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x22' (204#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:3965]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:5481]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:4079]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x46' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:4014]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x46' (205#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:4014]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x22' (206#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:4079]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:4703]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:4332]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x22' (207#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:4332]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x47' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:4638]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x47' (208#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:4638]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x22' (209#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:4703]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:5080]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:4934]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x21' (210#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:4934]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:5048]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x21' (211#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:5048]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x22' (212#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:5080]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:5187]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x20' (213#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:5187]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:5237]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x20' (214#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:5237]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:5311]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x20' (215#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:5311]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:5399]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x20' (216#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:5399]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x22' (217#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:5481]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_45' (218#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:5713]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:7547]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:5799]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x21' (219#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:5799]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:7315]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:5913]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x44' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:5848]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x44' (220#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:5848]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x21' (221#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:5913]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:6537]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:6166]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x21' (222#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:6166]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:6472]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x45' (223#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:6472]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x21' (224#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:6537]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:6914]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:6768]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x22' (225#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:6768]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:6882]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x18' (226#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:6882]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x21' (227#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:6914]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:7021]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x16' (228#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:7021]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:7071]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x16' (229#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:7071]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:7145]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x16' (230#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:7145]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:7233]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x16' (231#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:7233]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x21' (232#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:7315]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_67' (233#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:7547]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:9381]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:7633]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x16' (234#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:7633]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:9149]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:7747]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x33' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:7682]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x33' (235#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:7682]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x16' (236#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:7747]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:8371]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:8000]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x16' (237#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:8000]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x34' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:8306]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x34' (238#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:8306]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x16' (239#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:8371]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:8748]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:8602]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x16' (240#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:8602]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:8716]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x15' (241#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:8716]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x16' (242#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:8748]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:8855]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x15' (243#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:8855]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:8905]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x15' (244#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:8905]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:8979]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x15' (245#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:8979]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:9067]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x15' (246#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:9067]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x16' (247#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:9149]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_01' (248#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:9381]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:11215]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:9467]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x15' (249#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:9467]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:10983]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:9581]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x31' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:9516]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x31' (250#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:9516]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x15' (251#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:9581]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:10205]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:9834]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x15' (252#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:9834]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x32' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:10140]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x32' (253#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:10140]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x15' (254#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:10205]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:10582]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:10436]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x15' (255#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:10436]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:10550]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x16' (256#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:10550]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x15' (257#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:10582]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:10689]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x18' (258#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:10689]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:10739]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x18' (259#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:10739]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:10813]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x18' (260#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:10813]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:10901]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x18' (261#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:10901]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x15' (262#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:10983]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_23' (263#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:11215]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:13049]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:11301]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x18' (264#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:11301]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:12817]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:11415]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x37' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:11350]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x37' (265#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:11350]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x18' (266#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:11415]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:12039]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:11668]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x18' (267#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:11668]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x38' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:11974]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x38' (268#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:11974]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x18' (269#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:12039]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:12416]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:12270]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x18' (270#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:12270]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:12384]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x19' (271#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:12384]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x18' (272#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:12416]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:12523]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x17' (273#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:12523]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:12573]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x17' (274#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:12573]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:12647]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x17' (275#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:12647]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:12735]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x17' (276#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:12735]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x18' (277#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:12817]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_45' (278#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:13049]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:14883]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:13135]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x17' (279#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:13135]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:14651]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:13249]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x35' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:13184]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x35' (280#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:13184]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x17' (281#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:13249]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:13873]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:13502]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x17' (282#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:13502]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x36' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:13808]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x36' (283#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:13808]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x17' (284#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:13873]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:14250]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:14104]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x17' (285#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:14104]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:14218]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x17' (286#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:14218]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x17' (287#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:14250]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:14357]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x25' (288#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:14357]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:14407]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x27' (289#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:14407]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:14481]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x28' (290#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:14481]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:14569]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x28' (291#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:14569]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x17' (292#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:14651]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_67' (293#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:14883]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:16717]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:14969]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x28' (294#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:14969]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:16485]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:15083]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x58' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:15018]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x58' (295#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:15018]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x28' (296#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:15083]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:15707]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:15336]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x28' (297#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:15336]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x59' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:15642]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x59' (298#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:15642]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x28' (299#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:15707]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:16084]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:15938]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x28' (300#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:15938]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:16052]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x28' (301#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:16052]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x28' (302#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:16084]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:16191]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x27' (303#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:16191]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:16241]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x26' (304#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:16241]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:16315]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x27' (305#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:16315]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:16403]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x27' (306#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:16403]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x28' (307#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:16485]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_01' (308#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:16717]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:18551]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:16803]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x27' (309#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:16803]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:18319]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:16917]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x56' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:16852]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x56' (310#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:16852]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x27' (311#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:16917]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:17541]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:17170]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x27' (312#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:17170]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x57' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:17476]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x57' (313#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:17476]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x27' (314#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:17541]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:17918]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:17772]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x27' (315#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:17772]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:17886]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x27' (316#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:17886]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x27' (317#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:17918]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:18025]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x29' (318#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:18025]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:18075]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x29' (319#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:18075]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:18149]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x30' (320#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:18149]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:18237]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x30' (321#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:18237]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x27' (322#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:18319]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_23' (323#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:18551]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:20385]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:18637]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x30' (324#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:18637]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:20153]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:18751]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x62' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:18686]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x62' (325#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:18686]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x30' (326#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:18751]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:19375]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:19004]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x30' (327#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:19004]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x63' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:19310]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x63' (328#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:19310]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x30' (329#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:19375]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:19752]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:19606]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x30' (330#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:19606]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:19720]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x30' (331#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:19720]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x30' (332#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:19752]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:19859]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x30' (333#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:19859]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:19909]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x28' (334#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:19909]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:19983]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x29' (335#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:19983]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:20071]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x29' (336#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:20071]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x30' (337#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:20153]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_45' (338#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:20385]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:22219]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:20471]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x29' (339#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:20471]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:21987]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:20585]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x60' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:20520]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x60' (340#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:20520]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x29' (341#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:20585]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:21209]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:20838]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x29' (342#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:20838]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x61' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:21144]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x61' (343#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:21144]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x29' (344#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:21209]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:21586]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:21440]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x29' (345#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:21440]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:21554]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x29' (346#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:21554]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x29' (347#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:21586]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:21693]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x28' (348#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:21693]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:21743]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x30' (349#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:21743]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:21817]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x24' (350#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:21817]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:21905]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x23' (351#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:21905]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x29' (352#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:21987]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_67' (353#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:22219]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:24053]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:22305]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x24' (354#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:22305]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:23821]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:22419]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x50' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:22354]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x50' (355#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:22354]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x24' (356#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:22419]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:23043]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:22672]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x24' (357#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:22672]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x51' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:22978]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x51' (358#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:22978]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x24' (359#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:23043]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:23420]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:23274]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x24' (360#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:23274]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:23388]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x24' (361#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:23388]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x24' (362#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:23420]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:23527]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x23' (363#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:23527]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:23577]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x22' (364#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:23577]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:23651]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x23' (365#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:23651]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:23739]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x22' (366#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:23739]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x24' (367#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:23821]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_01' (368#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:24053]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:25887]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:24139]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x23' (369#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:24139]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:25655]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:24253]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x48' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:24188]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x48' (370#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:24188]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x23' (371#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:24253]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:24877]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:24506]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x23' (372#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:24506]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x49' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:24812]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x49' (373#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:24812]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x23' (374#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:24877]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:25254]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:25108]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x23' (375#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:25108]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:25222]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x23' (376#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:25222]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x23' (377#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:25254]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:25361]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x22' (378#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:25361]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:25411]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x23' (379#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:25411]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:25485]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x25' (380#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:25485]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:25573]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x26' (381#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:25573]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x23' (382#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:25655]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_23' (383#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:25887]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:27721]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:25973]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x26' (384#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:25973]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:27489]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:26087]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x54' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:26022]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x54' (385#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:26022]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x26' (386#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:26087]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:26711]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:26340]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x26' (387#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:26340]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x55' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:26646]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x55' (388#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:26646]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x26' (389#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:26711]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:27088]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:26942]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x26' (390#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:26942]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:27056]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x26' (391#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:27056]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x26' (392#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:27088]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:27195]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x26' (393#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:27195]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:27245]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x25' (394#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:27245]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:27319]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x26' (395#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:27319]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:27407]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x24' (396#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:27407]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x26' (397#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:27489]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_45' (398#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:27721]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:29555]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:27807]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x25' (399#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:27807]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:29323]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:27921]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x53' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:27856]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x53' (400#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:27856]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x25' (401#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:27921]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:28545]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:28174]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x25' (402#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:28174]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x52' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:28480]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x52' (403#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:28480]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x25' (404#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:28545]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:28922]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:28776]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x25' (405#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:28776]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:28890]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x25' (406#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:28890]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x25' (407#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:28922]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:29029]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x24' (408#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:29029]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:29079]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x24' (409#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:29079]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:29153]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x22' (410#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:29153]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:29241]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x25' (411#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:29241]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x25' (412#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:29323]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_67' (413#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:29555]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:31389]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:29641]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x4' (414#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:29641]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:31157]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:29755]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:29690]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x10' (415#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:29690]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x4' (416#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:29755]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:30379]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:30008]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x4' (417#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:30008]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:30314]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x9' (418#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:30314]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x4' (419#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:30379]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:30756]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:30610]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x4' (420#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:30610]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:30724]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x4' (421#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:30724]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x4' (422#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:30756]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:30863]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x4' (423#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:30863]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:30913]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x4' (424#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:30913]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:30987]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x4' (425#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:30987]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:31075]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x3' (426#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:31075]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x5' (427#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:31157]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_01' (428#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:31389]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:33223]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:31475]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x3' (429#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:31475]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:32991]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:31589]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:31524]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x7' (430#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:31524]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x3' (431#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:31589]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:32213]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:31842]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x3' (432#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:31842]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:32148]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x8' (433#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:32148]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x3' (434#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:32213]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:32590]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:32444]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x3' (435#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:32444]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:32558]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x3' (436#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:32558]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x3' (437#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:32590]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:32697]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x3' (438#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:32697]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:32747]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x3' (439#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:32747]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:32821]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x3' (440#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:32821]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:32909]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x4' (441#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:32909]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x4' (442#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:32991]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_23' (443#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:33223]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:35057]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:33309]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x6' (444#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:33309]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:34825]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:33423]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:33358]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x13' (445#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:33358]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x6' (446#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:33423]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:34047]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:33676]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x6' (447#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:33676]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:33982]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x14' (448#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:33982]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x6' (449#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:34047]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:34424]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:34278]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x6' (450#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:34278]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:34392]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x6' (451#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:34392]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x6' (452#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:34424]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:34531]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x6' (453#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:34531]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:34581]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x6' (454#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:34581]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:34655]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x6' (455#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:34655]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:34743]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x6' (456#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:34743]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x7' (457#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:34825]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_45' (458#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:35057]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:36891]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:35143]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x5' (459#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:35143]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:36659]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:35257]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:35192]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x11' (460#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:35192]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x5' (461#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:35257]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:35881]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:35510]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x5' (462#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:35510]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:35816]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x12' (463#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:35816]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x5' (464#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:35881]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:36258]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:36112]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x5' (465#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:36112]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:36226]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x5' (466#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:36226]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x5' (467#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:36258]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:36365]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x5' (468#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:36365]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:36415]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x5' (469#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:36415]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:36489]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x5' (470#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:36489]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:36577]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x5' (471#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:36577]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x6' (472#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:36659]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_67' (473#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:36891]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:38725]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:36977]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x7' (474#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:36977]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:38493]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:37091]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:37026]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x1' (475#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:37026]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x0' (476#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:37091]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:37715]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:37344]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x0' (477#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:37344]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:37650]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x2' (478#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:37650]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x0' (479#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:37715]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:38092]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:37946]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x0' (480#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:37946]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:38060]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x0' (481#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:38060]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x0' (482#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:38092]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:38199]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x0' (483#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:38199]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:38249]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x0' (484#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:38249]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:38323]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x0' (485#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:38323]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:38411]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x0' (486#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:38411]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x0' (487#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:38493]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_01' (488#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:38725]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:40559]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:38811]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x0' (489#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:38811]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:40327]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:38925]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:38860]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect' (490#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:38860]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen' (491#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:38925]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:39549]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:39178]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge' (492#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:39178]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:39484]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x0' (493#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:39484]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl' (494#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:39549]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:39926]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:39780]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add' (495#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:39780]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:39894]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in' (496#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:39894]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram' (497#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:39926]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:40033]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl' (498#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:40033]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:40083]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine' (499#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:40083]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:40157]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split' (500#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:40157]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:40245]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status' (501#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:40245]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss' (502#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:40327]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_23' (503#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:40559]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:42393]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:40645]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate' (504#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:40645]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:42161]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:40759]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:40694]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x5' (505#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:40694]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x2' (506#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:40759]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:41383]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:41012]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x2' (507#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:41012]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:41318]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x6' (508#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:41318]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x2' (509#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:41383]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:41760]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:41614]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x2' (510#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:41614]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:41728]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x2' (511#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:41728]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x2' (512#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:41760]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:41867]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x2' (513#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:41867]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:41917]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x2' (514#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:41917]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:41991]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x2' (515#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:41991]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:42079]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x2' (516#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:42079]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x3' (517#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:42161]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_45' (518#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:42393]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:44227]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:42479]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x2' (519#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:42479]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:43995]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:42593]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:42528]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x3' (520#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:42528]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x1' (521#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:42593]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:43217]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:42846]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x1' (522#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:42846]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:43152]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x4' (523#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:43152]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x1' (524#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:43217]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:43594]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:43448]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x1' (525#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:43448]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:43562]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x1' (526#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:43562]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x1' (527#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:43594]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:43701]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x1' (528#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:43701]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:43751]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x1' (529#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:43751]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:43825]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x1' (530#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:43825]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:43913]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x1' (531#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:43913]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x2' (532#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:43995]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_67' (533#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:44227]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:46061]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:44313]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x1' (534#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:44313]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:45829]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:44427]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:44362]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x24' (535#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:44362]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x13' (536#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:44427]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:45051]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:44680]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x12' (537#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:44680]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:44986]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x25' (538#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:44986]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x12' (539#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:45051]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:45428]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:45282]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x12' (540#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:45282]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:45396]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x12' (541#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:45396]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x12' (542#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:45428]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:45535]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x12' (543#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:45535]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:45585]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x12' (544#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:45585]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:45659]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x12' (545#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:45659]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:45747]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x12' (546#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:45747]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x1' (547#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:45829]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_01' (548#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:46061]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:47895]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:46147]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x12' (549#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:46147]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:47663]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:46261]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:46196]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x22' (550#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:46196]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x10' (551#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:46261]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:46885]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:46514]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x11' (552#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:46514]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:46820]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x23' (553#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:46820]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x11' (554#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:46885]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:47262]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:47116]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x11' (555#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:47116]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:47230]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x11' (556#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:47230]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x11' (557#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:47262]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:47369]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x11' (558#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:47369]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:47419]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x11' (559#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:47419]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:47493]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x11' (560#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:47493]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:47581]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x11' (561#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:47581]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x12' (562#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:47663]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_23' (563#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:47895]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:49729]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:47981]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x11' (564#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:47981]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:49497]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:48095]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:48030]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x26' (565#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:48030]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x11' (566#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:48095]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:48719]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:48348]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x14' (567#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:48348]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:48654]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x30' (568#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:48654]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x14' (569#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:48719]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:49096]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:48950]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x14' (570#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:48950]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:49064]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x14' (571#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:49064]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x14' (572#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:49096]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:49203]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x14' (573#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:49203]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:49253]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x14' (574#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:49253]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:49327]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x14' (575#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:49327]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:49415]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x14' (576#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:49415]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x11' (577#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:49497]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_45' (578#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:49729]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:51563]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:49815]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x14' (579#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:49815]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:51331]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:49929]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:49864]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x28' (580#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:49864]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x14' (581#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:49929]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:50553]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:50182]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x13' (582#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:50182]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:50488]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x27' (583#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:50488]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x13' (584#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:50553]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:50930]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:50784]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x13' (585#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:50784]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:50898]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x13' (586#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:50898]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x13' (587#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:50930]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:51037]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x13' (588#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:51037]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:51087]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x13' (589#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:51087]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:51161]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x13' (590#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:51161]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:51249]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x13' (591#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:51249]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x14' (592#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:51331]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_67' (593#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:51563]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:53397]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:51649]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x13' (594#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:51649]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:53165]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:51763]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:51698]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x29' (595#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:51698]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x12' (596#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:51763]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:52387]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:52016]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x8' (597#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:52016]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:52322]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x17' (598#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:52322]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x8' (599#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:52387]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:52764]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:52618]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x8' (600#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:52618]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:52732]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x8' (601#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:52732]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x8' (602#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:52764]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:52871]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x8' (603#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:52871]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:52921]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x8' (604#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:52921]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:52995]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x8' (605#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:52995]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:53083]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x8' (606#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:53083]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x13' (607#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:53165]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_01' (608#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:53397]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:55231]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:53483]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x9' (609#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:53483]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:54999]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:53597]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:53532]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x18' (610#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:53532]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x8' (611#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:53597]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:54221]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:53850]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x7' (612#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:53850]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:54156]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x15' (613#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:54156]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x7' (614#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:54221]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:54598]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:54452]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x7' (615#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:54452]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:54566]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x7' (616#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:54566]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x7' (617#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:54598]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:54705]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x7' (618#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:54705]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:54755]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x7' (619#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:54755]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:54829]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x7' (620#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:54829]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:54917]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x7' (621#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:54917]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x9' (622#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:54999]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_23' (623#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:55231]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:57065]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:55317]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x8' (624#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:55317]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:56833]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:55431]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:55366]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x16' (625#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:55366]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x7' (626#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:55431]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:56055]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:55684]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x10' (627#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:55684]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:55990]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x20' (628#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:55990]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x9' (629#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:56055]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:56432]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:56286]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x10' (630#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:56286]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:56400]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x10' (631#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:56400]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x10' (632#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:56432]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:56539]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x10' (633#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:56539]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:56589]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x10' (634#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:56589]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:56663]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x10' (635#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:56663]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:56751]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x10' (636#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:56751]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x8' (637#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:56833]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_45' (638#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:57065]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:58899]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:57151]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_buscreate_x10' (639#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:57151]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:58667]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:57265]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:57200]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x21' (640#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:57200]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x9' (641#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:57265]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:57889]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:57518]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x9' (642#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:57518]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:57824]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x19' (643#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:57824]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x10' (644#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:57889]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:58266]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:58120]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_calc_add_x9' (645#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:58120]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:58234]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_munge_in_x9' (646#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:58234]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_bram_x9' (647#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:58266]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:58373]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_x9' (648#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:58373]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:58423]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_combine_x9' (649#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:58423]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:58497]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ctrl_split_x9' (650#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:58497]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:58585]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_status_x9' (651#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:58585]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_ss_x10' (652#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:58667]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_67' (653#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:58899]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_sync_state0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:58986]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_c0c3a2511c' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1686]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_c0c3a2511c' (654#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1686]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:308]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_eight_adcs_4096gsps_mts_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:252' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_eight_adcs_4096gsps_mts_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:360]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:267]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized7' (654#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:267]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized5' (654#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:308]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:457]
	Parameter din_width bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough__parameterized1' (654#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:457]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_sync_state0' (655#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:58986]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_sync_state1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:59059]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_sync_state1' (656#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:59059]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_sync_state2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:59132]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_sync_state2' (657#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:59132]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_sync_state3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:59205]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_sync_state3' (658#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:59205]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_sync_state4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:59278]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_sync_state4' (659#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:59278]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_sync_state5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:59351]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_sync_state5' (660#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:59351]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_sync_state6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:59424]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_sync_state6' (661#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:59424]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_sync_state7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:59497]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_sync_state7' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:59497]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 15 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized11' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 47 - type: integer 
	Parameter new_lsb bound to: 32 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 79 - type: integer 
	Parameter new_lsb bound to: 64 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized13' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 111 - type: integer 
	Parameter new_lsb bound to: 96 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized14' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 127 - type: integer 
	Parameter new_lsb bound to: 112 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized15' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 95 - type: integer 
	Parameter new_lsb bound to: 80 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized16' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 63 - type: integer 
	Parameter new_lsb bound to: 48 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized17' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 16 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized18' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1742]
	Parameter core_name0 bound to: rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i0 - type: string 
	Parameter op_width bound to: 28 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-16213-wei-Berkeley/realtime/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i0_stub.vhdl:5' bound to instance 'core_instance0' of component 'rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1791]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-16213-wei-Berkeley/realtime/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:1742]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 27 - type: integer 
	Parameter new_lsb bound to: 27 - type: integer 
	Parameter x_width bound to: 28 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized19' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts_struct' (663#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:59788]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_4096gsps_mts' (664#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_4096gsps_mts.vhd:62038]
WARNING: [Synth 8-3848] Net sysref_in_p in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:80]
WARNING: [Synth 8-3848] Net sysref_in_n in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:79]
WARNING: [Synth 8-3848] Net adc0_clk_clk_p in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:50]
WARNING: [Synth 8-3848] Net adc0_clk_clk_n in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:49]
WARNING: [Synth 8-3848] Net adc1_clk_clk_p in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:52]
WARNING: [Synth 8-3848] Net adc1_clk_clk_n in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:51]
WARNING: [Synth 8-3848] Net adc2_clk_clk_p in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:54]
WARNING: [Synth 8-3848] Net adc2_clk_clk_n in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:53]
WARNING: [Synth 8-3848] Net adc3_clk_clk_p in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:56]
WARNING: [Synth 8-3848] Net adc3_clk_clk_n in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:55]
WARNING: [Synth 8-3848] Net vin0_01_p in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:83]
WARNING: [Synth 8-3848] Net vin0_01_n in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:82]
WARNING: [Synth 8-3848] Net vin0_23_p in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:85]
WARNING: [Synth 8-3848] Net vin0_23_n in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:84]
WARNING: [Synth 8-3848] Net vin1_01_p in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:87]
WARNING: [Synth 8-3848] Net vin1_01_n in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:86]
WARNING: [Synth 8-3848] Net vin1_23_p in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:89]
WARNING: [Synth 8-3848] Net vin1_23_n in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:88]
WARNING: [Synth 8-3848] Net vin2_01_p in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:91]
WARNING: [Synth 8-3848] Net vin2_01_n in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:90]
WARNING: [Synth 8-3848] Net vin2_23_p in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:93]
WARNING: [Synth 8-3848] Net vin2_23_n in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:92]
WARNING: [Synth 8-3848] Net vin3_01_p in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:95]
WARNING: [Synth 8-3848] Net vin3_01_n in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:94]
WARNING: [Synth 8-3848] Net vin3_23_p in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:97]
WARNING: [Synth 8-3848] Net vin3_23_n in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:96]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_01_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:369]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_23_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:375]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_45_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:381]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_67_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:387]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'top' (665#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:7]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized19 has unconnected port x[26]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized19 has unconnected port x[25]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized19 has unconnected port x[24]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized19 has unconnected port x[23]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized19 has unconnected port x[22]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized19 has unconnected port x[21]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized19 has unconnected port x[20]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized19 has unconnected port x[19]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized19 has unconnected port x[18]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized19 has unconnected port x[17]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized19 has unconnected port x[16]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized19 has unconnected port x[15]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized19 has unconnected port x[14]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized19 has unconnected port x[13]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized19 has unconnected port x[12]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized19 has unconnected port x[11]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized19 has unconnected port x[10]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized19 has unconnected port x[9]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized19 has unconnected port x[8]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized19 has unconnected port x[7]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized19 has unconnected port x[6]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized19 has unconnected port x[5]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized19 has unconnected port x[4]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized19 has unconnected port x[3]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized19 has unconnected port x[2]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized19 has unconnected port x[1]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized19 has unconnected port x[0]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1 has unconnected port up[0]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1 has unconnected port load[0]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1 has unconnected port din[27]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1 has unconnected port din[26]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1 has unconnected port din[25]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1 has unconnected port din[24]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1 has unconnected port din[23]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1 has unconnected port din[22]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1 has unconnected port din[21]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1 has unconnected port din[20]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1 has unconnected port din[19]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1 has unconnected port din[18]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1 has unconnected port din[17]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1 has unconnected port din[16]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1 has unconnected port din[15]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1 has unconnected port din[14]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1 has unconnected port din[13]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1 has unconnected port din[12]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1 has unconnected port din[11]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1 has unconnected port din[10]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1 has unconnected port din[9]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1 has unconnected port din[8]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1 has unconnected port din[7]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1 has unconnected port din[6]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1 has unconnected port din[5]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1 has unconnected port din[4]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1 has unconnected port din[3]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1 has unconnected port din[2]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1 has unconnected port din[1]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1 has unconnected port din[0]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[127]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[126]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[125]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[124]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[123]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[122]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[121]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[120]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[119]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[118]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[117]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[116]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[115]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[114]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[113]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[112]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[111]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[110]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[109]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[108]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[107]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[106]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[105]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[104]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[103]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[102]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[101]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[100]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[99]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[98]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[97]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[96]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[95]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[94]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[93]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[92]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[91]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[90]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[89]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[88]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[87]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[86]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_4096gsps_mts_xlslice__parameterized12 has unconnected port x[85]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1689.703 ; gain = 258.750 ; free physical = 11293 ; free virtual = 31444
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_led_cntrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:612]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_reg_cntrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:623]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:729]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:740]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:751]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:762]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:773]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:784]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:795]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:806]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:817]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:828]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:839]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:850]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:861]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:872]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:883]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:894]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:905]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:916]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:927]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:938]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:949]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:960]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:971]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:982]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:993]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1004]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1015]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1026]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1037]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1048]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1059]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1070]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1081]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1092]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1103]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1114]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1125]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1136]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1147]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1158]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1169]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1180]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1191]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1202]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1213]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1224]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1235]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1246]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1257]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1268]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1279]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1290]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1301]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1312]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1323]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1334]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1345]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1356]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1367]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1378]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1389]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1400]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1411]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1422]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_sync_state0:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1433]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_sync_state1:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1444]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_sync_state2:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1455]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_sync_state3:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1466]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_sync_state4:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1477]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_sync_state5:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1488]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_sync_state6:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1499]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_4096gsps_mts_sync_state7:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1510]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot0_01_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot0_23_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot0_45_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot0_67_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot1_01_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot1_23_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot1_45_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot1_67_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot2_01_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot2_23_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot2_45_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot2_67_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot3_01_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot3_23_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot3_45_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot3_67_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot4_01_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot4_23_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot4_45_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot4_67_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot5_01_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot5_23_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot5_45_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot5_67_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot6_01_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1579]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_snapshot6_23_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/top.v:1579]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1689.703 ; gain = 258.750 ; free physical = 11319 ; free virtual = 31469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1689.703 ; gain = 258.750 ; free physical = 11319 ; free virtual = 31469
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1900 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_xbar_0/zcu111_xbar_0/zcu111_xbar_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_xbar_0/zcu111_xbar_0/zcu111_xbar_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/xbar'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_in_context.xdc] for cell 'zcu111_inst/proc_sys_reset_0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_in_context.xdc] for cell 'zcu111_inst/proc_sys_reset_0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0/zcu111_auto_ds_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0/zcu111_auto_ds_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1/zcu111_auto_ds_1_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1/zcu111_auto_ds_1_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_4096/ADC8_R2R_MTS_4096/ADC8_R2R_MTS_4096_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/ADC8_R2R_MTS_4096/ADC8_R2R_MTS_4096/ADC8_R2R_MTS_4096_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i0/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i0/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/counter_led/comp0.core_instance0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i0/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i0/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/counter_led/comp0.core_instance0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/user_const.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/user_const.xdc:12]
WARNING: [Vivado 12-508] No pins matched 'zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]'. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/user_const.xdc:12]
WARNING: [Vivado 12-508] No pins matched 'zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]'. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/user_const.xdc:13]
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/user_const.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/user_const.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_4096gsps_mts/user_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2723.297 ; gain = 0.000 ; free physical = 10326 ; free virtual = 30477
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2723.297 ; gain = 0.000 ; free physical = 10326 ; free virtual = 30477
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2723.297 ; gain = 0.000 ; free physical = 10326 ; free virtual = 30477
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1900 instances were transformed.
  BUFG => BUFGCE: 4 instances
  FD => FDRE: 2 instances
  FDE => FDRE: 1891 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  MMCM_BASE => MMCME4_ADV: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2723.297 ; gain = 0.000 ; free physical = 10325 ; free virtual = 30477
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2723.297 ; gain = 0.000 ; free physical = 10325 ; free virtual = 30477
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/counter_led/comp0.core_instance0' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '1.953', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2723.297 ; gain = 1292.344 ; free physical = 10512 ; free virtual = 30664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2723.297 ; gain = 1292.344 ; free physical = 10512 ; free virtual = 30664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for zcu111_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_protocol_convert_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_protocol_convert_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/counter_led/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 2723.297 ; gain = 1292.344 ; free physical = 10512 ; free virtual = 30664
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'axi4lite_axi4lite_top_ic'
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "slave_hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'axi4lite_miso_reg[bvalid]' into 'axi4lite_miso_reg[wready]' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd:80]
INFO: [Synth 8-4471] merging register 'axi4lite_miso_reg[arready]' into 'axi4lite_miso_reg[awready]' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd:80]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'axi4lite_slave_logic'
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rdy |                               00 |                               00
                      wr |                               01 |                               01
                      rd |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'axi4lite_axi4lite_top_ic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                 reading |                              001 |                              001
               read_wait |                              010 |                              010
                 writing |                              011 |                              011
              write_wait |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'axi4lite_slave_logic'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 2723.297 ; gain = 1292.344 ; free physical = 10494 ; free virtual = 30650
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_01/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_01/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_01/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_01/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_01/ss/bram/calc_add/const' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_01/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_01/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_01/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_01/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_01/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_23/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_23/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_23/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_23/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_23/ss/bram/calc_add/const' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_23/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_23/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_23/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_23/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_23/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_45/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_45/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_45/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_45/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_45/ss/bram/calc_add/const' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_45/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_45/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_45/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_45/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_45/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_67/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_67/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_67/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_67/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_67/ss/bram/calc_add/const' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_67/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_67/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_67/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_67/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_67/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/bram/calc_add/const' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_23/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_23/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_23/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_23/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_23/ss/bram/calc_add/const' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_23/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_23/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_23/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_23/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_23/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_45/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_45/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_45/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_45/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_45/ss/bram/calc_add/const' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_45/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_45/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_45/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_45/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_45/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_67/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_67/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_67/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_67/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_67/ss/bram/calc_add/const' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_67/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_67/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_67/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_67/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_67/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_01/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_01/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_01/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_01/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_01/ss/bram/calc_add/const' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_01/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_01/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_01/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_01/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_01/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_23/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_23/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_23/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_23/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_23/ss/bram/calc_add/const' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_23/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_23/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_23/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_23/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_23/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_45/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_45/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_45/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_45/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_45/ss/bram/calc_add/const' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_45/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_45/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_45/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_45/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_45/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/bram/calc_add/const' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_01/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_01/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_01/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_01/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_01/ss/bram/calc_add/const' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_01/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_01/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_01/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_01/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_01/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/bram/calc_add/const' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_45/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_45/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_45/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_45/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_45/ss/bram/calc_add/const' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_45/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_45/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_45/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_45/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_45/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_67/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_67/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_67/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_67/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_67/ss/bram/calc_add/const' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_67/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_67/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_67/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_67/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_67/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_01/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_01/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_01/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_01/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_01/ss/bram/calc_add/const' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_01/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_01/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_01/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_01/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_01/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_23/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_23/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_23/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_23/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_23/ss/bram/calc_add/const' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_23/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_23/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_23/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_23/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_23/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_45/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_45/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_45/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_45/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_45/ss/bram/calc_add/const' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_45/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_45/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_45/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_45/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_45/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_67/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_67/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_67/ss/basic_ctrl/constant_x0' (sysgen_constant_50268c2b23) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_67/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_67/ss/bram/calc_add/const' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_67/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_67/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_67/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_67/ss/arm' (sysgen_constant_fe434bc13d) to 'rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_67/ss/never'
INFO: [Common 17-14] Message 'Synth 8-223' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |xpm_cdc_single             |           1|         3|
|2     |zcu111_infrastructure__GC0 |           1|         6|
|3     |top__GCB0                  |           1|     43863|
|4     |top__GCB1                  |           1|     19658|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 32    
	   3 Input      1 Bit       Adders := 32    
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               80 Bit    Registers := 32    
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 349   
	               19 Bit    Registers := 32    
	               10 Bit    Registers := 32    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 833   
+---RAMs : 
	              32K Bit         RAMs := 32    
+---Muxes : 
	   2 Input     80 Bit        Muxes := 32    
	   2 Input     34 Bit        Muxes := 1     
	   3 Input     34 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 34    
	   2 Input     32 Bit        Muxes := 66    
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 32    
	   2 Input      4 Bit        Muxes := 34    
	   5 Input      3 Bit        Muxes := 34    
	   2 Input      3 Bit        Muxes := 34    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 359   
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 408   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi4lite_axi4lite_top_ic 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   3 Input     34 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 34    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 229   
	   3 Input      1 Bit        Muxes := 2     
Module axi4lite_slave_logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot0_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot0_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot0_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot0_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot1_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot1_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot1_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot1_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot2_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot2_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot2_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot2_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot3_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot3_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot3_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot3_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot4_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot4_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot4_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot4_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot5_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot5_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot5_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot5_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot6_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot6_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot6_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot6_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot7_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot7_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot7_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot7_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module axi4lite_sw_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 74    
	                1 Bit    Registers := 74    
Module axi4lite_slave_logic__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module axi4lite_sys_block 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 5     
Module cdc_synchroniser__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__64 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__65 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__66 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__67 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__68 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__69 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__70 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__71 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__72 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__73 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module sysgen_logical_fbcd3a9b50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_fbcd3a9b50__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1__31 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911__31 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1__31 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_fbcd3a9b50__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1__30 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911__30 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1__30 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_fbcd3a9b50__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1__29 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911__29 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1__29 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_fbcd3a9b50__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1__28 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911__28 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1__28 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_fbcd3a9b50__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1__27 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911__27 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1__27 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_fbcd3a9b50__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1__26 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911__26 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1__26 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_fbcd3a9b50__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1__25 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911__25 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1__25 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_fbcd3a9b50__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1__24 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911__24 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1__24 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_fbcd3a9b50__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1__23 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911__23 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1__23 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_fbcd3a9b50__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1__22 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911__22 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1__22 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_fbcd3a9b50__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1__21 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911__21 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1__21 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_fbcd3a9b50__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1__20 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911__20 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1__20 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_fbcd3a9b50__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1__19 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911__19 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1__19 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_fbcd3a9b50__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1__18 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911__18 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1__18 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_fbcd3a9b50__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1__17 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911__17 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1__17 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_fbcd3a9b50__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1__16 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911__16 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1__16 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_fbcd3a9b50__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1__15 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911__15 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1__15 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_fbcd3a9b50__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1__14 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911__14 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1__14 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_fbcd3a9b50__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1__13 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911__13 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1__13 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_fbcd3a9b50__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1__12 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911__12 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1__12 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_fbcd3a9b50__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1__11 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911__11 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1__11 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_fbcd3a9b50__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1__10 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911__10 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1__10 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_fbcd3a9b50__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1__9 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911__9 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1__9 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_fbcd3a9b50__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1__8 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911__8 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1__8 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_fbcd3a9b50__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1__7 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911__7 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1__7 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_fbcd3a9b50__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1__6 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911__6 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1__6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_fbcd3a9b50__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1__5 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911__5 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1__5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_fbcd3a9b50__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1__4 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911__4 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_fbcd3a9b50__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1__3 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911__3 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_fbcd3a9b50__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1__2 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911__2 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_fbcd3a9b50__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_25a70f0a84__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_61e0354441__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_bceced357e__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_cfd2aa62f1__1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_bceced357e__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_c4b0663911__1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_dab5a58f9d__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_2585964d2b__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_7b579c6c9c__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_7b579c6c9c__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_e76b4148a6__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_1299404974__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_91cef4b8e1__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_3c418ec81f__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_25a70f0a84__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][0]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][0]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][0]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][0]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][1]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][1]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][1]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][1]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][2]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][2]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][2]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][2]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][3]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][3]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][3]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][3]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][4]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][4]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][4]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][4]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][5]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][5]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][5]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][5]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][6]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][6]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][6]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][6]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][7]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][7]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][7]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][7]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][8]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][8]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][8]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][8]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][9]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][9]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][9]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][9]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][10]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][10]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][10]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][10]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][11]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][11]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][11]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][11]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][12]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][12]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][12]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][12]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][13]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][13]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][13]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][13]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][14]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][14]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][14]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][14]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][15]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][15]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][15]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][15]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][16]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][16]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][16]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][16]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][17]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][17]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][17]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][17]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][18]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][18]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][18]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][18]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][19]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][19]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][19]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][19]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][20]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][20]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][20]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][21]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][21]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][21]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][21]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][22]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][22]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][22]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][22]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][23]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][23]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][23]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][23]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][24]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][24]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][24]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][24]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][25]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot1_45_ss_bram_inst/ipb_snapshot1_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/ipb_snapshot1_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot2_01_ss_bram_inst/ipb_snapshot2_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot2_23_ss_bram_inst/ipb_snapshot2_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot2_45_ss_bram_inst/ipb_snapshot2_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot2_67_ss_bram_inst/ipb_snapshot2_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot3_01_ss_bram_inst/ipb_snapshot3_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot3_23_ss_bram_inst/ipb_snapshot3_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot3_45_ss_bram_inst/ipb_snapshot3_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot3_67_ss_bram_inst/ipb_snapshot3_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot4_01_ss_bram_inst/ipb_snapshot4_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/ipb_snapshot4_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot4_45_ss_bram_inst/ipb_snapshot4_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot4_67_ss_bram_inst/ipb_snapshot4_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/ipb_snapshot5_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/ipb_snapshot5_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/ipb_snapshot5_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot6_45_ss_bram_inst/ipb_snapshot6_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot6_67_ss_bram_inst/ipb_snapshot6_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi4lite_interconnect/axi4lite_sys_block_inst/\axi4lite_sys_block_int_reg[sys_clkcounter][31] )
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module asym_bram_tdp__29.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_67/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_67/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_45/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_45/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_23/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_23/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_01/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot7_01/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_67/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_67/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_45/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_45/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_23/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_23/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_01/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot6_01/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_67/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_67/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_45/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_45/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_23/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_23/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_01/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot5_01/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_67/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_67/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_45/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_45/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_23/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_23/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_01/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot4_01/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_67/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_67/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_45/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_45/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_01/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_01/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_45/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_45/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_23/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_23/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_01/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_01/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_67/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_67/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_45/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_45/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_23/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_23/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_67/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_67/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_45/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_45/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_23/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_23/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_01/ss/add_gen/shift/\op_mem_46_20_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_01/ss/add_gen/delay3/\op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/sync_state7/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[1].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/sync_state7/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[2].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/sync_state7/cast_gw/\latency_test.reg /\partial_one.last_srlc33e /\reg_array[3].fde_used.u2 )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 2913.281 ; gain = 1482.328 ; free physical = 10369 ; free virtual = 30565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                          | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|i_0/axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_45_ss_bram_inst/ipb_snapshot1_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/ipb_snapshot1_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_01_ss_bram_inst/ipb_snapshot2_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_23_ss_bram_inst/ipb_snapshot2_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_45_ss_bram_inst/ipb_snapshot2_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_67_ss_bram_inst/ipb_snapshot2_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_01_ss_bram_inst/ipb_snapshot3_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_23_ss_bram_inst/ipb_snapshot3_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_45_ss_bram_inst/ipb_snapshot3_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_67_ss_bram_inst/ipb_snapshot3_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_01_ss_bram_inst/ipb_snapshot4_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/ipb_snapshot4_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_45_ss_bram_inst/ipb_snapshot4_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_67_ss_bram_inst/ipb_snapshot4_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/ipb_snapshot5_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/ipb_snapshot5_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/ipb_snapshot5_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_45_ss_bram_inst/ipb_snapshot6_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_67_ss_bram_inst/ipb_snapshot6_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
+---------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot1_45_ss_bram_inst/ipb_snapshot1_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/ipb_snapshot1_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot2_01_ss_bram_inst/ipb_snapshot2_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot2_23_ss_bram_inst/ipb_snapshot2_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot2_45_ss_bram_inst/ipb_snapshot2_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot2_67_ss_bram_inst/ipb_snapshot2_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot3_01_ss_bram_inst/ipb_snapshot3_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot3_23_ss_bram_inst/ipb_snapshot3_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot3_45_ss_bram_inst/ipb_snapshot3_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot3_67_ss_bram_inst/ipb_snapshot3_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot4_01_ss_bram_inst/ipb_snapshot4_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/ipb_snapshot4_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot4_45_ss_bram_inst/ipb_snapshot4_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot4_67_ss_bram_inst/ipb_snapshot4_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/ipb_snapshot5_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/ipb_snapshot5_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/ipb_snapshot5_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot6_45_ss_bram_inst/ipb_snapshot6_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot6_67_ss_bram_inst/ipb_snapshot6_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |xpm_cdc_single             |           1|         3|
|2     |zcu111_infrastructure__GC0 |           1|         6|
|3     |top__GCB0                  |           1|     17964|
|4     |top__GCB1                  |           1|      5666|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu111_inst/zynq_ultra_ps_e_0/pl_clk0' to pin 'zcu111_inst/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/clk_adc0' to pin 'rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/bbstub_clk_adc0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/clk_adc1' to pin 'rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/bbstub_clk_adc1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/clk_adc2' to pin 'rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/bbstub_clk_adc2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/clk_adc3' to pin 'rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/bbstub_clk_adc3/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:34 . Memory (MB): peak = 2913.281 ; gain = 1482.328 ; free physical = 9986 ; free virtual = 30182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:42 . Memory (MB): peak = 2935.281 ; gain = 1504.328 ; free physical = 9976 ; free virtual = 30171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                          | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|i_0/axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_45_ss_bram_inst/ipb_snapshot1_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/ipb_snapshot1_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_01_ss_bram_inst/ipb_snapshot2_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_23_ss_bram_inst/ipb_snapshot2_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_45_ss_bram_inst/ipb_snapshot2_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_67_ss_bram_inst/ipb_snapshot2_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_01_ss_bram_inst/ipb_snapshot3_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_23_ss_bram_inst/ipb_snapshot3_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_45_ss_bram_inst/ipb_snapshot3_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_67_ss_bram_inst/ipb_snapshot3_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_01_ss_bram_inst/ipb_snapshot4_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/ipb_snapshot4_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_45_ss_bram_inst/ipb_snapshot4_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_67_ss_bram_inst/ipb_snapshot4_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/ipb_snapshot5_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/ipb_snapshot5_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/ipb_snapshot5_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_45_ss_bram_inst/ipb_snapshot6_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_67_ss_bram_inst/ipb_snapshot6_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
+---------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |xpm_cdc_single             |           1|         3|
|2     |zcu111_infrastructure__GC0 |           1|         6|
|3     |top_GT0                    |           1|     22552|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot1_45_ss_bram_inst/ipb_snapshot1_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/ipb_snapshot1_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot2_01_ss_bram_inst/ipb_snapshot2_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot2_23_ss_bram_inst/ipb_snapshot2_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot2_45_ss_bram_inst/ipb_snapshot2_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot2_67_ss_bram_inst/ipb_snapshot2_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot3_01_ss_bram_inst/ipb_snapshot3_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot3_23_ss_bram_inst/ipb_snapshot3_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot3_45_ss_bram_inst/ipb_snapshot3_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot3_67_ss_bram_inst/ipb_snapshot3_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot4_01_ss_bram_inst/ipb_snapshot4_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/ipb_snapshot4_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot4_45_ss_bram_inst/ipb_snapshot4_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot4_67_ss_bram_inst/ipb_snapshot4_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/ipb_snapshot5_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/ipb_snapshot5_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/ipb_snapshot5_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot6_45_ss_bram_inst/ipb_snapshot6_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot6_67_ss_bram_inst/ipb_snapshot6_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:29 ; elapsed = 00:01:57 . Memory (MB): peak = 2967.523 ; gain = 1536.570 ; free physical = 9960 ; free virtual = 30156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4 has unconnected pin sysref_in_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4 has unconnected pin sysref_in_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4 has unconnected pin adc0_clk_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4 has unconnected pin adc0_clk_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4 has unconnected pin adc1_clk_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4 has unconnected pin adc1_clk_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4 has unconnected pin adc2_clk_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4 has unconnected pin adc2_clk_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4 has unconnected pin adc3_clk_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4 has unconnected pin adc3_clk_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4 has unconnected pin vin0_01_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4 has unconnected pin vin0_01_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4 has unconnected pin vin0_23_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4 has unconnected pin vin0_23_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4 has unconnected pin vin1_01_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4 has unconnected pin vin1_01_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4 has unconnected pin vin1_23_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4 has unconnected pin vin1_23_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4 has unconnected pin vin2_01_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4 has unconnected pin vin2_01_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4 has unconnected pin vin2_23_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4 has unconnected pin vin2_23_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4 has unconnected pin vin3_01_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4 has unconnected pin vin3_01_n
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4 has unconnected pin vin3_23_p
CRITICAL WARNING: [Synth 8-4442] BlackBox module rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4 has unconnected pin vin3_23_n
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:30 ; elapsed = 00:01:58 . Memory (MB): peak = 2967.523 ; gain = 1536.570 ; free physical = 9960 ; free virtual = 30156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:31 ; elapsed = 00:01:58 . Memory (MB): peak = 2967.523 ; gain = 1536.570 ; free physical = 9960 ; free virtual = 30156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:32 ; elapsed = 00:01:59 . Memory (MB): peak = 2967.523 ; gain = 1536.570 ; free physical = 9960 ; free virtual = 30156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------------------------------+----------+
|      |BlackBox name                                                |Instances |
+------+-------------------------------------------------------------+----------+
|1     |ADC8_R2R_MTS_4096                                            |         1|
|2     |zcu111_auto_ds_0                                             |         1|
|3     |zcu111_auto_ds_1                                             |         1|
|4     |zcu111_xbar_0                                                |         1|
|5     |zcu111_axi_protocol_convert_1_0                              |         1|
|6     |zcu111_axi_protocol_convert_2_0                              |         1|
|7     |zcu111_proc_sys_reset_0_0                                    |         1|
|8     |zcu111_zynq_ultra_ps_e_0_0                                   |         1|
|9     |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1 |        32|
|10    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2 |        32|
|11    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i0 |         1|
+------+-------------------------------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------------------------------------+------+
|      |Cell                                                                    |Count |
+------+------------------------------------------------------------------------+------+
|1     |ADC8_R2R_MTS_4096_bbox_0                                                |     1|
|2     |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i0_bbox_10    |     1|
|3     |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8     |     1|
|4     |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8__32 |     1|
|5     |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8__33 |     1|
|6     |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8__34 |     1|
|7     |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8__35 |     1|
|8     |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8__36 |     1|
|9     |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8__37 |     1|
|10    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8__38 |     1|
|11    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8__39 |     1|
|12    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8__40 |     1|
|13    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8__41 |     1|
|14    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8__42 |     1|
|15    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8__43 |     1|
|16    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8__44 |     1|
|17    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8__45 |     1|
|18    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8__46 |     1|
|19    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8__47 |     1|
|20    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8__48 |     1|
|21    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8__49 |     1|
|22    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8__50 |     1|
|23    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8__51 |     1|
|24    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8__52 |     1|
|25    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8__53 |     1|
|26    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8__54 |     1|
|27    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8__55 |     1|
|28    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8__56 |     1|
|29    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8__57 |     1|
|30    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8__58 |     1|
|31    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8__59 |     1|
|32    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8__60 |     1|
|33    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8__61 |     1|
|34    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i1_bbox_8__62 |     1|
|35    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9     |     1|
|36    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9__32 |     1|
|37    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9__33 |     1|
|38    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9__34 |     1|
|39    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9__35 |     1|
|40    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9__36 |     1|
|41    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9__37 |     1|
|42    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9__38 |     1|
|43    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9__39 |     1|
|44    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9__40 |     1|
|45    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9__41 |     1|
|46    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9__42 |     1|
|47    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9__43 |     1|
|48    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9__44 |     1|
|49    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9__45 |     1|
|50    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9__46 |     1|
|51    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9__47 |     1|
|52    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9__48 |     1|
|53    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9__49 |     1|
|54    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9__50 |     1|
|55    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9__51 |     1|
|56    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9__52 |     1|
|57    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9__53 |     1|
|58    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9__54 |     1|
|59    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9__55 |     1|
|60    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9__56 |     1|
|61    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9__57 |     1|
|62    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9__58 |     1|
|63    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9__59 |     1|
|64    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9__60 |     1|
|65    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9__61 |     1|
|66    |rfdc_multi_eight_adcs_4096gsps_mts_c_counter_binary_v12_0_i2_bbox_9__62 |     1|
|67    |zcu111_auto_ds_0_bbox_1                                                 |     1|
|68    |zcu111_auto_ds_1_bbox_2                                                 |     1|
|69    |zcu111_axi_protocol_convert_1_0_bbox_4                                  |     1|
|70    |zcu111_axi_protocol_convert_2_0_bbox_5                                  |     1|
|71    |zcu111_proc_sys_reset_0_0_bbox_6                                        |     1|
|72    |zcu111_xbar_0_bbox_3                                                    |     1|
|73    |zcu111_zynq_ultra_ps_e_0_0_bbox_7                                       |     1|
|74    |BUFG                                                                    |     4|
|75    |LUT1                                                                    |   219|
|76    |LUT2                                                                    |  1595|
|77    |LUT3                                                                    |   564|
|78    |LUT4                                                                    |   246|
|79    |LUT5                                                                    |   380|
|80    |LUT6                                                                    |  1216|
|81    |MMCM_BASE                                                               |     1|
|82    |MUXF7                                                                   |     3|
|83    |RAMB36E2                                                                |    32|
|84    |FD                                                                      |     2|
|85    |FDCE                                                                    |  3119|
|86    |FDE                                                                     |  1003|
|87    |FDPE                                                                    |    36|
|88    |FDRE                                                                    |  3543|
|89    |FDSE                                                                    |    32|
|90    |IBUFDS                                                                  |     2|
|91    |OBUF                                                                    |     2|
+------+------------------------------------------------------------------------+------+

Report Instance Areas: 
+------+------------------------------------------------------------+------------------------------------------------------------------------------+------+
|      |Instance                                                    |Module                                                                        |Cells |
+------+------------------------------------------------------------+------------------------------------------------------------------------------+------+
|1     |top                                                         |                                                                              | 15817|
|2     |  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref        |mts_sysref_sync                                                               |     4|
|3     |    xpm_cdc_single_inst                                     |xpm_cdc_single                                                                |     3|
|4     |  zcu111_infr_inst                                          |zcu111_infrastructure                                                         |     7|
|5     |  axi4lite_interconnect                                     |axi4lite_ic_wrapper                                                           |  7162|
|6     |    axi4lite_axi4lite_ic_inst                               |axi4lite_axi4lite_top_ic                                                      |   848|
|7     |    axi4lite_snapshot0_01_ss_bram_inst                      |axi4lite_snapshot0_01_ss_bram                                                 |   113|
|8     |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic                                                          |   111|
|9     |      ipb_snapshot0_01_ss_bram_dp_ram_inst                  |ipb_snapshot0_01_ss_bram_dp_ram                                               |     2|
|10    |        asym_bram_tdp_inst                                  |asym_bram_tdp                                                                 |     1|
|11    |    axi4lite_snapshot0_23_ss_bram_inst                      |axi4lite_snapshot0_23_ss_bram                                                 |   113|
|12    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__33                                                      |   111|
|13    |      ipb_snapshot0_23_ss_bram_dp_ram_inst                  |ipb_snapshot0_23_ss_bram_dp_ram                                               |     2|
|14    |        asym_bram_tdp_inst                                  |asym_bram_tdp__31                                                             |     1|
|15    |    axi4lite_snapshot0_45_ss_bram_inst                      |axi4lite_snapshot0_45_ss_bram                                                 |   113|
|16    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__32                                                      |   111|
|17    |      ipb_snapshot0_45_ss_bram_dp_ram_inst                  |ipb_snapshot0_45_ss_bram_dp_ram                                               |     2|
|18    |        asym_bram_tdp_inst                                  |asym_bram_tdp__30                                                             |     1|
|19    |    axi4lite_snapshot0_67_ss_bram_inst                      |axi4lite_snapshot0_67_ss_bram                                                 |   113|
|20    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__31                                                      |   111|
|21    |      ipb_snapshot0_67_ss_bram_dp_ram_inst                  |ipb_snapshot0_67_ss_bram_dp_ram                                               |     2|
|22    |        asym_bram_tdp_inst                                  |asym_bram_tdp__29                                                             |     1|
|23    |    axi4lite_snapshot1_01_ss_bram_inst                      |axi4lite_snapshot1_01_ss_bram                                                 |   113|
|24    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__30                                                      |   111|
|25    |      ipb_snapshot1_01_ss_bram_dp_ram_inst                  |ipb_snapshot1_01_ss_bram_dp_ram                                               |     2|
|26    |        asym_bram_tdp_inst                                  |asym_bram_tdp__28                                                             |     1|
|27    |    axi4lite_snapshot1_23_ss_bram_inst                      |axi4lite_snapshot1_23_ss_bram                                                 |   113|
|28    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__29                                                      |   111|
|29    |      ipb_snapshot1_23_ss_bram_dp_ram_inst                  |ipb_snapshot1_23_ss_bram_dp_ram                                               |     2|
|30    |        asym_bram_tdp_inst                                  |asym_bram_tdp__27                                                             |     1|
|31    |    axi4lite_snapshot1_45_ss_bram_inst                      |axi4lite_snapshot1_45_ss_bram                                                 |   113|
|32    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__28                                                      |   111|
|33    |      ipb_snapshot1_45_ss_bram_dp_ram_inst                  |ipb_snapshot1_45_ss_bram_dp_ram                                               |     2|
|34    |        asym_bram_tdp_inst                                  |asym_bram_tdp__26                                                             |     1|
|35    |    axi4lite_snapshot1_67_ss_bram_inst                      |axi4lite_snapshot1_67_ss_bram                                                 |   113|
|36    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__27                                                      |   111|
|37    |      ipb_snapshot1_67_ss_bram_dp_ram_inst                  |ipb_snapshot1_67_ss_bram_dp_ram                                               |     2|
|38    |        asym_bram_tdp_inst                                  |asym_bram_tdp__25                                                             |     1|
|39    |    axi4lite_snapshot2_01_ss_bram_inst                      |axi4lite_snapshot2_01_ss_bram                                                 |   113|
|40    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__26                                                      |   111|
|41    |      ipb_snapshot2_01_ss_bram_dp_ram_inst                  |ipb_snapshot2_01_ss_bram_dp_ram                                               |     2|
|42    |        asym_bram_tdp_inst                                  |asym_bram_tdp__24                                                             |     1|
|43    |    axi4lite_snapshot2_23_ss_bram_inst                      |axi4lite_snapshot2_23_ss_bram                                                 |   113|
|44    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__25                                                      |   111|
|45    |      ipb_snapshot2_23_ss_bram_dp_ram_inst                  |ipb_snapshot2_23_ss_bram_dp_ram                                               |     2|
|46    |        asym_bram_tdp_inst                                  |asym_bram_tdp__23                                                             |     1|
|47    |    axi4lite_snapshot2_45_ss_bram_inst                      |axi4lite_snapshot2_45_ss_bram                                                 |   113|
|48    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__24                                                      |   111|
|49    |      ipb_snapshot2_45_ss_bram_dp_ram_inst                  |ipb_snapshot2_45_ss_bram_dp_ram                                               |     2|
|50    |        asym_bram_tdp_inst                                  |asym_bram_tdp__22                                                             |     1|
|51    |    axi4lite_snapshot2_67_ss_bram_inst                      |axi4lite_snapshot2_67_ss_bram                                                 |   113|
|52    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__23                                                      |   111|
|53    |      ipb_snapshot2_67_ss_bram_dp_ram_inst                  |ipb_snapshot2_67_ss_bram_dp_ram                                               |     2|
|54    |        asym_bram_tdp_inst                                  |asym_bram_tdp__21                                                             |     1|
|55    |    axi4lite_snapshot3_01_ss_bram_inst                      |axi4lite_snapshot3_01_ss_bram                                                 |   113|
|56    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__22                                                      |   111|
|57    |      ipb_snapshot3_01_ss_bram_dp_ram_inst                  |ipb_snapshot3_01_ss_bram_dp_ram                                               |     2|
|58    |        asym_bram_tdp_inst                                  |asym_bram_tdp__20                                                             |     1|
|59    |    axi4lite_snapshot3_23_ss_bram_inst                      |axi4lite_snapshot3_23_ss_bram                                                 |   113|
|60    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__21                                                      |   111|
|61    |      ipb_snapshot3_23_ss_bram_dp_ram_inst                  |ipb_snapshot3_23_ss_bram_dp_ram                                               |     2|
|62    |        asym_bram_tdp_inst                                  |asym_bram_tdp__19                                                             |     1|
|63    |    axi4lite_snapshot3_45_ss_bram_inst                      |axi4lite_snapshot3_45_ss_bram                                                 |   113|
|64    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__20                                                      |   111|
|65    |      ipb_snapshot3_45_ss_bram_dp_ram_inst                  |ipb_snapshot3_45_ss_bram_dp_ram                                               |     2|
|66    |        asym_bram_tdp_inst                                  |asym_bram_tdp__18                                                             |     1|
|67    |    axi4lite_snapshot3_67_ss_bram_inst                      |axi4lite_snapshot3_67_ss_bram                                                 |   113|
|68    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__19                                                      |   111|
|69    |      ipb_snapshot3_67_ss_bram_dp_ram_inst                  |ipb_snapshot3_67_ss_bram_dp_ram                                               |     2|
|70    |        asym_bram_tdp_inst                                  |asym_bram_tdp__17                                                             |     1|
|71    |    axi4lite_snapshot4_01_ss_bram_inst                      |axi4lite_snapshot4_01_ss_bram                                                 |   113|
|72    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__18                                                      |   111|
|73    |      ipb_snapshot4_01_ss_bram_dp_ram_inst                  |ipb_snapshot4_01_ss_bram_dp_ram                                               |     2|
|74    |        asym_bram_tdp_inst                                  |asym_bram_tdp__16                                                             |     1|
|75    |    axi4lite_snapshot4_23_ss_bram_inst                      |axi4lite_snapshot4_23_ss_bram                                                 |   113|
|76    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__17                                                      |   111|
|77    |      ipb_snapshot4_23_ss_bram_dp_ram_inst                  |ipb_snapshot4_23_ss_bram_dp_ram                                               |     2|
|78    |        asym_bram_tdp_inst                                  |asym_bram_tdp__15                                                             |     1|
|79    |    axi4lite_snapshot4_45_ss_bram_inst                      |axi4lite_snapshot4_45_ss_bram                                                 |   113|
|80    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__16                                                      |   111|
|81    |      ipb_snapshot4_45_ss_bram_dp_ram_inst                  |ipb_snapshot4_45_ss_bram_dp_ram                                               |     2|
|82    |        asym_bram_tdp_inst                                  |asym_bram_tdp__14                                                             |     1|
|83    |    axi4lite_snapshot4_67_ss_bram_inst                      |axi4lite_snapshot4_67_ss_bram                                                 |   113|
|84    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__15                                                      |   111|
|85    |      ipb_snapshot4_67_ss_bram_dp_ram_inst                  |ipb_snapshot4_67_ss_bram_dp_ram                                               |     2|
|86    |        asym_bram_tdp_inst                                  |asym_bram_tdp__13                                                             |     1|
|87    |    axi4lite_snapshot5_01_ss_bram_inst                      |axi4lite_snapshot5_01_ss_bram                                                 |   113|
|88    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__14                                                      |   111|
|89    |      ipb_snapshot5_01_ss_bram_dp_ram_inst                  |ipb_snapshot5_01_ss_bram_dp_ram                                               |     2|
|90    |        asym_bram_tdp_inst                                  |asym_bram_tdp__12                                                             |     1|
|91    |    axi4lite_snapshot5_23_ss_bram_inst                      |axi4lite_snapshot5_23_ss_bram                                                 |   113|
|92    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__13                                                      |   111|
|93    |      ipb_snapshot5_23_ss_bram_dp_ram_inst                  |ipb_snapshot5_23_ss_bram_dp_ram                                               |     2|
|94    |        asym_bram_tdp_inst                                  |asym_bram_tdp__11                                                             |     1|
|95    |    axi4lite_snapshot5_45_ss_bram_inst                      |axi4lite_snapshot5_45_ss_bram                                                 |   113|
|96    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__12                                                      |   111|
|97    |      ipb_snapshot5_45_ss_bram_dp_ram_inst                  |ipb_snapshot5_45_ss_bram_dp_ram                                               |     2|
|98    |        asym_bram_tdp_inst                                  |asym_bram_tdp__10                                                             |     1|
|99    |    axi4lite_snapshot5_67_ss_bram_inst                      |axi4lite_snapshot5_67_ss_bram                                                 |   113|
|100   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__11                                                      |   111|
|101   |      ipb_snapshot5_67_ss_bram_dp_ram_inst                  |ipb_snapshot5_67_ss_bram_dp_ram                                               |     2|
|102   |        asym_bram_tdp_inst                                  |asym_bram_tdp__9                                                              |     1|
|103   |    axi4lite_snapshot6_01_ss_bram_inst                      |axi4lite_snapshot6_01_ss_bram                                                 |   113|
|104   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__10                                                      |   111|
|105   |      ipb_snapshot6_01_ss_bram_dp_ram_inst                  |ipb_snapshot6_01_ss_bram_dp_ram                                               |     2|
|106   |        asym_bram_tdp_inst                                  |asym_bram_tdp__8                                                              |     1|
|107   |    axi4lite_snapshot6_23_ss_bram_inst                      |axi4lite_snapshot6_23_ss_bram                                                 |   113|
|108   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__9                                                       |   111|
|109   |      ipb_snapshot6_23_ss_bram_dp_ram_inst                  |ipb_snapshot6_23_ss_bram_dp_ram                                               |     2|
|110   |        asym_bram_tdp_inst                                  |asym_bram_tdp__7                                                              |     1|
|111   |    axi4lite_snapshot6_45_ss_bram_inst                      |axi4lite_snapshot6_45_ss_bram                                                 |   113|
|112   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__8                                                       |   111|
|113   |      ipb_snapshot6_45_ss_bram_dp_ram_inst                  |ipb_snapshot6_45_ss_bram_dp_ram                                               |     2|
|114   |        asym_bram_tdp_inst                                  |asym_bram_tdp__6                                                              |     1|
|115   |    axi4lite_snapshot6_67_ss_bram_inst                      |axi4lite_snapshot6_67_ss_bram                                                 |   113|
|116   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__7                                                       |   111|
|117   |      ipb_snapshot6_67_ss_bram_dp_ram_inst                  |ipb_snapshot6_67_ss_bram_dp_ram                                               |     2|
|118   |        asym_bram_tdp_inst                                  |asym_bram_tdp__5                                                              |     1|
|119   |    axi4lite_snapshot7_01_ss_bram_inst                      |axi4lite_snapshot7_01_ss_bram                                                 |   113|
|120   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__6                                                       |   111|
|121   |      ipb_snapshot7_01_ss_bram_dp_ram_inst                  |ipb_snapshot7_01_ss_bram_dp_ram                                               |     2|
|122   |        asym_bram_tdp_inst                                  |asym_bram_tdp__4                                                              |     1|
|123   |    axi4lite_snapshot7_23_ss_bram_inst                      |axi4lite_snapshot7_23_ss_bram                                                 |   113|
|124   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__5                                                       |   111|
|125   |      ipb_snapshot7_23_ss_bram_dp_ram_inst                  |ipb_snapshot7_23_ss_bram_dp_ram                                               |     2|
|126   |        asym_bram_tdp_inst                                  |asym_bram_tdp__3                                                              |     1|
|127   |    axi4lite_snapshot7_45_ss_bram_inst                      |axi4lite_snapshot7_45_ss_bram                                                 |   113|
|128   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__4                                                       |   111|
|129   |      ipb_snapshot7_45_ss_bram_dp_ram_inst                  |ipb_snapshot7_45_ss_bram_dp_ram                                               |     2|
|130   |        asym_bram_tdp_inst                                  |asym_bram_tdp__2                                                              |     1|
|131   |    axi4lite_snapshot7_67_ss_bram_inst                      |axi4lite_snapshot7_67_ss_bram                                                 |   113|
|132   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__3                                                       |   111|
|133   |      ipb_snapshot7_67_ss_bram_dp_ram_inst                  |ipb_snapshot7_67_ss_bram_dp_ram                                               |     2|
|134   |        asym_bram_tdp_inst                                  |asym_bram_tdp__1                                                              |     1|
|135   |    axi4lite_sw_reg_inst                                    |axi4lite_sw_reg                                                               |  2536|
|136   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__2                                                       |   103|
|137   |    axi4lite_sys_block_inst                                 |axi4lite_sys_block                                                            |   162|
|138   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__1                                                       |    95|
|139   |  zcu111_inst                                               |zcu111                                                                        |  2232|
|140   |    axi_interconnect_0                                      |zcu111_axi_interconnect_0_0                                                   |  1558|
|141   |      m00_couplers                                          |m00_couplers_imp_1CG92RI                                                      |   334|
|142   |      m01_couplers                                          |m01_couplers_imp_9O4VJ                                                        |   350|
|143   |  rfdc_multi_eight_adcs_4096gsps_mts_led_cntrl              |cdc_synchroniser__1                                                           |     4|
|144   |  rfdc_multi_eight_adcs_4096gsps_mts_reg_cntrl              |cdc_synchroniser__2                                                           |     4|
|145   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_01_ss_ctrl   |cdc_synchroniser__3                                                           |     6|
|146   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_01_ss_status |cdc_synchroniser__4                                                           |    17|
|147   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_23_ss_status |cdc_synchroniser__6                                                           |    17|
|148   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_45_ss_status |cdc_synchroniser__8                                                           |    17|
|149   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_67_ss_status |cdc_synchroniser__10                                                          |    17|
|150   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_01_ss_status |cdc_synchroniser__12                                                          |    17|
|151   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_23_ss_status |cdc_synchroniser__14                                                          |    17|
|152   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_45_ss_status |cdc_synchroniser__16                                                          |    17|
|153   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_67_ss_status |cdc_synchroniser__18                                                          |    17|
|154   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_01_ss_status |cdc_synchroniser__20                                                          |    17|
|155   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_23_ss_status |cdc_synchroniser__22                                                          |    17|
|156   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_45_ss_status |cdc_synchroniser__24                                                          |    17|
|157   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_67_ss_status |cdc_synchroniser__26                                                          |    17|
|158   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_01_ss_status |cdc_synchroniser__28                                                          |    17|
|159   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_23_ss_status |cdc_synchroniser__30                                                          |    17|
|160   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_45_ss_status |cdc_synchroniser__32                                                          |    17|
|161   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_67_ss_status |cdc_synchroniser__34                                                          |    17|
|162   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_01_ss_status |cdc_synchroniser__36                                                          |    17|
|163   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_23_ss_status |cdc_synchroniser__38                                                          |    17|
|164   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_45_ss_status |cdc_synchroniser__40                                                          |    17|
|165   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_67_ss_status |cdc_synchroniser__42                                                          |    17|
|166   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_01_ss_status |cdc_synchroniser__44                                                          |    17|
|167   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_23_ss_status |cdc_synchroniser__46                                                          |    17|
|168   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_45_ss_status |cdc_synchroniser__48                                                          |    17|
|169   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_67_ss_status |cdc_synchroniser__50                                                          |    17|
|170   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_01_ss_status |cdc_synchroniser__52                                                          |    17|
|171   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_23_ss_status |cdc_synchroniser__54                                                          |    17|
|172   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_45_ss_status |cdc_synchroniser__56                                                          |    17|
|173   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_67_ss_status |cdc_synchroniser__58                                                          |    17|
|174   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_01_ss_status |cdc_synchroniser__60                                                          |    17|
|175   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_23_ss_status |cdc_synchroniser__62                                                          |    17|
|176   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_45_ss_status |cdc_synchroniser__64                                                          |    17|
|177   |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_67_ss_status |cdc_synchroniser__66                                                          |    17|
|178   |  rfdc_multi_eight_adcs_4096gsps_mts_sync_state0            |cdc_synchroniser__67                                                          |     4|
|179   |  rfdc_multi_eight_adcs_4096gsps_mts_sync_state1            |cdc_synchroniser__68                                                          |     4|
|180   |  rfdc_multi_eight_adcs_4096gsps_mts_sync_state2            |cdc_synchroniser__69                                                          |     4|
|181   |  rfdc_multi_eight_adcs_4096gsps_mts_sync_state3            |cdc_synchroniser__70                                                          |     4|
|182   |  rfdc_multi_eight_adcs_4096gsps_mts_sync_state4            |cdc_synchroniser__71                                                          |     4|
|183   |  rfdc_multi_eight_adcs_4096gsps_mts_sync_state5            |cdc_synchroniser__72                                                          |     4|
|184   |  rfdc_multi_eight_adcs_4096gsps_mts_sync_state6            |cdc_synchroniser__73                                                          |     4|
|185   |  rfdc_multi_eight_adcs_4096gsps_mts_sync_state7            |cdc_synchroniser                                                              |     4|
|186   |  rfdc_multi_eight_adcs_4096gsps_mts_inst                   |rfdc_multi_eight_adcs_4096gsps_mts                                            |  4553|
|187   |    rfdc_multi_eight_adcs_4096gsps_mts_struct               |rfdc_multi_eight_adcs_4096gsps_mts_struct                                     |  4553|
|188   |      edge_detect                                           |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x41                            |     3|
|189   |        delay                                               |rfdc_multi_eight_adcs_4096gsps_mts_xldelay                                    |     1|
|190   |          \srl_delay.synth_reg_srl_inst                     |synth_reg__1                                                                  |     1|
|191   |            \partial_one.last_srlc33e                       |srlc33e__1                                                                    |     1|
|192   |        inverter                                            |sysgen_inverter_e1eb7c2c1d                                                    |     1|
|193   |        edge_op                                             |sysgen_logical_c820dd57b7                                                     |     1|
|194   |      gpio_led                                              |rfdc_multi_eight_adcs_4096gsps_mts_gpio_led                                   |     1|
|195   |        convert                                             |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert                                  |     1|
|196   |          \latency_test.reg                                 |synth_reg                                                                     |     1|
|197   |            \partial_one.last_srlc33e                       |srlc33e                                                                       |     1|
|198   |      gpio_led1                                             |rfdc_multi_eight_adcs_4096gsps_mts_gpio_led1                                  |     1|
|199   |        convert                                             |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__1                               |     1|
|200   |          \latency_test.reg                                 |synth_reg__226                                                                |     1|
|201   |            \partial_one.last_srlc33e                       |srlc33e__226                                                                  |     1|
|202   |      snapshot0_01                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_01                               |   141|
|203   |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss_x20                                     |   141|
|204   |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x20                                |    70|
|205   |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x42                            |     3|
|206   |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__224                               |     1|
|207   |                \srl_delay.synth_reg_srl_inst               |synth_reg__225                                                                |     1|
|208   |                  \partial_one.last_srlc33e                 |srlc33e__225                                                                  |     1|
|209   |              inverter                                      |sysgen_inverter_e1eb7c2c1d__127                                               |     1|
|210   |              edge_op                                       |sysgen_logical_fbcd3a9b50                                                     |     1|
|211   |            delay                                           |sysgen_delay_25a70f0a84__125                                                  |     1|
|212   |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0                    |    12|
|213   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2                                                     |    12|
|214   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1                                                       |    12|
|215   |            delay4                                          |sysgen_delay_25a70f0a84__127                                                  |     1|
|216   |            delay6                                          |sysgen_delay_3c418ec81f__63                                                   |    32|
|217   |            inverter                                        |sysgen_inverter_61e0354441                                                    |     2|
|218   |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__128                                               |     1|
|219   |            logical1                                        |sysgen_logical_bceced357e                                                     |     2|
|220   |            logical6                                        |sysgen_logical_4daaae3220                                                     |     1|
|221   |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister                                 |     1|
|222   |              synth_reg_inst                                |synth_reg_w_init__parameterized1                                              |     1|
|223   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1                                             |     1|
|224   |            shift                                           |sysgen_shift_cfd2aa62f1                                                       |     1|
|225   |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__xdcDup__1                  |    13|
|226   |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x20                             |    14|
|227   |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x20                             |     2|
|228   |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0__xdcDup__1  |     2|
|229   |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x43                            |     3|
|230   |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__218                               |     1|
|231   |                \srl_delay.synth_reg_srl_inst               |synth_reg__219                                                                |     1|
|232   |                  \partial_one.last_srlc33e                 |srlc33e__219                                                                  |     1|
|233   |              inverter                                      |sysgen_inverter_e1eb7c2c1d__125                                               |     1|
|234   |              edge_op                                       |sysgen_logical_c820dd57b7__32                                                 |     1|
|235   |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__221                               |     1|
|236   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__222                                                                |     1|
|237   |                \partial_one.last_srlc33e                   |srlc33e__222                                                                  |     1|
|238   |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__222                               |     1|
|239   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__223                                                                |     1|
|240   |                \partial_one.last_srlc33e                   |srlc33e__223                                                                  |     1|
|241   |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__223                               |     1|
|242   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__224                                                                |     1|
|243   |                \partial_one.last_srlc33e                   |srlc33e__224                                                                  |     1|
|244   |            inverter                                        |sysgen_inverter_e1eb7c2c1d__126                                               |     1|
|245   |            logical                                         |sysgen_logical_fb4108ec16                                                     |     1|
|246   |            mux1                                            |sysgen_mux_7b579c6c9c__95                                                     |     1|
|247   |            mux2                                            |sysgen_mux_7b579c6c9c                                                         |     1|
|248   |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__63             |     1|
|249   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__63                                          |     1|
|250   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__63                                         |     1|
|251   |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1                 |     1|
|252   |              synth_reg_inst                                |synth_reg_w_init__parameterized5                                              |     1|
|253   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5                                             |     1|
|254   |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status_x19                                 |    14|
|255   |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4                  |    14|
|256   |              \latency_test.reg                             |synth_reg__parameterized4                                                     |    14|
|257   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3                                                       |    14|
|258   |          add_del                                           |sysgen_delay_91cef4b8e1                                                       |    10|
|259   |          dat_del                                           |sysgen_delay_3c418ec81f                                                       |    32|
|260   |          we_del                                            |sysgen_delay_25a70f0a84                                                       |     1|
|261   |      snapshot0_23                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_23                               |   141|
|262   |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss_x19                                     |   141|
|263   |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x19                                |    70|
|264   |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x39                            |     3|
|265   |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__217                               |     1|
|266   |                \srl_delay.synth_reg_srl_inst               |synth_reg__218                                                                |     1|
|267   |                  \partial_one.last_srlc33e                 |srlc33e__218                                                                  |     1|
|268   |              inverter                                      |sysgen_inverter_e1eb7c2c1d__123                                               |     1|
|269   |              edge_op                                       |sysgen_logical_fbcd3a9b50__31                                                 |     1|
|270   |            delay                                           |sysgen_delay_25a70f0a84__121                                                  |     1|
|271   |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0__31                |    12|
|272   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__31                                                 |    12|
|273   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__31                                                   |    12|
|274   |            delay4                                          |sysgen_delay_25a70f0a84__123                                                  |     1|
|275   |            delay6                                          |sysgen_delay_3c418ec81f__61                                                   |    32|
|276   |            inverter                                        |sysgen_inverter_61e0354441__31                                                |     2|
|277   |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__124                                               |     1|
|278   |            logical1                                        |sysgen_logical_bceced357e__62                                                 |     2|
|279   |            logical6                                        |sysgen_logical_4daaae3220__31                                                 |     1|
|280   |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__31                             |     1|
|281   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__31                                          |     1|
|282   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__31                                         |     1|
|283   |            shift                                           |sysgen_shift_cfd2aa62f1__31                                                   |     1|
|284   |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__xdcDup__2                  |    13|
|285   |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x19                             |    14|
|286   |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x19                             |     2|
|287   |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0__xdcDup__2  |     2|
|288   |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x40                            |     3|
|289   |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__211                               |     1|
|290   |                \srl_delay.synth_reg_srl_inst               |synth_reg__212                                                                |     1|
|291   |                  \partial_one.last_srlc33e                 |srlc33e__212                                                                  |     1|
|292   |              inverter                                      |sysgen_inverter_e1eb7c2c1d__121                                               |     1|
|293   |              edge_op                                       |sysgen_logical_c820dd57b7__31                                                 |     1|
|294   |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__214                               |     1|
|295   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__215                                                                |     1|
|296   |                \partial_one.last_srlc33e                   |srlc33e__215                                                                  |     1|
|297   |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__215                               |     1|
|298   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__216                                                                |     1|
|299   |                \partial_one.last_srlc33e                   |srlc33e__216                                                                  |     1|
|300   |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__216                               |     1|
|301   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__217                                                                |     1|
|302   |                \partial_one.last_srlc33e                   |srlc33e__217                                                                  |     1|
|303   |            inverter                                        |sysgen_inverter_e1eb7c2c1d__122                                               |     1|
|304   |            logical                                         |sysgen_logical_fb4108ec16__31                                                 |     1|
|305   |            mux1                                            |sysgen_mux_7b579c6c9c__92                                                     |     1|
|306   |            mux2                                            |sysgen_mux_7b579c6c9c__93                                                     |     1|
|307   |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__61             |     1|
|308   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__61                                          |     1|
|309   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__61                                         |     1|
|310   |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__62             |     1|
|311   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__62                                          |     1|
|312   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__62                                         |     1|
|313   |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status_x21                                 |    14|
|314   |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4__31              |    14|
|315   |              \latency_test.reg                             |synth_reg__parameterized4__39                                                 |    14|
|316   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__39                                                   |    14|
|317   |          add_del                                           |sysgen_delay_91cef4b8e1__31                                                   |    10|
|318   |          dat_del                                           |sysgen_delay_3c418ec81f__62                                                   |    32|
|319   |          we_del                                            |sysgen_delay_25a70f0a84__124                                                  |     1|
|320   |      snapshot0_45                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_45                               |   141|
|321   |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss_x22                                     |   141|
|322   |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x22                                |    70|
|323   |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x46                            |     3|
|324   |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__210                               |     1|
|325   |                \srl_delay.synth_reg_srl_inst               |synth_reg__211                                                                |     1|
|326   |                  \partial_one.last_srlc33e                 |srlc33e__211                                                                  |     1|
|327   |              inverter                                      |sysgen_inverter_e1eb7c2c1d__119                                               |     1|
|328   |              edge_op                                       |sysgen_logical_fbcd3a9b50__30                                                 |     1|
|329   |            delay                                           |sysgen_delay_25a70f0a84__117                                                  |     1|
|330   |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0__30                |    12|
|331   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__30                                                 |    12|
|332   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__30                                                   |    12|
|333   |            delay4                                          |sysgen_delay_25a70f0a84__119                                                  |     1|
|334   |            delay6                                          |sysgen_delay_3c418ec81f__59                                                   |    32|
|335   |            inverter                                        |sysgen_inverter_61e0354441__30                                                |     2|
|336   |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__120                                               |     1|
|337   |            logical1                                        |sysgen_logical_bceced357e__60                                                 |     2|
|338   |            logical6                                        |sysgen_logical_4daaae3220__30                                                 |     1|
|339   |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__30                             |     1|
|340   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__30                                          |     1|
|341   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__30                                         |     1|
|342   |            shift                                           |sysgen_shift_cfd2aa62f1__30                                                   |     1|
|343   |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__xdcDup__3                  |    13|
|344   |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x22                             |    14|
|345   |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x22                             |     2|
|346   |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0__xdcDup__3  |     2|
|347   |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x47                            |     3|
|348   |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__204                               |     1|
|349   |                \srl_delay.synth_reg_srl_inst               |synth_reg__205                                                                |     1|
|350   |                  \partial_one.last_srlc33e                 |srlc33e__205                                                                  |     1|
|351   |              inverter                                      |sysgen_inverter_e1eb7c2c1d__117                                               |     1|
|352   |              edge_op                                       |sysgen_logical_c820dd57b7__30                                                 |     1|
|353   |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__207                               |     1|
|354   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__208                                                                |     1|
|355   |                \partial_one.last_srlc33e                   |srlc33e__208                                                                  |     1|
|356   |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__208                               |     1|
|357   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__209                                                                |     1|
|358   |                \partial_one.last_srlc33e                   |srlc33e__209                                                                  |     1|
|359   |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__209                               |     1|
|360   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__210                                                                |     1|
|361   |                \partial_one.last_srlc33e                   |srlc33e__210                                                                  |     1|
|362   |            inverter                                        |sysgen_inverter_e1eb7c2c1d__118                                               |     1|
|363   |            logical                                         |sysgen_logical_fb4108ec16__30                                                 |     1|
|364   |            mux1                                            |sysgen_mux_7b579c6c9c__89                                                     |     1|
|365   |            mux2                                            |sysgen_mux_7b579c6c9c__90                                                     |     1|
|366   |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__59             |     1|
|367   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__59                                          |     1|
|368   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__59                                         |     1|
|369   |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__60             |     1|
|370   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__60                                          |     1|
|371   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__60                                         |     1|
|372   |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status_x20                                 |    14|
|373   |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4__30              |    14|
|374   |              \latency_test.reg                             |synth_reg__parameterized4__38                                                 |    14|
|375   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__38                                                   |    14|
|376   |          add_del                                           |sysgen_delay_91cef4b8e1__30                                                   |    10|
|377   |          dat_del                                           |sysgen_delay_3c418ec81f__60                                                   |    32|
|378   |          we_del                                            |sysgen_delay_25a70f0a84__120                                                  |     1|
|379   |      snapshot0_67                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_67                               |   141|
|380   |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss_x21                                     |   141|
|381   |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x21                                |    70|
|382   |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x44                            |     3|
|383   |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__203                               |     1|
|384   |                \srl_delay.synth_reg_srl_inst               |synth_reg__204                                                                |     1|
|385   |                  \partial_one.last_srlc33e                 |srlc33e__204                                                                  |     1|
|386   |              inverter                                      |sysgen_inverter_e1eb7c2c1d__115                                               |     1|
|387   |              edge_op                                       |sysgen_logical_fbcd3a9b50__29                                                 |     1|
|388   |            delay                                           |sysgen_delay_25a70f0a84__113                                                  |     1|
|389   |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0__29                |    12|
|390   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__29                                                 |    12|
|391   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__29                                                   |    12|
|392   |            delay4                                          |sysgen_delay_25a70f0a84__115                                                  |     1|
|393   |            delay6                                          |sysgen_delay_3c418ec81f__57                                                   |    32|
|394   |            inverter                                        |sysgen_inverter_61e0354441__29                                                |     2|
|395   |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__116                                               |     1|
|396   |            logical1                                        |sysgen_logical_bceced357e__58                                                 |     2|
|397   |            logical6                                        |sysgen_logical_4daaae3220__29                                                 |     1|
|398   |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__29                             |     1|
|399   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__29                                          |     1|
|400   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__29                                         |     1|
|401   |            shift                                           |sysgen_shift_cfd2aa62f1__29                                                   |     1|
|402   |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__xdcDup__4                  |    13|
|403   |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x21                             |    14|
|404   |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x21                             |     2|
|405   |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0__xdcDup__4  |     2|
|406   |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x45                            |     3|
|407   |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__197                               |     1|
|408   |                \srl_delay.synth_reg_srl_inst               |synth_reg__198                                                                |     1|
|409   |                  \partial_one.last_srlc33e                 |srlc33e__198                                                                  |     1|
|410   |              inverter                                      |sysgen_inverter_e1eb7c2c1d__113                                               |     1|
|411   |              edge_op                                       |sysgen_logical_c820dd57b7__29                                                 |     1|
|412   |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__200                               |     1|
|413   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__201                                                                |     1|
|414   |                \partial_one.last_srlc33e                   |srlc33e__201                                                                  |     1|
|415   |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__201                               |     1|
|416   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__202                                                                |     1|
|417   |                \partial_one.last_srlc33e                   |srlc33e__202                                                                  |     1|
|418   |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__202                               |     1|
|419   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__203                                                                |     1|
|420   |                \partial_one.last_srlc33e                   |srlc33e__203                                                                  |     1|
|421   |            inverter                                        |sysgen_inverter_e1eb7c2c1d__114                                               |     1|
|422   |            logical                                         |sysgen_logical_fb4108ec16__29                                                 |     1|
|423   |            mux1                                            |sysgen_mux_7b579c6c9c__86                                                     |     1|
|424   |            mux2                                            |sysgen_mux_7b579c6c9c__87                                                     |     1|
|425   |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__57             |     1|
|426   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__57                                          |     1|
|427   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__57                                         |     1|
|428   |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__58             |     1|
|429   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__58                                          |     1|
|430   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__58                                         |     1|
|431   |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status_x16                                 |    14|
|432   |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4__29              |    14|
|433   |              \latency_test.reg                             |synth_reg__parameterized4__37                                                 |    14|
|434   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__37                                                   |    14|
|435   |          add_del                                           |sysgen_delay_91cef4b8e1__29                                                   |    10|
|436   |          dat_del                                           |sysgen_delay_3c418ec81f__58                                                   |    32|
|437   |          we_del                                            |sysgen_delay_25a70f0a84__116                                                  |     1|
|438   |      snapshot1_01                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_01                               |   141|
|439   |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss_x16                                     |   141|
|440   |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x16                                |    70|
|441   |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x33                            |     3|
|442   |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__196                               |     1|
|443   |                \srl_delay.synth_reg_srl_inst               |synth_reg__197                                                                |     1|
|444   |                  \partial_one.last_srlc33e                 |srlc33e__197                                                                  |     1|
|445   |              inverter                                      |sysgen_inverter_e1eb7c2c1d__111                                               |     1|
|446   |              edge_op                                       |sysgen_logical_fbcd3a9b50__28                                                 |     1|
|447   |            delay                                           |sysgen_delay_25a70f0a84__109                                                  |     1|
|448   |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0__28                |    12|
|449   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__28                                                 |    12|
|450   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__28                                                   |    12|
|451   |            delay4                                          |sysgen_delay_25a70f0a84__111                                                  |     1|
|452   |            delay6                                          |sysgen_delay_3c418ec81f__55                                                   |    32|
|453   |            inverter                                        |sysgen_inverter_61e0354441__28                                                |     2|
|454   |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__112                                               |     1|
|455   |            logical1                                        |sysgen_logical_bceced357e__56                                                 |     2|
|456   |            logical6                                        |sysgen_logical_4daaae3220__28                                                 |     1|
|457   |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__28                             |     1|
|458   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__28                                          |     1|
|459   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__28                                         |     1|
|460   |            shift                                           |sysgen_shift_cfd2aa62f1__28                                                   |     1|
|461   |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__xdcDup__5                  |    13|
|462   |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x16                             |    14|
|463   |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x16                             |     2|
|464   |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0__xdcDup__5  |     2|
|465   |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x34                            |     3|
|466   |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__190                               |     1|
|467   |                \srl_delay.synth_reg_srl_inst               |synth_reg__191                                                                |     1|
|468   |                  \partial_one.last_srlc33e                 |srlc33e__191                                                                  |     1|
|469   |              inverter                                      |sysgen_inverter_e1eb7c2c1d__109                                               |     1|
|470   |              edge_op                                       |sysgen_logical_c820dd57b7__28                                                 |     1|
|471   |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__193                               |     1|
|472   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__194                                                                |     1|
|473   |                \partial_one.last_srlc33e                   |srlc33e__194                                                                  |     1|
|474   |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__194                               |     1|
|475   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__195                                                                |     1|
|476   |                \partial_one.last_srlc33e                   |srlc33e__195                                                                  |     1|
|477   |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__195                               |     1|
|478   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__196                                                                |     1|
|479   |                \partial_one.last_srlc33e                   |srlc33e__196                                                                  |     1|
|480   |            inverter                                        |sysgen_inverter_e1eb7c2c1d__110                                               |     1|
|481   |            logical                                         |sysgen_logical_fb4108ec16__28                                                 |     1|
|482   |            mux1                                            |sysgen_mux_7b579c6c9c__83                                                     |     1|
|483   |            mux2                                            |sysgen_mux_7b579c6c9c__84                                                     |     1|
|484   |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__55             |     1|
|485   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__55                                          |     1|
|486   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__55                                         |     1|
|487   |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__56             |     1|
|488   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__56                                          |     1|
|489   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__56                                         |     1|
|490   |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status_x15                                 |    14|
|491   |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4__28              |    14|
|492   |              \latency_test.reg                             |synth_reg__parameterized4__36                                                 |    14|
|493   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__36                                                   |    14|
|494   |          add_del                                           |sysgen_delay_91cef4b8e1__28                                                   |    10|
|495   |          dat_del                                           |sysgen_delay_3c418ec81f__56                                                   |    32|
|496   |          we_del                                            |sysgen_delay_25a70f0a84__112                                                  |     1|
|497   |      snapshot1_23                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_23                               |   141|
|498   |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss_x15                                     |   141|
|499   |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x15                                |    70|
|500   |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x31                            |     3|
|501   |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__189                               |     1|
|502   |                \srl_delay.synth_reg_srl_inst               |synth_reg__190                                                                |     1|
|503   |                  \partial_one.last_srlc33e                 |srlc33e__190                                                                  |     1|
|504   |              inverter                                      |sysgen_inverter_e1eb7c2c1d__107                                               |     1|
|505   |              edge_op                                       |sysgen_logical_fbcd3a9b50__27                                                 |     1|
|506   |            delay                                           |sysgen_delay_25a70f0a84__105                                                  |     1|
|507   |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0__27                |    12|
|508   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__27                                                 |    12|
|509   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__27                                                   |    12|
|510   |            delay4                                          |sysgen_delay_25a70f0a84__107                                                  |     1|
|511   |            delay6                                          |sysgen_delay_3c418ec81f__53                                                   |    32|
|512   |            inverter                                        |sysgen_inverter_61e0354441__27                                                |     2|
|513   |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__108                                               |     1|
|514   |            logical1                                        |sysgen_logical_bceced357e__54                                                 |     2|
|515   |            logical6                                        |sysgen_logical_4daaae3220__27                                                 |     1|
|516   |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__27                             |     1|
|517   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__27                                          |     1|
|518   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__27                                         |     1|
|519   |            shift                                           |sysgen_shift_cfd2aa62f1__27                                                   |     1|
|520   |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__xdcDup__6                  |    13|
|521   |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x15                             |    14|
|522   |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x15                             |     2|
|523   |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0__xdcDup__6  |     2|
|524   |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x32                            |     3|
|525   |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__183                               |     1|
|526   |                \srl_delay.synth_reg_srl_inst               |synth_reg__184                                                                |     1|
|527   |                  \partial_one.last_srlc33e                 |srlc33e__184                                                                  |     1|
|528   |              inverter                                      |sysgen_inverter_e1eb7c2c1d__105                                               |     1|
|529   |              edge_op                                       |sysgen_logical_c820dd57b7__27                                                 |     1|
|530   |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__186                               |     1|
|531   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__187                                                                |     1|
|532   |                \partial_one.last_srlc33e                   |srlc33e__187                                                                  |     1|
|533   |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__187                               |     1|
|534   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__188                                                                |     1|
|535   |                \partial_one.last_srlc33e                   |srlc33e__188                                                                  |     1|
|536   |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__188                               |     1|
|537   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__189                                                                |     1|
|538   |                \partial_one.last_srlc33e                   |srlc33e__189                                                                  |     1|
|539   |            inverter                                        |sysgen_inverter_e1eb7c2c1d__106                                               |     1|
|540   |            logical                                         |sysgen_logical_fb4108ec16__27                                                 |     1|
|541   |            mux1                                            |sysgen_mux_7b579c6c9c__80                                                     |     1|
|542   |            mux2                                            |sysgen_mux_7b579c6c9c__81                                                     |     1|
|543   |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__53             |     1|
|544   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__53                                          |     1|
|545   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__53                                         |     1|
|546   |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__54             |     1|
|547   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__54                                          |     1|
|548   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__54                                         |     1|
|549   |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status_x18                                 |    14|
|550   |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4__27              |    14|
|551   |              \latency_test.reg                             |synth_reg__parameterized4__35                                                 |    14|
|552   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__35                                                   |    14|
|553   |          add_del                                           |sysgen_delay_91cef4b8e1__27                                                   |    10|
|554   |          dat_del                                           |sysgen_delay_3c418ec81f__54                                                   |    32|
|555   |          we_del                                            |sysgen_delay_25a70f0a84__108                                                  |     1|
|556   |      snapshot1_45                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_45                               |   141|
|557   |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss_x18                                     |   141|
|558   |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x18                                |    70|
|559   |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x37                            |     3|
|560   |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__182                               |     1|
|561   |                \srl_delay.synth_reg_srl_inst               |synth_reg__183                                                                |     1|
|562   |                  \partial_one.last_srlc33e                 |srlc33e__183                                                                  |     1|
|563   |              inverter                                      |sysgen_inverter_e1eb7c2c1d__103                                               |     1|
|564   |              edge_op                                       |sysgen_logical_fbcd3a9b50__26                                                 |     1|
|565   |            delay                                           |sysgen_delay_25a70f0a84__101                                                  |     1|
|566   |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0__26                |    12|
|567   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__26                                                 |    12|
|568   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__26                                                   |    12|
|569   |            delay4                                          |sysgen_delay_25a70f0a84__103                                                  |     1|
|570   |            delay6                                          |sysgen_delay_3c418ec81f__51                                                   |    32|
|571   |            inverter                                        |sysgen_inverter_61e0354441__26                                                |     2|
|572   |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__104                                               |     1|
|573   |            logical1                                        |sysgen_logical_bceced357e__52                                                 |     2|
|574   |            logical6                                        |sysgen_logical_4daaae3220__26                                                 |     1|
|575   |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__26                             |     1|
|576   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__26                                          |     1|
|577   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__26                                         |     1|
|578   |            shift                                           |sysgen_shift_cfd2aa62f1__26                                                   |     1|
|579   |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__xdcDup__7                  |    13|
|580   |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x18                             |    14|
|581   |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x18                             |     2|
|582   |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0__xdcDup__7  |     2|
|583   |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x38                            |     3|
|584   |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__176                               |     1|
|585   |                \srl_delay.synth_reg_srl_inst               |synth_reg__177                                                                |     1|
|586   |                  \partial_one.last_srlc33e                 |srlc33e__177                                                                  |     1|
|587   |              inverter                                      |sysgen_inverter_e1eb7c2c1d__101                                               |     1|
|588   |              edge_op                                       |sysgen_logical_c820dd57b7__26                                                 |     1|
|589   |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__179                               |     1|
|590   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__180                                                                |     1|
|591   |                \partial_one.last_srlc33e                   |srlc33e__180                                                                  |     1|
|592   |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__180                               |     1|
|593   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__181                                                                |     1|
|594   |                \partial_one.last_srlc33e                   |srlc33e__181                                                                  |     1|
|595   |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__181                               |     1|
|596   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__182                                                                |     1|
|597   |                \partial_one.last_srlc33e                   |srlc33e__182                                                                  |     1|
|598   |            inverter                                        |sysgen_inverter_e1eb7c2c1d__102                                               |     1|
|599   |            logical                                         |sysgen_logical_fb4108ec16__26                                                 |     1|
|600   |            mux1                                            |sysgen_mux_7b579c6c9c__77                                                     |     1|
|601   |            mux2                                            |sysgen_mux_7b579c6c9c__78                                                     |     1|
|602   |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__51             |     1|
|603   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__51                                          |     1|
|604   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__51                                         |     1|
|605   |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__52             |     1|
|606   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__52                                          |     1|
|607   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__52                                         |     1|
|608   |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status_x17                                 |    14|
|609   |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4__26              |    14|
|610   |              \latency_test.reg                             |synth_reg__parameterized4__34                                                 |    14|
|611   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__34                                                   |    14|
|612   |          add_del                                           |sysgen_delay_91cef4b8e1__26                                                   |    10|
|613   |          dat_del                                           |sysgen_delay_3c418ec81f__52                                                   |    32|
|614   |          we_del                                            |sysgen_delay_25a70f0a84__104                                                  |     1|
|615   |      snapshot1_67                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_67                               |   141|
|616   |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss_x17                                     |   141|
|617   |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x17                                |    70|
|618   |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x35                            |     3|
|619   |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__175                               |     1|
|620   |                \srl_delay.synth_reg_srl_inst               |synth_reg__176                                                                |     1|
|621   |                  \partial_one.last_srlc33e                 |srlc33e__176                                                                  |     1|
|622   |              inverter                                      |sysgen_inverter_e1eb7c2c1d__99                                                |     1|
|623   |              edge_op                                       |sysgen_logical_fbcd3a9b50__25                                                 |     1|
|624   |            delay                                           |sysgen_delay_25a70f0a84__97                                                   |     1|
|625   |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0__25                |    12|
|626   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__25                                                 |    12|
|627   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__25                                                   |    12|
|628   |            delay4                                          |sysgen_delay_25a70f0a84__99                                                   |     1|
|629   |            delay6                                          |sysgen_delay_3c418ec81f__49                                                   |    32|
|630   |            inverter                                        |sysgen_inverter_61e0354441__25                                                |     2|
|631   |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__100                                               |     1|
|632   |            logical1                                        |sysgen_logical_bceced357e__50                                                 |     2|
|633   |            logical6                                        |sysgen_logical_4daaae3220__25                                                 |     1|
|634   |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__25                             |     1|
|635   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__25                                          |     1|
|636   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__25                                         |     1|
|637   |            shift                                           |sysgen_shift_cfd2aa62f1__25                                                   |     1|
|638   |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__xdcDup__8                  |    13|
|639   |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x17                             |    14|
|640   |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x17                             |     2|
|641   |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0__xdcDup__8  |     2|
|642   |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x36                            |     3|
|643   |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__169                               |     1|
|644   |                \srl_delay.synth_reg_srl_inst               |synth_reg__170                                                                |     1|
|645   |                  \partial_one.last_srlc33e                 |srlc33e__170                                                                  |     1|
|646   |              inverter                                      |sysgen_inverter_e1eb7c2c1d__97                                                |     1|
|647   |              edge_op                                       |sysgen_logical_c820dd57b7__25                                                 |     1|
|648   |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__172                               |     1|
|649   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__173                                                                |     1|
|650   |                \partial_one.last_srlc33e                   |srlc33e__173                                                                  |     1|
|651   |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__173                               |     1|
|652   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__174                                                                |     1|
|653   |                \partial_one.last_srlc33e                   |srlc33e__174                                                                  |     1|
|654   |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__174                               |     1|
|655   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__175                                                                |     1|
|656   |                \partial_one.last_srlc33e                   |srlc33e__175                                                                  |     1|
|657   |            inverter                                        |sysgen_inverter_e1eb7c2c1d__98                                                |     1|
|658   |            logical                                         |sysgen_logical_fb4108ec16__25                                                 |     1|
|659   |            mux1                                            |sysgen_mux_7b579c6c9c__74                                                     |     1|
|660   |            mux2                                            |sysgen_mux_7b579c6c9c__75                                                     |     1|
|661   |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__49             |     1|
|662   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__49                                          |     1|
|663   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__49                                         |     1|
|664   |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__50             |     1|
|665   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__50                                          |     1|
|666   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__50                                         |     1|
|667   |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status_x28                                 |    14|
|668   |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4__25              |    14|
|669   |              \latency_test.reg                             |synth_reg__parameterized4__33                                                 |    14|
|670   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__33                                                   |    14|
|671   |          add_del                                           |sysgen_delay_91cef4b8e1__25                                                   |    10|
|672   |          dat_del                                           |sysgen_delay_3c418ec81f__50                                                   |    32|
|673   |          we_del                                            |sysgen_delay_25a70f0a84__100                                                  |     1|
|674   |      snapshot2_01                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_01                               |   141|
|675   |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss_x28                                     |   141|
|676   |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x28                                |    70|
|677   |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x58                            |     3|
|678   |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__168                               |     1|
|679   |                \srl_delay.synth_reg_srl_inst               |synth_reg__169                                                                |     1|
|680   |                  \partial_one.last_srlc33e                 |srlc33e__169                                                                  |     1|
|681   |              inverter                                      |sysgen_inverter_e1eb7c2c1d__95                                                |     1|
|682   |              edge_op                                       |sysgen_logical_fbcd3a9b50__24                                                 |     1|
|683   |            delay                                           |sysgen_delay_25a70f0a84__93                                                   |     1|
|684   |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0__24                |    12|
|685   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__24                                                 |    12|
|686   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__24                                                   |    12|
|687   |            delay4                                          |sysgen_delay_25a70f0a84__95                                                   |     1|
|688   |            delay6                                          |sysgen_delay_3c418ec81f__47                                                   |    32|
|689   |            inverter                                        |sysgen_inverter_61e0354441__24                                                |     2|
|690   |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__96                                                |     1|
|691   |            logical1                                        |sysgen_logical_bceced357e__48                                                 |     2|
|692   |            logical6                                        |sysgen_logical_4daaae3220__24                                                 |     1|
|693   |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__24                             |     1|
|694   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__24                                          |     1|
|695   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__24                                         |     1|
|696   |            shift                                           |sysgen_shift_cfd2aa62f1__24                                                   |     1|
|697   |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__xdcDup__9                  |    13|
|698   |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x28                             |    14|
|699   |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x28                             |     2|
|700   |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0__xdcDup__9  |     2|
|701   |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x59                            |     3|
|702   |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__162                               |     1|
|703   |                \srl_delay.synth_reg_srl_inst               |synth_reg__163                                                                |     1|
|704   |                  \partial_one.last_srlc33e                 |srlc33e__163                                                                  |     1|
|705   |              inverter                                      |sysgen_inverter_e1eb7c2c1d__93                                                |     1|
|706   |              edge_op                                       |sysgen_logical_c820dd57b7__24                                                 |     1|
|707   |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__165                               |     1|
|708   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__166                                                                |     1|
|709   |                \partial_one.last_srlc33e                   |srlc33e__166                                                                  |     1|
|710   |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__166                               |     1|
|711   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__167                                                                |     1|
|712   |                \partial_one.last_srlc33e                   |srlc33e__167                                                                  |     1|
|713   |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__167                               |     1|
|714   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__168                                                                |     1|
|715   |                \partial_one.last_srlc33e                   |srlc33e__168                                                                  |     1|
|716   |            inverter                                        |sysgen_inverter_e1eb7c2c1d__94                                                |     1|
|717   |            logical                                         |sysgen_logical_fb4108ec16__24                                                 |     1|
|718   |            mux1                                            |sysgen_mux_7b579c6c9c__71                                                     |     1|
|719   |            mux2                                            |sysgen_mux_7b579c6c9c__72                                                     |     1|
|720   |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__47             |     1|
|721   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__47                                          |     1|
|722   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__47                                         |     1|
|723   |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__48             |     1|
|724   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__48                                          |     1|
|725   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__48                                         |     1|
|726   |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status_x27                                 |    14|
|727   |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4__24              |    14|
|728   |              \latency_test.reg                             |synth_reg__parameterized4__32                                                 |    14|
|729   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__32                                                   |    14|
|730   |          add_del                                           |sysgen_delay_91cef4b8e1__24                                                   |    10|
|731   |          dat_del                                           |sysgen_delay_3c418ec81f__48                                                   |    32|
|732   |          we_del                                            |sysgen_delay_25a70f0a84__96                                                   |     1|
|733   |      snapshot2_23                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_23                               |   141|
|734   |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss_x27                                     |   141|
|735   |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x27                                |    70|
|736   |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x56                            |     3|
|737   |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__161                               |     1|
|738   |                \srl_delay.synth_reg_srl_inst               |synth_reg__162                                                                |     1|
|739   |                  \partial_one.last_srlc33e                 |srlc33e__162                                                                  |     1|
|740   |              inverter                                      |sysgen_inverter_e1eb7c2c1d__91                                                |     1|
|741   |              edge_op                                       |sysgen_logical_fbcd3a9b50__23                                                 |     1|
|742   |            delay                                           |sysgen_delay_25a70f0a84__89                                                   |     1|
|743   |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0__23                |    12|
|744   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__23                                                 |    12|
|745   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__23                                                   |    12|
|746   |            delay4                                          |sysgen_delay_25a70f0a84__91                                                   |     1|
|747   |            delay6                                          |sysgen_delay_3c418ec81f__45                                                   |    32|
|748   |            inverter                                        |sysgen_inverter_61e0354441__23                                                |     2|
|749   |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__92                                                |     1|
|750   |            logical1                                        |sysgen_logical_bceced357e__46                                                 |     2|
|751   |            logical6                                        |sysgen_logical_4daaae3220__23                                                 |     1|
|752   |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__23                             |     1|
|753   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__23                                          |     1|
|754   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__23                                         |     1|
|755   |            shift                                           |sysgen_shift_cfd2aa62f1__23                                                   |     1|
|756   |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__xdcDup__10                 |    13|
|757   |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x27                             |    14|
|758   |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x27                             |     2|
|759   |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0__xdcDup__10 |     2|
|760   |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x57                            |     3|
|761   |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__155                               |     1|
|762   |                \srl_delay.synth_reg_srl_inst               |synth_reg__156                                                                |     1|
|763   |                  \partial_one.last_srlc33e                 |srlc33e__156                                                                  |     1|
|764   |              inverter                                      |sysgen_inverter_e1eb7c2c1d__89                                                |     1|
|765   |              edge_op                                       |sysgen_logical_c820dd57b7__23                                                 |     1|
|766   |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__158                               |     1|
|767   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__159                                                                |     1|
|768   |                \partial_one.last_srlc33e                   |srlc33e__159                                                                  |     1|
|769   |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__159                               |     1|
|770   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__160                                                                |     1|
|771   |                \partial_one.last_srlc33e                   |srlc33e__160                                                                  |     1|
|772   |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__160                               |     1|
|773   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__161                                                                |     1|
|774   |                \partial_one.last_srlc33e                   |srlc33e__161                                                                  |     1|
|775   |            inverter                                        |sysgen_inverter_e1eb7c2c1d__90                                                |     1|
|776   |            logical                                         |sysgen_logical_fb4108ec16__23                                                 |     1|
|777   |            mux1                                            |sysgen_mux_7b579c6c9c__68                                                     |     1|
|778   |            mux2                                            |sysgen_mux_7b579c6c9c__69                                                     |     1|
|779   |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__45             |     1|
|780   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__45                                          |     1|
|781   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__45                                         |     1|
|782   |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__46             |     1|
|783   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__46                                          |     1|
|784   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__46                                         |     1|
|785   |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status_x30                                 |    14|
|786   |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4__23              |    14|
|787   |              \latency_test.reg                             |synth_reg__parameterized4__31                                                 |    14|
|788   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__31                                                   |    14|
|789   |          add_del                                           |sysgen_delay_91cef4b8e1__23                                                   |    10|
|790   |          dat_del                                           |sysgen_delay_3c418ec81f__46                                                   |    32|
|791   |          we_del                                            |sysgen_delay_25a70f0a84__92                                                   |     1|
|792   |      snapshot2_45                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_45                               |   141|
|793   |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss_x30                                     |   141|
|794   |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x30                                |    70|
|795   |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x62                            |     3|
|796   |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__154                               |     1|
|797   |                \srl_delay.synth_reg_srl_inst               |synth_reg__155                                                                |     1|
|798   |                  \partial_one.last_srlc33e                 |srlc33e__155                                                                  |     1|
|799   |              inverter                                      |sysgen_inverter_e1eb7c2c1d__87                                                |     1|
|800   |              edge_op                                       |sysgen_logical_fbcd3a9b50__22                                                 |     1|
|801   |            delay                                           |sysgen_delay_25a70f0a84__85                                                   |     1|
|802   |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0__22                |    12|
|803   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__22                                                 |    12|
|804   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__22                                                   |    12|
|805   |            delay4                                          |sysgen_delay_25a70f0a84__87                                                   |     1|
|806   |            delay6                                          |sysgen_delay_3c418ec81f__43                                                   |    32|
|807   |            inverter                                        |sysgen_inverter_61e0354441__22                                                |     2|
|808   |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__88                                                |     1|
|809   |            logical1                                        |sysgen_logical_bceced357e__44                                                 |     2|
|810   |            logical6                                        |sysgen_logical_4daaae3220__22                                                 |     1|
|811   |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__22                             |     1|
|812   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__22                                          |     1|
|813   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__22                                         |     1|
|814   |            shift                                           |sysgen_shift_cfd2aa62f1__22                                                   |     1|
|815   |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__xdcDup__11                 |    13|
|816   |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x30                             |    14|
|817   |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x30                             |     2|
|818   |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0__xdcDup__11 |     2|
|819   |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x63                            |     3|
|820   |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__148                               |     1|
|821   |                \srl_delay.synth_reg_srl_inst               |synth_reg__149                                                                |     1|
|822   |                  \partial_one.last_srlc33e                 |srlc33e__149                                                                  |     1|
|823   |              inverter                                      |sysgen_inverter_e1eb7c2c1d__85                                                |     1|
|824   |              edge_op                                       |sysgen_logical_c820dd57b7__22                                                 |     1|
|825   |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__151                               |     1|
|826   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__152                                                                |     1|
|827   |                \partial_one.last_srlc33e                   |srlc33e__152                                                                  |     1|
|828   |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__152                               |     1|
|829   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__153                                                                |     1|
|830   |                \partial_one.last_srlc33e                   |srlc33e__153                                                                  |     1|
|831   |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__153                               |     1|
|832   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__154                                                                |     1|
|833   |                \partial_one.last_srlc33e                   |srlc33e__154                                                                  |     1|
|834   |            inverter                                        |sysgen_inverter_e1eb7c2c1d__86                                                |     1|
|835   |            logical                                         |sysgen_logical_fb4108ec16__22                                                 |     1|
|836   |            mux1                                            |sysgen_mux_7b579c6c9c__65                                                     |     1|
|837   |            mux2                                            |sysgen_mux_7b579c6c9c__66                                                     |     1|
|838   |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__43             |     1|
|839   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__43                                          |     1|
|840   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__43                                         |     1|
|841   |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__44             |     1|
|842   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__44                                          |     1|
|843   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__44                                         |     1|
|844   |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status_x29                                 |    14|
|845   |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4__22              |    14|
|846   |              \latency_test.reg                             |synth_reg__parameterized4__30                                                 |    14|
|847   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__30                                                   |    14|
|848   |          add_del                                           |sysgen_delay_91cef4b8e1__22                                                   |    10|
|849   |          dat_del                                           |sysgen_delay_3c418ec81f__44                                                   |    32|
|850   |          we_del                                            |sysgen_delay_25a70f0a84__88                                                   |     1|
|851   |      snapshot2_67                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_67                               |   141|
|852   |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss_x29                                     |   141|
|853   |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x29                                |    70|
|854   |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x60                            |     3|
|855   |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__147                               |     1|
|856   |                \srl_delay.synth_reg_srl_inst               |synth_reg__148                                                                |     1|
|857   |                  \partial_one.last_srlc33e                 |srlc33e__148                                                                  |     1|
|858   |              inverter                                      |sysgen_inverter_e1eb7c2c1d__83                                                |     1|
|859   |              edge_op                                       |sysgen_logical_fbcd3a9b50__21                                                 |     1|
|860   |            delay                                           |sysgen_delay_25a70f0a84__81                                                   |     1|
|861   |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0__21                |    12|
|862   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__21                                                 |    12|
|863   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__21                                                   |    12|
|864   |            delay4                                          |sysgen_delay_25a70f0a84__83                                                   |     1|
|865   |            delay6                                          |sysgen_delay_3c418ec81f__41                                                   |    32|
|866   |            inverter                                        |sysgen_inverter_61e0354441__21                                                |     2|
|867   |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__84                                                |     1|
|868   |            logical1                                        |sysgen_logical_bceced357e__42                                                 |     2|
|869   |            logical6                                        |sysgen_logical_4daaae3220__21                                                 |     1|
|870   |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__21                             |     1|
|871   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__21                                          |     1|
|872   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__21                                         |     1|
|873   |            shift                                           |sysgen_shift_cfd2aa62f1__21                                                   |     1|
|874   |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__xdcDup__12                 |    13|
|875   |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x29                             |    14|
|876   |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x29                             |     2|
|877   |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0__xdcDup__12 |     2|
|878   |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x61                            |     3|
|879   |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__141                               |     1|
|880   |                \srl_delay.synth_reg_srl_inst               |synth_reg__142                                                                |     1|
|881   |                  \partial_one.last_srlc33e                 |srlc33e__142                                                                  |     1|
|882   |              inverter                                      |sysgen_inverter_e1eb7c2c1d__81                                                |     1|
|883   |              edge_op                                       |sysgen_logical_c820dd57b7__21                                                 |     1|
|884   |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__144                               |     1|
|885   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__145                                                                |     1|
|886   |                \partial_one.last_srlc33e                   |srlc33e__145                                                                  |     1|
|887   |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__145                               |     1|
|888   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__146                                                                |     1|
|889   |                \partial_one.last_srlc33e                   |srlc33e__146                                                                  |     1|
|890   |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__146                               |     1|
|891   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__147                                                                |     1|
|892   |                \partial_one.last_srlc33e                   |srlc33e__147                                                                  |     1|
|893   |            inverter                                        |sysgen_inverter_e1eb7c2c1d__82                                                |     1|
|894   |            logical                                         |sysgen_logical_fb4108ec16__21                                                 |     1|
|895   |            mux1                                            |sysgen_mux_7b579c6c9c__62                                                     |     1|
|896   |            mux2                                            |sysgen_mux_7b579c6c9c__63                                                     |     1|
|897   |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__41             |     1|
|898   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__41                                          |     1|
|899   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__41                                         |     1|
|900   |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__42             |     1|
|901   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__42                                          |     1|
|902   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__42                                         |     1|
|903   |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status_x23                                 |    14|
|904   |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4__21              |    14|
|905   |              \latency_test.reg                             |synth_reg__parameterized4__29                                                 |    14|
|906   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__29                                                   |    14|
|907   |          add_del                                           |sysgen_delay_91cef4b8e1__21                                                   |    10|
|908   |          dat_del                                           |sysgen_delay_3c418ec81f__42                                                   |    32|
|909   |          we_del                                            |sysgen_delay_25a70f0a84__84                                                   |     1|
|910   |      snapshot3_01                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_01                               |   141|
|911   |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss_x24                                     |   141|
|912   |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x24                                |    70|
|913   |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x50                            |     3|
|914   |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__140                               |     1|
|915   |                \srl_delay.synth_reg_srl_inst               |synth_reg__141                                                                |     1|
|916   |                  \partial_one.last_srlc33e                 |srlc33e__141                                                                  |     1|
|917   |              inverter                                      |sysgen_inverter_e1eb7c2c1d__79                                                |     1|
|918   |              edge_op                                       |sysgen_logical_fbcd3a9b50__20                                                 |     1|
|919   |            delay                                           |sysgen_delay_25a70f0a84__77                                                   |     1|
|920   |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0__20                |    12|
|921   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__20                                                 |    12|
|922   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__20                                                   |    12|
|923   |            delay4                                          |sysgen_delay_25a70f0a84__79                                                   |     1|
|924   |            delay6                                          |sysgen_delay_3c418ec81f__39                                                   |    32|
|925   |            inverter                                        |sysgen_inverter_61e0354441__20                                                |     2|
|926   |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__80                                                |     1|
|927   |            logical1                                        |sysgen_logical_bceced357e__40                                                 |     2|
|928   |            logical6                                        |sysgen_logical_4daaae3220__20                                                 |     1|
|929   |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__20                             |     1|
|930   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__20                                          |     1|
|931   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__20                                         |     1|
|932   |            shift                                           |sysgen_shift_cfd2aa62f1__20                                                   |     1|
|933   |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__xdcDup__13                 |    13|
|934   |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x24                             |    14|
|935   |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x24                             |     2|
|936   |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0__xdcDup__13 |     2|
|937   |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x51                            |     3|
|938   |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__134                               |     1|
|939   |                \srl_delay.synth_reg_srl_inst               |synth_reg__135                                                                |     1|
|940   |                  \partial_one.last_srlc33e                 |srlc33e__135                                                                  |     1|
|941   |              inverter                                      |sysgen_inverter_e1eb7c2c1d__77                                                |     1|
|942   |              edge_op                                       |sysgen_logical_c820dd57b7__20                                                 |     1|
|943   |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__137                               |     1|
|944   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__138                                                                |     1|
|945   |                \partial_one.last_srlc33e                   |srlc33e__138                                                                  |     1|
|946   |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__138                               |     1|
|947   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__139                                                                |     1|
|948   |                \partial_one.last_srlc33e                   |srlc33e__139                                                                  |     1|
|949   |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__139                               |     1|
|950   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__140                                                                |     1|
|951   |                \partial_one.last_srlc33e                   |srlc33e__140                                                                  |     1|
|952   |            inverter                                        |sysgen_inverter_e1eb7c2c1d__78                                                |     1|
|953   |            logical                                         |sysgen_logical_fb4108ec16__20                                                 |     1|
|954   |            mux1                                            |sysgen_mux_7b579c6c9c__59                                                     |     1|
|955   |            mux2                                            |sysgen_mux_7b579c6c9c__60                                                     |     1|
|956   |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__39             |     1|
|957   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__39                                          |     1|
|958   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__39                                         |     1|
|959   |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__40             |     1|
|960   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__40                                          |     1|
|961   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__40                                         |     1|
|962   |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status_x22                                 |    14|
|963   |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4__20              |    14|
|964   |              \latency_test.reg                             |synth_reg__parameterized4__28                                                 |    14|
|965   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__28                                                   |    14|
|966   |          add_del                                           |sysgen_delay_91cef4b8e1__20                                                   |    10|
|967   |          dat_del                                           |sysgen_delay_3c418ec81f__40                                                   |    32|
|968   |          we_del                                            |sysgen_delay_25a70f0a84__80                                                   |     1|
|969   |      snapshot3_23                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_23                               |   141|
|970   |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss_x23                                     |   141|
|971   |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x23                                |    70|
|972   |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x48                            |     3|
|973   |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__133                               |     1|
|974   |                \srl_delay.synth_reg_srl_inst               |synth_reg__134                                                                |     1|
|975   |                  \partial_one.last_srlc33e                 |srlc33e__134                                                                  |     1|
|976   |              inverter                                      |sysgen_inverter_e1eb7c2c1d__75                                                |     1|
|977   |              edge_op                                       |sysgen_logical_fbcd3a9b50__19                                                 |     1|
|978   |            delay                                           |sysgen_delay_25a70f0a84__73                                                   |     1|
|979   |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0__19                |    12|
|980   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__19                                                 |    12|
|981   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__19                                                   |    12|
|982   |            delay4                                          |sysgen_delay_25a70f0a84__75                                                   |     1|
|983   |            delay6                                          |sysgen_delay_3c418ec81f__37                                                   |    32|
|984   |            inverter                                        |sysgen_inverter_61e0354441__19                                                |     2|
|985   |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__76                                                |     1|
|986   |            logical1                                        |sysgen_logical_bceced357e__38                                                 |     2|
|987   |            logical6                                        |sysgen_logical_4daaae3220__19                                                 |     1|
|988   |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__19                             |     1|
|989   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__19                                          |     1|
|990   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__19                                         |     1|
|991   |            shift                                           |sysgen_shift_cfd2aa62f1__19                                                   |     1|
|992   |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__xdcDup__14                 |    13|
|993   |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x23                             |    14|
|994   |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x23                             |     2|
|995   |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0__xdcDup__14 |     2|
|996   |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x49                            |     3|
|997   |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__127                               |     1|
|998   |                \srl_delay.synth_reg_srl_inst               |synth_reg__128                                                                |     1|
|999   |                  \partial_one.last_srlc33e                 |srlc33e__128                                                                  |     1|
|1000  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__73                                                |     1|
|1001  |              edge_op                                       |sysgen_logical_c820dd57b7__19                                                 |     1|
|1002  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__130                               |     1|
|1003  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__131                                                                |     1|
|1004  |                \partial_one.last_srlc33e                   |srlc33e__131                                                                  |     1|
|1005  |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__131                               |     1|
|1006  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__132                                                                |     1|
|1007  |                \partial_one.last_srlc33e                   |srlc33e__132                                                                  |     1|
|1008  |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__132                               |     1|
|1009  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__133                                                                |     1|
|1010  |                \partial_one.last_srlc33e                   |srlc33e__133                                                                  |     1|
|1011  |            inverter                                        |sysgen_inverter_e1eb7c2c1d__74                                                |     1|
|1012  |            logical                                         |sysgen_logical_fb4108ec16__19                                                 |     1|
|1013  |            mux1                                            |sysgen_mux_7b579c6c9c__56                                                     |     1|
|1014  |            mux2                                            |sysgen_mux_7b579c6c9c__57                                                     |     1|
|1015  |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__37             |     1|
|1016  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__37                                          |     1|
|1017  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__37                                         |     1|
|1018  |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__38             |     1|
|1019  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__38                                          |     1|
|1020  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__38                                         |     1|
|1021  |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status_x26                                 |    14|
|1022  |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4__19              |    14|
|1023  |              \latency_test.reg                             |synth_reg__parameterized4__27                                                 |    14|
|1024  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__27                                                   |    14|
|1025  |          add_del                                           |sysgen_delay_91cef4b8e1__19                                                   |    10|
|1026  |          dat_del                                           |sysgen_delay_3c418ec81f__38                                                   |    32|
|1027  |          we_del                                            |sysgen_delay_25a70f0a84__76                                                   |     1|
|1028  |      snapshot3_45                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_45                               |   141|
|1029  |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss_x26                                     |   141|
|1030  |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x26                                |    70|
|1031  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x54                            |     3|
|1032  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__126                               |     1|
|1033  |                \srl_delay.synth_reg_srl_inst               |synth_reg__127                                                                |     1|
|1034  |                  \partial_one.last_srlc33e                 |srlc33e__127                                                                  |     1|
|1035  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__71                                                |     1|
|1036  |              edge_op                                       |sysgen_logical_fbcd3a9b50__18                                                 |     1|
|1037  |            delay                                           |sysgen_delay_25a70f0a84__69                                                   |     1|
|1038  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0__18                |    12|
|1039  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__18                                                 |    12|
|1040  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__18                                                   |    12|
|1041  |            delay4                                          |sysgen_delay_25a70f0a84__71                                                   |     1|
|1042  |            delay6                                          |sysgen_delay_3c418ec81f__35                                                   |    32|
|1043  |            inverter                                        |sysgen_inverter_61e0354441__18                                                |     2|
|1044  |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__72                                                |     1|
|1045  |            logical1                                        |sysgen_logical_bceced357e__36                                                 |     2|
|1046  |            logical6                                        |sysgen_logical_4daaae3220__18                                                 |     1|
|1047  |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__18                             |     1|
|1048  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__18                                          |     1|
|1049  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__18                                         |     1|
|1050  |            shift                                           |sysgen_shift_cfd2aa62f1__18                                                   |     1|
|1051  |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__xdcDup__15                 |    13|
|1052  |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x26                             |    14|
|1053  |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x26                             |     2|
|1054  |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0__xdcDup__15 |     2|
|1055  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x55                            |     3|
|1056  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__120                               |     1|
|1057  |                \srl_delay.synth_reg_srl_inst               |synth_reg__121                                                                |     1|
|1058  |                  \partial_one.last_srlc33e                 |srlc33e__121                                                                  |     1|
|1059  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__69                                                |     1|
|1060  |              edge_op                                       |sysgen_logical_c820dd57b7__18                                                 |     1|
|1061  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__123                               |     1|
|1062  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__124                                                                |     1|
|1063  |                \partial_one.last_srlc33e                   |srlc33e__124                                                                  |     1|
|1064  |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__124                               |     1|
|1065  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__125                                                                |     1|
|1066  |                \partial_one.last_srlc33e                   |srlc33e__125                                                                  |     1|
|1067  |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__125                               |     1|
|1068  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__126                                                                |     1|
|1069  |                \partial_one.last_srlc33e                   |srlc33e__126                                                                  |     1|
|1070  |            inverter                                        |sysgen_inverter_e1eb7c2c1d__70                                                |     1|
|1071  |            logical                                         |sysgen_logical_fb4108ec16__18                                                 |     1|
|1072  |            mux1                                            |sysgen_mux_7b579c6c9c__53                                                     |     1|
|1073  |            mux2                                            |sysgen_mux_7b579c6c9c__54                                                     |     1|
|1074  |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__35             |     1|
|1075  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__35                                          |     1|
|1076  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__35                                         |     1|
|1077  |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__36             |     1|
|1078  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__36                                          |     1|
|1079  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__36                                         |     1|
|1080  |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status_x24                                 |    14|
|1081  |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4__18              |    14|
|1082  |              \latency_test.reg                             |synth_reg__parameterized4__26                                                 |    14|
|1083  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__26                                                   |    14|
|1084  |          add_del                                           |sysgen_delay_91cef4b8e1__18                                                   |    10|
|1085  |          dat_del                                           |sysgen_delay_3c418ec81f__36                                                   |    32|
|1086  |          we_del                                            |sysgen_delay_25a70f0a84__72                                                   |     1|
|1087  |      snapshot3_67                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_67                               |   141|
|1088  |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss_x25                                     |   141|
|1089  |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x25                                |    70|
|1090  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x53                            |     3|
|1091  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__119                               |     1|
|1092  |                \srl_delay.synth_reg_srl_inst               |synth_reg__120                                                                |     1|
|1093  |                  \partial_one.last_srlc33e                 |srlc33e__120                                                                  |     1|
|1094  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__67                                                |     1|
|1095  |              edge_op                                       |sysgen_logical_fbcd3a9b50__17                                                 |     1|
|1096  |            delay                                           |sysgen_delay_25a70f0a84__65                                                   |     1|
|1097  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0__17                |    12|
|1098  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__17                                                 |    12|
|1099  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__17                                                   |    12|
|1100  |            delay4                                          |sysgen_delay_25a70f0a84__67                                                   |     1|
|1101  |            delay6                                          |sysgen_delay_3c418ec81f__33                                                   |    32|
|1102  |            inverter                                        |sysgen_inverter_61e0354441__17                                                |     2|
|1103  |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__68                                                |     1|
|1104  |            logical1                                        |sysgen_logical_bceced357e__34                                                 |     2|
|1105  |            logical6                                        |sysgen_logical_4daaae3220__17                                                 |     1|
|1106  |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__17                             |     1|
|1107  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__17                                          |     1|
|1108  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__17                                         |     1|
|1109  |            shift                                           |sysgen_shift_cfd2aa62f1__17                                                   |     1|
|1110  |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__xdcDup__16                 |    13|
|1111  |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x25                             |    14|
|1112  |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x25                             |     2|
|1113  |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0__xdcDup__16 |     2|
|1114  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x52                            |     3|
|1115  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__113                               |     1|
|1116  |                \srl_delay.synth_reg_srl_inst               |synth_reg__114                                                                |     1|
|1117  |                  \partial_one.last_srlc33e                 |srlc33e__114                                                                  |     1|
|1118  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__65                                                |     1|
|1119  |              edge_op                                       |sysgen_logical_c820dd57b7__17                                                 |     1|
|1120  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__116                               |     1|
|1121  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__117                                                                |     1|
|1122  |                \partial_one.last_srlc33e                   |srlc33e__117                                                                  |     1|
|1123  |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__117                               |     1|
|1124  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__118                                                                |     1|
|1125  |                \partial_one.last_srlc33e                   |srlc33e__118                                                                  |     1|
|1126  |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__118                               |     1|
|1127  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__119                                                                |     1|
|1128  |                \partial_one.last_srlc33e                   |srlc33e__119                                                                  |     1|
|1129  |            inverter                                        |sysgen_inverter_e1eb7c2c1d__66                                                |     1|
|1130  |            logical                                         |sysgen_logical_fb4108ec16__17                                                 |     1|
|1131  |            mux1                                            |sysgen_mux_7b579c6c9c__50                                                     |     1|
|1132  |            mux2                                            |sysgen_mux_7b579c6c9c__51                                                     |     1|
|1133  |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__33             |     1|
|1134  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__33                                          |     1|
|1135  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__33                                         |     1|
|1136  |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__34             |     1|
|1137  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__34                                          |     1|
|1138  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__34                                         |     1|
|1139  |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status_x25                                 |    14|
|1140  |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4__17              |    14|
|1141  |              \latency_test.reg                             |synth_reg__parameterized4__25                                                 |    14|
|1142  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__25                                                   |    14|
|1143  |          add_del                                           |sysgen_delay_91cef4b8e1__17                                                   |    10|
|1144  |          dat_del                                           |sysgen_delay_3c418ec81f__34                                                   |    32|
|1145  |          we_del                                            |sysgen_delay_25a70f0a84__68                                                   |     1|
|1146  |      snapshot4_01                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_01                               |   141|
|1147  |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss_x5                                      |   141|
|1148  |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x4                                 |    70|
|1149  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x10                            |     3|
|1150  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__112                               |     1|
|1151  |                \srl_delay.synth_reg_srl_inst               |synth_reg__113                                                                |     1|
|1152  |                  \partial_one.last_srlc33e                 |srlc33e__113                                                                  |     1|
|1153  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__63                                                |     1|
|1154  |              edge_op                                       |sysgen_logical_fbcd3a9b50__16                                                 |     1|
|1155  |            delay                                           |sysgen_delay_25a70f0a84__61                                                   |     1|
|1156  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0__16                |    12|
|1157  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__16                                                 |    12|
|1158  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__16                                                   |    12|
|1159  |            delay4                                          |sysgen_delay_25a70f0a84__63                                                   |     1|
|1160  |            delay6                                          |sysgen_delay_3c418ec81f__31                                                   |    32|
|1161  |            inverter                                        |sysgen_inverter_61e0354441__16                                                |     2|
|1162  |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__64                                                |     1|
|1163  |            logical1                                        |sysgen_logical_bceced357e__32                                                 |     2|
|1164  |            logical6                                        |sysgen_logical_4daaae3220__16                                                 |     1|
|1165  |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__16                             |     1|
|1166  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__16                                          |     1|
|1167  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__16                                         |     1|
|1168  |            shift                                           |sysgen_shift_cfd2aa62f1__16                                                   |     1|
|1169  |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__xdcDup__17                 |    13|
|1170  |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x4                              |    14|
|1171  |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x4                              |     2|
|1172  |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0__xdcDup__17 |     2|
|1173  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x9                             |     3|
|1174  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__106                               |     1|
|1175  |                \srl_delay.synth_reg_srl_inst               |synth_reg__107                                                                |     1|
|1176  |                  \partial_one.last_srlc33e                 |srlc33e__107                                                                  |     1|
|1177  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__61                                                |     1|
|1178  |              edge_op                                       |sysgen_logical_c820dd57b7__16                                                 |     1|
|1179  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__109                               |     1|
|1180  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__110                                                                |     1|
|1181  |                \partial_one.last_srlc33e                   |srlc33e__110                                                                  |     1|
|1182  |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__110                               |     1|
|1183  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__111                                                                |     1|
|1184  |                \partial_one.last_srlc33e                   |srlc33e__111                                                                  |     1|
|1185  |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__111                               |     1|
|1186  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__112                                                                |     1|
|1187  |                \partial_one.last_srlc33e                   |srlc33e__112                                                                  |     1|
|1188  |            inverter                                        |sysgen_inverter_e1eb7c2c1d__62                                                |     1|
|1189  |            logical                                         |sysgen_logical_fb4108ec16__16                                                 |     1|
|1190  |            mux1                                            |sysgen_mux_7b579c6c9c__47                                                     |     1|
|1191  |            mux2                                            |sysgen_mux_7b579c6c9c__48                                                     |     1|
|1192  |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__31             |     1|
|1193  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__31                                          |     1|
|1194  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__31                                         |     1|
|1195  |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__32             |     1|
|1196  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__32                                          |     1|
|1197  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__32                                         |     1|
|1198  |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status_x3                                  |    14|
|1199  |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4__16              |    14|
|1200  |              \latency_test.reg                             |synth_reg__parameterized4__24                                                 |    14|
|1201  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__24                                                   |    14|
|1202  |          add_del                                           |sysgen_delay_91cef4b8e1__16                                                   |    10|
|1203  |          dat_del                                           |sysgen_delay_3c418ec81f__32                                                   |    32|
|1204  |          we_del                                            |sysgen_delay_25a70f0a84__64                                                   |     1|
|1205  |      snapshot4_23                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_23                               |   141|
|1206  |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss_x4                                      |   141|
|1207  |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x3                                 |    70|
|1208  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x7                             |     3|
|1209  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__105                               |     1|
|1210  |                \srl_delay.synth_reg_srl_inst               |synth_reg__106                                                                |     1|
|1211  |                  \partial_one.last_srlc33e                 |srlc33e__106                                                                  |     1|
|1212  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__59                                                |     1|
|1213  |              edge_op                                       |sysgen_logical_fbcd3a9b50__15                                                 |     1|
|1214  |            delay                                           |sysgen_delay_25a70f0a84__57                                                   |     1|
|1215  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0__15                |    12|
|1216  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__15                                                 |    12|
|1217  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__15                                                   |    12|
|1218  |            delay4                                          |sysgen_delay_25a70f0a84__59                                                   |     1|
|1219  |            delay6                                          |sysgen_delay_3c418ec81f__29                                                   |    32|
|1220  |            inverter                                        |sysgen_inverter_61e0354441__15                                                |     2|
|1221  |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__60                                                |     1|
|1222  |            logical1                                        |sysgen_logical_bceced357e__30                                                 |     2|
|1223  |            logical6                                        |sysgen_logical_4daaae3220__15                                                 |     1|
|1224  |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__15                             |     1|
|1225  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__15                                          |     1|
|1226  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__15                                         |     1|
|1227  |            shift                                           |sysgen_shift_cfd2aa62f1__15                                                   |     1|
|1228  |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__xdcDup__18                 |    13|
|1229  |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x3                              |    14|
|1230  |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x3                              |     2|
|1231  |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0__xdcDup__18 |     2|
|1232  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x8                             |     3|
|1233  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__99                                |     1|
|1234  |                \srl_delay.synth_reg_srl_inst               |synth_reg__100                                                                |     1|
|1235  |                  \partial_one.last_srlc33e                 |srlc33e__100                                                                  |     1|
|1236  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__57                                                |     1|
|1237  |              edge_op                                       |sysgen_logical_c820dd57b7__15                                                 |     1|
|1238  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__102                               |     1|
|1239  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__103                                                                |     1|
|1240  |                \partial_one.last_srlc33e                   |srlc33e__103                                                                  |     1|
|1241  |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__103                               |     1|
|1242  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__104                                                                |     1|
|1243  |                \partial_one.last_srlc33e                   |srlc33e__104                                                                  |     1|
|1244  |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__104                               |     1|
|1245  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__105                                                                |     1|
|1246  |                \partial_one.last_srlc33e                   |srlc33e__105                                                                  |     1|
|1247  |            inverter                                        |sysgen_inverter_e1eb7c2c1d__58                                                |     1|
|1248  |            logical                                         |sysgen_logical_fb4108ec16__15                                                 |     1|
|1249  |            mux1                                            |sysgen_mux_7b579c6c9c__44                                                     |     1|
|1250  |            mux2                                            |sysgen_mux_7b579c6c9c__45                                                     |     1|
|1251  |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__29             |     1|
|1252  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__29                                          |     1|
|1253  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__29                                         |     1|
|1254  |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__30             |     1|
|1255  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__30                                          |     1|
|1256  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__30                                         |     1|
|1257  |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status_x4                                  |    14|
|1258  |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4__15              |    14|
|1259  |              \latency_test.reg                             |synth_reg__parameterized4__23                                                 |    14|
|1260  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__23                                                   |    14|
|1261  |          add_del                                           |sysgen_delay_91cef4b8e1__15                                                   |    10|
|1262  |          dat_del                                           |sysgen_delay_3c418ec81f__30                                                   |    32|
|1263  |          we_del                                            |sysgen_delay_25a70f0a84__60                                                   |     1|
|1264  |      snapshot4_45                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_45                               |   141|
|1265  |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss_x7                                      |   141|
|1266  |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x6                                 |    70|
|1267  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x13                            |     3|
|1268  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__98                                |     1|
|1269  |                \srl_delay.synth_reg_srl_inst               |synth_reg__99                                                                 |     1|
|1270  |                  \partial_one.last_srlc33e                 |srlc33e__99                                                                   |     1|
|1271  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__55                                                |     1|
|1272  |              edge_op                                       |sysgen_logical_fbcd3a9b50__14                                                 |     1|
|1273  |            delay                                           |sysgen_delay_25a70f0a84__53                                                   |     1|
|1274  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0__14                |    12|
|1275  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__14                                                 |    12|
|1276  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__14                                                   |    12|
|1277  |            delay4                                          |sysgen_delay_25a70f0a84__55                                                   |     1|
|1278  |            delay6                                          |sysgen_delay_3c418ec81f__27                                                   |    32|
|1279  |            inverter                                        |sysgen_inverter_61e0354441__14                                                |     2|
|1280  |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__56                                                |     1|
|1281  |            logical1                                        |sysgen_logical_bceced357e__28                                                 |     2|
|1282  |            logical6                                        |sysgen_logical_4daaae3220__14                                                 |     1|
|1283  |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__14                             |     1|
|1284  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__14                                          |     1|
|1285  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__14                                         |     1|
|1286  |            shift                                           |sysgen_shift_cfd2aa62f1__14                                                   |     1|
|1287  |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__xdcDup__19                 |    13|
|1288  |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x6                              |    14|
|1289  |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x6                              |     2|
|1290  |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0__xdcDup__19 |     2|
|1291  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x14                            |     3|
|1292  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__92                                |     1|
|1293  |                \srl_delay.synth_reg_srl_inst               |synth_reg__93                                                                 |     1|
|1294  |                  \partial_one.last_srlc33e                 |srlc33e__93                                                                   |     1|
|1295  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__53                                                |     1|
|1296  |              edge_op                                       |sysgen_logical_c820dd57b7__14                                                 |     1|
|1297  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__95                                |     1|
|1298  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__96                                                                 |     1|
|1299  |                \partial_one.last_srlc33e                   |srlc33e__96                                                                   |     1|
|1300  |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__96                                |     1|
|1301  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__97                                                                 |     1|
|1302  |                \partial_one.last_srlc33e                   |srlc33e__97                                                                   |     1|
|1303  |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__97                                |     1|
|1304  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__98                                                                 |     1|
|1305  |                \partial_one.last_srlc33e                   |srlc33e__98                                                                   |     1|
|1306  |            inverter                                        |sysgen_inverter_e1eb7c2c1d__54                                                |     1|
|1307  |            logical                                         |sysgen_logical_fb4108ec16__14                                                 |     1|
|1308  |            mux1                                            |sysgen_mux_7b579c6c9c__41                                                     |     1|
|1309  |            mux2                                            |sysgen_mux_7b579c6c9c__42                                                     |     1|
|1310  |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__27             |     1|
|1311  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__27                                          |     1|
|1312  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__27                                         |     1|
|1313  |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__28             |     1|
|1314  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__28                                          |     1|
|1315  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__28                                         |     1|
|1316  |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status_x6                                  |    14|
|1317  |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4__14              |    14|
|1318  |              \latency_test.reg                             |synth_reg__parameterized4__22                                                 |    14|
|1319  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__22                                                   |    14|
|1320  |          add_del                                           |sysgen_delay_91cef4b8e1__14                                                   |    10|
|1321  |          dat_del                                           |sysgen_delay_3c418ec81f__28                                                   |    32|
|1322  |          we_del                                            |sysgen_delay_25a70f0a84__56                                                   |     1|
|1323  |      snapshot4_67                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_67                               |   141|
|1324  |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss_x6                                      |   141|
|1325  |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x5                                 |    70|
|1326  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x11                            |     3|
|1327  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__91                                |     1|
|1328  |                \srl_delay.synth_reg_srl_inst               |synth_reg__92                                                                 |     1|
|1329  |                  \partial_one.last_srlc33e                 |srlc33e__92                                                                   |     1|
|1330  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__51                                                |     1|
|1331  |              edge_op                                       |sysgen_logical_fbcd3a9b50__13                                                 |     1|
|1332  |            delay                                           |sysgen_delay_25a70f0a84__49                                                   |     1|
|1333  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0__13                |    12|
|1334  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__13                                                 |    12|
|1335  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__13                                                   |    12|
|1336  |            delay4                                          |sysgen_delay_25a70f0a84__51                                                   |     1|
|1337  |            delay6                                          |sysgen_delay_3c418ec81f__25                                                   |    32|
|1338  |            inverter                                        |sysgen_inverter_61e0354441__13                                                |     2|
|1339  |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__52                                                |     1|
|1340  |            logical1                                        |sysgen_logical_bceced357e__26                                                 |     2|
|1341  |            logical6                                        |sysgen_logical_4daaae3220__13                                                 |     1|
|1342  |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__13                             |     1|
|1343  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__13                                          |     1|
|1344  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__13                                         |     1|
|1345  |            shift                                           |sysgen_shift_cfd2aa62f1__13                                                   |     1|
|1346  |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__xdcDup__20                 |    13|
|1347  |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x5                              |    14|
|1348  |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x5                              |     2|
|1349  |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0__xdcDup__20 |     2|
|1350  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x12                            |     3|
|1351  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__85                                |     1|
|1352  |                \srl_delay.synth_reg_srl_inst               |synth_reg__86                                                                 |     1|
|1353  |                  \partial_one.last_srlc33e                 |srlc33e__86                                                                   |     1|
|1354  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__49                                                |     1|
|1355  |              edge_op                                       |sysgen_logical_c820dd57b7__13                                                 |     1|
|1356  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__88                                |     1|
|1357  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__89                                                                 |     1|
|1358  |                \partial_one.last_srlc33e                   |srlc33e__89                                                                   |     1|
|1359  |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__89                                |     1|
|1360  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__90                                                                 |     1|
|1361  |                \partial_one.last_srlc33e                   |srlc33e__90                                                                   |     1|
|1362  |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__90                                |     1|
|1363  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__91                                                                 |     1|
|1364  |                \partial_one.last_srlc33e                   |srlc33e__91                                                                   |     1|
|1365  |            inverter                                        |sysgen_inverter_e1eb7c2c1d__50                                                |     1|
|1366  |            logical                                         |sysgen_logical_fb4108ec16__13                                                 |     1|
|1367  |            mux1                                            |sysgen_mux_7b579c6c9c__38                                                     |     1|
|1368  |            mux2                                            |sysgen_mux_7b579c6c9c__39                                                     |     1|
|1369  |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__25             |     1|
|1370  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__25                                          |     1|
|1371  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__25                                         |     1|
|1372  |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__26             |     1|
|1373  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__26                                          |     1|
|1374  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__26                                         |     1|
|1375  |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status_x5                                  |    14|
|1376  |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4__13              |    14|
|1377  |              \latency_test.reg                             |synth_reg__parameterized4__21                                                 |    14|
|1378  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__21                                                   |    14|
|1379  |          add_del                                           |sysgen_delay_91cef4b8e1__13                                                   |    10|
|1380  |          dat_del                                           |sysgen_delay_3c418ec81f__26                                                   |    32|
|1381  |          we_del                                            |sysgen_delay_25a70f0a84__52                                                   |     1|
|1382  |      snapshot5_01                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_01                               |   141|
|1383  |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss_x0                                      |   141|
|1384  |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x0                                 |    70|
|1385  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x1                             |     3|
|1386  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__84                                |     1|
|1387  |                \srl_delay.synth_reg_srl_inst               |synth_reg__85                                                                 |     1|
|1388  |                  \partial_one.last_srlc33e                 |srlc33e__85                                                                   |     1|
|1389  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__47                                                |     1|
|1390  |              edge_op                                       |sysgen_logical_fbcd3a9b50__12                                                 |     1|
|1391  |            delay                                           |sysgen_delay_25a70f0a84__45                                                   |     1|
|1392  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0__12                |    12|
|1393  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__12                                                 |    12|
|1394  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__12                                                   |    12|
|1395  |            delay4                                          |sysgen_delay_25a70f0a84__47                                                   |     1|
|1396  |            delay6                                          |sysgen_delay_3c418ec81f__23                                                   |    32|
|1397  |            inverter                                        |sysgen_inverter_61e0354441__12                                                |     2|
|1398  |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__48                                                |     1|
|1399  |            logical1                                        |sysgen_logical_bceced357e__24                                                 |     2|
|1400  |            logical6                                        |sysgen_logical_4daaae3220__12                                                 |     1|
|1401  |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__12                             |     1|
|1402  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__12                                          |     1|
|1403  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__12                                         |     1|
|1404  |            shift                                           |sysgen_shift_cfd2aa62f1__12                                                   |     1|
|1405  |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__xdcDup__21                 |    13|
|1406  |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x0                              |    14|
|1407  |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x0                              |     2|
|1408  |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0__xdcDup__21 |     2|
|1409  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x2                             |     3|
|1410  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__78                                |     1|
|1411  |                \srl_delay.synth_reg_srl_inst               |synth_reg__79                                                                 |     1|
|1412  |                  \partial_one.last_srlc33e                 |srlc33e__79                                                                   |     1|
|1413  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__45                                                |     1|
|1414  |              edge_op                                       |sysgen_logical_c820dd57b7__12                                                 |     1|
|1415  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__81                                |     1|
|1416  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__82                                                                 |     1|
|1417  |                \partial_one.last_srlc33e                   |srlc33e__82                                                                   |     1|
|1418  |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__82                                |     1|
|1419  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__83                                                                 |     1|
|1420  |                \partial_one.last_srlc33e                   |srlc33e__83                                                                   |     1|
|1421  |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__83                                |     1|
|1422  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__84                                                                 |     1|
|1423  |                \partial_one.last_srlc33e                   |srlc33e__84                                                                   |     1|
|1424  |            inverter                                        |sysgen_inverter_e1eb7c2c1d__46                                                |     1|
|1425  |            logical                                         |sysgen_logical_fb4108ec16__12                                                 |     1|
|1426  |            mux1                                            |sysgen_mux_7b579c6c9c__35                                                     |     1|
|1427  |            mux2                                            |sysgen_mux_7b579c6c9c__36                                                     |     1|
|1428  |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__23             |     1|
|1429  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__23                                          |     1|
|1430  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__23                                         |     1|
|1431  |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__24             |     1|
|1432  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__24                                          |     1|
|1433  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__24                                         |     1|
|1434  |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status_x0                                  |    14|
|1435  |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4__12              |    14|
|1436  |              \latency_test.reg                             |synth_reg__parameterized4__20                                                 |    14|
|1437  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__20                                                   |    14|
|1438  |          add_del                                           |sysgen_delay_91cef4b8e1__12                                                   |    10|
|1439  |          dat_del                                           |sysgen_delay_3c418ec81f__24                                                   |    32|
|1440  |          we_del                                            |sysgen_delay_25a70f0a84__48                                                   |     1|
|1441  |      snapshot5_23                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_23                               |   141|
|1442  |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss                                         |   141|
|1443  |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen                                    |    70|
|1444  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect                                |     3|
|1445  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__77                                |     1|
|1446  |                \srl_delay.synth_reg_srl_inst               |synth_reg__78                                                                 |     1|
|1447  |                  \partial_one.last_srlc33e                 |srlc33e__78                                                                   |     1|
|1448  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__43                                                |     1|
|1449  |              edge_op                                       |sysgen_logical_fbcd3a9b50__11                                                 |     1|
|1450  |            delay                                           |sysgen_delay_25a70f0a84__41                                                   |     1|
|1451  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0__11                |    12|
|1452  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__11                                                 |    12|
|1453  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__11                                                   |    12|
|1454  |            delay4                                          |sysgen_delay_25a70f0a84__43                                                   |     1|
|1455  |            delay6                                          |sysgen_delay_3c418ec81f__21                                                   |    32|
|1456  |            inverter                                        |sysgen_inverter_61e0354441__11                                                |     2|
|1457  |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__44                                                |     1|
|1458  |            logical1                                        |sysgen_logical_bceced357e__22                                                 |     2|
|1459  |            logical6                                        |sysgen_logical_4daaae3220__11                                                 |     1|
|1460  |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__11                             |     1|
|1461  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__11                                          |     1|
|1462  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__11                                         |     1|
|1463  |            shift                                           |sysgen_shift_cfd2aa62f1__11                                                   |     1|
|1464  |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__xdcDup__22                 |    13|
|1465  |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl                                 |    14|
|1466  |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge                                 |     2|
|1467  |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0__xdcDup__22 |     2|
|1468  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x0                             |     3|
|1469  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__71                                |     1|
|1470  |                \srl_delay.synth_reg_srl_inst               |synth_reg__72                                                                 |     1|
|1471  |                  \partial_one.last_srlc33e                 |srlc33e__72                                                                   |     1|
|1472  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__41                                                |     1|
|1473  |              edge_op                                       |sysgen_logical_c820dd57b7__11                                                 |     1|
|1474  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__74                                |     1|
|1475  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__75                                                                 |     1|
|1476  |                \partial_one.last_srlc33e                   |srlc33e__75                                                                   |     1|
|1477  |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__75                                |     1|
|1478  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__76                                                                 |     1|
|1479  |                \partial_one.last_srlc33e                   |srlc33e__76                                                                   |     1|
|1480  |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__76                                |     1|
|1481  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__77                                                                 |     1|
|1482  |                \partial_one.last_srlc33e                   |srlc33e__77                                                                   |     1|
|1483  |            inverter                                        |sysgen_inverter_e1eb7c2c1d__42                                                |     1|
|1484  |            logical                                         |sysgen_logical_fb4108ec16__11                                                 |     1|
|1485  |            mux1                                            |sysgen_mux_7b579c6c9c__32                                                     |     1|
|1486  |            mux2                                            |sysgen_mux_7b579c6c9c__33                                                     |     1|
|1487  |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__21             |     1|
|1488  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__21                                          |     1|
|1489  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__21                                         |     1|
|1490  |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__22             |     1|
|1491  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__22                                          |     1|
|1492  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__22                                         |     1|
|1493  |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status                                     |    14|
|1494  |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4__11              |    14|
|1495  |              \latency_test.reg                             |synth_reg__parameterized4__19                                                 |    14|
|1496  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__19                                                   |    14|
|1497  |          add_del                                           |sysgen_delay_91cef4b8e1__11                                                   |    10|
|1498  |          dat_del                                           |sysgen_delay_3c418ec81f__22                                                   |    32|
|1499  |          we_del                                            |sysgen_delay_25a70f0a84__44                                                   |     1|
|1500  |      snapshot5_45                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_45                               |   141|
|1501  |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss_x3                                      |   141|
|1502  |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x2                                 |    70|
|1503  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x5                             |     3|
|1504  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__70                                |     1|
|1505  |                \srl_delay.synth_reg_srl_inst               |synth_reg__71                                                                 |     1|
|1506  |                  \partial_one.last_srlc33e                 |srlc33e__71                                                                   |     1|
|1507  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__39                                                |     1|
|1508  |              edge_op                                       |sysgen_logical_fbcd3a9b50__10                                                 |     1|
|1509  |            delay                                           |sysgen_delay_25a70f0a84__37                                                   |     1|
|1510  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0__10                |    12|
|1511  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__10                                                 |    12|
|1512  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__10                                                   |    12|
|1513  |            delay4                                          |sysgen_delay_25a70f0a84__39                                                   |     1|
|1514  |            delay6                                          |sysgen_delay_3c418ec81f__19                                                   |    32|
|1515  |            inverter                                        |sysgen_inverter_61e0354441__10                                                |     2|
|1516  |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__40                                                |     1|
|1517  |            logical1                                        |sysgen_logical_bceced357e__20                                                 |     2|
|1518  |            logical6                                        |sysgen_logical_4daaae3220__10                                                 |     1|
|1519  |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__10                             |     1|
|1520  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__10                                          |     1|
|1521  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__10                                         |     1|
|1522  |            shift                                           |sysgen_shift_cfd2aa62f1__10                                                   |     1|
|1523  |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__xdcDup__23                 |    13|
|1524  |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x2                              |    14|
|1525  |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x2                              |     2|
|1526  |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0__xdcDup__23 |     2|
|1527  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x6                             |     3|
|1528  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__64                                |     1|
|1529  |                \srl_delay.synth_reg_srl_inst               |synth_reg__65                                                                 |     1|
|1530  |                  \partial_one.last_srlc33e                 |srlc33e__65                                                                   |     1|
|1531  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__37                                                |     1|
|1532  |              edge_op                                       |sysgen_logical_c820dd57b7__10                                                 |     1|
|1533  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__67                                |     1|
|1534  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__68                                                                 |     1|
|1535  |                \partial_one.last_srlc33e                   |srlc33e__68                                                                   |     1|
|1536  |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__68                                |     1|
|1537  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__69                                                                 |     1|
|1538  |                \partial_one.last_srlc33e                   |srlc33e__69                                                                   |     1|
|1539  |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__69                                |     1|
|1540  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__70                                                                 |     1|
|1541  |                \partial_one.last_srlc33e                   |srlc33e__70                                                                   |     1|
|1542  |            inverter                                        |sysgen_inverter_e1eb7c2c1d__38                                                |     1|
|1543  |            logical                                         |sysgen_logical_fb4108ec16__10                                                 |     1|
|1544  |            mux1                                            |sysgen_mux_7b579c6c9c__29                                                     |     1|
|1545  |            mux2                                            |sysgen_mux_7b579c6c9c__30                                                     |     1|
|1546  |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__19             |     1|
|1547  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__19                                          |     1|
|1548  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__19                                         |     1|
|1549  |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__20             |     1|
|1550  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__20                                          |     1|
|1551  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__20                                         |     1|
|1552  |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status_x2                                  |    14|
|1553  |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4__10              |    14|
|1554  |              \latency_test.reg                             |synth_reg__parameterized4__18                                                 |    14|
|1555  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__18                                                   |    14|
|1556  |          add_del                                           |sysgen_delay_91cef4b8e1__10                                                   |    10|
|1557  |          dat_del                                           |sysgen_delay_3c418ec81f__20                                                   |    32|
|1558  |          we_del                                            |sysgen_delay_25a70f0a84__40                                                   |     1|
|1559  |      snapshot5_67                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_67                               |   141|
|1560  |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss_x2                                      |   141|
|1561  |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x1                                 |    70|
|1562  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x3                             |     3|
|1563  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__63                                |     1|
|1564  |                \srl_delay.synth_reg_srl_inst               |synth_reg__64                                                                 |     1|
|1565  |                  \partial_one.last_srlc33e                 |srlc33e__64                                                                   |     1|
|1566  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__35                                                |     1|
|1567  |              edge_op                                       |sysgen_logical_fbcd3a9b50__9                                                  |     1|
|1568  |            delay                                           |sysgen_delay_25a70f0a84__33                                                   |     1|
|1569  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0__9                 |    12|
|1570  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__9                                                  |    12|
|1571  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__9                                                    |    12|
|1572  |            delay4                                          |sysgen_delay_25a70f0a84__35                                                   |     1|
|1573  |            delay6                                          |sysgen_delay_3c418ec81f__17                                                   |    32|
|1574  |            inverter                                        |sysgen_inverter_61e0354441__9                                                 |     2|
|1575  |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__36                                                |     1|
|1576  |            logical1                                        |sysgen_logical_bceced357e__18                                                 |     2|
|1577  |            logical6                                        |sysgen_logical_4daaae3220__9                                                  |     1|
|1578  |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__9                              |     1|
|1579  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__9                                           |     1|
|1580  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__9                                          |     1|
|1581  |            shift                                           |sysgen_shift_cfd2aa62f1__9                                                    |     1|
|1582  |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__xdcDup__24                 |    13|
|1583  |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x1                              |    14|
|1584  |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x1                              |     2|
|1585  |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0__xdcDup__24 |     2|
|1586  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x4                             |     3|
|1587  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__57                                |     1|
|1588  |                \srl_delay.synth_reg_srl_inst               |synth_reg__58                                                                 |     1|
|1589  |                  \partial_one.last_srlc33e                 |srlc33e__58                                                                   |     1|
|1590  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__33                                                |     1|
|1591  |              edge_op                                       |sysgen_logical_c820dd57b7__9                                                  |     1|
|1592  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__60                                |     1|
|1593  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__61                                                                 |     1|
|1594  |                \partial_one.last_srlc33e                   |srlc33e__61                                                                   |     1|
|1595  |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__61                                |     1|
|1596  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__62                                                                 |     1|
|1597  |                \partial_one.last_srlc33e                   |srlc33e__62                                                                   |     1|
|1598  |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__62                                |     1|
|1599  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__63                                                                 |     1|
|1600  |                \partial_one.last_srlc33e                   |srlc33e__63                                                                   |     1|
|1601  |            inverter                                        |sysgen_inverter_e1eb7c2c1d__34                                                |     1|
|1602  |            logical                                         |sysgen_logical_fb4108ec16__9                                                  |     1|
|1603  |            mux1                                            |sysgen_mux_7b579c6c9c__26                                                     |     1|
|1604  |            mux2                                            |sysgen_mux_7b579c6c9c__27                                                     |     1|
|1605  |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__17             |     1|
|1606  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__17                                          |     1|
|1607  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__17                                         |     1|
|1608  |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__18             |     1|
|1609  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__18                                          |     1|
|1610  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__18                                         |     1|
|1611  |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status_x1                                  |    14|
|1612  |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4__9               |    14|
|1613  |              \latency_test.reg                             |synth_reg__parameterized4__17                                                 |    14|
|1614  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__17                                                   |    14|
|1615  |          add_del                                           |sysgen_delay_91cef4b8e1__9                                                    |    10|
|1616  |          dat_del                                           |sysgen_delay_3c418ec81f__18                                                   |    32|
|1617  |          we_del                                            |sysgen_delay_25a70f0a84__36                                                   |     1|
|1618  |      snapshot6_01                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_01                               |   141|
|1619  |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss_x1                                      |   141|
|1620  |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x13                                |    70|
|1621  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x24                            |     3|
|1622  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__56                                |     1|
|1623  |                \srl_delay.synth_reg_srl_inst               |synth_reg__57                                                                 |     1|
|1624  |                  \partial_one.last_srlc33e                 |srlc33e__57                                                                   |     1|
|1625  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__31                                                |     1|
|1626  |              edge_op                                       |sysgen_logical_fbcd3a9b50__8                                                  |     1|
|1627  |            delay                                           |sysgen_delay_25a70f0a84__29                                                   |     1|
|1628  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0__8                 |    12|
|1629  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__8                                                  |    12|
|1630  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__8                                                    |    12|
|1631  |            delay4                                          |sysgen_delay_25a70f0a84__31                                                   |     1|
|1632  |            delay6                                          |sysgen_delay_3c418ec81f__15                                                   |    32|
|1633  |            inverter                                        |sysgen_inverter_61e0354441__8                                                 |     2|
|1634  |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__32                                                |     1|
|1635  |            logical1                                        |sysgen_logical_bceced357e__16                                                 |     2|
|1636  |            logical6                                        |sysgen_logical_4daaae3220__8                                                  |     1|
|1637  |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__8                              |     1|
|1638  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__8                                           |     1|
|1639  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__8                                          |     1|
|1640  |            shift                                           |sysgen_shift_cfd2aa62f1__8                                                    |     1|
|1641  |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__xdcDup__25                 |    13|
|1642  |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x12                             |    14|
|1643  |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x12                             |     2|
|1644  |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0__xdcDup__25 |     2|
|1645  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x25                            |     3|
|1646  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__50                                |     1|
|1647  |                \srl_delay.synth_reg_srl_inst               |synth_reg__51                                                                 |     1|
|1648  |                  \partial_one.last_srlc33e                 |srlc33e__51                                                                   |     1|
|1649  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__29                                                |     1|
|1650  |              edge_op                                       |sysgen_logical_c820dd57b7__8                                                  |     1|
|1651  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__53                                |     1|
|1652  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__54                                                                 |     1|
|1653  |                \partial_one.last_srlc33e                   |srlc33e__54                                                                   |     1|
|1654  |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__54                                |     1|
|1655  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__55                                                                 |     1|
|1656  |                \partial_one.last_srlc33e                   |srlc33e__55                                                                   |     1|
|1657  |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__55                                |     1|
|1658  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__56                                                                 |     1|
|1659  |                \partial_one.last_srlc33e                   |srlc33e__56                                                                   |     1|
|1660  |            inverter                                        |sysgen_inverter_e1eb7c2c1d__30                                                |     1|
|1661  |            logical                                         |sysgen_logical_fb4108ec16__8                                                  |     1|
|1662  |            mux1                                            |sysgen_mux_7b579c6c9c__23                                                     |     1|
|1663  |            mux2                                            |sysgen_mux_7b579c6c9c__24                                                     |     1|
|1664  |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__15             |     1|
|1665  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__15                                          |     1|
|1666  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__15                                         |     1|
|1667  |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__16             |     1|
|1668  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__16                                          |     1|
|1669  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__16                                         |     1|
|1670  |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status_x12                                 |    14|
|1671  |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4__8               |    14|
|1672  |              \latency_test.reg                             |synth_reg__parameterized4__16                                                 |    14|
|1673  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__16                                                   |    14|
|1674  |          add_del                                           |sysgen_delay_91cef4b8e1__8                                                    |    10|
|1675  |          dat_del                                           |sysgen_delay_3c418ec81f__16                                                   |    32|
|1676  |          we_del                                            |sysgen_delay_25a70f0a84__32                                                   |     1|
|1677  |      snapshot6_23                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_23                               |   141|
|1678  |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss_x12                                     |   141|
|1679  |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x10                                |    70|
|1680  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x22                            |     3|
|1681  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__49                                |     1|
|1682  |                \srl_delay.synth_reg_srl_inst               |synth_reg__50                                                                 |     1|
|1683  |                  \partial_one.last_srlc33e                 |srlc33e__50                                                                   |     1|
|1684  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__27                                                |     1|
|1685  |              edge_op                                       |sysgen_logical_fbcd3a9b50__7                                                  |     1|
|1686  |            delay                                           |sysgen_delay_25a70f0a84__25                                                   |     1|
|1687  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0__7                 |    12|
|1688  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__7                                                  |    12|
|1689  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__7                                                    |    12|
|1690  |            delay4                                          |sysgen_delay_25a70f0a84__27                                                   |     1|
|1691  |            delay6                                          |sysgen_delay_3c418ec81f__13                                                   |    32|
|1692  |            inverter                                        |sysgen_inverter_61e0354441__7                                                 |     2|
|1693  |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__28                                                |     1|
|1694  |            logical1                                        |sysgen_logical_bceced357e__14                                                 |     2|
|1695  |            logical6                                        |sysgen_logical_4daaae3220__7                                                  |     1|
|1696  |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__7                              |     1|
|1697  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__7                                           |     1|
|1698  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__7                                          |     1|
|1699  |            shift                                           |sysgen_shift_cfd2aa62f1__7                                                    |     1|
|1700  |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__xdcDup__26                 |    13|
|1701  |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x11                             |    14|
|1702  |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x11                             |     2|
|1703  |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0__xdcDup__26 |     2|
|1704  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x23                            |     3|
|1705  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__43                                |     1|
|1706  |                \srl_delay.synth_reg_srl_inst               |synth_reg__44                                                                 |     1|
|1707  |                  \partial_one.last_srlc33e                 |srlc33e__44                                                                   |     1|
|1708  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__25                                                |     1|
|1709  |              edge_op                                       |sysgen_logical_c820dd57b7__7                                                  |     1|
|1710  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__46                                |     1|
|1711  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__47                                                                 |     1|
|1712  |                \partial_one.last_srlc33e                   |srlc33e__47                                                                   |     1|
|1713  |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__47                                |     1|
|1714  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__48                                                                 |     1|
|1715  |                \partial_one.last_srlc33e                   |srlc33e__48                                                                   |     1|
|1716  |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__48                                |     1|
|1717  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__49                                                                 |     1|
|1718  |                \partial_one.last_srlc33e                   |srlc33e__49                                                                   |     1|
|1719  |            inverter                                        |sysgen_inverter_e1eb7c2c1d__26                                                |     1|
|1720  |            logical                                         |sysgen_logical_fb4108ec16__7                                                  |     1|
|1721  |            mux1                                            |sysgen_mux_7b579c6c9c__20                                                     |     1|
|1722  |            mux2                                            |sysgen_mux_7b579c6c9c__21                                                     |     1|
|1723  |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__13             |     1|
|1724  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__13                                          |     1|
|1725  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__13                                         |     1|
|1726  |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__14             |     1|
|1727  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__14                                          |     1|
|1728  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__14                                         |     1|
|1729  |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status_x11                                 |    14|
|1730  |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4__7               |    14|
|1731  |              \latency_test.reg                             |synth_reg__parameterized4__15                                                 |    14|
|1732  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__15                                                   |    14|
|1733  |          add_del                                           |sysgen_delay_91cef4b8e1__7                                                    |    10|
|1734  |          dat_del                                           |sysgen_delay_3c418ec81f__14                                                   |    32|
|1735  |          we_del                                            |sysgen_delay_25a70f0a84__28                                                   |     1|
|1736  |      snapshot6_45                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_45                               |   141|
|1737  |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss_x11                                     |   141|
|1738  |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x11                                |    70|
|1739  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x26                            |     3|
|1740  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__42                                |     1|
|1741  |                \srl_delay.synth_reg_srl_inst               |synth_reg__43                                                                 |     1|
|1742  |                  \partial_one.last_srlc33e                 |srlc33e__43                                                                   |     1|
|1743  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__23                                                |     1|
|1744  |              edge_op                                       |sysgen_logical_fbcd3a9b50__6                                                  |     1|
|1745  |            delay                                           |sysgen_delay_25a70f0a84__21                                                   |     1|
|1746  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0__6                 |    12|
|1747  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__6                                                  |    12|
|1748  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__6                                                    |    12|
|1749  |            delay4                                          |sysgen_delay_25a70f0a84__23                                                   |     1|
|1750  |            delay6                                          |sysgen_delay_3c418ec81f__11                                                   |    32|
|1751  |            inverter                                        |sysgen_inverter_61e0354441__6                                                 |     2|
|1752  |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__24                                                |     1|
|1753  |            logical1                                        |sysgen_logical_bceced357e__12                                                 |     2|
|1754  |            logical6                                        |sysgen_logical_4daaae3220__6                                                  |     1|
|1755  |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__6                              |     1|
|1756  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__6                                           |     1|
|1757  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__6                                          |     1|
|1758  |            shift                                           |sysgen_shift_cfd2aa62f1__6                                                    |     1|
|1759  |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__xdcDup__27                 |    13|
|1760  |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x14                             |    14|
|1761  |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x14                             |     2|
|1762  |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0__xdcDup__27 |     2|
|1763  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x30                            |     3|
|1764  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__36                                |     1|
|1765  |                \srl_delay.synth_reg_srl_inst               |synth_reg__37                                                                 |     1|
|1766  |                  \partial_one.last_srlc33e                 |srlc33e__37                                                                   |     1|
|1767  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__21                                                |     1|
|1768  |              edge_op                                       |sysgen_logical_c820dd57b7__6                                                  |     1|
|1769  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__39                                |     1|
|1770  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__40                                                                 |     1|
|1771  |                \partial_one.last_srlc33e                   |srlc33e__40                                                                   |     1|
|1772  |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__40                                |     1|
|1773  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__41                                                                 |     1|
|1774  |                \partial_one.last_srlc33e                   |srlc33e__41                                                                   |     1|
|1775  |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__41                                |     1|
|1776  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__42                                                                 |     1|
|1777  |                \partial_one.last_srlc33e                   |srlc33e__42                                                                   |     1|
|1778  |            inverter                                        |sysgen_inverter_e1eb7c2c1d__22                                                |     1|
|1779  |            logical                                         |sysgen_logical_fb4108ec16__6                                                  |     1|
|1780  |            mux1                                            |sysgen_mux_7b579c6c9c__17                                                     |     1|
|1781  |            mux2                                            |sysgen_mux_7b579c6c9c__18                                                     |     1|
|1782  |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__11             |     1|
|1783  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__11                                          |     1|
|1784  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__11                                         |     1|
|1785  |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__12             |     1|
|1786  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__12                                          |     1|
|1787  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__12                                         |     1|
|1788  |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status_x14                                 |    14|
|1789  |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4__6               |    14|
|1790  |              \latency_test.reg                             |synth_reg__parameterized4__14                                                 |    14|
|1791  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__14                                                   |    14|
|1792  |          add_del                                           |sysgen_delay_91cef4b8e1__6                                                    |    10|
|1793  |          dat_del                                           |sysgen_delay_3c418ec81f__12                                                   |    32|
|1794  |          we_del                                            |sysgen_delay_25a70f0a84__24                                                   |     1|
|1795  |      snapshot6_67                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_67                               |   141|
|1796  |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss_x14                                     |   141|
|1797  |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x14                                |    70|
|1798  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x28                            |     3|
|1799  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__35                                |     1|
|1800  |                \srl_delay.synth_reg_srl_inst               |synth_reg__36                                                                 |     1|
|1801  |                  \partial_one.last_srlc33e                 |srlc33e__36                                                                   |     1|
|1802  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__19                                                |     1|
|1803  |              edge_op                                       |sysgen_logical_fbcd3a9b50__5                                                  |     1|
|1804  |            delay                                           |sysgen_delay_25a70f0a84__17                                                   |     1|
|1805  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0__5                 |    12|
|1806  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__5                                                  |    12|
|1807  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__5                                                    |    12|
|1808  |            delay4                                          |sysgen_delay_25a70f0a84__19                                                   |     1|
|1809  |            delay6                                          |sysgen_delay_3c418ec81f__9                                                    |    32|
|1810  |            inverter                                        |sysgen_inverter_61e0354441__5                                                 |     2|
|1811  |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__20                                                |     1|
|1812  |            logical1                                        |sysgen_logical_bceced357e__10                                                 |     2|
|1813  |            logical6                                        |sysgen_logical_4daaae3220__5                                                  |     1|
|1814  |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__5                              |     1|
|1815  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__5                                           |     1|
|1816  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__5                                          |     1|
|1817  |            shift                                           |sysgen_shift_cfd2aa62f1__5                                                    |     1|
|1818  |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__xdcDup__28                 |    13|
|1819  |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x13                             |    14|
|1820  |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x13                             |     2|
|1821  |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0__xdcDup__28 |     2|
|1822  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x27                            |     3|
|1823  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__29                                |     1|
|1824  |                \srl_delay.synth_reg_srl_inst               |synth_reg__30                                                                 |     1|
|1825  |                  \partial_one.last_srlc33e                 |srlc33e__30                                                                   |     1|
|1826  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__17                                                |     1|
|1827  |              edge_op                                       |sysgen_logical_c820dd57b7__5                                                  |     1|
|1828  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__32                                |     1|
|1829  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__33                                                                 |     1|
|1830  |                \partial_one.last_srlc33e                   |srlc33e__33                                                                   |     1|
|1831  |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__33                                |     1|
|1832  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__34                                                                 |     1|
|1833  |                \partial_one.last_srlc33e                   |srlc33e__34                                                                   |     1|
|1834  |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__34                                |     1|
|1835  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__35                                                                 |     1|
|1836  |                \partial_one.last_srlc33e                   |srlc33e__35                                                                   |     1|
|1837  |            inverter                                        |sysgen_inverter_e1eb7c2c1d__18                                                |     1|
|1838  |            logical                                         |sysgen_logical_fb4108ec16__5                                                  |     1|
|1839  |            mux1                                            |sysgen_mux_7b579c6c9c__14                                                     |     1|
|1840  |            mux2                                            |sysgen_mux_7b579c6c9c__15                                                     |     1|
|1841  |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__9              |     1|
|1842  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__9                                           |     1|
|1843  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__9                                          |     1|
|1844  |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__10             |     1|
|1845  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__10                                          |     1|
|1846  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__10                                         |     1|
|1847  |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status_x13                                 |    14|
|1848  |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4__5               |    14|
|1849  |              \latency_test.reg                             |synth_reg__parameterized4__13                                                 |    14|
|1850  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__13                                                   |    14|
|1851  |          add_del                                           |sysgen_delay_91cef4b8e1__5                                                    |    10|
|1852  |          dat_del                                           |sysgen_delay_3c418ec81f__10                                                   |    32|
|1853  |          we_del                                            |sysgen_delay_25a70f0a84__20                                                   |     1|
|1854  |      snapshot7_01                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_01                               |   141|
|1855  |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss_x13                                     |   141|
|1856  |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x12                                |    70|
|1857  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x29                            |     3|
|1858  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__28                                |     1|
|1859  |                \srl_delay.synth_reg_srl_inst               |synth_reg__29                                                                 |     1|
|1860  |                  \partial_one.last_srlc33e                 |srlc33e__29                                                                   |     1|
|1861  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__15                                                |     1|
|1862  |              edge_op                                       |sysgen_logical_fbcd3a9b50__4                                                  |     1|
|1863  |            delay                                           |sysgen_delay_25a70f0a84__13                                                   |     1|
|1864  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0__4                 |    12|
|1865  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__4                                                  |    12|
|1866  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__4                                                    |    12|
|1867  |            delay4                                          |sysgen_delay_25a70f0a84__15                                                   |     1|
|1868  |            delay6                                          |sysgen_delay_3c418ec81f__7                                                    |    32|
|1869  |            inverter                                        |sysgen_inverter_61e0354441__4                                                 |     2|
|1870  |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__16                                                |     1|
|1871  |            logical1                                        |sysgen_logical_bceced357e__8                                                  |     2|
|1872  |            logical6                                        |sysgen_logical_4daaae3220__4                                                  |     1|
|1873  |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__4                              |     1|
|1874  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__4                                           |     1|
|1875  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__4                                          |     1|
|1876  |            shift                                           |sysgen_shift_cfd2aa62f1__4                                                    |     1|
|1877  |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__xdcDup__29                 |    13|
|1878  |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x8                              |    14|
|1879  |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x8                              |     2|
|1880  |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0__xdcDup__29 |     2|
|1881  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x17                            |     3|
|1882  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__22                                |     1|
|1883  |                \srl_delay.synth_reg_srl_inst               |synth_reg__23                                                                 |     1|
|1884  |                  \partial_one.last_srlc33e                 |srlc33e__23                                                                   |     1|
|1885  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__13                                                |     1|
|1886  |              edge_op                                       |sysgen_logical_c820dd57b7__4                                                  |     1|
|1887  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__25                                |     1|
|1888  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__26                                                                 |     1|
|1889  |                \partial_one.last_srlc33e                   |srlc33e__26                                                                   |     1|
|1890  |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__26                                |     1|
|1891  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__27                                                                 |     1|
|1892  |                \partial_one.last_srlc33e                   |srlc33e__27                                                                   |     1|
|1893  |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__27                                |     1|
|1894  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__28                                                                 |     1|
|1895  |                \partial_one.last_srlc33e                   |srlc33e__28                                                                   |     1|
|1896  |            inverter                                        |sysgen_inverter_e1eb7c2c1d__14                                                |     1|
|1897  |            logical                                         |sysgen_logical_fb4108ec16__4                                                  |     1|
|1898  |            mux1                                            |sysgen_mux_7b579c6c9c__11                                                     |     1|
|1899  |            mux2                                            |sysgen_mux_7b579c6c9c__12                                                     |     1|
|1900  |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__7              |     1|
|1901  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__7                                           |     1|
|1902  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__7                                          |     1|
|1903  |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__8              |     1|
|1904  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__8                                           |     1|
|1905  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__8                                          |     1|
|1906  |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status_x8                                  |    14|
|1907  |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4__4               |    14|
|1908  |              \latency_test.reg                             |synth_reg__parameterized4__12                                                 |    14|
|1909  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__12                                                   |    14|
|1910  |          add_del                                           |sysgen_delay_91cef4b8e1__4                                                    |    10|
|1911  |          dat_del                                           |sysgen_delay_3c418ec81f__8                                                    |    32|
|1912  |          we_del                                            |sysgen_delay_25a70f0a84__16                                                   |     1|
|1913  |      snapshot7_23                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_23                               |   141|
|1914  |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss_x9                                      |   141|
|1915  |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x8                                 |    70|
|1916  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x18                            |     3|
|1917  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__21                                |     1|
|1918  |                \srl_delay.synth_reg_srl_inst               |synth_reg__22                                                                 |     1|
|1919  |                  \partial_one.last_srlc33e                 |srlc33e__22                                                                   |     1|
|1920  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__11                                                |     1|
|1921  |              edge_op                                       |sysgen_logical_fbcd3a9b50__3                                                  |     1|
|1922  |            delay                                           |sysgen_delay_25a70f0a84__9                                                    |     1|
|1923  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0__3                 |    12|
|1924  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__3                                                  |    12|
|1925  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__3                                                    |    12|
|1926  |            delay4                                          |sysgen_delay_25a70f0a84__11                                                   |     1|
|1927  |            delay6                                          |sysgen_delay_3c418ec81f__5                                                    |    32|
|1928  |            inverter                                        |sysgen_inverter_61e0354441__3                                                 |     2|
|1929  |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__12                                                |     1|
|1930  |            logical1                                        |sysgen_logical_bceced357e__6                                                  |     2|
|1931  |            logical6                                        |sysgen_logical_4daaae3220__3                                                  |     1|
|1932  |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__3                              |     1|
|1933  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__3                                           |     1|
|1934  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__3                                          |     1|
|1935  |            shift                                           |sysgen_shift_cfd2aa62f1__3                                                    |     1|
|1936  |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__xdcDup__30                 |    13|
|1937  |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x7                              |    14|
|1938  |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x7                              |     2|
|1939  |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0__xdcDup__30 |     2|
|1940  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x15                            |     3|
|1941  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__15                                |     1|
|1942  |                \srl_delay.synth_reg_srl_inst               |synth_reg__16                                                                 |     1|
|1943  |                  \partial_one.last_srlc33e                 |srlc33e__16                                                                   |     1|
|1944  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__9                                                 |     1|
|1945  |              edge_op                                       |sysgen_logical_c820dd57b7__3                                                  |     1|
|1946  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__18                                |     1|
|1947  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__19                                                                 |     1|
|1948  |                \partial_one.last_srlc33e                   |srlc33e__19                                                                   |     1|
|1949  |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__19                                |     1|
|1950  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__20                                                                 |     1|
|1951  |                \partial_one.last_srlc33e                   |srlc33e__20                                                                   |     1|
|1952  |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__20                                |     1|
|1953  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__21                                                                 |     1|
|1954  |                \partial_one.last_srlc33e                   |srlc33e__21                                                                   |     1|
|1955  |            inverter                                        |sysgen_inverter_e1eb7c2c1d__10                                                |     1|
|1956  |            logical                                         |sysgen_logical_fb4108ec16__3                                                  |     1|
|1957  |            mux1                                            |sysgen_mux_7b579c6c9c__8                                                      |     1|
|1958  |            mux2                                            |sysgen_mux_7b579c6c9c__9                                                      |     1|
|1959  |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__5              |     1|
|1960  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__5                                           |     1|
|1961  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__5                                          |     1|
|1962  |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__6              |     1|
|1963  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__6                                           |     1|
|1964  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__6                                          |     1|
|1965  |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status_x7                                  |    14|
|1966  |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4__3               |    14|
|1967  |              \latency_test.reg                             |synth_reg__parameterized4__11                                                 |    14|
|1968  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__11                                                   |    14|
|1969  |          add_del                                           |sysgen_delay_91cef4b8e1__3                                                    |    10|
|1970  |          dat_del                                           |sysgen_delay_3c418ec81f__6                                                    |    32|
|1971  |          we_del                                            |sysgen_delay_25a70f0a84__12                                                   |     1|
|1972  |      snapshot7_45                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_45                               |   141|
|1973  |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss_x8                                      |   141|
|1974  |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x7                                 |    70|
|1975  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x16                            |     3|
|1976  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__14                                |     1|
|1977  |                \srl_delay.synth_reg_srl_inst               |synth_reg__15                                                                 |     1|
|1978  |                  \partial_one.last_srlc33e                 |srlc33e__15                                                                   |     1|
|1979  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__7                                                 |     1|
|1980  |              edge_op                                       |sysgen_logical_fbcd3a9b50__2                                                  |     1|
|1981  |            delay                                           |sysgen_delay_25a70f0a84__5                                                    |     1|
|1982  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0__2                 |    12|
|1983  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__2                                                  |    12|
|1984  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__2                                                    |    12|
|1985  |            delay4                                          |sysgen_delay_25a70f0a84__7                                                    |     1|
|1986  |            delay6                                          |sysgen_delay_3c418ec81f__3                                                    |    32|
|1987  |            inverter                                        |sysgen_inverter_61e0354441__2                                                 |     2|
|1988  |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__8                                                 |     1|
|1989  |            logical1                                        |sysgen_logical_bceced357e__4                                                  |     2|
|1990  |            logical6                                        |sysgen_logical_4daaae3220__2                                                  |     1|
|1991  |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__2                              |     1|
|1992  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__2                                           |     1|
|1993  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__2                                          |     1|
|1994  |            shift                                           |sysgen_shift_cfd2aa62f1__2                                                    |     1|
|1995  |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__xdcDup__31                 |    13|
|1996  |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x9                              |    14|
|1997  |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x10                             |     2|
|1998  |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0__xdcDup__31 |     2|
|1999  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x20                            |     3|
|2000  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__8                                 |     1|
|2001  |                \srl_delay.synth_reg_srl_inst               |synth_reg__9                                                                  |     1|
|2002  |                  \partial_one.last_srlc33e                 |srlc33e__9                                                                    |     1|
|2003  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__5                                                 |     1|
|2004  |              edge_op                                       |sysgen_logical_c820dd57b7__2                                                  |     1|
|2005  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__11                                |     1|
|2006  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__12                                                                 |     1|
|2007  |                \partial_one.last_srlc33e                   |srlc33e__12                                                                   |     1|
|2008  |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__12                                |     1|
|2009  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__13                                                                 |     1|
|2010  |                \partial_one.last_srlc33e                   |srlc33e__13                                                                   |     1|
|2011  |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__13                                |     1|
|2012  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__14                                                                 |     1|
|2013  |                \partial_one.last_srlc33e                   |srlc33e__14                                                                   |     1|
|2014  |            inverter                                        |sysgen_inverter_e1eb7c2c1d__6                                                 |     1|
|2015  |            logical                                         |sysgen_logical_fb4108ec16__2                                                  |     1|
|2016  |            mux1                                            |sysgen_mux_7b579c6c9c__5                                                      |     1|
|2017  |            mux2                                            |sysgen_mux_7b579c6c9c__6                                                      |     1|
|2018  |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__3              |     1|
|2019  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__3                                           |     1|
|2020  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__3                                          |     1|
|2021  |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__4              |     1|
|2022  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__4                                           |     1|
|2023  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__4                                          |     1|
|2024  |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status_x10                                 |    14|
|2025  |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4__2               |    14|
|2026  |              \latency_test.reg                             |synth_reg__parameterized4__10                                                 |    14|
|2027  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__10                                                   |    14|
|2028  |          add_del                                           |sysgen_delay_91cef4b8e1__2                                                    |    10|
|2029  |          dat_del                                           |sysgen_delay_3c418ec81f__4                                                    |    32|
|2030  |          we_del                                            |sysgen_delay_25a70f0a84__8                                                    |     1|
|2031  |      snapshot7_67                                          |rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_67                               |   141|
|2032  |        ss                                                  |rfdc_multi_eight_adcs_4096gsps_mts_ss_x10                                     |   141|
|2033  |          add_gen                                           |rfdc_multi_eight_adcs_4096gsps_mts_add_gen_x9                                 |    70|
|2034  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x21                            |     3|
|2035  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__7                                 |     1|
|2036  |                \srl_delay.synth_reg_srl_inst               |synth_reg__8                                                                  |     1|
|2037  |                  \partial_one.last_srlc33e                 |srlc33e__8                                                                    |     1|
|2038  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__3                                                 |     1|
|2039  |              edge_op                                       |sysgen_logical_fbcd3a9b50__1                                                  |     1|
|2040  |            delay                                           |sysgen_delay_25a70f0a84__1                                                    |     1|
|2041  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__parameterized0__1                 |    12|
|2042  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__1                                                  |    12|
|2043  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__1                                                    |    12|
|2044  |            delay4                                          |sysgen_delay_25a70f0a84__3                                                    |     1|
|2045  |            delay6                                          |sysgen_delay_3c418ec81f__1                                                    |    32|
|2046  |            inverter                                        |sysgen_inverter_61e0354441__1                                                 |     2|
|2047  |            inverter1                                       |sysgen_inverter_e1eb7c2c1d__4                                                 |     1|
|2048  |            logical1                                        |sysgen_logical_bceced357e__2                                                  |     2|
|2049  |            logical6                                        |sysgen_logical_4daaae3220__1                                                  |     1|
|2050  |            register5                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__1                              |     1|
|2051  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__1                                           |     1|
|2052  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__1                                          |     1|
|2053  |            shift                                           |sysgen_shift_cfd2aa62f1__1                                                    |     1|
|2054  |            add_gen                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free                             |    13|
|2055  |          basic_ctrl                                        |rfdc_multi_eight_adcs_4096gsps_mts_basic_ctrl_x10                             |    14|
|2056  |            dram_munge                                      |rfdc_multi_eight_adcs_4096gsps_mts_dram_munge_x9                              |     2|
|2057  |              input_count                                   |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized0             |     2|
|2058  |            edge_detect                                     |rfdc_multi_eight_adcs_4096gsps_mts_edge_detect_x19                            |     3|
|2059  |              delay                                         |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__1                                 |     1|
|2060  |                \srl_delay.synth_reg_srl_inst               |synth_reg__2                                                                  |     1|
|2061  |                  \partial_one.last_srlc33e                 |srlc33e__2                                                                    |     1|
|2062  |              inverter                                      |sysgen_inverter_e1eb7c2c1d__1                                                 |     1|
|2063  |              edge_op                                       |sysgen_logical_c820dd57b7__1                                                  |     1|
|2064  |            delay1                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__4                                 |     1|
|2065  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__5                                                                  |     1|
|2066  |                \partial_one.last_srlc33e                   |srlc33e__5                                                                    |     1|
|2067  |            delay2                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__5                                 |     1|
|2068  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__6                                                                  |     1|
|2069  |                \partial_one.last_srlc33e                   |srlc33e__6                                                                    |     1|
|2070  |            delay3                                          |rfdc_multi_eight_adcs_4096gsps_mts_xldelay__6                                 |     1|
|2071  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__7                                                                  |     1|
|2072  |                \partial_one.last_srlc33e                   |srlc33e__7                                                                    |     1|
|2073  |            inverter                                        |sysgen_inverter_e1eb7c2c1d__2                                                 |     1|
|2074  |            logical                                         |sysgen_logical_fb4108ec16__1                                                  |     1|
|2075  |            mux1                                            |sysgen_mux_7b579c6c9c__2                                                      |     1|
|2076  |            mux2                                            |sysgen_mux_7b579c6c9c__3                                                      |     1|
|2077  |            register1                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__1              |     1|
|2078  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__1                                           |     1|
|2079  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__1                                          |     1|
|2080  |            register6                                       |rfdc_multi_eight_adcs_4096gsps_mts_xlregister__parameterized1__2              |     1|
|2081  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__2                                           |     1|
|2082  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__2                                          |     1|
|2083  |          status                                            |rfdc_multi_eight_adcs_4096gsps_mts_status_x9                                  |    14|
|2084  |            cast_gw                                         |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized4__1               |    14|
|2085  |              \latency_test.reg                             |synth_reg__parameterized4__9                                                  |    14|
|2086  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__9                                                    |    14|
|2087  |          add_del                                           |sysgen_delay_91cef4b8e1__1                                                    |    10|
|2088  |          dat_del                                           |sysgen_delay_3c418ec81f__2                                                    |    32|
|2089  |          we_del                                            |sysgen_delay_25a70f0a84__4                                                    |     1|
|2090  |      sync_state0                                           |rfdc_multi_eight_adcs_4096gsps_mts_sync_state0                                |     1|
|2091  |        cast_gw                                             |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized5                  |     1|
|2092  |          \latency_test.reg                                 |synth_reg__parameterized4__1                                                  |     1|
|2093  |            \partial_one.last_srlc33e                       |srlc33e__parameterized3__1                                                    |     1|
|2094  |      sync_state1                                           |rfdc_multi_eight_adcs_4096gsps_mts_sync_state1                                |     1|
|2095  |        cast_gw                                             |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized5__7               |     1|
|2096  |          \latency_test.reg                                 |synth_reg__parameterized4__8                                                  |     1|
|2097  |            \partial_one.last_srlc33e                       |srlc33e__parameterized3__8                                                    |     1|
|2098  |      sync_state2                                           |rfdc_multi_eight_adcs_4096gsps_mts_sync_state2                                |     1|
|2099  |        cast_gw                                             |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized5__6               |     1|
|2100  |          \latency_test.reg                                 |synth_reg__parameterized4__7                                                  |     1|
|2101  |            \partial_one.last_srlc33e                       |srlc33e__parameterized3__7                                                    |     1|
|2102  |      sync_state3                                           |rfdc_multi_eight_adcs_4096gsps_mts_sync_state3                                |     1|
|2103  |        cast_gw                                             |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized5__5               |     1|
|2104  |          \latency_test.reg                                 |synth_reg__parameterized4__6                                                  |     1|
|2105  |            \partial_one.last_srlc33e                       |srlc33e__parameterized3__6                                                    |     1|
|2106  |      sync_state4                                           |rfdc_multi_eight_adcs_4096gsps_mts_sync_state4                                |     1|
|2107  |        cast_gw                                             |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized5__4               |     1|
|2108  |          \latency_test.reg                                 |synth_reg__parameterized4__5                                                  |     1|
|2109  |            \partial_one.last_srlc33e                       |srlc33e__parameterized3__5                                                    |     1|
|2110  |      sync_state5                                           |rfdc_multi_eight_adcs_4096gsps_mts_sync_state5                                |     1|
|2111  |        cast_gw                                             |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized5__3               |     1|
|2112  |          \latency_test.reg                                 |synth_reg__parameterized4__4                                                  |     1|
|2113  |            \partial_one.last_srlc33e                       |srlc33e__parameterized3__4                                                    |     1|
|2114  |      sync_state6                                           |rfdc_multi_eight_adcs_4096gsps_mts_sync_state6                                |     1|
|2115  |        cast_gw                                             |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized5__2               |     1|
|2116  |          \latency_test.reg                                 |synth_reg__parameterized4__3                                                  |     1|
|2117  |            \partial_one.last_srlc33e                       |srlc33e__parameterized3__3                                                    |     1|
|2118  |      sync_state7                                           |rfdc_multi_eight_adcs_4096gsps_mts_sync_state7                                |     1|
|2119  |        cast_gw                                             |rfdc_multi_eight_adcs_4096gsps_mts_xlconvert__parameterized5__1               |     1|
|2120  |          \latency_test.reg                                 |synth_reg__parameterized4__2                                                  |     1|
|2121  |            \partial_one.last_srlc33e                       |srlc33e__parameterized3__2                                                    |     1|
|2122  |      counter_led                                           |rfdc_multi_eight_adcs_4096gsps_mts_xlcounter_free__parameterized1             |    28|
|2123  |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_23_ss_ctrl   |cdc_synchroniser__5                                                           |     6|
|2124  |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_45_ss_ctrl   |cdc_synchroniser__7                                                           |     6|
|2125  |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_67_ss_ctrl   |cdc_synchroniser__9                                                           |     6|
|2126  |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_01_ss_ctrl   |cdc_synchroniser__11                                                          |     6|
|2127  |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_23_ss_ctrl   |cdc_synchroniser__13                                                          |     6|
|2128  |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_45_ss_ctrl   |cdc_synchroniser__15                                                          |     6|
|2129  |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_67_ss_ctrl   |cdc_synchroniser__17                                                          |     6|
|2130  |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_01_ss_ctrl   |cdc_synchroniser__19                                                          |     6|
|2131  |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_23_ss_ctrl   |cdc_synchroniser__21                                                          |     6|
|2132  |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_45_ss_ctrl   |cdc_synchroniser__23                                                          |     6|
|2133  |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_67_ss_ctrl   |cdc_synchroniser__25                                                          |     6|
|2134  |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_01_ss_ctrl   |cdc_synchroniser__27                                                          |     6|
|2135  |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_23_ss_ctrl   |cdc_synchroniser__29                                                          |     6|
|2136  |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_45_ss_ctrl   |cdc_synchroniser__31                                                          |     6|
|2137  |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_67_ss_ctrl   |cdc_synchroniser__33                                                          |     6|
|2138  |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_01_ss_ctrl   |cdc_synchroniser__35                                                          |     6|
|2139  |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_23_ss_ctrl   |cdc_synchroniser__37                                                          |     6|
|2140  |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_45_ss_ctrl   |cdc_synchroniser__39                                                          |     6|
|2141  |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot4_67_ss_ctrl   |cdc_synchroniser__41                                                          |     6|
|2142  |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_01_ss_ctrl   |cdc_synchroniser__43                                                          |     6|
|2143  |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_23_ss_ctrl   |cdc_synchroniser__45                                                          |     6|
|2144  |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_45_ss_ctrl   |cdc_synchroniser__47                                                          |     6|
|2145  |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot5_67_ss_ctrl   |cdc_synchroniser__49                                                          |     6|
|2146  |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_01_ss_ctrl   |cdc_synchroniser__51                                                          |     6|
|2147  |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_23_ss_ctrl   |cdc_synchroniser__53                                                          |     6|
|2148  |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_45_ss_ctrl   |cdc_synchroniser__55                                                          |     6|
|2149  |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot6_67_ss_ctrl   |cdc_synchroniser__57                                                          |     6|
|2150  |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_01_ss_ctrl   |cdc_synchroniser__59                                                          |     6|
|2151  |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_23_ss_ctrl   |cdc_synchroniser__61                                                          |     6|
|2152  |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_45_ss_ctrl   |cdc_synchroniser__63                                                          |     6|
|2153  |  rfdc_multi_eight_adcs_4096gsps_mts_snapshot7_67_ss_ctrl   |cdc_synchroniser__65                                                          |     6|
|2154  |  rfdc_multi_eight_adcs_4096gsps_mts_gpio_led1              |gpio_simulink2ext__1                                                          |     1|
|2155  |  rfdc_multi_eight_adcs_4096gsps_mts_gpio_led               |gpio_simulink2ext                                                             |     1|
+------+------------------------------------------------------------+------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:32 ; elapsed = 00:01:59 . Memory (MB): peak = 2967.523 ; gain = 1536.570 ; free physical = 9960 ; free virtual = 30157
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 26 critical warnings and 6137 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:13 ; elapsed = 00:01:36 . Memory (MB): peak = 2967.523 ; gain = 502.977 ; free physical = 9995 ; free virtual = 30192
Synthesis Optimization Complete : Time (s): cpu = 00:01:32 ; elapsed = 00:01:59 . Memory (MB): peak = 2967.531 ; gain = 1536.570 ; free physical = 10005 ; free virtual = 30202
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1015 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance zcu111_infr_inst/user_clk_mmcm_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.172 ; gain = 0.000 ; free physical = 9912 ; free virtual = 30109
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1012 instances were transformed.
  BUFG => BUFGCE: 4 instances
  FD => FDRE: 2 instances
  FDE => FDRE: 1003 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  MMCM_BASE => MMCME4_ADV: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
2002 Infos, 586 Warnings, 26 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:02:03 . Memory (MB): peak = 3011.172 ; gain = 1593.949 ; free physical = 9979 ; free virtual = 30176
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3011.172 ; gain = 0.000 ; free physical = 9979 ; free virtual = 30176
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/4096GSps_MTS/rfdc_multi_eight_adcs_4096gsps_mts/myproj/myproj.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 22 23:23:40 2020...
