/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [45:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [9:0] celloutsig_0_28z;
  wire [16:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  reg [3:0] celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_43z = ~(celloutsig_0_18z[1] & celloutsig_0_15z[2]);
  assign celloutsig_1_10z = ~(celloutsig_1_1z & celloutsig_1_9z);
  assign celloutsig_0_6z = ~(celloutsig_0_2z & celloutsig_0_4z);
  assign celloutsig_0_9z = ~(celloutsig_0_3z & celloutsig_0_5z);
  assign celloutsig_0_0z = ~in_data[73];
  assign celloutsig_0_34z = ~celloutsig_0_16z;
  assign celloutsig_0_3z = ~celloutsig_0_1z;
  assign celloutsig_1_4z = ~celloutsig_1_1z;
  assign celloutsig_0_5z = ~((celloutsig_0_1z | celloutsig_0_3z) & celloutsig_0_0z);
  assign celloutsig_1_7z = ~((celloutsig_1_0z[1] | celloutsig_1_1z) & celloutsig_1_0z[4]);
  assign celloutsig_0_20z = ~((celloutsig_0_3z | celloutsig_0_10z[4]) & celloutsig_0_18z[0]);
  assign celloutsig_0_44z = celloutsig_0_43z | ~(celloutsig_0_22z[1]);
  assign celloutsig_1_1z = celloutsig_1_0z[3] | ~(in_data[178]);
  assign celloutsig_1_8z = celloutsig_1_1z | ~(celloutsig_1_2z);
  assign celloutsig_1_19z = celloutsig_1_18z[0] | ~(celloutsig_1_9z);
  assign celloutsig_0_1z = in_data[94] | ~(celloutsig_0_0z);
  assign celloutsig_0_11z = celloutsig_0_4z ^ celloutsig_0_2z;
  assign celloutsig_0_27z = celloutsig_0_21z[24] ^ celloutsig_0_16z;
  assign celloutsig_1_15z = ~(celloutsig_1_14z ^ celloutsig_1_3z[0]);
  assign celloutsig_0_10z = { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_9z } & { celloutsig_0_8z[4], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_12z = { celloutsig_0_10z[4:3], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_11z } / { 1'h1, in_data[75:74], celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_15z = in_data[47:43] / { 1'h1, celloutsig_0_8z[4:1] };
  assign celloutsig_0_14z = { in_data[65:57], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_11z } / { 1'h1, celloutsig_0_12z[3], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_0_29z = { celloutsig_0_14z[9:0], celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_7z } / { 1'h1, celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_25z, celloutsig_0_28z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_23z };
  assign celloutsig_0_49z = { celloutsig_0_21z[15], celloutsig_0_23z, celloutsig_0_34z, celloutsig_0_19z, celloutsig_0_2z } == { celloutsig_0_34z, celloutsig_0_22z, celloutsig_0_25z };
  assign celloutsig_1_5z = { celloutsig_1_3z[2:0], celloutsig_1_0z, celloutsig_1_0z } == { celloutsig_1_0z[3:0], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_7z = { in_data[75:69], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z } === in_data[74:65];
  assign celloutsig_0_23z = celloutsig_0_14z[4:1] === celloutsig_0_18z[5:2];
  assign celloutsig_0_53z = { celloutsig_0_29z[12:11], celloutsig_0_15z } > { celloutsig_0_14z[11:8], celloutsig_0_44z, celloutsig_0_23z, celloutsig_0_49z };
  assign celloutsig_1_2z = { in_data[136:128], celloutsig_1_1z } > in_data[115:106];
  assign celloutsig_0_19z = { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_10z } > { celloutsig_0_18z, celloutsig_0_12z };
  assign celloutsig_1_11z = { in_data[145:142], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_2z } && { in_data[153:138], celloutsig_1_4z };
  assign celloutsig_1_13z = { celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_4z } && { in_data[114:106], celloutsig_1_1z };
  assign celloutsig_1_16z = { celloutsig_1_6z[6:1], celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_11z } || { celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_9z };
  assign celloutsig_1_6z = celloutsig_1_1z ? { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_0z } : { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, 1'h0, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_18z = celloutsig_0_8z[0] ? { celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_1z } : { celloutsig_0_9z, celloutsig_0_8z[5:1], 1'h0 };
  assign celloutsig_1_12z = { celloutsig_1_3z[1:0], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_7z } !== { in_data[190:148], celloutsig_1_1z };
  assign celloutsig_1_14z = { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_11z } !== in_data[128:118];
  assign celloutsig_0_13z = { in_data[89:81], celloutsig_0_5z, celloutsig_0_10z } !== { celloutsig_0_8z[2:0], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_3z = celloutsig_1_0z[3:0] | { celloutsig_1_0z[4], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_14z } | { celloutsig_1_16z, celloutsig_1_3z };
  assign celloutsig_0_28z = { celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_27z } | { celloutsig_0_14z[10:3], celloutsig_0_19z, celloutsig_0_20z };
  assign celloutsig_0_25z = & celloutsig_0_14z;
  assign celloutsig_0_21z = { in_data[63:35], celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_14z } <<< { in_data[94:51], celloutsig_0_20z, celloutsig_0_1z };
  assign celloutsig_0_8z = { in_data[82:81], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_2z } - { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_22z = { celloutsig_0_10z[1], celloutsig_0_3z, celloutsig_0_3z } - { celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_9z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_52z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_52z = celloutsig_0_8z[5:2];
  always_latch
    if (!clkin_data[96]) celloutsig_1_0z = 5'h00;
    else if (!clkin_data[32]) celloutsig_1_0z = in_data[119:115];
  assign celloutsig_0_4z = ~((celloutsig_0_1z & in_data[71]) | (celloutsig_0_2z & celloutsig_0_3z));
  assign celloutsig_1_9z = ~((celloutsig_1_6z[0] & celloutsig_1_7z) | (celloutsig_1_4z & celloutsig_1_0z[3]));
  assign celloutsig_0_16z = ~((celloutsig_0_11z & celloutsig_0_6z) | (celloutsig_0_7z & celloutsig_0_0z));
  assign celloutsig_0_2z = ~((celloutsig_0_1z & in_data[92]) | (in_data[29] & in_data[46]));
  assign { out_data[132:128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
