/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [7:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire [11:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_18z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [7:0] celloutsig_0_28z;
  wire [5:0] celloutsig_0_2z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [19:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [20:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [17:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = !(celloutsig_1_11z ? celloutsig_1_4z[6] : celloutsig_1_3z);
  assign celloutsig_1_3z = celloutsig_1_1z | ~(celloutsig_1_2z[8]);
  assign celloutsig_1_18z = celloutsig_1_3z | ~(celloutsig_1_10z);
  assign celloutsig_0_25z = celloutsig_0_23z | ~(celloutsig_0_1z[10]);
  assign celloutsig_0_8z = celloutsig_0_1z[3] ^ celloutsig_0_5z[0];
  assign celloutsig_1_1z = in_data[156] ^ celloutsig_1_0z;
  assign celloutsig_1_10z = ~(celloutsig_1_2z[4] ^ celloutsig_1_0z);
  assign celloutsig_0_15z = ~(celloutsig_0_10z ^ celloutsig_0_14z);
  assign celloutsig_1_8z = { in_data[131:124], celloutsig_1_2z } & { celloutsig_1_2z[2:0], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_17z[2], celloutsig_1_7z } / { 1'h1, celloutsig_1_13z[3:2], celloutsig_1_5z };
  assign celloutsig_0_5z = { in_data[12:8], celloutsig_0_4z } / { 1'h1, in_data[16:12] };
  assign celloutsig_0_28z = in_data[59:52] / { 1'h1, celloutsig_0_14z, celloutsig_0_27z, celloutsig_0_18z, celloutsig_0_25z };
  assign celloutsig_0_2z = celloutsig_0_1z[7:2] / { 1'h1, in_data[10:6] };
  assign celloutsig_0_7z = in_data[95] == celloutsig_0_2z[1];
  assign celloutsig_1_9z = celloutsig_1_4z[9:1] === { celloutsig_1_2z[7:1], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_4z = in_data[57:51] === in_data[82:76];
  assign celloutsig_0_14z = { celloutsig_0_11z[2], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_13z[11:2], 1'h0, celloutsig_0_13z[0], celloutsig_0_5z } === { celloutsig_0_6z[1:0], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_16z = { celloutsig_0_1z[10], celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z } >= { celloutsig_0_6z[3:0], celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_1_6z = - { celloutsig_1_4z[12:3], celloutsig_1_0z };
  assign celloutsig_1_0z = & in_data[172:166];
  assign celloutsig_0_10z = | { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_1z[5:2], celloutsig_0_0z };
  assign celloutsig_0_27z = ^ { celloutsig_0_11z[5:2], celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_14z };
  assign celloutsig_1_4z = { celloutsig_1_2z[9:8], celloutsig_1_1z, celloutsig_1_2z } >> { in_data[166:155], celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_6z[5:0], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_3z } >>> { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_18z = celloutsig_0_1z[10:7] - celloutsig_0_13z[11:8];
  assign celloutsig_0_1z = in_data[30:20] - in_data[12:2];
  assign celloutsig_1_7z = { celloutsig_1_2z[3:2], celloutsig_1_3z } ~^ celloutsig_1_2z[6:4];
  assign celloutsig_0_3z = { celloutsig_0_2z[1], celloutsig_0_1z } ~^ in_data[79:68];
  assign celloutsig_1_13z = { celloutsig_1_6z[8:7], celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_3z } ^ { celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_1_17z = celloutsig_1_8z[16:10] ^ { celloutsig_1_13z[9:6], celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_6z = { celloutsig_0_1z[5:0], celloutsig_0_0z } ^ { celloutsig_0_2z[1], celloutsig_0_2z };
  assign celloutsig_0_12z = { celloutsig_0_1z[1], celloutsig_0_6z, celloutsig_0_7z } ^ celloutsig_0_3z[9:1];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_11z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_11z = celloutsig_0_3z[11:4];
  always_latch
    if (clkin_data[64]) celloutsig_1_2z = 10'h000;
    else if (!clkin_data[32]) celloutsig_1_2z = in_data[180:171];
  assign celloutsig_0_0z = ~((in_data[47] & in_data[10]) | (in_data[14] & in_data[33]));
  assign celloutsig_1_5z = ~((celloutsig_1_0z & celloutsig_1_1z) | (celloutsig_1_0z & in_data[154]));
  assign celloutsig_1_11z = ~((celloutsig_1_10z & celloutsig_1_2z[2]) | (celloutsig_1_0z & celloutsig_1_2z[3]));
  assign celloutsig_0_23z = ~((celloutsig_0_7z & celloutsig_0_16z) | (celloutsig_0_2z[2] & celloutsig_0_3z[7]));
  assign { celloutsig_0_13z[0], celloutsig_0_13z[11:2] } = { celloutsig_0_8z, celloutsig_0_1z[10:2], celloutsig_0_0z } ^ { celloutsig_0_10z, celloutsig_0_3z[6:5], celloutsig_0_11z };
  assign celloutsig_0_13z[1] = 1'h0;
  assign { out_data[128], out_data[99:96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
