TimeQuest Timing Analyzer report for DE2_115_CAMERA
Wed Dec 28 18:02:46 2016
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u8|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'u8|altpll_component|auto_generated|pll1|clk[3]'
 15. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 16. Slow 1200mV 85C Model Setup: 'CLOCK2_50'
 17. Slow 1200mV 85C Model Hold: 'u8|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'CLOCK2_50'
 19. Slow 1200mV 85C Model Hold: 'u8|altpll_component|auto_generated|pll1|clk[3]'
 20. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 21. Slow 1200mV 85C Model Recovery: 'u8|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'u8|altpll_component|auto_generated|pll1|clk[3]'
 23. Slow 1200mV 85C Model Recovery: 'CLOCK2_50'
 24. Slow 1200mV 85C Model Removal: 'CLOCK2_50'
 25. Slow 1200mV 85C Model Removal: 'u8|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Removal: 'u8|altpll_component|auto_generated|pll1|clk[3]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'u8|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'u8|altpll_component|auto_generated|pll1|clk[3]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Propagation Delay
 37. Minimum Propagation Delay
 38. Output Enable Times
 39. Minimum Output Enable Times
 40. Output Disable Times
 41. Minimum Output Disable Times
 42. MTBF Summary
 43. Synchronizer Summary
 44. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
 68. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
 69. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
 70. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
 71. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
 72. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
 74. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
 75. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
 76. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
 77. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
 78. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
 79. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
 81. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
 82. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
 84. Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
 85. Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
 86. Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
 87. Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
 88. Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
 89. Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
 90. Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
 91. Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
 92. Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
 93. Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
 94. Synchronizer Chain #51: Typical MTBF is Greater than 1 Billion Years
 95. Synchronizer Chain #52: Typical MTBF is Greater than 1 Billion Years
 96. Synchronizer Chain #53: Typical MTBF is Greater than 1 Billion Years
 97. Synchronizer Chain #54: Typical MTBF is Greater than 1 Billion Years
 98. Slow 1200mV 0C Model Fmax Summary
 99. Slow 1200mV 0C Model Setup Summary
100. Slow 1200mV 0C Model Hold Summary
101. Slow 1200mV 0C Model Recovery Summary
102. Slow 1200mV 0C Model Removal Summary
103. Slow 1200mV 0C Model Minimum Pulse Width Summary
104. Slow 1200mV 0C Model Setup: 'u8|altpll_component|auto_generated|pll1|clk[0]'
105. Slow 1200mV 0C Model Setup: 'u8|altpll_component|auto_generated|pll1|clk[3]'
106. Slow 1200mV 0C Model Setup: 'CLOCK_50'
107. Slow 1200mV 0C Model Setup: 'CLOCK2_50'
108. Slow 1200mV 0C Model Hold: 'u8|altpll_component|auto_generated|pll1|clk[0]'
109. Slow 1200mV 0C Model Hold: 'CLOCK2_50'
110. Slow 1200mV 0C Model Hold: 'u8|altpll_component|auto_generated|pll1|clk[3]'
111. Slow 1200mV 0C Model Hold: 'CLOCK_50'
112. Slow 1200mV 0C Model Recovery: 'u8|altpll_component|auto_generated|pll1|clk[0]'
113. Slow 1200mV 0C Model Recovery: 'u8|altpll_component|auto_generated|pll1|clk[3]'
114. Slow 1200mV 0C Model Recovery: 'CLOCK2_50'
115. Slow 1200mV 0C Model Removal: 'CLOCK2_50'
116. Slow 1200mV 0C Model Removal: 'u8|altpll_component|auto_generated|pll1|clk[0]'
117. Slow 1200mV 0C Model Removal: 'u8|altpll_component|auto_generated|pll1|clk[3]'
118. Slow 1200mV 0C Model Minimum Pulse Width: 'u8|altpll_component|auto_generated|pll1|clk[0]'
119. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
120. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
121. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
122. Slow 1200mV 0C Model Minimum Pulse Width: 'u8|altpll_component|auto_generated|pll1|clk[3]'
123. Setup Times
124. Hold Times
125. Clock to Output Times
126. Minimum Clock to Output Times
127. Propagation Delay
128. Minimum Propagation Delay
129. Output Enable Times
130. Minimum Output Enable Times
131. Output Disable Times
132. Minimum Output Disable Times
133. MTBF Summary
134. Synchronizer Summary
135. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
144. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
145. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
146. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
147. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
148. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
149. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
150. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
151. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
152. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
153. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
154. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
155. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
156. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
157. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
158. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
159. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
160. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
161. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
162. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
163. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
164. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
165. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
166. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
167. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
168. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
169. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
170. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
171. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
172. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
173. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
174. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
175. Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
176. Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
177. Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
178. Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
179. Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
180. Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
181. Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
182. Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
183. Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
184. Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
185. Synchronizer Chain #51: Typical MTBF is Greater than 1 Billion Years
186. Synchronizer Chain #52: Typical MTBF is Greater than 1 Billion Years
187. Synchronizer Chain #53: Typical MTBF is Greater than 1 Billion Years
188. Synchronizer Chain #54: Typical MTBF is Greater than 1 Billion Years
189. Fast 1200mV 0C Model Setup Summary
190. Fast 1200mV 0C Model Hold Summary
191. Fast 1200mV 0C Model Recovery Summary
192. Fast 1200mV 0C Model Removal Summary
193. Fast 1200mV 0C Model Minimum Pulse Width Summary
194. Fast 1200mV 0C Model Setup: 'u8|altpll_component|auto_generated|pll1|clk[0]'
195. Fast 1200mV 0C Model Setup: 'u8|altpll_component|auto_generated|pll1|clk[3]'
196. Fast 1200mV 0C Model Setup: 'CLOCK_50'
197. Fast 1200mV 0C Model Setup: 'CLOCK2_50'
198. Fast 1200mV 0C Model Hold: 'u8|altpll_component|auto_generated|pll1|clk[0]'
199. Fast 1200mV 0C Model Hold: 'CLOCK2_50'
200. Fast 1200mV 0C Model Hold: 'u8|altpll_component|auto_generated|pll1|clk[3]'
201. Fast 1200mV 0C Model Hold: 'CLOCK_50'
202. Fast 1200mV 0C Model Recovery: 'u8|altpll_component|auto_generated|pll1|clk[0]'
203. Fast 1200mV 0C Model Recovery: 'u8|altpll_component|auto_generated|pll1|clk[3]'
204. Fast 1200mV 0C Model Recovery: 'CLOCK2_50'
205. Fast 1200mV 0C Model Removal: 'CLOCK2_50'
206. Fast 1200mV 0C Model Removal: 'u8|altpll_component|auto_generated|pll1|clk[0]'
207. Fast 1200mV 0C Model Removal: 'u8|altpll_component|auto_generated|pll1|clk[3]'
208. Fast 1200mV 0C Model Minimum Pulse Width: 'u8|altpll_component|auto_generated|pll1|clk[0]'
209. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
210. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
211. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
212. Fast 1200mV 0C Model Minimum Pulse Width: 'u8|altpll_component|auto_generated|pll1|clk[3]'
213. Setup Times
214. Hold Times
215. Clock to Output Times
216. Minimum Clock to Output Times
217. Propagation Delay
218. Minimum Propagation Delay
219. Output Enable Times
220. Minimum Output Enable Times
221. Output Disable Times
222. Minimum Output Disable Times
223. MTBF Summary
224. Synchronizer Summary
225. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
226. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
227. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
228. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
229. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
230. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
231. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
232. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
233. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
234. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
235. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
236. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
237. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
238. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
239. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
240. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
241. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
242. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
243. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
244. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
245. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
246. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
247. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
248. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
249. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
250. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
251. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
252. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
253. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
254. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
255. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
256. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
257. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
258. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
259. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
260. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
261. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
262. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
263. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
264. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
265. Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
266. Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
267. Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
268. Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
269. Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
270. Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
271. Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
272. Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
273. Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
274. Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
275. Synchronizer Chain #51: Typical MTBF is Greater than 1 Billion Years
276. Synchronizer Chain #52: Typical MTBF is Greater than 1 Billion Years
277. Synchronizer Chain #53: Typical MTBF is Greater than 1 Billion Years
278. Synchronizer Chain #54: Typical MTBF is Greater than 1 Billion Years
279. Multicorner Timing Analysis Summary
280. Setup Times
281. Hold Times
282. Clock to Output Times
283. Minimum Clock to Output Times
284. Propagation Delay
285. Minimum Propagation Delay
286. Board Trace Model Assignments
287. Input Transition Times
288. Signal Integrity Metrics (Slow 1200mv 0c Model)
289. Signal Integrity Metrics (Slow 1200mv 85c Model)
290. Signal Integrity Metrics (Fast 1200mv 0c Model)
291. Setup Transfers
292. Hold Transfers
293. Recovery Transfers
294. Removal Transfers
295. Report TCCS
296. Report RSKM
297. Unconstrained Paths
298. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; DE2_115_CAMERA                                     ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; DE2_115_D5M_VGA.SDC ; OK     ; Wed Dec 28 18:02:38 2016 ;
+---------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; CLOCK2_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK2_50 }                                      ;
; CLOCK3_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK3_50 }                                      ;
; CLOCK_50                                       ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK_50 }                                       ;
; u8|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u8|altpll_component|auto_generated|pll1|inclk[0] ; { u8|altpll_component|auto_generated|pll1|clk[0] } ;
; u8|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK2_50 ; u8|altpll_component|auto_generated|pll1|inclk[0] ; { u8|altpll_component|auto_generated|pll1|clk[1] } ;
; u8|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u8|altpll_component|auto_generated|pll1|inclk[0] ; { u8|altpll_component|auto_generated|pll1|clk[2] } ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u8|altpll_component|auto_generated|pll1|inclk[0] ; { u8|altpll_component|auto_generated|pll1|clk[3] } ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 60.98 MHz  ; 60.98 MHz       ; u8|altpll_component|auto_generated|pll1|clk[3] ;      ;
; 130.99 MHz ; 130.99 MHz      ; u8|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 157.75 MHz ; 157.75 MHz      ; CLOCK_50                                       ;      ;
; 166.36 MHz ; 166.36 MHz      ; CLOCK2_50                                      ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u8|altpll_component|auto_generated|pll1|clk[0] ; 1.942  ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; 11.801 ; 0.000         ;
; CLOCK_50                                       ; 13.661 ; 0.000         ;
; CLOCK2_50                                      ; 13.989 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.323 ; 0.000         ;
; CLOCK2_50                                      ; 0.402 ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.403 ; 0.000         ;
; CLOCK_50                                       ; 0.440 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                  ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u8|altpll_component|auto_generated|pll1|clk[0] ; 2.937  ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; 12.902 ; 0.000         ;
; CLOCK2_50                                      ; 13.751 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                  ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 2.696 ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[0] ; 5.243 ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; 5.252 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u8|altpll_component|auto_generated|pll1|clk[0] ; 4.699  ; 0.000         ;
; CLOCK_50                                       ; 9.645  ; 0.000         ;
; CLOCK2_50                                      ; 9.675  ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; 19.700 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u8|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.942 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[8]      ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 4.808      ;
; 1.942 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[4]      ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 4.808      ;
; 1.942 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[5]      ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 4.808      ;
; 2.173 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[18]     ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 4.577      ;
; 2.173 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[22]     ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 4.577      ;
; 2.173 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[14]     ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 4.577      ;
; 2.173 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[16]     ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 4.577      ;
; 2.211 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[10]     ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.200     ; 4.537      ;
; 2.249 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[6]      ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.195     ; 4.504      ;
; 2.253 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mRD           ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.196     ; 4.499      ;
; 2.253 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|RD_MASK[0]    ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.196     ; 4.499      ;
; 2.253 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|RD_MASK[1]    ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.196     ; 4.499      ;
; 2.290 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[9]      ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.197     ; 4.461      ;
; 2.290 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[7]      ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.197     ; 4.461      ;
; 2.290 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[17]     ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.197     ; 4.461      ;
; 2.290 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[19]     ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.197     ; 4.461      ;
; 2.290 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[20]     ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.197     ; 4.461      ;
; 2.290 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[21]     ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.197     ; 4.461      ;
; 2.366 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 7.534      ;
; 2.468 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[11]     ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.197     ; 4.283      ;
; 2.468 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[12]     ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.197     ; 4.283      ;
; 2.468 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[13]     ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.197     ; 4.283      ;
; 2.468 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[15]     ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.197     ; 4.283      ;
; 2.629 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 7.271      ;
; 2.655 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mWR           ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.196     ; 4.097      ;
; 2.655 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|WR_MASK[0]    ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.196     ; 4.097      ;
; 2.655 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|WR_MASK[1]    ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.196     ; 4.097      ;
; 2.678 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 7.222      ;
; 2.706 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 7.194      ;
; 2.710 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 7.190      ;
; 2.728 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 7.172      ;
; 2.731 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.183      ;
; 2.755 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 7.145      ;
; 2.756 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 7.144      ;
; 2.776 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 7.124      ;
; 2.822 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[8]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 7.078      ;
; 2.839 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 7.061      ;
; 2.841 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.073      ;
; 2.843 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.071      ;
; 2.879 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 7.021      ;
; 2.897 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 7.003      ;
; 2.898 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 7.002      ;
; 2.941 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.959      ;
; 3.003 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[10]     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.895      ;
; 3.007 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.907      ;
; 3.013 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.887      ;
; 3.018 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.882      ;
; 3.022 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.878      ;
; 3.040 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.860      ;
; 3.042 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[6]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 6.861      ;
; 3.044 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.869      ;
; 3.056 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[18]     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.844      ;
; 3.056 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[22]     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.844      ;
; 3.056 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[14]     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.844      ;
; 3.056 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[16]     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.844      ;
; 3.067 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.833      ;
; 3.067 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.833      ;
; 3.075 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.839      ;
; 3.085 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[8]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.815      ;
; 3.087 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.813      ;
; 3.100 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.814      ;
; 3.116 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.784      ;
; 3.123 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[19]     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.778      ;
; 3.149 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[9]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.752      ;
; 3.149 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[7]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.752      ;
; 3.149 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[17]     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.752      ;
; 3.149 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[20]     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.752      ;
; 3.149 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[21]     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 6.752      ;
; 3.151 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.749      ;
; 3.162 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[8]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.738      ;
; 3.166 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[8]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.734      ;
; 3.184 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6] ; Sdram_Control:u9|mADDR[8]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.716      ;
; 3.185 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.729      ;
; 3.187 ; Sdram_Control:u9|rWR2_ADDR[10]                                                                                                                          ; Sdram_Control:u9|rWR2_ADDR[17] ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.735      ;
; 3.187 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.727      ;
; 3.191 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.709      ;
; 3.209 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.691      ;
; 3.209 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.691      ;
; 3.211 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[8]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.689      ;
; 3.212 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 6.695      ;
; 3.233 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]  ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 6.725      ;
; 3.265 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[8]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.635      ;
; 3.266 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[10]     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.632      ;
; 3.266 ; Sdram_Control:u9|rWR2_ADDR[6]                                                                                                                           ; Sdram_Control:u9|rWR2_ADDR[17] ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.653      ;
; 3.273 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]  ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 6.685      ;
; 3.285 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[8]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.615      ;
; 3.291 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[8]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.623      ;
; 3.295 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u9|mADDR[8]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.605      ;
; 3.300 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 6.658      ;
; 3.305 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[6]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 6.598      ;
; 3.308 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 6.650      ;
; 3.319 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[18]     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.581      ;
; 3.319 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[22]     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.581      ;
; 3.319 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[14]     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.581      ;
; 3.319 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[16]     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.581      ;
; 3.321 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 6.586      ;
; 3.322 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|WR_MASK[0]    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 6.580      ;
; 3.322 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|WR_MASK[1]    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 6.580      ;
; 3.322 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mWR           ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 6.580      ;
; 3.325 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 6.575      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u8|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 11.801 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XEND:u12|maxXEND[2]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.421     ; 7.776      ;
; 11.832 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XEND:u12|maxXEND[2]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.421     ; 7.745      ;
; 12.034 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_XEND:u12|maxXEND[2]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.421     ; 7.543      ;
; 12.059 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XEND:u12|maxXEND[2]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.421     ; 7.518      ;
; 12.071 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XEND:u12|maxXEND[2]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.421     ; 7.506      ;
; 12.080 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XEND:u12|maxXEND[2]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.421     ; 7.497      ;
; 12.217 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[6]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.423     ; 7.358      ;
; 12.217 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4] ; CROP_XEND:u12|maxXEND[2]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.421     ; 7.360      ;
; 12.227 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|oXSTART[3]         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.423     ; 7.348      ;
; 12.243 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|minXSTART[6]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.423     ; 7.332      ;
; 12.258 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|oXSTART[3]         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.423     ; 7.317      ;
; 12.377 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5] ; CROP_XEND:u12|maxXEND[2]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.421     ; 7.200      ;
; 12.394 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[0]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.162      ;
; 12.394 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[1]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.162      ;
; 12.394 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[2]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.162      ;
; 12.394 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[3]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.162      ;
; 12.394 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[4]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.162      ;
; 12.394 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[5]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.162      ;
; 12.394 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[6]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.162      ;
; 12.394 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[7]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.162      ;
; 12.394 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[8]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.162      ;
; 12.394 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[9]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.162      ;
; 12.394 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[10] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.162      ;
; 12.394 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[11] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.162      ;
; 12.394 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[12] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.162      ;
; 12.394 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[13] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.162      ;
; 12.394 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[14] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.162      ;
; 12.394 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[15] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.162      ;
; 12.420 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|oXSTART[4]         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.424     ; 7.154      ;
; 12.420 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|oXSTART[9]         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.424     ; 7.154      ;
; 12.425 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[0]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.131      ;
; 12.425 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[1]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.131      ;
; 12.425 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[2]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.131      ;
; 12.425 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[3]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.131      ;
; 12.425 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[4]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.131      ;
; 12.425 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[5]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.131      ;
; 12.425 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[6]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.131      ;
; 12.425 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[7]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.131      ;
; 12.425 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[8]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.131      ;
; 12.425 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[9]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.131      ;
; 12.425 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[10] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.131      ;
; 12.425 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[11] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.131      ;
; 12.425 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[12] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.131      ;
; 12.425 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[13] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.131      ;
; 12.425 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[14] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.131      ;
; 12.425 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[15] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.131      ;
; 12.436 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[12]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.120      ;
; 12.436 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[11]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.120      ;
; 12.436 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[13]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.120      ;
; 12.436 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[14]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.120      ;
; 12.436 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[10]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.120      ;
; 12.436 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[9]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.120      ;
; 12.436 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[15]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.120      ;
; 12.436 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[2]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.120      ;
; 12.436 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[4]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.120      ;
; 12.436 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[3]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.120      ;
; 12.436 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[5]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.120      ;
; 12.436 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[0]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.120      ;
; 12.436 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[1]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.120      ;
; 12.436 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[6]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.120      ;
; 12.436 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[7]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.120      ;
; 12.436 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[8]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.120      ;
; 12.451 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|oXSTART[4]         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.424     ; 7.123      ;
; 12.451 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|oXSTART[9]         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.424     ; 7.123      ;
; 12.458 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_XSTART:u11|minXSTART[6]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.423     ; 7.117      ;
; 12.460 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_XSTART:u11|oXSTART[3]         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.423     ; 7.115      ;
; 12.467 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[12]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.089      ;
; 12.467 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[11]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.089      ;
; 12.467 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[13]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.089      ;
; 12.467 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[14]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.089      ;
; 12.467 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[10]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.089      ;
; 12.467 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[9]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.089      ;
; 12.467 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[15]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.089      ;
; 12.467 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[2]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.089      ;
; 12.467 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[4]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.089      ;
; 12.467 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[3]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.089      ;
; 12.467 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[5]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.089      ;
; 12.467 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[0]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.089      ;
; 12.467 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[1]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.089      ;
; 12.467 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[6]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.089      ;
; 12.467 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[7]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.089      ;
; 12.467 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[8]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 7.089      ;
; 12.473 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[4]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.422     ; 7.103      ;
; 12.485 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|oXSTART[3]         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.423     ; 7.090      ;
; 12.486 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[6]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.423     ; 7.089      ;
; 12.497 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XSTART:u11|oXSTART[3]         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.423     ; 7.078      ;
; 12.498 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XSTART:u11|minXSTART[6]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.423     ; 7.077      ;
; 12.499 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|minXSTART[4]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.422     ; 7.077      ;
; 12.503 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XEND:u12|oXEND[4]             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.415     ; 7.080      ;
; 12.506 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|oXSTART[3]         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.423     ; 7.069      ;
; 12.507 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|minXSTART[6]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.423     ; 7.068      ;
; 12.534 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XEND:u12|oXEND[4]             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.415     ; 7.049      ;
; 12.539 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8] ; CROP_XEND:u12|maxXEND[2]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.421     ; 7.038      ;
; 12.571 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_YEND:u13|oYEND[0]             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.415     ; 7.012      ;
; 12.590 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XEND:u12|maxXEND[3]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.432     ; 6.976      ;
; 12.602 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_YEND:u13|oYEND[0]             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.415     ; 6.981      ;
; 12.621 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XEND:u12|maxXEND[3]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.432     ; 6.945      ;
; 12.627 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; IMAGE_CROP:u14|DarkCounterTemp[0]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 6.929      ;
; 12.627 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; IMAGE_CROP:u14|DarkCounterTemp[1]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 6.929      ;
; 12.627 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; IMAGE_CROP:u14|DarkCounterTemp[2]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.442     ; 6.929      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.661 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.390     ; 4.947      ;
; 13.672 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.390     ; 4.936      ;
; 13.868 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.390     ; 4.740      ;
; 13.967 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.390     ; 4.641      ;
; 14.269 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.390     ; 4.339      ;
; 14.329 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.390     ; 4.279      ;
; 14.336 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.390     ; 4.272      ;
; 14.463 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.390     ; 4.145      ;
; 14.470 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.390     ; 4.138      ;
; 14.556 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.390     ; 4.052      ;
; 14.643 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.390     ; 3.965      ;
; 14.650 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.390     ; 3.958      ;
; 14.772 ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.390     ; 3.836      ;
; 14.874 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.390     ; 3.734      ;
; 16.291 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.626      ;
; 16.291 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.626      ;
; 16.291 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.626      ;
; 16.291 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.626      ;
; 16.291 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.626      ;
; 16.291 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.626      ;
; 16.291 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.626      ;
; 16.291 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.626      ;
; 16.291 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.626      ;
; 16.291 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.626      ;
; 16.291 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.626      ;
; 16.291 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.626      ;
; 16.291 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.626      ;
; 16.291 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.626      ;
; 16.291 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.626      ;
; 16.291 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.626      ;
; 16.302 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.615      ;
; 16.302 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.615      ;
; 16.302 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.615      ;
; 16.302 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.615      ;
; 16.302 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.615      ;
; 16.302 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.615      ;
; 16.302 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.615      ;
; 16.302 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.615      ;
; 16.302 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.615      ;
; 16.302 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.615      ;
; 16.302 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.615      ;
; 16.302 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.615      ;
; 16.302 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.615      ;
; 16.302 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.615      ;
; 16.302 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.615      ;
; 16.302 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.615      ;
; 16.498 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.419      ;
; 16.498 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.419      ;
; 16.498 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.419      ;
; 16.498 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.419      ;
; 16.498 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.419      ;
; 16.498 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.419      ;
; 16.498 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.419      ;
; 16.498 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.419      ;
; 16.498 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.419      ;
; 16.498 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.419      ;
; 16.498 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.419      ;
; 16.498 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.419      ;
; 16.498 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.419      ;
; 16.498 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.419      ;
; 16.498 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.419      ;
; 16.498 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.419      ;
; 16.597 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.320      ;
; 16.597 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.320      ;
; 16.597 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.320      ;
; 16.597 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.320      ;
; 16.597 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.320      ;
; 16.597 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.320      ;
; 16.597 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.320      ;
; 16.597 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.320      ;
; 16.597 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.320      ;
; 16.597 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.320      ;
; 16.597 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.320      ;
; 16.597 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.320      ;
; 16.597 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.320      ;
; 16.597 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.320      ;
; 16.597 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.320      ;
; 16.597 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.320      ;
; 16.939 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.978      ;
; 16.939 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.978      ;
; 16.939 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.978      ;
; 16.939 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.978      ;
; 16.939 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.978      ;
; 16.939 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.978      ;
; 16.939 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.978      ;
; 16.939 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.978      ;
; 16.939 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.978      ;
; 16.939 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.978      ;
; 16.939 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.978      ;
; 16.939 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.978      ;
; 16.939 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.978      ;
; 16.939 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.978      ;
; 16.939 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.978      ;
; 16.939 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.978      ;
; 16.987 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.930      ;
; 16.987 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.930      ;
; 16.987 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.930      ;
; 16.987 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.930      ;
; 16.987 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.930      ;
; 16.987 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.930      ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK2_50'                                                                                                                    ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.989 ; I2C_CCD_Config:u1|senosr_exposure[6] ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.930      ;
; 14.318 ; I2C_CCD_Config:u1|senosr_exposure[6] ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.601      ;
; 14.377 ; I2C_CCD_Config:u1|senosr_exposure[6] ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.542      ;
; 14.381 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.538      ;
; 14.391 ; I2C_CCD_Config:u1|senosr_exposure[6] ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.528      ;
; 14.416 ; I2C_CCD_Config:u1|senosr_exposure[4] ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.503      ;
; 14.440 ; I2C_CCD_Config:u1|senosr_exposure[6] ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.479      ;
; 14.481 ; I2C_CCD_Config:u1|senosr_exposure[6] ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.438      ;
; 14.505 ; Reset_Delay:u0|Cont[4]               ; Reset_Delay:u0|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.413      ;
; 14.506 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.413      ;
; 14.511 ; I2C_CCD_Config:u1|senosr_exposure[6] ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.408      ;
; 14.511 ; I2C_CCD_Config:u1|senosr_exposure[5] ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.408      ;
; 14.522 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.395      ;
; 14.522 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.395      ;
; 14.522 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.395      ;
; 14.522 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.395      ;
; 14.522 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.395      ;
; 14.522 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.395      ;
; 14.522 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.395      ;
; 14.522 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.395      ;
; 14.522 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.395      ;
; 14.522 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.395      ;
; 14.524 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.393      ;
; 14.524 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.393      ;
; 14.524 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.393      ;
; 14.524 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.393      ;
; 14.524 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.393      ;
; 14.524 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.393      ;
; 14.524 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.393      ;
; 14.524 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.393      ;
; 14.524 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.393      ;
; 14.524 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.393      ;
; 14.570 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 5.343      ;
; 14.570 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 5.343      ;
; 14.570 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 5.343      ;
; 14.570 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 5.343      ;
; 14.570 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 5.343      ;
; 14.570 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 5.343      ;
; 14.570 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 5.343      ;
; 14.570 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 5.343      ;
; 14.570 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 5.343      ;
; 14.570 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 5.343      ;
; 14.572 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.347      ;
; 14.572 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.347      ;
; 14.572 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.347      ;
; 14.572 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.347      ;
; 14.572 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.347      ;
; 14.572 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.347      ;
; 14.572 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.347      ;
; 14.572 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.347      ;
; 14.572 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.347      ;
; 14.572 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.347      ;
; 14.572 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.347      ;
; 14.572 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.347      ;
; 14.572 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.347      ;
; 14.572 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.347      ;
; 14.572 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.347      ;
; 14.572 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.347      ;
; 14.578 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.341      ;
; 14.594 ; Reset_Delay:u0|Cont[0]               ; Reset_Delay:u0|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.324      ;
; 14.616 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.301      ;
; 14.616 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.301      ;
; 14.616 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.301      ;
; 14.616 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.301      ;
; 14.616 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.301      ;
; 14.616 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.301      ;
; 14.616 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.301      ;
; 14.616 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.301      ;
; 14.616 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.301      ;
; 14.616 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.301      ;
; 14.617 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.302      ;
; 14.636 ; I2C_CCD_Config:u1|senosr_exposure[5] ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.283      ;
; 14.663 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.256      ;
; 14.668 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.251      ;
; 14.676 ; Reset_Delay:u0|Cont[5]               ; Reset_Delay:u0|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.242      ;
; 14.688 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 5.225      ;
; 14.688 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 5.225      ;
; 14.688 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 5.225      ;
; 14.688 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 5.225      ;
; 14.688 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 5.225      ;
; 14.688 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 5.225      ;
; 14.688 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 5.225      ;
; 14.688 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 5.225      ;
; 14.688 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 5.225      ;
; 14.688 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 5.225      ;
; 14.692 ; I2C_CCD_Config:u1|senosr_exposure[6] ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.227      ;
; 14.695 ; I2C_CCD_Config:u1|senosr_exposure[6] ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.224      ;
; 14.695 ; Reset_Delay:u0|Cont[3]               ; Reset_Delay:u0|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.223      ;
; 14.708 ; I2C_CCD_Config:u1|senosr_exposure[5] ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.211      ;
; 14.711 ; I2C_CCD_Config:u1|senosr_exposure[4] ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.208      ;
; 14.720 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.199      ;
; 14.734 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 5.179      ;
; 14.734 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 5.179      ;
; 14.734 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 5.179      ;
; 14.734 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 5.179      ;
; 14.734 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 5.179      ;
; 14.734 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 5.179      ;
; 14.734 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 5.179      ;
; 14.734 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 5.179      ;
; 14.734 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 5.179      ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u8|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                        ; To Node                                                                                                                                                                             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.323 ; Sdram_Control:u9|mDATAOUT[26]                                                                                                                                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 0.997      ;
; 0.324 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                              ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.977      ;
; 0.342 ; Sdram_Control:u9|mDATAOUT[10]                                                                                                                                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.011      ;
; 0.346 ; Sdram_Control:u9|mDATAOUT[13]                                                                                                                                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.020      ;
; 0.351 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                              ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.004      ;
; 0.352 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                              ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.005      ;
; 0.354 ; Sdram_Control:u9|mDATAOUT[18]                                                                                                                                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.028      ;
; 0.366 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                              ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.028      ;
; 0.374 ; Sdram_Control:u9|mDATAOUT[9]                                                                                                                                     ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.031      ;
; 0.384 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.669      ;
; 0.389 ; Sdram_Control:u9|mDATAOUT[3]                                                                                                                                     ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.046      ;
; 0.389 ; Sdram_Control:u9|mDATAOUT[19]                                                                                                                                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.063      ;
; 0.389 ; Sdram_Control:u9|mDATAOUT[20]                                                                                                                                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.063      ;
; 0.393 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                              ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.055      ;
; 0.394 ; Sdram_Control:u9|mDATAOUT[21]                                                                                                                                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.070      ;
; 0.400 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                              ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.062      ;
; 0.402 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u9|command:u_command|rw_flag                                                                                                                       ; Sdram_Control:u9|command:u_command|rw_flag                                                                                                                                          ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u9|OUT_VALID                                                                                                                                       ; Sdram_Control:u9|OUT_VALID                                                                                                                                                          ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u9|mWR_DONE                                                                                                                                        ; Sdram_Control:u9|mWR_DONE                                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u9|Write                                                                                                                                           ; Sdram_Control:u9|Write                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u9|mRD_DONE                                                                                                                                        ; Sdram_Control:u9|mRD_DONE                                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u9|ST[0]                                                                                                                                           ; Sdram_Control:u9|ST[0]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u9|IN_REQ                                                                                                                                          ; Sdram_Control:u9|IN_REQ                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u9|mLENGTH[6]                                                                                                                                      ; Sdram_Control:u9|mLENGTH[6]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u9|command:u_command|oe4                                                                                                                           ; Sdram_Control:u9|command:u_command|oe4                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u9|command:u_command|do_rw                                                                                                                         ; Sdram_Control:u9|command:u_command|do_rw                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u9|command:u_command|CM_ACK                                                                                                                        ; Sdram_Control:u9|command:u_command|CM_ACK                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u9|command:u_command|ex_read                                                                                                                       ; Sdram_Control:u9|command:u_command|ex_read                                                                                                                                          ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u9|command:u_command|REF_ACK                                                                                                                       ; Sdram_Control:u9|command:u_command|REF_ACK                                                                                                                                          ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u9|control_interface:u_control_interface|REF_REQ                                                                                                   ; Sdram_Control:u9|control_interface:u_control_interface|REF_REQ                                                                                                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u9|command:u_command|ex_write                                                                                                                      ; Sdram_Control:u9|command:u_command|ex_write                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u9|control_interface:u_control_interface|init_timer[0]                                                                                             ; Sdram_Control:u9|control_interface:u_control_interface|init_timer[0]                                                                                                                ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.407 ; Sdram_Control:u9|Read                                                                                                                                            ; Sdram_Control:u9|Read                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Sdram_Control:u9|control_interface:u_control_interface|CMD_ACK                                                                                                   ; Sdram_Control:u9|control_interface:u_control_interface|CMD_ACK                                                                                                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; Sdram_Control:u9|mDATAOUT[2]                                                                                                                                     ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.082      ;
; 0.408 ; Sdram_Control:u9|command:u_command|do_precharge                                                                                                                  ; Sdram_Control:u9|command:u_command|do_precharge                                                                                                                                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Sdram_Control:u9|command:u_command|do_load_mode                                                                                                                  ; Sdram_Control:u9|command:u_command|do_load_mode                                                                                                                                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.417 ; Sdram_Control:u9|mDATAOUT[7]                                                                                                                                     ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.091      ;
; 0.425 ; Sdram_Control:u9|mDATAOUT[27]                                                                                                                                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.082      ;
; 0.427 ; Sdram_Control:u9|command:u_command|BA[0]                                                                                                                         ; Sdram_Control:u9|BA[0]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[10]                                                                                                 ; Sdram_Control:u9|command:u_command|SA[2]                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; Sdram_Control:u9|command:u_command|BA[1]                                                                                                                         ; Sdram_Control:u9|BA[1]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[9]                                                                                                  ; Sdram_Control:u9|command:u_command|SA[1]                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[22]                                                                                                 ; Sdram_Control:u9|command:u_command|CS_N[0]                                                                                                                                          ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u9|command:u_command|do_rw                                                                                                                         ; Sdram_Control:u9|command:u_command|SA[10]                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; Sdram_Control:u9|command:u_command|rp_shift[0]                                                                                                                   ; Sdram_Control:u9|command:u_command|rp_done                                                                                                                                          ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; Sdram_Control:u9|command:u_command|CKE                                                                                                                           ; Sdram_Control:u9|CKE                                                                                                                                                                ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[17]                                                                                                 ; Sdram_Control:u9|command:u_command|SA[9]                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[8]                                                                                                  ; Sdram_Control:u9|command:u_command|SA[0]                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Sdram_Control:u9|command:u_command|rw_shift[1]                                                                                                                   ; Sdram_Control:u9|command:u_command|rw_shift[0]                                                                                                                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u9|command:u_command|rp_shift[1]                                                                                                                   ; Sdram_Control:u9|command:u_command|rp_shift[0]                                                                                                                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u9|command:u_command|rp_shift[2]                                                                                                                   ; Sdram_Control:u9|command:u_command|rp_shift[1]                                                                                                                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u9|command:u_command|rw_shift[0]                                                                                                                   ; Sdram_Control:u9|command:u_command|do_rw                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[19]                                                                                                 ; Sdram_Control:u9|command:u_command|SA[11]                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[16]                                                                                                 ; Sdram_Control:u9|command:u_command|SA[8]                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[7]                                                                                                  ; Sdram_Control:u9|command:u_command|SA[7]                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[11]                                                                                                 ; Sdram_Control:u9|command:u_command|SA[3]                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; Sdram_Control:u9|command:u_command|CS_N[0]                                                                                                                       ; Sdram_Control:u9|CS_N[0]                                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.699      ;
; 0.433 ; Sdram_Control:u9|mDATAOUT[11]                                                                                                                                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.090      ;
; 0.434 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                              ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.096      ;
; 0.443 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]               ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.708      ;
; 0.443 ; Sdram_Control:u9|command:u_command|REF_ACK                                                                                                                       ; Sdram_Control:u9|control_interface:u_control_interface|REF_REQ                                                                                                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.709      ;
; 0.460 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.048      ;
; 0.461 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9     ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.725      ;
; 0.474 ; Sdram_Control:u9|control_interface:u_control_interface|REF_REQ                                                                                                   ; Sdram_Control:u9|command:u_command|REF_ACK                                                                                                                                          ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.740      ;
; 0.475 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.063      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK2_50'                                                                                                                           ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; Reset_Delay:u0|oRST_0                    ; Reset_Delay:u0|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u0|oRST_2                    ; Reset_Delay:u0|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u0|oRST_4                    ; Reset_Delay:u0|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u0|oRST_3                    ; Reset_Delay:u0|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.404 ; I2C_CCD_Config:u1|senosr_exposure[0]     ; I2C_CCD_Config:u1|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.669      ;
; 0.407 ; Reset_Delay:u0|Cont[0]                   ; Reset_Delay:u0|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.674      ;
; 0.429 ; I2C_CCD_Config:u1|iexposure_adj_delay[1] ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.695      ;
; 0.440 ; Clock_Delay:u19|oCLK_0                   ; Clock_Delay:u19|oCLK_0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.669      ;
; 0.442 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.708      ;
; 0.575 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.841      ;
; 0.633 ; Clock_Delay:u19|Cont[3]                  ; Clock_Delay:u19|Cont[3]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.899      ;
; 0.634 ; Clock_Delay:u19|Cont[5]                  ; Clock_Delay:u19|Cont[5]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.900      ;
; 0.635 ; Clock_Delay:u19|Cont[1]                  ; Clock_Delay:u19|Cont[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.901      ;
; 0.638 ; Clock_Delay:u19|Cont[2]                  ; Clock_Delay:u19|Cont[2]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.904      ;
; 0.639 ; Clock_Delay:u19|Cont[4]                  ; Clock_Delay:u19|Cont[4]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.905      ;
; 0.641 ; I2C_CCD_Config:u1|combo_cnt[15]          ; I2C_CCD_Config:u1|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.907      ;
; 0.642 ; Reset_Delay:u0|Cont[11]                  ; Reset_Delay:u0|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; I2C_CCD_Config:u1|combo_cnt[13]          ; I2C_CCD_Config:u1|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; I2C_CCD_Config:u1|combo_cnt[1]           ; I2C_CCD_Config:u1|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.908      ;
; 0.643 ; Reset_Delay:u0|Cont[8]                   ; Reset_Delay:u0|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; I2C_CCD_Config:u1|combo_cnt[2]           ; I2C_CCD_Config:u1|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; I2C_CCD_Config:u1|iexposure_adj_delay[0] ; I2C_CCD_Config:u1|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; I2C_CCD_Config:u1|combo_cnt[19]          ; I2C_CCD_Config:u1|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; I2C_CCD_Config:u1|combo_cnt[12]          ; I2C_CCD_Config:u1|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; I2C_CCD_Config:u1|combo_cnt[3]           ; I2C_CCD_Config:u1|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.911      ;
; 0.646 ; Reset_Delay:u0|Cont[9]                   ; Reset_Delay:u0|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.913      ;
; 0.646 ; I2C_CCD_Config:u1|combo_cnt[14]          ; I2C_CCD_Config:u1|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.912      ;
; 0.647 ; Reset_Delay:u0|Cont[24]                  ; Reset_Delay:u0|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.915      ;
; 0.647 ; Reset_Delay:u0|Cont[24]                  ; Reset_Delay:u0|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.915      ;
; 0.647 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.913      ;
; 0.648 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.914      ;
; 0.655 ; Clock_Delay:u19|Cont[13]                 ; Clock_Delay:u19|Cont[13]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.921      ;
; 0.655 ; Clock_Delay:u19|Cont[15]                 ; Clock_Delay:u19|Cont[15]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.921      ;
; 0.655 ; Reset_Delay:u0|Cont[6]                   ; Reset_Delay:u0|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; Reset_Delay:u0|Cont[22]                  ; Reset_Delay:u0|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; I2C_CCD_Config:u1|combo_cnt[11]          ; I2C_CCD_Config:u1|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.921      ;
; 0.655 ; I2C_CCD_Config:u1|combo_cnt[9]           ; I2C_CCD_Config:u1|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.921      ;
; 0.656 ; Clock_Delay:u19|Cont[11]                 ; Clock_Delay:u19|Cont[11]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; Clock_Delay:u19|Cont[19]                 ; Clock_Delay:u19|Cont[19]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; Clock_Delay:u19|Cont[21]                 ; Clock_Delay:u19|Cont[21]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; Clock_Delay:u19|Cont[29]                 ; Clock_Delay:u19|Cont[29]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; Reset_Delay:u0|Cont[13]                  ; Reset_Delay:u0|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u0|Cont[15]                  ; Reset_Delay:u0|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u0|Cont[14]                  ; Reset_Delay:u0|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u0|Cont[16]                  ; Reset_Delay:u0|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u0|Cont[3]                   ; Reset_Delay:u0|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u0|Cont[2]                   ; Reset_Delay:u0|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u0|Cont[5]                   ; Reset_Delay:u0|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; I2C_CCD_Config:u1|combo_cnt[7]           ; I2C_CCD_Config:u1|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; Clock_Delay:u19|Cont[17]                 ; Clock_Delay:u19|Cont[17]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; Clock_Delay:u19|Cont[27]                 ; Clock_Delay:u19|Cont[27]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; Reset_Delay:u0|Cont[20]                  ; Reset_Delay:u0|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u0|Cont[12]                  ; Reset_Delay:u0|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u0|Cont[10]                  ; Reset_Delay:u0|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u0|Cont[19]                  ; Reset_Delay:u0|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u0|Cont[18]                  ; Reset_Delay:u0|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u0|Cont[4]                   ; Reset_Delay:u0|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u0|Cont[21]                  ; Reset_Delay:u0|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u0|Cont[29]                  ; Reset_Delay:u0|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.922      ;
; 0.658 ; Clock_Delay:u19|Cont[31]                 ; Clock_Delay:u19|Cont[31]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Clock_Delay:u19|Cont[6]                  ; Clock_Delay:u19|Cont[6]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Clock_Delay:u19|Cont[7]                  ; Clock_Delay:u19|Cont[7]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Clock_Delay:u19|Cont[9]                  ; Clock_Delay:u19|Cont[9]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Clock_Delay:u19|Cont[22]                 ; Clock_Delay:u19|Cont[22]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Reset_Delay:u0|Cont[30]                  ; Reset_Delay:u0|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u0|Cont[24]                  ; Reset_Delay:u0|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u0|Cont[26]                  ; Reset_Delay:u0|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u0|Cont[27]                  ; Reset_Delay:u0|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u0|Cont[28]                  ; Reset_Delay:u0|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; I2C_CCD_Config:u1|combo_cnt[5]           ; I2C_CCD_Config:u1|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; Clock_Delay:u19|Cont[23]                 ; Clock_Delay:u19|Cont[23]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; Clock_Delay:u19|Cont[25]                 ; Clock_Delay:u19|Cont[25]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; Reset_Delay:u0|Cont[31]                  ; Reset_Delay:u0|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; Reset_Delay:u0|Cont[17]                  ; Reset_Delay:u0|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; Clock_Delay:u19|Cont[0]                  ; Clock_Delay:u19|Cont[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; Clock_Delay:u19|Cont[14]                 ; Clock_Delay:u19|Cont[14]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; Clock_Delay:u19|Cont[16]                 ; Clock_Delay:u19|Cont[16]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; Reset_Delay:u0|Cont[7]                   ; Reset_Delay:u0|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; I2C_CCD_Config:u1|combo_cnt[10]          ; I2C_CCD_Config:u1|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.926      ;
; 0.661 ; Clock_Delay:u19|Cont[8]                  ; Clock_Delay:u19|Cont[8]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; Clock_Delay:u19|Cont[10]                 ; Clock_Delay:u19|Cont[10]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; Clock_Delay:u19|Cont[12]                 ; Clock_Delay:u19|Cont[12]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; Clock_Delay:u19|Cont[18]                 ; Clock_Delay:u19|Cont[18]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; Clock_Delay:u19|Cont[20]                 ; Clock_Delay:u19|Cont[20]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; Reset_Delay:u0|Cont[23]                  ; Reset_Delay:u0|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; Reset_Delay:u0|Cont[25]                  ; Reset_Delay:u0|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u8|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.403 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; CROP_XSTART:u11|minXSTART[7]                                                                                                                                                         ; CROP_XSTART:u11|minXSTART[7]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; CROP_XSTART:u11|minXSTART[8]                                                                                                                                                         ; CROP_XSTART:u11|minXSTART[8]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; VGA_Controller:u16|mVGA_V_SYNC                                                                                                                                                       ; VGA_Controller:u16|mVGA_V_SYNC                                                                                                                                                       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; CROP_XSTART:u11|rowFirstVal                                                                                                                                                          ; CROP_XSTART:u11|rowFirstVal                                                                                                                                                          ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; CROP_XSTART:u11|minXSTART[1]                                                                                                                                                         ; CROP_XSTART:u11|minXSTART[1]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; CROP_XSTART:u11|minXSTART[2]                                                                                                                                                         ; CROP_XSTART:u11|minXSTART[2]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; CROP_XSTART:u11|minXSTART[3]                                                                                                                                                         ; CROP_XSTART:u11|minXSTART[3]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; CROP_XSTART:u11|minXSTART[4]                                                                                                                                                         ; CROP_XSTART:u11|minXSTART[4]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; CROP_XSTART:u11|minXSTART[5]                                                                                                                                                         ; CROP_XSTART:u11|minXSTART[5]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; CROP_XSTART:u11|minXSTART[6]                                                                                                                                                         ; CROP_XSTART:u11|minXSTART[6]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; CROP_XSTART:u11|minXSTART[9]                                                                                                                                                         ; CROP_XSTART:u11|minXSTART[9]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.669      ;
; 0.421 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.686      ;
; 0.423 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.688      ;
; 0.424 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.373      ; 1.019      ;
; 0.432 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.696      ;
; 0.439 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.364      ; 1.025      ;
; 0.448 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.365      ; 1.035      ;
; 0.454 ; CROP_XEND:u12|X_Cont[1]                                                                                                                                                              ; CROP_XSTART:u11|minXSTART[1]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.717      ;
; 0.457 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.722      ;
; 0.459 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.365      ; 1.046      ;
; 0.460 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.725      ;
; 0.460 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.364      ; 1.046      ;
; 0.464 ; VGA_Controller:u16|H_Cont[6]                                                                                                                                                         ; VGA_Controller:u16|mVGA_H_SYNC                                                                                                                                                       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.727      ;
; 0.465 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.365      ; 1.052      ;
; 0.468 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.364      ; 1.054      ;
; 0.469 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.734      ;
; 0.470 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.364      ; 1.056      ;
; 0.471 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.364      ; 1.057      ;
; 0.475 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.373      ; 1.070      ;
; 0.481 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.373      ; 1.076      ;
; 0.493 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.364      ; 1.079      ;
; 0.544 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.809      ;
; 0.547 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.812      ;
; 0.575 ; CROP_XEND:u12|maxXEND[6]                                                                                                                                                             ; CROP_XEND:u12|oXEND[6]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.839      ;
; 0.577 ; CROP_XEND:u12|maxXEND[8]                                                                                                                                                             ; CROP_XEND:u12|oXEND[8]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.841      ;
; 0.578 ; CROP_XSTART:u11|minXSTART[8]                                                                                                                                                         ; CROP_XSTART:u11|oXSTART[8]                                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.842      ;
; 0.581 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.846      ;
; 0.588 ; IMAGE_CROP:u14|DarkCounterTemp[15]                                                                                                                                                   ; IMAGE_CROP:u14|oDarkCounter[15]                                                                                                                                                      ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.851      ;
; 0.594 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.859      ;
; 0.596 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.862      ;
; 0.596 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.861      ;
; 0.598 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.863      ;
; 0.601 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.866      ;
; 0.602 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.866      ;
; 0.604 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.868      ;
; 0.605 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.870      ;
; 0.605 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.871      ;
; 0.613 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.879      ;
; 0.620 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.885      ;
; 0.622 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.887      ;
; 0.624 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.890      ;
; 0.624 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.889      ;
; 0.624 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.889      ;
; 0.656 ; CROP_XEND:u12|Y_Cont[15]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[15]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.920      ;
; 0.656 ; CROP_XEND:u12|Y_Cont[13]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[13]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.920      ;
; 0.656 ; CROP_XEND:u12|Y_Cont[3]                                                                                                                                                              ; CROP_XEND:u12|Y_Cont[3]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.920      ;
; 0.657 ; CROP_XEND:u12|Y_Cont[11]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[11]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.921      ;
; 0.657 ; CROP_XEND:u12|Y_Cont[1]                                                                                                                                                              ; CROP_XEND:u12|Y_Cont[1]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.921      ;
; 0.659 ; CROP_XEND:u12|Y_Cont[9]                                                                                                                                                              ; CROP_XEND:u12|Y_Cont[9]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.923      ;
; 0.659 ; VGA_Controller:u16|H_Cont[3]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[3]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.922      ;
; 0.660 ; CROP_XEND:u12|maxXEND[7]                                                                                                                                                             ; CROP_XEND:u12|oXEND[7]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.924      ;
; 0.660 ; VGA_Controller:u16|V_Cont[1]                                                                                                                                                         ; VGA_Controller:u16|V_Cont[1]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.922      ;
; 0.660 ; VGA_Controller:u16|V_Cont[3]                                                                                                                                                         ; VGA_Controller:u16|V_Cont[3]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.922      ;
; 0.661 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; CROP_XEND:u12|Y_Cont[14]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[14]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.925      ;
; 0.661 ; CROP_XEND:u12|Y_Cont[2]                                                                                                                                                              ; CROP_XEND:u12|Y_Cont[2]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.925      ;
; 0.661 ; VGA_Controller:u16|H_Cont[10]                                                                                                                                                        ; VGA_Controller:u16|H_Cont[10]                                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.924      ;
; 0.661 ; VGA_Controller:u16|H_Cont[1]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[1]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.924      ;
; 0.661 ; VGA_Controller:u16|H_Cont[2]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[2]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.924      ;
; 0.662 ; CROP_XEND:u12|Y_Cont[12]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[12]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.926      ;
; 0.662 ; CROP_XEND:u12|Y_Cont[10]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[10]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.926      ;
; 0.662 ; CROP_XEND:u12|Y_Cont[4]                                                                                                                                                              ; CROP_XEND:u12|Y_Cont[4]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.926      ;
; 0.662 ; VGA_Controller:u16|V_Cont[11]                                                                                                                                                        ; VGA_Controller:u16|V_Cont[11]                                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.924      ;
; 0.662 ; VGA_Controller:u16|H_Cont[9]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[9]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.925      ;
; 0.662 ; VGA_Controller:u16|H_Cont[11]                                                                                                                                                        ; VGA_Controller:u16|H_Cont[11]                                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.925      ;
; 0.662 ; VGA_Controller:u16|H_Cont[8]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[8]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.925      ;
; 0.662 ; VGA_Controller:u16|H_Cont[7]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[7]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.925      ;
; 0.663 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.929      ;
; 0.663 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; VGA_Controller:u16|V_Cont[4]                                                                                                                                                         ; VGA_Controller:u16|V_Cont[4]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.925      ;
; 0.663 ; VGA_Controller:u16|V_Cont[5]                                                                                                                                                         ; VGA_Controller:u16|V_Cont[5]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.925      ;
; 0.663 ; VGA_Controller:u16|V_Cont[7]                                                                                                                                                         ; VGA_Controller:u16|V_Cont[7]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 0.925      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.440 ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.669      ;
; 0.634 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.901      ;
; 0.655 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.660 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.951 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.218      ;
; 0.964 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.231      ;
; 0.969 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.236      ;
; 0.973 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.984 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.251      ;
; 0.987 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.254      ;
; 0.987 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.254      ;
; 0.988 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.255      ;
; 0.989 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.256      ;
; 0.992 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.259      ;
; 0.992 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.259      ;
; 0.993 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.260      ;
; 0.993 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.260      ;
; 0.993 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.260      ;
; 1.072 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.339      ;
; 1.077 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.344      ;
; 1.090 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.357      ;
; 1.094 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.361      ;
; 1.094 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.361      ;
; 1.094 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.361      ;
; 1.095 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.362      ;
; 1.095 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.362      ;
; 1.096 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.363      ;
; 1.096 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.363      ;
; 1.099 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.366      ;
; 1.099 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.366      ;
; 1.100 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.367      ;
; 1.101 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.368      ;
; 1.101 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.368      ;
; 1.110 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.377      ;
; 1.113 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.380      ;
; 1.113 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.380      ;
; 1.114 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.381      ;
; 1.114 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.381      ;
; 1.114 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.381      ;
; 1.115 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.382      ;
; 1.118 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.385      ;
; 1.118 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.385      ;
; 1.119 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.386      ;
; 1.119 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.386      ;
; 1.198 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.465      ;
; 1.203 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.470      ;
; 1.216 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.483      ;
; 1.220 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.487      ;
; 1.220 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.487      ;
; 1.221 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.488      ;
; 1.221 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.488      ;
; 1.222 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.489      ;
; 1.222 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.489      ;
; 1.225 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.492      ;
; 1.225 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.492      ;
; 1.227 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.494      ;
; 1.227 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.494      ;
; 1.236 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.503      ;
; 1.239 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.506      ;
; 1.239 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.506      ;
; 1.240 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.507      ;
; 1.240 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.507      ;
; 1.241 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.508      ;
; 1.244 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.511      ;
; 1.244 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.511      ;
; 1.245 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.512      ;
; 1.324 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.591      ;
; 1.329 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.596      ;
; 1.342 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.609      ;
; 1.346 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.613      ;
; 1.346 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.613      ;
; 1.347 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.614      ;
; 1.348 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.615      ;
; 1.348 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.615      ;
; 1.351 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.618      ;
; 1.351 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.618      ;
; 1.353 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.620      ;
; 1.362 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.629      ;
; 1.365 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.632      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u8|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.937 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 4.021      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 2.961 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.902     ; 4.009      ;
; 3.041 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.908     ; 4.039      ;
; 3.064 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.896     ; 4.028      ;
; 3.182 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 3.568      ;
; 3.182 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 3.568      ;
; 3.182 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 3.568      ;
; 3.182 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 3.568      ;
; 3.182 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 3.568      ;
; 3.182 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 3.568      ;
; 3.182 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 3.568      ;
; 3.182 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 3.568      ;
; 3.182 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 3.568      ;
; 3.182 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 3.568      ;
; 3.182 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 3.568      ;
; 3.183 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 3.567      ;
; 3.183 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 3.567      ;
; 3.183 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 3.567      ;
; 3.183 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 3.567      ;
; 3.183 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 3.567      ;
; 3.183 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 3.567      ;
; 3.183 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 3.567      ;
; 3.183 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 3.567      ;
; 3.183 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 3.567      ;
; 3.183 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 3.567      ;
; 3.183 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 3.567      ;
; 3.183 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 3.567      ;
; 3.183 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.199     ; 3.566      ;
; 3.183 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.199     ; 3.566      ;
; 3.183 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.199     ; 3.566      ;
; 3.183 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.199     ; 3.566      ;
; 3.183 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 3.567      ;
; 3.183 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.199     ; 3.566      ;
; 3.183 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.199     ; 3.566      ;
; 3.183 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.199     ; 3.566      ;
; 3.183 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 3.567      ;
; 3.183 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.199     ; 3.566      ;
; 3.183 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.198     ; 3.567      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u8|altpll_component|auto_generated|pll1|clk[3]'                                                                                             ;
+--------+-----------------------+------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                            ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 12.902 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|mVGA_V_SYNC     ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.307     ; 3.739      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[0]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.306     ; 3.739      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[1]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.306     ; 3.739      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[2]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.306     ; 3.739      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[3]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.306     ; 3.739      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[4]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.306     ; 3.739      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[5]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.306     ; 3.739      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[7]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.306     ; 3.739      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[8]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.306     ; 3.739      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[9]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.306     ; 3.739      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[10]      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.306     ; 3.739      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[11]      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.306     ; 3.739      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[12]      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.306     ; 3.739      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[6]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.306     ; 3.739      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[13]           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.271     ; 3.774      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[14]           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.271     ; 3.774      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[15]           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.271     ; 3.774      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[10]           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.271     ; 3.774      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[11]           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.271     ; 3.774      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[5]            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.272     ; 3.773      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[0]            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.271     ; 3.774      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[1]            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.271     ; 3.774      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[2]            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.271     ; 3.774      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[3]            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.271     ; 3.774      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[4]            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.271     ; 3.774      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[6]            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.272     ; 3.773      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[8]            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.272     ; 3.773      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[9]            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.271     ; 3.774      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[7]            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.271     ; 3.774      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[12]           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.271     ; 3.774      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|maxYEND[1]           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.272     ; 3.773      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|maxYEND[2]           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.272     ; 3.773      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[0]           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.283     ; 3.762      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[1]           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.272     ; 3.773      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[3]           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.272     ; 3.773      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[6]           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.283     ; 3.762      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[7]           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.283     ; 3.762      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[8]           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.283     ; 3.762      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|oXEND[0]             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.763      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|oXEND[6]             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.283     ; 3.762      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|oXEND[7]             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.283     ; 3.762      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|oXEND[8]             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.283     ; 3.762      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[0]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.283     ; 3.762      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[7]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.283     ; 3.762      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[8]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.283     ; 3.762      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[0]         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.283     ; 3.762      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[8]         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.283     ; 3.762      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|DarkCounterTemp[0]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.763      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|DarkCounterTemp[1]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.763      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|DarkCounterTemp[2]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.763      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|DarkCounterTemp[3]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.763      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|DarkCounterTemp[4]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.763      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|DarkCounterTemp[5]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.763      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|DarkCounterTemp[6]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.763      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|DarkCounterTemp[7]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.763      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|DarkCounterTemp[8]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.763      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|DarkCounterTemp[9]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.763      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|DarkCounterTemp[10] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.763      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|DarkCounterTemp[11] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.763      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|DarkCounterTemp[12] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.763      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|DarkCounterTemp[13] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.763      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|DarkCounterTemp[14] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.763      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|DarkCounterTemp[15] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.763      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oVGA_BLANK      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.309     ; 3.736      ;
; 12.903 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oVGA_H_SYNC     ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.312     ; 3.733      ;
; 12.904 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|oYEND[0]             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.280     ; 3.764      ;
; 12.904 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|oYEND[1]             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.280     ; 3.764      ;
; 12.904 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|oYEND[2]             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.280     ; 3.764      ;
; 12.904 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|oXEND[1]             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.280     ; 3.764      ;
; 12.904 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|oXEND[2]             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.280     ; 3.764      ;
; 12.904 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|oXEND[3]             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.280     ; 3.764      ;
; 12.904 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|oXEND[4]             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.280     ; 3.764      ;
; 12.904 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|rowFirstVal        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.280     ; 3.764      ;
; 12.904 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDarkCounter[12]    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.762      ;
; 12.904 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDarkCounter[11]    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.762      ;
; 12.904 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDarkCounter[13]    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.762      ;
; 12.904 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDarkCounter[14]    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.762      ;
; 12.904 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDarkCounter[10]    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.762      ;
; 12.904 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDarkCounter[9]     ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.762      ;
; 12.904 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDarkCounter[15]    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.762      ;
; 12.904 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDarkCounter[2]     ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.762      ;
; 12.904 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDarkCounter[4]     ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.762      ;
; 12.904 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDarkCounter[3]     ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.762      ;
; 12.904 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDarkCounter[5]     ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.762      ;
; 12.904 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDarkCounter[0]     ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.762      ;
; 12.904 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDarkCounter[1]     ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.762      ;
; 12.904 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDarkCounter[6]     ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.762      ;
; 12.904 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDarkCounter[7]     ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.762      ;
; 12.904 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDarkCounter[8]     ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.282     ; 3.762      ;
; 12.906 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[9]            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.286     ; 3.756      ;
; 12.906 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[11]           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.286     ; 3.756      ;
; 12.906 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[12]           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.286     ; 3.756      ;
; 12.906 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[14]           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.286     ; 3.756      ;
; 12.906 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[15]           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.286     ; 3.756      ;
; 12.906 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[7]            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.286     ; 3.756      ;
; 12.906 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[6]            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.286     ; 3.756      ;
; 12.906 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[3]            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.286     ; 3.756      ;
; 12.906 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[0]            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.286     ; 3.756      ;
; 12.906 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[8]            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.286     ; 3.756      ;
; 12.906 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[10]           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.286     ; 3.756      ;
+--------+-----------------------+------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK2_50'                                                                                                         ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.751 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.468     ; 5.779      ;
; 13.756 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.468     ; 5.774      ;
; 13.802 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.472     ; 5.724      ;
; 13.845 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.468     ; 5.685      ;
; 13.920 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.472     ; 5.606      ;
; 13.966 ; I2C_CCD_Config:u1|combo_cnt[2]  ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.472     ; 5.560      ;
; 13.972 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.468     ; 5.558      ;
; 13.977 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.472     ; 5.549      ;
; 13.981 ; I2C_CCD_Config:u1|combo_cnt[6]  ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.472     ; 5.545      ;
; 14.083 ; I2C_CCD_Config:u1|combo_cnt[0]  ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.472     ; 5.443      ;
; 14.089 ; I2C_CCD_Config:u1|combo_cnt[10] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.472     ; 5.437      ;
; 14.112 ; I2C_CCD_Config:u1|combo_cnt[4]  ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.472     ; 5.414      ;
; 14.149 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.507     ; 5.342      ;
; 14.193 ; I2C_CCD_Config:u1|combo_cnt[9]  ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.472     ; 5.333      ;
; 14.244 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.472     ; 5.282      ;
; 14.277 ; I2C_CCD_Config:u1|combo_cnt[5]  ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.472     ; 5.249      ;
; 14.358 ; I2C_CCD_Config:u1|combo_cnt[8]  ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.472     ; 5.168      ;
; 14.386 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.514      ;
; 14.386 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.514      ;
; 14.386 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.514      ;
; 14.386 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.514      ;
; 14.386 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.514      ;
; 14.386 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.514      ;
; 14.386 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.514      ;
; 14.386 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.514      ;
; 14.386 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.514      ;
; 14.386 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.514      ;
; 14.386 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.514      ;
; 14.386 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.514      ;
; 14.386 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.514      ;
; 14.386 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.514      ;
; 14.386 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.514      ;
; 14.386 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.514      ;
; 14.388 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.512      ;
; 14.388 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.512      ;
; 14.388 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.512      ;
; 14.388 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.512      ;
; 14.388 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.512      ;
; 14.388 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.512      ;
; 14.388 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.512      ;
; 14.388 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.512      ;
; 14.388 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.512      ;
; 14.388 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.512      ;
; 14.388 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.512      ;
; 14.388 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.512      ;
; 14.388 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.512      ;
; 14.388 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.512      ;
; 14.388 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.512      ;
; 14.388 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.512      ;
; 14.432 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.464      ;
; 14.432 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.464      ;
; 14.432 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.464      ;
; 14.432 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.464      ;
; 14.432 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.464      ;
; 14.432 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.464      ;
; 14.432 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.464      ;
; 14.432 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.464      ;
; 14.432 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.464      ;
; 14.432 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.464      ;
; 14.432 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.464      ;
; 14.432 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.464      ;
; 14.432 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.464      ;
; 14.432 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.464      ;
; 14.432 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.464      ;
; 14.432 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.464      ;
; 14.482 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.418      ;
; 14.482 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.418      ;
; 14.482 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.418      ;
; 14.482 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.418      ;
; 14.482 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.418      ;
; 14.482 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.418      ;
; 14.482 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.418      ;
; 14.482 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.418      ;
; 14.482 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.418      ;
; 14.482 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.418      ;
; 14.482 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.418      ;
; 14.482 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.418      ;
; 14.482 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.418      ;
; 14.482 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.418      ;
; 14.482 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.418      ;
; 14.482 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.098     ; 5.418      ;
; 14.550 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.346      ;
; 14.550 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.346      ;
; 14.550 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.346      ;
; 14.550 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.346      ;
; 14.550 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.346      ;
; 14.550 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.346      ;
; 14.550 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.346      ;
; 14.550 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.346      ;
; 14.550 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.346      ;
; 14.550 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.346      ;
; 14.550 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.346      ;
; 14.550 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.346      ;
; 14.550 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.346      ;
; 14.550 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.346      ;
; 14.550 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.346      ;
; 14.550 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.346      ;
; 14.596 ; I2C_CCD_Config:u1|combo_cnt[2]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.300      ;
; 14.596 ; I2C_CCD_Config:u1|combo_cnt[2]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.300      ;
; 14.596 ; I2C_CCD_Config:u1|combo_cnt[2]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.102     ; 5.300      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK2_50'                                                                                                                        ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.696 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.939      ;
; 2.696 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.939      ;
; 2.696 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.939      ;
; 2.696 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.939      ;
; 2.696 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.939      ;
; 2.696 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.939      ;
; 2.696 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.939      ;
; 2.696 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.939      ;
; 2.696 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.939      ;
; 2.696 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.939      ;
; 2.696 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.939      ;
; 2.696 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.939      ;
; 2.696 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.939      ;
; 2.696 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.939      ;
; 2.696 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.939      ;
; 2.696 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.939      ;
; 2.699 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.942      ;
; 2.699 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.942      ;
; 2.699 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.942      ;
; 2.699 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.942      ;
; 2.699 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.942      ;
; 2.699 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.942      ;
; 2.699 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.942      ;
; 2.699 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.942      ;
; 2.699 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.942      ;
; 2.699 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.942      ;
; 2.699 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.942      ;
; 2.699 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.942      ;
; 2.699 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.942      ;
; 2.699 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.942      ;
; 2.699 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.942      ;
; 2.699 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 2.942      ;
; 3.188 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.435      ;
; 3.188 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.435      ;
; 3.188 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.435      ;
; 3.188 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.435      ;
; 3.188 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.435      ;
; 3.188 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.435      ;
; 3.188 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.435      ;
; 3.188 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.435      ;
; 3.188 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.435      ;
; 3.188 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.435      ;
; 3.188 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.435      ;
; 3.188 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.435      ;
; 3.188 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.435      ;
; 3.188 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.435      ;
; 3.188 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.435      ;
; 3.188 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.435      ;
; 3.248 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.495      ;
; 3.248 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.495      ;
; 3.248 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.495      ;
; 3.248 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.495      ;
; 3.248 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.495      ;
; 3.248 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.495      ;
; 3.248 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.495      ;
; 3.248 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.495      ;
; 3.248 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.495      ;
; 3.248 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.495      ;
; 3.248 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.495      ;
; 3.248 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.495      ;
; 3.248 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.495      ;
; 3.248 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.495      ;
; 3.248 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.495      ;
; 3.248 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.495      ;
; 3.271 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.265     ; 3.192      ;
; 3.275 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.265     ; 3.196      ;
; 3.302 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.554      ;
; 3.302 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.554      ;
; 3.302 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.554      ;
; 3.302 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.554      ;
; 3.302 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.554      ;
; 3.302 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.554      ;
; 3.302 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.554      ;
; 3.302 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.554      ;
; 3.302 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.554      ;
; 3.302 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.554      ;
; 3.302 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.554      ;
; 3.302 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.554      ;
; 3.302 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 3.554      ;
; 3.302 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 3.552      ;
; 3.302 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 3.552      ;
; 3.302 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 3.552      ;
; 3.302 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 3.552      ;
; 3.302 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 3.552      ;
; 3.302 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 3.552      ;
; 3.302 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 3.552      ;
; 3.302 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 3.552      ;
; 3.302 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 3.552      ;
; 3.302 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 3.552      ;
; 3.303 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 3.558      ;
; 3.303 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 3.559      ;
; 3.303 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 3.559      ;
; 3.303 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 3.559      ;
; 3.303 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 3.559      ;
; 3.303 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 3.559      ;
; 3.303 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 3.559      ;
; 3.303 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 3.559      ;
; 3.303 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 3.559      ;
; 3.303 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 3.559      ;
; 3.303 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 3.559      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u8|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 5.243 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.158     ; 3.371      ;
; 5.243 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.158     ; 3.371      ;
; 5.243 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.158     ; 3.371      ;
; 5.243 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.158     ; 3.371      ;
; 5.243 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.158     ; 3.371      ;
; 5.243 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.164     ; 3.365      ;
; 5.243 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.164     ; 3.365      ;
; 5.243 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.164     ; 3.365      ;
; 5.243 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.164     ; 3.365      ;
; 5.243 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.164     ; 3.365      ;
; 5.253 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.207     ; 3.332      ;
; 5.253 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.207     ; 3.332      ;
; 5.253 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.207     ; 3.332      ;
; 5.253 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.207     ; 3.332      ;
; 5.253 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.207     ; 3.332      ;
; 5.253 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.214     ; 3.325      ;
; 5.253 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.214     ; 3.325      ;
; 5.253 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.214     ; 3.325      ;
; 5.253 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.214     ; 3.325      ;
; 5.253 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.214     ; 3.325      ;
; 5.265 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.171     ; 3.380      ;
; 5.265 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.171     ; 3.380      ;
; 5.265 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.171     ; 3.380      ;
; 5.265 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.171     ; 3.380      ;
; 5.265 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.171     ; 3.380      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.589     ; 3.371      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.589     ; 3.371      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.589     ; 3.371      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.595     ; 3.365      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.595     ; 3.365      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.595     ; 3.365      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.595     ; 3.365      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.595     ; 3.365      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.595     ; 3.365      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.595     ; 3.365      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.595     ; 3.365      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.595     ; 3.365      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.590     ; 3.370      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.590     ; 3.370      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.590     ; 3.370      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.590     ; 3.370      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.590     ; 3.370      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.590     ; 3.370      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.590     ; 3.370      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.590     ; 3.370      ;
; 5.674 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.590     ; 3.370      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.365      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.365      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.365      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.365      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.365      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.365      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.365      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.365      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.365      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.365      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.365      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.365      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.365      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.365      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.365      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.365      ;
; 5.675 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.364      ;
; 5.682 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.632     ; 3.336      ;
; 5.682 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.632     ; 3.336      ;
; 5.682 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.632     ; 3.336      ;
; 5.682 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.632     ; 3.336      ;
; 5.682 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.632     ; 3.336      ;
; 5.682 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.632     ; 3.336      ;
; 5.682 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.632     ; 3.336      ;
; 5.682 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.632     ; 3.336      ;
; 5.682 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.626     ; 3.342      ;
; 5.682 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.626     ; 3.342      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.639     ; 3.330      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.637     ; 3.332      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.639     ; 3.330      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.637     ; 3.332      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.639     ; 3.330      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.638     ; 3.331      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.638     ; 3.331      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.638     ; 3.331      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.638     ; 3.331      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.638     ; 3.331      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.638     ; 3.331      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.638     ; 3.331      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.638     ; 3.331      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.638     ; 3.331      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.638     ; 3.331      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.638     ; 3.331      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.638     ; 3.331      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.640     ; 3.329      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.638     ; 3.331      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u8|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 5.252 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.211     ; 3.327      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.631     ; 3.338      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.632     ; 3.337      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.632     ; 3.337      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.639     ; 3.330      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.631     ; 3.338      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.632     ; 3.337      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.632     ; 3.337      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.639     ; 3.330      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.639     ; 3.330      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.632     ; 3.337      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.639     ; 3.330      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.639     ; 3.330      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.639     ; 3.330      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.639     ; 3.330      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.661     ; 3.308      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.661     ; 3.308      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.642     ; 3.327      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.661     ; 3.308      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.661     ; 3.308      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.631     ; 3.338      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.632     ; 3.337      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.631     ; 3.338      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.632     ; 3.337      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.631     ; 3.338      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.632     ; 3.337      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.631     ; 3.338      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.632     ; 3.337      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.631     ; 3.338      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.632     ; 3.337      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.631     ; 3.338      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.632     ; 3.337      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.631     ; 3.338      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.632     ; 3.337      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.631     ; 3.338      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.632     ; 3.337      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.632     ; 3.337      ;
; 5.683 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.632     ; 3.337      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.640     ; 3.330      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.640     ; 3.330      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.640     ; 3.330      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.640     ; 3.330      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.640     ; 3.330      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.640     ; 3.330      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.640     ; 3.330      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.640     ; 3.330      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.646     ; 3.324      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.648     ; 3.322      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.647     ; 3.323      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.647     ; 3.323      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.647     ; 3.323      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.647     ; 3.323      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.647     ; 3.323      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.647     ; 3.323      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.647     ; 3.323      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.647     ; 3.323      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.647     ; 3.323      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.647     ; 3.323      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.647     ; 3.323      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.647     ; 3.323      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.646     ; 3.324      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.648     ; 3.322      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.648     ; 3.322      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.646     ; 3.324      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.646     ; 3.324      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.648     ; 3.322      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.646     ; 3.324      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.646     ; 3.324      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.648     ; 3.322      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.648     ; 3.322      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.648     ; 3.322      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.648     ; 3.322      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.648     ; 3.322      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.648     ; 3.322      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.647     ; 3.323      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.648     ; 3.322      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.648     ; 3.322      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.648     ; 3.322      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.648     ; 3.322      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.648     ; 3.322      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.646     ; 3.324      ;
; 5.684 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.640     ; 3.330      ;
; 5.770 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.346     ; 3.746      ;
; 5.771 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.362     ; 3.731      ;
; 5.777 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.350     ; 3.713      ;
; 5.777 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.350     ; 3.713      ;
; 5.777 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.350     ; 3.713      ;
; 5.777 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.350     ; 3.713      ;
; 5.777 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.350     ; 3.713      ;
; 5.777 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.350     ; 3.713      ;
; 5.777 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.350     ; 3.713      ;
; 5.777 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.350     ; 3.713      ;
; 5.777 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.350     ; 3.713      ;
; 5.777 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.350     ; 3.713      ;
; 5.777 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.350     ; 3.713      ;
; 5.777 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.350     ; 3.713      ;
; 5.777 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.350     ; 3.713      ;
; 5.777 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.366     ; 3.697      ;
; 5.777 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.366     ; 3.697      ;
; 5.777 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.366     ; 3.697      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u8|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|mDATAOUT[11]                                                                                                                                                         ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|mDATAOUT[22]                                                                                                                                                         ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|mDATAOUT[24]                                                                                                                                                         ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|mDATAOUT[27]                                                                                                                                                         ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|mDATAOUT[3]                                                                                                                                                          ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|mDATAOUT[5]                                                                                                                                                          ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|mDATAOUT[6]                                                                                                                                                          ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|mDATAOUT[8]                                                                                                                                                          ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|mDATAOUT[9]                                                                                                                                                          ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|DQM[0]                                                                                                                                                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|DQM[1]                                                                                                                                                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|DQM[2]                                                                                                                                                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|DQM[3]                                                                                                                                                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|IN_REQ                                                                                                                                                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|OUT_VALID                                                                                                                                                            ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|PM_STOP                                                                                                                                                              ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Read                                                                                                                                                                 ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|mDATAOUT[12]                                                                                                                                                         ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|mDATAOUT[14]                                                                                                                                                         ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|mDATAOUT[23]                                                                                                                                                         ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|mDATAOUT[25]                                                                                                                                                         ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|mDATAOUT[29]                                                                                                                                                         ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|mDATAOUT[30]                                                                                                                                                         ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|mDATAOUT[4]                                                                                                                                                          ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|mRD_DONE                                                                                                                                                             ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|mWR_DONE                                                                                                                                                             ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|BA[1]                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|CAS_N                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|CMD[0]                                                                                                                                                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|CMD[1]                                                                                                                                                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|CS_N[0]                                                                                                                                                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Pre_RD                                                                                                                                                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Pre_WR                                                                                                                                                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|RAS_N                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|RD_MASK[0]                                                                                                                                                           ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|RD_MASK[1]                                                                                                                                                           ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|SA[0]                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|SA[10]                                                                                                                                                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|SA[11]                                                                                                                                                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|SA[1]                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|SA[2]                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|SA[3]                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|SA[4]                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|SA[5]                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|SA[6]                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|SA[7]                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|SA[8]                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|SA[9]                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; 9.645  ; 9.833        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ;
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ;
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ;
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ;
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ;
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ;
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ;
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ;
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ;
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ;
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ;
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ;
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ;
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ;
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ;
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ;
; 9.681  ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ;
; 9.798  ; 9.798        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CTRL_CLK|clk              ;
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                   ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]     ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk       ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[0]|clk            ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[10]|clk           ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[11]|clk           ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[12]|clk           ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[13]|clk           ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[14]|clk           ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[15]|clk           ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[1]|clk            ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[2]|clk            ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[3]|clk            ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[4]|clk            ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[5]|clk            ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[6]|clk            ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[7]|clk            ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[8]|clk            ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[9]|clk            ;
; 9.911  ; 10.131       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ;
; 9.911  ; 10.131       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ;
; 9.911  ; 10.131       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ;
; 9.911  ; 10.131       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ;
; 9.911  ; 10.131       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ;
; 9.911  ; 10.131       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ;
; 9.911  ; 10.131       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ;
; 9.911  ; 10.131       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ;
; 9.911  ; 10.131       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ;
; 9.911  ; 10.131       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ;
; 9.911  ; 10.131       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ;
; 9.911  ; 10.131       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ;
; 9.911  ; 10.131       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ;
; 9.911  ; 10.131       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ;
; 9.911  ; 10.131       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ;
; 9.911  ; 10.131       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ;
; 9.945  ; 10.165       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                   ;
; 10.166 ; 10.166       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[0]|clk            ;
; 10.166 ; 10.166       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[10]|clk           ;
; 10.166 ; 10.166       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[11]|clk           ;
; 10.166 ; 10.166       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[12]|clk           ;
; 10.166 ; 10.166       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[13]|clk           ;
; 10.166 ; 10.166       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[14]|clk           ;
; 10.166 ; 10.166       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[15]|clk           ;
; 10.166 ; 10.166       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[1]|clk            ;
; 10.166 ; 10.166       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[2]|clk            ;
; 10.166 ; 10.166       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[3]|clk            ;
; 10.166 ; 10.166       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[4]|clk            ;
; 10.166 ; 10.166       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[5]|clk            ;
; 10.166 ; 10.166       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[6]|clk            ;
; 10.166 ; 10.166       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[7]|clk            ;
; 10.166 ; 10.166       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[8]|clk            ;
; 10.166 ; 10.166       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[9]|clk            ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]     ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk       ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                   ;
; 10.201 ; 10.201       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CTRL_CLK|clk              ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                                                      ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------+
; 9.675 ; 9.863        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[10]                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[11]                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[12]                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[13]                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[14]                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[15]                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[16]                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[17]                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[18]                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[19]                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[1]                   ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[20]                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[21]                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[22]                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[23]                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[24]                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[25]                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[26]                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[27]                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[28]                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[29]                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[2]                   ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[30]                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[31]                  ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[3]                   ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[4]                   ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[5]                   ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[6]                   ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[7]                   ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[8]                   ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[9]                   ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_0                    ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[0]                  ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[10]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[11]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[12]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[13]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[14]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[15]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[16]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[17]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[18]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[19]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[1]                  ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[20]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[21]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[22]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[23]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[24]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[25]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[26]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[27]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[28]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[29]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[2]                  ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[30]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[31]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[3]                  ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[4]                  ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[5]                  ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[6]                  ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[7]                  ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[8]                  ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[9]                  ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[0]                   ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_1                    ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_2                    ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_3                    ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_4                    ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[0]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[10]          ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[11]          ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[1]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[2]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[3]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[4]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[5]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[6]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[7]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[8]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[9]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[0] ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[1] ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[0]     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[12]    ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[7]     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[8]     ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[12]          ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[13]          ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[14]          ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[15]          ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[16]          ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[17]          ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[18]          ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[19]          ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[20]          ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[21]          ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u8|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.745 ; 19.980       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.745 ; 19.980       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 19.748 ; 19.983       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ;
; 19.748 ; 19.983       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ;
; 19.748 ; 19.983       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.748 ; 19.983       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.748 ; 19.983       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.748 ; 19.983       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.748 ; 19.983       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.748 ; 19.983       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.748 ; 19.983       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.748 ; 19.983       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.748 ; 19.983       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.748 ; 19.983       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.748 ; 19.983       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.748 ; 19.983       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                             ;
; 19.748 ; 19.983       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.748 ; 19.983       ; 0.235          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 4.421  ; 4.926  ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 4.421  ; 4.926  ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 4.328  ; 4.809  ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 4.328  ; 4.809  ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 6.013  ; 6.530  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 6.013  ; 6.530  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.697  ; 6.196  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.695  ; 6.174  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.579  ; 6.077  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.381  ; 5.876  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.269  ; 5.757  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.462  ; 5.942  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.199  ; 5.668  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.751  ; 6.234  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.732  ; 6.268  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.645  ; 6.152  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.747  ; 6.250  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.286  ; 5.765  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.712  ; 6.220  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.700  ; 6.236  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.135  ; 5.609  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.120  ; 5.599  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.214  ; 5.649  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.929  ; 5.391  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.080  ; 5.539  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.065  ; 5.520  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.028  ; 5.488  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.762  ; 5.203  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.770  ; 6.252  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.161  ; 5.603  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.480  ; 5.971  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.408  ; 5.911  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.338  ; 5.813  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.339  ; 5.839  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.299  ; 5.800  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 8.590  ; 9.158  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 8.590  ; 9.158  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; 17.339 ; 17.884 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50  ; 17.339 ; 17.884 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50  ; 7.489  ; 8.059  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+--------------+------------+---------+---------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                ;
+--------------+------------+---------+---------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -2.241  ; -2.687  ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -2.241  ; -2.687  ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -2.364  ; -2.781  ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -2.364  ; -2.781  ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -3.932  ; -4.351  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; -5.135  ; -5.626  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; -4.833  ; -5.306  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -4.833  ; -5.287  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -4.721  ; -5.192  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -4.529  ; -4.999  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -4.423  ; -4.886  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -4.623  ; -5.088  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -4.357  ; -4.801  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -4.900  ; -5.367  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -4.867  ; -5.375  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -4.785  ; -5.266  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -4.895  ; -5.382  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -4.439  ; -4.893  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -4.851  ; -5.333  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -4.836  ; -5.345  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; -4.307  ; -4.766  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; -4.292  ; -4.756  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -4.371  ; -4.783  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -4.097  ; -4.535  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -4.257  ; -4.701  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -4.242  ; -4.682  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -4.205  ; -4.650  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -3.932  ; -4.351  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -4.916  ; -5.382  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -4.317  ; -4.735  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -4.641  ; -5.115  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -4.555  ; -5.032  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -4.503  ; -4.963  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -4.488  ; -4.962  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -4.451  ; -4.926  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -4.614  ; -5.046  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -4.614  ; -5.046  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; -6.207  ; -6.758  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50  ; -10.903 ; -11.360 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50  ; -6.207  ; -6.758  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+---------+---------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 12.134 ; 11.947 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 8.687  ; 8.519  ; Rise       ; CLOCK2_50                                      ;
; I2C_SCLK       ; CLOCK_50   ; 11.987 ; 11.759 ; Rise       ; CLOCK_50                                       ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 9.057  ; 8.869  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 6.078  ; 6.055  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 5.508  ; 5.559  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 6.941  ; 7.001  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 5.631  ; 5.537  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 7.617  ; 7.582  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 8.293  ; 8.283  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 8.500  ; 8.287  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 7.442  ; 7.371  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 7.915  ; 7.775  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 8.742  ; 8.695  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 5.717  ; 5.770  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 9.057  ; 8.869  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 5.959  ; 5.939  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 5.402  ; 5.461  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 5.959  ; 5.939  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 6.970  ; 6.944  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 5.915  ; 5.950  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 6.677  ; 6.519  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 10.443 ; 10.461 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 9.231  ; 9.186  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 8.033  ; 7.929  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 10.130 ; 10.104 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 7.414  ; 7.383  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 8.821  ; 8.665  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 7.570  ; 7.515  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 9.201  ; 8.984  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 10.002 ; 9.924  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 9.843  ; 9.768  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 10.443 ; 10.461 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 8.077  ; 8.037  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 8.932  ; 8.868  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 8.879  ; 8.878  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 9.479  ; 9.333  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 9.264  ; 9.243  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 9.065  ; 8.917  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 9.556  ; 9.327  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 8.065  ; 7.993  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 8.977  ; 8.783  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 9.206  ; 9.009  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 7.743  ; 7.694  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 7.898  ; 7.860  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 9.410  ; 9.213  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 8.800  ; 8.583  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 7.395  ; 7.340  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 8.925  ; 8.717  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 8.734  ; 8.577  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 7.620  ; 7.548  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 7.880  ; 7.755  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 7.754  ; 7.697  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 8.389  ; 8.206  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 9.808  ; 9.793  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 6.425  ; 6.265  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 5.595  ; 5.548  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 6.141  ; 6.117  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 6.312  ; 6.217  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 6.425  ; 6.265  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 7.585  ; 7.416  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 6.015  ; 5.986  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.179 ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.335 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.849  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.693  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.832  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 5.888  ; 5.790  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 4.989  ; 4.905  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 5.025  ; 4.943  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 5.763  ; 5.790  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 5.095  ; 4.971  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 5.073  ; 4.947  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 5.454  ; 5.364  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 5.888  ; 5.753  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 5.415  ; 5.290  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 5.486  ; 5.354  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.675  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 6.479  ; 6.398  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 6.368  ; 6.268  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 5.537  ; 5.421  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 5.324  ; 5.299  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.754  ; 5.681  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 6.219  ; 6.111  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 6.385  ; 6.273  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 6.479  ; 6.398  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 6.156  ; 6.151  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 4.266  ; 4.229  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 6.432  ; 6.351  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 5.021  ; 4.928  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 5.040  ; 4.948  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 5.225  ; 5.158  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 4.686  ; 4.677  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 5.492  ; 5.439  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.809  ; 4.705  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.323  ; 5.309  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 6.432  ; 6.351  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 4.718  ; 4.702  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 11.688 ; 11.505 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 8.383  ; 8.216  ; Rise       ; CLOCK2_50                                      ;
; I2C_SCLK       ; CLOCK_50   ; 11.551 ; 11.328 ; Rise       ; CLOCK_50                                       ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 4.845  ; 4.872  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 5.392  ; 5.366  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 4.845  ; 4.890  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 6.215  ; 6.269  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.965  ; 4.872  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 6.871  ; 6.834  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 7.520  ; 7.506  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 7.713  ; 7.505  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 6.698  ; 6.626  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 7.157  ; 7.019  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 7.950  ; 7.901  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 5.041  ; 5.089  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 8.253  ; 8.070  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 4.738  ; 4.790  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 4.738  ; 4.790  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 5.279  ; 5.256  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 6.250  ; 6.221  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 5.237  ; 5.267  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 5.968  ; 5.812  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 5.945  ; 5.805  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 7.467  ; 7.371  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 6.634  ; 6.523  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 8.758  ; 8.686  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 6.003  ; 5.950  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 7.281  ; 7.108  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 6.156  ; 6.077  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 7.978  ; 7.718  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 8.487  ; 8.380  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 7.848  ; 7.727  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 8.540  ; 8.526  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 6.506  ; 6.392  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 7.347  ; 7.229  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 6.884  ; 6.833  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 8.362  ; 8.204  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 7.429  ; 7.360  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 7.195  ; 7.011  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 7.765  ; 7.518  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 6.075  ; 5.993  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 6.612  ; 6.415  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 7.189  ; 6.962  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 6.055  ; 5.964  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 6.144  ; 6.105  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 7.455  ; 7.229  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 7.004  ; 6.784  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 6.460  ; 6.395  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 7.161  ; 6.932  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 7.081  ; 6.885  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 6.114  ; 5.980  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 5.945  ; 5.805  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 6.275  ; 6.164  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 7.170  ; 6.975  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 8.095  ; 8.066  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 4.931  ; 4.882  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 4.931  ; 4.882  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 5.454  ; 5.428  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 5.619  ; 5.524  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 5.720  ; 5.562  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 6.840  ; 6.674  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 5.332  ; 5.301  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.723 ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.877 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.306  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.153  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.288  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 4.350  ; 4.265  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 4.350  ; 4.265  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 4.385  ; 4.302  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 5.091  ; 5.113  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.451  ; 4.329  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.430  ; 4.305  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 4.796  ; 4.705  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 5.210  ; 5.077  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 4.758  ; 4.633  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 4.825  ; 4.694  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.134  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 4.669  ; 4.641  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 5.672  ; 5.572  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 4.874  ; 4.758  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 4.669  ; 4.641  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.082  ; 5.008  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.531  ; 5.422  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 5.690  ; 5.578  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 5.778  ; 5.696  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.469  ; 5.460  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 3.653  ; 3.613  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 4.057  ; 4.044  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 4.379  ; 4.285  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 4.397  ; 4.305  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 4.575  ; 4.506  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 4.057  ; 4.044  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 4.831  ; 4.776  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.176  ; 4.072  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 4.668  ; 4.651  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.732  ; 5.651  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 4.088  ; 4.069  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.671  ;    ;    ; 9.140  ;
; SW[1]      ; LEDR[1]     ; 8.477  ;    ;    ; 8.938  ;
; SW[2]      ; LEDR[2]     ; 8.577  ;    ;    ; 8.968  ;
; SW[3]      ; LEDR[3]     ; 8.555  ;    ;    ; 8.947  ;
; SW[4]      ; LEDR[4]     ; 8.658  ;    ;    ; 9.056  ;
; SW[5]      ; AUD_DACDAT  ; 13.414 ;    ;    ; 13.900 ;
; SW[5]      ; LEDR[5]     ; 8.579  ;    ;    ; 9.066  ;
; SW[6]      ; LEDR[6]     ; 8.941  ;    ;    ; 9.417  ;
; SW[7]      ; LEDR[7]     ; 8.620  ;    ;    ; 9.106  ;
; SW[8]      ; LEDR[8]     ; 8.863  ;    ;    ; 9.351  ;
; SW[9]      ; LEDR[9]     ; 9.815  ;    ;    ; 10.371 ;
; SW[10]     ; LEDR[10]    ; 9.260  ;    ;    ; 9.781  ;
; SW[11]     ; LEDR[11]    ; 9.216  ;    ;    ; 9.712  ;
; SW[12]     ; LEDR[12]    ; 9.147  ;    ;    ; 9.598  ;
; SW[13]     ; LEDR[13]    ; 9.094  ;    ;    ; 9.567  ;
; SW[14]     ; LEDR[14]    ; 8.870  ;    ;    ; 9.375  ;
; SW[15]     ; LEDR[15]    ; 10.506 ;    ;    ; 11.103 ;
; SW[16]     ; LEDR[16]    ; 8.884  ;    ;    ; 9.388  ;
; SW[17]     ; LEDR[17]    ; 8.860  ;    ;    ; 9.357  ;
; TD_CLK27   ; AUD_XCK     ; 2.823  ;    ;    ; 2.883  ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.375  ;    ;    ; 8.825  ;
; SW[1]      ; LEDR[1]     ; 8.187  ;    ;    ; 8.628  ;
; SW[2]      ; LEDR[2]     ; 8.283  ;    ;    ; 8.657  ;
; SW[3]      ; LEDR[3]     ; 8.262  ;    ;    ; 8.637  ;
; SW[4]      ; LEDR[4]     ; 8.360  ;    ;    ; 8.741  ;
; SW[5]      ; AUD_DACDAT  ; 12.926 ;    ;    ; 13.389 ;
; SW[5]      ; LEDR[5]     ; 8.285  ;    ;    ; 8.752  ;
; SW[6]      ; LEDR[6]     ; 8.633  ;    ;    ; 9.089  ;
; SW[7]      ; LEDR[7]     ; 8.325  ;    ;    ; 8.791  ;
; SW[8]      ; LEDR[8]     ; 8.556  ;    ;    ; 9.023  ;
; SW[9]      ; LEDR[9]     ; 9.525  ;    ;    ; 10.062 ;
; SW[10]     ; LEDR[10]    ; 8.937  ;    ;    ; 9.437  ;
; SW[11]     ; LEDR[11]    ; 8.895  ;    ;    ; 9.371  ;
; SW[12]     ; LEDR[12]    ; 8.830  ;    ;    ; 9.261  ;
; SW[13]     ; LEDR[13]    ; 8.778  ;    ;    ; 9.232  ;
; SW[14]     ; LEDR[14]    ; 8.563  ;    ;    ; 9.046  ;
; SW[15]     ; LEDR[15]    ; 10.187 ;    ;    ; 10.764 ;
; SW[16]     ; LEDR[16]    ; 8.575  ;    ;    ; 9.059  ;
; SW[17]     ; LEDR[17]    ; 8.552  ;    ;    ; 9.028  ;
; TD_CLK27   ; AUD_XCK     ; 2.281  ;    ;    ; 2.340  ;
+------------+-------------+--------+----+----+--------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.245 ; 5.100 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.776 ; 5.631 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.245 ; 5.100 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.636 ; 5.491 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.601 ; 5.456 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.636 ; 5.491 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.627 ; 5.482 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.627 ; 5.482 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 6.020 ; 5.875 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.994 ; 5.849 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.994 ; 5.849 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.626 ; 5.481 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.935 ; 5.790 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.626 ; 5.481 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.962 ; 5.817 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.833 ; 5.695 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.994 ; 5.849 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 6.741 ; 6.596 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 6.397 ; 6.252 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 6.748 ; 6.603 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 6.376 ; 6.231 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 6.376 ; 6.231 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 6.363 ; 6.218 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 6.741 ; 6.596 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 6.406 ; 6.261 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.994 ; 5.849 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 6.316 ; 6.171 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 6.316 ; 6.171 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 6.316 ; 6.171 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 6.020 ; 5.875 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 6.007 ; 5.862 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 6.020 ; 5.875 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 5.667 ; 5.522 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.603 ; 4.458 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.112 ; 4.967 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.603 ; 4.458 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.979 ; 4.834 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.945 ; 4.800 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.979 ; 4.834 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.970 ; 4.825 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.970 ; 4.825 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.347 ; 5.202 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.321 ; 5.176 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.321 ; 5.176 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.968 ; 4.823 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.265 ; 5.120 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.968 ; 4.823 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.292 ; 5.147 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.162 ; 5.024 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.321 ; 5.176 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 6.039 ; 5.894 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.709 ; 5.564 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 6.046 ; 5.901 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.689 ; 5.544 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.689 ; 5.544 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.676 ; 5.531 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 6.039 ; 5.894 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.717 ; 5.572 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.321 ; 5.176 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.631 ; 5.486 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.631 ; 5.486 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.631 ; 5.486 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.347 ; 5.202 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.335 ; 5.190 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.347 ; 5.202 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 5.008 ; 4.863 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.219     ; 5.364     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.762     ; 5.907     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.219     ; 5.364     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.614     ; 5.759     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.570     ; 5.715     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.614     ; 5.759     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.603     ; 5.748     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.603     ; 5.748     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.999     ; 6.144     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.999     ; 6.144     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.999     ; 6.144     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.599     ; 5.744     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.936     ; 6.081     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.599     ; 5.744     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.965     ; 6.110     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.843     ; 5.981     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.999     ; 6.144     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 6.776     ; 6.921     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 6.438     ; 6.583     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 6.783     ; 6.928     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 6.414     ; 6.559     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 6.414     ; 6.559     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 6.397     ; 6.542     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 6.776     ; 6.921     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 6.447     ; 6.592     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.999     ; 6.144     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 6.280     ; 6.425     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 6.280     ; 6.425     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 6.280     ; 6.425     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.999     ; 6.144     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.980     ; 6.125     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.999     ; 6.144     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 5.650     ; 5.795     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.572     ; 4.717     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.093     ; 5.238     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.572     ; 4.717     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.951     ; 5.096     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.909     ; 5.054     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.951     ; 5.096     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.941     ; 5.086     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.941     ; 5.086     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.321     ; 5.466     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.321     ; 5.466     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.321     ; 5.466     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.937     ; 5.082     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.261     ; 5.406     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.937     ; 5.082     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.289     ; 5.434     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.166     ; 5.304     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.321     ; 5.466     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 6.066     ; 6.211     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.742     ; 5.887     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 6.073     ; 6.218     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.720     ; 5.865     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.720     ; 5.865     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.703     ; 5.848     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 6.066     ; 6.211     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.751     ; 5.896     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.321     ; 5.466     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.591     ; 5.736     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.591     ; 5.736     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.591     ; 5.736     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.321     ; 5.466     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.303     ; 5.448     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.321     ; 5.466     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.986     ; 5.131     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 54
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.805 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                  ; Synchronization Node                                                                                                                                                                  ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1]  ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 14.805                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 8.502        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 6.303        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 14.861                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 8.518        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 6.343        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 14.875                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 8.515        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 6.360        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 14.881                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 8.518        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 6.363        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 14.904                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 8.556        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 6.348        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 14.928                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 8.520        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 6.408        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.037                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 8.517        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 6.520        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.047                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 8.519        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 6.528        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.094                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 8.768        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 6.326        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.102                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 8.811        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 6.291        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.127                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 8.515        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 6.612        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.154                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 8.700        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 6.454        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.160                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;                        ;              ;                  ; 8.551        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ;                        ;              ;                  ; 6.609        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.171                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 8.695        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 6.476        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.183                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 8.518        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 6.665        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.194                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 8.796        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 6.398        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.210                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 8.521        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 6.689        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.219                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 8.797        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 6.422        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.233                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 8.553        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 6.680        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.235                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 8.520        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 6.715        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.242                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 8.515        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 6.727        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.268                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 8.815        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 6.453        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.274                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 8.521        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 6.753        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.298                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 8.779        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 6.519        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.326                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 8.565        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 6.761        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.361                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 8.523        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 6.838        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.409                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 8.700        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 6.709        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.447                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 8.522        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 6.925        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.530                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 8.782        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 6.748        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.564                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 8.481        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 7.083        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.567                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;                        ;              ;                  ; 8.690        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ;                        ;              ;                  ; 6.877        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.713                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 8.518        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 7.195        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.738                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 8.729        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 7.009        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.750                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 8.762        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 6.988        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.769                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 8.700        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 7.069        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.963                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 8.987        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 6.976        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 74.735                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 38.464       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 36.271       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 74.769                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 38.520       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 36.249       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 74.858                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 38.769       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 36.089       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 74.879                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 38.796       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 36.083       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 74.915                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 38.697       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 36.218       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 74.941                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 38.701       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 36.240       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.000                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 38.948       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 36.052       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.023                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 38.973       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 36.050       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.176                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 38.765       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 36.411       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.193                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 38.978       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 36.215       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.218                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 38.792       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 36.426       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.234                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 38.676       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 36.558       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.290                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 38.543       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 36.747       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.295                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 38.951       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 36.344       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #51: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.537                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 38.951       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 36.586       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #52: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.819                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 39.131       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 36.688       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #53: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 76.069                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 38.952       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 37.117       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #54: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 76.406                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 38.953       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 37.453       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 66.18 MHz  ; 66.18 MHz       ; u8|altpll_component|auto_generated|pll1|clk[3] ;      ;
; 143.91 MHz ; 143.91 MHz      ; u8|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 173.01 MHz ; 173.01 MHz      ; CLOCK_50                                       ;      ;
; 180.54 MHz ; 180.54 MHz      ; CLOCK2_50                                      ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u8|altpll_component|auto_generated|pll1|clk[0] ; 2.698  ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; 12.445 ; 0.000         ;
; CLOCK_50                                       ; 14.220 ; 0.000         ;
; CLOCK2_50                                      ; 14.461 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.327 ; 0.000         ;
; CLOCK2_50                                      ; 0.353 ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.355 ; 0.000         ;
; CLOCK_50                                       ; 0.387 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u8|altpll_component|auto_generated|pll1|clk[0] ; 3.719  ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; 13.709 ; 0.000         ;
; CLOCK2_50                                      ; 14.249 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 2.457 ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[0] ; 4.588 ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; 4.600 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u8|altpll_component|auto_generated|pll1|clk[0] ; 4.687  ; 0.000         ;
; CLOCK_50                                       ; 9.636  ; 0.000         ;
; CLOCK2_50                                      ; 9.643  ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; 19.689 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u8|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.698 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[8]      ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.797     ; 4.454      ;
; 2.698 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[4]      ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.797     ; 4.454      ;
; 2.698 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[5]      ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.797     ; 4.454      ;
; 2.926 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[18]     ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.798     ; 4.225      ;
; 2.926 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[22]     ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.798     ; 4.225      ;
; 2.926 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[14]     ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.798     ; 4.225      ;
; 2.926 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[16]     ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.798     ; 4.225      ;
; 2.958 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[10]     ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.799     ; 4.192      ;
; 3.004 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[6]      ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.794     ; 4.151      ;
; 3.012 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mRD           ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.794     ; 4.143      ;
; 3.012 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|RD_MASK[0]    ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.794     ; 4.143      ;
; 3.012 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|RD_MASK[1]    ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.794     ; 4.143      ;
; 3.012 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[9]      ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.795     ; 4.142      ;
; 3.012 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[7]      ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.795     ; 4.142      ;
; 3.012 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[17]     ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.795     ; 4.142      ;
; 3.012 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[19]     ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.795     ; 4.142      ;
; 3.012 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[20]     ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.795     ; 4.142      ;
; 3.012 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[21]     ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.795     ; 4.142      ;
; 3.051 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.861      ;
; 3.220 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[11]     ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.796     ; 3.933      ;
; 3.220 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[12]     ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.796     ; 3.933      ;
; 3.220 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[13]     ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.796     ; 3.933      ;
; 3.220 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[15]     ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.796     ; 3.933      ;
; 3.277 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.635      ;
; 3.320 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.592      ;
; 3.322 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.590      ;
; 3.347 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.565      ;
; 3.353 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.559      ;
; 3.379 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.533      ;
; 3.397 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.525      ;
; 3.412 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mWR           ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.794     ; 3.743      ;
; 3.412 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|WR_MASK[0]    ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.794     ; 3.743      ;
; 3.412 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|WR_MASK[1]    ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.794     ; 3.743      ;
; 3.433 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[8]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.479      ;
; 3.441 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.471      ;
; 3.454 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.468      ;
; 3.455 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.457      ;
; 3.466 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.446      ;
; 3.495 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.427      ;
; 3.500 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.412      ;
; 3.514 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.398      ;
; 3.567 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.345      ;
; 3.579 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.333      ;
; 3.606 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.306      ;
; 3.611 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.311      ;
; 3.612 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[10]     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 6.298      ;
; 3.622 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.290      ;
; 3.624 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.288      ;
; 3.649 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.263      ;
; 3.659 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[8]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.253      ;
; 3.661 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[18]     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.250      ;
; 3.661 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[22]     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.250      ;
; 3.661 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[14]     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.250      ;
; 3.661 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[16]     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.250      ;
; 3.669 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.253      ;
; 3.681 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.231      ;
; 3.699 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.223      ;
; 3.701 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.221      ;
; 3.702 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[8]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.210      ;
; 3.704 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6] ; Sdram_Control:u9|mADDR[8]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.208      ;
; 3.705 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.207      ;
; 3.718 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[6]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 6.197      ;
; 3.729 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[8]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.183      ;
; 3.742 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[19]     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.172      ;
; 3.743 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.169      ;
; 3.747 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[9]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.167      ;
; 3.747 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[7]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.167      ;
; 3.747 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[17]     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.167      ;
; 3.747 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[20]     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.167      ;
; 3.747 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[21]     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 6.167      ;
; 3.756 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.166      ;
; 3.757 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.155      ;
; 3.761 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[8]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.151      ;
; 3.768 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.144      ;
; 3.790 ; Sdram_Control:u9|rWR2_ADDR[10]                                                                                                                          ; Sdram_Control:u9|rWR2_ADDR[17] ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.143      ;
; 3.797 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.125      ;
; 3.802 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.110      ;
; 3.816 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.096      ;
; 3.823 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[8]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.089      ;
; 3.827 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 6.089      ;
; 3.837 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[8]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.075      ;
; 3.838 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[10]     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 6.072      ;
; 3.848 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u9|mADDR[8]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.064      ;
; 3.849 ; Sdram_Control:u9|rWR2_ADDR[6]                                                                                                                           ; Sdram_Control:u9|rWR2_ADDR[17] ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.081      ;
; 3.850 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]  ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 6.118      ;
; 3.861 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]  ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 6.107      ;
; 3.869 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.043      ;
; 3.881 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[10]     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 6.029      ;
; 3.882 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u9|mADDR[8]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.030      ;
; 3.883 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6] ; Sdram_Control:u9|mADDR[10]     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 6.027      ;
; 3.887 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[18]     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.024      ;
; 3.887 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[22]     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.024      ;
; 3.887 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[14]     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.024      ;
; 3.887 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[16]     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.024      ;
; 3.896 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u9|mADDR[8]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.016      ;
; 3.908 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 6.004      ;
; 3.908 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[10]     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 6.002      ;
; 3.911 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 6.005      ;
; 3.913 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[4]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.009      ;
; 3.917 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; Sdram_Control:u9|mADDR[5]      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 6.051      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u8|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 12.445 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XEND:u12|maxXEND[2]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.382     ; 7.172      ;
; 12.475 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XEND:u12|maxXEND[2]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.382     ; 7.142      ;
; 12.661 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_XEND:u12|maxXEND[2]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.382     ; 6.956      ;
; 12.673 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XEND:u12|maxXEND[2]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.382     ; 6.944      ;
; 12.688 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XEND:u12|maxXEND[2]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.382     ; 6.929      ;
; 12.692 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XEND:u12|maxXEND[2]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.382     ; 6.925      ;
; 12.814 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4] ; CROP_XEND:u12|maxXEND[2]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.382     ; 6.803      ;
; 12.904 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[6]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.384     ; 6.711      ;
; 12.926 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|oXSTART[3]         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.384     ; 6.689      ;
; 12.928 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|minXSTART[6]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.384     ; 6.687      ;
; 12.956 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|oXSTART[3]         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.384     ; 6.659      ;
; 12.962 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5] ; CROP_XEND:u12|maxXEND[2]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.382     ; 6.655      ;
; 13.006 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[0]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.596      ;
; 13.006 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[1]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.596      ;
; 13.006 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[2]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.596      ;
; 13.006 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[3]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.596      ;
; 13.006 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[4]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.596      ;
; 13.006 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[5]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.596      ;
; 13.006 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[6]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.596      ;
; 13.006 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[7]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.596      ;
; 13.006 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[8]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.596      ;
; 13.006 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[9]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.596      ;
; 13.006 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[10] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.596      ;
; 13.006 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[11] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.596      ;
; 13.006 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[12] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.596      ;
; 13.006 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[13] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.596      ;
; 13.006 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[14] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.596      ;
; 13.006 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[15] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.596      ;
; 13.036 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[0]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.566      ;
; 13.036 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[1]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.566      ;
; 13.036 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[2]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.566      ;
; 13.036 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[3]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.566      ;
; 13.036 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[4]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.566      ;
; 13.036 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[5]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.566      ;
; 13.036 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[6]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.566      ;
; 13.036 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[7]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.566      ;
; 13.036 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[8]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.566      ;
; 13.036 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[9]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.566      ;
; 13.036 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[10] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.566      ;
; 13.036 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[11] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.566      ;
; 13.036 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[12] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.566      ;
; 13.036 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[13] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.566      ;
; 13.036 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[14] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.566      ;
; 13.036 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[15] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.566      ;
; 13.042 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[12]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.559      ;
; 13.042 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[11]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.559      ;
; 13.042 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[13]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.559      ;
; 13.042 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[14]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.559      ;
; 13.042 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[10]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.559      ;
; 13.042 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[9]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.559      ;
; 13.042 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[15]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.559      ;
; 13.042 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[2]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.559      ;
; 13.042 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[4]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.559      ;
; 13.042 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[3]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.559      ;
; 13.042 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[5]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.559      ;
; 13.042 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[0]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.559      ;
; 13.042 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[1]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.559      ;
; 13.042 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[6]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.559      ;
; 13.042 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[7]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.559      ;
; 13.042 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[8]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.559      ;
; 13.072 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[12]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.529      ;
; 13.072 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[11]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.529      ;
; 13.072 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[13]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.529      ;
; 13.072 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[14]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.529      ;
; 13.072 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[10]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.529      ;
; 13.072 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[9]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.529      ;
; 13.072 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[15]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.529      ;
; 13.072 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[2]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.529      ;
; 13.072 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[4]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.529      ;
; 13.072 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[3]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.529      ;
; 13.072 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[5]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.529      ;
; 13.072 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[0]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.529      ;
; 13.072 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[1]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.529      ;
; 13.072 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[6]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.529      ;
; 13.072 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[7]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.529      ;
; 13.072 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[8]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.398     ; 6.529      ;
; 13.095 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|oXSTART[9]         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.385     ; 6.519      ;
; 13.096 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|oXSTART[4]         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.385     ; 6.518      ;
; 13.107 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XEND:u12|oXEND[4]             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.373     ; 6.519      ;
; 13.114 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_XSTART:u11|minXSTART[6]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.384     ; 6.501      ;
; 13.125 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8] ; CROP_XEND:u12|maxXEND[2]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.382     ; 6.492      ;
; 13.125 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|oXSTART[9]         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.385     ; 6.489      ;
; 13.126 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|oXSTART[4]         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.385     ; 6.488      ;
; 13.137 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XEND:u12|oXEND[4]             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.373     ; 6.489      ;
; 13.138 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[4]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.384     ; 6.477      ;
; 13.142 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_XSTART:u11|oXSTART[3]         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.384     ; 6.473      ;
; 13.151 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[6]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.384     ; 6.464      ;
; 13.154 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|oXSTART[3]         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.384     ; 6.461      ;
; 13.162 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|minXSTART[4]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.384     ; 6.453      ;
; 13.166 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|minXSTART[6]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.384     ; 6.449      ;
; 13.169 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|oXSTART[3]         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.384     ; 6.446      ;
; 13.170 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XSTART:u11|minXSTART[6]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.384     ; 6.445      ;
; 13.173 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XSTART:u11|oXSTART[3]         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.384     ; 6.442      ;
; 13.197 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XEND:u12|maxXEND[3]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.388     ; 6.414      ;
; 13.213 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_YEND:u13|oYEND[0]             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.373     ; 6.413      ;
; 13.222 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_YEND:u13|oYEND[6]             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.368     ; 6.409      ;
; 13.222 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; IMAGE_CROP:u14|DarkCounterTemp[0]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.380      ;
; 13.222 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; IMAGE_CROP:u14|DarkCounterTemp[1]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.380      ;
; 13.222 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; IMAGE_CROP:u14|DarkCounterTemp[2]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.380      ;
; 13.222 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; IMAGE_CROP:u14|DarkCounterTemp[3]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.397     ; 6.380      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                 ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.220 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.218     ; 4.561      ;
; 14.224 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.218     ; 4.557      ;
; 14.378 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.218     ; 4.403      ;
; 14.467 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.218     ; 4.314      ;
; 14.747 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.218     ; 4.034      ;
; 14.794 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.218     ; 3.987      ;
; 14.802 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.218     ; 3.979      ;
; 14.906 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.218     ; 3.875      ;
; 14.923 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.218     ; 3.858      ;
; 14.997 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.218     ; 3.784      ;
; 15.074 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.218     ; 3.707      ;
; 15.077 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.218     ; 3.704      ;
; 15.190 ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.218     ; 3.591      ;
; 15.297 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.218     ; 3.484      ;
; 16.628 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.299      ;
; 16.628 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.299      ;
; 16.628 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.299      ;
; 16.628 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.299      ;
; 16.628 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.299      ;
; 16.628 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.299      ;
; 16.628 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.299      ;
; 16.628 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.299      ;
; 16.628 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.299      ;
; 16.628 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.299      ;
; 16.628 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.299      ;
; 16.628 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.299      ;
; 16.628 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.299      ;
; 16.628 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.299      ;
; 16.628 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.299      ;
; 16.628 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.299      ;
; 16.637 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.290      ;
; 16.637 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.290      ;
; 16.637 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.290      ;
; 16.637 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.290      ;
; 16.637 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.290      ;
; 16.637 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.290      ;
; 16.637 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.290      ;
; 16.637 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.290      ;
; 16.637 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.290      ;
; 16.637 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.290      ;
; 16.637 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.290      ;
; 16.637 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.290      ;
; 16.637 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.290      ;
; 16.637 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.290      ;
; 16.637 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.290      ;
; 16.637 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.290      ;
; 16.821 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.106      ;
; 16.821 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.106      ;
; 16.821 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.106      ;
; 16.821 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.106      ;
; 16.821 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.106      ;
; 16.821 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.106      ;
; 16.821 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.106      ;
; 16.821 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.106      ;
; 16.821 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.106      ;
; 16.821 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.106      ;
; 16.821 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.106      ;
; 16.821 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.106      ;
; 16.821 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.106      ;
; 16.821 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.106      ;
; 16.821 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.106      ;
; 16.821 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.106      ;
; 16.911 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.016      ;
; 16.911 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.016      ;
; 16.911 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.016      ;
; 16.911 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.016      ;
; 16.911 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.016      ;
; 16.911 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.016      ;
; 16.911 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.016      ;
; 16.911 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.016      ;
; 16.911 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.016      ;
; 16.911 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.016      ;
; 16.911 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.016      ;
; 16.911 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.016      ;
; 16.911 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.016      ;
; 16.911 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.016      ;
; 16.911 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.016      ;
; 16.911 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 3.016      ;
; 17.191 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.736      ;
; 17.191 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.736      ;
; 17.191 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.736      ;
; 17.191 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.736      ;
; 17.191 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.736      ;
; 17.191 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.736      ;
; 17.191 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.736      ;
; 17.191 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.736      ;
; 17.191 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.736      ;
; 17.191 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.736      ;
; 17.191 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.736      ;
; 17.191 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.736      ;
; 17.191 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.736      ;
; 17.191 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.736      ;
; 17.191 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.736      ;
; 17.191 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.736      ;
; 17.247 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.680      ;
; 17.247 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.680      ;
; 17.247 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.680      ;
; 17.247 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.680      ;
; 17.247 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.680      ;
; 17.247 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.680      ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                     ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.461 ; I2C_CCD_Config:u1|senosr_exposure[6] ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 5.467      ;
; 14.796 ; I2C_CCD_Config:u1|senosr_exposure[6] ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 5.132      ;
; 14.827 ; I2C_CCD_Config:u1|senosr_exposure[6] ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 5.101      ;
; 14.860 ; I2C_CCD_Config:u1|senosr_exposure[4] ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 5.068      ;
; 14.865 ; I2C_CCD_Config:u1|senosr_exposure[6] ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 5.063      ;
; 14.891 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 5.037      ;
; 14.900 ; I2C_CCD_Config:u1|senosr_exposure[6] ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 5.028      ;
; 14.907 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.019      ;
; 14.907 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.019      ;
; 14.907 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.019      ;
; 14.907 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.019      ;
; 14.907 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.019      ;
; 14.907 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.019      ;
; 14.907 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.019      ;
; 14.907 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.019      ;
; 14.907 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.019      ;
; 14.907 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.019      ;
; 14.911 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.015      ;
; 14.911 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.015      ;
; 14.911 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.015      ;
; 14.911 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.015      ;
; 14.911 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.015      ;
; 14.911 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.015      ;
; 14.911 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.015      ;
; 14.911 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.015      ;
; 14.911 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.015      ;
; 14.911 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 5.015      ;
; 14.973 ; I2C_CCD_Config:u1|senosr_exposure[6] ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.955      ;
; 14.983 ; I2C_CCD_Config:u1|senosr_exposure[6] ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.945      ;
; 14.990 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.936      ;
; 14.990 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.936      ;
; 14.990 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.936      ;
; 14.990 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.936      ;
; 14.990 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.936      ;
; 14.990 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.936      ;
; 14.990 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.936      ;
; 14.990 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.936      ;
; 14.990 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.936      ;
; 14.990 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.936      ;
; 15.009 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.912      ;
; 15.009 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.912      ;
; 15.009 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.912      ;
; 15.009 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.912      ;
; 15.009 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.912      ;
; 15.009 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.912      ;
; 15.009 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.912      ;
; 15.009 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.912      ;
; 15.009 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.912      ;
; 15.009 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.912      ;
; 15.010 ; I2C_CCD_Config:u1|senosr_exposure[5] ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.918      ;
; 15.043 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.885      ;
; 15.043 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.885      ;
; 15.043 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.885      ;
; 15.043 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.885      ;
; 15.043 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.885      ;
; 15.043 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.885      ;
; 15.043 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.885      ;
; 15.043 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.885      ;
; 15.043 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.885      ;
; 15.043 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.885      ;
; 15.043 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.885      ;
; 15.043 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.885      ;
; 15.043 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.885      ;
; 15.043 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.885      ;
; 15.043 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.885      ;
; 15.043 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]    ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.885      ;
; 15.052 ; Reset_Delay:u0|Cont[4]               ; Reset_Delay:u0|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.876      ;
; 15.065 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.863      ;
; 15.080 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.848      ;
; 15.096 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.825      ;
; 15.096 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.825      ;
; 15.096 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.825      ;
; 15.096 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.825      ;
; 15.096 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.825      ;
; 15.096 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.825      ;
; 15.096 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.825      ;
; 15.096 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.825      ;
; 15.096 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.825      ;
; 15.096 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.825      ;
; 15.105 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.821      ;
; 15.105 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.821      ;
; 15.105 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.821      ;
; 15.105 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.821      ;
; 15.105 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.821      ;
; 15.105 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.821      ;
; 15.105 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.821      ;
; 15.105 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.821      ;
; 15.105 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.821      ;
; 15.105 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.821      ;
; 15.124 ; Reset_Delay:u0|Cont[0]               ; Reset_Delay:u0|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.804      ;
; 15.145 ; I2C_CCD_Config:u1|senosr_exposure[6] ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.783      ;
; 15.155 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.773      ;
; 15.173 ; I2C_CCD_Config:u1|combo_cnt[6]       ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.748      ;
; 15.173 ; I2C_CCD_Config:u1|combo_cnt[6]       ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.748      ;
; 15.173 ; I2C_CCD_Config:u1|combo_cnt[6]       ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.748      ;
; 15.173 ; I2C_CCD_Config:u1|combo_cnt[6]       ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.748      ;
; 15.173 ; I2C_CCD_Config:u1|combo_cnt[6]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.748      ;
; 15.173 ; I2C_CCD_Config:u1|combo_cnt[6]       ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.748      ;
; 15.173 ; I2C_CCD_Config:u1|combo_cnt[6]       ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.748      ;
; 15.173 ; I2C_CCD_Config:u1|combo_cnt[6]       ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.748      ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u8|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                        ; To Node                                                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.327 ; Sdram_Control:u9|mDATAOUT[26]                                                                                                                                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 0.933      ;
; 0.337 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                              ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0 ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.921      ;
; 0.337 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.343 ; Sdram_Control:u9|mDATAOUT[13]                                                                                                                                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 0.949      ;
; 0.345 ; Sdram_Control:u9|mDATAOUT[10]                                                                                                                                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.945      ;
; 0.351 ; Sdram_Control:u9|mDATAOUT[18]                                                                                                                                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 0.957      ;
; 0.353 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|command:u_command|oe4                                                                                                                           ; Sdram_Control:u9|command:u_command|oe4                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|command:u_command|rw_flag                                                                                                                       ; Sdram_Control:u9|command:u_command|rw_flag                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|command:u_command|do_rw                                                                                                                         ; Sdram_Control:u9|command:u_command|do_rw                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|OUT_VALID                                                                                                                                       ; Sdram_Control:u9|OUT_VALID                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|mWR_DONE                                                                                                                                        ; Sdram_Control:u9|mWR_DONE                                                                                                                                                          ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Write                                                                                                                                           ; Sdram_Control:u9|Write                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|mRD_DONE                                                                                                                                        ; Sdram_Control:u9|mRD_DONE                                                                                                                                                          ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|ST[0]                                                                                                                                           ; Sdram_Control:u9|ST[0]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|IN_REQ                                                                                                                                          ; Sdram_Control:u9|IN_REQ                                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|mLENGTH[6]                                                                                                                                      ; Sdram_Control:u9|mLENGTH[6]                                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|command:u_command|CM_ACK                                                                                                                        ; Sdram_Control:u9|command:u_command|CM_ACK                                                                                                                                          ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|command:u_command|ex_read                                                                                                                       ; Sdram_Control:u9|command:u_command|ex_read                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|command:u_command|REF_ACK                                                                                                                       ; Sdram_Control:u9|command:u_command|REF_ACK                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|control_interface:u_control_interface|REF_REQ                                                                                                   ; Sdram_Control:u9|control_interface:u_control_interface|REF_REQ                                                                                                                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|command:u_command|ex_write                                                                                                                      ; Sdram_Control:u9|command:u_command|ex_write                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u9|control_interface:u_control_interface|init_timer[0]                                                                                             ; Sdram_Control:u9|control_interface:u_control_interface|init_timer[0]                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.358 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                              ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0 ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.942      ;
; 0.358 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                              ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0 ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.942      ;
; 0.364 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                              ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0 ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.959      ;
; 0.365 ; Sdram_Control:u9|Read                                                                                                                                            ; Sdram_Control:u9|Read                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Sdram_Control:u9|control_interface:u_control_interface|CMD_ACK                                                                                                   ; Sdram_Control:u9|control_interface:u_control_interface|CMD_ACK                                                                                                                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Sdram_Control:u9|command:u_command|do_precharge                                                                                                                  ; Sdram_Control:u9|command:u_command|do_precharge                                                                                                                                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Sdram_Control:u9|command:u_command|do_load_mode                                                                                                                  ; Sdram_Control:u9|command:u_command|do_load_mode                                                                                                                                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.377 ; Sdram_Control:u9|mDATAOUT[9]                                                                                                                                     ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.966      ;
; 0.386 ; Sdram_Control:u9|mDATAOUT[20]                                                                                                                                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 0.992      ;
; 0.388 ; Sdram_Control:u9|command:u_command|do_rw                                                                                                                         ; Sdram_Control:u9|command:u_command|SA[10]                                                                                                                                          ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.631      ;
; 0.388 ; Sdram_Control:u9|mDATAOUT[19]                                                                                                                                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 0.994      ;
; 0.389 ; Sdram_Control:u9|mDATAOUT[3]                                                                                                                                     ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.978      ;
; 0.391 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                              ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0 ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.986      ;
; 0.392 ; Sdram_Control:u9|mDATAOUT[21]                                                                                                                                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.000      ;
; 0.395 ; Sdram_Control:u9|command:u_command|BA[0]                                                                                                                         ; Sdram_Control:u9|BA[0]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                              ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0 ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.990      ;
; 0.396 ; Sdram_Control:u9|command:u_command|BA[1]                                                                                                                         ; Sdram_Control:u9|BA[1]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[10]                                                                                                 ; Sdram_Control:u9|command:u_command|SA[2]                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u9|command:u_command|rp_shift[0]                                                                                                                   ; Sdram_Control:u9|command:u_command|rp_done                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u9|command:u_command|rw_shift[0]                                                                                                                   ; Sdram_Control:u9|command:u_command|do_rw                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; Sdram_Control:u9|command:u_command|CKE                                                                                                                           ; Sdram_Control:u9|CKE                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[17]                                                                                                 ; Sdram_Control:u9|command:u_command|SA[9]                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[9]                                                                                                  ; Sdram_Control:u9|command:u_command|SA[1]                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[8]                                                                                                  ; Sdram_Control:u9|command:u_command|SA[0]                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[22]                                                                                                 ; Sdram_Control:u9|command:u_command|CS_N[0]                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u9|command:u_command|rw_shift[1]                                                                                                                   ; Sdram_Control:u9|command:u_command|rw_shift[0]                                                                                                                                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u9|command:u_command|rp_shift[1]                                                                                                                   ; Sdram_Control:u9|command:u_command|rp_shift[0]                                                                                                                                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u9|command:u_command|rp_shift[2]                                                                                                                   ; Sdram_Control:u9|command:u_command|rp_shift[1]                                                                                                                                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[19]                                                                                                 ; Sdram_Control:u9|command:u_command|SA[11]                                                                                                                                          ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[7]                                                                                                  ; Sdram_Control:u9|command:u_command|SA[7]                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[11]                                                                                                 ; Sdram_Control:u9|command:u_command|SA[3]                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[16]                                                                                                 ; Sdram_Control:u9|command:u_command|SA[8]                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.642      ;
; 0.399 ; Sdram_Control:u9|command:u_command|CS_N[0]                                                                                                                       ; Sdram_Control:u9|CS_N[0]                                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.642      ;
; 0.400 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.642      ;
; 0.400 ; Sdram_Control:u9|command:u_command|REF_ACK                                                                                                                       ; Sdram_Control:u9|control_interface:u_control_interface|REF_REQ                                                                                                                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.643      ;
; 0.405 ; Sdram_Control:u9|mDATAOUT[2]                                                                                                                                     ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 1.011      ;
; 0.411 ; Sdram_Control:u9|mDATAOUT[7]                                                                                                                                     ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 1.017      ;
; 0.418 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9     ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.659      ;
; 0.423 ; Sdram_Control:u9|mDATAOUT[27]                                                                                                                                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.012      ;
; 0.431 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                              ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0 ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 1.026      ;
; 0.435 ; Sdram_Control:u9|mDATAOUT[11]                                                                                                                                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.024      ;
; 0.436 ; Sdram_Control:u9|control_interface:u_control_interface|REF_REQ                                                                                                   ; Sdram_Control:u9|command:u_command|REF_ACK                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.679      ;
; 0.437 ; Sdram_Control:u9|control_interface:u_control_interface|REF_REQ                                                                                                   ; Sdram_Control:u9|command:u_command|do_refresh                                                                                                                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.680      ;
; 0.450 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                               ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.693      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; Reset_Delay:u0|oRST_0                    ; Reset_Delay:u0|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Reset_Delay:u0|oRST_2                    ; Reset_Delay:u0|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Reset_Delay:u0|oRST_4                    ; Reset_Delay:u0|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Reset_Delay:u0|oRST_3                    ; Reset_Delay:u0|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; I2C_CCD_Config:u1|senosr_exposure[0]     ; I2C_CCD_Config:u1|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; Reset_Delay:u0|Cont[0]                   ; Reset_Delay:u0|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.608      ;
; 0.387 ; Clock_Delay:u19|oCLK_0                   ; Clock_Delay:u19|oCLK_0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.597      ;
; 0.396 ; I2C_CCD_Config:u1|iexposure_adj_delay[1] ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.638      ;
; 0.401 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.643      ;
; 0.527 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.769      ;
; 0.578 ; Clock_Delay:u19|Cont[3]                  ; Clock_Delay:u19|Cont[3]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.821      ;
; 0.579 ; Clock_Delay:u19|Cont[5]                  ; Clock_Delay:u19|Cont[5]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.822      ;
; 0.581 ; Clock_Delay:u19|Cont[1]                  ; Clock_Delay:u19|Cont[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.824      ;
; 0.583 ; Clock_Delay:u19|Cont[2]                  ; Clock_Delay:u19|Cont[2]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.826      ;
; 0.584 ; Clock_Delay:u19|Cont[4]                  ; Clock_Delay:u19|Cont[4]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.827      ;
; 0.586 ; Reset_Delay:u0|Cont[11]                  ; Reset_Delay:u0|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; I2C_CCD_Config:u1|combo_cnt[15]          ; I2C_CCD_Config:u1|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; I2C_CCD_Config:u1|combo_cnt[1]           ; I2C_CCD_Config:u1|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.829      ;
; 0.588 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; I2C_CCD_Config:u1|combo_cnt[13]          ; I2C_CCD_Config:u1|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.830      ;
; 0.589 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; I2C_CCD_Config:u1|combo_cnt[2]           ; I2C_CCD_Config:u1|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; Reset_Delay:u0|Cont[8]                   ; Reset_Delay:u0|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; I2C_CCD_Config:u1|combo_cnt[12]          ; I2C_CCD_Config:u1|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; I2C_CCD_Config:u1|combo_cnt[3]           ; I2C_CCD_Config:u1|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; I2C_CCD_Config:u1|iexposure_adj_delay[0] ; I2C_CCD_Config:u1|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; I2C_CCD_Config:u1|combo_cnt[19]          ; I2C_CCD_Config:u1|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; I2C_CCD_Config:u1|combo_cnt[14]          ; I2C_CCD_Config:u1|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; Reset_Delay:u0|Cont[9]                   ; Reset_Delay:u0|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.834      ;
; 0.592 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.834      ;
; 0.593 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.835      ;
; 0.598 ; Clock_Delay:u19|Cont[13]                 ; Clock_Delay:u19|Cont[13]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; Clock_Delay:u19|Cont[15]                 ; Clock_Delay:u19|Cont[15]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.841      ;
; 0.599 ; I2C_CCD_Config:u1|combo_cnt[11]          ; I2C_CCD_Config:u1|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.841      ;
; 0.599 ; I2C_CCD_Config:u1|combo_cnt[9]           ; I2C_CCD_Config:u1|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.841      ;
; 0.599 ; Clock_Delay:u19|Cont[11]                 ; Clock_Delay:u19|Cont[11]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; Clock_Delay:u19|Cont[19]                 ; Clock_Delay:u19|Cont[19]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; Clock_Delay:u19|Cont[21]                 ; Clock_Delay:u19|Cont[21]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; Clock_Delay:u19|Cont[29]                 ; Clock_Delay:u19|Cont[29]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; Reset_Delay:u0|Cont[13]                  ; Reset_Delay:u0|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; Reset_Delay:u0|Cont[15]                  ; Reset_Delay:u0|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; Reset_Delay:u0|Cont[3]                   ; Reset_Delay:u0|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; Reset_Delay:u0|Cont[6]                   ; Reset_Delay:u0|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; I2C_CCD_Config:u1|combo_cnt[7]           ; I2C_CCD_Config:u1|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; Clock_Delay:u19|Cont[31]                 ; Clock_Delay:u19|Cont[31]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Clock_Delay:u19|Cont[6]                  ; Clock_Delay:u19|Cont[6]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Clock_Delay:u19|Cont[27]                 ; Clock_Delay:u19|Cont[27]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Reset_Delay:u0|Cont[19]                  ; Reset_Delay:u0|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Reset_Delay:u0|Cont[5]                   ; Reset_Delay:u0|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Reset_Delay:u0|Cont[21]                  ; Reset_Delay:u0|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Reset_Delay:u0|Cont[22]                  ; Reset_Delay:u0|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Reset_Delay:u0|Cont[29]                  ; Reset_Delay:u0|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; Clock_Delay:u19|Cont[17]                 ; Clock_Delay:u19|Cont[17]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; Clock_Delay:u19|Cont[22]                 ; Clock_Delay:u19|Cont[22]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; Reset_Delay:u0|Cont[31]                  ; Reset_Delay:u0|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; Reset_Delay:u0|Cont[14]                  ; Reset_Delay:u0|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; Reset_Delay:u0|Cont[16]                  ; Reset_Delay:u0|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; Reset_Delay:u0|Cont[2]                   ; Reset_Delay:u0|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; Reset_Delay:u0|Cont[27]                  ; Reset_Delay:u0|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; Clock_Delay:u19|Cont[7]                  ; Clock_Delay:u19|Cont[7]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; Clock_Delay:u19|Cont[9]                  ; Clock_Delay:u19|Cont[9]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; Reset_Delay:u0|Cont[30]                  ; Reset_Delay:u0|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; Reset_Delay:u0|Cont[20]                  ; Reset_Delay:u0|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; Reset_Delay:u0|Cont[12]                  ; Reset_Delay:u0|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; Reset_Delay:u0|Cont[10]                  ; Reset_Delay:u0|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; Reset_Delay:u0|Cont[18]                  ; Reset_Delay:u0|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; Reset_Delay:u0|Cont[4]                   ; Reset_Delay:u0|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; I2C_CCD_Config:u1|combo_cnt[5]           ; I2C_CCD_Config:u1|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; Clock_Delay:u19|Cont[14]                 ; Clock_Delay:u19|Cont[14]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; Clock_Delay:u19|Cont[16]                 ; Clock_Delay:u19|Cont[16]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; Clock_Delay:u19|Cont[23]                 ; Clock_Delay:u19|Cont[23]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; Clock_Delay:u19|Cont[25]                 ; Clock_Delay:u19|Cont[25]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; Reset_Delay:u0|Cont[17]                  ; Reset_Delay:u0|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; Reset_Delay:u0|Cont[24]                  ; Reset_Delay:u0|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; Reset_Delay:u0|Cont[26]                  ; Reset_Delay:u0|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; Reset_Delay:u0|Cont[28]                  ; Reset_Delay:u0|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; I2C_CCD_Config:u1|combo_cnt[10]          ; I2C_CCD_Config:u1|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; Clock_Delay:u19|Cont[0]                  ; Clock_Delay:u19|Cont[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; Clock_Delay:u19|Cont[8]                  ; Clock_Delay:u19|Cont[8]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; Clock_Delay:u19|Cont[10]                 ; Clock_Delay:u19|Cont[10]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; Clock_Delay:u19|Cont[12]                 ; Clock_Delay:u19|Cont[12]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; Clock_Delay:u19|Cont[18]                 ; Clock_Delay:u19|Cont[18]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; Clock_Delay:u19|Cont[20]                 ; Clock_Delay:u19|Cont[20]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; Clock_Delay:u19|Cont[30]                 ; Clock_Delay:u19|Cont[30]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; Reset_Delay:u0|Cont[7]                   ; Reset_Delay:u0|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.847      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u8|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.355 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; CROP_XSTART:u11|rowFirstVal                                                                                                                                                          ; CROP_XSTART:u11|rowFirstVal                                                                                                                                                          ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; CROP_XSTART:u11|minXSTART[1]                                                                                                                                                         ; CROP_XSTART:u11|minXSTART[1]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; CROP_XSTART:u11|minXSTART[2]                                                                                                                                                         ; CROP_XSTART:u11|minXSTART[2]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; CROP_XSTART:u11|minXSTART[3]                                                                                                                                                         ; CROP_XSTART:u11|minXSTART[3]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; CROP_XSTART:u11|minXSTART[4]                                                                                                                                                         ; CROP_XSTART:u11|minXSTART[4]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; CROP_XSTART:u11|minXSTART[5]                                                                                                                                                         ; CROP_XSTART:u11|minXSTART[5]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; CROP_XSTART:u11|minXSTART[7]                                                                                                                                                         ; CROP_XSTART:u11|minXSTART[7]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; CROP_XSTART:u11|minXSTART[8]                                                                                                                                                         ; CROP_XSTART:u11|minXSTART[8]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; CROP_XSTART:u11|minXSTART[9]                                                                                                                                                         ; CROP_XSTART:u11|minXSTART[9]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.597      ;
; 0.358 ; VGA_Controller:u16|mVGA_V_SYNC                                                                                                                                                       ; VGA_Controller:u16|mVGA_V_SYNC                                                                                                                                                       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.597      ;
; 0.358 ; CROP_XSTART:u11|minXSTART[6]                                                                                                                                                         ; CROP_XSTART:u11|minXSTART[6]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.597      ;
; 0.381 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.623      ;
; 0.382 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.624      ;
; 0.398 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.639      ;
; 0.415 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.657      ;
; 0.418 ; CROP_XEND:u12|X_Cont[1]                                                                                                                                                              ; CROP_XSTART:u11|minXSTART[1]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.658      ;
; 0.422 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.330      ; 0.953      ;
; 0.423 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.665      ;
; 0.423 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.665      ;
; 0.428 ; VGA_Controller:u16|H_Cont[6]                                                                                                                                                         ; VGA_Controller:u16|mVGA_H_SYNC                                                                                                                                                       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.667      ;
; 0.445 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.320      ; 0.966      ;
; 0.450 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.322      ; 0.973      ;
; 0.458 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.322      ; 0.981      ;
; 0.461 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.319      ; 0.981      ;
; 0.463 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.330      ; 0.994      ;
; 0.466 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.322      ; 0.989      ;
; 0.468 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.319      ; 0.988      ;
; 0.475 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.319      ; 0.995      ;
; 0.475 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.319      ; 0.995      ;
; 0.476 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.330      ; 1.007      ;
; 0.493 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.319      ; 1.013      ;
; 0.493 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.735      ;
; 0.495 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.737      ;
; 0.526 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.768      ;
; 0.528 ; CROP_XEND:u12|maxXEND[6]                                                                                                                                                             ; CROP_XEND:u12|oXEND[6]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.768      ;
; 0.530 ; CROP_XSTART:u11|minXSTART[8]                                                                                                                                                         ; CROP_XSTART:u11|oXSTART[8]                                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.770      ;
; 0.530 ; CROP_XEND:u12|maxXEND[8]                                                                                                                                                             ; CROP_XEND:u12|oXEND[8]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.770      ;
; 0.538 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.780      ;
; 0.546 ; IMAGE_CROP:u14|DarkCounterTemp[15]                                                                                                                                                   ; IMAGE_CROP:u14|oDarkCounter[15]                                                                                                                                                      ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.785      ;
; 0.549 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.791      ;
; 0.551 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.792      ;
; 0.554 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.797      ;
; 0.554 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.796      ;
; 0.562 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.804      ;
; 0.564 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.807      ;
; 0.564 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.807      ;
; 0.569 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.811      ;
; 0.570 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.813      ;
; 0.571 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.813      ;
; 0.575 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.817      ;
; 0.576 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.818      ;
; 0.599 ; CROP_XEND:u12|Y_Cont[15]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[15]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.840      ;
; 0.599 ; CROP_XEND:u12|Y_Cont[13]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[13]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.840      ;
; 0.599 ; CROP_XEND:u12|Y_Cont[3]                                                                                                                                                              ; CROP_XEND:u12|Y_Cont[3]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.840      ;
; 0.600 ; CROP_XEND:u12|Y_Cont[11]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[11]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.841      ;
; 0.602 ; CROP_XEND:u12|Y_Cont[1]                                                                                                                                                              ; CROP_XEND:u12|Y_Cont[1]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.843      ;
; 0.603 ; CROP_XEND:u12|Y_Cont[9]                                                                                                                                                              ; CROP_XEND:u12|Y_Cont[9]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.844      ;
; 0.603 ; VGA_Controller:u16|V_Cont[1]                                                                                                                                                         ; VGA_Controller:u16|V_Cont[1]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.842      ;
; 0.603 ; VGA_Controller:u16|V_Cont[3]                                                                                                                                                         ; VGA_Controller:u16|V_Cont[3]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.842      ;
; 0.604 ; CROP_XEND:u12|Y_Cont[14]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[14]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.845      ;
; 0.604 ; CROP_XEND:u12|Y_Cont[2]                                                                                                                                                              ; CROP_XEND:u12|Y_Cont[2]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.845      ;
; 0.604 ; CROP_XEND:u12|maxXEND[7]                                                                                                                                                             ; CROP_XEND:u12|oXEND[7]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.844      ;
; 0.604 ; VGA_Controller:u16|V_Cont[11]                                                                                                                                                        ; VGA_Controller:u16|V_Cont[11]                                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.843      ;
; 0.604 ; VGA_Controller:u16|H_Cont[10]                                                                                                                                                        ; VGA_Controller:u16|H_Cont[10]                                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.843      ;
; 0.604 ; VGA_Controller:u16|H_Cont[3]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[3]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.843      ;
; 0.604 ; VGA_Controller:u16|H_Cont[2]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[2]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.843      ;
; 0.605 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; CROP_XEND:u12|Y_Cont[12]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[12]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; CROP_XEND:u12|Y_Cont[10]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[10]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; CROP_XEND:u12|Y_Cont[4]                                                                                                                                                              ; CROP_XEND:u12|Y_Cont[4]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; VGA_Controller:u16|V_Cont[4]                                                                                                                                                         ; VGA_Controller:u16|V_Cont[4]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.844      ;
; 0.605 ; VGA_Controller:u16|H_Cont[12]                                                                                                                                                        ; VGA_Controller:u16|H_Cont[12]                                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.844      ;
; 0.605 ; VGA_Controller:u16|H_Cont[8]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[8]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.844      ;
; 0.606 ; VGA_Controller:u16|H_Cont[11]                                                                                                                                                        ; VGA_Controller:u16|H_Cont[11]                                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.845      ;
; 0.606 ; VGA_Controller:u16|H_Cont[1]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[1]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.845      ;
; 0.607 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.849      ;
; 0.607 ; VGA_Controller:u16|V_Cont[5]                                                                                                                                                         ; VGA_Controller:u16|V_Cont[5]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.846      ;
; 0.607 ; VGA_Controller:u16|V_Cont[7]                                                                                                                                                         ; VGA_Controller:u16|V_Cont[7]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.846      ;
; 0.607 ; VGA_Controller:u16|H_Cont[9]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[9]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.846      ;
; 0.607 ; VGA_Controller:u16|H_Cont[7]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[7]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.846      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                 ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.387 ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.597      ;
; 0.581 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.824      ;
; 0.599 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.603 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.868 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.111      ;
; 0.871 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.114      ;
; 0.882 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.125      ;
; 0.885 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.886 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.129      ;
; 0.889 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.892 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.893 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.136      ;
; 0.900 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.143      ;
; 0.903 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.146      ;
; 0.903 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.146      ;
; 0.904 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.147      ;
; 0.904 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.147      ;
; 0.904 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.147      ;
; 0.967 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.210      ;
; 0.978 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.221      ;
; 0.981 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.224      ;
; 0.984 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.227      ;
; 0.984 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.227      ;
; 0.984 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.227      ;
; 0.985 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.228      ;
; 0.989 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.232      ;
; 0.989 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.232      ;
; 0.992 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.235      ;
; 0.995 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.238      ;
; 0.995 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.238      ;
; 0.996 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.239      ;
; 0.999 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.242      ;
; 1.000 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.243      ;
; 1.000 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.243      ;
; 1.002 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.245      ;
; 1.002 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.245      ;
; 1.003 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.246      ;
; 1.003 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.246      ;
; 1.003 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.246      ;
; 1.010 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.253      ;
; 1.013 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.256      ;
; 1.013 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.256      ;
; 1.014 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.257      ;
; 1.014 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.257      ;
; 1.077 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.320      ;
; 1.088 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.331      ;
; 1.091 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.334      ;
; 1.094 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.337      ;
; 1.094 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.337      ;
; 1.095 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.338      ;
; 1.099 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.342      ;
; 1.099 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.342      ;
; 1.102 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.345      ;
; 1.105 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.348      ;
; 1.105 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.348      ;
; 1.109 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.352      ;
; 1.110 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.353      ;
; 1.110 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.353      ;
; 1.112 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.355      ;
; 1.112 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.355      ;
; 1.113 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.356      ;
; 1.113 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.356      ;
; 1.120 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.363      ;
; 1.123 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.366      ;
; 1.123 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.366      ;
; 1.124 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.367      ;
; 1.187 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.430      ;
; 1.198 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.441      ;
; 1.201 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.444      ;
; 1.204 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.447      ;
; 1.204 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.447      ;
; 1.209 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.452      ;
; 1.209 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.452      ;
; 1.212 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.455      ;
; 1.215 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.458      ;
; 1.215 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.458      ;
; 1.219 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.462      ;
; 1.220 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.463      ;
; 1.222 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.465      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u8|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.719 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.546     ; 3.616      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.744 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.535     ; 3.602      ;
; 3.823 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.541     ; 3.616      ;
; 3.848 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.530     ; 3.602      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.796     ; 3.219      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.796     ; 3.219      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.796     ; 3.219      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.796     ; 3.219      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.796     ; 3.219      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.796     ; 3.219      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.796     ; 3.219      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.796     ; 3.219      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.797     ; 3.218      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.797     ; 3.218      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.797     ; 3.218      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.797     ; 3.218      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.796     ; 3.219      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.797     ; 3.218      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.797     ; 3.218      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.797     ; 3.218      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.796     ; 3.219      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.797     ; 3.218      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.797     ; 3.218      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.797     ; 3.218      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.797     ; 3.218      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.797     ; 3.218      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.797     ; 3.218      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.797     ; 3.218      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.797     ; 3.218      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.797     ; 3.218      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.797     ; 3.218      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.797     ; 3.218      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.797     ; 3.218      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.797     ; 3.218      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.797     ; 3.218      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.797     ; 3.218      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.797     ; 3.218      ;
; 3.934 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.797     ; 3.218      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u8|altpll_component|auto_generated|pll1|clk[3]'                                                                                          ;
+--------+-----------------------+--------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                        ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 13.709 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[9]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.889     ; 3.351      ;
; 13.709 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[11]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.889     ; 3.351      ;
; 13.709 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[12]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.889     ; 3.351      ;
; 13.709 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[13]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.890     ; 3.350      ;
; 13.709 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[14]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.889     ; 3.351      ;
; 13.709 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[15]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.889     ; 3.351      ;
; 13.709 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[7]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.889     ; 3.351      ;
; 13.709 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[4]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.891     ; 3.349      ;
; 13.709 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[6]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.889     ; 3.351      ;
; 13.709 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[5]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.890     ; 3.350      ;
; 13.709 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[1]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.891     ; 3.349      ;
; 13.709 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[2]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.891     ; 3.349      ;
; 13.709 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[3]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.889     ; 3.351      ;
; 13.709 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[0]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.889     ; 3.351      ;
; 13.709 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[8]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.889     ; 3.351      ;
; 13.709 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[10]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.889     ; 3.351      ;
; 13.709 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[2]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.889     ; 3.351      ;
; 13.709 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[4]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.891     ; 3.349      ;
; 13.709 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[5]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.891     ; 3.349      ;
; 13.709 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[1]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.891     ; 3.349      ;
; 13.709 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[2]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.891     ; 3.349      ;
; 13.709 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[3]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.891     ; 3.349      ;
; 13.709 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[4]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.891     ; 3.349      ;
; 13.709 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[5]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.891     ; 3.349      ;
; 13.709 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[9]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.891     ; 3.349      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[0]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.906     ; 3.333      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[1]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.906     ; 3.333      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[2]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.906     ; 3.333      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[4]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.906     ; 3.333      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[5]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.906     ; 3.333      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[6]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.906     ; 3.333      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[7]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.906     ; 3.333      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[8]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.906     ; 3.333      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[9]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.906     ; 3.333      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[10]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.906     ; 3.333      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[11]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.906     ; 3.333      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[12]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.906     ; 3.333      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[3]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.906     ; 3.333      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oRequest    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.907     ; 3.332      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|oXEND[5]         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.892     ; 3.347      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[6]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.891     ; 3.348      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[1]     ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.892     ; 3.347      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[2]     ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.892     ; 3.347      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[3]     ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.891     ; 3.348      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[4]     ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.892     ; 3.347      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[5]     ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.892     ; 3.347      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[6]     ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.892     ; 3.347      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[7]     ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.892     ; 3.347      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[9]     ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.892     ; 3.347      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDATA[2]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.902     ; 3.337      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDATA[3]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.902     ; 3.337      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDATA[4]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.902     ; 3.337      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oVGA_B[4]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.907     ; 3.332      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDATA[5]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.902     ; 3.337      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDATA[6]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.902     ; 3.337      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDATA[7]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.902     ; 3.337      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDATA[8]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.902     ; 3.337      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oVGA_B[8]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.907     ; 3.332      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; IMAGE_CROP:u14|oDATA[9]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.902     ; 3.337      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oVGA_B[9]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.907     ; 3.332      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|mVGA_H_SYNC ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.906     ; 3.333      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oVGA_BLANK  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.913     ; 3.326      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oVGA_G[4]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.907     ; 3.332      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oVGA_G[8]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.907     ; 3.332      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oVGA_G[9]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.907     ; 3.332      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oVGA_R[4]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.907     ; 3.332      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oVGA_R[8]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.907     ; 3.332      ;
; 13.710 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oVGA_R[9]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.907     ; 3.332      ;
; 13.711 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[0]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.909     ; 3.329      ;
; 13.711 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[1]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.909     ; 3.329      ;
; 13.711 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[2]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.909     ; 3.329      ;
; 13.711 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[3]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.909     ; 3.329      ;
; 13.711 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[4]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.909     ; 3.329      ;
; 13.711 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[5]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.909     ; 3.329      ;
; 13.711 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[7]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.909     ; 3.329      ;
; 13.711 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[8]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.909     ; 3.329      ;
; 13.711 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[9]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.909     ; 3.329      ;
; 13.711 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[10]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.909     ; 3.329      ;
; 13.711 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[11]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.909     ; 3.329      ;
; 13.711 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[12]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.909     ; 3.329      ;
; 13.711 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[6]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.909     ; 3.329      ;
; 13.711 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|mVGA_V_SYNC ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.910     ; 3.328      ;
; 13.711 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oVGA_H_SYNC ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.916     ; 3.322      ;
; 13.712 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[13]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.872     ; 3.365      ;
; 13.712 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[14]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.872     ; 3.365      ;
; 13.712 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[15]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.872     ; 3.365      ;
; 13.712 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[10]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.872     ; 3.365      ;
; 13.712 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[11]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.872     ; 3.365      ;
; 13.712 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[5]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.873     ; 3.364      ;
; 13.712 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[0]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.872     ; 3.365      ;
; 13.712 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[1]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.872     ; 3.365      ;
; 13.712 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[2]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.872     ; 3.365      ;
; 13.712 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[3]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.872     ; 3.365      ;
; 13.712 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[4]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.872     ; 3.365      ;
; 13.712 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[6]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.873     ; 3.364      ;
; 13.712 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[8]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.873     ; 3.364      ;
; 13.712 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[9]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.872     ; 3.365      ;
; 13.712 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[7]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.872     ; 3.365      ;
; 13.712 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[12]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.872     ; 3.365      ;
; 13.712 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|maxYEND[1]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.873     ; 3.364      ;
+--------+-----------------------+--------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.249 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.386     ; 5.364      ;
; 14.253 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.386     ; 5.360      ;
; 14.332 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.386     ; 5.281      ;
; 14.351 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.391     ; 5.257      ;
; 14.438 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.391     ; 5.170      ;
; 14.447 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.386     ; 5.166      ;
; 14.515 ; I2C_CCD_Config:u1|combo_cnt[6]  ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.391     ; 5.093      ;
; 14.529 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.391     ; 5.079      ;
; 14.533 ; I2C_CCD_Config:u1|combo_cnt[2]  ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.391     ; 5.075      ;
; 14.600 ; I2C_CCD_Config:u1|combo_cnt[10] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.391     ; 5.008      ;
; 14.613 ; I2C_CCD_Config:u1|combo_cnt[0]  ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.391     ; 4.995      ;
; 14.629 ; I2C_CCD_Config:u1|combo_cnt[4]  ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.391     ; 4.979      ;
; 14.689 ; I2C_CCD_Config:u1|combo_cnt[9]  ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.391     ; 4.919      ;
; 14.726 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.425     ; 4.848      ;
; 14.728 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.391     ; 4.880      ;
; 14.756 ; I2C_CCD_Config:u1|combo_cnt[5]  ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.391     ; 4.852      ;
; 14.792 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.118      ;
; 14.792 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.118      ;
; 14.792 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.118      ;
; 14.792 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.118      ;
; 14.792 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.118      ;
; 14.792 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.118      ;
; 14.792 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.118      ;
; 14.792 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.118      ;
; 14.792 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.118      ;
; 14.792 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.118      ;
; 14.792 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.118      ;
; 14.792 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.118      ;
; 14.792 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.118      ;
; 14.792 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.118      ;
; 14.792 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.118      ;
; 14.792 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.118      ;
; 14.796 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.114      ;
; 14.796 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.114      ;
; 14.796 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.114      ;
; 14.796 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.114      ;
; 14.796 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.114      ;
; 14.796 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.114      ;
; 14.796 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.114      ;
; 14.796 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.114      ;
; 14.796 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.114      ;
; 14.796 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.114      ;
; 14.796 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.114      ;
; 14.796 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.114      ;
; 14.796 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.114      ;
; 14.796 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.114      ;
; 14.796 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.114      ;
; 14.796 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.114      ;
; 14.814 ; I2C_CCD_Config:u1|combo_cnt[8]  ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.391     ; 4.794      ;
; 14.875 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.035      ;
; 14.875 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.035      ;
; 14.875 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.035      ;
; 14.875 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.035      ;
; 14.875 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.035      ;
; 14.875 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.035      ;
; 14.875 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.035      ;
; 14.875 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.035      ;
; 14.875 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.035      ;
; 14.875 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.035      ;
; 14.875 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.035      ;
; 14.875 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.035      ;
; 14.875 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.035      ;
; 14.875 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.035      ;
; 14.875 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.035      ;
; 14.875 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 5.035      ;
; 14.894 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 5.011      ;
; 14.894 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 5.011      ;
; 14.894 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 5.011      ;
; 14.894 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 5.011      ;
; 14.894 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 5.011      ;
; 14.894 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 5.011      ;
; 14.894 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 5.011      ;
; 14.894 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 5.011      ;
; 14.894 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 5.011      ;
; 14.894 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 5.011      ;
; 14.894 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 5.011      ;
; 14.894 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 5.011      ;
; 14.894 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 5.011      ;
; 14.894 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 5.011      ;
; 14.894 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 5.011      ;
; 14.894 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 5.011      ;
; 14.981 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.924      ;
; 14.981 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.924      ;
; 14.981 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.924      ;
; 14.981 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.924      ;
; 14.981 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.924      ;
; 14.981 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.924      ;
; 14.981 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.924      ;
; 14.981 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.924      ;
; 14.981 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.924      ;
; 14.981 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.924      ;
; 14.981 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.924      ;
; 14.981 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.924      ;
; 14.981 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.924      ;
; 14.981 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.924      ;
; 14.981 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.924      ;
; 14.981 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.094     ; 4.924      ;
; 14.990 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.920      ;
; 14.990 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.920      ;
; 14.990 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.089     ; 4.920      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                         ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.457 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.676      ;
; 2.457 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.676      ;
; 2.457 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.676      ;
; 2.457 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.676      ;
; 2.457 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.676      ;
; 2.457 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.676      ;
; 2.457 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.676      ;
; 2.457 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.676      ;
; 2.457 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.676      ;
; 2.457 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.676      ;
; 2.457 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.676      ;
; 2.457 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.676      ;
; 2.457 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.676      ;
; 2.457 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.676      ;
; 2.457 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.676      ;
; 2.457 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.676      ;
; 2.463 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.682      ;
; 2.463 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.682      ;
; 2.463 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.682      ;
; 2.463 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.682      ;
; 2.463 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.682      ;
; 2.463 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.682      ;
; 2.463 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.682      ;
; 2.463 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.682      ;
; 2.463 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.682      ;
; 2.463 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.682      ;
; 2.463 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.682      ;
; 2.463 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.682      ;
; 2.463 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.682      ;
; 2.463 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.682      ;
; 2.463 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.682      ;
; 2.463 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.682      ;
; 2.890 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.114      ;
; 2.890 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.114      ;
; 2.890 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.114      ;
; 2.890 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.114      ;
; 2.890 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.114      ;
; 2.890 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.114      ;
; 2.890 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.114      ;
; 2.890 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.114      ;
; 2.890 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.114      ;
; 2.890 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.114      ;
; 2.890 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.114      ;
; 2.890 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.114      ;
; 2.890 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.114      ;
; 2.890 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.114      ;
; 2.890 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.114      ;
; 2.890 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.114      ;
; 2.933 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.206     ; 2.898      ;
; 2.935 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.159      ;
; 2.935 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.159      ;
; 2.935 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.159      ;
; 2.935 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.159      ;
; 2.935 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.159      ;
; 2.935 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.159      ;
; 2.935 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.159      ;
; 2.935 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.159      ;
; 2.935 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.159      ;
; 2.935 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.159      ;
; 2.935 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.159      ;
; 2.935 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.159      ;
; 2.935 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.159      ;
; 2.935 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.159      ;
; 2.935 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.159      ;
; 2.935 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.159      ;
; 2.939 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.206     ; 2.904      ;
; 2.969 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 3.198      ;
; 2.969 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 3.199      ;
; 2.969 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 3.199      ;
; 2.969 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 3.199      ;
; 2.969 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 3.199      ;
; 2.969 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 3.199      ;
; 2.969 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 3.199      ;
; 2.969 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 3.199      ;
; 2.969 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 3.199      ;
; 2.969 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 3.199      ;
; 2.969 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 3.199      ;
; 2.969 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 3.199      ;
; 2.969 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 3.199      ;
; 2.969 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 3.199      ;
; 2.969 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 3.199      ;
; 2.969 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 3.199      ;
; 2.969 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 3.198      ;
; 2.969 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 3.198      ;
; 2.969 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 3.198      ;
; 2.969 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 3.198      ;
; 2.970 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.054      ; 3.195      ;
; 2.970 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.054      ; 3.195      ;
; 2.970 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.054      ; 3.195      ;
; 2.970 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.054      ; 3.195      ;
; 2.970 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.054      ; 3.195      ;
; 2.970 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.054      ; 3.195      ;
; 2.970 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.054      ; 3.195      ;
; 2.970 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.054      ; 3.195      ;
; 2.970 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.054      ; 3.195      ;
; 2.970 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.054      ; 3.195      ;
; 2.970 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.054      ; 3.195      ;
; 2.970 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.054      ; 3.195      ;
; 2.970 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.054      ; 3.195      ;
; 2.970 ; Reset_Delay:u0|oRST_2                    ; I2C_CCD_Config:u1|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.052      ; 3.193      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u8|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.588 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.859     ; 3.000      ;
; 4.588 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.859     ; 3.000      ;
; 4.588 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.859     ; 3.000      ;
; 4.588 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.859     ; 3.000      ;
; 4.588 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.859     ; 3.000      ;
; 4.588 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.865     ; 2.994      ;
; 4.588 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.865     ; 2.994      ;
; 4.588 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.865     ; 2.994      ;
; 4.588 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.865     ; 2.994      ;
; 4.588 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.865     ; 2.994      ;
; 4.600 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.908     ; 2.963      ;
; 4.600 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.908     ; 2.963      ;
; 4.600 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.908     ; 2.963      ;
; 4.600 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.908     ; 2.963      ;
; 4.600 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.908     ; 2.963      ;
; 4.600 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.915     ; 2.956      ;
; 4.600 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.915     ; 2.956      ;
; 4.600 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.915     ; 2.956      ;
; 4.600 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.915     ; 2.956      ;
; 4.600 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.915     ; 2.956      ;
; 4.610 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.871     ; 3.010      ;
; 4.610 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.871     ; 3.010      ;
; 4.610 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.871     ; 3.010      ;
; 4.610 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.871     ; 3.010      ;
; 4.610 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.871     ; 3.010      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.262     ; 2.993      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.255     ; 3.000      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.255     ; 3.000      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.262     ; 2.993      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.255     ; 3.000      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.262     ; 2.993      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.262     ; 2.993      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.262     ; 2.993      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.262     ; 2.993      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.261     ; 2.994      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.261     ; 2.994      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.262     ; 2.993      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.261     ; 2.994      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.262     ; 2.993      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.262     ; 2.993      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.261     ; 2.994      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.261     ; 2.994      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.262     ; 2.993      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.262     ; 2.993      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.261     ; 2.994      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.261     ; 2.994      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.262     ; 2.993      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.262     ; 2.993      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.262     ; 2.993      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.261     ; 2.994      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.262     ; 2.993      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.262     ; 2.993      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.262     ; 2.993      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.262     ; 2.993      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.261     ; 2.994      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.262     ; 2.993      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.256     ; 2.999      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.256     ; 2.999      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.262     ; 2.993      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.262     ; 2.993      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.256     ; 2.999      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.262     ; 2.993      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.256     ; 2.999      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.256     ; 2.999      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.262     ; 2.993      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.262     ; 2.993      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.256     ; 2.999      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.256     ; 2.999      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.262     ; 2.993      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.256     ; 2.999      ;
; 4.984 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.256     ; 2.999      ;
; 4.994 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.298     ; 2.967      ;
; 4.994 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.297     ; 2.968      ;
; 4.994 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.298     ; 2.967      ;
; 4.994 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.297     ; 2.968      ;
; 4.994 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.297     ; 2.968      ;
; 4.994 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.298     ; 2.967      ;
; 4.994 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.297     ; 2.968      ;
; 4.994 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.298     ; 2.967      ;
; 4.994 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.298     ; 2.967      ;
; 4.994 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.297     ; 2.968      ;
; 4.994 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.297     ; 2.968      ;
; 4.994 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.298     ; 2.967      ;
; 4.994 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.297     ; 2.968      ;
; 4.994 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.298     ; 2.967      ;
; 4.994 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.297     ; 2.968      ;
; 4.994 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.298     ; 2.967      ;
; 4.994 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.292     ; 2.973      ;
; 4.994 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.292     ; 2.973      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.305     ; 2.961      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.305     ; 2.961      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.305     ; 2.961      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 2.962      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 2.962      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 2.962      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 2.962      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 2.962      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 2.962      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 2.962      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 2.962      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u8|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.600 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.913     ; 2.958      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.306     ; 2.960      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.306     ; 2.960      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.298     ; 2.968      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.298     ; 2.968      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.306     ; 2.960      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.306     ; 2.960      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.306     ; 2.960      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.306     ; 2.960      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.306     ; 2.960      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.306     ; 2.960      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.305     ; 2.961      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.298     ; 2.968      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.298     ; 2.968      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.305     ; 2.961      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.305     ; 2.961      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.298     ; 2.968      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.305     ; 2.961      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.305     ; 2.961      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.305     ; 2.961      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.305     ; 2.961      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.312     ; 2.954      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.313     ; 2.953      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.313     ; 2.953      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.313     ; 2.953      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.313     ; 2.953      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.313     ; 2.953      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.313     ; 2.953      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.313     ; 2.953      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.313     ; 2.953      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.313     ; 2.953      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.313     ; 2.953      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.313     ; 2.953      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.313     ; 2.953      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.312     ; 2.954      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.312     ; 2.954      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.312     ; 2.954      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.312     ; 2.954      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.312     ; 2.954      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.313     ; 2.953      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.312     ; 2.954      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.298     ; 2.968      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.298     ; 2.968      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.298     ; 2.968      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.298     ; 2.968      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.298     ; 2.968      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.298     ; 2.968      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.298     ; 2.968      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.298     ; 2.968      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.298     ; 2.968      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.298     ; 2.968      ;
; 4.995 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.306     ; 2.960      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.298     ; 2.969      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.298     ; 2.969      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.315     ; 2.952      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.315     ; 2.952      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.315     ; 2.952      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.315     ; 2.952      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.315     ; 2.952      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.315     ; 2.952      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.315     ; 2.952      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.315     ; 2.952      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.315     ; 2.952      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.315     ; 2.952      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.309     ; 2.958      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.315     ; 2.952      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.315     ; 2.952      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.315     ; 2.952      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.315     ; 2.952      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.315     ; 2.952      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.298     ; 2.969      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.298     ; 2.969      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.298     ; 2.969      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.298     ; 2.969      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.298     ; 2.969      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.298     ; 2.969      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.298     ; 2.969      ;
; 4.996 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.298     ; 2.969      ;
; 4.997 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.329     ; 2.939      ;
; 4.997 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.329     ; 2.939      ;
; 4.997 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.329     ; 2.939      ;
; 4.997 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.329     ; 2.939      ;
; 5.095 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.052     ; 3.311      ;
; 5.095 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.052     ; 3.311      ;
; 5.095 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.052     ; 3.311      ;
; 5.095 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.052     ; 3.311      ;
; 5.095 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.052     ; 3.311      ;
; 5.095 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.052     ; 3.311      ;
; 5.095 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.052     ; 3.311      ;
; 5.095 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.052     ; 3.311      ;
; 5.095 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.052     ; 3.311      ;
; 5.095 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.052     ; 3.311      ;
; 5.095 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.052     ; 3.311      ;
; 5.095 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.052     ; 3.311      ;
; 5.095 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.052     ; 3.311      ;
; 5.097 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.070     ; 3.295      ;
; 5.097 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.070     ; 3.295      ;
; 5.097 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.070     ; 3.295      ;
; 5.097 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.070     ; 3.295      ;
; 5.097 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.070     ; 3.295      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u8|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|CS_N[0]                                                                                                                                                              ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|DQM[0]                                                                                                                                                               ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|DQM[1]                                                                                                                                                               ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|DQM[2]                                                                                                                                                               ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|DQM[3]                                                                                                                                                               ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|IN_REQ                                                                                                                                                               ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|OUT_VALID                                                                                                                                                            ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|PM_STOP                                                                                                                                                              ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Read                                                                                                                                                                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|SA[0]                                                                                                                                                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|SA[1]                                                                                                                                                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|SA[2]                                                                                                                                                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|SA[3]                                                                                                                                                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|SA[9]                                                                                                                                                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|WE_N                                                                                                                                                                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|command:u_command|CM_ACK                                                                                                                                             ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|command:u_command|CS_N[0]                                                                                                                                            ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|command:u_command|REF_ACK                                                                                                                                            ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|command:u_command|SA[0]                                                                                                                                              ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|command:u_command|SA[10]                                                                                                                                             ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|command:u_command|SA[1]                                                                                                                                              ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|command:u_command|SA[2]                                                                                                                                              ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|command:u_command|SA[3]                                                                                                                                              ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|command:u_command|SA[8]                                                                                                                                              ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|command:u_command|WE_N                                                                                                                                               ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|command:u_command|do_load_mode                                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|command:u_command|do_reada                                                                                                                                           ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|command:u_command|do_refresh                                                                                                                                         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|command:u_command|do_rw                                                                                                                                              ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|command:u_command|do_writea                                                                                                                                          ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|command:u_command|rw_shift[0]                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|command:u_command|rw_shift[1]                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|control_interface:u_control_interface|INIT_REQ                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|control_interface:u_control_interface|LOAD_MODE                                                                                                                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|control_interface:u_control_interface|READA                                                                                                                          ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|control_interface:u_control_interface|REFRESH                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|control_interface:u_control_interface|REF_REQ                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[10]                                                                                                                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[11]                                                                                                                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[16]                                                                                                                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[18]                                                                                                                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[22]                                                                                                                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[8]                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[9]                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|control_interface:u_control_interface|WRITEA                                                                                                                         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|control_interface:u_control_interface|init_timer[0]                                                                                                                  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|control_interface:u_control_interface|timer[0]                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|control_interface:u_control_interface|timer[10]                                                                                                                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|control_interface:u_control_interface|timer[11]                                                                                                                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|control_interface:u_control_interface|timer[12]                                                                                                                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|control_interface:u_control_interface|timer[13]                                                                                                                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|control_interface:u_control_interface|timer[14]                                                                                                                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|control_interface:u_control_interface|timer[15]                                                                                                                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|control_interface:u_control_interface|timer[1]                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|control_interface:u_control_interface|timer[2]                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|control_interface:u_control_interface|timer[3]                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|control_interface:u_control_interface|timer[4]                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|control_interface:u_control_interface|timer[5]                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|control_interface:u_control_interface|timer[6]                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|control_interface:u_control_interface|timer[7]                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|control_interface:u_control_interface|timer[8]                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|control_interface:u_control_interface|timer[9]                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|mADDR[17]                                                                                                                                                            ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|mADDR[19]                                                                                                                                                            ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|mADDR[20]                                                                                                                                                            ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|mADDR[21]                                                                                                                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; 9.636  ; 9.822        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ;
; 9.689  ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ;
; 9.783  ; 9.783        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CTRL_CLK|clk              ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                   ;
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]     ;
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk       ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[0]|clk            ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[10]|clk           ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[11]|clk           ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[12]|clk           ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[13]|clk           ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[14]|clk           ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[15]|clk           ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[1]|clk            ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[2]|clk            ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[3]|clk            ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[4]|clk            ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[5]|clk            ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[6]|clk            ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[7]|clk            ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[8]|clk            ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[9]|clk            ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ;
; 9.905  ; 10.123       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ;
; 9.959  ; 10.177       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                   ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[0]|clk            ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[10]|clk           ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[11]|clk           ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[12]|clk           ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[13]|clk           ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[14]|clk           ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[15]|clk           ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[1]|clk            ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[2]|clk            ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[3]|clk            ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[4]|clk            ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[5]|clk            ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[6]|clk            ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[7]|clk            ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[8]|clk            ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[9]|clk            ;
; 10.166 ; 10.166       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]     ;
; 10.166 ; 10.166       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk       ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                   ;
; 10.216 ; 10.216       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CTRL_CLK|clk              ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                       ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------+
; 9.643 ; 9.829        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ;
; 9.655 ; 9.841        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|oCLK_0                   ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[16]                 ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[17]                 ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[18]                 ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[19]                 ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[20]                 ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[21]                 ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[22]                 ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[23]                 ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[24]                 ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[25]                 ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[26]                 ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[27]                 ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[28]                 ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[29]                 ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[30]                 ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[31]                 ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[0]                  ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[10]                 ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[11]                 ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[12]                 ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[13]                 ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[14]                 ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[15]                 ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[1]                  ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[2]                  ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[3]                  ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[4]                  ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[5]                  ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[6]                  ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[7]                  ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[8]                  ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[9]                  ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[0]           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[10]          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[11]          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[1]           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[2]           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[3]           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[4]           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[5]           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[6]           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[7]           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[8]           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[9]           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[0] ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[1] ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[0]     ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[12]    ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[7]     ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[8]     ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[10]                  ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[11]                  ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[12]                  ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[13]                  ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[14]                  ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[15]                  ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[1]                   ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[2]                   ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[3]                   ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[4]                   ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[5]                   ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[6]                   ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[7]                   ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[8]                   ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[9]                   ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|oRST_0                    ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[12]          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[13]          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[14]          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[15]          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[16]          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[17]          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[18]          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[19]          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[20]          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[21]          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[22]          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[23]          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[24]          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]       ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]       ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[10]    ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u8|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.689 ; 19.907       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.746 ; 19.932       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; IMAGE_CROP:u14|oDATA[2]                                                                                                                                                              ;
; 19.746 ; 19.932       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; IMAGE_CROP:u14|oDATA[3]                                                                                                                                                              ;
; 19.746 ; 19.932       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; IMAGE_CROP:u14|oDATA[4]                                                                                                                                                              ;
; 19.746 ; 19.932       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; IMAGE_CROP:u14|oDATA[5]                                                                                                                                                              ;
; 19.746 ; 19.932       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; IMAGE_CROP:u14|oDATA[6]                                                                                                                                                              ;
; 19.746 ; 19.932       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; IMAGE_CROP:u14|oDATA[7]                                                                                                                                                              ;
; 19.746 ; 19.932       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; IMAGE_CROP:u14|oDATA[8]                                                                                                                                                              ;
; 19.746 ; 19.932       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; IMAGE_CROP:u14|oDATA[9]                                                                                                                                                              ;
; 19.746 ; 19.932       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u16|H_Cont[0]                                                                                                                                                         ;
; 19.746 ; 19.932       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u16|H_Cont[10]                                                                                                                                                        ;
; 19.746 ; 19.932       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u16|H_Cont[11]                                                                                                                                                        ;
; 19.746 ; 19.932       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u16|H_Cont[12]                                                                                                                                                        ;
; 19.746 ; 19.932       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u16|H_Cont[1]                                                                                                                                                         ;
; 19.746 ; 19.932       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u16|H_Cont[2]                                                                                                                                                         ;
; 19.746 ; 19.932       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u16|H_Cont[3]                                                                                                                                                         ;
; 19.746 ; 19.932       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u16|H_Cont[4]                                                                                                                                                         ;
; 19.746 ; 19.932       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u16|H_Cont[5]                                                                                                                                                         ;
; 19.746 ; 19.932       ; 0.186          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; VGA_Controller:u16|H_Cont[6]                                                                                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 3.989  ; 4.342  ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 3.989  ; 4.342  ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 3.930  ; 4.192  ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 3.930  ; 4.192  ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.323  ; 5.671  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.323  ; 5.671  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.034  ; 5.382  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.029  ; 5.364  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.927  ; 5.260  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.731  ; 5.086  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.644  ; 4.983  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.815  ; 5.163  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.575  ; 4.898  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.087  ; 5.422  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.070  ; 5.436  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.994  ; 5.332  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.081  ; 5.427  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.656  ; 4.988  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.054  ; 5.397  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.041  ; 5.408  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.498  ; 4.860  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.485  ; 4.851  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.584  ; 4.889  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.322  ; 4.655  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.458  ; 4.797  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.444  ; 4.778  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.410  ; 4.748  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.162  ; 4.476  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.094  ; 5.440  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.540  ; 4.842  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.827  ; 5.187  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.760  ; 5.120  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.694  ; 5.039  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.700  ; 5.049  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.664  ; 5.013  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 7.717  ; 7.993  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 7.717  ; 7.993  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; 15.654 ; 15.972 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50  ; 15.654 ; 15.972 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50  ; 6.703  ; 7.043  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -2.010 ; -2.283 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -2.010 ; -2.283 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -2.126 ; -2.379 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -2.126 ; -2.379 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -3.425 ; -3.720 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; -4.541 ; -4.869 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; -4.264 ; -4.592 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -4.262 ; -4.577 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -4.163 ; -4.476 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -3.973 ; -4.308 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -3.890 ; -4.210 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -4.069 ; -4.405 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -3.826 ; -4.130 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -4.329 ; -4.652 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -4.299 ; -4.644 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -4.229 ; -4.548 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -4.323 ; -4.657 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -3.902 ; -4.214 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -4.288 ; -4.610 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -4.272 ; -4.618 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; -3.763 ; -4.112 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; -3.751 ; -4.105 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -3.834 ; -4.120 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -3.583 ; -3.896 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -3.726 ; -4.054 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -3.713 ; -4.036 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -3.679 ; -4.005 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -3.425 ; -3.720 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -4.335 ; -4.668 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -3.789 ; -4.073 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -4.081 ; -4.428 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -4.002 ; -4.341 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -3.953 ; -4.285 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -3.942 ; -4.271 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -3.909 ; -4.238 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -4.058 ; -4.335 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -4.058 ; -4.335 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; -5.550 ; -5.887 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50  ; -9.941 ; -9.994 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50  ; -5.550 ; -5.887 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 11.156 ; 10.736 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 7.963  ; 7.705  ; Rise       ; CLOCK2_50                                      ;
; I2C_SCLK       ; CLOCK_50   ; 10.993 ; 10.734 ; Rise       ; CLOCK_50                                       ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 8.465  ; 7.992  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 5.626  ; 5.453  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 5.089  ; 5.006  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 6.478  ; 6.366  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 5.240  ; 4.989  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 7.104  ; 6.809  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 7.694  ; 7.463  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 7.982  ; 7.525  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 6.950  ; 6.717  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 7.375  ; 7.012  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 8.132  ; 7.829  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 5.335  ; 5.261  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 8.465  ; 7.992  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 5.517  ; 5.347  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 5.029  ; 4.986  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 5.517  ; 5.347  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 6.468  ; 6.263  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 5.469  ; 5.364  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 6.237  ; 5.864  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 9.682  ; 9.435  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 8.561  ; 8.284  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 7.421  ; 7.124  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 9.386  ; 9.105  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 6.853  ; 6.636  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 8.132  ; 7.869  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 7.014  ; 6.750  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 8.581  ; 8.064  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 9.330  ; 8.982  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 9.160  ; 8.794  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 9.682  ; 9.435  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 7.490  ; 7.264  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 8.281  ; 8.030  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 8.234  ; 8.002  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 8.857  ; 8.370  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 8.652  ; 8.411  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 8.352  ; 8.105  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 8.921  ; 8.447  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 7.467  ; 7.174  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 8.345  ; 7.885  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 8.576  ; 8.087  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 7.143  ; 6.924  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 7.322  ; 7.114  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 8.785  ; 8.319  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 8.201  ; 7.699  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 6.842  ; 6.599  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 8.242  ; 7.897  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 8.128  ; 7.732  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 7.060  ; 6.824  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 7.255  ; 7.045  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 7.175  ; 6.959  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 7.812  ; 7.373  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 9.147  ; 8.811  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 6.048  ; 5.690  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 5.184  ; 4.996  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 5.709  ; 5.498  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 5.870  ; 5.596  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 6.048  ; 5.690  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 7.088  ; 6.672  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 5.583  ; 5.395  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.370 ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.533 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.659  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.495  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.642  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 5.485  ; 5.271  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 4.624  ; 4.492  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 4.661  ; 4.524  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 5.349  ; 5.271  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.726  ; 4.548  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.709  ; 4.527  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 5.058  ; 4.885  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 5.485  ; 5.228  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 5.009  ; 4.821  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 5.111  ; 4.868  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.481  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 6.025  ; 5.819  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 5.932  ; 5.703  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 5.164  ; 4.929  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 4.950  ; 4.831  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.346  ; 5.167  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.810  ; 5.550  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 5.949  ; 5.713  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 6.025  ; 5.819  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.741  ; 5.591  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 3.948  ; 3.867  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 5.976  ; 5.777  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 4.665  ; 4.487  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 4.682  ; 4.513  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 4.845  ; 4.703  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 4.341  ; 4.268  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 5.107  ; 4.953  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.458  ; 4.306  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 4.939  ; 4.837  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.976  ; 5.777  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 4.370  ; 4.291  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 10.732 ; 10.324 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 7.668  ; 7.416  ; Rise       ; CLOCK2_50                                      ;
; I2C_SCLK       ; CLOCK_50   ; 10.578 ; 10.326 ; Rise       ; CLOCK_50                                       ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 4.482  ; 4.383  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.998  ; 4.827  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 4.482  ; 4.398  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 5.813  ; 5.701  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.629  ; 4.383  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 6.418  ; 6.129  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 6.983  ; 6.757  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 7.257  ; 6.814  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 6.266  ; 6.039  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 6.678  ; 6.324  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 7.404  ; 7.108  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 4.716  ; 4.641  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 7.724  ; 7.265  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 4.422  ; 4.377  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 4.422  ; 4.377  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 4.893  ; 4.725  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 5.806  ; 5.605  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 4.848  ; 4.743  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 5.586  ; 5.222  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 5.525  ; 5.204  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 6.937  ; 6.621  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 6.141  ; 5.868  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 8.144  ; 7.793  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 5.560  ; 5.380  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 6.763  ; 6.383  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 5.715  ; 5.492  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 7.437  ; 6.986  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 7.915  ; 7.517  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 7.313  ; 6.923  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 7.942  ; 7.650  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 6.039  ; 5.735  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 6.802  ; 6.512  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 6.393  ; 6.132  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 7.835  ; 7.394  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 6.952  ; 6.673  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 6.702  ; 6.300  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 7.249  ; 6.746  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 5.651  ; 5.414  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 6.177  ; 5.791  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 6.715  ; 6.241  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 5.591  ; 5.364  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 5.687  ; 5.486  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 6.964  ; 6.483  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 6.558  ; 6.116  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 5.963  ; 5.802  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 6.683  ; 6.204  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 6.603  ; 6.179  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 5.674  ; 5.371  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 5.525  ; 5.204  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 5.810  ; 5.536  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 6.686  ; 6.258  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 7.547  ; 7.230  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 4.576  ; 4.390  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 4.576  ; 4.390  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 5.078  ; 4.871  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 5.233  ; 4.966  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 5.399  ; 5.052  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 6.402  ; 5.997  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 4.957  ; 4.773  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.870 ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.029 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.160  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.000  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.142  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 4.037  ; 3.906  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 4.037  ; 3.906  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 4.073  ; 3.937  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 4.731  ; 4.653  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.135  ; 3.960  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.118  ; 3.940  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 4.452  ; 4.282  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 4.861  ; 4.610  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 4.405  ; 4.220  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 4.502  ; 4.265  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.984  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 4.348  ; 4.230  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 5.291  ; 5.067  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 4.553  ; 4.323  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 4.348  ; 4.230  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 4.728  ; 4.552  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.175  ; 4.921  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 5.309  ; 5.078  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 5.379  ; 5.178  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.108  ; 4.960  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 3.385  ; 3.304  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 3.762  ; 3.689  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 4.074  ; 3.899  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 4.090  ; 3.925  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 4.247  ; 4.107  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 3.762  ; 3.689  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 4.498  ; 4.347  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 3.875  ; 3.726  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 4.336  ; 4.235  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.332  ; 5.137  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 3.793  ; 3.713  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 7.777  ;    ;    ; 8.083  ;
; SW[1]      ; LEDR[1]     ; 7.593  ;    ;    ; 7.888  ;
; SW[2]      ; LEDR[2]     ; 7.696  ;    ;    ; 7.915  ;
; SW[3]      ; LEDR[3]     ; 7.672  ;    ;    ; 7.898  ;
; SW[4]      ; LEDR[4]     ; 7.772  ;    ;    ; 7.996  ;
; SW[5]      ; AUD_DACDAT  ; 12.249 ;    ;    ; 12.309 ;
; SW[5]      ; LEDR[5]     ; 7.688  ;    ;    ; 8.016  ;
; SW[6]      ; LEDR[6]     ; 8.028  ;    ;    ; 8.331  ;
; SW[7]      ; LEDR[7]     ; 7.728  ;    ;    ; 8.043  ;
; SW[8]      ; LEDR[8]     ; 7.954  ;    ;    ; 8.257  ;
; SW[9]      ; LEDR[9]     ; 8.765  ;    ;    ; 9.111  ;
; SW[10]     ; LEDR[10]    ; 8.325  ;    ;    ; 8.643  ;
; SW[11]     ; LEDR[11]    ; 8.283  ;    ;    ; 8.586  ;
; SW[12]     ; LEDR[12]    ; 8.219  ;    ;    ; 8.484  ;
; SW[13]     ; LEDR[13]    ; 8.176  ;    ;    ; 8.451  ;
; SW[14]     ; LEDR[14]    ; 7.961  ;    ;    ; 8.282  ;
; SW[15]     ; LEDR[15]    ; 9.406  ;    ;    ; 9.765  ;
; SW[16]     ; LEDR[16]    ; 7.973  ;    ;    ; 8.288  ;
; SW[17]     ; LEDR[17]    ; 7.951  ;    ;    ; 8.263  ;
; TD_CLK27   ; AUD_XCK     ; 2.588  ;    ;    ; 2.636  ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 7.497  ;    ;    ; 7.789  ;
; SW[1]      ; LEDR[1]     ; 7.318  ;    ;    ; 7.599  ;
; SW[2]      ; LEDR[2]     ; 7.417  ;    ;    ; 7.625  ;
; SW[3]      ; LEDR[3]     ; 7.394  ;    ;    ; 7.609  ;
; SW[4]      ; LEDR[4]     ; 7.490  ;    ;    ; 7.703  ;
; SW[5]      ; AUD_DACDAT  ; 11.791 ;    ;    ; 11.842 ;
; SW[5]      ; LEDR[5]     ; 7.410  ;    ;    ; 7.721  ;
; SW[6]      ; LEDR[6]     ; 7.737  ;    ;    ; 8.025  ;
; SW[7]      ; LEDR[7]     ; 7.448  ;    ;    ; 7.749  ;
; SW[8]      ; LEDR[8]     ; 7.664  ;    ;    ; 7.952  ;
; SW[9]      ; LEDR[9]     ; 8.491  ;    ;    ; 8.822  ;
; SW[10]     ; LEDR[10]    ; 8.020  ;    ;    ; 8.323  ;
; SW[11]     ; LEDR[11]    ; 7.980  ;    ;    ; 8.268  ;
; SW[12]     ; LEDR[12]    ; 7.918  ;    ;    ; 8.170  ;
; SW[13]     ; LEDR[13]    ; 7.877  ;    ;    ; 8.138  ;
; SW[14]     ; LEDR[14]    ; 7.670  ;    ;    ; 7.976  ;
; SW[15]     ; LEDR[15]    ; 9.104  ;    ;    ; 9.449  ;
; SW[16]     ; LEDR[16]    ; 7.681  ;    ;    ; 7.981  ;
; SW[17]     ; LEDR[17]    ; 7.660  ;    ;    ; 7.957  ;
; TD_CLK27   ; AUD_XCK     ; 2.093  ;    ;    ; 2.141  ;
+------------+-------------+--------+----+----+--------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.827 ; 4.662 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.338 ; 5.173 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.827 ; 4.662 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.193 ; 5.028 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.159 ; 4.994 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.193 ; 5.028 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.183 ; 5.018 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.183 ; 5.018 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.550 ; 5.385 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.529 ; 5.364 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.529 ; 5.364 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.181 ; 5.016 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.473 ; 5.308 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.181 ; 5.016 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.500 ; 5.335 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.416 ; 5.286 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.529 ; 5.364 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 6.221 ; 6.056 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.906 ; 5.741 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 6.228 ; 6.063 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.886 ; 5.721 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.886 ; 5.721 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.875 ; 5.710 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 6.221 ; 6.056 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.914 ; 5.749 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.529 ; 5.364 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.830 ; 5.665 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.830 ; 5.665 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.830 ; 5.665 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.550 ; 5.385 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.533 ; 5.368 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.550 ; 5.385 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 5.222 ; 5.057 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.253 ; 4.088 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.743 ; 4.578 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.253 ; 4.088 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.603 ; 4.438 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.572 ; 4.407 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.603 ; 4.438 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.594 ; 4.429 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.594 ; 4.429 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.947 ; 4.782 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.927 ; 4.762 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.927 ; 4.762 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.592 ; 4.427 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.873 ; 4.708 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.592 ; 4.427 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.898 ; 4.733 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.815 ; 4.685 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.927 ; 4.762 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.591 ; 5.426 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.288 ; 5.123 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.597 ; 5.432 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.269 ; 5.104 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.269 ; 5.104 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.258 ; 5.093 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.591 ; 5.426 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.296 ; 5.131 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.927 ; 4.762 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.215 ; 5.050 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.215 ; 5.050 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.215 ; 5.050 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.947 ; 4.782 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.930 ; 4.765 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.947 ; 4.782 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.631 ; 4.466 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.688     ; 4.853     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.172     ; 5.337     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.688     ; 4.853     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.043     ; 5.208     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.003     ; 5.168     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.043     ; 5.208     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.033     ; 5.198     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.033     ; 5.198     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.394     ; 5.559     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.387     ; 5.552     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.387     ; 5.552     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.028     ; 5.193     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.328     ; 5.493     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.028     ; 5.193     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.357     ; 5.522     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.308     ; 5.438     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.387     ; 5.552     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 6.087     ; 6.252     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.780     ; 5.945     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 6.095     ; 6.260     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.760     ; 5.925     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.760     ; 5.925     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.744     ; 5.909     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 6.087     ; 6.252     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.789     ; 5.954     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.387     ; 5.552     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.646     ; 5.811     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.646     ; 5.811     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.646     ; 5.811     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.394     ; 5.559     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.379     ; 5.544     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.394     ; 5.559     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 5.078     ; 5.243     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.112     ; 4.277     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.577     ; 4.742     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.112     ; 4.277     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.453     ; 4.618     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.415     ; 4.580     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.453     ; 4.618     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.443     ; 4.608     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.443     ; 4.608     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.790     ; 4.955     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.783     ; 4.948     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.783     ; 4.948     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.438     ; 4.603     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.726     ; 4.891     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.438     ; 4.603     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.755     ; 4.920     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.705     ; 4.835     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.783     ; 4.948     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.456     ; 5.621     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.161     ; 5.326     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.463     ; 5.628     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.142     ; 5.307     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.142     ; 5.307     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.126     ; 5.291     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.456     ; 5.621     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.170     ; 5.335     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.783     ; 4.948     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.032     ; 5.197     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.032     ; 5.197     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.032     ; 5.197     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.790     ; 4.955     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.775     ; 4.940     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.790     ; 4.955     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.487     ; 4.652     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 54
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 15.248 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                  ; Synchronization Node                                                                                                                                                                  ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1]  ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.248                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 8.642        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 6.606        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.266                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 8.646        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 6.620        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.306                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 8.646        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 6.660        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.344                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 8.644        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 6.700        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.383                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 8.688        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 6.695        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.392                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 8.648        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 6.744        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.469                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 8.647        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 6.822        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.494                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 8.646        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 6.848        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.522                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 8.889        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 6.633        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.524                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 8.644        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 6.880        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.524                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 8.924        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 6.600        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.559                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 8.823        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 6.736        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.569                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 8.646        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 6.923        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.574                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;                        ;              ;                  ; 8.696        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ;                        ;              ;                  ; 6.878        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.584                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 8.819        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 6.765        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.621                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 8.649        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 6.972        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.627                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 8.648        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 6.979        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.635                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 8.913        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 6.722        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.652                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 8.643        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 7.009        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.655                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 8.913        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 6.742        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 15.655                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 8.689        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 6.966        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.663                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 8.927        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 6.736        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.711                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 8.649        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 7.062        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.717                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 8.897        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 6.820        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.739                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 8.651        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 7.088        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.760                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 8.697        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 7.063        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.802                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 8.823        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 6.979        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.865                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 8.650        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 7.215        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.904                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 8.900        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 7.004        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.930                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;                        ;              ;                  ; 8.802        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ;                        ;              ;                  ; 7.128        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 15.957                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 8.626        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 7.331        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 16.064                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 8.647        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 7.417        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 16.073                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 8.827        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 7.246        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 16.095                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 8.884        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 7.211        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 16.116                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 8.823        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 7.293        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 16.303                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 9.086        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 7.217        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.188                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 38.610       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 36.578       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.237                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 38.668       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 36.569       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.311                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 38.891       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 36.420       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.331                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 38.819       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 36.512       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.332                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 38.912       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 36.420       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.379                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 38.825       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 36.554       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.418                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 39.059       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 36.359       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.441                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 39.085       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 36.356       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.575                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 38.887       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 36.688       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.593                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 39.087       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 36.506       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.632                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 38.799       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 36.833       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.657                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 38.907       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 36.750       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.686                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.061       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 36.625       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.695                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 38.679       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 37.016       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #51: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 75.942                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.044       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 36.898       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #52: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 76.172                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 39.219       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 36.953       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #53: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 76.397                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 39.045       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 37.352       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #54: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 76.727                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 39.046       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 37.681       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u8|altpll_component|auto_generated|pll1|clk[0] ; 5.688  ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; 15.893 ; 0.000         ;
; CLOCK_50                                       ; 16.673 ; 0.000         ;
; CLOCK2_50                                      ; 17.068 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.123 ; 0.000         ;
; CLOCK2_50                                      ; 0.180 ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.180 ; 0.000         ;
; CLOCK_50                                       ; 0.201 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u8|altpll_component|auto_generated|pll1|clk[0] ; 6.194  ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; 16.123 ; 0.000         ;
; CLOCK2_50                                      ; 16.762 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 1.291 ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[0] ; 2.785 ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; 2.796 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u8|altpll_component|auto_generated|pll1|clk[0] ; 4.761  ; 0.000         ;
; CLOCK_50                                       ; 9.267  ; 0.000         ;
; CLOCK2_50                                      ; 9.272  ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; 19.763 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u8|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 5.688 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[8]   ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 2.488      ;
; 5.688 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[4]   ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 2.488      ;
; 5.688 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[5]   ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 2.488      ;
; 5.811 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[18]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.762     ; 2.364      ;
; 5.811 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[22]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.762     ; 2.364      ;
; 5.811 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[14]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.762     ; 2.364      ;
; 5.811 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[16]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.762     ; 2.364      ;
; 5.835 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[10]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.766     ; 2.336      ;
; 5.866 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[6]   ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.758     ; 2.313      ;
; 5.877 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mRD        ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 2.300      ;
; 5.877 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|RD_MASK[0] ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 2.300      ;
; 5.877 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|RD_MASK[1] ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 2.300      ;
; 5.886 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[9]   ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 2.290      ;
; 5.886 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[7]   ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 2.290      ;
; 5.886 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[17]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 2.290      ;
; 5.886 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[19]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 2.290      ;
; 5.886 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[20]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 2.290      ;
; 5.886 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[21]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 2.290      ;
; 5.978 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[11]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.762     ; 2.197      ;
; 5.978 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[12]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.762     ; 2.197      ;
; 5.978 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[13]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.762     ; 2.197      ;
; 5.978 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mADDR[15]  ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.762     ; 2.197      ;
; 6.080 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mWR        ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 2.097      ;
; 6.080 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|WR_MASK[0] ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 2.097      ;
; 6.080 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|WR_MASK[1] ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 2.097      ;
; 6.104 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.828      ;
; 6.242 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.690      ;
; 6.272 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[4]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.660      ;
; 6.285 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.647      ;
; 6.297 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.635      ;
; 6.308 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.624      ;
; 6.319 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.613      ;
; 6.322 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.610      ;
; 6.331 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.610      ;
; 6.348 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.584      ;
; 6.350 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.582      ;
; 6.370 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.562      ;
; 6.371 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.561      ;
; 6.384 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.548      ;
; 6.385 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.556      ;
; 6.390 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.551      ;
; 6.398 ; Reset_Delay:u0|oRST_0                                                                                                                                   ; Sdram_Control:u9|mLENGTH[6] ; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 1.778      ;
; 6.406 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[8]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.526      ;
; 6.410 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[4]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.522      ;
; 6.431 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.496      ;
; 6.453 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[4]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.479      ;
; 6.457 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.475      ;
; 6.465 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[4]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.467      ;
; 6.470 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.465      ;
; 6.472 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.469      ;
; 6.476 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[4]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.456      ;
; 6.487 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[4]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.445      ;
; 6.490 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[4]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.442      ;
; 6.490 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.450      ;
; 6.497 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.435      ;
; 6.499 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[4]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.442      ;
; 6.516 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6] ; Sdram_Control:u9|mADDR[4]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.416      ;
; 6.518 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u9|mADDR[4]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.414      ;
; 6.520 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[19]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.412      ;
; 6.522 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.419      ;
; 6.529 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[18]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.402      ;
; 6.529 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[22]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.402      ;
; 6.529 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[14]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.402      ;
; 6.529 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[16]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.402      ;
; 6.538 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u9|mADDR[4]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.394      ;
; 6.539 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u9|mADDR[4]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.393      ;
; 6.544 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[8]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.388      ;
; 6.552 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u9|mADDR[4]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.380      ;
; 6.553 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[4]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.388      ;
; 6.558 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[4]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.383      ;
; 6.569 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.358      ;
; 6.587 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[8]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.345      ;
; 6.599 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[8]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.333      ;
; 6.604 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[9]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.328      ;
; 6.604 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[7]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.328      ;
; 6.604 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[17]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.328      ;
; 6.604 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[20]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.328      ;
; 6.604 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[21]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.328      ;
; 6.608 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.327      ;
; 6.610 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[8]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.322      ;
; 6.612 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.315      ;
; 6.613 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.324      ;
; 6.621 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[8]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.311      ;
; 6.622 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7] ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 3.307      ;
; 6.623 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]  ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.001     ; 3.363      ;
; 6.624 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[8]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.308      ;
; 6.624 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.303      ;
; 6.625 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sdram_Control:u9|mADDR[4]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.307      ;
; 6.635 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|WR_MASK[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.298      ;
; 6.635 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|WR_MASK[1] ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.298      ;
; 6.635 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mWR        ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 3.298      ;
; 6.635 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.292      ;
; 6.640 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[4]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.301      ;
; 6.643 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]  ; Sdram_Control:u9|mADDR[5]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.001     ; 3.343      ;
; 6.646 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.281      ;
; 6.649 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u9|mADDR[10]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 3.278      ;
; 6.650 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6] ; Sdram_Control:u9|mADDR[8]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.282      ;
; 6.651 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u9|mADDR[13]  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.280      ;
; 6.651 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u9|mADDR[6]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.284      ;
; 6.652 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u9|mADDR[8]   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.280      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u8|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 15.893 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XEND:u12|maxXEND[2]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.191     ; 3.903      ;
; 15.905 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XEND:u12|maxXEND[2]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.191     ; 3.891      ;
; 16.009 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_XEND:u12|maxXEND[2]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.191     ; 3.787      ;
; 16.019 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XEND:u12|maxXEND[2]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.191     ; 3.777      ;
; 16.020 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XEND:u12|maxXEND[2]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.191     ; 3.776      ;
; 16.035 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XEND:u12|maxXEND[2]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.191     ; 3.761      ;
; 16.100 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4] ; CROP_XEND:u12|maxXEND[2]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.191     ; 3.696      ;
; 16.173 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|oXSTART[3]         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.192     ; 3.622      ;
; 16.174 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[6]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.192     ; 3.621      ;
; 16.176 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5] ; CROP_XEND:u12|maxXEND[2]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.191     ; 3.620      ;
; 16.188 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|oXSTART[3]         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.192     ; 3.607      ;
; 16.189 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|minXSTART[6]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.192     ; 3.606      ;
; 16.257 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XEND:u12|oXEND[4]             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.184     ; 3.546      ;
; 16.264 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8] ; CROP_XEND:u12|maxXEND[2]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.191     ; 3.532      ;
; 16.266 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[0]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.523      ;
; 16.266 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[1]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.523      ;
; 16.266 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[2]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.523      ;
; 16.266 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[3]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.523      ;
; 16.266 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[4]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.523      ;
; 16.266 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[5]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.523      ;
; 16.266 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[6]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.523      ;
; 16.266 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[7]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.523      ;
; 16.266 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[8]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.523      ;
; 16.266 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[9]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.523      ;
; 16.266 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[10] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.523      ;
; 16.266 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[11] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.523      ;
; 16.266 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[12] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.523      ;
; 16.266 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[13] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.523      ;
; 16.266 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[14] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.523      ;
; 16.266 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|DarkCounterTemp[15] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.523      ;
; 16.269 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XEND:u12|oXEND[4]             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.184     ; 3.534      ;
; 16.274 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[12]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.514      ;
; 16.274 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[11]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.514      ;
; 16.274 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[13]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.514      ;
; 16.274 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[14]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.514      ;
; 16.274 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[10]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.514      ;
; 16.274 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[9]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.514      ;
; 16.274 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[15]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.514      ;
; 16.274 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[2]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.514      ;
; 16.274 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[4]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.514      ;
; 16.274 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[3]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.514      ;
; 16.274 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[5]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.514      ;
; 16.274 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[0]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.514      ;
; 16.274 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[1]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.514      ;
; 16.274 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[6]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.514      ;
; 16.274 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[7]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.514      ;
; 16.274 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; IMAGE_CROP:u14|oDarkCounter[8]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.514      ;
; 16.276 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|oXSTART[9]         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.193     ; 3.518      ;
; 16.277 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|oXSTART[4]         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.193     ; 3.517      ;
; 16.278 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[0]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.511      ;
; 16.278 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[1]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.511      ;
; 16.278 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[2]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.511      ;
; 16.278 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[3]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.511      ;
; 16.278 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[4]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.511      ;
; 16.278 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[5]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.511      ;
; 16.278 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[6]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.511      ;
; 16.278 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[7]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.511      ;
; 16.278 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[8]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.511      ;
; 16.278 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[9]  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.511      ;
; 16.278 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[10] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.511      ;
; 16.278 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[11] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.511      ;
; 16.278 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[12] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.511      ;
; 16.278 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[13] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.511      ;
; 16.278 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[14] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.511      ;
; 16.278 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|DarkCounterTemp[15] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.198     ; 3.511      ;
; 16.284 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_XSTART:u11|oXSTART[3]         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.192     ; 3.511      ;
; 16.285 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7] ; CROP_XSTART:u11|minXSTART[6]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.192     ; 3.510      ;
; 16.286 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[12]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.502      ;
; 16.286 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[11]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.502      ;
; 16.286 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[13]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.502      ;
; 16.286 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[14]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.502      ;
; 16.286 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[10]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.502      ;
; 16.286 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[9]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.502      ;
; 16.286 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[15]    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.502      ;
; 16.286 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[2]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.502      ;
; 16.286 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[4]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.502      ;
; 16.286 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[3]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.502      ;
; 16.286 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[5]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.502      ;
; 16.286 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[0]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.502      ;
; 16.286 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[1]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.502      ;
; 16.286 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[6]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.502      ;
; 16.286 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[7]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.502      ;
; 16.286 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; IMAGE_CROP:u14|oDarkCounter[8]     ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.199     ; 3.502      ;
; 16.291 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|oXSTART[9]         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.193     ; 3.503      ;
; 16.292 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|oXSTART[4]         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.193     ; 3.502      ;
; 16.295 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|oXSTART[3]         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.192     ; 3.500      ;
; 16.296 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2] ; CROP_XSTART:u11|minXSTART[6]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.192     ; 3.499      ;
; 16.297 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XEND:u12|maxXEND[3]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.193     ; 3.497      ;
; 16.300 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XSTART:u11|oXSTART[3]         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.192     ; 3.495      ;
; 16.301 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6] ; CROP_XSTART:u11|minXSTART[6]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.192     ; 3.494      ;
; 16.309 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XEND:u12|maxXEND[3]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.193     ; 3.485      ;
; 16.316 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XSTART:u11|minXSTART[4]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.192     ; 3.479      ;
; 16.326 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9] ; CROP_XEND:u12|maxXEND[2]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.191     ; 3.470      ;
; 16.326 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|minXSTART[6]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.192     ; 3.469      ;
; 16.327 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1] ; CROP_XSTART:u11|oXSTART[3]         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.192     ; 3.468      ;
; 16.328 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_XEND:u12|maxXEND[1]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.193     ; 3.466      ;
; 16.331 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XSTART:u11|minXSTART[4]       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.192     ; 3.464      ;
; 16.340 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0] ; CROP_XEND:u12|maxXEND[1]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.193     ; 3.454      ;
; 16.369 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_YEND:u13|maxYEND[1]           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.193     ; 3.425      ;
; 16.369 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3] ; CROP_YEND:u13|oYEND[6]             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.178     ; 3.440      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                 ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.673 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.799     ; 2.515      ;
; 16.675 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.799     ; 2.513      ;
; 16.761 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.799     ; 2.427      ;
; 16.808 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.799     ; 2.380      ;
; 17.002 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.799     ; 2.186      ;
; 17.010 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.799     ; 2.178      ;
; 17.028 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.799     ; 2.160      ;
; 17.062 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.799     ; 2.126      ;
; 17.098 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.799     ; 2.090      ;
; 17.114 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.799     ; 2.074      ;
; 17.174 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.799     ; 2.014      ;
; 17.188 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.799     ; 2.000      ;
; 17.248 ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.799     ; 1.940      ;
; 17.304 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.799     ; 1.884      ;
; 18.240 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.705      ;
; 18.240 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.705      ;
; 18.240 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.705      ;
; 18.240 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.705      ;
; 18.240 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.705      ;
; 18.240 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.705      ;
; 18.240 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.705      ;
; 18.240 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.705      ;
; 18.240 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.705      ;
; 18.240 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.705      ;
; 18.240 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.705      ;
; 18.240 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.705      ;
; 18.240 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.705      ;
; 18.240 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.705      ;
; 18.240 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.705      ;
; 18.240 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.705      ;
; 18.242 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.703      ;
; 18.242 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.703      ;
; 18.242 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.703      ;
; 18.242 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.703      ;
; 18.242 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.703      ;
; 18.242 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.703      ;
; 18.242 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.703      ;
; 18.242 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.703      ;
; 18.242 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.703      ;
; 18.242 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.703      ;
; 18.242 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.703      ;
; 18.242 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.703      ;
; 18.242 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.703      ;
; 18.242 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.703      ;
; 18.242 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.703      ;
; 18.242 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.703      ;
; 18.328 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.617      ;
; 18.328 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.617      ;
; 18.328 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.617      ;
; 18.328 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.617      ;
; 18.328 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.617      ;
; 18.328 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.617      ;
; 18.328 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.617      ;
; 18.328 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.617      ;
; 18.328 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.617      ;
; 18.328 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.617      ;
; 18.328 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.617      ;
; 18.328 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.617      ;
; 18.328 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.617      ;
; 18.328 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.617      ;
; 18.328 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.617      ;
; 18.328 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.617      ;
; 18.375 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.570      ;
; 18.375 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.570      ;
; 18.375 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.570      ;
; 18.375 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.570      ;
; 18.375 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.570      ;
; 18.375 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.570      ;
; 18.375 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.570      ;
; 18.375 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.570      ;
; 18.375 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.570      ;
; 18.375 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.570      ;
; 18.375 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.570      ;
; 18.375 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.570      ;
; 18.375 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.570      ;
; 18.375 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.570      ;
; 18.375 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.570      ;
; 18.375 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.570      ;
; 18.569 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.376      ;
; 18.569 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.376      ;
; 18.569 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.376      ;
; 18.569 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.376      ;
; 18.569 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.376      ;
; 18.569 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.376      ;
; 18.569 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.376      ;
; 18.569 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.376      ;
; 18.569 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.376      ;
; 18.569 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.376      ;
; 18.569 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.376      ;
; 18.569 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.376      ;
; 18.569 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.376      ;
; 18.569 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.376      ;
; 18.569 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.376      ;
; 18.569 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.376      ;
; 18.577 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.368      ;
; 18.577 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.368      ;
; 18.577 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.368      ;
; 18.577 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.368      ;
; 18.577 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.368      ;
; 18.577 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.368      ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                     ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.068 ; I2C_CCD_Config:u1|senosr_exposure[6] ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.879      ;
; 17.162 ; I2C_CCD_Config:u1|senosr_exposure[6] ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.785      ;
; 17.180 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.767      ;
; 17.204 ; I2C_CCD_Config:u1|senosr_exposure[6] ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.743      ;
; 17.221 ; I2C_CCD_Config:u1|senosr_exposure[6] ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.726      ;
; 17.223 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.722      ;
; 17.223 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.722      ;
; 17.223 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.722      ;
; 17.223 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.722      ;
; 17.223 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.722      ;
; 17.223 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.722      ;
; 17.223 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.722      ;
; 17.223 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.722      ;
; 17.223 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.722      ;
; 17.223 ; I2C_CCD_Config:u1|combo_cnt[15]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.722      ;
; 17.225 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.720      ;
; 17.225 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.720      ;
; 17.225 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.720      ;
; 17.225 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.720      ;
; 17.225 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.720      ;
; 17.225 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.720      ;
; 17.225 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.720      ;
; 17.225 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.720      ;
; 17.225 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.720      ;
; 17.225 ; I2C_CCD_Config:u1|combo_cnt[13]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.720      ;
; 17.241 ; I2C_CCD_Config:u1|senosr_exposure[6] ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.706      ;
; 17.247 ; I2C_CCD_Config:u1|senosr_exposure[5] ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.700      ;
; 17.248 ; I2C_CCD_Config:u1|senosr_exposure[6] ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.699      ;
; 17.262 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.678      ;
; 17.262 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.678      ;
; 17.262 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.678      ;
; 17.262 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.678      ;
; 17.262 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.678      ;
; 17.262 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.678      ;
; 17.262 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.678      ;
; 17.262 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.678      ;
; 17.262 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.678      ;
; 17.262 ; I2C_CCD_Config:u1|combo_cnt[7]       ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.678      ;
; 17.274 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.673      ;
; 17.284 ; I2C_CCD_Config:u1|senosr_exposure[4] ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.663      ;
; 17.287 ; I2C_CCD_Config:u1|senosr_exposure[6] ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.660      ;
; 17.287 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.658      ;
; 17.287 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.658      ;
; 17.287 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.658      ;
; 17.287 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.658      ;
; 17.287 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.658      ;
; 17.287 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.658      ;
; 17.287 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.658      ;
; 17.287 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.658      ;
; 17.287 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.658      ;
; 17.287 ; I2C_CCD_Config:u1|combo_cnt[14]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.658      ;
; 17.293 ; Reset_Delay:u0|Cont[4]               ; Reset_Delay:u0|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.653      ;
; 17.316 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.631      ;
; 17.326 ; Reset_Delay:u0|Cont[0]               ; Reset_Delay:u0|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.620      ;
; 17.331 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.609      ;
; 17.331 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.609      ;
; 17.331 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.609      ;
; 17.331 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.609      ;
; 17.331 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.609      ;
; 17.331 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.609      ;
; 17.331 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.609      ;
; 17.331 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.609      ;
; 17.331 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.609      ;
; 17.331 ; I2C_CCD_Config:u1|combo_cnt[11]      ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.609      ;
; 17.333 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.614      ;
; 17.341 ; I2C_CCD_Config:u1|senosr_exposure[6] ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.606      ;
; 17.341 ; I2C_CCD_Config:u1|senosr_exposure[5] ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.606      ;
; 17.351 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.589      ;
; 17.351 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.589      ;
; 17.351 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.589      ;
; 17.351 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.589      ;
; 17.351 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.589      ;
; 17.351 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.589      ;
; 17.351 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.589      ;
; 17.351 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.589      ;
; 17.351 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.589      ;
; 17.351 ; I2C_CCD_Config:u1|combo_cnt[2]       ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.589      ;
; 17.353 ; I2C_CCD_Config:u1|senosr_exposure[3] ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.594      ;
; 17.354 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.586      ;
; 17.354 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.586      ;
; 17.354 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.586      ;
; 17.354 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.586      ;
; 17.354 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.586      ;
; 17.354 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.586      ;
; 17.354 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.586      ;
; 17.354 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.586      ;
; 17.354 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.586      ;
; 17.354 ; I2C_CCD_Config:u1|combo_cnt[3]       ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.586      ;
; 17.355 ; I2C_CCD_Config:u1|combo_cnt[6]       ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.585      ;
; 17.355 ; I2C_CCD_Config:u1|combo_cnt[6]       ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.585      ;
; 17.355 ; I2C_CCD_Config:u1|combo_cnt[6]       ; I2C_CCD_Config:u1|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.585      ;
; 17.355 ; I2C_CCD_Config:u1|combo_cnt[6]       ; I2C_CCD_Config:u1|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.585      ;
; 17.355 ; I2C_CCD_Config:u1|combo_cnt[6]       ; I2C_CCD_Config:u1|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.585      ;
; 17.355 ; I2C_CCD_Config:u1|combo_cnt[6]       ; I2C_CCD_Config:u1|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.585      ;
; 17.355 ; I2C_CCD_Config:u1|combo_cnt[6]       ; I2C_CCD_Config:u1|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.585      ;
; 17.355 ; I2C_CCD_Config:u1|combo_cnt[6]       ; I2C_CCD_Config:u1|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.585      ;
; 17.355 ; I2C_CCD_Config:u1|combo_cnt[6]       ; I2C_CCD_Config:u1|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.585      ;
; 17.355 ; I2C_CCD_Config:u1|combo_cnt[6]       ; I2C_CCD_Config:u1|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.585      ;
; 17.360 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.585      ;
; 17.360 ; I2C_CCD_Config:u1|combo_cnt[12]      ; I2C_CCD_Config:u1|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.585      ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u8|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                        ; To Node                                                                                                                                                                             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.123 ; Sdram_Control:u9|mDATAOUT[26]                                                                                                                                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.463      ;
; 0.132 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                              ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.453      ;
; 0.134 ; Sdram_Control:u9|mDATAOUT[13]                                                                                                                                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.474      ;
; 0.136 ; Sdram_Control:u9|mDATAOUT[10]                                                                                                                                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.470      ;
; 0.140 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                              ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.461      ;
; 0.140 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                              ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.461      ;
; 0.141 ; Sdram_Control:u9|mDATAOUT[18]                                                                                                                                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.481      ;
; 0.153 ; Sdram_Control:u9|mDATAOUT[19]                                                                                                                                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.493      ;
; 0.154 ; Sdram_Control:u9|mDATAOUT[21]                                                                                                                                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.495      ;
; 0.156 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                              ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.486      ;
; 0.157 ; Sdram_Control:u9|mDATAOUT[9]                                                                                                                                     ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.482      ;
; 0.157 ; Sdram_Control:u9|mDATAOUT[20]                                                                                                                                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.497      ;
; 0.162 ; Sdram_Control:u9|mDATAOUT[2]                                                                                                                                     ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.502      ;
; 0.165 ; Sdram_Control:u9|mDATAOUT[3]                                                                                                                                     ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.490      ;
; 0.165 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                              ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.495      ;
; 0.166 ; Sdram_Control:u9|mDATAOUT[7]                                                                                                                                     ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.506      ;
; 0.169 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                              ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.499      ;
; 0.173 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.180 ; Sdram_Control:u9|mDATAOUT[27]                                                                                                                                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.505      ;
; 0.181 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u9|command:u_command|do_rw                                                                                                                         ; Sdram_Control:u9|command:u_command|do_rw                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u9|OUT_VALID                                                                                                                                       ; Sdram_Control:u9|OUT_VALID                                                                                                                                                          ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u9|mWR_DONE                                                                                                                                        ; Sdram_Control:u9|mWR_DONE                                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u9|Write                                                                                                                                           ; Sdram_Control:u9|Write                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u9|mRD_DONE                                                                                                                                        ; Sdram_Control:u9|mRD_DONE                                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u9|IN_REQ                                                                                                                                          ; Sdram_Control:u9|IN_REQ                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u9|mLENGTH[6]                                                                                                                                      ; Sdram_Control:u9|mLENGTH[6]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u9|command:u_command|CM_ACK                                                                                                                        ; Sdram_Control:u9|command:u_command|CM_ACK                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|command:u_command|oe4                                                                                                                           ; Sdram_Control:u9|command:u_command|oe4                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|command:u_command|rw_flag                                                                                                                       ; Sdram_Control:u9|command:u_command|rw_flag                                                                                                                                          ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|ST[0]                                                                                                                                           ; Sdram_Control:u9|ST[0]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|command:u_command|ex_read                                                                                                                       ; Sdram_Control:u9|command:u_command|ex_read                                                                                                                                          ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|command:u_command|REF_ACK                                                                                                                       ; Sdram_Control:u9|command:u_command|REF_ACK                                                                                                                                          ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|control_interface:u_control_interface|REF_REQ                                                                                                   ; Sdram_Control:u9|control_interface:u_control_interface|REF_REQ                                                                                                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|command:u_command|ex_write                                                                                                                      ; Sdram_Control:u9|command:u_command|ex_write                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|control_interface:u_control_interface|init_timer[0]                                                                                             ; Sdram_Control:u9|control_interface:u_control_interface|init_timer[0]                                                                                                                ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|mDATAOUT[11]                                                                                                                                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.508      ;
; 0.183 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                              ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0  ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.514      ;
; 0.188 ; Sdram_Control:u9|command:u_command|BA[0]                                                                                                                         ; Sdram_Control:u9|BA[0]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[17]                                                                                                 ; Sdram_Control:u9|command:u_command|SA[9]                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[10]                                                                                                 ; Sdram_Control:u9|command:u_command|SA[2]                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[9]                                                                                                  ; Sdram_Control:u9|command:u_command|SA[1]                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[22]                                                                                                 ; Sdram_Control:u9|command:u_command|CS_N[0]                                                                                                                                          ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u9|command:u_command|rw_shift[1]                                                                                                                   ; Sdram_Control:u9|command:u_command|rw_shift[0]                                                                                                                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u9|Read                                                                                                                                            ; Sdram_Control:u9|Read                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u9|control_interface:u_control_interface|CMD_ACK                                                                                                   ; Sdram_Control:u9|control_interface:u_control_interface|CMD_ACK                                                                                                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u9|command:u_command|rw_shift[0]                                                                                                                   ; Sdram_Control:u9|command:u_command|do_rw                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Sdram_Control:u9|command:u_command|CKE                                                                                                                           ; Sdram_Control:u9|CKE                                                                                                                                                                ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control:u9|command:u_command|BA[1]                                                                                                                         ; Sdram_Control:u9|BA[1]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[19]                                                                                                 ; Sdram_Control:u9|command:u_command|SA[11]                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[8]                                                                                                  ; Sdram_Control:u9|command:u_command|SA[0]                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control:u9|command:u_command|rp_shift[0]                                                                                                                   ; Sdram_Control:u9|command:u_command|rp_done                                                                                                                                          ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u9|command:u_command|rp_shift[1]                                                                                                                   ; Sdram_Control:u9|command:u_command|rp_shift[0]                                                                                                                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u9|command:u_command|do_precharge                                                                                                                  ; Sdram_Control:u9|command:u_command|do_precharge                                                                                                                                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u9|command:u_command|do_load_mode                                                                                                                  ; Sdram_Control:u9|command:u_command|do_load_mode                                                                                                                                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[16]                                                                                                 ; Sdram_Control:u9|command:u_command|SA[8]                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[7]                                                                                                  ; Sdram_Control:u9|command:u_command|SA[7]                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Sdram_Control:u9|control_interface:u_control_interface|SADDR[11]                                                                                                 ; Sdram_Control:u9|command:u_command|SA[3]                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Sdram_Control:u9|command:u_command|rp_shift[2]                                                                                                                   ; Sdram_Control:u9|command:u_command|rp_shift[1]                                                                                                                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; Sdram_Control:u9|command:u_command|CS_N[0]                                                                                                                       ; Sdram_Control:u9|CS_N[0]                                                                                                                                                            ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.197 ; Sdram_Control:u9|command:u_command|do_rw                                                                                                                         ; Sdram_Control:u9|command:u_command|SA[10]                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.323      ;
; 0.201 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]               ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.204 ; Sdram_Control:u9|command:u_command|REF_ACK                                                                                                                       ; Sdram_Control:u9|control_interface:u_control_interface|REF_REQ                                                                                                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.329      ;
; 0.211 ; Sdram_Control:u9|control_interface:u_control_interface|REF_REQ                                                                                                   ; Sdram_Control:u9|command:u_command|REF_ACK                                                                                                                                          ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.336      ;
; 0.212 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.498      ;
; 0.212 ; Sdram_Control:u9|control_interface:u_control_interface|REF_REQ                                                                                                   ; Sdram_Control:u9|command:u_command|do_refresh                                                                                                                                       ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.337      ;
; 0.212 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9     ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                     ; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.336      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; Reset_Delay:u0|oRST_2                    ; Reset_Delay:u0|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Reset_Delay:u0|oRST_4                    ; Reset_Delay:u0|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Reset_Delay:u0|oRST_3                    ; Reset_Delay:u0|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; Reset_Delay:u0|oRST_0                    ; Reset_Delay:u0|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; I2C_CCD_Config:u1|senosr_exposure[0]     ; I2C_CCD_Config:u1|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; Reset_Delay:u0|Cont[0]                   ; Reset_Delay:u0|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.314      ;
; 0.189 ; I2C_CCD_Config:u1|iexposure_adj_delay[1] ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.314      ;
; 0.201 ; Clock_Delay:u19|oCLK_0                   ; Clock_Delay:u19|oCLK_0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; I2C_CCD_Config:u1|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.325      ;
; 0.259 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.384      ;
; 0.277 ; I2C_CCD_Config:u1|iexposure_adj_delay[0] ; I2C_CCD_Config:u1|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.403      ;
; 0.283 ; Reset_Delay:u0|Cont[24]                  ; Reset_Delay:u0|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.410      ;
; 0.284 ; Reset_Delay:u0|Cont[24]                  ; Reset_Delay:u0|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.411      ;
; 0.288 ; Clock_Delay:u19|Cont[1]                  ; Clock_Delay:u19|Cont[1]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.413      ;
; 0.288 ; Clock_Delay:u19|Cont[3]                  ; Clock_Delay:u19|Cont[3]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.413      ;
; 0.288 ; Clock_Delay:u19|Cont[5]                  ; Clock_Delay:u19|Cont[5]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.413      ;
; 0.290 ; Clock_Delay:u19|Cont[2]                  ; Clock_Delay:u19|Cont[2]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; Clock_Delay:u19|Cont[4]                  ; Clock_Delay:u19|Cont[4]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.415      ;
; 0.292 ; I2C_CCD_Config:u1|combo_cnt[1]           ; I2C_CCD_Config:u1|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.417      ;
; 0.293 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.417      ;
; 0.293 ; Reset_Delay:u0|Cont[9]                   ; Reset_Delay:u0|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Reset_Delay:u0|Cont[11]                  ; Reset_Delay:u0|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Reset_Delay:u0|Cont[8]                   ; Reset_Delay:u0|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u1|combo_cnt[15]          ; I2C_CCD_Config:u1|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; I2C_CCD_Config:u1|combo_cnt[13]          ; I2C_CCD_Config:u1|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; I2C_CCD_Config:u1|combo_cnt[12]          ; I2C_CCD_Config:u1|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; I2C_CCD_Config:u1|combo_cnt[3]           ; I2C_CCD_Config:u1|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u1|combo_cnt[2]           ; I2C_CCD_Config:u1|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; I2C_CCD_Config:u1|combo_cnt[23]          ; I2C_CCD_Config:u1|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; I2C_CCD_Config:u1|combo_cnt[19]          ; I2C_CCD_Config:u1|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; I2C_CCD_Config:u1|combo_cnt[14]          ; I2C_CCD_Config:u1|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.419      ;
; 0.296 ; I2C_CCD_Config:u1|combo_cnt[21]          ; I2C_CCD_Config:u1|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.420      ;
; 0.298 ; Clock_Delay:u19|Cont[31]                 ; Clock_Delay:u19|Cont[31]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Clock_Delay:u19|Cont[15]                 ; Clock_Delay:u19|Cont[15]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.423      ;
; 0.298 ; Reset_Delay:u0|Cont[15]                  ; Reset_Delay:u0|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Reset_Delay:u0|Cont[6]                   ; Reset_Delay:u0|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; I2C_CCD_Config:u1|combo_cnt[11]          ; I2C_CCD_Config:u1|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; I2C_CCD_Config:u1|combo_cnt[9]           ; I2C_CCD_Config:u1|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; Clock_Delay:u19|Cont[13]                 ; Clock_Delay:u19|Cont[13]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; Clock_Delay:u19|Cont[17]                 ; Clock_Delay:u19|Cont[17]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Clock_Delay:u19|Cont[19]                 ; Clock_Delay:u19|Cont[19]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Clock_Delay:u19|Cont[21]                 ; Clock_Delay:u19|Cont[21]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Clock_Delay:u19|Cont[27]                 ; Clock_Delay:u19|Cont[27]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Clock_Delay:u19|Cont[29]                 ; Clock_Delay:u19|Cont[29]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u0|Cont[31]                  ; Reset_Delay:u0|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u0|Cont[13]                  ; Reset_Delay:u0|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u0|Cont[14]                  ; Reset_Delay:u0|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u0|Cont[16]                  ; Reset_Delay:u0|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u0|Cont[3]                   ; Reset_Delay:u0|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u0|Cont[2]                   ; Reset_Delay:u0|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u0|Cont[5]                   ; Reset_Delay:u0|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u0|Cont[22]                  ; Reset_Delay:u0|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; I2C_CCD_Config:u1|combo_cnt[7]           ; I2C_CCD_Config:u1|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Clock_Delay:u19|Cont[0]                  ; Clock_Delay:u19|Cont[0]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Clock_Delay:u19|Cont[6]                  ; Clock_Delay:u19|Cont[6]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Clock_Delay:u19|Cont[7]                  ; Clock_Delay:u19|Cont[7]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Clock_Delay:u19|Cont[11]                 ; Clock_Delay:u19|Cont[11]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Clock_Delay:u19|Cont[16]                 ; Clock_Delay:u19|Cont[16]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Clock_Delay:u19|Cont[22]                 ; Clock_Delay:u19|Cont[22]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Clock_Delay:u19|Cont[23]                 ; Clock_Delay:u19|Cont[23]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Clock_Delay:u19|Cont[25]                 ; Clock_Delay:u19|Cont[25]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u0|Cont[30]                  ; Reset_Delay:u0|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u0|Cont[20]                  ; Reset_Delay:u0|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u0|Cont[12]                  ; Reset_Delay:u0|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u0|Cont[10]                  ; Reset_Delay:u0|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u0|Cont[19]                  ; Reset_Delay:u0|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u0|Cont[18]                  ; Reset_Delay:u0|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u0|Cont[17]                  ; Reset_Delay:u0|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u0|Cont[7]                   ; Reset_Delay:u0|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u0|Cont[4]                   ; Reset_Delay:u0|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u0|Cont[24]                  ; Reset_Delay:u0|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u0|Cont[21]                  ; Reset_Delay:u0|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u0|Cont[27]                  ; Reset_Delay:u0|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u0|Cont[29]                  ; Reset_Delay:u0|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u1|combo_cnt[10]          ; I2C_CCD_Config:u1|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; I2C_CCD_Config:u1|combo_cnt[5]           ; I2C_CCD_Config:u1|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Clock_Delay:u19|Cont[24]                 ; Clock_Delay:u19|Cont[24]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Clock_Delay:u19|Cont[8]                  ; Clock_Delay:u19|Cont[8]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Clock_Delay:u19|Cont[9]                  ; Clock_Delay:u19|Cont[9]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Clock_Delay:u19|Cont[14]                 ; Clock_Delay:u19|Cont[14]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Clock_Delay:u19|Cont[18]                 ; Clock_Delay:u19|Cont[18]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Clock_Delay:u19|Cont[20]                 ; Clock_Delay:u19|Cont[20]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Clock_Delay:u19|Cont[30]                 ; Clock_Delay:u19|Cont[30]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u0|Cont[23]                  ; Reset_Delay:u0|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u0|Cont[25]                  ; Reset_Delay:u0|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u0|Cont[26]                  ; Reset_Delay:u0|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u0|Cont[28]                  ; Reset_Delay:u0|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u8|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.180 ; CROP_XSTART:u11|rowFirstVal                                                                                                                                                          ; CROP_XSTART:u11|rowFirstVal                                                                                                                                                          ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; VGA_Controller:u16|mVGA_V_SYNC                                                                                                                                                       ; VGA_Controller:u16|mVGA_V_SYNC                                                                                                                                                       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CROP_XSTART:u11|minXSTART[1]                                                                                                                                                         ; CROP_XSTART:u11|minXSTART[1]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CROP_XSTART:u11|minXSTART[2]                                                                                                                                                         ; CROP_XSTART:u11|minXSTART[2]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CROP_XSTART:u11|minXSTART[3]                                                                                                                                                         ; CROP_XSTART:u11|minXSTART[3]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CROP_XSTART:u11|minXSTART[4]                                                                                                                                                         ; CROP_XSTART:u11|minXSTART[4]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CROP_XSTART:u11|minXSTART[5]                                                                                                                                                         ; CROP_XSTART:u11|minXSTART[5]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CROP_XSTART:u11|minXSTART[6]                                                                                                                                                         ; CROP_XSTART:u11|minXSTART[6]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CROP_XSTART:u11|minXSTART[7]                                                                                                                                                         ; CROP_XSTART:u11|minXSTART[7]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CROP_XSTART:u11|minXSTART[8]                                                                                                                                                         ; CROP_XSTART:u11|minXSTART[8]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CROP_XSTART:u11|minXSTART[9]                                                                                                                                                         ; CROP_XSTART:u11|minXSTART[9]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.307      ;
; 0.190 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.314      ;
; 0.192 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.187      ; 0.483      ;
; 0.192 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.315      ;
; 0.197 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.180      ; 0.481      ;
; 0.199 ; CROP_XEND:u12|X_Cont[1]                                                                                                                                                              ; CROP_XSTART:u11|minXSTART[1]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.325      ;
; 0.205 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.329      ;
; 0.205 ; VGA_Controller:u16|H_Cont[6]                                                                                                                                                         ; VGA_Controller:u16|mVGA_H_SYNC                                                                                                                                                       ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.331      ;
; 0.206 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.182      ; 0.492      ;
; 0.207 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.182      ; 0.493      ;
; 0.210 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.182      ; 0.496      ;
; 0.210 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.333      ;
; 0.213 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.178      ; 0.495      ;
; 0.215 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.187      ; 0.506      ;
; 0.215 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.178      ; 0.497      ;
; 0.216 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.187      ; 0.507      ;
; 0.216 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.178      ; 0.498      ;
; 0.217 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.340      ;
; 0.218 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.178      ; 0.500      ;
; 0.226 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.178      ; 0.508      ;
; 0.248 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.372      ;
; 0.252 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.375      ;
; 0.256 ; IMAGE_CROP:u14|DarkCounterTemp[15]                                                                                                                                                   ; IMAGE_CROP:u14|oDarkCounter[15]                                                                                                                                                      ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.382      ;
; 0.257 ; CROP_XEND:u12|maxXEND[6]                                                                                                                                                             ; CROP_XEND:u12|oXEND[6]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.383      ;
; 0.258 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.382      ;
; 0.258 ; CROP_XSTART:u11|minXSTART[8]                                                                                                                                                         ; CROP_XSTART:u11|oXSTART[8]                                                                                                                                                           ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.384      ;
; 0.259 ; CROP_XEND:u12|maxXEND[8]                                                                                                                                                             ; CROP_XEND:u12|oXEND[8]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.385      ;
; 0.260 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.385      ;
; 0.260 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.384      ;
; 0.263 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.387      ;
; 0.264 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.388      ;
; 0.266 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.391      ;
; 0.267 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.391      ;
; 0.268 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.393      ;
; 0.269 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.392      ;
; 0.270 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.394      ;
; 0.271 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.395      ;
; 0.272 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.397      ;
; 0.274 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.398      ;
; 0.276 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.399      ;
; 0.281 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.404      ;
; 0.289 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.414      ;
; 0.290 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.415      ;
; 0.291 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.416      ;
; 0.296 ; CROP_XEND:u12|Y_Cont[15]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[15]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.423      ;
; 0.297 ; CROP_XEND:u12|Y_Cont[13]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[13]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.424      ;
; 0.297 ; CROP_XEND:u12|Y_Cont[11]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[11]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.424      ;
; 0.297 ; CROP_XEND:u12|Y_Cont[3]                                                                                                                                                              ; CROP_XEND:u12|Y_Cont[3]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.424      ;
; 0.297 ; CROP_XEND:u12|Y_Cont[1]                                                                                                                                                              ; CROP_XEND:u12|Y_Cont[1]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.424      ;
; 0.298 ; CROP_XEND:u12|Y_Cont[14]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[14]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; CROP_XEND:u12|Y_Cont[9]                                                                                                                                                              ; CROP_XEND:u12|Y_Cont[9]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; CROP_XEND:u12|Y_Cont[2]                                                                                                                                                              ; CROP_XEND:u12|Y_Cont[2]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.425      ;
; 0.299 ; CROP_XEND:u12|Y_Cont[12]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[12]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; CROP_XEND:u12|Y_Cont[10]                                                                                                                                                             ; CROP_XEND:u12|Y_Cont[10]                                                                                                                                                             ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; CROP_XEND:u12|Y_Cont[4]                                                                                                                                                              ; CROP_XEND:u12|Y_Cont[4]                                                                                                                                                              ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; CROP_XEND:u12|maxXEND[7]                                                                                                                                                             ; CROP_XEND:u12|oXEND[7]                                                                                                                                                               ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; VGA_Controller:u16|H_Cont[12]                                                                                                                                                        ; VGA_Controller:u16|H_Cont[12]                                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; VGA_Controller:u16|H_Cont[3]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[3]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; VGA_Controller:u16|V_Cont[1]                                                                                                                                                         ; VGA_Controller:u16|V_Cont[1]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; VGA_Controller:u16|V_Cont[3]                                                                                                                                                         ; VGA_Controller:u16|V_Cont[3]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; VGA_Controller:u16|H_Cont[10]                                                                                                                                                        ; VGA_Controller:u16|H_Cont[10]                                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; VGA_Controller:u16|H_Cont[11]                                                                                                                                                        ; VGA_Controller:u16|H_Cont[11]                                                                                                                                                        ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; VGA_Controller:u16|H_Cont[8]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[8]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; VGA_Controller:u16|H_Cont[1]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[1]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; VGA_Controller:u16|H_Cont[2]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[2]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; VGA_Controller:u16|V_Cont[4]                                                                                                                                                         ; VGA_Controller:u16|V_Cont[4]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; VGA_Controller:u16|V_Cont[5]                                                                                                                                                         ; VGA_Controller:u16|V_Cont[5]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; VGA_Controller:u16|V_Cont[7]                                                                                                                                                         ; VGA_Controller:u16|V_Cont[7]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; VGA_Controller:u16|H_Cont[9]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[9]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; VGA_Controller:u16|H_Cont[7]                                                                                                                                                         ; VGA_Controller:u16|H_Cont[7]                                                                                                                                                         ; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.427      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                 ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.201 ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.307      ;
; 0.288 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.414      ;
; 0.298 ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.428      ;
; 0.437 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.563      ;
; 0.446 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.572      ;
; 0.448 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.458 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.586      ;
; 0.461 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.463 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.589      ;
; 0.463 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.589      ;
; 0.500 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.626      ;
; 0.503 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.629      ;
; 0.511 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.512 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.638      ;
; 0.514 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.640      ;
; 0.514 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.640      ;
; 0.514 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.640      ;
; 0.515 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.641      ;
; 0.515 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.641      ;
; 0.515 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.641      ;
; 0.524 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.650      ;
; 0.525 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.651      ;
; 0.525 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.651      ;
; 0.525 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.651      ;
; 0.526 ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.652      ;
; 0.526 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.652      ;
; 0.527 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.653      ;
; 0.528 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.654      ;
; 0.528 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.654      ;
; 0.528 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.654      ;
; 0.529 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.655      ;
; 0.566 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.692      ;
; 0.569 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.695      ;
; 0.577 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.703      ;
; 0.577 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.703      ;
; 0.577 ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.703      ;
; 0.578 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.704      ;
; 0.578 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.704      ;
; 0.578 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.704      ;
; 0.580 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.706      ;
; 0.580 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.706      ;
; 0.581 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.707      ;
; 0.581 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.707      ;
; 0.581 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.707      ;
; 0.590 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.716      ;
; 0.591 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.717      ;
; 0.591 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.717      ;
; 0.591 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.717      ;
; 0.592 ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.718      ;
; 0.593 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.719      ;
; 0.594 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.720      ;
; 0.594 ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.720      ;
; 0.594 ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.720      ;
; 0.632 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.758      ;
; 0.635 ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.761      ;
; 0.643 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.769      ;
; 0.643 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.769      ;
; 0.644 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.770      ;
; 0.644 ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.770      ;
; 0.644 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.770      ;
; 0.646 ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.772      ;
; 0.646 ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.772      ;
; 0.647 ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.773      ;
; 0.647 ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.773      ;
; 0.656 ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.782      ;
; 0.657 ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.783      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u8|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.194 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.093      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.209 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.085      ;
; 6.230 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.618     ; 2.111      ;
; 6.245 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.611     ; 2.103      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.759     ; 1.904      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.759     ; 1.904      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.759     ; 1.904      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.759     ; 1.904      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.759     ; 1.904      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.759     ; 1.904      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.759     ; 1.904      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.759     ; 1.904      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 1.903      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 1.903      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 1.903      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 1.903      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.759     ; 1.904      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 1.903      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 1.903      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 1.903      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.759     ; 1.904      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 1.903      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 1.903      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 1.903      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 1.903      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 1.903      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 1.903      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 1.903      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 1.903      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 1.903      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 1.903      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 1.903      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 1.903      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 1.903      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 1.903      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 1.903      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 1.903      ;
; 6.274 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.760     ; 1.903      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u8|altpll_component|auto_generated|pll1|clk[3]'                                                                                          ;
+--------+-----------------------+--------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                        ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 16.123 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[0]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.818     ; 1.996      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[1]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.818     ; 1.996      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[2]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.818     ; 1.996      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[3]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.818     ; 1.996      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[4]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.818     ; 1.996      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[5]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.818     ; 1.996      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[7]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.818     ; 1.996      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[8]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.818     ; 1.996      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[9]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.818     ; 1.996      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[10]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.818     ; 1.996      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[11]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.818     ; 1.996      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[12]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.818     ; 1.996      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|V_Cont[6]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.818     ; 1.996      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[4]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.803     ; 2.011      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[1]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.803     ; 2.011      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[2]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.803     ; 2.011      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[4]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.803     ; 2.011      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[5]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.803     ; 2.011      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|oXEND[5]         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.804     ; 2.010      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[1]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.803     ; 2.011      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[2]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.803     ; 2.011      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[3]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.803     ; 2.011      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[4]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.803     ; 2.011      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[5]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.803     ; 2.011      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[9]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.803     ; 2.011      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[1]     ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.804     ; 2.010      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[2]     ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.804     ; 2.010      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[4]     ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.804     ; 2.010      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[5]     ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.804     ; 2.010      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[6]     ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.804     ; 2.010      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[7]     ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.804     ; 2.010      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|oXSTART[9]     ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.804     ; 2.010      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|mVGA_V_SYNC ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.820     ; 1.994      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oVGA_BLANK  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.823     ; 1.991      ;
; 16.123 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oVGA_H_SYNC ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.828     ; 1.986      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[0]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.817     ; 1.996      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[1]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.817     ; 1.996      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[2]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.817     ; 1.996      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[4]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.817     ; 1.996      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[5]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.817     ; 1.996      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[6]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.817     ; 1.996      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[7]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.817     ; 1.996      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[8]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.817     ; 1.996      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[9]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.817     ; 1.996      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[10]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.817     ; 1.996      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[11]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.817     ; 1.996      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[12]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.817     ; 1.996      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|H_Cont[3]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.817     ; 1.996      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; VGA_Controller:u16|oRequest    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.818     ; 1.995      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[13]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.789     ; 2.024      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[14]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.789     ; 2.024      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[15]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.789     ; 2.024      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[10]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.789     ; 2.024      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[11]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.789     ; 2.024      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[5]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.789     ; 2.024      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[0]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.789     ; 2.024      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[1]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.789     ; 2.024      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[2]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.789     ; 2.024      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[3]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.789     ; 2.024      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[4]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.789     ; 2.024      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[6]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.789     ; 2.024      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[8]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.789     ; 2.024      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[9]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.789     ; 2.024      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[7]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.789     ; 2.024      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[9]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.802     ; 2.011      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[11]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.802     ; 2.011      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[12]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.802     ; 2.011      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[13]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.802     ; 2.011      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[14]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.802     ; 2.011      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[15]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.802     ; 2.011      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[7]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.802     ; 2.011      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[6]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.802     ; 2.011      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[5]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.802     ; 2.011      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[3]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.802     ; 2.011      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[0]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.802     ; 2.011      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[8]        ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.802     ; 2.011      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|Y_Cont[12]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.789     ; 2.024      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|X_Cont[10]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.802     ; 2.011      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|maxYEND[1]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.789     ; 2.024      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|maxYEND[2]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.789     ; 2.024      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|oYEND[0]         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.795     ; 2.018      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|oYEND[1]         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.795     ; 2.018      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_YEND:u13|oYEND[2]         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.795     ; 2.018      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[0]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.796     ; 2.017      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[1]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.789     ; 2.024      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[2]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.802     ; 2.011      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[3]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.789     ; 2.024      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[6]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.796     ; 2.017      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[7]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.796     ; 2.017      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|maxXEND[8]       ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.796     ; 2.017      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|oXEND[0]         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.796     ; 2.017      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|oXEND[1]         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.795     ; 2.018      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|oXEND[2]         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.795     ; 2.018      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|oXEND[3]         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.795     ; 2.018      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|oXEND[4]         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.795     ; 2.018      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|oXEND[6]         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.796     ; 2.017      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|oXEND[7]         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.796     ; 2.017      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XEND:u12|oXEND[8]         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.796     ; 2.017      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[0]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.796     ; 2.017      ;
; 16.124 ; Reset_Delay:u0|oRST_2 ; CROP_XSTART:u11|minXSTART[6]   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.803     ; 2.010      ;
+--------+-----------------------+--------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.762 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.232     ; 2.993      ;
; 16.764 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.232     ; 2.991      ;
; 16.801 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.237     ; 2.949      ;
; 16.826 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.232     ; 2.929      ;
; 16.870 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.237     ; 2.880      ;
; 16.890 ; I2C_CCD_Config:u1|combo_cnt[2]  ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.237     ; 2.860      ;
; 16.893 ; I2C_CCD_Config:u1|combo_cnt[3]  ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.237     ; 2.857      ;
; 16.894 ; I2C_CCD_Config:u1|combo_cnt[6]  ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.237     ; 2.856      ;
; 16.899 ; I2C_CCD_Config:u1|combo_cnt[12] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.232     ; 2.856      ;
; 16.955 ; I2C_CCD_Config:u1|combo_cnt[0]  ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.237     ; 2.795      ;
; 16.957 ; I2C_CCD_Config:u1|combo_cnt[10] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.237     ; 2.793      ;
; 16.959 ; Reset_Delay:u0|oRST_2           ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.267     ; 2.761      ;
; 16.969 ; I2C_CCD_Config:u1|combo_cnt[4]  ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.237     ; 2.781      ;
; 17.017 ; I2C_CCD_Config:u1|combo_cnt[9]  ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.237     ; 2.733      ;
; 17.027 ; I2C_CCD_Config:u1|combo_cnt[1]  ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.237     ; 2.723      ;
; 17.043 ; I2C_CCD_Config:u1|combo_cnt[5]  ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.237     ; 2.707      ;
; 17.088 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.840      ;
; 17.088 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.840      ;
; 17.088 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.840      ;
; 17.088 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.840      ;
; 17.088 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.840      ;
; 17.088 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.840      ;
; 17.088 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.840      ;
; 17.088 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.840      ;
; 17.088 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.840      ;
; 17.088 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.840      ;
; 17.088 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.840      ;
; 17.088 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.840      ;
; 17.088 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.840      ;
; 17.088 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.840      ;
; 17.088 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.840      ;
; 17.088 ; I2C_CCD_Config:u1|combo_cnt[15] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.840      ;
; 17.090 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.838      ;
; 17.090 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.838      ;
; 17.090 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.838      ;
; 17.090 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.838      ;
; 17.090 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.838      ;
; 17.090 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.838      ;
; 17.090 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.838      ;
; 17.090 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.838      ;
; 17.090 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.838      ;
; 17.090 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.838      ;
; 17.090 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.838      ;
; 17.090 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.838      ;
; 17.090 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.838      ;
; 17.090 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.838      ;
; 17.090 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.838      ;
; 17.090 ; I2C_CCD_Config:u1|combo_cnt[13] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.838      ;
; 17.092 ; I2C_CCD_Config:u1|combo_cnt[8]  ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.237     ; 2.658      ;
; 17.127 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.796      ;
; 17.127 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.796      ;
; 17.127 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.796      ;
; 17.127 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.796      ;
; 17.127 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.796      ;
; 17.127 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.796      ;
; 17.127 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.796      ;
; 17.127 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.796      ;
; 17.127 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.796      ;
; 17.127 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.796      ;
; 17.127 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.796      ;
; 17.127 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.796      ;
; 17.127 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.796      ;
; 17.127 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.796      ;
; 17.127 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.796      ;
; 17.127 ; I2C_CCD_Config:u1|combo_cnt[7]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.796      ;
; 17.152 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.776      ;
; 17.152 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.776      ;
; 17.152 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.776      ;
; 17.152 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.776      ;
; 17.152 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.776      ;
; 17.152 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.776      ;
; 17.152 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.776      ;
; 17.152 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.776      ;
; 17.152 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.776      ;
; 17.152 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.776      ;
; 17.152 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.776      ;
; 17.152 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.776      ;
; 17.152 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.776      ;
; 17.152 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.776      ;
; 17.152 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.776      ;
; 17.152 ; I2C_CCD_Config:u1|combo_cnt[14] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 2.776      ;
; 17.196 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.727      ;
; 17.196 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.727      ;
; 17.196 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.727      ;
; 17.196 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.727      ;
; 17.196 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.727      ;
; 17.196 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.727      ;
; 17.196 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.727      ;
; 17.196 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.727      ;
; 17.196 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.727      ;
; 17.196 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.727      ;
; 17.196 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.727      ;
; 17.196 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.727      ;
; 17.196 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.727      ;
; 17.196 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.727      ;
; 17.196 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.727      ;
; 17.196 ; I2C_CCD_Config:u1|combo_cnt[11] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.727      ;
; 17.216 ; I2C_CCD_Config:u1|combo_cnt[2]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.707      ;
; 17.216 ; I2C_CCD_Config:u1|combo_cnt[2]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.707      ;
; 17.216 ; I2C_CCD_Config:u1|combo_cnt[2]  ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.064     ; 2.707      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                   ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.291 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.392      ;
; 1.291 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.392      ;
; 1.291 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.392      ;
; 1.291 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.392      ;
; 1.291 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.392      ;
; 1.291 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.392      ;
; 1.291 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.392      ;
; 1.291 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.392      ;
; 1.291 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.392      ;
; 1.291 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.392      ;
; 1.291 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.392      ;
; 1.291 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.392      ;
; 1.291 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.392      ;
; 1.291 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.392      ;
; 1.291 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.392      ;
; 1.291 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.392      ;
; 1.343 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.444      ;
; 1.343 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.444      ;
; 1.343 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.444      ;
; 1.343 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.444      ;
; 1.343 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.444      ;
; 1.343 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.444      ;
; 1.343 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.444      ;
; 1.343 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.444      ;
; 1.343 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.444      ;
; 1.343 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.444      ;
; 1.343 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.444      ;
; 1.343 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.444      ;
; 1.343 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.444      ;
; 1.343 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.444      ;
; 1.343 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.444      ;
; 1.343 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.444      ;
; 1.521 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.626      ;
; 1.521 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.626      ;
; 1.521 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.626      ;
; 1.521 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.626      ;
; 1.521 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.626      ;
; 1.521 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.626      ;
; 1.521 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.626      ;
; 1.521 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.626      ;
; 1.521 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.626      ;
; 1.521 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.626      ;
; 1.521 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.626      ;
; 1.521 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.626      ;
; 1.521 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.626      ;
; 1.521 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.626      ;
; 1.521 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.626      ;
; 1.521 ; I2C_CCD_Config:u1|combo_cnt[17]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.626      ;
; 1.563 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.668      ;
; 1.563 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.668      ;
; 1.563 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.668      ;
; 1.563 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.668      ;
; 1.563 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.668      ;
; 1.563 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.668      ;
; 1.563 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.668      ;
; 1.563 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.668      ;
; 1.563 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.668      ;
; 1.563 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.668      ;
; 1.563 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.668      ;
; 1.563 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.668      ;
; 1.563 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.668      ;
; 1.563 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.668      ;
; 1.563 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.668      ;
; 1.563 ; I2C_CCD_Config:u1|combo_cnt[24]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.668      ;
; 1.564 ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.124     ; 1.524      ;
; 1.580 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.685      ;
; 1.580 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.685      ;
; 1.580 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.685      ;
; 1.580 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.685      ;
; 1.580 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.685      ;
; 1.580 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.685      ;
; 1.580 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.685      ;
; 1.580 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.685      ;
; 1.580 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.685      ;
; 1.580 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.685      ;
; 1.580 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.685      ;
; 1.580 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.685      ;
; 1.580 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.685      ;
; 1.580 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.685      ;
; 1.580 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.685      ;
; 1.580 ; I2C_CCD_Config:u1|combo_cnt[16]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.685      ;
; 1.584 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.689      ;
; 1.584 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.689      ;
; 1.584 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.689      ;
; 1.584 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.689      ;
; 1.584 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.689      ;
; 1.584 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.689      ;
; 1.584 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.689      ;
; 1.584 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.689      ;
; 1.584 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.689      ;
; 1.584 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.689      ;
; 1.584 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.689      ;
; 1.584 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.689      ;
; 1.584 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.689      ;
; 1.584 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.689      ;
; 1.584 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.689      ;
; 1.584 ; I2C_CCD_Config:u1|combo_cnt[20]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.689      ;
; 1.616 ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ; I2C_CCD_Config:u1|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; -0.124     ; 1.576      ;
; 1.623 ; I2C_CCD_Config:u1|combo_cnt[18]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.728      ;
; 1.623 ; I2C_CCD_Config:u1|combo_cnt[19]          ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.021      ; 1.728      ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u8|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.785 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.232     ; 1.737      ;
; 2.785 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.232     ; 1.737      ;
; 2.785 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.232     ; 1.737      ;
; 2.785 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.232     ; 1.737      ;
; 2.785 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.232     ; 1.737      ;
; 2.785 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.235     ; 1.734      ;
; 2.785 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.235     ; 1.734      ;
; 2.785 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.235     ; 1.734      ;
; 2.785 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.235     ; 1.734      ;
; 2.785 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.235     ; 1.734      ;
; 2.795 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.276     ; 1.703      ;
; 2.795 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.276     ; 1.703      ;
; 2.795 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.276     ; 1.703      ;
; 2.795 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.276     ; 1.703      ;
; 2.795 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.276     ; 1.703      ;
; 2.796 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.286     ; 1.694      ;
; 2.796 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.286     ; 1.694      ;
; 2.796 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.286     ; 1.694      ;
; 2.796 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.286     ; 1.694      ;
; 2.796 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.286     ; 1.694      ;
; 2.802 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.240     ; 1.746      ;
; 2.802 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.240     ; 1.746      ;
; 2.802 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.240     ; 1.746      ;
; 2.802 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.240     ; 1.746      ;
; 2.802 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.240     ; 1.746      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.734      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.734      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.734      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.734      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.734      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.734      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.734      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.734      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.733      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.734      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.734      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.734      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.734      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.734      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.734      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.733      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.734      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.734      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.734      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.734      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.734      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.734      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.734      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.734      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.734      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.733      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.734      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.733      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.733      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.733      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.733      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.733      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.734      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.733      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.988 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.737      ;
; 2.997 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 1.707      ;
; 2.997 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.473     ; 1.708      ;
; 2.997 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 1.707      ;
; 2.997 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.473     ; 1.708      ;
; 2.997 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.473     ; 1.708      ;
; 2.997 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 1.707      ;
; 2.997 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.473     ; 1.708      ;
; 2.997 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 1.707      ;
; 2.997 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 1.707      ;
; 2.997 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.473     ; 1.708      ;
; 2.997 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.473     ; 1.708      ;
; 2.997 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 1.707      ;
; 2.997 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.473     ; 1.708      ;
; 2.997 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 1.707      ;
; 2.997 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.473     ; 1.708      ;
; 2.997 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.474     ; 1.707      ;
; 2.997 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.471     ; 1.710      ;
; 2.997 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.471     ; 1.710      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.479     ; 1.703      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.479     ; 1.703      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.483     ; 1.699      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.479     ; 1.703      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.479     ; 1.703      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.483     ; 1.699      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.483     ; 1.699      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.479     ; 1.703      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.479     ; 1.703      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.483     ; 1.699      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.479     ; 1.703      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u8|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.796 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.286     ; 1.694      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.476     ; 1.706      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.476     ; 1.706      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.488     ; 1.694      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.476     ; 1.706      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.476     ; 1.706      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.476     ; 1.706      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.476     ; 1.706      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.476     ; 1.706      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.476     ; 1.706      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.476     ; 1.706      ;
; 2.998 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.476     ; 1.706      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.482     ; 1.701      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.482     ; 1.701      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.477     ; 1.706      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.477     ; 1.706      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.482     ; 1.701      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.482     ; 1.701      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.482     ; 1.701      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.482     ; 1.701      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.482     ; 1.701      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.482     ; 1.701      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.481     ; 1.702      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.477     ; 1.706      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.477     ; 1.706      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.481     ; 1.702      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.481     ; 1.702      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.477     ; 1.706      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.481     ; 1.702      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.481     ; 1.702      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.481     ; 1.702      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.481     ; 1.702      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.491     ; 1.692      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.494     ; 1.689      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.493     ; 1.690      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.493     ; 1.690      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.493     ; 1.690      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.493     ; 1.690      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.493     ; 1.690      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.493     ; 1.690      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.493     ; 1.690      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.493     ; 1.690      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.493     ; 1.690      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.493     ; 1.690      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.493     ; 1.690      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.493     ; 1.690      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.491     ; 1.692      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.494     ; 1.689      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.494     ; 1.689      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.491     ; 1.692      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.491     ; 1.692      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.494     ; 1.689      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.491     ; 1.692      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.491     ; 1.692      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.494     ; 1.689      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.494     ; 1.689      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.507     ; 1.676      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.494     ; 1.689      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.507     ; 1.676      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.494     ; 1.689      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.494     ; 1.689      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.494     ; 1.689      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.493     ; 1.690      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.494     ; 1.689      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.507     ; 1.676      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.494     ; 1.689      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.507     ; 1.676      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.494     ; 1.689      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.494     ; 1.689      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.494     ; 1.689      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.491     ; 1.692      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.477     ; 1.706      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.477     ; 1.706      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.477     ; 1.706      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.477     ; 1.706      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.477     ; 1.706      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.477     ; 1.706      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.477     ; 1.706      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.477     ; 1.706      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.477     ; 1.706      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.477     ; 1.706      ;
; 2.999 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.482     ; 1.701      ;
; 3.034 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.335     ; 1.903      ;
; 3.036 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.354     ; 1.886      ;
; 3.057 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.336     ; 1.911      ;
; 3.057 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.336     ; 1.911      ;
; 3.057 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.336     ; 1.911      ;
; 3.057 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.336     ; 1.911      ;
; 3.057 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.336     ; 1.911      ;
; 3.057 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.336     ; 1.911      ;
; 3.057 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.336     ; 1.911      ;
; 3.057 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.336     ; 1.911      ;
; 3.057 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.336     ; 1.911      ;
; 3.057 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.336     ; 1.911      ;
; 3.057 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.336     ; 1.911      ;
; 3.057 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.336     ; 1.911      ;
; 3.057 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.336     ; 1.911      ;
; 3.059 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.355     ; 1.894      ;
; 3.059 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.355     ; 1.894      ;
; 3.059 ; Reset_Delay:u0|oRST_0 ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.355     ; 1.894      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u8|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0   ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_we_reg         ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                               ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                               ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                               ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                               ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                               ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                               ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                               ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                               ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                               ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                               ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                               ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                               ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                               ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                               ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                  ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                  ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                  ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                  ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                  ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ;
; 9.285  ; 9.469        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[0]|clk            ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[10]|clk           ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[11]|clk           ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[12]|clk           ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[13]|clk           ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[14]|clk           ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[15]|clk           ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[1]|clk            ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[2]|clk            ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[3]|clk            ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[4]|clk            ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[5]|clk            ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[6]|clk            ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[7]|clk            ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[8]|clk            ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[9]|clk            ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                   ;
; 9.461  ; 9.461        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]     ;
; 9.461  ; 9.461        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk       ;
; 9.464  ; 9.464        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u17|mI2C_CTRL_CLK|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                   ;
; 10.314 ; 10.530       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ;
; 10.535 ; 10.535       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CTRL_CLK|clk              ;
; 10.538 ; 10.538       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]     ;
; 10.538 ; 10.538       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk       ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                   ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[0]|clk            ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[10]|clk           ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[11]|clk           ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[12]|clk           ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[13]|clk           ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[14]|clk           ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[15]|clk           ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[1]|clk            ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[2]|clk            ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[3]|clk            ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[4]|clk            ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[5]|clk            ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[6]|clk            ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[7]|clk            ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[8]|clk            ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; u17|mI2C_CLK_DIV[9]|clk            ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[0]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[10] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[11] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[12] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[13] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[14] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[15] ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[1]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[2]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[3]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[4]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[5]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[6]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[7]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[8]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CLK_DIV[9]  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; I2C_AV_Config:u17|mI2C_CTRL_CLK    ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                       ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------+
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[0]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[10]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[11]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[12]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[13]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[14]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[15]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[16]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[17]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[18]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[19]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[1]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[20]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[21]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[22]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[23]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[24]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[25]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[26]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[27]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[28]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[29]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[2]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[30]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[31]                 ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[3]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[4]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[5]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[6]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[7]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[8]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Clock_Delay:u19|Cont[9]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[0]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[10]          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[11]          ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[1]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[2]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[3]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[4]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[5]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[6]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[7]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[8]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|combo_cnt[9]           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[0] ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[1] ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[2] ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|iexposure_adj_delay[3] ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[0]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[10]       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[11]       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[12]       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[13]       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[14]       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[15]       ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[1]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[2]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[3]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[4]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[5]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[6]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[7]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[8]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|mI2C_CLK_DIV[9]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[0]     ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[12]    ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[7]     ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u1|senosr_exposure[8]     ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[0]                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[10]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[11]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[12]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[13]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[14]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[15]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[16]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[17]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[18]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[19]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[1]                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[20]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[21]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[22]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[23]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[24]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[25]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[26]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[27]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[28]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[29]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[2]                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[30]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[31]                  ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[3]                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[4]                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[5]                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[6]                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[7]                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[8]                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u0|Cont[9]                   ;
+-------+--------------+----------------+-----------------+-----------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u8|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                             ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                             ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.763 ; 19.993       ; 0.230          ; Low Pulse Width  ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 19.771 ; 20.001       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ;
; 19.771 ; 20.001       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ;
; 19.771 ; 20.001       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.771 ; 20.001       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.771 ; 20.001       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.771 ; 20.001       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.771 ; 20.001       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.771 ; 20.001       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.771 ; 20.001       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.771 ; 20.001       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.771 ; 20.001       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.771 ; 20.001       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.771 ; 20.001       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.771 ; 20.001       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]                             ;
; 19.771 ; 20.001       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.771 ; 20.001       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.771 ; 20.001       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.771 ; 20.001       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]                             ;
; 19.771 ; 20.001       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.771 ; 20.001       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.771 ; 20.001       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.771 ; 20.001       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.771 ; 20.001       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.771 ; 20.001       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.771 ; 20.001       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.771 ; 20.001       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.772 ; 20.002       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.772 ; 20.002       ; 0.230          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.773 ; 19.989       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u8|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 2.284 ; 2.961 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 2.284 ; 2.961 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 2.176 ; 2.945 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 2.176 ; 2.945 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.153 ; 4.052 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.153 ; 4.052 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.013 ; 3.884 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.006 ; 3.878 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.936 ; 3.799 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.834 ; 3.688 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.803 ; 3.640 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.886 ; 3.708 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.751 ; 3.578 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.018 ; 3.865 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.032 ; 3.912 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.995 ; 3.855 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.005 ; 3.860 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.810 ; 3.643 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.036 ; 3.907 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.025 ; 3.904 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.693 ; 3.498 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.691 ; 3.495 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.752 ; 3.576 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.622 ; 3.432 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.668 ; 3.470 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.657 ; 3.455 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.639 ; 3.435 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.496 ; 3.294 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.013 ; 3.866 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.707 ; 3.531 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.888 ; 3.716 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.852 ; 3.711 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.796 ; 3.607 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.804 ; 3.655 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.789 ; 3.637 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 4.431 ; 5.366 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 4.431 ; 5.366 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; 8.762 ; 9.656 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50  ; 8.762 ; 9.656 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50  ; 4.002 ; 4.841 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -1.187 ; -1.890 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -1.187 ; -1.890 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -1.258 ; -1.953 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -1.258 ; -1.953 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -2.073 ; -2.856 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; -2.703 ; -3.584 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; -2.570 ; -3.423 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -2.565 ; -3.420 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -2.499 ; -3.344 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -2.398 ; -3.235 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -2.371 ; -3.191 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -2.455 ; -3.268 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -2.321 ; -3.132 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -2.581 ; -3.417 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -2.590 ; -3.452 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -2.557 ; -3.400 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -2.569 ; -3.413 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -2.375 ; -3.192 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -2.596 ; -3.449 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -2.582 ; -3.443 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; -2.266 ; -3.063 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; -2.266 ; -3.061 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -2.322 ; -3.129 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -2.197 ; -2.991 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -2.245 ; -3.039 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -2.235 ; -3.025 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -2.217 ; -3.005 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -2.073 ; -2.856 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -2.575 ; -3.417 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -2.276 ; -3.084 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -2.457 ; -3.275 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -2.417 ; -3.258 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -2.367 ; -3.169 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -2.368 ; -3.202 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -2.356 ; -3.186 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -2.514 ; -3.204 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -2.514 ; -3.204 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; -3.339 ; -4.161 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50  ; -5.498 ; -6.491 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50  ; -3.339 ; -4.161 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 6.220  ; 6.537  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 4.563  ; 4.644  ; Rise       ; CLOCK2_50                                      ;
; I2C_SCLK       ; CLOCK_50   ; 6.310  ; 6.335  ; Rise       ; CLOCK_50                                       ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 4.572  ; 4.859  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 3.086  ; 3.230  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.827  ; 2.947  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 3.513  ; 3.772  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.857  ; 2.941  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 3.827  ; 4.055  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 4.204  ; 4.499  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 4.245  ; 4.523  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 3.788  ; 4.034  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 3.987  ; 4.225  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 4.404  ; 4.723  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 2.907  ; 3.079  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 4.572  ; 4.859  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 3.014  ; 3.148  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 2.771  ; 2.915  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 3.014  ; 3.148  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 3.556  ; 3.759  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 3.042  ; 3.180  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 3.355  ; 3.493  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 5.383  ; 5.653  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 4.767  ; 4.941  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 4.093  ; 4.245  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 5.194  ; 5.435  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 3.758  ; 3.952  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 4.548  ; 4.624  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 3.830  ; 4.017  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 4.586  ; 4.842  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 5.118  ; 5.361  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 5.040  ; 5.242  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 5.383  ; 5.653  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 4.197  ; 4.305  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 4.645  ; 4.808  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 4.594  ; 4.756  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 4.740  ; 5.038  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 4.754  ; 4.990  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 4.679  ; 4.779  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 4.837  ; 5.008  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 4.036  ; 4.261  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 4.454  ; 4.720  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 4.587  ; 4.846  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 3.911  ; 4.135  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 4.102  ; 4.193  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 4.800  ; 4.948  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 4.367  ; 4.600  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 3.730  ; 3.918  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 4.550  ; 4.613  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 4.466  ; 4.580  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 3.953  ; 4.014  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 4.084  ; 4.104  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 4.018  ; 4.103  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 4.185  ; 4.399  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 5.041  ; 5.308  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 3.205  ; 3.349  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 2.834  ; 2.936  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 3.102  ; 3.241  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 3.165  ; 3.314  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 3.205  ; 3.349  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 3.800  ; 4.001  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 3.071  ; 3.200  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.494 ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.527 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.534  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.502  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 1.514  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 2.986  ; 3.141  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.604  ; 2.671  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 2.626  ; 2.698  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.986  ; 3.141  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.633  ; 2.693  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.620  ; 2.677  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.777  ; 2.882  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.966  ; 3.097  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 2.756  ; 2.841  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 2.761  ; 2.862  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.482  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 3.291  ; 3.472  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 3.248  ; 3.413  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 2.801  ; 2.905  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 2.743  ; 2.865  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.924  ; 3.055  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 3.157  ; 3.306  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 3.258  ; 3.429  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 3.291  ; 3.472  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 3.173  ; 3.342  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 2.193  ; 2.238  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 3.274  ; 3.446  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 2.549  ; 2.627  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 2.577  ; 2.652  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 2.678  ; 2.773  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.416  ; 2.495  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 2.801  ; 2.926  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.476  ; 2.530  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 2.729  ; 2.853  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 3.274  ; 3.446  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 2.448  ; 2.519  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 5.993  ; 6.296  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 4.407  ; 4.483  ; Rise       ; CLOCK2_50                                      ;
; I2C_SCLK       ; CLOCK_50   ; 6.085  ; 6.107  ; Rise       ; CLOCK_50                                       ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 2.485  ; 2.593  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 2.734  ; 2.870  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.485  ; 2.597  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 3.140  ; 3.387  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.516  ; 2.593  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 3.445  ; 3.661  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 3.807  ; 4.087  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 3.843  ; 4.108  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 3.405  ; 3.640  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 3.599  ; 3.825  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 3.999  ; 4.303  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 2.559  ; 2.722  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 4.161  ; 4.433  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 2.429  ; 2.565  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 2.429  ; 2.565  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 2.665  ; 2.791  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 3.185  ; 3.377  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 2.692  ; 2.822  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.993  ; 3.123  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 2.993  ; 3.091  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 3.776  ; 4.002  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 3.380  ; 3.536  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 4.391  ; 4.700  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 3.029  ; 3.120  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 3.652  ; 3.823  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 3.101  ; 3.184  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 3.962  ; 4.082  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 4.256  ; 4.548  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 3.922  ; 4.165  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 4.307  ; 4.622  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 3.289  ; 3.439  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 3.716  ; 3.941  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 3.478  ; 3.680  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 4.166  ; 4.378  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 3.721  ; 3.991  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 3.609  ; 3.791  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 3.841  ; 4.039  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 3.040  ; 3.148  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 3.268  ; 3.391  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 3.581  ; 3.729  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 3.067  ; 3.201  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 3.114  ; 3.256  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 3.707  ; 3.889  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 3.458  ; 3.585  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 3.235  ; 3.325  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 3.542  ; 3.701  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.517  ; 3.688  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 3.098  ; 3.206  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 2.993  ; 3.091  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 3.164  ; 3.307  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 3.564  ; 3.734  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 4.087  ; 4.360  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 2.494  ; 2.589  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 2.494  ; 2.589  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.750  ; 2.881  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.812  ; 2.952  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.845  ; 2.981  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 3.419  ; 3.609  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.720  ; 2.842  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.780 ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.813 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.250  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.216  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 1.229  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 2.267  ; 2.329  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.267  ; 2.329  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 2.289  ; 2.356  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.632  ; 2.779  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.295  ; 2.351  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.282  ; 2.335  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.432  ; 2.531  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.612  ; 2.736  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 2.411  ; 2.492  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 2.416  ; 2.511  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.195  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 2.399  ; 2.514  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 2.884  ; 3.040  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 2.454  ; 2.552  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 2.399  ; 2.514  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.572  ; 2.695  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 2.798  ; 2.938  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 2.895  ; 3.057  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.924  ; 3.096  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.813  ; 2.973  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 1.870  ; 1.911  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 2.085  ; 2.158  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 2.213  ; 2.285  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 2.240  ; 2.310  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 2.337  ; 2.426  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.085  ; 2.158  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 2.454  ; 2.572  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.143  ; 2.193  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 2.385  ; 2.502  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 2.908  ; 3.071  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 2.118  ; 2.184  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.625 ;    ;    ; 5.361 ;
; SW[1]      ; LEDR[1]     ; 4.475 ;    ;    ; 5.203 ;
; SW[2]      ; LEDR[2]     ; 4.504 ;    ;    ; 5.216 ;
; SW[3]      ; LEDR[3]     ; 4.491 ;    ;    ; 5.206 ;
; SW[4]      ; LEDR[4]     ; 4.552 ;    ;    ; 5.276 ;
; SW[5]      ; AUD_DACDAT  ; 7.054 ;    ;    ; 8.050 ;
; SW[5]      ; LEDR[5]     ; 4.545 ;    ;    ; 5.288 ;
; SW[6]      ; LEDR[6]     ; 4.740 ;    ;    ; 5.504 ;
; SW[7]      ; LEDR[7]     ; 4.573 ;    ;    ; 5.316 ;
; SW[8]      ; LEDR[8]     ; 4.670 ;    ;    ; 5.427 ;
; SW[9]      ; LEDR[9]     ; 5.391 ;    ;    ; 6.172 ;
; SW[10]     ; LEDR[10]    ; 4.877 ;    ;    ; 5.672 ;
; SW[11]     ; LEDR[11]    ; 4.853 ;    ;    ; 5.643 ;
; SW[12]     ; LEDR[12]    ; 4.801 ;    ;    ; 5.574 ;
; SW[13]     ; LEDR[13]    ; 4.781 ;    ;    ; 5.551 ;
; SW[14]     ; LEDR[14]    ; 4.675 ;    ;    ; 5.445 ;
; SW[15]     ; LEDR[15]    ; 5.732 ;    ;    ; 6.573 ;
; SW[16]     ; LEDR[16]    ; 4.672 ;    ;    ; 5.441 ;
; SW[17]     ; LEDR[17]    ; 4.661 ;    ;    ; 5.429 ;
; TD_CLK27   ; AUD_XCK     ; 1.533 ;    ;    ; 2.081 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.468 ;    ;    ; 5.192 ;
; SW[1]      ; LEDR[1]     ; 4.323 ;    ;    ; 5.038 ;
; SW[2]      ; LEDR[2]     ; 4.350 ;    ;    ; 5.050 ;
; SW[3]      ; LEDR[3]     ; 4.338 ;    ;    ; 5.041 ;
; SW[4]      ; LEDR[4]     ; 4.395 ;    ;    ; 5.107 ;
; SW[5]      ; AUD_DACDAT  ; 6.807 ;    ;    ; 7.777 ;
; SW[5]      ; LEDR[5]     ; 4.389 ;    ;    ; 5.120 ;
; SW[6]      ; LEDR[6]     ; 4.578 ;    ;    ; 5.328 ;
; SW[7]      ; LEDR[7]     ; 4.417 ;    ;    ; 5.146 ;
; SW[8]      ; LEDR[8]     ; 4.508 ;    ;    ; 5.251 ;
; SW[9]      ; LEDR[9]     ; 5.238 ;    ;    ; 6.007 ;
; SW[10]     ; LEDR[10]    ; 4.707 ;    ;    ; 5.487 ;
; SW[11]     ; LEDR[11]    ; 4.684 ;    ;    ; 5.459 ;
; SW[12]     ; LEDR[12]    ; 4.634 ;    ;    ; 5.393 ;
; SW[13]     ; LEDR[13]    ; 4.614 ;    ;    ; 5.371 ;
; SW[14]     ; LEDR[14]    ; 4.513 ;    ;    ; 5.269 ;
; SW[15]     ; LEDR[15]    ; 5.564 ;    ;    ; 6.391 ;
; SW[16]     ; LEDR[16]    ; 4.509 ;    ;    ; 5.265 ;
; SW[17]     ; LEDR[17]    ; 4.499 ;    ;    ; 5.252 ;
; TD_CLK27   ; AUD_XCK     ; 1.252 ;    ;    ; 1.797 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.722 ; 2.629 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.982 ; 2.889 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.722 ; 2.629 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.925 ; 2.832 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.893 ; 2.800 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.925 ; 2.832 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.915 ; 2.822 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.915 ; 2.822 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.119 ; 3.026 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.097 ; 3.004 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.097 ; 3.004 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.908 ; 2.815 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.062 ; 2.969 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.908 ; 2.815 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.083 ; 2.990 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.998 ; 2.933 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.097 ; 3.004 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.484 ; 3.391 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 3.310 ; 3.217 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.490 ; 3.397 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.306 ; 3.213 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.306 ; 3.213 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.295 ; 3.202 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.484 ; 3.391 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.318 ; 3.225 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.097 ; 3.004 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.263 ; 3.170 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.263 ; 3.170 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.263 ; 3.170 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.119 ; 3.026 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.109 ; 3.016 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.119 ; 3.026 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.939 ; 2.846 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.392 ; 2.299 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.642 ; 2.549 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.392 ; 2.299 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.586 ; 2.493 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.556 ; 2.463 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.586 ; 2.493 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.578 ; 2.485 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.578 ; 2.485 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.773 ; 2.680 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.752 ; 2.659 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.752 ; 2.659 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.571 ; 2.478 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.718 ; 2.625 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.571 ; 2.478 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.739 ; 2.646 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.653 ; 2.588 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.752 ; 2.659 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.123 ; 3.030 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.957 ; 2.864 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.130 ; 3.037 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.953 ; 2.860 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.953 ; 2.860 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.942 ; 2.849 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.123 ; 3.030 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.964 ; 2.871 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.752 ; 2.659 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.911 ; 2.818 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.911 ; 2.818 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.911 ; 2.818 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.773 ; 2.680 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.763 ; 2.670 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.773 ; 2.680 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.600 ; 2.507 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.791     ; 2.884     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.089     ; 3.182     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.791     ; 2.884     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.026     ; 3.119     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.986     ; 3.079     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.026     ; 3.119     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.015     ; 3.108     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.015     ; 3.108     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.251     ; 3.344     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.229     ; 3.322     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.229     ; 3.322     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.004     ; 3.097     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.184     ; 3.277     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.004     ; 3.097     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.209     ; 3.302     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.156     ; 3.221     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.229     ; 3.322     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.675     ; 3.768     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 3.479     ; 3.572     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.682     ; 3.775     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.471     ; 3.564     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.471     ; 3.564     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.451     ; 3.544     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.675     ; 3.768     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.489     ; 3.582     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.229     ; 3.322     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.409     ; 3.502     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.409     ; 3.502     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.409     ; 3.502     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.251     ; 3.344     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.236     ; 3.329     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.251     ; 3.344     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.046     ; 3.139     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.454     ; 2.547     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.740     ; 2.833     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.454     ; 2.547     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.680     ; 2.773     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.642     ; 2.735     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.680     ; 2.773     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.669     ; 2.762     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.669     ; 2.762     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.896     ; 2.989     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.875     ; 2.968     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.875     ; 2.968     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.659     ; 2.752     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.831     ; 2.924     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.659     ; 2.752     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.856     ; 2.949     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.803     ; 2.868     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.875     ; 2.968     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.303     ; 3.396     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 3.115     ; 3.208     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.310     ; 3.403     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.108     ; 3.201     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.108     ; 3.201     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.088     ; 3.181     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.303     ; 3.396     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.124     ; 3.217     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.875     ; 2.968     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.048     ; 3.141     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.048     ; 3.141     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.048     ; 3.141     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.896     ; 2.989     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.881     ; 2.974     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.896     ; 2.989     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.699     ; 2.792     ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 54
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 17.433 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                  ; Synchronization Node                                                                                                                                                                  ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]          ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]  ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1]  ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.433                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 9.269        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 8.164        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.482                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 9.296        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 8.186        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.496                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 9.301        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 8.195        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.505                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 9.304        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 8.201        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.518                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 9.305        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 8.213        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.543                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 9.306        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 8.237        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.577                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 9.302        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 8.275        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.585                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 9.431        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 8.154        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.593                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 9.304        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 8.289        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.601                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 9.410        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 8.191        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.618                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 9.367        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 8.251        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.620                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 9.300        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 8.320        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.630                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 9.371        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 8.259        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.632                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;                        ;              ;                  ; 9.291        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ;                        ;              ;                  ; 8.341        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.642                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 9.295        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 8.347        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.655                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 9.425        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 8.230        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.662                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 9.425        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 8.237        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.663                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 9.304        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 8.359        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.678                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 9.306        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 8.372        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.687                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 9.301        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 8.386        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.693                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 9.304        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 8.389        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.697                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 9.436        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 8.261        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.699                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 9.415        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 8.284        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.716                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 9.307        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 8.409        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.717                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 9.303        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 8.414        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.749                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 9.307        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 8.442        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.755                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 9.372        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 8.383        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.803                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 9.307        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 8.496        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.807                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;                        ;              ;                  ; 9.339        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ;                        ;              ;                  ; 8.468        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.827                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 9.259        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 8.568        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.835                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 9.418        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 8.417        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.900                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 9.305        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 8.595        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.901                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 9.360        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 8.541        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                   ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                           ; 17.930                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 9.406        ;
;  Sdram_Control:u9|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 8.524        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 17.936                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 9.372        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 8.564        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 18.011                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 9.497        ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 8.514        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.413                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.239       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 38.174       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.427                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 39.284       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 38.143       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.474                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.411       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 38.063       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.484                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.424       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 38.060       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.491                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.333       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 38.158       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.526                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 39.475       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 38.051       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.532                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 39.374       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 38.158       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.534                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 39.489       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 38.045       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.623                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 39.492       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 38.131       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.627                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.409       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 38.218       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.648                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 39.325       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 38.323       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.680                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 39.422       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 38.258       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.683                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.479       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 38.204       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.694                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.283       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 38.411       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #51: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.846                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.508       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 38.338       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #52: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 77.973                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;                        ;              ;                  ; 39.575       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;                        ;              ;                  ; 38.398       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #53: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 78.066                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 39.508       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 38.558       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #54: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                          ; 78.261                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                             ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                       ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  u8|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                       ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                             ;                        ;              ;                  ;              ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 39.509       ;
;  Sdram_Control:u9|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 38.752       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 1.942  ; 0.123 ; 2.937    ; 1.291   ; 4.687               ;
;  CLOCK2_50                                      ; 13.989 ; 0.180 ; 13.751   ; 1.291   ; 9.272               ;
;  CLOCK3_50                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                       ; 13.661 ; 0.201 ; N/A      ; N/A     ; 9.267               ;
;  u8|altpll_component|auto_generated|pll1|clk[0] ; 1.942  ; 0.123 ; 2.937    ; 2.785   ; 4.687               ;
;  u8|altpll_component|auto_generated|pll1|clk[3] ; 11.801 ; 0.180 ; 12.902   ; 2.796   ; 19.689              ;
; Design-wide TNS                                 ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                      ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  CLOCK3_50                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                       ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u8|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u8|altpll_component|auto_generated|pll1|clk[3] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 4.421  ; 4.926  ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 4.421  ; 4.926  ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 4.328  ; 4.809  ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 4.328  ; 4.809  ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 6.013  ; 6.530  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 6.013  ; 6.530  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.697  ; 6.196  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.695  ; 6.174  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.579  ; 6.077  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.381  ; 5.876  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.269  ; 5.757  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.462  ; 5.942  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.199  ; 5.668  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.751  ; 6.234  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.732  ; 6.268  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.645  ; 6.152  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.747  ; 6.250  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.286  ; 5.765  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.712  ; 6.220  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.700  ; 6.236  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.135  ; 5.609  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.120  ; 5.599  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.214  ; 5.649  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.929  ; 5.391  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.080  ; 5.539  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.065  ; 5.520  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.028  ; 5.488  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.762  ; 5.203  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.770  ; 6.252  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.161  ; 5.603  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.480  ; 5.971  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.408  ; 5.911  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.338  ; 5.813  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.339  ; 5.839  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.299  ; 5.800  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 8.590  ; 9.158  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 8.590  ; 9.158  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; 17.339 ; 17.884 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50  ; 17.339 ; 17.884 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50  ; 7.489  ; 8.059  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -1.187 ; -1.890 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -1.187 ; -1.890 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -1.258 ; -1.953 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -1.258 ; -1.953 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -2.073 ; -2.856 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; -2.703 ; -3.584 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; -2.570 ; -3.423 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -2.565 ; -3.420 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -2.499 ; -3.344 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -2.398 ; -3.235 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -2.371 ; -3.191 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -2.455 ; -3.268 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -2.321 ; -3.132 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -2.581 ; -3.417 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -2.590 ; -3.452 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -2.557 ; -3.400 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -2.569 ; -3.413 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -2.375 ; -3.192 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -2.596 ; -3.449 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -2.582 ; -3.443 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; -2.266 ; -3.063 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; -2.266 ; -3.061 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -2.322 ; -3.129 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -2.197 ; -2.991 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -2.245 ; -3.039 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -2.235 ; -3.025 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -2.217 ; -3.005 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -2.073 ; -2.856 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -2.575 ; -3.417 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -2.276 ; -3.084 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -2.457 ; -3.275 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -2.417 ; -3.258 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -2.367 ; -3.169 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -2.368 ; -3.202 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -2.356 ; -3.186 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -2.514 ; -3.204 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -2.514 ; -3.204 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK2_50  ; -3.339 ; -4.161 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50  ; -5.498 ; -6.491 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50  ; -3.339 ; -4.161 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 12.134 ; 11.947 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 8.687  ; 8.519  ; Rise       ; CLOCK2_50                                      ;
; I2C_SCLK       ; CLOCK_50   ; 11.987 ; 11.759 ; Rise       ; CLOCK_50                                       ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 9.057  ; 8.869  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 6.078  ; 6.055  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 5.508  ; 5.559  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 6.941  ; 7.001  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 5.631  ; 5.537  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 7.617  ; 7.582  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 8.293  ; 8.283  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 8.500  ; 8.287  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 7.442  ; 7.371  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 7.915  ; 7.775  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 8.742  ; 8.695  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 5.717  ; 5.770  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 9.057  ; 8.869  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 5.959  ; 5.939  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 5.402  ; 5.461  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 5.959  ; 5.939  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 6.970  ; 6.944  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 5.915  ; 5.950  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 6.677  ; 6.519  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 10.443 ; 10.461 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 9.231  ; 9.186  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 8.033  ; 7.929  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 10.130 ; 10.104 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 7.414  ; 7.383  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 8.821  ; 8.665  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 7.570  ; 7.515  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 9.201  ; 8.984  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 10.002 ; 9.924  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 9.843  ; 9.768  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 10.443 ; 10.461 ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 8.077  ; 8.037  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 8.932  ; 8.868  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 8.879  ; 8.878  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 9.479  ; 9.333  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 9.264  ; 9.243  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 9.065  ; 8.917  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 9.556  ; 9.327  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 8.065  ; 7.993  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 8.977  ; 8.783  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 9.206  ; 9.009  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 7.743  ; 7.694  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 7.898  ; 7.860  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 9.410  ; 9.213  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 8.800  ; 8.583  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 7.395  ; 7.340  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 8.925  ; 8.717  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 8.734  ; 8.577  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 7.620  ; 7.548  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 7.880  ; 7.755  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 7.754  ; 7.697  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 8.389  ; 8.206  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 9.808  ; 9.793  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 6.425  ; 6.265  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 5.595  ; 5.548  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 6.141  ; 6.117  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 6.312  ; 6.217  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 6.425  ; 6.265  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 7.585  ; 7.416  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 6.015  ; 5.986  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.179 ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.335 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.849  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.693  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 2.832  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 5.888  ; 5.790  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 4.989  ; 4.905  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 5.025  ; 4.943  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 5.763  ; 5.790  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 5.095  ; 4.971  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 5.073  ; 4.947  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 5.454  ; 5.364  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 5.888  ; 5.753  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 5.415  ; 5.290  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 5.486  ; 5.354  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.675  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 6.479  ; 6.398  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 6.368  ; 6.268  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 5.537  ; 5.421  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 5.324  ; 5.299  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.754  ; 5.681  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 6.219  ; 6.111  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 6.385  ; 6.273  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 6.479  ; 6.398  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 6.156  ; 6.151  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 4.266  ; 4.229  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 6.432  ; 6.351  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 5.021  ; 4.928  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 5.040  ; 4.948  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 5.225  ; 5.158  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 4.686  ; 4.677  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 5.492  ; 5.439  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.809  ; 4.705  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.323  ; 5.309  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 6.432  ; 6.351  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 4.718  ; 4.702  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 5.993  ; 6.296  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 4.407  ; 4.483  ; Rise       ; CLOCK2_50                                      ;
; I2C_SCLK       ; CLOCK_50   ; 6.085  ; 6.107  ; Rise       ; CLOCK_50                                       ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 2.485  ; 2.593  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 2.734  ; 2.870  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.485  ; 2.597  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 3.140  ; 3.387  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.516  ; 2.593  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 3.445  ; 3.661  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 3.807  ; 4.087  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 3.843  ; 4.108  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 3.405  ; 3.640  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 3.599  ; 3.825  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 3.999  ; 4.303  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 2.559  ; 2.722  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 4.161  ; 4.433  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 2.429  ; 2.565  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 2.429  ; 2.565  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 2.665  ; 2.791  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 3.185  ; 3.377  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 2.692  ; 2.822  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.993  ; 3.123  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 2.993  ; 3.091  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 3.776  ; 4.002  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 3.380  ; 3.536  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 4.391  ; 4.700  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 3.029  ; 3.120  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 3.652  ; 3.823  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 3.101  ; 3.184  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 3.962  ; 4.082  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 4.256  ; 4.548  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 3.922  ; 4.165  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 4.307  ; 4.622  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 3.289  ; 3.439  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 3.716  ; 3.941  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 3.478  ; 3.680  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 4.166  ; 4.378  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 3.721  ; 3.991  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 3.609  ; 3.791  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 3.841  ; 4.039  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 3.040  ; 3.148  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 3.268  ; 3.391  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 3.581  ; 3.729  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 3.067  ; 3.201  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 3.114  ; 3.256  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 3.707  ; 3.889  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 3.458  ; 3.585  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 3.235  ; 3.325  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 3.542  ; 3.701  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.517  ; 3.688  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 3.098  ; 3.206  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 2.993  ; 3.091  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 3.164  ; 3.307  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 3.564  ; 3.734  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 4.087  ; 4.360  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 2.494  ; 2.589  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 2.494  ; 2.589  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.750  ; 2.881  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.812  ; 2.952  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.845  ; 2.981  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 3.419  ; 3.609  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.720  ; 2.842  ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.780 ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.813 ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.250  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.216  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50  ; 1.229  ;        ; Rise       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50  ; 2.267  ; 2.329  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.267  ; 2.329  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50  ; 2.289  ; 2.356  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.632  ; 2.779  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.295  ; 2.351  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.282  ; 2.335  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.432  ; 2.531  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.612  ; 2.736  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50  ; 2.411  ; 2.492  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 2.416  ; 2.511  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.195  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50  ; 2.399  ; 2.514  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50  ; 2.884  ; 3.040  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50  ; 2.454  ; 2.552  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50  ; 2.399  ; 2.514  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.572  ; 2.695  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50  ; 2.798  ; 2.938  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50  ; 2.895  ; 3.057  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.924  ; 3.096  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.813  ; 2.973  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50  ; 1.870  ; 1.911  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50  ; 2.085  ; 2.158  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50  ; 2.213  ; 2.285  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50  ; 2.240  ; 2.310  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50  ; 2.337  ; 2.426  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.085  ; 2.158  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50  ; 2.454  ; 2.572  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.143  ; 2.193  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50  ; 2.385  ; 2.502  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50  ; 2.908  ; 3.071  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50  ; 2.118  ; 2.184  ; Fall       ; u8|altpll_component|auto_generated|pll1|clk[3] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.671  ;    ;    ; 9.140  ;
; SW[1]      ; LEDR[1]     ; 8.477  ;    ;    ; 8.938  ;
; SW[2]      ; LEDR[2]     ; 8.577  ;    ;    ; 8.968  ;
; SW[3]      ; LEDR[3]     ; 8.555  ;    ;    ; 8.947  ;
; SW[4]      ; LEDR[4]     ; 8.658  ;    ;    ; 9.056  ;
; SW[5]      ; AUD_DACDAT  ; 13.414 ;    ;    ; 13.900 ;
; SW[5]      ; LEDR[5]     ; 8.579  ;    ;    ; 9.066  ;
; SW[6]      ; LEDR[6]     ; 8.941  ;    ;    ; 9.417  ;
; SW[7]      ; LEDR[7]     ; 8.620  ;    ;    ; 9.106  ;
; SW[8]      ; LEDR[8]     ; 8.863  ;    ;    ; 9.351  ;
; SW[9]      ; LEDR[9]     ; 9.815  ;    ;    ; 10.371 ;
; SW[10]     ; LEDR[10]    ; 9.260  ;    ;    ; 9.781  ;
; SW[11]     ; LEDR[11]    ; 9.216  ;    ;    ; 9.712  ;
; SW[12]     ; LEDR[12]    ; 9.147  ;    ;    ; 9.598  ;
; SW[13]     ; LEDR[13]    ; 9.094  ;    ;    ; 9.567  ;
; SW[14]     ; LEDR[14]    ; 8.870  ;    ;    ; 9.375  ;
; SW[15]     ; LEDR[15]    ; 10.506 ;    ;    ; 11.103 ;
; SW[16]     ; LEDR[16]    ; 8.884  ;    ;    ; 9.388  ;
; SW[17]     ; LEDR[17]    ; 8.860  ;    ;    ; 9.357  ;
; TD_CLK27   ; AUD_XCK     ; 2.823  ;    ;    ; 2.883  ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.468 ;    ;    ; 5.192 ;
; SW[1]      ; LEDR[1]     ; 4.323 ;    ;    ; 5.038 ;
; SW[2]      ; LEDR[2]     ; 4.350 ;    ;    ; 5.050 ;
; SW[3]      ; LEDR[3]     ; 4.338 ;    ;    ; 5.041 ;
; SW[4]      ; LEDR[4]     ; 4.395 ;    ;    ; 5.107 ;
; SW[5]      ; AUD_DACDAT  ; 6.807 ;    ;    ; 7.777 ;
; SW[5]      ; LEDR[5]     ; 4.389 ;    ;    ; 5.120 ;
; SW[6]      ; LEDR[6]     ; 4.578 ;    ;    ; 5.328 ;
; SW[7]      ; LEDR[7]     ; 4.417 ;    ;    ; 5.146 ;
; SW[8]      ; LEDR[8]     ; 4.508 ;    ;    ; 5.251 ;
; SW[9]      ; LEDR[9]     ; 5.238 ;    ;    ; 6.007 ;
; SW[10]     ; LEDR[10]    ; 4.707 ;    ;    ; 5.487 ;
; SW[11]     ; LEDR[11]    ; 4.684 ;    ;    ; 5.459 ;
; SW[12]     ; LEDR[12]    ; 4.634 ;    ;    ; 5.393 ;
; SW[13]     ; LEDR[13]    ; 4.614 ;    ;    ; 5.371 ;
; SW[14]     ; LEDR[14]    ; 4.513 ;    ;    ; 5.269 ;
; SW[15]     ; LEDR[15]    ; 5.564 ;    ;    ; 6.391 ;
; SW[16]     ; LEDR[16]    ; 4.509 ;    ;    ; 5.265 ;
; SW[17]     ; LEDR[17]    ; 4.499 ;    ;    ; 5.252 ;
; TD_CLK27   ; AUD_XCK     ; 1.252 ;    ;    ; 1.797 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_RESET_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_TRIGGER   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_XCLKIN    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SDATA     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_STROBE              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_SDATA               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D5M_PIXLCLK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_FVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D5M_LVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; D5M_D[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[8]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[9]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[10]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[11]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TD_RESET_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; D5M_RESET_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_TRIGGER   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_XCLKIN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; D5M_SDATA     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; TD_RESET_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; D5M_RESET_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_TRIGGER   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_XCLKIN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; D5M_SDATA     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TD_RESET_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D5M_RESET_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_TRIGGER   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_XCLKIN    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D5M_SDATA     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; 4760     ; 0        ; 0        ; 0        ;
; CLOCK_50                                       ; CLOCK_50                                       ; 375      ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 26       ; 0        ; 0        ; 0        ;
; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 22612    ; 0        ; 0        ; 0        ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 18       ; 0        ; 0        ; 0        ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 1572     ; 74       ; 1042     ; 609055   ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; 4760     ; 0        ; 0        ; 0        ;
; CLOCK_50                                       ; CLOCK_50                                       ; 375      ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u8|altpll_component|auto_generated|pll1|clk[0] ; 26       ; 0        ; 0        ; 0        ;
; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 22612    ; 0        ; 0        ; 0        ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; u8|altpll_component|auto_generated|pll1|clk[0] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 18       ; 0        ; 0        ; 0        ;
; u8|altpll_component|auto_generated|pll1|clk[3] ; u8|altpll_component|auto_generated|pll1|clk[3] ; 1572     ; 74       ; 1042     ; 609055   ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                      ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50  ; CLOCK2_50                                      ; 519      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u8|altpll_component|auto_generated|pll1|clk[0] ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u8|altpll_component|auto_generated|pll1|clk[3] ; 110      ; 0        ; 191      ; 0        ;
+------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                       ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50  ; CLOCK2_50                                      ; 519      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u8|altpll_component|auto_generated|pll1|clk[0] ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u8|altpll_component|auto_generated|pll1|clk[3] ; 110      ; 0        ; 191      ; 0        ;
+------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 1     ; 1    ;
; Unconstrained Clocks            ; 7     ; 7    ;
; Unconstrained Input Ports       ; 69    ; 69   ;
; Unconstrained Input Port Paths  ; 601   ; 601  ;
; Unconstrained Output Ports      ; 150   ; 150  ;
; Unconstrained Output Port Paths ; 354   ; 354  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Dec 28 18:02:35 2016
Info: Command: quartus_sta DE2_115_CAMERA -c DE2_115_CAMERA
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_dih1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_lhh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'DE2_115_D5M_VGA.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u8|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u8|altpll_component|auto_generated|pll1|clk[0]} {u8|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u8|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {u8|altpll_component|auto_generated|pll1|clk[1]} {u8|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u8|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u8|altpll_component|auto_generated|pll1|clk[2]} {u8|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u8|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u8|altpll_component|auto_generated|pll1|clk[3]} {u8|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {u18|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name {u18|altpll_component|auto_generated|pll1|clk[1]} {u18|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u18|altpll_component|auto_generated|pll1|clk[1] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u18|altpll_component|auto_generated|pll1|inclk[0]
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: adio_codec:ad1|LRCK_1X was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Clock_Delay:u19|oCLK_0 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: TD_CLK27 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: I2C_AV_Config:u17|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: I2C_CCD_Config:u1|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: adio_codec:ad1|oAUD_BCK was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u18|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.942
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.942               0.000 u8|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    11.801               0.000 u8|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    13.661               0.000 CLOCK_50 
    Info (332119):    13.989               0.000 CLOCK2_50 
Info (332146): Worst-case hold slack is 0.323
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.323               0.000 u8|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 CLOCK2_50 
    Info (332119):     0.403               0.000 u8|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.440               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 2.937
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.937               0.000 u8|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    12.902               0.000 u8|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    13.751               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 2.696
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.696               0.000 CLOCK2_50 
    Info (332119):     5.243               0.000 u8|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.252               0.000 u8|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is 4.699
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.699               0.000 u8|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.645               0.000 CLOCK_50 
    Info (332119):     9.675               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.700               0.000 u8|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 54 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 54
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.805 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u18|altpll_component|auto_generated|pll1|clk[1] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u18|altpll_component|auto_generated|pll1|inclk[0]
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: adio_codec:ad1|LRCK_1X was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Clock_Delay:u19|oCLK_0 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: TD_CLK27 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: I2C_AV_Config:u17|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: I2C_CCD_Config:u1|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: adio_codec:ad1|oAUD_BCK was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u18|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
Info (332146): Worst-case setup slack is 2.698
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.698               0.000 u8|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    12.445               0.000 u8|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    14.220               0.000 CLOCK_50 
    Info (332119):    14.461               0.000 CLOCK2_50 
Info (332146): Worst-case hold slack is 0.327
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.327               0.000 u8|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.353               0.000 CLOCK2_50 
    Info (332119):     0.355               0.000 u8|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.387               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 3.719
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.719               0.000 u8|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    13.709               0.000 u8|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    14.249               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 2.457
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.457               0.000 CLOCK2_50 
    Info (332119):     4.588               0.000 u8|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.600               0.000 u8|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is 4.687
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.687               0.000 u8|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.636               0.000 CLOCK_50 
    Info (332119):     9.643               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.689               0.000 u8|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 54 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 54
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 15.248 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: u18|altpll_component|auto_generated|pll1|clk[1] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u18|altpll_component|auto_generated|pll1|inclk[0]
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: adio_codec:ad1|LRCK_1X was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Clock_Delay:u19|oCLK_0 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: TD_CLK27 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: I2C_AV_Config:u17|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: I2C_CCD_Config:u1|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: adio_codec:ad1|oAUD_BCK was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u18|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
Info (332146): Worst-case setup slack is 5.688
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.688               0.000 u8|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.893               0.000 u8|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    16.673               0.000 CLOCK_50 
    Info (332119):    17.068               0.000 CLOCK2_50 
Info (332146): Worst-case hold slack is 0.123
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.123               0.000 u8|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.180               0.000 CLOCK2_50 
    Info (332119):     0.180               0.000 u8|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.201               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 6.194
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.194               0.000 u8|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.123               0.000 u8|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    16.762               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 1.291
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.291               0.000 CLOCK2_50 
    Info (332119):     2.785               0.000 u8|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.796               0.000 u8|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is 4.761
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.761               0.000 u8|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.267               0.000 CLOCK_50 
    Info (332119):     9.272               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.763               0.000 u8|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 54 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 54
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 17.433 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 658 megabytes
    Info: Processing ended: Wed Dec 28 18:02:46 2016
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:09


