/* AUTOGENERATED STUB FOR ANDROID BUILD */
#ifndef TRACE_TRACE_HW_PCI_HOST_H
#define TRACE_TRACE_HW_PCI_HOST_H

/* No-op trace events */
#ifndef trace_event_get_state_backends
#define trace_event_get_state_backends(id) (0)
#endif
#ifndef trace_event_get_state
#define trace_event_get_state(id) (0)
#endif
#define TRACE_ASPEED_PCIE_CFG_READ 0
#define TRACE_ASPEED_PCIE_CFG_READ_ENABLED 0
#define TRACE_ASPEED_PCIE_CFG_READ_BACKEND_DSTATE() (0)
static inline void trace_aspeed_pcie_cfg_read(uint32_t id, uint64_t addr, uint32_t value) {
    (void)id;
    (void)addr;
    (void)value;
}
#define TRACE_ASPEED_PCIE_CFG_RW 0
#define TRACE_ASPEED_PCIE_CFG_RW_ENABLED 0
#define TRACE_ASPEED_PCIE_CFG_RW_BACKEND_DSTATE() (0)
static inline void trace_aspeed_pcie_cfg_rw(uint32_t id, const char *dir, uint8_t bus, uint8_t devfn, uint64_t addr, uint64_t data) {
    (void)id;
    (void)dir;
    (void)bus;
    (void)devfn;
    (void)addr;
    (void)data;
}
#define TRACE_ASPEED_PCIE_CFG_WRITE 0
#define TRACE_ASPEED_PCIE_CFG_WRITE_ENABLED 0
#define TRACE_ASPEED_PCIE_CFG_WRITE_BACKEND_DSTATE() (0)
static inline void trace_aspeed_pcie_cfg_write(uint32_t id, uint64_t addr, uint32_t value) {
    (void)id;
    (void)addr;
    (void)value;
}
#define TRACE_ASPEED_PCIE_PHY_READ 0
#define TRACE_ASPEED_PCIE_PHY_READ_ENABLED 0
#define TRACE_ASPEED_PCIE_PHY_READ_BACKEND_DSTATE() (0)
static inline void trace_aspeed_pcie_phy_read(uint32_t id, uint64_t addr, uint32_t value) {
    (void)id;
    (void)addr;
    (void)value;
}
#define TRACE_ASPEED_PCIE_PHY_WRITE 0
#define TRACE_ASPEED_PCIE_PHY_WRITE_ENABLED 0
#define TRACE_ASPEED_PCIE_PHY_WRITE_BACKEND_DSTATE() (0)
static inline void trace_aspeed_pcie_phy_write(uint32_t id, uint64_t addr, uint32_t value) {
    (void)id;
    (void)addr;
    (void)value;
}
#define TRACE_ASPEED_PCIE_RC_INTX_SET_IRQ 0
#define TRACE_ASPEED_PCIE_RC_INTX_SET_IRQ_ENABLED 0
#define TRACE_ASPEED_PCIE_RC_INTX_SET_IRQ_BACKEND_DSTATE() (0)
static inline void trace_aspeed_pcie_rc_intx_set_irq(uint32_t id, int num, int level) {
    (void)id;
    (void)num;
    (void)level;
}
#define TRACE_ASPEED_PCIE_RC_MSI_CLEAR_IRQ 0
#define TRACE_ASPEED_PCIE_RC_MSI_CLEAR_IRQ_ENABLED 0
#define TRACE_ASPEED_PCIE_RC_MSI_CLEAR_IRQ_BACKEND_DSTATE() (0)
static inline void trace_aspeed_pcie_rc_msi_clear_irq(uint32_t id, int level) {
    (void)id;
    (void)level;
}
#define TRACE_ASPEED_PCIE_RC_MSI_NOTIFY 0
#define TRACE_ASPEED_PCIE_RC_MSI_NOTIFY_ENABLED 0
#define TRACE_ASPEED_PCIE_RC_MSI_NOTIFY_BACKEND_DSTATE() (0)
static inline void trace_aspeed_pcie_rc_msi_notify(uint32_t id, uint64_t addr, uint64_t data) {
    (void)id;
    (void)addr;
    (void)data;
}
#define TRACE_ASPEED_PCIE_RC_MSI_SET_IRQ 0
#define TRACE_ASPEED_PCIE_RC_MSI_SET_IRQ_ENABLED 0
#define TRACE_ASPEED_PCIE_RC_MSI_SET_IRQ_BACKEND_DSTATE() (0)
static inline void trace_aspeed_pcie_rc_msi_set_irq(uint32_t id, uint64_t unm, int level) {
    (void)id;
    (void)unm;
    (void)level;
}
#define TRACE_ASTRO_CHIP_MEM_VALID 0
#define TRACE_ASTRO_CHIP_MEM_VALID_ENABLED 0
#define TRACE_ASTRO_CHIP_MEM_VALID_BACKEND_DSTATE() (0)
static inline void trace_astro_chip_mem_valid(uint64_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_ASTRO_CHIP_READ 0
#define TRACE_ASTRO_CHIP_READ_ENABLED 0
#define TRACE_ASTRO_CHIP_READ_BACKEND_DSTATE() (0)
static inline void trace_astro_chip_read(uint64_t addr, int size, uint64_t val) {
    (void)addr;
    (void)size;
    (void)val;
}
#define TRACE_ASTRO_CHIP_WRITE 0
#define TRACE_ASTRO_CHIP_WRITE_ENABLED 0
#define TRACE_ASTRO_CHIP_WRITE_BACKEND_DSTATE() (0)
static inline void trace_astro_chip_write(uint64_t addr, int size, uint64_t val) {
    (void)addr;
    (void)size;
    (void)val;
}
#define TRACE_BONITO_SPCICONF_SMALL_ACCESS 0
#define TRACE_BONITO_SPCICONF_SMALL_ACCESS_ENABLED 0
#define TRACE_BONITO_SPCICONF_SMALL_ACCESS_BACKEND_DSTATE() (0)
static inline void trace_bonito_spciconf_small_access(uint64_t addr, unsigned size) {
    (void)addr;
    (void)size;
}
#define TRACE_DINO_CHIP_MEM_VALID 0
#define TRACE_DINO_CHIP_MEM_VALID_ENABLED 0
#define TRACE_DINO_CHIP_MEM_VALID_BACKEND_DSTATE() (0)
static inline void trace_dino_chip_mem_valid(uint64_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_DINO_CHIP_READ 0
#define TRACE_DINO_CHIP_READ_ENABLED 0
#define TRACE_DINO_CHIP_READ_BACKEND_DSTATE() (0)
static inline void trace_dino_chip_read(uint64_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_DINO_CHIP_WRITE 0
#define TRACE_DINO_CHIP_WRITE_ENABLED 0
#define TRACE_DINO_CHIP_WRITE_BACKEND_DSTATE() (0)
static inline void trace_dino_chip_write(uint64_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_ELROY_PCI_CONFIG_DATA_READ 0
#define TRACE_ELROY_PCI_CONFIG_DATA_READ_ENABLED 0
#define TRACE_ELROY_PCI_CONFIG_DATA_READ_BACKEND_DSTATE() (0)
static inline void trace_elroy_pci_config_data_read(uint64_t addr, int size, uint64_t val) {
    (void)addr;
    (void)size;
    (void)val;
}
#define TRACE_ELROY_PCI_CONFIG_DATA_WRITE 0
#define TRACE_ELROY_PCI_CONFIG_DATA_WRITE_ENABLED 0
#define TRACE_ELROY_PCI_CONFIG_DATA_WRITE_BACKEND_DSTATE() (0)
static inline void trace_elroy_pci_config_data_write(uint64_t addr, int size, uint64_t val) {
    (void)addr;
    (void)size;
    (void)val;
}
#define TRACE_ELROY_READ 0
#define TRACE_ELROY_READ_ENABLED 0
#define TRACE_ELROY_READ_BACKEND_DSTATE() (0)
static inline void trace_elroy_read(uint64_t addr, int size, uint64_t val) {
    (void)addr;
    (void)size;
    (void)val;
}
#define TRACE_ELROY_WRITE 0
#define TRACE_ELROY_WRITE_ENABLED 0
#define TRACE_ELROY_WRITE_BACKEND_DSTATE() (0)
static inline void trace_elroy_write(uint64_t addr, int size, uint64_t val) {
    (void)addr;
    (void)size;
    (void)val;
}
#define TRACE_GRACKLE_SET_IRQ 0
#define TRACE_GRACKLE_SET_IRQ_ENABLED 0
#define TRACE_GRACKLE_SET_IRQ_BACKEND_DSTATE() (0)
static inline void trace_grackle_set_irq(int irq_num, int level) {
    (void)irq_num;
    (void)level;
}
#define TRACE_GT64120_ISD_REMAP 0
#define TRACE_GT64120_ISD_REMAP_ENABLED 0
#define TRACE_GT64120_ISD_REMAP_BACKEND_DSTATE() (0)
static inline void trace_gt64120_isd_remap(uint64_t from_length, uint64_t from_addr, uint64_t to_length, uint64_t to_addr) {
    (void)from_length;
    (void)from_addr;
    (void)to_length;
    (void)to_addr;
}
#define TRACE_GT64120_READ 0
#define TRACE_GT64120_READ_ENABLED 0
#define TRACE_GT64120_READ_BACKEND_DSTATE() (0)
static inline void trace_gt64120_read(uint64_t addr, uint64_t value) {
    (void)addr;
    (void)value;
}
#define TRACE_GT64120_READ_INTREG 0
#define TRACE_GT64120_READ_INTREG_ENABLED 0
#define TRACE_GT64120_READ_INTREG_BACKEND_DSTATE() (0)
static inline void trace_gt64120_read_intreg(const char *regname, unsigned size, uint64_t value) {
    (void)regname;
    (void)size;
    (void)value;
}
#define TRACE_GT64120_WRITE 0
#define TRACE_GT64120_WRITE_ENABLED 0
#define TRACE_GT64120_WRITE_BACKEND_DSTATE() (0)
static inline void trace_gt64120_write(uint64_t addr, uint64_t value) {
    (void)addr;
    (void)value;
}
#define TRACE_GT64120_WRITE_INTREG 0
#define TRACE_GT64120_WRITE_INTREG_ENABLED 0
#define TRACE_GT64120_WRITE_INTREG_BACKEND_DSTATE() (0)
static inline void trace_gt64120_write_intreg(const char *regname, unsigned size, uint64_t value) {
    (void)regname;
    (void)size;
    (void)value;
}
#define TRACE_IOSAPIC_REG_READ 0
#define TRACE_IOSAPIC_REG_READ_ENABLED 0
#define TRACE_IOSAPIC_REG_READ_BACKEND_DSTATE() (0)
static inline void trace_iosapic_reg_read(uint64_t reg_select, int size, uint64_t val) {
    (void)reg_select;
    (void)size;
    (void)val;
}
#define TRACE_IOSAPIC_REG_WRITE 0
#define TRACE_IOSAPIC_REG_WRITE_ENABLED 0
#define TRACE_IOSAPIC_REG_WRITE_BACKEND_DSTATE() (0)
static inline void trace_iosapic_reg_write(uint64_t reg_select, int size, uint64_t val) {
    (void)reg_select;
    (void)size;
    (void)val;
}
#define TRACE_MV64361_REG_READ 0
#define TRACE_MV64361_REG_READ_ENABLED 0
#define TRACE_MV64361_REG_READ_BACKEND_DSTATE() (0)
static inline void trace_mv64361_reg_read(uint64_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_MV64361_REG_WRITE 0
#define TRACE_MV64361_REG_WRITE_ENABLED 0
#define TRACE_MV64361_REG_WRITE_BACKEND_DSTATE() (0)
static inline void trace_mv64361_reg_write(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_MV64361_REGION_ENABLE 0
#define TRACE_MV64361_REGION_ENABLE_ENABLED 0
#define TRACE_MV64361_REGION_ENABLE_BACKEND_DSTATE() (0)
static inline void trace_mv64361_region_enable(const char *op, int num) {
    (void)op;
    (void)num;
}
#define TRACE_MV64361_REGION_MAP 0
#define TRACE_MV64361_REGION_MAP_ENABLED 0
#define TRACE_MV64361_REGION_MAP_BACKEND_DSTATE() (0)
static inline void trace_mv64361_region_map(const char *name, uint64_t poffs, uint64_t size, uint64_t moffs) {
    (void)name;
    (void)poffs;
    (void)size;
    (void)moffs;
}
#define TRACE_PNV_PHB4_XIVE_NOTIFY 0
#define TRACE_PNV_PHB4_XIVE_NOTIFY_ENABLED 0
#define TRACE_PNV_PHB4_XIVE_NOTIFY_BACKEND_DSTATE() (0)
static inline void trace_pnv_phb4_xive_notify(uint64_t notif_port, uint64_t data) {
    (void)notif_port;
    (void)data;
}
#define TRACE_PNV_PHB4_XIVE_NOTIFY_ABT 0
#define TRACE_PNV_PHB4_XIVE_NOTIFY_ABT_ENABLED 0
#define TRACE_PNV_PHB4_XIVE_NOTIFY_ABT_BACKEND_DSTATE() (0)
static inline void trace_pnv_phb4_xive_notify_abt(uint64_t notif_port, uint64_t data) {
    (void)notif_port;
    (void)data;
}
#define TRACE_PNV_PHB4_XIVE_NOTIFY_IC 0
#define TRACE_PNV_PHB4_XIVE_NOTIFY_IC_ENABLED 0
#define TRACE_PNV_PHB4_XIVE_NOTIFY_IC_BACKEND_DSTATE() (0)
static inline void trace_pnv_phb4_xive_notify_ic(uint64_t addr, uint64_t data) {
    (void)addr;
    (void)data;
}
#define TRACE_PPC440_PCIX_MAP_IRQ 0
#define TRACE_PPC440_PCIX_MAP_IRQ_ENABLED 0
#define TRACE_PPC440_PCIX_MAP_IRQ_BACKEND_DSTATE() (0)
static inline void trace_ppc440_pcix_map_irq(int32_t devfn, int irq_num, int slot) {
    (void)devfn;
    (void)irq_num;
    (void)slot;
}
#define TRACE_PPC440_PCIX_REG_READ 0
#define TRACE_PPC440_PCIX_REG_READ_ENABLED 0
#define TRACE_PPC440_PCIX_REG_READ_BACKEND_DSTATE() (0)
static inline void trace_ppc440_pcix_reg_read(uint64_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_PPC440_PCIX_REG_WRITE 0
#define TRACE_PPC440_PCIX_REG_WRITE_ENABLED 0
#define TRACE_PPC440_PCIX_REG_WRITE_BACKEND_DSTATE() (0)
static inline void trace_ppc440_pcix_reg_write(uint64_t addr, uint32_t val, uint32_t size) {
    (void)addr;
    (void)val;
    (void)size;
}
#define TRACE_PPC440_PCIX_SET_IRQ 0
#define TRACE_PPC440_PCIX_SET_IRQ_ENABLED 0
#define TRACE_PPC440_PCIX_SET_IRQ_BACKEND_DSTATE() (0)
static inline void trace_ppc440_pcix_set_irq(int irq_num) {
    (void)irq_num;
}
#define TRACE_PPC440_PCIX_UPDATE_PIM 0
#define TRACE_PPC440_PCIX_UPDATE_PIM_ENABLED 0
#define TRACE_PPC440_PCIX_UPDATE_PIM_BACKEND_DSTATE() (0)
static inline void trace_ppc440_pcix_update_pim(int idx, uint64_t size, uint64_t la) {
    (void)idx;
    (void)size;
    (void)la;
}
#define TRACE_PPC440_PCIX_UPDATE_POM 0
#define TRACE_PPC440_PCIX_UPDATE_POM_ENABLED 0
#define TRACE_PPC440_PCIX_UPDATE_POM_BACKEND_DSTATE() (0)
static inline void trace_ppc440_pcix_update_pom(int idx, uint32_t size, uint64_t la, uint64_t pcia) {
    (void)idx;
    (void)size;
    (void)la;
    (void)pcia;
}
#define TRACE_PPC4XX_PCI_MAP_IRQ 0
#define TRACE_PPC4XX_PCI_MAP_IRQ_ENABLED 0
#define TRACE_PPC4XX_PCI_MAP_IRQ_BACKEND_DSTATE() (0)
static inline void trace_ppc4xx_pci_map_irq(int32_t devfn, int irq_num, int slot) {
    (void)devfn;
    (void)irq_num;
    (void)slot;
}
#define TRACE_PPC4XX_PCI_SET_IRQ 0
#define TRACE_PPC4XX_PCI_SET_IRQ_ENABLED 0
#define TRACE_PPC4XX_PCI_SET_IRQ_BACKEND_DSTATE() (0)
static inline void trace_ppc4xx_pci_set_irq(int irq_num) {
    (void)irq_num;
}
#define TRACE_SABRE_CLEAR_REQUEST 0
#define TRACE_SABRE_CLEAR_REQUEST_ENABLED 0
#define TRACE_SABRE_CLEAR_REQUEST_BACKEND_DSTATE() (0)
static inline void trace_sabre_clear_request(int irq_num) {
    (void)irq_num;
}
#define TRACE_SABRE_CONFIG_READ 0
#define TRACE_SABRE_CONFIG_READ_ENABLED 0
#define TRACE_SABRE_CONFIG_READ_BACKEND_DSTATE() (0)
static inline void trace_sabre_config_read(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_SABRE_CONFIG_WRITE 0
#define TRACE_SABRE_CONFIG_WRITE_ENABLED 0
#define TRACE_SABRE_CONFIG_WRITE_BACKEND_DSTATE() (0)
static inline void trace_sabre_config_write(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_SABRE_PCI_CONFIG_READ 0
#define TRACE_SABRE_PCI_CONFIG_READ_ENABLED 0
#define TRACE_SABRE_PCI_CONFIG_READ_BACKEND_DSTATE() (0)
static inline void trace_sabre_pci_config_read(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_SABRE_PCI_CONFIG_WRITE 0
#define TRACE_SABRE_PCI_CONFIG_WRITE_ENABLED 0
#define TRACE_SABRE_PCI_CONFIG_WRITE_BACKEND_DSTATE() (0)
static inline void trace_sabre_pci_config_write(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_SABRE_PCI_SET_IRQ 0
#define TRACE_SABRE_PCI_SET_IRQ_ENABLED 0
#define TRACE_SABRE_PCI_SET_IRQ_BACKEND_DSTATE() (0)
static inline void trace_sabre_pci_set_irq(int irq_num, int level) {
    (void)irq_num;
    (void)level;
}
#define TRACE_SABRE_PCI_SET_OBIO_IRQ 0
#define TRACE_SABRE_PCI_SET_OBIO_IRQ_ENABLED 0
#define TRACE_SABRE_PCI_SET_OBIO_IRQ_BACKEND_DSTATE() (0)
static inline void trace_sabre_pci_set_obio_irq(int irq_num, int level) {
    (void)irq_num;
    (void)level;
}
#define TRACE_SABRE_SET_REQUEST 0
#define TRACE_SABRE_SET_REQUEST_ENABLED 0
#define TRACE_SABRE_SET_REQUEST_BACKEND_DSTATE() (0)
static inline void trace_sabre_set_request(int irq_num) {
    (void)irq_num;
}
#define TRACE_UNIN_DATA_READ 0
#define TRACE_UNIN_DATA_READ_ENABLED 0
#define TRACE_UNIN_DATA_READ_BACKEND_DSTATE() (0)
static inline void trace_unin_data_read(uint64_t addr, unsigned len, uint64_t val) {
    (void)addr;
    (void)len;
    (void)val;
}
#define TRACE_UNIN_DATA_WRITE 0
#define TRACE_UNIN_DATA_WRITE_ENABLED 0
#define TRACE_UNIN_DATA_WRITE_BACKEND_DSTATE() (0)
static inline void trace_unin_data_write(uint64_t addr, unsigned len, uint64_t val) {
    (void)addr;
    (void)len;
    (void)val;
}
#define TRACE_UNIN_GET_CONFIG_REG 0
#define TRACE_UNIN_GET_CONFIG_REG_ENABLED 0
#define TRACE_UNIN_GET_CONFIG_REG_BACKEND_DSTATE() (0)
static inline void trace_unin_get_config_reg(uint32_t reg, uint32_t addr, uint32_t retval) {
    (void)reg;
    (void)addr;
    (void)retval;
}
#define TRACE_UNIN_READ 0
#define TRACE_UNIN_READ_ENABLED 0
#define TRACE_UNIN_READ_BACKEND_DSTATE() (0)
static inline void trace_unin_read(uint64_t addr, uint64_t value) {
    (void)addr;
    (void)value;
}
#define TRACE_UNIN_SET_IRQ 0
#define TRACE_UNIN_SET_IRQ_ENABLED 0
#define TRACE_UNIN_SET_IRQ_BACKEND_DSTATE() (0)
static inline void trace_unin_set_irq(int irq_num, int level) {
    (void)irq_num;
    (void)level;
}
#define TRACE_UNIN_WRITE 0
#define TRACE_UNIN_WRITE_ENABLED 0
#define TRACE_UNIN_WRITE_BACKEND_DSTATE() (0)
static inline void trace_unin_write(uint64_t addr, uint64_t value) {
    (void)addr;
    (void)value;
}

#endif