Removing design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5'
Running PRESTO HDLC
Compiling source file ./source/add_sub_carry_out.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Add_Subt.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Barrel_shifter.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator_Less.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparators.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Comparator.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/CORDIC_Arch2.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/CORDIC_Arch3.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/CORDIC_FSM_v2.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/CORDIC_FSM_v3.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/counter_d.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/counter_up.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/DECO_CORDIC_OP.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/d_ff_en.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/exp_operation.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FORMATTER.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FPU_ADD_Substract_PIPELINED.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FPU_Add_Subtract_Function.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FSM_Add_Subtract.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/FSM_input_enable.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Greater_Comparator.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/lut_CASE_32.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/lut_CASE_64.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/LZD.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Multiplexer_AC.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/MultiplexTxT.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Mux_2x1.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Mux_3x1_b.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Mux_3x1_b_v2.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Mux_3x1.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Mux_Array.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Oper_Start_In.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Op_Select.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Priority_Codec_32.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Priority_Codec_64.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/PriorityEncoder_ExtCORDIC.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/RegisterAdd.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Rotate_Mux_Array.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Round_Sgf_Dec.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/sgn_result.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/shift_mux.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/shift_reg.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/sign_inverter.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Simple_Subt.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Tenth_Phase.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Tenth_Phase_v2.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/Up_Counter.v
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling source file ./source/xor_tri.v
Presto compilation completed successfully.
Error: Value for list 'file_list' must have more than zero elements. (CMD-036)
Running PRESTO HDLC
Warning:  ./source/CORDIC_Arch3.v:166: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/CORDIC_Arch3.v:179: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5'.
Information: Building the design 'CORDIC_FSM_v3'. (HDL-193)

Statistics for case statements in always block at line 72 in file
	'./source/CORDIC_FSM_v3.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            87            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine CORDIC_FSM_v3 line 62 in file
		'./source/CORDIC_FSM_v3.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    state_reg_reg    | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|    state_reg_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Up_counter' instantiated from design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "COUNTER_WIDTH=4". (HDL-193)

Inferred memory devices in process
	in routine Up_counter_COUNTER_WIDTH4 line 25 in file
		'./source/Up_Counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      temp_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Up_counter' instantiated from design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "COUNTER_WIDTH=2". (HDL-193)

Inferred memory devices in process
	in routine Up_counter_COUNTER_WIDTH2 line 25 in file
		'./source/Up_Counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      temp_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'd_ff_en' instantiated from design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine d_ff_en_W1 line 11 in file
		'./source/d_ff_en.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'd_ff_en' instantiated from design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=2". (HDL-193)

Inferred memory devices in process
	in routine d_ff_en_W2 line 11 in file
		'./source/d_ff_en.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'd_ff_en' instantiated from design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32". (HDL-193)

Inferred memory devices in process
	in routine d_ff_en_W32 line 11 in file
		'./source/d_ff_en.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Mux_2x1' instantiated from design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32". (HDL-193)
Warning:  ./source/Mux_2x1.v:14: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 12 in file
	'./source/Mux_2x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Simple_Subt' instantiated from design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=8,N=4". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'LUT_CASE_32bits' instantiated from design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,N=4". (HDL-193)
Warning:  ./source/lut_CASE_32.v:20: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 18 in file
	'./source/lut_CASE_32.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_2x1' instantiated from design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=1". (HDL-193)
Warning:  ./source/Mux_2x1.v:14: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 12 in file
	'./source/Mux_2x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_3x1_bv2' instantiated from design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32". (HDL-193)
Warning:  ./source/Mux_3x1_b_v2.v:28: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 26 in file
	'./source/Mux_3x1_b_v2.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            28            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'PriorityEncoder_CORDIC'. (HDL-193)
Warning:  ./source/PriorityEncoder_ExtCORDIC.v:27: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 22 in file
	'./source/PriorityEncoder_ExtCORDIC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            27            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Op_Select'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FPU_PIPELINED_FPADDSUB' instantiated from design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23,SWR=26,EWR=5". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'DECO_CORDIC_EXT' instantiated from design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32". (HDL-193)

Statistics for case statements in always block at line 26 in file
	'./source/DECO_CORDIC_OP.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            29            |    auto/auto     |
|            49            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'FSM_INPUT_ENABLE'. (HDL-193)

Statistics for case statements in always block at line 76 in file
	'./source/FSM_input_enable.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            84            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM_INPUT_ENABLE line 69 in file
		'./source/FSM_input_enable.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    state_reg_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ShiftRegister' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=7". (HDL-193)

Inferred memory devices in process
	in routine ShiftRegister_W7 line 26 in file
		'./source/shift_reg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W32 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W1 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=31". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'MultiplexTxT' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=31". (HDL-193)

Statistics for case statements in always block at line 33 in file
	'./source/MultiplexTxT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            34            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'xor_tri' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sgn_result'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=31". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W31 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=3". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W3 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=23". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W23 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  23   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=5". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W5 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=26". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Rotate_Mux_Array' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "SWR=26". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'shift_mux_array' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "SWR=26,LEVEL=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'shift_mux_array' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "SWR=26,LEVEL=1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=26". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W26 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  26   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=2". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W2 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=13". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W13 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'shift_mux_array' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "SWR=26,LEVEL=2". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'shift_mux_array' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "SWR=26,LEVEL=3". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'shift_mux_array' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "SWR=26,LEVEL=4". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FORMATTER' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "EW=9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=8". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W8 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Priority_Codec_32'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FRMT_STAGE' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=32,EW=8,SW=23". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FFD_NoCE' instantiated from design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine FFD_NoCE_W1 line 50 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'Rotate_Mux_Array_SWR26' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Greater_Comparator' instantiated from design 'FORMATTER_EW9' with
	the parameters "W=9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Comparator_Less' instantiated from design 'FORMATTER_EW9' with
	the parameters "W=9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Mux_3x1' instantiated from design 'FRMT_STAGE_W32_EW8_SW23' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 35 in file
	'./source/Mux_3x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FRMT_STAGE_W32_EW8_SW23' with
	the parameters "W=8". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FRMT_STAGE_W32_EW8_SW23' with
	the parameters "W=23". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Uniquified 2 instances of design 'd_ff_en_W1'. (OPT-1056)
Information: Uniquified 11 instances of design 'd_ff_en_W32'. (OPT-1056)
Information: Uniquified 4 instances of design 'Mux_2x1_W32'. (OPT-1056)
Information: Uniquified 2 instances of design 'Simple_Subt_W8_N4'. (OPT-1056)
Information: Uniquified 2 instances of design 'Mux_3x1_bv2_W32'. (OPT-1056)
Information: Uniquified 3 instances of design 'RegisterAdd_W32'. (OPT-1056)
Information: Uniquified 5 instances of design 'RegisterAdd_W31'. (OPT-1056)
Information: Uniquified 7 instances of design 'RegisterAdd_W3'. (OPT-1056)
Information: Uniquified 2 instances of design 'RegisterAdd_W5'. (OPT-1056)
Information: Uniquified 2 instances of design 'Rotate_Mux_Array_SWR26'. (OPT-1056)
Information: Uniquified 3 instances of design 'RegisterAdd_W26'. (OPT-1056)
Information: Uniquified 52 instances of design 'Multiplexer_AC_W1'. (OPT-1056)

  Linking design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (132 designs)             /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_cordic_Arch3/integracion_fisica/front_end/CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/SINGLE/CORDIC_Arch3_syn_unmapped.ddc'.
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)

#   Propagate Constraints from cell d_ff5_data_out/ (d_ff_en_W32_0) #

#   Propagate Constraints from cell inst_DECO_CORDIC_EXT/                      \
(DECO_CORDIC_EXT_W32) #

#   Propagate Constraints from cell mux_2x1_sal/ (Mux_2x1_W32_0) #

#   Propagate Constraints from cell d_ff4_Zn/ (d_ff_en_W32_1) #

#   Propagate Constraints from cell d_ff4_Yn/ (d_ff_en_W32_2) #

#   Propagate Constraints from cell d_ff4_Xn/ (d_ff_en_W32_3) #

#   Propagate Constraints from cell inst_FPU_PIPELINED_FPADDSUB/               \
(FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5) #

#   Propagate Constraints from cell inst_FPU_PIPELINED_FPADDSUB/Ready_reg/     \
(FFD_NoCE_W1) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_FLAGS/ (RegisterAdd_W3_0) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/ (RegisterAdd_W32_0) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/inst_FRMT_STAGE/ (FRMT_STAGE_W32_EW8_SW23) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/inst_FRMT_STAGE/Sgf_Mux/ (Multiplexer_AC_W23) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/inst_FRMT_STAGE/Exp_Mux/ (Multiplexer_AC_W8) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/inst_FRMT_STAGE/Sign_Mux/ (Mux_3x1_W1) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/LZD_SINGLE.Codec_32/ (Priority_Codec_32) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/NRM_STAGE_FLAGS/ (RegisterAdd_W3_1) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/NRM_STAGE_DMP_exp/ (RegisterAdd_W8) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/NRM_STAGE_Raw_mant/ (RegisterAdd_W26_0) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/SGF_STAGE_FLAGS/ (RegisterAdd_W3_2) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/SGF_STAGE_DmP_mant/ (RegisterAdd_W26_1) #

#   Propagate Constraints from cell inst_FPU_PIPELINED_FPADDSUB/SGF_STAGE_DMP/ \
(RegisterAdd_W31_0) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/array_comparators/ (FORMATTER_EW9) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/array_comparators/LTComparator/                    \
(Comparator_Less_W9) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/array_comparators/GTComparator/                    \
(Greater_Comparator_W9) #

#   Propagate Constraints from cell inst_FPU_PIPELINED_FPADDSUB/last_rotate/   \
(Rotate_Mux_Array_SWR26_0) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[25].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_0) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[24].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_1) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[23].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_2) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[22].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_3) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[21].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_4) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[20].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_5) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[19].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_6) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[18].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_7) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[17].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_8) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[16].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_9) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[15].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_10) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[14].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_11) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[13].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_12) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[12].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_13) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[11].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_14) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[10].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_15) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[9].MUX_ARRAY12.rotate_mux/   \
(Multiplexer_AC_W1_16) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[8].MUX_ARRAY12.rotate_mux/   \
(Multiplexer_AC_W1_17) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[7].MUX_ARRAY12.rotate_mux/   \
(Multiplexer_AC_W1_18) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[6].MUX_ARRAY12.rotate_mux/   \
(Multiplexer_AC_W1_19) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[5].MUX_ARRAY12.rotate_mux/   \
(Multiplexer_AC_W1_20) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[4].MUX_ARRAY12.rotate_mux/   \
(Multiplexer_AC_W1_21) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[3].MUX_ARRAY12.rotate_mux/   \
(Multiplexer_AC_W1_22) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[2].MUX_ARRAY12.rotate_mux/   \
(Multiplexer_AC_W1_23) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[1].MUX_ARRAY12.rotate_mux/   \
(Multiplexer_AC_W1_24) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[0].MUX_ARRAY12.rotate_mux/   \
(Multiplexer_AC_W1_25) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/shift_mux_array2[4].shift_mux_array/               \
(shift_mux_array_SWR26_LEVEL4) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/shift_mux_array2[3].shift_mux_array/               \
(shift_mux_array_SWR26_LEVEL3) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/shift_mux_array2[2].shift_mux_array/               \
(shift_mux_array_SWR26_LEVEL2) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/ (RegisterAdd_W3_3) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/ (RegisterAdd_W13) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/SHT2_STAGE_FLAGS/ (RegisterAdd_W3_4) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/SHT2_STAGE_SHFTVARS2/ (RegisterAdd_W2) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/SHT2_STAGE_SHFTVARS1/ (RegisterAdd_W5_0) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/SHT2_SHIFT_DATA/ (RegisterAdd_W26_2) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/SHT2_STAGE_DMP/ (RegisterAdd_W31_1) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/shift_mux_array1[1].shift_mux_array/               \
(shift_mux_array_SWR26_LEVEL1) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/shift_mux_array1[0].shift_mux_array/               \
(shift_mux_array_SWR26_LEVEL0) #

#   Propagate Constraints from cell inst_FPU_PIPELINED_FPADDSUB/first_rotate/  \
(Rotate_Mux_Array_SWR26_1) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[25].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_26) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[24].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_27) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[23].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_28) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[22].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_29) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[21].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_30) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[20].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_31) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[19].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_32) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[18].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_33) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[17].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_34) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[16].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_35) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[15].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_36) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[14].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_37) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[13].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_38) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[12].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_39) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[11].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_40) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[10].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_41) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[9].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_42) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[8].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_43) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[7].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_44) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[6].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_45) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[5].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_46) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[4].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_47) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[3].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_48) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[2].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_49) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[1].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_50) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[0].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_51) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/b_shftr_idat_mux_SHT1/ (Multiplexer_AC_W26) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/SHT1_STAGE_FLAGS/ (RegisterAdd_W3_5) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/SHT1_STAGE_sft_amount/ (RegisterAdd_W5_1) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/SHT1_STAGE_DmP_mant/ (RegisterAdd_W23) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/SHT1_STAGE_DMP/ (RegisterAdd_W31_2) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_FLAGS/ (RegisterAdd_W3_6) #

#   Propagate Constraints from cell inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DmP/ \
(RegisterAdd_W31_3) #

#   Propagate Constraints from cell inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/ \
(RegisterAdd_W31_4) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/result_sign_bit/ (sgn_result) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/Op_verification/ (xor_tri_W32) #

#   Propagate Constraints from cell inst_FPU_PIPELINED_FPADDSUB/MuxXY/         \
(MultiplexTxT_W31) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/Magnitude_Comparator/ (Comparator_W31) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_FLAGS/ (RegisterAdd_W1) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDY/ (RegisterAdd_W32_1) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/ (RegisterAdd_W32_2) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/inst_ShiftRegister/ (ShiftRegister_W7) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/inst_FSM_INPUT_ENABLE/ (FSM_INPUT_ENABLE) #

#   Propagate Constraints from cell op_select_mod/ (Op_Select) #

#   Propagate Constraints from cell inst_PriorityEncoder_CORDIC/               \
(PriorityEncoder_CORDIC) #

#   Propagate Constraints from cell mux_3x1_var2/ (Mux_3x1_bv2_W32_0) #

#   Propagate Constraints from cell mux_3x1_var1/ (Mux_3x1_bv2_W32_1) #

#   Propagate Constraints from cell reg_sign/ (d_ff_en_W1_0) #

#   Propagate Constraints from cell reg_LUT/ (d_ff_en_W32_4) #

#   Propagate Constraints from cell reg_shift_y/ (d_ff_en_W32_5) #

#   Propagate Constraints from cell reg_shift_x/ (d_ff_en_W32_6) #

#   Propagate Constraints from cell mux_sign/ (Mux_2x1_W1) #

#   Propagate Constraints from cell LUTBLK1.LUT32/ (LUT_CASE_32bits_W32_N4) #

#   Propagate Constraints from cell shift_y/ (Simple_Subt_W8_N4_0) #

#   Propagate Constraints from cell shift_x/ (Simple_Subt_W8_N4_1) #

#   Propagate Constraints from cell reg_val_muxZ_2stage/ (d_ff_en_W32_7) #

#   Propagate Constraints from cell reg_val_muxY_2stage/ (d_ff_en_W32_8) #

#   Propagate Constraints from cell reg_val_muxX_2stage/ (d_ff_en_W32_9) #

#   Propagate Constraints from cell mux1_z0/ (Mux_2x1_W32_1) #

#   Propagate Constraints from cell mux1_y0/ (Mux_2x1_W32_2) #

#   Propagate Constraints from cell mux1_x0/ (Mux_2x1_W32_3) #

#   Propagate Constraints from cell reg_Z0/ (d_ff_en_W32_10) #

#   Propagate Constraints from cell reg_region_flag/ (d_ff_en_W2) #

#   Propagate Constraints from cell reg_operation/ (d_ff_en_W1_1) #

#   Propagate Constraints from cell VAR_CONT/ (Up_counter_COUNTER_WIDTH2) #

#   Propagate Constraints from cell ITER_CONT/ (Up_counter_COUNTER_WIDTH4) #

#   Propagate Constraints from cell inst_CORDIC_FSM_v3/ (CORDIC_FSM_v3) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sat Oct 29 01:03:18 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     39
    Feedthrough (LINT-29)                                          31
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      5

Cells                                                             134
    Cells do not drive (LINT-1)                                     6
    Connected to power or ground (LINT-32)                        120
    Nets connected to multiple pins on same cell (LINT-33)          8

Nets                                                                5
    Unloaded nets (LINT-2)                                          5
--------------------------------------------------------------------------------

Warning: In design 'Up_counter_COUNTER_WIDTH4', cell 'C37' does not drive any nets. (LINT-1)
Warning: In design 'Up_counter_COUNTER_WIDTH2', cell 'C29' does not drive any nets. (LINT-1)
Warning: In design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5', cell 'B_10' does not drive any nets. (LINT-1)
Warning: In design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5', cell 'B_11' does not drive any nets. (LINT-1)
Warning: In design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', net 'inst_FPU_PIPELINED_FPADDSUB/shift_value_SHT2_EWR[0]' driven by pin 'inst_FPU_PIPELINED_FPADDSUB/SHT2_STAGE_SHFTVARS1/Q[0]' has no loads. (LINT-2)
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', net 'inst_FPU_PIPELINED_FPADDSUB/shift_value_SHT2_EWR[1]' driven by pin 'inst_FPU_PIPELINED_FPADDSUB/SHT2_STAGE_SHFTVARS1/Q[1]' has no loads. (LINT-2)
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', net 'inst_FPU_PIPELINED_FPADDSUB/DmP_EXP_EWSW[28]' driven by pin 'inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DmP/Q[28]' has no loads. (LINT-2)
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', net 'inst_FPU_PIPELINED_FPADDSUB/DmP_EXP_EWSW[29]' driven by pin 'inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DmP/Q[29]' has no loads. (LINT-2)
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', net 'inst_FPU_PIPELINED_FPADDSUB/DmP_EXP_EWSW[30]' driven by pin 'inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DmP/Q[30]' has no loads. (LINT-2)
Warning: In design 'DECO_CORDIC_EXT_W32', input port 'data_i[30]' is connected directly to output port 'data_out_CORDECO[30]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W32', input port 'data_i[29]' is connected directly to output port 'data_out_CORDECO[29]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W32', input port 'data_i[28]' is connected directly to output port 'data_out_CORDECO[28]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W32', input port 'data_i[27]' is connected directly to output port 'data_out_CORDECO[27]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W32', input port 'data_i[26]' is connected directly to output port 'data_out_CORDECO[26]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W32', input port 'data_i[25]' is connected directly to output port 'data_out_CORDECO[25]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W32', input port 'data_i[24]' is connected directly to output port 'data_out_CORDECO[24]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W32', input port 'data_i[23]' is connected directly to output port 'data_out_CORDECO[23]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W32', input port 'data_i[22]' is connected directly to output port 'data_out_CORDECO[22]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W32', input port 'data_i[21]' is connected directly to output port 'data_out_CORDECO[21]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W32', input port 'data_i[20]' is connected directly to output port 'data_out_CORDECO[20]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W32', input port 'data_i[19]' is connected directly to output port 'data_out_CORDECO[19]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W32', input port 'data_i[18]' is connected directly to output port 'data_out_CORDECO[18]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W32', input port 'data_i[17]' is connected directly to output port 'data_out_CORDECO[17]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W32', input port 'data_i[16]' is connected directly to output port 'data_out_CORDECO[16]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W32', input port 'data_i[15]' is connected directly to output port 'data_out_CORDECO[15]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W32', input port 'data_i[14]' is connected directly to output port 'data_out_CORDECO[14]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W32', input port 'data_i[13]' is connected directly to output port 'data_out_CORDECO[13]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W32', input port 'data_i[12]' is connected directly to output port 'data_out_CORDECO[12]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W32', input port 'data_i[11]' is connected directly to output port 'data_out_CORDECO[11]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W32', input port 'data_i[10]' is connected directly to output port 'data_out_CORDECO[10]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W32', input port 'data_i[9]' is connected directly to output port 'data_out_CORDECO[9]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W32', input port 'data_i[8]' is connected directly to output port 'data_out_CORDECO[8]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W32', input port 'data_i[7]' is connected directly to output port 'data_out_CORDECO[7]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W32', input port 'data_i[6]' is connected directly to output port 'data_out_CORDECO[6]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W32', input port 'data_i[5]' is connected directly to output port 'data_out_CORDECO[5]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W32', input port 'data_i[4]' is connected directly to output port 'data_out_CORDECO[4]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W32', input port 'data_i[3]' is connected directly to output port 'data_out_CORDECO[3]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W32', input port 'data_i[2]' is connected directly to output port 'data_out_CORDECO[2]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W32', input port 'data_i[1]' is connected directly to output port 'data_out_CORDECO[1]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W32', input port 'data_i[0]' is connected directly to output port 'data_out_CORDECO[0]'. (LINT-29)
Warning: In design 'LUT_CASE_32bits_W32_N4', output port 'data_out[31]' is connected directly to output port 'data_out[30]'. (LINT-31)
Warning: In design 'LUT_CASE_32bits_W32_N4', output port 'data_out[29]' is connected directly to output port 'data_out[27]'. (LINT-31)
Warning: In design 'LUT_CASE_32bits_W32_N4', output port 'data_out[29]' is connected directly to output port 'data_out[28]'. (LINT-31)
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'inst_CORDIC_FSM_v3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'exception' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[31]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[30]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[29]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[28]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[27]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[26]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[25]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[24]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[23]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[22]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[21]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[20]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[19]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[18]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[17]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[16]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[15]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[14]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[13]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[12]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[11]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[10]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[9]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[8]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[7]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[6]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[5]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[4]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[3]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[2]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[1]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[0]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[31]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[30]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[29]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[28]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[27]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[26]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[25]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[24]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[23]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[22]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[21]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[20]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[19]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[18]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[17]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[16]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[15]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[14]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[13]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[12]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[11]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[10]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[9]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[8]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[7]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[6]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[5]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[4]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[3]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[2]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[1]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[0]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'mux_sign' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'select' is connected to logic 0. 
Warning: In design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'b_shftr_idat_mux_SHT1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D0[25]' is connected to logic 1. 
Warning: In design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'b_shftr_idat_mux_SHT1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D0[1]' is connected to logic 0. 
Warning: In design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5', a pin on submodule 'b_shftr_idat_mux_SHT1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D0[0]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[8]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[7]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[6]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[5]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[4]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[3]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[2]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[1]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[0]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[8]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[7]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[6]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[5]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[4]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[3]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[2]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[1]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW9', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[0]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sign_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sign_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[0]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[22]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[21]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[20]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[19]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[18]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[17]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[16]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[15]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[14]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[13]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[12]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[11]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[10]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[9]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[8]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', the same net is connected to more than one pin on submodule 'mux1_x0'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ch_0[31]', 'ch_0[30]'', 'ch_0[23]', 'ch_0[22]', 'ch_0[21]', 'ch_0[18]', 'ch_0[15]', 'ch_0[11]', 'ch_0[9]', 'ch_0[8]', 'ch_0[4]', 'ch_0[0]'.
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', the same net is connected to more than one pin on submodule 'mux1_x0'. (LINT-33)
   Net '*Logic1*' is connected to pins 'ch_0[29]', 'ch_0[28]'', 'ch_0[27]', 'ch_0[26]', 'ch_0[25]', 'ch_0[24]', 'ch_0[20]', 'ch_0[19]', 'ch_0[17]', 'ch_0[16]', 'ch_0[14]', 'ch_0[13]', 'ch_0[12]', 'ch_0[10]', 'ch_0[7]', 'ch_0[6]', 'ch_0[5]', 'ch_0[3]', 'ch_0[2]', 'ch_0[1]'.
Warning: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', the same net is connected to more than one pin on submodule 'mux1_y0'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ch_0[31]', 'ch_0[30]'', 'ch_0[29]', 'ch_0[28]', 'ch_0[27]', 'ch_0[26]', 'ch_0[25]', 'ch_0[24]', 'ch_0[23]', 'ch_0[22]', 'ch_0[21]', 'ch_0[20]', 'ch_0[19]', 'ch_0[18]', 'ch_0[17]', 'ch_0[16]', 'ch_0[15]', 'ch_0[14]', 'ch_0[13]', 'ch_0[12]', 'ch_0[11]', 'ch_0[10]', 'ch_0[9]', 'ch_0[8]', 'ch_0[7]', 'ch_0[6]', 'ch_0[5]', 'ch_0[4]', 'ch_0[3]', 'ch_0[2]', 'ch_0[1]', 'ch_0[0]'.
Warning: In design 'FPU_PIPELINED_FPADDSUB_W32_EW8_SW23_SWR26_EWR5', the same net is connected to more than one pin on submodule 'b_shftr_idat_mux_SHT1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'D0[1]', 'D0[0]''.
Warning: In design 'FORMATTER_EW9', the same net is connected to more than one pin on submodule 'GTComparator'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_B[8]', 'Data_B[7]'', 'Data_B[6]', 'Data_B[5]', 'Data_B[4]', 'Data_B[3]', 'Data_B[2]', 'Data_B[1]'.
Warning: In design 'FORMATTER_EW9', the same net is connected to more than one pin on submodule 'LTComparator'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B[8]', 'Data_B[7]'', 'Data_B[6]', 'Data_B[5]', 'Data_B[4]', 'Data_B[3]', 'Data_B[2]', 'Data_B[1]'.
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Exp_Mux'. (LINT-33)
   Net '*Logic1*' is connected to pins 'D1[6]', 'D1[5]'', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]'.
Warning: In design 'FRMT_STAGE_W32_EW8_SW23', the same net is connected to more than one pin on submodule 'Sgf_Mux'. (LINT-33)
   Net '*Logic0*' is connected to pins 'D1[22]', 'D1[21]'', 'D1[20]', 'D1[19]', 'D1[18]', 'D1[17]', 'D1[16]', 'D1[15]', 'D1[14]', 'D1[13]', 'D1[12]', 'D1[11]', 'D1[10]', 'D1[9]', 'D1[8]', 'D1[7]', 'D1[6]', 'D1[5]', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]'.
Warning: In design 'LUT_CASE_32bits_W32_N4', output port 'data_out[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LUT_CASE_32bits_W32_N4', output port 'data_out[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LUT_CASE_32bits_W32_N4', output port 'data_out[29]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'LUT_CASE_32bits_W32_N4', output port 'data_out[28]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'LUT_CASE_32bits_W32_N4', output port 'data_out[27]' is connected directly to 'logic 1'. (LINT-52)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 178 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy inst_CORDIC_FSM_v3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy ITER_CONT before Pass 1 (OPT-776)
Information: Ungrouping hierarchy VAR_CONT before Pass 1 (OPT-776)
Information: Ungrouping hierarchy reg_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy reg_region_flag before Pass 1 (OPT-776)
Information: Ungrouping hierarchy reg_Z0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mux1_x0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy shift_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy LUTBLK1.LUT32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mux_sign before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mux_3x1_var1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_PriorityEncoder_CORDIC before Pass 1 (OPT-776)
Information: Ungrouping hierarchy op_select_mod before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_DECO_CORDIC_EXT before Pass 1 (OPT-776)
Information: Ungrouping hierarchy reg_sign before Pass 1 (OPT-776)
Information: Ungrouping hierarchy d_ff5_data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy d_ff4_Zn before Pass 1 (OPT-776)
Information: Ungrouping hierarchy d_ff4_Yn before Pass 1 (OPT-776)
Information: Ungrouping hierarchy d_ff4_Xn before Pass 1 (OPT-776)
Information: Ungrouping hierarchy reg_LUT before Pass 1 (OPT-776)
Information: Ungrouping hierarchy reg_shift_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy reg_shift_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy reg_val_muxZ_2stage before Pass 1 (OPT-776)
Information: Ungrouping hierarchy reg_val_muxY_2stage before Pass 1 (OPT-776)
Information: Ungrouping hierarchy reg_val_muxX_2stage before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mux_2x1_sal before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mux1_z0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mux1_y0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy shift_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mux_3x1_var2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/inst_FSM_INPUT_ENABLE before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/inst_ShiftRegister before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/Magnitude_Comparator before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/MuxXY before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/Op_verification before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/result_sign_bit before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/SHT1_STAGE_DmP_mant before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/SHT1_STAGE_sft_amount before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/b_shftr_idat_mux_SHT1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/shift_mux_array1[0].shift_mux_array before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/shift_mux_array1[1].shift_mux_array before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/SHT2_SHIFT_DATA before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/SHT2_STAGE_SHFTVARS2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/shift_mux_array2[2].shift_mux_array before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/shift_mux_array2[3].shift_mux_array before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/shift_mux_array2[4].shift_mux_array before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/array_comparators before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/NRM_STAGE_DMP_exp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/LZD_SINGLE.Codec_32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/inst_FRMT_STAGE before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/Ready_reg before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDY before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/SGF_STAGE_DMP before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/SHT2_STAGE_DMP before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/SHT1_STAGE_DMP before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DmP before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/NRM_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/SGF_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/SHT2_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/SHT1_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/SHT2_STAGE_SHFTVARS1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/NRM_STAGE_Raw_mant before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/SGF_STAGE_DmP_mant before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[0].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/array_comparators/GTComparator before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/array_comparators/LTComparator before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/inst_FRMT_STAGE/Sign_Mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/inst_FRMT_STAGE/Exp_Mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/inst_FRMT_STAGE/Sgf_Mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[25].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[24].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[23].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[22].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[21].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[20].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[19].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[18].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[17].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[16].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[15].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[14].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[13].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[12].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[11].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[10].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[9].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[8].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[7].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[6].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[5].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[4].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[3].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[2].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[1].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[0].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[25].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[24].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[23].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[22].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[21].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[20].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[19].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[18].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[17].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[16].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[15].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[14].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[13].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[12].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[11].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[10].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[9].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[8].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[7].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[6].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[5].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[4].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[3].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[2].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[1].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping 131 of 132 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5'
Information: Added key list 'DesignWare' to design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5'. (DDB-72)
Information: The register 'reg_LUT/Q_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_LUT/Q_reg[30]' is a constant and will be removed. (OPT-1206)
Information: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', the register 'reg_LUT/Q_reg[16]' is removed because it is merged to 'reg_LUT/Q_reg[3]'. (OPT-1215)
Information: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', the register 'reg_LUT/Q_reg[14]' is removed because it is merged to 'reg_LUT/Q_reg[5]'. (OPT-1215)
Information: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', the register 'reg_LUT/Q_reg[11]' is removed because it is merged to 'reg_LUT/Q_reg[7]'. (OPT-1215)
Information: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', the register 'reg_LUT/Q_reg[18]' is removed because it is merged to 'reg_LUT/Q_reg[13]'. (OPT-1215)
Information: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', the register 'reg_LUT/Q_reg[17]' is removed because it is merged to 'reg_LUT/Q_reg[15]'. (OPT-1215)
Information: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', the register 'reg_LUT/Q_reg[20]' is removed because it is merged to 'reg_LUT/Q_reg[15]'. (OPT-1215)
Information: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', the register 'reg_LUT/Q_reg[22]' is removed because it is merged to 'reg_LUT/Q_reg[19]'. (OPT-1215)
Information: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', the register 'reg_LUT/Q_reg[28]' is removed because it is merged to 'reg_LUT/Q_reg[27]'. (OPT-1215)
Information: In design 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5', the register 'reg_LUT/Q_reg[29]' is removed because it is merged to 'reg_LUT/Q_reg[27]'. (OPT-1215)
 Implement Synthetic for 'CORDIC_Arch3_W32_EW8_SW23_SWR26_EWR5'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:16   43512.5      0.00       0.0     120.0                           48214.2852
    0:00:16   43512.5      0.00       0.0     120.0                           48214.2852
    0:00:16   43512.5      0.00       0.0     120.0                           48214.2852
    0:00:16   43512.5      0.00       0.0     120.0                           48214.2852

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:19   43492.3      0.00       0.0     119.9                           48166.2500
    0:00:19   43492.3      0.00       0.0     119.6                           48049.1719
    0:00:19   43492.3      0.00       0.0     119.6                           48049.1719
    0:00:19   43492.3      0.00       0.0     119.6                           48049.1719
    0:00:19   43492.3      0.00       0.0     119.6                           48049.1719
    0:00:19   43492.3      0.00       0.0     119.6                           48049.1719
    0:00:19   43492.3      0.00       0.0     119.6                           48049.1719
    0:00:19   43492.3      0.00       0.0     119.6                           48049.1719
    0:00:19   43492.3      0.00       0.0     119.6                           48049.1719
    0:00:19   43492.3      0.00       0.0     119.6                           48049.1719
    0:00:19   43492.3      0.00       0.0     119.6                           48049.1719
    0:00:19   43492.3      0.00       0.0     119.6                           48049.1719
    0:00:19   43492.3      0.00       0.0     119.6                           48049.1719
    0:00:19   43492.3      0.00       0.0     119.6                           48049.1719
    0:00:19   43492.3      0.00       0.0     119.6                           48049.1719
    0:00:19   43492.3      0.00       0.0     119.6                           48049.1719
    0:00:19   43492.3      0.00       0.0     119.6                           48049.1719
    0:00:19   43492.3      0.00       0.0     119.6                           48049.1719
    0:00:19   43492.3      0.00       0.0     119.6                           48049.1719
    0:00:19   43492.3      0.00       0.0     119.6                           48049.1719


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:19   43492.3      0.00       0.0     119.6                           48049.1719
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:20   43692.5      0.00       0.0       0.0                           48179.3047
    0:00:20   43692.5      0.00       0.0       0.0                           48179.3047


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:20   43692.5      0.00       0.0       0.0                           48179.3047
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    0:00:21   43590.2      0.00       0.0       0.0                           47981.4961
    0:00:21   43590.2      0.00       0.0       0.0                           47981.4961
    0:00:21   43590.2      0.00       0.0       0.0                           47981.4961
    0:00:22   43590.2      0.00       0.0       0.0                           47981.4961
    0:00:22   43590.2      0.00       0.0       0.0                           47981.4961
    0:00:22   43590.2      0.00       0.0       0.0                           47981.4961
    0:00:22   43590.2      0.00       0.0       0.0                           47981.4961
    0:00:22   43590.2      0.00       0.0       0.0                           47981.4961
    0:00:22   43590.2      0.00       0.0       0.0                           47981.4961
    0:00:22   43590.2      0.00       0.0       0.0                           47981.4961
    0:00:22   43590.2      0.00       0.0       0.0                           47981.4961
    0:00:22   43590.2      0.00       0.0       0.0                           47981.4961
    0:00:22   43590.2      0.00       0.0       0.0                           47981.4961
    0:00:22   43590.2      0.00       0.0       0.0                           47981.4961
    0:00:22   43590.2      0.00       0.0       0.0                           47981.4961
    0:00:22   43590.2      0.00       0.0       0.0                           47981.4961
    0:00:22   43590.2      0.00       0.0       0.0                           47981.4961
    0:00:22   43590.2      0.00       0.0       0.0                           47981.4961
    0:00:22   43590.2      0.00       0.0       0.0                           47981.4961
    0:00:22   43590.2      0.00       0.0       0.0                           47981.4961
    0:00:22   43590.2      0.00       0.0       0.0                           47981.4961
    0:00:22   43590.2      0.00       0.0       0.0                           47981.4961

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:22   43590.2      0.00       0.0       0.0                           47981.4961
    0:00:23   43580.2      0.00       0.0       0.0                           47976.3555
    0:00:23   43580.2      0.00       0.0       0.0                           47976.3555
    0:00:23   43580.2      0.00       0.0       0.0                           47976.3555
    0:00:23   43580.2      0.00       0.0       0.0                           47976.3555
    0:00:24   43580.2      0.00       0.0       0.0                           47976.2422
    0:00:24   43580.2      0.00       0.0       0.0                           47976.2422
    0:00:24   43580.2      0.00       0.0       0.0                           47976.2422
    0:00:24   43580.2      0.00       0.0       0.0                           47976.2422
    0:00:25   43578.7      0.00       0.0       0.0                           47972.2500
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_cordic_Arch3/integracion_fisica/front_end/db/SINGLE/CORDIC_Arch3_syn.v'.
Writing ddc file './db/SINGLE/CORDIC_Arch3_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_cordic_Arch3/integracion_fisica/front_end/db/SINGLE/CORDIC_Arch3_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_cordic_Arch3/integracion_fisica/simulacion_logica_sintesis/SINGLE/CORDIC_Arch3_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Running PRESTO HDLC
Warning:  ./source/CORDIC_Arch3.v:166: signed to unsigned conversion occurs. (VER-318)
Warning:  ./source/CORDIC_Arch3.v:179: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6'.
Information: Building the design 'CORDIC_FSM_v3'. (HDL-193)

Statistics for case statements in always block at line 72 in file
	'./source/CORDIC_FSM_v3.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            87            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine CORDIC_FSM_v3 line 62 in file
		'./source/CORDIC_FSM_v3.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    state_reg_reg    | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|    state_reg_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Up_counter' instantiated from design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "COUNTER_WIDTH=4". (HDL-193)

Inferred memory devices in process
	in routine Up_counter_COUNTER_WIDTH4 line 25 in file
		'./source/Up_Counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      temp_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Up_counter' instantiated from design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "COUNTER_WIDTH=2". (HDL-193)

Inferred memory devices in process
	in routine Up_counter_COUNTER_WIDTH2 line 25 in file
		'./source/Up_Counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      temp_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'd_ff_en' instantiated from design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine d_ff_en_W1 line 11 in file
		'./source/d_ff_en.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'd_ff_en' instantiated from design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=2". (HDL-193)

Inferred memory devices in process
	in routine d_ff_en_W2 line 11 in file
		'./source/d_ff_en.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'd_ff_en' instantiated from design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64". (HDL-193)

Inferred memory devices in process
	in routine d_ff_en_W64 line 11 in file
		'./source/d_ff_en.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Mux_2x1' instantiated from design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64". (HDL-193)
Warning:  ./source/Mux_2x1.v:14: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 12 in file
	'./source/Mux_2x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Simple_Subt' instantiated from design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=11,N=4". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'LUT_CASE_64bits' instantiated from design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,N=4". (HDL-193)
Warning:  ./source/lut_CASE_64.v:20: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 18 in file
	'./source/lut_CASE_64.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_2x1' instantiated from design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=1". (HDL-193)
Warning:  ./source/Mux_2x1.v:14: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 12 in file
	'./source/Mux_2x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Mux_3x1_bv2' instantiated from design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64". (HDL-193)
Warning:  ./source/Mux_3x1_b_v2.v:28: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 26 in file
	'./source/Mux_3x1_b_v2.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            28            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'PriorityEncoder_CORDIC'. (HDL-193)
Warning:  ./source/PriorityEncoder_ExtCORDIC.v:27: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 22 in file
	'./source/PriorityEncoder_ExtCORDIC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            27            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Op_Select'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FPU_PIPELINED_FPADDSUB' instantiated from design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52,SWR=55,EWR=6". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'DECO_CORDIC_EXT' instantiated from design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64". (HDL-193)

Statistics for case statements in always block at line 26 in file
	'./source/DECO_CORDIC_OP.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            29            |    auto/auto     |
|            49            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'FSM_INPUT_ENABLE'. (HDL-193)

Statistics for case statements in always block at line 76 in file
	'./source/FSM_input_enable.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            84            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM_INPUT_ENABLE line 69 in file
		'./source/FSM_input_enable.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    state_reg_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ShiftRegister' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=7". (HDL-193)

Inferred memory devices in process
	in routine ShiftRegister_W7 line 26 in file
		'./source/shift_reg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W64 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W1 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Comparator' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=63". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'MultiplexTxT' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=63". (HDL-193)

Statistics for case statements in always block at line 33 in file
	'./source/MultiplexTxT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            34            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'xor_tri' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sgn_result'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=63". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W63 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  63   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=3". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W3 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=52". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W52 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  52   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=6". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W6 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=55". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Rotate_Mux_Array' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "SWR=55". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'shift_mux_array' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "SWR=55,LEVEL=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'shift_mux_array' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "SWR=55,LEVEL=1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=55". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W55 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  55   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=2". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W2 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=17". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W17 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  17   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'shift_mux_array' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "SWR=55,LEVEL=2". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'shift_mux_array' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "SWR=55,LEVEL=3". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'shift_mux_array' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "SWR=55,LEVEL=4". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'shift_mux_array' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "SWR=55,LEVEL=5". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FORMATTER' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "EW=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterAdd' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=11". (HDL-193)

Inferred memory devices in process
	in routine RegisterAdd_W11 line 31 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Priority_Codec_64'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FRMT_STAGE' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=64,EW=11,SW=52". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FFD_NoCE' instantiated from design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6' with
	the parameters "W=1". (HDL-193)

Inferred memory devices in process
	in routine FFD_NoCE_W1 line 50 in file
		'./source/RegisterAdd.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        Q_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'Rotate_Mux_Array_SWR55' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Greater_Comparator' instantiated from design 'FORMATTER_EW12' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Comparator_Less' instantiated from design 'FORMATTER_EW12' with
	the parameters "W=12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Mux_3x1' instantiated from design 'FRMT_STAGE_W64_EW11_SW52' with
	the parameters "W=1". (HDL-193)

Statistics for case statements in always block at line 35 in file
	'./source/Mux_3x1.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FRMT_STAGE_W64_EW11_SW52' with
	the parameters "W=11". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Multiplexer_AC' instantiated from design 'FRMT_STAGE_W64_EW11_SW52' with
	the parameters "W=52". (HDL-193)

Statistics for case statements in always block at line 32 in file
	'./source/Multiplexer_AC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Uniquified 2 instances of design 'd_ff_en_W1'. (OPT-1056)
Information: Uniquified 11 instances of design 'd_ff_en_W64'. (OPT-1056)
Information: Uniquified 4 instances of design 'Mux_2x1_W64'. (OPT-1056)
Information: Uniquified 2 instances of design 'Simple_Subt_W11_N4'. (OPT-1056)
Information: Uniquified 2 instances of design 'Mux_3x1_bv2_W64'. (OPT-1056)
Information: Uniquified 3 instances of design 'RegisterAdd_W64'. (OPT-1056)
Information: Uniquified 5 instances of design 'RegisterAdd_W63'. (OPT-1056)
Information: Uniquified 7 instances of design 'RegisterAdd_W3'. (OPT-1056)
Information: Uniquified 2 instances of design 'RegisterAdd_W6'. (OPT-1056)
Information: Uniquified 2 instances of design 'Rotate_Mux_Array_SWR55'. (OPT-1056)
Information: Uniquified 3 instances of design 'RegisterAdd_W55'. (OPT-1056)
Information: Uniquified 108 instances of design 'Multiplexer_AC_W1'. (OPT-1056)

  Linking design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (190 designs)             /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_cordic_Arch3/integracion_fisica/front_end/CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /mnt/vol_NFS_Zener/tools/synopsys/apps/syn/L-2016.03-SP3/libraries/syn/dw_foundation.sldb

Writing ddc file './db/DOUBLE/CORDIC_Arch3_syn_unmapped.ddc'.
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)

#   Propagate Constraints from cell d_ff5_data_out/ (d_ff_en_W64_0) #

#   Propagate Constraints from cell inst_DECO_CORDIC_EXT/                      \
(DECO_CORDIC_EXT_W64) #

#   Propagate Constraints from cell mux_2x1_sal/ (Mux_2x1_W64_0) #

#   Propagate Constraints from cell d_ff4_Zn/ (d_ff_en_W64_1) #

#   Propagate Constraints from cell d_ff4_Yn/ (d_ff_en_W64_2) #

#   Propagate Constraints from cell d_ff4_Xn/ (d_ff_en_W64_3) #

#   Propagate Constraints from cell inst_FPU_PIPELINED_FPADDSUB/               \
(FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6) #

#   Propagate Constraints from cell inst_FPU_PIPELINED_FPADDSUB/Ready_reg/     \
(FFD_NoCE_W1) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_FLAGS/ (RegisterAdd_W3_0) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT/ (RegisterAdd_W64_0) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/inst_FRMT_STAGE/ (FRMT_STAGE_W64_EW11_SW52) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/inst_FRMT_STAGE/Sgf_Mux/ (Multiplexer_AC_W52) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/inst_FRMT_STAGE/Exp_Mux/ (Multiplexer_AC_W11) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/inst_FRMT_STAGE/Sign_Mux/ (Mux_3x1_W1) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/LZD_DOUBLE.Codec_64/ (Priority_Codec_64) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/NRM_STAGE_FLAGS/ (RegisterAdd_W3_1) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/NRM_STAGE_DMP_exp/ (RegisterAdd_W11) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/NRM_STAGE_Raw_mant/ (RegisterAdd_W55_0) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/SGF_STAGE_FLAGS/ (RegisterAdd_W3_2) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/SGF_STAGE_DmP_mant/ (RegisterAdd_W55_1) #

#   Propagate Constraints from cell inst_FPU_PIPELINED_FPADDSUB/SGF_STAGE_DMP/ \
(RegisterAdd_W63_0) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/array_comparators/ (FORMATTER_EW12) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/array_comparators/LTComparator/                    \
(Comparator_Less_W12) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/array_comparators/GTComparator/                    \
(Greater_Comparator_W12) #

#   Propagate Constraints from cell inst_FPU_PIPELINED_FPADDSUB/last_rotate/   \
(Rotate_Mux_Array_SWR55_0) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[54].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_0) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[53].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_1) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[52].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_2) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[51].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_3) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[50].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_4) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[49].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_5) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[48].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_6) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[47].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_7) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[46].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_8) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[45].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_9) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[44].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_10) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[43].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_11) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[42].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_12) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[41].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_13) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[40].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_14) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[39].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_15) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[38].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_16) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[37].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_17) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[36].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_18) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[35].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_19) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[34].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_20) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[33].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_21) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[32].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_22) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[31].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_23) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[30].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_24) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[29].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_25) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[28].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_26) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[26].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_27) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[25].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_28) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[24].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_29) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[23].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_30) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[22].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_31) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[21].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_32) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[20].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_33) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[19].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_34) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[18].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_35) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[17].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_36) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[16].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_37) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[15].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_38) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[14].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_39) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[13].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_40) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[12].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_41) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[11].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_42) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[10].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_43) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[9].MUX_ARRAY12.rotate_mux/   \
(Multiplexer_AC_W1_44) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[8].MUX_ARRAY12.rotate_mux/   \
(Multiplexer_AC_W1_45) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[7].MUX_ARRAY12.rotate_mux/   \
(Multiplexer_AC_W1_46) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[6].MUX_ARRAY12.rotate_mux/   \
(Multiplexer_AC_W1_47) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[5].MUX_ARRAY12.rotate_mux/   \
(Multiplexer_AC_W1_48) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[4].MUX_ARRAY12.rotate_mux/   \
(Multiplexer_AC_W1_49) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[3].MUX_ARRAY12.rotate_mux/   \
(Multiplexer_AC_W1_50) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[2].MUX_ARRAY12.rotate_mux/   \
(Multiplexer_AC_W1_51) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[1].MUX_ARRAY12.rotate_mux/   \
(Multiplexer_AC_W1_52) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[0].MUX_ARRAY12.rotate_mux/   \
(Multiplexer_AC_W1_53) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/shift_mux_array2[5].shift_mux_array/               \
(shift_mux_array_SWR55_LEVEL5) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/shift_mux_array2[4].shift_mux_array/               \
(shift_mux_array_SWR55_LEVEL4) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/shift_mux_array2[3].shift_mux_array/               \
(shift_mux_array_SWR55_LEVEL3) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/shift_mux_array2[2].shift_mux_array/               \
(shift_mux_array_SWR55_LEVEL2) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS/ (RegisterAdd_W3_3) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS/ (RegisterAdd_W17) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/SHT2_STAGE_FLAGS/ (RegisterAdd_W3_4) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/SHT2_STAGE_SHFTVARS2/ (RegisterAdd_W2) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/SHT2_STAGE_SHFTVARS1/ (RegisterAdd_W6_0) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/SHT2_SHIFT_DATA/ (RegisterAdd_W55_2) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/SHT2_STAGE_DMP/ (RegisterAdd_W63_1) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/shift_mux_array1[1].shift_mux_array/               \
(shift_mux_array_SWR55_LEVEL1) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/shift_mux_array1[0].shift_mux_array/               \
(shift_mux_array_SWR55_LEVEL0) #

#   Propagate Constraints from cell inst_FPU_PIPELINED_FPADDSUB/first_rotate/  \
(Rotate_Mux_Array_SWR55_1) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[54].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_54) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[53].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_55) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[52].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_56) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[51].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_57) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[50].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_58) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[49].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_59) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[48].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_60) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[47].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_61) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[46].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_62) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[45].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_63) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[44].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_64) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[43].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_65) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[42].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_66) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[41].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_67) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[40].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_68) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[39].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_69) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[38].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_70) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[37].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_71) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[36].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_72) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[35].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_73) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[34].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_74) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[33].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_75) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[32].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_76) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[31].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_77) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[30].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_78) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[29].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_79) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[28].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_80) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[26].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_81) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[25].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_82) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[24].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_83) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[23].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_84) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[22].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_85) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[21].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_86) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[20].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_87) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[19].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_88) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[18].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_89) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[17].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_90) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[16].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_91) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[15].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_92) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[14].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_93) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[13].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_94) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[12].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_95) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[11].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_96) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[10].MUX_ARRAY12.rotate_mux/ \
(Multiplexer_AC_W1_97) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[9].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_98) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[8].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_99) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[7].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_100) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[6].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_101) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[5].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_102) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[4].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_103) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[3].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_104) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[2].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_105) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[1].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_106) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[0].MUX_ARRAY12.rotate_mux/  \
(Multiplexer_AC_W1_107) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/b_shftr_idat_mux_SHT1/ (Multiplexer_AC_W55) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/SHT1_STAGE_FLAGS/ (RegisterAdd_W3_5) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/SHT1_STAGE_sft_amount/ (RegisterAdd_W6_1) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/SHT1_STAGE_DmP_mant/ (RegisterAdd_W52) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/SHT1_STAGE_DMP/ (RegisterAdd_W63_2) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_FLAGS/ (RegisterAdd_W3_6) #

#   Propagate Constraints from cell inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DmP/ \
(RegisterAdd_W63_3) #

#   Propagate Constraints from cell inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP/ \
(RegisterAdd_W63_4) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/result_sign_bit/ (sgn_result) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/Op_verification/ (xor_tri_W64) #

#   Propagate Constraints from cell inst_FPU_PIPELINED_FPADDSUB/MuxXY/         \
(MultiplexTxT_W63) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/Magnitude_Comparator/ (Comparator_W63) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_FLAGS/ (RegisterAdd_W1) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDY/ (RegisterAdd_W64_1) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX/ (RegisterAdd_W64_2) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/inst_ShiftRegister/ (ShiftRegister_W7) #

#   Propagate Constraints from cell                                            \
inst_FPU_PIPELINED_FPADDSUB/inst_FSM_INPUT_ENABLE/ (FSM_INPUT_ENABLE) #

#   Propagate Constraints from cell op_select_mod/ (Op_Select) #

#   Propagate Constraints from cell inst_PriorityEncoder_CORDIC/               \
(PriorityEncoder_CORDIC) #

#   Propagate Constraints from cell mux_3x1_var2/ (Mux_3x1_bv2_W64_0) #

#   Propagate Constraints from cell mux_3x1_var1/ (Mux_3x1_bv2_W64_1) #

#   Propagate Constraints from cell reg_sign/ (d_ff_en_W1_0) #

#   Propagate Constraints from cell reg_LUT/ (d_ff_en_W64_4) #

#   Propagate Constraints from cell reg_shift_y/ (d_ff_en_W64_5) #

#   Propagate Constraints from cell reg_shift_x/ (d_ff_en_W64_6) #

#   Propagate Constraints from cell mux_sign/ (Mux_2x1_W1) #

#   Propagate Constraints from cell LUTBLK2.LUT64/ (LUT_CASE_64bits_W64_N4) #

#   Propagate Constraints from cell shift_y/ (Simple_Subt_W11_N4_0) #

#   Propagate Constraints from cell shift_x/ (Simple_Subt_W11_N4_1) #

#   Propagate Constraints from cell reg_val_muxZ_2stage/ (d_ff_en_W64_7) #

#   Propagate Constraints from cell reg_val_muxY_2stage/ (d_ff_en_W64_8) #

#   Propagate Constraints from cell reg_val_muxX_2stage/ (d_ff_en_W64_9) #

#   Propagate Constraints from cell mux1_z0/ (Mux_2x1_W64_1) #

#   Propagate Constraints from cell mux1_y0/ (Mux_2x1_W64_2) #

#   Propagate Constraints from cell mux1_x0/ (Mux_2x1_W64_3) #

#   Propagate Constraints from cell reg_Z0/ (d_ff_en_W64_10) #

#   Propagate Constraints from cell reg_region_flag/ (d_ff_en_W2) #

#   Propagate Constraints from cell reg_operation/ (d_ff_en_W1_1) #

#   Propagate Constraints from cell VAR_CONT/ (Up_counter_COUNTER_WIDTH2) #

#   Propagate Constraints from cell ITER_CONT/ (Up_counter_COUNTER_WIDTH4) #

#   Propagate Constraints from cell inst_CORDIC_FSM_v3/ (CORDIC_FSM_v3) #
 
****************************************
check_design summary:
Version:     L-2016.03-SP3
Date:        Sat Oct 29 01:03:51 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     81
    Feedthrough (LINT-29)                                          65
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                             236
    Cells do not drive (LINT-1)                                     6
    Connected to power or ground (LINT-32)                        222
    Nets connected to multiple pins on same cell (LINT-33)          8

Nets                                                                7
    Unloaded nets (LINT-2)                                          7
--------------------------------------------------------------------------------

Warning: In design 'Up_counter_COUNTER_WIDTH4', cell 'C37' does not drive any nets. (LINT-1)
Warning: In design 'Up_counter_COUNTER_WIDTH2', cell 'C29' does not drive any nets. (LINT-1)
Warning: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', cell 'B_10' does not drive any nets. (LINT-1)
Warning: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', cell 'B_11' does not drive any nets. (LINT-1)
Warning: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', net 'inst_FPU_PIPELINED_FPADDSUB/shift_value_SHT2_EWR[0]' driven by pin 'inst_FPU_PIPELINED_FPADDSUB/SHT2_STAGE_SHFTVARS1/Q[0]' has no loads. (LINT-2)
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', net 'inst_FPU_PIPELINED_FPADDSUB/shift_value_SHT2_EWR[1]' driven by pin 'inst_FPU_PIPELINED_FPADDSUB/SHT2_STAGE_SHFTVARS1/Q[1]' has no loads. (LINT-2)
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', net 'inst_FPU_PIPELINED_FPADDSUB/DmP_EXP_EWSW[58]' driven by pin 'inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DmP/Q[58]' has no loads. (LINT-2)
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', net 'inst_FPU_PIPELINED_FPADDSUB/DmP_EXP_EWSW[59]' driven by pin 'inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DmP/Q[59]' has no loads. (LINT-2)
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', net 'inst_FPU_PIPELINED_FPADDSUB/DmP_EXP_EWSW[60]' driven by pin 'inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DmP/Q[60]' has no loads. (LINT-2)
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', net 'inst_FPU_PIPELINED_FPADDSUB/DmP_EXP_EWSW[61]' driven by pin 'inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DmP/Q[61]' has no loads. (LINT-2)
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', net 'inst_FPU_PIPELINED_FPADDSUB/DmP_EXP_EWSW[62]' driven by pin 'inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DmP/Q[62]' has no loads. (LINT-2)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[62]' is connected directly to output port 'data_out_CORDECO[62]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[61]' is connected directly to output port 'data_out_CORDECO[61]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[60]' is connected directly to output port 'data_out_CORDECO[60]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[59]' is connected directly to output port 'data_out_CORDECO[59]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[58]' is connected directly to output port 'data_out_CORDECO[58]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[57]' is connected directly to output port 'data_out_CORDECO[57]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[56]' is connected directly to output port 'data_out_CORDECO[56]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[55]' is connected directly to output port 'data_out_CORDECO[55]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[54]' is connected directly to output port 'data_out_CORDECO[54]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[53]' is connected directly to output port 'data_out_CORDECO[53]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[52]' is connected directly to output port 'data_out_CORDECO[52]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[51]' is connected directly to output port 'data_out_CORDECO[51]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[50]' is connected directly to output port 'data_out_CORDECO[50]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[49]' is connected directly to output port 'data_out_CORDECO[49]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[48]' is connected directly to output port 'data_out_CORDECO[48]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[47]' is connected directly to output port 'data_out_CORDECO[47]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[46]' is connected directly to output port 'data_out_CORDECO[46]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[45]' is connected directly to output port 'data_out_CORDECO[45]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[44]' is connected directly to output port 'data_out_CORDECO[44]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[43]' is connected directly to output port 'data_out_CORDECO[43]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[42]' is connected directly to output port 'data_out_CORDECO[42]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[41]' is connected directly to output port 'data_out_CORDECO[41]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[40]' is connected directly to output port 'data_out_CORDECO[40]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[39]' is connected directly to output port 'data_out_CORDECO[39]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[38]' is connected directly to output port 'data_out_CORDECO[38]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[37]' is connected directly to output port 'data_out_CORDECO[37]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[36]' is connected directly to output port 'data_out_CORDECO[36]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[35]' is connected directly to output port 'data_out_CORDECO[35]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[34]' is connected directly to output port 'data_out_CORDECO[34]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[33]' is connected directly to output port 'data_out_CORDECO[33]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[32]' is connected directly to output port 'data_out_CORDECO[32]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[31]' is connected directly to output port 'data_out_CORDECO[31]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[30]' is connected directly to output port 'data_out_CORDECO[30]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[29]' is connected directly to output port 'data_out_CORDECO[29]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[28]' is connected directly to output port 'data_out_CORDECO[28]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[27]' is connected directly to output port 'data_out_CORDECO[27]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[26]' is connected directly to output port 'data_out_CORDECO[26]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[25]' is connected directly to output port 'data_out_CORDECO[25]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[24]' is connected directly to output port 'data_out_CORDECO[24]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[23]' is connected directly to output port 'data_out_CORDECO[23]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[22]' is connected directly to output port 'data_out_CORDECO[22]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[21]' is connected directly to output port 'data_out_CORDECO[21]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[20]' is connected directly to output port 'data_out_CORDECO[20]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[19]' is connected directly to output port 'data_out_CORDECO[19]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[18]' is connected directly to output port 'data_out_CORDECO[18]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[17]' is connected directly to output port 'data_out_CORDECO[17]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[16]' is connected directly to output port 'data_out_CORDECO[16]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[15]' is connected directly to output port 'data_out_CORDECO[15]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[14]' is connected directly to output port 'data_out_CORDECO[14]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[13]' is connected directly to output port 'data_out_CORDECO[13]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[12]' is connected directly to output port 'data_out_CORDECO[12]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[11]' is connected directly to output port 'data_out_CORDECO[11]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[10]' is connected directly to output port 'data_out_CORDECO[10]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[9]' is connected directly to output port 'data_out_CORDECO[9]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[8]' is connected directly to output port 'data_out_CORDECO[8]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[7]' is connected directly to output port 'data_out_CORDECO[7]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[6]' is connected directly to output port 'data_out_CORDECO[6]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[5]' is connected directly to output port 'data_out_CORDECO[5]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[4]' is connected directly to output port 'data_out_CORDECO[4]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[3]' is connected directly to output port 'data_out_CORDECO[3]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[2]' is connected directly to output port 'data_out_CORDECO[2]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[1]' is connected directly to output port 'data_out_CORDECO[1]'. (LINT-29)
Warning: In design 'DECO_CORDIC_EXT_W64', input port 'data_i[0]' is connected directly to output port 'data_out_CORDECO[0]'. (LINT-29)
Warning: In design 'Rotate_Mux_Array_SWR55_1', input port 'Data_i[27]' is connected directly to output port 'Data_o[27]'. (LINT-29)
Warning: In design 'Rotate_Mux_Array_SWR55_0', input port 'Data_i[27]' is connected directly to output port 'Data_o[27]'. (LINT-29)
Warning: In design 'LUT_CASE_64bits_W64_N4', output port 'data_out[63]' is connected directly to output port 'data_out[62]'. (LINT-31)
Warning: In design 'LUT_CASE_64bits_W64_N4', output port 'data_out[61]' is connected directly to output port 'data_out[48]'. (LINT-31)
Warning: In design 'LUT_CASE_64bits_W64_N4', output port 'data_out[61]' is connected directly to output port 'data_out[51]'. (LINT-31)
Warning: In design 'LUT_CASE_64bits_W64_N4', output port 'data_out[61]' is connected directly to output port 'data_out[57]'. (LINT-31)
Warning: In design 'LUT_CASE_64bits_W64_N4', output port 'data_out[61]' is connected directly to output port 'data_out[58]'. (LINT-31)
Warning: In design 'LUT_CASE_64bits_W64_N4', output port 'data_out[61]' is connected directly to output port 'data_out[59]'. (LINT-31)
Warning: In design 'LUT_CASE_64bits_W64_N4', output port 'data_out[61]' is connected directly to output port 'data_out[60]'. (LINT-31)
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'inst_CORDIC_FSM_v3' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'exception' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[63]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[62]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[61]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[60]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[59]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[58]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[57]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[56]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[55]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[54]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[53]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[52]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[51]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[50]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[49]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[48]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[47]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[46]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[45]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[44]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[43]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[42]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[41]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[40]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[39]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[38]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[37]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[36]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[35]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[34]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[33]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[32]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[31]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[30]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[29]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[28]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[27]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[26]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[25]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[24]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[23]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[22]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[21]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[20]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[19]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[18]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[17]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[16]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[15]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[14]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[13]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[12]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[11]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[10]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[9]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[8]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[7]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[6]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[5]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[4]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[3]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[2]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[1]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_x0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[0]' is connected to logic 1. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[63]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[62]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[61]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[60]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[59]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[58]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[57]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[56]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[55]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[54]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[53]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[52]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[51]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[50]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[49]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[48]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[47]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[46]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[45]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[44]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[43]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[42]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[41]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[40]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[39]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[38]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[37]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[36]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[35]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[34]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[33]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[32]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[31]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[30]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[29]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[28]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[27]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[26]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[25]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[24]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[23]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[22]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[21]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[20]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[19]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[18]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[17]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[16]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[15]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[14]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[13]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[12]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[11]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[10]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[9]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[8]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[7]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[6]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[5]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[4]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[3]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[2]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[1]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux1_y0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ch_0[0]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'mux_sign' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'select' is connected to logic 0. 
Warning: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'b_shftr_idat_mux_SHT1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D0[54]' is connected to logic 1. 
Warning: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'b_shftr_idat_mux_SHT1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D0[1]' is connected to logic 0. 
Warning: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', a pin on submodule 'b_shftr_idat_mux_SHT1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D0[0]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[11]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[10]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[9]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[8]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[7]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[6]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[5]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[4]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[3]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[2]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[1]' is connected to logic 1. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'GTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[0]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[11]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[10]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[9]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[8]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[7]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[6]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[5]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[4]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[3]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[2]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[1]' is connected to logic 0. 
Warning: In design 'FORMATTER_EW12', a pin on submodule 'LTComparator' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Data_B[0]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sign_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sign_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D2[0]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[10]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[9]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[8]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Exp_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 1. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[51]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[50]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[49]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[48]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[47]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[46]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[45]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[44]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[43]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[42]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[41]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[40]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[39]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[38]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[37]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[36]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[35]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[34]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[33]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[32]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[31]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[30]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[29]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[28]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[27]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[26]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[25]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[24]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[23]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[22]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[21]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[20]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[19]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[18]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[17]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[16]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[15]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[14]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[13]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[12]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[11]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[10]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[9]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[8]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[7]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[6]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[5]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[4]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[3]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[2]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[1]' is connected to logic 0. 
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', a pin on submodule 'Sgf_Mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D1[0]' is connected to logic 0. 
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', the same net is connected to more than one pin on submodule 'mux1_x0'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ch_0[63]', 'ch_0[62]'', 'ch_0[52]', 'ch_0[51]', 'ch_0[50]', 'ch_0[47]', 'ch_0[44]', 'ch_0[40]', 'ch_0[38]', 'ch_0[37]', 'ch_0[33]', 'ch_0[30]', 'ch_0[27]', 'ch_0[25]', 'ch_0[23]', 'ch_0[22]', 'ch_0[21]', 'ch_0[20]', 'ch_0[18]', 'ch_0[17]', 'ch_0[16]', 'ch_0[15]', 'ch_0[12]', 'ch_0[10]', 'ch_0[5]', 'ch_0[4]', 'ch_0[2]', 'ch_0[1]'.
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', the same net is connected to more than one pin on submodule 'mux1_x0'. (LINT-33)
   Net '*Logic1*' is connected to pins 'ch_0[61]', 'ch_0[60]'', 'ch_0[59]', 'ch_0[58]', 'ch_0[57]', 'ch_0[56]', 'ch_0[55]', 'ch_0[54]', 'ch_0[53]', 'ch_0[49]', 'ch_0[48]', 'ch_0[46]', 'ch_0[45]', 'ch_0[43]', 'ch_0[42]', 'ch_0[41]', 'ch_0[39]', 'ch_0[36]', 'ch_0[35]', 'ch_0[34]', 'ch_0[32]', 'ch_0[31]', 'ch_0[29]', 'ch_0[28]', 'ch_0[26]', 'ch_0[24]', 'ch_0[19]', 'ch_0[14]', 'ch_0[13]', 'ch_0[11]', 'ch_0[9]', 'ch_0[8]', 'ch_0[7]', 'ch_0[6]', 'ch_0[3]', 'ch_0[0]'.
Warning: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', the same net is connected to more than one pin on submodule 'mux1_y0'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ch_0[63]', 'ch_0[62]'', 'ch_0[61]', 'ch_0[60]', 'ch_0[59]', 'ch_0[58]', 'ch_0[57]', 'ch_0[56]', 'ch_0[55]', 'ch_0[54]', 'ch_0[53]', 'ch_0[52]', 'ch_0[51]', 'ch_0[50]', 'ch_0[49]', 'ch_0[48]', 'ch_0[47]', 'ch_0[46]', 'ch_0[45]', 'ch_0[44]', 'ch_0[43]', 'ch_0[42]', 'ch_0[41]', 'ch_0[40]', 'ch_0[39]', 'ch_0[38]', 'ch_0[37]', 'ch_0[36]', 'ch_0[35]', 'ch_0[34]', 'ch_0[33]', 'ch_0[32]', 'ch_0[31]', 'ch_0[30]', 'ch_0[29]', 'ch_0[28]', 'ch_0[27]', 'ch_0[26]', 'ch_0[25]', 'ch_0[24]', 'ch_0[23]', 'ch_0[22]', 'ch_0[21]', 'ch_0[20]', 'ch_0[19]', 'ch_0[18]', 'ch_0[17]', 'ch_0[16]', 'ch_0[15]', 'ch_0[14]', 'ch_0[13]', 'ch_0[12]', 'ch_0[11]', 'ch_0[10]', 'ch_0[9]', 'ch_0[8]', 'ch_0[7]', 'ch_0[6]', 'ch_0[5]', 'ch_0[4]', 'ch_0[3]', 'ch_0[2]', 'ch_0[1]', 'ch_0[0]'.
Warning: In design 'FPU_PIPELINED_FPADDSUB_W64_EW11_SW52_SWR55_EWR6', the same net is connected to more than one pin on submodule 'b_shftr_idat_mux_SHT1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'D0[1]', 'D0[0]''.
Warning: In design 'FORMATTER_EW12', the same net is connected to more than one pin on submodule 'GTComparator'. (LINT-33)
   Net '*Logic1*' is connected to pins 'Data_B[11]', 'Data_B[10]'', 'Data_B[9]', 'Data_B[8]', 'Data_B[7]', 'Data_B[6]', 'Data_B[5]', 'Data_B[4]', 'Data_B[3]', 'Data_B[2]', 'Data_B[1]'.
Warning: In design 'FORMATTER_EW12', the same net is connected to more than one pin on submodule 'LTComparator'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Data_B[11]', 'Data_B[10]'', 'Data_B[9]', 'Data_B[8]', 'Data_B[7]', 'Data_B[6]', 'Data_B[5]', 'Data_B[4]', 'Data_B[3]', 'Data_B[2]', 'Data_B[1]'.
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', the same net is connected to more than one pin on submodule 'Exp_Mux'. (LINT-33)
   Net '*Logic1*' is connected to pins 'D1[9]', 'D1[8]'', 'D1[7]', 'D1[6]', 'D1[5]', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]'.
Warning: In design 'FRMT_STAGE_W64_EW11_SW52', the same net is connected to more than one pin on submodule 'Sgf_Mux'. (LINT-33)
   Net '*Logic0*' is connected to pins 'D1[51]', 'D1[50]'', 'D1[49]', 'D1[48]', 'D1[47]', 'D1[46]', 'D1[45]', 'D1[44]', 'D1[43]', 'D1[42]', 'D1[41]', 'D1[40]', 'D1[39]', 'D1[38]', 'D1[37]', 'D1[36]', 'D1[35]', 'D1[34]', 'D1[33]', 'D1[32]', 'D1[31]', 'D1[30]', 'D1[29]', 'D1[28]', 'D1[27]', 'D1[26]', 'D1[25]', 'D1[24]', 'D1[23]', 'D1[22]', 'D1[21]', 'D1[20]', 'D1[19]', 'D1[18]', 'D1[17]', 'D1[16]', 'D1[15]', 'D1[14]', 'D1[13]', 'D1[12]', 'D1[11]', 'D1[10]', 'D1[9]', 'D1[8]', 'D1[7]', 'D1[6]', 'D1[5]', 'D1[4]', 'D1[3]', 'D1[2]', 'D1[1]', 'D1[0]'.
Warning: In design 'LUT_CASE_64bits_W64_N4', output port 'data_out[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LUT_CASE_64bits_W64_N4', output port 'data_out[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LUT_CASE_64bits_W64_N4', output port 'data_out[61]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'LUT_CASE_64bits_W64_N4', output port 'data_out[60]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'LUT_CASE_64bits_W64_N4', output port 'data_out[59]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'LUT_CASE_64bits_W64_N4', output port 'data_out[58]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'LUT_CASE_64bits_W64_N4', output port 'data_out[57]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'LUT_CASE_64bits_W64_N4', output port 'data_out[51]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'LUT_CASE_64bits_W64_N4', output port 'data_out[48]' is connected directly to 'logic 1'. (LINT-52)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 324 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6'

Loaded alib file '../alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
Information: Ungrouping hierarchy inst_CORDIC_FSM_v3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy ITER_CONT before Pass 1 (OPT-776)
Information: Ungrouping hierarchy VAR_CONT before Pass 1 (OPT-776)
Information: Ungrouping hierarchy reg_operation before Pass 1 (OPT-776)
Information: Ungrouping hierarchy reg_region_flag before Pass 1 (OPT-776)
Information: Ungrouping hierarchy reg_Z0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mux1_x0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy shift_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy LUTBLK2.LUT64 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mux_sign before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mux_3x1_var1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_PriorityEncoder_CORDIC before Pass 1 (OPT-776)
Information: Ungrouping hierarchy op_select_mod before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_DECO_CORDIC_EXT before Pass 1 (OPT-776)
Information: Ungrouping hierarchy reg_sign before Pass 1 (OPT-776)
Information: Ungrouping hierarchy d_ff5_data_out before Pass 1 (OPT-776)
Information: Ungrouping hierarchy d_ff4_Zn before Pass 1 (OPT-776)
Information: Ungrouping hierarchy d_ff4_Yn before Pass 1 (OPT-776)
Information: Ungrouping hierarchy d_ff4_Xn before Pass 1 (OPT-776)
Information: Ungrouping hierarchy reg_LUT before Pass 1 (OPT-776)
Information: Ungrouping hierarchy reg_shift_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy reg_shift_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy reg_val_muxZ_2stage before Pass 1 (OPT-776)
Information: Ungrouping hierarchy reg_val_muxY_2stage before Pass 1 (OPT-776)
Information: Ungrouping hierarchy reg_val_muxX_2stage before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mux_2x1_sal before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mux1_z0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mux1_y0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy shift_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mux_3x1_var2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/inst_FSM_INPUT_ENABLE before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/inst_ShiftRegister before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDX before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/Magnitude_Comparator before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/MuxXY before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/Op_verification before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/result_sign_bit before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DMP before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/SHT1_STAGE_DmP_mant before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/SHT1_STAGE_sft_amount before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/b_shftr_idat_mux_SHT1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/shift_mux_array1[0].shift_mux_array before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/shift_mux_array1[1].shift_mux_array before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/SHT2_SHIFT_DATA before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/SHT2_STAGE_SHFTVARS2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_VARS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/shift_mux_array2[2].shift_mux_array before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/shift_mux_array2[3].shift_mux_array before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/shift_mux_array2[4].shift_mux_array before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/shift_mux_array2[5].shift_mux_array before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/array_comparators before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/NRM_STAGE_DMP_exp before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/LZD_DOUBLE.Codec_64 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/inst_FRMT_STAGE before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/Ready_reg before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_DATAOUT before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/INPUT_STAGE_OPERANDY before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/SGF_STAGE_DMP before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/SHT2_STAGE_DMP before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/SHT1_STAGE_DMP before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/EXP_STAGE_DmP before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/FRMT_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/NRM_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/SGF_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/SFT2FRMT_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/SHT2_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/SHT1_STAGE_FLAGS before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/SHT2_STAGE_SHFTVARS1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/NRM_STAGE_Raw_mant before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/SGF_STAGE_DmP_mant before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[0].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/array_comparators/GTComparator before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/array_comparators/LTComparator before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/inst_FRMT_STAGE/Sign_Mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/inst_FRMT_STAGE/Exp_Mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/inst_FRMT_STAGE/Sgf_Mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[54].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[53].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[52].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[51].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[50].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[49].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[48].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[47].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[46].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[45].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[44].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[43].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[42].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[41].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[40].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[39].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[38].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[37].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[36].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[35].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[34].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[33].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[32].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[31].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[30].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[29].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[28].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[26].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[25].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[24].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[23].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[22].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[21].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[20].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[19].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[18].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[17].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[16].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[15].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[14].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[13].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[12].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[11].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[10].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[9].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[8].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[7].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[6].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[5].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[4].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[3].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[2].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[1].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/last_rotate/MUX_ARRAY[0].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[54].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[53].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[52].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[51].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[50].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[49].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[48].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[47].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[46].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[45].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[44].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[43].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[42].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[41].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[40].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[39].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[38].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[37].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[36].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[35].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[34].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[33].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[32].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[31].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[30].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[29].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[28].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[26].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[25].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[24].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[23].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[22].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[21].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[20].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[19].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[18].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[17].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[16].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[15].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[14].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[13].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[12].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[11].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[10].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[9].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[8].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[7].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[6].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[5].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[4].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[3].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[2].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping hierarchy inst_FPU_PIPELINED_FPADDSUB/first_rotate/MUX_ARRAY[1].MUX_ARRAY12.rotate_mux before Pass 1 (OPT-776)
Information: Ungrouping 188 of 189 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6'
Information: Added key list 'DesignWare' to design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6'. (DDB-72)
Information: The register 'reg_LUT/Q_reg[63]' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_LUT/Q_reg[62]' is a constant and will be removed. (OPT-1206)
Information: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', the register 'reg_LUT/Q_reg[30]' is removed because it is merged to 'reg_LUT/Q_reg[4]'. (OPT-1215)
Information: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', the register 'reg_LUT/Q_reg[36]' is removed because it is merged to 'reg_LUT/Q_reg[28]'. (OPT-1215)
Information: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', the register 'reg_LUT/Q_reg[40]' is removed because it is merged to 'reg_LUT/Q_reg[28]'. (OPT-1215)
Information: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', the register 'reg_LUT/Q_reg[38]' is removed because it is merged to 'reg_LUT/Q_reg[32]'. (OPT-1215)
Information: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', the register 'reg_LUT/Q_reg[43]' is removed because it is merged to 'reg_LUT/Q_reg[34]'. (OPT-1215)
Information: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', the register 'reg_LUT/Q_reg[47]' is removed because it is merged to 'reg_LUT/Q_reg[42]'. (OPT-1215)
Information: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', the register 'reg_LUT/Q_reg[46]' is removed because it is merged to 'reg_LUT/Q_reg[44]'. (OPT-1215)
Information: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', the register 'reg_LUT/Q_reg[49]' is removed because it is merged to 'reg_LUT/Q_reg[44]'. (OPT-1215)
Information: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', the register 'reg_LUT/Q_reg[51]' is removed because it is merged to 'reg_LUT/Q_reg[48]'. (OPT-1215)
Information: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', the register 'reg_LUT/Q_reg[57]' is removed because it is merged to 'reg_LUT/Q_reg[48]'. (OPT-1215)
Information: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', the register 'reg_LUT/Q_reg[58]' is removed because it is merged to 'reg_LUT/Q_reg[48]'. (OPT-1215)
Information: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', the register 'reg_LUT/Q_reg[59]' is removed because it is merged to 'reg_LUT/Q_reg[48]'. (OPT-1215)
Information: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', the register 'reg_LUT/Q_reg[60]' is removed because it is merged to 'reg_LUT/Q_reg[48]'. (OPT-1215)
Information: In design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6', the register 'reg_LUT/Q_reg[61]' is removed because it is merged to 'reg_LUT/Q_reg[48]'. (OPT-1215)
 Implement Synthetic for 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:30   86629.0      0.98       3.1      79.3                           94835.6484
    0:00:31   87720.5      0.00       0.0      85.5                           96868.6406
    0:00:31   87720.5      0.00       0.0      85.5                           96868.6406
    0:00:31   87720.5      0.00       0.0      85.5                           96867.1016

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:37   87367.7      0.00       0.0      83.3                           96239.9609
    0:00:39   86963.0      0.00       0.0      79.5                           95050.8281
    0:00:39   86963.0      0.00       0.0      79.5                           95050.8281
    0:00:39   86963.0      0.00       0.0      79.5                           95050.8281
    0:00:39   86963.0      0.00       0.0      79.5                           95050.8281
    0:00:39   86963.0      0.00       0.0      79.5                           95050.8281
    0:00:39   86963.0      0.00       0.0      79.5                           95050.8281
    0:00:39   86963.0      0.00       0.0      79.5                           95050.8281
    0:00:39   86963.0      0.00       0.0      79.5                           95050.8281
    0:00:39   86963.0      0.00       0.0      79.5                           95050.8281
    0:00:39   86963.0      0.00       0.0      79.5                           95050.8281
    0:00:39   86963.0      0.00       0.0      79.5                           95050.8281
    0:00:39   86963.0      0.00       0.0      79.5                           95050.8281
    0:00:39   86963.0      0.00       0.0      79.5                           95050.8281
    0:00:39   86963.0      0.00       0.0      79.5                           95050.8281
    0:00:39   86963.0      0.00       0.0      79.5                           95050.8281
    0:00:39   86963.0      0.00       0.0      79.5                           95050.8281
    0:00:39   86963.0      0.00       0.0      79.5                           95050.8281
    0:00:39   86963.0      0.00       0.0      79.5                           95050.8281
    0:00:39   86963.0      0.00       0.0      79.5                           95050.8281


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:39   86963.0      0.00       0.0      79.5                           95050.8281
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:39   86932.8      0.00       0.0       0.0                           94798.0156
    0:00:39   86932.8      0.00       0.0       0.0                           94798.0156


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:39   86932.8      0.00       0.0       0.0                           94798.0156
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    0:00:42   86436.0      0.00       0.0       0.0                           93608.7656
    0:00:42   86436.0      0.00       0.0       0.0                           93608.7656
    0:00:42   86436.0      0.00       0.0       0.0                           93608.7656
    0:00:43   86436.0      0.00       0.0       0.0                           93608.7656
    0:00:43   86436.0      0.00       0.0       0.0                           93608.7656
    0:00:43   86436.0      0.00       0.0       0.0                           93608.7656
    0:00:43   86436.0      0.00       0.0       0.0                           93608.7656
    0:00:43   86436.0      0.00       0.0       0.0                           93608.7656
    0:00:43   86436.0      0.00       0.0       0.0                           93608.7656
    0:00:43   86436.0      0.00       0.0       0.0                           93608.7656
    0:00:43   86436.0      0.00       0.0       0.0                           93608.7656
    0:00:43   86436.0      0.00       0.0       0.0                           93608.7656
    0:00:43   86436.0      0.00       0.0       0.0                           93608.7656
    0:00:43   86436.0      0.00       0.0       0.0                           93608.7656
    0:00:43   86436.0      0.00       0.0       0.0                           93608.7656
    0:00:43   86436.0      0.00       0.0       0.0                           93608.7656
    0:00:43   86436.0      0.00       0.0       0.0                           93608.7656
    0:00:43   86436.0      0.00       0.0       0.0                           93608.7656
    0:00:43   86436.0      0.00       0.0       0.0                           93608.7656
    0:00:43   86436.0      0.00       0.0       0.0                           93608.7656
    0:00:43   86436.0      0.00       0.0       0.0                           93608.7656
    0:00:43   86436.0      0.00       0.0       0.0                           93608.7656

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:43   86436.0      0.00       0.0       0.0                           93608.7656
    0:00:44   86338.1      0.00       0.0       0.0                           93490.3828
    0:00:44   86338.1      0.00       0.0       0.0                           93490.3828
    0:00:44   86338.1      0.00       0.0       0.0                           93490.3828
    0:00:45   86336.6      0.00       0.0       0.0                           93486.3984
    0:00:48   86312.2      0.00       0.0       0.0                           93408.2734
    0:00:48   86312.2      0.00       0.0       0.0                           93408.2734
    0:00:48   86312.2      0.00       0.0       0.0                           93408.2734
    0:00:48   86312.2      0.00       0.0       0.0                           93408.2734
    0:00:48   86293.4      0.00       0.0       0.0                           93406.5703
Loading db file '/media/datos/IBM/TECH/ibm130_lp/digital/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'CORDIC_Arch3_W64_EW11_SW52_SWR55_EWR6' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk': 1498 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Writing verilog file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_cordic_Arch3/integracion_fisica/front_end/db/DOUBLE/CORDIC_Arch3_syn.v'.
Writing ddc file './db/DOUBLE/CORDIC_Arch3_syn_mapped.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_cordic_Arch3/integracion_fisica/front_end/db/DOUBLE/CORDIC_Arch3_syn.sdf'. (WT-3)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_cordic_Arch3/integracion_fisica/simulacion_logica_sintesis/DOUBLE/CORDIC_Arch3_syn.sdf'. (WT-3)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
