Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Oct  5 17:28:28 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 uut/p_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            uut/p_reg[9][28]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.474ns  (logic 5.390ns (56.893%)  route 4.084ns (43.107%))
  Logic Levels:           23  (CARRY4=20 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=925, estimated)      1.574     5.082    uut/clk_100mhz_IBUF_BUFG
    SLICE_X55Y48         FDRE                                         r  uut/p_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  uut/p_reg[7][1]/Q
                         net (fo=4, estimated)        1.243     6.781    uut/p_reg[7]_30[1]
    SLICE_X61Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.905 r  uut/dividend_reg[29][21]_srl11_i_35/O
                         net (fo=1, routed)           0.000     6.905    uut/dividend_reg[29][21]_srl11_i_35_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.455 r  uut/dividend_reg[29][21]_srl11_i_20/CO[3]
                         net (fo=1, estimated)        0.000     7.455    uut/dividend_reg[29][21]_srl11_i_20_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.569 r  uut/dividend_reg[29][21]_srl11_i_11/CO[3]
                         net (fo=1, estimated)        0.000     7.569    uut/dividend_reg[29][21]_srl11_i_11_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.683 r  uut/dividend_reg[29][21]_srl11_i_2/CO[3]
                         net (fo=1, estimated)        0.000     7.683    uut/dividend_reg[29][21]_srl11_i_2_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.797 r  uut/dividend_reg[29][21]_srl11_i_1/CO[3]
                         net (fo=33, estimated)       0.928     8.725    uut/dividend_reg[29][21]_srl11_i_1_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.320 r  uut/p_reg[9][6]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     9.320    uut/p_reg[9][6]_i_2_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.437 r  uut/p_reg[9][10]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     9.437    uut/p_reg[9][10]_i_2_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.554 r  uut/p_reg[9][14]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     9.554    uut/p_reg[9][14]_i_2_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.671 r  uut/p_reg[9][18]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     9.671    uut/p_reg[9][18]_i_2_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.788 r  uut/p_reg[9][22]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     9.788    uut/p_reg[9][22]_i_2_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.905 r  uut/p_reg[9][26]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     9.905    uut/p_reg[9][26]_i_2_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.124 f  uut/p_reg[9][30]_i_3/O[0]
                         net (fo=4, estimated)        1.079    11.203    uut/p_reg[9][30]_i_3_n_7
    SLICE_X59Y51         LUT2 (Prop_lut2_I0_O)        0.295    11.498 r  uut/dividend_reg[29][20]_srl11_i_10/O
                         net (fo=1, routed)           0.000    11.498    uut/dividend_reg[29][20]_srl11_i_10_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.030 r  uut/dividend_reg[29][20]_srl11_i_1/CO[3]
                         net (fo=33, estimated)       0.834    12.864    uut/dividend_reg[29][20]_srl11_i_1_n_0
    SLICE_X58Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.988 r  uut/p[9][2]_i_4/O
                         net (fo=1, routed)           0.000    12.988    uut/p[9][2]_i_4_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.538 r  uut/p_reg[9][2]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    13.538    uut/p_reg[9][2]_i_1_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.652 r  uut/p_reg[9][6]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    13.652    uut/p_reg[9][6]_i_1_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.766 r  uut/p_reg[9][10]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    13.766    uut/p_reg[9][10]_i_1_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  uut/p_reg[9][14]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    13.880    uut/p_reg[9][14]_i_1_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.994 r  uut/p_reg[9][18]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    13.994    uut/p_reg[9][18]_i_1_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.108 r  uut/p_reg[9][22]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    14.108    uut/p_reg[9][22]_i_1_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.222 r  uut/p_reg[9][26]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    14.222    uut/p_reg[9][26]_i_1_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.556 r  uut/p_reg[9][30]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.556    uut/p_reg[9][30]_i_1_n_6
    SLICE_X58Y53         FDRE                                         r  uut/p_reg[9][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=925, estimated)      1.504    14.839    uut/clk_100mhz_IBUF_BUFG
    SLICE_X58Y53         FDRE                                         r  uut/p_reg[9][28]/C
                         clock pessimism              0.174    15.012    
                         clock uncertainty           -0.035    14.977    
    SLICE_X58Y53         FDRE (Setup_fdre_C_D)        0.062    15.039    uut/p_reg[9][28]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -14.556    
  -------------------------------------------------------------------
                         slack                                  0.483    




