<?xml version="1.0" encoding="utf-8"?>
<html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd">
    <head><title></title>
    </head>
    <body>
        <h1 id="_Content.name">Output DMA Status Register</h1>
        <dl class="node-info">
            <dt>Absolute Address:</dt>
            <dd id="_AbsAddr" class="address">
            </dd>
            <dt>Base Offset:</dt>
            <dd class="address">0x20</dd>
            <dt>Size:</dt>
            <dd class="address">0x4</dd>
        </dl>
        <h2>Description</h2>
        <h2>Contents</h2>
        <table class="TableStyle-table-no-head" style="mc-table-style: url('../../../../Resources/TableStyles/table-no-head.css');" cellspacing="0">
            <tr class="TableStyle-table-no-head-Body-Body1">
                <th class="TableStyle-table-no-head-BodyE-Column1-Body1">Bits</th>
                <th class="TableStyle-table-no-head-BodyE-Column1-Body1">Identifier</th>
                <th class="TableStyle-table-no-head-BodyE-Column1-Body1">Access</th>
                <th class="TableStyle-table-no-head-BodyE-Column1-Body1">Reset</th>
                <th class="TableStyle-table-no-head-BodyE-Column1-Body1">Decoded</th>
                <th class="TableStyle-table-no-head-BodyE-Column1-Body1">Name</th>
                <th class="TableStyle-table-no-head-BodyD-Column1-Body1">
                </th>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">[31:6]</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">-</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">-</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">-</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">-</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2">
                </td>
            </tr>
            <tr id="pause_cmpl" class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">[5]</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2"><a href="#pause_cmpl.desc">pause_cmpl</a>
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">r</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">0x0</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">Output DMA Pause Complete</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2">H<a class="headerlink" href="#pause_cmpl" title="Permalink to this row"></a></td>
            </tr>
            <tr id="ll_err_code" class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">[4:3]</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2"><a href="#ll_err_code.desc">ll_err_code</a>
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">r</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">0x0</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">Write Linked List Error Code</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2">H<a class="headerlink" href="#ll_err_code" title="Permalink to this row"></a></td>
            </tr>
            <tr id="par_err" class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">[2]</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2"><a href="#par_err.desc">par_err</a>
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">r</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">0x0</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">Output FIFO Parity Error</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2">H<a class="headerlink" href="#par_err" title="Permalink to this row"></a></td>
            </tr>
            <tr id="wr_cycle_err" class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">[1:0]</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2"><a href="#wr_cycle_err.desc">wr_cycle_err</a>
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">r</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">0x0</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">Write Cycle Access Error Code</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2">H<a class="headerlink" href="#wr_cycle_err" title="Permalink to this row"></a></td>
            </tr>
        </table>
        <p>
            <label>Encoded Register Value:</label>
        </p>
        <h2>Field Descriptions</h2>
        <h3 id="pause_cmpl.desc">pause_cmpl - Output DMA Pause Complete<a class="headerlink" href="#pause_cmpl.desc" title="Permalink to this headline"></a></h3>
        <p>When this bit is set, the Output DMA is paused.<p></p></p>
        <h3 id="ll_err_code.desc">ll_err_code - Write Linked List Error Code<a class="headerlink" href="#ll_err_code.desc" title="Permalink to this headline"></a></h3>
        <p>This field provides the Write Link List Transfer Error on the bus.<p></p>
00 - No Error<p></p>
01 - No EX Error<p></p>
10 - Slave Error<p></p>
11 - Decode Error<p></p></p>
        <h3 id="par_err.desc">par_err - Output FIFO Parity Error<a class="headerlink" href="#par_err.desc" title="Permalink to this headline"></a></h3>
        <p>When this bit set, the Output DMA FIFO has data parity error.<p></p></p>
        <h3 id="wr_cycle_err.desc">wr_cycle_err - Write Cycle Access Error Code<a class="headerlink" href="#wr_cycle_err.desc" title="Permalink to this headline"></a></h3>
        <p>This field provides the Write Data Transfer Error on the bus.<p></p>
00 - No Error<p></p>
01 - No EX Error<p></p>
10 - Slave Error<p></p>
11 - Decode Error<p></p></p>
    </body>
</html>