{"vcs1":{"timestamp_begin":1747640923.864067179, "rt":7.55, "ut":7.70, "st":0.55}}
{"vcselab":{"timestamp_begin":1747640931.487638099, "rt":0.35, "ut":0.21, "st":0.13}}
{"link":{"timestamp_begin":1747640931.892371363, "rt":0.40, "ut":0.16, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747640923.262506863}
{"VCS_COMP_START_TIME": 1747640923.262506863}
{"VCS_COMP_END_TIME": 1747640932.427998690}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488996}}
{"vcselab": {"peak_mem": 183884}}
