{"auto_keywords": [{"score": 0.05007852962010532, "phrase": "cmos_resizing_methodology"}, {"score": 0.04849105041601803, "phrase": "analog_circuits"}, {"score": 0.0038668462001710314, "phrase": "technology_migration"}, {"score": 0.003378385493203297, "phrase": "scaling_rules"}, {"score": 0.0031577303835881964, "phrase": "simple_mos_transistor_model"}, {"score": 0.002758597251689795, "phrase": "circuit_topology"}, {"score": 0.0024097920845706795, "phrase": "main_figures"}, {"score": 0.0021049977753042253, "phrase": "new_transistor_dimensions"}], "paper_keywords": [""], "paper_abstract": "This article presents a CMOS resizing methodology for analog circuits during a technology migration, with easy-to-apply scaling rules based on a simple MOS transistor model. The goals are to transpose a circuit topology from one technology to another while preserving the main figures of merit and to quickly calculate the new transistor dimensions.", "paper_title": "A CMOS Resizing Methodology for Analog Circuits", "paper_id": "WOS:000262500700011"}