{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 20 01:25:02 2017 " "Info: Processing started: Sat May 20 01:25:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Universal -c Universal " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Universal -c Universal" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rdy_fx_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rdy_fx_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDY_FX_MUX-rtl " "Info: Found design unit 1: RDY_FX_MUX-rtl" {  } { { "rdy_fx_mux.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/rdy_fx_mux.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RDY_FX_MUX " "Info: Found entity 1: RDY_FX_MUX" {  } { { "rdy_fx_mux.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/rdy_fx_mux.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mem_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_MUX-rtl " "Info: Found design unit 1: MEM_MUX-rtl" {  } { { "mem_mux.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/mem_mux.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MEM_MUX " "Info: Found entity 1: MEM_MUX" {  } { { "mem_mux.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/mem_mux.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_fx_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file data_fx_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATA_FX_MUX-rtl " "Info: Found design unit 1: DATA_FX_MUX-rtl" {  } { { "data_fx_mux.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/data_fx_mux.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DATA_FX_MUX " "Info: Found entity 1: DATA_FX_MUX" {  } { { "data_fx_mux.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/data_fx_mux.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "univ.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file univ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 univ-rtl " "Info: Found design unit 1: univ-rtl" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 univ " "Info: Found entity 1: univ" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "univ " "Info: Elaborating entity \"univ\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "clk_fx univ.vhd(18) " "Info (10035): Verilog HDL or VHDL information at univ.vhd(18): object \"clk_fx\" declared but not used" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 18 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "reg_rd univ.vhd(23) " "Info (10035): Verilog HDL or VHDL information at univ.vhd(23): object \"reg_rd\" declared but not used" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 23 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reg_data\[7..6\] univ.vhd(21) " "Warning (10862): input port \"reg_data\[7..6\]\" at univ.vhd(21) has no fan-out" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 21 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk_fx univ.vhd(18) " "Warning (10862): input port \"clk_fx\" at univ.vhd(18) has no fan-out" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 18 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reg_rd univ.vhd(23) " "Warning (10862): input port \"reg_rd\" at univ.vhd(23) has no fan-out" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 23 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_MUX MEM_MUX:\\GEN_MEM_MUX:0:MEM_MUX_X " "Info: Elaborating entity \"MEM_MUX\" for hierarchy \"MEM_MUX:\\GEN_MEM_MUX:0:MEM_MUX_X\"" {  } { { "univ.vhd" "\\GEN_MEM_MUX:0:MEM_MUX_X" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_FX_MUX DATA_FX_MUX:\\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X " "Info: Elaborating entity \"DATA_FX_MUX\" for hierarchy \"DATA_FX_MUX:\\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X\"" {  } { { "univ.vhd" "\\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDY_FX_MUX RDY_FX_MUX:\\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X " "Info: Elaborating entity \"RDY_FX_MUX\" for hierarchy \"RDY_FX_MUX:\\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X\"" {  } { { "univ.vhd" "\\GEN_RDY_FX_MUX:0:RDY_FX_MUX_X" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 138 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "io_buf rdy_fx_mux.vhd(27) " "Info (10035): Verilog HDL or VHDL information at rdy_fx_mux.vhd(27): object \"io_buf\" declared but not used" {  } { { "rdy_fx_mux.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/rdy_fx_mux.vhd" 27 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_fx " "Warning (15610): No output dependent on input pin \"clk_fx\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[6\] " "Warning (15610): No output dependent on input pin \"reg_data\[6\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[7\] " "Warning (15610): No output dependent on input pin \"reg_data\[7\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rd " "Warning (15610): No output dependent on input pin \"reg_rd\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2166 " "Info: Implemented 2166 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Info: Implemented 32 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "64 " "Info: Implemented 64 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2068 " "Info: Implemented 2068 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "290 " "Info: Peak virtual memory: 290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 20 01:25:08 2017 " "Info: Processing ended: Sat May 20 01:25:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
