# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/fd.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:48:58 on Mar 11,2021
# vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/fd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FD
# -- Compiling architecture PIPPO of FD
# -- Compiling architecture PLUTO of FD
# -- Loading entity FD
# -- Compiling configuration CFG_FD_PIPPO
# -- Loading entity FD
# -- Loading architecture PIPPO of FD
# -- Compiling configuration CFG_FD_PLUTO
# -- Loading entity FD
# -- Loading architecture PLUTO of FD
# End time: 21:48:58 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/constants.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:49:00 on Mar 11,2021
# vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 21:49:00 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/fd.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:49:01 on Mar 11,2021
# vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/fd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FD
# -- Compiling architecture PIPPO of FD
# -- Compiling architecture PLUTO of FD
# -- Loading entity FD
# -- Compiling configuration CFG_FD_PIPPO
# -- Loading entity FD
# -- Loading architecture PIPPO of FD
# -- Compiling configuration CFG_FD_PLUTO
# -- Loading entity FD
# -- Loading architecture PLUTO of FD
# End time: 21:49:01 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/fd_generic.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:49:03 on Mar 11,2021
# vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/fd_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity fd_generic
# -- Compiling architecture structural of fd_generic
# -- Compiling configuration CFG_FD_GENERIC_SYNC
# -- Loading entity fd_generic
# -- Loading architecture structural of fd_generic
# -- Loading entity iv
# -- Loading entity FD
# -- Loading entity nd2
# -- Loading configuration cfg_fd_pippo
# -- Compiling configuration CFG_FD_GENERIC_ASYNC
# -- Loading entity fd_generic
# -- Loading architecture structural of fd_generic
# -- Loading entity iv
# -- Loading entity FD
# -- Loading entity nd2
# -- Loading configuration cfg_fd_pluto
# End time: 21:49:03 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/iv.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:49:06 on Mar 11,2021
# vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/iv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity iv
# -- Compiling architecture behavioural of iv
# -- Compiling configuration CFG_IV_BEHAVIORAL
# -- Loading entity iv
# -- Loading architecture behavioural of iv
# End time: 21:49:06 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/nd2.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:49:08 on Mar 11,2021
# vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/nd2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling configuration CFG_ND2_ARCH1
# -- Loading entity nd2
# -- Loading architecture arch1 of nd2
# End time: 21:49:08 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/tb_fd_generic.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:49:11 on Mar 11,2021
# vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/tb_fd_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity TBFD_GENERIC
# -- Compiling architecture TEST of TBFD_GENERIC
# -- Compiling configuration FDGENTEST
# -- Loading entity TBFD_GENERIC
# -- Loading architecture TEST of TBFD_GENERIC
# -- Loading entity fd_generic
# -- Loading configuration cfg_fd_generic_sync
# -- Loading configuration cfg_fd_generic_async
# End time: 21:49:11 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.fdgentest -t 10ps
# vsim work.fdgentest -t 10ps 
# Start time: 21:49:27 on Mar 11,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.constants
# Loading work.fdgentest#1
# Loading work.tbfd_generic(test)#1
# Loading work.cfg_fd_generic_sync#1
# Loading work.fd_generic(structural)#1
# Loading work.iv(behavioural)#1
# Loading work.cfg_fd_pippo#1
# Loading work.fd(pippo)#1
# Loading work.nd2(arch1)#1
# Loading work.cfg_fd_generic_async#2
# Loading work.fd_generic(structural)#2
# Loading work.cfg_fd_pluto#2
# Loading work.fd(pluto)#2
add wave *
run 10 ns
vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/fd_generic.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:52:33 on Mar 11,2021
# vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/fd_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity fd_generic
# -- Compiling architecture structural of fd_generic
# -- Compiling configuration CFG_FD_GENERIC_SYNC
# -- Loading entity fd_generic
# -- Loading architecture structural of fd_generic
# -- Loading entity iv
# -- Loading entity FD
# -- Loading configuration cfg_fd_pippo
# -- Compiling configuration CFG_FD_GENERIC_ASYNC
# -- Loading entity fd_generic
# -- Loading architecture structural of fd_generic
# -- Loading entity iv
# -- Loading entity FD
# -- Loading configuration cfg_fd_pluto
# End time: 21:52:33 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/tb_fd_generic.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:52:35 on Mar 11,2021
# vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/tb_fd_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity TBFD_GENERIC
# -- Compiling architecture TEST of TBFD_GENERIC
# -- Compiling configuration FDGENTEST
# -- Loading entity TBFD_GENERIC
# -- Loading architecture TEST of TBFD_GENERIC
# -- Loading entity fd_generic
# -- Loading configuration cfg_fd_generic_sync
# -- Loading configuration cfg_fd_generic_async
# End time: 21:52:35 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.constants
# Loading work.fdgentest#1
# Loading work.tbfd_generic(test)#1
# Loading work.cfg_fd_generic_sync#1
# Loading work.fd_generic(structural)#1
# Loading work.iv(behavioural)#1
# Loading work.cfg_fd_pippo#1
# Loading work.fd(pippo)#1
# Loading work.cfg_fd_generic_async#2
# Loading work.fd_generic(structural)#2
# Loading work.cfg_fd_pluto#2
# Loading work.fd(pluto)#2
run 10 ns
add wave -position end  sim:/tbfd_generic/UFD1/gated_clock
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 10 ns
vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/fd_generic.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 21:58:57 on Mar 11,2021
# vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/fd_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity fd_generic
# -- Compiling architecture structural of fd_generic
# -- Compiling configuration CFG_FD_GENERIC_SYNC
# -- Loading entity fd_generic
# -- Loading architecture structural of fd_generic
# -- Loading entity iv
# -- Loading entity FD
# -- Loading configuration cfg_fd_pippo
# ** Error: /home/ms21.16/ms-lab/lab1/vhdlsim/fd_generic.vhd(46): Component instance "fds : FD" not found.
# ** Note: /home/ms21.16/ms-lab/lab1/vhdlsim/fd_generic.vhd(50): VHDL Compiler exiting
# End time: 21:58:58 on Mar 11,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/fd_generic.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 22:01:16 on Mar 11,2021
# vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/fd_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity fd_generic
# -- Compiling architecture structural of fd_generic
# -- Compiling configuration CFG_FD_GENERIC_SYNC
# -- Loading entity fd_generic
# -- Loading architecture structural of fd_generic
# -- Loading entity iv
# -- Loading entity FD
# -- Loading configuration cfg_fd_pippo
# ** Error: /home/ms21.16/ms-lab/lab1/vhdlsim/fd_generic.vhd(47): near "for": (vcom-1576) expecting STRING or IDENTIFIER or <<.
# End time: 22:01:16 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/fd_generic.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 22:02:10 on Mar 11,2021
# vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/fd_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity fd_generic
# -- Compiling architecture structural of fd_generic
# -- Compiling configuration CFG_FD_GENERIC_SYNC
# -- Loading entity fd_generic
# -- Loading architecture structural of fd_generic
# -- Loading entity iv
# -- Loading entity FD
# -- Loading configuration cfg_fd_pippo
# -- Compiling configuration CFG_FD_GENERIC_ASYNC
# -- Loading entity fd_generic
# -- Loading architecture structural of fd_generic
# -- Loading entity iv
# -- Loading entity FD
# -- Loading configuration cfg_fd_pluto
# End time: 22:02:10 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/tb_fd_generic.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 22:02:13 on Mar 11,2021
# vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/tb_fd_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity TBFD_GENERIC
# -- Compiling architecture TEST of TBFD_GENERIC
# -- Compiling configuration FDGENTEST
# -- Loading entity TBFD_GENERIC
# -- Loading architecture TEST of TBFD_GENERIC
# -- Loading entity fd_generic
# -- Loading configuration cfg_fd_generic_sync
# -- Loading configuration cfg_fd_generic_async
# End time: 22:02:13 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.constants
# Loading work.fdgentest#1
# Loading work.tbfd_generic(test)#1
# Loading work.cfg_fd_generic_sync#1
# Loading work.fd_generic(structural)#1
# Loading work.iv(behavioural)#1
# Loading work.cfg_fd_pippo#1
# Loading work.fd(pippo)#1
# Loading work.cfg_fd_generic_async#2
# Loading work.fd_generic(structural)#2
# Loading work.cfg_fd_pluto#1
# Loading work.fd(pluto)#1
run 10 ns
add wave -position 6  sim:/tbfd_generic/UFD2/gated_clock
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 10 ns
vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/tb_fd_generic.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 22:06:48 on Mar 11,2021
# vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/tb_fd_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity TBFD_GENERIC
# -- Compiling architecture TEST of TBFD_GENERIC
# -- Compiling configuration FDGENTEST
# -- Loading entity TBFD_GENERIC
# -- Loading architecture TEST of TBFD_GENERIC
# -- Loading entity fd_generic
# -- Loading configuration cfg_fd_generic_sync
# -- Loading configuration cfg_fd_generic_async
# End time: 22:06:48 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.constants
# Loading work.fdgentest#1
# Loading work.tbfd_generic(test)#1
# Loading work.cfg_fd_generic_sync#1
# Loading work.fd_generic(structural)#1
# Loading work.iv(behavioural)#1
# Loading work.cfg_fd_pippo#1
# Loading work.fd(pippo)#1
# Loading work.cfg_fd_generic_async#2
# Loading work.fd_generic(structural)#2
# Loading work.cfg_fd_pluto#1
# Loading work.fd(pluto)#1
run 10 ns
vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/tb_fd_generic.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 22:07:37 on Mar 11,2021
# vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/tb_fd_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity TBFD_GENERIC
# -- Compiling architecture TEST of TBFD_GENERIC
# -- Compiling configuration FDGENTEST
# -- Loading entity TBFD_GENERIC
# -- Loading architecture TEST of TBFD_GENERIC
# -- Loading entity fd_generic
# -- Loading configuration cfg_fd_generic_sync
# -- Loading configuration cfg_fd_generic_async
# End time: 22:07:37 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.constants
# Loading work.fdgentest#1
# Loading work.tbfd_generic(test)#1
# Loading work.cfg_fd_generic_sync#1
# Loading work.fd_generic(structural)#1
# Loading work.iv(behavioural)#1
# Loading work.cfg_fd_pippo#1
# Loading work.fd(pippo)#1
# Loading work.cfg_fd_generic_async#2
# Loading work.fd_generic(structural)#2
# Loading work.cfg_fd_pluto#1
# Loading work.fd(pluto)#1
run 10 ns
vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/tb_fd_generic.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 22:11:58 on Mar 11,2021
# vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/tb_fd_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity TBFD_GENERIC
# -- Compiling architecture TEST of TBFD_GENERIC
# -- Compiling configuration FDGENTEST
# -- Loading entity TBFD_GENERIC
# -- Loading architecture TEST of TBFD_GENERIC
# -- Loading entity fd_generic
# -- Loading configuration cfg_fd_generic_sync
# -- Loading configuration cfg_fd_generic_async
# End time: 22:11:59 on Mar 11,2021, Elapsed time: 0:00:01
vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/tb_fd_generic.vhd
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 22:11:59 on Mar 11,2021
# vcom -reportprogress 300 -work work /home/ms21.16/ms-lab/lab1/vhdlsim/tb_fd_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity TBFD_GENERIC
# -- Compiling architecture TEST of TBFD_GENERIC
# -- Compiling configuration FDGENTEST
# -- Loading entity TBFD_GENERIC
# -- Loading architecture TEST of TBFD_GENERIC
# -- Loading entity fd_generic
# -- Loading configuration cfg_fd_generic_sync
# -- Loading configuration cfg_fd_generic_async
# End time: 22:11:59 on Mar 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f & run 10 ns
# Warning: Invalid arguments '& run 10 ns' to restart ignored.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.constants
# Loading work.fdgentest#1
# Loading work.tbfd_generic(test)#1
# Loading work.cfg_fd_generic_sync#1
# Loading work.fd_generic(structural)#1
# Loading work.iv(behavioural)#1
# Loading work.cfg_fd_pippo#1
# Loading work.fd(pippo)#1
# Loading work.cfg_fd_generic_async#2
# Loading work.fd_generic(structural)#2
# Loading work.cfg_fd_pluto#1
# Loading work.fd(pluto)#1
restart -f && run 10 ns
# Warning: Invalid arguments '&& run 10 ns' to restart ignored.
# ** Note: (vsim-8009) Loading existing optimized design _opt
restart -f; run 10 ns
# ** Note: (vsim-8009) Loading existing optimized design _opt
restart -f; run 100 ns
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Causality operation skipped due to absence of debug database file
add wave -position end  sim:/tbfd_generic/UFD1/reg1/Q
add wave -position end  sim:/tbfd_generic/UFD1/reg1/Q
restart -f; run 100 ns
# ** Note: (vsim-8009) Loading existing optimized design _opt
add wave -position end  sim:/tbfd_generic/UFD1/reg1/CK
restart -f; run 100 ns
# ** Note: (vsim-8009) Loading existing optimized design _opt
