

================================================================
== Vitis HLS Report for 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_28_12'
================================================================
* Date:           Tue Apr  5 16:05:01 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        PII-2022-Grazzani-Rogora-Zaffiretti
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.898 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_1  |        8|        8|         1|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     237|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      27|    -|
|Register         |        -|    -|       6|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|       6|     264|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |add_ln28_1_fu_140_p2  |         +|   0|  0|   14|           6|           6|
    |add_ln28_fu_91_p2     |         +|   0|  0|   13|           4|           1|
    |sub_ln28_fu_109_p2    |         -|   0|  0|   14|           5|           6|
    |icmp_ln28_fu_85_p2    |      icmp|   0|  0|    9|           4|           5|
    |lshr_ln28_fu_119_p2   |      lshr|   0|  0|  182|          64|          64|
    |xor_ln28_fu_130_p2    |       xor|   0|  0|    5|           4|           5|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0|  237|          87|          87|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1  |   9|          2|    4|          8|
    |i_fu_48               |   9|          2|    4|          8|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|    9|         18|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_48      |  4|   0|    4|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  crypto_aead_encrypt.1_Pipeline_VITIS_LOOP_28_12|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  crypto_aead_encrypt.1_Pipeline_VITIS_LOOP_28_12|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  crypto_aead_encrypt.1_Pipeline_VITIS_LOOP_28_12|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  crypto_aead_encrypt.1_Pipeline_VITIS_LOOP_28_12|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  crypto_aead_encrypt.1_Pipeline_VITIS_LOOP_28_12|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  crypto_aead_encrypt.1_Pipeline_VITIS_LOOP_28_12|  return value|
|xor_ln135   |   in|   64|     ap_none|                                        xor_ln135|        scalar|
|add_ln28_7  |   in|    6|     ap_none|                                       add_ln28_7|        scalar|
|c_address0  |  out|    6|   ap_memory|                                                c|         array|
|c_ce0       |  out|    1|   ap_memory|                                                c|         array|
|c_we0       |  out|    1|   ap_memory|                                                c|         array|
|c_d0        |  out|    8|   ap_memory|                                                c|         array|
+------------+-----+-----+------------+-------------------------------------------------+--------------+

