<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab1_project.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impactbatch.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ch_aline_storage.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ch_aline_storage.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ch_aline_storage.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="configs_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="debounce_testmodule_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="debounce_testmodule_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="debounce_testmodule_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="debounce_testmodule_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="image_configs.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="image_configs.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="image_configs.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="image_configs_text_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="image_configs_text_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="image_configs_text_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="image_configs_text_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="image_fsm_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="image_transmit_fsm.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="image_transmit_fsm.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="image_transmit_fsm.xst"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="ise_impact.cmd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="main.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="main.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="main.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="main.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="main.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="main.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="main.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="main.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="main.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="main.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="main.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="main.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="main.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="main.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="main.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="main.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="main.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="main.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="main.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="main.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="main.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="main.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="main_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="main_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="main_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="main_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="main_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="main_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="main_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="main_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="main_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="main_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="main_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="main_testbench_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="main_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/btn_debouce_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/btn_debouce_synthesis.v"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/main_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/main_synthesis.v"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ram_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ram_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ram_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ram_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="store_configs.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="store_configs.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="store_configs.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="store_configs_testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_configs_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="uart_receive.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="uart_receive.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="uart_receive.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="uart_receive_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="uart_receive_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="uart_receive_testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="uart_receive_testbench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="uart_transmit_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="uart_transmit_testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1544469097" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1544469097">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551826049" xil_pn:in_ck="2278091027988234084" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1551826047">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../High_Speed_New_Octal_Interposer/Top.v"/>
      <outfile xil_pn:name="../High_Speed_New_Octal_Interposer/capture.v"/>
      <outfile xil_pn:name="../High_Speed_New_Octal_Interposer/capture_new_deser.v"/>
      <outfile xil_pn:name="../High_Speed_New_Octal_Interposer/fifo32k.v"/>
      <outfile xil_pn:name="../High_Speed_New_Octal_Interposer/fifo32k_by_1.v"/>
      <outfile xil_pn:name="../High_Speed_New_Octal_Interposer/spi_control.v"/>
      <outfile xil_pn:name="../High_Speed_New_Octal_Interposer/spi_decoder.v"/>
      <outfile xil_pn:name="../High_Speed_New_Octal_Interposer/spi_reg.v"/>
      <outfile xil_pn:name="../High_Speed_New_Octal_Interposer/spi_write_8b.v"/>
      <outfile xil_pn:name="../High_Speed_New_Octal_Interposer/storage.v"/>
      <outfile xil_pn:name="Transmit_counter.v"/>
      <outfile xil_pn:name="btn_debouce.v"/>
      <outfile xil_pn:name="ch_aline_storage.v"/>
      <outfile xil_pn:name="debounce_testmodule.v"/>
      <outfile xil_pn:name="image_configs.v"/>
      <outfile xil_pn:name="image_configs_text.v"/>
      <outfile xil_pn:name="image_fsm_test.v"/>
      <outfile xil_pn:name="image_transmit_fsm.v"/>
      <outfile xil_pn:name="image_transmit_fsm_defines.v"/>
      <outfile xil_pn:name="look_up.v"/>
      <outfile xil_pn:name="main.v"/>
      <outfile xil_pn:name="main_testbench.v"/>
      <outfile xil_pn:name="one_btn_debounce.v"/>
      <outfile xil_pn:name="ram_test.v"/>
      <outfile xil_pn:name="store_configs_defines.v"/>
      <outfile xil_pn:name="testbench.v"/>
      <outfile xil_pn:name="transmit_counter_defines.v"/>
      <outfile xil_pn:name="transmit_fsm.v"/>
      <outfile xil_pn:name="transmit_fsm_defines.v"/>
      <outfile xil_pn:name="uart_main_defines.v"/>
      <outfile xil_pn:name="uart_receive.v"/>
      <outfile xil_pn:name="uart_receive_defines.v"/>
      <outfile xil_pn:name="uart_receive_testbench.v"/>
      <outfile xil_pn:name="uart_transmit.v"/>
      <outfile xil_pn:name="uart_transmit_fsm_defines.v"/>
      <outfile xil_pn:name="uart_transmit_testbench.v"/>
    </transform>
    <transform xil_pn:end_ts="1551825809" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4418051121098222970" xil_pn:start_ts="1551825809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551825809" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7173267075380999748" xil_pn:start_ts="1551825809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544470799" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-948744245883499520" xil_pn:start_ts="1544470799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551826050" xil_pn:in_ck="2278091027988234084" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1551826049">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../High_Speed_New_Octal_Interposer/Top.v"/>
      <outfile xil_pn:name="../High_Speed_New_Octal_Interposer/capture.v"/>
      <outfile xil_pn:name="../High_Speed_New_Octal_Interposer/capture_new_deser.v"/>
      <outfile xil_pn:name="../High_Speed_New_Octal_Interposer/fifo32k.v"/>
      <outfile xil_pn:name="../High_Speed_New_Octal_Interposer/fifo32k_by_1.v"/>
      <outfile xil_pn:name="../High_Speed_New_Octal_Interposer/spi_control.v"/>
      <outfile xil_pn:name="../High_Speed_New_Octal_Interposer/spi_decoder.v"/>
      <outfile xil_pn:name="../High_Speed_New_Octal_Interposer/spi_reg.v"/>
      <outfile xil_pn:name="../High_Speed_New_Octal_Interposer/spi_write_8b.v"/>
      <outfile xil_pn:name="../High_Speed_New_Octal_Interposer/storage.v"/>
      <outfile xil_pn:name="Transmit_counter.v"/>
      <outfile xil_pn:name="btn_debouce.v"/>
      <outfile xil_pn:name="ch_aline_storage.v"/>
      <outfile xil_pn:name="debounce_testmodule.v"/>
      <outfile xil_pn:name="image_configs.v"/>
      <outfile xil_pn:name="image_configs_text.v"/>
      <outfile xil_pn:name="image_fsm_test.v"/>
      <outfile xil_pn:name="image_transmit_fsm.v"/>
      <outfile xil_pn:name="image_transmit_fsm_defines.v"/>
      <outfile xil_pn:name="look_up.v"/>
      <outfile xil_pn:name="main.v"/>
      <outfile xil_pn:name="main_testbench.v"/>
      <outfile xil_pn:name="one_btn_debounce.v"/>
      <outfile xil_pn:name="ram_test.v"/>
      <outfile xil_pn:name="store_configs_defines.v"/>
      <outfile xil_pn:name="testbench.v"/>
      <outfile xil_pn:name="transmit_counter_defines.v"/>
      <outfile xil_pn:name="transmit_fsm.v"/>
      <outfile xil_pn:name="transmit_fsm_defines.v"/>
      <outfile xil_pn:name="uart_main_defines.v"/>
      <outfile xil_pn:name="uart_receive.v"/>
      <outfile xil_pn:name="uart_receive_defines.v"/>
      <outfile xil_pn:name="uart_receive_testbench.v"/>
      <outfile xil_pn:name="uart_transmit.v"/>
      <outfile xil_pn:name="uart_transmit_fsm_defines.v"/>
      <outfile xil_pn:name="uart_transmit_testbench.v"/>
    </transform>
    <transform xil_pn:end_ts="1551826054" xil_pn:in_ck="2278091027988234084" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4022003771021399253" xil_pn:start_ts="1551826050">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="image_configs_text_beh.prj"/>
      <outfile xil_pn:name="image_configs_text_isim_beh.exe"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1551826055" xil_pn:in_ck="1695842836703680073" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4195385337665491634" xil_pn:start_ts="1551826054">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="image_configs_text_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1543087273" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1543087273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544476490" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="200600716313901242" xil_pn:start_ts="1544476490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544476490" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="9001384996706587723" xil_pn:start_ts="1544476490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543087273" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1543087273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544476490" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2991528000540350020" xil_pn:start_ts="1544476490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543087273" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1543087273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544476490" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1292753346419803051" xil_pn:start_ts="1544476490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551827253" xil_pn:in_ck="-3600924637855378344" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="1041955067386363578" xil_pn:start_ts="1551827235">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="main.lso"/>
      <outfile xil_pn:name="main.ngc"/>
      <outfile xil_pn:name="main.ngr"/>
      <outfile xil_pn:name="main.prj"/>
      <outfile xil_pn:name="main.stx"/>
      <outfile xil_pn:name="main.syr"/>
      <outfile xil_pn:name="main.xst"/>
      <outfile xil_pn:name="main_stx_beh.prj"/>
      <outfile xil_pn:name="main_testbench_beh.prj"/>
      <outfile xil_pn:name="main_testbench_stx_beh.prj"/>
      <outfile xil_pn:name="main_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1551731778" xil_pn:in_ck="141509727442713" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="123229027435927655" xil_pn:start_ts="1551731778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1551827261" xil_pn:in_ck="-1171587393011100284" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8291842109255132884" xil_pn:start_ts="1551827253">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="main.bld"/>
      <outfile xil_pn:name="main.ngd"/>
      <outfile xil_pn:name="main_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1551827310" xil_pn:in_ck="-1171587393011100283" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4245753365082497697" xil_pn:start_ts="1551827261">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="main.pcf"/>
      <outfile xil_pn:name="main_map.map"/>
      <outfile xil_pn:name="main_map.mrp"/>
      <outfile xil_pn:name="main_map.ncd"/>
      <outfile xil_pn:name="main_map.ngm"/>
      <outfile xil_pn:name="main_map.xrpt"/>
      <outfile xil_pn:name="main_summary.xml"/>
      <outfile xil_pn:name="main_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1551827343" xil_pn:in_ck="-1329073226837565666" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1551827310">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="main.ncd"/>
      <outfile xil_pn:name="main.pad"/>
      <outfile xil_pn:name="main.par"/>
      <outfile xil_pn:name="main.ptwx"/>
      <outfile xil_pn:name="main.unroutes"/>
      <outfile xil_pn:name="main.xpi"/>
      <outfile xil_pn:name="main_pad.csv"/>
      <outfile xil_pn:name="main_pad.txt"/>
      <outfile xil_pn:name="main_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1551827362" xil_pn:in_ck="4774924121320" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1551827343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="main.bgn"/>
      <outfile xil_pn:name="main.bit"/>
      <outfile xil_pn:name="main.drc"/>
      <outfile xil_pn:name="main.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1551827454" xil_pn:in_ck="4774924108466" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="735348135106773566" xil_pn:start_ts="1551827449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_impactbatch.log"/>
      <outfile xil_pn:name="ise_impact.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1543095441" xil_pn:in_ck="4774924108466" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="-3065842822977156920" xil_pn:start_ts="1543095437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1551827343" xil_pn:in_ck="-1171587393011100415" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1551827334">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="main.twr"/>
      <outfile xil_pn:name="main.twx"/>
    </transform>
    <transform xil_pn:end_ts="1548356696" xil_pn:in_ck="-1171587393011100283" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1548356696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1547759130" xil_pn:in_ck="4774924121451" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="833891446796353358" xil_pn:start_ts="1547759128">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
  </transforms>

</generated_project>
