
---------- Begin Simulation Statistics ----------
final_tick                                 1149101200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 172706                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408880                       # Number of bytes of host memory used
host_op_rate                                   303003                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.59                       # Real time elapsed on the host
host_tick_rate                               91252911                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2174781                       # Number of instructions simulated
sim_ops                                       3815555                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001149                       # Number of seconds simulated
sim_ticks                                  1149101200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               467891                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 21                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25399                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            490787                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             252972                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          467891                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           214919                       # Number of indirect misses.
system.cpu.branchPred.lookups                  523258                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14419                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        13113                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2473943                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1976388                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             25521                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     374148                       # Number of branches committed
system.cpu.commit.bw_lim_events                638165                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             852                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          914215                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2174781                       # Number of instructions committed
system.cpu.commit.committedOps                3815555                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2453654                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.555050                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.729249                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1210448     49.33%     49.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       187835      7.66%     56.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       176558      7.20%     64.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       240648      9.81%     73.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       638165     26.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2453654                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      75825                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                12613                       # Number of function calls committed.
system.cpu.commit.int_insts                   3759456                       # Number of committed integer instructions.
system.cpu.commit.loads                        533654                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20795      0.55%      0.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2989449     78.35%     78.89% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             429      0.01%     78.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38022      1.00%     79.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2996      0.08%     79.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1376      0.04%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6346      0.17%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11415      0.30%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12434      0.33%     80.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6715      0.18%     80.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1273      0.03%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          513766     13.47%     94.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         178152      4.67%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19888      0.52%     99.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12499      0.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3815555                       # Class of committed instruction
system.cpu.commit.refs                         724305                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2174781                       # Number of Instructions Simulated
system.cpu.committedOps                       3815555                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.320939                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.320939                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8227                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33003                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48495                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4593                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1037874                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4953553                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   338018                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1213389                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  25586                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 88092                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      619039                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2114                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      210624                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           155                       # TLB misses on write requests
system.cpu.fetch.Branches                      523258                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    262055                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2300738                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5330                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2959377                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  145                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           16                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           869                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   51172                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.182145                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             375595                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             267391                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.030153                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2702959                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.936113                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.928186                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1281500     47.41%     47.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    79578      2.94%     50.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    64433      2.38%     52.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    85003      3.14%     55.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1192445     44.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2702959                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    124198                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    68529                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    228784400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    228784000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    228784000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    228784000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    228784000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    228784000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8498000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8497600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       605200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       604800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       604400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       604400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4542400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4649200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4758400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4650000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     84560800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     84480000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     84523200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     84513600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1748796400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          169795                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29975                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   405122                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.518533                       # Inst execution rate
system.cpu.iew.exec_refs                       831327                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     210609                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  710283                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                653539                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1329                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               536                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               222397                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4729708                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                620718                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             36992                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4362373                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3364                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9133                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25586                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15428                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           584                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            40626                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          238                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       119883                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        31745                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             76                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        21648                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8327                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6003677                       # num instructions consuming a value
system.cpu.iew.wb_count                       4339367                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.571448                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3430792                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.510525                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4346740                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6749914                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3731011                       # number of integer regfile writes
system.cpu.ipc                               0.757037                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.757037                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27374      0.62%      0.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3431762     78.01%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  454      0.01%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42035      0.96%     79.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4617      0.10%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1430      0.03%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7045      0.16%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15329      0.35%     80.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14341      0.33%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7356      0.17%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2429      0.06%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               605578     13.77%     94.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              199606      4.54%     99.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26150      0.59%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13862      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4399368                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   93627                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              188631                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        90075                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             137489                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4278367                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11331876                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4249292                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5506435                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4727650                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4399368                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2058                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          914142                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18815                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1206                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1366348                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2702959                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.627612                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.669434                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1216044     44.99%     44.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              183965      6.81%     51.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              318625     11.79%     63.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              359147     13.29%     76.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              625178     23.13%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2702959                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.531411                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      262198                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           404                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             11623                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5472                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               653539                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              222397                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1677187                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    774                       # number of misc regfile writes
system.cpu.numCycles                          2872754                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     77                       # Number of system calls
system.cpu.rename.BlockCycles                  854551                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5135918                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               28                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  43934                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   388260                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  14399                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4170                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12717386                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4874787                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6564676                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1243012                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  74732                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  25586                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                169997                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1428735                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            161455                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7723333                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          21553                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                999                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    201188                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1057                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6545259                       # The number of ROB reads
system.cpu.rob.rob_writes                     9709807                       # The number of ROB writes
system.cpu.timesIdled                            2114                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        19713                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          437                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          40702                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              438                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          651                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            651                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              109                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9540                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23202                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1149101200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12351                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1353                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8187                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1311                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1311                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12351                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       960960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       960960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  960960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13662                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13662    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13662                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11468181                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29672919                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1149101200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18944                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4157                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             25182                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                920                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2047                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2047                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18944                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        11359                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50330                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   61689                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       247616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1275008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1522624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10552                       # Total snoops (count)
system.l2bus.snoopTraffic                       86848                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              31539                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014744                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120790                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    31075     98.53%     98.53% # Request fanout histogram
system.l2bus.snoop_fanout::1                      463      1.47%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                31539                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20542398                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19985021                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4647999                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1149101200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1149101200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       257432                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           257432                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       257432                       # number of overall hits
system.cpu.icache.overall_hits::total          257432                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4622                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4622                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4622                       # number of overall misses
system.cpu.icache.overall_misses::total          4622                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    193607600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    193607600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    193607600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    193607600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       262054                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       262054                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       262054                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       262054                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017638                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017638                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017638                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017638                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41888.273475                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41888.273475                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41888.273475                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41888.273475                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          169                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          749                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          749                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          749                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          749                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3873                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3873                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3873                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3873                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    156966000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    156966000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    156966000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    156966000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.014779                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014779                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.014779                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014779                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 40528.272657                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40528.272657                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 40528.272657                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40528.272657                       # average overall mshr miss latency
system.cpu.icache.replacements                   3617                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       257432                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          257432                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4622                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4622                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    193607600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    193607600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       262054                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       262054                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017638                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017638                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41888.273475                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41888.273475                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          749                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          749                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3873                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3873                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    156966000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    156966000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.014779                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014779                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 40528.272657                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40528.272657                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1149101200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1149101200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.611212                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              236776                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3617                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             65.461985                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.611212                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990669                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990669                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            527981                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           527981                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1149101200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1149101200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1149101200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       732736                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           732736                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       732736                       # number of overall hits
system.cpu.dcache.overall_hits::total          732736                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35191                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35191                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35191                       # number of overall misses
system.cpu.dcache.overall_misses::total         35191                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1706113200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1706113200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1706113200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1706113200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       767927                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       767927                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       767927                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       767927                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.045826                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045826                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.045826                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045826                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48481.520843                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48481.520843                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48481.520843                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48481.520843                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28593                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          169                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               734                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.955041                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    84.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1881                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2804                       # number of writebacks
system.cpu.dcache.writebacks::total              2804                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22530                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22530                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22530                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22530                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12661                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12661                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12661                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4457                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17118                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    580626400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    580626400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    580626400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    253268872                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    833895272                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016487                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016487                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016487                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022291                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45859.442382                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45859.442382                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45859.442382                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56824.965672                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48714.526931                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16094                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       544156                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          544156                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33110                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33110                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1603388800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1603388800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       577266                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       577266                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057357                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057357                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48426.118997                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48426.118997                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22495                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22495                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10615                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10615                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    480700000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    480700000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018388                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018388                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45284.974093                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45284.974093                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       188580                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         188580                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2081                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2081                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    102724400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    102724400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       190661                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       190661                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010915                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010915                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49362.998558                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49362.998558                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2046                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2046                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     99926400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     99926400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010731                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010731                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48839.882698                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48839.882698                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4457                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4457                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    253268872                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    253268872                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56824.965672                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56824.965672                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1149101200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1149101200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           979.546560                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              636555                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16094                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.552318                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   748.753474                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   230.793086                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.731205                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.225384                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.956588                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          183                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          841                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          478                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.178711                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.821289                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1552972                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1552972                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1149101200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1851                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5034                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          961                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7846                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1851                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5034                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          961                       # number of overall hits
system.l2cache.overall_hits::total               7846                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2018                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7627                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3496                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13141                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2018                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7627                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3496                       # number of overall misses
system.l2cache.overall_misses::total            13141                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    136733200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    522839600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    242702826                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    902275626                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    136733200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    522839600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    242702826                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    902275626                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3869                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12661                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4457                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20987                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3869                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12661                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4457                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20987                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.521582                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.602401                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.784384                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.626150                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.521582                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.602401                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.784384                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.626150                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67756.788900                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68551.147240                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69423.005149                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68661.108439                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67756.788900                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68551.147240                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69423.005149                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68661.108439                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    2                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1353                       # number of writebacks
system.l2cache.writebacks::total                 1353                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           14                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             22                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           14                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            22                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2018                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7619                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3482                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13119                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2018                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7619                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3482                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          543                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13662                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    120589200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    461617600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    214146840                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    796353640                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    120589200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    461617600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    214146840                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     31772693                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    828126333                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.521582                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.601769                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.781243                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.625101                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.521582                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.601769                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.781243                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.650974                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59756.788900                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60587.688673                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61501.102814                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60702.312676                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59756.788900                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60587.688673                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61501.102814                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58513.246777                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60615.307642                       # average overall mshr miss latency
system.l2cache.replacements                      9628                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2804                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2804                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2804                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2804                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          350                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          350                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          543                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          543                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     31772693                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     31772693                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58513.246777                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58513.246777                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          735                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              735                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1312                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1312                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     91294400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     91294400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2047                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2047                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.640938                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.640938                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69584.146341                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69584.146341                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1311                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1311                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     80797200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     80797200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.640449                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.640449                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61630.205950                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61630.205950                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1851                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4299                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          961                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         7111                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2018                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6315                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3496                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11829                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    136733200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    431545200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    242702826                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    810981226                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3869                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10614                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4457                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18940                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.521582                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.594969                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.784384                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.624551                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67756.788900                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68336.532067                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69423.005149                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68558.730746                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           14                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           21                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2018                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6308                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3482                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11808                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    120589200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    380820400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    214146840                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    715556440                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.521582                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.594309                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.781243                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.623442                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59756.788900                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60371.020926                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61501.102814                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60599.292005                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1149101200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1149101200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3731.950203                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26442                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9628                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.746365                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.517302                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   319.803431                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2334.148376                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   926.865833                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   136.615261                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003544                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.078077                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.569860                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.226286                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033353                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.911121                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1106                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2990                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           81                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1017                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          568                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2328                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.270020                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.729980                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               339140                       # Number of tag accesses
system.l2cache.tags.data_accesses              339140                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1149101200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          129152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          487616                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       222848                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        34752                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              874368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       129152                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         129152                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86592                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86592                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2018                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7619                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3482                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          543                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13662                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1353                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1353                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          112393930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          424345567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    193932440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     30242767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              760914704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     112393930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         112393930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        75356287                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              75356287                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        75356287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         112393930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         424345567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    193932440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     30242767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             836270992                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 6819363600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 343947                       # Simulator instruction rate (inst/s)
host_mem_usage                                4409904                       # Number of bytes of host memory used
host_op_rate                                   557311                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    82.45                       # Real time elapsed on the host
host_tick_rate                               68774745                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    28357302                       # Number of instructions simulated
sim_ops                                      45948517                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005670                       # Number of seconds simulated
sim_ticks                                  5670262400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               930094                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             71689                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2839156                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             237436                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          930094                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           692658                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2858289                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13906                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29502                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  53035951                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 18399128                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             71689                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2681213                       # Number of branches committed
system.cpu.commit.bw_lim_events               9265685                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1482615                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             26182521                       # Number of instructions committed
system.cpu.commit.committedOps               42132962                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     13780223                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.057495                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.382310                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       222884      1.62%      1.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3650081     26.49%     28.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       504578      3.66%     31.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       136995      0.99%     32.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      9265685     67.24%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     13780223                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        422                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                  41083113                       # Number of committed integer instructions.
system.cpu.commit.loads                       3858663                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       152885      0.36%      0.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         36934800     87.66%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               64      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            28      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.03% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3858541      9.16%     97.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1186252      2.82%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          42132962                       # Class of committed instruction
system.cpu.commit.refs                        5044987                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    26182521                       # Number of Instructions Simulated
system.cpu.committedOps                      42132962                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.541417                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.541417                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           32                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           15                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           52                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                323574                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               44404555                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1792388                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  11900649                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  71724                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 84872                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     3923685                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1186404                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                     2858289                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1875010                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      12186933                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 16740                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       27757410                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                  143448                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.201634                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1914550                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             251342                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.958104                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           14173207                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.161406                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.519624                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2000934     14.12%     14.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1080741      7.63%     21.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   157767      1.11%     22.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   324074      2.29%     25.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 10609691     74.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             14173207                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       869                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      529                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)   2506602000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)   2506602400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)   2506602000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)   2506602000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)   2506602000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)   2506602000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        14800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        14800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        32400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        32800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        34000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        33200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    511938000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    513128400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    511818800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    512642000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total    17089332400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2449                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                75144                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2693104                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.019413                       # Inst execution rate
system.cpu.iew.exec_refs                      5110081                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1186404                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  322319                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4001761                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 4                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1216895                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            43615577                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3923677                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             78807                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              42802162                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     20                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  71724                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    26                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             4584                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       143098                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30572                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             37                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        54428                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          20716                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  75807621                       # num instructions consuming a value
system.cpu.iew.wb_count                      42768663                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.494122                       # average fanout of values written-back
system.cpu.iew.wb_producers                  37458212                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.017050                       # insts written-back per cycle
system.cpu.iew.wb_sent                       42785162                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 70163285                       # number of integer regfile reads
system.cpu.int_regfile_writes                37837066                       # number of integer regfile writes
system.cpu.ipc                               1.847006                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.847006                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            157638      0.37%      0.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              37599032     87.68%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    74      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  45      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   43      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  101      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   95      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  40      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 52      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3937175      9.18%     97.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1186336      2.77%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             229      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             77      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               42880969                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     720                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1451                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          664                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1370                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               42722611                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           99981513                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     42767999                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          45096859                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   43615556                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  42880969                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1482615                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             47819                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      3511150                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      14173207                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.025495                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.104977                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              437204      3.08%      3.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1243188      8.77%     11.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2123699     14.98%     26.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4086081     28.83%     55.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             6283035     44.33%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14173207                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.024972                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1875010                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            730619                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              176                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4001761                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1216895                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                13133042                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         14175656                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                  322726                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              55409366                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    199                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1861489                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    19                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             141173009                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               44141487                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            58061913                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  11900788                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    389                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  71724                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 16193                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2652546                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1388                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         72651271                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            287                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     62874                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     48130115                       # The number of ROB reads
system.cpu.rob.rob_writes                    87624481                       # The number of ROB writes
system.cpu.timesIdled                              21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           70                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            8                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            137                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                8                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           41                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            89                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   5670262400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 48                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               39                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            48                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                48                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      48    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  48                       # Request fanout histogram
system.membus.reqLayer2.occupancy               39204                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             103396                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   5670262400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  65                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             9                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               104                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  5                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 7                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                7                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             65                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           96                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          113                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     209                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                53                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                125                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.080000                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.272385                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      115     92.00%     92.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                       10      8.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  125                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               42400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                62388                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               38400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      5670262400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5670262400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1874964                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1874964                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1874964                       # number of overall hits
system.cpu.icache.overall_hits::total         1874964                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           46                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             46                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           46                       # number of overall misses
system.cpu.icache.overall_misses::total            46                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2303600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2303600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2303600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2303600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1875010                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1875010                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1875010                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1875010                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000025                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000025                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000025                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000025                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50078.260870                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50078.260870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50078.260870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50078.260870                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           32                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1723200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1723200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1723200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1723200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        53850                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        53850                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        53850                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        53850                       # average overall mshr miss latency
system.cpu.icache.replacements                     32                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1874964                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1874964                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           46                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            46                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2303600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2303600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1875010                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1875010                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000025                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000025                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50078.260870                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50078.260870                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           32                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1723200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1723200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        53850                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        53850                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   5670262400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5670262400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.001522                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2589                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                34                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             76.147059                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.001522                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992193                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992193                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          253                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3750052                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3750052                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5670262400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   5670262400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5670262400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      5105340                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5105340                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5105340                       # number of overall hits
system.cpu.dcache.overall_hits::total         5105340                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           82                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             82                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           82                       # number of overall misses
system.cpu.dcache.overall_misses::total            82                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2958800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2958800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2958800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2958800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      5105422                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5105422                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5105422                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5105422                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000016                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000016                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36082.926829                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36082.926829                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36082.926829                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36082.926829                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 4                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks            7                       # number of writebacks
system.cpu.dcache.writebacks::total                 7                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           47                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           47                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           35                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           35                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            5                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1300000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1300000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1300000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       227988                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1527988                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000007                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000007                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37142.857143                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37142.857143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37142.857143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 45597.600000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38199.700000                       # average overall mshr miss latency
system.cpu.dcache.replacements                     33                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3919023                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3919023                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           75                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            75                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2883200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2883200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3919098                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3919098                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000019                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38442.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38442.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           47                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1230000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1230000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43928.571429                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43928.571429                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1186317                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1186317                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            7                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data        75600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total        75600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1186324                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1186324                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        10800                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        10800                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data        70000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        70000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        10000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        10000                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            5                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            5                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       227988                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       227988                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 45597.600000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 45597.600000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   5670262400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5670262400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4949                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                33                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            149.969697                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   842.000159                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   181.999841                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.822266                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.177734                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          182                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          842                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          182                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          842                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.177734                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10210877                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10210877                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   5670262400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               7                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  20                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              7                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             11                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            2                       # number of overall hits
system.l2cache.overall_hits::total                 20                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            25                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            17                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                45                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           25                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           17                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            3                       # number of overall misses
system.l2cache.overall_misses::total               45                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1626000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1104000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       207594                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2937594                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1626000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1104000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       207594                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2937594                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           32                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           28                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            5                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              65                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           32                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           28                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            5                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             65                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.781250                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.607143                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.600000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.692308                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.781250                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.607143                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.600000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.692308                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        65040                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64941.176471                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        69198                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65279.866667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        65040                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64941.176471                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        69198                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65279.866667                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           25                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           17                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           25                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           17                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1426000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       968000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       183594                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2577594                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1426000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       968000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       183594                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       164393                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2741987                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.781250                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.607143                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.600000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.692308                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.781250                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.607143                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.600000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.738462                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        57040                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56941.176471                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        61198                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57279.866667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        57040                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56941.176471                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        61198                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 54797.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57124.729167                       # average overall mshr miss latency
system.l2cache.replacements                        48                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks            7                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            7                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks            7                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            7                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       164393                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       164393                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 54797.666667                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 54797.666667                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            7                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               7                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           20                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           25                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           17                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           45                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1626000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1104000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       207594                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2937594                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           32                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           65                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.781250                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.607143                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.600000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.692308                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        65040                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64941.176471                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        69198                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65279.866667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           25                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           17                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           45                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1426000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       968000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       183594                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2577594                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.781250                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.607143                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.600000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.692308                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        57040                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56941.176471                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        61198                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57279.866667                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   5670262400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   5670262400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    173                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   48                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.604167                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks           40                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1104.988816                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1856.010543                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   974.002215                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   120.998426                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009766                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.269773                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.453128                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.237794                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.029541                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1098                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2998                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1098                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2998                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.268066                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.731934                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1144                       # Number of tag accesses
system.l2cache.tags.data_accesses                1144                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   5670262400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3072                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1600                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1600                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               25                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               17                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   48                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             282174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             191878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher        33861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher        33861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 541774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        282174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            282174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           22574                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 22574                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           22574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            282174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            191878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher        33861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher        33861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                564348                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 6889751200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               18185632                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412976                       # Number of bytes of host memory used
host_op_rate                                 29498213                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.57                       # Real time elapsed on the host
host_tick_rate                               44908269                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    28502254                       # Number of instructions simulated
sim_ops                                      46234038                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000070                       # Number of seconds simulated
sim_ticks                                    70387600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                35004                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2034                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             32892                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              16281                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           35004                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            18723                       # Number of indirect misses.
system.cpu.branchPred.lookups                   40797                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    3707                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1611                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    136678                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    72590                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2056                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      33982                       # Number of branches committed
system.cpu.commit.bw_lim_events                 50402                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              84                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           34102                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               144952                       # Number of instructions committed
system.cpu.commit.committedOps                 285521                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       151017                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.890655                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.751930                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        57810     38.28%     38.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        17081     11.31%     49.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        10340      6.85%     56.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        15384     10.19%     66.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        50402     33.38%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       151017                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1096                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 3530                       # Number of function calls committed.
system.cpu.commit.int_insts                    285044                       # Number of committed integer instructions.
system.cpu.commit.loads                         48148                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          162      0.06%      0.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           213613     74.82%     74.87% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             411      0.14%     75.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              119      0.04%     75.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             80      0.03%     75.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            112      0.04%     75.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              36      0.01%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.02%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              76      0.03%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             93      0.03%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.01%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           47820     16.75%     91.98% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          22319      7.82%     99.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          328      0.11%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          262      0.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            285521                       # Class of committed instruction
system.cpu.commit.refs                          70729                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      144952                       # Number of Instructions Simulated
system.cpu.committedOps                        285521                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.213981                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.213981                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           31                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           80                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          140                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             8                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 14692                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 332984                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    51715                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     90757                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2069                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1814                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       50568                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            59                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       23562                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                       40797                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     26988                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        104177                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   476                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         168655                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           153                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    4138                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.231842                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              54615                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              19988                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.958436                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             161047                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.117593                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.872783                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    64913     40.31%     40.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6776      4.21%     44.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     6367      3.95%     48.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    10442      6.48%     54.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    72549     45.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               161047                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1381                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      892                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     15427600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     15427600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     15428000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     15428000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     15428000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     15428000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       108400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       108800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        24400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        24400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        24800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        24400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        41200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        41600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        40400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        40400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      7521200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      7537600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      7518000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      7524400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      123147200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           14922                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2287                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    35487                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.731856                       # Inst execution rate
system.cpu.iew.exec_refs                        74133                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      23561                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   10486                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 52731                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                433                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                42                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                25355                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              319613                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 50572                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3831                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                304753                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     14                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    85                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2069                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   112                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1448                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4585                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2774                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2166                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            121                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    304500                       # num instructions consuming a value
system.cpu.iew.wb_count                        303429                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.665540                       # average fanout of values written-back
system.cpu.iew.wb_producers                    202657                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.724332                       # insts written-back per cycle
system.cpu.iew.wb_sent                         303965                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   466033                       # number of integer regfile reads
system.cpu.int_regfile_writes                  243983                       # number of integer regfile writes
system.cpu.ipc                               0.823736                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.823736                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               716      0.23%      0.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                231416     74.99%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  412      0.13%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   131      0.04%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 133      0.04%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 112      0.04%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   44      0.01%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  108      0.03%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   94      0.03%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 100      0.03%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 63      0.02%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                50816     16.47%     92.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               23657      7.67%     99.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             438      0.14%     99.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            341      0.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 308581                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1458                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2923                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1375                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2250                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 306407                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             775899                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       302054                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            351479                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     318506                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    308581                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1107                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           34102                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               610                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1023                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        48769                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        161047                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.916093                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.597051                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               52256     32.45%     32.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               16255     10.09%     42.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               24962     15.50%     58.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               27894     17.32%     75.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               39680     24.64%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          161047                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.753610                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       27015                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            50                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               429                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              717                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                52731                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               25355                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  146407                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     63                       # number of misc regfile writes
system.cpu.numCycles                           175969                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     21                       # Number of system calls
system.cpu.rename.BlockCycles                   11798                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                298912                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    346                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    53304                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    237                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    35                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                816285                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 327626                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              339874                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     90910                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    686                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2069                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1409                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    40986                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1995                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           501914                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1557                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 96                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1512                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            104                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       420238                       # The number of ROB reads
system.cpu.rob.rob_writes                      649609                       # The number of ROB writes
system.cpu.timesIdled                             643                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1406                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           43                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2813                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               43                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          218                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           467                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     70387600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                245                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           19                       # Transaction distribution
system.membus.trans_dist::CleanEvict              199                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 4                       # Transaction distribution
system.membus.trans_dist::ReadExResp                4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           245                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        17152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        17152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   17152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               249                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     249    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 249                       # Request fanout histogram
system.membus.reqLayer2.occupancy              217211                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy             537689                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.8                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     70387600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1399                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            61                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1598                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  8                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 8                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1400                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         3705                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          507                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    4212                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        78720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        13504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    92224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               262                       # Total snoops (count)
system.l2bus.snoopTraffic                        1728                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1662                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.031288                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.174146                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1610     96.87%     96.87% # Request fanout histogram
system.l2bus.snoop_fanout::1                       52      3.13%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1662                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              202800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1165578                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1485600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        70387600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     70387600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        25663                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            25663                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        25663                       # number of overall hits
system.cpu.icache.overall_hits::total           25663                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1325                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1325                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1325                       # number of overall misses
system.cpu.icache.overall_misses::total          1325                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     25147200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25147200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     25147200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25147200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        26988                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        26988                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        26988                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        26988                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049096                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049096                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049096                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049096                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18979.018868                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18979.018868                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18979.018868                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18979.018868                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           86                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           86                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1239                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1239                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1239                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1239                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20822800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20822800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20822800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20822800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.045909                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045909                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.045909                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045909                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16806.133979                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16806.133979                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16806.133979                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16806.133979                       # average overall mshr miss latency
system.cpu.icache.replacements                   1236                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        25663                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           25663                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1325                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1325                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     25147200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25147200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        26988                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        26988                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049096                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049096                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18979.018868                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18979.018868                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           86                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1239                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1239                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20822800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20822800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.045909                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045909                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16806.133979                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16806.133979                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     70387600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     70387600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.878922                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1923837                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1492                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1289.434987                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.878922                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999527                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999527                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             55214                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            55214                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     70387600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     70387600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     70387600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        71392                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            71392                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        71392                       # number of overall hits
system.cpu.dcache.overall_hits::total           71392                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          273                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            273                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          273                       # number of overall misses
system.cpu.dcache.overall_misses::total           273                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     12285200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     12285200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     12285200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     12285200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        71665                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        71665                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        71665                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        71665                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003809                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003809                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003809                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003809                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45000.732601                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45000.732601                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45000.732601                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45000.732601                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          128                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.285714                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                20                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           42                       # number of writebacks
system.cpu.dcache.writebacks::total                42                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          123                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          123                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          123                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          123                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          150                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          150                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          150                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           19                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          169                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      6402800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      6402800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      6402800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       920378                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      7323178                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002093                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002093                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002093                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002358                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42685.333333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42685.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42685.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 48440.947368                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43332.414201                       # average overall mshr miss latency
system.cpu.dcache.replacements                    169                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        48818                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           48818                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          265                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           265                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11943200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11943200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        49083                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        49083                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005399                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005399                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45068.679245                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45068.679245                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          123                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          123                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          142                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          142                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6067200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6067200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002893                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002893                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42726.760563                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42726.760563                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        22574                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          22574                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            8                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       342000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       342000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        22582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        22582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        42750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        42750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            8                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       335600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       335600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000354                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000354                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        41950                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        41950                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           19                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           19                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       920378                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       920378                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 48440.947368                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 48440.947368                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     70387600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     70387600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5285298                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1193                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           4430.258173                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   848.242873                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   175.757127                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.828362                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.171638                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          159                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          865                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          729                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.155273                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.844727                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            143499                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           143499                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     70387600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1073                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              71                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            6                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1150                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1073                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             71                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            6                       # number of overall hits
system.l2cache.overall_hits::total               1150                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           158                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            79                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           13                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               250                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          158                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           79                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           13                       # number of overall misses
system.l2cache.overall_misses::total              250                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     10311200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      5622400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       857588                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     16791188                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     10311200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      5622400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       857588                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     16791188                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1231                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          150                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           19                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1400                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1231                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          150                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           19                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1400                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.128351                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.526667                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.684211                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.178571                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.128351                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.526667                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.684211                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.178571                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65260.759494                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 71169.620253                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 65968.307692                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67164.752000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65260.759494                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 71169.620253                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 65968.307692                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67164.752000                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             19                       # number of writebacks
system.l2cache.writebacks::total                   19                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          158                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           79                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           13                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          250                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          158                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           79                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           13                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          250                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      9055200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      4990400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       753588                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     14799188                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      9055200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      4990400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       753588                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     14799188                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.128351                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.526667                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.684211                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.178571                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.128351                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.526667                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.684211                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.178571                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57311.392405                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63169.620253                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57968.307692                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59196.752000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57311.392405                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63169.620253                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57968.307692                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59196.752000                       # average overall mshr miss latency
system.l2cache.replacements                       254                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           42                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           42                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           42                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           42                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            6                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            4                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              4                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       292400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       292400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            8                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.500000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        73100                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        73100                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       260400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       260400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        65100                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        65100                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1073                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           67                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1146                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          158                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           75                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           13                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          246                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     10311200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      5330000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       857588                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     16498788                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1231                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          142                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           19                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1392                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.128351                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.528169                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.684211                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.176724                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65260.759494                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 71066.666667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 65968.307692                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67068.243902                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          158                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           75                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           13                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          246                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      9055200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      4730000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       753588                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     14538788                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.128351                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.528169                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.684211                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.176724                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57311.392405                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63066.666667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57968.307692                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59100.764228                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     70387600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     70387600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  17163                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4350                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.945517                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    39.059846                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1137.376858                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1840.500883                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   958.879791                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   120.182623                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009536                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.277680                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.449341                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.234102                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.029341                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1028                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3068                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1015                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2827                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.250977                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.749023                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                22646                       # Number of tag accesses
system.l2cache.tags.data_accesses               22646                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     70387600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           10048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            5056                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               15936                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        10048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          10048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1216                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1216                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              157                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               79                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           13                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  249                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            19                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  19                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          142752417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           71830834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     11820264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              226403514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     142752417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         142752417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        17275770                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              17275770                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        17275770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         142752417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          71830834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     11820264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             243679284                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
