
Semaforo_c.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000004b8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000640  08000640  00020008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000640  08000640  00020008  2**0
                  CONTENTS
  4 .ARM          00000000  08000640  08000640  00020008  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000640  08000640  00020008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08000640  08000640  00010640  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08000648  08000648  00010648  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000008  20000000  08000650  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000028  20000008  08000658  00020008  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000030  08000658  00020030  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001538  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000002be  00000000  00000000  00021570  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000088  00000000  00000000  00021830  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000070  00000000  00000000  000218b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001d043  00000000  00000000  00021928  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000007ee  00000000  00000000  0003e96b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000a2885  00000000  00000000  0003f159  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e19de  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000015c  00000000  00000000  000e1a5c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000008 	.word	0x20000008
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000628 	.word	0x08000628

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000000c 	.word	0x2000000c
 80001c4:	08000628 	.word	0x08000628

080001c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4603      	mov	r3, r0
 80001d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001d6:	2b00      	cmp	r3, #0
 80001d8:	db0b      	blt.n	80001f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001da:	79fb      	ldrb	r3, [r7, #7]
 80001dc:	f003 021f 	and.w	r2, r3, #31
 80001e0:	4907      	ldr	r1, [pc, #28]	; (8000200 <__NVIC_EnableIRQ+0x38>)
 80001e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e6:	095b      	lsrs	r3, r3, #5
 80001e8:	2001      	movs	r0, #1
 80001ea:	fa00 f202 	lsl.w	r2, r0, r2
 80001ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80001f2:	bf00      	nop
 80001f4:	370c      	adds	r7, #12
 80001f6:	46bd      	mov	sp, r7
 80001f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fc:	4770      	bx	lr
 80001fe:	bf00      	nop
 8000200:	e000e100 	.word	0xe000e100

08000204 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000204:	b480      	push	{r7}
 8000206:	b083      	sub	sp, #12
 8000208:	af00      	add	r7, sp, #0
 800020a:	4603      	mov	r3, r0
 800020c:	6039      	str	r1, [r7, #0]
 800020e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000210:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000214:	2b00      	cmp	r3, #0
 8000216:	db0a      	blt.n	800022e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000218:	683b      	ldr	r3, [r7, #0]
 800021a:	b2da      	uxtb	r2, r3
 800021c:	490c      	ldr	r1, [pc, #48]	; (8000250 <__NVIC_SetPriority+0x4c>)
 800021e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000222:	0112      	lsls	r2, r2, #4
 8000224:	b2d2      	uxtb	r2, r2
 8000226:	440b      	add	r3, r1
 8000228:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800022c:	e00a      	b.n	8000244 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800022e:	683b      	ldr	r3, [r7, #0]
 8000230:	b2da      	uxtb	r2, r3
 8000232:	4908      	ldr	r1, [pc, #32]	; (8000254 <__NVIC_SetPriority+0x50>)
 8000234:	79fb      	ldrb	r3, [r7, #7]
 8000236:	f003 030f 	and.w	r3, r3, #15
 800023a:	3b04      	subs	r3, #4
 800023c:	0112      	lsls	r2, r2, #4
 800023e:	b2d2      	uxtb	r2, r2
 8000240:	440b      	add	r3, r1
 8000242:	761a      	strb	r2, [r3, #24]
}
 8000244:	bf00      	nop
 8000246:	370c      	adds	r7, #12
 8000248:	46bd      	mov	sp, r7
 800024a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800024e:	4770      	bx	lr
 8000250:	e000e100 	.word	0xe000e100
 8000254:	e000ed00 	.word	0xe000ed00

08000258 <TIM2_IRQHandler>:
void semaforo(void);
/*************************************************
* external interrupt handler
*************************************************/
void TIM2_IRQHandler(void)
{
 8000258:	b480      	push	{r7}
 800025a:	af00      	add	r7, sp, #0

    // clear interrupt status
    if (TIM2->DIER & 0x01) {
 800025c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000260:	68db      	ldr	r3, [r3, #12]
 8000262:	f003 0301 	and.w	r3, r3, #1
 8000266:	2b00      	cmp	r3, #0
 8000268:	d00e      	beq.n	8000288 <TIM2_IRQHandler+0x30>
        if (TIM2->SR & 0x01) {
 800026a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800026e:	691b      	ldr	r3, [r3, #16]
 8000270:	f003 0301 	and.w	r3, r3, #1
 8000274:	2b00      	cmp	r3, #0
 8000276:	d007      	beq.n	8000288 <TIM2_IRQHandler+0x30>
            TIM2->SR &= ~(1U << 0);
 8000278:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800027c:	691b      	ldr	r3, [r3, #16]
 800027e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000282:	f023 0301 	bic.w	r3, r3, #1
 8000286:	6113      	str	r3, [r2, #16]
        }
    }
		con +=1;
 8000288:	4b04      	ldr	r3, [pc, #16]	; (800029c <TIM2_IRQHandler+0x44>)
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	3301      	adds	r3, #1
 800028e:	4a03      	ldr	r2, [pc, #12]	; (800029c <TIM2_IRQHandler+0x44>)
 8000290:	6013      	str	r3, [r2, #0]
}
 8000292:	bf00      	nop
 8000294:	46bd      	mov	sp, r7
 8000296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800029a:	4770      	bx	lr
 800029c:	20000024 	.word	0x20000024

080002a0 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
 80002a0:	b480      	push	{r7}
 80002a2:	af00      	add	r7, sp, #0
	//Check if the interrupt came from exti13
	if(EXTI->PR1 & (1 <<13)) {
 80002a4:	4b08      	ldr	r3, [pc, #32]	; (80002c8 <EXTI15_10_IRQHandler+0x28>)
 80002a6:	695b      	ldr	r3, [r3, #20]
 80002a8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d006      	beq.n	80002be <EXTI15_10_IRQHandler+0x1e>
			boton=0;
 80002b0:	4b06      	ldr	r3, [pc, #24]	; (80002cc <EXTI15_10_IRQHandler+0x2c>)
 80002b2:	2200      	movs	r2, #0
 80002b4:	601a      	str	r2, [r3, #0]
		// Clear pending bit
		EXTI->PR1 = 0x00002000;
 80002b6:	4b04      	ldr	r3, [pc, #16]	; (80002c8 <EXTI15_10_IRQHandler+0x28>)
 80002b8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80002bc:	615a      	str	r2, [r3, #20]
	}
}
 80002be:	bf00      	nop
 80002c0:	46bd      	mov	sp, r7
 80002c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c6:	4770      	bx	lr
 80002c8:	40010400 	.word	0x40010400
 80002cc:	20000000 	.word	0x20000000

080002d0 <main>:
int main(void)
{
 80002d0:	b580      	push	{r7, lr}
 80002d2:	af00      	add	r7, sp, #0
	//Se inicializa las GPIO que se van a usar (Puerto A y C)
	GPIO_init();
 80002d4:	f000 f808 	bl	80002e8 <GPIO_init>
	// Se configura la interrupci√≥n externa
	Ext_init();
 80002d8:	f000 f83a 	bl	8000350 <Ext_init>
	//Inicializamos el TIMER que marcara el tiempo de la secuencia
	TIMER_init();
 80002dc:	f000 f864 	bl	80003a8 <TIMER_init>

	semaforo();
 80002e0:	f000 f890 	bl	8000404 <semaforo>
	while(1)
 80002e4:	e7fe      	b.n	80002e4 <main+0x14>
	...

080002e8 <GPIO_init>:

	__asm__("NOP"); // Assembly inline can be used if needed
	return 0;
}

void GPIO_init(void){
 80002e8:	b480      	push	{r7}
 80002ea:	af00      	add	r7, sp, #0
	RCC->AHB2ENR |= 0x00000005;
 80002ec:	4b16      	ldr	r3, [pc, #88]	; (8000348 <GPIO_init+0x60>)
 80002ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002f0:	4a15      	ldr	r2, [pc, #84]	; (8000348 <GPIO_init+0x60>)
 80002f2:	f043 0305 	orr.w	r3, r3, #5
 80002f6:	64d3      	str	r3, [r2, #76]	; 0x4c
	// Enable GPIOA and GPIOC Peripheral Clock (bit 0 and 2 in AHB2ENR register)
	// Make GPIOA Pin5 as output pin (bits 1:0 in MODER register)
	GPIOA->MODER &= 0xABFFFFFF;		// Clear bits 11, 10 for P5
 80002f8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80002fc:	681b      	ldr	r3, [r3, #0]
 80002fe:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000302:	f023 43a8 	bic.w	r3, r3, #1409286144	; 0x54000000
 8000306:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= 0xFFFFF755;		// Write 01 to bits 11, 10 for P5
 8000308:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800030c:	681b      	ldr	r3, [r3, #0]
 800030e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000312:	f423 630a 	bic.w	r3, r3, #2208	; 0x8a0
 8000316:	f023 030a 	bic.w	r3, r3, #10
 800031a:	6013      	str	r3, [r2, #0]
	GPIOA->ODR &=0x0000;
 800031c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000320:	695b      	ldr	r3, [r3, #20]
 8000322:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000326:	2200      	movs	r2, #0
 8000328:	615a      	str	r2, [r3, #20]
	// Make GPIOD Pin13 as input pin (bits 27:26 in MODER register)
	GPIOC->MODER &= 0xFFFFFFFF;		// Clear bits 27, 26 for P13
 800032a:	4b08      	ldr	r3, [pc, #32]	; (800034c <GPIO_init+0x64>)
 800032c:	4a07      	ldr	r2, [pc, #28]	; (800034c <GPIO_init+0x64>)
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	6013      	str	r3, [r2, #0]
	GPIOC->MODER &= 0xF3FFFFFF;		// Write 00 to bits 27, 26 for P13
 8000332:	4b06      	ldr	r3, [pc, #24]	; (800034c <GPIO_init+0x64>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	4a05      	ldr	r2, [pc, #20]	; (800034c <GPIO_init+0x64>)
 8000338:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800033c:	6013      	str	r3, [r2, #0]
}
 800033e:	bf00      	nop
 8000340:	46bd      	mov	sp, r7
 8000342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000346:	4770      	bx	lr
 8000348:	40021000 	.word	0x40021000
 800034c:	48000800 	.word	0x48000800

08000350 <Ext_init>:
void Ext_init(void){
 8000350:	b580      	push	{r7, lr}
 8000352:	af00      	add	r7, sp, #0
    // enable SYSCFG clock
    	RCC->APB2ENR |= 0x1;
 8000354:	4b10      	ldr	r3, [pc, #64]	; (8000398 <Ext_init+0x48>)
 8000356:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000358:	4a0f      	ldr	r2, [pc, #60]	; (8000398 <Ext_init+0x48>)
 800035a:	f043 0301 	orr.w	r3, r3, #1
 800035e:	6613      	str	r3, [r2, #96]	; 0x60
    	// Writing a 0b0010 to pin13 location ties PC13 to EXT4
    	SYSCFG->EXTICR[3] |= 0x20; // Write 0002 to map PC13 to EXTI4
 8000360:	4b0e      	ldr	r3, [pc, #56]	; (800039c <Ext_init+0x4c>)
 8000362:	695b      	ldr	r3, [r3, #20]
 8000364:	4a0d      	ldr	r2, [pc, #52]	; (800039c <Ext_init+0x4c>)
 8000366:	f043 0320 	orr.w	r3, r3, #32
 800036a:	6153      	str	r3, [r2, #20]
    	// Choose either rising edge trigger (RTSR1) or falling edge trigger (FTSR1)
    	EXTI->RTSR1 |= 0x2000;   // Enable rising edge trigger on EXTI4
 800036c:	4b0c      	ldr	r3, [pc, #48]	; (80003a0 <Ext_init+0x50>)
 800036e:	689b      	ldr	r3, [r3, #8]
 8000370:	4a0b      	ldr	r2, [pc, #44]	; (80003a0 <Ext_init+0x50>)
 8000372:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000376:	6093      	str	r3, [r2, #8]
    	// Mask the used external interrupt numbers.
    	EXTI->IMR1 |= 0x2000;    // Mask EXTI4
 8000378:	4b09      	ldr	r3, [pc, #36]	; (80003a0 <Ext_init+0x50>)
 800037a:	681b      	ldr	r3, [r3, #0]
 800037c:	4a08      	ldr	r2, [pc, #32]	; (80003a0 <Ext_init+0x50>)
 800037e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000382:	6013      	str	r3, [r2, #0]
    	// Set Priority for each interrupt request
    	NVIC->IP[EXTI15_10_IRQn] = 0x10; // Priority level 1
 8000384:	4b07      	ldr	r3, [pc, #28]	; (80003a4 <Ext_init+0x54>)
 8000386:	2210      	movs	r2, #16
 8000388:	f883 2328 	strb.w	r2, [r3, #808]	; 0x328
    	// enable EXT0 IRQ from NVIC
    	NVIC_EnableIRQ(EXTI15_10_IRQn);
 800038c:	2028      	movs	r0, #40	; 0x28
 800038e:	f7ff ff1b 	bl	80001c8 <__NVIC_EnableIRQ>
}
 8000392:	bf00      	nop
 8000394:	bd80      	pop	{r7, pc}
 8000396:	bf00      	nop
 8000398:	40021000 	.word	0x40021000
 800039c:	40010000 	.word	0x40010000
 80003a0:	40010400 	.word	0x40010400
 80003a4:	e000e100 	.word	0xe000e100

080003a8 <TIMER_init>:
void TIMER_init(void){
 80003a8:	b580      	push	{r7, lr}
 80003aa:	af00      	add	r7, sp, #0
    // enable TIM2 clock (bit0)
    RCC->APB1ENR1 |= (1<<0);
 80003ac:	4b14      	ldr	r3, [pc, #80]	; (8000400 <TIMER_init+0x58>)
 80003ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80003b0:	4a13      	ldr	r2, [pc, #76]	; (8000400 <TIMER_init+0x58>)
 80003b2:	f043 0301 	orr.w	r3, r3, #1
 80003b6:	6593      	str	r3, [r2, #88]	; 0x58
    TIM2->PSC = 7999;
 80003b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003bc:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80003c0:	629a      	str	r2, [r3, #40]	; 0x28
    TIM2->ARR = 400;
 80003c2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003c6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80003ca:	62da      	str	r2, [r3, #44]	; 0x2c
    // Update Interrupt Enable
    TIM2->DIER |= (1 << 0);
 80003cc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003d0:	68db      	ldr	r3, [r3, #12]
 80003d2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003d6:	f043 0301 	orr.w	r3, r3, #1
 80003da:	60d3      	str	r3, [r2, #12]
    NVIC_SetPriority(TIM2_IRQn, 2); // Priority level 2
 80003dc:	2102      	movs	r1, #2
 80003de:	201c      	movs	r0, #28
 80003e0:	f7ff ff10 	bl	8000204 <__NVIC_SetPriority>
    // enable TIM2 IRQ from NVIC
    NVIC_EnableIRQ(TIM2_IRQn);
 80003e4:	201c      	movs	r0, #28
 80003e6:	f7ff feef 	bl	80001c8 <__NVIC_EnableIRQ>
    // Enable Timer 2 module (CEN, bit0)
    TIM2->CR1 |= (1 << 0);
 80003ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80003ee:	681b      	ldr	r3, [r3, #0]
 80003f0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003f4:	f043 0301 	orr.w	r3, r3, #1
 80003f8:	6013      	str	r3, [r2, #0]
}
 80003fa:	bf00      	nop
 80003fc:	bd80      	pop	{r7, pc}
 80003fe:	bf00      	nop
 8000400:	40021000 	.word	0x40021000

08000404 <semaforo>:
void semaforo(void){
 8000404:	b480      	push	{r7}
 8000406:	b083      	sub	sp, #12
 8000408:	af00      	add	r7, sp, #0
	enum states {STATE0, STATE1, STATE2, STATE3} current_state;
	int lock=0;
 800040a:	2300      	movs	r3, #0
 800040c:	603b      	str	r3, [r7, #0]
	current_state = STATE0; //set the initial state
 800040e:	2300      	movs	r3, #0
 8000410:	71fb      	strb	r3, [r7, #7]

	while(1){
		switch(current_state){
 8000412:	79fb      	ldrb	r3, [r7, #7]
 8000414:	2b03      	cmp	r3, #3
 8000416:	d8fc      	bhi.n	8000412 <semaforo+0xe>
 8000418:	a201      	add	r2, pc, #4	; (adr r2, 8000420 <semaforo+0x1c>)
 800041a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800041e:	bf00      	nop
 8000420:	08000431 	.word	0x08000431
 8000424:	08000481 	.word	0x08000481
 8000428:	080004c1 	.word	0x080004c1
 800042c:	0800052f 	.word	0x0800052f
			case STATE0:
				if (lock==0){
 8000430:	683b      	ldr	r3, [r7, #0]
 8000432:	2b00      	cmp	r3, #0
 8000434:	d114      	bne.n	8000460 <semaforo+0x5c>
					t=con;
 8000436:	4b52      	ldr	r3, [pc, #328]	; (8000580 <semaforo+0x17c>)
 8000438:	681b      	ldr	r3, [r3, #0]
 800043a:	4a52      	ldr	r2, [pc, #328]	; (8000584 <semaforo+0x180>)
 800043c:	6013      	str	r3, [r2, #0]
					lock=1;
 800043e:	2301      	movs	r3, #1
 8000440:	603b      	str	r3, [r7, #0]
					GPIOA->ODR &= 0x00;
 8000442:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000446:	695b      	ldr	r3, [r3, #20]
 8000448:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800044c:	2200      	movs	r2, #0
 800044e:	615a      	str	r2, [r3, #20]
					GPIOA->ODR |= (1 << 2);
 8000450:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000454:	695b      	ldr	r3, [r3, #20]
 8000456:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800045a:	f043 0304 	orr.w	r3, r3, #4
 800045e:	6153      	str	r3, [r2, #20]
				}
				if(con>=(t+10)){
 8000460:	4b48      	ldr	r3, [pc, #288]	; (8000584 <semaforo+0x180>)
 8000462:	681b      	ldr	r3, [r3, #0]
 8000464:	f103 020a 	add.w	r2, r3, #10
 8000468:	4b45      	ldr	r3, [pc, #276]	; (8000580 <semaforo+0x17c>)
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	429a      	cmp	r2, r3
 800046e:	dc04      	bgt.n	800047a <semaforo+0x76>
						current_state = STATE1;
 8000470:	2301      	movs	r3, #1
 8000472:	71fb      	strb	r3, [r7, #7]
						lock=0;
 8000474:	2300      	movs	r3, #0
 8000476:	603b      	str	r3, [r7, #0]
				}else{
						current_state = STATE0;

						}
				break;
 8000478:	e080      	b.n	800057c <semaforo+0x178>
						current_state = STATE0;
 800047a:	2300      	movs	r3, #0
 800047c:	71fb      	strb	r3, [r7, #7]
				break;
 800047e:	e07d      	b.n	800057c <semaforo+0x178>
			case STATE1:
				if (lock==0){
 8000480:	683b      	ldr	r3, [r7, #0]
 8000482:	2b00      	cmp	r3, #0
 8000484:	d10d      	bne.n	80004a2 <semaforo+0x9e>
					t=con;
 8000486:	4b3e      	ldr	r3, [pc, #248]	; (8000580 <semaforo+0x17c>)
 8000488:	681b      	ldr	r3, [r3, #0]
 800048a:	4a3e      	ldr	r2, [pc, #248]	; (8000584 <semaforo+0x180>)
 800048c:	6013      	str	r3, [r2, #0]
					lock=1;
 800048e:	2301      	movs	r3, #1
 8000490:	603b      	str	r3, [r7, #0]
					GPIOA->ODR |= (1 << 1);
 8000492:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000496:	695b      	ldr	r3, [r3, #20]
 8000498:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800049c:	f043 0302 	orr.w	r3, r3, #2
 80004a0:	6153      	str	r3, [r2, #20]
				}
				if(con>=(t+2)){
 80004a2:	4b38      	ldr	r3, [pc, #224]	; (8000584 <semaforo+0x180>)
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	1c9a      	adds	r2, r3, #2
 80004a8:	4b35      	ldr	r3, [pc, #212]	; (8000580 <semaforo+0x17c>)
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	429a      	cmp	r2, r3
 80004ae:	dc04      	bgt.n	80004ba <semaforo+0xb6>
						current_state = STATE2;
 80004b0:	2302      	movs	r3, #2
 80004b2:	71fb      	strb	r3, [r7, #7]
						lock=0;
 80004b4:	2300      	movs	r3, #0
 80004b6:	603b      	str	r3, [r7, #0]
				}else{
						current_state = STATE1;

			}
				break;
 80004b8:	e060      	b.n	800057c <semaforo+0x178>
						current_state = STATE1;
 80004ba:	2301      	movs	r3, #1
 80004bc:	71fb      	strb	r3, [r7, #7]
				break;
 80004be:	e05d      	b.n	800057c <semaforo+0x178>
			case STATE2:
				if (lock==0){
 80004c0:	683b      	ldr	r3, [r7, #0]
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	d117      	bne.n	80004f6 <semaforo+0xf2>
					boton=1;
 80004c6:	4b30      	ldr	r3, [pc, #192]	; (8000588 <semaforo+0x184>)
 80004c8:	2201      	movs	r2, #1
 80004ca:	601a      	str	r2, [r3, #0]
					t=con;
 80004cc:	4b2c      	ldr	r3, [pc, #176]	; (8000580 <semaforo+0x17c>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	4a2c      	ldr	r2, [pc, #176]	; (8000584 <semaforo+0x180>)
 80004d2:	6013      	str	r3, [r2, #0]
					lock=1;
 80004d4:	2301      	movs	r3, #1
 80004d6:	603b      	str	r3, [r7, #0]
					GPIOA->ODR &= 0x00;
 80004d8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80004dc:	695b      	ldr	r3, [r3, #20]
 80004de:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80004e2:	2200      	movs	r2, #0
 80004e4:	615a      	str	r2, [r3, #20]
					GPIOA->ODR |= (1 << 0);
 80004e6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80004ea:	695b      	ldr	r3, [r3, #20]
 80004ec:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80004f0:	f043 0301 	orr.w	r3, r3, #1
 80004f4:	6153      	str	r3, [r2, #20]
				}
				if(con>=(t+14)){
 80004f6:	4b23      	ldr	r3, [pc, #140]	; (8000584 <semaforo+0x180>)
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	f103 020e 	add.w	r2, r3, #14
 80004fe:	4b20      	ldr	r3, [pc, #128]	; (8000580 <semaforo+0x17c>)
 8000500:	681b      	ldr	r3, [r3, #0]
 8000502:	429a      	cmp	r2, r3
 8000504:	dc04      	bgt.n	8000510 <semaforo+0x10c>
						current_state = STATE3;
 8000506:	2303      	movs	r3, #3
 8000508:	71fb      	strb	r3, [r7, #7]
						lock=0;
 800050a:	2300      	movs	r3, #0
 800050c:	603b      	str	r3, [r7, #0]
					lock=0;
				}else{
						current_state = STATE2;

			}
				break;
 800050e:	e035      	b.n	800057c <semaforo+0x178>
				}else if(boton==0){
 8000510:	4b1d      	ldr	r3, [pc, #116]	; (8000588 <semaforo+0x184>)
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	2b00      	cmp	r3, #0
 8000516:	d107      	bne.n	8000528 <semaforo+0x124>
					current_state = STATE3;
 8000518:	2303      	movs	r3, #3
 800051a:	71fb      	strb	r3, [r7, #7]
					boton=1;
 800051c:	4b1a      	ldr	r3, [pc, #104]	; (8000588 <semaforo+0x184>)
 800051e:	2201      	movs	r2, #1
 8000520:	601a      	str	r2, [r3, #0]
					lock=0;
 8000522:	2300      	movs	r3, #0
 8000524:	603b      	str	r3, [r7, #0]
				break;
 8000526:	e029      	b.n	800057c <semaforo+0x178>
						current_state = STATE2;
 8000528:	2302      	movs	r3, #2
 800052a:	71fb      	strb	r3, [r7, #7]
				break;
 800052c:	e026      	b.n	800057c <semaforo+0x178>
			case STATE3:
				if (lock==0){
 800052e:	683b      	ldr	r3, [r7, #0]
 8000530:	2b00      	cmp	r3, #0
 8000532:	d114      	bne.n	800055e <semaforo+0x15a>
					t=con;
 8000534:	4b12      	ldr	r3, [pc, #72]	; (8000580 <semaforo+0x17c>)
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	4a12      	ldr	r2, [pc, #72]	; (8000584 <semaforo+0x180>)
 800053a:	6013      	str	r3, [r2, #0]
					lock=1;
 800053c:	2301      	movs	r3, #1
 800053e:	603b      	str	r3, [r7, #0]
					GPIOA->ODR &= 0x00;
 8000540:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000544:	695b      	ldr	r3, [r3, #20]
 8000546:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800054a:	2200      	movs	r2, #0
 800054c:	615a      	str	r2, [r3, #20]
					GPIOA->ODR |= (1 << 1);
 800054e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000552:	695b      	ldr	r3, [r3, #20]
 8000554:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000558:	f043 0302 	orr.w	r3, r3, #2
 800055c:	6153      	str	r3, [r2, #20]
				}
				if(con>=(t+3)){
 800055e:	4b09      	ldr	r3, [pc, #36]	; (8000584 <semaforo+0x180>)
 8000560:	681b      	ldr	r3, [r3, #0]
 8000562:	1cda      	adds	r2, r3, #3
 8000564:	4b06      	ldr	r3, [pc, #24]	; (8000580 <semaforo+0x17c>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	429a      	cmp	r2, r3
 800056a:	dc04      	bgt.n	8000576 <semaforo+0x172>
						current_state = STATE0;
 800056c:	2300      	movs	r3, #0
 800056e:	71fb      	strb	r3, [r7, #7]
						lock=0;
 8000570:	2300      	movs	r3, #0
 8000572:	603b      	str	r3, [r7, #0]
				}else{
						current_state = STATE3;

			}
				break;
 8000574:	e001      	b.n	800057a <semaforo+0x176>
						current_state = STATE3;
 8000576:	2303      	movs	r3, #3
 8000578:	71fb      	strb	r3, [r7, #7]
				break;
 800057a:	bf00      	nop
		switch(current_state){
 800057c:	e749      	b.n	8000412 <semaforo+0xe>
 800057e:	bf00      	nop
 8000580:	20000024 	.word	0x20000024
 8000584:	20000028 	.word	0x20000028
 8000588:	20000000 	.word	0x20000000

0800058c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800058c:	480d      	ldr	r0, [pc, #52]	; (80005c4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800058e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000590:	480d      	ldr	r0, [pc, #52]	; (80005c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000592:	490e      	ldr	r1, [pc, #56]	; (80005cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000594:	4a0e      	ldr	r2, [pc, #56]	; (80005d0 <LoopForever+0xe>)
  movs r3, #0
 8000596:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000598:	e002      	b.n	80005a0 <LoopCopyDataInit>

0800059a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800059a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800059c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800059e:	3304      	adds	r3, #4

080005a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005a4:	d3f9      	bcc.n	800059a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005a6:	4a0b      	ldr	r2, [pc, #44]	; (80005d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80005a8:	4c0b      	ldr	r4, [pc, #44]	; (80005d8 <LoopForever+0x16>)
  movs r3, #0
 80005aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005ac:	e001      	b.n	80005b2 <LoopFillZerobss>

080005ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005b0:	3204      	adds	r2, #4

080005b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005b4:	d3fb      	bcc.n	80005ae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80005b6:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 80005ba:	f000 f811 	bl	80005e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80005be:	f7ff fe87 	bl	80002d0 <main>

080005c2 <LoopForever>:

LoopForever:
    b LoopForever
 80005c2:	e7fe      	b.n	80005c2 <LoopForever>
  ldr   r0, =_estack
 80005c4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80005c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005cc:	20000008 	.word	0x20000008
  ldr r2, =_sidata
 80005d0:	08000650 	.word	0x08000650
  ldr r2, =_sbss
 80005d4:	20000008 	.word	0x20000008
  ldr r4, =_ebss
 80005d8:	20000030 	.word	0x20000030

080005dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80005dc:	e7fe      	b.n	80005dc <ADC1_2_IRQHandler>
	...

080005e0 <__libc_init_array>:
 80005e0:	b570      	push	{r4, r5, r6, lr}
 80005e2:	4e0d      	ldr	r6, [pc, #52]	; (8000618 <__libc_init_array+0x38>)
 80005e4:	4c0d      	ldr	r4, [pc, #52]	; (800061c <__libc_init_array+0x3c>)
 80005e6:	1ba4      	subs	r4, r4, r6
 80005e8:	10a4      	asrs	r4, r4, #2
 80005ea:	2500      	movs	r5, #0
 80005ec:	42a5      	cmp	r5, r4
 80005ee:	d109      	bne.n	8000604 <__libc_init_array+0x24>
 80005f0:	4e0b      	ldr	r6, [pc, #44]	; (8000620 <__libc_init_array+0x40>)
 80005f2:	4c0c      	ldr	r4, [pc, #48]	; (8000624 <__libc_init_array+0x44>)
 80005f4:	f000 f818 	bl	8000628 <_init>
 80005f8:	1ba4      	subs	r4, r4, r6
 80005fa:	10a4      	asrs	r4, r4, #2
 80005fc:	2500      	movs	r5, #0
 80005fe:	42a5      	cmp	r5, r4
 8000600:	d105      	bne.n	800060e <__libc_init_array+0x2e>
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000608:	4798      	blx	r3
 800060a:	3501      	adds	r5, #1
 800060c:	e7ee      	b.n	80005ec <__libc_init_array+0xc>
 800060e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000612:	4798      	blx	r3
 8000614:	3501      	adds	r5, #1
 8000616:	e7f2      	b.n	80005fe <__libc_init_array+0x1e>
 8000618:	08000640 	.word	0x08000640
 800061c:	08000640 	.word	0x08000640
 8000620:	08000640 	.word	0x08000640
 8000624:	08000644 	.word	0x08000644

08000628 <_init>:
 8000628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800062a:	bf00      	nop
 800062c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800062e:	bc08      	pop	{r3}
 8000630:	469e      	mov	lr, r3
 8000632:	4770      	bx	lr

08000634 <_fini>:
 8000634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000636:	bf00      	nop
 8000638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800063a:	bc08      	pop	{r3}
 800063c:	469e      	mov	lr, r3
 800063e:	4770      	bx	lr
