// Seed: 210544909
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  assign module_1.id_26 = 0;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_15 = 32'd84,
    parameter id_26 = 32'd28,
    parameter id_42 = 32'd97,
    parameter id_6  = 32'd63
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8[1 :-1],
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16[id_26 : id_15],
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24[1 : 1'b0],
    id_25,
    _id_26,
    id_27,
    id_28[id_42 : id_6],
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38[1'b0 : id_26],
    id_39,
    id_40,
    id_41,
    _id_42,
    id_43,
    id_44
);
  input wire id_44;
  output wire id_43;
  input wire _id_42;
  output wire id_41;
  output wire id_40;
  input wire id_39;
  output logic [7:0] id_38;
  input wire id_37;
  input wire id_36;
  output wire id_35;
  input wire id_34;
  output wire id_33;
  output wire id_32;
  inout wire id_31;
  output wire id_30;
  inout wire id_29;
  output logic [7:0] id_28;
  input wire id_27;
  output wire _id_26;
  input wire id_25;
  input logic [7:0] id_24;
  input wire id_23;
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  input logic [7:0] id_16;
  output wire _id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  module_0 modCall_1 (
      id_37,
      id_17,
      id_41,
      id_21,
      id_21,
      id_11,
      id_3,
      id_23,
      id_19
  );
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input logic [7:0] id_8;
  input wire id_7;
  input wire _id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  and primCall (
      id_19,
      id_39,
      id_21,
      id_17,
      id_8,
      id_34,
      id_3,
      id_25,
      id_7,
      id_29,
      id_36,
      id_37,
      id_44,
      id_2,
      id_31,
      id_5,
      id_23,
      id_13,
      id_16,
      id_24,
      id_11,
      id_18,
      id_1,
      id_27
  );
  inout wire id_1;
endmodule
