Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Dec 22 15:29:54 2021

All signals are completely routed.

WARNING:ParHelpers:361 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   adc_01/adc_data_reg(14)
   adc_02/adc_data_reg(14)
   e_rx_er_IBUF


