// Seed: 1625310216
module module_0 ();
  always id_1 <= id_1;
  wire id_2;
  assign id_1 = id_1;
  wire id_3;
  id_4 :
  assert property (@(1) 1)
  else;
  initial begin : LABEL_0
    #1 id_1 = #1 1;
  end
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
endmodule
