/// Auto-generated register definitions for ISI
/// Device: ATSAMV71J20B
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::atmel::samv71::atsamv71j20b::isi {

// ============================================================================
// ISI - Image Sensor Interface
// Base Address: 0x4004C000
// ============================================================================

/// ISI Register Structure
struct ISI_Registers {

    /// ISI Configuration 1 Register
    /// Offset: 0x0000
    volatile uint32_t CFG1;

    /// ISI Configuration 2 Register
    /// Offset: 0x0004
    volatile uint32_t CFG2;

    /// ISI Preview Size Register
    /// Offset: 0x0008
    volatile uint32_t PSIZE;

    /// ISI Preview Decimation Factor Register
    /// Offset: 0x000C
    volatile uint32_t PDECF;

    /// ISI Color Space Conversion YCrCb To RGB Set 0 Register
    /// Offset: 0x0010
    volatile uint32_t Y2R_SET0;

    /// ISI Color Space Conversion YCrCb To RGB Set 1 Register
    /// Offset: 0x0014
    volatile uint32_t Y2R_SET1;

    /// ISI Color Space Conversion RGB To YCrCb Set 0 Register
    /// Offset: 0x0018
    volatile uint32_t R2Y_SET0;

    /// ISI Color Space Conversion RGB To YCrCb Set 1 Register
    /// Offset: 0x001C
    volatile uint32_t R2Y_SET1;

    /// ISI Color Space Conversion RGB To YCrCb Set 2 Register
    /// Offset: 0x0020
    volatile uint32_t R2Y_SET2;

    /// ISI Control Register
    /// Offset: 0x0024
    /// Access: write-only
    volatile uint32_t CR;

    /// ISI Status Register
    /// Offset: 0x0028
    /// Access: read-only
    volatile uint32_t SR;

    /// ISI Interrupt Enable Register
    /// Offset: 0x002C
    /// Access: write-only
    volatile uint32_t IER;

    /// ISI Interrupt Disable Register
    /// Offset: 0x0030
    /// Access: write-only
    volatile uint32_t IDR;

    /// ISI Interrupt Mask Register
    /// Offset: 0x0034
    /// Access: read-only
    volatile uint32_t IMR;

    /// DMA Channel Enable Register
    /// Offset: 0x0038
    /// Access: write-only
    volatile uint32_t DMA_CHER;

    /// DMA Channel Disable Register
    /// Offset: 0x003C
    /// Access: write-only
    volatile uint32_t DMA_CHDR;

    /// DMA Channel Status Register
    /// Offset: 0x0040
    /// Access: read-only
    volatile uint32_t DMA_CHSR;

    /// DMA Preview Base Address Register
    /// Offset: 0x0044
    volatile uint32_t DMA_P_ADDR;

    /// DMA Preview Control Register
    /// Offset: 0x0048
    volatile uint32_t DMA_P_CTRL;

    /// DMA Preview Descriptor Address Register
    /// Offset: 0x004C
    volatile uint32_t DMA_P_DSCR;

    /// DMA Codec Base Address Register
    /// Offset: 0x0050
    volatile uint32_t DMA_C_ADDR;

    /// DMA Codec Control Register
    /// Offset: 0x0054
    volatile uint32_t DMA_C_CTRL;

    /// DMA Codec Descriptor Address Register
    /// Offset: 0x0058
    volatile uint32_t DMA_C_DSCR;
    uint8_t RESERVED_005C[136]; ///< Reserved

    /// Write Protection Mode Register
    /// Offset: 0x00E4
    volatile uint32_t WPMR;

    /// Write Protection Status Register
    /// Offset: 0x00E8
    /// Access: read-only
    volatile uint32_t WPSR;
};

static_assert(sizeof(ISI_Registers) >= 236, "ISI_Registers size mismatch");

/// ISI peripheral instance
inline ISI_Registers* ISI() {
    return reinterpret_cast<ISI_Registers*>(0x4004C000);
}

}  // namespace alloy::hal::atmel::samv71::atsamv71j20b::isi
