// Seed: 1811544289
module module_0 ();
  supply1 id_2;
  assign id_2 = 1'b0 !== ~1;
  genvar id_3;
  assign id_2 = 1;
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3[1] = id_3;
  or primCall (id_3, id_4, id_5, id_6);
  module_0 modCall_1 ();
endmodule
