// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="ubc_check,hls_ip_2019_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160t-fbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=1.425000,HLS_SYN_LAT=0,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0,HLS_VERSION=2019_1}" *)

module ubc_check (
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        W_address0,
        W_ce0,
        W_we0,
        W_d0,
        W_q0,
        W_address1,
        W_ce1,
        W_we1,
        W_d1,
        W_q1,
        dvmask_address0,
        dvmask_ce0,
        dvmask_we0,
        dvmask_d0
);


input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [6:0] W_address0;
output   W_ce0;
output   W_we0;
output  [31:0] W_d0;
input  [31:0] W_q0;
output  [6:0] W_address1;
output   W_ce1;
output   W_we1;
output  [31:0] W_d1;
input  [31:0] W_q1;
output  [0:0] dvmask_address0;
output   dvmask_ce0;
output   dvmask_we0;
output  [31:0] dvmask_d0;

reg dvmask_ce0;
reg dvmask_we0;

always @ (*) begin
    if ((ap_start == 1'b1)) begin
        dvmask_ce0 = 1'b1;
    end else begin
        dvmask_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b1)) begin
        dvmask_we0 = 1'b1;
    end else begin
        dvmask_we0 = 1'b0;
    end
end

assign W_address0 = 7'd0;

assign W_address1 = 7'd0;

assign W_ce0 = 1'b0;

assign W_ce1 = 1'b0;

assign W_d0 = 32'd0;

assign W_d1 = 32'd0;

assign W_we0 = 1'b0;

assign W_we1 = 1'b0;

assign ap_done = ap_start;

assign ap_idle = 1'b1;

assign ap_ready = ap_start;

assign dvmask_address0 = 64'd0;

assign dvmask_d0 = 32'd4294967295;

endmodule //ubc_check
