Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Oct 26 07:31:24 2022
| Host         : ubuntu running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              61 |           22 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              10 |            2 |
| Yes          | No                    | Yes                    |               4 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |                     Enable Signal                    |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  clk_tree_0/clk_277Hz/sys_clk |                                                      | ad_9226_0/U1_AD9220_ReadModule/rst_n |                1 |              1 |         1.00 |
|  clk_tree_0/clk_5MHz/CLK      | spi_master_0/o_tx_ch2                                | ad_9226_0/U1_AD9220_ReadModule/rst_n |                1 |              1 |         1.00 |
|  clk_tree_0/clk_5MHz/CLK      | spi_master_1/o_tx_ch1_i_1__0_n_1                     | ad_9226_0/U1_AD9220_ReadModule/rst_n |                1 |              1 |         1.00 |
|  n_0_88_BUFG                  | ad_9226_0/U1_AD9220_ReadModule/o_clk_driver          | ad_9226_0/U1_AD9220_ReadModule/rst_n |                1 |              1 |         1.00 |
|  n_0_88_BUFG                  | ad_9226_0/U1_AD9220_ReadModule/U1_AD9220_ReadModule/ | ad_9226_0/U1_AD9220_ReadModule/rst_n |                1 |              1 |         1.00 |
|  clk_tree_0/clk_5MHz/CLK      |                                                      | ad_9226_0/U1_AD9220_ReadModule/rst_n |                2 |              4 |         2.00 |
|  clk_tree_0/clk_5MHz/CLK      | rst_n_IBUF                                           |                                      |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG                |                                                      | ad_9226_0/U1_AD9220_ReadModule/rst_n |                7 |             24 |         3.43 |
|  n_0_88_BUFG                  |                                                      | ad_9226_0/U1_AD9220_ReadModule/rst_n |               12 |             32 |         2.67 |
+-------------------------------+------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+


