INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leewo/Documents/GitHub/AIX2024/build/yolo_tb/yolo_tb.srcs/sources_1/imports/src/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leewo/Documents/GitHub/AIX2024/build/yolo_tb/yolo_tb.srcs/sources_1/imports/src/conv_maxpool_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_maxpool_module
WARNING: [VRFC 10-3380] identifier 'ena_b' is used before its declaration [C:/Users/leewo/Documents/GitHub/AIX2024/build/yolo_tb/yolo_tb.srcs/sources_1/imports/src/conv_maxpool_module.v:99]
WARNING: [VRFC 10-3380] identifier 'addr_b' is used before its declaration [C:/Users/leewo/Documents/GitHub/AIX2024/build/yolo_tb/yolo_tb.srcs/sources_1/imports/src/conv_maxpool_module.v:100]
WARNING: [VRFC 10-3380] identifier 'ena_f' is used before its declaration [C:/Users/leewo/Documents/GitHub/AIX2024/build/yolo_tb/yolo_tb.srcs/sources_1/imports/src/conv_maxpool_module.v:103]
WARNING: [VRFC 10-3380] identifier 'addr_f' is used before its declaration [C:/Users/leewo/Documents/GitHub/AIX2024/build/yolo_tb/yolo_tb.srcs/sources_1/imports/src/conv_maxpool_module.v:104]
WARNING: [VRFC 10-3380] identifier 'addr_f' is used before its declaration [C:/Users/leewo/Documents/GitHub/AIX2024/build/yolo_tb/yolo_tb.srcs/sources_1/imports/src/conv_maxpool_module.v:105]
WARNING: [VRFC 10-3380] identifier 'addr_f' is used before its declaration [C:/Users/leewo/Documents/GitHub/AIX2024/build/yolo_tb/yolo_tb.srcs/sources_1/imports/src/conv_maxpool_module.v:106]
WARNING: [VRFC 10-3380] identifier 'Ni_BITSHIFT' is used before its declaration [C:/Users/leewo/Documents/GitHub/AIX2024/build/yolo_tb/yolo_tb.srcs/sources_1/imports/src/conv_maxpool_module.v:110]
WARNING: [VRFC 10-3380] identifier 'Ni_BITSHIFT' is used before its declaration [C:/Users/leewo/Documents/GitHub/AIX2024/build/yolo_tb/yolo_tb.srcs/sources_1/imports/src/conv_maxpool_module.v:111]
WARNING: [VRFC 10-3380] identifier 'Ni_BITSHIFT' is used before its declaration [C:/Users/leewo/Documents/GitHub/AIX2024/build/yolo_tb/yolo_tb.srcs/sources_1/imports/src/conv_maxpool_module.v:112]
WARNING: [VRFC 10-3380] identifier 'din_f' is used before its declaration [C:/Users/leewo/Documents/GitHub/AIX2024/build/yolo_tb/yolo_tb.srcs/sources_1/imports/src/conv_maxpool_module.v:115]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leewo/Documents/GitHub/AIX2024/build/yolo_tb/yolo_tb.srcs/sources_1/imports/src/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leewo/Documents/GitHub/AIX2024/build/yolo_tb/yolo_tb.srcs/sources_1/imports/src/mac_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leewo/Documents/GitHub/AIX2024/build/yolo_tb/yolo_tb.srcs/sources_1/imports/src/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
WARNING: [VRFC 10-3380] identifier 'Ni' is used before its declaration [C:/Users/leewo/Documents/GitHub/AIX2024/build/yolo_tb/yolo_tb.srcs/sources_1/imports/src/define.v:328]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leewo/Documents/GitHub/AIX2024/build/yolo_tb/yolo_tb.srcs/sim_1/imports/sim/conv_maxpool_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_maxpool_module_tb
WARNING: [VRFC 10-3380] identifier 'weight_counter_t2' is used before its declaration [C:/Users/leewo/Documents/GitHub/AIX2024/build/yolo_tb/yolo_tb.srcs/sim_1/imports/sim/conv_maxpool_module_tb.v:227]
WARNING: [VRFC 10-3380] identifier 'bias_counter_t2' is used before its declaration [C:/Users/leewo/Documents/GitHub/AIX2024/build/yolo_tb/yolo_tb.srcs/sim_1/imports/sim/conv_maxpool_module_tb.v:234]
WARNING: [VRFC 10-3380] identifier 'ifm_counter_t2' is used before its declaration [C:/Users/leewo/Documents/GitHub/AIX2024/build/yolo_tb/yolo_tb.srcs/sim_1/imports/sim/conv_maxpool_module_tb.v:240]
