Item(by='wmf', descendants=None, kids=None, score=None, time=1602017963, title=None, item_type='comment', url=None, parent=24700875, text='DRAM has followed Dennard scaling but that has slowed just as it has for logic. <a href="https:&#x2F;&#x2F;semiengineering.com&#x2F;1xnm-dram-challenges&#x2F;" rel="nofollow">https:&#x2F;&#x2F;semiengineering.com&#x2F;1xnm-dram-challenges&#x2F;</a><p>I don&#x27;t know why you would expect a 6T SRAM cell to ever be smaller than a 1T DRAM cell given that both of them are scaling. Also, DRAM die sizes appear to be 40-80 sq. mm which is smaller than processors. <a href="https:&#x2F;&#x2F;www.semiconductor-digest.com&#x2F;2019&#x2F;09&#x2F;13&#x2F;dram-nand-and-emerging-memory-technology-trends-and-developments-in-2019&#x2F;" rel="nofollow">https:&#x2F;&#x2F;www.semiconductor-digest.com&#x2F;2019&#x2F;09&#x2F;13&#x2F;dram-nand-an...</a>')