###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID 2fc100090fc7)
#  Generated on:      Fri Apr 20 11:58:38 2018
#  Design:            BlackJack_top
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Setup Check with Pin core/I_1/regAdd_reg[4]/CK 
Endpoint:   core/I_1/regAdd_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: core/I_1/regAdd_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: wc
Other End Arrival Time          5.000
- Setup                        -0.569
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.069
- Arrival Time                  7.814
= Slack Time                   95.255
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                           |       |                    |           |       |  Time   |   Time   | 
     |---------------------------+-------+--------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                |           |       |   5.000 |  100.255 | 
     | IO_CLK/PAD                |   ^   | clk                | PADDI     | 0.000 |   5.000 |  100.255 | 
     | IO_CLK/Y                  |   ^   | s_clk              | PADDI     | 0.000 |   5.000 |  100.255 | 
     | core/I_1/regAdd_reg[0]/CK |   ^   | s_clk              | DFFRHQX1  | 0.000 |   5.000 |  100.255 | 
     | core/I_1/regAdd_reg[0]/Q  |   v   | core/I_1/regAdd[0] | DFFRHQX1  | 1.528 |   6.528 |  101.783 | 
     | U141/A                    |   v   | core/I_1/regAdd[0] | NAND2X1   | 0.000 |   6.528 |  101.783 | 
     | U141/Y                    |   ^   | n116               | NAND2X1   | 0.090 |   6.618 |  101.873 | 
     | U143/B                    |   ^   | n116               | NAND2BX1  | 0.000 |   6.618 |  101.873 | 
     | U143/Y                    |   v   | n119               | NAND2BX1  | 0.087 |   6.705 |  101.960 | 
     | U94/A1N                   |   v   | n119               | OAI2BB1X2 | 0.000 |   6.705 |  101.960 | 
     | U94/Y                     |   v   | n123               | OAI2BB1X2 | 0.188 |   6.893 |  102.148 | 
     | U93/B1                    |   v   | n123               | OAI222X4  | 0.000 |   6.893 |  102.148 | 
     | U93/Y                     |   ^   | n128               | OAI222X4  | 0.139 |   7.032 |  102.287 | 
     | U80/A0                    |   ^   | n128               | OAI222X2  | 0.000 |   7.032 |  102.287 | 
     | U80/Y                     |   v   | n131               | OAI222X2  | 0.268 |   7.300 |  102.555 | 
     | U152/B                    |   v   | n131               | NAND2XL   | 0.000 |   7.300 |  102.555 | 
     | U152/Y                    |   ^   | n129               | NAND2XL   | 0.137 |   7.437 |  102.692 | 
     | U153/C0                   |   ^   | n129               | OAI211X1  | 0.000 |   7.437 |  102.692 | 
     | U153/Y                    |   v   | n132               | OAI211X1  | 0.156 |   7.593 |  102.848 | 
     | U89/B                     |   v   | n132               | XNOR2X1   | 0.000 |   7.593 |  102.848 | 
     | U89/Y                     |   ^   | n53                | XNOR2X1   | 0.221 |   7.814 |  103.069 | 
     | core/I_1/regAdd_reg[4]/D  |   ^   | n53                | DFFRHQX2  | 0.000 |   7.814 |  103.069 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                           |       |       |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk   |          |       |   5.000 |  -90.255 | 
     | IO_CLK/PAD                |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -90.255 | 
     | IO_CLK/Y                  |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -90.255 | 
     | core/I_1/regAdd_reg[4]/CK |   ^   | s_clk | DFFRHQX2 | 0.000 |   5.000 |  -90.255 | 
     +-----------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin core/I_1/regAdd_reg[3]/CK 
Endpoint:   core/I_1/regAdd_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: core/I_1/regAdd_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: wc
Other End Arrival Time          5.000
- Setup                        -0.565
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.065
- Arrival Time                  7.746
= Slack Time                   95.319
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                           |       |                    |           |       |  Time   |   Time   | 
     |---------------------------+-------+--------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                |           |       |   5.000 |  100.319 | 
     | IO_CLK/PAD                |   ^   | clk                | PADDI     | 0.000 |   5.000 |  100.319 | 
     | IO_CLK/Y                  |   ^   | s_clk              | PADDI     | 0.000 |   5.000 |  100.319 | 
     | core/I_1/regAdd_reg[0]/CK |   ^   | s_clk              | DFFRHQX1  | 0.000 |   5.000 |  100.319 | 
     | core/I_1/regAdd_reg[0]/Q  |   ^   | core/I_1/regAdd[0] | DFFRHQX1  | 1.557 |   6.557 |  101.876 | 
     | U141/A                    |   ^   | core/I_1/regAdd[0] | NAND2X1   | 0.000 |   6.557 |  101.876 | 
     | U141/Y                    |   v   | n116               | NAND2X1   | 0.122 |   6.679 |  101.998 | 
     | U143/B                    |   v   | n116               | NAND2BX1  | 0.000 |   6.679 |  101.998 | 
     | U143/Y                    |   ^   | n119               | NAND2BX1  | 0.073 |   6.752 |  102.071 | 
     | U94/A1N                   |   ^   | n119               | OAI2BB1X2 | 0.000 |   6.752 |  102.071 | 
     | U94/Y                     |   ^   | n123               | OAI2BB1X2 | 0.199 |   6.951 |  102.270 | 
     | U93/B1                    |   ^   | n123               | OAI222X4  | 0.000 |   6.951 |  102.270 | 
     | U93/Y                     |   v   | n128               | OAI222X4  | 0.224 |   7.174 |  102.493 | 
     | U148/A                    |   v   | n128               | INVXL     | 0.000 |   7.174 |  102.494 | 
     | U148/Y                    |   ^   | n124               | INVXL     | 0.149 |   7.323 |  102.642 | 
     | U149/B0                   |   ^   | n124               | OAI221X1  | 0.000 |   7.323 |  102.642 | 
     | U149/Y                    |   v   | n125               | OAI221X1  | 0.199 |   7.523 |  102.842 | 
     | U150/B                    |   v   | n125               | XNOR2X1   | 0.000 |   7.523 |  102.842 | 
     | U150/Y                    |   ^   | n54                | XNOR2X1   | 0.224 |   7.746 |  103.065 | 
     | core/I_1/regAdd_reg[3]/D  |   ^   | n54                | DFFRHQX1  | 0.000 |   7.746 |  103.065 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                           |       |       |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk   |          |       |   5.000 |  -90.319 | 
     | IO_CLK/PAD                |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -90.319 | 
     | IO_CLK/Y                  |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -90.319 | 
     | core/I_1/regAdd_reg[3]/CK |   ^   | s_clk | DFFRHQX1 | 0.000 |   5.000 |  -90.319 | 
     +-----------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin core/I_2/state_reg[1]/CK 
Endpoint:   core/I_2/state_reg[1]/D  (^) checked with  leading edge of 'clk'
Beginpoint: core/I_1/regAdd_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: wc
Other End Arrival Time          5.000
- Setup                        -0.563
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.063
- Arrival Time                  7.561
= Slack Time                   95.503
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                           |       |                    |           |       |  Time   |   Time   | 
     |---------------------------+-------+--------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                |           |       |   5.000 |  100.503 | 
     | IO_CLK/PAD                |   ^   | clk                | PADDI     | 0.000 |   5.000 |  100.503 | 
     | IO_CLK/Y                  |   ^   | s_clk              | PADDI     | 0.000 |   5.000 |  100.503 | 
     | core/I_1/regAdd_reg[2]/CK |   ^   | s_clk              | DFFRHQX2  | 0.000 |   5.000 |  100.503 | 
     | core/I_1/regAdd_reg[2]/Q  |   ^   | core/I_1/regAdd[2] | DFFRHQX2  | 1.564 |   6.564 |  102.067 | 
     | U104/A                    |   ^   | core/I_1/regAdd[2] | OR2X1     | 0.000 |   6.564 |  102.067 | 
     | U104/Y                    |   ^   | n74                | OR2X1     | 0.132 |   6.697 |  102.199 | 
     | U91/B0                    |   ^   | n74                | OAI211X2  | 0.000 |   6.697 |  102.199 | 
     | U91/Y                     |   v   | n73                | OAI211X2  | 0.163 |   6.860 |  102.363 | 
     | U100/A                    |   v   | n73                | INVXL     | 0.000 |   6.860 |  102.363 | 
     | U100/Y                    |   ^   | n75                | INVXL     | 0.128 |   6.988 |  102.490 | 
     | U112/A                    |   ^   | n75                | NOR2X1    | 0.000 |   6.988 |  102.490 | 
     | U112/Y                    |   v   | n110               | NOR2X1    | 0.087 |   7.075 |  102.577 | 
     | U71/A0N                   |   v   | n110               | OAI2BB1XL | 0.000 |   7.075 |  102.577 | 
     | U71/Y                     |   v   | n77                | OAI2BB1XL | 0.122 |   7.196 |  102.699 | 
     | U113/A1                   |   v   | n77                | AOI211X1  | 0.000 |   7.196 |  102.699 | 
     | U113/Y                    |   ^   | n78                | AOI211X1  | 0.144 |   7.340 |  102.843 | 
     | U114/B0                   |   ^   | n78                | AOI31X1   | 0.000 |   7.340 |  102.843 | 
     | U114/Y                    |   v   | n83                | AOI31X1   | 0.089 |   7.429 |  102.932 | 
     | U120/A                    |   v   | n83                | NAND4X1   | 0.000 |   7.429 |  102.932 | 
     | U120/Y                    |   ^   | n64                | NAND4X1   | 0.131 |   7.561 |  103.063 | 
     | core/I_2/state_reg[1]/D   |   ^   | n64                | DFFRHQX2  | 0.000 |   7.561 |  103.063 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   5.000 |  -90.503 | 
     | IO_CLK/PAD               |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -90.503 | 
     | IO_CLK/Y                 |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -90.503 | 
     | core/I_2/state_reg[1]/CK |   ^   | s_clk | DFFRHQX2 | 0.000 |   5.000 |  -90.503 | 
     +----------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin core/I_1/regLoad_reg[3]/CK 
Endpoint:   core/I_1/regLoad_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: core/I_2/state_reg[0]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: wc
Other End Arrival Time          5.000
- Setup                        -0.565
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.065
- Arrival Time                  7.517
= Slack Time                   95.548
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |        Net        |   Cell   | Delay | Arrival | Required | 
     |                           |       |                   |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk               |          |       |   5.000 |  100.548 | 
     | IO_CLK/PAD                |   ^   | clk               | PADDI    | 0.000 |   5.000 |  100.548 | 
     | IO_CLK/Y                  |   ^   | s_clk             | PADDI    | 0.000 |   5.000 |  100.548 | 
     | core/I_2/state_reg[0]/CK  |   ^   | s_clk             | DFFRHQX2 | 0.000 |   5.000 |  100.548 | 
     | core/I_2/state_reg[0]/Q   |   v   | core/I_2/state[0] | DFFRHQX2 | 1.554 |   6.554 |  102.102 | 
     | U83/A                     |   v   | core/I_2/state[0] | INVX2    | 0.000 |   6.554 |  102.102 | 
     | U83/Y                     |   ^   | n96               | INVX2    | 0.097 |   6.651 |  102.200 | 
     | U116/B                    |   ^   | n96               | NAND2X1  | 0.000 |   6.652 |  102.200 | 
     | U116/Y                    |   v   | n85               | NAND2X1  | 0.085 |   6.736 |  102.285 | 
     | U117/B                    |   v   | n85               | NOR2X1   | 0.000 |   6.736 |  102.285 | 
     | U117/Y                    |   ^   | n91               | NOR2X1   | 0.132 |   6.869 |  102.417 | 
     | U86/A0                    |   ^   | n91               | OAI21X1  | 0.000 |   6.869 |  102.417 | 
     | U86/Y                     |   v   | n90               | OAI21X1  | 0.190 |   7.059 |  102.607 | 
     | U85/A                     |   v   | n90               | NAND2X2  | 0.000 |   7.059 |  102.607 | 
     | U85/Y                     |   ^   | n113              | NAND2X2  | 0.099 |   7.158 |  102.706 | 
     | U127/A                    |   ^   | n113              | INVX1    | 0.000 |   7.158 |  102.706 | 
     | U127/Y                    |   v   | n115              | INVX1    | 0.086 |   7.243 |  102.792 | 
     | U84/C0                    |   v   | n115              | AOI211X4 | 0.000 |   7.243 |  102.792 | 
     | U84/Y                     |   ^   | n114              | AOI211X4 | 0.100 |   7.343 |  102.891 | 
     | U139/B0                   |   ^   | n114              | AO22XL   | 0.000 |   7.343 |  102.891 | 
     | U139/Y                    |   ^   | n59               | AO22XL   | 0.174 |   7.517 |  103.065 | 
     | core/I_1/regLoad_reg[3]/D |   ^   | n59               | DFFRHQX1 | 0.000 |   7.517 |  103.065 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                            |       |       |          |       |  Time   |   Time   | 
     |----------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                        |   ^   | clk   |          |       |   5.000 |  -90.548 | 
     | IO_CLK/PAD                 |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -90.548 | 
     | IO_CLK/Y                   |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -90.548 | 
     | core/I_1/regLoad_reg[3]/CK |   ^   | s_clk | DFFRHQX1 | 0.000 |   5.000 |  -90.548 | 
     +------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin core/I_1/regLoad_reg[0]/CK 
Endpoint:   core/I_1/regLoad_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: core/I_2/state_reg[0]/Q   (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: wc
Other End Arrival Time          5.000
- Setup                        -0.565
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.065
- Arrival Time                  7.516
= Slack Time                   95.549
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |        Net        |   Cell   | Delay | Arrival | Required | 
     |                           |       |                   |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk               |          |       |   5.000 |  100.549 | 
     | IO_CLK/PAD                |   ^   | clk               | PADDI    | 0.000 |   5.000 |  100.549 | 
     | IO_CLK/Y                  |   ^   | s_clk             | PADDI    | 0.000 |   5.000 |  100.549 | 
     | core/I_2/state_reg[0]/CK  |   ^   | s_clk             | DFFRHQX2 | 0.000 |   5.000 |  100.549 | 
     | core/I_2/state_reg[0]/Q   |   v   | core/I_2/state[0] | DFFRHQX2 | 1.554 |   6.554 |  102.103 | 
     | U83/A                     |   v   | core/I_2/state[0] | INVX2    | 0.000 |   6.554 |  102.103 | 
     | U83/Y                     |   ^   | n96               | INVX2    | 0.097 |   6.651 |  102.200 | 
     | U116/B                    |   ^   | n96               | NAND2X1  | 0.000 |   6.652 |  102.201 | 
     | U116/Y                    |   v   | n85               | NAND2X1  | 0.085 |   6.736 |  102.285 | 
     | U117/B                    |   v   | n85               | NOR2X1   | 0.000 |   6.736 |  102.285 | 
     | U117/Y                    |   ^   | n91               | NOR2X1   | 0.132 |   6.869 |  102.418 | 
     | U86/A0                    |   ^   | n91               | OAI21X1  | 0.000 |   6.869 |  102.418 | 
     | U86/Y                     |   v   | n90               | OAI21X1  | 0.190 |   7.059 |  102.608 | 
     | U85/A                     |   v   | n90               | NAND2X2  | 0.000 |   7.059 |  102.608 | 
     | U85/Y                     |   ^   | n113              | NAND2X2  | 0.099 |   7.158 |  102.707 | 
     | U127/A                    |   ^   | n113              | INVX1    | 0.000 |   7.158 |  102.707 | 
     | U127/Y                    |   v   | n115              | INVX1    | 0.086 |   7.243 |  102.792 | 
     | U84/C0                    |   v   | n115              | AOI211X4 | 0.000 |   7.243 |  102.792 | 
     | U84/Y                     |   ^   | n114              | AOI211X4 | 0.100 |   7.343 |  102.892 | 
     | U140/B0                   |   ^   | n114              | AO22XL   | 0.000 |   7.343 |  102.892 | 
     | U140/Y                    |   ^   | n57               | AO22XL   | 0.173 |   7.516 |  103.065 | 
     | core/I_1/regLoad_reg[0]/D |   ^   | n57               | DFFRHQX1 | 0.000 |   7.516 |  103.065 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                            |       |       |          |       |  Time   |   Time   | 
     |----------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                        |   ^   | clk   |          |       |   5.000 |  -90.549 | 
     | IO_CLK/PAD                 |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -90.549 | 
     | IO_CLK/Y                   |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -90.549 | 
     | core/I_1/regLoad_reg[0]/CK |   ^   | s_clk | DFFRHQX1 | 0.000 |   5.000 |  -90.549 | 
     +------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin core/I_1/regLoad_reg[1]/CK 
Endpoint:   core/I_1/regLoad_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: core/I_2/state_reg[0]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: wc
Other End Arrival Time          5.000
- Setup                        -0.565
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.065
- Arrival Time                  7.515
= Slack Time                   95.550
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |        Net        |   Cell   | Delay | Arrival | Required | 
     |                           |       |                   |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk               |          |       |   5.000 |  100.550 | 
     | IO_CLK/PAD                |   ^   | clk               | PADDI    | 0.000 |   5.000 |  100.550 | 
     | IO_CLK/Y                  |   ^   | s_clk             | PADDI    | 0.000 |   5.000 |  100.550 | 
     | core/I_2/state_reg[0]/CK  |   ^   | s_clk             | DFFRHQX2 | 0.000 |   5.000 |  100.550 | 
     | core/I_2/state_reg[0]/Q   |   ^   | core/I_2/state[0] | DFFRHQX2 | 1.599 |   6.599 |  102.149 | 
     | U83/A                     |   ^   | core/I_2/state[0] | INVX2    | 0.000 |   6.599 |  102.149 | 
     | U83/Y                     |   v   | n96               | INVX2    | 0.103 |   6.702 |  102.252 | 
     | U116/B                    |   v   | n96               | NAND2X1  | 0.000 |   6.702 |  102.252 | 
     | U116/Y                    |   ^   | n85               | NAND2X1  | 0.059 |   6.761 |  102.311 | 
     | U117/B                    |   ^   | n85               | NOR2X1   | 0.000 |   6.761 |  102.311 | 
     | U117/Y                    |   v   | n91               | NOR2X1   | 0.072 |   6.833 |  102.383 | 
     | U86/A0                    |   v   | n91               | OAI21X1  | 0.000 |   6.833 |  102.383 | 
     | U86/Y                     |   ^   | n90               | OAI21X1  | 0.137 |   6.970 |  102.520 | 
     | U85/A                     |   ^   | n90               | NAND2X2  | 0.000 |   6.970 |  102.520 | 
     | U85/Y                     |   v   | n113              | NAND2X2  | 0.130 |   7.100 |  102.650 | 
     | U127/A                    |   v   | n113              | INVX1    | 0.000 |   7.100 |  102.650 | 
     | U127/Y                    |   ^   | n115              | INVX1    | 0.100 |   7.199 |  102.749 | 
     | U84/C0                    |   ^   | n115              | AOI211X4 | 0.000 |   7.199 |  102.749 | 
     | U84/Y                     |   v   | n114              | AOI211X4 | 0.064 |   7.263 |  102.813 | 
     | U136/A                    |   v   | n114              | INVXL    | 0.000 |   7.263 |  102.813 | 
     | U136/Y                    |   ^   | n112              | INVXL    | 0.085 |   7.348 |  102.898 | 
     | U137/B1                   |   ^   | n112              | OA22X1   | 0.000 |   7.348 |  102.898 | 
     | U137/Y                    |   ^   | n61               | OA22X1   | 0.167 |   7.515 |  103.065 | 
     | core/I_1/regLoad_reg[1]/D |   ^   | n61               | DFFRHQX1 | 0.000 |   7.515 |  103.065 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                            |       |       |          |       |  Time   |   Time   | 
     |----------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                        |   ^   | clk   |          |       |   5.000 |  -90.550 | 
     | IO_CLK/PAD                 |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -90.550 | 
     | IO_CLK/Y                   |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -90.550 | 
     | core/I_1/regLoad_reg[1]/CK |   ^   | s_clk | DFFRHQX1 | 0.000 |   5.000 |  -90.550 | 
     +------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin core/I_1/regLoad_reg[2]/CK 
Endpoint:   core/I_1/regLoad_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: core/I_2/state_reg[0]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: wc
Other End Arrival Time          5.000
- Setup                        -0.569
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.069
- Arrival Time                  7.514
= Slack Time                   95.555
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |        Net        |   Cell   | Delay | Arrival | Required | 
     |                           |       |                   |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk               |          |       |   5.000 |  100.555 | 
     | IO_CLK/PAD                |   ^   | clk               | PADDI    | 0.000 |   5.000 |  100.555 | 
     | IO_CLK/Y                  |   ^   | s_clk             | PADDI    | 0.000 |   5.000 |  100.555 | 
     | core/I_2/state_reg[0]/CK  |   ^   | s_clk             | DFFRHQX2 | 0.000 |   5.000 |  100.555 | 
     | core/I_2/state_reg[0]/Q   |   ^   | core/I_2/state[0] | DFFRHQX2 | 1.599 |   6.599 |  102.154 | 
     | U83/A                     |   ^   | core/I_2/state[0] | INVX2    | 0.000 |   6.599 |  102.154 | 
     | U83/Y                     |   v   | n96               | INVX2    | 0.103 |   6.702 |  102.257 | 
     | U116/B                    |   v   | n96               | NAND2X1  | 0.000 |   6.702 |  102.257 | 
     | U116/Y                    |   ^   | n85               | NAND2X1  | 0.059 |   6.761 |  102.316 | 
     | U117/B                    |   ^   | n85               | NOR2X1   | 0.000 |   6.761 |  102.316 | 
     | U117/Y                    |   v   | n91               | NOR2X1   | 0.072 |   6.833 |  102.388 | 
     | U86/A0                    |   v   | n91               | OAI21X1  | 0.000 |   6.833 |  102.388 | 
     | U86/Y                     |   ^   | n90               | OAI21X1  | 0.137 |   6.970 |  102.525 | 
     | U85/A                     |   ^   | n90               | NAND2X2  | 0.000 |   6.970 |  102.525 | 
     | U85/Y                     |   v   | n113              | NAND2X2  | 0.130 |   7.100 |  102.654 | 
     | U127/A                    |   v   | n113              | INVX1    | 0.000 |   7.100 |  102.654 | 
     | U127/Y                    |   ^   | n115              | INVX1    | 0.100 |   7.199 |  102.754 | 
     | U84/C0                    |   ^   | n115              | AOI211X4 | 0.000 |   7.199 |  102.754 | 
     | U84/Y                     |   v   | n114              | AOI211X4 | 0.064 |   7.263 |  102.818 | 
     | U136/A                    |   v   | n114              | INVXL    | 0.000 |   7.263 |  102.818 | 
     | U136/Y                    |   ^   | n112              | INVXL    | 0.085 |   7.348 |  102.903 | 
     | U138/B1                   |   ^   | n112              | OA22X1   | 0.000 |   7.348 |  102.903 | 
     | U138/Y                    |   ^   | n60               | OA22X1   | 0.167 |   7.514 |  103.069 | 
     | core/I_1/regLoad_reg[2]/D |   ^   | n60               | DFFRHQX2 | 0.000 |   7.514 |  103.069 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                            |       |       |          |       |  Time   |   Time   | 
     |----------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                        |   ^   | clk   |          |       |   5.000 |  -90.555 | 
     | IO_CLK/PAD                 |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -90.555 | 
     | IO_CLK/Y                   |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -90.555 | 
     | core/I_1/regLoad_reg[2]/CK |   ^   | s_clk | DFFRHQX2 | 0.000 |   5.000 |  -90.555 | 
     +------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin core/I_1/regAdd_reg[1]/CK 
Endpoint:   core/I_1/regAdd_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: core/I_2/state_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: wc
Other End Arrival Time          5.000
- Setup                        -0.570
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.070
- Arrival Time                  7.489
= Slack Time                   95.581
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |        Net        |   Cell   | Delay | Arrival | Required | 
     |                          |       |                   |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk               |          |       |   5.000 |  100.581 | 
     | IO_CLK/PAD               |   ^   | clk               | PADDI    | 0.000 |   5.000 |  100.581 | 
     | IO_CLK/Y                 |   ^   | s_clk             | PADDI    | 0.000 |   5.000 |  100.581 | 
     | core/I_2/state_reg[1]/CK |   ^   | s_clk             | DFFRHQX2 | 0.000 |   5.000 |  100.581 | 
     | core/I_2/state_reg[1]/Q  |   ^   | core/I_2/state[1] | DFFRHQX2 | 1.577 |   6.577 |  102.158 | 
     | U82/A                    |   ^   | core/I_2/state[1] | INVX2    | 0.000 |   6.577 |  102.158 | 
     | U82/Y                    |   v   | n106              | INVX2    | 0.092 |   6.669 |  102.250 | 
     | U73/A                    |   v   | n106              | NOR2X2   | 0.000 |   6.669 |  102.250 | 
     | U73/Y                    |   ^   | n92               | NOR2X2   | 0.114 |   6.783 |  102.364 | 
     | U109/A                   |   ^   | n92               | INVXL    | 0.000 |   6.783 |  102.364 | 
     | U109/Y                   |   v   | n84               | INVXL    | 0.144 |   6.927 |  102.508 | 
     | U96/C0                   |   v   | n84               | AOI211X4 | 0.000 |   6.927 |  102.509 | 
     | U96/Y                    |   ^   | n130              | AOI211X4 | 0.146 |   7.073 |  102.654 | 
     | U144/A                   |   ^   | n130              | NAND3XL  | 0.000 |   7.073 |  102.654 | 
     | U144/Y                   |   v   | n117              | NAND3XL  | 0.202 |   7.275 |  102.856 | 
     | U88/B                    |   v   | n117              | XNOR2X1  | 0.000 |   7.275 |  102.856 | 
     | U88/Y                    |   ^   | n56               | XNOR2X1  | 0.213 |   7.489 |  103.070 | 
     | core/I_1/regAdd_reg[1]/D |   ^   | n56               | DFFRHQX2 | 0.000 |   7.489 |  103.070 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                           |       |       |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk   |          |       |   5.000 |  -90.581 | 
     | IO_CLK/PAD                |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -90.581 | 
     | IO_CLK/Y                  |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -90.581 | 
     | core/I_1/regAdd_reg[1]/CK |   ^   | s_clk | DFFRHQX2 | 0.000 |   5.000 |  -90.581 | 
     +-----------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin core/I_1/regAdd_reg[2]/CK 
Endpoint:   core/I_1/regAdd_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: core/I_2/state_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: wc
Other End Arrival Time          5.000
- Setup                        -0.569
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.069
- Arrival Time                  7.480
= Slack Time                   95.589
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |        Net        |   Cell   | Delay | Arrival | Required | 
     |                          |       |                   |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk               |          |       |   5.000 |  100.589 | 
     | IO_CLK/PAD               |   ^   | clk               | PADDI    | 0.000 |   5.000 |  100.589 | 
     | IO_CLK/Y                 |   ^   | s_clk             | PADDI    | 0.000 |   5.000 |  100.589 | 
     | core/I_2/state_reg[1]/CK |   ^   | s_clk             | DFFRHQX2 | 0.000 |   5.000 |  100.589 | 
     | core/I_2/state_reg[1]/Q  |   ^   | core/I_2/state[1] | DFFRHQX2 | 1.577 |   6.577 |  102.166 | 
     | U82/A                    |   ^   | core/I_2/state[1] | INVX2    | 0.000 |   6.577 |  102.166 | 
     | U82/Y                    |   v   | n106              | INVX2    | 0.092 |   6.669 |  102.258 | 
     | U73/A                    |   v   | n106              | NOR2X2   | 0.000 |   6.669 |  102.258 | 
     | U73/Y                    |   ^   | n92               | NOR2X2   | 0.114 |   6.783 |  102.372 | 
     | U109/A                   |   ^   | n92               | INVXL    | 0.000 |   6.783 |  102.372 | 
     | U109/Y                   |   v   | n84               | INVXL    | 0.144 |   6.927 |  102.516 | 
     | U96/C0                   |   v   | n84               | AOI211X4 | 0.000 |   6.927 |  102.516 | 
     | U96/Y                    |   ^   | n130              | AOI211X4 | 0.146 |   7.073 |  102.662 | 
     | U72/C0                   |   ^   | n130              | OAI221X2 | 0.000 |   7.073 |  102.662 | 
     | U72/Y                    |   v   | n122              | OAI221X2 | 0.193 |   7.266 |  102.855 | 
     | U79/B                    |   v   | n122              | XNOR2X1  | 0.000 |   7.266 |  102.855 | 
     | U79/Y                    |   ^   | n55               | XNOR2X1  | 0.214 |   7.480 |  103.069 | 
     | core/I_1/regAdd_reg[2]/D |   ^   | n55               | DFFRHQX2 | 0.000 |   7.480 |  103.069 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                           |       |       |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk   |          |       |   5.000 |  -90.589 | 
     | IO_CLK/PAD                |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -90.589 | 
     | IO_CLK/Y                  |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -90.589 | 
     | core/I_1/regAdd_reg[2]/CK |   ^   | s_clk | DFFRHQX2 | 0.000 |   5.000 |  -90.589 | 
     +-----------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin core/I_2/state_reg[0]/CK 
Endpoint:   core/I_2/state_reg[0]/D  (^) checked with  leading edge of 'clk'
Beginpoint: core/I_1/regAdd_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: wc
Other End Arrival Time          5.000
- Setup                        -0.559
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.059
- Arrival Time                  7.427
= Slack Time                   95.632
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |        Net         |   Cell   | Delay | Arrival | Required | 
     |                           |       |                    |          |       |  Time   |   Time   | 
     |---------------------------+-------+--------------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk                |          |       |   5.000 |  100.632 | 
     | IO_CLK/PAD                |   ^   | clk                | PADDI    | 0.000 |   5.000 |  100.632 | 
     | IO_CLK/Y                  |   ^   | s_clk              | PADDI    | 0.000 |   5.000 |  100.632 | 
     | core/I_1/regAdd_reg[2]/CK |   ^   | s_clk              | DFFRHQX2 | 0.000 |   5.000 |  100.632 | 
     | core/I_1/regAdd_reg[2]/Q  |   ^   | core/I_1/regAdd[2] | DFFRHQX2 | 1.564 |   6.564 |  102.196 | 
     | U104/A                    |   ^   | core/I_1/regAdd[2] | OR2X1    | 0.000 |   6.564 |  102.197 | 
     | U104/Y                    |   ^   | n74                | OR2X1    | 0.132 |   6.697 |  102.329 | 
     | U91/B0                    |   ^   | n74                | OAI211X2 | 0.000 |   6.697 |  102.329 | 
     | U91/Y                     |   v   | n73                | OAI211X2 | 0.163 |   6.860 |  102.492 | 
     | U100/A                    |   v   | n73                | INVXL    | 0.000 |   6.860 |  102.492 | 
     | U100/Y                    |   ^   | n75                | INVXL    | 0.128 |   6.988 |  102.620 | 
     | U81/A                     |   ^   | n75                | NOR3X2   | 0.000 |   6.988 |  102.620 | 
     | U81/Y                     |   v   | n100               | NOR3X2   | 0.083 |   7.071 |  102.703 | 
     | U132/A2                   |   v   | n100               | OAI32X1  | 0.000 |   7.071 |  102.703 | 
     | U132/Y                    |   ^   | n105               | OAI32X1  | 0.114 |   7.185 |  102.817 | 
     | U101/A1                   |   ^   | n105               | AOI21XL  | 0.000 |   7.185 |  102.817 | 
     | U101/Y                    |   v   | n108               | AOI21XL  | 0.156 |   7.341 |  102.973 | 
     | U133/B0                   |   v   | n108               | OAI211XL | 0.000 |   7.341 |  102.973 | 
     | U133/Y                    |   ^   | n65                | OAI211XL | 0.086 |   7.427 |  103.059 | 
     | core/I_2/state_reg[0]/D   |   ^   | n65                | DFFRHQX2 | 0.000 |   7.427 |  103.059 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   5.000 |  -90.632 | 
     | IO_CLK/PAD               |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -90.632 | 
     | IO_CLK/Y                 |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -90.632 | 
     | core/I_2/state_reg[0]/CK |   ^   | s_clk | DFFRHQX2 | 0.000 |   5.000 |  -90.632 | 
     +----------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin core/I_1/regAdd_reg[0]/CK 
Endpoint:   core/I_1/regAdd_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: core/I_2/state_reg[1]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: wc
Other End Arrival Time          5.000
- Setup                        -0.566
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.066
- Arrival Time                  7.408
= Slack Time                   95.658
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |        Net        |   Cell   | Delay | Arrival | Required | 
     |                          |       |                   |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk               |          |       |   5.000 |  100.658 | 
     | IO_CLK/PAD               |   ^   | clk               | PADDI    | 0.000 |   5.000 |  100.658 | 
     | IO_CLK/Y                 |   ^   | s_clk             | PADDI    | 0.000 |   5.000 |  100.658 | 
     | core/I_2/state_reg[1]/CK |   ^   | s_clk             | DFFRHQX2 | 0.000 |   5.000 |  100.658 | 
     | core/I_2/state_reg[1]/Q  |   ^   | core/I_2/state[1] | DFFRHQX2 | 1.577 |   6.577 |  102.235 | 
     | U82/A                    |   ^   | core/I_2/state[1] | INVX2    | 0.000 |   6.577 |  102.235 | 
     | U82/Y                    |   v   | n106              | INVX2    | 0.092 |   6.669 |  102.327 | 
     | U73/A                    |   v   | n106              | NOR2X2   | 0.000 |   6.669 |  102.327 | 
     | U73/Y                    |   ^   | n92               | NOR2X2   | 0.114 |   6.783 |  102.441 | 
     | U109/A                   |   ^   | n92               | INVXL    | 0.000 |   6.783 |  102.441 | 
     | U109/Y                   |   v   | n84               | INVXL    | 0.144 |   6.927 |  102.586 | 
     | U96/C0                   |   v   | n84               | AOI211X4 | 0.000 |   6.927 |  102.586 | 
     | U96/Y                    |   ^   | n130              | AOI211X4 | 0.146 |   7.073 |  102.731 | 
     | U134/B                   |   ^   | n130              | NAND2XL  | 0.000 |   7.073 |  102.731 | 
     | U134/Y                   |   v   | n111              | NAND2XL  | 0.142 |   7.216 |  102.874 | 
     | U135/B                   |   v   | n111              | XNOR2X1  | 0.000 |   7.216 |  102.874 | 
     | U135/Y                   |   ^   | n62               | XNOR2X1  | 0.192 |   7.408 |  103.066 | 
     | core/I_1/regAdd_reg[0]/D |   ^   | n62               | DFFRHQX1 | 0.000 |   7.408 |  103.066 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                           |       |       |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk   |          |       |   5.000 |  -90.658 | 
     | IO_CLK/PAD                |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -90.658 | 
     | IO_CLK/Y                  |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -90.658 | 
     | core/I_1/regAdd_reg[0]/CK |   ^   | s_clk | DFFRHQX1 | 0.000 |   5.000 |  -90.658 | 
     +-----------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin core/I_1/regLoad_reg[4]/CK 
Endpoint:   core/I_1/regLoad_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: core/I_2/state_reg[0]/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: wc
Other End Arrival Time          5.000
- Setup                        -0.558
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.058
- Arrival Time                  7.373
= Slack Time                   95.685
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |        Net        |   Cell   | Delay | Arrival | Required | 
     |                           |       |                   |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk               |          |       |   5.000 |  100.685 | 
     | IO_CLK/PAD                |   ^   | clk               | PADDI    | 0.000 |   5.000 |  100.685 | 
     | IO_CLK/Y                  |   ^   | s_clk             | PADDI    | 0.000 |   5.000 |  100.685 | 
     | core/I_2/state_reg[0]/CK  |   ^   | s_clk             | DFFRHQX2 | 0.000 |   5.000 |  100.685 | 
     | core/I_2/state_reg[0]/Q   |   ^   | core/I_2/state[0] | DFFRHQX2 | 1.599 |   6.599 |  102.284 | 
     | U83/A                     |   ^   | core/I_2/state[0] | INVX2    | 0.000 |   6.599 |  102.284 | 
     | U83/Y                     |   v   | n96               | INVX2    | 0.103 |   6.702 |  102.387 | 
     | U116/B                    |   v   | n96               | NAND2X1  | 0.000 |   6.702 |  102.387 | 
     | U116/Y                    |   ^   | n85               | NAND2X1  | 0.059 |   6.761 |  102.446 | 
     | U117/B                    |   ^   | n85               | NOR2X1   | 0.000 |   6.761 |  102.446 | 
     | U117/Y                    |   v   | n91               | NOR2X1   | 0.072 |   6.833 |  102.518 | 
     | U86/A0                    |   v   | n91               | OAI21X1  | 0.000 |   6.833 |  102.518 | 
     | U86/Y                     |   ^   | n90               | OAI21X1  | 0.137 |   6.970 |  102.655 | 
     | U85/A                     |   ^   | n90               | NAND2X2  | 0.000 |   6.970 |  102.655 | 
     | U85/Y                     |   v   | n113              | NAND2X2  | 0.130 |   7.099 |  102.785 | 
     | U127/A                    |   v   | n113              | INVX1    | 0.000 |   7.099 |  102.785 | 
     | U127/Y                    |   ^   | n115              | INVX1    | 0.100 |   7.199 |  102.884 | 
     | U84/C0                    |   ^   | n115              | AOI211X4 | 0.000 |   7.199 |  102.885 | 
     | U84/Y                     |   v   | n114              | AOI211X4 | 0.064 |   7.263 |  102.948 | 
     | U128/B0                   |   v   | n114              | AOI21XL  | 0.000 |   7.263 |  102.948 | 
     | U128/Y                    |   ^   | n58               | AOI21XL  | 0.110 |   7.373 |  103.058 | 
     | core/I_1/regLoad_reg[4]/D |   ^   | n58               | DFFRHQX1 | 0.000 |   7.373 |  103.058 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                            |       |       |          |       |  Time   |   Time   | 
     |----------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                        |   ^   | clk   |          |       |   5.000 |  -90.685 | 
     | IO_CLK/PAD                 |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -90.685 | 
     | IO_CLK/Y                   |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -90.685 | 
     | core/I_1/regLoad_reg[4]/CK |   ^   | s_clk | DFFRHQX1 | 0.000 |   5.000 |  -90.685 | 
     +------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin core/I_2/state_reg[2]/CK 
Endpoint:   core/I_2/state_reg[2]/D  (^) checked with  leading edge of 'clk'
Beginpoint: core/I_1/regAdd_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: wc
Other End Arrival Time          5.000
- Setup                        -0.571
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.071
- Arrival Time                  7.297
= Slack Time                   95.774
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |        Net         |   Cell   | Delay | Arrival | Required | 
     |                           |       |                    |          |       |  Time   |   Time   | 
     |---------------------------+-------+--------------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk                |          |       |   5.000 |  100.774 | 
     | IO_CLK/PAD                |   ^   | clk                | PADDI    | 0.000 |   5.000 |  100.774 | 
     | IO_CLK/Y                  |   ^   | s_clk              | PADDI    | 0.000 |   5.000 |  100.774 | 
     | core/I_1/regAdd_reg[2]/CK |   ^   | s_clk              | DFFRHQX2 | 0.000 |   5.000 |  100.774 | 
     | core/I_1/regAdd_reg[2]/Q  |   ^   | core/I_1/regAdd[2] | DFFRHQX2 | 1.564 |   6.564 |  102.338 | 
     | U104/A                    |   ^   | core/I_1/regAdd[2] | OR2X1    | 0.000 |   6.564 |  102.338 | 
     | U104/Y                    |   ^   | n74                | OR2X1    | 0.132 |   6.697 |  102.470 | 
     | U90/B0                    |   ^   | n74                | AOI32X2  | 0.000 |   6.697 |  102.470 | 
     | U90/Y                     |   v   | n76                | AOI32X2  | 0.093 |   6.789 |  102.563 | 
     | U105/AN                   |   v   | n76                | NAND2BX1 | 0.000 |   6.789 |  102.563 | 
     | U105/Y                    |   v   | n86                | NAND2BX1 | 0.185 |   6.975 |  102.749 | 
     | U123/C1                   |   v   | n86                | OAI222X1 | 0.000 |   6.975 |  102.749 | 
     | U123/Y                    |   ^   | n88                | OAI222X1 | 0.111 |   7.086 |  102.860 | 
     | U124/B                    |   ^   | n88                | NAND2XL  | 0.000 |   7.086 |  102.860 | 
     | U124/Y                    |   v   | n89                | NAND2XL  | 0.135 |   7.221 |  102.994 | 
     | U125/D                    |   v   | n89                | NAND4BX1 | 0.000 |   7.221 |  102.994 | 
     | U125/Y                    |   ^   | n63                | NAND4BX1 | 0.076 |   7.297 |  103.071 | 
     | core/I_2/state_reg[2]/D   |   ^   | n63                | DFFRHQX4 | 0.000 |   7.297 |  103.071 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   5.000 |  -90.774 | 
     | IO_CLK/PAD               |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -90.774 | 
     | IO_CLK/Y                 |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -90.774 | 
     | core/I_2/state_reg[2]/CK |   ^   | s_clk | DFFRHQX4 | 0.000 |   5.000 |  -90.774 | 
     +----------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin core/I_2/state_reg[3]/CK 
Endpoint:   core/I_2/state_reg[3]/D  (^) checked with  leading edge of 'clk'
Beginpoint: core/I_1/regAdd_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: wc
Other End Arrival Time          5.000
- Setup                        -0.571
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.071
- Arrival Time                  7.295
= Slack Time                   95.775
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |        Net         |   Cell   | Delay | Arrival | Required | 
     |                           |       |                    |          |       |  Time   |   Time   | 
     |---------------------------+-------+--------------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk                |          |       |   5.000 |  100.775 | 
     | IO_CLK/PAD                |   ^   | clk                | PADDI    | 0.000 |   5.000 |  100.775 | 
     | IO_CLK/Y                  |   ^   | s_clk              | PADDI    | 0.000 |   5.000 |  100.775 | 
     | core/I_1/regAdd_reg[2]/CK |   ^   | s_clk              | DFFRHQX2 | 0.000 |   5.000 |  100.775 | 
     | core/I_1/regAdd_reg[2]/Q  |   ^   | core/I_1/regAdd[2] | DFFRHQX2 | 1.564 |   6.564 |  102.339 | 
     | U104/A                    |   ^   | core/I_1/regAdd[2] | OR2X1    | 0.000 |   6.564 |  102.340 | 
     | U104/Y                    |   ^   | n74                | OR2X1    | 0.132 |   6.697 |  102.472 | 
     | U91/B0                    |   ^   | n74                | OAI211X2 | 0.000 |   6.697 |  102.472 | 
     | U91/Y                     |   v   | n73                | OAI211X2 | 0.163 |   6.860 |  102.635 | 
     | U105/B                    |   v   | n73                | NAND2BX1 | 0.000 |   6.860 |  102.635 | 
     | U105/Y                    |   ^   | n86                | NAND2BX1 | 0.111 |   6.971 |  102.746 | 
     | U106/D                    |   ^   | n86                | NAND4BX1 | 0.000 |   6.971 |  102.746 | 
     | U106/Y                    |   v   | n72                | NAND4BX1 | 0.172 |   7.143 |  102.918 | 
     | U110/A                    |   v   | n72                | NAND2XL  | 0.000 |   7.143 |  102.918 | 
     | U110/Y                    |   ^   | n66                | NAND2XL  | 0.153 |   7.295 |  103.071 | 
     | core/I_2/state_reg[3]/D   |   ^   | n66                | DFFRHQX4 | 0.000 |   7.295 |  103.071 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   5.000 |  -90.775 | 
     | IO_CLK/PAD               |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -90.775 | 
     | IO_CLK/Y                 |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -90.775 | 
     | core/I_2/state_reg[3]/CK |   ^   | s_clk | DFFRHQX4 | 0.000 |   5.000 |  -90.775 | 
     +----------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin core/I_1/score_reg[0]/CK 
Endpoint:   core/I_1/score_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: core/I_2/state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: wc
Other End Arrival Time          5.000
- Setup                        -0.565
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.065
- Arrival Time                  7.138
= Slack Time                   95.927
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |        Net        |   Cell   | Delay | Arrival | Required | 
     |                          |       |                   |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk               |          |       |   5.000 |  100.927 | 
     | IO_CLK/PAD               |   ^   | clk               | PADDI    | 0.000 |   5.000 |  100.927 | 
     | IO_CLK/Y                 |   ^   | s_clk             | PADDI    | 0.000 |   5.000 |  100.927 | 
     | core/I_2/state_reg[0]/CK |   ^   | s_clk             | DFFRHQX2 | 0.000 |   5.000 |  100.927 | 
     | core/I_2/state_reg[0]/Q  |   v   | core/I_2/state[0] | DFFRHQX2 | 1.554 |   6.554 |  102.481 | 
     | U83/A                    |   v   | core/I_2/state[0] | INVX2    | 0.000 |   6.554 |  102.481 | 
     | U83/Y                    |   ^   | n96               | INVX2    | 0.097 |   6.652 |  102.578 | 
     | U116/B                   |   ^   | n96               | NAND2X1  | 0.000 |   6.652 |  102.578 | 
     | U116/Y                   |   v   | n85               | NAND2X1  | 0.085 |   6.736 |  102.663 | 
     | U121/A                   |   v   | n85               | OR2X2    | 0.000 |   6.736 |  102.663 | 
     | U121/Y                   |   v   | n133              | OR2X2    | 0.216 |   6.952 |  102.879 | 
     | U156/S0                  |   v   | n133              | MX2XL    | 0.000 |   6.952 |  102.879 | 
     | U156/Y                   |   ^   | n48               | MX2XL    | 0.185 |   7.138 |  103.065 | 
     | core/I_1/score_reg[0]/D  |   ^   | n48               | DFFRHQX1 | 0.000 |   7.138 |  103.065 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   5.000 |  -90.927 | 
     | IO_CLK/PAD               |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -90.927 | 
     | IO_CLK/Y                 |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -90.927 | 
     | core/I_1/score_reg[0]/CK |   ^   | s_clk | DFFRHQX1 | 0.000 |   5.000 |  -90.927 | 
     +----------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin core/I_1/score_reg[1]/CK 
Endpoint:   core/I_1/score_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: core/I_2/state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: wc
Other End Arrival Time          5.000
- Setup                        -0.565
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.065
- Arrival Time                  7.138
= Slack Time                   95.927
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |        Net        |   Cell   | Delay | Arrival | Required | 
     |                          |       |                   |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk               |          |       |   5.000 |  100.927 | 
     | IO_CLK/PAD               |   ^   | clk               | PADDI    | 0.000 |   5.000 |  100.927 | 
     | IO_CLK/Y                 |   ^   | s_clk             | PADDI    | 0.000 |   5.000 |  100.927 | 
     | core/I_2/state_reg[0]/CK |   ^   | s_clk             | DFFRHQX2 | 0.000 |   5.000 |  100.927 | 
     | core/I_2/state_reg[0]/Q  |   v   | core/I_2/state[0] | DFFRHQX2 | 1.554 |   6.554 |  102.481 | 
     | U83/A                    |   v   | core/I_2/state[0] | INVX2    | 0.000 |   6.554 |  102.481 | 
     | U83/Y                    |   ^   | n96               | INVX2    | 0.097 |   6.651 |  102.579 | 
     | U116/B                   |   ^   | n96               | NAND2X1  | 0.000 |   6.652 |  102.579 | 
     | U116/Y                   |   v   | n85               | NAND2X1  | 0.085 |   6.736 |  102.664 | 
     | U121/A                   |   v   | n85               | OR2X2    | 0.000 |   6.736 |  102.664 | 
     | U121/Y                   |   v   | n133              | OR2X2    | 0.216 |   6.952 |  102.880 | 
     | U76/S0                   |   v   | n133              | MX2XL    | 0.000 |   6.952 |  102.880 | 
     | U76/Y                    |   ^   | n52               | MX2XL    | 0.185 |   7.138 |  103.065 | 
     | core/I_1/score_reg[1]/D  |   ^   | n52               | DFFRHQX1 | 0.000 |   7.138 |  103.065 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   5.000 |  -90.927 | 
     | IO_CLK/PAD               |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -90.927 | 
     | IO_CLK/Y                 |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -90.927 | 
     | core/I_1/score_reg[1]/CK |   ^   | s_clk | DFFRHQX1 | 0.000 |   5.000 |  -90.927 | 
     +----------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin core/I_1/score_reg[2]/CK 
Endpoint:   core/I_1/score_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: core/I_2/state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: wc
Other End Arrival Time          5.000
- Setup                        -0.565
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.065
- Arrival Time                  7.137
= Slack Time                   95.927
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |        Net        |   Cell   | Delay | Arrival | Required | 
     |                          |       |                   |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk               |          |       |   5.000 |  100.927 | 
     | IO_CLK/PAD               |   ^   | clk               | PADDI    | 0.000 |   5.000 |  100.927 | 
     | IO_CLK/Y                 |   ^   | s_clk             | PADDI    | 0.000 |   5.000 |  100.927 | 
     | core/I_2/state_reg[0]/CK |   ^   | s_clk             | DFFRHQX2 | 0.000 |   5.000 |  100.927 | 
     | core/I_2/state_reg[0]/Q  |   v   | core/I_2/state[0] | DFFRHQX2 | 1.554 |   6.554 |  102.481 | 
     | U83/A                    |   v   | core/I_2/state[0] | INVX2    | 0.000 |   6.554 |  102.482 | 
     | U83/Y                    |   ^   | n96               | INVX2    | 0.097 |   6.652 |  102.579 | 
     | U116/B                   |   ^   | n96               | NAND2X1  | 0.000 |   6.652 |  102.579 | 
     | U116/Y                   |   v   | n85               | NAND2X1  | 0.085 |   6.736 |  102.664 | 
     | U121/A                   |   v   | n85               | OR2X2    | 0.000 |   6.736 |  102.664 | 
     | U121/Y                   |   v   | n133              | OR2X2    | 0.216 |   6.952 |  102.880 | 
     | U154/S0                  |   v   | n133              | MX2XL    | 0.000 |   6.952 |  102.880 | 
     | U154/Y                   |   ^   | n51               | MX2XL    | 0.185 |   7.137 |  103.065 | 
     | core/I_1/score_reg[2]/D  |   ^   | n51               | DFFRHQX1 | 0.000 |   7.137 |  103.065 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   5.000 |  -90.927 | 
     | IO_CLK/PAD               |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -90.927 | 
     | IO_CLK/Y                 |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -90.927 | 
     | core/I_1/score_reg[2]/CK |   ^   | s_clk | DFFRHQX1 | 0.000 |   5.000 |  -90.927 | 
     +----------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin core/I_1/score_reg[3]/CK 
Endpoint:   core/I_1/score_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: core/I_2/state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: wc
Other End Arrival Time          5.000
- Setup                        -0.565
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.065
- Arrival Time                  7.136
= Slack Time                   95.929
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |        Net        |   Cell   | Delay | Arrival | Required | 
     |                          |       |                   |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk               |          |       |   5.000 |  100.929 | 
     | IO_CLK/PAD               |   ^   | clk               | PADDI    | 0.000 |   5.000 |  100.929 | 
     | IO_CLK/Y                 |   ^   | s_clk             | PADDI    | 0.000 |   5.000 |  100.929 | 
     | core/I_2/state_reg[0]/CK |   ^   | s_clk             | DFFRHQX2 | 0.000 |   5.000 |  100.929 | 
     | core/I_2/state_reg[0]/Q  |   v   | core/I_2/state[0] | DFFRHQX2 | 1.554 |   6.554 |  102.483 | 
     | U83/A                    |   v   | core/I_2/state[0] | INVX2    | 0.000 |   6.554 |  102.483 | 
     | U83/Y                    |   ^   | n96               | INVX2    | 0.097 |   6.652 |  102.580 | 
     | U116/B                   |   ^   | n96               | NAND2X1  | 0.000 |   6.652 |  102.580 | 
     | U116/Y                   |   v   | n85               | NAND2X1  | 0.085 |   6.736 |  102.665 | 
     | U121/A                   |   v   | n85               | OR2X2    | 0.000 |   6.736 |  102.665 | 
     | U121/Y                   |   v   | n133              | OR2X2    | 0.216 |   6.952 |  102.881 | 
     | U155/S0                  |   v   | n133              | MX2XL    | 0.000 |   6.952 |  102.881 | 
     | U155/Y                   |   ^   | n50               | MX2XL    | 0.184 |   7.136 |  103.065 | 
     | core/I_1/score_reg[3]/D  |   ^   | n50               | DFFRHQX1 | 0.000 |   7.136 |  103.065 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   5.000 |  -90.929 | 
     | IO_CLK/PAD               |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -90.929 | 
     | IO_CLK/Y                 |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -90.929 | 
     | core/I_1/score_reg[3]/CK |   ^   | s_clk | DFFRHQX1 | 0.000 |   5.000 |  -90.929 | 
     +----------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin core/I_1/score_reg[4]/CK 
Endpoint:   core/I_1/score_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: core/I_2/state_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: wc
Other End Arrival Time          5.000
- Setup                        -0.565
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.065
- Arrival Time                  7.135
= Slack Time                   95.930
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |        Net        |   Cell   | Delay | Arrival | Required | 
     |                          |       |                   |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk               |          |       |   5.000 |  100.930 | 
     | IO_CLK/PAD               |   ^   | clk               | PADDI    | 0.000 |   5.000 |  100.930 | 
     | IO_CLK/Y                 |   ^   | s_clk             | PADDI    | 0.000 |   5.000 |  100.930 | 
     | core/I_2/state_reg[0]/CK |   ^   | s_clk             | DFFRHQX2 | 0.000 |   5.000 |  100.930 | 
     | core/I_2/state_reg[0]/Q  |   v   | core/I_2/state[0] | DFFRHQX2 | 1.554 |   6.554 |  102.484 | 
     | U83/A                    |   v   | core/I_2/state[0] | INVX2    | 0.000 |   6.554 |  102.485 | 
     | U83/Y                    |   ^   | n96               | INVX2    | 0.097 |   6.652 |  102.582 | 
     | U116/B                   |   ^   | n96               | NAND2X1  | 0.000 |   6.652 |  102.582 | 
     | U116/Y                   |   v   | n85               | NAND2X1  | 0.085 |   6.736 |  102.667 | 
     | U121/A                   |   v   | n85               | OR2X2    | 0.000 |   6.736 |  102.667 | 
     | U121/Y                   |   v   | n133              | OR2X2    | 0.216 |   6.952 |  102.883 | 
     | U75/S0                   |   v   | n133              | MX2XL    | 0.000 |   6.952 |  102.883 | 
     | U75/Y                    |   ^   | n49               | MX2XL    | 0.183 |   7.135 |  103.065 | 
     | core/I_1/score_reg[4]/D  |   ^   | n49               | DFFRHQX1 | 0.000 |   7.135 |  103.065 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   5.000 |  -90.930 | 
     | IO_CLK/PAD               |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -90.930 | 
     | IO_CLK/Y                 |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -90.930 | 
     | core/I_1/score_reg[4]/CK |   ^   | s_clk | DFFRHQX1 | 0.000 |   5.000 |  -90.930 | 
     +----------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin core/I_2/cardReadySync_reg/CK 
Endpoint:   core/I_2/cardReadySync_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: cardReady                    (^) triggered by  leading edge of 'clk'
Analysis View: wc
Other End Arrival Time          5.000
- Setup                        -0.561
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.061
- Arrival Time                  5.236
= Slack Time                   97.825
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net         |   Cell   |  Delay | Arrival | Required | 
     |                              |       |                     |          |        |  Time   |   Time   | 
     |------------------------------+-------+---------------------+----------+--------+---------+----------| 
     | cardReady                    |   ^   | cardReady           |          |        |   5.000 |  102.825 | 
     | IO_CARDREADY/PAD             |   ^   | cardReady           | PADDI    |  0.000 |   5.000 |  102.825 | 
     | IO_CARDREADY/Y               |   ^   | s_cardReady         | PADDI    |  0.089 |   5.089 |  102.914 | 
     | FE_OFC0_s_cardReady/A        |   ^   | s_cardReady         | CLKBUFX2 | -0.020 |   5.069 |  102.894 | 
     | FE_OFC0_s_cardReady/Y        |   ^   | FE_OFN0_s_cardReady | CLKBUFX2 |  0.167 |   5.236 |  103.061 | 
     | core/I_2/cardReadySync_reg/D |   ^   | FE_OFN0_s_cardReady | DFFRHQX1 |  0.000 |   5.236 |  103.061 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                               |       |       |          |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                           |   ^   | clk   |          |       |   5.000 |  -92.825 | 
     | IO_CLK/PAD                    |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -92.825 | 
     | IO_CLK/Y                      |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -92.825 | 
     | core/I_2/cardReadySync_reg/CK |   ^   | s_clk | DFFRHQX1 | 0.000 |   5.000 |  -92.825 | 
     +---------------------------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin core/I_1/regAdd_reg[2]/CK 
Endpoint:   core/I_1/regAdd_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: start                     (^) triggered by  leading edge of 'clk'
Analysis View: wc
Other End Arrival Time          5.000
- Recovery                     -1.401
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.901
- Arrival Time                  5.290
= Slack Time                   98.611
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net       |   Cell   |  Delay | Arrival | Required | 
     |                           |       |                 |          |        |  Time   |   Time   | 
     |---------------------------+-------+-----------------+----------+--------+---------+----------| 
     | start                     |   ^   | start           |          |        |   5.000 |  103.611 | 
     | IO_START/PAD              |   ^   | start           | PADDI    |  0.000 |   5.000 |  103.611 | 
     | IO_START/Y                |   ^   | s_start         | PADDI    |  0.089 |   5.089 |  103.700 | 
     | FE_OFC1_s_start/A         |   ^   | s_start         | CLKBUFX4 | -0.020 |   5.069 |  103.680 | 
     | FE_OFC1_s_start/Y         |   ^   | FE_OFN1_s_start | CLKBUFX4 |  0.216 |   5.285 |  103.897 | 
     | core/I_1/regAdd_reg[2]/RN |   ^   | FE_OFN1_s_start | DFFRHQX2 |  0.004 |   5.290 |  103.901 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                           |       |       |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk   |          |       |   5.000 |  -93.611 | 
     | IO_CLK/PAD                |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -93.611 | 
     | IO_CLK/Y                  |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -93.611 | 
     | core/I_1/regAdd_reg[2]/CK |   ^   | s_clk | DFFRHQX2 | 0.000 |   5.000 |  -93.611 | 
     +-----------------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin core/I_1/regAdd_reg[4]/CK 
Endpoint:   core/I_1/regAdd_reg[4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: start                     (^) triggered by  leading edge of 'clk'
Analysis View: wc
Other End Arrival Time          5.000
- Recovery                     -1.401
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.901
- Arrival Time                  5.290
= Slack Time                   98.611
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net       |   Cell   |  Delay | Arrival | Required | 
     |                           |       |                 |          |        |  Time   |   Time   | 
     |---------------------------+-------+-----------------+----------+--------+---------+----------| 
     | start                     |   ^   | start           |          |        |   5.000 |  103.611 | 
     | IO_START/PAD              |   ^   | start           | PADDI    |  0.000 |   5.000 |  103.611 | 
     | IO_START/Y                |   ^   | s_start         | PADDI    |  0.089 |   5.089 |  103.700 | 
     | FE_OFC1_s_start/A         |   ^   | s_start         | CLKBUFX4 | -0.020 |   5.069 |  103.680 | 
     | FE_OFC1_s_start/Y         |   ^   | FE_OFN1_s_start | CLKBUFX4 |  0.216 |   5.285 |  103.897 | 
     | core/I_1/regAdd_reg[4]/RN |   ^   | FE_OFN1_s_start | DFFRHQX2 |  0.004 |   5.290 |  103.901 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                           |       |       |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk   |          |       |   5.000 |  -93.611 | 
     | IO_CLK/PAD                |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -93.611 | 
     | IO_CLK/Y                  |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -93.611 | 
     | core/I_1/regAdd_reg[4]/CK |   ^   | s_clk | DFFRHQX2 | 0.000 |   5.000 |  -93.611 | 
     +-----------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin core/I_1/regAdd_reg[1]/CK 
Endpoint:   core/I_1/regAdd_reg[1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: start                     (^) triggered by  leading edge of 'clk'
Analysis View: wc
Other End Arrival Time          5.000
- Recovery                     -1.401
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.901
- Arrival Time                  5.290
= Slack Time                   98.611
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net       |   Cell   |  Delay | Arrival | Required | 
     |                           |       |                 |          |        |  Time   |   Time   | 
     |---------------------------+-------+-----------------+----------+--------+---------+----------| 
     | start                     |   ^   | start           |          |        |   5.000 |  103.611 | 
     | IO_START/PAD              |   ^   | start           | PADDI    |  0.000 |   5.000 |  103.611 | 
     | IO_START/Y                |   ^   | s_start         | PADDI    |  0.089 |   5.089 |  103.700 | 
     | FE_OFC1_s_start/A         |   ^   | s_start         | CLKBUFX4 | -0.020 |   5.069 |  103.681 | 
     | FE_OFC1_s_start/Y         |   ^   | FE_OFN1_s_start | CLKBUFX4 |  0.216 |   5.285 |  103.897 | 
     | core/I_1/regAdd_reg[1]/RN |   ^   | FE_OFN1_s_start | DFFRHQX2 |  0.004 |   5.290 |  103.901 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                           |       |       |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk   |          |       |   5.000 |  -93.611 | 
     | IO_CLK/PAD                |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -93.611 | 
     | IO_CLK/Y                  |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -93.611 | 
     | core/I_1/regAdd_reg[1]/CK |   ^   | s_clk | DFFRHQX2 | 0.000 |   5.000 |  -93.611 | 
     +-----------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin core/I_1/regLoad_reg[2]/CK 
Endpoint:   core/I_1/regLoad_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: start                      (^) triggered by  leading edge of 'clk'
Analysis View: wc
Other End Arrival Time          5.000
- Recovery                     -1.401
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.901
- Arrival Time                  5.289
= Slack Time                   98.612
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |       Net       |   Cell   |  Delay | Arrival | Required | 
     |                            |       |                 |          |        |  Time   |   Time   | 
     |----------------------------+-------+-----------------+----------+--------+---------+----------| 
     | start                      |   ^   | start           |          |        |   5.000 |  103.612 | 
     | IO_START/PAD               |   ^   | start           | PADDI    |  0.000 |   5.000 |  103.612 | 
     | IO_START/Y                 |   ^   | s_start         | PADDI    |  0.089 |   5.089 |  103.701 | 
     | FE_OFC1_s_start/A          |   ^   | s_start         | CLKBUFX4 | -0.020 |   5.069 |  103.681 | 
     | FE_OFC1_s_start/Y          |   ^   | FE_OFN1_s_start | CLKBUFX4 |  0.216 |   5.285 |  103.897 | 
     | core/I_1/regLoad_reg[2]/RN |   ^   | FE_OFN1_s_start | DFFRHQX2 |  0.004 |   5.289 |  103.901 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                            |       |       |          |       |  Time   |   Time   | 
     |----------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                        |   ^   | clk   |          |       |   5.000 |  -93.612 | 
     | IO_CLK/PAD                 |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -93.612 | 
     | IO_CLK/Y                   |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -93.612 | 
     | core/I_1/regLoad_reg[2]/CK |   ^   | s_clk | DFFRHQX2 | 0.000 |   5.000 |  -93.612 | 
     +------------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin core/I_2/state_reg[1]/CK 
Endpoint:   core/I_2/state_reg[1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: start                    (^) triggered by  leading edge of 'clk'
Analysis View: wc
Other End Arrival Time          5.000
- Recovery                     -1.401
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.901
- Arrival Time                  5.289
= Slack Time                   98.612
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |   Cell   |  Delay | Arrival | Required | 
     |                          |       |                 |          |        |  Time   |   Time   | 
     |--------------------------+-------+-----------------+----------+--------+---------+----------| 
     | start                    |   ^   | start           |          |        |   5.000 |  103.612 | 
     | IO_START/PAD             |   ^   | start           | PADDI    |  0.000 |   5.000 |  103.612 | 
     | IO_START/Y               |   ^   | s_start         | PADDI    |  0.089 |   5.089 |  103.701 | 
     | FE_OFC1_s_start/A        |   ^   | s_start         | CLKBUFX4 | -0.020 |   5.069 |  103.681 | 
     | FE_OFC1_s_start/Y        |   ^   | FE_OFN1_s_start | CLKBUFX4 |  0.216 |   5.285 |  103.898 | 
     | core/I_2/state_reg[1]/RN |   ^   | FE_OFN1_s_start | DFFRHQX2 |  0.003 |   5.289 |  103.901 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   5.000 |  -93.612 | 
     | IO_CLK/PAD               |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -93.612 | 
     | IO_CLK/Y                 |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -93.612 | 
     | core/I_2/state_reg[1]/CK |   ^   | s_clk | DFFRHQX2 | 0.000 |   5.000 |  -93.612 | 
     +----------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin core/I_2/state_reg[0]/CK 
Endpoint:   core/I_2/state_reg[0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: start                    (^) triggered by  leading edge of 'clk'
Analysis View: wc
Other End Arrival Time          5.000
- Recovery                     -1.401
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.901
- Arrival Time                  5.289
= Slack Time                   98.612
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |   Cell   |  Delay | Arrival | Required | 
     |                          |       |                 |          |        |  Time   |   Time   | 
     |--------------------------+-------+-----------------+----------+--------+---------+----------| 
     | start                    |   ^   | start           |          |        |   5.000 |  103.612 | 
     | IO_START/PAD             |   ^   | start           | PADDI    |  0.000 |   5.000 |  103.612 | 
     | IO_START/Y               |   ^   | s_start         | PADDI    |  0.089 |   5.089 |  103.701 | 
     | FE_OFC1_s_start/A        |   ^   | s_start         | CLKBUFX4 | -0.020 |   5.069 |  103.681 | 
     | FE_OFC1_s_start/Y        |   ^   | FE_OFN1_s_start | CLKBUFX4 |  0.216 |   5.285 |  103.898 | 
     | core/I_2/state_reg[0]/RN |   ^   | FE_OFN1_s_start | DFFRHQX2 |  0.003 |   5.289 |  103.901 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   5.000 |  -93.612 | 
     | IO_CLK/PAD               |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -93.612 | 
     | IO_CLK/Y                 |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -93.612 | 
     | core/I_2/state_reg[0]/CK |   ^   | s_clk | DFFRHQX2 | 0.000 |   5.000 |  -93.612 | 
     +----------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin core/I_1/regAdd_reg[3]/CK 
Endpoint:   core/I_1/regAdd_reg[3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: start                     (^) triggered by  leading edge of 'clk'
Analysis View: wc
Other End Arrival Time          5.000
- Recovery                     -1.408
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.908
- Arrival Time                  5.290
= Slack Time                   98.618
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net       |   Cell   |  Delay | Arrival | Required | 
     |                           |       |                 |          |        |  Time   |   Time   | 
     |---------------------------+-------+-----------------+----------+--------+---------+----------| 
     | start                     |   ^   | start           |          |        |   5.000 |  103.618 | 
     | IO_START/PAD              |   ^   | start           | PADDI    |  0.000 |   5.000 |  103.618 | 
     | IO_START/Y                |   ^   | s_start         | PADDI    |  0.089 |   5.089 |  103.707 | 
     | FE_OFC1_s_start/A         |   ^   | s_start         | CLKBUFX4 | -0.020 |   5.069 |  103.687 | 
     | FE_OFC1_s_start/Y         |   ^   | FE_OFN1_s_start | CLKBUFX4 |  0.216 |   5.285 |  103.903 | 
     | core/I_1/regAdd_reg[3]/RN |   ^   | FE_OFN1_s_start | DFFRHQX1 |  0.004 |   5.290 |  103.908 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                           |       |       |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk   |          |       |   5.000 |  -93.618 | 
     | IO_CLK/PAD                |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -93.618 | 
     | IO_CLK/Y                  |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -93.618 | 
     | core/I_1/regAdd_reg[3]/CK |   ^   | s_clk | DFFRHQX1 | 0.000 |   5.000 |  -93.618 | 
     +-----------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin core/I_1/score_reg[0]/CK 
Endpoint:   core/I_1/score_reg[0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: start                    (^) triggered by  leading edge of 'clk'
Analysis View: wc
Other End Arrival Time          5.000
- Recovery                     -1.408
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.908
- Arrival Time                  5.290
= Slack Time                   98.618
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |   Cell   |  Delay | Arrival | Required | 
     |                          |       |                 |          |        |  Time   |   Time   | 
     |--------------------------+-------+-----------------+----------+--------+---------+----------| 
     | start                    |   ^   | start           |          |        |   5.000 |  103.618 | 
     | IO_START/PAD             |   ^   | start           | PADDI    |  0.000 |   5.000 |  103.618 | 
     | IO_START/Y               |   ^   | s_start         | PADDI    |  0.089 |   5.089 |  103.707 | 
     | FE_OFC1_s_start/A        |   ^   | s_start         | CLKBUFX4 | -0.020 |   5.069 |  103.687 | 
     | FE_OFC1_s_start/Y        |   ^   | FE_OFN1_s_start | CLKBUFX4 |  0.216 |   5.285 |  103.903 | 
     | core/I_1/score_reg[0]/RN |   ^   | FE_OFN1_s_start | DFFRHQX1 |  0.004 |   5.290 |  103.908 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   5.000 |  -93.618 | 
     | IO_CLK/PAD               |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -93.618 | 
     | IO_CLK/Y                 |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -93.618 | 
     | core/I_1/score_reg[0]/CK |   ^   | s_clk | DFFRHQX1 | 0.000 |   5.000 |  -93.618 | 
     +----------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin core/I_1/score_reg[3]/CK 
Endpoint:   core/I_1/score_reg[3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: start                    (^) triggered by  leading edge of 'clk'
Analysis View: wc
Other End Arrival Time          5.000
- Recovery                     -1.408
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.908
- Arrival Time                  5.290
= Slack Time                   98.618
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |   Cell   |  Delay | Arrival | Required | 
     |                          |       |                 |          |        |  Time   |   Time   | 
     |--------------------------+-------+-----------------+----------+--------+---------+----------| 
     | start                    |   ^   | start           |          |        |   5.000 |  103.618 | 
     | IO_START/PAD             |   ^   | start           | PADDI    |  0.000 |   5.000 |  103.618 | 
     | IO_START/Y               |   ^   | s_start         | PADDI    |  0.089 |   5.089 |  103.707 | 
     | FE_OFC1_s_start/A        |   ^   | s_start         | CLKBUFX4 | -0.020 |   5.069 |  103.687 | 
     | FE_OFC1_s_start/Y        |   ^   | FE_OFN1_s_start | CLKBUFX4 |  0.216 |   5.285 |  103.903 | 
     | core/I_1/score_reg[3]/RN |   ^   | FE_OFN1_s_start | DFFRHQX1 |  0.004 |   5.290 |  103.908 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   5.000 |  -93.618 | 
     | IO_CLK/PAD               |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -93.618 | 
     | IO_CLK/Y                 |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -93.618 | 
     | core/I_1/score_reg[3]/CK |   ^   | s_clk | DFFRHQX1 | 0.000 |   5.000 |  -93.618 | 
     +----------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin core/I_1/score_reg[2]/CK 
Endpoint:   core/I_1/score_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: start                    (^) triggered by  leading edge of 'clk'
Analysis View: wc
Other End Arrival Time          5.000
- Recovery                     -1.408
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.908
- Arrival Time                  5.290
= Slack Time                   98.618
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |   Cell   |  Delay | Arrival | Required | 
     |                          |       |                 |          |        |  Time   |   Time   | 
     |--------------------------+-------+-----------------+----------+--------+---------+----------| 
     | start                    |   ^   | start           |          |        |   5.000 |  103.618 | 
     | IO_START/PAD             |   ^   | start           | PADDI    |  0.000 |   5.000 |  103.618 | 
     | IO_START/Y               |   ^   | s_start         | PADDI    |  0.089 |   5.089 |  103.707 | 
     | FE_OFC1_s_start/A        |   ^   | s_start         | CLKBUFX4 | -0.020 |   5.069 |  103.687 | 
     | FE_OFC1_s_start/Y        |   ^   | FE_OFN1_s_start | CLKBUFX4 |  0.216 |   5.285 |  103.903 | 
     | core/I_1/score_reg[2]/RN |   ^   | FE_OFN1_s_start | DFFRHQX1 |  0.004 |   5.290 |  103.908 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   5.000 |  -93.618 | 
     | IO_CLK/PAD               |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -93.618 | 
     | IO_CLK/Y                 |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -93.618 | 
     | core/I_1/score_reg[2]/CK |   ^   | s_clk | DFFRHQX1 | 0.000 |   5.000 |  -93.618 | 
     +----------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin core/I_1/score_reg[1]/CK 
Endpoint:   core/I_1/score_reg[1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: start                    (^) triggered by  leading edge of 'clk'
Analysis View: wc
Other End Arrival Time          5.000
- Recovery                     -1.408
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.908
- Arrival Time                  5.290
= Slack Time                   98.618
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |   Cell   |  Delay | Arrival | Required | 
     |                          |       |                 |          |        |  Time   |   Time   | 
     |--------------------------+-------+-----------------+----------+--------+---------+----------| 
     | start                    |   ^   | start           |          |        |   5.000 |  103.618 | 
     | IO_START/PAD             |   ^   | start           | PADDI    |  0.000 |   5.000 |  103.618 | 
     | IO_START/Y               |   ^   | s_start         | PADDI    |  0.089 |   5.089 |  103.707 | 
     | FE_OFC1_s_start/A        |   ^   | s_start         | CLKBUFX4 | -0.020 |   5.069 |  103.687 | 
     | FE_OFC1_s_start/Y        |   ^   | FE_OFN1_s_start | CLKBUFX4 |  0.216 |   5.285 |  103.904 | 
     | core/I_1/score_reg[1]/RN |   ^   | FE_OFN1_s_start | DFFRHQX1 |  0.004 |   5.290 |  103.908 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   5.000 |  -93.618 | 
     | IO_CLK/PAD               |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -93.618 | 
     | IO_CLK/Y                 |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -93.618 | 
     | core/I_1/score_reg[1]/CK |   ^   | s_clk | DFFRHQX1 | 0.000 |   5.000 |  -93.618 | 
     +----------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin core/I_1/regLoad_reg[1]/CK 
Endpoint:   core/I_1/regLoad_reg[1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: start                      (^) triggered by  leading edge of 'clk'
Analysis View: wc
Other End Arrival Time          5.000
- Recovery                     -1.408
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.908
- Arrival Time                  5.289
= Slack Time                   98.618
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |       Net       |   Cell   |  Delay | Arrival | Required | 
     |                            |       |                 |          |        |  Time   |   Time   | 
     |----------------------------+-------+-----------------+----------+--------+---------+----------| 
     | start                      |   ^   | start           |          |        |   5.000 |  103.618 | 
     | IO_START/PAD               |   ^   | start           | PADDI    |  0.000 |   5.000 |  103.618 | 
     | IO_START/Y                 |   ^   | s_start         | PADDI    |  0.089 |   5.089 |  103.707 | 
     | FE_OFC1_s_start/A          |   ^   | s_start         | CLKBUFX4 | -0.020 |   5.069 |  103.688 | 
     | FE_OFC1_s_start/Y          |   ^   | FE_OFN1_s_start | CLKBUFX4 |  0.216 |   5.285 |  103.904 | 
     | core/I_1/regLoad_reg[1]/RN |   ^   | FE_OFN1_s_start | DFFRHQX1 |  0.004 |   5.289 |  103.908 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                            |       |       |          |       |  Time   |   Time   | 
     |----------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                        |   ^   | clk   |          |       |   5.000 |  -93.618 | 
     | IO_CLK/PAD                 |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -93.618 | 
     | IO_CLK/Y                   |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -93.618 | 
     | core/I_1/regLoad_reg[1]/CK |   ^   | s_clk | DFFRHQX1 | 0.000 |   5.000 |  -93.618 | 
     +------------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin core/I_1/regLoad_reg[3]/CK 
Endpoint:   core/I_1/regLoad_reg[3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: start                      (^) triggered by  leading edge of 'clk'
Analysis View: wc
Other End Arrival Time          5.000
- Recovery                     -1.408
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.908
- Arrival Time                  5.289
= Slack Time                   98.619
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |       Net       |   Cell   |  Delay | Arrival | Required | 
     |                            |       |                 |          |        |  Time   |   Time   | 
     |----------------------------+-------+-----------------+----------+--------+---------+----------| 
     | start                      |   ^   | start           |          |        |   5.000 |  103.619 | 
     | IO_START/PAD               |   ^   | start           | PADDI    |  0.000 |   5.000 |  103.619 | 
     | IO_START/Y                 |   ^   | s_start         | PADDI    |  0.089 |   5.089 |  103.708 | 
     | FE_OFC1_s_start/A          |   ^   | s_start         | CLKBUFX4 | -0.020 |   5.069 |  103.688 | 
     | FE_OFC1_s_start/Y          |   ^   | FE_OFN1_s_start | CLKBUFX4 |  0.216 |   5.285 |  103.904 | 
     | core/I_1/regLoad_reg[3]/RN |   ^   | FE_OFN1_s_start | DFFRHQX1 |  0.004 |   5.289 |  103.908 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                            |       |       |          |       |  Time   |   Time   | 
     |----------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                        |   ^   | clk   |          |       |   5.000 |  -93.619 | 
     | IO_CLK/PAD                 |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -93.619 | 
     | IO_CLK/Y                   |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -93.619 | 
     | core/I_1/regLoad_reg[3]/CK |   ^   | s_clk | DFFRHQX1 | 0.000 |   5.000 |  -93.619 | 
     +------------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin core/I_1/regLoad_reg[0]/CK 
Endpoint:   core/I_1/regLoad_reg[0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: start                      (^) triggered by  leading edge of 'clk'
Analysis View: wc
Other End Arrival Time          5.000
- Recovery                     -1.408
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.908
- Arrival Time                  5.289
= Slack Time                   98.619
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |       Net       |   Cell   |  Delay | Arrival | Required | 
     |                            |       |                 |          |        |  Time   |   Time   | 
     |----------------------------+-------+-----------------+----------+--------+---------+----------| 
     | start                      |   ^   | start           |          |        |   5.000 |  103.619 | 
     | IO_START/PAD               |   ^   | start           | PADDI    |  0.000 |   5.000 |  103.619 | 
     | IO_START/Y                 |   ^   | s_start         | PADDI    |  0.089 |   5.089 |  103.708 | 
     | FE_OFC1_s_start/A          |   ^   | s_start         | CLKBUFX4 | -0.020 |   5.069 |  103.688 | 
     | FE_OFC1_s_start/Y          |   ^   | FE_OFN1_s_start | CLKBUFX4 |  0.216 |   5.285 |  103.904 | 
     | core/I_1/regLoad_reg[0]/RN |   ^   | FE_OFN1_s_start | DFFRHQX1 |  0.004 |   5.289 |  103.908 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                            |       |       |          |       |  Time   |   Time   | 
     |----------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                        |   ^   | clk   |          |       |   5.000 |  -93.619 | 
     | IO_CLK/PAD                 |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -93.619 | 
     | IO_CLK/Y                   |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -93.619 | 
     | core/I_1/regLoad_reg[0]/CK |   ^   | s_clk | DFFRHQX1 | 0.000 |   5.000 |  -93.619 | 
     +------------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin core/I_1/regLoad_reg[4]/CK 
Endpoint:   core/I_1/regLoad_reg[4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: start                      (^) triggered by  leading edge of 'clk'
Analysis View: wc
Other End Arrival Time          5.000
- Recovery                     -1.408
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.908
- Arrival Time                  5.289
= Slack Time                   98.619
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |       Net       |   Cell   |  Delay | Arrival | Required | 
     |                            |       |                 |          |        |  Time   |   Time   | 
     |----------------------------+-------+-----------------+----------+--------+---------+----------| 
     | start                      |   ^   | start           |          |        |   5.000 |  103.619 | 
     | IO_START/PAD               |   ^   | start           | PADDI    |  0.000 |   5.000 |  103.619 | 
     | IO_START/Y                 |   ^   | s_start         | PADDI    |  0.089 |   5.089 |  103.708 | 
     | FE_OFC1_s_start/A          |   ^   | s_start         | CLKBUFX4 | -0.020 |   5.069 |  103.688 | 
     | FE_OFC1_s_start/Y          |   ^   | FE_OFN1_s_start | CLKBUFX4 |  0.216 |   5.285 |  103.904 | 
     | core/I_1/regLoad_reg[4]/RN |   ^   | FE_OFN1_s_start | DFFRHQX1 |  0.004 |   5.289 |  103.908 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                            |       |       |          |       |  Time   |   Time   | 
     |----------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                        |   ^   | clk   |          |       |   5.000 |  -93.619 | 
     | IO_CLK/PAD                 |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -93.619 | 
     | IO_CLK/Y                   |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -93.619 | 
     | core/I_1/regLoad_reg[4]/CK |   ^   | s_clk | DFFRHQX1 | 0.000 |   5.000 |  -93.619 | 
     +------------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin core/I_1/regAdd_reg[0]/CK 
Endpoint:   core/I_1/regAdd_reg[0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: start                     (^) triggered by  leading edge of 'clk'
Analysis View: wc
Other End Arrival Time          5.000
- Recovery                     -1.408
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.908
- Arrival Time                  5.289
= Slack Time                   98.619
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |       Net       |   Cell   |  Delay | Arrival | Required | 
     |                           |       |                 |          |        |  Time   |   Time   | 
     |---------------------------+-------+-----------------+----------+--------+---------+----------| 
     | start                     |   ^   | start           |          |        |   5.000 |  103.619 | 
     | IO_START/PAD              |   ^   | start           | PADDI    |  0.000 |   5.000 |  103.619 | 
     | IO_START/Y                |   ^   | s_start         | PADDI    |  0.089 |   5.089 |  103.708 | 
     | FE_OFC1_s_start/A         |   ^   | s_start         | CLKBUFX4 | -0.020 |   5.069 |  103.688 | 
     | FE_OFC1_s_start/Y         |   ^   | FE_OFN1_s_start | CLKBUFX4 |  0.216 |   5.285 |  103.904 | 
     | core/I_1/regAdd_reg[0]/RN |   ^   | FE_OFN1_s_start | DFFRHQX1 |  0.004 |   5.289 |  103.908 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                           |       |       |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk   |          |       |   5.000 |  -93.619 | 
     | IO_CLK/PAD                |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -93.619 | 
     | IO_CLK/Y                  |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -93.619 | 
     | core/I_1/regAdd_reg[0]/CK |   ^   | s_clk | DFFRHQX1 | 0.000 |   5.000 |  -93.619 | 
     +-----------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin core/I_1/score_reg[4]/CK 
Endpoint:   core/I_1/score_reg[4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: start                    (^) triggered by  leading edge of 'clk'
Analysis View: wc
Other End Arrival Time          5.000
- Recovery                     -1.408
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.908
- Arrival Time                  5.288
= Slack Time                   98.619
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |   Cell   |  Delay | Arrival | Required | 
     |                          |       |                 |          |        |  Time   |   Time   | 
     |--------------------------+-------+-----------------+----------+--------+---------+----------| 
     | start                    |   ^   | start           |          |        |   5.000 |  103.619 | 
     | IO_START/PAD             |   ^   | start           | PADDI    |  0.000 |   5.000 |  103.619 | 
     | IO_START/Y               |   ^   | s_start         | PADDI    |  0.089 |   5.089 |  103.708 | 
     | FE_OFC1_s_start/A        |   ^   | s_start         | CLKBUFX4 | -0.020 |   5.069 |  103.688 | 
     | FE_OFC1_s_start/Y        |   ^   | FE_OFN1_s_start | CLKBUFX4 |  0.216 |   5.285 |  103.905 | 
     | core/I_1/score_reg[4]/RN |   ^   | FE_OFN1_s_start | DFFRHQX1 |  0.003 |   5.288 |  103.908 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   5.000 |  -93.619 | 
     | IO_CLK/PAD               |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -93.619 | 
     | IO_CLK/Y                 |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -93.619 | 
     | core/I_1/score_reg[4]/CK |   ^   | s_clk | DFFRHQX1 | 0.000 |   5.000 |  -93.619 | 
     +----------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin core/I_2/cardReadySync_reg/CK 
Endpoint:   core/I_2/cardReadySync_reg/RN (^) checked with  leading edge of 
'clk'
Beginpoint: start                         (^) triggered by  leading edge of 
'clk'
Analysis View: wc
Other End Arrival Time          5.000
- Recovery                     -1.408
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.908
- Arrival Time                  5.288
= Slack Time                   98.620
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net       |   Cell   |  Delay | Arrival | Required | 
     |                               |       |                 |          |        |  Time   |   Time   | 
     |-------------------------------+-------+-----------------+----------+--------+---------+----------| 
     | start                         |   ^   | start           |          |        |   5.000 |  103.620 | 
     | IO_START/PAD                  |   ^   | start           | PADDI    |  0.000 |   5.000 |  103.620 | 
     | IO_START/Y                    |   ^   | s_start         | PADDI    |  0.089 |   5.089 |  103.709 | 
     | FE_OFC1_s_start/A             |   ^   | s_start         | CLKBUFX4 | -0.020 |   5.069 |  103.689 | 
     | FE_OFC1_s_start/Y             |   ^   | FE_OFN1_s_start | CLKBUFX4 |  0.216 |   5.285 |  103.905 | 
     | core/I_2/cardReadySync_reg/RN |   ^   | FE_OFN1_s_start | DFFRHQX1 |  0.003 |   5.288 |  103.908 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                               |       |       |          |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                           |   ^   | clk   |          |       |   5.000 |  -93.620 | 
     | IO_CLK/PAD                    |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -93.620 | 
     | IO_CLK/Y                      |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -93.620 | 
     | core/I_2/cardReadySync_reg/CK |   ^   | s_clk | DFFRHQX1 | 0.000 |   5.000 |  -93.620 | 
     +---------------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin core/I_2/state_reg[2]/CK 
Endpoint:   core/I_2/state_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: start                    (^) triggered by  leading edge of 'clk'
Analysis View: wc
Other End Arrival Time          5.000
- Recovery                     -1.428
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.928
- Arrival Time                  5.289
= Slack Time                   98.638
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |   Cell   |  Delay | Arrival | Required | 
     |                          |       |                 |          |        |  Time   |   Time   | 
     |--------------------------+-------+-----------------+----------+--------+---------+----------| 
     | start                    |   ^   | start           |          |        |   5.000 |  103.638 | 
     | IO_START/PAD             |   ^   | start           | PADDI    |  0.000 |   5.000 |  103.638 | 
     | IO_START/Y               |   ^   | s_start         | PADDI    |  0.089 |   5.089 |  103.727 | 
     | FE_OFC1_s_start/A        |   ^   | s_start         | CLKBUFX4 | -0.020 |   5.069 |  103.707 | 
     | FE_OFC1_s_start/Y        |   ^   | FE_OFN1_s_start | CLKBUFX4 |  0.216 |   5.285 |  103.924 | 
     | core/I_2/state_reg[2]/RN |   ^   | FE_OFN1_s_start | DFFRHQX4 |  0.004 |   5.289 |  103.928 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   5.000 |  -93.638 | 
     | IO_CLK/PAD               |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -93.638 | 
     | IO_CLK/Y                 |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -93.638 | 
     | core/I_2/state_reg[2]/CK |   ^   | s_clk | DFFRHQX4 | 0.000 |   5.000 |  -93.638 | 
     +----------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin core/I_2/state_reg[3]/CK 
Endpoint:   core/I_2/state_reg[3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: start                    (^) triggered by  leading edge of 'clk'
Analysis View: wc
Other End Arrival Time          5.000
- Recovery                     -1.428
+ Phase Shift                 100.000
- Uncertainty                   2.500
= Required Time               103.928
- Arrival Time                  5.289
= Slack Time                   98.639
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |   Cell   |  Delay | Arrival | Required | 
     |                          |       |                 |          |        |  Time   |   Time   | 
     |--------------------------+-------+-----------------+----------+--------+---------+----------| 
     | start                    |   ^   | start           |          |        |   5.000 |  103.639 | 
     | IO_START/PAD             |   ^   | start           | PADDI    |  0.000 |   5.000 |  103.639 | 
     | IO_START/Y               |   ^   | s_start         | PADDI    |  0.089 |   5.089 |  103.728 | 
     | FE_OFC1_s_start/A        |   ^   | s_start         | CLKBUFX4 | -0.020 |   5.069 |  103.708 | 
     | FE_OFC1_s_start/Y        |   ^   | FE_OFN1_s_start | CLKBUFX4 |  0.216 |   5.285 |  103.924 | 
     | core/I_2/state_reg[3]/RN |   ^   | FE_OFN1_s_start | DFFRHQX4 |  0.004 |   5.289 |  103.928 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   5.000 |  -93.639 | 
     | IO_CLK/PAD               |   ^   | clk   | PADDI    | 0.000 |   5.000 |  -93.639 | 
     | IO_CLK/Y                 |   ^   | s_clk | PADDI    | 0.000 |   5.000 |  -93.639 | 
     | core/I_2/state_reg[3]/CK |   ^   | s_clk | DFFRHQX4 | 0.000 |   5.000 |  -93.639 | 
     +----------------------------------------------------------------------------------+ 

