// Seed: 1553302713
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input uwire id_4,
    id_14,
    output tri id_5,
    output wor id_6,
    output wand id_7,
    input tri1 id_8,
    input logic id_9,
    input supply1 id_10,
    output logic id_11,
    output tri1 id_12
);
  assign id_6 = 1;
  module_0 modCall_1 (
      id_14,
      id_14
  );
  always id_11 <= id_9;
endmodule
