-I- scripts search path variable INTEL_SCRIPTS_SEARCH_PATH is set to: ./scripts                              /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-17/kit/afdk73_kit_s//asicflows/synopsys/apr/dot3/d04                              /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-17/kit/afdk73_kit_s//asicflows/synopsys/apr                              /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-17/kit/afdk73_kit_s//asicflows/synopsys/common/dot3/d04                              /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-17/kit/afdk73_kit_s//asicflows/synopsys/common
==>SOURCING: /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-17/kit/afdk73_kit_s/asicflows/synopsys/common/procs.tcl START TIME: Tue Mar 17 00:36:38 2015
==>ENDING: /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-17/kit/afdk73_kit_s/asicflows/synopsys/common/procs.tcl END TIME: Tue Mar 17 00:36:38 2015 RUNTIME in (hh:mm:ss): 00:00:00 MEMORY: 78144KB
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-17/kit/afdk73_kit_s/asicflows/synopsys/common/procs_common.tcl : START Tue Mar 17 00:36:38 MST 2015
==>INFORMATION: P_source_if_exists: procs_common.tcl : END Tue Mar 17 00:36:38 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:00 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:00 hrs : MEMORY : 78144 KB
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-17/kit/afdk73_kit_s/asicflows/synopsys/common/tooltype.tcl : START Tue Mar 17 00:36:38 MST 2015
==>INFORMATION: P_source_if_exists: tooltype.tcl : END Tue Mar 17 00:36:38 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:00 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:00 hrs : MEMORY : 78144 KB
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-17/kit/afdk73_kit_s/asicflows/synopsys/common/run_proc.tcl : START Tue Mar 17 00:36:38 MST 2015
==>INFORMATION: P_source_if_exists: run_proc.tcl : END Tue Mar 17 00:36:38 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:00 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:00 hrs : MEMORY : 78208 KB
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-17/kit/afdk73_kit_s/asicflows/synopsys/common/aliases.tcl : START Tue Mar 17 00:36:38 MST 2015
==>INFORMATION: P_source_if_exists: aliases.tcl : END Tue Mar 17 00:36:38 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:00 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:00 hrs : MEMORY : 78208 KB
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-17/kit/afdk73_kit_s/asicflows/synopsys/common/dot3/d04/project_setup.tcl : START Tue Mar 17 00:36:38 MST 2015
==>INFORMATION: P_source_if_exists: project_setup.tcl : END Tue Mar 17 00:36:38 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:00 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:00 hrs : MEMORY : 78336 KB
==>INFORMATION: P_source_if_exists: Sourcing ./scripts/block_setup.tcl : START Tue Mar 17 00:36:38 MST 2015
==>INFORMATION: P_source_if_exists: block_setup.tcl : END Tue Mar 17 00:36:38 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:00 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:00 hrs : MEMORY : 78336 KB
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-17/kit/afdk73_kit_s/asicflows/synopsys/apr/icc_vars.tcl : START Tue Mar 17 00:36:38 MST 2015
==>INFORMATION: P_source_if_exists: icc_vars.tcl : END Tue Mar 17 00:36:38 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:00 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:00 hrs : MEMORY : 78336 KB
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-17/kit/afdk73_kit_s/asicflows/synopsys/apr/dot3/d04/library.tcl : START Tue Mar 17 00:36:38 MST 2015
#INFO-MSG==>  ==>INFORMATION: Setting variables to support CCS Timing Models
#INFO-MSG==>  ==>INFORMATION: search_path is set to ./scripts                              /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-17/kit/afdk73_kit_s//asicflows/synopsys/apr/dot3/d04                              /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-17/kit/afdk73_kit_s//asicflows/synopsys/apr                              /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-17/kit/afdk73_kit_s//asicflows/synopsys/common/dot3/d04                              /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-17/kit/afdk73_kit_s//asicflows/synopsys/common . /p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/libraries/syn /p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/minpower/syn /p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/dw/syn_ver /p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/dw/sim_ver /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_pre_misca1/lib/ln /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_pre_misca1/lib/nn /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_pre_misca1/lib/wn /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_pre_misca1/lib/yn /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_prea1/ccs/ln /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_prea1/ccs/nn /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_prea1/ccs/wn /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_prea1/ccs/yn /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_prea1/lib/ln /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_prea1/lib/nn /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_prea1/lib/wn /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_prea1/lib/yn
==>INFORMATION: target_library is set to d04_ln_p1273_3x1r6_psss_0.75v_-10c_ccst.ldb d04_wn_p1273_3x1r6_psss_0.75v_-10c_ccst.ldb d04_nn_p1273_3x1r6_psss_0.75v_-10c_ccst.ldb d04_yn_p1273_3x1r6_psss_0.75v_-10c_ccst.ldb d04_ln_misc_p1273_3x1r6_psss_0.75v_-10c_nldm.ldb d04_nn_misc_p1273_3x1r6_psss_0.75v_-10c_nldm.ldb d04_wn_misc_p1273_3x1r6_psss_0.75v_-10c_nldm.ldb d04_yn_misc_p1273_3x1r6_psss_0.75v_-10c_nldm.ldb
Loading db file '/p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_prea1/ccs/ln/d04_ln_p1273_3x1r6_psss_0.75v_-10c_ccst.ldb'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_prea1/ccs/ln/d04_ln_p1273_3x1r6_tttt_1.1v_90c_ccst.ldb'
Loading db file '/p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_prea1/ccs/nn/d04_nn_p1273_3x1r6_psss_0.75v_-10c_ccst.ldb'
Loading db file '/p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_prea1/ccs/nn/d04_nn_p1273_3x1r6_tttt_1.1v_90c_ccst.ldb'
Loading db file '/p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_prea1/ccs/wn/d04_wn_p1273_3x1r6_psss_0.75v_-10c_ccst.ldb'
Loading db file '/p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_prea1/ccs/wn/d04_wn_p1273_3x1r6_tttt_1.1v_90c_ccst.ldb'
Loading db file '/p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_prea1/ccs/yn/d04_yn_p1273_3x1r6_psss_0.75v_-10c_ccst.ldb'
Loading db file '/p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_prea1/ccs/yn/d04_yn_p1273_3x1r6_tttt_1.1v_90c_ccst.ldb'
#INFO-MSG==>  ==>INFORMATION: link_library is set to * d04_ln_p1273_3x1r6_psss_0.75v_-10c_ccst.ldb d04_wn_p1273_3x1r6_psss_0.75v_-10c_ccst.ldb d04_nn_p1273_3x1r6_psss_0.75v_-10c_ccst.ldb d04_yn_p1273_3x1r6_psss_0.75v_-10c_ccst.ldb d04_ln_misc_p1273_3x1r6_psss_0.75v_-10c_nldm.ldb d04_nn_misc_p1273_3x1r6_psss_0.75v_-10c_nldm.ldb d04_wn_misc_p1273_3x1r6_psss_0.75v_-10c_nldm.ldb d04_yn_misc_p1273_3x1r6_psss_0.75v_-10c_nldm.ldb dw_foundation.sldb
#INFO-MSG==>  ==>INFORMATION: mw_reference_library is set to /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_pre_misca1/fram/ln/d04_ln_misc /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_pre_misca1/fram/ln/d04_ln_misc_tapcore2h /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_pre_misca1/fram/nn/d04_nn_misc /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_pre_misca1/fram/nn/d04_nn_misc_tapcore2h /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_pre_misca1/fram/wn/d04_wn_misc /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_pre_misca1/fram/wn/d04_wn_misc_tapcore2h /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_pre_misca1/fram/yn/d04_yn_misc /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_pre_misca1/fram/yn/d04_yn_misc_tapcore2h /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_prea1//fram/ln/d04_ln /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_prea1//fram/nn/d04_nn /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_prea1//fram/wn/d04_wn /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_prea1//fram/yn/d04_yn /p/fdk/fdk73/builds/halo733_r1.6/fram/intel73halo_d04
==>INFORMATION: P_source_if_exists: library.tcl : END Tue Mar 17 00:37:04 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:26 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:17 hrs : MEMORY : 1671488 KB
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-17/kit/afdk73_kit_s/asicflows/synopsys/common/dot3/d04/dont_use.tcl : START Tue Mar 17 00:37:04 MST 2015
Loading db file '/p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_pre_misca1/lib/ln/d04_ln_misc_p1273_3x1r6_psss_0.75v_-10c_nldm.ldb'
Loading db file '/p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_pre_misca1/lib/nn/d04_nn_misc_p1273_3x1r6_psss_0.75v_-10c_nldm.ldb'
Loading db file '/p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_pre_misca1/lib/wn/d04_wn_misc_p1273_3x1r6_psss_0.75v_-10c_nldm.ldb'
Loading db file '/p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0_pre_misca1/lib/yn/d04_yn_misc_p1273_3x1r6_psss_0.75v_-10c_nldm.ldb'
Loading db file '/p/foundry/eda/em64t_SLES11/iccompiler/J-2014.09-SP1/libraries/syn/dw_foundation.sldb'
#INFO-MSG==>  Setting APR dont_use cells
#INFO-MSG==>  Setting dont_use on seleted cells based on dont_use_default the ASIC flow
#INFO-MSG==>  Setting dont_use on vcc
   because SPECIAL: voltage pins
#INFO-MSG==>  Setting dont_use on vss
   because SPECIAL: voltage pins
#INFO-MSG==>  Setting dont_use on d04bfn00*ua5
   because HIGH_COST: Buffer count increases and synthesis uses only this drive strength if allowed
#INFO-MSG==>  Setting dont_use on d04bfn00?n0b3
   because SPECIAL:b3 and b4 were pruned to maintain cell P/N timing, area, totalZ across the family
#INFO-MSG==>  Setting dont_use on d04bfn00?n0b4
   because SPECIAL:b3 and b4 were pruned to maintain cell P/N timing, area, totalZ across the family
#INFO-MSG==>  Setting dont_use on d04hgy*
   because SPECIAL:Synchronizers and Metastable Hardened DFFs
#INFO-MSG==>  Setting dont_use on d04hhy*
   because  SPECIAL:Synchronizer Cell
#INFO-MSG==>  Setting dont_use on d04nob03wn0c0
   because  Incorrect transition value is library
#INFO-MSG==>  Setting dont_use on d04bbf*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bca*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bco*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bfy*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bin*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bly*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bmb*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bna*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bno*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bth*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bxo*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bdc*
   because FILL_ONLY:Functional bonus cells
#INFO-MSG==>  Setting dont_use on d04bgn*
   because FILL_ONLY:Functional bonus cells
#INFO-MSG==>  Setting dont_use on d04bfn00?nua5
   because LOW_DRIVE CELL
#INFO-MSG==>  Setting dont_use on d04ann04?n0a5
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04ann04?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04ann04?n0b5
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04con01?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04nab03?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04nan02?n0a5
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04nan02?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04nan03?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04nan04?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04non02?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04non03?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04non04?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04orn03?n0a5
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04orn04?n0a5
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04orn04?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04orn04?n0b5
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04bfn1*
   because ROUTE_ONLY:Min delay buffers/inverters.  Used during hold fixing
#INFO-MSG==>  Setting dont_use on d04inn12*
   because ROUTE_ONLY:Min delay buffers/inverters.  Used during hold fixing
#INFO-MSG==>  Setting dont_use on d04gbf*
   because CTS_ONLY:Clock buffers and inverters.  Used during CTS
#INFO-MSG==>  Setting dont_use on d04gin*
   because CTS_ONLY:Clock buffers and inverters.  Used during CTS
#INFO-MSG==>  Setting dont_use on d04gan*
   because RTL_ONLY:RTL instantition required. Clock logical cells
#INFO-MSG==>  Setting dont_use on d04gna*
   because RTL_ONLY:RTL instantition required. Clock logical cells
#INFO-MSG==>  Setting dont_use on d04gno*
   because RTL_ONLY:RTL instantition required. Clock logical cells
#INFO-MSG==>  Setting dont_use on d04gor*
   because RTL_ONLY:RTL instantition required. Clock logical cells
#INFO-MSG==>  Setting dont_use on d04gmx22*
   because RTL_ONLY:RTL instantition required. Clock logical cells
#INFO-MSG==>  Setting dont_use on d04cdc03*
   because RTL_ONLY:RTL instantition required. Clock divider.
#INFO-MSG==>  Setting dont_use on d04cgc00*
   because CTS_ONLY:Gated clock buffers.  CTS uses cgc01
#INFO-MSG==>  Setting dont_use on d04cgc02*
   because CTS_ONLY:Gated clock buffers.  CTS uses cgc01
#INFO-MSG==>  Setting dont_use on d04cgc03*
   because CTS_ONLY:Gated clock buffers.  CTS uses cgc01
#INFO-MSG==>  Setting dont_use on d04cgm22*
   because CTS_ONLY:Gated clock buffers.  CTS uses cgc01
#INFO-MSG==>  Setting dont_use on d04frt03?d0k0
   because Retention flop : incorrect embedded well tap causes DRC violation 
#INFO-MSG==>  Setting dont_use on d04f2*
   because HIGH_COST:Multi Bit Flop: Need special flow to use it. 
#INFO-MSG==>  Setting dont_use on d04f4*
   because HIGH_COST:Multi Bit Flop: Need special flow to use it. 
#INFO-MSG==>  Setting dont_use on d04qct01*
   because SPECIAL:Inconsitent direction of lib pins b/w logical and physical library
#INFO-MSG==>  Setting dont_use on d04qct00*
   because SPECIAL:Inconsitent direction of lib pins b/w logical and physical library
#INFO-MSG==>  Setting dont_use on d04cab13?d0b5
   because HIGH_COST:Have implant layers missing, and cause drcd NV*_UV* violations
#INFO-MSG==>  Setting dont_use on d04cab13?d0c5
   because HIGH_COST:Have implant layers missing, and cause drcd NV*_UV* violations
#INFO-MSG==>  Setting dont_use on d04pws10lqtb0 d04pws10lq8b0 d04pws10ld8b0 d04pws00lq8b0 d04pws00ld8b0 d04pws00ld0b0 d04pws10lqtb0 d04pws10lq8b0 d04pws10ld8b0 d04pws00lq8b0 d04pws00ld8b0 d04pws00ld0b0 d04pws10nqtb0 d04pws10nq8b0 d04pws10nd8b0 d04pws00nq8b0 d04pws00nd8b0 d04pws00nd0b0 d04pws10nqtb0 d04pws10nq8b0 d04pws10nd8b0 d04pws00nq8b0 d04pws00nd8b0 d04pws00nd0b0 d04pws10wqtb0 d04pws10wq8b0 d04pws10wd8b0 d04pws00wq8b0 d04pws00wd8b0 d04pws00wd0b0 d04pws10wqtb0 d04pws10wq8b0 d04pws10wd8b0 d04pws00wq8b0 d04pws00wd8b0 d04pws00wd0b0 d04pws10yqtb0 d04pws10yq8b0 d04pws10yd8b0 d04pws00yq8b0 d04pws00yd8b0 d04pws00yd0b0 d04pws10yqtb0 d04pws10yq8b0 d04pws10yd8b0 d04pws00yq8b0 d04pws00yd8b0 d04pws00yd0b0
   because SPECIAL: Cells with max_capacitance=0 in the lib file
==>INFORMATION: P_source_if_exists: dont_use.tcl : END Tue Mar 17 00:37:06 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:02 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:01 hrs : MEMORY : 1675136 KB
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-17/kit/afdk73_kit_s/asicflows/synopsys/apr/block_level_stdcell_power_hookup_runset.tcl : START Tue Mar 17 00:37:06 MST 2015
==>INFORMATION: P_source_if_exists: block_level_stdcell_power_hookup_runset.tcl : END Tue Mar 17 00:37:06 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:00 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:00 hrs : MEMORY : 1675456 KB

 CAUTION: Available Disk Space is at 978016064 , Your disk space is approaching full and is less than the default low limits set. Please ensure sufficient diskspace to run complete APR flow on the design.

==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-17/kit/afdk73_kit_s/asicflows/synopsys/apr/initialize_mw_cel_user_vars.tcl : START Tue Mar 17 00:37:06 MST 2015
==>INFORMATION: P_source_if_exists: initialize_mw_cel_user_vars.tcl : END Tue Mar 17 00:37:06 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:00 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:00 hrs : MEMORY : 1675456 KB
1
runICC -start import_design
#INFO-MSG==>    Completed steps 
#INFO-MSG==>   Starting from first step:  import_design
Start to load technology file /p/fdk/fdk73/builds/pdk733_r1.6/apr/icc//d04/p1273.tf.
Warning: LayerExt 'm1' is missing the attribute 'rectSpaceRegionNonPreferredMinDist'. (line 402) (TFCHK-014)
Warning: Cut layer 'vcn' has a non-cross primary default ContactCode 'VCNAX'. (line 1796) (TFCHK-092)
Warning: Layer 'm2' has a pitch 0.052 that does not match the recommended wire-to-via pitch 0.08 or 0.054. (TFCHK-049)
Warning: Layer 'm4' has a pitch 0.056 that does not match the recommended wire-to-via pitch 0.078 or 0.054. (TFCHK-049)
Warning: Layer 'm6' has a pitch 0.08 that does not match the recommended wire-to-via pitch 0.104 or 0.082. (TFCHK-049)
Warning: Layer 'm8' has a pitch 0.252 that does not match the recommended wire-to-via pitch 0.539. (TFCHK-049)
Warning: Layer 'm9' has a pitch 1.08 that does not match the recommended wire-to-via pitch 1.35 or 1.875. (TFCHK-049)
Warning: Layer 'tm1' has a pitch 16 that does not match the recommended wire-to-via pitch 14.25 or 26.25. (TFCHK-049)
Warning: Layer 'c4' has a pitch 130.3 that does not match the recommended wire-to-via pitch 93.5 or 105.5. (TFCHK-049)
Warning: Layer 'm2' has a pitch 0.052 that does not match the doubled pitch 0.112 or tripled pitch 0.168. (TFCHK-050)
Warning: Layer 'm3' has a pitch 0.052 that does not match the doubled pitch 0.14 or tripled pitch 0.21. (TFCHK-050)
Warning: Layer 'm4' has a pitch 0.056 that does not match the doubled pitch 0.104 or tripled pitch 0.156. (TFCHK-050)
Warning: Layer 'm5' has a pitch 0.052 that does not match the doubled pitch 0.104 or tripled pitch 0.156. (TFCHK-050)
Warning: Layer 'm6' has a pitch 0.08 that does not match the doubled pitch 0.112 or tripled pitch 0.168. (TFCHK-050)
Warning: Layer 'm7' has a pitch 0.112 that does not match the doubled pitch 0.104 or tripled pitch 0.156. (TFCHK-050)
Warning: Layer 'm8' has a pitch 0.252 that does not match the doubled pitch 0.16 or tripled pitch 0.24. (TFCHK-050)
Warning: Layer 'm9' has a pitch 1.08 that does not match the doubled pitch 0.224 or tripled pitch 0.336. (TFCHK-050)
Warning: Layer 'tm1' has a pitch 16 that does not match the doubled pitch 0.504 or tripled pitch 0.756. (TFCHK-050)
Warning: Layer 'c4' has a pitch 130.3 that does not match the doubled pitch 2.16 or tripled pitch 3.24. (TFCHK-050)
Warning: Tile 'core84' has a width 0.084 that is not a multiple of the metal layer pitch 0.056 or 0.07. (TFCHK-066)
Warning: Tile 'core2h84' has a width 0.084 that is not a multiple of the metal layer pitch 0.056 or 0.07. (TFCHK-066)
Warning: Non-default ContactCode 'VIA5O' on layer 'v5' has cut size with no matching cut name found. (TFCHK-110)
Warning: cutNameTbl on layer 'v0' has cut name 'CUT0PAX, CUT0NA1, CUT0EX, CUT0TBX' with no matching ContactCode found. (TFCHK-111)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /p/fdk/fdk73/builds/pdk733_r1.6/apr/icc//d04/p1273.tf has been loaded successfully.
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk73_work003/fdklib/fdk73_builds/stdcell733_d.0.0_pre_misc/fram/ln/d04_ln_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk73_work003/fdklib/fdk73_builds/stdcell733_d.0.0_pre_misc/fram/ln/d04_ln_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk73_work003/fdklib/fdk73_builds/stdcell733_d.0.0_pre_misc/fram/nn/d04_nn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk73_work003/fdklib/fdk73_builds/stdcell733_d.0.0_pre_misc/fram/nn/d04_nn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk73_work003/fdklib/fdk73_builds/stdcell733_d.0.0_pre_misc/fram/wn/d04_wn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk73_work003/fdklib/fdk73_builds/stdcell733_d.0.0_pre_misc/fram/wn/d04_wn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk73_work003/fdklib/fdk73_builds/stdcell733_d.0.0_pre_misc/fram/yn/d04_yn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk73_work003/fdklib/fdk73_builds/stdcell733_d.0.0_pre_misc/fram/yn/d04_yn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/ch/disks/icf_fdk73_work003/fdklib/fdk73_builds/stdcell733_d.0.0_pre/fram/ln/d04_ln (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/ch/disks/icf_fdk73_work003/fdklib/fdk73_builds/stdcell733_d.0.0_pre/fram/nn/d04_nn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/ch/disks/icf_fdk73_work003/fdklib/fdk73_builds/stdcell733_d.0.0_pre/fram/wn/d04_wn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/ch/disks/icf_fdk73_work003/fdklib/fdk73_builds/stdcell733_d.0.0_pre/fram/yn/d04_yn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (cpu_18700_LIB)      |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)

