# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model function_syntax
.inputs clock a b
.outputs c
.subckt $xor A=a B=b Y=b_$xor_B_Y
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.names b_$xor_B_Y c
1 1
.names $undef xor_them$func$regression_test/benchmark/verilog/syntax/function_syntax.v:22$1206.x
1 1
.names $undef xor_them$func$regression_test/benchmark/verilog/syntax/function_syntax.v:22$1206.y
1 1
.end
