

module counter(
					// Inputs
					CLK,
					RST_N,
					
					// Outputs
					END_COUNT
					);
					
`include "MathFun.vh"

					
input CLK;
input RST_N;


output END_COUNT;


param final_value = 0;
param n	= CLogB2(final_value - 1);		

output reg [n - 1 : 0] output_counter;	


always @(posedge CLK or negedge RST_N)
if(!RST_N)
	output_counter <= 0;
else 
	output_counter <= output_counter + 1;
	
assign END_COUNT = (output_counter == final_value ? 1 : 0);

					
					
endmodule