#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x288dd90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x288df20 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x289a220 .functor NOT 1, L_0x28c5560, C4<0>, C4<0>, C4<0>;
L_0x28c52c0 .functor XOR 1, L_0x28c5160, L_0x28c5220, C4<0>, C4<0>;
L_0x28c5450 .functor XOR 1, L_0x28c52c0, L_0x28c5380, C4<0>, C4<0>;
v0x28c0ff0_0 .net *"_ivl_10", 0 0, L_0x28c5380;  1 drivers
v0x28c10f0_0 .net *"_ivl_12", 0 0, L_0x28c5450;  1 drivers
v0x28c11d0_0 .net *"_ivl_2", 0 0, L_0x28c3280;  1 drivers
v0x28c1290_0 .net *"_ivl_4", 0 0, L_0x28c5160;  1 drivers
v0x28c1370_0 .net *"_ivl_6", 0 0, L_0x28c5220;  1 drivers
v0x28c14a0_0 .net *"_ivl_8", 0 0, L_0x28c52c0;  1 drivers
v0x28c1580_0 .net "a", 0 0, v0x28bdb30_0;  1 drivers
v0x28c1620_0 .net "b", 0 0, v0x28bdbd0_0;  1 drivers
v0x28c16c0_0 .net "c", 0 0, v0x28bdc70_0;  1 drivers
v0x28c1760_0 .var "clk", 0 0;
v0x28c1800_0 .net "d", 0 0, v0x28bddb0_0;  1 drivers
v0x28c18a0_0 .net "q_dut", 0 0, L_0x28c5000;  1 drivers
v0x28c1940_0 .net "q_ref", 0 0, L_0x28c1fe0;  1 drivers
v0x28c19e0_0 .var/2u "stats1", 159 0;
v0x28c1a80_0 .var/2u "strobe", 0 0;
v0x28c1b20_0 .net "tb_match", 0 0, L_0x28c5560;  1 drivers
v0x28c1be0_0 .net "tb_mismatch", 0 0, L_0x289a220;  1 drivers
v0x28c1ca0_0 .net "wavedrom_enable", 0 0, v0x28bdea0_0;  1 drivers
v0x28c1d40_0 .net "wavedrom_title", 511 0, v0x28bdf40_0;  1 drivers
L_0x28c3280 .concat [ 1 0 0 0], L_0x28c1fe0;
L_0x28c5160 .concat [ 1 0 0 0], L_0x28c1fe0;
L_0x28c5220 .concat [ 1 0 0 0], L_0x28c5000;
L_0x28c5380 .concat [ 1 0 0 0], L_0x28c1fe0;
L_0x28c5560 .cmp/eeq 1, L_0x28c3280, L_0x28c5450;
S_0x288e0b0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x288df20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2879ea0 .functor NOT 1, v0x28bdb30_0, C4<0>, C4<0>, C4<0>;
L_0x288e810 .functor XOR 1, L_0x2879ea0, v0x28bdbd0_0, C4<0>, C4<0>;
L_0x289a290 .functor XOR 1, L_0x288e810, v0x28bdc70_0, C4<0>, C4<0>;
L_0x28c1fe0 .functor XOR 1, L_0x289a290, v0x28bddb0_0, C4<0>, C4<0>;
v0x289a490_0 .net *"_ivl_0", 0 0, L_0x2879ea0;  1 drivers
v0x289a530_0 .net *"_ivl_2", 0 0, L_0x288e810;  1 drivers
v0x2879ff0_0 .net *"_ivl_4", 0 0, L_0x289a290;  1 drivers
v0x287a090_0 .net "a", 0 0, v0x28bdb30_0;  alias, 1 drivers
v0x28bcef0_0 .net "b", 0 0, v0x28bdbd0_0;  alias, 1 drivers
v0x28bd000_0 .net "c", 0 0, v0x28bdc70_0;  alias, 1 drivers
v0x28bd0c0_0 .net "d", 0 0, v0x28bddb0_0;  alias, 1 drivers
v0x28bd180_0 .net "q", 0 0, L_0x28c1fe0;  alias, 1 drivers
S_0x28bd2e0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x288df20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x28bdb30_0 .var "a", 0 0;
v0x28bdbd0_0 .var "b", 0 0;
v0x28bdc70_0 .var "c", 0 0;
v0x28bdd10_0 .net "clk", 0 0, v0x28c1760_0;  1 drivers
v0x28bddb0_0 .var "d", 0 0;
v0x28bdea0_0 .var "wavedrom_enable", 0 0;
v0x28bdf40_0 .var "wavedrom_title", 511 0;
E_0x2888cf0/0 .event negedge, v0x28bdd10_0;
E_0x2888cf0/1 .event posedge, v0x28bdd10_0;
E_0x2888cf0 .event/or E_0x2888cf0/0, E_0x2888cf0/1;
E_0x2888f40 .event posedge, v0x28bdd10_0;
E_0x28729f0 .event negedge, v0x28bdd10_0;
S_0x28bd630 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x28bd2e0;
 .timescale -12 -12;
v0x28bd830_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28bd930 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x28bd2e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28be0a0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x288df20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x28c2110 .functor AND 1, v0x28bdb30_0, v0x28bdbd0_0, C4<1>, C4<1>;
L_0x28c2180 .functor AND 1, L_0x28c2110, v0x28bdc70_0, C4<1>, C4<1>;
L_0x28c2210 .functor AND 1, L_0x28c2180, v0x28bddb0_0, C4<1>, C4<1>;
L_0x28c22d0 .functor NOT 1, v0x28bdbd0_0, C4<0>, C4<0>, C4<0>;
L_0x28c2370 .functor AND 1, v0x28bdb30_0, L_0x28c22d0, C4<1>, C4<1>;
L_0x28c2430 .functor AND 1, L_0x28c2370, v0x28bdc70_0, C4<1>, C4<1>;
L_0x28c2530 .functor NOT 1, v0x28bddb0_0, C4<0>, C4<0>, C4<0>;
L_0x28c25a0 .functor AND 1, L_0x28c2430, L_0x28c2530, C4<1>, C4<1>;
L_0x28c2700 .functor OR 1, L_0x28c2210, L_0x28c25a0, C4<0>, C4<0>;
L_0x28c2810 .functor NOT 1, v0x28bdbd0_0, C4<0>, C4<0>, C4<0>;
L_0x28c28e0 .functor AND 1, v0x28bdb30_0, L_0x28c2810, C4<1>, C4<1>;
L_0x28c2950 .functor NOT 1, v0x28bdc70_0, C4<0>, C4<0>, C4<0>;
L_0x28c2a30 .functor AND 1, L_0x28c28e0, L_0x28c2950, C4<1>, C4<1>;
L_0x28c2b40 .functor AND 1, L_0x28c2a30, v0x28bddb0_0, C4<1>, C4<1>;
L_0x28c29c0 .functor OR 1, L_0x28c2700, L_0x28c2b40, C4<0>, C4<0>;
L_0x28c2d20 .functor NOT 1, v0x28bdb30_0, C4<0>, C4<0>, C4<0>;
L_0x28c2f30 .functor AND 1, L_0x28c2d20, v0x28bdbd0_0, C4<1>, C4<1>;
L_0x28c3100 .functor NOT 1, v0x28bdc70_0, C4<0>, C4<0>, C4<0>;
L_0x28c3320 .functor AND 1, L_0x28c2f30, L_0x28c3100, C4<1>, C4<1>;
L_0x28c3430 .functor AND 1, L_0x28c3320, v0x28bddb0_0, C4<1>, C4<1>;
L_0x28c36b0 .functor OR 1, L_0x28c29c0, L_0x28c3430, C4<0>, C4<0>;
L_0x28c37c0 .functor NOT 1, v0x28bdb30_0, C4<0>, C4<0>, C4<0>;
L_0x28c38f0 .functor NOT 1, v0x28bdbd0_0, C4<0>, C4<0>, C4<0>;
L_0x28c3960 .functor AND 1, L_0x28c37c0, L_0x28c38f0, C4<1>, C4<1>;
L_0x28c3b40 .functor AND 1, L_0x28c3960, v0x28bdc70_0, C4<1>, C4<1>;
L_0x28c3c00 .functor AND 1, L_0x28c3b40, v0x28bddb0_0, C4<1>, C4<1>;
L_0x28c3da0 .functor OR 1, L_0x28c36b0, L_0x28c3c00, C4<0>, C4<0>;
L_0x28c3eb0 .functor NOT 1, v0x28bdb30_0, C4<0>, C4<0>, C4<0>;
L_0x28c4010 .functor AND 1, L_0x28c3eb0, v0x28bdbd0_0, C4<1>, C4<1>;
L_0x28c40d0 .functor AND 1, L_0x28c4010, v0x28bdc70_0, C4<1>, C4<1>;
L_0x28c4290 .functor NOT 1, v0x28bddb0_0, C4<0>, C4<0>, C4<0>;
L_0x28c4300 .functor AND 1, L_0x28c40d0, L_0x28c4290, C4<1>, C4<1>;
L_0x28c4520 .functor OR 1, L_0x28c3da0, L_0x28c4300, C4<0>, C4<0>;
L_0x28c4630 .functor NOT 1, v0x28bdb30_0, C4<0>, C4<0>, C4<0>;
L_0x28c47c0 .functor NOT 1, v0x28bdbd0_0, C4<0>, C4<0>, C4<0>;
L_0x28c4830 .functor AND 1, L_0x28c4630, L_0x28c47c0, C4<1>, C4<1>;
L_0x28c4a70 .functor NOT 1, v0x28bdc70_0, C4<0>, C4<0>, C4<0>;
L_0x28c4ae0 .functor AND 1, L_0x28c4830, L_0x28c4a70, C4<1>, C4<1>;
L_0x28c4d30 .functor NOT 1, v0x28bddb0_0, C4<0>, C4<0>, C4<0>;
L_0x28c4da0 .functor AND 1, L_0x28c4ae0, L_0x28c4d30, C4<1>, C4<1>;
L_0x28c5000 .functor OR 1, L_0x28c4520, L_0x28c4da0, C4<0>, C4<0>;
v0x28be390_0 .net *"_ivl_0", 0 0, L_0x28c2110;  1 drivers
v0x28be470_0 .net *"_ivl_10", 0 0, L_0x28c2430;  1 drivers
v0x28be550_0 .net *"_ivl_12", 0 0, L_0x28c2530;  1 drivers
v0x28be640_0 .net *"_ivl_14", 0 0, L_0x28c25a0;  1 drivers
v0x28be720_0 .net *"_ivl_16", 0 0, L_0x28c2700;  1 drivers
v0x28be850_0 .net *"_ivl_18", 0 0, L_0x28c2810;  1 drivers
v0x28be930_0 .net *"_ivl_2", 0 0, L_0x28c2180;  1 drivers
v0x28bea10_0 .net *"_ivl_20", 0 0, L_0x28c28e0;  1 drivers
v0x28beaf0_0 .net *"_ivl_22", 0 0, L_0x28c2950;  1 drivers
v0x28bebd0_0 .net *"_ivl_24", 0 0, L_0x28c2a30;  1 drivers
v0x28becb0_0 .net *"_ivl_26", 0 0, L_0x28c2b40;  1 drivers
v0x28bed90_0 .net *"_ivl_28", 0 0, L_0x28c29c0;  1 drivers
v0x28bee70_0 .net *"_ivl_30", 0 0, L_0x28c2d20;  1 drivers
v0x28bef50_0 .net *"_ivl_32", 0 0, L_0x28c2f30;  1 drivers
v0x28bf030_0 .net *"_ivl_34", 0 0, L_0x28c3100;  1 drivers
v0x28bf110_0 .net *"_ivl_36", 0 0, L_0x28c3320;  1 drivers
v0x28bf1f0_0 .net *"_ivl_38", 0 0, L_0x28c3430;  1 drivers
v0x28bf2d0_0 .net *"_ivl_4", 0 0, L_0x28c2210;  1 drivers
v0x28bf3b0_0 .net *"_ivl_40", 0 0, L_0x28c36b0;  1 drivers
v0x28bf490_0 .net *"_ivl_42", 0 0, L_0x28c37c0;  1 drivers
v0x28bf570_0 .net *"_ivl_44", 0 0, L_0x28c38f0;  1 drivers
v0x28bf650_0 .net *"_ivl_46", 0 0, L_0x28c3960;  1 drivers
v0x28bf730_0 .net *"_ivl_48", 0 0, L_0x28c3b40;  1 drivers
v0x28bf810_0 .net *"_ivl_50", 0 0, L_0x28c3c00;  1 drivers
v0x28bf8f0_0 .net *"_ivl_52", 0 0, L_0x28c3da0;  1 drivers
v0x28bf9d0_0 .net *"_ivl_54", 0 0, L_0x28c3eb0;  1 drivers
v0x28bfab0_0 .net *"_ivl_56", 0 0, L_0x28c4010;  1 drivers
v0x28bfb90_0 .net *"_ivl_58", 0 0, L_0x28c40d0;  1 drivers
v0x28bfc70_0 .net *"_ivl_6", 0 0, L_0x28c22d0;  1 drivers
v0x28bfd50_0 .net *"_ivl_60", 0 0, L_0x28c4290;  1 drivers
v0x28bfe30_0 .net *"_ivl_62", 0 0, L_0x28c4300;  1 drivers
v0x28bff10_0 .net *"_ivl_64", 0 0, L_0x28c4520;  1 drivers
v0x28bfff0_0 .net *"_ivl_66", 0 0, L_0x28c4630;  1 drivers
v0x28c02e0_0 .net *"_ivl_68", 0 0, L_0x28c47c0;  1 drivers
v0x28c03c0_0 .net *"_ivl_70", 0 0, L_0x28c4830;  1 drivers
v0x28c04a0_0 .net *"_ivl_72", 0 0, L_0x28c4a70;  1 drivers
v0x28c0580_0 .net *"_ivl_74", 0 0, L_0x28c4ae0;  1 drivers
v0x28c0660_0 .net *"_ivl_76", 0 0, L_0x28c4d30;  1 drivers
v0x28c0740_0 .net *"_ivl_78", 0 0, L_0x28c4da0;  1 drivers
v0x28c0820_0 .net *"_ivl_8", 0 0, L_0x28c2370;  1 drivers
v0x28c0900_0 .net "a", 0 0, v0x28bdb30_0;  alias, 1 drivers
v0x28c09a0_0 .net "b", 0 0, v0x28bdbd0_0;  alias, 1 drivers
v0x28c0a90_0 .net "c", 0 0, v0x28bdc70_0;  alias, 1 drivers
v0x28c0b80_0 .net "d", 0 0, v0x28bddb0_0;  alias, 1 drivers
v0x28c0c70_0 .net "q", 0 0, L_0x28c5000;  alias, 1 drivers
S_0x28c0dd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x288df20;
 .timescale -12 -12;
E_0x2888a90 .event anyedge, v0x28c1a80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28c1a80_0;
    %nor/r;
    %assign/vec4 v0x28c1a80_0, 0;
    %wait E_0x2888a90;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28bd2e0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28bddb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bdc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bdbd0_0, 0;
    %assign/vec4 v0x28bdb30_0, 0;
    %wait E_0x28729f0;
    %wait E_0x2888f40;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28bddb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bdc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bdbd0_0, 0;
    %assign/vec4 v0x28bdb30_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2888cf0;
    %load/vec4 v0x28bdb30_0;
    %load/vec4 v0x28bdbd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x28bdc70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x28bddb0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28bddb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bdc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bdbd0_0, 0;
    %assign/vec4 v0x28bdb30_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x28bd930;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2888cf0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x28bddb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bdc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28bdbd0_0, 0;
    %assign/vec4 v0x28bdb30_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x288df20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c1760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28c1a80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x288df20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x28c1760_0;
    %inv;
    %store/vec4 v0x28c1760_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x288df20;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28bdd10_0, v0x28c1be0_0, v0x28c1580_0, v0x28c1620_0, v0x28c16c0_0, v0x28c1800_0, v0x28c1940_0, v0x28c18a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x288df20;
T_7 ;
    %load/vec4 v0x28c19e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x28c19e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28c19e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x28c19e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28c19e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28c19e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28c19e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x288df20;
T_8 ;
    %wait E_0x2888cf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28c19e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c19e0_0, 4, 32;
    %load/vec4 v0x28c1b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x28c19e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c19e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28c19e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c19e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x28c1940_0;
    %load/vec4 v0x28c1940_0;
    %load/vec4 v0x28c18a0_0;
    %xor;
    %load/vec4 v0x28c1940_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x28c19e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c19e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x28c19e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28c19e0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/circuit2/iter0/response15/top_module.sv";
