!SESSION 2021-12-12 18:35:51.065 -----------------------------------------------
eclipse.buildId=2021.1
java.version=11.0.2
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_US
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects

This is a continuation of log file C:\University\Masters\Year_1\SYSC5906\SYSC5906_Project\Vitis_sdk_projects\.metadata\.bak_0.log
Created Time: 2021-12-12 20:44:07.361

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.361
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexa53_2], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.383
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexa53_2], Result: [null, {"creat_mec_matrix_0_s_axi_control": {"name": "creat_mec_matrix_0",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "s_axi_control",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"extend_matrix_0_s_axi_control": {"name": "extend_matrix_0",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "s_axi_control",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mul_mec_matrix_0_s_axi_control": {"name": "mul_mec_matrix_0",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "s_axi_control",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_can_1": {"name": "psu_can_1",
"base": "0xFF070000",
"high": "0xFF07FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_0": {"name": "psu_i2c_0",
"base": "0xFF020000",
"high": "0xFF02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_0": {"name": "psu_ipi_0",
"base": "0xFF300000",
"high": "0xFF30FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sata": {"name": "psu_sata",
"base": "0xFD0C0000",
"high": "0xFD0CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_0": {"name": "psu_uart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_1_MEM_0": {"name": "psu_ddr_1",
"base": "0x800000000",
"high": "0x87FFFFFFF",
"size": "2147483648",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.384
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexa53_2 C_DEBUG_ENABLED], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.385
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexa53_2 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.386
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexa53_2 C_DEBUG_EVENT_COUNTERS], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.387
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexa53_2 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.387
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexa53_2 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.388
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexa53_2 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.389
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexa53_2 C_DEBUG_COUNTER_WIDTH], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.390
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexa53_2 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.390
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexa53_2 C_FREQ], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.391
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexa53_2 C_FREQ], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.391
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexa53_2 C_CPU_CLK_FREQ_HZ], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.393
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexa53_2 C_CPU_CLK_FREQ_HZ], Result: [null, 1199880127]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.393
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexa53_3], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.437
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexa53_3], Result: [null, {"creat_mec_matrix_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_3": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_4": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 0,
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 4,
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 8,
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 12,
},
"group_id_x": {"description": "Data signal of group_id_x",
"address_offset": "16",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_x": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_x",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 16,
},
"group_id_y": {"description": "Data signal of group_id_y",
"address_offset": "24",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_y": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_y",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 24,
},
"group_id_z": {"description": "Data signal of group_id_z",
"address_offset": "32",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_z": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_z",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 32,
},
"global_offset_x": {"description": "Data signal of global_offset_x",
"address_offset": "40",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_x": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_x",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 40,
},
"global_offset_y": {"description": "Data signal of global_offset_y",
"address_offset": "48",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_y": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_y",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 48,
},
"global_offset_z": {"description": "Data signal of global_offset_z",
"address_offset": "56",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_z": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_z",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 56,
},
"A_1": {"description": "Data signal of A",
"address_offset": "64",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"A": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of A",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 64,
},
"A_2": {"description": "Data signal of A",
"address_offset": "68",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"A": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 63 to 32 of A",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 68,
},
"wa": {"description": "Data signal of wa",
"address_offset": "76",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"wa": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of wa",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 76,
},
"ha": {"description": "Data signal of ha",
"address_offset": "84",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"ha": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of ha",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 84,
},
"B_1": {"description": "Data signal of B",
"address_offset": "92",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"B": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of B",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 92,
},
"B_2": {"description": "Data signal of B",
"address_offset": "96",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"B": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 63 to 32 of B",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 96,
},
"wb": {"description": "Data signal of wb",
"address_offset": "104",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"wb": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of wb",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 104,
},
"hb": {"description": "Data signal of hb",
"address_offset": "112",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"hb": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of hb",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 112,
},
"s": {"description": "Data signal of s",
"address_offset": "120",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"s": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of s",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 120,
},
"k": {"description": "Data signal of k",
"address_offset": "128",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"k": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of k",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 128,
},
},
"extend_matrix_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_3": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_4": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 0,
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 4,
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 8,
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 12,
},
"group_id_x": {"description": "Data signal of group_id_x",
"address_offset": "16",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_x": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_x",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 16,
},
"group_id_y": {"description": "Data signal of group_id_y",
"address_offset": "24",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_y": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_y",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 24,
},
"group_id_z": {"description": "Data signal of group_id_z",
"address_offset": "32",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_z": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_z",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 32,
},
"global_offset_x": {"description": "Data signal of global_offset_x",
"address_offset": "40",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_x": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_x",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 40,
},
"global_offset_y": {"description": "Data signal of global_offset_y",
"address_offset": "48",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_y": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_y",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 48,
},
"global_offset_z": {"description": "Data signal of global_offset_z",
"address_offset": "56",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_z": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_z",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 56,
},
"A_1": {"description": "Data signal of A",
"address_offset": "64",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"A": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of A",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 64,
},
"A_2": {"description": "Data signal of A",
"address_offset": "68",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"A": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 63 to 32 of A",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 68,
},
"wa": {"description": "Data signal of wa",
"address_offset": "76",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"wa": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of wa",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 76,
},
"ha": {"description": "Data signal of ha",
"address_offset": "84",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"ha": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of ha",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 84,
},
"p": {"description": "Data signal of p",
"address_offset": "92",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"p": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of p",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 92,
},
"B_1": {"description": "Data signal of B",
"address_offset": "100",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"B": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of B",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 100,
},
"B_2": {"description": "Data signal of B",
"address_offset": "104",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"B": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 63 to 32 of B",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 104,
},
"wb": {"description": "Data signal of wb",
"address_offset": "112",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"wb": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of wb",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 112,
},
"hb": {"description": "Data signal of hb",
"address_offset": "120",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"hb": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of hb",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 120,
},
},
"mul_mec_matrix_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_3": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_4": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 0,
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 4,
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 8,
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 12,
},
"group_id_x": {"description": "Data signal of group_id_x",
"address_offset": "16",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_x": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_x",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 16,
},
"group_id_y": {"description": "Data signal of group_id_y",
"address_offset": "24",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_y": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_y",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 24,
},
"group_id_z": {"description": "Data signal of group_id_z",
"address_offset": "32",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_z": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_z",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 32,
},
"global_offset_x": {"description": "Data signal of global_offset_x",
"address_offset": "40",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_x": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_x",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 40,
},
"global_offset_y": {"description": "Data signal of global_offset_y",
"address_offset": "48",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_y": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_y",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 48,
},
"global_offset_z": {"description": "Data signal of global_offset_z",
"address_offset": "56",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_z": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_z",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 56,
},
"I_1": {"description": "Data signal of I",
"address_offset": "64",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"I": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of I",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 64,
},
"I_2": {"description": "Data signal of I",
"address_offset": "68",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"I": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 63 to 32 of I",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 68,
},
"wi": {"description": "Data signal of wi",
"address_offset": "76",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"wi": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of wi",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 76,
},
"hi": {"description": "Data signal of hi",
"address_offset": "84",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"hi": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of hi",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 84,
},
"ci": {"description": "Data signal of ci",
"address_offset": "92",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"ci": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of ci",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 92,
},
"K_1": {"description": "Data signal of K",
"address_offset": "100",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"K": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of K",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 100,
},
"K_2": {"description": "Data signal of K",
"address_offset": "104",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"K": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 63 to 32 of K",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 104,
},
"wk": {"description": "Data signal of wk",
"address_offset": "112",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"wk": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of wk",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 112,
},
"nk": {"description": "Data signal of nk",
"address_offset": "120",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"nk": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of nk",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 120,
},
"O_1": {"description": "Data signal of O",
"address_offset": "128",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"O": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of O",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 128,
},
"O_2": {"description": "Data signal of O",
"address_offset": "132",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"O": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 63 to 32 of O",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 132,
},
"wo": {"description": "Data signal of wo",
"address_offset": "140",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"wo": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of wo",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 140,
},
"ho": {"description": "Data signal of ho",
"address_offset": "148",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"ho": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of ho",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 148,
},
"co": {"description": "Data signal of co",
"address_offset": "156",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"co": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of co",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 156,
},
"s": {"description": "Data signal of s",
"address_offset": "164",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"s": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of s",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 164,
},
},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_can_1": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_1": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_ethernet_3": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_0": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_0": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sata": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_0": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_xhci_0": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.438
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexa53_3], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.461
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexa53_3], Result: [null, {"creat_mec_matrix_0_s_axi_control": {"name": "creat_mec_matrix_0",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "s_axi_control",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"extend_matrix_0_s_axi_control": {"name": "extend_matrix_0",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "s_axi_control",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mul_mec_matrix_0_s_axi_control": {"name": "mul_mec_matrix_0",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "s_axi_control",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_can_1": {"name": "psu_can_1",
"base": "0xFF070000",
"high": "0xFF07FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_0": {"name": "psu_i2c_0",
"base": "0xFF020000",
"high": "0xFF02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_0": {"name": "psu_ipi_0",
"base": "0xFF300000",
"high": "0xFF30FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sata": {"name": "psu_sata",
"base": "0xFD0C0000",
"high": "0xFD0CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_0": {"name": "psu_uart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_1_MEM_0": {"name": "psu_ddr_1",
"base": "0x800000000",
"high": "0x87FFFFFFF",
"size": "2147483648",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.462
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexa53_3 C_DEBUG_ENABLED], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.463
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexa53_3 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.463
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexa53_3 C_DEBUG_EVENT_COUNTERS], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.465
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexa53_3 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.465
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexa53_3 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.466
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexa53_3 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.466
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexa53_3 C_DEBUG_COUNTER_WIDTH], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.468
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexa53_3 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.468
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexa53_3 C_FREQ], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.469
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexa53_3 C_FREQ], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.469
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexa53_3 C_CPU_CLK_FREQ_HZ], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.471
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexa53_3 C_CPU_CLK_FREQ_HZ], Result: [null, 1199880127]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.471
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_0], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.513
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_0], Result: [null, {"creat_mec_matrix_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_3": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_4": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 0,
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 4,
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 8,
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 12,
},
"group_id_x": {"description": "Data signal of group_id_x",
"address_offset": "16",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_x": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_x",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 16,
},
"group_id_y": {"description": "Data signal of group_id_y",
"address_offset": "24",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_y": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_y",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 24,
},
"group_id_z": {"description": "Data signal of group_id_z",
"address_offset": "32",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_z": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_z",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 32,
},
"global_offset_x": {"description": "Data signal of global_offset_x",
"address_offset": "40",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_x": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_x",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 40,
},
"global_offset_y": {"description": "Data signal of global_offset_y",
"address_offset": "48",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_y": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_y",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 48,
},
"global_offset_z": {"description": "Data signal of global_offset_z",
"address_offset": "56",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_z": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_z",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 56,
},
"A_1": {"description": "Data signal of A",
"address_offset": "64",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"A": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of A",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 64,
},
"A_2": {"description": "Data signal of A",
"address_offset": "68",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"A": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 63 to 32 of A",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 68,
},
"wa": {"description": "Data signal of wa",
"address_offset": "76",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"wa": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of wa",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 76,
},
"ha": {"description": "Data signal of ha",
"address_offset": "84",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"ha": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of ha",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 84,
},
"B_1": {"description": "Data signal of B",
"address_offset": "92",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"B": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of B",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 92,
},
"B_2": {"description": "Data signal of B",
"address_offset": "96",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"B": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 63 to 32 of B",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 96,
},
"wb": {"description": "Data signal of wb",
"address_offset": "104",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"wb": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of wb",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 104,
},
"hb": {"description": "Data signal of hb",
"address_offset": "112",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"hb": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of hb",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 112,
},
"s": {"description": "Data signal of s",
"address_offset": "120",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"s": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of s",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 120,
},
"k": {"description": "Data signal of k",
"address_offset": "128",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"k": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of k",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 128,
},
},
"extend_matrix_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_3": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_4": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 0,
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 4,
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 8,
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 12,
},
"group_id_x": {"description": "Data signal of group_id_x",
"address_offset": "16",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_x": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_x",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 16,
},
"group_id_y": {"description": "Data signal of group_id_y",
"address_offset": "24",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_y": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_y",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 24,
},
"group_id_z": {"description": "Data signal of group_id_z",
"address_offset": "32",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_z": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_z",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 32,
},
"global_offset_x": {"description": "Data signal of global_offset_x",
"address_offset": "40",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_x": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_x",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 40,
},
"global_offset_y": {"description": "Data signal of global_offset_y",
"address_offset": "48",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_y": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_y",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 48,
},
"global_offset_z": {"description": "Data signal of global_offset_z",
"address_offset": "56",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_z": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_z",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 56,
},
"A_1": {"description": "Data signal of A",
"address_offset": "64",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"A": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of A",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 64,
},
"A_2": {"description": "Data signal of A",
"address_offset": "68",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"A": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 63 to 32 of A",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 68,
},
"wa": {"description": "Data signal of wa",
"address_offset": "76",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"wa": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of wa",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 76,
},
"ha": {"description": "Data signal of ha",
"address_offset": "84",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"ha": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of ha",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 84,
},
"p": {"description": "Data signal of p",
"address_offset": "92",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"p": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of p",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 92,
},
"B_1": {"description": "Data signal of B",
"address_offset": "100",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"B": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of B",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 100,
},
"B_2": {"description": "Data signal of B",
"address_offset": "104",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"B": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 63 to 32 of B",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 104,
},
"wb": {"description": "Data signal of wb",
"address_offset": "112",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"wb": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of wb",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 112,
},
"hb": {"description": "Data signal of hb",
"address_offset": "120",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"hb": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of hb",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 120,
},
},
"mul_mec_matrix_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_3": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_4": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 0,
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 4,
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 8,
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 12,
},
"group_id_x": {"description": "Data signal of group_id_x",
"address_offset": "16",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_x": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_x",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 16,
},
"group_id_y": {"description": "Data signal of group_id_y",
"address_offset": "24",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_y": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_y",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 24,
},
"group_id_z": {"description": "Data signal of group_id_z",
"address_offset": "32",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_z": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_z",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 32,
},
"global_offset_x": {"description": "Data signal of global_offset_x",
"address_offset": "40",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_x": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_x",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 40,
},
"global_offset_y": {"description": "Data signal of global_offset_y",
"address_offset": "48",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_y": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_y",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 48,
},
"global_offset_z": {"description": "Data signal of global_offset_z",
"address_offset": "56",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_z": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_z",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 56,
},
"I_1": {"description": "Data signal of I",
"address_offset": "64",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"I": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of I",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 64,
},
"I_2": {"description": "Data signal of I",
"address_offset": "68",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"I": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 63 to 32 of I",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 68,
},
"wi": {"description": "Data signal of wi",
"address_offset": "76",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"wi": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of wi",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 76,
},
"hi": {"description": "Data signal of hi",
"address_offset": "84",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"hi": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of hi",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 84,
},
"ci": {"description": "Data signal of ci",
"address_offset": "92",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"ci": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of ci",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 92,
},
"K_1": {"description": "Data signal of K",
"address_offset": "100",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"K": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of K",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 100,
},
"K_2": {"description": "Data signal of K",
"address_offset": "104",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"K": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 63 to 32 of K",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 104,
},
"wk": {"description": "Data signal of wk",
"address_offset": "112",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"wk": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of wk",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 112,
},
"nk": {"description": "Data signal of nk",
"address_offset": "120",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"nk": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of nk",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 120,
},
"O_1": {"description": "Data signal of O",
"address_offset": "128",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"O": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of O",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 128,
},
"O_2": {"description": "Data signal of O",
"address_offset": "132",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"O": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 63 to 32 of O",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 132,
},
"wo": {"description": "Data signal of wo",
"address_offset": "140",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"wo": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of wo",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 140,
},
"ho": {"description": "Data signal of ho",
"address_offset": "148",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"ho": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of ho",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 148,
},
"co": {"description": "Data signal of co",
"address_offset": "156",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"co": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of co",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 156,
},
"s": {"description": "Data signal of s",
"address_offset": "164",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"s": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of s",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 164,
},
},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_can_1": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csu_wdt": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_ethernet_3": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_0": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_1": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm": {},
"psu_r5_0_btcm": {},
"psu_r5_ddr_0": {},
"psu_r5_tcm_ram_0": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sata": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_0": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_xhci_0": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.515
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_0], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.537
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_0], Result: [null, {"creat_mec_matrix_0_s_axi_control": {"name": "creat_mec_matrix_0",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "s_axi_control",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"extend_matrix_0_s_axi_control": {"name": "extend_matrix_0",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "s_axi_control",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mul_mec_matrix_0_s_axi_control": {"name": "mul_mec_matrix_0",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "s_axi_control",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_can_1": {"name": "psu_can_1",
"base": "0xFF070000",
"high": "0xFF07FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_wdt": {"name": "psu_csu_wdt",
"base": "0xFFCB0000",
"high": "0xFFCBFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_0": {"name": "psu_i2c_0",
"base": "0xFF020000",
"high": "0xFF02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_1": {"name": "psu_ipi_1",
"base": "0xFF310000",
"high": "0xFF31FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sata": {"name": "psu_sata",
"base": "0xFD0C0000",
"high": "0xFD0CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_0": {"name": "psu_uart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_0_atcm_MEM_0": {"name": "psu_r5_0_atcm",
"base": "0x0",
"high": "0xFFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_0_btcm_MEM_0": {"name": "psu_r5_0_btcm",
"base": "0x20000",
"high": "0x2FFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_ddr_0_MEM_0": {"name": "psu_r5_ddr_0",
"base": "0x100000",
"high": "0x7FEFFFFF",
"size": "2145386496",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_tcm_ram_0_MEM_0": {"name": "psu_r5_tcm_ram_0",
"base": "0x0",
"high": "0x0003FFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.538
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_0 C_DEBUG_ENABLED], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.539
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.540
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.541
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.541
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.542
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.543
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.544
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.544
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_0 C_FREQ], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.545
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_0 C_FREQ], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.546
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.547
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_0 C_CPU_CLK_FREQ_HZ], Result: [null, 499950043]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.547
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_1], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.589
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_1], Result: [null, {"creat_mec_matrix_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_3": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_4": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 0,
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 4,
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 8,
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 12,
},
"group_id_x": {"description": "Data signal of group_id_x",
"address_offset": "16",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_x": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_x",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 16,
},
"group_id_y": {"description": "Data signal of group_id_y",
"address_offset": "24",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_y": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_y",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 24,
},
"group_id_z": {"description": "Data signal of group_id_z",
"address_offset": "32",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_z": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_z",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 32,
},
"global_offset_x": {"description": "Data signal of global_offset_x",
"address_offset": "40",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_x": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_x",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 40,
},
"global_offset_y": {"description": "Data signal of global_offset_y",
"address_offset": "48",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_y": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_y",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 48,
},
"global_offset_z": {"description": "Data signal of global_offset_z",
"address_offset": "56",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_z": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_z",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 56,
},
"A_1": {"description": "Data signal of A",
"address_offset": "64",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"A": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of A",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 64,
},
"A_2": {"description": "Data signal of A",
"address_offset": "68",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"A": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 63 to 32 of A",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 68,
},
"wa": {"description": "Data signal of wa",
"address_offset": "76",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"wa": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of wa",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 76,
},
"ha": {"description": "Data signal of ha",
"address_offset": "84",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"ha": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of ha",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 84,
},
"B_1": {"description": "Data signal of B",
"address_offset": "92",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"B": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of B",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 92,
},
"B_2": {"description": "Data signal of B",
"address_offset": "96",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"B": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 63 to 32 of B",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 96,
},
"wb": {"description": "Data signal of wb",
"address_offset": "104",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"wb": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of wb",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 104,
},
"hb": {"description": "Data signal of hb",
"address_offset": "112",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"hb": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of hb",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 112,
},
"s": {"description": "Data signal of s",
"address_offset": "120",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"s": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of s",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 120,
},
"k": {"description": "Data signal of k",
"address_offset": "128",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"k": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of k",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 128,
},
},
"extend_matrix_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_3": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_4": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 0,
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 4,
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 8,
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 12,
},
"group_id_x": {"description": "Data signal of group_id_x",
"address_offset": "16",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_x": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_x",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 16,
},
"group_id_y": {"description": "Data signal of group_id_y",
"address_offset": "24",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_y": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_y",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 24,
},
"group_id_z": {"description": "Data signal of group_id_z",
"address_offset": "32",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_z": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_z",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 32,
},
"global_offset_x": {"description": "Data signal of global_offset_x",
"address_offset": "40",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_x": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_x",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 40,
},
"global_offset_y": {"description": "Data signal of global_offset_y",
"address_offset": "48",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_y": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_y",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 48,
},
"global_offset_z": {"description": "Data signal of global_offset_z",
"address_offset": "56",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_z": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_z",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 56,
},
"A_1": {"description": "Data signal of A",
"address_offset": "64",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"A": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of A",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 64,
},
"A_2": {"description": "Data signal of A",
"address_offset": "68",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"A": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 63 to 32 of A",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 68,
},
"wa": {"description": "Data signal of wa",
"address_offset": "76",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"wa": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of wa",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 76,
},
"ha": {"description": "Data signal of ha",
"address_offset": "84",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"ha": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of ha",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 84,
},
"p": {"description": "Data signal of p",
"address_offset": "92",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"p": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of p",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 92,
},
"B_1": {"description": "Data signal of B",
"address_offset": "100",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"B": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of B",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 100,
},
"B_2": {"description": "Data signal of B",
"address_offset": "104",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"B": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 63 to 32 of B",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 104,
},
"wb": {"description": "Data signal of wb",
"address_offset": "112",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"wb": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of wb",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 112,
},
"hb": {"description": "Data signal of hb",
"address_offset": "120",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"hb": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of hb",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 120,
},
},
"mul_mec_matrix_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_3": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_4": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 0,
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 4,
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 8,
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 12,
},
"group_id_x": {"description": "Data signal of group_id_x",
"address_offset": "16",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_x": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_x",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 16,
},
"group_id_y": {"description": "Data signal of group_id_y",
"address_offset": "24",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_y": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_y",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 24,
},
"group_id_z": {"description": "Data signal of group_id_z",
"address_offset": "32",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_z": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_z",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 32,
},
"global_offset_x": {"description": "Data signal of global_offset_x",
"address_offset": "40",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_x": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_x",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 40,
},
"global_offset_y": {"description": "Data signal of global_offset_y",
"address_offset": "48",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_y": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_y",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 48,
},
"global_offset_z": {"description": "Data signal of global_offset_z",
"address_offset": "56",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_z": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_z",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 56,
},
"I_1": {"description": "Data signal of I",
"address_offset": "64",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"I": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of I",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 64,
},
"I_2": {"description": "Data signal of I",
"address_offset": "68",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"I": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 63 to 32 of I",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 68,
},
"wi": {"description": "Data signal of wi",
"address_offset": "76",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"wi": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of wi",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 76,
},
"hi": {"description": "Data signal of hi",
"address_offset": "84",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"hi": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of hi",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 84,
},
"ci": {"description": "Data signal of ci",
"address_offset": "92",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"ci": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of ci",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 92,
},
"K_1": {"description": "Data signal of K",
"address_offset": "100",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"K": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of K",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 100,
},
"K_2": {"description": "Data signal of K",
"address_offset": "104",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"K": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 63 to 32 of K",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 104,
},
"wk": {"description": "Data signal of wk",
"address_offset": "112",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"wk": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of wk",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 112,
},
"nk": {"description": "Data signal of nk",
"address_offset": "120",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"nk": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of nk",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 120,
},
"O_1": {"description": "Data signal of O",
"address_offset": "128",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"O": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of O",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 128,
},
"O_2": {"description": "Data signal of O",
"address_offset": "132",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"O": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 63 to 32 of O",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 132,
},
"wo": {"description": "Data signal of wo",
"address_offset": "140",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"wo": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of wo",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 140,
},
"ho": {"description": "Data signal of ho",
"address_offset": "148",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"ho": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of ho",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 148,
},
"co": {"description": "Data signal of co",
"address_offset": "156",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"co": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of co",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 156,
},
"s": {"description": "Data signal of s",
"address_offset": "164",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"s": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of s",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 164,
},
},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_can_1": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csu_wdt": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_ethernet_3": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_0": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_2": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_1_atcm": {},
"psu_r5_1_btcm": {},
"psu_r5_ddr_0": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sata": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_0": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_xhci_0": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.590
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_1], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.613
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_1], Result: [null, {"creat_mec_matrix_0_s_axi_control": {"name": "creat_mec_matrix_0",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "s_axi_control",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"extend_matrix_0_s_axi_control": {"name": "extend_matrix_0",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "s_axi_control",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mul_mec_matrix_0_s_axi_control": {"name": "mul_mec_matrix_0",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "s_axi_control",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_can_1": {"name": "psu_can_1",
"base": "0xFF070000",
"high": "0xFF07FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_wdt": {"name": "psu_csu_wdt",
"base": "0xFFCB0000",
"high": "0xFFCBFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_0": {"name": "psu_i2c_0",
"base": "0xFF020000",
"high": "0xFF02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_2": {"name": "psu_ipi_2",
"base": "0xFF320000",
"high": "0xFF32FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sata": {"name": "psu_sata",
"base": "0xFD0C0000",
"high": "0xFD0CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_0": {"name": "psu_uart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_1_atcm_MEM_0": {"name": "psu_r5_1_atcm",
"base": "0x0",
"high": "0xFFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_1_btcm_MEM_0": {"name": "psu_r5_1_btcm",
"base": "0x20000",
"high": "0x2FFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_ddr_0_MEM_0": {"name": "psu_r5_ddr_0",
"base": "0x100000",
"high": "0x7FEFFFFF",
"size": "2145386496",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.614
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_1 C_DEBUG_ENABLED], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.616
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.616
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.617
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.618
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.619
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.619
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.620
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.621
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_1 C_FREQ], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.622
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_1 C_FREQ], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.622
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.623
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_cortexr5_1 C_CPU_CLK_FREQ_HZ], Result: [null, 499950043]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.624
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_pmu_0], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.666
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_pmu_0], Result: [null, {"creat_mec_matrix_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_3": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_4": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 0,
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 4,
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 8,
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 12,
},
"group_id_x": {"description": "Data signal of group_id_x",
"address_offset": "16",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_x": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_x",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 16,
},
"group_id_y": {"description": "Data signal of group_id_y",
"address_offset": "24",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_y": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_y",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 24,
},
"group_id_z": {"description": "Data signal of group_id_z",
"address_offset": "32",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_z": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_z",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 32,
},
"global_offset_x": {"description": "Data signal of global_offset_x",
"address_offset": "40",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_x": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_x",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 40,
},
"global_offset_y": {"description": "Data signal of global_offset_y",
"address_offset": "48",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_y": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_y",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 48,
},
"global_offset_z": {"description": "Data signal of global_offset_z",
"address_offset": "56",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_z": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_z",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 56,
},
"A_1": {"description": "Data signal of A",
"address_offset": "64",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"A": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of A",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 64,
},
"A_2": {"description": "Data signal of A",
"address_offset": "68",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"A": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 63 to 32 of A",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 68,
},
"wa": {"description": "Data signal of wa",
"address_offset": "76",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"wa": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of wa",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 76,
},
"ha": {"description": "Data signal of ha",
"address_offset": "84",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"ha": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of ha",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 84,
},
"B_1": {"description": "Data signal of B",
"address_offset": "92",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"B": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of B",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 92,
},
"B_2": {"description": "Data signal of B",
"address_offset": "96",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"B": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 63 to 32 of B",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 96,
},
"wb": {"description": "Data signal of wb",
"address_offset": "104",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"wb": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of wb",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 104,
},
"hb": {"description": "Data signal of hb",
"address_offset": "112",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"hb": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of hb",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 112,
},
"s": {"description": "Data signal of s",
"address_offset": "120",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"s": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of s",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 120,
},
"k": {"description": "Data signal of k",
"address_offset": "128",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"k": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of k",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 128,
},
},
"extend_matrix_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_3": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_4": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 0,
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 4,
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 8,
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 12,
},
"group_id_x": {"description": "Data signal of group_id_x",
"address_offset": "16",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_x": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_x",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 16,
},
"group_id_y": {"description": "Data signal of group_id_y",
"address_offset": "24",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_y": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_y",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 24,
},
"group_id_z": {"description": "Data signal of group_id_z",
"address_offset": "32",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_z": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_z",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 32,
},
"global_offset_x": {"description": "Data signal of global_offset_x",
"address_offset": "40",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_x": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_x",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 40,
},
"global_offset_y": {"description": "Data signal of global_offset_y",
"address_offset": "48",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_y": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_y",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 48,
},
"global_offset_z": {"description": "Data signal of global_offset_z",
"address_offset": "56",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_z": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_z",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 56,
},
"A_1": {"description": "Data signal of A",
"address_offset": "64",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"A": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of A",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 64,
},
"A_2": {"description": "Data signal of A",
"address_offset": "68",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"A": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 63 to 32 of A",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 68,
},
"wa": {"description": "Data signal of wa",
"address_offset": "76",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"wa": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of wa",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 76,
},
"ha": {"description": "Data signal of ha",
"address_offset": "84",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"ha": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of ha",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 84,
},
"p": {"description": "Data signal of p",
"address_offset": "92",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"p": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of p",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 92,
},
"B_1": {"description": "Data signal of B",
"address_offset": "100",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"B": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of B",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 100,
},
"B_2": {"description": "Data signal of B",
"address_offset": "104",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"B": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 63 to 32 of B",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 104,
},
"wb": {"description": "Data signal of wb",
"address_offset": "112",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"wb": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of wb",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 112,
},
"hb": {"description": "Data signal of hb",
"address_offset": "120",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"hb": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of hb",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 120,
},
},
"mul_mec_matrix_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_3": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_4": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "22",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 0,
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 4,
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 8,
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"interface": "s_axi_control",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 12,
},
"group_id_x": {"description": "Data signal of group_id_x",
"address_offset": "16",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_x": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_x",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 16,
},
"group_id_y": {"description": "Data signal of group_id_y",
"address_offset": "24",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_y": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_y",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 24,
},
"group_id_z": {"description": "Data signal of group_id_z",
"address_offset": "32",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"group_id_z": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of group_id_z",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 32,
},
"global_offset_x": {"description": "Data signal of global_offset_x",
"address_offset": "40",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_x": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_x",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 40,
},
"global_offset_y": {"description": "Data signal of global_offset_y",
"address_offset": "48",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_y": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_y",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 48,
},
"global_offset_z": {"description": "Data signal of global_offset_z",
"address_offset": "56",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"global_offset_z": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of global_offset_z",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 56,
},
"I_1": {"description": "Data signal of I",
"address_offset": "64",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"I": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of I",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 64,
},
"I_2": {"description": "Data signal of I",
"address_offset": "68",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"I": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 63 to 32 of I",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 68,
},
"wi": {"description": "Data signal of wi",
"address_offset": "76",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"wi": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of wi",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 76,
},
"hi": {"description": "Data signal of hi",
"address_offset": "84",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"hi": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of hi",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 84,
},
"ci": {"description": "Data signal of ci",
"address_offset": "92",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"ci": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of ci",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 92,
},
"K_1": {"description": "Data signal of K",
"address_offset": "100",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"K": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of K",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 100,
},
"K_2": {"description": "Data signal of K",
"address_offset": "104",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"K": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 63 to 32 of K",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 104,
},
"wk": {"description": "Data signal of wk",
"address_offset": "112",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"wk": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of wk",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 112,
},
"nk": {"description": "Data signal of nk",
"address_offset": "120",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"nk": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of nk",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 120,
},
"O_1": {"description": "Data signal of O",
"address_offset": "128",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"O": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of O",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 128,
},
"O_2": {"description": "Data signal of O",
"address_offset": "132",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"O": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 63 to 32 of O",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 132,
},
"wo": {"description": "Data signal of wo",
"address_offset": "140",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"wo": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of wo",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 140,
},
"ho": {"description": "Data signal of ho",
"address_offset": "148",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"ho": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of ho",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 148,
},
"co": {"description": "Data signal of co",
"address_offset": "156",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"co": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of co",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 156,
},
"s": {"description": "Data signal of s",
"address_offset": "164",
"access": "write-only",
"size": "32",
"interface": "s_axi_control",
"fields": {"s": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bit 31 to 0 of s",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 164,
},
},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_bbram_0": {},
"psu_can_1": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csu_wdt": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_ethernet_3": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_gpu": {},
"psu_i2c_0": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_3": {},
"psu_ipi_4": {},
"psu_ipi_5": {},
"psu_ipi_6": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pmu_global_0": {},
"psu_pmu_iomodule": {},
"psu_pmu_ram": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sata": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_0": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_xhci_0": {},
"psu_wdt_0": {},
"psu_wdt_1": {},
}]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.667
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_pmu_0], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.689
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_pmu_0], Result: [null, {"creat_mec_matrix_0_s_axi_control": {"name": "creat_mec_matrix_0",
"base": "0xA0000000",
"high": "0xA000FFFF",
"size": "65536",
"slaveintf": "s_axi_control",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"extend_matrix_0_s_axi_control": {"name": "extend_matrix_0",
"base": "0xA0010000",
"high": "0xA001FFFF",
"size": "65536",
"slaveintf": "s_axi_control",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"mul_mec_matrix_0_s_axi_control": {"name": "mul_mec_matrix_0",
"base": "0xA0020000",
"high": "0xA002FFFF",
"size": "65536",
"slaveintf": "s_axi_control",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_can_1": {"name": "psu_can_1",
"base": "0xFF070000",
"high": "0xFF07FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_wdt": {"name": "psu_csu_wdt",
"base": "0xFFCB0000",
"high": "0xFFCBFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpu": {"name": "psu_gpu",
"base": "0xFD4B0000",
"high": "0xFD4BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_0": {"name": "psu_i2c_0",
"base": "0xFF020000",
"high": "0xFF02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_3": {"name": "psu_ipi_3",
"base": "0xFF330000",
"high": "0xFF330FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_ipi_4": {"name": "psu_ipi_4",
"base": "0xFF331000",
"high": "0xFF331FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_ipi_5": {"name": "psu_ipi_5",
"base": "0xFF332000",
"high": "0xFF332FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_ipi_6": {"name": "psu_ipi_6",
"base": "0xFF333000",
"high": "0xFF333FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_iomodule": {"name": "psu_pmu_iomodule",
"base": "0xFFD40000",
"high": "0xFFD5FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sata": {"name": "psu_sata",
"base": "0xFD0C0000",
"high": "0xFD0CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_0": {"name": "psu_uart_0",
"base": "0xFF000000",
"high": "0xFF00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_0": {"name": "psu_wdt_0",
"base": "0xFF150000",
"high": "0xFF15FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_wdt_1": {"name": "psu_wdt_1",
"base": "0xFD4D0000",
"high": "0xFD4DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_bbram_0_MEM_0": {"name": "psu_bbram_0",
"base": "0xFFCD0000",
"high": "0xFFCDFFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x7FF00000",
"high": "0x7FFFFFFF",
"size": "1048576",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_1": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_1",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_ram_MEM_0": {"name": "psu_pmu_ram",
"base": "0xFFDC0000",
"high": "0xFFDDFFFF",
"size": "131072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.691
!MESSAGE XSCT Command: [::hsi::utils::get_apm_connection_info -json C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.693
!MESSAGE XSCT command with result: [::hsi::utils::get_apm_connection_info -json C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa], Result: [null, {"psu_apm_5": "SLOT_0_AXI",
"psu_apm_0": "SLOT_0_AXI SLOT_1_AXI SLOT_2_AXI SLOT_3_AXI SLOT_4_AXI SLOT_5_AXI",
"psu_apm_2": "SLOT_0_AXI",
"psu_apm_1": "SLOT_0_AXI",
}]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.694
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_0 C_S_AXI_BASEADDR], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.695
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_0 C_S_AXI_BASEADDR], Result: [null, 0xFD0B0000]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.695
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_0 C_ENABLE_PROFILE], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.696
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_0 C_ENABLE_PROFILE], Result: [null, 0]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.696
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_0 C_ENABLE_ADVANCED], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.698
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_0 C_ENABLE_ADVANCED], Result: [null, 1]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.698
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_0 C_NUM_OF_COUNTERS], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.699
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_0 C_NUM_OF_COUNTERS], Result: [null, 10]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.699
!MESSAGE XSCT Command: [::hsi::utils::get_apm_connection_info -json C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.702
!MESSAGE XSCT command with result: [::hsi::utils::get_apm_connection_info -json C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa], Result: [null, {"psu_apm_5": "SLOT_0_AXI",
"psu_apm_0": "SLOT_0_AXI SLOT_1_AXI SLOT_2_AXI SLOT_3_AXI SLOT_4_AXI SLOT_5_AXI",
"psu_apm_2": "SLOT_0_AXI",
"psu_apm_1": "SLOT_0_AXI",
}]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.702
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_1 C_S_AXI_BASEADDR], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.703
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_1 C_S_AXI_BASEADDR], Result: [null, 0xFFA00000]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.704
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_1 C_ENABLE_PROFILE], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.705
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_1 C_ENABLE_PROFILE], Result: [null, 0]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.705
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_1 C_ENABLE_ADVANCED], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.707
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_1 C_ENABLE_ADVANCED], Result: [null, 1]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.707
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_1 C_NUM_OF_COUNTERS], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.708
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_1 C_NUM_OF_COUNTERS], Result: [null, 3]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.708
!MESSAGE XSCT Command: [::hsi::utils::get_apm_connection_info -json C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.710
!MESSAGE XSCT command with result: [::hsi::utils::get_apm_connection_info -json C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa], Result: [null, {"psu_apm_5": "SLOT_0_AXI",
"psu_apm_0": "SLOT_0_AXI SLOT_1_AXI SLOT_2_AXI SLOT_3_AXI SLOT_4_AXI SLOT_5_AXI",
"psu_apm_2": "SLOT_0_AXI",
"psu_apm_1": "SLOT_0_AXI",
}]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.711
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_2 C_S_AXI_BASEADDR], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.712
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_2 C_S_AXI_BASEADDR], Result: [null, 0xFFA10000]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.712
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_2 C_ENABLE_PROFILE], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.713
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_2 C_ENABLE_PROFILE], Result: [null, 0]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.714
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_2 C_ENABLE_ADVANCED], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.715
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_2 C_ENABLE_ADVANCED], Result: [null, 1]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.715
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_2 C_NUM_OF_COUNTERS], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.716
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_2 C_NUM_OF_COUNTERS], Result: [null, 3]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.717
!MESSAGE XSCT Command: [::hsi::utils::get_apm_connection_info -json C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.719
!MESSAGE XSCT command with result: [::hsi::utils::get_apm_connection_info -json C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa], Result: [null, {"psu_apm_5": "SLOT_0_AXI",
"psu_apm_0": "SLOT_0_AXI SLOT_1_AXI SLOT_2_AXI SLOT_3_AXI SLOT_4_AXI SLOT_5_AXI",
"psu_apm_2": "SLOT_0_AXI",
"psu_apm_1": "SLOT_0_AXI",
}]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.719
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_5 C_S_AXI_BASEADDR], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.721
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_5 C_S_AXI_BASEADDR], Result: [null, 0xFD490000]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.721
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_5 C_ENABLE_PROFILE], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.722
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_5 C_ENABLE_PROFILE], Result: [null, 0]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.722
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_5 C_ENABLE_ADVANCED], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.724
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_5 C_ENABLE_ADVANCED], Result: [null, 1]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.724
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_5 C_NUM_OF_COUNTERS], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.725
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa psu_apm_5 C_NUM_OF_COUNTERS], Result: [null, 3]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.725
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa zynq_ultra_ps_e_0 PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.727
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa zynq_ultra_ps_e_0 PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ], Result: [null, 249.975021]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.727
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.732
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#8]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:07.733
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.181
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT232H 01512]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.181
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.189
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT232H 01512]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.189
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==1}], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.202
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==1}], Result: [null,      2  xczu7 (idcode 14730093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.204
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.215
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT232H 01512]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.215
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==1}], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.227
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==1}], Result: [null,      2  xczu7 (idcode 14730093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.259
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.264
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT232H 01512]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.264
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==1}], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.277
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==1}], Result: [null,      2  xczu7 (idcode 14730093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.277
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.281
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT232H 01512]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.281
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==1}], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.293
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==1}], Result: [null,      2  xczu7 (idcode 14730093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.293
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.297
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT232H 01512]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.298
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==1}], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.310
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==1}], Result: [null,      2  xczu7 (idcode 14730093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.311
!MESSAGE XSCT Command: [version -server], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.312
!MESSAGE XSCT command with result: [version -server], Result: [null, 2021.1.1]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.312
!MESSAGE XSCT Command: [version], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.312
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2021.1
SW Build 38 on 2021-07-20-20:33:42
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.313
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.317
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT232H 01512]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.317
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==1}], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.328
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==1}], Result: [null,      2  xczu7 (idcode 14730093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.329
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level == 0}], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.341
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level == 0}], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.341
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.358
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.358
!MESSAGE XSCT Command: [source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.359
!MESSAGE XSCT command with result: [source G:/dev_tools/xilinx/Vitis/2021.1/scripts/vitis/util/zynqmp_utils.tcl], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.360
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.366
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.366
!MESSAGE XSCT Command: [rst -system], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.561
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:08.562
!MESSAGE XSCT Command: [after 3000], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:11.575
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:11.589
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:11.593
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT232H 01512]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:11.593
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:11.605
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==1}], Result: [null,      2  xczu7 (idcode 14730093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:11.606
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:11.631
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT232H-01512-14730093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:11.632
!MESSAGE XSCT Command: [fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:22.603
!MESSAGE XSCT command with result: [fpga -file C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/_ide/bitstream/MEC_HSL_impl_V1.1.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:22.620
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:22.632
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:22.633
!MESSAGE XSCT Command: [loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:23.121
!MESSAGE XSCT command with result: [loadhw -hw C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/hw/MEC_HSL_impl_V1.1.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Result: [null, design_1_wrapper_4]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:23.122
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:23.122
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:23.123
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:23.127
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT232H 01512]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:23.128
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==1}], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:23.140
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT232H 01512" && level==1}], Result: [null,      2  xczu7 (idcode 14730093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:23.140
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:23.148
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:23.149
!MESSAGE XSCT Command: [set mode [expr [mrd -value 0xFF5E0200] & 0xf]], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:23.151
!MESSAGE XSCT command with result: [set mode [expr [mrd -value 0xFF5E0200] & 0xf]], Result: [null, 0]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:23.151
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:23.158
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:23.159
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:23.277
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:23.278
!MESSAGE XSCT Command: [dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:23.885
!MESSAGE XSCT command with result: [dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/export/MEC_HSL_impl_V1_1/sw/MEC_HSL_impl_V1_1/boot/fsbl.elf], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:23.886
!MESSAGE XSCT Command: [set bp_44_23_fsbl_bp [bpadd -addr &XFsbl_Exit]], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:23.913
!MESSAGE XSCT command with result: [set bp_44_23_fsbl_bp [bpadd -addr &XFsbl_Exit]], Result: [null, 2]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:23.914
!MESSAGE XSCT Command: [con -block -timeout 60], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:24.955
!MESSAGE XSCT command with result: [con -block -timeout 60], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:24.955
!MESSAGE XSCT Command: [bpremove $bp_44_23_fsbl_bp], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:24.966
!MESSAGE XSCT command with result: [bpremove $bp_44_23_fsbl_bp], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:24.966
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:24.973
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:24.974
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:25.044
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:25.044
!MESSAGE XSCT Command: [dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:25.598
!MESSAGE XSCT command with result: [dow C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HLS_Impl_1_1/Debug/MEC_HLS_Impl_1_1.elf], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:25.598
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:25.600
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:25.681
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:25.694
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:25.694
!MESSAGE XSCT Command: [con], Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-12-12 20:44:25.731
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-27: Launching Debugger_MEC_HLS_Impl_1_1-Default

!ENTRY org.eclipse.tcf 4 0 2021-12-13 11:03:41.427
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)

!ENTRY org.eclipse.tcf 4 0 2021-12-13 11:03:41.459
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)

!ENTRY org.eclipse.tcf 4 0 2021-12-13 11:03:41.472
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)

!ENTRY org.eclipse.tcf 4 0 2021-12-13 11:03:41.473
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)

!ENTRY org.eclipse.tcf 4 0 2021-12-13 11:03:41.473
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)
