

================================================================
== Vivado HLS Report for 'NoiseRand'
================================================================
* Date:           Mon Sep 28 00:46:45 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        KalmanHls
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.490 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5| 50.000 ns | 50.000 ns |    5|    5|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.49>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%next_load = load i32* @next_r, align 4" [../Kalman.cpp:18]   --->   Operation 7 'load' 'next_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (3.17ns)   --->   "%mul_ln18 = mul nsw i32 13515245, %next_load" [../Kalman.cpp:18]   --->   Operation 8 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.66ns)   --->   "%add_ln18 = add nsw i32 12345, %mul_ln18" [../Kalman.cpp:18]   --->   Operation 9 'add' 'add_ln18' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [2/2] (4.65ns)   --->   "%tmp = sitofp i32 %add_ln18 to double" [../Kalman.cpp:18]   --->   Operation 10 'sitodp' 'tmp' <Predicate = true> <Delay = 4.65> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 11 [2/2] (4.65ns)   --->   "%y_assign = sitofp i32 %next_load to double" [../Kalman.cpp:18]   --->   Operation 11 'sitodp' 'y_assign' <Predicate = true> <Delay = 4.65> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.33>
ST_2 : Operation 12 [1/2] (4.65ns)   --->   "%tmp = sitofp i32 %add_ln18 to double" [../Kalman.cpp:18]   --->   Operation 12 'sitodp' 'tmp' <Predicate = true> <Delay = 4.65> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 13 [1/2] (4.65ns)   --->   "%y_assign = sitofp i32 %next_load to double" [../Kalman.cpp:18]   --->   Operation 13 'sitodp' 'y_assign' <Predicate = true> <Delay = 4.65> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (2.68ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %y_assign) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->../Kalman.cpp:18]   --->   Operation 14 'call' 'tmp_i' <Predicate = true> <Delay = 2.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.99>
ST_3 : Operation 15 [3/3] (7.99ns)   --->   "%x_assign = fmul double %tmp, %tmp_i" [../Kalman.cpp:18]   --->   Operation 15 'dmul' 'x_assign' <Predicate = true> <Delay = 7.99> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 2> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.99>
ST_4 : Operation 16 [2/3] (7.99ns)   --->   "%x_assign = fmul double %tmp, %tmp_i" [../Kalman.cpp:18]   --->   Operation 16 'dmul' 'x_assign' <Predicate = true> <Delay = 7.99> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 2> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.99>
ST_5 : Operation 17 [1/3] (7.99ns)   --->   "%x_assign = fmul double %tmp, %tmp_i" [../Kalman.cpp:18]   --->   Operation 17 'dmul' 'x_assign' <Predicate = true> <Delay = 7.99> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 2> <II = 1> <Delay = 7.99> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.83>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_assign to i64" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 18 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 19 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 20 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_V_2 = trunc i64 %p_Val2_s to i52" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 21 'trunc' 'tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%mantissa_V = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_2, i1 false)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 22 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%zext_ln682 = zext i54 %mantissa_V to i137" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 23 'zext' 'zext_ln682' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i11 %tmp_V to i12" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 24 'zext' 'zext_ln502' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.53ns)   --->   "%add_ln502 = add i12 -1023, %zext_ln502" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 25 'add' 'add_ln502' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln502, i32 11)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 26 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.53ns)   --->   "%sub_ln1311 = sub i11 1023, %tmp_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 27 'sub' 'sub_ln1311' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311 to i12" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 28 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.29ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln502" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 29 'select' 'ush' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i12 %ush to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 30 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i137" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 31 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%zext_ln1285 = zext i32 %sext_ln1311_1 to i54" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 32 'zext' 'zext_ln1285' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%r_V = lshr i54 %mantissa_V, %zext_ln1285" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 33 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%r_V_1 = shl i137 %zext_ln682, %zext_ln1287" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 34 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V, i32 53)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 35 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%zext_ln662 = zext i1 %tmp_7 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 36 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_2 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_1, i32 53, i32 84)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 37 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (1.12ns) (out node of the LUT)   --->   "%p_Val2_7 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 38 'select' 'p_Val2_7' <Predicate = true> <Delay = 1.12> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.66ns)   --->   "%result_V_1 = sub i32 0, %p_Val2_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 39 'sub' 'result_V_1' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (0.22ns)   --->   "%p_Val2_8 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18]   --->   Operation 40 'select' 'p_Val2_8' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "store i32 %p_Val2_8, i32* @next_r, align 4" [../Kalman.cpp:18]   --->   Operation 41 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_8, i32 31)" [../Kalman.cpp:19]   --->   Operation 42 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.66ns)   --->   "%sub_ln19 = sub i32 0, %p_Val2_8" [../Kalman.cpp:19]   --->   Operation 43 'sub' 'sub_ln19' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %sub_ln19, i32 16, i32 31)" [../Kalman.cpp:19]   --->   Operation 44 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i16 %tmp_3 to i17" [../Kalman.cpp:19]   --->   Operation 45 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.60ns)   --->   "%sub_ln19_1 = sub i17 0, %zext_ln19" [../Kalman.cpp:19]   --->   Operation 46 'sub' 'sub_ln19_1' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_4 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_8, i32 16, i32 31)" [../Kalman.cpp:19]   --->   Operation 47 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i16 %tmp_4 to i17" [../Kalman.cpp:19]   --->   Operation 48 'zext' 'zext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.26ns)   --->   "%select_ln19 = select i1 %tmp_9, i17 %sub_ln19_1, i17 %zext_ln19_1" [../Kalman.cpp:19]   --->   Operation 49 'select' 'select_ln19' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %select_ln19, i32 16)" [../Kalman.cpp:19]   --->   Operation 50 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i17 %select_ln19 to i15" [../Kalman.cpp:19]   --->   Operation 51 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = trunc i17 %select_ln19 to i15" [../Kalman.cpp:19]   --->   Operation 52 'trunc' 'trunc_ln19_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.58ns)   --->   "%sub_ln19_2 = sub i15 0, %trunc_ln19_1" [../Kalman.cpp:19]   --->   Operation 53 'sub' 'sub_ln19_2' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_11 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %sub_ln19_2)" [../Kalman.cpp:19]   --->   Operation 54 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.60ns)   --->   "%sub_ln19_3 = sub i16 0, %tmp_11" [../Kalman.cpp:19]   --->   Operation 55 'sub' 'sub_ln19_3' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_8 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %trunc_ln19)" [../Kalman.cpp:19]   --->   Operation 56 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.24ns)   --->   "%select_ln19_1 = select i1 %tmp_10, i16 %sub_ln19_3, i16 %tmp_8" [../Kalman.cpp:19]   --->   Operation 57 'select' 'select_ln19_1' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "ret i16 %select_ln19_1" [../Kalman.cpp:19]   --->   Operation 58 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.49ns
The critical path consists of the following:
	'load' operation ('next_load', ../Kalman.cpp:18) on static variable 'next_r' [3]  (0 ns)
	'mul' operation ('mul_ln18', ../Kalman.cpp:18) [4]  (3.17 ns)
	'add' operation ('add_ln18', ../Kalman.cpp:18) [5]  (0.669 ns)
	'sitodp' operation ('tmp', ../Kalman.cpp:18) [6]  (4.65 ns)

 <State 2>: 7.34ns
The critical path consists of the following:
	'sitodp' operation ('y', ../Kalman.cpp:18) [7]  (4.65 ns)
	'call' operation ('tmp_i', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->../Kalman.cpp:18) to 'pow_generic<double>' [8]  (2.69 ns)

 <State 3>: 8ns
The critical path consists of the following:
	'dmul' operation ('x', ../Kalman.cpp:18) [9]  (8 ns)

 <State 4>: 8ns
The critical path consists of the following:
	'dmul' operation ('x', ../Kalman.cpp:18) [9]  (8 ns)

 <State 5>: 8ns
The critical path consists of the following:
	'dmul' operation ('x', ../Kalman.cpp:18) [9]  (8 ns)

 <State 6>: 5.83ns
The critical path consists of the following:
	'sub' operation ('sub_ln1311', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18) [19]  (0.534 ns)
	'select' operation ('sh', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18) [21]  (0.299 ns)
	'lshr' operation ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18) [25]  (0 ns)
	'select' operation ('__Val2__', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18) [30]  (1.13 ns)
	'sub' operation ('result.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18) [31]  (0.669 ns)
	'select' operation ('__Val2__', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->../Kalman.cpp:18) [32]  (0.227 ns)
	'sub' operation ('sub_ln19', ../Kalman.cpp:19) [35]  (0.669 ns)
	'sub' operation ('sub_ln19_1', ../Kalman.cpp:19) [38]  (0.608 ns)
	'select' operation ('select_ln19', ../Kalman.cpp:19) [41]  (0.268 ns)
	'sub' operation ('sub_ln19_2', ../Kalman.cpp:19) [45]  (0.582 ns)
	'sub' operation ('sub_ln19_3', ../Kalman.cpp:19) [47]  (0.608 ns)
	'select' operation ('select_ln19_1', ../Kalman.cpp:19) [49]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
