PPA Report for gated_sr_latch.v (Module: gated_sr_latch)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 3
FF Count: 1
IO Count: 5
Cell Count: 17

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: N/A (Combinational logic)

POWER METRICS:
-------------
Total Power Consumption: 0.722 W
