library IEEE;
use IEEE.std_logic_1164.all;

entity circuit_q3b is
  port(A, B, C, D: in STD_LOGIC
       F1, F2, F3: out STD_LOGIC);
end;

architecture struct of circuit_q3b is
begin
  F1 <= A xor B;
  F2 <= (A and B and C) or ((not A) and (not B) and D);
  F3 <= (A and B and C and D) or ((not A) and (not B) and C and D)
end;
