# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:

![exp 2 prg](https://github.com/Saarulakshmi/Experiment--02-Implementation-of-combinational-logic-/assets/155513241/37308065-5185-4da5-92a7-2a365a6fc3ae)

##rtl

![exp 2 rtl](https://github.com/Saarulakshmi/Experiment--02-Implementation-of-combinational-logic-/assets/155513241/6ddce7bf-efb8-4420-8348-f701bca9c921)

##truth table

![exp 2tt](https://github.com/Saarulakshmi/Experiment--02-Implementation-of-combinational-logic-/assets/155513241/ed7bc747-4390-4ee4-85c9-cbcab2aebd15)


##output

![exp 2 op](https://github.com/Saarulakshmi/Experiment--02-Implementation-of-combinational-logic-/assets/155513241/a27735a6-30a8-4c20-8c9c-5a7ccff05164)






/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: saarulakshmi
RegisterNumber:  23008458
*/

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
