// Seed: 1875902679
module module_0;
  wire id_1 = 1;
  always @(posedge id_1 or posedge 1);
  assign module_1.id_13 = 0;
  always @(id_1 + 1 or posedge 1 == 1) assert (1);
  always #1;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    input tri1 id_2,
    output supply0 id_3,
    output supply1 id_4,
    input wand id_5,
    input supply1 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input tri id_9,
    input wand id_10,
    output supply1 id_11,
    input wand id_12,
    output wire id_13
);
  module_0 modCall_1 ();
endmodule
