#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Dec  7 21:23:45 2022
# Process ID: 23612
# Current directory: C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26188 C:\Users\sina\Documents\FPGA\chisel-test\LED_Blinky\LED_Blinky.xpr
# Log file: C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/vivado.log
# Journal file: C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky\vivado.jou
# Running On: DESKTOP-SEM2DAL, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 6, Host memory: 16942 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1863.938 ; gain = 200.539
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 12
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'entity' [C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.srcs/sources_1/new/blinky.vhd:5]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.srcs/sources_1/new/blinky.vhd:27]
[Wed Dec  7 21:24:07 2022] Launched synth_1...
Run output will be captured here: C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
[Wed Dec  7 21:24:31 2022] Launched synth_1...
Run output will be captured here: C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1/runme.log
[Wed Dec  7 21:24:31 2022] Launched impl_1...
Run output will be captured here: C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec  7 21:25:19 2022] Launched synth_1...
Run output will be captured here: C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1/runme.log
[Wed Dec  7 21:25:19 2022] Launched impl_1...
Run output will be captured here: C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-04:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1930.059 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248469924
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4032.434 ; gain = 2102.375
set_property PROGRAM.FILE {C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/blinky.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/blinky.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/blinky.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/blinky.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.srcs/utils_1/imports/synth_1/Blinky.dcp with file C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1/blinky.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec  7 21:28:06 2022] Launched synth_1...
Run output will be captured here: C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1/runme.log
[Wed Dec  7 21:28:06 2022] Launched impl_1...
Run output will be captured here: C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-04:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4097.695 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248469924
set_property PROGRAM.FILE {C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/blinky.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/blinky.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.srcs/utils_1/imports/synth_1/Blinky.dcp with file C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1/blinky.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec  7 23:07:18 2022] Launched synth_1...
Run output will be captured here: C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1/runme.log
[Wed Dec  7 23:07:18 2022] Launched impl_1...
Run output will be captured here: C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-04:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4105.910 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248469924
set_property PROGRAM.FILE {C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/blinky.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/blinky.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/blinky.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/blinky.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/blinky.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.srcs/utils_1/imports/synth_1/Blinky.dcp with file C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1/blinky.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec  7 23:11:20 2022] Launched synth_1...
Run output will be captured here: C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1/runme.log
[Wed Dec  7 23:11:20 2022] Launched impl_1...
Run output will be captured here: C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-04:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4105.910 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248469924
set_property PROGRAM.FILE {C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/blinky.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/blinky.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.srcs/utils_1/imports/synth_1/Blinky.dcp with file C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1/blinky.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec  7 23:16:45 2022] Launched synth_1...
Run output will be captured here: C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1/runme.log
[Wed Dec  7 23:16:45 2022] Launched impl_1...
Run output will be captured here: C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-04:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4108.352 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248469924
set_property PROGRAM.FILE {C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/blinky.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/blinky.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/blinky.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.srcs/utils_1/imports/synth_1/Blinky.dcp with file C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1/blinky.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1

close_hw_manager
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec  7 23:22:00 2022] Launched synth_1...
Run output will be captured here: C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1/runme.log
[Wed Dec  7 23:22:00 2022] Launched impl_1...
Run output will be captured here: C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-04:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4109.785 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248469924
set_property PROGRAM.FILE {C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/blinky.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/blinky.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.srcs/utils_1/imports/synth_1/Blinky.dcp with file C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1/blinky.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec  7 23:27:45 2022] Launched synth_1...
Run output will be captured here: C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1/runme.log
[Wed Dec  7 23:27:45 2022] Launched impl_1...
Run output will be captured here: C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/runme.log
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-04:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4117.656 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248469924
set_property PROGRAM.FILE {C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/blinky.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/blinky.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.srcs/utils_1/imports/synth_1/Blinky.dcp with file C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1/blinky.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec  7 23:30:27 2022] Launched synth_1...
Run output will be captured here: C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1/runme.log
[Wed Dec  7 23:30:27 2022] Launched impl_1...
Run output will be captured here: C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4490.566 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 5184.988 ; gain = 0.000
open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5184.988 ; gain = 1067.332
INFO: [Common 17-344] 'open_run' was cancelled
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.srcs/utils_1/imports/synth_1/Blinky.dcp with file C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1/blinky.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec  7 23:32:46 2022] Launched synth_1...
Run output will be captured here: C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1/runme.log
[Wed Dec  7 23:32:46 2022] Launched impl_1...
Run output will be captured here: C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-04:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5184.988 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248469924
set_property PROGRAM.FILE {C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/blinky.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/blinky.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'blinky'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'blinky' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj blinky_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.srcs/sources_1/new/blinky.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blinky'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot blinky_behav xil_defaultlib.blinky -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot blinky_behav xil_defaultlib.blinky -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.blinky
Built simulation snapshot blinky_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "blinky_behav -key {Behavioral:sim_1:Functional:blinky} -tclbatch {blinky.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source blinky.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'blinky_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 5184.988 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/blinky/clock} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.srcs/utils_1/imports/synth_1/Blinky.dcp with file C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1/blinky.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec  7 23:42:00 2022] Launched synth_1...
Run output will be captured here: C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1/runme.log
[Wed Dec  7 23:42:00 2022] Launched impl_1...
Run output will be captured here: C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-04:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5184.988 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248469924
set_property PROGRAM.FILE {C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/blinky.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/blinky.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.srcs/utils_1/imports/synth_1/Blinky.dcp with file C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1/blinky.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec  7 23:47:13 2022] Launched synth_1...
Run output will be captured here: C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/synth_1/runme.log
[Wed Dec  7 23:47:13 2022] Launched impl_1...
Run output will be captured here: C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-04:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5184.988 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248469924
set_property PROGRAM.FILE {C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/blinky.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.runs/impl_1/blinky.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec  8 00:10:01 2022...
