Running: D:\Util\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/gmlak/Desktop/Project/Porject_exp_11.27/Porject_exp/Porject_exp/TB_INTERFACE_isim_beh.exe -prj C:/Users/gmlak/Desktop/Project/Porject_exp_11.27/Porject_exp/Porject_exp/TB_INTERFACE_beh.prj work.TB_INTERFACE work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/gmlak/Desktop/Project/Porject_exp_11.27/Porject_exp/Porject_exp/sdp_bram.v" into library work
Analyzing Verilog file "C:/Users/gmlak/Desktop/Project/Porject_exp_11.27/Porject_exp/Porject_exp/SB_PLMA_ARITHMETIC.v" into library work
Analyzing Verilog file "C:/Users/gmlak/Desktop/Project/Porject_exp_11.27/Porject_exp/Porject_exp/SB_MULTIFLIER.v" into library work
Analyzing Verilog file "C:/Users/gmlak/Desktop/Project/Porject_exp_11.27/Porject_exp/Porject_exp/SB_DIVIDER.v" into library work
Analyzing Verilog file "C:/Users/gmlak/Desktop/Project/Porject_exp_11.27/Porject_exp/Porject_exp/MB_I2P_FIX_ARRANGER.v" into library work
Analyzing Verilog file "C:/Users/gmlak/Desktop/Project/Porject_exp_11.27/Porject_exp/Porject_exp/SB_N2BCONV.v" into library work
Analyzing Verilog file "C:/Users/gmlak/Desktop/Project/Porject_exp_11.27/Porject_exp/Porject_exp/SB_B2NCONV.v" into library work
WARNING:HDLCompiler:568 - "C:/Users/gmlak/Desktop/Project/Porject_exp_11.27/Porject_exp/Porject_exp/SB_B2NCONV.v" Line 95: Constant value is truncated to fit in <2> bits.
Analyzing Verilog file "C:/Users/gmlak/Desktop/Project/Porject_exp_11.27/Porject_exp/Porject_exp/MB_INSTRUCTOR.v" into library work
Analyzing Verilog file "C:/Users/gmlak/Desktop/Project/Porject_exp_11.27/Porject_exp/Porject_exp/MB_INTERFACE.v" into library work
Analyzing Verilog file "C:/Users/gmlak/Desktop/Project/Porject_exp_11.27/Porject_exp/Porject_exp/TB_INTERFACE.v" into library work
Analyzing Verilog file "D:/Util/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/gmlak/Desktop/Project/Porject_exp_11.27/Porject_exp/Porject_exp/TB_INTERFACE.v" Line 75: Port LED is not connected to this instance
Completed static elaboration
Compiling module sdp_bram(DWIDTH=9,LEN=2048,LOG_L...
Compiling module sdp_bram(DWIDTH=36,LEN=512,LOG_L...
Compiling module MB_I2P_FIX_ARRANGER
Compiling module SB_PLMA_ARITHMETIC
Compiling module SB_MULTIFLIER
Compiling module SB_DIVIDER
Compiling module MB_INSTRUCTOR
Compiling module SB_B2NCONV
Compiling module SB_N2BCONV
Compiling module MB_INTERFACE
Compiling module TB_INTERFACE
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 지정된 경로를 찾을 수 없습니다, "isim\TB_INTERFACE_isim_beh.exe.sim\libPortability.dll".
Compiled 12 Verilog Units
Built simulation executable C:/Users/gmlak/Desktop/Project/Porject_exp_11.27/Porject_exp/Porject_exp/TB_INTERFACE_isim_beh.exe
Fuse Memory Usage: 30100 KB
Fuse CPU Usage: 2078 ms
