0.6
2018.1
Apr  4 2018
19:30:32
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/AXIvideo2Mat.v,1565249092,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/Block_proc.v,,AXIvideo2Mat,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/Block_proc.v,1564818787,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/fifo_w8_d2_A.v,,Block_proc,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/Filter2D.v,1564650712,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/Filter2D_k_buf_0_bkb.v,,Filter2D,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/Filter2D_k_buf_0_bkb.v,1564650712,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/Mat2AXIvideo.v,,Filter2D_k_buf_0_bkb;Filter2D_k_buf_0_bkb_ram,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/Mat2AXIvideo.v,1564650712,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/start_for_get_grafYi.v,,Mat2AXIvideo,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/Sobel.v,1564650712,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/Sobel_1.v,,Sobel,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/Sobel_1.v,1564650712,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/sobel_filter_mac_fYi.v,,Sobel_1,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/fifo_w10_d2_A.v,1564652551,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/fifo_w11_d2_A.v,,fifo_w10_d2_A;fifo_w10_d2_A_shiftReg,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/fifo_w11_d2_A.v,1564650712,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/get_grads_opr.v,,fifo_w11_d2_A;fifo_w11_d2_A_shiftReg,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/fifo_w12_d2_A.v,1564642570,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/fifo_w13_d2_A.v,,fifo_w12_d2_A;fifo_w12_d2_A_shiftReg,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/fifo_w13_d2_A.v,1564642570,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/get_grads_opr.v,,fifo_w13_d2_A;fifo_w13_d2_A_shiftReg,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/fifo_w8_d2_A.v,1564652551,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/fifo_w10_d2_A.v,,fifo_w8_d2_A;fifo_w8_d2_A_shiftReg,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/fifo_w8_d2_A_x.v,1564647410,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/fifo_w10_d2_A.v,,fifo_w8_d2_A_x;fifo_w8_d2_A_x_shiftReg,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/get_grads_opr.v,1564642570,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/get_grads_opr_linbkb.v,,get_grads_opr,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/get_grads_opr_Block_s.v,1564642570,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/get_grads_opr_linbkb.v,,get_grads_opr_Block_s,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/get_grads_opr_Loop_g.v,1564642570,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/Mat2AXIvideo.v,,get_grads_opr_Loop_g,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/get_grads_opr_lincud.v,1564642570,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/img_get_grads_am_eOg.v,,get_grads_opr_lincud;get_grads_opr_lincud_ram,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/get_grads_opr_lincud_memcore.v,1564642570,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/get_grads_opr_lindEe.v,,get_grads_opr_lincud_memcore;get_grads_opr_lincud_memcore_ram,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/get_grads_opr_lindEe.v,1564642570,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/get_grads_opr_lindEe_memcore.v,,get_grads_opr_lindEe,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/get_grads_opr_lindEe_memcore.v,1564642570,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/get_grads_opr_Loop_g.v,,get_grads_opr_lindEe_memcore;get_grads_opr_lindEe_memcore_ram,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/img_cpy.v,1564649806,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/ip/img_cpy_0/sim/img_cpy_0.v,,img_cpy,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/img_cpy_opr.v,1564649806,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/Mat2AXIvideo.v,,img_cpy_opr,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/img_get_grads.v,1564642570,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/ip/img_get_grads_0/sim/img_get_grads_0.v,,img_get_grads,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/img_get_grads_mulbkb.v,1564642570,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/Mat2AXIvideo.v,,img_get_grads_mulbkb;img_get_grads_mulbkb_DSP48_0,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/sobel_filter.v,1564650712,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/ip/sobel_filter_3/sim/sobel_filter_3.v,,sobel_filter,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/sobel_filter_mac_fYi.v,1564650712,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/sobel_filter_mac_g8j.v,,sobel_filter_mac_fYi;sobel_filter_mac_fYi_DSP48_0,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/sobel_filter_mac_g8j.v,1564650712,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/sobel_filter_mux_eOg.v,,sobel_filter_mac_g8j;sobel_filter_mac_g8j_DSP48_1,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/sobel_filter_mux_eOg.v,1564650712,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/start_for_Mat2AXIibs.v,,sobel_filter_mux_eOg,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/start_for_Mat2AXIcud.v,1564649806,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/img_cpy.v,,start_for_Mat2AXIcud;start_for_Mat2AXIcud_shiftReg,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/start_for_Mat2AXIg8j.v,1564642570,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/img_get_grads.v,,start_for_Mat2AXIg8j;start_for_Mat2AXIg8j_shiftReg,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/start_for_Mat2AXIibs.v,1564650712,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/start_for_Sobel_1hbi.v,,start_for_Mat2AXIibs;start_for_Mat2AXIibs_shiftReg,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/start_for_Sobel_1hbi.v,1564650712,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/start_for_Sobel_U0.v,,start_for_Sobel_1hbi;start_for_Sobel_1hbi_shiftReg,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/start_for_Sobel_U0.v,1564650712,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/sobel_filter.v,,start_for_Sobel_U0;start_for_Sobel_U0_shiftReg,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/start_for_get_grafYi.v,1564642570,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/start_for_Mat2AXIg8j.v,,start_for_get_grafYi;start_for_get_grafYi_shiftReg,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/start_for_img_cpybkb.v,1564649806,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/start_for_Mat2AXIcud.v,,start_for_img_cpybkb;start_for_img_cpybkb_shiftReg,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sim_1/new/top_tb.v,1564817002,verilog,,,,top_tb,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/ip/img_cpy_0/sim/img_cpy_0.v,1564649763,verilog,,,,img_cpy_0,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/ip/img_get_grads_0/sim/img_get_grads_0.v,1564642510,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/ip/maxtri7x7_shift_0/maxtri7x7_shift.v,,img_get_grads_0,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/ip/maxtri7x7_shift_0/maxtri7x7_shift.v,1564642758,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/ip/maxtri7x7_shift_0/sim/maxtri7x7_shift_0.v,,maxtri7x7_shift,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/ip/maxtri7x7_shift_0/sim/maxtri7x7_shift_0.v,1564642758,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/ip/video_caputure_0/video_caputure.v,,maxtri7x7_shift_0,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/ip/sobel_filter_3/sim/sobel_filter_3.v,1564650660,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.ip_user_files/ipstatic/hdl/verilog/fifo_w8_d2_A_x.v,,sobel_filter_3,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/ip/v_tc_0/sim/v_tc_0.vhd,1563934712,vhdl,,,,v_tc_0,,,,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/ip/video_caputure_0/sim/video_caputure_0.v,1564642675,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sim_1/new/top_tb.v,,video_caputure_0,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/ip/video_caputure_0/video_caputure.v,1564642675,verilog,,E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/ip/video_caputure_0/sim/video_caputure_0.v,,video_caputure,,axi_protocol_checker_v2_0_2;axi_vip_v1_1_2;processing_system7_vip_v1_0_4;smartconnect_v1_0;xilinx_vip,../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/4903;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/a10f/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/b193/hdl;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/cf48/hdl/verilog;../../../../prj_accelerate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;D:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
