Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Dec  5 16:10:24 2019
| Host         : DESKTOP-4H8L9CM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab5_timing_summary_routed.rpt -pb Lab5_timing_summary_routed.pb -rpx Lab5_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab5
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timing_inst/hpos_cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timing_inst/hpos_cnt_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timing_inst/hpos_cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timing_inst/hpos_cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timing_inst/hpos_cnt_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timing_inst/hpos_cnt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timing_inst/hpos_cnt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timing_inst/hpos_cnt_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timing_inst/hpos_cnt_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timing_inst/hpos_cnt_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timing_inst/hpos_cnt_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timing_inst/vpos_cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timing_inst/vpos_cnt_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timing_inst/vpos_cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timing_inst/vpos_cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timing_inst/vpos_cnt_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timing_inst/vpos_cnt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timing_inst/vpos_cnt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timing_inst/vpos_cnt_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timing_inst/vpos_cnt_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timing_inst/vpos_cnt_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timing_inst/vpos_cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.709       -5.365                      2                  739        0.069        0.000                      0                  739        0.540        0.000                       0                   336  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk                 {0.000 4.000}        8.000           125.000         
  clk_out1_pxl_clk_gen  {0.000 6.737}        13.474          74.219          
    CLKFBIN             {0.000 6.737}        13.474          74.219          
    PixelClkIO          {0.000 6.737}        13.474          74.219          
    SerialClkIO         {0.000 1.347}        2.695           371.094         
  clk_out2_pxl_clk_gen  {0.000 40.842}       81.684          12.242          
  clkfbout_pxl_clk_gen  {0.000 8.000}        16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                   2.000        0.000                       0                     1  
  clk_out1_pxl_clk_gen        1.892        0.000                      0                  124        0.122        0.000                      0                  124        3.737        0.000                       0                    74  
    CLKFBIN                                                                                                                                                              12.225        0.000                       0                     2  
    PixelClkIO                                                                                                                                                           11.318        0.000                       0                    10  
    SerialClkIO                                                                                                                                                           0.540        0.000                       0                    10  
  clk_out2_pxl_clk_gen       74.660        0.000                      0                  573        0.168        0.000                      0                  573       40.342        0.000                       0                   236  
  clkfbout_pxl_clk_gen                                                                                                                                                   13.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_pxl_clk_gen  clk_out1_pxl_clk_gen       -2.709       -5.365                      2                    2        0.108        0.000                      0                    2  
clk_out1_pxl_clk_gen  PixelClkIO                  7.961        0.000                      0                   38        0.069        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_pxl_clk_gen  clk_out1_pxl_clk_gen       11.879        0.000                      0                    4        0.430        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pxl_clk_gen
  To Clock:  clk_out1_pxl_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        1.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.737ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 timing_inst/vpos_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        11.566ns  (logic 5.100ns (44.096%)  route 6.466ns (55.904%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 11.683 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.732    -2.134    timing_inst/CLK
    SLICE_X42Y83         FDRE                                         r  timing_inst/vpos_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.478    -1.656 f  timing_inst/vpos_cnt_reg[1]/Q
                         net (fo=52, routed)          1.055    -0.601    timing_inst/vcount[1]
    SLICE_X41Y87         LUT2 (Prop_lut2_I0_O)        0.330    -0.271 r  timing_inst/blue_data_reg[0]_i_17/O
                         net (fo=8, routed)           0.996     0.725    timing_inst/blue_data_reg[0]_i_17_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I1_O)        0.327     1.052 r  timing_inst/pDataOut_1[0]_i_93/O
                         net (fo=9, routed)           0.638     1.690    timing_inst/pDataOut_1[0]_i_93_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I0_O)        0.124     1.814 r  timing_inst/pDataOut_1[0]_i_100/O
                         net (fo=2, routed)           0.554     2.368    timing_inst/pDataOut_1[0]_i_100_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  timing_inst/pDataOut_1[0]_i_104/O
                         net (fo=1, routed)           0.000     2.492    timing_inst/pDataOut_1[0]_i_104_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.132 r  timing_inst/pDataOut_1_reg[0]_i_89/O[3]
                         net (fo=2, routed)           0.699     3.831    timing_inst/pDataOut_1_reg[0]_i_89_n_4
    SLICE_X40Y81         LUT5 (Prop_lut5_I0_O)        0.306     4.137 r  timing_inst/pDataOut_1[0]_i_86/O
                         net (fo=1, routed)           0.000     4.137    timing_inst/pDataOut_1[0]_i_86_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.538 r  timing_inst/pDataOut_1_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000     4.538    timing_inst/pDataOut_1_reg[0]_i_76_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.872 r  timing_inst/pDataOut_1_reg[0]_i_71/O[1]
                         net (fo=2, routed)           0.460     5.332    timing_inst_n_17
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727     6.059 r  pDataOut_1_reg[0]_i_47/O[1]
                         net (fo=1, routed)           0.591     6.651    timing_inst/pDataOut_1_reg[0]_i_11_0[1]
    SLICE_X43Y84         LUT4 (Prop_lut4_I3_O)        0.303     6.954 r  timing_inst/pDataOut_1[0]_i_25/O
                         net (fo=1, routed)           0.000     6.954    timing_inst/pDataOut_1[0]_i_25_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.534 r  timing_inst/pDataOut_1_reg[0]_i_11/O[2]
                         net (fo=2, routed)           0.795     8.329    timing_inst/pDataOut_1_reg[0]_i_11_n_5
    SLICE_X43Y87         LUT5 (Prop_lut5_I1_O)        0.302     8.631 f  timing_inst/pDataOut_1[0]_i_6/O
                         net (fo=3, routed)           0.677     9.307    timing_inst/pDataOut_1[0]_i_6_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.431 r  timing_inst/pDataOut_1[0]_i_1/O
                         net (fo=1, routed)           0.000     9.431    hdmi_controller/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X42Y87         FDRE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.559    11.683    hdmi_controller/DataEncoders[2].DataEncoder/CLK
    SLICE_X42Y87         FDRE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism             -0.364    11.318    
                         clock uncertainty           -0.076    11.242    
    SLICE_X42Y87         FDRE (Setup_fdre_C_D)        0.081    11.323    hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.323    
                         arrival time                          -9.431    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 timing_inst/vpos_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        11.355ns  (logic 5.100ns (44.916%)  route 6.255ns (55.084%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.792ns = ( 11.682 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.732    -2.134    timing_inst/CLK
    SLICE_X42Y83         FDRE                                         r  timing_inst/vpos_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.478    -1.656 f  timing_inst/vpos_cnt_reg[1]/Q
                         net (fo=52, routed)          1.055    -0.601    timing_inst/vcount[1]
    SLICE_X41Y87         LUT2 (Prop_lut2_I0_O)        0.330    -0.271 r  timing_inst/blue_data_reg[0]_i_17/O
                         net (fo=8, routed)           0.996     0.725    timing_inst/blue_data_reg[0]_i_17_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I1_O)        0.327     1.052 r  timing_inst/pDataOut_1[0]_i_93/O
                         net (fo=9, routed)           0.638     1.690    timing_inst/pDataOut_1[0]_i_93_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I0_O)        0.124     1.814 r  timing_inst/pDataOut_1[0]_i_100/O
                         net (fo=2, routed)           0.554     2.368    timing_inst/pDataOut_1[0]_i_100_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.492 r  timing_inst/pDataOut_1[0]_i_104/O
                         net (fo=1, routed)           0.000     2.492    timing_inst/pDataOut_1[0]_i_104_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.132 r  timing_inst/pDataOut_1_reg[0]_i_89/O[3]
                         net (fo=2, routed)           0.699     3.831    timing_inst/pDataOut_1_reg[0]_i_89_n_4
    SLICE_X40Y81         LUT5 (Prop_lut5_I0_O)        0.306     4.137 r  timing_inst/pDataOut_1[0]_i_86/O
                         net (fo=1, routed)           0.000     4.137    timing_inst/pDataOut_1[0]_i_86_n_0
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.538 r  timing_inst/pDataOut_1_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000     4.538    timing_inst/pDataOut_1_reg[0]_i_76_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.872 r  timing_inst/pDataOut_1_reg[0]_i_71/O[1]
                         net (fo=2, routed)           0.460     5.332    timing_inst_n_17
    SLICE_X41Y84         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727     6.059 r  pDataOut_1_reg[0]_i_47/O[1]
                         net (fo=1, routed)           0.591     6.651    timing_inst/pDataOut_1_reg[0]_i_11_0[1]
    SLICE_X43Y84         LUT4 (Prop_lut4_I3_O)        0.303     6.954 r  timing_inst/pDataOut_1[0]_i_25/O
                         net (fo=1, routed)           0.000     6.954    timing_inst/pDataOut_1[0]_i_25_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.534 r  timing_inst/pDataOut_1_reg[0]_i_11/O[2]
                         net (fo=2, routed)           0.579     8.113    timing_inst/pDataOut_1_reg[0]_i_11_n_5
    SLICE_X42Y86         LUT6 (Prop_lut6_I2_O)        0.302     8.415 f  timing_inst/pDataOut_1[0]_i_4/O
                         net (fo=3, routed)           0.682     9.096    timing_inst/pDataOut_1[0]_i_4_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I2_O)        0.124     9.220 r  timing_inst/pDataOut_1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.220    hdmi_controller/DataEncoders[1].DataEncoder/vid_pData[0]
    SLICE_X43Y86         FDRE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.558    11.682    hdmi_controller/DataEncoders[1].DataEncoder/CLK
    SLICE_X43Y86         FDRE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism             -0.364    11.317    
                         clock uncertainty           -0.076    11.241    
    SLICE_X43Y86         FDRE (Setup_fdre_C_D)        0.032    11.273    hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.273    
                         arrival time                          -9.220    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             7.238ns  (required time - arrival time)
  Source:                 timing_inst/hpos_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            timing_inst/hpos_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 1.782ns (32.419%)  route 3.715ns (67.581%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.868ns = ( 11.606 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.656    -2.210    timing_inst/CLK
    SLICE_X35Y87         FDRE                                         r  timing_inst/hpos_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.419    -1.791 r  timing_inst/hpos_cnt_reg[3]/Q
                         net (fo=34, routed)          1.758    -0.033    timing_inst/hcount[3]
    SLICE_X37Y83         LUT2 (Prop_lut2_I1_O)        0.299     0.266 r  timing_inst/vpos_cnt[10]_i_16/O
                         net (fo=1, routed)           0.000     0.266    timing_inst/vpos_cnt[10]_i_16_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.816 r  timing_inst/vpos_cnt_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.816    timing_inst/vpos_cnt_reg[10]_i_5_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.973 r  timing_inst/vpos_cnt_reg[10]_i_2/CO[1]
                         net (fo=13, routed)          0.824     1.796    timing_inst/hpos_clr0
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.357     2.153 r  timing_inst/hpos_cnt[10]_i_1/O
                         net (fo=11, routed)          1.133     3.286    timing_inst/vpos_ena
    SLICE_X35Y86         FDRE                                         r  timing_inst/hpos_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.482    11.606    timing_inst/CLK
    SLICE_X35Y86         FDRE                                         r  timing_inst/hpos_cnt_reg[1]/C
                         clock pessimism             -0.368    11.237    
                         clock uncertainty           -0.076    11.161    
    SLICE_X35Y86         FDRE (Setup_fdre_C_R)       -0.637    10.524    timing_inst/hpos_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.524    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                  7.238    

Slack (MET) :             7.238ns  (required time - arrival time)
  Source:                 timing_inst/hpos_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            timing_inst/hpos_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 1.782ns (32.419%)  route 3.715ns (67.581%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.868ns = ( 11.606 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.656    -2.210    timing_inst/CLK
    SLICE_X35Y87         FDRE                                         r  timing_inst/hpos_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.419    -1.791 r  timing_inst/hpos_cnt_reg[3]/Q
                         net (fo=34, routed)          1.758    -0.033    timing_inst/hcount[3]
    SLICE_X37Y83         LUT2 (Prop_lut2_I1_O)        0.299     0.266 r  timing_inst/vpos_cnt[10]_i_16/O
                         net (fo=1, routed)           0.000     0.266    timing_inst/vpos_cnt[10]_i_16_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.816 r  timing_inst/vpos_cnt_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.816    timing_inst/vpos_cnt_reg[10]_i_5_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.973 r  timing_inst/vpos_cnt_reg[10]_i_2/CO[1]
                         net (fo=13, routed)          0.824     1.796    timing_inst/hpos_clr0
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.357     2.153 r  timing_inst/hpos_cnt[10]_i_1/O
                         net (fo=11, routed)          1.133     3.286    timing_inst/vpos_ena
    SLICE_X35Y86         FDRE                                         r  timing_inst/hpos_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.482    11.606    timing_inst/CLK
    SLICE_X35Y86         FDRE                                         r  timing_inst/hpos_cnt_reg[4]/C
                         clock pessimism             -0.368    11.237    
                         clock uncertainty           -0.076    11.161    
    SLICE_X35Y86         FDRE (Setup_fdre_C_R)       -0.637    10.524    timing_inst/hpos_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.524    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                  7.238    

Slack (MET) :             7.507ns  (required time - arrival time)
  Source:                 timing_inst/hpos_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            timing_inst/hpos_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 1.782ns (33.920%)  route 3.472ns (66.080%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.867ns = ( 11.607 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.656    -2.210    timing_inst/CLK
    SLICE_X35Y87         FDRE                                         r  timing_inst/hpos_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.419    -1.791 r  timing_inst/hpos_cnt_reg[3]/Q
                         net (fo=34, routed)          1.758    -0.033    timing_inst/hcount[3]
    SLICE_X37Y83         LUT2 (Prop_lut2_I1_O)        0.299     0.266 r  timing_inst/vpos_cnt[10]_i_16/O
                         net (fo=1, routed)           0.000     0.266    timing_inst/vpos_cnt[10]_i_16_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.816 r  timing_inst/vpos_cnt_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.816    timing_inst/vpos_cnt_reg[10]_i_5_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.973 r  timing_inst/vpos_cnt_reg[10]_i_2/CO[1]
                         net (fo=13, routed)          0.824     1.796    timing_inst/hpos_clr0
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.357     2.153 r  timing_inst/hpos_cnt[10]_i_1/O
                         net (fo=11, routed)          0.890     3.043    timing_inst/vpos_ena
    SLICE_X35Y87         FDRE                                         r  timing_inst/hpos_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.483    11.607    timing_inst/CLK
    SLICE_X35Y87         FDRE                                         r  timing_inst/hpos_cnt_reg[0]/C
                         clock pessimism             -0.343    11.263    
                         clock uncertainty           -0.076    11.187    
    SLICE_X35Y87         FDRE (Setup_fdre_C_R)       -0.637    10.550    timing_inst/hpos_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.550    
                         arrival time                          -3.043    
  -------------------------------------------------------------------
                         slack                                  7.507    

Slack (MET) :             7.507ns  (required time - arrival time)
  Source:                 timing_inst/hpos_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            timing_inst/hpos_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 1.782ns (33.920%)  route 3.472ns (66.080%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.867ns = ( 11.607 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.656    -2.210    timing_inst/CLK
    SLICE_X35Y87         FDRE                                         r  timing_inst/hpos_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.419    -1.791 r  timing_inst/hpos_cnt_reg[3]/Q
                         net (fo=34, routed)          1.758    -0.033    timing_inst/hcount[3]
    SLICE_X37Y83         LUT2 (Prop_lut2_I1_O)        0.299     0.266 r  timing_inst/vpos_cnt[10]_i_16/O
                         net (fo=1, routed)           0.000     0.266    timing_inst/vpos_cnt[10]_i_16_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.816 r  timing_inst/vpos_cnt_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.816    timing_inst/vpos_cnt_reg[10]_i_5_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.973 r  timing_inst/vpos_cnt_reg[10]_i_2/CO[1]
                         net (fo=13, routed)          0.824     1.796    timing_inst/hpos_clr0
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.357     2.153 r  timing_inst/hpos_cnt[10]_i_1/O
                         net (fo=11, routed)          0.890     3.043    timing_inst/vpos_ena
    SLICE_X35Y87         FDRE                                         r  timing_inst/hpos_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.483    11.607    timing_inst/CLK
    SLICE_X35Y87         FDRE                                         r  timing_inst/hpos_cnt_reg[2]/C
                         clock pessimism             -0.343    11.263    
                         clock uncertainty           -0.076    11.187    
    SLICE_X35Y87         FDRE (Setup_fdre_C_R)       -0.637    10.550    timing_inst/hpos_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.550    
                         arrival time                          -3.043    
  -------------------------------------------------------------------
                         slack                                  7.507    

Slack (MET) :             7.507ns  (required time - arrival time)
  Source:                 timing_inst/hpos_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            timing_inst/hpos_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 1.782ns (33.920%)  route 3.472ns (66.080%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.867ns = ( 11.607 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.656    -2.210    timing_inst/CLK
    SLICE_X35Y87         FDRE                                         r  timing_inst/hpos_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.419    -1.791 r  timing_inst/hpos_cnt_reg[3]/Q
                         net (fo=34, routed)          1.758    -0.033    timing_inst/hcount[3]
    SLICE_X37Y83         LUT2 (Prop_lut2_I1_O)        0.299     0.266 r  timing_inst/vpos_cnt[10]_i_16/O
                         net (fo=1, routed)           0.000     0.266    timing_inst/vpos_cnt[10]_i_16_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.816 r  timing_inst/vpos_cnt_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.816    timing_inst/vpos_cnt_reg[10]_i_5_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.973 r  timing_inst/vpos_cnt_reg[10]_i_2/CO[1]
                         net (fo=13, routed)          0.824     1.796    timing_inst/hpos_clr0
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.357     2.153 r  timing_inst/hpos_cnt[10]_i_1/O
                         net (fo=11, routed)          0.890     3.043    timing_inst/vpos_ena
    SLICE_X35Y87         FDRE                                         r  timing_inst/hpos_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.483    11.607    timing_inst/CLK
    SLICE_X35Y87         FDRE                                         r  timing_inst/hpos_cnt_reg[3]/C
                         clock pessimism             -0.343    11.263    
                         clock uncertainty           -0.076    11.187    
    SLICE_X35Y87         FDRE (Setup_fdre_C_R)       -0.637    10.550    timing_inst/hpos_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.550    
                         arrival time                          -3.043    
  -------------------------------------------------------------------
                         slack                                  7.507    

Slack (MET) :             7.507ns  (required time - arrival time)
  Source:                 timing_inst/hpos_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            timing_inst/hpos_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 1.782ns (33.920%)  route 3.472ns (66.080%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.867ns = ( 11.607 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.656    -2.210    timing_inst/CLK
    SLICE_X35Y87         FDRE                                         r  timing_inst/hpos_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.419    -1.791 r  timing_inst/hpos_cnt_reg[3]/Q
                         net (fo=34, routed)          1.758    -0.033    timing_inst/hcount[3]
    SLICE_X37Y83         LUT2 (Prop_lut2_I1_O)        0.299     0.266 r  timing_inst/vpos_cnt[10]_i_16/O
                         net (fo=1, routed)           0.000     0.266    timing_inst/vpos_cnt[10]_i_16_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.816 r  timing_inst/vpos_cnt_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.816    timing_inst/vpos_cnt_reg[10]_i_5_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.973 r  timing_inst/vpos_cnt_reg[10]_i_2/CO[1]
                         net (fo=13, routed)          0.824     1.796    timing_inst/hpos_clr0
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.357     2.153 r  timing_inst/hpos_cnt[10]_i_1/O
                         net (fo=11, routed)          0.890     3.043    timing_inst/vpos_ena
    SLICE_X35Y87         FDRE                                         r  timing_inst/hpos_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.483    11.607    timing_inst/CLK
    SLICE_X35Y87         FDRE                                         r  timing_inst/hpos_cnt_reg[5]/C
                         clock pessimism             -0.343    11.263    
                         clock uncertainty           -0.076    11.187    
    SLICE_X35Y87         FDRE (Setup_fdre_C_R)       -0.637    10.550    timing_inst/hpos_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         10.550    
                         arrival time                          -3.043    
  -------------------------------------------------------------------
                         slack                                  7.507    

Slack (MET) :             7.623ns  (required time - arrival time)
  Source:                 timing_inst/hpos_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            timing_inst/hpos_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 1.782ns (34.863%)  route 3.329ns (65.137%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.868ns = ( 11.606 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.656    -2.210    timing_inst/CLK
    SLICE_X35Y87         FDRE                                         r  timing_inst/hpos_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.419    -1.791 r  timing_inst/hpos_cnt_reg[3]/Q
                         net (fo=34, routed)          1.758    -0.033    timing_inst/hcount[3]
    SLICE_X37Y83         LUT2 (Prop_lut2_I1_O)        0.299     0.266 r  timing_inst/vpos_cnt[10]_i_16/O
                         net (fo=1, routed)           0.000     0.266    timing_inst/vpos_cnt[10]_i_16_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.816 r  timing_inst/vpos_cnt_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.816    timing_inst/vpos_cnt_reg[10]_i_5_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.973 r  timing_inst/vpos_cnt_reg[10]_i_2/CO[1]
                         net (fo=13, routed)          0.824     1.796    timing_inst/hpos_clr0
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.357     2.153 r  timing_inst/hpos_cnt[10]_i_1/O
                         net (fo=11, routed)          0.748     2.901    timing_inst/vpos_ena
    SLICE_X35Y85         FDRE                                         r  timing_inst/hpos_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.482    11.606    timing_inst/CLK
    SLICE_X35Y85         FDRE                                         r  timing_inst/hpos_cnt_reg[10]/C
                         clock pessimism             -0.368    11.237    
                         clock uncertainty           -0.076    11.161    
    SLICE_X35Y85         FDRE (Setup_fdre_C_R)       -0.637    10.524    timing_inst/hpos_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         10.524    
                         arrival time                          -2.901    
  -------------------------------------------------------------------
                         slack                                  7.623    

Slack (MET) :             7.623ns  (required time - arrival time)
  Source:                 timing_inst/hpos_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            timing_inst/hpos_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 1.782ns (34.863%)  route 3.329ns (65.137%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.868ns = ( 11.606 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.656    -2.210    timing_inst/CLK
    SLICE_X35Y87         FDRE                                         r  timing_inst/hpos_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.419    -1.791 r  timing_inst/hpos_cnt_reg[3]/Q
                         net (fo=34, routed)          1.758    -0.033    timing_inst/hcount[3]
    SLICE_X37Y83         LUT2 (Prop_lut2_I1_O)        0.299     0.266 r  timing_inst/vpos_cnt[10]_i_16/O
                         net (fo=1, routed)           0.000     0.266    timing_inst/vpos_cnt[10]_i_16_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.816 r  timing_inst/vpos_cnt_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.816    timing_inst/vpos_cnt_reg[10]_i_5_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.973 r  timing_inst/vpos_cnt_reg[10]_i_2/CO[1]
                         net (fo=13, routed)          0.824     1.796    timing_inst/hpos_clr0
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.357     2.153 r  timing_inst/hpos_cnt[10]_i_1/O
                         net (fo=11, routed)          0.748     2.901    timing_inst/vpos_ena
    SLICE_X35Y85         FDRE                                         r  timing_inst/hpos_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.482    11.606    timing_inst/CLK
    SLICE_X35Y85         FDRE                                         r  timing_inst/hpos_cnt_reg[6]/C
                         clock pessimism             -0.368    11.237    
                         clock uncertainty           -0.076    11.161    
    SLICE_X35Y85         FDRE (Setup_fdre_C_R)       -0.637    10.524    timing_inst/hpos_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         10.524    
                         arrival time                          -2.901    
  -------------------------------------------------------------------
                         slack                                  7.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.595    -0.413    hdmi_controller/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/CLK
    SLICE_X43Y48         FDRE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.272 r  hdmi_controller/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.217    hdmi_controller/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X43Y48         FDRE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.864    -0.178    hdmi_controller/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/CLK
    SLICE_X43Y48         FDRE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.413    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.075    -0.338    hdmi_controller/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.578    -0.430    hdmi_controller/LockLostReset/SyncAsyncx/CLK
    SLICE_X43Y78         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDPE (Prop_fdpe_C_Q)         0.141    -0.289 r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.233    hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X43Y78         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.846    -0.196    hdmi_controller/LockLostReset/SyncAsyncx/CLK
    SLICE_X43Y78         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.430    
    SLICE_X43Y78         FDPE (Hold_fdpe_C_D)         0.075    -0.355    hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.595    -0.413    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/CLK
    SLICE_X42Y48         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164    -0.249 r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.194    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y48         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.864    -0.178    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/CLK
    SLICE_X42Y48         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.413    
    SLICE_X42Y48         FDPE (Hold_fdpe_C_D)         0.060    -0.353    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.595    -0.413    hdmi_controller/ClockGenInternal.ClockGenX/CLK
    SLICE_X42Y47         FDCE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.148    -0.265 f  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.073    -0.192    hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X42Y47         LUT3 (Prop_lut3_I1_O)        0.098    -0.094 r  hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.094    hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X42Y47         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.864    -0.178    hdmi_controller/ClockGenInternal.ClockGenX/CLK
    SLICE_X42Y47         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.236    -0.413    
    SLICE_X42Y47         FDPE (Hold_fdpe_C_D)         0.120    -0.293    hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.305%)  route 0.150ns (44.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.588    -0.420    hdmi_controller/DataEncoders[2].DataEncoder/CLK
    SLICE_X43Y95         FDRE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.279 r  hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/Q
                         net (fo=6, routed)           0.150    -0.129    hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[2]
    SLICE_X42Y96         LUT6 (Prop_lut6_I2_O)        0.045    -0.084 r  hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.084    hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_2[4]
    SLICE_X42Y96         FDRE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.858    -0.184    hdmi_controller/DataEncoders[2].DataEncoder/CLK
    SLICE_X42Y96         FDRE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism             -0.221    -0.404    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.121    -0.283    hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.978%)  route 0.152ns (45.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.588    -0.420    hdmi_controller/DataEncoders[2].DataEncoder/CLK
    SLICE_X43Y95         FDRE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.279 r  hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/Q
                         net (fo=6, routed)           0.152    -0.127    hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[2]
    SLICE_X42Y96         LUT6 (Prop_lut6_I2_O)        0.045    -0.082 r  hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.082    hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_2[3]
    SLICE_X42Y96         FDRE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.858    -0.184    hdmi_controller/DataEncoders[2].DataEncoder/CLK
    SLICE_X42Y96         FDRE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism             -0.221    -0.404    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.121    -0.283    hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.078%)  route 0.139ns (39.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.183ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.588    -0.420    hdmi_controller/DataEncoders[1].DataEncoder/CLK
    SLICE_X42Y96         FDRE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.256 r  hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/Q
                         net (fo=6, routed)           0.139    -0.117    hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[4]
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.045    -0.072 r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.072    hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw[9]_i_1__0_n_0
    SLICE_X42Y97         FDSE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.859    -0.183    hdmi_controller/DataEncoders[1].DataEncoder/CLK
    SLICE_X42Y97         FDSE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                         clock pessimism             -0.221    -0.403    
    SLICE_X42Y97         FDSE (Hold_fdse_C_D)         0.121    -0.282    hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.912%)  route 0.108ns (34.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.588    -0.420    hdmi_controller/DataEncoders[2].DataEncoder/CLK
    SLICE_X42Y95         FDRE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.256 f  hdmi_controller/DataEncoders[2].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=7, routed)           0.108    -0.148    hdmi_controller/DataEncoders[2].DataEncoder/q_m_2[8]
    SLICE_X43Y95         LUT6 (Prop_lut6_I4_O)        0.045    -0.103 r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.103    hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__1_n_0
    SLICE_X43Y95         FDSE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.858    -0.184    hdmi_controller/DataEncoders[2].DataEncoder/CLK
    SLICE_X43Y95         FDSE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                         clock pessimism             -0.224    -0.407    
    SLICE_X43Y95         FDSE (Hold_fdse_C_D)         0.092    -0.315    hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.231%)  route 0.138ns (39.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.588    -0.420    hdmi_controller/DataEncoders[1].DataEncoder/CLK
    SLICE_X42Y96         FDRE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.256 r  hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/Q
                         net (fo=6, routed)           0.138    -0.118    hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[4]
    SLICE_X42Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.073 r  hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.073    hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_2[4]
    SLICE_X42Y96         FDRE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.858    -0.184    hdmi_controller/DataEncoders[1].DataEncoder/CLK
    SLICE_X42Y96         FDRE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism             -0.237    -0.420    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.121    -0.299    hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.886%)  route 0.140ns (40.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.184ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.588    -0.420    hdmi_controller/DataEncoders[1].DataEncoder/CLK
    SLICE_X42Y96         FDRE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.256 r  hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/Q
                         net (fo=6, routed)           0.140    -0.116    hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[4]
    SLICE_X42Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.071 r  hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.071    hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_2[3]
    SLICE_X42Y96         FDRE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.858    -0.184    hdmi_controller/DataEncoders[1].DataEncoder/CLK
    SLICE_X42Y96         FDRE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism             -0.237    -0.420    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.120    -0.300    hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pxl_clk_gen
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         13.474      11.318     BUFGCTRL_X0Y17  pixel_clock_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         13.474      12.225     PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         13.474      12.225     PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         13.474      12.474     SLICE_X42Y92    hdmi_controller/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         13.474      12.474     SLICE_X42Y92    hdmi_controller/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         13.474      12.474     SLICE_X42Y90    hdmi_controller/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         13.474      12.474     SLICE_X38Y89    hdmi_controller/DataEncoders[0].DataEncoder/pC0_1_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         13.474      12.474     SLICE_X40Y90    hdmi_controller/DataEncoders[0].DataEncoder/pC0_2_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         13.474      12.474     SLICE_X41Y89    hdmi_controller/DataEncoders[0].DataEncoder/pC1_1_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         13.474      12.474     SLICE_X42Y89    hdmi_controller/DataEncoders[0].DataEncoder/pC1_2_reg/C
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        13.474      39.159     PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       13.474      146.526    PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            3.000         6.737       3.737      PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            3.000         6.737       3.737      PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X42Y92    hdmi_controller/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X42Y92    hdmi_controller/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X42Y92    hdmi_controller/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X42Y92    hdmi_controller/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X42Y90    hdmi_controller/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X42Y90    hdmi_controller/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X38Y89    hdmi_controller/DataEncoders[0].DataEncoder/pC0_1_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X40Y90    hdmi_controller/DataEncoders[0].DataEncoder/pC0_2_reg/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            3.000         6.737       3.737      PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            3.000         6.737       3.737      PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X42Y96    hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X42Y96    hdmi_controller/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X42Y95    hdmi_controller/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X42Y95    hdmi_controller/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X43Y95    hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X43Y95    hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X42Y96    hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.737       6.237      SLICE_X42Y96    hdmi_controller/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         13.474      12.225     PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         13.474      12.225     PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        13.474      39.159     PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       13.474      146.526    PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         13.474      11.318     BUFGCTRL_X0Y0   hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X0Y95    hdmi_controller/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X0Y92    hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X0Y91    hdmi_controller/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X0Y98    hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X0Y97    hdmi_controller/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X0Y74    hdmi_controller/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X0Y73    hdmi_controller/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.474      11.807     OLOGIC_X0Y96    hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         13.474      12.225     PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       13.474      146.526    PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.695
Sources:            { hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.695       0.540      BUFGCTRL_X0Y1   hdmi_controller/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X0Y95    hdmi_controller/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X0Y92    hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X0Y91    hdmi_controller/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X0Y98    hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X0Y97    hdmi_controller/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X0Y74    hdmi_controller/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X0Y73    hdmi_controller/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.695       1.028      OLOGIC_X0Y96    hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.695       1.446      PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.695       157.305    PLLE2_ADV_X0Y0  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pxl_clk_gen
  To Clock:  clk_out2_pxl_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       74.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.342ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.660ns  (required time - arrival time)
  Source:                 j_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Destination:            j_reg_rep[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Path Group:             clk_out2_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.684ns  (clk_out2_pxl_clk_gen rise@81.684ns - clk_out2_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        6.564ns  (logic 1.586ns (24.162%)  route 4.978ns (75.838%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 79.883 - 81.684 ) 
    Source Clock Delay      (SCD):    -2.144ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         1.722    -2.144    mclk_OBUF
    SLICE_X42Y73         FDRE                                         r  j_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.626 f  j_reg[18]/Q
                         net (fo=3, routed)           1.203    -0.424    j_reg_n_0_[18]
    SLICE_X40Y74         LUT2 (Prop_lut2_I0_O)        0.124    -0.300 r  j_rep[6]_i_59/O
                         net (fo=1, routed)           0.000    -0.300    j_rep[6]_i_59_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.250 r  j_reg_rep[6]_i_27/CO[3]
                         net (fo=1, routed)           0.009     0.259    j_reg_rep[6]_i_27_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.373 f  j_reg_rep[6]_i_16/CO[3]
                         net (fo=5, routed)           1.313     1.686    twink_check21_in
    SLICE_X42Y76         LUT6 (Prop_lut6_I5_O)        0.124     1.810 f  j_rep[6]_i_8/O
                         net (fo=32, routed)          1.636     3.447    j_rep[6]_i_8_n_0
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.156     3.603 r  j_rep[1]_i_1/O
                         net (fo=2, routed)           0.817     4.420    j_rep[1]_i_1_n_0
    SLICE_X41Y72         FDRE                                         r  j_reg_rep[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pxl_clk_gen rise edge)
                                                     81.684    81.684 r  
    K17                                               0.000    81.684 r  sys_clk (IN)
                         net (fo=0)                   0.000    81.684    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    83.105 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    84.286    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    76.649 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    78.243    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.335 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         1.549    79.883    mclk_OBUF
    SLICE_X41Y72         FDRE                                         r  j_reg_rep[1]/C
                         clock pessimism             -0.364    79.519    
                         clock uncertainty           -0.107    79.412    
    SLICE_X41Y72         FDRE (Setup_fdre_C_D)       -0.332    79.080    j_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         79.080    
                         arrival time                          -4.420    
  -------------------------------------------------------------------
                         slack                                 74.660    

Slack (MET) :             74.786ns  (required time - arrival time)
  Source:                 j_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Destination:            j_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Path Group:             clk_out2_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.684ns  (clk_out2_pxl_clk_gen rise@81.684ns - clk_out2_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        6.662ns  (logic 1.554ns (23.326%)  route 5.108ns (76.674%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 79.880 - 81.684 ) 
    Source Clock Delay      (SCD):    -2.144ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         1.722    -2.144    mclk_OBUF
    SLICE_X42Y73         FDRE                                         r  j_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.626 f  j_reg[18]/Q
                         net (fo=3, routed)           1.203    -0.424    j_reg_n_0_[18]
    SLICE_X40Y74         LUT2 (Prop_lut2_I0_O)        0.124    -0.300 r  j_rep[6]_i_59/O
                         net (fo=1, routed)           0.000    -0.300    j_rep[6]_i_59_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.250 r  j_reg_rep[6]_i_27/CO[3]
                         net (fo=1, routed)           0.009     0.259    j_reg_rep[6]_i_27_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.373 f  j_reg_rep[6]_i_16/CO[3]
                         net (fo=5, routed)           1.313     1.686    twink_check21_in
    SLICE_X42Y76         LUT6 (Prop_lut6_I5_O)        0.124     1.810 f  j_rep[6]_i_8/O
                         net (fo=32, routed)          1.636     3.447    j_rep[6]_i_8_n_0
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.124     3.571 r  j[26]_i_1/O
                         net (fo=1, routed)           0.947     4.518    p_1_in__0[26]
    SLICE_X41Y74         FDRE                                         r  j_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pxl_clk_gen rise edge)
                                                     81.684    81.684 r  
    K17                                               0.000    81.684 r  sys_clk (IN)
                         net (fo=0)                   0.000    81.684    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    83.105 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    84.286    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    76.649 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    78.243    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.335 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         1.546    79.880    mclk_OBUF
    SLICE_X41Y74         FDRE                                         r  j_reg[26]/C
                         clock pessimism             -0.364    79.516    
                         clock uncertainty           -0.107    79.409    
    SLICE_X41Y74         FDRE (Setup_fdre_C_D)       -0.105    79.304    j_reg[26]
  -------------------------------------------------------------------
                         required time                         79.304    
                         arrival time                          -4.518    
  -------------------------------------------------------------------
                         slack                                 74.786    

Slack (MET) :             74.896ns  (required time - arrival time)
  Source:                 j_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Destination:            j_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Path Group:             clk_out2_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.684ns  (clk_out2_pxl_clk_gen rise@81.684ns - clk_out2_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        6.326ns  (logic 1.586ns (25.072%)  route 4.740ns (74.928%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 79.883 - 81.684 ) 
    Source Clock Delay      (SCD):    -2.144ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         1.722    -2.144    mclk_OBUF
    SLICE_X42Y73         FDRE                                         r  j_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.626 f  j_reg[18]/Q
                         net (fo=3, routed)           1.203    -0.424    j_reg_n_0_[18]
    SLICE_X40Y74         LUT2 (Prop_lut2_I0_O)        0.124    -0.300 r  j_rep[6]_i_59/O
                         net (fo=1, routed)           0.000    -0.300    j_rep[6]_i_59_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.250 r  j_reg_rep[6]_i_27/CO[3]
                         net (fo=1, routed)           0.009     0.259    j_reg_rep[6]_i_27_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.373 f  j_reg_rep[6]_i_16/CO[3]
                         net (fo=5, routed)           1.313     1.686    twink_check21_in
    SLICE_X42Y76         LUT6 (Prop_lut6_I5_O)        0.124     1.810 f  j_rep[6]_i_8/O
                         net (fo=32, routed)          1.636     3.447    j_rep[6]_i_8_n_0
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.156     3.603 r  j_rep[1]_i_1/O
                         net (fo=2, routed)           0.579     4.182    j_rep[1]_i_1_n_0
    SLICE_X41Y72         FDRE                                         r  j_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pxl_clk_gen rise edge)
                                                     81.684    81.684 r  
    K17                                               0.000    81.684 r  sys_clk (IN)
                         net (fo=0)                   0.000    81.684    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    83.105 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    84.286    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    76.649 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    78.243    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.335 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         1.549    79.883    mclk_OBUF
    SLICE_X41Y72         FDRE                                         r  j_reg[1]/C
                         clock pessimism             -0.364    79.519    
                         clock uncertainty           -0.107    79.412    
    SLICE_X41Y72         FDRE (Setup_fdre_C_D)       -0.334    79.078    j_reg[1]
  -------------------------------------------------------------------
                         required time                         79.078    
                         arrival time                          -4.182    
  -------------------------------------------------------------------
                         slack                                 74.896    

Slack (MET) :             74.952ns  (required time - arrival time)
  Source:                 j_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Destination:            j_reg_rep[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Path Group:             clk_out2_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.684ns  (clk_out2_pxl_clk_gen rise@81.684ns - clk_out2_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 1.583ns (25.158%)  route 4.709ns (74.842%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 79.883 - 81.684 ) 
    Source Clock Delay      (SCD):    -2.144ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         1.722    -2.144    mclk_OBUF
    SLICE_X42Y73         FDRE                                         r  j_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.626 f  j_reg[18]/Q
                         net (fo=3, routed)           1.203    -0.424    j_reg_n_0_[18]
    SLICE_X40Y74         LUT2 (Prop_lut2_I0_O)        0.124    -0.300 r  j_rep[6]_i_59/O
                         net (fo=1, routed)           0.000    -0.300    j_rep[6]_i_59_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.250 r  j_reg_rep[6]_i_27/CO[3]
                         net (fo=1, routed)           0.009     0.259    j_reg_rep[6]_i_27_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.373 f  j_reg_rep[6]_i_16/CO[3]
                         net (fo=5, routed)           1.313     1.686    twink_check21_in
    SLICE_X42Y76         LUT6 (Prop_lut6_I5_O)        0.124     1.810 f  j_rep[6]_i_8/O
                         net (fo=32, routed)          1.379     3.190    j_rep[6]_i_8_n_0
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.153     3.343 r  j_rep[3]_i_1/O
                         net (fo=2, routed)           0.805     4.148    j_rep[3]_i_1_n_0
    SLICE_X40Y72         FDRE                                         r  j_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pxl_clk_gen rise edge)
                                                     81.684    81.684 r  
    K17                                               0.000    81.684 r  sys_clk (IN)
                         net (fo=0)                   0.000    81.684    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    83.105 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    84.286    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    76.649 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    78.243    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.335 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         1.549    79.883    mclk_OBUF
    SLICE_X40Y72         FDRE                                         r  j_reg_rep[3]/C
                         clock pessimism             -0.364    79.519    
                         clock uncertainty           -0.107    79.412    
    SLICE_X40Y72         FDRE (Setup_fdre_C_D)       -0.312    79.100    j_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         79.100    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                 74.952    

Slack (MET) :             75.034ns  (required time - arrival time)
  Source:                 j_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Destination:            j_reg_rep[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Path Group:             clk_out2_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.684ns  (clk_out2_pxl_clk_gen rise@81.684ns - clk_out2_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 1.580ns (25.279%)  route 4.670ns (74.721%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.799ns = ( 79.885 - 81.684 ) 
    Source Clock Delay      (SCD):    -2.144ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         1.722    -2.144    mclk_OBUF
    SLICE_X42Y73         FDRE                                         r  j_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.626 f  j_reg[18]/Q
                         net (fo=3, routed)           1.203    -0.424    j_reg_n_0_[18]
    SLICE_X40Y74         LUT2 (Prop_lut2_I0_O)        0.124    -0.300 r  j_rep[6]_i_59/O
                         net (fo=1, routed)           0.000    -0.300    j_rep[6]_i_59_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.250 r  j_reg_rep[6]_i_27/CO[3]
                         net (fo=1, routed)           0.009     0.259    j_reg_rep[6]_i_27_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.373 f  j_reg_rep[6]_i_16/CO[3]
                         net (fo=5, routed)           1.313     1.686    twink_check21_in
    SLICE_X42Y76         LUT6 (Prop_lut6_I5_O)        0.124     1.810 f  j_rep[6]_i_8/O
                         net (fo=32, routed)          1.374     3.185    j_rep[6]_i_8_n_0
    SLICE_X39Y73         LUT2 (Prop_lut2_I1_O)        0.150     3.335 r  j_rep[2]_i_1/O
                         net (fo=2, routed)           0.771     4.106    j_rep[2]_i_1_n_0
    SLICE_X41Y71         FDRE                                         r  j_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pxl_clk_gen rise edge)
                                                     81.684    81.684 r  
    K17                                               0.000    81.684 r  sys_clk (IN)
                         net (fo=0)                   0.000    81.684    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    83.105 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    84.286    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    76.649 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    78.243    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.335 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         1.551    79.885    mclk_OBUF
    SLICE_X41Y71         FDRE                                         r  j_reg_rep[2]/C
                         clock pessimism             -0.364    79.521    
                         clock uncertainty           -0.107    79.414    
    SLICE_X41Y71         FDRE (Setup_fdre_C_D)       -0.274    79.140    j_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         79.140    
                         arrival time                          -4.106    
  -------------------------------------------------------------------
                         slack                                 75.034    

Slack (MET) :             75.042ns  (required time - arrival time)
  Source:                 j_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Destination:            j_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Path Group:             clk_out2_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.684ns  (clk_out2_pxl_clk_gen rise@81.684ns - clk_out2_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 1.579ns (25.403%)  route 4.637ns (74.597%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 79.883 - 81.684 ) 
    Source Clock Delay      (SCD):    -2.144ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         1.722    -2.144    mclk_OBUF
    SLICE_X42Y73         FDRE                                         r  j_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.626 f  j_reg[18]/Q
                         net (fo=3, routed)           1.203    -0.424    j_reg_n_0_[18]
    SLICE_X40Y74         LUT2 (Prop_lut2_I0_O)        0.124    -0.300 r  j_rep[6]_i_59/O
                         net (fo=1, routed)           0.000    -0.300    j_rep[6]_i_59_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.250 r  j_reg_rep[6]_i_27/CO[3]
                         net (fo=1, routed)           0.009     0.259    j_reg_rep[6]_i_27_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.373 f  j_reg_rep[6]_i_16/CO[3]
                         net (fo=5, routed)           1.313     1.686    twink_check21_in
    SLICE_X42Y76         LUT6 (Prop_lut6_I5_O)        0.124     1.810 f  j_rep[6]_i_8/O
                         net (fo=32, routed)          1.027     2.838    j_rep[6]_i_8_n_0
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.149     2.987 r  j_rep[0]_i_1/O
                         net (fo=2, routed)           1.085     4.072    j_rep[0]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  j_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pxl_clk_gen rise edge)
                                                     81.684    81.684 r  
    K17                                               0.000    81.684 r  sys_clk (IN)
                         net (fo=0)                   0.000    81.684    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    83.105 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    84.286    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    76.649 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    78.243    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.335 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         1.549    79.883    mclk_OBUF
    SLICE_X43Y72         FDRE                                         r  j_reg[0]/C
                         clock pessimism             -0.364    79.519    
                         clock uncertainty           -0.107    79.412    
    SLICE_X43Y72         FDRE (Setup_fdre_C_D)       -0.298    79.114    j_reg[0]
  -------------------------------------------------------------------
                         required time                         79.114    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 75.042    

Slack (MET) :             75.113ns  (required time - arrival time)
  Source:                 j_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Destination:            i_reg_rep[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Path Group:             clk_out2_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.684ns  (clk_out2_pxl_clk_gen rise@81.684ns - clk_out2_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 1.579ns (25.942%)  route 4.508ns (74.058%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 79.882 - 81.684 ) 
    Source Clock Delay      (SCD):    -2.144ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         1.722    -2.144    mclk_OBUF
    SLICE_X42Y73         FDRE                                         r  j_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.626 f  j_reg[18]/Q
                         net (fo=3, routed)           1.203    -0.424    j_reg_n_0_[18]
    SLICE_X40Y74         LUT2 (Prop_lut2_I0_O)        0.124    -0.300 r  j_rep[6]_i_59/O
                         net (fo=1, routed)           0.000    -0.300    j_rep[6]_i_59_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.250 r  j_reg_rep[6]_i_27/CO[3]
                         net (fo=1, routed)           0.009     0.259    j_reg_rep[6]_i_27_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.373 f  j_reg_rep[6]_i_16/CO[3]
                         net (fo=5, routed)           0.776     1.150    twink_check21_in
    SLICE_X39Y76         LUT6 (Prop_lut6_I2_O)        0.124     1.274 f  i[31]_i_5/O
                         net (fo=32, routed)          1.518     2.792    i[31]_i_5_n_0
    SLICE_X36Y73         LUT2 (Prop_lut2_I1_O)        0.149     2.941 r  i[2]_i_1/O
                         net (fo=2, routed)           1.001     3.942    i[2]_i_1_n_0
    SLICE_X37Y72         FDRE                                         r  i_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pxl_clk_gen rise edge)
                                                     81.684    81.684 r  
    K17                                               0.000    81.684 r  sys_clk (IN)
                         net (fo=0)                   0.000    81.684    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    83.105 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    84.286    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    76.649 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    78.243    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.335 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         1.548    79.882    mclk_OBUF
    SLICE_X37Y72         FDRE                                         r  i_reg_rep[2]/C
                         clock pessimism             -0.402    79.480    
                         clock uncertainty           -0.107    79.373    
    SLICE_X37Y72         FDRE (Setup_fdre_C_D)       -0.317    79.056    i_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         79.056    
                         arrival time                          -3.942    
  -------------------------------------------------------------------
                         slack                                 75.113    

Slack (MET) :             75.146ns  (required time - arrival time)
  Source:                 j_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Destination:            j_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Path Group:             clk_out2_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.684ns  (clk_out2_pxl_clk_gen rise@81.684ns - clk_out2_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        6.099ns  (logic 1.583ns (25.957%)  route 4.516ns (74.043%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 79.882 - 81.684 ) 
    Source Clock Delay      (SCD):    -2.144ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         1.722    -2.144    mclk_OBUF
    SLICE_X42Y73         FDRE                                         r  j_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.626 f  j_reg[18]/Q
                         net (fo=3, routed)           1.203    -0.424    j_reg_n_0_[18]
    SLICE_X40Y74         LUT2 (Prop_lut2_I0_O)        0.124    -0.300 r  j_rep[6]_i_59/O
                         net (fo=1, routed)           0.000    -0.300    j_rep[6]_i_59_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.250 r  j_reg_rep[6]_i_27/CO[3]
                         net (fo=1, routed)           0.009     0.259    j_reg_rep[6]_i_27_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.373 f  j_reg_rep[6]_i_16/CO[3]
                         net (fo=5, routed)           1.313     1.686    twink_check21_in
    SLICE_X42Y76         LUT6 (Prop_lut6_I5_O)        0.124     1.810 f  j_rep[6]_i_8/O
                         net (fo=32, routed)          1.271     3.082    j_rep[6]_i_8_n_0
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.153     3.235 r  j_rep[6]_i_3/O
                         net (fo=2, routed)           0.720     3.954    j_rep[6]_i_3_n_0
    SLICE_X41Y73         FDRE                                         r  j_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pxl_clk_gen rise edge)
                                                     81.684    81.684 r  
    K17                                               0.000    81.684 r  sys_clk (IN)
                         net (fo=0)                   0.000    81.684    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    83.105 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    84.286    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    76.649 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    78.243    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.335 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         1.548    79.882    mclk_OBUF
    SLICE_X41Y73         FDRE                                         r  j_reg[6]/C
                         clock pessimism             -0.364    79.518    
                         clock uncertainty           -0.107    79.411    
    SLICE_X41Y73         FDRE (Setup_fdre_C_D)       -0.310    79.101    j_reg[6]
  -------------------------------------------------------------------
                         required time                         79.101    
                         arrival time                          -3.954    
  -------------------------------------------------------------------
                         slack                                 75.146    

Slack (MET) :             75.172ns  (required time - arrival time)
  Source:                 j_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Destination:            j_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Path Group:             clk_out2_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.684ns  (clk_out2_pxl_clk_gen rise@81.684ns - clk_out2_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        6.110ns  (logic 1.580ns (25.858%)  route 4.530ns (74.142%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 79.883 - 81.684 ) 
    Source Clock Delay      (SCD):    -2.144ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         1.722    -2.144    mclk_OBUF
    SLICE_X42Y73         FDRE                                         r  j_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.626 f  j_reg[18]/Q
                         net (fo=3, routed)           1.203    -0.424    j_reg_n_0_[18]
    SLICE_X40Y74         LUT2 (Prop_lut2_I0_O)        0.124    -0.300 r  j_rep[6]_i_59/O
                         net (fo=1, routed)           0.000    -0.300    j_rep[6]_i_59_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.250 r  j_reg_rep[6]_i_27/CO[3]
                         net (fo=1, routed)           0.009     0.259    j_reg_rep[6]_i_27_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.373 f  j_reg_rep[6]_i_16/CO[3]
                         net (fo=5, routed)           1.313     1.686    twink_check21_in
    SLICE_X42Y76         LUT6 (Prop_lut6_I5_O)        0.124     1.810 f  j_rep[6]_i_8/O
                         net (fo=32, routed)          1.374     3.185    j_rep[6]_i_8_n_0
    SLICE_X39Y73         LUT2 (Prop_lut2_I1_O)        0.150     3.335 r  j_rep[2]_i_1/O
                         net (fo=2, routed)           0.631     3.966    j_rep[2]_i_1_n_0
    SLICE_X41Y72         FDRE                                         r  j_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pxl_clk_gen rise edge)
                                                     81.684    81.684 r  
    K17                                               0.000    81.684 r  sys_clk (IN)
                         net (fo=0)                   0.000    81.684    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    83.105 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    84.286    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    76.649 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    78.243    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.335 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         1.549    79.883    mclk_OBUF
    SLICE_X41Y72         FDRE                                         r  j_reg[2]/C
                         clock pessimism             -0.364    79.519    
                         clock uncertainty           -0.107    79.412    
    SLICE_X41Y72         FDRE (Setup_fdre_C_D)       -0.274    79.138    j_reg[2]
  -------------------------------------------------------------------
                         required time                         79.138    
                         arrival time                          -3.966    
  -------------------------------------------------------------------
                         slack                                 75.172    

Slack (MET) :             75.225ns  (required time - arrival time)
  Source:                 j_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Destination:            j_reg_rep[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Path Group:             clk_out2_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.684ns  (clk_out2_pxl_clk_gen rise@81.684ns - clk_out2_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 1.583ns (26.289%)  route 4.439ns (73.711%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 79.882 - 81.684 ) 
    Source Clock Delay      (SCD):    -2.144ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         1.722    -2.144    mclk_OBUF
    SLICE_X42Y73         FDRE                                         r  j_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.626 f  j_reg[18]/Q
                         net (fo=3, routed)           1.203    -0.424    j_reg_n_0_[18]
    SLICE_X40Y74         LUT2 (Prop_lut2_I0_O)        0.124    -0.300 r  j_rep[6]_i_59/O
                         net (fo=1, routed)           0.000    -0.300    j_rep[6]_i_59_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.250 r  j_reg_rep[6]_i_27/CO[3]
                         net (fo=1, routed)           0.009     0.259    j_reg_rep[6]_i_27_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.373 f  j_reg_rep[6]_i_16/CO[3]
                         net (fo=5, routed)           1.313     1.686    twink_check21_in
    SLICE_X42Y76         LUT6 (Prop_lut6_I5_O)        0.124     1.810 f  j_rep[6]_i_8/O
                         net (fo=32, routed)          1.271     3.082    j_rep[6]_i_8_n_0
    SLICE_X42Y74         LUT2 (Prop_lut2_I1_O)        0.153     3.235 r  j_rep[6]_i_3/O
                         net (fo=2, routed)           0.642     3.877    j_rep[6]_i_3_n_0
    SLICE_X41Y73         FDRE                                         r  j_reg_rep[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pxl_clk_gen rise edge)
                                                     81.684    81.684 r  
    K17                                               0.000    81.684 r  sys_clk (IN)
                         net (fo=0)                   0.000    81.684    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    83.105 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    84.286    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    76.649 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    78.243    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.335 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         1.548    79.882    mclk_OBUF
    SLICE_X41Y73         FDRE                                         r  j_reg_rep[6]/C
                         clock pessimism             -0.364    79.518    
                         clock uncertainty           -0.107    79.411    
    SLICE_X41Y73         FDRE (Setup_fdre_C_D)       -0.308    79.103    j_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         79.103    
                         arrival time                          -3.877    
  -------------------------------------------------------------------
                         slack                                 75.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 tone_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Destination:            tone_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Path Group:             clk_out2_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pxl_clk_gen rise@0.000ns - clk_out2_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.480%)  route 0.138ns (42.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.194ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         0.578    -0.430    mclk_OBUF
    SLICE_X39Y69         FDRE                                         r  tone_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.289 r  tone_counter_reg[2]/Q
                         net (fo=9, routed)           0.138    -0.152    tone_counter_reg[2]
    SLICE_X42Y69         LUT6 (Prop_lut6_I3_O)        0.045    -0.107 r  tone_counter[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.107    plusOp[5]
    SLICE_X42Y69         FDRE                                         r  tone_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         0.848    -0.194    mclk_OBUF
    SLICE_X42Y69         FDRE                                         r  tone_counter_reg[5]/C
                         clock pessimism             -0.201    -0.394    
    SLICE_X42Y69         FDRE (Hold_fdre_C_D)         0.120    -0.274    tone_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 codec/lr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Destination:            codec/lr_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Path Group:             clk_out2_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pxl_clk_gen rise@0.000ns - clk_out2_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.339%)  route 0.138ns (42.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         0.593    -0.415    codec/clk_out2
    SLICE_X41Y42         FDRE                                         r  codec/lr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  codec/lr_cnt_reg[0]/Q
                         net (fo=7, routed)           0.138    -0.136    codec/lr_cnt_reg[0]
    SLICE_X42Y42         LUT6 (Prop_lut6_I2_O)        0.045    -0.091 r  codec/lr_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.091    codec/plusOp__0[5]
    SLICE_X42Y42         FDRE                                         r  codec/lr_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         0.862    -0.180    codec/clk_out2
    SLICE_X42Y42         FDRE                                         r  codec/lr_cnt_reg[5]/C
                         clock pessimism             -0.220    -0.399    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.121    -0.278    codec/lr_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 codec/lrc_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Destination:            codec/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Path Group:             clk_out2_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pxl_clk_gen rise@0.000ns - clk_out2_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.190ns (54.638%)  route 0.158ns (45.362%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         0.593    -0.415    codec/clk_out2
    SLICE_X43Y42         FDRE                                         r  codec/lrc_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  codec/lrc_sig_reg/Q
                         net (fo=3, routed)           0.158    -0.117    codec/pblrc_OBUF
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.049    -0.068 r  codec/ready_i_1/O
                         net (fo=1, routed)           0.000    -0.068    codec/ready_i_1_n_0
    SLICE_X43Y42         FDRE                                         r  codec/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         0.862    -0.180    codec/clk_out2
    SLICE_X43Y42         FDRE                                         r  codec/ready_reg/C
                         clock pessimism             -0.236    -0.415    
    SLICE_X43Y42         FDRE (Hold_fdre_C_D)         0.107    -0.308    codec/ready_reg
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 codec/lrc_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Destination:            codec/lrc_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Path Group:             clk_out2_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pxl_clk_gen rise@0.000ns - clk_out2_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.110%)  route 0.158ns (45.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         0.593    -0.415    codec/clk_out2
    SLICE_X43Y42         FDRE                                         r  codec/lrc_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  codec/lrc_sig_reg/Q
                         net (fo=3, routed)           0.158    -0.117    codec/pblrc_OBUF
    SLICE_X43Y42         LUT3 (Prop_lut3_I2_O)        0.045    -0.072 r  codec/lrc_sig_i_1/O
                         net (fo=1, routed)           0.000    -0.072    codec/lrc_sig_i_1_n_0
    SLICE_X43Y42         FDRE                                         r  codec/lrc_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         0.862    -0.180    codec/clk_out2
    SLICE_X43Y42         FDRE                                         r  codec/lrc_sig_reg/C
                         clock pessimism             -0.236    -0.415    
    SLICE_X43Y42         FDRE (Hold_fdre_C_D)         0.092    -0.323    codec/lrc_sig_reg
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 codec/bclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Destination:            codec/bclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Path Group:             clk_out2_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pxl_clk_gen rise@0.000ns - clk_out2_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         0.587    -0.421    codec/clk_out2
    SLICE_X43Y59         FDRE                                         r  codec/bclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  codec/bclk_cnt_reg[1]/Q
                         net (fo=5, routed)           0.178    -0.102    codec/bclk_cnt_reg[1]
    SLICE_X43Y59         LUT3 (Prop_lut3_I0_O)        0.042    -0.060 r  codec/bclk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.060    codec/plusOp[2]
    SLICE_X43Y59         FDRE                                         r  codec/bclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         0.857    -0.185    codec/clk_out2
    SLICE_X43Y59         FDRE                                         r  codec/bclk_cnt_reg[2]/C
                         clock pessimism             -0.237    -0.421    
    SLICE_X43Y59         FDRE (Hold_fdre_C_D)         0.107    -0.314    codec/bclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 codec/bclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Destination:            codec/bclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Path Group:             clk_out2_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pxl_clk_gen rise@0.000ns - clk_out2_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         0.587    -0.421    codec/clk_out2
    SLICE_X43Y59         FDRE                                         r  codec/bclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  codec/bclk_cnt_reg[1]/Q
                         net (fo=5, routed)           0.180    -0.100    codec/bclk_cnt_reg[1]
    SLICE_X43Y59         LUT5 (Prop_lut5_I1_O)        0.043    -0.057 r  codec/bclk_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.057    codec/plusOp[4]
    SLICE_X43Y59         FDRE                                         r  codec/bclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         0.857    -0.185    codec/clk_out2
    SLICE_X43Y59         FDRE                                         r  codec/bclk_cnt_reg[4]/C
                         clock pessimism             -0.237    -0.421    
    SLICE_X43Y59         FDRE (Hold_fdre_C_D)         0.107    -0.314    codec/bclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 slow_counter2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Destination:            slow_counter2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Path Group:             clk_out2_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pxl_clk_gen rise@0.000ns - clk_out2_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         0.547    -0.461    mclk_OBUF
    SLICE_X31Y76         FDRE                                         r  slow_counter2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  slow_counter2_reg[16]/Q
                         net (fo=2, routed)           0.117    -0.203    slow_counter2_reg_n_0_[16]
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.095 r  slow_counter2_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.095    slow_counter2_reg[16]_i_1_n_4
    SLICE_X31Y76         FDRE                                         r  slow_counter2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         0.813    -0.229    mclk_OBUF
    SLICE_X31Y76         FDRE                                         r  slow_counter2_reg[16]/C
                         clock pessimism             -0.233    -0.461    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.105    -0.356    slow_counter2_reg[16]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 slow_counter2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Destination:            slow_counter2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Path Group:             clk_out2_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pxl_clk_gen rise@0.000ns - clk_out2_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         0.549    -0.459    mclk_OBUF
    SLICE_X31Y78         FDRE                                         r  slow_counter2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.318 r  slow_counter2_reg[24]/Q
                         net (fo=2, routed)           0.118    -0.200    slow_counter2_reg_n_0_[24]
    SLICE_X31Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.092 r  slow_counter2_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.092    slow_counter2_reg[24]_i_1_n_4
    SLICE_X31Y78         FDRE                                         r  slow_counter2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         0.816    -0.226    mclk_OBUF
    SLICE_X31Y78         FDRE                                         r  slow_counter2_reg[24]/C
                         clock pessimism             -0.234    -0.459    
    SLICE_X31Y78         FDRE (Hold_fdre_C_D)         0.105    -0.354    slow_counter2_reg[24]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 codec/lr_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Destination:            codec/lr_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Path Group:             clk_out2_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pxl_clk_gen rise@0.000ns - clk_out2_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         0.593    -0.415    codec/clk_out2
    SLICE_X43Y42         FDRE                                         r  codec/lr_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  codec/lr_cnt_reg[6]/Q
                         net (fo=3, routed)           0.167    -0.107    codec/lr_cnt_reg[6]
    SLICE_X43Y42         LUT2 (Prop_lut2_I1_O)        0.045    -0.062 r  codec/lr_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.062    codec/plusOp__0[6]
    SLICE_X43Y42         FDRE                                         r  codec/lr_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         0.862    -0.180    codec/clk_out2
    SLICE_X43Y42         FDRE                                         r  codec/lr_cnt_reg[6]/C
                         clock pessimism             -0.236    -0.415    
    SLICE_X43Y42         FDRE (Hold_fdre_C_D)         0.091    -0.324    codec/lr_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 codec/lr_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Destination:            codec/lr_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Path Group:             clk_out2_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pxl_clk_gen rise@0.000ns - clk_out2_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.180ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         0.593    -0.415    codec/clk_out2
    SLICE_X42Y42         FDRE                                         r  codec/lr_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.251 r  codec/lr_cnt_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.065    codec/lr_cnt_reg[1]
    SLICE_X42Y42         LUT3 (Prop_lut3_I0_O)        0.043    -0.022 r  codec/lr_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.022    codec/plusOp__0[2]
    SLICE_X42Y42         FDRE                                         r  codec/lr_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         0.862    -0.180    codec/clk_out2
    SLICE_X42Y42         FDRE                                         r  codec/lr_cnt_reg[2]/C
                         clock pessimism             -0.236    -0.415    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.131    -0.284    codec/lr_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pxl_clk_gen
Waveform(ns):       { 0.000 40.842 }
Period(ns):         81.684
Sources:            { pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         81.684      79.529     BUFGCTRL_X0Y16  pixel_clock_gen/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         81.684      80.435     PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         81.684      80.684     SLICE_X41Y76    christmas_check_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         81.684      80.684     SLICE_X43Y59    codec/bclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.684      80.684     SLICE_X43Y59    codec/bclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.684      80.684     SLICE_X43Y59    codec/bclk_cnt_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.684      80.684     SLICE_X43Y59    codec/bclk_cnt_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.684      80.684     SLICE_X43Y59    codec/bclk_cnt_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         81.684      80.684     SLICE_X43Y58    codec/bclk_sig_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         81.684      80.684     SLICE_X37Y73    i_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       81.684      78.316     PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.842      40.342     SLICE_X43Y58    codec/bclk_sig_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.842      40.342     SLICE_X41Y71    j_reg_rep[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.842      40.342     SLICE_X40Y85    state_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.842      40.342     SLICE_X41Y85    state_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.842      40.342     SLICE_X43Y85    state_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.842      40.342     SLICE_X43Y58    codec/mclk_cnt_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.842      40.342     SLICE_X29Y78    slow_clk2_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.842      40.342     SLICE_X30Y82    slow_counter3_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.842      40.342     SLICE_X30Y82    slow_counter3_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.842      40.342     SLICE_X30Y82    slow_counter3_reg[19]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.842      40.342     SLICE_X41Y76    christmas_check_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.842      40.342     SLICE_X43Y59    codec/bclk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.842      40.342     SLICE_X43Y59    codec/bclk_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.842      40.342     SLICE_X43Y59    codec/bclk_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.842      40.342     SLICE_X43Y59    codec/bclk_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.842      40.342     SLICE_X43Y59    codec/bclk_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.842      40.342     SLICE_X43Y58    codec/bclk_sig_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.842      40.342     SLICE_X37Y73    i_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.842      40.342     SLICE_X37Y73    i_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.842      40.342     SLICE_X37Y73    i_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pxl_clk_gen
  To Clock:  clkfbout_pxl_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pxl_clk_gen
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { pixel_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         16.000      13.845     BUFGCTRL_X0Y18  pixel_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        16.000      36.633     PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       16.000      144.000    PLLE2_ADV_X0Y1  pixel_clock_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pxl_clk_gen
  To Clock:  clk_out1_pxl_clk_gen

Setup :            2  Failing Endpoints,  Worst Slack       -2.709ns,  Total Violation       -5.365ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.709ns  (required time - arrival time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Destination:            hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out1_pxl_clk_gen rise@1226.105ns - clk_out2_pxl_clk_gen rise@1225.263ns)
  Data Path Delay:        3.059ns  (logic 0.952ns (31.120%)  route 2.107ns (68.880%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 1224.314 - 1226.105 ) 
    Source Clock Delay      (SCD):    -2.131ns = ( 1223.132 - 1225.263 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pxl_clk_gen rise edge)
                                                   1225.263  1225.263 r  
    K17                                               0.000  1225.263 r  sys_clk (IN)
                         net (fo=0)                   0.000  1225.263    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492  1226.755 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306  1228.061    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519  1219.542 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754  1221.296    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1221.397 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         1.735  1223.132    mclk_OBUF
    SLICE_X43Y85         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.456  1223.588 f  state_reg[2]/Q
                         net (fo=20, routed)          0.665  1224.253    timing_inst/pDataOut_1_reg[0]_3
    SLICE_X40Y85         LUT6 (Prop_lut6_I3_O)        0.124  1224.377 r  timing_inst/blue_data_reg[0]_i_11/O
                         net (fo=1, routed)           0.302  1224.679    timing_inst/blue_data_reg[0]_i_11_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I5_O)        0.124  1224.803 r  timing_inst/blue_data_reg[0]_i_5/O
                         net (fo=3, routed)           0.419  1225.222    timing_inst/blue_data_reg[0]_i_5_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I1_O)        0.124  1225.346 r  timing_inst/pDataOut_1[0]_i_2/O
                         net (fo=1, routed)           0.721  1226.067    timing_inst/pDataOut_1[0]_i_2_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124  1226.191 r  timing_inst/pDataOut_1[0]_i_1/O
                         net (fo=1, routed)           0.000  1226.191    hdmi_controller/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X42Y87         FDRE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                   1226.105  1226.105 r  
    K17                                               0.000  1226.105 r  sys_clk (IN)
                         net (fo=0)                   0.000  1226.105    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1227.526 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1228.707    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637  1221.070 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594  1222.664    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1222.755 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.559  1224.314    hdmi_controller/DataEncoders[2].DataEncoder/CLK
    SLICE_X42Y87         FDRE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism             -0.686  1223.628    
                         clock uncertainty           -0.227  1223.401    
    SLICE_X42Y87         FDRE (Setup_fdre_C_D)        0.081  1223.482    hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                       1223.482    
                         arrival time                       -1226.191    
  -------------------------------------------------------------------
                         slack                                 -2.709    

Slack (VIOLATED) :        -2.655ns  (required time - arrival time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Destination:            hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.842ns  (clk_out1_pxl_clk_gen rise@1226.105ns - clk_out2_pxl_clk_gen rise@1225.263ns)
  Data Path Delay:        2.955ns  (logic 0.828ns (28.019%)  route 2.127ns (71.981%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.792ns = ( 1224.313 - 1226.105 ) 
    Source Clock Delay      (SCD):    -2.131ns = ( 1223.132 - 1225.263 ) 
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pxl_clk_gen rise edge)
                                                   1225.263  1225.263 r  
    K17                                               0.000  1225.263 r  sys_clk (IN)
                         net (fo=0)                   0.000  1225.263    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492  1226.755 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306  1228.061    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519  1219.542 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754  1221.296    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1221.397 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         1.735  1223.132    mclk_OBUF
    SLICE_X43Y85         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.456  1223.588 r  state_reg[2]/Q
                         net (fo=20, routed)          0.658  1224.246    hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]_2
    SLICE_X41Y85         LUT3 (Prop_lut3_I1_O)        0.124  1224.370 r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1[0]_i_13/O
                         net (fo=1, routed)           0.788  1225.157    timing_inst/pDataOut_1_reg[0]_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.124  1225.281 f  timing_inst/pDataOut_1[0]_i_4/O
                         net (fo=3, routed)           0.682  1225.963    timing_inst/pDataOut_1[0]_i_4_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I2_O)        0.124  1226.087 r  timing_inst/pDataOut_1[0]_i_1__0/O
                         net (fo=1, routed)           0.000  1226.087    hdmi_controller/DataEncoders[1].DataEncoder/vid_pData[0]
    SLICE_X43Y86         FDRE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                   1226.105  1226.105 r  
    K17                                               0.000  1226.105 r  sys_clk (IN)
                         net (fo=0)                   0.000  1226.105    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421  1227.526 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1228.707    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637  1221.070 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594  1222.664    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1222.755 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.558  1224.313    hdmi_controller/DataEncoders[1].DataEncoder/CLK
    SLICE_X43Y86         FDRE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism             -0.686  1223.627    
                         clock uncertainty           -0.227  1223.400    
    SLICE_X43Y86         FDRE (Setup_fdre_C_D)        0.032  1223.432    hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                       1223.432    
                         arrival time                       -1226.087    
  -------------------------------------------------------------------
                         slack                                 -2.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Destination:            hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out2_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.231ns (29.755%)  route 0.545ns (70.245%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         0.584    -0.424    mclk_OBUF
    SLICE_X43Y85         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.283 r  state_reg[2]/Q
                         net (fo=20, routed)          0.340     0.056    hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]_2
    SLICE_X42Y86         LUT4 (Prop_lut4_I2_O)        0.045     0.101 r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1[0]_i_2__0/O
                         net (fo=2, routed)           0.206     0.307    timing_inst/pDataOut_1_reg[0]
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.045     0.352 r  timing_inst/pDataOut_1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.352    hdmi_controller/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X42Y87         FDRE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.854    -0.188    hdmi_controller/DataEncoders[2].DataEncoder/CLK
    SLICE_X42Y87         FDRE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism              0.084    -0.104    
                         clock uncertainty            0.227     0.123    
    SLICE_X42Y87         FDRE (Hold_fdre_C_D)         0.121     0.244    hdmi_controller/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pxl_clk_gen  {rise@0.000ns fall@40.842ns period=81.684ns})
  Destination:            hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_pxl_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out2_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.276ns (35.468%)  route 0.502ns (64.532%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.189ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out2_pxl_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout2_buf/O
                         net (fo=235, routed)         0.584    -0.424    mclk_OBUF
    SLICE_X41Y85         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.283 r  state_reg[1]/Q
                         net (fo=19, routed)          0.182    -0.101    timing_inst/pDataOut_1_reg[0]_1
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.045    -0.056 f  timing_inst/pDataOut_1[0]_i_14/O
                         net (fo=1, routed)           0.158     0.102    timing_inst/pDataOut_1[0]_i_14_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I4_O)        0.045     0.147 f  timing_inst/pDataOut_1[0]_i_6/O
                         net (fo=3, routed)           0.162     0.309    timing_inst/pDataOut_1[0]_i_6_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I4_O)        0.045     0.354 r  timing_inst/pDataOut_1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    hdmi_controller/DataEncoders[1].DataEncoder/vid_pData[0]
    SLICE_X43Y86         FDRE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.853    -0.189    hdmi_controller/DataEncoders[1].DataEncoder/CLK
    SLICE_X43Y86         FDRE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism              0.084    -0.105    
                         clock uncertainty            0.227     0.122    
    SLICE_X43Y86         FDRE (Hold_fdre_C_D)         0.092     0.214    hdmi_controller/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pxl_clk_gen
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        7.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.961ns  (required time - arrival time)
  Source:                 hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        7.732ns  (logic 0.456ns (5.898%)  route 7.276ns (94.102%))
  Logic Levels:           0  
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 14.951 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.125ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.741    -2.125    hdmi_controller/DataEncoders[1].DataEncoder/CLK
    SLICE_X43Y97         FDSE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDSE (Prop_fdse_C_Q)         0.456    -1.669 r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           7.276     5.607    hdmi_controller/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X0Y97         OSERDESE2                                    r  hdmi_controller/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.512    11.636    hdmi_controller/ClockGenInternal.ClockGenX/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.719 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.313    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.404 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    14.951    hdmi_controller/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  hdmi_controller/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.517    14.434    
                         clock uncertainty           -0.241    14.193    
    OLOGIC_X0Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    13.568    hdmi_controller/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.568    
                         arrival time                          -5.607    
  -------------------------------------------------------------------
                         slack                                  7.961    

Slack (MET) :             8.460ns  (required time - arrival time)
  Source:                 hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        6.848ns  (logic 0.419ns (6.119%)  route 6.429ns (93.881%))
  Logic Levels:           0  
  Clock Path Skew:        3.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 14.950 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.726    -2.140    hdmi_controller/LockLostReset/SyncAsyncx/CLK
    SLICE_X43Y78         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDPE (Prop_fdpe_C_Q)         0.419    -1.721 r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.429     4.708    hdmi_controller/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y95         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.512    11.636    hdmi_controller/ClockGenInternal.ClockGenX/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.719 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.313    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.404 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545    14.950    hdmi_controller/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.517    14.433    
                         clock uncertainty           -0.241    14.192    
    OLOGIC_X0Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.168    hdmi_controller/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.168    
                         arrival time                          -4.708    
  -------------------------------------------------------------------
                         slack                                  8.460    

Slack (MET) :             8.740ns  (required time - arrival time)
  Source:                 hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        6.568ns  (logic 0.419ns (6.379%)  route 6.149ns (93.621%))
  Logic Levels:           0  
  Clock Path Skew:        3.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 14.950 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.726    -2.140    hdmi_controller/LockLostReset/SyncAsyncx/CLK
    SLICE_X43Y78         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDPE (Prop_fdpe_C_Q)         0.419    -1.721 r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.149     4.428    hdmi_controller/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.512    11.636    hdmi_controller/ClockGenInternal.ClockGenX/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.719 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.313    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.404 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545    14.950    hdmi_controller/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.517    14.433    
                         clock uncertainty           -0.241    14.192    
    OLOGIC_X0Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.168    hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.168    
                         arrival time                          -4.428    
  -------------------------------------------------------------------
                         slack                                  8.740    

Slack (MET) :             8.760ns  (required time - arrival time)
  Source:                 hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 0.419ns (6.397%)  route 6.130ns (93.603%))
  Logic Levels:           0  
  Clock Path Skew:        3.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 14.951 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.726    -2.140    hdmi_controller/LockLostReset/SyncAsyncx/CLK
    SLICE_X43Y78         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDPE (Prop_fdpe_C_Q)         0.419    -1.721 r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.130     4.409    hdmi_controller/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y98         OSERDESE2                                    r  hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.512    11.636    hdmi_controller/ClockGenInternal.ClockGenX/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.719 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.313    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.404 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    14.951    hdmi_controller/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.517    14.434    
                         clock uncertainty           -0.241    14.193    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.169    hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.169    
                         arrival time                          -4.409    
  -------------------------------------------------------------------
                         slack                                  8.760    

Slack (MET) :             8.792ns  (required time - arrival time)
  Source:                 hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 0.419ns (6.431%)  route 6.096ns (93.569%))
  Logic Levels:           0  
  Clock Path Skew:        3.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 14.949 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.726    -2.140    hdmi_controller/LockLostReset/SyncAsyncx/CLK
    SLICE_X43Y78         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDPE (Prop_fdpe_C_Q)         0.419    -1.721 r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.096     4.375    hdmi_controller/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.512    11.636    hdmi_controller/ClockGenInternal.ClockGenX/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.719 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.313    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.404 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544    14.949    hdmi_controller/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.517    14.432    
                         clock uncertainty           -0.241    14.191    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.167    hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.167    
                         arrival time                          -4.375    
  -------------------------------------------------------------------
                         slack                                  8.792    

Slack (MET) :             8.898ns  (required time - arrival time)
  Source:                 hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        6.411ns  (logic 0.419ns (6.536%)  route 5.992ns (93.464%))
  Logic Levels:           0  
  Clock Path Skew:        3.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 14.951 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.726    -2.140    hdmi_controller/LockLostReset/SyncAsyncx/CLK
    SLICE_X43Y78         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDPE (Prop_fdpe_C_Q)         0.419    -1.721 r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.992     4.271    hdmi_controller/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y97         OSERDESE2                                    r  hdmi_controller/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.512    11.636    hdmi_controller/ClockGenInternal.ClockGenX/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.719 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.313    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.404 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    14.951    hdmi_controller/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  hdmi_controller/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.517    14.434    
                         clock uncertainty           -0.241    14.193    
    OLOGIC_X0Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.169    hdmi_controller/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.169    
                         arrival time                          -4.271    
  -------------------------------------------------------------------
                         slack                                  8.898    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        6.267ns  (logic 0.419ns (6.686%)  route 5.848ns (93.314%))
  Logic Levels:           0  
  Clock Path Skew:        3.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.463ns = ( 14.937 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.726    -2.140    hdmi_controller/LockLostReset/SyncAsyncx/CLK
    SLICE_X43Y78         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDPE (Prop_fdpe_C_Q)         0.419    -1.721 r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.848     4.126    hdmi_controller/ClockSerializer/aRst
    OLOGIC_X0Y73         OSERDESE2                                    r  hdmi_controller/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.512    11.636    hdmi_controller/ClockGenInternal.ClockGenX/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.719 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.313    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.404 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.532    14.937    hdmi_controller/ClockSerializer/PixelClk
    OLOGIC_X0Y73         OSERDESE2                                    r  hdmi_controller/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.517    14.420    
                         clock uncertainty           -0.241    14.179    
    OLOGIC_X0Y73         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.155    hdmi_controller/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.155    
                         arrival time                          -4.126    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.118ns  (required time - arrival time)
  Source:                 hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 0.419ns (6.770%)  route 5.770ns (93.230%))
  Logic Levels:           0  
  Clock Path Skew:        3.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 14.949 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.726    -2.140    hdmi_controller/LockLostReset/SyncAsyncx/CLK
    SLICE_X43Y78         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDPE (Prop_fdpe_C_Q)         0.419    -1.721 r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.770     4.049    hdmi_controller/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y91         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.512    11.636    hdmi_controller/ClockGenInternal.ClockGenX/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.719 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.313    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.404 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544    14.949    hdmi_controller/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.517    14.432    
                         clock uncertainty           -0.241    14.191    
    OLOGIC_X0Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.167    hdmi_controller/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.167    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                  9.118    

Slack (MET) :             9.315ns  (required time - arrival time)
  Source:                 hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        5.980ns  (logic 0.419ns (7.007%)  route 5.561ns (92.993%))
  Logic Levels:           0  
  Clock Path Skew:        3.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.463ns = ( 14.937 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.140ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.726    -2.140    hdmi_controller/LockLostReset/SyncAsyncx/CLK
    SLICE_X43Y78         FDPE                                         r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDPE (Prop_fdpe_C_Q)         0.419    -1.721 r  hdmi_controller/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.561     3.839    hdmi_controller/ClockSerializer/aRst
    OLOGIC_X0Y74         OSERDESE2                                    r  hdmi_controller/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.512    11.636    hdmi_controller/ClockGenInternal.ClockGenX/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.719 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.313    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.404 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.532    14.937    hdmi_controller/ClockSerializer/PixelClk
    OLOGIC_X0Y74         OSERDESE2                                    r  hdmi_controller/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.517    14.420    
                         clock uncertainty           -0.241    14.179    
    OLOGIC_X0Y74         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.155    hdmi_controller/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.155    
                         arrival time                          -3.839    
  -------------------------------------------------------------------
                         slack                                  9.315    

Slack (MET) :             10.144ns  (required time - arrival time)
  Source:                 hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (PixelClkIO rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 0.518ns (9.335%)  route 5.031ns (90.665%))
  Logic Levels:           0  
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 14.949 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.127ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.739    -2.127    hdmi_controller/DataEncoders[0].DataEncoder/CLK
    SLICE_X42Y91         FDRE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.518    -1.609 r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           5.031     3.422    hdmi_controller/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.512    11.636    hdmi_controller/ClockGenInternal.ClockGenX/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.719 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.313    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.404 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544    14.949    hdmi_controller/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.517    14.432    
                         clock uncertainty           -0.241    14.191    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    13.566    hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.566    
                         arrival time                          -3.422    
  -------------------------------------------------------------------
                         slack                                 10.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.385ns (9.724%)  route 3.574ns (90.276%))
  Logic Levels:           0  
  Clock Path Skew:        3.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.562    -1.788    hdmi_controller/DataEncoders[0].DataEncoder/CLK
    SLICE_X42Y91         FDSE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDSE (Prop_fdse_C_Q)         0.385    -1.403 r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           3.574     2.171    hdmi_controller/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X0Y91         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.705    -2.161    hdmi_controller/ClockGenInternal.ClockGenX/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.073 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754    -0.319    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.218 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.763     1.545    hdmi_controller/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.517     2.062    
                         clock uncertainty            0.241     2.303    
    OLOGIC_X0Y91         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.201     2.102    hdmi_controller/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.367ns (8.880%)  route 3.766ns (91.120%))
  Logic Levels:           0  
  Clock Path Skew:        3.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.563    -1.787    hdmi_controller/DataEncoders[2].DataEncoder/CLK
    SLICE_X43Y95         FDSE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDSE (Prop_fdse_C_Q)         0.367    -1.420 r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           3.766     2.346    hdmi_controller/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X0Y95         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.705    -2.161    hdmi_controller/ClockGenInternal.ClockGenX/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.073 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754    -0.319    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.218 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.765     1.547    hdmi_controller/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.517     2.064    
                         clock uncertainty            0.241     2.305    
    OLOGIC_X0Y95         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     2.242    hdmi_controller/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.164ns (7.600%)  route 1.994ns (92.400%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.587    -0.421    hdmi_controller/DataEncoders[0].DataEncoder/CLK
    SLICE_X42Y91         FDRE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.257 r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           1.994     1.736    hdmi_controller/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.819    -0.223    hdmi_controller/ClockGenInternal.ClockGenX/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.170 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     0.374    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.403 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.256    hdmi_controller/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.290    
                         clock uncertainty            0.241     1.531    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.550    hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.128ns (6.032%)  route 1.994ns (93.968%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.588    -0.420    hdmi_controller/DataEncoders[2].DataEncoder/CLK
    SLICE_X43Y95         FDSE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDSE (Prop_fdse_C_Q)         0.128    -0.292 r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           1.994     1.702    hdmi_controller/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.819    -0.223    hdmi_controller/ClockGenInternal.ClockGenX/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.170 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     0.374    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.403 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     1.257    hdmi_controller/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.291    
                         clock uncertainty            0.241     1.532    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.034     1.498    hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.128ns (6.029%)  route 1.995ns (93.971%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.588    -0.420    hdmi_controller/DataEncoders[2].DataEncoder/CLK
    SLICE_X43Y95         FDSE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDSE (Prop_fdse_C_Q)         0.128    -0.292 r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           1.995     1.703    hdmi_controller/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.819    -0.223    hdmi_controller/ClockGenInternal.ClockGenX/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.170 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     0.374    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.403 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     1.257    hdmi_controller/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.291    
                         clock uncertainty            0.241     1.532    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.034     1.498    hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.128ns (6.012%)  route 2.001ns (93.988%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.588    -0.420    hdmi_controller/DataEncoders[2].DataEncoder/CLK
    SLICE_X43Y95         FDSE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDSE (Prop_fdse_C_Q)         0.128    -0.292 r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           2.001     1.709    hdmi_controller/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.819    -0.223    hdmi_controller/ClockGenInternal.ClockGenX/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.170 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     0.374    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.403 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     1.257    hdmi_controller/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.291    
                         clock uncertainty            0.241     1.532    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     1.498    hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.148ns (6.917%)  route 1.992ns (93.083%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.589    -0.419    hdmi_controller/DataEncoders[1].DataEncoder/CLK
    SLICE_X42Y97         FDSE                                         r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDSE (Prop_fdse_C_Q)         0.148    -0.271 r  hdmi_controller/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           1.992     1.720    hdmi_controller/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X0Y98         OSERDESE2                                    r  hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.819    -0.223    hdmi_controller/ClockGenInternal.ClockGenX/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.170 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     0.374    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.403 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     1.258    hdmi_controller/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.292    
                         clock uncertainty            0.241     1.533    
    OLOGIC_X0Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.034     1.499    hdmi_controller/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.337ns (8.195%)  route 3.775ns (91.805%))
  Logic Levels:           0  
  Clock Path Skew:        3.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.563    -1.787    hdmi_controller/DataEncoders[2].DataEncoder/CLK
    SLICE_X43Y95         FDRE                                         r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.337    -1.450 r  hdmi_controller/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           3.775     2.325    hdmi_controller/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X0Y96         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.705    -2.161    hdmi_controller/ClockGenInternal.ClockGenX/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.073 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754    -0.319    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.218 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.765     1.547    hdmi_controller/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.517     2.064    
                         clock uncertainty            0.241     2.305    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.204     2.101    hdmi_controller/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.367ns (8.607%)  route 3.897ns (91.393%))
  Logic Levels:           0  
  Clock Path Skew:        3.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.602    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -5.035 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.441    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.350 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.562    -1.788    hdmi_controller/DataEncoders[0].DataEncoder/CLK
    SLICE_X43Y91         FDSE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDSE (Prop_fdse_C_Q)         0.367    -1.421 r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           3.897     2.476    hdmi_controller/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X0Y91         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.705    -2.161    hdmi_controller/ClockGenInternal.ClockGenX/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.073 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754    -0.319    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.218 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.763     1.545    hdmi_controller/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.517     2.062    
                         clock uncertainty            0.241     2.303    
    OLOGIC_X0Y91         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     2.240    hdmi_controller/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.164ns (7.398%)  route 2.053ns (92.602%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.587    -0.421    hdmi_controller/DataEncoders[0].DataEncoder/CLK
    SLICE_X42Y91         FDRE                                         r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.257 r  hdmi_controller/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           2.053     1.795    hdmi_controller/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.819    -0.223    hdmi_controller/ClockGenInternal.ClockGenX/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.170 r  hdmi_controller/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     0.374    hdmi_controller/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.403 r  hdmi_controller/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.256    hdmi_controller/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.290    
                         clock uncertainty            0.241     1.531    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.550    hdmi_controller/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.245    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_pxl_clk_gen
  To Clock:  clk_out1_pxl_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       11.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.879ns  (required time - arrival time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 11.704 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.758    -2.108    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/CLK
    SLICE_X42Y48         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.478    -1.630 f  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -1.146    hdmi_controller/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y47         FDPE                                         f  hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.580    11.704    hdmi_controller/ClockGenInternal.ClockGenX/CLK
    SLICE_X42Y47         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.364    11.340    
                         clock uncertainty           -0.076    11.264    
    SLICE_X42Y47         FDPE (Recov_fdpe_C_PRE)     -0.532    10.732    hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                 11.879    

Slack (MET) :             11.879ns  (required time - arrival time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 11.704 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.758    -2.108    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/CLK
    SLICE_X42Y48         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.478    -1.630 f  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -1.146    hdmi_controller/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y47         FDCE                                         f  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.580    11.704    hdmi_controller/ClockGenInternal.ClockGenX/CLK
    SLICE_X42Y47         FDCE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.364    11.340    
                         clock uncertainty           -0.076    11.264    
    SLICE_X42Y47         FDCE (Recov_fdce_C_CLR)     -0.532    10.732    hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                 11.879    

Slack (MET) :             11.921ns  (required time - arrival time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 11.704 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.758    -2.108    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/CLK
    SLICE_X42Y48         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.478    -1.630 f  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -1.146    hdmi_controller/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y47         FDCE                                         f  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.580    11.704    hdmi_controller/ClockGenInternal.ClockGenX/CLK
    SLICE_X42Y47         FDCE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.364    11.340    
                         clock uncertainty           -0.076    11.264    
    SLICE_X42Y47         FDCE (Recov_fdce_C_CLR)     -0.490    10.774    hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         10.774    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                 11.921    

Slack (MET) :             11.921ns  (required time - arrival time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_pxl_clk_gen rise@13.474ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.769ns = ( 11.704 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.108ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.967    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.866 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.758    -2.108    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/CLK
    SLICE_X42Y48         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.478    -1.630 f  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -1.146    hdmi_controller/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y47         FDCE                                         f  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                     13.474    13.474 r  
    K17                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.895 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.076    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     8.439 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    10.033    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.124 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          1.580    11.704    hdmi_controller/ClockGenInternal.ClockGenX/CLK
    SLICE_X42Y47         FDCE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.364    11.340    
                         clock uncertainty           -0.076    11.264    
    SLICE_X42Y47         FDCE (Recov_fdce_C_CLR)     -0.490    10.774    hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         10.774    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                 11.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.595    -0.413    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/CLK
    SLICE_X42Y48         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.148    -0.265 f  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.087    hdmi_controller/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y47         FDCE                                         f  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.864    -0.178    hdmi_controller/ClockGenInternal.ClockGenX/CLK
    SLICE_X42Y47         FDCE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.220    -0.397    
    SLICE_X42Y47         FDCE (Remov_fdce_C_CLR)     -0.120    -0.517    hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.595    -0.413    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/CLK
    SLICE_X42Y48         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.148    -0.265 f  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.087    hdmi_controller/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y47         FDCE                                         f  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.864    -0.178    hdmi_controller/ClockGenInternal.ClockGenX/CLK
    SLICE_X42Y47         FDCE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.220    -0.397    
    SLICE_X42Y47         FDCE (Remov_fdce_C_CLR)     -0.120    -0.517    hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.595    -0.413    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/CLK
    SLICE_X42Y48         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.148    -0.265 f  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.087    hdmi_controller/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y47         FDCE                                         f  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.864    -0.178    hdmi_controller/ClockGenInternal.ClockGenX/CLK
    SLICE_X42Y47         FDCE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.220    -0.397    
    SLICE_X42Y47         FDCE (Remov_fdce_C_CLR)     -0.120    -0.517    hdmi_controller/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_pxl_clk_gen  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pxl_clk_gen rise@0.000ns - clk_out1_pxl_clk_gen rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.178ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.595    -0.413    hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/CLK
    SLICE_X42Y48         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.148    -0.265 f  hdmi_controller/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.087    hdmi_controller/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y47         FDPE                                         f  hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pxl_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pixel_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    pixel_clock_gen/inst/clk_in1_pxl_clk_gen
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  pixel_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    pixel_clock_gen/inst/clk_out1_pxl_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  pixel_clock_gen/inst/clkout1_buf/O
                         net (fo=72, routed)          0.864    -0.178    hdmi_controller/ClockGenInternal.ClockGenX/CLK
    SLICE_X42Y47         FDPE                                         r  hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.220    -0.397    
    SLICE_X42Y47         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.521    hdmi_controller/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.434    





