INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/shiftreg_tx/shiftreg_tx.srcs/sources_1/new/shiftreg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg_tx
WARNING: [VRFC 10-1315] redeclaration of ansi port dout is not allowed [C:/Users/User/shiftreg_tx/shiftreg_tx.srcs/sources_1/new/shiftreg_tx.v:31]
WARNING: [VRFC 10-1315] redeclaration of ansi port din is not allowed [C:/Users/User/shiftreg_tx/shiftreg_tx.srcs/sources_1/new/shiftreg_tx.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port clk is not allowed [C:/Users/User/shiftreg_tx/shiftreg_tx.srcs/sources_1/new/shiftreg_tx.v:33]
WARNING: [VRFC 10-1315] redeclaration of ansi port reset is not allowed [C:/Users/User/shiftreg_tx/shiftreg_tx.srcs/sources_1/new/shiftreg_tx.v:34]
WARNING: [VRFC 10-1315] redeclaration of ansi port load is not allowed [C:/Users/User/shiftreg_tx/shiftreg_tx.srcs/sources_1/new/shiftreg_tx.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/shiftreg_tx/shiftreg_tx.srcs/sim_1/new/shiftreg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg_tb
