
N-Channel-Acquisition.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c7c8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000049c  0800c968  0800c968  0001c968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ce04  0800ce04  00020548  2**0
                  CONTENTS
  4 .ARM          00000008  0800ce04  0800ce04  0001ce04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ce0c  0800ce0c  00020548  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ce0c  0800ce0c  0001ce0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ce10  0800ce10  0001ce10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000548  20000000  0800ce14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000015d4  20000548  0800d35c  00020548  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001b1c  0800d35c  00021b1c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020548  2**0
                  CONTENTS, READONLY
 12 .comment      000000c2  00000000  00000000  00020578  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016208  00000000  00000000  0002063a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003870  00000000  00000000  00036842  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001550  00000000  00000000  0003a0b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001084  00000000  00000000  0003b608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a998  00000000  00000000  0003c68c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001bc7e  00000000  00000000  00057024  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00095e77  00000000  00000000  00072ca2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000063d0  00000000  00000000  00108b1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  0010eeec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000548 	.word	0x20000548
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c950 	.word	0x0800c950

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000054c 	.word	0x2000054c
 80001dc:	0800c950 	.word	0x0800c950

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <set_wav_header>:
uint32_t   ByteRate=48000*(16/8); //check bluecoin

uint32_t   SampleRate=48000;
uint16_t   BlockAlign= 2 * (16/8);

void set_wav_header() {
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0
	  /* Write chunkID, must be 'RIFF'  ------------------------------------------*/
	wav_file_header[0] = 'R';
 8000590:	4b58      	ldr	r3, [pc, #352]	; (80006f4 <set_wav_header+0x168>)
 8000592:	2252      	movs	r2, #82	; 0x52
 8000594:	701a      	strb	r2, [r3, #0]
	wav_file_header[1] = 'I';
 8000596:	4b57      	ldr	r3, [pc, #348]	; (80006f4 <set_wav_header+0x168>)
 8000598:	2249      	movs	r2, #73	; 0x49
 800059a:	705a      	strb	r2, [r3, #1]
	wav_file_header[2] = 'F';
 800059c:	4b55      	ldr	r3, [pc, #340]	; (80006f4 <set_wav_header+0x168>)
 800059e:	2246      	movs	r2, #70	; 0x46
 80005a0:	709a      	strb	r2, [r3, #2]
	wav_file_header[3] = 'F';
 80005a2:	4b54      	ldr	r3, [pc, #336]	; (80006f4 <set_wav_header+0x168>)
 80005a4:	2246      	movs	r2, #70	; 0x46
 80005a6:	70da      	strb	r2, [r3, #3]

	  /* Write the file length ----------------------------------------------------*/
	  /* The sampling time: this value will be be written back at the end of the
	     recording opearation.  Example: 661500 Btyes = 0x000A17FC, byte[7]=0x00, byte[4]=0xFC */
	wav_file_header[4] = 0x00;
 80005a8:	4b52      	ldr	r3, [pc, #328]	; (80006f4 <set_wav_header+0x168>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	711a      	strb	r2, [r3, #4]
	wav_file_header[5] = 0x4C;
 80005ae:	4b51      	ldr	r3, [pc, #324]	; (80006f4 <set_wav_header+0x168>)
 80005b0:	224c      	movs	r2, #76	; 0x4c
 80005b2:	715a      	strb	r2, [r3, #5]
	wav_file_header[6] = 0x1D;
 80005b4:	4b4f      	ldr	r3, [pc, #316]	; (80006f4 <set_wav_header+0x168>)
 80005b6:	221d      	movs	r2, #29
 80005b8:	719a      	strb	r2, [r3, #6]
	wav_file_header[7] = 0x00;
 80005ba:	4b4e      	ldr	r3, [pc, #312]	; (80006f4 <set_wav_header+0x168>)
 80005bc:	2200      	movs	r2, #0
 80005be:	71da      	strb	r2, [r3, #7]

	  /* Write the file format, must be 'WAVE' -----------------------------------*/
	wav_file_header[8]  = 'W';
 80005c0:	4b4c      	ldr	r3, [pc, #304]	; (80006f4 <set_wav_header+0x168>)
 80005c2:	2257      	movs	r2, #87	; 0x57
 80005c4:	721a      	strb	r2, [r3, #8]
	wav_file_header[9]  = 'A';
 80005c6:	4b4b      	ldr	r3, [pc, #300]	; (80006f4 <set_wav_header+0x168>)
 80005c8:	2241      	movs	r2, #65	; 0x41
 80005ca:	725a      	strb	r2, [r3, #9]
	wav_file_header[10] = 'V';
 80005cc:	4b49      	ldr	r3, [pc, #292]	; (80006f4 <set_wav_header+0x168>)
 80005ce:	2256      	movs	r2, #86	; 0x56
 80005d0:	729a      	strb	r2, [r3, #10]
	wav_file_header[11] = 'E';
 80005d2:	4b48      	ldr	r3, [pc, #288]	; (80006f4 <set_wav_header+0x168>)
 80005d4:	2245      	movs	r2, #69	; 0x45
 80005d6:	72da      	strb	r2, [r3, #11]

	  /* Write the format chunk, must be'fmt ' -----------------------------------*/
	wav_file_header[12]  = 'f';
 80005d8:	4b46      	ldr	r3, [pc, #280]	; (80006f4 <set_wav_header+0x168>)
 80005da:	2266      	movs	r2, #102	; 0x66
 80005dc:	731a      	strb	r2, [r3, #12]
	wav_file_header[13]  = 'm';
 80005de:	4b45      	ldr	r3, [pc, #276]	; (80006f4 <set_wav_header+0x168>)
 80005e0:	226d      	movs	r2, #109	; 0x6d
 80005e2:	735a      	strb	r2, [r3, #13]
	wav_file_header[14]  = 't';
 80005e4:	4b43      	ldr	r3, [pc, #268]	; (80006f4 <set_wav_header+0x168>)
 80005e6:	2274      	movs	r2, #116	; 0x74
 80005e8:	739a      	strb	r2, [r3, #14]
	wav_file_header[15]  = ' ';
 80005ea:	4b42      	ldr	r3, [pc, #264]	; (80006f4 <set_wav_header+0x168>)
 80005ec:	2220      	movs	r2, #32
 80005ee:	73da      	strb	r2, [r3, #15]

	  /* Write the length of the 'fmt' data, must be 0x10 ------------------------*/
	wav_file_header[16]  = 0x10;
 80005f0:	4b40      	ldr	r3, [pc, #256]	; (80006f4 <set_wav_header+0x168>)
 80005f2:	2210      	movs	r2, #16
 80005f4:	741a      	strb	r2, [r3, #16]
	wav_file_header[17]  = 0x00;
 80005f6:	4b3f      	ldr	r3, [pc, #252]	; (80006f4 <set_wav_header+0x168>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	745a      	strb	r2, [r3, #17]
	wav_file_header[18]  = 0x00;
 80005fc:	4b3d      	ldr	r3, [pc, #244]	; (80006f4 <set_wav_header+0x168>)
 80005fe:	2200      	movs	r2, #0
 8000600:	749a      	strb	r2, [r3, #18]
	wav_file_header[19]  = 0x00;
 8000602:	4b3c      	ldr	r3, [pc, #240]	; (80006f4 <set_wav_header+0x168>)
 8000604:	2200      	movs	r2, #0
 8000606:	74da      	strb	r2, [r3, #19]

	  /* Write the audio format, must be 0x01 (PCM) ------------------------------*/
	wav_file_header[20]  = 0x01;
 8000608:	4b3a      	ldr	r3, [pc, #232]	; (80006f4 <set_wav_header+0x168>)
 800060a:	2201      	movs	r2, #1
 800060c:	751a      	strb	r2, [r3, #20]
	wav_file_header[21]  = 0x00;
 800060e:	4b39      	ldr	r3, [pc, #228]	; (80006f4 <set_wav_header+0x168>)
 8000610:	2200      	movs	r2, #0
 8000612:	755a      	strb	r2, [r3, #21]

	  /* Write the number of channels, ie. 0x01 (Mono) ---------------------------*/
	wav_file_header[22]  = NbrChannels;
 8000614:	4b38      	ldr	r3, [pc, #224]	; (80006f8 <set_wav_header+0x16c>)
 8000616:	881b      	ldrh	r3, [r3, #0]
 8000618:	b2da      	uxtb	r2, r3
 800061a:	4b36      	ldr	r3, [pc, #216]	; (80006f4 <set_wav_header+0x168>)
 800061c:	759a      	strb	r2, [r3, #22]
	wav_file_header[23]  = 0x00;
 800061e:	4b35      	ldr	r3, [pc, #212]	; (80006f4 <set_wav_header+0x168>)
 8000620:	2200      	movs	r2, #0
 8000622:	75da      	strb	r2, [r3, #23]

	  /* Write the Sample Rate in Hz ---------------------------------------------*/
	  /* Write Little Endian ie. 8000 = 0x00001F40 => byte[24]=0x40, byte[27]=0x00*/
	wav_file_header[24]  = (uint8_t)((SampleRate & 0xFF));
 8000624:	4b35      	ldr	r3, [pc, #212]	; (80006fc <set_wav_header+0x170>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	b2da      	uxtb	r2, r3
 800062a:	4b32      	ldr	r3, [pc, #200]	; (80006f4 <set_wav_header+0x168>)
 800062c:	761a      	strb	r2, [r3, #24]
	wav_file_header[25]  = (uint8_t)((SampleRate >> 8) & 0xFF);
 800062e:	4b33      	ldr	r3, [pc, #204]	; (80006fc <set_wav_header+0x170>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	0a1b      	lsrs	r3, r3, #8
 8000634:	b2da      	uxtb	r2, r3
 8000636:	4b2f      	ldr	r3, [pc, #188]	; (80006f4 <set_wav_header+0x168>)
 8000638:	765a      	strb	r2, [r3, #25]
	wav_file_header[26]  = (uint8_t)((SampleRate >> 16) & 0xFF);
 800063a:	4b30      	ldr	r3, [pc, #192]	; (80006fc <set_wav_header+0x170>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	0c1b      	lsrs	r3, r3, #16
 8000640:	b2da      	uxtb	r2, r3
 8000642:	4b2c      	ldr	r3, [pc, #176]	; (80006f4 <set_wav_header+0x168>)
 8000644:	769a      	strb	r2, [r3, #26]
	wav_file_header[27]  = (uint8_t)((SampleRate >> 24) & 0xFF);
 8000646:	4b2d      	ldr	r3, [pc, #180]	; (80006fc <set_wav_header+0x170>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	0e1b      	lsrs	r3, r3, #24
 800064c:	b2da      	uxtb	r2, r3
 800064e:	4b29      	ldr	r3, [pc, #164]	; (80006f4 <set_wav_header+0x168>)
 8000650:	76da      	strb	r2, [r3, #27]

	  /* Write the Byte Rate -----------------------------------------------------*/
	wav_file_header[28]  = (uint8_t)(( ByteRate & 0xFF));
 8000652:	4b2b      	ldr	r3, [pc, #172]	; (8000700 <set_wav_header+0x174>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	b2da      	uxtb	r2, r3
 8000658:	4b26      	ldr	r3, [pc, #152]	; (80006f4 <set_wav_header+0x168>)
 800065a:	771a      	strb	r2, [r3, #28]
	wav_file_header[29]  = (uint8_t)(( ByteRate >> 8) & 0xFF);
 800065c:	4b28      	ldr	r3, [pc, #160]	; (8000700 <set_wav_header+0x174>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	0a1b      	lsrs	r3, r3, #8
 8000662:	b2da      	uxtb	r2, r3
 8000664:	4b23      	ldr	r3, [pc, #140]	; (80006f4 <set_wav_header+0x168>)
 8000666:	775a      	strb	r2, [r3, #29]
	wav_file_header[30]  = (uint8_t)(( ByteRate >> 16) & 0xFF);
 8000668:	4b25      	ldr	r3, [pc, #148]	; (8000700 <set_wav_header+0x174>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	0c1b      	lsrs	r3, r3, #16
 800066e:	b2da      	uxtb	r2, r3
 8000670:	4b20      	ldr	r3, [pc, #128]	; (80006f4 <set_wav_header+0x168>)
 8000672:	779a      	strb	r2, [r3, #30]
	wav_file_header[31]  = (uint8_t)(( ByteRate >> 24) & 0xFF);
 8000674:	4b22      	ldr	r3, [pc, #136]	; (8000700 <set_wav_header+0x174>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	0e1b      	lsrs	r3, r3, #24
 800067a:	b2da      	uxtb	r2, r3
 800067c:	4b1d      	ldr	r3, [pc, #116]	; (80006f4 <set_wav_header+0x168>)
 800067e:	77da      	strb	r2, [r3, #31]

	  /* Write the block alignment -----------------------------------------------*/
	wav_file_header[32]  = BlockAlign;
 8000680:	4b20      	ldr	r3, [pc, #128]	; (8000704 <set_wav_header+0x178>)
 8000682:	881b      	ldrh	r3, [r3, #0]
 8000684:	b2da      	uxtb	r2, r3
 8000686:	4b1b      	ldr	r3, [pc, #108]	; (80006f4 <set_wav_header+0x168>)
 8000688:	f883 2020 	strb.w	r2, [r3, #32]
	wav_file_header[33]  = 0x00;
 800068c:	4b19      	ldr	r3, [pc, #100]	; (80006f4 <set_wav_header+0x168>)
 800068e:	2200      	movs	r2, #0
 8000690:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

	  /* Write the number of bits per sample -------------------------------------*/
	wav_file_header[34]  = BitPerSample;
 8000694:	4b1c      	ldr	r3, [pc, #112]	; (8000708 <set_wav_header+0x17c>)
 8000696:	881b      	ldrh	r3, [r3, #0]
 8000698:	b2da      	uxtb	r2, r3
 800069a:	4b16      	ldr	r3, [pc, #88]	; (80006f4 <set_wav_header+0x168>)
 800069c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	wav_file_header[35]  = 0x00;
 80006a0:	4b14      	ldr	r3, [pc, #80]	; (80006f4 <set_wav_header+0x168>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

	  /* Write the Data chunk, must be 'data' ------------------------------------*/
	wav_file_header[36]  = 'd';
 80006a8:	4b12      	ldr	r3, [pc, #72]	; (80006f4 <set_wav_header+0x168>)
 80006aa:	2264      	movs	r2, #100	; 0x64
 80006ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	wav_file_header[37]  = 'a';
 80006b0:	4b10      	ldr	r3, [pc, #64]	; (80006f4 <set_wav_header+0x168>)
 80006b2:	2261      	movs	r2, #97	; 0x61
 80006b4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	wav_file_header[38]  = 't';
 80006b8:	4b0e      	ldr	r3, [pc, #56]	; (80006f4 <set_wav_header+0x168>)
 80006ba:	2274      	movs	r2, #116	; 0x74
 80006bc:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	wav_file_header[39]  = 'a';
 80006c0:	4b0c      	ldr	r3, [pc, #48]	; (80006f4 <set_wav_header+0x168>)
 80006c2:	2261      	movs	r2, #97	; 0x61
 80006c4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

	  /* Write the number of sample data -----------------------------------------*/
	  /* This variable will be written back at the end of the recording operation */
	wav_file_header[40]  = 0x00;
 80006c8:	4b0a      	ldr	r3, [pc, #40]	; (80006f4 <set_wav_header+0x168>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	wav_file_header[41]  = 0x4C;
 80006d0:	4b08      	ldr	r3, [pc, #32]	; (80006f4 <set_wav_header+0x168>)
 80006d2:	224c      	movs	r2, #76	; 0x4c
 80006d4:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	wav_file_header[42]  = 0x1D;
 80006d8:	4b06      	ldr	r3, [pc, #24]	; (80006f4 <set_wav_header+0x168>)
 80006da:	221d      	movs	r2, #29
 80006dc:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	wav_file_header[43]  = 0x00;
 80006e0:	4b04      	ldr	r3, [pc, #16]	; (80006f4 <set_wav_header+0x168>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

}
 80006e8:	bf00      	nop
 80006ea:	46bd      	mov	sp, r7
 80006ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	20000400 	.word	0x20000400
 80006f8:	2000042e 	.word	0x2000042e
 80006fc:	20000434 	.word	0x20000434
 8000700:	20000430 	.word	0x20000430
 8000704:	20000438 	.word	0x20000438
 8000708:	2000042c 	.word	0x2000042c

0800070c <sd_card_init>:

void sd_card_init()
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
	//	mounting an sd card
	fres = f_mount(&FatFs, "", 1);
 8000710:	2201      	movs	r2, #1
 8000712:	4914      	ldr	r1, [pc, #80]	; (8000764 <sd_card_init+0x58>)
 8000714:	4814      	ldr	r0, [pc, #80]	; (8000768 <sd_card_init+0x5c>)
 8000716:	f007 fddb 	bl	80082d0 <f_mount>
 800071a:	4603      	mov	r3, r0
 800071c:	461a      	mov	r2, r3
 800071e:	4b13      	ldr	r3, [pc, #76]	; (800076c <sd_card_init+0x60>)
 8000720:	701a      	strb	r2, [r3, #0]
	if(fres != FR_OK)
 8000722:	4b12      	ldr	r3, [pc, #72]	; (800076c <sd_card_init+0x60>)
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	2b00      	cmp	r3, #0
 8000728:	d014      	beq.n	8000754 <sd_card_init+0x48>
	{
		myprintf("error in mounting an sd card: %d \n", fres);
 800072a:	4b10      	ldr	r3, [pc, #64]	; (800076c <sd_card_init+0x60>)
 800072c:	781b      	ldrb	r3, [r3, #0]
 800072e:	4619      	mov	r1, r3
 8000730:	480f      	ldr	r0, [pc, #60]	; (8000770 <sd_card_init+0x64>)
 8000732:	f000 f989 	bl	8000a48 <myprintf>
		while (fres != FR_OK) {
 8000736:	e008      	b.n	800074a <sd_card_init+0x3e>
			fres = f_mount(&FatFs, "", 1);
 8000738:	2201      	movs	r2, #1
 800073a:	490a      	ldr	r1, [pc, #40]	; (8000764 <sd_card_init+0x58>)
 800073c:	480a      	ldr	r0, [pc, #40]	; (8000768 <sd_card_init+0x5c>)
 800073e:	f007 fdc7 	bl	80082d0 <f_mount>
 8000742:	4603      	mov	r3, r0
 8000744:	461a      	mov	r2, r3
 8000746:	4b09      	ldr	r3, [pc, #36]	; (800076c <sd_card_init+0x60>)
 8000748:	701a      	strb	r2, [r3, #0]
		while (fres != FR_OK) {
 800074a:	4b08      	ldr	r3, [pc, #32]	; (800076c <sd_card_init+0x60>)
 800074c:	781b      	ldrb	r3, [r3, #0]
 800074e:	2b00      	cmp	r3, #0
 8000750:	d1f2      	bne.n	8000738 <sd_card_init+0x2c>
	else
	{
		myprintf("succeded in mounting an sd card \n");
		set_wav_header();
	}
}
 8000752:	e004      	b.n	800075e <sd_card_init+0x52>
		myprintf("succeded in mounting an sd card \n");
 8000754:	4807      	ldr	r0, [pc, #28]	; (8000774 <sd_card_init+0x68>)
 8000756:	f000 f977 	bl	8000a48 <myprintf>
		set_wav_header();
 800075a:	f7ff ff17 	bl	800058c <set_wav_header>
}
 800075e:	bf00      	nop
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	0800c968 	.word	0x0800c968
 8000768:	20000568 	.word	0x20000568
 800076c:	20000565 	.word	0x20000565
 8000770:	0800c96c 	.word	0x0800c96c
 8000774:	0800c990 	.word	0x0800c990

08000778 <start_recording>:

void start_recording(uint32_t frequency)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b084      	sub	sp, #16
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
	static char file_name[] = "w_000.wav";
	static uint8_t file_counter = 1; //TODO: check if 10
	int file_number_digits = file_counter;
 8000780:	4b38      	ldr	r3, [pc, #224]	; (8000864 <start_recording+0xec>)
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	60fb      	str	r3, [r7, #12]
//	wav_file_header[29] = (uint8_t)(byte_rate >> 8);
//	wav_file_header[30] = (uint8_t)(byte_rate >> 16);
//	wav_file_header[31] = (uint8_t)(byte_rate >> 24);

	// defining a wave file name
	file_name[4] = file_number_digits%10 + 48; //48 is digit 0
 8000786:	68fa      	ldr	r2, [r7, #12]
 8000788:	4b37      	ldr	r3, [pc, #220]	; (8000868 <start_recording+0xf0>)
 800078a:	fb83 1302 	smull	r1, r3, r3, r2
 800078e:	1099      	asrs	r1, r3, #2
 8000790:	17d3      	asrs	r3, r2, #31
 8000792:	1ac9      	subs	r1, r1, r3
 8000794:	460b      	mov	r3, r1
 8000796:	009b      	lsls	r3, r3, #2
 8000798:	440b      	add	r3, r1
 800079a:	005b      	lsls	r3, r3, #1
 800079c:	1ad1      	subs	r1, r2, r3
 800079e:	b2cb      	uxtb	r3, r1
 80007a0:	3330      	adds	r3, #48	; 0x30
 80007a2:	b2da      	uxtb	r2, r3
 80007a4:	4b31      	ldr	r3, [pc, #196]	; (800086c <start_recording+0xf4>)
 80007a6:	711a      	strb	r2, [r3, #4]
	file_number_digits /= 10;
 80007a8:	68fb      	ldr	r3, [r7, #12]
 80007aa:	4a2f      	ldr	r2, [pc, #188]	; (8000868 <start_recording+0xf0>)
 80007ac:	fb82 1203 	smull	r1, r2, r2, r3
 80007b0:	1092      	asrs	r2, r2, #2
 80007b2:	17db      	asrs	r3, r3, #31
 80007b4:	1ad3      	subs	r3, r2, r3
 80007b6:	60fb      	str	r3, [r7, #12]
	file_name[3] = file_number_digits%10 + 48;
 80007b8:	68fa      	ldr	r2, [r7, #12]
 80007ba:	4b2b      	ldr	r3, [pc, #172]	; (8000868 <start_recording+0xf0>)
 80007bc:	fb83 1302 	smull	r1, r3, r3, r2
 80007c0:	1099      	asrs	r1, r3, #2
 80007c2:	17d3      	asrs	r3, r2, #31
 80007c4:	1ac9      	subs	r1, r1, r3
 80007c6:	460b      	mov	r3, r1
 80007c8:	009b      	lsls	r3, r3, #2
 80007ca:	440b      	add	r3, r1
 80007cc:	005b      	lsls	r3, r3, #1
 80007ce:	1ad1      	subs	r1, r2, r3
 80007d0:	b2cb      	uxtb	r3, r1
 80007d2:	3330      	adds	r3, #48	; 0x30
 80007d4:	b2da      	uxtb	r2, r3
 80007d6:	4b25      	ldr	r3, [pc, #148]	; (800086c <start_recording+0xf4>)
 80007d8:	70da      	strb	r2, [r3, #3]
	file_number_digits /= 10;
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	4a22      	ldr	r2, [pc, #136]	; (8000868 <start_recording+0xf0>)
 80007de:	fb82 1203 	smull	r1, r2, r2, r3
 80007e2:	1092      	asrs	r2, r2, #2
 80007e4:	17db      	asrs	r3, r3, #31
 80007e6:	1ad3      	subs	r3, r2, r3
 80007e8:	60fb      	str	r3, [r7, #12]
	file_name[2] = file_number_digits%10 + 48;
 80007ea:	68fa      	ldr	r2, [r7, #12]
 80007ec:	4b1e      	ldr	r3, [pc, #120]	; (8000868 <start_recording+0xf0>)
 80007ee:	fb83 1302 	smull	r1, r3, r3, r2
 80007f2:	1099      	asrs	r1, r3, #2
 80007f4:	17d3      	asrs	r3, r2, #31
 80007f6:	1ac9      	subs	r1, r1, r3
 80007f8:	460b      	mov	r3, r1
 80007fa:	009b      	lsls	r3, r3, #2
 80007fc:	440b      	add	r3, r1
 80007fe:	005b      	lsls	r3, r3, #1
 8000800:	1ad1      	subs	r1, r2, r3
 8000802:	b2cb      	uxtb	r3, r1
 8000804:	3330      	adds	r3, #48	; 0x30
 8000806:	b2da      	uxtb	r2, r3
 8000808:	4b18      	ldr	r3, [pc, #96]	; (800086c <start_recording+0xf4>)
 800080a:	709a      	strb	r2, [r3, #2]
	printf("file name %s \n", file_name);
 800080c:	4917      	ldr	r1, [pc, #92]	; (800086c <start_recording+0xf4>)
 800080e:	4818      	ldr	r0, [pc, #96]	; (8000870 <start_recording+0xf8>)
 8000810:	f00a fbf6 	bl	800b000 <iprintf>
	myprintf("file name %s \n", file_name);
 8000814:	4915      	ldr	r1, [pc, #84]	; (800086c <start_recording+0xf4>)
 8000816:	4816      	ldr	r0, [pc, #88]	; (8000870 <start_recording+0xf8>)
 8000818:	f000 f916 	bl	8000a48 <myprintf>
	file_counter++;
 800081c:	4b11      	ldr	r3, [pc, #68]	; (8000864 <start_recording+0xec>)
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	3301      	adds	r3, #1
 8000822:	b2da      	uxtb	r2, r3
 8000824:	4b0f      	ldr	r3, [pc, #60]	; (8000864 <start_recording+0xec>)
 8000826:	701a      	strb	r2, [r3, #0]

	// creating a file
	fres = f_open(&fil ,file_name, FA_WRITE|FA_CREATE_ALWAYS);
 8000828:	220a      	movs	r2, #10
 800082a:	4910      	ldr	r1, [pc, #64]	; (800086c <start_recording+0xf4>)
 800082c:	4811      	ldr	r0, [pc, #68]	; (8000874 <start_recording+0xfc>)
 800082e:	f007 fd95 	bl	800835c <f_open>
 8000832:	4603      	mov	r3, r0
 8000834:	461a      	mov	r2, r3
 8000836:	4b10      	ldr	r3, [pc, #64]	; (8000878 <start_recording+0x100>)
 8000838:	701a      	strb	r2, [r3, #0]
	if(fres != 0)
 800083a:	4b0f      	ldr	r3, [pc, #60]	; (8000878 <start_recording+0x100>)
 800083c:	781b      	ldrb	r3, [r3, #0]
 800083e:	2b00      	cmp	r3, #0
 8000840:	d006      	beq.n	8000850 <start_recording+0xd8>
	{
		myprintf("error in creating a file: %d \n", fres);
 8000842:	4b0d      	ldr	r3, [pc, #52]	; (8000878 <start_recording+0x100>)
 8000844:	781b      	ldrb	r3, [r3, #0]
 8000846:	4619      	mov	r1, r3
 8000848:	480c      	ldr	r0, [pc, #48]	; (800087c <start_recording+0x104>)
 800084a:	f000 f8fd 	bl	8000a48 <myprintf>
 800084e:	e002      	b.n	8000856 <start_recording+0xde>
	}
	else
	{
		myprintf("succeeded in opening a file \n");
 8000850:	480b      	ldr	r0, [pc, #44]	; (8000880 <start_recording+0x108>)
 8000852:	f000 f8f9 	bl	8000a48 <myprintf>
	}
	wav_file_size = 0;
 8000856:	4b0b      	ldr	r3, [pc, #44]	; (8000884 <start_recording+0x10c>)
 8000858:	2200      	movs	r2, #0
 800085a:	601a      	str	r2, [r3, #0]
}
 800085c:	bf00      	nop
 800085e:	3710      	adds	r7, #16
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}
 8000864:	2000043a 	.word	0x2000043a
 8000868:	66666667 	.word	0x66666667
 800086c:	2000043c 	.word	0x2000043c
 8000870:	0800c9b4 	.word	0x0800c9b4
 8000874:	20000798 	.word	0x20000798
 8000878:	20000565 	.word	0x20000565
 800087c:	0800c9c4 	.word	0x0800c9c4
 8000880:	0800c9e4 	.word	0x0800c9e4
 8000884:	200009c8 	.word	0x200009c8

08000888 <dump_audio_content>:

void dump_audio_content(uint8_t *data, uint16_t data_size){
 8000888:	b580      	push	{r7, lr}
 800088a:	b084      	sub	sp, #16
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
 8000890:	460b      	mov	r3, r1
 8000892:	807b      	strh	r3, [r7, #2]
	 //some variables for FatFs

	uint32_t temp_number;
	printf("w\n");
 8000894:	481c      	ldr	r0, [pc, #112]	; (8000908 <dump_audio_content+0x80>)
 8000896:	f00a fc19 	bl	800b0cc <puts>
	if(first_access == 0) {
 800089a:	4b1c      	ldr	r3, [pc, #112]	; (800090c <dump_audio_content+0x84>)
 800089c:	781b      	ldrb	r3, [r3, #0]
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d113      	bne.n	80008ca <dump_audio_content+0x42>
		for(int i = 0; i < 44; i++){
 80008a2:	2300      	movs	r3, #0
 80008a4:	60fb      	str	r3, [r7, #12]
 80008a6:	e00a      	b.n	80008be <dump_audio_content+0x36>
			*(data + i) = wav_file_header[i];
 80008a8:	68fb      	ldr	r3, [r7, #12]
 80008aa:	687a      	ldr	r2, [r7, #4]
 80008ac:	4413      	add	r3, r2
 80008ae:	4918      	ldr	r1, [pc, #96]	; (8000910 <dump_audio_content+0x88>)
 80008b0:	68fa      	ldr	r2, [r7, #12]
 80008b2:	440a      	add	r2, r1
 80008b4:	7812      	ldrb	r2, [r2, #0]
 80008b6:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < 44; i++){
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	3301      	adds	r3, #1
 80008bc:	60fb      	str	r3, [r7, #12]
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	2b2b      	cmp	r3, #43	; 0x2b
 80008c2:	ddf1      	ble.n	80008a8 <dump_audio_content+0x20>
		}
		first_access = 1;
 80008c4:	4b11      	ldr	r3, [pc, #68]	; (800090c <dump_audio_content+0x84>)
 80008c6:	2201      	movs	r2, #1
 80008c8:	701a      	strb	r2, [r3, #0]
//	if(fres == FR_OK) {
//	myprintf("I was able to open 'audio.txt' for writing\r\n");
//	} else {
//	myprintf("f_open error In dump_audio :( (%i)\r\n", fres);
//	}
	fres = f_write(&fil,(void *)data, data_size,(UINT*)&temp_number);
 80008ca:	887a      	ldrh	r2, [r7, #2]
 80008cc:	f107 0308 	add.w	r3, r7, #8
 80008d0:	6879      	ldr	r1, [r7, #4]
 80008d2:	4810      	ldr	r0, [pc, #64]	; (8000914 <dump_audio_content+0x8c>)
 80008d4:	f007 ff00 	bl	80086d8 <f_write>
 80008d8:	4603      	mov	r3, r0
 80008da:	461a      	mov	r2, r3
 80008dc:	4b0e      	ldr	r3, [pc, #56]	; (8000918 <dump_audio_content+0x90>)
 80008de:	701a      	strb	r2, [r3, #0]
//	for (int i = 0; i < 20; i++) {
//		myprintf("My data is: %x", (*data));
//	}
	if(fres != FR_OK) {
 80008e0:	4b0d      	ldr	r3, [pc, #52]	; (8000918 <dump_audio_content+0x90>)
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d005      	beq.n	80008f4 <dump_audio_content+0x6c>
	//myprintf("Wrote %i bytes to '.lav'!\r\n", temp_number);
	myprintf("f_write error while dumping (%i)\r\n", fres);
 80008e8:	4b0b      	ldr	r3, [pc, #44]	; (8000918 <dump_audio_content+0x90>)
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	4619      	mov	r1, r3
 80008ee:	480b      	ldr	r0, [pc, #44]	; (800091c <dump_audio_content+0x94>)
 80008f0:	f000 f8aa 	bl	8000a48 <myprintf>
	}

	wav_file_size += data_size;
 80008f4:	887a      	ldrh	r2, [r7, #2]
 80008f6:	4b0a      	ldr	r3, [pc, #40]	; (8000920 <dump_audio_content+0x98>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	4413      	add	r3, r2
 80008fc:	4a08      	ldr	r2, [pc, #32]	; (8000920 <dump_audio_content+0x98>)
 80008fe:	6013      	str	r3, [r2, #0]

	//f_close(&fil);
}
 8000900:	bf00      	nop
 8000902:	3710      	adds	r7, #16
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}
 8000908:	0800ca04 	.word	0x0800ca04
 800090c:	200009cc 	.word	0x200009cc
 8000910:	20000400 	.word	0x20000400
 8000914:	20000798 	.word	0x20000798
 8000918:	20000565 	.word	0x20000565
 800091c:	0800ca08 	.word	0x0800ca08
 8000920:	200009c8 	.word	0x200009c8

08000924 <stop_recording>:

void stop_recording() {
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0
//	wav_file_size -= 36;
//	wav_file_header[40] = (uint8_t)wav_file_size;
//	wav_file_header[41] = (uint8_t)(wav_file_size >> 8);
//	wav_file_header[42] = (uint8_t)(wav_file_size >> 16);
//	wav_file_header[43] = (uint8_t)(wav_file_size >> 24);
	wav_file_header[4] = (uint8_t)(wav_file_size);
 800092a:	4b2c      	ldr	r3, [pc, #176]	; (80009dc <stop_recording+0xb8>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	b2da      	uxtb	r2, r3
 8000930:	4b2b      	ldr	r3, [pc, #172]	; (80009e0 <stop_recording+0xbc>)
 8000932:	711a      	strb	r2, [r3, #4]
	wav_file_header[5] = (uint8_t)(wav_file_size >> 8);
 8000934:	4b29      	ldr	r3, [pc, #164]	; (80009dc <stop_recording+0xb8>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	0a1b      	lsrs	r3, r3, #8
 800093a:	b2da      	uxtb	r2, r3
 800093c:	4b28      	ldr	r3, [pc, #160]	; (80009e0 <stop_recording+0xbc>)
 800093e:	715a      	strb	r2, [r3, #5]
	wav_file_header[6] = (uint8_t)(wav_file_size >> 16);
 8000940:	4b26      	ldr	r3, [pc, #152]	; (80009dc <stop_recording+0xb8>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	0c1b      	lsrs	r3, r3, #16
 8000946:	b2da      	uxtb	r2, r3
 8000948:	4b25      	ldr	r3, [pc, #148]	; (80009e0 <stop_recording+0xbc>)
 800094a:	719a      	strb	r2, [r3, #6]
	wav_file_header[7] = (uint8_t)(wav_file_size >> 24);
 800094c:	4b23      	ldr	r3, [pc, #140]	; (80009dc <stop_recording+0xb8>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	0e1b      	lsrs	r3, r3, #24
 8000952:	b2da      	uxtb	r2, r3
 8000954:	4b22      	ldr	r3, [pc, #136]	; (80009e0 <stop_recording+0xbc>)
 8000956:	71da      	strb	r2, [r3, #7]
	  /* Write the number of sample data -----------------------------------------*/
	  /* This variable will be written back at the end of the recording operation */
	wav_file_size -=44;
 8000958:	4b20      	ldr	r3, [pc, #128]	; (80009dc <stop_recording+0xb8>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	3b2c      	subs	r3, #44	; 0x2c
 800095e:	4a1f      	ldr	r2, [pc, #124]	; (80009dc <stop_recording+0xb8>)
 8000960:	6013      	str	r3, [r2, #0]
	  wav_file_header[40] = (uint8_t)(wav_file_size);
 8000962:	4b1e      	ldr	r3, [pc, #120]	; (80009dc <stop_recording+0xb8>)
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	b2da      	uxtb	r2, r3
 8000968:	4b1d      	ldr	r3, [pc, #116]	; (80009e0 <stop_recording+0xbc>)
 800096a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	  wav_file_header[41] = (uint8_t)(wav_file_size >> 8);
 800096e:	4b1b      	ldr	r3, [pc, #108]	; (80009dc <stop_recording+0xb8>)
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	0a1b      	lsrs	r3, r3, #8
 8000974:	b2da      	uxtb	r2, r3
 8000976:	4b1a      	ldr	r3, [pc, #104]	; (80009e0 <stop_recording+0xbc>)
 8000978:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	  wav_file_header[42] = (uint8_t)(wav_file_size >> 16);
 800097c:	4b17      	ldr	r3, [pc, #92]	; (80009dc <stop_recording+0xb8>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	0c1b      	lsrs	r3, r3, #16
 8000982:	b2da      	uxtb	r2, r3
 8000984:	4b16      	ldr	r3, [pc, #88]	; (80009e0 <stop_recording+0xbc>)
 8000986:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	  wav_file_header[43] = (uint8_t)(wav_file_size >> 24);
 800098a:	4b14      	ldr	r3, [pc, #80]	; (80009dc <stop_recording+0xb8>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	0e1b      	lsrs	r3, r3, #24
 8000990:	b2da      	uxtb	r2, r3
 8000992:	4b13      	ldr	r3, [pc, #76]	; (80009e0 <stop_recording+0xbc>)
 8000994:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
	  /* Return 0 if all operations are OK */
	  //return 0;

	// moving to the beginning of the file to update the file format
	f_lseek(&fil, 0);
 8000998:	2100      	movs	r1, #0
 800099a:	4812      	ldr	r0, [pc, #72]	; (80009e4 <stop_recording+0xc0>)
 800099c:	f008 f8b9 	bl	8008b12 <f_lseek>
	f_write(&fil,(void *)wav_file_header, sizeof(wav_file_header),(UINT*)&temp_number);
 80009a0:	1dbb      	adds	r3, r7, #6
 80009a2:	222c      	movs	r2, #44	; 0x2c
 80009a4:	490e      	ldr	r1, [pc, #56]	; (80009e0 <stop_recording+0xbc>)
 80009a6:	480f      	ldr	r0, [pc, #60]	; (80009e4 <stop_recording+0xc0>)
 80009a8:	f007 fe96 	bl	80086d8 <f_write>
	if(fres != FR_OK)
 80009ac:	4b0e      	ldr	r3, [pc, #56]	; (80009e8 <stop_recording+0xc4>)
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d005      	beq.n	80009c0 <stop_recording+0x9c>
	{
		printf("error in updating the first sector: %d \n", fres);
 80009b4:	4b0c      	ldr	r3, [pc, #48]	; (80009e8 <stop_recording+0xc4>)
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	4619      	mov	r1, r3
 80009ba:	480c      	ldr	r0, [pc, #48]	; (80009ec <stop_recording+0xc8>)
 80009bc:	f00a fb20 	bl	800b000 <iprintf>
//		while(1);
	}

	f_close(&fil);
 80009c0:	4808      	ldr	r0, [pc, #32]	; (80009e4 <stop_recording+0xc0>)
 80009c2:	f008 f87c 	bl	8008abe <f_close>
	first_access = 0;
 80009c6:	4b0a      	ldr	r3, [pc, #40]	; (80009f0 <stop_recording+0xcc>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	701a      	strb	r2, [r3, #0]
	myprintf("Closing file now....");
 80009cc:	4809      	ldr	r0, [pc, #36]	; (80009f4 <stop_recording+0xd0>)
 80009ce:	f000 f83b 	bl	8000a48 <myprintf>
}
 80009d2:	bf00      	nop
 80009d4:	3708      	adds	r7, #8
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	200009c8 	.word	0x200009c8
 80009e0:	20000400 	.word	0x20000400
 80009e4:	20000798 	.word	0x20000798
 80009e8:	20000565 	.word	0x20000565
 80009ec:	0800ca2c 	.word	0x0800ca2c
 80009f0:	200009cc 	.word	0x200009cc
 80009f4:	0800ca58 	.word	0x0800ca58

080009f8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b083      	sub	sp, #12
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000a00:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000a04:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000a08:	f003 0301 	and.w	r3, r3, #1
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d013      	beq.n	8000a38 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000a10:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000a14:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000a18:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d00b      	beq.n	8000a38 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000a20:	e000      	b.n	8000a24 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000a22:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000a24:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d0f9      	beq.n	8000a22 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000a2e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000a32:	687a      	ldr	r2, [r7, #4]
 8000a34:	b2d2      	uxtb	r2, r2
 8000a36:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000a38:	687b      	ldr	r3, [r7, #4]
}
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	370c      	adds	r7, #12
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr
	...

08000a48 <myprintf>:
void myprintf(const char *fmt, ...);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void myprintf(const char *fmt, ...) {
 8000a48:	b40f      	push	{r0, r1, r2, r3}
 8000a4a:	b580      	push	{r7, lr}
 8000a4c:	b082      	sub	sp, #8
 8000a4e:	af00      	add	r7, sp, #0
  static char buffer[256];
  va_list args;
  va_start(args, fmt);
 8000a50:	f107 0314 	add.w	r3, r7, #20
 8000a54:	603b      	str	r3, [r7, #0]
  vsnprintf(buffer, sizeof(buffer), fmt, args);
 8000a56:	683b      	ldr	r3, [r7, #0]
 8000a58:	693a      	ldr	r2, [r7, #16]
 8000a5a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a5e:	480b      	ldr	r0, [pc, #44]	; (8000a8c <myprintf+0x44>)
 8000a60:	f00a fbaa 	bl	800b1b8 <vsniprintf>
  va_end(args);

  int len = strlen(buffer);
 8000a64:	4809      	ldr	r0, [pc, #36]	; (8000a8c <myprintf+0x44>)
 8000a66:	f7ff fbbb 	bl	80001e0 <strlen>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	607b      	str	r3, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)buffer, len, -1);
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	b29a      	uxth	r2, r3
 8000a72:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000a76:	4905      	ldr	r1, [pc, #20]	; (8000a8c <myprintf+0x44>)
 8000a78:	4805      	ldr	r0, [pc, #20]	; (8000a90 <myprintf+0x48>)
 8000a7a:	f004 fe2e 	bl	80056da <HAL_UART_Transmit>
}
 8000a7e:	bf00      	nop
 8000a80:	3708      	adds	r7, #8
 8000a82:	46bd      	mov	sp, r7
 8000a84:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000a88:	b004      	add	sp, #16
 8000a8a:	4770      	bx	lr
 8000a8c:	2000182c 	.word	0x2000182c
 8000a90:	20000b20 	.word	0x20000b20

08000a94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a9a:	f000 ff53 	bl	8001944 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a9e:	f000 f8bf 	bl	8000c20 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000aa2:	f000 fa6b 	bl	8000f7c <MX_GPIO_Init>
  MX_DMA_Init();
 8000aa6:	f000 fa49 	bl	8000f3c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000aaa:	f000 fa1d 	bl	8000ee8 <MX_USART2_UART_Init>
  MX_I2S2_Init();
 8000aae:	f000 f93b 	bl	8000d28 <MX_I2S2_Init>
  MX_CRC_Init();
 8000ab2:	f000 f91d 	bl	8000cf0 <MX_CRC_Init>
  MX_PDM2PCM_Init();
 8000ab6:	f008 fa91 	bl	8008fdc <MX_PDM2PCM_Init>
  MX_SPI5_Init();
 8000aba:	f000 f963 	bl	8000d84 <MX_SPI5_Init>
  MX_FATFS_Init();
 8000abe:	f005 f981 	bl	8005dc4 <MX_FATFS_Init>
  MX_TIM3_Init();
 8000ac2:	f000 f995 	bl	8000df0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  //HAL_I2S_DMAStop(&hi2s2); //size in bytes so we divide by 2 TODO:check
  //HAL_I2S_Receive_DMA(&hi2s2, (uint16_t *)dataIn_PDM, sizeof(dataIn_PDM)/2);
  HAL_Delay(1000);
 8000ac6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000aca:	f000 ffad 	bl	8001a28 <HAL_Delay>
  /*BELOW ADDED FOR SD_CARD*/
  sd_card_init();
 8000ace:	f7ff fe1d 	bl	800070c <sd_card_init>
  while (1)
  {
//	  printf("Hello World \n");
//	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
//	  HAL_Delay(1000);
	  if(button_flag)
 8000ad2:	4b41      	ldr	r3, [pc, #260]	; (8000bd8 <main+0x144>)
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	b2db      	uxtb	r3, r3
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d051      	beq.n	8000b80 <main+0xec>
	  {
		  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000adc:	2120      	movs	r1, #32
 8000ade:	483f      	ldr	r0, [pc, #252]	; (8000bdc <main+0x148>)
 8000ae0:	f001 fe71 	bl	80027c6 <HAL_GPIO_TogglePin>
		  if(start_stop_recording) { //1
 8000ae4:	4b3e      	ldr	r3, [pc, #248]	; (8000be0 <main+0x14c>)
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	b2db      	uxtb	r3, r3
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d01a      	beq.n	8000b24 <main+0x90>
			  if (HAL_I2S_DMAStop(&hi2s2) != HAL_OK) {
 8000aee:	483d      	ldr	r0, [pc, #244]	; (8000be4 <main+0x150>)
 8000af0:	f002 f898 	bl	8002c24 <HAL_I2S_DMAStop>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d002      	beq.n	8000b00 <main+0x6c>
				 myprintf("Big error in recording");
 8000afa:	483b      	ldr	r0, [pc, #236]	; (8000be8 <main+0x154>)
 8000afc:	f7ff ffa4 	bl	8000a48 <myprintf>
			  }
			  start_stop_recording = 0;
 8000b00:	4b37      	ldr	r3, [pc, #220]	; (8000be0 <main+0x14c>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	701a      	strb	r2, [r3, #0]
			  stop_recording();
 8000b06:	f7ff ff0d 	bl	8000924 <stop_recording>
			  half_i2s = 0;
 8000b0a:	4b38      	ldr	r3, [pc, #224]	; (8000bec <main+0x158>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	701a      	strb	r2, [r3, #0]
			  full_i2s = 0;
 8000b10:	4b37      	ldr	r3, [pc, #220]	; (8000bf0 <main+0x15c>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	701a      	strb	r2, [r3, #0]
			  printf("stop recording \n");
 8000b16:	4837      	ldr	r0, [pc, #220]	; (8000bf4 <main+0x160>)
 8000b18:	f00a fad8 	bl	800b0cc <puts>
			  myprintf("Stop recording \n");
 8000b1c:	4836      	ldr	r0, [pc, #216]	; (8000bf8 <main+0x164>)
 8000b1e:	f7ff ff93 	bl	8000a48 <myprintf>
 8000b22:	e02a      	b.n	8000b7a <main+0xe6>
		  }
		  else {
			  start_stop_recording = 1;
 8000b24:	4b2e      	ldr	r3, [pc, #184]	; (8000be0 <main+0x14c>)
 8000b26:	2201      	movs	r2, #1
 8000b28:	701a      	strb	r2, [r3, #0]
			  start_recording(I2S_AUDIOFREQ_48K);
 8000b2a:	f64b 3080 	movw	r0, #48000	; 0xbb80
 8000b2e:	f7ff fe23 	bl	8000778 <start_recording>
			  printf("start recording \n");
 8000b32:	4832      	ldr	r0, [pc, #200]	; (8000bfc <main+0x168>)
 8000b34:	f00a faca 	bl	800b0cc <puts>
			  myprintf("Start recording \n");
 8000b38:	4831      	ldr	r0, [pc, #196]	; (8000c00 <main+0x16c>)
 8000b3a:	f7ff ff85 	bl	8000a48 <myprintf>
			  myprintf("start_recording %d and %d\n", half_i2s, full_i2s);
 8000b3e:	4b2b      	ldr	r3, [pc, #172]	; (8000bec <main+0x158>)
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	b25b      	sxtb	r3, r3
 8000b44:	4619      	mov	r1, r3
 8000b46:	4b2a      	ldr	r3, [pc, #168]	; (8000bf0 <main+0x15c>)
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	b25b      	sxtb	r3, r3
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	482d      	ldr	r0, [pc, #180]	; (8000c04 <main+0x170>)
 8000b50:	f7ff ff7a 	bl	8000a48 <myprintf>
			  uint32_t myArrSize = sizeof(dataIn_PDM);
 8000b54:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000b58:	607b      	str	r3, [r7, #4]
			  myprintf("The size of my array is: %i", myArrSize);
 8000b5a:	6879      	ldr	r1, [r7, #4]
 8000b5c:	482a      	ldr	r0, [pc, #168]	; (8000c08 <main+0x174>)
 8000b5e:	f7ff ff73 	bl	8000a48 <myprintf>
			  //HAL_I2S_Receive_DMA(&hi2s2, (uint16_t *)dataIn_PDM, sizeof(dataIn_PDM)/2);
			  //CHECK: AudioInCtx[Instance].Size = (PDM_Clock_Freq/8U) * 2U * N_MS_PER_INTERRUPT;
			  if (HAL_I2S_Receive_DMA(&hi2s2, &I2S_InternalBuffer[0], (uint16_t)768/2U) != HAL_OK) {
 8000b62:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8000b66:	4929      	ldr	r1, [pc, #164]	; (8000c0c <main+0x178>)
 8000b68:	481e      	ldr	r0, [pc, #120]	; (8000be4 <main+0x150>)
 8000b6a:	f001 ff9f 	bl	8002aac <HAL_I2S_Receive_DMA>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d002      	beq.n	8000b7a <main+0xe6>
				  myprintf("Big error in DMA");
 8000b74:	4826      	ldr	r0, [pc, #152]	; (8000c10 <main+0x17c>)
 8000b76:	f7ff ff67 	bl	8000a48 <myprintf>
			  }
		  }
		  button_flag = 0;
 8000b7a:	4b17      	ldr	r3, [pc, #92]	; (8000bd8 <main+0x144>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	701a      	strb	r2, [r3, #0]
	  }
	  //myprintf("PDM Data is: %x", dataIn_PDM[0]);
	  if(start_stop_recording == 1 && half_i2s == 1) {
 8000b80:	4b17      	ldr	r3, [pc, #92]	; (8000be0 <main+0x14c>)
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	b2db      	uxtb	r3, r3
 8000b86:	2b01      	cmp	r3, #1
 8000b88:	d10f      	bne.n	8000baa <main+0x116>
 8000b8a:	4b18      	ldr	r3, [pc, #96]	; (8000bec <main+0x158>)
 8000b8c:	781b      	ldrb	r3, [r3, #0]
 8000b8e:	b25b      	sxtb	r3, r3
 8000b90:	2b01      	cmp	r3, #1
 8000b92:	d10a      	bne.n	8000baa <main+0x116>
//		  PDM_Filter(&dataIn_PDM[0], &processedData[0], &PDM1_filter_handler);
//		  myData = processedData[0];
		  half_i2s = 0;
 8000b94:	4b15      	ldr	r3, [pc, #84]	; (8000bec <main+0x158>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	701a      	strb	r2, [r3, #0]
		  CONVERT_AUDIO_IN_PDMToPCM((uint16_t *)dataIn_PDM, processedData);
 8000b9a:	491e      	ldr	r1, [pc, #120]	; (8000c14 <main+0x180>)
 8000b9c:	481e      	ldr	r0, [pc, #120]	; (8000c18 <main+0x184>)
 8000b9e:	f000 fb61 	bl	8001264 <CONVERT_AUDIO_IN_PDMToPCM>
		  dump_audio_content((uint8_t*)processedData, WAV_WRITE_SAMPLE_COUNT);
 8000ba2:	2160      	movs	r1, #96	; 0x60
 8000ba4:	481b      	ldr	r0, [pc, #108]	; (8000c14 <main+0x180>)
 8000ba6:	f7ff fe6f 	bl	8000888 <dump_audio_content>
		  //myprintf("audio dumped!");

	  }
	  if(start_stop_recording == 1 && full_i2s == 1) {
 8000baa:	4b0d      	ldr	r3, [pc, #52]	; (8000be0 <main+0x14c>)
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	b2db      	uxtb	r3, r3
 8000bb0:	2b01      	cmp	r3, #1
 8000bb2:	d18e      	bne.n	8000ad2 <main+0x3e>
 8000bb4:	4b0e      	ldr	r3, [pc, #56]	; (8000bf0 <main+0x15c>)
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	b25b      	sxtb	r3, r3
 8000bba:	2b01      	cmp	r3, #1
 8000bbc:	d189      	bne.n	8000ad2 <main+0x3e>
//		  PDM_Filter(&dataIn_PDM[0], &processedData[0], &PDM1_filter_handler);
//		  myData = processedData[0];
		  full_i2s = 0;
 8000bbe:	4b0c      	ldr	r3, [pc, #48]	; (8000bf0 <main+0x15c>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	701a      	strb	r2, [r3, #0]
		  CONVERT_AUDIO_IN_PDMToPCM((uint16_t *)dataIn_PDM, processedData);
 8000bc4:	4913      	ldr	r1, [pc, #76]	; (8000c14 <main+0x180>)
 8000bc6:	4814      	ldr	r0, [pc, #80]	; (8000c18 <main+0x184>)
 8000bc8:	f000 fb4c 	bl	8001264 <CONVERT_AUDIO_IN_PDMToPCM>
		  dump_audio_content((uint8_t*)processedData + WAV_WRITE_SAMPLE_COUNT, WAV_WRITE_SAMPLE_COUNT);
 8000bcc:	4b13      	ldr	r3, [pc, #76]	; (8000c1c <main+0x188>)
 8000bce:	2160      	movs	r1, #96	; 0x60
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f7ff fe59 	bl	8000888 <dump_audio_content>
	  if(button_flag)
 8000bd6:	e77c      	b.n	8000ad2 <main+0x3e>
 8000bd8:	20001828 	.word	0x20001828
 8000bdc:	40020000 	.word	0x40020000
 8000be0:	20001829 	.word	0x20001829
 8000be4:	200009d8 	.word	0x200009d8
 8000be8:	0800cbec 	.word	0x0800cbec
 8000bec:	20001826 	.word	0x20001826
 8000bf0:	20001827 	.word	0x20001827
 8000bf4:	0800cc04 	.word	0x0800cc04
 8000bf8:	0800cc14 	.word	0x0800cc14
 8000bfc:	0800cc28 	.word	0x0800cc28
 8000c00:	0800cc3c 	.word	0x0800cc3c
 8000c04:	0800cc50 	.word	0x0800cc50
 8000c08:	0800cc6c 	.word	0x0800cc6c
 8000c0c:	20001224 	.word	0x20001224
 8000c10:	0800cc88 	.word	0x0800cc88
 8000c14:	20001164 	.word	0x20001164
 8000c18:	20000b64 	.word	0x20000b64
 8000c1c:	200011c4 	.word	0x200011c4

08000c20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b094      	sub	sp, #80	; 0x50
 8000c24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c26:	f107 0320 	add.w	r3, r7, #32
 8000c2a:	2230      	movs	r2, #48	; 0x30
 8000c2c:	2100      	movs	r1, #0
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f00a fb66 	bl	800b300 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c34:	f107 030c 	add.w	r3, r7, #12
 8000c38:	2200      	movs	r2, #0
 8000c3a:	601a      	str	r2, [r3, #0]
 8000c3c:	605a      	str	r2, [r3, #4]
 8000c3e:	609a      	str	r2, [r3, #8]
 8000c40:	60da      	str	r2, [r3, #12]
 8000c42:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c44:	2300      	movs	r3, #0
 8000c46:	60bb      	str	r3, [r7, #8]
 8000c48:	4b27      	ldr	r3, [pc, #156]	; (8000ce8 <SystemClock_Config+0xc8>)
 8000c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c4c:	4a26      	ldr	r2, [pc, #152]	; (8000ce8 <SystemClock_Config+0xc8>)
 8000c4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c52:	6413      	str	r3, [r2, #64]	; 0x40
 8000c54:	4b24      	ldr	r3, [pc, #144]	; (8000ce8 <SystemClock_Config+0xc8>)
 8000c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c5c:	60bb      	str	r3, [r7, #8]
 8000c5e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c60:	2300      	movs	r3, #0
 8000c62:	607b      	str	r3, [r7, #4]
 8000c64:	4b21      	ldr	r3, [pc, #132]	; (8000cec <SystemClock_Config+0xcc>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4a20      	ldr	r2, [pc, #128]	; (8000cec <SystemClock_Config+0xcc>)
 8000c6a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000c6e:	6013      	str	r3, [r2, #0]
 8000c70:	4b1e      	ldr	r3, [pc, #120]	; (8000cec <SystemClock_Config+0xcc>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000c78:	607b      	str	r3, [r7, #4]
 8000c7a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000c80:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000c84:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c86:	2302      	movs	r3, #2
 8000c88:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c8a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000c8e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000c90:	2304      	movs	r3, #4
 8000c92:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000c94:	2360      	movs	r3, #96	; 0x60
 8000c96:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c98:	2302      	movs	r3, #2
 8000c9a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000c9c:	2304      	movs	r3, #4
 8000c9e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ca0:	f107 0320 	add.w	r3, r7, #32
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f002 fd7b 	bl	80037a0 <HAL_RCC_OscConfig>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d001      	beq.n	8000cb4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000cb0:	f000 fb0c 	bl	80012cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cb4:	230f      	movs	r3, #15
 8000cb6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cb8:	2302      	movs	r3, #2
 8000cba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000cc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cc4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000cca:	f107 030c 	add.w	r3, r7, #12
 8000cce:	2103      	movs	r1, #3
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f002 ffdd 	bl	8003c90 <HAL_RCC_ClockConfig>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d001      	beq.n	8000ce0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000cdc:	f000 faf6 	bl	80012cc <Error_Handler>
  }
}
 8000ce0:	bf00      	nop
 8000ce2:	3750      	adds	r7, #80	; 0x50
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	40023800 	.word	0x40023800
 8000cec:	40007000 	.word	0x40007000

08000cf0 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000cf4:	4b0a      	ldr	r3, [pc, #40]	; (8000d20 <MX_CRC_Init+0x30>)
 8000cf6:	4a0b      	ldr	r2, [pc, #44]	; (8000d24 <MX_CRC_Init+0x34>)
 8000cf8:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000cfa:	4809      	ldr	r0, [pc, #36]	; (8000d20 <MX_CRC_Init+0x30>)
 8000cfc:	f000 ffc9 	bl	8001c92 <HAL_CRC_Init>
 8000d00:	4603      	mov	r3, r0
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d001      	beq.n	8000d0a <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000d06:	f000 fae1 	bl	80012cc <Error_Handler>
  }
  __HAL_CRC_DR_RESET(&hcrc);
 8000d0a:	4b05      	ldr	r3, [pc, #20]	; (8000d20 <MX_CRC_Init+0x30>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	689a      	ldr	r2, [r3, #8]
 8000d10:	4b03      	ldr	r3, [pc, #12]	; (8000d20 <MX_CRC_Init+0x30>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	f042 0201 	orr.w	r2, r2, #1
 8000d18:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000d1a:	bf00      	nop
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	200009d0 	.word	0x200009d0
 8000d24:	40023000 	.word	0x40023000

08000d28 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000d2c:	4b13      	ldr	r3, [pc, #76]	; (8000d7c <MX_I2S2_Init+0x54>)
 8000d2e:	4a14      	ldr	r2, [pc, #80]	; (8000d80 <MX_I2S2_Init+0x58>)
 8000d30:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 8000d32:	4b12      	ldr	r3, [pc, #72]	; (8000d7c <MX_I2S2_Init+0x54>)
 8000d34:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000d38:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_MSB;
 8000d3a:	4b10      	ldr	r3, [pc, #64]	; (8000d7c <MX_I2S2_Init+0x54>)
 8000d3c:	2210      	movs	r2, #16
 8000d3e:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B_EXTENDED;
 8000d40:	4b0e      	ldr	r3, [pc, #56]	; (8000d7c <MX_I2S2_Init+0x54>)
 8000d42:	2201      	movs	r2, #1
 8000d44:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000d46:	4b0d      	ldr	r3, [pc, #52]	; (8000d7c <MX_I2S2_Init+0x54>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8000d4c:	4b0b      	ldr	r3, [pc, #44]	; (8000d7c <MX_I2S2_Init+0x54>)
 8000d4e:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8000d52:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000d54:	4b09      	ldr	r3, [pc, #36]	; (8000d7c <MX_I2S2_Init+0x54>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8000d5a:	4b08      	ldr	r3, [pc, #32]	; (8000d7c <MX_I2S2_Init+0x54>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000d60:	4b06      	ldr	r3, [pc, #24]	; (8000d7c <MX_I2S2_Init+0x54>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000d66:	4805      	ldr	r0, [pc, #20]	; (8000d7c <MX_I2S2_Init+0x54>)
 8000d68:	f001 fd60 	bl	800282c <HAL_I2S_Init>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d001      	beq.n	8000d76 <MX_I2S2_Init+0x4e>
  {
    Error_Handler();
 8000d72:	f000 faab 	bl	80012cc <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000d76:	bf00      	nop
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	200009d8 	.word	0x200009d8
 8000d80:	40003800 	.word	0x40003800

08000d84 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8000d88:	4b17      	ldr	r3, [pc, #92]	; (8000de8 <MX_SPI5_Init+0x64>)
 8000d8a:	4a18      	ldr	r2, [pc, #96]	; (8000dec <MX_SPI5_Init+0x68>)
 8000d8c:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8000d8e:	4b16      	ldr	r3, [pc, #88]	; (8000de8 <MX_SPI5_Init+0x64>)
 8000d90:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000d94:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8000d96:	4b14      	ldr	r3, [pc, #80]	; (8000de8 <MX_SPI5_Init+0x64>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8000d9c:	4b12      	ldr	r3, [pc, #72]	; (8000de8 <MX_SPI5_Init+0x64>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000da2:	4b11      	ldr	r3, [pc, #68]	; (8000de8 <MX_SPI5_Init+0x64>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000da8:	4b0f      	ldr	r3, [pc, #60]	; (8000de8 <MX_SPI5_Init+0x64>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8000dae:	4b0e      	ldr	r3, [pc, #56]	; (8000de8 <MX_SPI5_Init+0x64>)
 8000db0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000db4:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8000db6:	4b0c      	ldr	r3, [pc, #48]	; (8000de8 <MX_SPI5_Init+0x64>)
 8000db8:	2230      	movs	r2, #48	; 0x30
 8000dba:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000dbc:	4b0a      	ldr	r3, [pc, #40]	; (8000de8 <MX_SPI5_Init+0x64>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8000dc2:	4b09      	ldr	r3, [pc, #36]	; (8000de8 <MX_SPI5_Init+0x64>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000dc8:	4b07      	ldr	r3, [pc, #28]	; (8000de8 <MX_SPI5_Init+0x64>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8000dce:	4b06      	ldr	r3, [pc, #24]	; (8000de8 <MX_SPI5_Init+0x64>)
 8000dd0:	220a      	movs	r2, #10
 8000dd2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8000dd4:	4804      	ldr	r0, [pc, #16]	; (8000de8 <MX_SPI5_Init+0x64>)
 8000dd6:	f003 facb 	bl	8004370 <HAL_SPI_Init>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d001      	beq.n	8000de4 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8000de0:	f000 fa74 	bl	80012cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8000de4:	bf00      	nop
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	20000a80 	.word	0x20000a80
 8000dec:	40015000 	.word	0x40015000

08000df0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b08e      	sub	sp, #56	; 0x38
 8000df4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000df6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	601a      	str	r2, [r3, #0]
 8000dfe:	605a      	str	r2, [r3, #4]
 8000e00:	609a      	str	r2, [r3, #8]
 8000e02:	60da      	str	r2, [r3, #12]
 8000e04:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e06:	f107 031c 	add.w	r3, r7, #28
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	601a      	str	r2, [r3, #0]
 8000e0e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e10:	463b      	mov	r3, r7
 8000e12:	2200      	movs	r2, #0
 8000e14:	601a      	str	r2, [r3, #0]
 8000e16:	605a      	str	r2, [r3, #4]
 8000e18:	609a      	str	r2, [r3, #8]
 8000e1a:	60da      	str	r2, [r3, #12]
 8000e1c:	611a      	str	r2, [r3, #16]
 8000e1e:	615a      	str	r2, [r3, #20]
 8000e20:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000e22:	4b2f      	ldr	r3, [pc, #188]	; (8000ee0 <MX_TIM3_Init+0xf0>)
 8000e24:	4a2f      	ldr	r2, [pc, #188]	; (8000ee4 <MX_TIM3_Init+0xf4>)
 8000e26:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000e28:	4b2d      	ldr	r3, [pc, #180]	; (8000ee0 <MX_TIM3_Init+0xf0>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e2e:	4b2c      	ldr	r3, [pc, #176]	; (8000ee0 <MX_TIM3_Init+0xf0>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1;
 8000e34:	4b2a      	ldr	r3, [pc, #168]	; (8000ee0 <MX_TIM3_Init+0xf0>)
 8000e36:	2201      	movs	r2, #1
 8000e38:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e3a:	4b29      	ldr	r3, [pc, #164]	; (8000ee0 <MX_TIM3_Init+0xf0>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e40:	4b27      	ldr	r3, [pc, #156]	; (8000ee0 <MX_TIM3_Init+0xf0>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000e46:	4826      	ldr	r0, [pc, #152]	; (8000ee0 <MX_TIM3_Init+0xf0>)
 8000e48:	f003 fec4 	bl	8004bd4 <HAL_TIM_Base_Init>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000e52:	f000 fa3b 	bl	80012cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000e56:	4822      	ldr	r0, [pc, #136]	; (8000ee0 <MX_TIM3_Init+0xf0>)
 8000e58:	f003 ff0b 	bl	8004c72 <HAL_TIM_PWM_Init>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d001      	beq.n	8000e66 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000e62:	f000 fa33 	bl	80012cc <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8000e66:	2307      	movs	r3, #7
 8000e68:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8000e6a:	2350      	movs	r3, #80	; 0x50
 8000e6c:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	62fb      	str	r3, [r7, #44]	; 0x2c
  sSlaveConfig.TriggerFilter = 0;
 8000e72:	2300      	movs	r3, #0
 8000e74:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8000e76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	4818      	ldr	r0, [pc, #96]	; (8000ee0 <MX_TIM3_Init+0xf0>)
 8000e7e:	f004 f813 	bl	8004ea8 <HAL_TIM_SlaveConfigSynchro>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d001      	beq.n	8000e8c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8000e88:	f000 fa20 	bl	80012cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e90:	2300      	movs	r3, #0
 8000e92:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000e94:	f107 031c 	add.w	r3, r7, #28
 8000e98:	4619      	mov	r1, r3
 8000e9a:	4811      	ldr	r0, [pc, #68]	; (8000ee0 <MX_TIM3_Init+0xf0>)
 8000e9c:	f004 fb62 	bl	8005564 <HAL_TIMEx_MasterConfigSynchronization>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d001      	beq.n	8000eaa <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 8000ea6:	f000 fa11 	bl	80012cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000eaa:	2360      	movs	r3, #96	; 0x60
 8000eac:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000eba:	463b      	mov	r3, r7
 8000ebc:	2204      	movs	r2, #4
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	4807      	ldr	r0, [pc, #28]	; (8000ee0 <MX_TIM3_Init+0xf0>)
 8000ec2:	f003 ff2f 	bl	8004d24 <HAL_TIM_PWM_ConfigChannel>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d001      	beq.n	8000ed0 <MX_TIM3_Init+0xe0>
  {
    Error_Handler();
 8000ecc:	f000 f9fe 	bl	80012cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000ed0:	4803      	ldr	r0, [pc, #12]	; (8000ee0 <MX_TIM3_Init+0xf0>)
 8000ed2:	f000 fbb5 	bl	8001640 <HAL_TIM_MspPostInit>

}
 8000ed6:	bf00      	nop
 8000ed8:	3738      	adds	r7, #56	; 0x38
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	20000ad8 	.word	0x20000ad8
 8000ee4:	40000400 	.word	0x40000400

08000ee8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000eec:	4b11      	ldr	r3, [pc, #68]	; (8000f34 <MX_USART2_UART_Init+0x4c>)
 8000eee:	4a12      	ldr	r2, [pc, #72]	; (8000f38 <MX_USART2_UART_Init+0x50>)
 8000ef0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000ef2:	4b10      	ldr	r3, [pc, #64]	; (8000f34 <MX_USART2_UART_Init+0x4c>)
 8000ef4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ef8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000efa:	4b0e      	ldr	r3, [pc, #56]	; (8000f34 <MX_USART2_UART_Init+0x4c>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f00:	4b0c      	ldr	r3, [pc, #48]	; (8000f34 <MX_USART2_UART_Init+0x4c>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f06:	4b0b      	ldr	r3, [pc, #44]	; (8000f34 <MX_USART2_UART_Init+0x4c>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f0c:	4b09      	ldr	r3, [pc, #36]	; (8000f34 <MX_USART2_UART_Init+0x4c>)
 8000f0e:	220c      	movs	r2, #12
 8000f10:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f12:	4b08      	ldr	r3, [pc, #32]	; (8000f34 <MX_USART2_UART_Init+0x4c>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f18:	4b06      	ldr	r3, [pc, #24]	; (8000f34 <MX_USART2_UART_Init+0x4c>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f1e:	4805      	ldr	r0, [pc, #20]	; (8000f34 <MX_USART2_UART_Init+0x4c>)
 8000f20:	f004 fb8e 	bl	8005640 <HAL_UART_Init>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d001      	beq.n	8000f2e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000f2a:	f000 f9cf 	bl	80012cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f2e:	bf00      	nop
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	20000b20 	.word	0x20000b20
 8000f38:	40004400 	.word	0x40004400

08000f3c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f42:	2300      	movs	r3, #0
 8000f44:	607b      	str	r3, [r7, #4]
 8000f46:	4b0c      	ldr	r3, [pc, #48]	; (8000f78 <MX_DMA_Init+0x3c>)
 8000f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f4a:	4a0b      	ldr	r2, [pc, #44]	; (8000f78 <MX_DMA_Init+0x3c>)
 8000f4c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000f50:	6313      	str	r3, [r2, #48]	; 0x30
 8000f52:	4b09      	ldr	r3, [pc, #36]	; (8000f78 <MX_DMA_Init+0x3c>)
 8000f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f56:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f5a:	607b      	str	r3, [r7, #4]
 8000f5c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000f5e:	2200      	movs	r2, #0
 8000f60:	2100      	movs	r1, #0
 8000f62:	200e      	movs	r0, #14
 8000f64:	f000 fe5f 	bl	8001c26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000f68:	200e      	movs	r0, #14
 8000f6a:	f000 fe78 	bl	8001c5e <HAL_NVIC_EnableIRQ>

}
 8000f6e:	bf00      	nop
 8000f70:	3708      	adds	r7, #8
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	40023800 	.word	0x40023800

08000f7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b08a      	sub	sp, #40	; 0x28
 8000f80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f82:	f107 0314 	add.w	r3, r7, #20
 8000f86:	2200      	movs	r2, #0
 8000f88:	601a      	str	r2, [r3, #0]
 8000f8a:	605a      	str	r2, [r3, #4]
 8000f8c:	609a      	str	r2, [r3, #8]
 8000f8e:	60da      	str	r2, [r3, #12]
 8000f90:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f92:	2300      	movs	r3, #0
 8000f94:	613b      	str	r3, [r7, #16]
 8000f96:	4b3b      	ldr	r3, [pc, #236]	; (8001084 <MX_GPIO_Init+0x108>)
 8000f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9a:	4a3a      	ldr	r2, [pc, #232]	; (8001084 <MX_GPIO_Init+0x108>)
 8000f9c:	f043 0304 	orr.w	r3, r3, #4
 8000fa0:	6313      	str	r3, [r2, #48]	; 0x30
 8000fa2:	4b38      	ldr	r3, [pc, #224]	; (8001084 <MX_GPIO_Init+0x108>)
 8000fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fa6:	f003 0304 	and.w	r3, r3, #4
 8000faa:	613b      	str	r3, [r7, #16]
 8000fac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fae:	2300      	movs	r3, #0
 8000fb0:	60fb      	str	r3, [r7, #12]
 8000fb2:	4b34      	ldr	r3, [pc, #208]	; (8001084 <MX_GPIO_Init+0x108>)
 8000fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb6:	4a33      	ldr	r2, [pc, #204]	; (8001084 <MX_GPIO_Init+0x108>)
 8000fb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000fbc:	6313      	str	r3, [r2, #48]	; 0x30
 8000fbe:	4b31      	ldr	r3, [pc, #196]	; (8001084 <MX_GPIO_Init+0x108>)
 8000fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000fc6:	60fb      	str	r3, [r7, #12]
 8000fc8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fca:	2300      	movs	r3, #0
 8000fcc:	60bb      	str	r3, [r7, #8]
 8000fce:	4b2d      	ldr	r3, [pc, #180]	; (8001084 <MX_GPIO_Init+0x108>)
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd2:	4a2c      	ldr	r2, [pc, #176]	; (8001084 <MX_GPIO_Init+0x108>)
 8000fd4:	f043 0301 	orr.w	r3, r3, #1
 8000fd8:	6313      	str	r3, [r2, #48]	; 0x30
 8000fda:	4b2a      	ldr	r3, [pc, #168]	; (8001084 <MX_GPIO_Init+0x108>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fde:	f003 0301 	and.w	r3, r3, #1
 8000fe2:	60bb      	str	r3, [r7, #8]
 8000fe4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	607b      	str	r3, [r7, #4]
 8000fea:	4b26      	ldr	r3, [pc, #152]	; (8001084 <MX_GPIO_Init+0x108>)
 8000fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fee:	4a25      	ldr	r2, [pc, #148]	; (8001084 <MX_GPIO_Init+0x108>)
 8000ff0:	f043 0302 	orr.w	r3, r3, #2
 8000ff4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ff6:	4b23      	ldr	r3, [pc, #140]	; (8001084 <MX_GPIO_Init+0x108>)
 8000ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ffa:	f003 0302 	and.w	r3, r3, #2
 8000ffe:	607b      	str	r3, [r7, #4]
 8001000:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001002:	2200      	movs	r2, #0
 8001004:	2120      	movs	r1, #32
 8001006:	4820      	ldr	r0, [pc, #128]	; (8001088 <MX_GPIO_Init+0x10c>)
 8001008:	f001 fbc4 	bl	8002794 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 800100c:	2200      	movs	r2, #0
 800100e:	2102      	movs	r1, #2
 8001010:	481e      	ldr	r0, [pc, #120]	; (800108c <MX_GPIO_Init+0x110>)
 8001012:	f001 fbbf 	bl	8002794 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001016:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800101a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800101c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001020:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001022:	2300      	movs	r3, #0
 8001024:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001026:	f107 0314 	add.w	r3, r7, #20
 800102a:	4619      	mov	r1, r3
 800102c:	4818      	ldr	r0, [pc, #96]	; (8001090 <MX_GPIO_Init+0x114>)
 800102e:	f001 fa2d 	bl	800248c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001032:	2320      	movs	r3, #32
 8001034:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001036:	2301      	movs	r3, #1
 8001038:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103a:	2300      	movs	r3, #0
 800103c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800103e:	2300      	movs	r3, #0
 8001040:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001042:	f107 0314 	add.w	r3, r7, #20
 8001046:	4619      	mov	r1, r3
 8001048:	480f      	ldr	r0, [pc, #60]	; (8001088 <MX_GPIO_Init+0x10c>)
 800104a:	f001 fa1f 	bl	800248c <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 800104e:	2302      	movs	r3, #2
 8001050:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001052:	2301      	movs	r3, #1
 8001054:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001056:	2300      	movs	r3, #0
 8001058:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800105a:	2300      	movs	r3, #0
 800105c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 800105e:	f107 0314 	add.w	r3, r7, #20
 8001062:	4619      	mov	r1, r3
 8001064:	4809      	ldr	r0, [pc, #36]	; (800108c <MX_GPIO_Init+0x110>)
 8001066:	f001 fa11 	bl	800248c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800106a:	2200      	movs	r2, #0
 800106c:	2100      	movs	r1, #0
 800106e:	2028      	movs	r0, #40	; 0x28
 8001070:	f000 fdd9 	bl	8001c26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001074:	2028      	movs	r0, #40	; 0x28
 8001076:	f000 fdf2 	bl	8001c5e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800107a:	bf00      	nop
 800107c:	3728      	adds	r7, #40	; 0x28
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	40023800 	.word	0x40023800
 8001088:	40020000 	.word	0x40020000
 800108c:	40020400 	.word	0x40020400
 8001090:	40020800 	.word	0x40020800

08001094 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len) {
 8001094:	b580      	push	{r7, lr}
 8001096:	b086      	sub	sp, #24
 8001098:	af00      	add	r7, sp, #0
 800109a:	60f8      	str	r0, [r7, #12]
 800109c:	60b9      	str	r1, [r7, #8]
 800109e:	607a      	str	r2, [r7, #4]

	for (int DataIdx = 0; DataIdx < len; DataIdx++) {
 80010a0:	2300      	movs	r3, #0
 80010a2:	617b      	str	r3, [r7, #20]
 80010a4:	e009      	b.n	80010ba <_write+0x26>
		ITM_SendChar(*ptr++);
 80010a6:	68bb      	ldr	r3, [r7, #8]
 80010a8:	1c5a      	adds	r2, r3, #1
 80010aa:	60ba      	str	r2, [r7, #8]
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff fca2 	bl	80009f8 <ITM_SendChar>
	for (int DataIdx = 0; DataIdx < len; DataIdx++) {
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	3301      	adds	r3, #1
 80010b8:	617b      	str	r3, [r7, #20]
 80010ba:	697a      	ldr	r2, [r7, #20]
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	429a      	cmp	r2, r3
 80010c0:	dbf1      	blt.n	80010a6 <_write+0x12>
	}
	return len;
 80010c2:	687b      	ldr	r3, [r7, #4]
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	3718      	adds	r7, #24
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}

080010cc <HAL_I2S_RxCpltCallback>:

void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s) {
 80010cc:	b480      	push	{r7}
 80010ce:	b087      	sub	sp, #28
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
//	//MX_PDM2PCM_Process(&data_i2s[0], &processedData[0]);
//	myData = processedData[0];
//	full_i2s = 1;
	//myprintf("Reached Callback");
	uint32_t index;
	uint16_t * DataTempI2S = &(I2S_InternalBuffer[768/2U]);
 80010d4:	4b2a      	ldr	r3, [pc, #168]	; (8001180 <HAL_I2S_RxCpltCallback+0xb4>)
 80010d6:	613b      	str	r3, [r7, #16]
  uint8_t a,b;
  for(index=0; index<(768/2U); index++)
 80010d8:	2300      	movs	r3, #0
 80010da:	617b      	str	r3, [r7, #20]
 80010dc:	e03e      	b.n	800115c <HAL_I2S_RxCpltCallback+0x90>
  {
	  a = ((uint8_t *)(DataTempI2S))[(index*2U)];
 80010de:	697b      	ldr	r3, [r7, #20]
 80010e0:	005b      	lsls	r3, r3, #1
 80010e2:	693a      	ldr	r2, [r7, #16]
 80010e4:	4413      	add	r3, r2
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	73fb      	strb	r3, [r7, #15]
	 b = ((uint8_t *)(DataTempI2S))[(index*2U)+1U];
 80010ea:	697b      	ldr	r3, [r7, #20]
 80010ec:	005b      	lsls	r3, r3, #1
 80010ee:	3301      	adds	r3, #1
 80010f0:	693a      	ldr	r2, [r7, #16]
 80010f2:	4413      	add	r3, r2
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	73bb      	strb	r3, [r7, #14]
	 ((uint8_t *)(dataIn_PDM))[(index*2U)] = Channel_Demux[a & CHANNEL_DEMUX_MASK] | (Channel_Demux[b & CHANNEL_DEMUX_MASK] << 4);;
 80010f8:	7bfb      	ldrb	r3, [r7, #15]
 80010fa:	f003 0355 	and.w	r3, r3, #85	; 0x55
 80010fe:	4a21      	ldr	r2, [pc, #132]	; (8001184 <HAL_I2S_RxCpltCallback+0xb8>)
 8001100:	5cd3      	ldrb	r3, [r2, r3]
 8001102:	b25a      	sxtb	r2, r3
 8001104:	7bbb      	ldrb	r3, [r7, #14]
 8001106:	f003 0355 	and.w	r3, r3, #85	; 0x55
 800110a:	491e      	ldr	r1, [pc, #120]	; (8001184 <HAL_I2S_RxCpltCallback+0xb8>)
 800110c:	5ccb      	ldrb	r3, [r1, r3]
 800110e:	011b      	lsls	r3, r3, #4
 8001110:	b25b      	sxtb	r3, r3
 8001112:	4313      	orrs	r3, r2
 8001114:	b259      	sxtb	r1, r3
 8001116:	697b      	ldr	r3, [r7, #20]
 8001118:	005b      	lsls	r3, r3, #1
 800111a:	4a1b      	ldr	r2, [pc, #108]	; (8001188 <HAL_I2S_RxCpltCallback+0xbc>)
 800111c:	4413      	add	r3, r2
 800111e:	b2ca      	uxtb	r2, r1
 8001120:	701a      	strb	r2, [r3, #0]
	 ((uint8_t *)(dataIn_PDM))[(index*2U)+1U] = Channel_Demux[(a>>1) & CHANNEL_DEMUX_MASK] | (Channel_Demux[(b>>1) & CHANNEL_DEMUX_MASK] << 4);
 8001122:	7bfb      	ldrb	r3, [r7, #15]
 8001124:	085b      	lsrs	r3, r3, #1
 8001126:	b2db      	uxtb	r3, r3
 8001128:	f003 0355 	and.w	r3, r3, #85	; 0x55
 800112c:	4a15      	ldr	r2, [pc, #84]	; (8001184 <HAL_I2S_RxCpltCallback+0xb8>)
 800112e:	5cd3      	ldrb	r3, [r2, r3]
 8001130:	b25a      	sxtb	r2, r3
 8001132:	7bbb      	ldrb	r3, [r7, #14]
 8001134:	085b      	lsrs	r3, r3, #1
 8001136:	b2db      	uxtb	r3, r3
 8001138:	f003 0355 	and.w	r3, r3, #85	; 0x55
 800113c:	4911      	ldr	r1, [pc, #68]	; (8001184 <HAL_I2S_RxCpltCallback+0xb8>)
 800113e:	5ccb      	ldrb	r3, [r1, r3]
 8001140:	011b      	lsls	r3, r3, #4
 8001142:	b25b      	sxtb	r3, r3
 8001144:	4313      	orrs	r3, r2
 8001146:	b259      	sxtb	r1, r3
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	005b      	lsls	r3, r3, #1
 800114c:	3301      	adds	r3, #1
 800114e:	4a0e      	ldr	r2, [pc, #56]	; (8001188 <HAL_I2S_RxCpltCallback+0xbc>)
 8001150:	4413      	add	r3, r2
 8001152:	b2ca      	uxtb	r2, r1
 8001154:	701a      	strb	r2, [r3, #0]
  for(index=0; index<(768/2U); index++)
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	3301      	adds	r3, #1
 800115a:	617b      	str	r3, [r7, #20]
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	f5b3 7fc0 	cmp.w	r3, #384	; 0x180
 8001162:	d3bc      	bcc.n	80010de <HAL_I2S_RxCpltCallback+0x12>
  }
  full_i2s = 1;
 8001164:	4b09      	ldr	r3, [pc, #36]	; (800118c <HAL_I2S_RxCpltCallback+0xc0>)
 8001166:	2201      	movs	r2, #1
 8001168:	701a      	strb	r2, [r3, #0]
  myData = processedData[0];
 800116a:	4b09      	ldr	r3, [pc, #36]	; (8001190 <HAL_I2S_RxCpltCallback+0xc4>)
 800116c:	881a      	ldrh	r2, [r3, #0]
 800116e:	4b09      	ldr	r3, [pc, #36]	; (8001194 <HAL_I2S_RxCpltCallback+0xc8>)
 8001170:	801a      	strh	r2, [r3, #0]
}
 8001172:	bf00      	nop
 8001174:	371c      	adds	r7, #28
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop
 8001180:	20001524 	.word	0x20001524
 8001184:	20000448 	.word	0x20000448
 8001188:	20000b64 	.word	0x20000b64
 800118c:	20001827 	.word	0x20001827
 8001190:	20001164 	.word	0x20001164
 8001194:	20001824 	.word	0x20001824

08001198 <HAL_I2S_RxHalfCpltCallback>:

void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s) {
 8001198:	b480      	push	{r7}
 800119a:	b087      	sub	sp, #28
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
//			myprintf("Error is: %i", pcmErr);
//	}
//	myData = processedData[0];
//	half_i2s = 1;
	uint32_t index;
	uint16_t * DataTempI2S = I2S_InternalBuffer;
 80011a0:	4b2a      	ldr	r3, [pc, #168]	; (800124c <HAL_I2S_RxHalfCpltCallback+0xb4>)
 80011a2:	613b      	str	r3, [r7, #16]
  uint8_t a,b;
  for(index=0; index<384; index++)
 80011a4:	2300      	movs	r3, #0
 80011a6:	617b      	str	r3, [r7, #20]
 80011a8:	e03e      	b.n	8001228 <HAL_I2S_RxHalfCpltCallback+0x90>
  {
	a = ((uint8_t *)(DataTempI2S))[(index*2U)];
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	693a      	ldr	r2, [r7, #16]
 80011b0:	4413      	add	r3, r2
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	73fb      	strb	r3, [r7, #15]
	b = ((uint8_t *)(DataTempI2S))[(index*2U)+1U];
 80011b6:	697b      	ldr	r3, [r7, #20]
 80011b8:	005b      	lsls	r3, r3, #1
 80011ba:	3301      	adds	r3, #1
 80011bc:	693a      	ldr	r2, [r7, #16]
 80011be:	4413      	add	r3, r2
 80011c0:	781b      	ldrb	r3, [r3, #0]
 80011c2:	73bb      	strb	r3, [r7, #14]
	((uint8_t *)(dataIn_PDM))[(index*2U)] = Channel_Demux[a & CHANNEL_DEMUX_MASK] |
 80011c4:	7bfb      	ldrb	r3, [r7, #15]
 80011c6:	f003 0355 	and.w	r3, r3, #85	; 0x55
 80011ca:	4a21      	ldr	r2, [pc, #132]	; (8001250 <HAL_I2S_RxHalfCpltCallback+0xb8>)
 80011cc:	5cd3      	ldrb	r3, [r2, r3]
 80011ce:	b25a      	sxtb	r2, r3
	  (Channel_Demux[b & CHANNEL_DEMUX_MASK] << 4);;
 80011d0:	7bbb      	ldrb	r3, [r7, #14]
 80011d2:	f003 0355 	and.w	r3, r3, #85	; 0x55
 80011d6:	491e      	ldr	r1, [pc, #120]	; (8001250 <HAL_I2S_RxHalfCpltCallback+0xb8>)
 80011d8:	5ccb      	ldrb	r3, [r1, r3]
 80011da:	011b      	lsls	r3, r3, #4
	((uint8_t *)(dataIn_PDM))[(index*2U)] = Channel_Demux[a & CHANNEL_DEMUX_MASK] |
 80011dc:	b25b      	sxtb	r3, r3
 80011de:	4313      	orrs	r3, r2
 80011e0:	b259      	sxtb	r1, r3
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	005b      	lsls	r3, r3, #1
 80011e6:	4a1b      	ldr	r2, [pc, #108]	; (8001254 <HAL_I2S_RxHalfCpltCallback+0xbc>)
 80011e8:	4413      	add	r3, r2
 80011ea:	b2ca      	uxtb	r2, r1
 80011ec:	701a      	strb	r2, [r3, #0]
	  ((uint8_t *)(dataIn_PDM))[(index*2U)+1U] = Channel_Demux[(a>>1) & CHANNEL_DEMUX_MASK] |
 80011ee:	7bfb      	ldrb	r3, [r7, #15]
 80011f0:	085b      	lsrs	r3, r3, #1
 80011f2:	b2db      	uxtb	r3, r3
 80011f4:	f003 0355 	and.w	r3, r3, #85	; 0x55
 80011f8:	4a15      	ldr	r2, [pc, #84]	; (8001250 <HAL_I2S_RxHalfCpltCallback+0xb8>)
 80011fa:	5cd3      	ldrb	r3, [r2, r3]
 80011fc:	b25a      	sxtb	r2, r3
		(Channel_Demux[(b>>1) & CHANNEL_DEMUX_MASK] << 4);
 80011fe:	7bbb      	ldrb	r3, [r7, #14]
 8001200:	085b      	lsrs	r3, r3, #1
 8001202:	b2db      	uxtb	r3, r3
 8001204:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8001208:	4911      	ldr	r1, [pc, #68]	; (8001250 <HAL_I2S_RxHalfCpltCallback+0xb8>)
 800120a:	5ccb      	ldrb	r3, [r1, r3]
 800120c:	011b      	lsls	r3, r3, #4
	  ((uint8_t *)(dataIn_PDM))[(index*2U)+1U] = Channel_Demux[(a>>1) & CHANNEL_DEMUX_MASK] |
 800120e:	b25b      	sxtb	r3, r3
 8001210:	4313      	orrs	r3, r2
 8001212:	b259      	sxtb	r1, r3
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	005b      	lsls	r3, r3, #1
 8001218:	3301      	adds	r3, #1
 800121a:	4a0e      	ldr	r2, [pc, #56]	; (8001254 <HAL_I2S_RxHalfCpltCallback+0xbc>)
 800121c:	4413      	add	r3, r2
 800121e:	b2ca      	uxtb	r2, r1
 8001220:	701a      	strb	r2, [r3, #0]
  for(index=0; index<384; index++)
 8001222:	697b      	ldr	r3, [r7, #20]
 8001224:	3301      	adds	r3, #1
 8001226:	617b      	str	r3, [r7, #20]
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	f5b3 7fc0 	cmp.w	r3, #384	; 0x180
 800122e:	d3bc      	bcc.n	80011aa <HAL_I2S_RxHalfCpltCallback+0x12>
  }
  myData = processedData[0];
 8001230:	4b09      	ldr	r3, [pc, #36]	; (8001258 <HAL_I2S_RxHalfCpltCallback+0xc0>)
 8001232:	881a      	ldrh	r2, [r3, #0]
 8001234:	4b09      	ldr	r3, [pc, #36]	; (800125c <HAL_I2S_RxHalfCpltCallback+0xc4>)
 8001236:	801a      	strh	r2, [r3, #0]
  half_i2s = 1;
 8001238:	4b09      	ldr	r3, [pc, #36]	; (8001260 <HAL_I2S_RxHalfCpltCallback+0xc8>)
 800123a:	2201      	movs	r2, #1
 800123c:	701a      	strb	r2, [r3, #0]
}
 800123e:	bf00      	nop
 8001240:	371c      	adds	r7, #28
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	20001224 	.word	0x20001224
 8001250:	20000448 	.word	0x20000448
 8001254:	20000b64 	.word	0x20000b64
 8001258:	20001164 	.word	0x20001164
 800125c:	20001824 	.word	0x20001824
 8001260:	20001826 	.word	0x20001826

08001264 <CONVERT_AUDIO_IN_PDMToPCM>:

//TODO: might need different filter handlers
int32_t CONVERT_AUDIO_IN_PDMToPCM(uint16_t *PDMBuf, uint16_t *PCMBuf) {
 8001264:	b580      	push	{r7, lr}
 8001266:	b084      	sub	sp, #16
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
 800126c:	6039      	str	r1, [r7, #0]
	uint32_t index;
	for(index = 0; index < NUM_AUDIO_IN_CHANNELS; index++) {
 800126e:	2300      	movs	r3, #0
 8001270:	60fb      	str	r3, [r7, #12]
 8001272:	e00d      	b.n	8001290 <CONVERT_AUDIO_IN_PDMToPCM+0x2c>
		(void)PDM_Filter(&((uint8_t*)(PDMBuf))[index], (uint16_t*)&(PCMBuf[index]), &PDM1_filter_handler);
 8001274:	687a      	ldr	r2, [r7, #4]
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	18d0      	adds	r0, r2, r3
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	005b      	lsls	r3, r3, #1
 800127e:	683a      	ldr	r2, [r7, #0]
 8001280:	4413      	add	r3, r2
 8001282:	4a07      	ldr	r2, [pc, #28]	; (80012a0 <CONVERT_AUDIO_IN_PDMToPCM+0x3c>)
 8001284:	4619      	mov	r1, r3
 8001286:	f009 fd9f 	bl	800adc8 <PDM_Filter>
	for(index = 0; index < NUM_AUDIO_IN_CHANNELS; index++) {
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	3301      	adds	r3, #1
 800128e:	60fb      	str	r3, [r7, #12]
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	2b01      	cmp	r3, #1
 8001294:	d9ee      	bls.n	8001274 <CONVERT_AUDIO_IN_PDMToPCM+0x10>
	}
	return 1;
 8001296:	2301      	movs	r3, #1
}
 8001298:	4618      	mov	r0, r3
 800129a:	3710      	adds	r7, #16
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	2000197c 	.word	0x2000197c

080012a4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == B1_Pin) {
 80012ae:	88fb      	ldrh	r3, [r7, #6]
 80012b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80012b4:	d102      	bne.n	80012bc <HAL_GPIO_EXTI_Callback+0x18>
		button_flag = 1;
 80012b6:	4b04      	ldr	r3, [pc, #16]	; (80012c8 <HAL_GPIO_EXTI_Callback+0x24>)
 80012b8:	2201      	movs	r2, #1
 80012ba:	701a      	strb	r2, [r3, #0]
	}
}
 80012bc:	bf00      	nop
 80012be:	370c      	adds	r7, #12
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr
 80012c8:	20001828 	.word	0x20001828

080012cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012d0:	b672      	cpsid	i
}
 80012d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012d4:	e7fe      	b.n	80012d4 <Error_Handler+0x8>
	...

080012d8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012de:	2300      	movs	r3, #0
 80012e0:	607b      	str	r3, [r7, #4]
 80012e2:	4b10      	ldr	r3, [pc, #64]	; (8001324 <HAL_MspInit+0x4c>)
 80012e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012e6:	4a0f      	ldr	r2, [pc, #60]	; (8001324 <HAL_MspInit+0x4c>)
 80012e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012ec:	6453      	str	r3, [r2, #68]	; 0x44
 80012ee:	4b0d      	ldr	r3, [pc, #52]	; (8001324 <HAL_MspInit+0x4c>)
 80012f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012f6:	607b      	str	r3, [r7, #4]
 80012f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012fa:	2300      	movs	r3, #0
 80012fc:	603b      	str	r3, [r7, #0]
 80012fe:	4b09      	ldr	r3, [pc, #36]	; (8001324 <HAL_MspInit+0x4c>)
 8001300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001302:	4a08      	ldr	r2, [pc, #32]	; (8001324 <HAL_MspInit+0x4c>)
 8001304:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001308:	6413      	str	r3, [r2, #64]	; 0x40
 800130a:	4b06      	ldr	r3, [pc, #24]	; (8001324 <HAL_MspInit+0x4c>)
 800130c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800130e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001312:	603b      	str	r3, [r7, #0]
 8001314:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001316:	2007      	movs	r0, #7
 8001318:	f000 fc7a 	bl	8001c10 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800131c:	bf00      	nop
 800131e:	3708      	adds	r7, #8
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	40023800 	.word	0x40023800

08001328 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001328:	b480      	push	{r7}
 800132a:	b085      	sub	sp, #20
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4a0b      	ldr	r2, [pc, #44]	; (8001364 <HAL_CRC_MspInit+0x3c>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d10d      	bne.n	8001356 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800133a:	2300      	movs	r3, #0
 800133c:	60fb      	str	r3, [r7, #12]
 800133e:	4b0a      	ldr	r3, [pc, #40]	; (8001368 <HAL_CRC_MspInit+0x40>)
 8001340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001342:	4a09      	ldr	r2, [pc, #36]	; (8001368 <HAL_CRC_MspInit+0x40>)
 8001344:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001348:	6313      	str	r3, [r2, #48]	; 0x30
 800134a:	4b07      	ldr	r3, [pc, #28]	; (8001368 <HAL_CRC_MspInit+0x40>)
 800134c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001352:	60fb      	str	r3, [r7, #12]
 8001354:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8001356:	bf00      	nop
 8001358:	3714      	adds	r7, #20
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop
 8001364:	40023000 	.word	0x40023000
 8001368:	40023800 	.word	0x40023800

0800136c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b090      	sub	sp, #64	; 0x40
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001374:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001378:	2200      	movs	r2, #0
 800137a:	601a      	str	r2, [r3, #0]
 800137c:	605a      	str	r2, [r3, #4]
 800137e:	609a      	str	r2, [r3, #8]
 8001380:	60da      	str	r2, [r3, #12]
 8001382:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001384:	f107 0314 	add.w	r3, r7, #20
 8001388:	2200      	movs	r2, #0
 800138a:	601a      	str	r2, [r3, #0]
 800138c:	605a      	str	r2, [r3, #4]
 800138e:	609a      	str	r2, [r3, #8]
 8001390:	60da      	str	r2, [r3, #12]
 8001392:	611a      	str	r2, [r3, #16]
 8001394:	615a      	str	r2, [r3, #20]
  if(hi2s->Instance==SPI2)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4a4b      	ldr	r2, [pc, #300]	; (80014c8 <HAL_I2S_MspInit+0x15c>)
 800139c:	4293      	cmp	r3, r2
 800139e:	f040 808f 	bne.w	80014c0 <HAL_I2S_MspInit+0x154>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80013a2:	2301      	movs	r3, #1
 80013a4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 344;
 80013a6:	f44f 73ac 	mov.w	r3, #344	; 0x158
 80013aa:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 7;
 80013ac:	2307      	movs	r3, #7
 80013ae:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 4;
 80013b0:	2304      	movs	r3, #4
 80013b2:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013b4:	f107 0314 	add.w	r3, r7, #20
 80013b8:	4618      	mov	r0, r3
 80013ba:	f002 fe89 	bl	80040d0 <HAL_RCCEx_PeriphCLKConfig>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d001      	beq.n	80013c8 <HAL_I2S_MspInit+0x5c>
    {
      Error_Handler();
 80013c4:	f7ff ff82 	bl	80012cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80013c8:	2300      	movs	r3, #0
 80013ca:	613b      	str	r3, [r7, #16]
 80013cc:	4b3f      	ldr	r3, [pc, #252]	; (80014cc <HAL_I2S_MspInit+0x160>)
 80013ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013d0:	4a3e      	ldr	r2, [pc, #248]	; (80014cc <HAL_I2S_MspInit+0x160>)
 80013d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013d6:	6413      	str	r3, [r2, #64]	; 0x40
 80013d8:	4b3c      	ldr	r3, [pc, #240]	; (80014cc <HAL_I2S_MspInit+0x160>)
 80013da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013e0:	613b      	str	r3, [r7, #16]
 80013e2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013e4:	2300      	movs	r3, #0
 80013e6:	60fb      	str	r3, [r7, #12]
 80013e8:	4b38      	ldr	r3, [pc, #224]	; (80014cc <HAL_I2S_MspInit+0x160>)
 80013ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ec:	4a37      	ldr	r2, [pc, #220]	; (80014cc <HAL_I2S_MspInit+0x160>)
 80013ee:	f043 0304 	orr.w	r3, r3, #4
 80013f2:	6313      	str	r3, [r2, #48]	; 0x30
 80013f4:	4b35      	ldr	r3, [pc, #212]	; (80014cc <HAL_I2S_MspInit+0x160>)
 80013f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f8:	f003 0304 	and.w	r3, r3, #4
 80013fc:	60fb      	str	r3, [r7, #12]
 80013fe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001400:	2300      	movs	r3, #0
 8001402:	60bb      	str	r3, [r7, #8]
 8001404:	4b31      	ldr	r3, [pc, #196]	; (80014cc <HAL_I2S_MspInit+0x160>)
 8001406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001408:	4a30      	ldr	r2, [pc, #192]	; (80014cc <HAL_I2S_MspInit+0x160>)
 800140a:	f043 0302 	orr.w	r3, r3, #2
 800140e:	6313      	str	r3, [r2, #48]	; 0x30
 8001410:	4b2e      	ldr	r3, [pc, #184]	; (80014cc <HAL_I2S_MspInit+0x160>)
 8001412:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001414:	f003 0302 	and.w	r3, r3, #2
 8001418:	60bb      	str	r3, [r7, #8]
 800141a:	68bb      	ldr	r3, [r7, #8]
    /**I2S2 GPIO Configuration
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800141c:	2308      	movs	r3, #8
 800141e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001420:	2302      	movs	r3, #2
 8001422:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001424:	2300      	movs	r3, #0
 8001426:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001428:	2300      	movs	r3, #0
 800142a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800142c:	2305      	movs	r3, #5
 800142e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001430:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001434:	4619      	mov	r1, r3
 8001436:	4826      	ldr	r0, [pc, #152]	; (80014d0 <HAL_I2S_MspInit+0x164>)
 8001438:	f001 f828 	bl	800248c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 800143c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001440:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001442:	2302      	movs	r3, #2
 8001444:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001446:	2300      	movs	r3, #0
 8001448:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800144a:	2300      	movs	r3, #0
 800144c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800144e:	2305      	movs	r3, #5
 8001450:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001452:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001456:	4619      	mov	r1, r3
 8001458:	481e      	ldr	r0, [pc, #120]	; (80014d4 <HAL_I2S_MspInit+0x168>)
 800145a:	f001 f817 	bl	800248c <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 800145e:	4b1e      	ldr	r3, [pc, #120]	; (80014d8 <HAL_I2S_MspInit+0x16c>)
 8001460:	4a1e      	ldr	r2, [pc, #120]	; (80014dc <HAL_I2S_MspInit+0x170>)
 8001462:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8001464:	4b1c      	ldr	r3, [pc, #112]	; (80014d8 <HAL_I2S_MspInit+0x16c>)
 8001466:	2200      	movs	r2, #0
 8001468:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800146a:	4b1b      	ldr	r3, [pc, #108]	; (80014d8 <HAL_I2S_MspInit+0x16c>)
 800146c:	2200      	movs	r2, #0
 800146e:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001470:	4b19      	ldr	r3, [pc, #100]	; (80014d8 <HAL_I2S_MspInit+0x16c>)
 8001472:	2200      	movs	r2, #0
 8001474:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001476:	4b18      	ldr	r3, [pc, #96]	; (80014d8 <HAL_I2S_MspInit+0x16c>)
 8001478:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800147c:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800147e:	4b16      	ldr	r3, [pc, #88]	; (80014d8 <HAL_I2S_MspInit+0x16c>)
 8001480:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001484:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001486:	4b14      	ldr	r3, [pc, #80]	; (80014d8 <HAL_I2S_MspInit+0x16c>)
 8001488:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800148c:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 800148e:	4b12      	ldr	r3, [pc, #72]	; (80014d8 <HAL_I2S_MspInit+0x16c>)
 8001490:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001494:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001496:	4b10      	ldr	r3, [pc, #64]	; (80014d8 <HAL_I2S_MspInit+0x16c>)
 8001498:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800149c:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800149e:	4b0e      	ldr	r3, [pc, #56]	; (80014d8 <HAL_I2S_MspInit+0x16c>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80014a4:	480c      	ldr	r0, [pc, #48]	; (80014d8 <HAL_I2S_MspInit+0x16c>)
 80014a6:	f000 fc11 	bl	8001ccc <HAL_DMA_Init>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <HAL_I2S_MspInit+0x148>
    {
      Error_Handler();
 80014b0:	f7ff ff0c 	bl	80012cc <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	4a08      	ldr	r2, [pc, #32]	; (80014d8 <HAL_I2S_MspInit+0x16c>)
 80014b8:	63da      	str	r2, [r3, #60]	; 0x3c
 80014ba:	4a07      	ldr	r2, [pc, #28]	; (80014d8 <HAL_I2S_MspInit+0x16c>)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80014c0:	bf00      	nop
 80014c2:	3740      	adds	r7, #64	; 0x40
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	40003800 	.word	0x40003800
 80014cc:	40023800 	.word	0x40023800
 80014d0:	40020800 	.word	0x40020800
 80014d4:	40020400 	.word	0x40020400
 80014d8:	20000a20 	.word	0x20000a20
 80014dc:	40026058 	.word	0x40026058

080014e0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b08a      	sub	sp, #40	; 0x28
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e8:	f107 0314 	add.w	r3, r7, #20
 80014ec:	2200      	movs	r2, #0
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	605a      	str	r2, [r3, #4]
 80014f2:	609a      	str	r2, [r3, #8]
 80014f4:	60da      	str	r2, [r3, #12]
 80014f6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a28      	ldr	r2, [pc, #160]	; (80015a0 <HAL_SPI_MspInit+0xc0>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d14a      	bne.n	8001598 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001502:	2300      	movs	r3, #0
 8001504:	613b      	str	r3, [r7, #16]
 8001506:	4b27      	ldr	r3, [pc, #156]	; (80015a4 <HAL_SPI_MspInit+0xc4>)
 8001508:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800150a:	4a26      	ldr	r2, [pc, #152]	; (80015a4 <HAL_SPI_MspInit+0xc4>)
 800150c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001510:	6453      	str	r3, [r2, #68]	; 0x44
 8001512:	4b24      	ldr	r3, [pc, #144]	; (80015a4 <HAL_SPI_MspInit+0xc4>)
 8001514:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001516:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800151a:	613b      	str	r3, [r7, #16]
 800151c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800151e:	2300      	movs	r3, #0
 8001520:	60fb      	str	r3, [r7, #12]
 8001522:	4b20      	ldr	r3, [pc, #128]	; (80015a4 <HAL_SPI_MspInit+0xc4>)
 8001524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001526:	4a1f      	ldr	r2, [pc, #124]	; (80015a4 <HAL_SPI_MspInit+0xc4>)
 8001528:	f043 0302 	orr.w	r3, r3, #2
 800152c:	6313      	str	r3, [r2, #48]	; 0x30
 800152e:	4b1d      	ldr	r3, [pc, #116]	; (80015a4 <HAL_SPI_MspInit+0xc4>)
 8001530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001532:	f003 0302 	and.w	r3, r3, #2
 8001536:	60fb      	str	r3, [r7, #12]
 8001538:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800153a:	2300      	movs	r3, #0
 800153c:	60bb      	str	r3, [r7, #8]
 800153e:	4b19      	ldr	r3, [pc, #100]	; (80015a4 <HAL_SPI_MspInit+0xc4>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001542:	4a18      	ldr	r2, [pc, #96]	; (80015a4 <HAL_SPI_MspInit+0xc4>)
 8001544:	f043 0301 	orr.w	r3, r3, #1
 8001548:	6313      	str	r3, [r2, #48]	; 0x30
 800154a:	4b16      	ldr	r3, [pc, #88]	; (80015a4 <HAL_SPI_MspInit+0xc4>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154e:	f003 0301 	and.w	r3, r3, #1
 8001552:	60bb      	str	r3, [r7, #8]
 8001554:	68bb      	ldr	r3, [r7, #8]
    /**SPI5 GPIO Configuration
    PB0     ------> SPI5_SCK
    PA10     ------> SPI5_MOSI
    PA12     ------> SPI5_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001556:	2301      	movs	r3, #1
 8001558:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800155a:	2302      	movs	r3, #2
 800155c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155e:	2300      	movs	r3, #0
 8001560:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001562:	2303      	movs	r3, #3
 8001564:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 8001566:	2306      	movs	r3, #6
 8001568:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800156a:	f107 0314 	add.w	r3, r7, #20
 800156e:	4619      	mov	r1, r3
 8001570:	480d      	ldr	r0, [pc, #52]	; (80015a8 <HAL_SPI_MspInit+0xc8>)
 8001572:	f000 ff8b 	bl	800248c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8001576:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800157a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800157c:	2302      	movs	r3, #2
 800157e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001580:	2300      	movs	r3, #0
 8001582:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001584:	2303      	movs	r3, #3
 8001586:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 8001588:	2306      	movs	r3, #6
 800158a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800158c:	f107 0314 	add.w	r3, r7, #20
 8001590:	4619      	mov	r1, r3
 8001592:	4806      	ldr	r0, [pc, #24]	; (80015ac <HAL_SPI_MspInit+0xcc>)
 8001594:	f000 ff7a 	bl	800248c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8001598:	bf00      	nop
 800159a:	3728      	adds	r7, #40	; 0x28
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	40015000 	.word	0x40015000
 80015a4:	40023800 	.word	0x40023800
 80015a8:	40020400 	.word	0x40020400
 80015ac:	40020000 	.word	0x40020000

080015b0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b08a      	sub	sp, #40	; 0x28
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b8:	f107 0314 	add.w	r3, r7, #20
 80015bc:	2200      	movs	r2, #0
 80015be:	601a      	str	r2, [r3, #0]
 80015c0:	605a      	str	r2, [r3, #4]
 80015c2:	609a      	str	r2, [r3, #8]
 80015c4:	60da      	str	r2, [r3, #12]
 80015c6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM3)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a19      	ldr	r2, [pc, #100]	; (8001634 <HAL_TIM_Base_MspInit+0x84>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d12b      	bne.n	800162a <HAL_TIM_Base_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80015d2:	2300      	movs	r3, #0
 80015d4:	613b      	str	r3, [r7, #16]
 80015d6:	4b18      	ldr	r3, [pc, #96]	; (8001638 <HAL_TIM_Base_MspInit+0x88>)
 80015d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015da:	4a17      	ldr	r2, [pc, #92]	; (8001638 <HAL_TIM_Base_MspInit+0x88>)
 80015dc:	f043 0302 	orr.w	r3, r3, #2
 80015e0:	6413      	str	r3, [r2, #64]	; 0x40
 80015e2:	4b15      	ldr	r3, [pc, #84]	; (8001638 <HAL_TIM_Base_MspInit+0x88>)
 80015e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e6:	f003 0302 	and.w	r3, r3, #2
 80015ea:	613b      	str	r3, [r7, #16]
 80015ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ee:	2300      	movs	r3, #0
 80015f0:	60fb      	str	r3, [r7, #12]
 80015f2:	4b11      	ldr	r3, [pc, #68]	; (8001638 <HAL_TIM_Base_MspInit+0x88>)
 80015f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f6:	4a10      	ldr	r2, [pc, #64]	; (8001638 <HAL_TIM_Base_MspInit+0x88>)
 80015f8:	f043 0301 	orr.w	r3, r3, #1
 80015fc:	6313      	str	r3, [r2, #48]	; 0x30
 80015fe:	4b0e      	ldr	r3, [pc, #56]	; (8001638 <HAL_TIM_Base_MspInit+0x88>)
 8001600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001602:	f003 0301 	and.w	r3, r3, #1
 8001606:	60fb      	str	r3, [r7, #12]
 8001608:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800160a:	2340      	movs	r3, #64	; 0x40
 800160c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800160e:	2302      	movs	r3, #2
 8001610:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001612:	2300      	movs	r3, #0
 8001614:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001616:	2300      	movs	r3, #0
 8001618:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800161a:	2302      	movs	r3, #2
 800161c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800161e:	f107 0314 	add.w	r3, r7, #20
 8001622:	4619      	mov	r1, r3
 8001624:	4805      	ldr	r0, [pc, #20]	; (800163c <HAL_TIM_Base_MspInit+0x8c>)
 8001626:	f000 ff31 	bl	800248c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800162a:	bf00      	nop
 800162c:	3728      	adds	r7, #40	; 0x28
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	40000400 	.word	0x40000400
 8001638:	40023800 	.word	0x40023800
 800163c:	40020000 	.word	0x40020000

08001640 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b088      	sub	sp, #32
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001648:	f107 030c 	add.w	r3, r7, #12
 800164c:	2200      	movs	r2, #0
 800164e:	601a      	str	r2, [r3, #0]
 8001650:	605a      	str	r2, [r3, #4]
 8001652:	609a      	str	r2, [r3, #8]
 8001654:	60da      	str	r2, [r3, #12]
 8001656:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a12      	ldr	r2, [pc, #72]	; (80016a8 <HAL_TIM_MspPostInit+0x68>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d11d      	bne.n	800169e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001662:	2300      	movs	r3, #0
 8001664:	60bb      	str	r3, [r7, #8]
 8001666:	4b11      	ldr	r3, [pc, #68]	; (80016ac <HAL_TIM_MspPostInit+0x6c>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166a:	4a10      	ldr	r2, [pc, #64]	; (80016ac <HAL_TIM_MspPostInit+0x6c>)
 800166c:	f043 0301 	orr.w	r3, r3, #1
 8001670:	6313      	str	r3, [r2, #48]	; 0x30
 8001672:	4b0e      	ldr	r3, [pc, #56]	; (80016ac <HAL_TIM_MspPostInit+0x6c>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001676:	f003 0301 	and.w	r3, r3, #1
 800167a:	60bb      	str	r3, [r7, #8]
 800167c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800167e:	2380      	movs	r3, #128	; 0x80
 8001680:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001682:	2302      	movs	r3, #2
 8001684:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001686:	2300      	movs	r3, #0
 8001688:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800168a:	2300      	movs	r3, #0
 800168c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800168e:	2302      	movs	r3, #2
 8001690:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001692:	f107 030c 	add.w	r3, r7, #12
 8001696:	4619      	mov	r1, r3
 8001698:	4805      	ldr	r0, [pc, #20]	; (80016b0 <HAL_TIM_MspPostInit+0x70>)
 800169a:	f000 fef7 	bl	800248c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800169e:	bf00      	nop
 80016a0:	3720      	adds	r7, #32
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	40000400 	.word	0x40000400
 80016ac:	40023800 	.word	0x40023800
 80016b0:	40020000 	.word	0x40020000

080016b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b08a      	sub	sp, #40	; 0x28
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016bc:	f107 0314 	add.w	r3, r7, #20
 80016c0:	2200      	movs	r2, #0
 80016c2:	601a      	str	r2, [r3, #0]
 80016c4:	605a      	str	r2, [r3, #4]
 80016c6:	609a      	str	r2, [r3, #8]
 80016c8:	60da      	str	r2, [r3, #12]
 80016ca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a19      	ldr	r2, [pc, #100]	; (8001738 <HAL_UART_MspInit+0x84>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d12b      	bne.n	800172e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80016d6:	2300      	movs	r3, #0
 80016d8:	613b      	str	r3, [r7, #16]
 80016da:	4b18      	ldr	r3, [pc, #96]	; (800173c <HAL_UART_MspInit+0x88>)
 80016dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016de:	4a17      	ldr	r2, [pc, #92]	; (800173c <HAL_UART_MspInit+0x88>)
 80016e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016e4:	6413      	str	r3, [r2, #64]	; 0x40
 80016e6:	4b15      	ldr	r3, [pc, #84]	; (800173c <HAL_UART_MspInit+0x88>)
 80016e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ee:	613b      	str	r3, [r7, #16]
 80016f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016f2:	2300      	movs	r3, #0
 80016f4:	60fb      	str	r3, [r7, #12]
 80016f6:	4b11      	ldr	r3, [pc, #68]	; (800173c <HAL_UART_MspInit+0x88>)
 80016f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fa:	4a10      	ldr	r2, [pc, #64]	; (800173c <HAL_UART_MspInit+0x88>)
 80016fc:	f043 0301 	orr.w	r3, r3, #1
 8001700:	6313      	str	r3, [r2, #48]	; 0x30
 8001702:	4b0e      	ldr	r3, [pc, #56]	; (800173c <HAL_UART_MspInit+0x88>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001706:	f003 0301 	and.w	r3, r3, #1
 800170a:	60fb      	str	r3, [r7, #12]
 800170c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800170e:	230c      	movs	r3, #12
 8001710:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001712:	2302      	movs	r3, #2
 8001714:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001716:	2300      	movs	r3, #0
 8001718:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800171a:	2303      	movs	r3, #3
 800171c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800171e:	2307      	movs	r3, #7
 8001720:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001722:	f107 0314 	add.w	r3, r7, #20
 8001726:	4619      	mov	r1, r3
 8001728:	4805      	ldr	r0, [pc, #20]	; (8001740 <HAL_UART_MspInit+0x8c>)
 800172a:	f000 feaf 	bl	800248c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800172e:	bf00      	nop
 8001730:	3728      	adds	r7, #40	; 0x28
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	40004400 	.word	0x40004400
 800173c:	40023800 	.word	0x40023800
 8001740:	40020000 	.word	0x40020000

08001744 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001748:	e7fe      	b.n	8001748 <NMI_Handler+0x4>

0800174a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800174a:	b480      	push	{r7}
 800174c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800174e:	e7fe      	b.n	800174e <HardFault_Handler+0x4>

08001750 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001754:	e7fe      	b.n	8001754 <MemManage_Handler+0x4>

08001756 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001756:	b480      	push	{r7}
 8001758:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800175a:	e7fe      	b.n	800175a <BusFault_Handler+0x4>

0800175c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001760:	e7fe      	b.n	8001760 <UsageFault_Handler+0x4>

08001762 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001762:	b480      	push	{r7}
 8001764:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001766:	bf00      	nop
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr

08001770 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001774:	bf00      	nop
 8001776:	46bd      	mov	sp, r7
 8001778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177c:	4770      	bx	lr

0800177e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800177e:	b480      	push	{r7}
 8001780:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001782:	bf00      	nop
 8001784:	46bd      	mov	sp, r7
 8001786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178a:	4770      	bx	lr

0800178c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001790:	f000 f92a 	bl	80019e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001794:	bf00      	nop
 8001796:	bd80      	pop	{r7, pc}

08001798 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800179c:	4802      	ldr	r0, [pc, #8]	; (80017a8 <DMA1_Stream3_IRQHandler+0x10>)
 800179e:	f000 fc0b 	bl	8001fb8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80017a2:	bf00      	nop
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	20000a20 	.word	0x20000a20

080017ac <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80017b0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80017b4:	f001 f822 	bl	80027fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80017b8:	bf00      	nop
 80017ba:	bd80      	pop	{r7, pc}

080017bc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b086      	sub	sp, #24
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	60f8      	str	r0, [r7, #12]
 80017c4:	60b9      	str	r1, [r7, #8]
 80017c6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017c8:	2300      	movs	r3, #0
 80017ca:	617b      	str	r3, [r7, #20]
 80017cc:	e00a      	b.n	80017e4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017ce:	f3af 8000 	nop.w
 80017d2:	4601      	mov	r1, r0
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	1c5a      	adds	r2, r3, #1
 80017d8:	60ba      	str	r2, [r7, #8]
 80017da:	b2ca      	uxtb	r2, r1
 80017dc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	3301      	adds	r3, #1
 80017e2:	617b      	str	r3, [r7, #20]
 80017e4:	697a      	ldr	r2, [r7, #20]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	429a      	cmp	r2, r3
 80017ea:	dbf0      	blt.n	80017ce <_read+0x12>
  }

  return len;
 80017ec:	687b      	ldr	r3, [r7, #4]
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	3718      	adds	r7, #24
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}

080017f6 <_close>:
  }
  return len;
}

int _close(int file)
{
 80017f6:	b480      	push	{r7}
 80017f8:	b083      	sub	sp, #12
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001802:	4618      	mov	r0, r3
 8001804:	370c      	adds	r7, #12
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr

0800180e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800180e:	b480      	push	{r7}
 8001810:	b083      	sub	sp, #12
 8001812:	af00      	add	r7, sp, #0
 8001814:	6078      	str	r0, [r7, #4]
 8001816:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800181e:	605a      	str	r2, [r3, #4]
  return 0;
 8001820:	2300      	movs	r3, #0
}
 8001822:	4618      	mov	r0, r3
 8001824:	370c      	adds	r7, #12
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr

0800182e <_isatty>:

int _isatty(int file)
{
 800182e:	b480      	push	{r7}
 8001830:	b083      	sub	sp, #12
 8001832:	af00      	add	r7, sp, #0
 8001834:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001836:	2301      	movs	r3, #1
}
 8001838:	4618      	mov	r0, r3
 800183a:	370c      	adds	r7, #12
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr

08001844 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001844:	b480      	push	{r7}
 8001846:	b085      	sub	sp, #20
 8001848:	af00      	add	r7, sp, #0
 800184a:	60f8      	str	r0, [r7, #12]
 800184c:	60b9      	str	r1, [r7, #8]
 800184e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001850:	2300      	movs	r3, #0
}
 8001852:	4618      	mov	r0, r3
 8001854:	3714      	adds	r7, #20
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
	...

08001860 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b086      	sub	sp, #24
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001868:	4a14      	ldr	r2, [pc, #80]	; (80018bc <_sbrk+0x5c>)
 800186a:	4b15      	ldr	r3, [pc, #84]	; (80018c0 <_sbrk+0x60>)
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001874:	4b13      	ldr	r3, [pc, #76]	; (80018c4 <_sbrk+0x64>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d102      	bne.n	8001882 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800187c:	4b11      	ldr	r3, [pc, #68]	; (80018c4 <_sbrk+0x64>)
 800187e:	4a12      	ldr	r2, [pc, #72]	; (80018c8 <_sbrk+0x68>)
 8001880:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001882:	4b10      	ldr	r3, [pc, #64]	; (80018c4 <_sbrk+0x64>)
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4413      	add	r3, r2
 800188a:	693a      	ldr	r2, [r7, #16]
 800188c:	429a      	cmp	r2, r3
 800188e:	d207      	bcs.n	80018a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001890:	f009 fd84 	bl	800b39c <__errno>
 8001894:	4603      	mov	r3, r0
 8001896:	220c      	movs	r2, #12
 8001898:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800189a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800189e:	e009      	b.n	80018b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018a0:	4b08      	ldr	r3, [pc, #32]	; (80018c4 <_sbrk+0x64>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018a6:	4b07      	ldr	r3, [pc, #28]	; (80018c4 <_sbrk+0x64>)
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4413      	add	r3, r2
 80018ae:	4a05      	ldr	r2, [pc, #20]	; (80018c4 <_sbrk+0x64>)
 80018b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018b2:	68fb      	ldr	r3, [r7, #12]
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3718      	adds	r7, #24
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	20020000 	.word	0x20020000
 80018c0:	00000400 	.word	0x00000400
 80018c4:	2000192c 	.word	0x2000192c
 80018c8:	20001b20 	.word	0x20001b20

080018cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018d0:	4b06      	ldr	r3, [pc, #24]	; (80018ec <SystemInit+0x20>)
 80018d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018d6:	4a05      	ldr	r2, [pc, #20]	; (80018ec <SystemInit+0x20>)
 80018d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80018dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018e0:	bf00      	nop
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop
 80018ec:	e000ed00 	.word	0xe000ed00

080018f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80018f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001928 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80018f4:	480d      	ldr	r0, [pc, #52]	; (800192c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80018f6:	490e      	ldr	r1, [pc, #56]	; (8001930 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80018f8:	4a0e      	ldr	r2, [pc, #56]	; (8001934 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80018fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018fc:	e002      	b.n	8001904 <LoopCopyDataInit>

080018fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001900:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001902:	3304      	adds	r3, #4

08001904 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001904:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001906:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001908:	d3f9      	bcc.n	80018fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800190a:	4a0b      	ldr	r2, [pc, #44]	; (8001938 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800190c:	4c0b      	ldr	r4, [pc, #44]	; (800193c <LoopFillZerobss+0x26>)
  movs r3, #0
 800190e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001910:	e001      	b.n	8001916 <LoopFillZerobss>

08001912 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001912:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001914:	3204      	adds	r2, #4

08001916 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001916:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001918:	d3fb      	bcc.n	8001912 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800191a:	f7ff ffd7 	bl	80018cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800191e:	f009 fd43 	bl	800b3a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001922:	f7ff f8b7 	bl	8000a94 <main>
  bx  lr    
 8001926:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001928:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800192c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001930:	20000548 	.word	0x20000548
  ldr r2, =_sidata
 8001934:	0800ce14 	.word	0x0800ce14
  ldr r2, =_sbss
 8001938:	20000548 	.word	0x20000548
  ldr r4, =_ebss
 800193c:	20001b1c 	.word	0x20001b1c

08001940 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001940:	e7fe      	b.n	8001940 <ADC_IRQHandler>
	...

08001944 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001948:	4b0e      	ldr	r3, [pc, #56]	; (8001984 <HAL_Init+0x40>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a0d      	ldr	r2, [pc, #52]	; (8001984 <HAL_Init+0x40>)
 800194e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001952:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001954:	4b0b      	ldr	r3, [pc, #44]	; (8001984 <HAL_Init+0x40>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a0a      	ldr	r2, [pc, #40]	; (8001984 <HAL_Init+0x40>)
 800195a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800195e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001960:	4b08      	ldr	r3, [pc, #32]	; (8001984 <HAL_Init+0x40>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a07      	ldr	r2, [pc, #28]	; (8001984 <HAL_Init+0x40>)
 8001966:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800196a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800196c:	2003      	movs	r0, #3
 800196e:	f000 f94f 	bl	8001c10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001972:	2000      	movs	r0, #0
 8001974:	f000 f808 	bl	8001988 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001978:	f7ff fcae 	bl	80012d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800197c:	2300      	movs	r3, #0
}
 800197e:	4618      	mov	r0, r3
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	40023c00 	.word	0x40023c00

08001988 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001990:	4b12      	ldr	r3, [pc, #72]	; (80019dc <HAL_InitTick+0x54>)
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	4b12      	ldr	r3, [pc, #72]	; (80019e0 <HAL_InitTick+0x58>)
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	4619      	mov	r1, r3
 800199a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800199e:	fbb3 f3f1 	udiv	r3, r3, r1
 80019a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80019a6:	4618      	mov	r0, r3
 80019a8:	f000 f967 	bl	8001c7a <HAL_SYSTICK_Config>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d001      	beq.n	80019b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019b2:	2301      	movs	r3, #1
 80019b4:	e00e      	b.n	80019d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2b0f      	cmp	r3, #15
 80019ba:	d80a      	bhi.n	80019d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019bc:	2200      	movs	r2, #0
 80019be:	6879      	ldr	r1, [r7, #4]
 80019c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80019c4:	f000 f92f 	bl	8001c26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019c8:	4a06      	ldr	r2, [pc, #24]	; (80019e4 <HAL_InitTick+0x5c>)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019ce:	2300      	movs	r3, #0
 80019d0:	e000      	b.n	80019d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019d2:	2301      	movs	r3, #1
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	3708      	adds	r7, #8
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	200004c8 	.word	0x200004c8
 80019e0:	200004d0 	.word	0x200004d0
 80019e4:	200004cc 	.word	0x200004cc

080019e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019ec:	4b06      	ldr	r3, [pc, #24]	; (8001a08 <HAL_IncTick+0x20>)
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	461a      	mov	r2, r3
 80019f2:	4b06      	ldr	r3, [pc, #24]	; (8001a0c <HAL_IncTick+0x24>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4413      	add	r3, r2
 80019f8:	4a04      	ldr	r2, [pc, #16]	; (8001a0c <HAL_IncTick+0x24>)
 80019fa:	6013      	str	r3, [r2, #0]
}
 80019fc:	bf00      	nop
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr
 8001a06:	bf00      	nop
 8001a08:	200004d0 	.word	0x200004d0
 8001a0c:	20001930 	.word	0x20001930

08001a10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  return uwTick;
 8001a14:	4b03      	ldr	r3, [pc, #12]	; (8001a24 <HAL_GetTick+0x14>)
 8001a16:	681b      	ldr	r3, [r3, #0]
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop
 8001a24:	20001930 	.word	0x20001930

08001a28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a30:	f7ff ffee 	bl	8001a10 <HAL_GetTick>
 8001a34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001a40:	d005      	beq.n	8001a4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a42:	4b0a      	ldr	r3, [pc, #40]	; (8001a6c <HAL_Delay+0x44>)
 8001a44:	781b      	ldrb	r3, [r3, #0]
 8001a46:	461a      	mov	r2, r3
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	4413      	add	r3, r2
 8001a4c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001a4e:	bf00      	nop
 8001a50:	f7ff ffde 	bl	8001a10 <HAL_GetTick>
 8001a54:	4602      	mov	r2, r0
 8001a56:	68bb      	ldr	r3, [r7, #8]
 8001a58:	1ad3      	subs	r3, r2, r3
 8001a5a:	68fa      	ldr	r2, [r7, #12]
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	d8f7      	bhi.n	8001a50 <HAL_Delay+0x28>
  {
  }
}
 8001a60:	bf00      	nop
 8001a62:	bf00      	nop
 8001a64:	3710      	adds	r7, #16
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	200004d0 	.word	0x200004d0

08001a70 <__NVIC_SetPriorityGrouping>:
{
 8001a70:	b480      	push	{r7}
 8001a72:	b085      	sub	sp, #20
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	f003 0307 	and.w	r3, r3, #7
 8001a7e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a80:	4b0c      	ldr	r3, [pc, #48]	; (8001ab4 <__NVIC_SetPriorityGrouping+0x44>)
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a86:	68ba      	ldr	r2, [r7, #8]
 8001a88:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a94:	68bb      	ldr	r3, [r7, #8]
 8001a96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001aa0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001aa2:	4a04      	ldr	r2, [pc, #16]	; (8001ab4 <__NVIC_SetPriorityGrouping+0x44>)
 8001aa4:	68bb      	ldr	r3, [r7, #8]
 8001aa6:	60d3      	str	r3, [r2, #12]
}
 8001aa8:	bf00      	nop
 8001aaa:	3714      	adds	r7, #20
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr
 8001ab4:	e000ed00 	.word	0xe000ed00

08001ab8 <__NVIC_GetPriorityGrouping>:
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001abc:	4b04      	ldr	r3, [pc, #16]	; (8001ad0 <__NVIC_GetPriorityGrouping+0x18>)
 8001abe:	68db      	ldr	r3, [r3, #12]
 8001ac0:	0a1b      	lsrs	r3, r3, #8
 8001ac2:	f003 0307 	and.w	r3, r3, #7
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr
 8001ad0:	e000ed00 	.word	0xe000ed00

08001ad4 <__NVIC_EnableIRQ>:
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	4603      	mov	r3, r0
 8001adc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	db0b      	blt.n	8001afe <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ae6:	79fb      	ldrb	r3, [r7, #7]
 8001ae8:	f003 021f 	and.w	r2, r3, #31
 8001aec:	4907      	ldr	r1, [pc, #28]	; (8001b0c <__NVIC_EnableIRQ+0x38>)
 8001aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af2:	095b      	lsrs	r3, r3, #5
 8001af4:	2001      	movs	r0, #1
 8001af6:	fa00 f202 	lsl.w	r2, r0, r2
 8001afa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001afe:	bf00      	nop
 8001b00:	370c      	adds	r7, #12
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	e000e100 	.word	0xe000e100

08001b10 <__NVIC_SetPriority>:
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	4603      	mov	r3, r0
 8001b18:	6039      	str	r1, [r7, #0]
 8001b1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	db0a      	blt.n	8001b3a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	b2da      	uxtb	r2, r3
 8001b28:	490c      	ldr	r1, [pc, #48]	; (8001b5c <__NVIC_SetPriority+0x4c>)
 8001b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b2e:	0112      	lsls	r2, r2, #4
 8001b30:	b2d2      	uxtb	r2, r2
 8001b32:	440b      	add	r3, r1
 8001b34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001b38:	e00a      	b.n	8001b50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	b2da      	uxtb	r2, r3
 8001b3e:	4908      	ldr	r1, [pc, #32]	; (8001b60 <__NVIC_SetPriority+0x50>)
 8001b40:	79fb      	ldrb	r3, [r7, #7]
 8001b42:	f003 030f 	and.w	r3, r3, #15
 8001b46:	3b04      	subs	r3, #4
 8001b48:	0112      	lsls	r2, r2, #4
 8001b4a:	b2d2      	uxtb	r2, r2
 8001b4c:	440b      	add	r3, r1
 8001b4e:	761a      	strb	r2, [r3, #24]
}
 8001b50:	bf00      	nop
 8001b52:	370c      	adds	r7, #12
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr
 8001b5c:	e000e100 	.word	0xe000e100
 8001b60:	e000ed00 	.word	0xe000ed00

08001b64 <NVIC_EncodePriority>:
{
 8001b64:	b480      	push	{r7}
 8001b66:	b089      	sub	sp, #36	; 0x24
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	60f8      	str	r0, [r7, #12]
 8001b6c:	60b9      	str	r1, [r7, #8]
 8001b6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	f003 0307 	and.w	r3, r3, #7
 8001b76:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b78:	69fb      	ldr	r3, [r7, #28]
 8001b7a:	f1c3 0307 	rsb	r3, r3, #7
 8001b7e:	2b04      	cmp	r3, #4
 8001b80:	bf28      	it	cs
 8001b82:	2304      	movcs	r3, #4
 8001b84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b86:	69fb      	ldr	r3, [r7, #28]
 8001b88:	3304      	adds	r3, #4
 8001b8a:	2b06      	cmp	r3, #6
 8001b8c:	d902      	bls.n	8001b94 <NVIC_EncodePriority+0x30>
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	3b03      	subs	r3, #3
 8001b92:	e000      	b.n	8001b96 <NVIC_EncodePriority+0x32>
 8001b94:	2300      	movs	r3, #0
 8001b96:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b98:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001b9c:	69bb      	ldr	r3, [r7, #24]
 8001b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba2:	43da      	mvns	r2, r3
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	401a      	ands	r2, r3
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bac:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8001bb6:	43d9      	mvns	r1, r3
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bbc:	4313      	orrs	r3, r2
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3724      	adds	r7, #36	; 0x24
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr
	...

08001bcc <SysTick_Config>:
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	3b01      	subs	r3, #1
 8001bd8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001bdc:	d301      	bcc.n	8001be2 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001bde:	2301      	movs	r3, #1
 8001be0:	e00f      	b.n	8001c02 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001be2:	4a0a      	ldr	r2, [pc, #40]	; (8001c0c <SysTick_Config+0x40>)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	3b01      	subs	r3, #1
 8001be8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bea:	210f      	movs	r1, #15
 8001bec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001bf0:	f7ff ff8e 	bl	8001b10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bf4:	4b05      	ldr	r3, [pc, #20]	; (8001c0c <SysTick_Config+0x40>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bfa:	4b04      	ldr	r3, [pc, #16]	; (8001c0c <SysTick_Config+0x40>)
 8001bfc:	2207      	movs	r2, #7
 8001bfe:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001c00:	2300      	movs	r3, #0
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3708      	adds	r7, #8
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	e000e010 	.word	0xe000e010

08001c10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c18:	6878      	ldr	r0, [r7, #4]
 8001c1a:	f7ff ff29 	bl	8001a70 <__NVIC_SetPriorityGrouping>
}
 8001c1e:	bf00      	nop
 8001c20:	3708      	adds	r7, #8
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}

08001c26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c26:	b580      	push	{r7, lr}
 8001c28:	b086      	sub	sp, #24
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	60b9      	str	r1, [r7, #8]
 8001c30:	607a      	str	r2, [r7, #4]
 8001c32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c34:	2300      	movs	r3, #0
 8001c36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c38:	f7ff ff3e 	bl	8001ab8 <__NVIC_GetPriorityGrouping>
 8001c3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c3e:	687a      	ldr	r2, [r7, #4]
 8001c40:	68b9      	ldr	r1, [r7, #8]
 8001c42:	6978      	ldr	r0, [r7, #20]
 8001c44:	f7ff ff8e 	bl	8001b64 <NVIC_EncodePriority>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c4e:	4611      	mov	r1, r2
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7ff ff5d 	bl	8001b10 <__NVIC_SetPriority>
}
 8001c56:	bf00      	nop
 8001c58:	3718      	adds	r7, #24
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}

08001c5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	b082      	sub	sp, #8
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	4603      	mov	r3, r0
 8001c66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7ff ff31 	bl	8001ad4 <__NVIC_EnableIRQ>
}
 8001c72:	bf00      	nop
 8001c74:	3708      	adds	r7, #8
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}

08001c7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c7a:	b580      	push	{r7, lr}
 8001c7c:	b082      	sub	sp, #8
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c82:	6878      	ldr	r0, [r7, #4]
 8001c84:	f7ff ffa2 	bl	8001bcc <SysTick_Config>
 8001c88:	4603      	mov	r3, r0
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	3708      	adds	r7, #8
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}

08001c92 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001c92:	b580      	push	{r7, lr}
 8001c94:	b082      	sub	sp, #8
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d101      	bne.n	8001ca4 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	e00e      	b.n	8001cc2 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	795b      	ldrb	r3, [r3, #5]
 8001ca8:	b2db      	uxtb	r3, r3
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d105      	bne.n	8001cba <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001cb4:	6878      	ldr	r0, [r7, #4]
 8001cb6:	f7ff fb37 	bl	8001328 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001cc0:	2300      	movs	r3, #0
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	3708      	adds	r7, #8
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
	...

08001ccc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b086      	sub	sp, #24
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001cd8:	f7ff fe9a 	bl	8001a10 <HAL_GetTick>
 8001cdc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d101      	bne.n	8001ce8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	e099      	b.n	8001e1c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2202      	movs	r2, #2
 8001cec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f022 0201 	bic.w	r2, r2, #1
 8001d06:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d08:	e00f      	b.n	8001d2a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d0a:	f7ff fe81 	bl	8001a10 <HAL_GetTick>
 8001d0e:	4602      	mov	r2, r0
 8001d10:	693b      	ldr	r3, [r7, #16]
 8001d12:	1ad3      	subs	r3, r2, r3
 8001d14:	2b05      	cmp	r3, #5
 8001d16:	d908      	bls.n	8001d2a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2220      	movs	r2, #32
 8001d1c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2203      	movs	r2, #3
 8001d22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001d26:	2303      	movs	r3, #3
 8001d28:	e078      	b.n	8001e1c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f003 0301 	and.w	r3, r3, #1
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d1e8      	bne.n	8001d0a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001d40:	697a      	ldr	r2, [r7, #20]
 8001d42:	4b38      	ldr	r3, [pc, #224]	; (8001e24 <HAL_DMA_Init+0x158>)
 8001d44:	4013      	ands	r3, r2
 8001d46:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	685a      	ldr	r2, [r3, #4]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d56:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	691b      	ldr	r3, [r3, #16]
 8001d5c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d62:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	699b      	ldr	r3, [r3, #24]
 8001d68:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d6e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6a1b      	ldr	r3, [r3, #32]
 8001d74:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d76:	697a      	ldr	r2, [r7, #20]
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d80:	2b04      	cmp	r3, #4
 8001d82:	d107      	bne.n	8001d94 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	697a      	ldr	r2, [r7, #20]
 8001d90:	4313      	orrs	r3, r2
 8001d92:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	697a      	ldr	r2, [r7, #20]
 8001d9a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	695b      	ldr	r3, [r3, #20]
 8001da2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	f023 0307 	bic.w	r3, r3, #7
 8001daa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001db0:	697a      	ldr	r2, [r7, #20]
 8001db2:	4313      	orrs	r3, r2
 8001db4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dba:	2b04      	cmp	r3, #4
 8001dbc:	d117      	bne.n	8001dee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dc2:	697a      	ldr	r2, [r7, #20]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d00e      	beq.n	8001dee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001dd0:	6878      	ldr	r0, [r7, #4]
 8001dd2:	f000 fadf 	bl	8002394 <DMA_CheckFifoParam>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d008      	beq.n	8001dee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2240      	movs	r2, #64	; 0x40
 8001de0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2201      	movs	r2, #1
 8001de6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001dea:	2301      	movs	r3, #1
 8001dec:	e016      	b.n	8001e1c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	697a      	ldr	r2, [r7, #20]
 8001df4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	f000 fa96 	bl	8002328 <DMA_CalcBaseAndBitshift>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e04:	223f      	movs	r2, #63	; 0x3f
 8001e06:	409a      	lsls	r2, r3
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2200      	movs	r2, #0
 8001e10:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2201      	movs	r2, #1
 8001e16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001e1a:	2300      	movs	r3, #0
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3718      	adds	r7, #24
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	f010803f 	.word	0xf010803f

08001e28 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b086      	sub	sp, #24
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	60f8      	str	r0, [r7, #12]
 8001e30:	60b9      	str	r1, [r7, #8]
 8001e32:	607a      	str	r2, [r7, #4]
 8001e34:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001e36:	2300      	movs	r3, #0
 8001e38:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e3e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001e46:	2b01      	cmp	r3, #1
 8001e48:	d101      	bne.n	8001e4e <HAL_DMA_Start_IT+0x26>
 8001e4a:	2302      	movs	r3, #2
 8001e4c:	e040      	b.n	8001ed0 <HAL_DMA_Start_IT+0xa8>
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	2201      	movs	r2, #1
 8001e52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	2b01      	cmp	r3, #1
 8001e60:	d12f      	bne.n	8001ec2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	2202      	movs	r2, #2
 8001e66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	68b9      	ldr	r1, [r7, #8]
 8001e76:	68f8      	ldr	r0, [r7, #12]
 8001e78:	f000 fa28 	bl	80022cc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e80:	223f      	movs	r2, #63	; 0x3f
 8001e82:	409a      	lsls	r2, r3
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f042 0216 	orr.w	r2, r2, #22
 8001e96:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d007      	beq.n	8001eb0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f042 0208 	orr.w	r2, r2, #8
 8001eae:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f042 0201 	orr.w	r2, r2, #1
 8001ebe:	601a      	str	r2, [r3, #0]
 8001ec0:	e005      	b.n	8001ece <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001eca:	2302      	movs	r3, #2
 8001ecc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001ece:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	3718      	adds	r7, #24
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}

08001ed8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ee4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001ee6:	f7ff fd93 	bl	8001a10 <HAL_GetTick>
 8001eea:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ef2:	b2db      	uxtb	r3, r3
 8001ef4:	2b02      	cmp	r3, #2
 8001ef6:	d008      	beq.n	8001f0a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2280      	movs	r2, #128	; 0x80
 8001efc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2200      	movs	r2, #0
 8001f02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
 8001f08:	e052      	b.n	8001fb0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f022 0216 	bic.w	r2, r2, #22
 8001f18:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	695a      	ldr	r2, [r3, #20]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001f28:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d103      	bne.n	8001f3a <HAL_DMA_Abort+0x62>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d007      	beq.n	8001f4a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f022 0208 	bic.w	r2, r2, #8
 8001f48:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f022 0201 	bic.w	r2, r2, #1
 8001f58:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f5a:	e013      	b.n	8001f84 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001f5c:	f7ff fd58 	bl	8001a10 <HAL_GetTick>
 8001f60:	4602      	mov	r2, r0
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	2b05      	cmp	r3, #5
 8001f68:	d90c      	bls.n	8001f84 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2220      	movs	r2, #32
 8001f6e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2203      	movs	r2, #3
 8001f74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001f80:	2303      	movs	r3, #3
 8001f82:	e015      	b.n	8001fb0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f003 0301 	and.w	r3, r3, #1
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d1e4      	bne.n	8001f5c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f96:	223f      	movs	r2, #63	; 0x3f
 8001f98:	409a      	lsls	r2, r3
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001fae:	2300      	movs	r3, #0
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	3710      	adds	r7, #16
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}

08001fb8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b086      	sub	sp, #24
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001fc4:	4b8e      	ldr	r3, [pc, #568]	; (8002200 <HAL_DMA_IRQHandler+0x248>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a8e      	ldr	r2, [pc, #568]	; (8002204 <HAL_DMA_IRQHandler+0x24c>)
 8001fca:	fba2 2303 	umull	r2, r3, r2, r3
 8001fce:	0a9b      	lsrs	r3, r3, #10
 8001fd0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fd6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001fd8:	693b      	ldr	r3, [r7, #16]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fe2:	2208      	movs	r2, #8
 8001fe4:	409a      	lsls	r2, r3
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	4013      	ands	r3, r2
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d01a      	beq.n	8002024 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f003 0304 	and.w	r3, r3, #4
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d013      	beq.n	8002024 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f022 0204 	bic.w	r2, r2, #4
 800200a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002010:	2208      	movs	r2, #8
 8002012:	409a      	lsls	r2, r3
 8002014:	693b      	ldr	r3, [r7, #16]
 8002016:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800201c:	f043 0201 	orr.w	r2, r3, #1
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002028:	2201      	movs	r2, #1
 800202a:	409a      	lsls	r2, r3
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	4013      	ands	r3, r2
 8002030:	2b00      	cmp	r3, #0
 8002032:	d012      	beq.n	800205a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	695b      	ldr	r3, [r3, #20]
 800203a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800203e:	2b00      	cmp	r3, #0
 8002040:	d00b      	beq.n	800205a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002046:	2201      	movs	r2, #1
 8002048:	409a      	lsls	r2, r3
 800204a:	693b      	ldr	r3, [r7, #16]
 800204c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002052:	f043 0202 	orr.w	r2, r3, #2
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800205e:	2204      	movs	r2, #4
 8002060:	409a      	lsls	r2, r3
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	4013      	ands	r3, r2
 8002066:	2b00      	cmp	r3, #0
 8002068:	d012      	beq.n	8002090 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f003 0302 	and.w	r3, r3, #2
 8002074:	2b00      	cmp	r3, #0
 8002076:	d00b      	beq.n	8002090 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800207c:	2204      	movs	r2, #4
 800207e:	409a      	lsls	r2, r3
 8002080:	693b      	ldr	r3, [r7, #16]
 8002082:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002088:	f043 0204 	orr.w	r2, r3, #4
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002094:	2210      	movs	r2, #16
 8002096:	409a      	lsls	r2, r3
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	4013      	ands	r3, r2
 800209c:	2b00      	cmp	r3, #0
 800209e:	d043      	beq.n	8002128 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 0308 	and.w	r3, r3, #8
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d03c      	beq.n	8002128 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020b2:	2210      	movs	r2, #16
 80020b4:	409a      	lsls	r2, r3
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d018      	beq.n	80020fa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d108      	bne.n	80020e8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d024      	beq.n	8002128 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	4798      	blx	r3
 80020e6:	e01f      	b.n	8002128 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d01b      	beq.n	8002128 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020f4:	6878      	ldr	r0, [r7, #4]
 80020f6:	4798      	blx	r3
 80020f8:	e016      	b.n	8002128 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002104:	2b00      	cmp	r3, #0
 8002106:	d107      	bne.n	8002118 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f022 0208 	bic.w	r2, r2, #8
 8002116:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800211c:	2b00      	cmp	r3, #0
 800211e:	d003      	beq.n	8002128 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002124:	6878      	ldr	r0, [r7, #4]
 8002126:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800212c:	2220      	movs	r2, #32
 800212e:	409a      	lsls	r2, r3
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	4013      	ands	r3, r2
 8002134:	2b00      	cmp	r3, #0
 8002136:	f000 808f 	beq.w	8002258 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f003 0310 	and.w	r3, r3, #16
 8002144:	2b00      	cmp	r3, #0
 8002146:	f000 8087 	beq.w	8002258 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800214e:	2220      	movs	r2, #32
 8002150:	409a      	lsls	r2, r3
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800215c:	b2db      	uxtb	r3, r3
 800215e:	2b05      	cmp	r3, #5
 8002160:	d136      	bne.n	80021d0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	681a      	ldr	r2, [r3, #0]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f022 0216 	bic.w	r2, r2, #22
 8002170:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	695a      	ldr	r2, [r3, #20]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002180:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002186:	2b00      	cmp	r3, #0
 8002188:	d103      	bne.n	8002192 <HAL_DMA_IRQHandler+0x1da>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800218e:	2b00      	cmp	r3, #0
 8002190:	d007      	beq.n	80021a2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f022 0208 	bic.w	r2, r2, #8
 80021a0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021a6:	223f      	movs	r2, #63	; 0x3f
 80021a8:	409a      	lsls	r2, r3
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2201      	movs	r2, #1
 80021b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2200      	movs	r2, #0
 80021ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d07e      	beq.n	80022c4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	4798      	blx	r3
        }
        return;
 80021ce:	e079      	b.n	80022c4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d01d      	beq.n	800221a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d10d      	bne.n	8002208 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d031      	beq.n	8002258 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021f8:	6878      	ldr	r0, [r7, #4]
 80021fa:	4798      	blx	r3
 80021fc:	e02c      	b.n	8002258 <HAL_DMA_IRQHandler+0x2a0>
 80021fe:	bf00      	nop
 8002200:	200004c8 	.word	0x200004c8
 8002204:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800220c:	2b00      	cmp	r3, #0
 800220e:	d023      	beq.n	8002258 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002214:	6878      	ldr	r0, [r7, #4]
 8002216:	4798      	blx	r3
 8002218:	e01e      	b.n	8002258 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002224:	2b00      	cmp	r3, #0
 8002226:	d10f      	bne.n	8002248 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f022 0210 	bic.w	r2, r2, #16
 8002236:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2201      	movs	r2, #1
 800223c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2200      	movs	r2, #0
 8002244:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800224c:	2b00      	cmp	r3, #0
 800224e:	d003      	beq.n	8002258 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002254:	6878      	ldr	r0, [r7, #4]
 8002256:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800225c:	2b00      	cmp	r3, #0
 800225e:	d032      	beq.n	80022c6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002264:	f003 0301 	and.w	r3, r3, #1
 8002268:	2b00      	cmp	r3, #0
 800226a:	d022      	beq.n	80022b2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2205      	movs	r2, #5
 8002270:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f022 0201 	bic.w	r2, r2, #1
 8002282:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	3301      	adds	r3, #1
 8002288:	60bb      	str	r3, [r7, #8]
 800228a:	697a      	ldr	r2, [r7, #20]
 800228c:	429a      	cmp	r2, r3
 800228e:	d307      	bcc.n	80022a0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 0301 	and.w	r3, r3, #1
 800229a:	2b00      	cmp	r3, #0
 800229c:	d1f2      	bne.n	8002284 <HAL_DMA_IRQHandler+0x2cc>
 800229e:	e000      	b.n	80022a2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80022a0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2201      	movs	r2, #1
 80022a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2200      	movs	r2, #0
 80022ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d005      	beq.n	80022c6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	4798      	blx	r3
 80022c2:	e000      	b.n	80022c6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80022c4:	bf00      	nop
    }
  }
}
 80022c6:	3718      	adds	r7, #24
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}

080022cc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b085      	sub	sp, #20
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	60f8      	str	r0, [r7, #12]
 80022d4:	60b9      	str	r1, [r7, #8]
 80022d6:	607a      	str	r2, [r7, #4]
 80022d8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80022e8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	683a      	ldr	r2, [r7, #0]
 80022f0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	2b40      	cmp	r3, #64	; 0x40
 80022f8:	d108      	bne.n	800230c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	687a      	ldr	r2, [r7, #4]
 8002300:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	68ba      	ldr	r2, [r7, #8]
 8002308:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800230a:	e007      	b.n	800231c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	68ba      	ldr	r2, [r7, #8]
 8002312:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	687a      	ldr	r2, [r7, #4]
 800231a:	60da      	str	r2, [r3, #12]
}
 800231c:	bf00      	nop
 800231e:	3714      	adds	r7, #20
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr

08002328 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002328:	b480      	push	{r7}
 800232a:	b085      	sub	sp, #20
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	b2db      	uxtb	r3, r3
 8002336:	3b10      	subs	r3, #16
 8002338:	4a14      	ldr	r2, [pc, #80]	; (800238c <DMA_CalcBaseAndBitshift+0x64>)
 800233a:	fba2 2303 	umull	r2, r3, r2, r3
 800233e:	091b      	lsrs	r3, r3, #4
 8002340:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002342:	4a13      	ldr	r2, [pc, #76]	; (8002390 <DMA_CalcBaseAndBitshift+0x68>)
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	4413      	add	r3, r2
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	461a      	mov	r2, r3
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	2b03      	cmp	r3, #3
 8002354:	d909      	bls.n	800236a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800235e:	f023 0303 	bic.w	r3, r3, #3
 8002362:	1d1a      	adds	r2, r3, #4
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	659a      	str	r2, [r3, #88]	; 0x58
 8002368:	e007      	b.n	800237a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002372:	f023 0303 	bic.w	r3, r3, #3
 8002376:	687a      	ldr	r2, [r7, #4]
 8002378:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800237e:	4618      	mov	r0, r3
 8002380:	3714      	adds	r7, #20
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop
 800238c:	aaaaaaab 	.word	0xaaaaaaab
 8002390:	0800cd30 	.word	0x0800cd30

08002394 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002394:	b480      	push	{r7}
 8002396:	b085      	sub	sp, #20
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800239c:	2300      	movs	r3, #0
 800239e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023a4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	699b      	ldr	r3, [r3, #24]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d11f      	bne.n	80023ee <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80023ae:	68bb      	ldr	r3, [r7, #8]
 80023b0:	2b03      	cmp	r3, #3
 80023b2:	d856      	bhi.n	8002462 <DMA_CheckFifoParam+0xce>
 80023b4:	a201      	add	r2, pc, #4	; (adr r2, 80023bc <DMA_CheckFifoParam+0x28>)
 80023b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023ba:	bf00      	nop
 80023bc:	080023cd 	.word	0x080023cd
 80023c0:	080023df 	.word	0x080023df
 80023c4:	080023cd 	.word	0x080023cd
 80023c8:	08002463 	.word	0x08002463
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023d0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d046      	beq.n	8002466 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80023d8:	2301      	movs	r3, #1
 80023da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80023dc:	e043      	b.n	8002466 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023e2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80023e6:	d140      	bne.n	800246a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80023e8:	2301      	movs	r3, #1
 80023ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80023ec:	e03d      	b.n	800246a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	699b      	ldr	r3, [r3, #24]
 80023f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80023f6:	d121      	bne.n	800243c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	2b03      	cmp	r3, #3
 80023fc:	d837      	bhi.n	800246e <DMA_CheckFifoParam+0xda>
 80023fe:	a201      	add	r2, pc, #4	; (adr r2, 8002404 <DMA_CheckFifoParam+0x70>)
 8002400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002404:	08002415 	.word	0x08002415
 8002408:	0800241b 	.word	0x0800241b
 800240c:	08002415 	.word	0x08002415
 8002410:	0800242d 	.word	0x0800242d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002414:	2301      	movs	r3, #1
 8002416:	73fb      	strb	r3, [r7, #15]
      break;
 8002418:	e030      	b.n	800247c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800241e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002422:	2b00      	cmp	r3, #0
 8002424:	d025      	beq.n	8002472 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800242a:	e022      	b.n	8002472 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002430:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002434:	d11f      	bne.n	8002476 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800243a:	e01c      	b.n	8002476 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	2b02      	cmp	r3, #2
 8002440:	d903      	bls.n	800244a <DMA_CheckFifoParam+0xb6>
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	2b03      	cmp	r3, #3
 8002446:	d003      	beq.n	8002450 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002448:	e018      	b.n	800247c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	73fb      	strb	r3, [r7, #15]
      break;
 800244e:	e015      	b.n	800247c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002454:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002458:	2b00      	cmp	r3, #0
 800245a:	d00e      	beq.n	800247a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800245c:	2301      	movs	r3, #1
 800245e:	73fb      	strb	r3, [r7, #15]
      break;
 8002460:	e00b      	b.n	800247a <DMA_CheckFifoParam+0xe6>
      break;
 8002462:	bf00      	nop
 8002464:	e00a      	b.n	800247c <DMA_CheckFifoParam+0xe8>
      break;
 8002466:	bf00      	nop
 8002468:	e008      	b.n	800247c <DMA_CheckFifoParam+0xe8>
      break;
 800246a:	bf00      	nop
 800246c:	e006      	b.n	800247c <DMA_CheckFifoParam+0xe8>
      break;
 800246e:	bf00      	nop
 8002470:	e004      	b.n	800247c <DMA_CheckFifoParam+0xe8>
      break;
 8002472:	bf00      	nop
 8002474:	e002      	b.n	800247c <DMA_CheckFifoParam+0xe8>
      break;   
 8002476:	bf00      	nop
 8002478:	e000      	b.n	800247c <DMA_CheckFifoParam+0xe8>
      break;
 800247a:	bf00      	nop
    }
  } 
  
  return status; 
 800247c:	7bfb      	ldrb	r3, [r7, #15]
}
 800247e:	4618      	mov	r0, r3
 8002480:	3714      	adds	r7, #20
 8002482:	46bd      	mov	sp, r7
 8002484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002488:	4770      	bx	lr
 800248a:	bf00      	nop

0800248c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800248c:	b480      	push	{r7}
 800248e:	b089      	sub	sp, #36	; 0x24
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
 8002494:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002496:	2300      	movs	r3, #0
 8002498:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800249a:	2300      	movs	r3, #0
 800249c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800249e:	2300      	movs	r3, #0
 80024a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024a2:	2300      	movs	r3, #0
 80024a4:	61fb      	str	r3, [r7, #28]
 80024a6:	e159      	b.n	800275c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80024a8:	2201      	movs	r2, #1
 80024aa:	69fb      	ldr	r3, [r7, #28]
 80024ac:	fa02 f303 	lsl.w	r3, r2, r3
 80024b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	697a      	ldr	r2, [r7, #20]
 80024b8:	4013      	ands	r3, r2
 80024ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80024bc:	693a      	ldr	r2, [r7, #16]
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	429a      	cmp	r2, r3
 80024c2:	f040 8148 	bne.w	8002756 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	f003 0303 	and.w	r3, r3, #3
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	d005      	beq.n	80024de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80024da:	2b02      	cmp	r3, #2
 80024dc:	d130      	bne.n	8002540 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80024e4:	69fb      	ldr	r3, [r7, #28]
 80024e6:	005b      	lsls	r3, r3, #1
 80024e8:	2203      	movs	r2, #3
 80024ea:	fa02 f303 	lsl.w	r3, r2, r3
 80024ee:	43db      	mvns	r3, r3
 80024f0:	69ba      	ldr	r2, [r7, #24]
 80024f2:	4013      	ands	r3, r2
 80024f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	68da      	ldr	r2, [r3, #12]
 80024fa:	69fb      	ldr	r3, [r7, #28]
 80024fc:	005b      	lsls	r3, r3, #1
 80024fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002502:	69ba      	ldr	r2, [r7, #24]
 8002504:	4313      	orrs	r3, r2
 8002506:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	69ba      	ldr	r2, [r7, #24]
 800250c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002514:	2201      	movs	r2, #1
 8002516:	69fb      	ldr	r3, [r7, #28]
 8002518:	fa02 f303 	lsl.w	r3, r2, r3
 800251c:	43db      	mvns	r3, r3
 800251e:	69ba      	ldr	r2, [r7, #24]
 8002520:	4013      	ands	r3, r2
 8002522:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	091b      	lsrs	r3, r3, #4
 800252a:	f003 0201 	and.w	r2, r3, #1
 800252e:	69fb      	ldr	r3, [r7, #28]
 8002530:	fa02 f303 	lsl.w	r3, r2, r3
 8002534:	69ba      	ldr	r2, [r7, #24]
 8002536:	4313      	orrs	r3, r2
 8002538:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	69ba      	ldr	r2, [r7, #24]
 800253e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	f003 0303 	and.w	r3, r3, #3
 8002548:	2b03      	cmp	r3, #3
 800254a:	d017      	beq.n	800257c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002552:	69fb      	ldr	r3, [r7, #28]
 8002554:	005b      	lsls	r3, r3, #1
 8002556:	2203      	movs	r2, #3
 8002558:	fa02 f303 	lsl.w	r3, r2, r3
 800255c:	43db      	mvns	r3, r3
 800255e:	69ba      	ldr	r2, [r7, #24]
 8002560:	4013      	ands	r3, r2
 8002562:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	689a      	ldr	r2, [r3, #8]
 8002568:	69fb      	ldr	r3, [r7, #28]
 800256a:	005b      	lsls	r3, r3, #1
 800256c:	fa02 f303 	lsl.w	r3, r2, r3
 8002570:	69ba      	ldr	r2, [r7, #24]
 8002572:	4313      	orrs	r3, r2
 8002574:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	69ba      	ldr	r2, [r7, #24]
 800257a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f003 0303 	and.w	r3, r3, #3
 8002584:	2b02      	cmp	r3, #2
 8002586:	d123      	bne.n	80025d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002588:	69fb      	ldr	r3, [r7, #28]
 800258a:	08da      	lsrs	r2, r3, #3
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	3208      	adds	r2, #8
 8002590:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002594:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002596:	69fb      	ldr	r3, [r7, #28]
 8002598:	f003 0307 	and.w	r3, r3, #7
 800259c:	009b      	lsls	r3, r3, #2
 800259e:	220f      	movs	r2, #15
 80025a0:	fa02 f303 	lsl.w	r3, r2, r3
 80025a4:	43db      	mvns	r3, r3
 80025a6:	69ba      	ldr	r2, [r7, #24]
 80025a8:	4013      	ands	r3, r2
 80025aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	691a      	ldr	r2, [r3, #16]
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	f003 0307 	and.w	r3, r3, #7
 80025b6:	009b      	lsls	r3, r3, #2
 80025b8:	fa02 f303 	lsl.w	r3, r2, r3
 80025bc:	69ba      	ldr	r2, [r7, #24]
 80025be:	4313      	orrs	r3, r2
 80025c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80025c2:	69fb      	ldr	r3, [r7, #28]
 80025c4:	08da      	lsrs	r2, r3, #3
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	3208      	adds	r2, #8
 80025ca:	69b9      	ldr	r1, [r7, #24]
 80025cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80025d6:	69fb      	ldr	r3, [r7, #28]
 80025d8:	005b      	lsls	r3, r3, #1
 80025da:	2203      	movs	r2, #3
 80025dc:	fa02 f303 	lsl.w	r3, r2, r3
 80025e0:	43db      	mvns	r3, r3
 80025e2:	69ba      	ldr	r2, [r7, #24]
 80025e4:	4013      	ands	r3, r2
 80025e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	f003 0203 	and.w	r2, r3, #3
 80025f0:	69fb      	ldr	r3, [r7, #28]
 80025f2:	005b      	lsls	r3, r3, #1
 80025f4:	fa02 f303 	lsl.w	r3, r2, r3
 80025f8:	69ba      	ldr	r2, [r7, #24]
 80025fa:	4313      	orrs	r3, r2
 80025fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	69ba      	ldr	r2, [r7, #24]
 8002602:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800260c:	2b00      	cmp	r3, #0
 800260e:	f000 80a2 	beq.w	8002756 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002612:	2300      	movs	r3, #0
 8002614:	60fb      	str	r3, [r7, #12]
 8002616:	4b57      	ldr	r3, [pc, #348]	; (8002774 <HAL_GPIO_Init+0x2e8>)
 8002618:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800261a:	4a56      	ldr	r2, [pc, #344]	; (8002774 <HAL_GPIO_Init+0x2e8>)
 800261c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002620:	6453      	str	r3, [r2, #68]	; 0x44
 8002622:	4b54      	ldr	r3, [pc, #336]	; (8002774 <HAL_GPIO_Init+0x2e8>)
 8002624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002626:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800262a:	60fb      	str	r3, [r7, #12]
 800262c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800262e:	4a52      	ldr	r2, [pc, #328]	; (8002778 <HAL_GPIO_Init+0x2ec>)
 8002630:	69fb      	ldr	r3, [r7, #28]
 8002632:	089b      	lsrs	r3, r3, #2
 8002634:	3302      	adds	r3, #2
 8002636:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800263a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800263c:	69fb      	ldr	r3, [r7, #28]
 800263e:	f003 0303 	and.w	r3, r3, #3
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	220f      	movs	r2, #15
 8002646:	fa02 f303 	lsl.w	r3, r2, r3
 800264a:	43db      	mvns	r3, r3
 800264c:	69ba      	ldr	r2, [r7, #24]
 800264e:	4013      	ands	r3, r2
 8002650:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	4a49      	ldr	r2, [pc, #292]	; (800277c <HAL_GPIO_Init+0x2f0>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d019      	beq.n	800268e <HAL_GPIO_Init+0x202>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	4a48      	ldr	r2, [pc, #288]	; (8002780 <HAL_GPIO_Init+0x2f4>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d013      	beq.n	800268a <HAL_GPIO_Init+0x1fe>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	4a47      	ldr	r2, [pc, #284]	; (8002784 <HAL_GPIO_Init+0x2f8>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d00d      	beq.n	8002686 <HAL_GPIO_Init+0x1fa>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	4a46      	ldr	r2, [pc, #280]	; (8002788 <HAL_GPIO_Init+0x2fc>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d007      	beq.n	8002682 <HAL_GPIO_Init+0x1f6>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	4a45      	ldr	r2, [pc, #276]	; (800278c <HAL_GPIO_Init+0x300>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d101      	bne.n	800267e <HAL_GPIO_Init+0x1f2>
 800267a:	2304      	movs	r3, #4
 800267c:	e008      	b.n	8002690 <HAL_GPIO_Init+0x204>
 800267e:	2307      	movs	r3, #7
 8002680:	e006      	b.n	8002690 <HAL_GPIO_Init+0x204>
 8002682:	2303      	movs	r3, #3
 8002684:	e004      	b.n	8002690 <HAL_GPIO_Init+0x204>
 8002686:	2302      	movs	r3, #2
 8002688:	e002      	b.n	8002690 <HAL_GPIO_Init+0x204>
 800268a:	2301      	movs	r3, #1
 800268c:	e000      	b.n	8002690 <HAL_GPIO_Init+0x204>
 800268e:	2300      	movs	r3, #0
 8002690:	69fa      	ldr	r2, [r7, #28]
 8002692:	f002 0203 	and.w	r2, r2, #3
 8002696:	0092      	lsls	r2, r2, #2
 8002698:	4093      	lsls	r3, r2
 800269a:	69ba      	ldr	r2, [r7, #24]
 800269c:	4313      	orrs	r3, r2
 800269e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80026a0:	4935      	ldr	r1, [pc, #212]	; (8002778 <HAL_GPIO_Init+0x2ec>)
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	089b      	lsrs	r3, r3, #2
 80026a6:	3302      	adds	r3, #2
 80026a8:	69ba      	ldr	r2, [r7, #24]
 80026aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026ae:	4b38      	ldr	r3, [pc, #224]	; (8002790 <HAL_GPIO_Init+0x304>)
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	43db      	mvns	r3, r3
 80026b8:	69ba      	ldr	r2, [r7, #24]
 80026ba:	4013      	ands	r3, r2
 80026bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d003      	beq.n	80026d2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80026ca:	69ba      	ldr	r2, [r7, #24]
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	4313      	orrs	r3, r2
 80026d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80026d2:	4a2f      	ldr	r2, [pc, #188]	; (8002790 <HAL_GPIO_Init+0x304>)
 80026d4:	69bb      	ldr	r3, [r7, #24]
 80026d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80026d8:	4b2d      	ldr	r3, [pc, #180]	; (8002790 <HAL_GPIO_Init+0x304>)
 80026da:	68db      	ldr	r3, [r3, #12]
 80026dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	43db      	mvns	r3, r3
 80026e2:	69ba      	ldr	r2, [r7, #24]
 80026e4:	4013      	ands	r3, r2
 80026e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d003      	beq.n	80026fc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80026f4:	69ba      	ldr	r2, [r7, #24]
 80026f6:	693b      	ldr	r3, [r7, #16]
 80026f8:	4313      	orrs	r3, r2
 80026fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80026fc:	4a24      	ldr	r2, [pc, #144]	; (8002790 <HAL_GPIO_Init+0x304>)
 80026fe:	69bb      	ldr	r3, [r7, #24]
 8002700:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002702:	4b23      	ldr	r3, [pc, #140]	; (8002790 <HAL_GPIO_Init+0x304>)
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	43db      	mvns	r3, r3
 800270c:	69ba      	ldr	r2, [r7, #24]
 800270e:	4013      	ands	r3, r2
 8002710:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800271a:	2b00      	cmp	r3, #0
 800271c:	d003      	beq.n	8002726 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800271e:	69ba      	ldr	r2, [r7, #24]
 8002720:	693b      	ldr	r3, [r7, #16]
 8002722:	4313      	orrs	r3, r2
 8002724:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002726:	4a1a      	ldr	r2, [pc, #104]	; (8002790 <HAL_GPIO_Init+0x304>)
 8002728:	69bb      	ldr	r3, [r7, #24]
 800272a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800272c:	4b18      	ldr	r3, [pc, #96]	; (8002790 <HAL_GPIO_Init+0x304>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002732:	693b      	ldr	r3, [r7, #16]
 8002734:	43db      	mvns	r3, r3
 8002736:	69ba      	ldr	r2, [r7, #24]
 8002738:	4013      	ands	r3, r2
 800273a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002744:	2b00      	cmp	r3, #0
 8002746:	d003      	beq.n	8002750 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002748:	69ba      	ldr	r2, [r7, #24]
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	4313      	orrs	r3, r2
 800274e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002750:	4a0f      	ldr	r2, [pc, #60]	; (8002790 <HAL_GPIO_Init+0x304>)
 8002752:	69bb      	ldr	r3, [r7, #24]
 8002754:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002756:	69fb      	ldr	r3, [r7, #28]
 8002758:	3301      	adds	r3, #1
 800275a:	61fb      	str	r3, [r7, #28]
 800275c:	69fb      	ldr	r3, [r7, #28]
 800275e:	2b0f      	cmp	r3, #15
 8002760:	f67f aea2 	bls.w	80024a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002764:	bf00      	nop
 8002766:	bf00      	nop
 8002768:	3724      	adds	r7, #36	; 0x24
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr
 8002772:	bf00      	nop
 8002774:	40023800 	.word	0x40023800
 8002778:	40013800 	.word	0x40013800
 800277c:	40020000 	.word	0x40020000
 8002780:	40020400 	.word	0x40020400
 8002784:	40020800 	.word	0x40020800
 8002788:	40020c00 	.word	0x40020c00
 800278c:	40021000 	.word	0x40021000
 8002790:	40013c00 	.word	0x40013c00

08002794 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
 800279c:	460b      	mov	r3, r1
 800279e:	807b      	strh	r3, [r7, #2]
 80027a0:	4613      	mov	r3, r2
 80027a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80027a4:	787b      	ldrb	r3, [r7, #1]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d003      	beq.n	80027b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80027aa:	887a      	ldrh	r2, [r7, #2]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80027b0:	e003      	b.n	80027ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80027b2:	887b      	ldrh	r3, [r7, #2]
 80027b4:	041a      	lsls	r2, r3, #16
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	619a      	str	r2, [r3, #24]
}
 80027ba:	bf00      	nop
 80027bc:	370c      	adds	r7, #12
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr

080027c6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80027c6:	b480      	push	{r7}
 80027c8:	b085      	sub	sp, #20
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	6078      	str	r0, [r7, #4]
 80027ce:	460b      	mov	r3, r1
 80027d0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	695b      	ldr	r3, [r3, #20]
 80027d6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80027d8:	887a      	ldrh	r2, [r7, #2]
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	4013      	ands	r3, r2
 80027de:	041a      	lsls	r2, r3, #16
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	43d9      	mvns	r1, r3
 80027e4:	887b      	ldrh	r3, [r7, #2]
 80027e6:	400b      	ands	r3, r1
 80027e8:	431a      	orrs	r2, r3
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	619a      	str	r2, [r3, #24]
}
 80027ee:	bf00      	nop
 80027f0:	3714      	adds	r7, #20
 80027f2:	46bd      	mov	sp, r7
 80027f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f8:	4770      	bx	lr
	...

080027fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0
 8002802:	4603      	mov	r3, r0
 8002804:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002806:	4b08      	ldr	r3, [pc, #32]	; (8002828 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002808:	695a      	ldr	r2, [r3, #20]
 800280a:	88fb      	ldrh	r3, [r7, #6]
 800280c:	4013      	ands	r3, r2
 800280e:	2b00      	cmp	r3, #0
 8002810:	d006      	beq.n	8002820 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002812:	4a05      	ldr	r2, [pc, #20]	; (8002828 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002814:	88fb      	ldrh	r3, [r7, #6]
 8002816:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002818:	88fb      	ldrh	r3, [r7, #6]
 800281a:	4618      	mov	r0, r3
 800281c:	f7fe fd42 	bl	80012a4 <HAL_GPIO_EXTI_Callback>
  }
}
 8002820:	bf00      	nop
 8002822:	3708      	adds	r7, #8
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}
 8002828:	40013c00 	.word	0x40013c00

0800282c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b088      	sub	sp, #32
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d101      	bne.n	800283e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e128      	b.n	8002a90 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002844:	b2db      	uxtb	r3, r3
 8002846:	2b00      	cmp	r3, #0
 8002848:	d109      	bne.n	800285e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2200      	movs	r2, #0
 800284e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4a90      	ldr	r2, [pc, #576]	; (8002a98 <HAL_I2S_Init+0x26c>)
 8002856:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002858:	6878      	ldr	r0, [r7, #4]
 800285a:	f7fe fd87 	bl	800136c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2202      	movs	r2, #2
 8002862:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	69db      	ldr	r3, [r3, #28]
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	6812      	ldr	r2, [r2, #0]
 8002870:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002874:	f023 030f 	bic.w	r3, r3, #15
 8002878:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	2202      	movs	r2, #2
 8002880:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	695b      	ldr	r3, [r3, #20]
 8002886:	2b02      	cmp	r3, #2
 8002888:	d060      	beq.n	800294c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	68db      	ldr	r3, [r3, #12]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d102      	bne.n	8002898 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002892:	2310      	movs	r3, #16
 8002894:	617b      	str	r3, [r7, #20]
 8002896:	e001      	b.n	800289c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002898:	2320      	movs	r3, #32
 800289a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	2b20      	cmp	r3, #32
 80028a2:	d802      	bhi.n	80028aa <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	005b      	lsls	r3, r3, #1
 80028a8:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80028aa:	2001      	movs	r0, #1
 80028ac:	f001 fd00 	bl	80042b0 <HAL_RCCEx_GetPeriphCLKFreq>
 80028b0:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	691b      	ldr	r3, [r3, #16]
 80028b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80028ba:	d125      	bne.n	8002908 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d010      	beq.n	80028e6 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	009b      	lsls	r3, r3, #2
 80028c8:	68fa      	ldr	r2, [r7, #12]
 80028ca:	fbb2 f2f3 	udiv	r2, r2, r3
 80028ce:	4613      	mov	r3, r2
 80028d0:	009b      	lsls	r3, r3, #2
 80028d2:	4413      	add	r3, r2
 80028d4:	005b      	lsls	r3, r3, #1
 80028d6:	461a      	mov	r2, r3
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	695b      	ldr	r3, [r3, #20]
 80028dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80028e0:	3305      	adds	r3, #5
 80028e2:	613b      	str	r3, [r7, #16]
 80028e4:	e01f      	b.n	8002926 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	00db      	lsls	r3, r3, #3
 80028ea:	68fa      	ldr	r2, [r7, #12]
 80028ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80028f0:	4613      	mov	r3, r2
 80028f2:	009b      	lsls	r3, r3, #2
 80028f4:	4413      	add	r3, r2
 80028f6:	005b      	lsls	r3, r3, #1
 80028f8:	461a      	mov	r2, r3
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	695b      	ldr	r3, [r3, #20]
 80028fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002902:	3305      	adds	r3, #5
 8002904:	613b      	str	r3, [r7, #16]
 8002906:	e00e      	b.n	8002926 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002908:	68fa      	ldr	r2, [r7, #12]
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002910:	4613      	mov	r3, r2
 8002912:	009b      	lsls	r3, r3, #2
 8002914:	4413      	add	r3, r2
 8002916:	005b      	lsls	r3, r3, #1
 8002918:	461a      	mov	r2, r3
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	695b      	ldr	r3, [r3, #20]
 800291e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002922:	3305      	adds	r3, #5
 8002924:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	4a5c      	ldr	r2, [pc, #368]	; (8002a9c <HAL_I2S_Init+0x270>)
 800292a:	fba2 2303 	umull	r2, r3, r2, r3
 800292e:	08db      	lsrs	r3, r3, #3
 8002930:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002932:	693b      	ldr	r3, [r7, #16]
 8002934:	f003 0301 	and.w	r3, r3, #1
 8002938:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800293a:	693a      	ldr	r2, [r7, #16]
 800293c:	69bb      	ldr	r3, [r7, #24]
 800293e:	1ad3      	subs	r3, r2, r3
 8002940:	085b      	lsrs	r3, r3, #1
 8002942:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002944:	69bb      	ldr	r3, [r7, #24]
 8002946:	021b      	lsls	r3, r3, #8
 8002948:	61bb      	str	r3, [r7, #24]
 800294a:	e003      	b.n	8002954 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800294c:	2302      	movs	r3, #2
 800294e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002950:	2300      	movs	r3, #0
 8002952:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002954:	69fb      	ldr	r3, [r7, #28]
 8002956:	2b01      	cmp	r3, #1
 8002958:	d902      	bls.n	8002960 <HAL_I2S_Init+0x134>
 800295a:	69fb      	ldr	r3, [r7, #28]
 800295c:	2bff      	cmp	r3, #255	; 0xff
 800295e:	d907      	bls.n	8002970 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002964:	f043 0210 	orr.w	r2, r3, #16
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	e08f      	b.n	8002a90 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	691a      	ldr	r2, [r3, #16]
 8002974:	69bb      	ldr	r3, [r7, #24]
 8002976:	ea42 0103 	orr.w	r1, r2, r3
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	69fa      	ldr	r2, [r7, #28]
 8002980:	430a      	orrs	r2, r1
 8002982:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	69db      	ldr	r3, [r3, #28]
 800298a:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800298e:	f023 030f 	bic.w	r3, r3, #15
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	6851      	ldr	r1, [r2, #4]
 8002996:	687a      	ldr	r2, [r7, #4]
 8002998:	6892      	ldr	r2, [r2, #8]
 800299a:	4311      	orrs	r1, r2
 800299c:	687a      	ldr	r2, [r7, #4]
 800299e:	68d2      	ldr	r2, [r2, #12]
 80029a0:	4311      	orrs	r1, r2
 80029a2:	687a      	ldr	r2, [r7, #4]
 80029a4:	6992      	ldr	r2, [r2, #24]
 80029a6:	430a      	orrs	r2, r1
 80029a8:	431a      	orrs	r2, r3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80029b2:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6a1b      	ldr	r3, [r3, #32]
 80029b8:	2b01      	cmp	r3, #1
 80029ba:	d161      	bne.n	8002a80 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	4a38      	ldr	r2, [pc, #224]	; (8002aa0 <HAL_I2S_Init+0x274>)
 80029c0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a37      	ldr	r2, [pc, #220]	; (8002aa4 <HAL_I2S_Init+0x278>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d101      	bne.n	80029d0 <HAL_I2S_Init+0x1a4>
 80029cc:	4b36      	ldr	r3, [pc, #216]	; (8002aa8 <HAL_I2S_Init+0x27c>)
 80029ce:	e001      	b.n	80029d4 <HAL_I2S_Init+0x1a8>
 80029d0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80029d4:	69db      	ldr	r3, [r3, #28]
 80029d6:	687a      	ldr	r2, [r7, #4]
 80029d8:	6812      	ldr	r2, [r2, #0]
 80029da:	4932      	ldr	r1, [pc, #200]	; (8002aa4 <HAL_I2S_Init+0x278>)
 80029dc:	428a      	cmp	r2, r1
 80029de:	d101      	bne.n	80029e4 <HAL_I2S_Init+0x1b8>
 80029e0:	4a31      	ldr	r2, [pc, #196]	; (8002aa8 <HAL_I2S_Init+0x27c>)
 80029e2:	e001      	b.n	80029e8 <HAL_I2S_Init+0x1bc>
 80029e4:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80029e8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80029ec:	f023 030f 	bic.w	r3, r3, #15
 80029f0:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a2b      	ldr	r2, [pc, #172]	; (8002aa4 <HAL_I2S_Init+0x278>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d101      	bne.n	8002a00 <HAL_I2S_Init+0x1d4>
 80029fc:	4b2a      	ldr	r3, [pc, #168]	; (8002aa8 <HAL_I2S_Init+0x27c>)
 80029fe:	e001      	b.n	8002a04 <HAL_I2S_Init+0x1d8>
 8002a00:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002a04:	2202      	movs	r2, #2
 8002a06:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a25      	ldr	r2, [pc, #148]	; (8002aa4 <HAL_I2S_Init+0x278>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d101      	bne.n	8002a16 <HAL_I2S_Init+0x1ea>
 8002a12:	4b25      	ldr	r3, [pc, #148]	; (8002aa8 <HAL_I2S_Init+0x27c>)
 8002a14:	e001      	b.n	8002a1a <HAL_I2S_Init+0x1ee>
 8002a16:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002a1a:	69db      	ldr	r3, [r3, #28]
 8002a1c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a26:	d003      	beq.n	8002a30 <HAL_I2S_Init+0x204>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d103      	bne.n	8002a38 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8002a30:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a34:	613b      	str	r3, [r7, #16]
 8002a36:	e001      	b.n	8002a3c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8002a3c:	693b      	ldr	r3, [r7, #16]
 8002a3e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002a46:	4313      	orrs	r3, r2
 8002a48:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	68db      	ldr	r3, [r3, #12]
 8002a4e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002a50:	4313      	orrs	r3, r2
 8002a52:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	699b      	ldr	r3, [r3, #24]
 8002a58:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	b29a      	uxth	r2, r3
 8002a5e:	897b      	ldrh	r3, [r7, #10]
 8002a60:	4313      	orrs	r3, r2
 8002a62:	b29b      	uxth	r3, r3
 8002a64:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002a68:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a0d      	ldr	r2, [pc, #52]	; (8002aa4 <HAL_I2S_Init+0x278>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d101      	bne.n	8002a78 <HAL_I2S_Init+0x24c>
 8002a74:	4b0c      	ldr	r3, [pc, #48]	; (8002aa8 <HAL_I2S_Init+0x27c>)
 8002a76:	e001      	b.n	8002a7c <HAL_I2S_Init+0x250>
 8002a78:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002a7c:	897a      	ldrh	r2, [r7, #10]
 8002a7e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2200      	movs	r2, #0
 8002a84:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2201      	movs	r2, #1
 8002a8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8002a8e:	2300      	movs	r3, #0
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	3720      	adds	r7, #32
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	08003165 	.word	0x08003165
 8002a9c:	cccccccd 	.word	0xcccccccd
 8002aa0:	080032ed 	.word	0x080032ed
 8002aa4:	40003800 	.word	0x40003800
 8002aa8:	40003400 	.word	0x40003400

08002aac <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b086      	sub	sp, #24
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	60f8      	str	r0, [r7, #12]
 8002ab4:	60b9      	str	r1, [r7, #8]
 8002ab6:	4613      	mov	r3, r2
 8002ab8:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8002aba:	68bb      	ldr	r3, [r7, #8]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d002      	beq.n	8002ac6 <HAL_I2S_Receive_DMA+0x1a>
 8002ac0:	88fb      	ldrh	r3, [r7, #6]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d101      	bne.n	8002aca <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e0a1      	b.n	8002c0e <HAL_I2S_Receive_DMA+0x162>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d101      	bne.n	8002ada <HAL_I2S_Receive_DMA+0x2e>
 8002ad6:	2302      	movs	r3, #2
 8002ad8:	e099      	b.n	8002c0e <HAL_I2S_Receive_DMA+0x162>
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	2201      	movs	r2, #1
 8002ade:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	2b01      	cmp	r3, #1
 8002aec:	d005      	beq.n	8002afa <HAL_I2S_Receive_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	2200      	movs	r2, #0
 8002af2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 8002af6:	2302      	movs	r3, #2
 8002af8:	e089      	b.n	8002c0e <HAL_I2S_Receive_DMA+0x162>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	2204      	movs	r2, #4
 8002afe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2200      	movs	r2, #0
 8002b06:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pRxBuffPtr = pData;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	68ba      	ldr	r2, [r7, #8]
 8002b0c:	62da      	str	r2, [r3, #44]	; 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	69db      	ldr	r3, [r3, #28]
 8002b14:	f003 0307 	and.w	r3, r3, #7
 8002b18:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	2b03      	cmp	r3, #3
 8002b1e:	d002      	beq.n	8002b26 <HAL_I2S_Receive_DMA+0x7a>
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	2b05      	cmp	r3, #5
 8002b24:	d10a      	bne.n	8002b3c <HAL_I2S_Receive_DMA+0x90>
  {
    hi2s->RxXferSize = (Size << 1U);
 8002b26:	88fb      	ldrh	r3, [r7, #6]
 8002b28:	005b      	lsls	r3, r3, #1
 8002b2a:	b29a      	uxth	r2, r3
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 8002b30:	88fb      	ldrh	r3, [r7, #6]
 8002b32:	005b      	lsls	r3, r3, #1
 8002b34:	b29a      	uxth	r2, r3
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	865a      	strh	r2, [r3, #50]	; 0x32
 8002b3a:	e005      	b.n	8002b48 <HAL_I2S_Receive_DMA+0x9c>
  }
  else
  {
    hi2s->RxXferSize = Size;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	88fa      	ldrh	r2, [r7, #6]
 8002b40:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = Size;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	88fa      	ldrh	r2, [r7, #6]
 8002b46:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b4c:	4a32      	ldr	r2, [pc, #200]	; (8002c18 <HAL_I2S_Receive_DMA+0x16c>)
 8002b4e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b54:	4a31      	ldr	r2, [pc, #196]	; (8002c1c <HAL_I2S_Receive_DMA+0x170>)
 8002b56:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b5c:	4a30      	ldr	r2, [pc, #192]	; (8002c20 <HAL_I2S_Receive_DMA+0x174>)
 8002b5e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	69db      	ldr	r3, [r3, #28]
 8002b66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b6a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002b6e:	d10a      	bne.n	8002b86 <HAL_I2S_Receive_DMA+0xda>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002b70:	2300      	movs	r3, #0
 8002b72:	613b      	str	r3, [r7, #16]
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	68db      	ldr	r3, [r3, #12]
 8002b7a:	613b      	str	r3, [r7, #16]
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	613b      	str	r3, [r7, #16]
 8002b84:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	330c      	adds	r3, #12
 8002b90:	4619      	mov	r1, r3
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b96:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8002b9c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8002b9e:	f7ff f943 	bl	8001e28 <HAL_DMA_Start_IT>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d00f      	beq.n	8002bc8 <HAL_I2S_Receive_DMA+0x11c>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bac:	f043 0208 	orr.w	r2, r3, #8
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	e022      	b.n	8002c0e <HAL_I2S_Receive_DMA+0x162>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	69db      	ldr	r3, [r3, #28]
 8002bce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d107      	bne.n	8002be6 <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	69da      	ldr	r2, [r3, #28]
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002be4:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	f003 0301 	and.w	r3, r3, #1
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d107      	bne.n	8002c04 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	685a      	ldr	r2, [r3, #4]
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f042 0201 	orr.w	r2, r2, #1
 8002c02:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	2200      	movs	r2, #0
 8002c08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8002c0c:	2300      	movs	r3, #0
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3718      	adds	r7, #24
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	08003043 	.word	0x08003043
 8002c1c:	08003001 	.word	0x08003001
 8002c20:	0800305f 	.word	0x0800305f

08002c24 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b088      	sub	sp, #32
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c38:	d004      	beq.n	8002c44 <HAL_I2S_DMAStop+0x20>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	f040 80d1 	bne.w	8002de6 <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d00f      	beq.n	8002c6c <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c50:	4618      	mov	r0, r3
 8002c52:	f7ff f941 	bl	8001ed8 <HAL_DMA_Abort>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d007      	beq.n	8002c6c <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c60:	f043 0208 	orr.w	r2, r3, #8
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8002c6c:	2364      	movs	r3, #100	; 0x64
 8002c6e:	2201      	movs	r2, #1
 8002c70:	2102      	movs	r1, #2
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f000 fb00 	bl	8003278 <I2S_WaitFlagStateUntilTimeout>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d00b      	beq.n	8002c96 <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c82:	f043 0201 	orr.w	r2, r3, #1
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 8002c92:	2301      	movs	r3, #1
 8002c94:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8002c96:	2364      	movs	r3, #100	; 0x64
 8002c98:	2200      	movs	r2, #0
 8002c9a:	2180      	movs	r1, #128	; 0x80
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f000 faeb 	bl	8003278 <I2S_WaitFlagStateUntilTimeout>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d00b      	beq.n	8002cc0 <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cac:	f043 0201 	orr.w	r2, r3, #1
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	69da      	ldr	r2, [r3, #28]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002cce:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	617b      	str	r3, [r7, #20]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	689b      	ldr	r3, [r3, #8]
 8002cda:	617b      	str	r3, [r7, #20]
 8002cdc:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	685a      	ldr	r2, [r3, #4]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f022 0202 	bic.w	r2, r2, #2
 8002cec:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	2b05      	cmp	r3, #5
 8002cf8:	f040 8165 	bne.w	8002fc6 <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d00f      	beq.n	8002d24 <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f7ff f8e5 	bl	8001ed8 <HAL_DMA_Abort>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d007      	beq.n	8002d24 <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d18:	f043 0208 	orr.w	r2, r3, #8
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a8a      	ldr	r2, [pc, #552]	; (8002f54 <HAL_I2S_DMAStop+0x330>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d101      	bne.n	8002d32 <HAL_I2S_DMAStop+0x10e>
 8002d2e:	4b8a      	ldr	r3, [pc, #552]	; (8002f58 <HAL_I2S_DMAStop+0x334>)
 8002d30:	e001      	b.n	8002d36 <HAL_I2S_DMAStop+0x112>
 8002d32:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d36:	69da      	ldr	r2, [r3, #28]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4985      	ldr	r1, [pc, #532]	; (8002f54 <HAL_I2S_DMAStop+0x330>)
 8002d3e:	428b      	cmp	r3, r1
 8002d40:	d101      	bne.n	8002d46 <HAL_I2S_DMAStop+0x122>
 8002d42:	4b85      	ldr	r3, [pc, #532]	; (8002f58 <HAL_I2S_DMAStop+0x334>)
 8002d44:	e001      	b.n	8002d4a <HAL_I2S_DMAStop+0x126>
 8002d46:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d4e:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 8002d50:	2300      	movs	r3, #0
 8002d52:	613b      	str	r3, [r7, #16]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a7e      	ldr	r2, [pc, #504]	; (8002f54 <HAL_I2S_DMAStop+0x330>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d101      	bne.n	8002d62 <HAL_I2S_DMAStop+0x13e>
 8002d5e:	4b7e      	ldr	r3, [pc, #504]	; (8002f58 <HAL_I2S_DMAStop+0x334>)
 8002d60:	e001      	b.n	8002d66 <HAL_I2S_DMAStop+0x142>
 8002d62:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d66:	68db      	ldr	r3, [r3, #12]
 8002d68:	613b      	str	r3, [r7, #16]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a79      	ldr	r2, [pc, #484]	; (8002f54 <HAL_I2S_DMAStop+0x330>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d101      	bne.n	8002d78 <HAL_I2S_DMAStop+0x154>
 8002d74:	4b78      	ldr	r3, [pc, #480]	; (8002f58 <HAL_I2S_DMAStop+0x334>)
 8002d76:	e001      	b.n	8002d7c <HAL_I2S_DMAStop+0x158>
 8002d78:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d7c:	689b      	ldr	r3, [r3, #8]
 8002d7e:	613b      	str	r3, [r7, #16]
 8002d80:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a73      	ldr	r2, [pc, #460]	; (8002f54 <HAL_I2S_DMAStop+0x330>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d101      	bne.n	8002d90 <HAL_I2S_DMAStop+0x16c>
 8002d8c:	4b72      	ldr	r3, [pc, #456]	; (8002f58 <HAL_I2S_DMAStop+0x334>)
 8002d8e:	e001      	b.n	8002d94 <HAL_I2S_DMAStop+0x170>
 8002d90:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d94:	685a      	ldr	r2, [r3, #4]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	496e      	ldr	r1, [pc, #440]	; (8002f54 <HAL_I2S_DMAStop+0x330>)
 8002d9c:	428b      	cmp	r3, r1
 8002d9e:	d101      	bne.n	8002da4 <HAL_I2S_DMAStop+0x180>
 8002da0:	4b6d      	ldr	r3, [pc, #436]	; (8002f58 <HAL_I2S_DMAStop+0x334>)
 8002da2:	e001      	b.n	8002da8 <HAL_I2S_DMAStop+0x184>
 8002da4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002da8:	f022 0201 	bic.w	r2, r2, #1
 8002dac:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d10c      	bne.n	8002dd0 <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dba:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	645a      	str	r2, [r3, #68]	; 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        errorcode = HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8002dce:	e0fa      	b.n	8002fc6 <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a5f      	ldr	r2, [pc, #380]	; (8002f54 <HAL_I2S_DMAStop+0x330>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d101      	bne.n	8002dde <HAL_I2S_DMAStop+0x1ba>
 8002dda:	4b5f      	ldr	r3, [pc, #380]	; (8002f58 <HAL_I2S_DMAStop+0x334>)
 8002ddc:	e001      	b.n	8002de2 <HAL_I2S_DMAStop+0x1be>
 8002dde:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002de2:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8002de4:	e0ef      	b.n	8002fc6 <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002dee:	d005      	beq.n	8002dfc <HAL_I2S_DMAStop+0x1d8>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002df8:	f040 80e5 	bne.w	8002fc6 <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d00f      	beq.n	8002e24 <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f7ff f865 	bl	8001ed8 <HAL_DMA_Abort>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d007      	beq.n	8002e24 <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e18:	f043 0208 	orr.w	r2, r3, #8
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	2b05      	cmp	r3, #5
 8002e2e:	f040 809a 	bne.w	8002f66 <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d00f      	beq.n	8002e5a <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f7ff f84a 	bl	8001ed8 <HAL_DMA_Abort>
 8002e44:	4603      	mov	r3, r0
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d007      	beq.n	8002e5a <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e4e:	f043 0208 	orr.w	r2, r3, #8
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 8002e5a:	f7fe fdd9 	bl	8001a10 <HAL_GetTick>
 8002e5e:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8002e60:	e012      	b.n	8002e88 <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8002e62:	f7fe fdd5 	bl	8001a10 <HAL_GetTick>
 8002e66:	4602      	mov	r2, r0
 8002e68:	69bb      	ldr	r3, [r7, #24]
 8002e6a:	1ad3      	subs	r3, r2, r3
 8002e6c:	2b64      	cmp	r3, #100	; 0x64
 8002e6e:	d90b      	bls.n	8002e88 <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e74:	f043 0201 	orr.w	r2, r3, #1
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2201      	movs	r2, #1
 8002e80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a31      	ldr	r2, [pc, #196]	; (8002f54 <HAL_I2S_DMAStop+0x330>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d101      	bne.n	8002e96 <HAL_I2S_DMAStop+0x272>
 8002e92:	4b31      	ldr	r3, [pc, #196]	; (8002f58 <HAL_I2S_DMAStop+0x334>)
 8002e94:	e001      	b.n	8002e9a <HAL_I2S_DMAStop+0x276>
 8002e96:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	f003 0302 	and.w	r3, r3, #2
 8002ea0:	2b02      	cmp	r3, #2
 8002ea2:	d1de      	bne.n	8002e62 <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8002ea4:	e012      	b.n	8002ecc <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8002ea6:	f7fe fdb3 	bl	8001a10 <HAL_GetTick>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	69bb      	ldr	r3, [r7, #24]
 8002eae:	1ad3      	subs	r3, r2, r3
 8002eb0:	2b64      	cmp	r3, #100	; 0x64
 8002eb2:	d90b      	bls.n	8002ecc <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eb8:	f043 0201 	orr.w	r2, r3, #1
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a20      	ldr	r2, [pc, #128]	; (8002f54 <HAL_I2S_DMAStop+0x330>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d101      	bne.n	8002eda <HAL_I2S_DMAStop+0x2b6>
 8002ed6:	4b20      	ldr	r3, [pc, #128]	; (8002f58 <HAL_I2S_DMAStop+0x334>)
 8002ed8:	e001      	b.n	8002ede <HAL_I2S_DMAStop+0x2ba>
 8002eda:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ee4:	2b80      	cmp	r3, #128	; 0x80
 8002ee6:	d0de      	beq.n	8002ea6 <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a19      	ldr	r2, [pc, #100]	; (8002f54 <HAL_I2S_DMAStop+0x330>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d101      	bne.n	8002ef6 <HAL_I2S_DMAStop+0x2d2>
 8002ef2:	4b19      	ldr	r3, [pc, #100]	; (8002f58 <HAL_I2S_DMAStop+0x334>)
 8002ef4:	e001      	b.n	8002efa <HAL_I2S_DMAStop+0x2d6>
 8002ef6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002efa:	69da      	ldr	r2, [r3, #28]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4914      	ldr	r1, [pc, #80]	; (8002f54 <HAL_I2S_DMAStop+0x330>)
 8002f02:	428b      	cmp	r3, r1
 8002f04:	d101      	bne.n	8002f0a <HAL_I2S_DMAStop+0x2e6>
 8002f06:	4b14      	ldr	r3, [pc, #80]	; (8002f58 <HAL_I2S_DMAStop+0x334>)
 8002f08:	e001      	b.n	8002f0e <HAL_I2S_DMAStop+0x2ea>
 8002f0a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002f0e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f12:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 8002f14:	2300      	movs	r3, #0
 8002f16:	60fb      	str	r3, [r7, #12]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a0d      	ldr	r2, [pc, #52]	; (8002f54 <HAL_I2S_DMAStop+0x330>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d101      	bne.n	8002f26 <HAL_I2S_DMAStop+0x302>
 8002f22:	4b0d      	ldr	r3, [pc, #52]	; (8002f58 <HAL_I2S_DMAStop+0x334>)
 8002f24:	e001      	b.n	8002f2a <HAL_I2S_DMAStop+0x306>
 8002f26:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	60fb      	str	r3, [r7, #12]
 8002f2e:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a07      	ldr	r2, [pc, #28]	; (8002f54 <HAL_I2S_DMAStop+0x330>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d101      	bne.n	8002f3e <HAL_I2S_DMAStop+0x31a>
 8002f3a:	4b07      	ldr	r3, [pc, #28]	; (8002f58 <HAL_I2S_DMAStop+0x334>)
 8002f3c:	e001      	b.n	8002f42 <HAL_I2S_DMAStop+0x31e>
 8002f3e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002f42:	685a      	ldr	r2, [r3, #4]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4902      	ldr	r1, [pc, #8]	; (8002f54 <HAL_I2S_DMAStop+0x330>)
 8002f4a:	428b      	cmp	r3, r1
 8002f4c:	d106      	bne.n	8002f5c <HAL_I2S_DMAStop+0x338>
 8002f4e:	4b02      	ldr	r3, [pc, #8]	; (8002f58 <HAL_I2S_DMAStop+0x334>)
 8002f50:	e006      	b.n	8002f60 <HAL_I2S_DMAStop+0x33c>
 8002f52:	bf00      	nop
 8002f54:	40003800 	.word	0x40003800
 8002f58:	40003400 	.word	0x40003400
 8002f5c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002f60:	f022 0202 	bic.w	r2, r2, #2
 8002f64:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	69da      	ldr	r2, [r3, #28]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f74:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002f76:	2300      	movs	r3, #0
 8002f78:	60bb      	str	r3, [r7, #8]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	60bb      	str	r3, [r7, #8]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	60bb      	str	r3, [r7, #8]
 8002f8a:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	685a      	ldr	r2, [r3, #4]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f022 0201 	bic.w	r2, r2, #1
 8002f9a:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002fa4:	d10c      	bne.n	8002fc0 <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002faa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	645a      	str	r2, [r3, #68]	; 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode = HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	77fb      	strb	r3, [r7, #31]
 8002fbe:	e002      	b.n	8002fc6 <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2201      	movs	r2, #1
 8002fca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return errorcode;
 8002fce:	7ffb      	ldrb	r3, [r7, #31]
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	3720      	adds	r7, #32
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bd80      	pop	{r7, pc}

08002fd8 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b083      	sub	sp, #12
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8002fe0:	bf00      	nop
 8002fe2:	370c      	adds	r7, #12
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fea:	4770      	bx	lr

08002fec <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b083      	sub	sp, #12
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002ff4:	bf00      	nop
 8002ff6:	370c      	adds	r7, #12
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffe:	4770      	bx	lr

08003000 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b084      	sub	sp, #16
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800300c:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	69db      	ldr	r3, [r3, #28]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d10e      	bne.n	8003034 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	685a      	ldr	r2, [r3, #4]
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f022 0201 	bic.w	r2, r2, #1
 8003024:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2200      	movs	r2, #0
 800302a:	865a      	strh	r2, [r3, #50]	; 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	2201      	movs	r2, #1
 8003030:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8003034:	68f8      	ldr	r0, [r7, #12]
 8003036:	f7fe f849 	bl	80010cc <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800303a:	bf00      	nop
 800303c:	3710      	adds	r7, #16
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}

08003042 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003042:	b580      	push	{r7, lr}
 8003044:	b084      	sub	sp, #16
 8003046:	af00      	add	r7, sp, #0
 8003048:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800304e:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8003050:	68f8      	ldr	r0, [r7, #12]
 8003052:	f7fe f8a1 	bl	8001198 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003056:	bf00      	nop
 8003058:	3710      	adds	r7, #16
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}

0800305e <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 800305e:	b580      	push	{r7, lr}
 8003060:	b084      	sub	sp, #16
 8003062:	af00      	add	r7, sp, #0
 8003064:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800306a:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	685a      	ldr	r2, [r3, #4]
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f022 0203 	bic.w	r2, r2, #3
 800307a:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2200      	movs	r2, #0
 8003080:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	2200      	movs	r2, #0
 8003086:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2201      	movs	r2, #1
 800308c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003094:	f043 0208 	orr.w	r2, r3, #8
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 800309c:	68f8      	ldr	r0, [r7, #12]
 800309e:	f7ff ffa5 	bl	8002fec <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80030a2:	bf00      	nop
 80030a4:	3710      	adds	r7, #16
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}

080030aa <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80030aa:	b580      	push	{r7, lr}
 80030ac:	b082      	sub	sp, #8
 80030ae:	af00      	add	r7, sp, #0
 80030b0:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b6:	881a      	ldrh	r2, [r3, #0]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030c2:	1c9a      	adds	r2, r3, #2
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030cc:	b29b      	uxth	r3, r3
 80030ce:	3b01      	subs	r3, #1
 80030d0:	b29a      	uxth	r2, r3
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030da:	b29b      	uxth	r3, r3
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d10e      	bne.n	80030fe <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	685a      	ldr	r2, [r3, #4]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80030ee:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2201      	movs	r2, #1
 80030f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80030f8:	6878      	ldr	r0, [r7, #4]
 80030fa:	f7ff ff6d 	bl	8002fd8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80030fe:	bf00      	nop
 8003100:	3708      	adds	r7, #8
 8003102:	46bd      	mov	sp, r7
 8003104:	bd80      	pop	{r7, pc}

08003106 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003106:	b580      	push	{r7, lr}
 8003108:	b082      	sub	sp, #8
 800310a:	af00      	add	r7, sp, #0
 800310c:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	68da      	ldr	r2, [r3, #12]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003118:	b292      	uxth	r2, r2
 800311a:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003120:	1c9a      	adds	r2, r3, #2
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800312a:	b29b      	uxth	r3, r3
 800312c:	3b01      	subs	r3, #1
 800312e:	b29a      	uxth	r2, r3
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003138:	b29b      	uxth	r3, r3
 800313a:	2b00      	cmp	r3, #0
 800313c:	d10e      	bne.n	800315c <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	685a      	ldr	r2, [r3, #4]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800314c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2201      	movs	r2, #1
 8003152:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f7fd ffb8 	bl	80010cc <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800315c:	bf00      	nop
 800315e:	3708      	adds	r7, #8
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}

08003164 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b086      	sub	sp, #24
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800317a:	b2db      	uxtb	r3, r3
 800317c:	2b04      	cmp	r3, #4
 800317e:	d13a      	bne.n	80031f6 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003180:	697b      	ldr	r3, [r7, #20]
 8003182:	f003 0301 	and.w	r3, r3, #1
 8003186:	2b01      	cmp	r3, #1
 8003188:	d109      	bne.n	800319e <I2S_IRQHandler+0x3a>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003194:	2b40      	cmp	r3, #64	; 0x40
 8003196:	d102      	bne.n	800319e <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003198:	6878      	ldr	r0, [r7, #4]
 800319a:	f7ff ffb4 	bl	8003106 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031a4:	2b40      	cmp	r3, #64	; 0x40
 80031a6:	d126      	bne.n	80031f6 <I2S_IRQHandler+0x92>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	f003 0320 	and.w	r3, r3, #32
 80031b2:	2b20      	cmp	r3, #32
 80031b4:	d11f      	bne.n	80031f6 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	685a      	ldr	r2, [r3, #4]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80031c4:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80031c6:	2300      	movs	r3, #0
 80031c8:	613b      	str	r3, [r7, #16]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	68db      	ldr	r3, [r3, #12]
 80031d0:	613b      	str	r3, [r7, #16]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	613b      	str	r3, [r7, #16]
 80031da:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2201      	movs	r2, #1
 80031e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031e8:	f043 0202 	orr.w	r2, r3, #2
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80031f0:	6878      	ldr	r0, [r7, #4]
 80031f2:	f7ff fefb 	bl	8002fec <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80031fc:	b2db      	uxtb	r3, r3
 80031fe:	2b03      	cmp	r3, #3
 8003200:	d136      	bne.n	8003270 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003202:	697b      	ldr	r3, [r7, #20]
 8003204:	f003 0302 	and.w	r3, r3, #2
 8003208:	2b02      	cmp	r3, #2
 800320a:	d109      	bne.n	8003220 <I2S_IRQHandler+0xbc>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003216:	2b80      	cmp	r3, #128	; 0x80
 8003218:	d102      	bne.n	8003220 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f7ff ff45 	bl	80030aa <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003220:	697b      	ldr	r3, [r7, #20]
 8003222:	f003 0308 	and.w	r3, r3, #8
 8003226:	2b08      	cmp	r3, #8
 8003228:	d122      	bne.n	8003270 <I2S_IRQHandler+0x10c>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	f003 0320 	and.w	r3, r3, #32
 8003234:	2b20      	cmp	r3, #32
 8003236:	d11b      	bne.n	8003270 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	685a      	ldr	r2, [r3, #4]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003246:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003248:	2300      	movs	r3, #0
 800324a:	60fb      	str	r3, [r7, #12]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	60fb      	str	r3, [r7, #12]
 8003254:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2201      	movs	r2, #1
 800325a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003262:	f043 0204 	orr.w	r2, r3, #4
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800326a:	6878      	ldr	r0, [r7, #4]
 800326c:	f7ff febe 	bl	8002fec <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003270:	bf00      	nop
 8003272:	3718      	adds	r7, #24
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}

08003278 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b086      	sub	sp, #24
 800327c:	af00      	add	r7, sp, #0
 800327e:	60f8      	str	r0, [r7, #12]
 8003280:	60b9      	str	r1, [r7, #8]
 8003282:	603b      	str	r3, [r7, #0]
 8003284:	4613      	mov	r3, r2
 8003286:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8003288:	f7fe fbc2 	bl	8001a10 <HAL_GetTick>
 800328c:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 800328e:	e018      	b.n	80032c2 <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003296:	d014      	beq.n	80032c2 <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8003298:	f7fe fbba 	bl	8001a10 <HAL_GetTick>
 800329c:	4602      	mov	r2, r0
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	1ad3      	subs	r3, r2, r3
 80032a2:	683a      	ldr	r2, [r7, #0]
 80032a4:	429a      	cmp	r2, r3
 80032a6:	d902      	bls.n	80032ae <I2S_WaitFlagStateUntilTimeout+0x36>
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d109      	bne.n	80032c2 <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	2201      	movs	r2, #1
 80032b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	2200      	movs	r2, #0
 80032ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80032be:	2303      	movs	r3, #3
 80032c0:	e00f      	b.n	80032e2 <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	689a      	ldr	r2, [r3, #8]
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	4013      	ands	r3, r2
 80032cc:	68ba      	ldr	r2, [r7, #8]
 80032ce:	429a      	cmp	r2, r3
 80032d0:	bf0c      	ite	eq
 80032d2:	2301      	moveq	r3, #1
 80032d4:	2300      	movne	r3, #0
 80032d6:	b2db      	uxtb	r3, r3
 80032d8:	461a      	mov	r2, r3
 80032da:	79fb      	ldrb	r3, [r7, #7]
 80032dc:	429a      	cmp	r2, r3
 80032de:	d1d7      	bne.n	8003290 <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 80032e0:	2300      	movs	r3, #0
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	3718      	adds	r7, #24
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}
	...

080032ec <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b088      	sub	sp, #32
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a92      	ldr	r2, [pc, #584]	; (800354c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d101      	bne.n	800330a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003306:	4b92      	ldr	r3, [pc, #584]	; (8003550 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003308:	e001      	b.n	800330e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800330a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800330e:	689b      	ldr	r3, [r3, #8]
 8003310:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4a8b      	ldr	r2, [pc, #556]	; (800354c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d101      	bne.n	8003328 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003324:	4b8a      	ldr	r3, [pc, #552]	; (8003550 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003326:	e001      	b.n	800332c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003328:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003338:	d004      	beq.n	8003344 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	2b00      	cmp	r3, #0
 8003340:	f040 8099 	bne.w	8003476 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003344:	69fb      	ldr	r3, [r7, #28]
 8003346:	f003 0302 	and.w	r3, r3, #2
 800334a:	2b02      	cmp	r3, #2
 800334c:	d107      	bne.n	800335e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003354:	2b00      	cmp	r3, #0
 8003356:	d002      	beq.n	800335e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003358:	6878      	ldr	r0, [r7, #4]
 800335a:	f000 f925 	bl	80035a8 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800335e:	69bb      	ldr	r3, [r7, #24]
 8003360:	f003 0301 	and.w	r3, r3, #1
 8003364:	2b01      	cmp	r3, #1
 8003366:	d107      	bne.n	8003378 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800336e:	2b00      	cmp	r3, #0
 8003370:	d002      	beq.n	8003378 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003372:	6878      	ldr	r0, [r7, #4]
 8003374:	f000 f9c8 	bl	8003708 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003378:	69bb      	ldr	r3, [r7, #24]
 800337a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800337e:	2b40      	cmp	r3, #64	; 0x40
 8003380:	d13a      	bne.n	80033f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	f003 0320 	and.w	r3, r3, #32
 8003388:	2b00      	cmp	r3, #0
 800338a:	d035      	beq.n	80033f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a6e      	ldr	r2, [pc, #440]	; (800354c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d101      	bne.n	800339a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003396:	4b6e      	ldr	r3, [pc, #440]	; (8003550 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003398:	e001      	b.n	800339e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800339a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800339e:	685a      	ldr	r2, [r3, #4]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4969      	ldr	r1, [pc, #420]	; (800354c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80033a6:	428b      	cmp	r3, r1
 80033a8:	d101      	bne.n	80033ae <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80033aa:	4b69      	ldr	r3, [pc, #420]	; (8003550 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80033ac:	e001      	b.n	80033b2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80033ae:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80033b2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80033b6:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	685a      	ldr	r2, [r3, #4]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80033c6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80033c8:	2300      	movs	r3, #0
 80033ca:	60fb      	str	r3, [r7, #12]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	68db      	ldr	r3, [r3, #12]
 80033d2:	60fb      	str	r3, [r7, #12]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	60fb      	str	r3, [r7, #12]
 80033dc:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2201      	movs	r2, #1
 80033e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ea:	f043 0202 	orr.w	r2, r3, #2
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80033f2:	6878      	ldr	r0, [r7, #4]
 80033f4:	f7ff fdfa 	bl	8002fec <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80033f8:	69fb      	ldr	r3, [r7, #28]
 80033fa:	f003 0308 	and.w	r3, r3, #8
 80033fe:	2b08      	cmp	r3, #8
 8003400:	f040 80c3 	bne.w	800358a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	f003 0320 	and.w	r3, r3, #32
 800340a:	2b00      	cmp	r3, #0
 800340c:	f000 80bd 	beq.w	800358a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	685a      	ldr	r2, [r3, #4]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800341e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a49      	ldr	r2, [pc, #292]	; (800354c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d101      	bne.n	800342e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800342a:	4b49      	ldr	r3, [pc, #292]	; (8003550 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800342c:	e001      	b.n	8003432 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800342e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003432:	685a      	ldr	r2, [r3, #4]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4944      	ldr	r1, [pc, #272]	; (800354c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800343a:	428b      	cmp	r3, r1
 800343c:	d101      	bne.n	8003442 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800343e:	4b44      	ldr	r3, [pc, #272]	; (8003550 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003440:	e001      	b.n	8003446 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003442:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003446:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800344a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800344c:	2300      	movs	r3, #0
 800344e:	60bb      	str	r3, [r7, #8]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	60bb      	str	r3, [r7, #8]
 8003458:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2201      	movs	r2, #1
 800345e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003466:	f043 0204 	orr.w	r2, r3, #4
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800346e:	6878      	ldr	r0, [r7, #4]
 8003470:	f7ff fdbc 	bl	8002fec <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003474:	e089      	b.n	800358a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003476:	69bb      	ldr	r3, [r7, #24]
 8003478:	f003 0302 	and.w	r3, r3, #2
 800347c:	2b02      	cmp	r3, #2
 800347e:	d107      	bne.n	8003490 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003486:	2b00      	cmp	r3, #0
 8003488:	d002      	beq.n	8003490 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800348a:	6878      	ldr	r0, [r7, #4]
 800348c:	f000 f8be 	bl	800360c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003490:	69fb      	ldr	r3, [r7, #28]
 8003492:	f003 0301 	and.w	r3, r3, #1
 8003496:	2b01      	cmp	r3, #1
 8003498:	d107      	bne.n	80034aa <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d002      	beq.n	80034aa <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80034a4:	6878      	ldr	r0, [r7, #4]
 80034a6:	f000 f8fd 	bl	80036a4 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80034aa:	69fb      	ldr	r3, [r7, #28]
 80034ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034b0:	2b40      	cmp	r3, #64	; 0x40
 80034b2:	d12f      	bne.n	8003514 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	f003 0320 	and.w	r3, r3, #32
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d02a      	beq.n	8003514 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	685a      	ldr	r2, [r3, #4]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80034cc:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a1e      	ldr	r2, [pc, #120]	; (800354c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d101      	bne.n	80034dc <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80034d8:	4b1d      	ldr	r3, [pc, #116]	; (8003550 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80034da:	e001      	b.n	80034e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80034dc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80034e0:	685a      	ldr	r2, [r3, #4]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4919      	ldr	r1, [pc, #100]	; (800354c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80034e8:	428b      	cmp	r3, r1
 80034ea:	d101      	bne.n	80034f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80034ec:	4b18      	ldr	r3, [pc, #96]	; (8003550 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80034ee:	e001      	b.n	80034f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80034f0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80034f4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80034f8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2201      	movs	r2, #1
 80034fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003506:	f043 0202 	orr.w	r2, r3, #2
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	f7ff fd6c 	bl	8002fec <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003514:	69bb      	ldr	r3, [r7, #24]
 8003516:	f003 0308 	and.w	r3, r3, #8
 800351a:	2b08      	cmp	r3, #8
 800351c:	d136      	bne.n	800358c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	f003 0320 	and.w	r3, r3, #32
 8003524:	2b00      	cmp	r3, #0
 8003526:	d031      	beq.n	800358c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a07      	ldr	r2, [pc, #28]	; (800354c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d101      	bne.n	8003536 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8003532:	4b07      	ldr	r3, [pc, #28]	; (8003550 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003534:	e001      	b.n	800353a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003536:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800353a:	685a      	ldr	r2, [r3, #4]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4902      	ldr	r1, [pc, #8]	; (800354c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003542:	428b      	cmp	r3, r1
 8003544:	d106      	bne.n	8003554 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8003546:	4b02      	ldr	r3, [pc, #8]	; (8003550 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003548:	e006      	b.n	8003558 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800354a:	bf00      	nop
 800354c:	40003800 	.word	0x40003800
 8003550:	40003400 	.word	0x40003400
 8003554:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003558:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800355c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	685a      	ldr	r2, [r3, #4]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800356c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2201      	movs	r2, #1
 8003572:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800357a:	f043 0204 	orr.w	r2, r3, #4
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003582:	6878      	ldr	r0, [r7, #4]
 8003584:	f7ff fd32 	bl	8002fec <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003588:	e000      	b.n	800358c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800358a:	bf00      	nop
}
 800358c:	bf00      	nop
 800358e:	3720      	adds	r7, #32
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}

08003594 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003594:	b480      	push	{r7}
 8003596:	b083      	sub	sp, #12
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800359c:	bf00      	nop
 800359e:	370c      	adds	r7, #12
 80035a0:	46bd      	mov	sp, r7
 80035a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a6:	4770      	bx	lr

080035a8 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b082      	sub	sp, #8
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b4:	1c99      	adds	r1, r3, #2
 80035b6:	687a      	ldr	r2, [r7, #4]
 80035b8:	6251      	str	r1, [r2, #36]	; 0x24
 80035ba:	881a      	ldrh	r2, [r3, #0]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035c6:	b29b      	uxth	r3, r3
 80035c8:	3b01      	subs	r3, #1
 80035ca:	b29a      	uxth	r2, r3
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035d4:	b29b      	uxth	r3, r3
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d113      	bne.n	8003602 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	685a      	ldr	r2, [r3, #4]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80035e8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80035ee:	b29b      	uxth	r3, r3
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d106      	bne.n	8003602 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2201      	movs	r2, #1
 80035f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80035fc:	6878      	ldr	r0, [r7, #4]
 80035fe:	f7ff ffc9 	bl	8003594 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003602:	bf00      	nop
 8003604:	3708      	adds	r7, #8
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
	...

0800360c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b082      	sub	sp, #8
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003618:	1c99      	adds	r1, r3, #2
 800361a:	687a      	ldr	r2, [r7, #4]
 800361c:	6251      	str	r1, [r2, #36]	; 0x24
 800361e:	8819      	ldrh	r1, [r3, #0]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a1d      	ldr	r2, [pc, #116]	; (800369c <I2SEx_TxISR_I2SExt+0x90>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d101      	bne.n	800362e <I2SEx_TxISR_I2SExt+0x22>
 800362a:	4b1d      	ldr	r3, [pc, #116]	; (80036a0 <I2SEx_TxISR_I2SExt+0x94>)
 800362c:	e001      	b.n	8003632 <I2SEx_TxISR_I2SExt+0x26>
 800362e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003632:	460a      	mov	r2, r1
 8003634:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800363a:	b29b      	uxth	r3, r3
 800363c:	3b01      	subs	r3, #1
 800363e:	b29a      	uxth	r2, r3
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003648:	b29b      	uxth	r3, r3
 800364a:	2b00      	cmp	r3, #0
 800364c:	d121      	bne.n	8003692 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a12      	ldr	r2, [pc, #72]	; (800369c <I2SEx_TxISR_I2SExt+0x90>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d101      	bne.n	800365c <I2SEx_TxISR_I2SExt+0x50>
 8003658:	4b11      	ldr	r3, [pc, #68]	; (80036a0 <I2SEx_TxISR_I2SExt+0x94>)
 800365a:	e001      	b.n	8003660 <I2SEx_TxISR_I2SExt+0x54>
 800365c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003660:	685a      	ldr	r2, [r3, #4]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	490d      	ldr	r1, [pc, #52]	; (800369c <I2SEx_TxISR_I2SExt+0x90>)
 8003668:	428b      	cmp	r3, r1
 800366a:	d101      	bne.n	8003670 <I2SEx_TxISR_I2SExt+0x64>
 800366c:	4b0c      	ldr	r3, [pc, #48]	; (80036a0 <I2SEx_TxISR_I2SExt+0x94>)
 800366e:	e001      	b.n	8003674 <I2SEx_TxISR_I2SExt+0x68>
 8003670:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003674:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003678:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800367e:	b29b      	uxth	r3, r3
 8003680:	2b00      	cmp	r3, #0
 8003682:	d106      	bne.n	8003692 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2201      	movs	r2, #1
 8003688:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800368c:	6878      	ldr	r0, [r7, #4]
 800368e:	f7ff ff81 	bl	8003594 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003692:	bf00      	nop
 8003694:	3708      	adds	r7, #8
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}
 800369a:	bf00      	nop
 800369c:	40003800 	.word	0x40003800
 80036a0:	40003400 	.word	0x40003400

080036a4 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b082      	sub	sp, #8
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	68d8      	ldr	r0, [r3, #12]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036b6:	1c99      	adds	r1, r3, #2
 80036b8:	687a      	ldr	r2, [r7, #4]
 80036ba:	62d1      	str	r1, [r2, #44]	; 0x2c
 80036bc:	b282      	uxth	r2, r0
 80036be:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80036c4:	b29b      	uxth	r3, r3
 80036c6:	3b01      	subs	r3, #1
 80036c8:	b29a      	uxth	r2, r3
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80036d2:	b29b      	uxth	r3, r3
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d113      	bne.n	8003700 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	685a      	ldr	r2, [r3, #4]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80036e6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036ec:	b29b      	uxth	r3, r3
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d106      	bne.n	8003700 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2201      	movs	r2, #1
 80036f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f7ff ff4a 	bl	8003594 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003700:	bf00      	nop
 8003702:	3708      	adds	r7, #8
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}

08003708 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b082      	sub	sp, #8
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a20      	ldr	r2, [pc, #128]	; (8003798 <I2SEx_RxISR_I2SExt+0x90>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d101      	bne.n	800371e <I2SEx_RxISR_I2SExt+0x16>
 800371a:	4b20      	ldr	r3, [pc, #128]	; (800379c <I2SEx_RxISR_I2SExt+0x94>)
 800371c:	e001      	b.n	8003722 <I2SEx_RxISR_I2SExt+0x1a>
 800371e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003722:	68d8      	ldr	r0, [r3, #12]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003728:	1c99      	adds	r1, r3, #2
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	62d1      	str	r1, [r2, #44]	; 0x2c
 800372e:	b282      	uxth	r2, r0
 8003730:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003736:	b29b      	uxth	r3, r3
 8003738:	3b01      	subs	r3, #1
 800373a:	b29a      	uxth	r2, r3
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003744:	b29b      	uxth	r3, r3
 8003746:	2b00      	cmp	r3, #0
 8003748:	d121      	bne.n	800378e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a12      	ldr	r2, [pc, #72]	; (8003798 <I2SEx_RxISR_I2SExt+0x90>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d101      	bne.n	8003758 <I2SEx_RxISR_I2SExt+0x50>
 8003754:	4b11      	ldr	r3, [pc, #68]	; (800379c <I2SEx_RxISR_I2SExt+0x94>)
 8003756:	e001      	b.n	800375c <I2SEx_RxISR_I2SExt+0x54>
 8003758:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800375c:	685a      	ldr	r2, [r3, #4]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	490d      	ldr	r1, [pc, #52]	; (8003798 <I2SEx_RxISR_I2SExt+0x90>)
 8003764:	428b      	cmp	r3, r1
 8003766:	d101      	bne.n	800376c <I2SEx_RxISR_I2SExt+0x64>
 8003768:	4b0c      	ldr	r3, [pc, #48]	; (800379c <I2SEx_RxISR_I2SExt+0x94>)
 800376a:	e001      	b.n	8003770 <I2SEx_RxISR_I2SExt+0x68>
 800376c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003770:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003774:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800377a:	b29b      	uxth	r3, r3
 800377c:	2b00      	cmp	r3, #0
 800377e:	d106      	bne.n	800378e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2201      	movs	r2, #1
 8003784:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003788:	6878      	ldr	r0, [r7, #4]
 800378a:	f7ff ff03 	bl	8003594 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800378e:	bf00      	nop
 8003790:	3708      	adds	r7, #8
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}
 8003796:	bf00      	nop
 8003798:	40003800 	.word	0x40003800
 800379c:	40003400 	.word	0x40003400

080037a0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b086      	sub	sp, #24
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d101      	bne.n	80037b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e267      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f003 0301 	and.w	r3, r3, #1
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d075      	beq.n	80038aa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80037be:	4b88      	ldr	r3, [pc, #544]	; (80039e0 <HAL_RCC_OscConfig+0x240>)
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	f003 030c 	and.w	r3, r3, #12
 80037c6:	2b04      	cmp	r3, #4
 80037c8:	d00c      	beq.n	80037e4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037ca:	4b85      	ldr	r3, [pc, #532]	; (80039e0 <HAL_RCC_OscConfig+0x240>)
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80037d2:	2b08      	cmp	r3, #8
 80037d4:	d112      	bne.n	80037fc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037d6:	4b82      	ldr	r3, [pc, #520]	; (80039e0 <HAL_RCC_OscConfig+0x240>)
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037de:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80037e2:	d10b      	bne.n	80037fc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037e4:	4b7e      	ldr	r3, [pc, #504]	; (80039e0 <HAL_RCC_OscConfig+0x240>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d05b      	beq.n	80038a8 <HAL_RCC_OscConfig+0x108>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d157      	bne.n	80038a8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80037f8:	2301      	movs	r3, #1
 80037fa:	e242      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003804:	d106      	bne.n	8003814 <HAL_RCC_OscConfig+0x74>
 8003806:	4b76      	ldr	r3, [pc, #472]	; (80039e0 <HAL_RCC_OscConfig+0x240>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a75      	ldr	r2, [pc, #468]	; (80039e0 <HAL_RCC_OscConfig+0x240>)
 800380c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003810:	6013      	str	r3, [r2, #0]
 8003812:	e01d      	b.n	8003850 <HAL_RCC_OscConfig+0xb0>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800381c:	d10c      	bne.n	8003838 <HAL_RCC_OscConfig+0x98>
 800381e:	4b70      	ldr	r3, [pc, #448]	; (80039e0 <HAL_RCC_OscConfig+0x240>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a6f      	ldr	r2, [pc, #444]	; (80039e0 <HAL_RCC_OscConfig+0x240>)
 8003824:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003828:	6013      	str	r3, [r2, #0]
 800382a:	4b6d      	ldr	r3, [pc, #436]	; (80039e0 <HAL_RCC_OscConfig+0x240>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a6c      	ldr	r2, [pc, #432]	; (80039e0 <HAL_RCC_OscConfig+0x240>)
 8003830:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003834:	6013      	str	r3, [r2, #0]
 8003836:	e00b      	b.n	8003850 <HAL_RCC_OscConfig+0xb0>
 8003838:	4b69      	ldr	r3, [pc, #420]	; (80039e0 <HAL_RCC_OscConfig+0x240>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a68      	ldr	r2, [pc, #416]	; (80039e0 <HAL_RCC_OscConfig+0x240>)
 800383e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003842:	6013      	str	r3, [r2, #0]
 8003844:	4b66      	ldr	r3, [pc, #408]	; (80039e0 <HAL_RCC_OscConfig+0x240>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a65      	ldr	r2, [pc, #404]	; (80039e0 <HAL_RCC_OscConfig+0x240>)
 800384a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800384e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d013      	beq.n	8003880 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003858:	f7fe f8da 	bl	8001a10 <HAL_GetTick>
 800385c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800385e:	e008      	b.n	8003872 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003860:	f7fe f8d6 	bl	8001a10 <HAL_GetTick>
 8003864:	4602      	mov	r2, r0
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	1ad3      	subs	r3, r2, r3
 800386a:	2b64      	cmp	r3, #100	; 0x64
 800386c:	d901      	bls.n	8003872 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800386e:	2303      	movs	r3, #3
 8003870:	e207      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003872:	4b5b      	ldr	r3, [pc, #364]	; (80039e0 <HAL_RCC_OscConfig+0x240>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800387a:	2b00      	cmp	r3, #0
 800387c:	d0f0      	beq.n	8003860 <HAL_RCC_OscConfig+0xc0>
 800387e:	e014      	b.n	80038aa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003880:	f7fe f8c6 	bl	8001a10 <HAL_GetTick>
 8003884:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003886:	e008      	b.n	800389a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003888:	f7fe f8c2 	bl	8001a10 <HAL_GetTick>
 800388c:	4602      	mov	r2, r0
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	2b64      	cmp	r3, #100	; 0x64
 8003894:	d901      	bls.n	800389a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003896:	2303      	movs	r3, #3
 8003898:	e1f3      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800389a:	4b51      	ldr	r3, [pc, #324]	; (80039e0 <HAL_RCC_OscConfig+0x240>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d1f0      	bne.n	8003888 <HAL_RCC_OscConfig+0xe8>
 80038a6:	e000      	b.n	80038aa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 0302 	and.w	r3, r3, #2
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d063      	beq.n	800397e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80038b6:	4b4a      	ldr	r3, [pc, #296]	; (80039e0 <HAL_RCC_OscConfig+0x240>)
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	f003 030c 	and.w	r3, r3, #12
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d00b      	beq.n	80038da <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038c2:	4b47      	ldr	r3, [pc, #284]	; (80039e0 <HAL_RCC_OscConfig+0x240>)
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80038ca:	2b08      	cmp	r3, #8
 80038cc:	d11c      	bne.n	8003908 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038ce:	4b44      	ldr	r3, [pc, #272]	; (80039e0 <HAL_RCC_OscConfig+0x240>)
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d116      	bne.n	8003908 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038da:	4b41      	ldr	r3, [pc, #260]	; (80039e0 <HAL_RCC_OscConfig+0x240>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f003 0302 	and.w	r3, r3, #2
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d005      	beq.n	80038f2 <HAL_RCC_OscConfig+0x152>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	68db      	ldr	r3, [r3, #12]
 80038ea:	2b01      	cmp	r3, #1
 80038ec:	d001      	beq.n	80038f2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	e1c7      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038f2:	4b3b      	ldr	r3, [pc, #236]	; (80039e0 <HAL_RCC_OscConfig+0x240>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	691b      	ldr	r3, [r3, #16]
 80038fe:	00db      	lsls	r3, r3, #3
 8003900:	4937      	ldr	r1, [pc, #220]	; (80039e0 <HAL_RCC_OscConfig+0x240>)
 8003902:	4313      	orrs	r3, r2
 8003904:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003906:	e03a      	b.n	800397e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	68db      	ldr	r3, [r3, #12]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d020      	beq.n	8003952 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003910:	4b34      	ldr	r3, [pc, #208]	; (80039e4 <HAL_RCC_OscConfig+0x244>)
 8003912:	2201      	movs	r2, #1
 8003914:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003916:	f7fe f87b 	bl	8001a10 <HAL_GetTick>
 800391a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800391c:	e008      	b.n	8003930 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800391e:	f7fe f877 	bl	8001a10 <HAL_GetTick>
 8003922:	4602      	mov	r2, r0
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	1ad3      	subs	r3, r2, r3
 8003928:	2b02      	cmp	r3, #2
 800392a:	d901      	bls.n	8003930 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800392c:	2303      	movs	r3, #3
 800392e:	e1a8      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003930:	4b2b      	ldr	r3, [pc, #172]	; (80039e0 <HAL_RCC_OscConfig+0x240>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 0302 	and.w	r3, r3, #2
 8003938:	2b00      	cmp	r3, #0
 800393a:	d0f0      	beq.n	800391e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800393c:	4b28      	ldr	r3, [pc, #160]	; (80039e0 <HAL_RCC_OscConfig+0x240>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	691b      	ldr	r3, [r3, #16]
 8003948:	00db      	lsls	r3, r3, #3
 800394a:	4925      	ldr	r1, [pc, #148]	; (80039e0 <HAL_RCC_OscConfig+0x240>)
 800394c:	4313      	orrs	r3, r2
 800394e:	600b      	str	r3, [r1, #0]
 8003950:	e015      	b.n	800397e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003952:	4b24      	ldr	r3, [pc, #144]	; (80039e4 <HAL_RCC_OscConfig+0x244>)
 8003954:	2200      	movs	r2, #0
 8003956:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003958:	f7fe f85a 	bl	8001a10 <HAL_GetTick>
 800395c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800395e:	e008      	b.n	8003972 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003960:	f7fe f856 	bl	8001a10 <HAL_GetTick>
 8003964:	4602      	mov	r2, r0
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	1ad3      	subs	r3, r2, r3
 800396a:	2b02      	cmp	r3, #2
 800396c:	d901      	bls.n	8003972 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800396e:	2303      	movs	r3, #3
 8003970:	e187      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003972:	4b1b      	ldr	r3, [pc, #108]	; (80039e0 <HAL_RCC_OscConfig+0x240>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 0302 	and.w	r3, r3, #2
 800397a:	2b00      	cmp	r3, #0
 800397c:	d1f0      	bne.n	8003960 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f003 0308 	and.w	r3, r3, #8
 8003986:	2b00      	cmp	r3, #0
 8003988:	d036      	beq.n	80039f8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	695b      	ldr	r3, [r3, #20]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d016      	beq.n	80039c0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003992:	4b15      	ldr	r3, [pc, #84]	; (80039e8 <HAL_RCC_OscConfig+0x248>)
 8003994:	2201      	movs	r2, #1
 8003996:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003998:	f7fe f83a 	bl	8001a10 <HAL_GetTick>
 800399c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800399e:	e008      	b.n	80039b2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039a0:	f7fe f836 	bl	8001a10 <HAL_GetTick>
 80039a4:	4602      	mov	r2, r0
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	1ad3      	subs	r3, r2, r3
 80039aa:	2b02      	cmp	r3, #2
 80039ac:	d901      	bls.n	80039b2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80039ae:	2303      	movs	r3, #3
 80039b0:	e167      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039b2:	4b0b      	ldr	r3, [pc, #44]	; (80039e0 <HAL_RCC_OscConfig+0x240>)
 80039b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039b6:	f003 0302 	and.w	r3, r3, #2
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d0f0      	beq.n	80039a0 <HAL_RCC_OscConfig+0x200>
 80039be:	e01b      	b.n	80039f8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039c0:	4b09      	ldr	r3, [pc, #36]	; (80039e8 <HAL_RCC_OscConfig+0x248>)
 80039c2:	2200      	movs	r2, #0
 80039c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039c6:	f7fe f823 	bl	8001a10 <HAL_GetTick>
 80039ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039cc:	e00e      	b.n	80039ec <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039ce:	f7fe f81f 	bl	8001a10 <HAL_GetTick>
 80039d2:	4602      	mov	r2, r0
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	1ad3      	subs	r3, r2, r3
 80039d8:	2b02      	cmp	r3, #2
 80039da:	d907      	bls.n	80039ec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80039dc:	2303      	movs	r3, #3
 80039de:	e150      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
 80039e0:	40023800 	.word	0x40023800
 80039e4:	42470000 	.word	0x42470000
 80039e8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039ec:	4b88      	ldr	r3, [pc, #544]	; (8003c10 <HAL_RCC_OscConfig+0x470>)
 80039ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039f0:	f003 0302 	and.w	r3, r3, #2
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d1ea      	bne.n	80039ce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 0304 	and.w	r3, r3, #4
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	f000 8097 	beq.w	8003b34 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a06:	2300      	movs	r3, #0
 8003a08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a0a:	4b81      	ldr	r3, [pc, #516]	; (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d10f      	bne.n	8003a36 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a16:	2300      	movs	r3, #0
 8003a18:	60bb      	str	r3, [r7, #8]
 8003a1a:	4b7d      	ldr	r3, [pc, #500]	; (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a1e:	4a7c      	ldr	r2, [pc, #496]	; (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003a20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a24:	6413      	str	r3, [r2, #64]	; 0x40
 8003a26:	4b7a      	ldr	r3, [pc, #488]	; (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a2e:	60bb      	str	r3, [r7, #8]
 8003a30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a32:	2301      	movs	r3, #1
 8003a34:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a36:	4b77      	ldr	r3, [pc, #476]	; (8003c14 <HAL_RCC_OscConfig+0x474>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d118      	bne.n	8003a74 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a42:	4b74      	ldr	r3, [pc, #464]	; (8003c14 <HAL_RCC_OscConfig+0x474>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a73      	ldr	r2, [pc, #460]	; (8003c14 <HAL_RCC_OscConfig+0x474>)
 8003a48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a4e:	f7fd ffdf 	bl	8001a10 <HAL_GetTick>
 8003a52:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a54:	e008      	b.n	8003a68 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a56:	f7fd ffdb 	bl	8001a10 <HAL_GetTick>
 8003a5a:	4602      	mov	r2, r0
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	1ad3      	subs	r3, r2, r3
 8003a60:	2b02      	cmp	r3, #2
 8003a62:	d901      	bls.n	8003a68 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003a64:	2303      	movs	r3, #3
 8003a66:	e10c      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a68:	4b6a      	ldr	r3, [pc, #424]	; (8003c14 <HAL_RCC_OscConfig+0x474>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d0f0      	beq.n	8003a56 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d106      	bne.n	8003a8a <HAL_RCC_OscConfig+0x2ea>
 8003a7c:	4b64      	ldr	r3, [pc, #400]	; (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003a7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a80:	4a63      	ldr	r2, [pc, #396]	; (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003a82:	f043 0301 	orr.w	r3, r3, #1
 8003a86:	6713      	str	r3, [r2, #112]	; 0x70
 8003a88:	e01c      	b.n	8003ac4 <HAL_RCC_OscConfig+0x324>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	2b05      	cmp	r3, #5
 8003a90:	d10c      	bne.n	8003aac <HAL_RCC_OscConfig+0x30c>
 8003a92:	4b5f      	ldr	r3, [pc, #380]	; (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003a94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a96:	4a5e      	ldr	r2, [pc, #376]	; (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003a98:	f043 0304 	orr.w	r3, r3, #4
 8003a9c:	6713      	str	r3, [r2, #112]	; 0x70
 8003a9e:	4b5c      	ldr	r3, [pc, #368]	; (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003aa0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003aa2:	4a5b      	ldr	r2, [pc, #364]	; (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003aa4:	f043 0301 	orr.w	r3, r3, #1
 8003aa8:	6713      	str	r3, [r2, #112]	; 0x70
 8003aaa:	e00b      	b.n	8003ac4 <HAL_RCC_OscConfig+0x324>
 8003aac:	4b58      	ldr	r3, [pc, #352]	; (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003aae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ab0:	4a57      	ldr	r2, [pc, #348]	; (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003ab2:	f023 0301 	bic.w	r3, r3, #1
 8003ab6:	6713      	str	r3, [r2, #112]	; 0x70
 8003ab8:	4b55      	ldr	r3, [pc, #340]	; (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003aba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003abc:	4a54      	ldr	r2, [pc, #336]	; (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003abe:	f023 0304 	bic.w	r3, r3, #4
 8003ac2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d015      	beq.n	8003af8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003acc:	f7fd ffa0 	bl	8001a10 <HAL_GetTick>
 8003ad0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ad2:	e00a      	b.n	8003aea <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ad4:	f7fd ff9c 	bl	8001a10 <HAL_GetTick>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	1ad3      	subs	r3, r2, r3
 8003ade:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d901      	bls.n	8003aea <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e0cb      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003aea:	4b49      	ldr	r3, [pc, #292]	; (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003aec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003aee:	f003 0302 	and.w	r3, r3, #2
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d0ee      	beq.n	8003ad4 <HAL_RCC_OscConfig+0x334>
 8003af6:	e014      	b.n	8003b22 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003af8:	f7fd ff8a 	bl	8001a10 <HAL_GetTick>
 8003afc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003afe:	e00a      	b.n	8003b16 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b00:	f7fd ff86 	bl	8001a10 <HAL_GetTick>
 8003b04:	4602      	mov	r2, r0
 8003b06:	693b      	ldr	r3, [r7, #16]
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d901      	bls.n	8003b16 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003b12:	2303      	movs	r3, #3
 8003b14:	e0b5      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b16:	4b3e      	ldr	r3, [pc, #248]	; (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003b18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b1a:	f003 0302 	and.w	r3, r3, #2
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d1ee      	bne.n	8003b00 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b22:	7dfb      	ldrb	r3, [r7, #23]
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	d105      	bne.n	8003b34 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b28:	4b39      	ldr	r3, [pc, #228]	; (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b2c:	4a38      	ldr	r2, [pc, #224]	; (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003b2e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b32:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	699b      	ldr	r3, [r3, #24]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	f000 80a1 	beq.w	8003c80 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003b3e:	4b34      	ldr	r3, [pc, #208]	; (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	f003 030c 	and.w	r3, r3, #12
 8003b46:	2b08      	cmp	r3, #8
 8003b48:	d05c      	beq.n	8003c04 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	699b      	ldr	r3, [r3, #24]
 8003b4e:	2b02      	cmp	r3, #2
 8003b50:	d141      	bne.n	8003bd6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b52:	4b31      	ldr	r3, [pc, #196]	; (8003c18 <HAL_RCC_OscConfig+0x478>)
 8003b54:	2200      	movs	r2, #0
 8003b56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b58:	f7fd ff5a 	bl	8001a10 <HAL_GetTick>
 8003b5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b5e:	e008      	b.n	8003b72 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b60:	f7fd ff56 	bl	8001a10 <HAL_GetTick>
 8003b64:	4602      	mov	r2, r0
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	1ad3      	subs	r3, r2, r3
 8003b6a:	2b02      	cmp	r3, #2
 8003b6c:	d901      	bls.n	8003b72 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003b6e:	2303      	movs	r3, #3
 8003b70:	e087      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b72:	4b27      	ldr	r3, [pc, #156]	; (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d1f0      	bne.n	8003b60 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	69da      	ldr	r2, [r3, #28]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6a1b      	ldr	r3, [r3, #32]
 8003b86:	431a      	orrs	r2, r3
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b8c:	019b      	lsls	r3, r3, #6
 8003b8e:	431a      	orrs	r2, r3
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b94:	085b      	lsrs	r3, r3, #1
 8003b96:	3b01      	subs	r3, #1
 8003b98:	041b      	lsls	r3, r3, #16
 8003b9a:	431a      	orrs	r2, r3
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ba0:	061b      	lsls	r3, r3, #24
 8003ba2:	491b      	ldr	r1, [pc, #108]	; (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ba8:	4b1b      	ldr	r3, [pc, #108]	; (8003c18 <HAL_RCC_OscConfig+0x478>)
 8003baa:	2201      	movs	r2, #1
 8003bac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bae:	f7fd ff2f 	bl	8001a10 <HAL_GetTick>
 8003bb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bb4:	e008      	b.n	8003bc8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bb6:	f7fd ff2b 	bl	8001a10 <HAL_GetTick>
 8003bba:	4602      	mov	r2, r0
 8003bbc:	693b      	ldr	r3, [r7, #16]
 8003bbe:	1ad3      	subs	r3, r2, r3
 8003bc0:	2b02      	cmp	r3, #2
 8003bc2:	d901      	bls.n	8003bc8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003bc4:	2303      	movs	r3, #3
 8003bc6:	e05c      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bc8:	4b11      	ldr	r3, [pc, #68]	; (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d0f0      	beq.n	8003bb6 <HAL_RCC_OscConfig+0x416>
 8003bd4:	e054      	b.n	8003c80 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bd6:	4b10      	ldr	r3, [pc, #64]	; (8003c18 <HAL_RCC_OscConfig+0x478>)
 8003bd8:	2200      	movs	r2, #0
 8003bda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bdc:	f7fd ff18 	bl	8001a10 <HAL_GetTick>
 8003be0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003be2:	e008      	b.n	8003bf6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003be4:	f7fd ff14 	bl	8001a10 <HAL_GetTick>
 8003be8:	4602      	mov	r2, r0
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	2b02      	cmp	r3, #2
 8003bf0:	d901      	bls.n	8003bf6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	e045      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bf6:	4b06      	ldr	r3, [pc, #24]	; (8003c10 <HAL_RCC_OscConfig+0x470>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d1f0      	bne.n	8003be4 <HAL_RCC_OscConfig+0x444>
 8003c02:	e03d      	b.n	8003c80 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	699b      	ldr	r3, [r3, #24]
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d107      	bne.n	8003c1c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e038      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
 8003c10:	40023800 	.word	0x40023800
 8003c14:	40007000 	.word	0x40007000
 8003c18:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003c1c:	4b1b      	ldr	r3, [pc, #108]	; (8003c8c <HAL_RCC_OscConfig+0x4ec>)
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	699b      	ldr	r3, [r3, #24]
 8003c26:	2b01      	cmp	r3, #1
 8003c28:	d028      	beq.n	8003c7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d121      	bne.n	8003c7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c42:	429a      	cmp	r2, r3
 8003c44:	d11a      	bne.n	8003c7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c46:	68fa      	ldr	r2, [r7, #12]
 8003c48:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003c4c:	4013      	ands	r3, r2
 8003c4e:	687a      	ldr	r2, [r7, #4]
 8003c50:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003c52:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d111      	bne.n	8003c7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c62:	085b      	lsrs	r3, r3, #1
 8003c64:	3b01      	subs	r3, #1
 8003c66:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	d107      	bne.n	8003c7c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c76:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d001      	beq.n	8003c80 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e000      	b.n	8003c82 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003c80:	2300      	movs	r3, #0
}
 8003c82:	4618      	mov	r0, r3
 8003c84:	3718      	adds	r7, #24
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}
 8003c8a:	bf00      	nop
 8003c8c:	40023800 	.word	0x40023800

08003c90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b084      	sub	sp, #16
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
 8003c98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d101      	bne.n	8003ca4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	e0cc      	b.n	8003e3e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003ca4:	4b68      	ldr	r3, [pc, #416]	; (8003e48 <HAL_RCC_ClockConfig+0x1b8>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 0307 	and.w	r3, r3, #7
 8003cac:	683a      	ldr	r2, [r7, #0]
 8003cae:	429a      	cmp	r2, r3
 8003cb0:	d90c      	bls.n	8003ccc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cb2:	4b65      	ldr	r3, [pc, #404]	; (8003e48 <HAL_RCC_ClockConfig+0x1b8>)
 8003cb4:	683a      	ldr	r2, [r7, #0]
 8003cb6:	b2d2      	uxtb	r2, r2
 8003cb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cba:	4b63      	ldr	r3, [pc, #396]	; (8003e48 <HAL_RCC_ClockConfig+0x1b8>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 0307 	and.w	r3, r3, #7
 8003cc2:	683a      	ldr	r2, [r7, #0]
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d001      	beq.n	8003ccc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e0b8      	b.n	8003e3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 0302 	and.w	r3, r3, #2
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d020      	beq.n	8003d1a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 0304 	and.w	r3, r3, #4
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d005      	beq.n	8003cf0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ce4:	4b59      	ldr	r3, [pc, #356]	; (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003ce6:	689b      	ldr	r3, [r3, #8]
 8003ce8:	4a58      	ldr	r2, [pc, #352]	; (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003cea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003cee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f003 0308 	and.w	r3, r3, #8
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d005      	beq.n	8003d08 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003cfc:	4b53      	ldr	r3, [pc, #332]	; (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	4a52      	ldr	r2, [pc, #328]	; (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003d02:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003d06:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d08:	4b50      	ldr	r3, [pc, #320]	; (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003d0a:	689b      	ldr	r3, [r3, #8]
 8003d0c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	494d      	ldr	r1, [pc, #308]	; (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003d16:	4313      	orrs	r3, r2
 8003d18:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f003 0301 	and.w	r3, r3, #1
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d044      	beq.n	8003db0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	2b01      	cmp	r3, #1
 8003d2c:	d107      	bne.n	8003d3e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d2e:	4b47      	ldr	r3, [pc, #284]	; (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d119      	bne.n	8003d6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e07f      	b.n	8003e3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	2b02      	cmp	r3, #2
 8003d44:	d003      	beq.n	8003d4e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d4a:	2b03      	cmp	r3, #3
 8003d4c:	d107      	bne.n	8003d5e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d4e:	4b3f      	ldr	r3, [pc, #252]	; (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d109      	bne.n	8003d6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e06f      	b.n	8003e3e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d5e:	4b3b      	ldr	r3, [pc, #236]	; (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0302 	and.w	r3, r3, #2
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d101      	bne.n	8003d6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	e067      	b.n	8003e3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d6e:	4b37      	ldr	r3, [pc, #220]	; (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003d70:	689b      	ldr	r3, [r3, #8]
 8003d72:	f023 0203 	bic.w	r2, r3, #3
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	4934      	ldr	r1, [pc, #208]	; (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d80:	f7fd fe46 	bl	8001a10 <HAL_GetTick>
 8003d84:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d86:	e00a      	b.n	8003d9e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d88:	f7fd fe42 	bl	8001a10 <HAL_GetTick>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	1ad3      	subs	r3, r2, r3
 8003d92:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d901      	bls.n	8003d9e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d9a:	2303      	movs	r3, #3
 8003d9c:	e04f      	b.n	8003e3e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d9e:	4b2b      	ldr	r3, [pc, #172]	; (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	f003 020c 	and.w	r2, r3, #12
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	009b      	lsls	r3, r3, #2
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d1eb      	bne.n	8003d88 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003db0:	4b25      	ldr	r3, [pc, #148]	; (8003e48 <HAL_RCC_ClockConfig+0x1b8>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f003 0307 	and.w	r3, r3, #7
 8003db8:	683a      	ldr	r2, [r7, #0]
 8003dba:	429a      	cmp	r2, r3
 8003dbc:	d20c      	bcs.n	8003dd8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dbe:	4b22      	ldr	r3, [pc, #136]	; (8003e48 <HAL_RCC_ClockConfig+0x1b8>)
 8003dc0:	683a      	ldr	r2, [r7, #0]
 8003dc2:	b2d2      	uxtb	r2, r2
 8003dc4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dc6:	4b20      	ldr	r3, [pc, #128]	; (8003e48 <HAL_RCC_ClockConfig+0x1b8>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f003 0307 	and.w	r3, r3, #7
 8003dce:	683a      	ldr	r2, [r7, #0]
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	d001      	beq.n	8003dd8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	e032      	b.n	8003e3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 0304 	and.w	r3, r3, #4
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d008      	beq.n	8003df6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003de4:	4b19      	ldr	r3, [pc, #100]	; (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003de6:	689b      	ldr	r3, [r3, #8]
 8003de8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	68db      	ldr	r3, [r3, #12]
 8003df0:	4916      	ldr	r1, [pc, #88]	; (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003df2:	4313      	orrs	r3, r2
 8003df4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 0308 	and.w	r3, r3, #8
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d009      	beq.n	8003e16 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e02:	4b12      	ldr	r3, [pc, #72]	; (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	691b      	ldr	r3, [r3, #16]
 8003e0e:	00db      	lsls	r3, r3, #3
 8003e10:	490e      	ldr	r1, [pc, #56]	; (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003e12:	4313      	orrs	r3, r2
 8003e14:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003e16:	f000 f821 	bl	8003e5c <HAL_RCC_GetSysClockFreq>
 8003e1a:	4602      	mov	r2, r0
 8003e1c:	4b0b      	ldr	r3, [pc, #44]	; (8003e4c <HAL_RCC_ClockConfig+0x1bc>)
 8003e1e:	689b      	ldr	r3, [r3, #8]
 8003e20:	091b      	lsrs	r3, r3, #4
 8003e22:	f003 030f 	and.w	r3, r3, #15
 8003e26:	490a      	ldr	r1, [pc, #40]	; (8003e50 <HAL_RCC_ClockConfig+0x1c0>)
 8003e28:	5ccb      	ldrb	r3, [r1, r3]
 8003e2a:	fa22 f303 	lsr.w	r3, r2, r3
 8003e2e:	4a09      	ldr	r2, [pc, #36]	; (8003e54 <HAL_RCC_ClockConfig+0x1c4>)
 8003e30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003e32:	4b09      	ldr	r3, [pc, #36]	; (8003e58 <HAL_RCC_ClockConfig+0x1c8>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4618      	mov	r0, r3
 8003e38:	f7fd fda6 	bl	8001988 <HAL_InitTick>

  return HAL_OK;
 8003e3c:	2300      	movs	r3, #0
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	3710      	adds	r7, #16
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}
 8003e46:	bf00      	nop
 8003e48:	40023c00 	.word	0x40023c00
 8003e4c:	40023800 	.word	0x40023800
 8003e50:	0800cd18 	.word	0x0800cd18
 8003e54:	200004c8 	.word	0x200004c8
 8003e58:	200004cc 	.word	0x200004cc

08003e5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e60:	b094      	sub	sp, #80	; 0x50
 8003e62:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003e64:	2300      	movs	r3, #0
 8003e66:	647b      	str	r3, [r7, #68]	; 0x44
 8003e68:	2300      	movs	r3, #0
 8003e6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003e70:	2300      	movs	r3, #0
 8003e72:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e74:	4b79      	ldr	r3, [pc, #484]	; (800405c <HAL_RCC_GetSysClockFreq+0x200>)
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	f003 030c 	and.w	r3, r3, #12
 8003e7c:	2b08      	cmp	r3, #8
 8003e7e:	d00d      	beq.n	8003e9c <HAL_RCC_GetSysClockFreq+0x40>
 8003e80:	2b08      	cmp	r3, #8
 8003e82:	f200 80e1 	bhi.w	8004048 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d002      	beq.n	8003e90 <HAL_RCC_GetSysClockFreq+0x34>
 8003e8a:	2b04      	cmp	r3, #4
 8003e8c:	d003      	beq.n	8003e96 <HAL_RCC_GetSysClockFreq+0x3a>
 8003e8e:	e0db      	b.n	8004048 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e90:	4b73      	ldr	r3, [pc, #460]	; (8004060 <HAL_RCC_GetSysClockFreq+0x204>)
 8003e92:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003e94:	e0db      	b.n	800404e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e96:	4b73      	ldr	r3, [pc, #460]	; (8004064 <HAL_RCC_GetSysClockFreq+0x208>)
 8003e98:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003e9a:	e0d8      	b.n	800404e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e9c:	4b6f      	ldr	r3, [pc, #444]	; (800405c <HAL_RCC_GetSysClockFreq+0x200>)
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ea4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003ea6:	4b6d      	ldr	r3, [pc, #436]	; (800405c <HAL_RCC_GetSysClockFreq+0x200>)
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d063      	beq.n	8003f7a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003eb2:	4b6a      	ldr	r3, [pc, #424]	; (800405c <HAL_RCC_GetSysClockFreq+0x200>)
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	099b      	lsrs	r3, r3, #6
 8003eb8:	2200      	movs	r2, #0
 8003eba:	63bb      	str	r3, [r7, #56]	; 0x38
 8003ebc:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003ebe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ec0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ec4:	633b      	str	r3, [r7, #48]	; 0x30
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	637b      	str	r3, [r7, #52]	; 0x34
 8003eca:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003ece:	4622      	mov	r2, r4
 8003ed0:	462b      	mov	r3, r5
 8003ed2:	f04f 0000 	mov.w	r0, #0
 8003ed6:	f04f 0100 	mov.w	r1, #0
 8003eda:	0159      	lsls	r1, r3, #5
 8003edc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ee0:	0150      	lsls	r0, r2, #5
 8003ee2:	4602      	mov	r2, r0
 8003ee4:	460b      	mov	r3, r1
 8003ee6:	4621      	mov	r1, r4
 8003ee8:	1a51      	subs	r1, r2, r1
 8003eea:	6139      	str	r1, [r7, #16]
 8003eec:	4629      	mov	r1, r5
 8003eee:	eb63 0301 	sbc.w	r3, r3, r1
 8003ef2:	617b      	str	r3, [r7, #20]
 8003ef4:	f04f 0200 	mov.w	r2, #0
 8003ef8:	f04f 0300 	mov.w	r3, #0
 8003efc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003f00:	4659      	mov	r1, fp
 8003f02:	018b      	lsls	r3, r1, #6
 8003f04:	4651      	mov	r1, sl
 8003f06:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003f0a:	4651      	mov	r1, sl
 8003f0c:	018a      	lsls	r2, r1, #6
 8003f0e:	4651      	mov	r1, sl
 8003f10:	ebb2 0801 	subs.w	r8, r2, r1
 8003f14:	4659      	mov	r1, fp
 8003f16:	eb63 0901 	sbc.w	r9, r3, r1
 8003f1a:	f04f 0200 	mov.w	r2, #0
 8003f1e:	f04f 0300 	mov.w	r3, #0
 8003f22:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f26:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f2a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f2e:	4690      	mov	r8, r2
 8003f30:	4699      	mov	r9, r3
 8003f32:	4623      	mov	r3, r4
 8003f34:	eb18 0303 	adds.w	r3, r8, r3
 8003f38:	60bb      	str	r3, [r7, #8]
 8003f3a:	462b      	mov	r3, r5
 8003f3c:	eb49 0303 	adc.w	r3, r9, r3
 8003f40:	60fb      	str	r3, [r7, #12]
 8003f42:	f04f 0200 	mov.w	r2, #0
 8003f46:	f04f 0300 	mov.w	r3, #0
 8003f4a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003f4e:	4629      	mov	r1, r5
 8003f50:	024b      	lsls	r3, r1, #9
 8003f52:	4621      	mov	r1, r4
 8003f54:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003f58:	4621      	mov	r1, r4
 8003f5a:	024a      	lsls	r2, r1, #9
 8003f5c:	4610      	mov	r0, r2
 8003f5e:	4619      	mov	r1, r3
 8003f60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f62:	2200      	movs	r2, #0
 8003f64:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f66:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003f68:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003f6c:	f7fc f990 	bl	8000290 <__aeabi_uldivmod>
 8003f70:	4602      	mov	r2, r0
 8003f72:	460b      	mov	r3, r1
 8003f74:	4613      	mov	r3, r2
 8003f76:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f78:	e058      	b.n	800402c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f7a:	4b38      	ldr	r3, [pc, #224]	; (800405c <HAL_RCC_GetSysClockFreq+0x200>)
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	099b      	lsrs	r3, r3, #6
 8003f80:	2200      	movs	r2, #0
 8003f82:	4618      	mov	r0, r3
 8003f84:	4611      	mov	r1, r2
 8003f86:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003f8a:	623b      	str	r3, [r7, #32]
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	627b      	str	r3, [r7, #36]	; 0x24
 8003f90:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003f94:	4642      	mov	r2, r8
 8003f96:	464b      	mov	r3, r9
 8003f98:	f04f 0000 	mov.w	r0, #0
 8003f9c:	f04f 0100 	mov.w	r1, #0
 8003fa0:	0159      	lsls	r1, r3, #5
 8003fa2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003fa6:	0150      	lsls	r0, r2, #5
 8003fa8:	4602      	mov	r2, r0
 8003faa:	460b      	mov	r3, r1
 8003fac:	4641      	mov	r1, r8
 8003fae:	ebb2 0a01 	subs.w	sl, r2, r1
 8003fb2:	4649      	mov	r1, r9
 8003fb4:	eb63 0b01 	sbc.w	fp, r3, r1
 8003fb8:	f04f 0200 	mov.w	r2, #0
 8003fbc:	f04f 0300 	mov.w	r3, #0
 8003fc0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003fc4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003fc8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003fcc:	ebb2 040a 	subs.w	r4, r2, sl
 8003fd0:	eb63 050b 	sbc.w	r5, r3, fp
 8003fd4:	f04f 0200 	mov.w	r2, #0
 8003fd8:	f04f 0300 	mov.w	r3, #0
 8003fdc:	00eb      	lsls	r3, r5, #3
 8003fde:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003fe2:	00e2      	lsls	r2, r4, #3
 8003fe4:	4614      	mov	r4, r2
 8003fe6:	461d      	mov	r5, r3
 8003fe8:	4643      	mov	r3, r8
 8003fea:	18e3      	adds	r3, r4, r3
 8003fec:	603b      	str	r3, [r7, #0]
 8003fee:	464b      	mov	r3, r9
 8003ff0:	eb45 0303 	adc.w	r3, r5, r3
 8003ff4:	607b      	str	r3, [r7, #4]
 8003ff6:	f04f 0200 	mov.w	r2, #0
 8003ffa:	f04f 0300 	mov.w	r3, #0
 8003ffe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004002:	4629      	mov	r1, r5
 8004004:	028b      	lsls	r3, r1, #10
 8004006:	4621      	mov	r1, r4
 8004008:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800400c:	4621      	mov	r1, r4
 800400e:	028a      	lsls	r2, r1, #10
 8004010:	4610      	mov	r0, r2
 8004012:	4619      	mov	r1, r3
 8004014:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004016:	2200      	movs	r2, #0
 8004018:	61bb      	str	r3, [r7, #24]
 800401a:	61fa      	str	r2, [r7, #28]
 800401c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004020:	f7fc f936 	bl	8000290 <__aeabi_uldivmod>
 8004024:	4602      	mov	r2, r0
 8004026:	460b      	mov	r3, r1
 8004028:	4613      	mov	r3, r2
 800402a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800402c:	4b0b      	ldr	r3, [pc, #44]	; (800405c <HAL_RCC_GetSysClockFreq+0x200>)
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	0c1b      	lsrs	r3, r3, #16
 8004032:	f003 0303 	and.w	r3, r3, #3
 8004036:	3301      	adds	r3, #1
 8004038:	005b      	lsls	r3, r3, #1
 800403a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800403c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800403e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004040:	fbb2 f3f3 	udiv	r3, r2, r3
 8004044:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004046:	e002      	b.n	800404e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004048:	4b05      	ldr	r3, [pc, #20]	; (8004060 <HAL_RCC_GetSysClockFreq+0x204>)
 800404a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800404c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800404e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004050:	4618      	mov	r0, r3
 8004052:	3750      	adds	r7, #80	; 0x50
 8004054:	46bd      	mov	sp, r7
 8004056:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800405a:	bf00      	nop
 800405c:	40023800 	.word	0x40023800
 8004060:	00f42400 	.word	0x00f42400
 8004064:	007a1200 	.word	0x007a1200

08004068 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004068:	b480      	push	{r7}
 800406a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800406c:	4b03      	ldr	r3, [pc, #12]	; (800407c <HAL_RCC_GetHCLKFreq+0x14>)
 800406e:	681b      	ldr	r3, [r3, #0]
}
 8004070:	4618      	mov	r0, r3
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr
 800407a:	bf00      	nop
 800407c:	200004c8 	.word	0x200004c8

08004080 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004084:	f7ff fff0 	bl	8004068 <HAL_RCC_GetHCLKFreq>
 8004088:	4602      	mov	r2, r0
 800408a:	4b05      	ldr	r3, [pc, #20]	; (80040a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	0a9b      	lsrs	r3, r3, #10
 8004090:	f003 0307 	and.w	r3, r3, #7
 8004094:	4903      	ldr	r1, [pc, #12]	; (80040a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004096:	5ccb      	ldrb	r3, [r1, r3]
 8004098:	fa22 f303 	lsr.w	r3, r2, r3
}
 800409c:	4618      	mov	r0, r3
 800409e:	bd80      	pop	{r7, pc}
 80040a0:	40023800 	.word	0x40023800
 80040a4:	0800cd28 	.word	0x0800cd28

080040a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80040ac:	f7ff ffdc 	bl	8004068 <HAL_RCC_GetHCLKFreq>
 80040b0:	4602      	mov	r2, r0
 80040b2:	4b05      	ldr	r3, [pc, #20]	; (80040c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	0b5b      	lsrs	r3, r3, #13
 80040b8:	f003 0307 	and.w	r3, r3, #7
 80040bc:	4903      	ldr	r1, [pc, #12]	; (80040cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80040be:	5ccb      	ldrb	r3, [r1, r3]
 80040c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	bd80      	pop	{r7, pc}
 80040c8:	40023800 	.word	0x40023800
 80040cc:	0800cd28 	.word	0x0800cd28

080040d0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b086      	sub	sp, #24
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80040d8:	2300      	movs	r3, #0
 80040da:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80040dc:	2300      	movs	r3, #0
 80040de:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 0301 	and.w	r3, r3, #1
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d105      	bne.n	80040f8 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d038      	beq.n	800416a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80040f8:	4b68      	ldr	r3, [pc, #416]	; (800429c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80040fa:	2200      	movs	r2, #0
 80040fc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80040fe:	f7fd fc87 	bl	8001a10 <HAL_GetTick>
 8004102:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004104:	e008      	b.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004106:	f7fd fc83 	bl	8001a10 <HAL_GetTick>
 800410a:	4602      	mov	r2, r0
 800410c:	697b      	ldr	r3, [r7, #20]
 800410e:	1ad3      	subs	r3, r2, r3
 8004110:	2b02      	cmp	r3, #2
 8004112:	d901      	bls.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004114:	2303      	movs	r3, #3
 8004116:	e0bd      	b.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004118:	4b61      	ldr	r3, [pc, #388]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004120:	2b00      	cmp	r3, #0
 8004122:	d1f0      	bne.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	685a      	ldr	r2, [r3, #4]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	019b      	lsls	r3, r3, #6
 800412e:	431a      	orrs	r2, r3
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	071b      	lsls	r3, r3, #28
 8004136:	495a      	ldr	r1, [pc, #360]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004138:	4313      	orrs	r3, r2
 800413a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800413e:	4b57      	ldr	r3, [pc, #348]	; (800429c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004140:	2201      	movs	r2, #1
 8004142:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004144:	f7fd fc64 	bl	8001a10 <HAL_GetTick>
 8004148:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800414a:	e008      	b.n	800415e <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800414c:	f7fd fc60 	bl	8001a10 <HAL_GetTick>
 8004150:	4602      	mov	r2, r0
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	2b02      	cmp	r3, #2
 8004158:	d901      	bls.n	800415e <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800415a:	2303      	movs	r3, #3
 800415c:	e09a      	b.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800415e:	4b50      	ldr	r3, [pc, #320]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004166:	2b00      	cmp	r3, #0
 8004168:	d0f0      	beq.n	800414c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 0302 	and.w	r3, r3, #2
 8004172:	2b00      	cmp	r3, #0
 8004174:	f000 8083 	beq.w	800427e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004178:	2300      	movs	r3, #0
 800417a:	60fb      	str	r3, [r7, #12]
 800417c:	4b48      	ldr	r3, [pc, #288]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800417e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004180:	4a47      	ldr	r2, [pc, #284]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004182:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004186:	6413      	str	r3, [r2, #64]	; 0x40
 8004188:	4b45      	ldr	r3, [pc, #276]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800418a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800418c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004190:	60fb      	str	r3, [r7, #12]
 8004192:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004194:	4b43      	ldr	r3, [pc, #268]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a42      	ldr	r2, [pc, #264]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800419a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800419e:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80041a0:	f7fd fc36 	bl	8001a10 <HAL_GetTick>
 80041a4:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80041a6:	e008      	b.n	80041ba <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80041a8:	f7fd fc32 	bl	8001a10 <HAL_GetTick>
 80041ac:	4602      	mov	r2, r0
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	1ad3      	subs	r3, r2, r3
 80041b2:	2b02      	cmp	r3, #2
 80041b4:	d901      	bls.n	80041ba <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 80041b6:	2303      	movs	r3, #3
 80041b8:	e06c      	b.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80041ba:	4b3a      	ldr	r3, [pc, #232]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d0f0      	beq.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80041c6:	4b36      	ldr	r3, [pc, #216]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041ce:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d02f      	beq.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0x166>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	691b      	ldr	r3, [r3, #16]
 80041da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041de:	693a      	ldr	r2, [r7, #16]
 80041e0:	429a      	cmp	r2, r3
 80041e2:	d028      	beq.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80041e4:	4b2e      	ldr	r3, [pc, #184]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041ec:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80041ee:	4b2e      	ldr	r3, [pc, #184]	; (80042a8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80041f0:	2201      	movs	r2, #1
 80041f2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80041f4:	4b2c      	ldr	r3, [pc, #176]	; (80042a8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80041f6:	2200      	movs	r2, #0
 80041f8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80041fa:	4a29      	ldr	r2, [pc, #164]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004200:	4b27      	ldr	r3, [pc, #156]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004202:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004204:	f003 0301 	and.w	r3, r3, #1
 8004208:	2b01      	cmp	r3, #1
 800420a:	d114      	bne.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800420c:	f7fd fc00 	bl	8001a10 <HAL_GetTick>
 8004210:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004212:	e00a      	b.n	800422a <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004214:	f7fd fbfc 	bl	8001a10 <HAL_GetTick>
 8004218:	4602      	mov	r2, r0
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	1ad3      	subs	r3, r2, r3
 800421e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004222:	4293      	cmp	r3, r2
 8004224:	d901      	bls.n	800422a <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8004226:	2303      	movs	r3, #3
 8004228:	e034      	b.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800422a:	4b1d      	ldr	r3, [pc, #116]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800422c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800422e:	f003 0302 	and.w	r3, r3, #2
 8004232:	2b00      	cmp	r3, #0
 8004234:	d0ee      	beq.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	691b      	ldr	r3, [r3, #16]
 800423a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800423e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004242:	d10d      	bne.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8004244:	4b16      	ldr	r3, [pc, #88]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004246:	689b      	ldr	r3, [r3, #8]
 8004248:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	691b      	ldr	r3, [r3, #16]
 8004250:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004254:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004258:	4911      	ldr	r1, [pc, #68]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800425a:	4313      	orrs	r3, r2
 800425c:	608b      	str	r3, [r1, #8]
 800425e:	e005      	b.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8004260:	4b0f      	ldr	r3, [pc, #60]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	4a0e      	ldr	r2, [pc, #56]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004266:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800426a:	6093      	str	r3, [r2, #8]
 800426c:	4b0c      	ldr	r3, [pc, #48]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800426e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	691b      	ldr	r3, [r3, #16]
 8004274:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004278:	4909      	ldr	r1, [pc, #36]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800427a:	4313      	orrs	r3, r2
 800427c:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 0308 	and.w	r3, r3, #8
 8004286:	2b00      	cmp	r3, #0
 8004288:	d003      	beq.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	7d1a      	ldrb	r2, [r3, #20]
 800428e:	4b07      	ldr	r3, [pc, #28]	; (80042ac <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8004290:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004292:	2300      	movs	r3, #0
}
 8004294:	4618      	mov	r0, r3
 8004296:	3718      	adds	r7, #24
 8004298:	46bd      	mov	sp, r7
 800429a:	bd80      	pop	{r7, pc}
 800429c:	42470068 	.word	0x42470068
 80042a0:	40023800 	.word	0x40023800
 80042a4:	40007000 	.word	0x40007000
 80042a8:	42470e40 	.word	0x42470e40
 80042ac:	424711e0 	.word	0x424711e0

080042b0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80042b0:	b480      	push	{r7}
 80042b2:	b087      	sub	sp, #28
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80042b8:	2300      	movs	r3, #0
 80042ba:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80042bc:	2300      	movs	r3, #0
 80042be:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80042c0:	2300      	movs	r3, #0
 80042c2:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80042c4:	2300      	movs	r3, #0
 80042c6:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d140      	bne.n	8004350 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80042ce:	4b24      	ldr	r3, [pc, #144]	; (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80042d6:	60fb      	str	r3, [r7, #12]
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d005      	beq.n	80042ea <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2b01      	cmp	r3, #1
 80042e2:	d131      	bne.n	8004348 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80042e4:	4b1f      	ldr	r3, [pc, #124]	; (8004364 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80042e6:	617b      	str	r3, [r7, #20]
          break;
 80042e8:	e031      	b.n	800434e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80042ea:	4b1d      	ldr	r3, [pc, #116]	; (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80042f6:	d109      	bne.n	800430c <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80042f8:	4b19      	ldr	r3, [pc, #100]	; (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80042fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80042fe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004302:	4a19      	ldr	r2, [pc, #100]	; (8004368 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004304:	fbb2 f3f3 	udiv	r3, r2, r3
 8004308:	613b      	str	r3, [r7, #16]
 800430a:	e008      	b.n	800431e <HAL_RCCEx_GetPeriphCLKFreq+0x6e>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800430c:	4b14      	ldr	r3, [pc, #80]	; (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800430e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004312:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004316:	4a15      	ldr	r2, [pc, #84]	; (800436c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8004318:	fbb2 f3f3 	udiv	r3, r2, r3
 800431c:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800431e:	4b10      	ldr	r3, [pc, #64]	; (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004320:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004324:	099b      	lsrs	r3, r3, #6
 8004326:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	fb02 f303 	mul.w	r3, r2, r3
 8004330:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004332:	4b0b      	ldr	r3, [pc, #44]	; (8004360 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004334:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004338:	0f1b      	lsrs	r3, r3, #28
 800433a:	f003 0307 	and.w	r3, r3, #7
 800433e:	68ba      	ldr	r2, [r7, #8]
 8004340:	fbb2 f3f3 	udiv	r3, r2, r3
 8004344:	617b      	str	r3, [r7, #20]
          break;
 8004346:	e002      	b.n	800434e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8004348:	2300      	movs	r3, #0
 800434a:	617b      	str	r3, [r7, #20]
          break;
 800434c:	bf00      	nop
        }
      }
      break;
 800434e:	bf00      	nop
    }
  }
  return frequency;
 8004350:	697b      	ldr	r3, [r7, #20]
}
 8004352:	4618      	mov	r0, r3
 8004354:	371c      	adds	r7, #28
 8004356:	46bd      	mov	sp, r7
 8004358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435c:	4770      	bx	lr
 800435e:	bf00      	nop
 8004360:	40023800 	.word	0x40023800
 8004364:	00bb8000 	.word	0x00bb8000
 8004368:	007a1200 	.word	0x007a1200
 800436c:	00f42400 	.word	0x00f42400

08004370 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b082      	sub	sp, #8
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d101      	bne.n	8004382 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800437e:	2301      	movs	r3, #1
 8004380:	e07b      	b.n	800447a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004386:	2b00      	cmp	r3, #0
 8004388:	d108      	bne.n	800439c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004392:	d009      	beq.n	80043a8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2200      	movs	r2, #0
 8004398:	61da      	str	r2, [r3, #28]
 800439a:	e005      	b.n	80043a8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2200      	movs	r2, #0
 80043a0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2200      	movs	r2, #0
 80043a6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2200      	movs	r2, #0
 80043ac:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80043b4:	b2db      	uxtb	r3, r3
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d106      	bne.n	80043c8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2200      	movs	r2, #0
 80043be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f7fd f88c 	bl	80014e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2202      	movs	r2, #2
 80043cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80043de:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80043f0:	431a      	orrs	r2, r3
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	68db      	ldr	r3, [r3, #12]
 80043f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80043fa:	431a      	orrs	r2, r3
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	691b      	ldr	r3, [r3, #16]
 8004400:	f003 0302 	and.w	r3, r3, #2
 8004404:	431a      	orrs	r2, r3
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	695b      	ldr	r3, [r3, #20]
 800440a:	f003 0301 	and.w	r3, r3, #1
 800440e:	431a      	orrs	r2, r3
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	699b      	ldr	r3, [r3, #24]
 8004414:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004418:	431a      	orrs	r2, r3
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	69db      	ldr	r3, [r3, #28]
 800441e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004422:	431a      	orrs	r2, r3
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6a1b      	ldr	r3, [r3, #32]
 8004428:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800442c:	ea42 0103 	orr.w	r1, r2, r3
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004434:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	430a      	orrs	r2, r1
 800443e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	699b      	ldr	r3, [r3, #24]
 8004444:	0c1b      	lsrs	r3, r3, #16
 8004446:	f003 0104 	and.w	r1, r3, #4
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800444e:	f003 0210 	and.w	r2, r3, #16
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	430a      	orrs	r2, r1
 8004458:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	69da      	ldr	r2, [r3, #28]
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004468:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2200      	movs	r2, #0
 800446e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2201      	movs	r2, #1
 8004474:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004478:	2300      	movs	r3, #0
}
 800447a:	4618      	mov	r0, r3
 800447c:	3708      	adds	r7, #8
 800447e:	46bd      	mov	sp, r7
 8004480:	bd80      	pop	{r7, pc}

08004482 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004482:	b580      	push	{r7, lr}
 8004484:	b088      	sub	sp, #32
 8004486:	af00      	add	r7, sp, #0
 8004488:	60f8      	str	r0, [r7, #12]
 800448a:	60b9      	str	r1, [r7, #8]
 800448c:	603b      	str	r3, [r7, #0]
 800448e:	4613      	mov	r3, r2
 8004490:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004492:	2300      	movs	r3, #0
 8004494:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800449c:	2b01      	cmp	r3, #1
 800449e:	d101      	bne.n	80044a4 <HAL_SPI_Transmit+0x22>
 80044a0:	2302      	movs	r3, #2
 80044a2:	e126      	b.n	80046f2 <HAL_SPI_Transmit+0x270>
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2201      	movs	r2, #1
 80044a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80044ac:	f7fd fab0 	bl	8001a10 <HAL_GetTick>
 80044b0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80044b2:	88fb      	ldrh	r3, [r7, #6]
 80044b4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	2b01      	cmp	r3, #1
 80044c0:	d002      	beq.n	80044c8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80044c2:	2302      	movs	r3, #2
 80044c4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80044c6:	e10b      	b.n	80046e0 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d002      	beq.n	80044d4 <HAL_SPI_Transmit+0x52>
 80044ce:	88fb      	ldrh	r3, [r7, #6]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d102      	bne.n	80044da <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80044d4:	2301      	movs	r3, #1
 80044d6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80044d8:	e102      	b.n	80046e0 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2203      	movs	r2, #3
 80044de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2200      	movs	r2, #0
 80044e6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	68ba      	ldr	r2, [r7, #8]
 80044ec:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	88fa      	ldrh	r2, [r7, #6]
 80044f2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	88fa      	ldrh	r2, [r7, #6]
 80044f8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2200      	movs	r2, #0
 80044fe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2200      	movs	r2, #0
 8004504:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2200      	movs	r2, #0
 800450a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2200      	movs	r2, #0
 8004510:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	2200      	movs	r2, #0
 8004516:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004520:	d10f      	bne.n	8004542 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	681a      	ldr	r2, [r3, #0]
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004530:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	681a      	ldr	r2, [r3, #0]
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004540:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800454c:	2b40      	cmp	r3, #64	; 0x40
 800454e:	d007      	beq.n	8004560 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	681a      	ldr	r2, [r3, #0]
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800455e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	68db      	ldr	r3, [r3, #12]
 8004564:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004568:	d14b      	bne.n	8004602 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d002      	beq.n	8004578 <HAL_SPI_Transmit+0xf6>
 8004572:	8afb      	ldrh	r3, [r7, #22]
 8004574:	2b01      	cmp	r3, #1
 8004576:	d13e      	bne.n	80045f6 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800457c:	881a      	ldrh	r2, [r3, #0]
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004588:	1c9a      	adds	r2, r3, #2
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004592:	b29b      	uxth	r3, r3
 8004594:	3b01      	subs	r3, #1
 8004596:	b29a      	uxth	r2, r3
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800459c:	e02b      	b.n	80045f6 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	689b      	ldr	r3, [r3, #8]
 80045a4:	f003 0302 	and.w	r3, r3, #2
 80045a8:	2b02      	cmp	r3, #2
 80045aa:	d112      	bne.n	80045d2 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045b0:	881a      	ldrh	r2, [r3, #0]
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045bc:	1c9a      	adds	r2, r3, #2
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045c6:	b29b      	uxth	r3, r3
 80045c8:	3b01      	subs	r3, #1
 80045ca:	b29a      	uxth	r2, r3
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	86da      	strh	r2, [r3, #54]	; 0x36
 80045d0:	e011      	b.n	80045f6 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80045d2:	f7fd fa1d 	bl	8001a10 <HAL_GetTick>
 80045d6:	4602      	mov	r2, r0
 80045d8:	69bb      	ldr	r3, [r7, #24]
 80045da:	1ad3      	subs	r3, r2, r3
 80045dc:	683a      	ldr	r2, [r7, #0]
 80045de:	429a      	cmp	r2, r3
 80045e0:	d803      	bhi.n	80045ea <HAL_SPI_Transmit+0x168>
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045e8:	d102      	bne.n	80045f0 <HAL_SPI_Transmit+0x16e>
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d102      	bne.n	80045f6 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80045f0:	2303      	movs	r3, #3
 80045f2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80045f4:	e074      	b.n	80046e0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045fa:	b29b      	uxth	r3, r3
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d1ce      	bne.n	800459e <HAL_SPI_Transmit+0x11c>
 8004600:	e04c      	b.n	800469c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d002      	beq.n	8004610 <HAL_SPI_Transmit+0x18e>
 800460a:	8afb      	ldrh	r3, [r7, #22]
 800460c:	2b01      	cmp	r3, #1
 800460e:	d140      	bne.n	8004692 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	330c      	adds	r3, #12
 800461a:	7812      	ldrb	r2, [r2, #0]
 800461c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004622:	1c5a      	adds	r2, r3, #1
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800462c:	b29b      	uxth	r3, r3
 800462e:	3b01      	subs	r3, #1
 8004630:	b29a      	uxth	r2, r3
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004636:	e02c      	b.n	8004692 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	689b      	ldr	r3, [r3, #8]
 800463e:	f003 0302 	and.w	r3, r3, #2
 8004642:	2b02      	cmp	r3, #2
 8004644:	d113      	bne.n	800466e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	330c      	adds	r3, #12
 8004650:	7812      	ldrb	r2, [r2, #0]
 8004652:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004658:	1c5a      	adds	r2, r3, #1
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004662:	b29b      	uxth	r3, r3
 8004664:	3b01      	subs	r3, #1
 8004666:	b29a      	uxth	r2, r3
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	86da      	strh	r2, [r3, #54]	; 0x36
 800466c:	e011      	b.n	8004692 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800466e:	f7fd f9cf 	bl	8001a10 <HAL_GetTick>
 8004672:	4602      	mov	r2, r0
 8004674:	69bb      	ldr	r3, [r7, #24]
 8004676:	1ad3      	subs	r3, r2, r3
 8004678:	683a      	ldr	r2, [r7, #0]
 800467a:	429a      	cmp	r2, r3
 800467c:	d803      	bhi.n	8004686 <HAL_SPI_Transmit+0x204>
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004684:	d102      	bne.n	800468c <HAL_SPI_Transmit+0x20a>
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d102      	bne.n	8004692 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800468c:	2303      	movs	r3, #3
 800468e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004690:	e026      	b.n	80046e0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004696:	b29b      	uxth	r3, r3
 8004698:	2b00      	cmp	r3, #0
 800469a:	d1cd      	bne.n	8004638 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800469c:	69ba      	ldr	r2, [r7, #24]
 800469e:	6839      	ldr	r1, [r7, #0]
 80046a0:	68f8      	ldr	r0, [r7, #12]
 80046a2:	f000 fa55 	bl	8004b50 <SPI_EndRxTxTransaction>
 80046a6:	4603      	mov	r3, r0
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d002      	beq.n	80046b2 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	2220      	movs	r2, #32
 80046b0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d10a      	bne.n	80046d0 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80046ba:	2300      	movs	r3, #0
 80046bc:	613b      	str	r3, [r7, #16]
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	68db      	ldr	r3, [r3, #12]
 80046c4:	613b      	str	r3, [r7, #16]
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	613b      	str	r3, [r7, #16]
 80046ce:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d002      	beq.n	80046de <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	77fb      	strb	r3, [r7, #31]
 80046dc:	e000      	b.n	80046e0 <HAL_SPI_Transmit+0x25e>
  }

error:
 80046de:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2200      	movs	r2, #0
 80046ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80046f0:	7ffb      	ldrb	r3, [r7, #31]
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	3720      	adds	r7, #32
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}

080046fa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80046fa:	b580      	push	{r7, lr}
 80046fc:	b08c      	sub	sp, #48	; 0x30
 80046fe:	af00      	add	r7, sp, #0
 8004700:	60f8      	str	r0, [r7, #12]
 8004702:	60b9      	str	r1, [r7, #8]
 8004704:	607a      	str	r2, [r7, #4]
 8004706:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004708:	2301      	movs	r3, #1
 800470a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800470c:	2300      	movs	r3, #0
 800470e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004718:	2b01      	cmp	r3, #1
 800471a:	d101      	bne.n	8004720 <HAL_SPI_TransmitReceive+0x26>
 800471c:	2302      	movs	r3, #2
 800471e:	e18a      	b.n	8004a36 <HAL_SPI_TransmitReceive+0x33c>
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2201      	movs	r2, #1
 8004724:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004728:	f7fd f972 	bl	8001a10 <HAL_GetTick>
 800472c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004734:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	685b      	ldr	r3, [r3, #4]
 800473c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800473e:	887b      	ldrh	r3, [r7, #2]
 8004740:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004742:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004746:	2b01      	cmp	r3, #1
 8004748:	d00f      	beq.n	800476a <HAL_SPI_TransmitReceive+0x70>
 800474a:	69fb      	ldr	r3, [r7, #28]
 800474c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004750:	d107      	bne.n	8004762 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d103      	bne.n	8004762 <HAL_SPI_TransmitReceive+0x68>
 800475a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800475e:	2b04      	cmp	r3, #4
 8004760:	d003      	beq.n	800476a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004762:	2302      	movs	r3, #2
 8004764:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004768:	e15b      	b.n	8004a22 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d005      	beq.n	800477c <HAL_SPI_TransmitReceive+0x82>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d002      	beq.n	800477c <HAL_SPI_TransmitReceive+0x82>
 8004776:	887b      	ldrh	r3, [r7, #2]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d103      	bne.n	8004784 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800477c:	2301      	movs	r3, #1
 800477e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004782:	e14e      	b.n	8004a22 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800478a:	b2db      	uxtb	r3, r3
 800478c:	2b04      	cmp	r3, #4
 800478e:	d003      	beq.n	8004798 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2205      	movs	r2, #5
 8004794:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2200      	movs	r2, #0
 800479c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	687a      	ldr	r2, [r7, #4]
 80047a2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	887a      	ldrh	r2, [r7, #2]
 80047a8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	887a      	ldrh	r2, [r7, #2]
 80047ae:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	68ba      	ldr	r2, [r7, #8]
 80047b4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	887a      	ldrh	r2, [r7, #2]
 80047ba:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	887a      	ldrh	r2, [r7, #2]
 80047c0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2200      	movs	r2, #0
 80047c6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	2200      	movs	r2, #0
 80047cc:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047d8:	2b40      	cmp	r3, #64	; 0x40
 80047da:	d007      	beq.n	80047ec <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	681a      	ldr	r2, [r3, #0]
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80047ea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	68db      	ldr	r3, [r3, #12]
 80047f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80047f4:	d178      	bne.n	80048e8 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d002      	beq.n	8004804 <HAL_SPI_TransmitReceive+0x10a>
 80047fe:	8b7b      	ldrh	r3, [r7, #26]
 8004800:	2b01      	cmp	r3, #1
 8004802:	d166      	bne.n	80048d2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004808:	881a      	ldrh	r2, [r3, #0]
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004814:	1c9a      	adds	r2, r3, #2
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800481e:	b29b      	uxth	r3, r3
 8004820:	3b01      	subs	r3, #1
 8004822:	b29a      	uxth	r2, r3
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004828:	e053      	b.n	80048d2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	689b      	ldr	r3, [r3, #8]
 8004830:	f003 0302 	and.w	r3, r3, #2
 8004834:	2b02      	cmp	r3, #2
 8004836:	d11b      	bne.n	8004870 <HAL_SPI_TransmitReceive+0x176>
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800483c:	b29b      	uxth	r3, r3
 800483e:	2b00      	cmp	r3, #0
 8004840:	d016      	beq.n	8004870 <HAL_SPI_TransmitReceive+0x176>
 8004842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004844:	2b01      	cmp	r3, #1
 8004846:	d113      	bne.n	8004870 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800484c:	881a      	ldrh	r2, [r3, #0]
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004858:	1c9a      	adds	r2, r3, #2
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004862:	b29b      	uxth	r3, r3
 8004864:	3b01      	subs	r3, #1
 8004866:	b29a      	uxth	r2, r3
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800486c:	2300      	movs	r3, #0
 800486e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	f003 0301 	and.w	r3, r3, #1
 800487a:	2b01      	cmp	r3, #1
 800487c:	d119      	bne.n	80048b2 <HAL_SPI_TransmitReceive+0x1b8>
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004882:	b29b      	uxth	r3, r3
 8004884:	2b00      	cmp	r3, #0
 8004886:	d014      	beq.n	80048b2 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	68da      	ldr	r2, [r3, #12]
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004892:	b292      	uxth	r2, r2
 8004894:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800489a:	1c9a      	adds	r2, r3, #2
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048a4:	b29b      	uxth	r3, r3
 80048a6:	3b01      	subs	r3, #1
 80048a8:	b29a      	uxth	r2, r3
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80048ae:	2301      	movs	r3, #1
 80048b0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80048b2:	f7fd f8ad 	bl	8001a10 <HAL_GetTick>
 80048b6:	4602      	mov	r2, r0
 80048b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ba:	1ad3      	subs	r3, r2, r3
 80048bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80048be:	429a      	cmp	r2, r3
 80048c0:	d807      	bhi.n	80048d2 <HAL_SPI_TransmitReceive+0x1d8>
 80048c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80048c8:	d003      	beq.n	80048d2 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80048d0:	e0a7      	b.n	8004a22 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d1a6      	bne.n	800482a <HAL_SPI_TransmitReceive+0x130>
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048e0:	b29b      	uxth	r3, r3
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d1a1      	bne.n	800482a <HAL_SPI_TransmitReceive+0x130>
 80048e6:	e07c      	b.n	80049e2 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d002      	beq.n	80048f6 <HAL_SPI_TransmitReceive+0x1fc>
 80048f0:	8b7b      	ldrh	r3, [r7, #26]
 80048f2:	2b01      	cmp	r3, #1
 80048f4:	d16b      	bne.n	80049ce <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	330c      	adds	r3, #12
 8004900:	7812      	ldrb	r2, [r2, #0]
 8004902:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004908:	1c5a      	adds	r2, r3, #1
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004912:	b29b      	uxth	r3, r3
 8004914:	3b01      	subs	r3, #1
 8004916:	b29a      	uxth	r2, r3
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800491c:	e057      	b.n	80049ce <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	689b      	ldr	r3, [r3, #8]
 8004924:	f003 0302 	and.w	r3, r3, #2
 8004928:	2b02      	cmp	r3, #2
 800492a:	d11c      	bne.n	8004966 <HAL_SPI_TransmitReceive+0x26c>
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004930:	b29b      	uxth	r3, r3
 8004932:	2b00      	cmp	r3, #0
 8004934:	d017      	beq.n	8004966 <HAL_SPI_TransmitReceive+0x26c>
 8004936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004938:	2b01      	cmp	r3, #1
 800493a:	d114      	bne.n	8004966 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	330c      	adds	r3, #12
 8004946:	7812      	ldrb	r2, [r2, #0]
 8004948:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800494e:	1c5a      	adds	r2, r3, #1
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004958:	b29b      	uxth	r3, r3
 800495a:	3b01      	subs	r3, #1
 800495c:	b29a      	uxth	r2, r3
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004962:	2300      	movs	r3, #0
 8004964:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	689b      	ldr	r3, [r3, #8]
 800496c:	f003 0301 	and.w	r3, r3, #1
 8004970:	2b01      	cmp	r3, #1
 8004972:	d119      	bne.n	80049a8 <HAL_SPI_TransmitReceive+0x2ae>
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004978:	b29b      	uxth	r3, r3
 800497a:	2b00      	cmp	r3, #0
 800497c:	d014      	beq.n	80049a8 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	68da      	ldr	r2, [r3, #12]
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004988:	b2d2      	uxtb	r2, r2
 800498a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004990:	1c5a      	adds	r2, r3, #1
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800499a:	b29b      	uxth	r3, r3
 800499c:	3b01      	subs	r3, #1
 800499e:	b29a      	uxth	r2, r3
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80049a4:	2301      	movs	r3, #1
 80049a6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80049a8:	f7fd f832 	bl	8001a10 <HAL_GetTick>
 80049ac:	4602      	mov	r2, r0
 80049ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049b0:	1ad3      	subs	r3, r2, r3
 80049b2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80049b4:	429a      	cmp	r2, r3
 80049b6:	d803      	bhi.n	80049c0 <HAL_SPI_TransmitReceive+0x2c6>
 80049b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80049be:	d102      	bne.n	80049c6 <HAL_SPI_TransmitReceive+0x2cc>
 80049c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d103      	bne.n	80049ce <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80049c6:	2303      	movs	r3, #3
 80049c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80049cc:	e029      	b.n	8004a22 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049d2:	b29b      	uxth	r3, r3
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d1a2      	bne.n	800491e <HAL_SPI_TransmitReceive+0x224>
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049dc:	b29b      	uxth	r3, r3
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d19d      	bne.n	800491e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80049e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049e4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80049e6:	68f8      	ldr	r0, [r7, #12]
 80049e8:	f000 f8b2 	bl	8004b50 <SPI_EndRxTxTransaction>
 80049ec:	4603      	mov	r3, r0
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d006      	beq.n	8004a00 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2220      	movs	r2, #32
 80049fc:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80049fe:	e010      	b.n	8004a22 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	689b      	ldr	r3, [r3, #8]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d10b      	bne.n	8004a20 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004a08:	2300      	movs	r3, #0
 8004a0a:	617b      	str	r3, [r7, #20]
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	68db      	ldr	r3, [r3, #12]
 8004a12:	617b      	str	r3, [r7, #20]
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	617b      	str	r3, [r7, #20]
 8004a1c:	697b      	ldr	r3, [r7, #20]
 8004a1e:	e000      	b.n	8004a22 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004a20:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2201      	movs	r2, #1
 8004a26:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004a32:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004a36:	4618      	mov	r0, r3
 8004a38:	3730      	adds	r7, #48	; 0x30
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	bd80      	pop	{r7, pc}
	...

08004a40 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b088      	sub	sp, #32
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	60f8      	str	r0, [r7, #12]
 8004a48:	60b9      	str	r1, [r7, #8]
 8004a4a:	603b      	str	r3, [r7, #0]
 8004a4c:	4613      	mov	r3, r2
 8004a4e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004a50:	f7fc ffde 	bl	8001a10 <HAL_GetTick>
 8004a54:	4602      	mov	r2, r0
 8004a56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a58:	1a9b      	subs	r3, r3, r2
 8004a5a:	683a      	ldr	r2, [r7, #0]
 8004a5c:	4413      	add	r3, r2
 8004a5e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004a60:	f7fc ffd6 	bl	8001a10 <HAL_GetTick>
 8004a64:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004a66:	4b39      	ldr	r3, [pc, #228]	; (8004b4c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	015b      	lsls	r3, r3, #5
 8004a6c:	0d1b      	lsrs	r3, r3, #20
 8004a6e:	69fa      	ldr	r2, [r7, #28]
 8004a70:	fb02 f303 	mul.w	r3, r2, r3
 8004a74:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a76:	e054      	b.n	8004b22 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a7e:	d050      	beq.n	8004b22 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004a80:	f7fc ffc6 	bl	8001a10 <HAL_GetTick>
 8004a84:	4602      	mov	r2, r0
 8004a86:	69bb      	ldr	r3, [r7, #24]
 8004a88:	1ad3      	subs	r3, r2, r3
 8004a8a:	69fa      	ldr	r2, [r7, #28]
 8004a8c:	429a      	cmp	r2, r3
 8004a8e:	d902      	bls.n	8004a96 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004a90:	69fb      	ldr	r3, [r7, #28]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d13d      	bne.n	8004b12 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	685a      	ldr	r2, [r3, #4]
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004aa4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004aae:	d111      	bne.n	8004ad4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	689b      	ldr	r3, [r3, #8]
 8004ab4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ab8:	d004      	beq.n	8004ac4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ac2:	d107      	bne.n	8004ad4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	681a      	ldr	r2, [r3, #0]
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ad2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ad8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004adc:	d10f      	bne.n	8004afe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004aec:	601a      	str	r2, [r3, #0]
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004afc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	2201      	movs	r2, #1
 8004b02:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2200      	movs	r2, #0
 8004b0a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004b0e:	2303      	movs	r3, #3
 8004b10:	e017      	b.n	8004b42 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d101      	bne.n	8004b1c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	3b01      	subs	r3, #1
 8004b20:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	689a      	ldr	r2, [r3, #8]
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	4013      	ands	r3, r2
 8004b2c:	68ba      	ldr	r2, [r7, #8]
 8004b2e:	429a      	cmp	r2, r3
 8004b30:	bf0c      	ite	eq
 8004b32:	2301      	moveq	r3, #1
 8004b34:	2300      	movne	r3, #0
 8004b36:	b2db      	uxtb	r3, r3
 8004b38:	461a      	mov	r2, r3
 8004b3a:	79fb      	ldrb	r3, [r7, #7]
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	d19b      	bne.n	8004a78 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004b40:	2300      	movs	r3, #0
}
 8004b42:	4618      	mov	r0, r3
 8004b44:	3720      	adds	r7, #32
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bd80      	pop	{r7, pc}
 8004b4a:	bf00      	nop
 8004b4c:	200004c8 	.word	0x200004c8

08004b50 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b088      	sub	sp, #32
 8004b54:	af02      	add	r7, sp, #8
 8004b56:	60f8      	str	r0, [r7, #12]
 8004b58:	60b9      	str	r1, [r7, #8]
 8004b5a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004b5c:	4b1b      	ldr	r3, [pc, #108]	; (8004bcc <SPI_EndRxTxTransaction+0x7c>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a1b      	ldr	r2, [pc, #108]	; (8004bd0 <SPI_EndRxTxTransaction+0x80>)
 8004b62:	fba2 2303 	umull	r2, r3, r2, r3
 8004b66:	0d5b      	lsrs	r3, r3, #21
 8004b68:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004b6c:	fb02 f303 	mul.w	r3, r2, r3
 8004b70:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b7a:	d112      	bne.n	8004ba2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	9300      	str	r3, [sp, #0]
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	2200      	movs	r2, #0
 8004b84:	2180      	movs	r1, #128	; 0x80
 8004b86:	68f8      	ldr	r0, [r7, #12]
 8004b88:	f7ff ff5a 	bl	8004a40 <SPI_WaitFlagStateUntilTimeout>
 8004b8c:	4603      	mov	r3, r0
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d016      	beq.n	8004bc0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b96:	f043 0220 	orr.w	r2, r3, #32
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004b9e:	2303      	movs	r3, #3
 8004ba0:	e00f      	b.n	8004bc2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d00a      	beq.n	8004bbe <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004ba8:	697b      	ldr	r3, [r7, #20]
 8004baa:	3b01      	subs	r3, #1
 8004bac:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bb8:	2b80      	cmp	r3, #128	; 0x80
 8004bba:	d0f2      	beq.n	8004ba2 <SPI_EndRxTxTransaction+0x52>
 8004bbc:	e000      	b.n	8004bc0 <SPI_EndRxTxTransaction+0x70>
        break;
 8004bbe:	bf00      	nop
  }

  return HAL_OK;
 8004bc0:	2300      	movs	r3, #0
}
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	3718      	adds	r7, #24
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}
 8004bca:	bf00      	nop
 8004bcc:	200004c8 	.word	0x200004c8
 8004bd0:	165e9f81 	.word	0x165e9f81

08004bd4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b082      	sub	sp, #8
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d101      	bne.n	8004be6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e041      	b.n	8004c6a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bec:	b2db      	uxtb	r3, r3
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d106      	bne.n	8004c00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f7fc fcd8 	bl	80015b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2202      	movs	r2, #2
 8004c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	3304      	adds	r3, #4
 8004c10:	4619      	mov	r1, r3
 8004c12:	4610      	mov	r0, r2
 8004c14:	f000 f98a 	bl	8004f2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2201      	movs	r2, #1
 8004c24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2201      	movs	r2, #1
 8004c34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2201      	movs	r2, #1
 8004c44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2201      	movs	r2, #1
 8004c54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2201      	movs	r2, #1
 8004c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004c68:	2300      	movs	r3, #0
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3708      	adds	r7, #8
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}

08004c72 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004c72:	b580      	push	{r7, lr}
 8004c74:	b082      	sub	sp, #8
 8004c76:	af00      	add	r7, sp, #0
 8004c78:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d101      	bne.n	8004c84 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	e041      	b.n	8004d08 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c8a:	b2db      	uxtb	r3, r3
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d106      	bne.n	8004c9e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2200      	movs	r2, #0
 8004c94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004c98:	6878      	ldr	r0, [r7, #4]
 8004c9a:	f000 f839 	bl	8004d10 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2202      	movs	r2, #2
 8004ca2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681a      	ldr	r2, [r3, #0]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	3304      	adds	r3, #4
 8004cae:	4619      	mov	r1, r3
 8004cb0:	4610      	mov	r0, r2
 8004cb2:	f000 f93b 	bl	8004f2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2201      	movs	r2, #1
 8004cba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2201      	movs	r2, #1
 8004cc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2201      	movs	r2, #1
 8004cca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2201      	movs	r2, #1
 8004cd2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2201      	movs	r2, #1
 8004cda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2201      	movs	r2, #1
 8004ce2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2201      	movs	r2, #1
 8004cea:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2201      	movs	r2, #1
 8004cf2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2201      	movs	r2, #1
 8004cfa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2201      	movs	r2, #1
 8004d02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004d06:	2300      	movs	r3, #0
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	3708      	adds	r7, #8
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bd80      	pop	{r7, pc}

08004d10 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b083      	sub	sp, #12
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004d18:	bf00      	nop
 8004d1a:	370c      	adds	r7, #12
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d22:	4770      	bx	lr

08004d24 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b086      	sub	sp, #24
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	60f8      	str	r0, [r7, #12]
 8004d2c:	60b9      	str	r1, [r7, #8]
 8004d2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d30:	2300      	movs	r3, #0
 8004d32:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	d101      	bne.n	8004d42 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004d3e:	2302      	movs	r3, #2
 8004d40:	e0ae      	b.n	8004ea0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2201      	movs	r2, #1
 8004d46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2b0c      	cmp	r3, #12
 8004d4e:	f200 809f 	bhi.w	8004e90 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004d52:	a201      	add	r2, pc, #4	; (adr r2, 8004d58 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004d54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d58:	08004d8d 	.word	0x08004d8d
 8004d5c:	08004e91 	.word	0x08004e91
 8004d60:	08004e91 	.word	0x08004e91
 8004d64:	08004e91 	.word	0x08004e91
 8004d68:	08004dcd 	.word	0x08004dcd
 8004d6c:	08004e91 	.word	0x08004e91
 8004d70:	08004e91 	.word	0x08004e91
 8004d74:	08004e91 	.word	0x08004e91
 8004d78:	08004e0f 	.word	0x08004e0f
 8004d7c:	08004e91 	.word	0x08004e91
 8004d80:	08004e91 	.word	0x08004e91
 8004d84:	08004e91 	.word	0x08004e91
 8004d88:	08004e4f 	.word	0x08004e4f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	68b9      	ldr	r1, [r7, #8]
 8004d92:	4618      	mov	r0, r3
 8004d94:	f000 f94a 	bl	800502c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	699a      	ldr	r2, [r3, #24]
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f042 0208 	orr.w	r2, r2, #8
 8004da6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	699a      	ldr	r2, [r3, #24]
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f022 0204 	bic.w	r2, r2, #4
 8004db6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	6999      	ldr	r1, [r3, #24]
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	691a      	ldr	r2, [r3, #16]
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	430a      	orrs	r2, r1
 8004dc8:	619a      	str	r2, [r3, #24]
      break;
 8004dca:	e064      	b.n	8004e96 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	68b9      	ldr	r1, [r7, #8]
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	f000 f990 	bl	80050f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	699a      	ldr	r2, [r3, #24]
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004de6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	699a      	ldr	r2, [r3, #24]
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004df6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	6999      	ldr	r1, [r3, #24]
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	691b      	ldr	r3, [r3, #16]
 8004e02:	021a      	lsls	r2, r3, #8
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	430a      	orrs	r2, r1
 8004e0a:	619a      	str	r2, [r3, #24]
      break;
 8004e0c:	e043      	b.n	8004e96 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	68b9      	ldr	r1, [r7, #8]
 8004e14:	4618      	mov	r0, r3
 8004e16:	f000 f9db 	bl	80051d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	69da      	ldr	r2, [r3, #28]
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f042 0208 	orr.w	r2, r2, #8
 8004e28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	69da      	ldr	r2, [r3, #28]
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f022 0204 	bic.w	r2, r2, #4
 8004e38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	69d9      	ldr	r1, [r3, #28]
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	691a      	ldr	r2, [r3, #16]
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	430a      	orrs	r2, r1
 8004e4a:	61da      	str	r2, [r3, #28]
      break;
 8004e4c:	e023      	b.n	8004e96 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	68b9      	ldr	r1, [r7, #8]
 8004e54:	4618      	mov	r0, r3
 8004e56:	f000 fa25 	bl	80052a4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	69da      	ldr	r2, [r3, #28]
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e68:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	69da      	ldr	r2, [r3, #28]
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e78:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	69d9      	ldr	r1, [r3, #28]
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	691b      	ldr	r3, [r3, #16]
 8004e84:	021a      	lsls	r2, r3, #8
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	430a      	orrs	r2, r1
 8004e8c:	61da      	str	r2, [r3, #28]
      break;
 8004e8e:	e002      	b.n	8004e96 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004e90:	2301      	movs	r3, #1
 8004e92:	75fb      	strb	r3, [r7, #23]
      break;
 8004e94:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	2200      	movs	r2, #0
 8004e9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004e9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	3718      	adds	r7, #24
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	bd80      	pop	{r7, pc}

08004ea8 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b082      	sub	sp, #8
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
 8004eb0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d101      	bne.n	8004ec0 <HAL_TIM_SlaveConfigSynchro+0x18>
 8004ebc:	2302      	movs	r3, #2
 8004ebe:	e031      	b.n	8004f24 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2202      	movs	r2, #2
 8004ecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8004ed0:	6839      	ldr	r1, [r7, #0]
 8004ed2:	6878      	ldr	r0, [r7, #4]
 8004ed4:	f000 fa36 	bl	8005344 <TIM_SlaveTimer_SetConfig>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d009      	beq.n	8004ef2 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2201      	movs	r2, #1
 8004ee2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8004eee:	2301      	movs	r3, #1
 8004ef0:	e018      	b.n	8004f24 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	68da      	ldr	r2, [r3, #12]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f00:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	68da      	ldr	r2, [r3, #12]
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004f10:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2201      	movs	r2, #1
 8004f16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f22:	2300      	movs	r3, #0
}
 8004f24:	4618      	mov	r0, r3
 8004f26:	3708      	adds	r7, #8
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}

08004f2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b085      	sub	sp, #20
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
 8004f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	4a34      	ldr	r2, [pc, #208]	; (8005010 <TIM_Base_SetConfig+0xe4>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d00f      	beq.n	8004f64 <TIM_Base_SetConfig+0x38>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f4a:	d00b      	beq.n	8004f64 <TIM_Base_SetConfig+0x38>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	4a31      	ldr	r2, [pc, #196]	; (8005014 <TIM_Base_SetConfig+0xe8>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d007      	beq.n	8004f64 <TIM_Base_SetConfig+0x38>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	4a30      	ldr	r2, [pc, #192]	; (8005018 <TIM_Base_SetConfig+0xec>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d003      	beq.n	8004f64 <TIM_Base_SetConfig+0x38>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	4a2f      	ldr	r2, [pc, #188]	; (800501c <TIM_Base_SetConfig+0xf0>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d108      	bne.n	8004f76 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	68fa      	ldr	r2, [r7, #12]
 8004f72:	4313      	orrs	r3, r2
 8004f74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	4a25      	ldr	r2, [pc, #148]	; (8005010 <TIM_Base_SetConfig+0xe4>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d01b      	beq.n	8004fb6 <TIM_Base_SetConfig+0x8a>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f84:	d017      	beq.n	8004fb6 <TIM_Base_SetConfig+0x8a>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	4a22      	ldr	r2, [pc, #136]	; (8005014 <TIM_Base_SetConfig+0xe8>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d013      	beq.n	8004fb6 <TIM_Base_SetConfig+0x8a>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	4a21      	ldr	r2, [pc, #132]	; (8005018 <TIM_Base_SetConfig+0xec>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d00f      	beq.n	8004fb6 <TIM_Base_SetConfig+0x8a>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	4a20      	ldr	r2, [pc, #128]	; (800501c <TIM_Base_SetConfig+0xf0>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d00b      	beq.n	8004fb6 <TIM_Base_SetConfig+0x8a>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	4a1f      	ldr	r2, [pc, #124]	; (8005020 <TIM_Base_SetConfig+0xf4>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d007      	beq.n	8004fb6 <TIM_Base_SetConfig+0x8a>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	4a1e      	ldr	r2, [pc, #120]	; (8005024 <TIM_Base_SetConfig+0xf8>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d003      	beq.n	8004fb6 <TIM_Base_SetConfig+0x8a>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	4a1d      	ldr	r2, [pc, #116]	; (8005028 <TIM_Base_SetConfig+0xfc>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d108      	bne.n	8004fc8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fbc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	68db      	ldr	r3, [r3, #12]
 8004fc2:	68fa      	ldr	r2, [r7, #12]
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	695b      	ldr	r3, [r3, #20]
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	68fa      	ldr	r2, [r7, #12]
 8004fda:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	689a      	ldr	r2, [r3, #8]
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	4a08      	ldr	r2, [pc, #32]	; (8005010 <TIM_Base_SetConfig+0xe4>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d103      	bne.n	8004ffc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	691a      	ldr	r2, [r3, #16]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2201      	movs	r2, #1
 8005000:	615a      	str	r2, [r3, #20]
}
 8005002:	bf00      	nop
 8005004:	3714      	adds	r7, #20
 8005006:	46bd      	mov	sp, r7
 8005008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500c:	4770      	bx	lr
 800500e:	bf00      	nop
 8005010:	40010000 	.word	0x40010000
 8005014:	40000400 	.word	0x40000400
 8005018:	40000800 	.word	0x40000800
 800501c:	40000c00 	.word	0x40000c00
 8005020:	40014000 	.word	0x40014000
 8005024:	40014400 	.word	0x40014400
 8005028:	40014800 	.word	0x40014800

0800502c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800502c:	b480      	push	{r7}
 800502e:	b087      	sub	sp, #28
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
 8005034:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6a1b      	ldr	r3, [r3, #32]
 800503a:	f023 0201 	bic.w	r2, r3, #1
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6a1b      	ldr	r3, [r3, #32]
 8005046:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	699b      	ldr	r3, [r3, #24]
 8005052:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800505a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	f023 0303 	bic.w	r3, r3, #3
 8005062:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	68fa      	ldr	r2, [r7, #12]
 800506a:	4313      	orrs	r3, r2
 800506c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	f023 0302 	bic.w	r3, r3, #2
 8005074:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	689b      	ldr	r3, [r3, #8]
 800507a:	697a      	ldr	r2, [r7, #20]
 800507c:	4313      	orrs	r3, r2
 800507e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	4a1c      	ldr	r2, [pc, #112]	; (80050f4 <TIM_OC1_SetConfig+0xc8>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d10c      	bne.n	80050a2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	f023 0308 	bic.w	r3, r3, #8
 800508e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	68db      	ldr	r3, [r3, #12]
 8005094:	697a      	ldr	r2, [r7, #20]
 8005096:	4313      	orrs	r3, r2
 8005098:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	f023 0304 	bic.w	r3, r3, #4
 80050a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	4a13      	ldr	r2, [pc, #76]	; (80050f4 <TIM_OC1_SetConfig+0xc8>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d111      	bne.n	80050ce <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80050aa:	693b      	ldr	r3, [r7, #16]
 80050ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80050b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80050b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	695b      	ldr	r3, [r3, #20]
 80050be:	693a      	ldr	r2, [r7, #16]
 80050c0:	4313      	orrs	r3, r2
 80050c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	699b      	ldr	r3, [r3, #24]
 80050c8:	693a      	ldr	r2, [r7, #16]
 80050ca:	4313      	orrs	r3, r2
 80050cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	693a      	ldr	r2, [r7, #16]
 80050d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	68fa      	ldr	r2, [r7, #12]
 80050d8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	685a      	ldr	r2, [r3, #4]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	697a      	ldr	r2, [r7, #20]
 80050e6:	621a      	str	r2, [r3, #32]
}
 80050e8:	bf00      	nop
 80050ea:	371c      	adds	r7, #28
 80050ec:	46bd      	mov	sp, r7
 80050ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f2:	4770      	bx	lr
 80050f4:	40010000 	.word	0x40010000

080050f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80050f8:	b480      	push	{r7}
 80050fa:	b087      	sub	sp, #28
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
 8005100:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6a1b      	ldr	r3, [r3, #32]
 8005106:	f023 0210 	bic.w	r2, r3, #16
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6a1b      	ldr	r3, [r3, #32]
 8005112:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	699b      	ldr	r3, [r3, #24]
 800511e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005126:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800512e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	021b      	lsls	r3, r3, #8
 8005136:	68fa      	ldr	r2, [r7, #12]
 8005138:	4313      	orrs	r3, r2
 800513a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	f023 0320 	bic.w	r3, r3, #32
 8005142:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	689b      	ldr	r3, [r3, #8]
 8005148:	011b      	lsls	r3, r3, #4
 800514a:	697a      	ldr	r2, [r7, #20]
 800514c:	4313      	orrs	r3, r2
 800514e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	4a1e      	ldr	r2, [pc, #120]	; (80051cc <TIM_OC2_SetConfig+0xd4>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d10d      	bne.n	8005174 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800515e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	68db      	ldr	r3, [r3, #12]
 8005164:	011b      	lsls	r3, r3, #4
 8005166:	697a      	ldr	r2, [r7, #20]
 8005168:	4313      	orrs	r3, r2
 800516a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005172:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	4a15      	ldr	r2, [pc, #84]	; (80051cc <TIM_OC2_SetConfig+0xd4>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d113      	bne.n	80051a4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005182:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005184:	693b      	ldr	r3, [r7, #16]
 8005186:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800518a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	695b      	ldr	r3, [r3, #20]
 8005190:	009b      	lsls	r3, r3, #2
 8005192:	693a      	ldr	r2, [r7, #16]
 8005194:	4313      	orrs	r3, r2
 8005196:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	699b      	ldr	r3, [r3, #24]
 800519c:	009b      	lsls	r3, r3, #2
 800519e:	693a      	ldr	r2, [r7, #16]
 80051a0:	4313      	orrs	r3, r2
 80051a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	693a      	ldr	r2, [r7, #16]
 80051a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	68fa      	ldr	r2, [r7, #12]
 80051ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	685a      	ldr	r2, [r3, #4]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	697a      	ldr	r2, [r7, #20]
 80051bc:	621a      	str	r2, [r3, #32]
}
 80051be:	bf00      	nop
 80051c0:	371c      	adds	r7, #28
 80051c2:	46bd      	mov	sp, r7
 80051c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c8:	4770      	bx	lr
 80051ca:	bf00      	nop
 80051cc:	40010000 	.word	0x40010000

080051d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b087      	sub	sp, #28
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
 80051d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6a1b      	ldr	r3, [r3, #32]
 80051de:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6a1b      	ldr	r3, [r3, #32]
 80051ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	69db      	ldr	r3, [r3, #28]
 80051f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	f023 0303 	bic.w	r3, r3, #3
 8005206:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	68fa      	ldr	r2, [r7, #12]
 800520e:	4313      	orrs	r3, r2
 8005210:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005218:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	689b      	ldr	r3, [r3, #8]
 800521e:	021b      	lsls	r3, r3, #8
 8005220:	697a      	ldr	r2, [r7, #20]
 8005222:	4313      	orrs	r3, r2
 8005224:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	4a1d      	ldr	r2, [pc, #116]	; (80052a0 <TIM_OC3_SetConfig+0xd0>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d10d      	bne.n	800524a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005234:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	68db      	ldr	r3, [r3, #12]
 800523a:	021b      	lsls	r3, r3, #8
 800523c:	697a      	ldr	r2, [r7, #20]
 800523e:	4313      	orrs	r3, r2
 8005240:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005248:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	4a14      	ldr	r2, [pc, #80]	; (80052a0 <TIM_OC3_SetConfig+0xd0>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d113      	bne.n	800527a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005252:	693b      	ldr	r3, [r7, #16]
 8005254:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005258:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005260:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	695b      	ldr	r3, [r3, #20]
 8005266:	011b      	lsls	r3, r3, #4
 8005268:	693a      	ldr	r2, [r7, #16]
 800526a:	4313      	orrs	r3, r2
 800526c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	699b      	ldr	r3, [r3, #24]
 8005272:	011b      	lsls	r3, r3, #4
 8005274:	693a      	ldr	r2, [r7, #16]
 8005276:	4313      	orrs	r3, r2
 8005278:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	693a      	ldr	r2, [r7, #16]
 800527e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	68fa      	ldr	r2, [r7, #12]
 8005284:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	685a      	ldr	r2, [r3, #4]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	697a      	ldr	r2, [r7, #20]
 8005292:	621a      	str	r2, [r3, #32]
}
 8005294:	bf00      	nop
 8005296:	371c      	adds	r7, #28
 8005298:	46bd      	mov	sp, r7
 800529a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529e:	4770      	bx	lr
 80052a0:	40010000 	.word	0x40010000

080052a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80052a4:	b480      	push	{r7}
 80052a6:	b087      	sub	sp, #28
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
 80052ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6a1b      	ldr	r3, [r3, #32]
 80052b2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6a1b      	ldr	r3, [r3, #32]
 80052be:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	69db      	ldr	r3, [r3, #28]
 80052ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	021b      	lsls	r3, r3, #8
 80052e2:	68fa      	ldr	r2, [r7, #12]
 80052e4:	4313      	orrs	r3, r2
 80052e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80052e8:	693b      	ldr	r3, [r7, #16]
 80052ea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80052ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	031b      	lsls	r3, r3, #12
 80052f6:	693a      	ldr	r2, [r7, #16]
 80052f8:	4313      	orrs	r3, r2
 80052fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	4a10      	ldr	r2, [pc, #64]	; (8005340 <TIM_OC4_SetConfig+0x9c>)
 8005300:	4293      	cmp	r3, r2
 8005302:	d109      	bne.n	8005318 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800530a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	695b      	ldr	r3, [r3, #20]
 8005310:	019b      	lsls	r3, r3, #6
 8005312:	697a      	ldr	r2, [r7, #20]
 8005314:	4313      	orrs	r3, r2
 8005316:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	697a      	ldr	r2, [r7, #20]
 800531c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	68fa      	ldr	r2, [r7, #12]
 8005322:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	685a      	ldr	r2, [r3, #4]
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	693a      	ldr	r2, [r7, #16]
 8005330:	621a      	str	r2, [r3, #32]
}
 8005332:	bf00      	nop
 8005334:	371c      	adds	r7, #28
 8005336:	46bd      	mov	sp, r7
 8005338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533c:	4770      	bx	lr
 800533e:	bf00      	nop
 8005340:	40010000 	.word	0x40010000

08005344 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b086      	sub	sp, #24
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
 800534c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800534e:	2300      	movs	r3, #0
 8005350:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	689b      	ldr	r3, [r3, #8]
 8005358:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005360:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	693a      	ldr	r2, [r7, #16]
 8005368:	4313      	orrs	r3, r2
 800536a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800536c:	693b      	ldr	r3, [r7, #16]
 800536e:	f023 0307 	bic.w	r3, r3, #7
 8005372:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	693a      	ldr	r2, [r7, #16]
 800537a:	4313      	orrs	r3, r2
 800537c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	693a      	ldr	r2, [r7, #16]
 8005384:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	2b70      	cmp	r3, #112	; 0x70
 800538c:	d01a      	beq.n	80053c4 <TIM_SlaveTimer_SetConfig+0x80>
 800538e:	2b70      	cmp	r3, #112	; 0x70
 8005390:	d860      	bhi.n	8005454 <TIM_SlaveTimer_SetConfig+0x110>
 8005392:	2b60      	cmp	r3, #96	; 0x60
 8005394:	d054      	beq.n	8005440 <TIM_SlaveTimer_SetConfig+0xfc>
 8005396:	2b60      	cmp	r3, #96	; 0x60
 8005398:	d85c      	bhi.n	8005454 <TIM_SlaveTimer_SetConfig+0x110>
 800539a:	2b50      	cmp	r3, #80	; 0x50
 800539c:	d046      	beq.n	800542c <TIM_SlaveTimer_SetConfig+0xe8>
 800539e:	2b50      	cmp	r3, #80	; 0x50
 80053a0:	d858      	bhi.n	8005454 <TIM_SlaveTimer_SetConfig+0x110>
 80053a2:	2b40      	cmp	r3, #64	; 0x40
 80053a4:	d019      	beq.n	80053da <TIM_SlaveTimer_SetConfig+0x96>
 80053a6:	2b40      	cmp	r3, #64	; 0x40
 80053a8:	d854      	bhi.n	8005454 <TIM_SlaveTimer_SetConfig+0x110>
 80053aa:	2b30      	cmp	r3, #48	; 0x30
 80053ac:	d055      	beq.n	800545a <TIM_SlaveTimer_SetConfig+0x116>
 80053ae:	2b30      	cmp	r3, #48	; 0x30
 80053b0:	d850      	bhi.n	8005454 <TIM_SlaveTimer_SetConfig+0x110>
 80053b2:	2b20      	cmp	r3, #32
 80053b4:	d051      	beq.n	800545a <TIM_SlaveTimer_SetConfig+0x116>
 80053b6:	2b20      	cmp	r3, #32
 80053b8:	d84c      	bhi.n	8005454 <TIM_SlaveTimer_SetConfig+0x110>
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d04d      	beq.n	800545a <TIM_SlaveTimer_SetConfig+0x116>
 80053be:	2b10      	cmp	r3, #16
 80053c0:	d04b      	beq.n	800545a <TIM_SlaveTimer_SetConfig+0x116>
 80053c2:	e047      	b.n	8005454 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6818      	ldr	r0, [r3, #0]
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	68d9      	ldr	r1, [r3, #12]
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	689a      	ldr	r2, [r3, #8]
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	691b      	ldr	r3, [r3, #16]
 80053d4:	f000 f8a6 	bl	8005524 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 80053d8:	e040      	b.n	800545c <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	2b05      	cmp	r3, #5
 80053e0:	d101      	bne.n	80053e6 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 80053e2:	2301      	movs	r3, #1
 80053e4:	e03b      	b.n	800545e <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	6a1b      	ldr	r3, [r3, #32]
 80053ec:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	6a1a      	ldr	r2, [r3, #32]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f022 0201 	bic.w	r2, r2, #1
 80053fc:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	699b      	ldr	r3, [r3, #24]
 8005404:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800540c:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	691b      	ldr	r3, [r3, #16]
 8005412:	011b      	lsls	r3, r3, #4
 8005414:	68ba      	ldr	r2, [r7, #8]
 8005416:	4313      	orrs	r3, r2
 8005418:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	68ba      	ldr	r2, [r7, #8]
 8005420:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	68fa      	ldr	r2, [r7, #12]
 8005428:	621a      	str	r2, [r3, #32]
      break;
 800542a:	e017      	b.n	800545c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6818      	ldr	r0, [r3, #0]
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	6899      	ldr	r1, [r3, #8]
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	691b      	ldr	r3, [r3, #16]
 8005438:	461a      	mov	r2, r3
 800543a:	f000 f814 	bl	8005466 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800543e:	e00d      	b.n	800545c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6818      	ldr	r0, [r3, #0]
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	6899      	ldr	r1, [r3, #8]
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	691b      	ldr	r3, [r3, #16]
 800544c:	461a      	mov	r2, r3
 800544e:	f000 f839 	bl	80054c4 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8005452:	e003      	b.n	800545c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8005454:	2301      	movs	r3, #1
 8005456:	75fb      	strb	r3, [r7, #23]
      break;
 8005458:	e000      	b.n	800545c <TIM_SlaveTimer_SetConfig+0x118>
      break;
 800545a:	bf00      	nop
  }

  return status;
 800545c:	7dfb      	ldrb	r3, [r7, #23]
}
 800545e:	4618      	mov	r0, r3
 8005460:	3718      	adds	r7, #24
 8005462:	46bd      	mov	sp, r7
 8005464:	bd80      	pop	{r7, pc}

08005466 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005466:	b480      	push	{r7}
 8005468:	b087      	sub	sp, #28
 800546a:	af00      	add	r7, sp, #0
 800546c:	60f8      	str	r0, [r7, #12]
 800546e:	60b9      	str	r1, [r7, #8]
 8005470:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	6a1b      	ldr	r3, [r3, #32]
 8005476:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	6a1b      	ldr	r3, [r3, #32]
 800547c:	f023 0201 	bic.w	r2, r3, #1
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	699b      	ldr	r3, [r3, #24]
 8005488:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800548a:	693b      	ldr	r3, [r7, #16]
 800548c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005490:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	011b      	lsls	r3, r3, #4
 8005496:	693a      	ldr	r2, [r7, #16]
 8005498:	4313      	orrs	r3, r2
 800549a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800549c:	697b      	ldr	r3, [r7, #20]
 800549e:	f023 030a 	bic.w	r3, r3, #10
 80054a2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80054a4:	697a      	ldr	r2, [r7, #20]
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	4313      	orrs	r3, r2
 80054aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	693a      	ldr	r2, [r7, #16]
 80054b0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	697a      	ldr	r2, [r7, #20]
 80054b6:	621a      	str	r2, [r3, #32]
}
 80054b8:	bf00      	nop
 80054ba:	371c      	adds	r7, #28
 80054bc:	46bd      	mov	sp, r7
 80054be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c2:	4770      	bx	lr

080054c4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054c4:	b480      	push	{r7}
 80054c6:	b087      	sub	sp, #28
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	60f8      	str	r0, [r7, #12]
 80054cc:	60b9      	str	r1, [r7, #8]
 80054ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	6a1b      	ldr	r3, [r3, #32]
 80054d4:	f023 0210 	bic.w	r2, r3, #16
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	699b      	ldr	r3, [r3, #24]
 80054e0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	6a1b      	ldr	r3, [r3, #32]
 80054e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80054ee:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	031b      	lsls	r3, r3, #12
 80054f4:	697a      	ldr	r2, [r7, #20]
 80054f6:	4313      	orrs	r3, r2
 80054f8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005500:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	011b      	lsls	r3, r3, #4
 8005506:	693a      	ldr	r2, [r7, #16]
 8005508:	4313      	orrs	r3, r2
 800550a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	697a      	ldr	r2, [r7, #20]
 8005510:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	693a      	ldr	r2, [r7, #16]
 8005516:	621a      	str	r2, [r3, #32]
}
 8005518:	bf00      	nop
 800551a:	371c      	adds	r7, #28
 800551c:	46bd      	mov	sp, r7
 800551e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005522:	4770      	bx	lr

08005524 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005524:	b480      	push	{r7}
 8005526:	b087      	sub	sp, #28
 8005528:	af00      	add	r7, sp, #0
 800552a:	60f8      	str	r0, [r7, #12]
 800552c:	60b9      	str	r1, [r7, #8]
 800552e:	607a      	str	r2, [r7, #4]
 8005530:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	689b      	ldr	r3, [r3, #8]
 8005536:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800553e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	021a      	lsls	r2, r3, #8
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	431a      	orrs	r2, r3
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	4313      	orrs	r3, r2
 800554c:	697a      	ldr	r2, [r7, #20]
 800554e:	4313      	orrs	r3, r2
 8005550:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	697a      	ldr	r2, [r7, #20]
 8005556:	609a      	str	r2, [r3, #8]
}
 8005558:	bf00      	nop
 800555a:	371c      	adds	r7, #28
 800555c:	46bd      	mov	sp, r7
 800555e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005562:	4770      	bx	lr

08005564 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005564:	b480      	push	{r7}
 8005566:	b085      	sub	sp, #20
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
 800556c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005574:	2b01      	cmp	r3, #1
 8005576:	d101      	bne.n	800557c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005578:	2302      	movs	r3, #2
 800557a:	e050      	b.n	800561e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2201      	movs	r2, #1
 8005580:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2202      	movs	r2, #2
 8005588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	68fa      	ldr	r2, [r7, #12]
 80055aa:	4313      	orrs	r3, r2
 80055ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	68fa      	ldr	r2, [r7, #12]
 80055b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a1c      	ldr	r2, [pc, #112]	; (800562c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d018      	beq.n	80055f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055c8:	d013      	beq.n	80055f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a18      	ldr	r2, [pc, #96]	; (8005630 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d00e      	beq.n	80055f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a16      	ldr	r2, [pc, #88]	; (8005634 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d009      	beq.n	80055f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a15      	ldr	r2, [pc, #84]	; (8005638 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d004      	beq.n	80055f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a13      	ldr	r2, [pc, #76]	; (800563c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d10c      	bne.n	800560c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80055f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	68ba      	ldr	r2, [r7, #8]
 8005600:	4313      	orrs	r3, r2
 8005602:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	68ba      	ldr	r2, [r7, #8]
 800560a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2201      	movs	r2, #1
 8005610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2200      	movs	r2, #0
 8005618:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800561c:	2300      	movs	r3, #0
}
 800561e:	4618      	mov	r0, r3
 8005620:	3714      	adds	r7, #20
 8005622:	46bd      	mov	sp, r7
 8005624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005628:	4770      	bx	lr
 800562a:	bf00      	nop
 800562c:	40010000 	.word	0x40010000
 8005630:	40000400 	.word	0x40000400
 8005634:	40000800 	.word	0x40000800
 8005638:	40000c00 	.word	0x40000c00
 800563c:	40014000 	.word	0x40014000

08005640 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b082      	sub	sp, #8
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d101      	bne.n	8005652 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800564e:	2301      	movs	r3, #1
 8005650:	e03f      	b.n	80056d2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005658:	b2db      	uxtb	r3, r3
 800565a:	2b00      	cmp	r3, #0
 800565c:	d106      	bne.n	800566c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2200      	movs	r2, #0
 8005662:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005666:	6878      	ldr	r0, [r7, #4]
 8005668:	f7fc f824 	bl	80016b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2224      	movs	r2, #36	; 0x24
 8005670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	68da      	ldr	r2, [r3, #12]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005682:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005684:	6878      	ldr	r0, [r7, #4]
 8005686:	f000 f929 	bl	80058dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	691a      	ldr	r2, [r3, #16]
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005698:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	695a      	ldr	r2, [r3, #20]
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80056a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	68da      	ldr	r2, [r3, #12]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80056b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2200      	movs	r2, #0
 80056be:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2220      	movs	r2, #32
 80056c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2220      	movs	r2, #32
 80056cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80056d0:	2300      	movs	r3, #0
}
 80056d2:	4618      	mov	r0, r3
 80056d4:	3708      	adds	r7, #8
 80056d6:	46bd      	mov	sp, r7
 80056d8:	bd80      	pop	{r7, pc}

080056da <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056da:	b580      	push	{r7, lr}
 80056dc:	b08a      	sub	sp, #40	; 0x28
 80056de:	af02      	add	r7, sp, #8
 80056e0:	60f8      	str	r0, [r7, #12]
 80056e2:	60b9      	str	r1, [r7, #8]
 80056e4:	603b      	str	r3, [r7, #0]
 80056e6:	4613      	mov	r3, r2
 80056e8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80056ea:	2300      	movs	r3, #0
 80056ec:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056f4:	b2db      	uxtb	r3, r3
 80056f6:	2b20      	cmp	r3, #32
 80056f8:	d17c      	bne.n	80057f4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d002      	beq.n	8005706 <HAL_UART_Transmit+0x2c>
 8005700:	88fb      	ldrh	r3, [r7, #6]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d101      	bne.n	800570a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005706:	2301      	movs	r3, #1
 8005708:	e075      	b.n	80057f6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005710:	2b01      	cmp	r3, #1
 8005712:	d101      	bne.n	8005718 <HAL_UART_Transmit+0x3e>
 8005714:	2302      	movs	r3, #2
 8005716:	e06e      	b.n	80057f6 <HAL_UART_Transmit+0x11c>
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2201      	movs	r2, #1
 800571c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	2200      	movs	r2, #0
 8005724:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	2221      	movs	r2, #33	; 0x21
 800572a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800572e:	f7fc f96f 	bl	8001a10 <HAL_GetTick>
 8005732:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	88fa      	ldrh	r2, [r7, #6]
 8005738:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	88fa      	ldrh	r2, [r7, #6]
 800573e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	689b      	ldr	r3, [r3, #8]
 8005744:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005748:	d108      	bne.n	800575c <HAL_UART_Transmit+0x82>
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	691b      	ldr	r3, [r3, #16]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d104      	bne.n	800575c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005752:	2300      	movs	r3, #0
 8005754:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	61bb      	str	r3, [r7, #24]
 800575a:	e003      	b.n	8005764 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005760:	2300      	movs	r3, #0
 8005762:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2200      	movs	r2, #0
 8005768:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800576c:	e02a      	b.n	80057c4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	9300      	str	r3, [sp, #0]
 8005772:	697b      	ldr	r3, [r7, #20]
 8005774:	2200      	movs	r2, #0
 8005776:	2180      	movs	r1, #128	; 0x80
 8005778:	68f8      	ldr	r0, [r7, #12]
 800577a:	f000 f840 	bl	80057fe <UART_WaitOnFlagUntilTimeout>
 800577e:	4603      	mov	r3, r0
 8005780:	2b00      	cmp	r3, #0
 8005782:	d001      	beq.n	8005788 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005784:	2303      	movs	r3, #3
 8005786:	e036      	b.n	80057f6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005788:	69fb      	ldr	r3, [r7, #28]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d10b      	bne.n	80057a6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800578e:	69bb      	ldr	r3, [r7, #24]
 8005790:	881b      	ldrh	r3, [r3, #0]
 8005792:	461a      	mov	r2, r3
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800579c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800579e:	69bb      	ldr	r3, [r7, #24]
 80057a0:	3302      	adds	r3, #2
 80057a2:	61bb      	str	r3, [r7, #24]
 80057a4:	e007      	b.n	80057b6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80057a6:	69fb      	ldr	r3, [r7, #28]
 80057a8:	781a      	ldrb	r2, [r3, #0]
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80057b0:	69fb      	ldr	r3, [r7, #28]
 80057b2:	3301      	adds	r3, #1
 80057b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80057ba:	b29b      	uxth	r3, r3
 80057bc:	3b01      	subs	r3, #1
 80057be:	b29a      	uxth	r2, r3
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80057c8:	b29b      	uxth	r3, r3
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d1cf      	bne.n	800576e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	9300      	str	r3, [sp, #0]
 80057d2:	697b      	ldr	r3, [r7, #20]
 80057d4:	2200      	movs	r2, #0
 80057d6:	2140      	movs	r1, #64	; 0x40
 80057d8:	68f8      	ldr	r0, [r7, #12]
 80057da:	f000 f810 	bl	80057fe <UART_WaitOnFlagUntilTimeout>
 80057de:	4603      	mov	r3, r0
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d001      	beq.n	80057e8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80057e4:	2303      	movs	r3, #3
 80057e6:	e006      	b.n	80057f6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2220      	movs	r2, #32
 80057ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80057f0:	2300      	movs	r3, #0
 80057f2:	e000      	b.n	80057f6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80057f4:	2302      	movs	r3, #2
  }
}
 80057f6:	4618      	mov	r0, r3
 80057f8:	3720      	adds	r7, #32
 80057fa:	46bd      	mov	sp, r7
 80057fc:	bd80      	pop	{r7, pc}

080057fe <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80057fe:	b580      	push	{r7, lr}
 8005800:	b090      	sub	sp, #64	; 0x40
 8005802:	af00      	add	r7, sp, #0
 8005804:	60f8      	str	r0, [r7, #12]
 8005806:	60b9      	str	r1, [r7, #8]
 8005808:	603b      	str	r3, [r7, #0]
 800580a:	4613      	mov	r3, r2
 800580c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800580e:	e050      	b.n	80058b2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005810:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005812:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005816:	d04c      	beq.n	80058b2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005818:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800581a:	2b00      	cmp	r3, #0
 800581c:	d007      	beq.n	800582e <UART_WaitOnFlagUntilTimeout+0x30>
 800581e:	f7fc f8f7 	bl	8001a10 <HAL_GetTick>
 8005822:	4602      	mov	r2, r0
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	1ad3      	subs	r3, r2, r3
 8005828:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800582a:	429a      	cmp	r2, r3
 800582c:	d241      	bcs.n	80058b2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	330c      	adds	r3, #12
 8005834:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005838:	e853 3f00 	ldrex	r3, [r3]
 800583c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800583e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005840:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005844:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	330c      	adds	r3, #12
 800584c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800584e:	637a      	str	r2, [r7, #52]	; 0x34
 8005850:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005852:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005854:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005856:	e841 2300 	strex	r3, r2, [r1]
 800585a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800585c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800585e:	2b00      	cmp	r3, #0
 8005860:	d1e5      	bne.n	800582e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	3314      	adds	r3, #20
 8005868:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	e853 3f00 	ldrex	r3, [r3]
 8005870:	613b      	str	r3, [r7, #16]
   return(result);
 8005872:	693b      	ldr	r3, [r7, #16]
 8005874:	f023 0301 	bic.w	r3, r3, #1
 8005878:	63bb      	str	r3, [r7, #56]	; 0x38
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	3314      	adds	r3, #20
 8005880:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005882:	623a      	str	r2, [r7, #32]
 8005884:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005886:	69f9      	ldr	r1, [r7, #28]
 8005888:	6a3a      	ldr	r2, [r7, #32]
 800588a:	e841 2300 	strex	r3, r2, [r1]
 800588e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005890:	69bb      	ldr	r3, [r7, #24]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d1e5      	bne.n	8005862 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2220      	movs	r2, #32
 800589a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2220      	movs	r2, #32
 80058a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2200      	movs	r2, #0
 80058aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80058ae:	2303      	movs	r3, #3
 80058b0:	e00f      	b.n	80058d2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	681a      	ldr	r2, [r3, #0]
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	4013      	ands	r3, r2
 80058bc:	68ba      	ldr	r2, [r7, #8]
 80058be:	429a      	cmp	r2, r3
 80058c0:	bf0c      	ite	eq
 80058c2:	2301      	moveq	r3, #1
 80058c4:	2300      	movne	r3, #0
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	461a      	mov	r2, r3
 80058ca:	79fb      	ldrb	r3, [r7, #7]
 80058cc:	429a      	cmp	r2, r3
 80058ce:	d09f      	beq.n	8005810 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80058d0:	2300      	movs	r3, #0
}
 80058d2:	4618      	mov	r0, r3
 80058d4:	3740      	adds	r7, #64	; 0x40
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bd80      	pop	{r7, pc}
	...

080058dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80058dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80058e0:	b0c0      	sub	sp, #256	; 0x100
 80058e2:	af00      	add	r7, sp, #0
 80058e4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80058e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	691b      	ldr	r3, [r3, #16]
 80058f0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80058f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058f8:	68d9      	ldr	r1, [r3, #12]
 80058fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058fe:	681a      	ldr	r2, [r3, #0]
 8005900:	ea40 0301 	orr.w	r3, r0, r1
 8005904:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005906:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800590a:	689a      	ldr	r2, [r3, #8]
 800590c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005910:	691b      	ldr	r3, [r3, #16]
 8005912:	431a      	orrs	r2, r3
 8005914:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005918:	695b      	ldr	r3, [r3, #20]
 800591a:	431a      	orrs	r2, r3
 800591c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005920:	69db      	ldr	r3, [r3, #28]
 8005922:	4313      	orrs	r3, r2
 8005924:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005928:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	68db      	ldr	r3, [r3, #12]
 8005930:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005934:	f021 010c 	bic.w	r1, r1, #12
 8005938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800593c:	681a      	ldr	r2, [r3, #0]
 800593e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005942:	430b      	orrs	r3, r1
 8005944:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005946:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	695b      	ldr	r3, [r3, #20]
 800594e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005952:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005956:	6999      	ldr	r1, [r3, #24]
 8005958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800595c:	681a      	ldr	r2, [r3, #0]
 800595e:	ea40 0301 	orr.w	r3, r0, r1
 8005962:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005964:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005968:	681a      	ldr	r2, [r3, #0]
 800596a:	4b8f      	ldr	r3, [pc, #572]	; (8005ba8 <UART_SetConfig+0x2cc>)
 800596c:	429a      	cmp	r2, r3
 800596e:	d005      	beq.n	800597c <UART_SetConfig+0xa0>
 8005970:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005974:	681a      	ldr	r2, [r3, #0]
 8005976:	4b8d      	ldr	r3, [pc, #564]	; (8005bac <UART_SetConfig+0x2d0>)
 8005978:	429a      	cmp	r2, r3
 800597a:	d104      	bne.n	8005986 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800597c:	f7fe fb94 	bl	80040a8 <HAL_RCC_GetPCLK2Freq>
 8005980:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005984:	e003      	b.n	800598e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005986:	f7fe fb7b 	bl	8004080 <HAL_RCC_GetPCLK1Freq>
 800598a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800598e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005992:	69db      	ldr	r3, [r3, #28]
 8005994:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005998:	f040 810c 	bne.w	8005bb4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800599c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80059a0:	2200      	movs	r2, #0
 80059a2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80059a6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80059aa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80059ae:	4622      	mov	r2, r4
 80059b0:	462b      	mov	r3, r5
 80059b2:	1891      	adds	r1, r2, r2
 80059b4:	65b9      	str	r1, [r7, #88]	; 0x58
 80059b6:	415b      	adcs	r3, r3
 80059b8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80059ba:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80059be:	4621      	mov	r1, r4
 80059c0:	eb12 0801 	adds.w	r8, r2, r1
 80059c4:	4629      	mov	r1, r5
 80059c6:	eb43 0901 	adc.w	r9, r3, r1
 80059ca:	f04f 0200 	mov.w	r2, #0
 80059ce:	f04f 0300 	mov.w	r3, #0
 80059d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80059d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80059da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80059de:	4690      	mov	r8, r2
 80059e0:	4699      	mov	r9, r3
 80059e2:	4623      	mov	r3, r4
 80059e4:	eb18 0303 	adds.w	r3, r8, r3
 80059e8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80059ec:	462b      	mov	r3, r5
 80059ee:	eb49 0303 	adc.w	r3, r9, r3
 80059f2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80059f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	2200      	movs	r2, #0
 80059fe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005a02:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005a06:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005a0a:	460b      	mov	r3, r1
 8005a0c:	18db      	adds	r3, r3, r3
 8005a0e:	653b      	str	r3, [r7, #80]	; 0x50
 8005a10:	4613      	mov	r3, r2
 8005a12:	eb42 0303 	adc.w	r3, r2, r3
 8005a16:	657b      	str	r3, [r7, #84]	; 0x54
 8005a18:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005a1c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005a20:	f7fa fc36 	bl	8000290 <__aeabi_uldivmod>
 8005a24:	4602      	mov	r2, r0
 8005a26:	460b      	mov	r3, r1
 8005a28:	4b61      	ldr	r3, [pc, #388]	; (8005bb0 <UART_SetConfig+0x2d4>)
 8005a2a:	fba3 2302 	umull	r2, r3, r3, r2
 8005a2e:	095b      	lsrs	r3, r3, #5
 8005a30:	011c      	lsls	r4, r3, #4
 8005a32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005a36:	2200      	movs	r2, #0
 8005a38:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005a3c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005a40:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005a44:	4642      	mov	r2, r8
 8005a46:	464b      	mov	r3, r9
 8005a48:	1891      	adds	r1, r2, r2
 8005a4a:	64b9      	str	r1, [r7, #72]	; 0x48
 8005a4c:	415b      	adcs	r3, r3
 8005a4e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a50:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005a54:	4641      	mov	r1, r8
 8005a56:	eb12 0a01 	adds.w	sl, r2, r1
 8005a5a:	4649      	mov	r1, r9
 8005a5c:	eb43 0b01 	adc.w	fp, r3, r1
 8005a60:	f04f 0200 	mov.w	r2, #0
 8005a64:	f04f 0300 	mov.w	r3, #0
 8005a68:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005a6c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005a70:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005a74:	4692      	mov	sl, r2
 8005a76:	469b      	mov	fp, r3
 8005a78:	4643      	mov	r3, r8
 8005a7a:	eb1a 0303 	adds.w	r3, sl, r3
 8005a7e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005a82:	464b      	mov	r3, r9
 8005a84:	eb4b 0303 	adc.w	r3, fp, r3
 8005a88:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005a8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	2200      	movs	r2, #0
 8005a94:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005a98:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005a9c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005aa0:	460b      	mov	r3, r1
 8005aa2:	18db      	adds	r3, r3, r3
 8005aa4:	643b      	str	r3, [r7, #64]	; 0x40
 8005aa6:	4613      	mov	r3, r2
 8005aa8:	eb42 0303 	adc.w	r3, r2, r3
 8005aac:	647b      	str	r3, [r7, #68]	; 0x44
 8005aae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005ab2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005ab6:	f7fa fbeb 	bl	8000290 <__aeabi_uldivmod>
 8005aba:	4602      	mov	r2, r0
 8005abc:	460b      	mov	r3, r1
 8005abe:	4611      	mov	r1, r2
 8005ac0:	4b3b      	ldr	r3, [pc, #236]	; (8005bb0 <UART_SetConfig+0x2d4>)
 8005ac2:	fba3 2301 	umull	r2, r3, r3, r1
 8005ac6:	095b      	lsrs	r3, r3, #5
 8005ac8:	2264      	movs	r2, #100	; 0x64
 8005aca:	fb02 f303 	mul.w	r3, r2, r3
 8005ace:	1acb      	subs	r3, r1, r3
 8005ad0:	00db      	lsls	r3, r3, #3
 8005ad2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005ad6:	4b36      	ldr	r3, [pc, #216]	; (8005bb0 <UART_SetConfig+0x2d4>)
 8005ad8:	fba3 2302 	umull	r2, r3, r3, r2
 8005adc:	095b      	lsrs	r3, r3, #5
 8005ade:	005b      	lsls	r3, r3, #1
 8005ae0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005ae4:	441c      	add	r4, r3
 8005ae6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005aea:	2200      	movs	r2, #0
 8005aec:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005af0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005af4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005af8:	4642      	mov	r2, r8
 8005afa:	464b      	mov	r3, r9
 8005afc:	1891      	adds	r1, r2, r2
 8005afe:	63b9      	str	r1, [r7, #56]	; 0x38
 8005b00:	415b      	adcs	r3, r3
 8005b02:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005b04:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005b08:	4641      	mov	r1, r8
 8005b0a:	1851      	adds	r1, r2, r1
 8005b0c:	6339      	str	r1, [r7, #48]	; 0x30
 8005b0e:	4649      	mov	r1, r9
 8005b10:	414b      	adcs	r3, r1
 8005b12:	637b      	str	r3, [r7, #52]	; 0x34
 8005b14:	f04f 0200 	mov.w	r2, #0
 8005b18:	f04f 0300 	mov.w	r3, #0
 8005b1c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005b20:	4659      	mov	r1, fp
 8005b22:	00cb      	lsls	r3, r1, #3
 8005b24:	4651      	mov	r1, sl
 8005b26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b2a:	4651      	mov	r1, sl
 8005b2c:	00ca      	lsls	r2, r1, #3
 8005b2e:	4610      	mov	r0, r2
 8005b30:	4619      	mov	r1, r3
 8005b32:	4603      	mov	r3, r0
 8005b34:	4642      	mov	r2, r8
 8005b36:	189b      	adds	r3, r3, r2
 8005b38:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005b3c:	464b      	mov	r3, r9
 8005b3e:	460a      	mov	r2, r1
 8005b40:	eb42 0303 	adc.w	r3, r2, r3
 8005b44:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005b48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005b54:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005b58:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005b5c:	460b      	mov	r3, r1
 8005b5e:	18db      	adds	r3, r3, r3
 8005b60:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b62:	4613      	mov	r3, r2
 8005b64:	eb42 0303 	adc.w	r3, r2, r3
 8005b68:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b6a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005b6e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005b72:	f7fa fb8d 	bl	8000290 <__aeabi_uldivmod>
 8005b76:	4602      	mov	r2, r0
 8005b78:	460b      	mov	r3, r1
 8005b7a:	4b0d      	ldr	r3, [pc, #52]	; (8005bb0 <UART_SetConfig+0x2d4>)
 8005b7c:	fba3 1302 	umull	r1, r3, r3, r2
 8005b80:	095b      	lsrs	r3, r3, #5
 8005b82:	2164      	movs	r1, #100	; 0x64
 8005b84:	fb01 f303 	mul.w	r3, r1, r3
 8005b88:	1ad3      	subs	r3, r2, r3
 8005b8a:	00db      	lsls	r3, r3, #3
 8005b8c:	3332      	adds	r3, #50	; 0x32
 8005b8e:	4a08      	ldr	r2, [pc, #32]	; (8005bb0 <UART_SetConfig+0x2d4>)
 8005b90:	fba2 2303 	umull	r2, r3, r2, r3
 8005b94:	095b      	lsrs	r3, r3, #5
 8005b96:	f003 0207 	and.w	r2, r3, #7
 8005b9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4422      	add	r2, r4
 8005ba2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005ba4:	e106      	b.n	8005db4 <UART_SetConfig+0x4d8>
 8005ba6:	bf00      	nop
 8005ba8:	40011000 	.word	0x40011000
 8005bac:	40011400 	.word	0x40011400
 8005bb0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005bb4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005bb8:	2200      	movs	r2, #0
 8005bba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005bbe:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005bc2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005bc6:	4642      	mov	r2, r8
 8005bc8:	464b      	mov	r3, r9
 8005bca:	1891      	adds	r1, r2, r2
 8005bcc:	6239      	str	r1, [r7, #32]
 8005bce:	415b      	adcs	r3, r3
 8005bd0:	627b      	str	r3, [r7, #36]	; 0x24
 8005bd2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005bd6:	4641      	mov	r1, r8
 8005bd8:	1854      	adds	r4, r2, r1
 8005bda:	4649      	mov	r1, r9
 8005bdc:	eb43 0501 	adc.w	r5, r3, r1
 8005be0:	f04f 0200 	mov.w	r2, #0
 8005be4:	f04f 0300 	mov.w	r3, #0
 8005be8:	00eb      	lsls	r3, r5, #3
 8005bea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005bee:	00e2      	lsls	r2, r4, #3
 8005bf0:	4614      	mov	r4, r2
 8005bf2:	461d      	mov	r5, r3
 8005bf4:	4643      	mov	r3, r8
 8005bf6:	18e3      	adds	r3, r4, r3
 8005bf8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005bfc:	464b      	mov	r3, r9
 8005bfe:	eb45 0303 	adc.w	r3, r5, r3
 8005c02:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005c06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005c12:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005c16:	f04f 0200 	mov.w	r2, #0
 8005c1a:	f04f 0300 	mov.w	r3, #0
 8005c1e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005c22:	4629      	mov	r1, r5
 8005c24:	008b      	lsls	r3, r1, #2
 8005c26:	4621      	mov	r1, r4
 8005c28:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005c2c:	4621      	mov	r1, r4
 8005c2e:	008a      	lsls	r2, r1, #2
 8005c30:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005c34:	f7fa fb2c 	bl	8000290 <__aeabi_uldivmod>
 8005c38:	4602      	mov	r2, r0
 8005c3a:	460b      	mov	r3, r1
 8005c3c:	4b60      	ldr	r3, [pc, #384]	; (8005dc0 <UART_SetConfig+0x4e4>)
 8005c3e:	fba3 2302 	umull	r2, r3, r3, r2
 8005c42:	095b      	lsrs	r3, r3, #5
 8005c44:	011c      	lsls	r4, r3, #4
 8005c46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005c50:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005c54:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005c58:	4642      	mov	r2, r8
 8005c5a:	464b      	mov	r3, r9
 8005c5c:	1891      	adds	r1, r2, r2
 8005c5e:	61b9      	str	r1, [r7, #24]
 8005c60:	415b      	adcs	r3, r3
 8005c62:	61fb      	str	r3, [r7, #28]
 8005c64:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005c68:	4641      	mov	r1, r8
 8005c6a:	1851      	adds	r1, r2, r1
 8005c6c:	6139      	str	r1, [r7, #16]
 8005c6e:	4649      	mov	r1, r9
 8005c70:	414b      	adcs	r3, r1
 8005c72:	617b      	str	r3, [r7, #20]
 8005c74:	f04f 0200 	mov.w	r2, #0
 8005c78:	f04f 0300 	mov.w	r3, #0
 8005c7c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005c80:	4659      	mov	r1, fp
 8005c82:	00cb      	lsls	r3, r1, #3
 8005c84:	4651      	mov	r1, sl
 8005c86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c8a:	4651      	mov	r1, sl
 8005c8c:	00ca      	lsls	r2, r1, #3
 8005c8e:	4610      	mov	r0, r2
 8005c90:	4619      	mov	r1, r3
 8005c92:	4603      	mov	r3, r0
 8005c94:	4642      	mov	r2, r8
 8005c96:	189b      	adds	r3, r3, r2
 8005c98:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005c9c:	464b      	mov	r3, r9
 8005c9e:	460a      	mov	r2, r1
 8005ca0:	eb42 0303 	adc.w	r3, r2, r3
 8005ca4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005ca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	67bb      	str	r3, [r7, #120]	; 0x78
 8005cb2:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005cb4:	f04f 0200 	mov.w	r2, #0
 8005cb8:	f04f 0300 	mov.w	r3, #0
 8005cbc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005cc0:	4649      	mov	r1, r9
 8005cc2:	008b      	lsls	r3, r1, #2
 8005cc4:	4641      	mov	r1, r8
 8005cc6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005cca:	4641      	mov	r1, r8
 8005ccc:	008a      	lsls	r2, r1, #2
 8005cce:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005cd2:	f7fa fadd 	bl	8000290 <__aeabi_uldivmod>
 8005cd6:	4602      	mov	r2, r0
 8005cd8:	460b      	mov	r3, r1
 8005cda:	4611      	mov	r1, r2
 8005cdc:	4b38      	ldr	r3, [pc, #224]	; (8005dc0 <UART_SetConfig+0x4e4>)
 8005cde:	fba3 2301 	umull	r2, r3, r3, r1
 8005ce2:	095b      	lsrs	r3, r3, #5
 8005ce4:	2264      	movs	r2, #100	; 0x64
 8005ce6:	fb02 f303 	mul.w	r3, r2, r3
 8005cea:	1acb      	subs	r3, r1, r3
 8005cec:	011b      	lsls	r3, r3, #4
 8005cee:	3332      	adds	r3, #50	; 0x32
 8005cf0:	4a33      	ldr	r2, [pc, #204]	; (8005dc0 <UART_SetConfig+0x4e4>)
 8005cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8005cf6:	095b      	lsrs	r3, r3, #5
 8005cf8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005cfc:	441c      	add	r4, r3
 8005cfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d02:	2200      	movs	r2, #0
 8005d04:	673b      	str	r3, [r7, #112]	; 0x70
 8005d06:	677a      	str	r2, [r7, #116]	; 0x74
 8005d08:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005d0c:	4642      	mov	r2, r8
 8005d0e:	464b      	mov	r3, r9
 8005d10:	1891      	adds	r1, r2, r2
 8005d12:	60b9      	str	r1, [r7, #8]
 8005d14:	415b      	adcs	r3, r3
 8005d16:	60fb      	str	r3, [r7, #12]
 8005d18:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005d1c:	4641      	mov	r1, r8
 8005d1e:	1851      	adds	r1, r2, r1
 8005d20:	6039      	str	r1, [r7, #0]
 8005d22:	4649      	mov	r1, r9
 8005d24:	414b      	adcs	r3, r1
 8005d26:	607b      	str	r3, [r7, #4]
 8005d28:	f04f 0200 	mov.w	r2, #0
 8005d2c:	f04f 0300 	mov.w	r3, #0
 8005d30:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005d34:	4659      	mov	r1, fp
 8005d36:	00cb      	lsls	r3, r1, #3
 8005d38:	4651      	mov	r1, sl
 8005d3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d3e:	4651      	mov	r1, sl
 8005d40:	00ca      	lsls	r2, r1, #3
 8005d42:	4610      	mov	r0, r2
 8005d44:	4619      	mov	r1, r3
 8005d46:	4603      	mov	r3, r0
 8005d48:	4642      	mov	r2, r8
 8005d4a:	189b      	adds	r3, r3, r2
 8005d4c:	66bb      	str	r3, [r7, #104]	; 0x68
 8005d4e:	464b      	mov	r3, r9
 8005d50:	460a      	mov	r2, r1
 8005d52:	eb42 0303 	adc.w	r3, r2, r3
 8005d56:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005d58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	663b      	str	r3, [r7, #96]	; 0x60
 8005d62:	667a      	str	r2, [r7, #100]	; 0x64
 8005d64:	f04f 0200 	mov.w	r2, #0
 8005d68:	f04f 0300 	mov.w	r3, #0
 8005d6c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005d70:	4649      	mov	r1, r9
 8005d72:	008b      	lsls	r3, r1, #2
 8005d74:	4641      	mov	r1, r8
 8005d76:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d7a:	4641      	mov	r1, r8
 8005d7c:	008a      	lsls	r2, r1, #2
 8005d7e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005d82:	f7fa fa85 	bl	8000290 <__aeabi_uldivmod>
 8005d86:	4602      	mov	r2, r0
 8005d88:	460b      	mov	r3, r1
 8005d8a:	4b0d      	ldr	r3, [pc, #52]	; (8005dc0 <UART_SetConfig+0x4e4>)
 8005d8c:	fba3 1302 	umull	r1, r3, r3, r2
 8005d90:	095b      	lsrs	r3, r3, #5
 8005d92:	2164      	movs	r1, #100	; 0x64
 8005d94:	fb01 f303 	mul.w	r3, r1, r3
 8005d98:	1ad3      	subs	r3, r2, r3
 8005d9a:	011b      	lsls	r3, r3, #4
 8005d9c:	3332      	adds	r3, #50	; 0x32
 8005d9e:	4a08      	ldr	r2, [pc, #32]	; (8005dc0 <UART_SetConfig+0x4e4>)
 8005da0:	fba2 2303 	umull	r2, r3, r2, r3
 8005da4:	095b      	lsrs	r3, r3, #5
 8005da6:	f003 020f 	and.w	r2, r3, #15
 8005daa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4422      	add	r2, r4
 8005db2:	609a      	str	r2, [r3, #8]
}
 8005db4:	bf00      	nop
 8005db6:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005dc0:	51eb851f 	.word	0x51eb851f

08005dc4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8005dc8:	4904      	ldr	r1, [pc, #16]	; (8005ddc <MX_FATFS_Init+0x18>)
 8005dca:	4805      	ldr	r0, [pc, #20]	; (8005de0 <MX_FATFS_Init+0x1c>)
 8005dcc:	f003 f8f6 	bl	8008fbc <FATFS_LinkDriver>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	461a      	mov	r2, r3
 8005dd4:	4b03      	ldr	r3, [pc, #12]	; (8005de4 <MX_FATFS_Init+0x20>)
 8005dd6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8005dd8:	bf00      	nop
 8005dda:	bd80      	pop	{r7, pc}
 8005ddc:	20001938 	.word	0x20001938
 8005de0:	200004d4 	.word	0x200004d4
 8005de4:	20001934 	.word	0x20001934

08005de8 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8005de8:	b480      	push	{r7}
 8005dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8005dec:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8005dee:	4618      	mov	r0, r3
 8005df0:	46bd      	mov	sp, r7
 8005df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df6:	4770      	bx	lr

08005df8 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b082      	sub	sp, #8
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	4603      	mov	r3, r0
 8005e00:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
//    Stat = STA_NOINIT;
//    return Stat;
	return USER_SPI_initialize(pdrv);
 8005e02:	79fb      	ldrb	r3, [r7, #7]
 8005e04:	4618      	mov	r0, r3
 8005e06:	f000 f9d3 	bl	80061b0 <USER_SPI_initialize>
 8005e0a:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	3708      	adds	r7, #8
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bd80      	pop	{r7, pc}

08005e14 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b082      	sub	sp, #8
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
//    Stat = STA_NOINIT;
//    return Stat;
	return USER_SPI_status(pdrv);
 8005e1e:	79fb      	ldrb	r3, [r7, #7]
 8005e20:	4618      	mov	r0, r3
 8005e22:	f000 fab1 	bl	8006388 <USER_SPI_status>
 8005e26:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8005e28:	4618      	mov	r0, r3
 8005e2a:	3708      	adds	r7, #8
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	bd80      	pop	{r7, pc}

08005e30 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b084      	sub	sp, #16
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	60b9      	str	r1, [r7, #8]
 8005e38:	607a      	str	r2, [r7, #4]
 8005e3a:	603b      	str	r3, [r7, #0]
 8005e3c:	4603      	mov	r3, r0
 8005e3e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    //return RES_OK;
	return USER_SPI_read(pdrv, buff, sector, count);
 8005e40:	7bf8      	ldrb	r0, [r7, #15]
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	687a      	ldr	r2, [r7, #4]
 8005e46:	68b9      	ldr	r1, [r7, #8]
 8005e48:	f000 fab4 	bl	80063b4 <USER_SPI_read>
 8005e4c:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	3710      	adds	r7, #16
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd80      	pop	{r7, pc}

08005e56 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8005e56:	b580      	push	{r7, lr}
 8005e58:	b084      	sub	sp, #16
 8005e5a:	af00      	add	r7, sp, #0
 8005e5c:	60b9      	str	r1, [r7, #8]
 8005e5e:	607a      	str	r2, [r7, #4]
 8005e60:	603b      	str	r3, [r7, #0]
 8005e62:	4603      	mov	r3, r0
 8005e64:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
//    return RES_OK;
	return USER_SPI_write(pdrv, buff, sector, count);
 8005e66:	7bf8      	ldrb	r0, [r7, #15]
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	687a      	ldr	r2, [r7, #4]
 8005e6c:	68b9      	ldr	r1, [r7, #8]
 8005e6e:	f000 fb07 	bl	8006480 <USER_SPI_write>
 8005e72:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8005e74:	4618      	mov	r0, r3
 8005e76:	3710      	adds	r7, #16
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	bd80      	pop	{r7, pc}

08005e7c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b082      	sub	sp, #8
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	4603      	mov	r3, r0
 8005e84:	603a      	str	r2, [r7, #0]
 8005e86:	71fb      	strb	r3, [r7, #7]
 8005e88:	460b      	mov	r3, r1
 8005e8a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
//    DRESULT res = RES_ERROR;
//    return res;
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8005e8c:	79b9      	ldrb	r1, [r7, #6]
 8005e8e:	79fb      	ldrb	r3, [r7, #7]
 8005e90:	683a      	ldr	r2, [r7, #0]
 8005e92:	4618      	mov	r0, r3
 8005e94:	f000 fb70 	bl	8006578 <USER_SPI_ioctl>
 8005e98:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	3708      	adds	r7, #8
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bd80      	pop	{r7, pc}
	...

08005ea4 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b082      	sub	sp, #8
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8005eac:	f7fb fdb0 	bl	8001a10 <HAL_GetTick>
 8005eb0:	4603      	mov	r3, r0
 8005eb2:	4a04      	ldr	r2, [pc, #16]	; (8005ec4 <SPI_Timer_On+0x20>)
 8005eb4:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8005eb6:	4a04      	ldr	r2, [pc, #16]	; (8005ec8 <SPI_Timer_On+0x24>)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6013      	str	r3, [r2, #0]
}
 8005ebc:	bf00      	nop
 8005ebe:	3708      	adds	r7, #8
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd80      	pop	{r7, pc}
 8005ec4:	20001940 	.word	0x20001940
 8005ec8:	20001944 	.word	0x20001944

08005ecc <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8005ed0:	f7fb fd9e 	bl	8001a10 <HAL_GetTick>
 8005ed4:	4602      	mov	r2, r0
 8005ed6:	4b06      	ldr	r3, [pc, #24]	; (8005ef0 <SPI_Timer_Status+0x24>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	1ad2      	subs	r2, r2, r3
 8005edc:	4b05      	ldr	r3, [pc, #20]	; (8005ef4 <SPI_Timer_Status+0x28>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	bf34      	ite	cc
 8005ee4:	2301      	movcc	r3, #1
 8005ee6:	2300      	movcs	r3, #0
 8005ee8:	b2db      	uxtb	r3, r3
}
 8005eea:	4618      	mov	r0, r3
 8005eec:	bd80      	pop	{r7, pc}
 8005eee:	bf00      	nop
 8005ef0:	20001940 	.word	0x20001940
 8005ef4:	20001944 	.word	0x20001944

08005ef8 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b086      	sub	sp, #24
 8005efc:	af02      	add	r7, sp, #8
 8005efe:	4603      	mov	r3, r0
 8005f00:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8005f02:	f107 020f 	add.w	r2, r7, #15
 8005f06:	1df9      	adds	r1, r7, #7
 8005f08:	2332      	movs	r3, #50	; 0x32
 8005f0a:	9300      	str	r3, [sp, #0]
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	4804      	ldr	r0, [pc, #16]	; (8005f20 <xchg_spi+0x28>)
 8005f10:	f7fe fbf3 	bl	80046fa <HAL_SPI_TransmitReceive>
    return rxDat;
 8005f14:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f16:	4618      	mov	r0, r3
 8005f18:	3710      	adds	r7, #16
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	bd80      	pop	{r7, pc}
 8005f1e:	bf00      	nop
 8005f20:	20000a80 	.word	0x20000a80

08005f24 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8005f24:	b590      	push	{r4, r7, lr}
 8005f26:	b085      	sub	sp, #20
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
 8005f2c:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8005f2e:	2300      	movs	r3, #0
 8005f30:	60fb      	str	r3, [r7, #12]
 8005f32:	e00a      	b.n	8005f4a <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8005f34:	687a      	ldr	r2, [r7, #4]
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	18d4      	adds	r4, r2, r3
 8005f3a:	20ff      	movs	r0, #255	; 0xff
 8005f3c:	f7ff ffdc 	bl	8005ef8 <xchg_spi>
 8005f40:	4603      	mov	r3, r0
 8005f42:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	3301      	adds	r3, #1
 8005f48:	60fb      	str	r3, [r7, #12]
 8005f4a:	68fa      	ldr	r2, [r7, #12]
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	429a      	cmp	r2, r3
 8005f50:	d3f0      	bcc.n	8005f34 <rcvr_spi_multi+0x10>
	}
}
 8005f52:	bf00      	nop
 8005f54:	bf00      	nop
 8005f56:	3714      	adds	r7, #20
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	bd90      	pop	{r4, r7, pc}

08005f5c <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b082      	sub	sp, #8
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
 8005f64:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	b29a      	uxth	r2, r3
 8005f6a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005f6e:	6879      	ldr	r1, [r7, #4]
 8005f70:	4803      	ldr	r0, [pc, #12]	; (8005f80 <xmit_spi_multi+0x24>)
 8005f72:	f7fe fa86 	bl	8004482 <HAL_SPI_Transmit>
}
 8005f76:	bf00      	nop
 8005f78:	3708      	adds	r7, #8
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}
 8005f7e:	bf00      	nop
 8005f80:	20000a80 	.word	0x20000a80

08005f84 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b086      	sub	sp, #24
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8005f8c:	f7fb fd40 	bl	8001a10 <HAL_GetTick>
 8005f90:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8005f96:	20ff      	movs	r0, #255	; 0xff
 8005f98:	f7ff ffae 	bl	8005ef8 <xchg_spi>
 8005f9c:	4603      	mov	r3, r0
 8005f9e:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8005fa0:	7bfb      	ldrb	r3, [r7, #15]
 8005fa2:	2bff      	cmp	r3, #255	; 0xff
 8005fa4:	d007      	beq.n	8005fb6 <wait_ready+0x32>
 8005fa6:	f7fb fd33 	bl	8001a10 <HAL_GetTick>
 8005faa:	4602      	mov	r2, r0
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	1ad3      	subs	r3, r2, r3
 8005fb0:	693a      	ldr	r2, [r7, #16]
 8005fb2:	429a      	cmp	r2, r3
 8005fb4:	d8ef      	bhi.n	8005f96 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8005fb6:	7bfb      	ldrb	r3, [r7, #15]
 8005fb8:	2bff      	cmp	r3, #255	; 0xff
 8005fba:	bf0c      	ite	eq
 8005fbc:	2301      	moveq	r3, #1
 8005fbe:	2300      	movne	r3, #0
 8005fc0:	b2db      	uxtb	r3, r3
}
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	3718      	adds	r7, #24
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bd80      	pop	{r7, pc}
	...

08005fcc <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8005fd0:	2201      	movs	r2, #1
 8005fd2:	2102      	movs	r1, #2
 8005fd4:	4803      	ldr	r0, [pc, #12]	; (8005fe4 <despiselect+0x18>)
 8005fd6:	f7fc fbdd 	bl	8002794 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8005fda:	20ff      	movs	r0, #255	; 0xff
 8005fdc:	f7ff ff8c 	bl	8005ef8 <xchg_spi>

}
 8005fe0:	bf00      	nop
 8005fe2:	bd80      	pop	{r7, pc}
 8005fe4:	40020400 	.word	0x40020400

08005fe8 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8005fec:	2200      	movs	r2, #0
 8005fee:	2102      	movs	r1, #2
 8005ff0:	4809      	ldr	r0, [pc, #36]	; (8006018 <spiselect+0x30>)
 8005ff2:	f7fc fbcf 	bl	8002794 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8005ff6:	20ff      	movs	r0, #255	; 0xff
 8005ff8:	f7ff ff7e 	bl	8005ef8 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8005ffc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006000:	f7ff ffc0 	bl	8005f84 <wait_ready>
 8006004:	4603      	mov	r3, r0
 8006006:	2b00      	cmp	r3, #0
 8006008:	d001      	beq.n	800600e <spiselect+0x26>
 800600a:	2301      	movs	r3, #1
 800600c:	e002      	b.n	8006014 <spiselect+0x2c>

	despiselect();
 800600e:	f7ff ffdd 	bl	8005fcc <despiselect>
	return 0;	/* Timeout */
 8006012:	2300      	movs	r3, #0
}
 8006014:	4618      	mov	r0, r3
 8006016:	bd80      	pop	{r7, pc}
 8006018:	40020400 	.word	0x40020400

0800601c <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 800601c:	b580      	push	{r7, lr}
 800601e:	b084      	sub	sp, #16
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
 8006024:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8006026:	20c8      	movs	r0, #200	; 0xc8
 8006028:	f7ff ff3c 	bl	8005ea4 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 800602c:	20ff      	movs	r0, #255	; 0xff
 800602e:	f7ff ff63 	bl	8005ef8 <xchg_spi>
 8006032:	4603      	mov	r3, r0
 8006034:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8006036:	7bfb      	ldrb	r3, [r7, #15]
 8006038:	2bff      	cmp	r3, #255	; 0xff
 800603a:	d104      	bne.n	8006046 <rcvr_datablock+0x2a>
 800603c:	f7ff ff46 	bl	8005ecc <SPI_Timer_Status>
 8006040:	4603      	mov	r3, r0
 8006042:	2b00      	cmp	r3, #0
 8006044:	d1f2      	bne.n	800602c <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8006046:	7bfb      	ldrb	r3, [r7, #15]
 8006048:	2bfe      	cmp	r3, #254	; 0xfe
 800604a:	d001      	beq.n	8006050 <rcvr_datablock+0x34>
 800604c:	2300      	movs	r3, #0
 800604e:	e00a      	b.n	8006066 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8006050:	6839      	ldr	r1, [r7, #0]
 8006052:	6878      	ldr	r0, [r7, #4]
 8006054:	f7ff ff66 	bl	8005f24 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8006058:	20ff      	movs	r0, #255	; 0xff
 800605a:	f7ff ff4d 	bl	8005ef8 <xchg_spi>
 800605e:	20ff      	movs	r0, #255	; 0xff
 8006060:	f7ff ff4a 	bl	8005ef8 <xchg_spi>

	return 1;						/* Function succeeded */
 8006064:	2301      	movs	r3, #1
}
 8006066:	4618      	mov	r0, r3
 8006068:	3710      	adds	r7, #16
 800606a:	46bd      	mov	sp, r7
 800606c:	bd80      	pop	{r7, pc}

0800606e <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800606e:	b580      	push	{r7, lr}
 8006070:	b084      	sub	sp, #16
 8006072:	af00      	add	r7, sp, #0
 8006074:	6078      	str	r0, [r7, #4]
 8006076:	460b      	mov	r3, r1
 8006078:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800607a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800607e:	f7ff ff81 	bl	8005f84 <wait_ready>
 8006082:	4603      	mov	r3, r0
 8006084:	2b00      	cmp	r3, #0
 8006086:	d101      	bne.n	800608c <xmit_datablock+0x1e>
 8006088:	2300      	movs	r3, #0
 800608a:	e01e      	b.n	80060ca <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 800608c:	78fb      	ldrb	r3, [r7, #3]
 800608e:	4618      	mov	r0, r3
 8006090:	f7ff ff32 	bl	8005ef8 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8006094:	78fb      	ldrb	r3, [r7, #3]
 8006096:	2bfd      	cmp	r3, #253	; 0xfd
 8006098:	d016      	beq.n	80060c8 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800609a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f7ff ff5c 	bl	8005f5c <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 80060a4:	20ff      	movs	r0, #255	; 0xff
 80060a6:	f7ff ff27 	bl	8005ef8 <xchg_spi>
 80060aa:	20ff      	movs	r0, #255	; 0xff
 80060ac:	f7ff ff24 	bl	8005ef8 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 80060b0:	20ff      	movs	r0, #255	; 0xff
 80060b2:	f7ff ff21 	bl	8005ef8 <xchg_spi>
 80060b6:	4603      	mov	r3, r0
 80060b8:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 80060ba:	7bfb      	ldrb	r3, [r7, #15]
 80060bc:	f003 031f 	and.w	r3, r3, #31
 80060c0:	2b05      	cmp	r3, #5
 80060c2:	d001      	beq.n	80060c8 <xmit_datablock+0x5a>
 80060c4:	2300      	movs	r3, #0
 80060c6:	e000      	b.n	80060ca <xmit_datablock+0x5c>
	}
	return 1;
 80060c8:	2301      	movs	r3, #1
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	3710      	adds	r7, #16
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}

080060d2 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 80060d2:	b580      	push	{r7, lr}
 80060d4:	b084      	sub	sp, #16
 80060d6:	af00      	add	r7, sp, #0
 80060d8:	4603      	mov	r3, r0
 80060da:	6039      	str	r1, [r7, #0]
 80060dc:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 80060de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	da0e      	bge.n	8006104 <send_cmd+0x32>
		cmd &= 0x7F;
 80060e6:	79fb      	ldrb	r3, [r7, #7]
 80060e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80060ec:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 80060ee:	2100      	movs	r1, #0
 80060f0:	2037      	movs	r0, #55	; 0x37
 80060f2:	f7ff ffee 	bl	80060d2 <send_cmd>
 80060f6:	4603      	mov	r3, r0
 80060f8:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 80060fa:	7bbb      	ldrb	r3, [r7, #14]
 80060fc:	2b01      	cmp	r3, #1
 80060fe:	d901      	bls.n	8006104 <send_cmd+0x32>
 8006100:	7bbb      	ldrb	r3, [r7, #14]
 8006102:	e051      	b.n	80061a8 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8006104:	79fb      	ldrb	r3, [r7, #7]
 8006106:	2b0c      	cmp	r3, #12
 8006108:	d008      	beq.n	800611c <send_cmd+0x4a>
		despiselect();
 800610a:	f7ff ff5f 	bl	8005fcc <despiselect>
		if (!spiselect()) return 0xFF;
 800610e:	f7ff ff6b 	bl	8005fe8 <spiselect>
 8006112:	4603      	mov	r3, r0
 8006114:	2b00      	cmp	r3, #0
 8006116:	d101      	bne.n	800611c <send_cmd+0x4a>
 8006118:	23ff      	movs	r3, #255	; 0xff
 800611a:	e045      	b.n	80061a8 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 800611c:	79fb      	ldrb	r3, [r7, #7]
 800611e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006122:	b2db      	uxtb	r3, r3
 8006124:	4618      	mov	r0, r3
 8006126:	f7ff fee7 	bl	8005ef8 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	0e1b      	lsrs	r3, r3, #24
 800612e:	b2db      	uxtb	r3, r3
 8006130:	4618      	mov	r0, r3
 8006132:	f7ff fee1 	bl	8005ef8 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	0c1b      	lsrs	r3, r3, #16
 800613a:	b2db      	uxtb	r3, r3
 800613c:	4618      	mov	r0, r3
 800613e:	f7ff fedb 	bl	8005ef8 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	0a1b      	lsrs	r3, r3, #8
 8006146:	b2db      	uxtb	r3, r3
 8006148:	4618      	mov	r0, r3
 800614a:	f7ff fed5 	bl	8005ef8 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	b2db      	uxtb	r3, r3
 8006152:	4618      	mov	r0, r3
 8006154:	f7ff fed0 	bl	8005ef8 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8006158:	2301      	movs	r3, #1
 800615a:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 800615c:	79fb      	ldrb	r3, [r7, #7]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d101      	bne.n	8006166 <send_cmd+0x94>
 8006162:	2395      	movs	r3, #149	; 0x95
 8006164:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8006166:	79fb      	ldrb	r3, [r7, #7]
 8006168:	2b08      	cmp	r3, #8
 800616a:	d101      	bne.n	8006170 <send_cmd+0x9e>
 800616c:	2387      	movs	r3, #135	; 0x87
 800616e:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8006170:	7bfb      	ldrb	r3, [r7, #15]
 8006172:	4618      	mov	r0, r3
 8006174:	f7ff fec0 	bl	8005ef8 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8006178:	79fb      	ldrb	r3, [r7, #7]
 800617a:	2b0c      	cmp	r3, #12
 800617c:	d102      	bne.n	8006184 <send_cmd+0xb2>
 800617e:	20ff      	movs	r0, #255	; 0xff
 8006180:	f7ff feba 	bl	8005ef8 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8006184:	230a      	movs	r3, #10
 8006186:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8006188:	20ff      	movs	r0, #255	; 0xff
 800618a:	f7ff feb5 	bl	8005ef8 <xchg_spi>
 800618e:	4603      	mov	r3, r0
 8006190:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8006192:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006196:	2b00      	cmp	r3, #0
 8006198:	da05      	bge.n	80061a6 <send_cmd+0xd4>
 800619a:	7bfb      	ldrb	r3, [r7, #15]
 800619c:	3b01      	subs	r3, #1
 800619e:	73fb      	strb	r3, [r7, #15]
 80061a0:	7bfb      	ldrb	r3, [r7, #15]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d1f0      	bne.n	8006188 <send_cmd+0xb6>

	return res;							/* Return received response */
 80061a6:	7bbb      	ldrb	r3, [r7, #14]
}
 80061a8:	4618      	mov	r0, r3
 80061aa:	3710      	adds	r7, #16
 80061ac:	46bd      	mov	sp, r7
 80061ae:	bd80      	pop	{r7, pc}

080061b0 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 80061b0:	b590      	push	{r4, r7, lr}
 80061b2:	b085      	sub	sp, #20
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	4603      	mov	r3, r0
 80061b8:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 80061ba:	79fb      	ldrb	r3, [r7, #7]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d001      	beq.n	80061c4 <USER_SPI_initialize+0x14>
 80061c0:	2301      	movs	r3, #1
 80061c2:	e0d6      	b.n	8006372 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 80061c4:	4b6d      	ldr	r3, [pc, #436]	; (800637c <USER_SPI_initialize+0x1cc>)
 80061c6:	781b      	ldrb	r3, [r3, #0]
 80061c8:	b2db      	uxtb	r3, r3
 80061ca:	f003 0302 	and.w	r3, r3, #2
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d003      	beq.n	80061da <USER_SPI_initialize+0x2a>
 80061d2:	4b6a      	ldr	r3, [pc, #424]	; (800637c <USER_SPI_initialize+0x1cc>)
 80061d4:	781b      	ldrb	r3, [r3, #0]
 80061d6:	b2db      	uxtb	r3, r3
 80061d8:	e0cb      	b.n	8006372 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 80061da:	4b69      	ldr	r3, [pc, #420]	; (8006380 <USER_SPI_initialize+0x1d0>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80061e4:	4b66      	ldr	r3, [pc, #408]	; (8006380 <USER_SPI_initialize+0x1d0>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 80061ec:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 80061ee:	230a      	movs	r3, #10
 80061f0:	73fb      	strb	r3, [r7, #15]
 80061f2:	e005      	b.n	8006200 <USER_SPI_initialize+0x50>
 80061f4:	20ff      	movs	r0, #255	; 0xff
 80061f6:	f7ff fe7f 	bl	8005ef8 <xchg_spi>
 80061fa:	7bfb      	ldrb	r3, [r7, #15]
 80061fc:	3b01      	subs	r3, #1
 80061fe:	73fb      	strb	r3, [r7, #15]
 8006200:	7bfb      	ldrb	r3, [r7, #15]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d1f6      	bne.n	80061f4 <USER_SPI_initialize+0x44>

	ty = 0;
 8006206:	2300      	movs	r3, #0
 8006208:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800620a:	2100      	movs	r1, #0
 800620c:	2000      	movs	r0, #0
 800620e:	f7ff ff60 	bl	80060d2 <send_cmd>
 8006212:	4603      	mov	r3, r0
 8006214:	2b01      	cmp	r3, #1
 8006216:	f040 808b 	bne.w	8006330 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800621a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800621e:	f7ff fe41 	bl	8005ea4 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8006222:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006226:	2008      	movs	r0, #8
 8006228:	f7ff ff53 	bl	80060d2 <send_cmd>
 800622c:	4603      	mov	r3, r0
 800622e:	2b01      	cmp	r3, #1
 8006230:	d151      	bne.n	80062d6 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8006232:	2300      	movs	r3, #0
 8006234:	73fb      	strb	r3, [r7, #15]
 8006236:	e00d      	b.n	8006254 <USER_SPI_initialize+0xa4>
 8006238:	7bfc      	ldrb	r4, [r7, #15]
 800623a:	20ff      	movs	r0, #255	; 0xff
 800623c:	f7ff fe5c 	bl	8005ef8 <xchg_spi>
 8006240:	4603      	mov	r3, r0
 8006242:	461a      	mov	r2, r3
 8006244:	f104 0310 	add.w	r3, r4, #16
 8006248:	443b      	add	r3, r7
 800624a:	f803 2c08 	strb.w	r2, [r3, #-8]
 800624e:	7bfb      	ldrb	r3, [r7, #15]
 8006250:	3301      	adds	r3, #1
 8006252:	73fb      	strb	r3, [r7, #15]
 8006254:	7bfb      	ldrb	r3, [r7, #15]
 8006256:	2b03      	cmp	r3, #3
 8006258:	d9ee      	bls.n	8006238 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800625a:	7abb      	ldrb	r3, [r7, #10]
 800625c:	2b01      	cmp	r3, #1
 800625e:	d167      	bne.n	8006330 <USER_SPI_initialize+0x180>
 8006260:	7afb      	ldrb	r3, [r7, #11]
 8006262:	2baa      	cmp	r3, #170	; 0xaa
 8006264:	d164      	bne.n	8006330 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8006266:	bf00      	nop
 8006268:	f7ff fe30 	bl	8005ecc <SPI_Timer_Status>
 800626c:	4603      	mov	r3, r0
 800626e:	2b00      	cmp	r3, #0
 8006270:	d007      	beq.n	8006282 <USER_SPI_initialize+0xd2>
 8006272:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8006276:	20a9      	movs	r0, #169	; 0xa9
 8006278:	f7ff ff2b 	bl	80060d2 <send_cmd>
 800627c:	4603      	mov	r3, r0
 800627e:	2b00      	cmp	r3, #0
 8006280:	d1f2      	bne.n	8006268 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8006282:	f7ff fe23 	bl	8005ecc <SPI_Timer_Status>
 8006286:	4603      	mov	r3, r0
 8006288:	2b00      	cmp	r3, #0
 800628a:	d051      	beq.n	8006330 <USER_SPI_initialize+0x180>
 800628c:	2100      	movs	r1, #0
 800628e:	203a      	movs	r0, #58	; 0x3a
 8006290:	f7ff ff1f 	bl	80060d2 <send_cmd>
 8006294:	4603      	mov	r3, r0
 8006296:	2b00      	cmp	r3, #0
 8006298:	d14a      	bne.n	8006330 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800629a:	2300      	movs	r3, #0
 800629c:	73fb      	strb	r3, [r7, #15]
 800629e:	e00d      	b.n	80062bc <USER_SPI_initialize+0x10c>
 80062a0:	7bfc      	ldrb	r4, [r7, #15]
 80062a2:	20ff      	movs	r0, #255	; 0xff
 80062a4:	f7ff fe28 	bl	8005ef8 <xchg_spi>
 80062a8:	4603      	mov	r3, r0
 80062aa:	461a      	mov	r2, r3
 80062ac:	f104 0310 	add.w	r3, r4, #16
 80062b0:	443b      	add	r3, r7
 80062b2:	f803 2c08 	strb.w	r2, [r3, #-8]
 80062b6:	7bfb      	ldrb	r3, [r7, #15]
 80062b8:	3301      	adds	r3, #1
 80062ba:	73fb      	strb	r3, [r7, #15]
 80062bc:	7bfb      	ldrb	r3, [r7, #15]
 80062be:	2b03      	cmp	r3, #3
 80062c0:	d9ee      	bls.n	80062a0 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 80062c2:	7a3b      	ldrb	r3, [r7, #8]
 80062c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d001      	beq.n	80062d0 <USER_SPI_initialize+0x120>
 80062cc:	230c      	movs	r3, #12
 80062ce:	e000      	b.n	80062d2 <USER_SPI_initialize+0x122>
 80062d0:	2304      	movs	r3, #4
 80062d2:	737b      	strb	r3, [r7, #13]
 80062d4:	e02c      	b.n	8006330 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 80062d6:	2100      	movs	r1, #0
 80062d8:	20a9      	movs	r0, #169	; 0xa9
 80062da:	f7ff fefa 	bl	80060d2 <send_cmd>
 80062de:	4603      	mov	r3, r0
 80062e0:	2b01      	cmp	r3, #1
 80062e2:	d804      	bhi.n	80062ee <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 80062e4:	2302      	movs	r3, #2
 80062e6:	737b      	strb	r3, [r7, #13]
 80062e8:	23a9      	movs	r3, #169	; 0xa9
 80062ea:	73bb      	strb	r3, [r7, #14]
 80062ec:	e003      	b.n	80062f6 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 80062ee:	2301      	movs	r3, #1
 80062f0:	737b      	strb	r3, [r7, #13]
 80062f2:	2301      	movs	r3, #1
 80062f4:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 80062f6:	bf00      	nop
 80062f8:	f7ff fde8 	bl	8005ecc <SPI_Timer_Status>
 80062fc:	4603      	mov	r3, r0
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d007      	beq.n	8006312 <USER_SPI_initialize+0x162>
 8006302:	7bbb      	ldrb	r3, [r7, #14]
 8006304:	2100      	movs	r1, #0
 8006306:	4618      	mov	r0, r3
 8006308:	f7ff fee3 	bl	80060d2 <send_cmd>
 800630c:	4603      	mov	r3, r0
 800630e:	2b00      	cmp	r3, #0
 8006310:	d1f2      	bne.n	80062f8 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8006312:	f7ff fddb 	bl	8005ecc <SPI_Timer_Status>
 8006316:	4603      	mov	r3, r0
 8006318:	2b00      	cmp	r3, #0
 800631a:	d007      	beq.n	800632c <USER_SPI_initialize+0x17c>
 800631c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006320:	2010      	movs	r0, #16
 8006322:	f7ff fed6 	bl	80060d2 <send_cmd>
 8006326:	4603      	mov	r3, r0
 8006328:	2b00      	cmp	r3, #0
 800632a:	d001      	beq.n	8006330 <USER_SPI_initialize+0x180>
				ty = 0;
 800632c:	2300      	movs	r3, #0
 800632e:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8006330:	4a14      	ldr	r2, [pc, #80]	; (8006384 <USER_SPI_initialize+0x1d4>)
 8006332:	7b7b      	ldrb	r3, [r7, #13]
 8006334:	7013      	strb	r3, [r2, #0]
	despiselect();
 8006336:	f7ff fe49 	bl	8005fcc <despiselect>

	if (ty) {			/* OK */
 800633a:	7b7b      	ldrb	r3, [r7, #13]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d012      	beq.n	8006366 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8006340:	4b0f      	ldr	r3, [pc, #60]	; (8006380 <USER_SPI_initialize+0x1d0>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800634a:	4b0d      	ldr	r3, [pc, #52]	; (8006380 <USER_SPI_initialize+0x1d0>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f042 0210 	orr.w	r2, r2, #16
 8006352:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8006354:	4b09      	ldr	r3, [pc, #36]	; (800637c <USER_SPI_initialize+0x1cc>)
 8006356:	781b      	ldrb	r3, [r3, #0]
 8006358:	b2db      	uxtb	r3, r3
 800635a:	f023 0301 	bic.w	r3, r3, #1
 800635e:	b2da      	uxtb	r2, r3
 8006360:	4b06      	ldr	r3, [pc, #24]	; (800637c <USER_SPI_initialize+0x1cc>)
 8006362:	701a      	strb	r2, [r3, #0]
 8006364:	e002      	b.n	800636c <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8006366:	4b05      	ldr	r3, [pc, #20]	; (800637c <USER_SPI_initialize+0x1cc>)
 8006368:	2201      	movs	r2, #1
 800636a:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 800636c:	4b03      	ldr	r3, [pc, #12]	; (800637c <USER_SPI_initialize+0x1cc>)
 800636e:	781b      	ldrb	r3, [r3, #0]
 8006370:	b2db      	uxtb	r3, r3
}
 8006372:	4618      	mov	r0, r3
 8006374:	3714      	adds	r7, #20
 8006376:	46bd      	mov	sp, r7
 8006378:	bd90      	pop	{r4, r7, pc}
 800637a:	bf00      	nop
 800637c:	200004e8 	.word	0x200004e8
 8006380:	20000a80 	.word	0x20000a80
 8006384:	2000193c 	.word	0x2000193c

08006388 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8006388:	b480      	push	{r7}
 800638a:	b083      	sub	sp, #12
 800638c:	af00      	add	r7, sp, #0
 800638e:	4603      	mov	r3, r0
 8006390:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8006392:	79fb      	ldrb	r3, [r7, #7]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d001      	beq.n	800639c <USER_SPI_status+0x14>
 8006398:	2301      	movs	r3, #1
 800639a:	e002      	b.n	80063a2 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 800639c:	4b04      	ldr	r3, [pc, #16]	; (80063b0 <USER_SPI_status+0x28>)
 800639e:	781b      	ldrb	r3, [r3, #0]
 80063a0:	b2db      	uxtb	r3, r3
}
 80063a2:	4618      	mov	r0, r3
 80063a4:	370c      	adds	r7, #12
 80063a6:	46bd      	mov	sp, r7
 80063a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ac:	4770      	bx	lr
 80063ae:	bf00      	nop
 80063b0:	200004e8 	.word	0x200004e8

080063b4 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b084      	sub	sp, #16
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	60b9      	str	r1, [r7, #8]
 80063bc:	607a      	str	r2, [r7, #4]
 80063be:	603b      	str	r3, [r7, #0]
 80063c0:	4603      	mov	r3, r0
 80063c2:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80063c4:	7bfb      	ldrb	r3, [r7, #15]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d102      	bne.n	80063d0 <USER_SPI_read+0x1c>
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d101      	bne.n	80063d4 <USER_SPI_read+0x20>
 80063d0:	2304      	movs	r3, #4
 80063d2:	e04d      	b.n	8006470 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80063d4:	4b28      	ldr	r3, [pc, #160]	; (8006478 <USER_SPI_read+0xc4>)
 80063d6:	781b      	ldrb	r3, [r3, #0]
 80063d8:	b2db      	uxtb	r3, r3
 80063da:	f003 0301 	and.w	r3, r3, #1
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d001      	beq.n	80063e6 <USER_SPI_read+0x32>
 80063e2:	2303      	movs	r3, #3
 80063e4:	e044      	b.n	8006470 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 80063e6:	4b25      	ldr	r3, [pc, #148]	; (800647c <USER_SPI_read+0xc8>)
 80063e8:	781b      	ldrb	r3, [r3, #0]
 80063ea:	f003 0308 	and.w	r3, r3, #8
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d102      	bne.n	80063f8 <USER_SPI_read+0x44>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	025b      	lsls	r3, r3, #9
 80063f6:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	2b01      	cmp	r3, #1
 80063fc:	d111      	bne.n	8006422 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 80063fe:	6879      	ldr	r1, [r7, #4]
 8006400:	2011      	movs	r0, #17
 8006402:	f7ff fe66 	bl	80060d2 <send_cmd>
 8006406:	4603      	mov	r3, r0
 8006408:	2b00      	cmp	r3, #0
 800640a:	d129      	bne.n	8006460 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 800640c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006410:	68b8      	ldr	r0, [r7, #8]
 8006412:	f7ff fe03 	bl	800601c <rcvr_datablock>
 8006416:	4603      	mov	r3, r0
 8006418:	2b00      	cmp	r3, #0
 800641a:	d021      	beq.n	8006460 <USER_SPI_read+0xac>
			count = 0;
 800641c:	2300      	movs	r3, #0
 800641e:	603b      	str	r3, [r7, #0]
 8006420:	e01e      	b.n	8006460 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8006422:	6879      	ldr	r1, [r7, #4]
 8006424:	2012      	movs	r0, #18
 8006426:	f7ff fe54 	bl	80060d2 <send_cmd>
 800642a:	4603      	mov	r3, r0
 800642c:	2b00      	cmp	r3, #0
 800642e:	d117      	bne.n	8006460 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8006430:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006434:	68b8      	ldr	r0, [r7, #8]
 8006436:	f7ff fdf1 	bl	800601c <rcvr_datablock>
 800643a:	4603      	mov	r3, r0
 800643c:	2b00      	cmp	r3, #0
 800643e:	d00a      	beq.n	8006456 <USER_SPI_read+0xa2>
				buff += 512;
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8006446:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	3b01      	subs	r3, #1
 800644c:	603b      	str	r3, [r7, #0]
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d1ed      	bne.n	8006430 <USER_SPI_read+0x7c>
 8006454:	e000      	b.n	8006458 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8006456:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8006458:	2100      	movs	r1, #0
 800645a:	200c      	movs	r0, #12
 800645c:	f7ff fe39 	bl	80060d2 <send_cmd>
		}
	}
	despiselect();
 8006460:	f7ff fdb4 	bl	8005fcc <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	2b00      	cmp	r3, #0
 8006468:	bf14      	ite	ne
 800646a:	2301      	movne	r3, #1
 800646c:	2300      	moveq	r3, #0
 800646e:	b2db      	uxtb	r3, r3
}
 8006470:	4618      	mov	r0, r3
 8006472:	3710      	adds	r7, #16
 8006474:	46bd      	mov	sp, r7
 8006476:	bd80      	pop	{r7, pc}
 8006478:	200004e8 	.word	0x200004e8
 800647c:	2000193c 	.word	0x2000193c

08006480 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b084      	sub	sp, #16
 8006484:	af00      	add	r7, sp, #0
 8006486:	60b9      	str	r1, [r7, #8]
 8006488:	607a      	str	r2, [r7, #4]
 800648a:	603b      	str	r3, [r7, #0]
 800648c:	4603      	mov	r3, r0
 800648e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8006490:	7bfb      	ldrb	r3, [r7, #15]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d102      	bne.n	800649c <USER_SPI_write+0x1c>
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d101      	bne.n	80064a0 <USER_SPI_write+0x20>
 800649c:	2304      	movs	r3, #4
 800649e:	e063      	b.n	8006568 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 80064a0:	4b33      	ldr	r3, [pc, #204]	; (8006570 <USER_SPI_write+0xf0>)
 80064a2:	781b      	ldrb	r3, [r3, #0]
 80064a4:	b2db      	uxtb	r3, r3
 80064a6:	f003 0301 	and.w	r3, r3, #1
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d001      	beq.n	80064b2 <USER_SPI_write+0x32>
 80064ae:	2303      	movs	r3, #3
 80064b0:	e05a      	b.n	8006568 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 80064b2:	4b2f      	ldr	r3, [pc, #188]	; (8006570 <USER_SPI_write+0xf0>)
 80064b4:	781b      	ldrb	r3, [r3, #0]
 80064b6:	b2db      	uxtb	r3, r3
 80064b8:	f003 0304 	and.w	r3, r3, #4
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d001      	beq.n	80064c4 <USER_SPI_write+0x44>
 80064c0:	2302      	movs	r3, #2
 80064c2:	e051      	b.n	8006568 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 80064c4:	4b2b      	ldr	r3, [pc, #172]	; (8006574 <USER_SPI_write+0xf4>)
 80064c6:	781b      	ldrb	r3, [r3, #0]
 80064c8:	f003 0308 	and.w	r3, r3, #8
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d102      	bne.n	80064d6 <USER_SPI_write+0x56>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	025b      	lsls	r3, r3, #9
 80064d4:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	2b01      	cmp	r3, #1
 80064da:	d110      	bne.n	80064fe <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 80064dc:	6879      	ldr	r1, [r7, #4]
 80064de:	2018      	movs	r0, #24
 80064e0:	f7ff fdf7 	bl	80060d2 <send_cmd>
 80064e4:	4603      	mov	r3, r0
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d136      	bne.n	8006558 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 80064ea:	21fe      	movs	r1, #254	; 0xfe
 80064ec:	68b8      	ldr	r0, [r7, #8]
 80064ee:	f7ff fdbe 	bl	800606e <xmit_datablock>
 80064f2:	4603      	mov	r3, r0
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d02f      	beq.n	8006558 <USER_SPI_write+0xd8>
			count = 0;
 80064f8:	2300      	movs	r3, #0
 80064fa:	603b      	str	r3, [r7, #0]
 80064fc:	e02c      	b.n	8006558 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 80064fe:	4b1d      	ldr	r3, [pc, #116]	; (8006574 <USER_SPI_write+0xf4>)
 8006500:	781b      	ldrb	r3, [r3, #0]
 8006502:	f003 0306 	and.w	r3, r3, #6
 8006506:	2b00      	cmp	r3, #0
 8006508:	d003      	beq.n	8006512 <USER_SPI_write+0x92>
 800650a:	6839      	ldr	r1, [r7, #0]
 800650c:	2097      	movs	r0, #151	; 0x97
 800650e:	f7ff fde0 	bl	80060d2 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8006512:	6879      	ldr	r1, [r7, #4]
 8006514:	2019      	movs	r0, #25
 8006516:	f7ff fddc 	bl	80060d2 <send_cmd>
 800651a:	4603      	mov	r3, r0
 800651c:	2b00      	cmp	r3, #0
 800651e:	d11b      	bne.n	8006558 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8006520:	21fc      	movs	r1, #252	; 0xfc
 8006522:	68b8      	ldr	r0, [r7, #8]
 8006524:	f7ff fda3 	bl	800606e <xmit_datablock>
 8006528:	4603      	mov	r3, r0
 800652a:	2b00      	cmp	r3, #0
 800652c:	d00a      	beq.n	8006544 <USER_SPI_write+0xc4>
				buff += 512;
 800652e:	68bb      	ldr	r3, [r7, #8]
 8006530:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8006534:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	3b01      	subs	r3, #1
 800653a:	603b      	str	r3, [r7, #0]
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d1ee      	bne.n	8006520 <USER_SPI_write+0xa0>
 8006542:	e000      	b.n	8006546 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8006544:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8006546:	21fd      	movs	r1, #253	; 0xfd
 8006548:	2000      	movs	r0, #0
 800654a:	f7ff fd90 	bl	800606e <xmit_datablock>
 800654e:	4603      	mov	r3, r0
 8006550:	2b00      	cmp	r3, #0
 8006552:	d101      	bne.n	8006558 <USER_SPI_write+0xd8>
 8006554:	2301      	movs	r3, #1
 8006556:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8006558:	f7ff fd38 	bl	8005fcc <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	2b00      	cmp	r3, #0
 8006560:	bf14      	ite	ne
 8006562:	2301      	movne	r3, #1
 8006564:	2300      	moveq	r3, #0
 8006566:	b2db      	uxtb	r3, r3
}
 8006568:	4618      	mov	r0, r3
 800656a:	3710      	adds	r7, #16
 800656c:	46bd      	mov	sp, r7
 800656e:	bd80      	pop	{r7, pc}
 8006570:	200004e8 	.word	0x200004e8
 8006574:	2000193c 	.word	0x2000193c

08006578 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b08c      	sub	sp, #48	; 0x30
 800657c:	af00      	add	r7, sp, #0
 800657e:	4603      	mov	r3, r0
 8006580:	603a      	str	r2, [r7, #0]
 8006582:	71fb      	strb	r3, [r7, #7]
 8006584:	460b      	mov	r3, r1
 8006586:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8006588:	79fb      	ldrb	r3, [r7, #7]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d001      	beq.n	8006592 <USER_SPI_ioctl+0x1a>
 800658e:	2304      	movs	r3, #4
 8006590:	e15a      	b.n	8006848 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8006592:	4baf      	ldr	r3, [pc, #700]	; (8006850 <USER_SPI_ioctl+0x2d8>)
 8006594:	781b      	ldrb	r3, [r3, #0]
 8006596:	b2db      	uxtb	r3, r3
 8006598:	f003 0301 	and.w	r3, r3, #1
 800659c:	2b00      	cmp	r3, #0
 800659e:	d001      	beq.n	80065a4 <USER_SPI_ioctl+0x2c>
 80065a0:	2303      	movs	r3, #3
 80065a2:	e151      	b.n	8006848 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 80065a4:	2301      	movs	r3, #1
 80065a6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 80065aa:	79bb      	ldrb	r3, [r7, #6]
 80065ac:	2b04      	cmp	r3, #4
 80065ae:	f200 8136 	bhi.w	800681e <USER_SPI_ioctl+0x2a6>
 80065b2:	a201      	add	r2, pc, #4	; (adr r2, 80065b8 <USER_SPI_ioctl+0x40>)
 80065b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065b8:	080065cd 	.word	0x080065cd
 80065bc:	080065e1 	.word	0x080065e1
 80065c0:	0800681f 	.word	0x0800681f
 80065c4:	0800668d 	.word	0x0800668d
 80065c8:	08006783 	.word	0x08006783
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 80065cc:	f7ff fd0c 	bl	8005fe8 <spiselect>
 80065d0:	4603      	mov	r3, r0
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	f000 8127 	beq.w	8006826 <USER_SPI_ioctl+0x2ae>
 80065d8:	2300      	movs	r3, #0
 80065da:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 80065de:	e122      	b.n	8006826 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 80065e0:	2100      	movs	r1, #0
 80065e2:	2009      	movs	r0, #9
 80065e4:	f7ff fd75 	bl	80060d2 <send_cmd>
 80065e8:	4603      	mov	r3, r0
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	f040 811d 	bne.w	800682a <USER_SPI_ioctl+0x2b2>
 80065f0:	f107 030c 	add.w	r3, r7, #12
 80065f4:	2110      	movs	r1, #16
 80065f6:	4618      	mov	r0, r3
 80065f8:	f7ff fd10 	bl	800601c <rcvr_datablock>
 80065fc:	4603      	mov	r3, r0
 80065fe:	2b00      	cmp	r3, #0
 8006600:	f000 8113 	beq.w	800682a <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8006604:	7b3b      	ldrb	r3, [r7, #12]
 8006606:	099b      	lsrs	r3, r3, #6
 8006608:	b2db      	uxtb	r3, r3
 800660a:	2b01      	cmp	r3, #1
 800660c:	d111      	bne.n	8006632 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800660e:	7d7b      	ldrb	r3, [r7, #21]
 8006610:	461a      	mov	r2, r3
 8006612:	7d3b      	ldrb	r3, [r7, #20]
 8006614:	021b      	lsls	r3, r3, #8
 8006616:	4413      	add	r3, r2
 8006618:	461a      	mov	r2, r3
 800661a:	7cfb      	ldrb	r3, [r7, #19]
 800661c:	041b      	lsls	r3, r3, #16
 800661e:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8006622:	4413      	add	r3, r2
 8006624:	3301      	adds	r3, #1
 8006626:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8006628:	69fb      	ldr	r3, [r7, #28]
 800662a:	029a      	lsls	r2, r3, #10
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	601a      	str	r2, [r3, #0]
 8006630:	e028      	b.n	8006684 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8006632:	7c7b      	ldrb	r3, [r7, #17]
 8006634:	f003 030f 	and.w	r3, r3, #15
 8006638:	b2da      	uxtb	r2, r3
 800663a:	7dbb      	ldrb	r3, [r7, #22]
 800663c:	09db      	lsrs	r3, r3, #7
 800663e:	b2db      	uxtb	r3, r3
 8006640:	4413      	add	r3, r2
 8006642:	b2da      	uxtb	r2, r3
 8006644:	7d7b      	ldrb	r3, [r7, #21]
 8006646:	005b      	lsls	r3, r3, #1
 8006648:	b2db      	uxtb	r3, r3
 800664a:	f003 0306 	and.w	r3, r3, #6
 800664e:	b2db      	uxtb	r3, r3
 8006650:	4413      	add	r3, r2
 8006652:	b2db      	uxtb	r3, r3
 8006654:	3302      	adds	r3, #2
 8006656:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800665a:	7d3b      	ldrb	r3, [r7, #20]
 800665c:	099b      	lsrs	r3, r3, #6
 800665e:	b2db      	uxtb	r3, r3
 8006660:	461a      	mov	r2, r3
 8006662:	7cfb      	ldrb	r3, [r7, #19]
 8006664:	009b      	lsls	r3, r3, #2
 8006666:	441a      	add	r2, r3
 8006668:	7cbb      	ldrb	r3, [r7, #18]
 800666a:	029b      	lsls	r3, r3, #10
 800666c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006670:	4413      	add	r3, r2
 8006672:	3301      	adds	r3, #1
 8006674:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8006676:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800667a:	3b09      	subs	r3, #9
 800667c:	69fa      	ldr	r2, [r7, #28]
 800667e:	409a      	lsls	r2, r3
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8006684:	2300      	movs	r3, #0
 8006686:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 800668a:	e0ce      	b.n	800682a <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 800668c:	4b71      	ldr	r3, [pc, #452]	; (8006854 <USER_SPI_ioctl+0x2dc>)
 800668e:	781b      	ldrb	r3, [r3, #0]
 8006690:	f003 0304 	and.w	r3, r3, #4
 8006694:	2b00      	cmp	r3, #0
 8006696:	d031      	beq.n	80066fc <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8006698:	2100      	movs	r1, #0
 800669a:	208d      	movs	r0, #141	; 0x8d
 800669c:	f7ff fd19 	bl	80060d2 <send_cmd>
 80066a0:	4603      	mov	r3, r0
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	f040 80c3 	bne.w	800682e <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 80066a8:	20ff      	movs	r0, #255	; 0xff
 80066aa:	f7ff fc25 	bl	8005ef8 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 80066ae:	f107 030c 	add.w	r3, r7, #12
 80066b2:	2110      	movs	r1, #16
 80066b4:	4618      	mov	r0, r3
 80066b6:	f7ff fcb1 	bl	800601c <rcvr_datablock>
 80066ba:	4603      	mov	r3, r0
 80066bc:	2b00      	cmp	r3, #0
 80066be:	f000 80b6 	beq.w	800682e <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 80066c2:	2330      	movs	r3, #48	; 0x30
 80066c4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80066c8:	e007      	b.n	80066da <USER_SPI_ioctl+0x162>
 80066ca:	20ff      	movs	r0, #255	; 0xff
 80066cc:	f7ff fc14 	bl	8005ef8 <xchg_spi>
 80066d0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80066d4:	3b01      	subs	r3, #1
 80066d6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80066da:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d1f3      	bne.n	80066ca <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 80066e2:	7dbb      	ldrb	r3, [r7, #22]
 80066e4:	091b      	lsrs	r3, r3, #4
 80066e6:	b2db      	uxtb	r3, r3
 80066e8:	461a      	mov	r2, r3
 80066ea:	2310      	movs	r3, #16
 80066ec:	fa03 f202 	lsl.w	r2, r3, r2
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 80066f4:	2300      	movs	r3, #0
 80066f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 80066fa:	e098      	b.n	800682e <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 80066fc:	2100      	movs	r1, #0
 80066fe:	2009      	movs	r0, #9
 8006700:	f7ff fce7 	bl	80060d2 <send_cmd>
 8006704:	4603      	mov	r3, r0
 8006706:	2b00      	cmp	r3, #0
 8006708:	f040 8091 	bne.w	800682e <USER_SPI_ioctl+0x2b6>
 800670c:	f107 030c 	add.w	r3, r7, #12
 8006710:	2110      	movs	r1, #16
 8006712:	4618      	mov	r0, r3
 8006714:	f7ff fc82 	bl	800601c <rcvr_datablock>
 8006718:	4603      	mov	r3, r0
 800671a:	2b00      	cmp	r3, #0
 800671c:	f000 8087 	beq.w	800682e <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8006720:	4b4c      	ldr	r3, [pc, #304]	; (8006854 <USER_SPI_ioctl+0x2dc>)
 8006722:	781b      	ldrb	r3, [r3, #0]
 8006724:	f003 0302 	and.w	r3, r3, #2
 8006728:	2b00      	cmp	r3, #0
 800672a:	d012      	beq.n	8006752 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800672c:	7dbb      	ldrb	r3, [r7, #22]
 800672e:	005b      	lsls	r3, r3, #1
 8006730:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8006734:	7dfa      	ldrb	r2, [r7, #23]
 8006736:	09d2      	lsrs	r2, r2, #7
 8006738:	b2d2      	uxtb	r2, r2
 800673a:	4413      	add	r3, r2
 800673c:	1c5a      	adds	r2, r3, #1
 800673e:	7e7b      	ldrb	r3, [r7, #25]
 8006740:	099b      	lsrs	r3, r3, #6
 8006742:	b2db      	uxtb	r3, r3
 8006744:	3b01      	subs	r3, #1
 8006746:	fa02 f303 	lsl.w	r3, r2, r3
 800674a:	461a      	mov	r2, r3
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	601a      	str	r2, [r3, #0]
 8006750:	e013      	b.n	800677a <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8006752:	7dbb      	ldrb	r3, [r7, #22]
 8006754:	109b      	asrs	r3, r3, #2
 8006756:	b29b      	uxth	r3, r3
 8006758:	f003 031f 	and.w	r3, r3, #31
 800675c:	3301      	adds	r3, #1
 800675e:	7dfa      	ldrb	r2, [r7, #23]
 8006760:	00d2      	lsls	r2, r2, #3
 8006762:	f002 0218 	and.w	r2, r2, #24
 8006766:	7df9      	ldrb	r1, [r7, #23]
 8006768:	0949      	lsrs	r1, r1, #5
 800676a:	b2c9      	uxtb	r1, r1
 800676c:	440a      	add	r2, r1
 800676e:	3201      	adds	r2, #1
 8006770:	fb02 f303 	mul.w	r3, r2, r3
 8006774:	461a      	mov	r2, r3
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800677a:	2300      	movs	r3, #0
 800677c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8006780:	e055      	b.n	800682e <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8006782:	4b34      	ldr	r3, [pc, #208]	; (8006854 <USER_SPI_ioctl+0x2dc>)
 8006784:	781b      	ldrb	r3, [r3, #0]
 8006786:	f003 0306 	and.w	r3, r3, #6
 800678a:	2b00      	cmp	r3, #0
 800678c:	d051      	beq.n	8006832 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800678e:	f107 020c 	add.w	r2, r7, #12
 8006792:	79fb      	ldrb	r3, [r7, #7]
 8006794:	210b      	movs	r1, #11
 8006796:	4618      	mov	r0, r3
 8006798:	f7ff feee 	bl	8006578 <USER_SPI_ioctl>
 800679c:	4603      	mov	r3, r0
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d149      	bne.n	8006836 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80067a2:	7b3b      	ldrb	r3, [r7, #12]
 80067a4:	099b      	lsrs	r3, r3, #6
 80067a6:	b2db      	uxtb	r3, r3
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d104      	bne.n	80067b6 <USER_SPI_ioctl+0x23e>
 80067ac:	7dbb      	ldrb	r3, [r7, #22]
 80067ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d041      	beq.n	800683a <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	623b      	str	r3, [r7, #32]
 80067ba:	6a3b      	ldr	r3, [r7, #32]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	62bb      	str	r3, [r7, #40]	; 0x28
 80067c0:	6a3b      	ldr	r3, [r7, #32]
 80067c2:	685b      	ldr	r3, [r3, #4]
 80067c4:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 80067c6:	4b23      	ldr	r3, [pc, #140]	; (8006854 <USER_SPI_ioctl+0x2dc>)
 80067c8:	781b      	ldrb	r3, [r3, #0]
 80067ca:	f003 0308 	and.w	r3, r3, #8
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d105      	bne.n	80067de <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 80067d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067d4:	025b      	lsls	r3, r3, #9
 80067d6:	62bb      	str	r3, [r7, #40]	; 0x28
 80067d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067da:	025b      	lsls	r3, r3, #9
 80067dc:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 80067de:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80067e0:	2020      	movs	r0, #32
 80067e2:	f7ff fc76 	bl	80060d2 <send_cmd>
 80067e6:	4603      	mov	r3, r0
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d128      	bne.n	800683e <USER_SPI_ioctl+0x2c6>
 80067ec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80067ee:	2021      	movs	r0, #33	; 0x21
 80067f0:	f7ff fc6f 	bl	80060d2 <send_cmd>
 80067f4:	4603      	mov	r3, r0
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d121      	bne.n	800683e <USER_SPI_ioctl+0x2c6>
 80067fa:	2100      	movs	r1, #0
 80067fc:	2026      	movs	r0, #38	; 0x26
 80067fe:	f7ff fc68 	bl	80060d2 <send_cmd>
 8006802:	4603      	mov	r3, r0
 8006804:	2b00      	cmp	r3, #0
 8006806:	d11a      	bne.n	800683e <USER_SPI_ioctl+0x2c6>
 8006808:	f247 5030 	movw	r0, #30000	; 0x7530
 800680c:	f7ff fbba 	bl	8005f84 <wait_ready>
 8006810:	4603      	mov	r3, r0
 8006812:	2b00      	cmp	r3, #0
 8006814:	d013      	beq.n	800683e <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8006816:	2300      	movs	r3, #0
 8006818:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 800681c:	e00f      	b.n	800683e <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 800681e:	2304      	movs	r3, #4
 8006820:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8006824:	e00c      	b.n	8006840 <USER_SPI_ioctl+0x2c8>
		break;
 8006826:	bf00      	nop
 8006828:	e00a      	b.n	8006840 <USER_SPI_ioctl+0x2c8>
		break;
 800682a:	bf00      	nop
 800682c:	e008      	b.n	8006840 <USER_SPI_ioctl+0x2c8>
		break;
 800682e:	bf00      	nop
 8006830:	e006      	b.n	8006840 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8006832:	bf00      	nop
 8006834:	e004      	b.n	8006840 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8006836:	bf00      	nop
 8006838:	e002      	b.n	8006840 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800683a:	bf00      	nop
 800683c:	e000      	b.n	8006840 <USER_SPI_ioctl+0x2c8>
		break;
 800683e:	bf00      	nop
	}

	despiselect();
 8006840:	f7ff fbc4 	bl	8005fcc <despiselect>

	return res;
 8006844:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8006848:	4618      	mov	r0, r3
 800684a:	3730      	adds	r7, #48	; 0x30
 800684c:	46bd      	mov	sp, r7
 800684e:	bd80      	pop	{r7, pc}
 8006850:	200004e8 	.word	0x200004e8
 8006854:	2000193c 	.word	0x2000193c

08006858 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b084      	sub	sp, #16
 800685c:	af00      	add	r7, sp, #0
 800685e:	4603      	mov	r3, r0
 8006860:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8006862:	79fb      	ldrb	r3, [r7, #7]
 8006864:	4a08      	ldr	r2, [pc, #32]	; (8006888 <disk_status+0x30>)
 8006866:	009b      	lsls	r3, r3, #2
 8006868:	4413      	add	r3, r2
 800686a:	685b      	ldr	r3, [r3, #4]
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	79fa      	ldrb	r2, [r7, #7]
 8006870:	4905      	ldr	r1, [pc, #20]	; (8006888 <disk_status+0x30>)
 8006872:	440a      	add	r2, r1
 8006874:	7a12      	ldrb	r2, [r2, #8]
 8006876:	4610      	mov	r0, r2
 8006878:	4798      	blx	r3
 800687a:	4603      	mov	r3, r0
 800687c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800687e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006880:	4618      	mov	r0, r3
 8006882:	3710      	adds	r7, #16
 8006884:	46bd      	mov	sp, r7
 8006886:	bd80      	pop	{r7, pc}
 8006888:	20001970 	.word	0x20001970

0800688c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b084      	sub	sp, #16
 8006890:	af00      	add	r7, sp, #0
 8006892:	4603      	mov	r3, r0
 8006894:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8006896:	2300      	movs	r3, #0
 8006898:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800689a:	79fb      	ldrb	r3, [r7, #7]
 800689c:	4a0d      	ldr	r2, [pc, #52]	; (80068d4 <disk_initialize+0x48>)
 800689e:	5cd3      	ldrb	r3, [r2, r3]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d111      	bne.n	80068c8 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80068a4:	79fb      	ldrb	r3, [r7, #7]
 80068a6:	4a0b      	ldr	r2, [pc, #44]	; (80068d4 <disk_initialize+0x48>)
 80068a8:	2101      	movs	r1, #1
 80068aa:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80068ac:	79fb      	ldrb	r3, [r7, #7]
 80068ae:	4a09      	ldr	r2, [pc, #36]	; (80068d4 <disk_initialize+0x48>)
 80068b0:	009b      	lsls	r3, r3, #2
 80068b2:	4413      	add	r3, r2
 80068b4:	685b      	ldr	r3, [r3, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	79fa      	ldrb	r2, [r7, #7]
 80068ba:	4906      	ldr	r1, [pc, #24]	; (80068d4 <disk_initialize+0x48>)
 80068bc:	440a      	add	r2, r1
 80068be:	7a12      	ldrb	r2, [r2, #8]
 80068c0:	4610      	mov	r0, r2
 80068c2:	4798      	blx	r3
 80068c4:	4603      	mov	r3, r0
 80068c6:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80068c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80068ca:	4618      	mov	r0, r3
 80068cc:	3710      	adds	r7, #16
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bd80      	pop	{r7, pc}
 80068d2:	bf00      	nop
 80068d4:	20001970 	.word	0x20001970

080068d8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80068d8:	b590      	push	{r4, r7, lr}
 80068da:	b087      	sub	sp, #28
 80068dc:	af00      	add	r7, sp, #0
 80068de:	60b9      	str	r1, [r7, #8]
 80068e0:	607a      	str	r2, [r7, #4]
 80068e2:	603b      	str	r3, [r7, #0]
 80068e4:	4603      	mov	r3, r0
 80068e6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80068e8:	7bfb      	ldrb	r3, [r7, #15]
 80068ea:	4a0a      	ldr	r2, [pc, #40]	; (8006914 <disk_read+0x3c>)
 80068ec:	009b      	lsls	r3, r3, #2
 80068ee:	4413      	add	r3, r2
 80068f0:	685b      	ldr	r3, [r3, #4]
 80068f2:	689c      	ldr	r4, [r3, #8]
 80068f4:	7bfb      	ldrb	r3, [r7, #15]
 80068f6:	4a07      	ldr	r2, [pc, #28]	; (8006914 <disk_read+0x3c>)
 80068f8:	4413      	add	r3, r2
 80068fa:	7a18      	ldrb	r0, [r3, #8]
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	687a      	ldr	r2, [r7, #4]
 8006900:	68b9      	ldr	r1, [r7, #8]
 8006902:	47a0      	blx	r4
 8006904:	4603      	mov	r3, r0
 8006906:	75fb      	strb	r3, [r7, #23]
  return res;
 8006908:	7dfb      	ldrb	r3, [r7, #23]
}
 800690a:	4618      	mov	r0, r3
 800690c:	371c      	adds	r7, #28
 800690e:	46bd      	mov	sp, r7
 8006910:	bd90      	pop	{r4, r7, pc}
 8006912:	bf00      	nop
 8006914:	20001970 	.word	0x20001970

08006918 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8006918:	b590      	push	{r4, r7, lr}
 800691a:	b087      	sub	sp, #28
 800691c:	af00      	add	r7, sp, #0
 800691e:	60b9      	str	r1, [r7, #8]
 8006920:	607a      	str	r2, [r7, #4]
 8006922:	603b      	str	r3, [r7, #0]
 8006924:	4603      	mov	r3, r0
 8006926:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8006928:	7bfb      	ldrb	r3, [r7, #15]
 800692a:	4a0a      	ldr	r2, [pc, #40]	; (8006954 <disk_write+0x3c>)
 800692c:	009b      	lsls	r3, r3, #2
 800692e:	4413      	add	r3, r2
 8006930:	685b      	ldr	r3, [r3, #4]
 8006932:	68dc      	ldr	r4, [r3, #12]
 8006934:	7bfb      	ldrb	r3, [r7, #15]
 8006936:	4a07      	ldr	r2, [pc, #28]	; (8006954 <disk_write+0x3c>)
 8006938:	4413      	add	r3, r2
 800693a:	7a18      	ldrb	r0, [r3, #8]
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	687a      	ldr	r2, [r7, #4]
 8006940:	68b9      	ldr	r1, [r7, #8]
 8006942:	47a0      	blx	r4
 8006944:	4603      	mov	r3, r0
 8006946:	75fb      	strb	r3, [r7, #23]
  return res;
 8006948:	7dfb      	ldrb	r3, [r7, #23]
}
 800694a:	4618      	mov	r0, r3
 800694c:	371c      	adds	r7, #28
 800694e:	46bd      	mov	sp, r7
 8006950:	bd90      	pop	{r4, r7, pc}
 8006952:	bf00      	nop
 8006954:	20001970 	.word	0x20001970

08006958 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b084      	sub	sp, #16
 800695c:	af00      	add	r7, sp, #0
 800695e:	4603      	mov	r3, r0
 8006960:	603a      	str	r2, [r7, #0]
 8006962:	71fb      	strb	r3, [r7, #7]
 8006964:	460b      	mov	r3, r1
 8006966:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8006968:	79fb      	ldrb	r3, [r7, #7]
 800696a:	4a09      	ldr	r2, [pc, #36]	; (8006990 <disk_ioctl+0x38>)
 800696c:	009b      	lsls	r3, r3, #2
 800696e:	4413      	add	r3, r2
 8006970:	685b      	ldr	r3, [r3, #4]
 8006972:	691b      	ldr	r3, [r3, #16]
 8006974:	79fa      	ldrb	r2, [r7, #7]
 8006976:	4906      	ldr	r1, [pc, #24]	; (8006990 <disk_ioctl+0x38>)
 8006978:	440a      	add	r2, r1
 800697a:	7a10      	ldrb	r0, [r2, #8]
 800697c:	79b9      	ldrb	r1, [r7, #6]
 800697e:	683a      	ldr	r2, [r7, #0]
 8006980:	4798      	blx	r3
 8006982:	4603      	mov	r3, r0
 8006984:	73fb      	strb	r3, [r7, #15]
  return res;
 8006986:	7bfb      	ldrb	r3, [r7, #15]
}
 8006988:	4618      	mov	r0, r3
 800698a:	3710      	adds	r7, #16
 800698c:	46bd      	mov	sp, r7
 800698e:	bd80      	pop	{r7, pc}
 8006990:	20001970 	.word	0x20001970

08006994 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8006994:	b480      	push	{r7}
 8006996:	b085      	sub	sp, #20
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	3301      	adds	r3, #1
 80069a0:	781b      	ldrb	r3, [r3, #0]
 80069a2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80069a4:	89fb      	ldrh	r3, [r7, #14]
 80069a6:	021b      	lsls	r3, r3, #8
 80069a8:	b21a      	sxth	r2, r3
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	781b      	ldrb	r3, [r3, #0]
 80069ae:	b21b      	sxth	r3, r3
 80069b0:	4313      	orrs	r3, r2
 80069b2:	b21b      	sxth	r3, r3
 80069b4:	81fb      	strh	r3, [r7, #14]
	return rv;
 80069b6:	89fb      	ldrh	r3, [r7, #14]
}
 80069b8:	4618      	mov	r0, r3
 80069ba:	3714      	adds	r7, #20
 80069bc:	46bd      	mov	sp, r7
 80069be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c2:	4770      	bx	lr

080069c4 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80069c4:	b480      	push	{r7}
 80069c6:	b085      	sub	sp, #20
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	3303      	adds	r3, #3
 80069d0:	781b      	ldrb	r3, [r3, #0]
 80069d2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	021b      	lsls	r3, r3, #8
 80069d8:	687a      	ldr	r2, [r7, #4]
 80069da:	3202      	adds	r2, #2
 80069dc:	7812      	ldrb	r2, [r2, #0]
 80069de:	4313      	orrs	r3, r2
 80069e0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	021b      	lsls	r3, r3, #8
 80069e6:	687a      	ldr	r2, [r7, #4]
 80069e8:	3201      	adds	r2, #1
 80069ea:	7812      	ldrb	r2, [r2, #0]
 80069ec:	4313      	orrs	r3, r2
 80069ee:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	021b      	lsls	r3, r3, #8
 80069f4:	687a      	ldr	r2, [r7, #4]
 80069f6:	7812      	ldrb	r2, [r2, #0]
 80069f8:	4313      	orrs	r3, r2
 80069fa:	60fb      	str	r3, [r7, #12]
	return rv;
 80069fc:	68fb      	ldr	r3, [r7, #12]
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	3714      	adds	r7, #20
 8006a02:	46bd      	mov	sp, r7
 8006a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a08:	4770      	bx	lr

08006a0a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8006a0a:	b480      	push	{r7}
 8006a0c:	b083      	sub	sp, #12
 8006a0e:	af00      	add	r7, sp, #0
 8006a10:	6078      	str	r0, [r7, #4]
 8006a12:	460b      	mov	r3, r1
 8006a14:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	1c5a      	adds	r2, r3, #1
 8006a1a:	607a      	str	r2, [r7, #4]
 8006a1c:	887a      	ldrh	r2, [r7, #2]
 8006a1e:	b2d2      	uxtb	r2, r2
 8006a20:	701a      	strb	r2, [r3, #0]
 8006a22:	887b      	ldrh	r3, [r7, #2]
 8006a24:	0a1b      	lsrs	r3, r3, #8
 8006a26:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	1c5a      	adds	r2, r3, #1
 8006a2c:	607a      	str	r2, [r7, #4]
 8006a2e:	887a      	ldrh	r2, [r7, #2]
 8006a30:	b2d2      	uxtb	r2, r2
 8006a32:	701a      	strb	r2, [r3, #0]
}
 8006a34:	bf00      	nop
 8006a36:	370c      	adds	r7, #12
 8006a38:	46bd      	mov	sp, r7
 8006a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3e:	4770      	bx	lr

08006a40 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8006a40:	b480      	push	{r7}
 8006a42:	b083      	sub	sp, #12
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
 8006a48:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	1c5a      	adds	r2, r3, #1
 8006a4e:	607a      	str	r2, [r7, #4]
 8006a50:	683a      	ldr	r2, [r7, #0]
 8006a52:	b2d2      	uxtb	r2, r2
 8006a54:	701a      	strb	r2, [r3, #0]
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	0a1b      	lsrs	r3, r3, #8
 8006a5a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	1c5a      	adds	r2, r3, #1
 8006a60:	607a      	str	r2, [r7, #4]
 8006a62:	683a      	ldr	r2, [r7, #0]
 8006a64:	b2d2      	uxtb	r2, r2
 8006a66:	701a      	strb	r2, [r3, #0]
 8006a68:	683b      	ldr	r3, [r7, #0]
 8006a6a:	0a1b      	lsrs	r3, r3, #8
 8006a6c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	1c5a      	adds	r2, r3, #1
 8006a72:	607a      	str	r2, [r7, #4]
 8006a74:	683a      	ldr	r2, [r7, #0]
 8006a76:	b2d2      	uxtb	r2, r2
 8006a78:	701a      	strb	r2, [r3, #0]
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	0a1b      	lsrs	r3, r3, #8
 8006a7e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	1c5a      	adds	r2, r3, #1
 8006a84:	607a      	str	r2, [r7, #4]
 8006a86:	683a      	ldr	r2, [r7, #0]
 8006a88:	b2d2      	uxtb	r2, r2
 8006a8a:	701a      	strb	r2, [r3, #0]
}
 8006a8c:	bf00      	nop
 8006a8e:	370c      	adds	r7, #12
 8006a90:	46bd      	mov	sp, r7
 8006a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a96:	4770      	bx	lr

08006a98 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8006a98:	b480      	push	{r7}
 8006a9a:	b087      	sub	sp, #28
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	60f8      	str	r0, [r7, #12]
 8006aa0:	60b9      	str	r1, [r7, #8]
 8006aa2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d00d      	beq.n	8006ace <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8006ab2:	693a      	ldr	r2, [r7, #16]
 8006ab4:	1c53      	adds	r3, r2, #1
 8006ab6:	613b      	str	r3, [r7, #16]
 8006ab8:	697b      	ldr	r3, [r7, #20]
 8006aba:	1c59      	adds	r1, r3, #1
 8006abc:	6179      	str	r1, [r7, #20]
 8006abe:	7812      	ldrb	r2, [r2, #0]
 8006ac0:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	3b01      	subs	r3, #1
 8006ac6:	607b      	str	r3, [r7, #4]
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d1f1      	bne.n	8006ab2 <mem_cpy+0x1a>
	}
}
 8006ace:	bf00      	nop
 8006ad0:	371c      	adds	r7, #28
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad8:	4770      	bx	lr

08006ada <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8006ada:	b480      	push	{r7}
 8006adc:	b087      	sub	sp, #28
 8006ade:	af00      	add	r7, sp, #0
 8006ae0:	60f8      	str	r0, [r7, #12]
 8006ae2:	60b9      	str	r1, [r7, #8]
 8006ae4:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	1c5a      	adds	r2, r3, #1
 8006aee:	617a      	str	r2, [r7, #20]
 8006af0:	68ba      	ldr	r2, [r7, #8]
 8006af2:	b2d2      	uxtb	r2, r2
 8006af4:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	3b01      	subs	r3, #1
 8006afa:	607b      	str	r3, [r7, #4]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d1f3      	bne.n	8006aea <mem_set+0x10>
}
 8006b02:	bf00      	nop
 8006b04:	bf00      	nop
 8006b06:	371c      	adds	r7, #28
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0e:	4770      	bx	lr

08006b10 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8006b10:	b480      	push	{r7}
 8006b12:	b089      	sub	sp, #36	; 0x24
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	60f8      	str	r0, [r7, #12]
 8006b18:	60b9      	str	r1, [r7, #8]
 8006b1a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	61fb      	str	r3, [r7, #28]
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8006b24:	2300      	movs	r3, #0
 8006b26:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8006b28:	69fb      	ldr	r3, [r7, #28]
 8006b2a:	1c5a      	adds	r2, r3, #1
 8006b2c:	61fa      	str	r2, [r7, #28]
 8006b2e:	781b      	ldrb	r3, [r3, #0]
 8006b30:	4619      	mov	r1, r3
 8006b32:	69bb      	ldr	r3, [r7, #24]
 8006b34:	1c5a      	adds	r2, r3, #1
 8006b36:	61ba      	str	r2, [r7, #24]
 8006b38:	781b      	ldrb	r3, [r3, #0]
 8006b3a:	1acb      	subs	r3, r1, r3
 8006b3c:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	3b01      	subs	r3, #1
 8006b42:	607b      	str	r3, [r7, #4]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d002      	beq.n	8006b50 <mem_cmp+0x40>
 8006b4a:	697b      	ldr	r3, [r7, #20]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d0eb      	beq.n	8006b28 <mem_cmp+0x18>

	return r;
 8006b50:	697b      	ldr	r3, [r7, #20]
}
 8006b52:	4618      	mov	r0, r3
 8006b54:	3724      	adds	r7, #36	; 0x24
 8006b56:	46bd      	mov	sp, r7
 8006b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5c:	4770      	bx	lr

08006b5e <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8006b5e:	b480      	push	{r7}
 8006b60:	b083      	sub	sp, #12
 8006b62:	af00      	add	r7, sp, #0
 8006b64:	6078      	str	r0, [r7, #4]
 8006b66:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8006b68:	e002      	b.n	8006b70 <chk_chr+0x12>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	3301      	adds	r3, #1
 8006b6e:	607b      	str	r3, [r7, #4]
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	781b      	ldrb	r3, [r3, #0]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d005      	beq.n	8006b84 <chk_chr+0x26>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	781b      	ldrb	r3, [r3, #0]
 8006b7c:	461a      	mov	r2, r3
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d1f2      	bne.n	8006b6a <chk_chr+0xc>
	return *str;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	781b      	ldrb	r3, [r3, #0]
}
 8006b88:	4618      	mov	r0, r3
 8006b8a:	370c      	adds	r7, #12
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b92:	4770      	bx	lr

08006b94 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006b94:	b480      	push	{r7}
 8006b96:	b085      	sub	sp, #20
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
 8006b9c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	60bb      	str	r3, [r7, #8]
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	60fb      	str	r3, [r7, #12]
 8006ba6:	e029      	b.n	8006bfc <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8006ba8:	4a27      	ldr	r2, [pc, #156]	; (8006c48 <chk_lock+0xb4>)
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	011b      	lsls	r3, r3, #4
 8006bae:	4413      	add	r3, r2
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d01d      	beq.n	8006bf2 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8006bb6:	4a24      	ldr	r2, [pc, #144]	; (8006c48 <chk_lock+0xb4>)
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	011b      	lsls	r3, r3, #4
 8006bbc:	4413      	add	r3, r2
 8006bbe:	681a      	ldr	r2, [r3, #0]
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	429a      	cmp	r2, r3
 8006bc6:	d116      	bne.n	8006bf6 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8006bc8:	4a1f      	ldr	r2, [pc, #124]	; (8006c48 <chk_lock+0xb4>)
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	011b      	lsls	r3, r3, #4
 8006bce:	4413      	add	r3, r2
 8006bd0:	3304      	adds	r3, #4
 8006bd2:	681a      	ldr	r2, [r3, #0]
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8006bd8:	429a      	cmp	r2, r3
 8006bda:	d10c      	bne.n	8006bf6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8006bdc:	4a1a      	ldr	r2, [pc, #104]	; (8006c48 <chk_lock+0xb4>)
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	011b      	lsls	r3, r3, #4
 8006be2:	4413      	add	r3, r2
 8006be4:	3308      	adds	r3, #8
 8006be6:	681a      	ldr	r2, [r3, #0]
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8006bec:	429a      	cmp	r2, r3
 8006bee:	d102      	bne.n	8006bf6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8006bf0:	e007      	b.n	8006c02 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	3301      	adds	r3, #1
 8006bfa:	60fb      	str	r3, [r7, #12]
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	2b01      	cmp	r3, #1
 8006c00:	d9d2      	bls.n	8006ba8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	2b02      	cmp	r3, #2
 8006c06:	d109      	bne.n	8006c1c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d102      	bne.n	8006c14 <chk_lock+0x80>
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	2b02      	cmp	r3, #2
 8006c12:	d101      	bne.n	8006c18 <chk_lock+0x84>
 8006c14:	2300      	movs	r3, #0
 8006c16:	e010      	b.n	8006c3a <chk_lock+0xa6>
 8006c18:	2312      	movs	r3, #18
 8006c1a:	e00e      	b.n	8006c3a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d108      	bne.n	8006c34 <chk_lock+0xa0>
 8006c22:	4a09      	ldr	r2, [pc, #36]	; (8006c48 <chk_lock+0xb4>)
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	011b      	lsls	r3, r3, #4
 8006c28:	4413      	add	r3, r2
 8006c2a:	330c      	adds	r3, #12
 8006c2c:	881b      	ldrh	r3, [r3, #0]
 8006c2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c32:	d101      	bne.n	8006c38 <chk_lock+0xa4>
 8006c34:	2310      	movs	r3, #16
 8006c36:	e000      	b.n	8006c3a <chk_lock+0xa6>
 8006c38:	2300      	movs	r3, #0
}
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	3714      	adds	r7, #20
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c44:	4770      	bx	lr
 8006c46:	bf00      	nop
 8006c48:	20001950 	.word	0x20001950

08006c4c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8006c4c:	b480      	push	{r7}
 8006c4e:	b083      	sub	sp, #12
 8006c50:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006c52:	2300      	movs	r3, #0
 8006c54:	607b      	str	r3, [r7, #4]
 8006c56:	e002      	b.n	8006c5e <enq_lock+0x12>
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	3301      	adds	r3, #1
 8006c5c:	607b      	str	r3, [r7, #4]
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2b01      	cmp	r3, #1
 8006c62:	d806      	bhi.n	8006c72 <enq_lock+0x26>
 8006c64:	4a09      	ldr	r2, [pc, #36]	; (8006c8c <enq_lock+0x40>)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	011b      	lsls	r3, r3, #4
 8006c6a:	4413      	add	r3, r2
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d1f2      	bne.n	8006c58 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2b02      	cmp	r3, #2
 8006c76:	bf14      	ite	ne
 8006c78:	2301      	movne	r3, #1
 8006c7a:	2300      	moveq	r3, #0
 8006c7c:	b2db      	uxtb	r3, r3
}
 8006c7e:	4618      	mov	r0, r3
 8006c80:	370c      	adds	r7, #12
 8006c82:	46bd      	mov	sp, r7
 8006c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c88:	4770      	bx	lr
 8006c8a:	bf00      	nop
 8006c8c:	20001950 	.word	0x20001950

08006c90 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006c90:	b480      	push	{r7}
 8006c92:	b085      	sub	sp, #20
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
 8006c98:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	60fb      	str	r3, [r7, #12]
 8006c9e:	e01f      	b.n	8006ce0 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8006ca0:	4a41      	ldr	r2, [pc, #260]	; (8006da8 <inc_lock+0x118>)
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	011b      	lsls	r3, r3, #4
 8006ca6:	4413      	add	r3, r2
 8006ca8:	681a      	ldr	r2, [r3, #0]
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	429a      	cmp	r2, r3
 8006cb0:	d113      	bne.n	8006cda <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8006cb2:	4a3d      	ldr	r2, [pc, #244]	; (8006da8 <inc_lock+0x118>)
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	011b      	lsls	r3, r3, #4
 8006cb8:	4413      	add	r3, r2
 8006cba:	3304      	adds	r3, #4
 8006cbc:	681a      	ldr	r2, [r3, #0]
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8006cc2:	429a      	cmp	r2, r3
 8006cc4:	d109      	bne.n	8006cda <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8006cc6:	4a38      	ldr	r2, [pc, #224]	; (8006da8 <inc_lock+0x118>)
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	011b      	lsls	r3, r3, #4
 8006ccc:	4413      	add	r3, r2
 8006cce:	3308      	adds	r3, #8
 8006cd0:	681a      	ldr	r2, [r3, #0]
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8006cd6:	429a      	cmp	r2, r3
 8006cd8:	d006      	beq.n	8006ce8 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	3301      	adds	r3, #1
 8006cde:	60fb      	str	r3, [r7, #12]
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	2b01      	cmp	r3, #1
 8006ce4:	d9dc      	bls.n	8006ca0 <inc_lock+0x10>
 8006ce6:	e000      	b.n	8006cea <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8006ce8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	2b02      	cmp	r3, #2
 8006cee:	d132      	bne.n	8006d56 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	60fb      	str	r3, [r7, #12]
 8006cf4:	e002      	b.n	8006cfc <inc_lock+0x6c>
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	3301      	adds	r3, #1
 8006cfa:	60fb      	str	r3, [r7, #12]
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	2b01      	cmp	r3, #1
 8006d00:	d806      	bhi.n	8006d10 <inc_lock+0x80>
 8006d02:	4a29      	ldr	r2, [pc, #164]	; (8006da8 <inc_lock+0x118>)
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	011b      	lsls	r3, r3, #4
 8006d08:	4413      	add	r3, r2
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d1f2      	bne.n	8006cf6 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	2b02      	cmp	r3, #2
 8006d14:	d101      	bne.n	8006d1a <inc_lock+0x8a>
 8006d16:	2300      	movs	r3, #0
 8006d18:	e040      	b.n	8006d9c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681a      	ldr	r2, [r3, #0]
 8006d1e:	4922      	ldr	r1, [pc, #136]	; (8006da8 <inc_lock+0x118>)
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	011b      	lsls	r3, r3, #4
 8006d24:	440b      	add	r3, r1
 8006d26:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	689a      	ldr	r2, [r3, #8]
 8006d2c:	491e      	ldr	r1, [pc, #120]	; (8006da8 <inc_lock+0x118>)
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	011b      	lsls	r3, r3, #4
 8006d32:	440b      	add	r3, r1
 8006d34:	3304      	adds	r3, #4
 8006d36:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	695a      	ldr	r2, [r3, #20]
 8006d3c:	491a      	ldr	r1, [pc, #104]	; (8006da8 <inc_lock+0x118>)
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	011b      	lsls	r3, r3, #4
 8006d42:	440b      	add	r3, r1
 8006d44:	3308      	adds	r3, #8
 8006d46:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8006d48:	4a17      	ldr	r2, [pc, #92]	; (8006da8 <inc_lock+0x118>)
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	011b      	lsls	r3, r3, #4
 8006d4e:	4413      	add	r3, r2
 8006d50:	330c      	adds	r3, #12
 8006d52:	2200      	movs	r2, #0
 8006d54:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d009      	beq.n	8006d70 <inc_lock+0xe0>
 8006d5c:	4a12      	ldr	r2, [pc, #72]	; (8006da8 <inc_lock+0x118>)
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	011b      	lsls	r3, r3, #4
 8006d62:	4413      	add	r3, r2
 8006d64:	330c      	adds	r3, #12
 8006d66:	881b      	ldrh	r3, [r3, #0]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d001      	beq.n	8006d70 <inc_lock+0xe0>
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	e015      	b.n	8006d9c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d108      	bne.n	8006d88 <inc_lock+0xf8>
 8006d76:	4a0c      	ldr	r2, [pc, #48]	; (8006da8 <inc_lock+0x118>)
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	011b      	lsls	r3, r3, #4
 8006d7c:	4413      	add	r3, r2
 8006d7e:	330c      	adds	r3, #12
 8006d80:	881b      	ldrh	r3, [r3, #0]
 8006d82:	3301      	adds	r3, #1
 8006d84:	b29a      	uxth	r2, r3
 8006d86:	e001      	b.n	8006d8c <inc_lock+0xfc>
 8006d88:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006d8c:	4906      	ldr	r1, [pc, #24]	; (8006da8 <inc_lock+0x118>)
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	011b      	lsls	r3, r3, #4
 8006d92:	440b      	add	r3, r1
 8006d94:	330c      	adds	r3, #12
 8006d96:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	3301      	adds	r3, #1
}
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	3714      	adds	r7, #20
 8006da0:	46bd      	mov	sp, r7
 8006da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da6:	4770      	bx	lr
 8006da8:	20001950 	.word	0x20001950

08006dac <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8006dac:	b480      	push	{r7}
 8006dae:	b085      	sub	sp, #20
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	3b01      	subs	r3, #1
 8006db8:	607b      	str	r3, [r7, #4]
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	2b01      	cmp	r3, #1
 8006dbe:	d825      	bhi.n	8006e0c <dec_lock+0x60>
		n = Files[i].ctr;
 8006dc0:	4a17      	ldr	r2, [pc, #92]	; (8006e20 <dec_lock+0x74>)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	011b      	lsls	r3, r3, #4
 8006dc6:	4413      	add	r3, r2
 8006dc8:	330c      	adds	r3, #12
 8006dca:	881b      	ldrh	r3, [r3, #0]
 8006dcc:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8006dce:	89fb      	ldrh	r3, [r7, #14]
 8006dd0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006dd4:	d101      	bne.n	8006dda <dec_lock+0x2e>
 8006dd6:	2300      	movs	r3, #0
 8006dd8:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8006dda:	89fb      	ldrh	r3, [r7, #14]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d002      	beq.n	8006de6 <dec_lock+0x3a>
 8006de0:	89fb      	ldrh	r3, [r7, #14]
 8006de2:	3b01      	subs	r3, #1
 8006de4:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8006de6:	4a0e      	ldr	r2, [pc, #56]	; (8006e20 <dec_lock+0x74>)
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	011b      	lsls	r3, r3, #4
 8006dec:	4413      	add	r3, r2
 8006dee:	330c      	adds	r3, #12
 8006df0:	89fa      	ldrh	r2, [r7, #14]
 8006df2:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8006df4:	89fb      	ldrh	r3, [r7, #14]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d105      	bne.n	8006e06 <dec_lock+0x5a>
 8006dfa:	4a09      	ldr	r2, [pc, #36]	; (8006e20 <dec_lock+0x74>)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	011b      	lsls	r3, r3, #4
 8006e00:	4413      	add	r3, r2
 8006e02:	2200      	movs	r2, #0
 8006e04:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8006e06:	2300      	movs	r3, #0
 8006e08:	737b      	strb	r3, [r7, #13]
 8006e0a:	e001      	b.n	8006e10 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8006e0c:	2302      	movs	r3, #2
 8006e0e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8006e10:	7b7b      	ldrb	r3, [r7, #13]
}
 8006e12:	4618      	mov	r0, r3
 8006e14:	3714      	adds	r7, #20
 8006e16:	46bd      	mov	sp, r7
 8006e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1c:	4770      	bx	lr
 8006e1e:	bf00      	nop
 8006e20:	20001950 	.word	0x20001950

08006e24 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8006e24:	b480      	push	{r7}
 8006e26:	b085      	sub	sp, #20
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	60fb      	str	r3, [r7, #12]
 8006e30:	e010      	b.n	8006e54 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8006e32:	4a0d      	ldr	r2, [pc, #52]	; (8006e68 <clear_lock+0x44>)
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	011b      	lsls	r3, r3, #4
 8006e38:	4413      	add	r3, r2
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	687a      	ldr	r2, [r7, #4]
 8006e3e:	429a      	cmp	r2, r3
 8006e40:	d105      	bne.n	8006e4e <clear_lock+0x2a>
 8006e42:	4a09      	ldr	r2, [pc, #36]	; (8006e68 <clear_lock+0x44>)
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	011b      	lsls	r3, r3, #4
 8006e48:	4413      	add	r3, r2
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	3301      	adds	r3, #1
 8006e52:	60fb      	str	r3, [r7, #12]
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	2b01      	cmp	r3, #1
 8006e58:	d9eb      	bls.n	8006e32 <clear_lock+0xe>
	}
}
 8006e5a:	bf00      	nop
 8006e5c:	bf00      	nop
 8006e5e:	3714      	adds	r7, #20
 8006e60:	46bd      	mov	sp, r7
 8006e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e66:	4770      	bx	lr
 8006e68:	20001950 	.word	0x20001950

08006e6c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b086      	sub	sp, #24
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8006e74:	2300      	movs	r3, #0
 8006e76:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	78db      	ldrb	r3, [r3, #3]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d034      	beq.n	8006eea <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e84:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	7858      	ldrb	r0, [r3, #1]
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006e90:	2301      	movs	r3, #1
 8006e92:	697a      	ldr	r2, [r7, #20]
 8006e94:	f7ff fd40 	bl	8006918 <disk_write>
 8006e98:	4603      	mov	r3, r0
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d002      	beq.n	8006ea4 <sync_window+0x38>
			res = FR_DISK_ERR;
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	73fb      	strb	r3, [r7, #15]
 8006ea2:	e022      	b.n	8006eea <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6a1b      	ldr	r3, [r3, #32]
 8006eae:	697a      	ldr	r2, [r7, #20]
 8006eb0:	1ad2      	subs	r2, r2, r3
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	699b      	ldr	r3, [r3, #24]
 8006eb6:	429a      	cmp	r2, r3
 8006eb8:	d217      	bcs.n	8006eea <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	789b      	ldrb	r3, [r3, #2]
 8006ebe:	613b      	str	r3, [r7, #16]
 8006ec0:	e010      	b.n	8006ee4 <sync_window+0x78>
					wsect += fs->fsize;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	699b      	ldr	r3, [r3, #24]
 8006ec6:	697a      	ldr	r2, [r7, #20]
 8006ec8:	4413      	add	r3, r2
 8006eca:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	7858      	ldrb	r0, [r3, #1]
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	697a      	ldr	r2, [r7, #20]
 8006eda:	f7ff fd1d 	bl	8006918 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8006ede:	693b      	ldr	r3, [r7, #16]
 8006ee0:	3b01      	subs	r3, #1
 8006ee2:	613b      	str	r3, [r7, #16]
 8006ee4:	693b      	ldr	r3, [r7, #16]
 8006ee6:	2b01      	cmp	r3, #1
 8006ee8:	d8eb      	bhi.n	8006ec2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8006eea:	7bfb      	ldrb	r3, [r7, #15]
}
 8006eec:	4618      	mov	r0, r3
 8006eee:	3718      	adds	r7, #24
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	bd80      	pop	{r7, pc}

08006ef4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b084      	sub	sp, #16
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
 8006efc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8006efe:	2300      	movs	r3, #0
 8006f00:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f06:	683a      	ldr	r2, [r7, #0]
 8006f08:	429a      	cmp	r2, r3
 8006f0a:	d01b      	beq.n	8006f44 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8006f0c:	6878      	ldr	r0, [r7, #4]
 8006f0e:	f7ff ffad 	bl	8006e6c <sync_window>
 8006f12:	4603      	mov	r3, r0
 8006f14:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8006f16:	7bfb      	ldrb	r3, [r7, #15]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d113      	bne.n	8006f44 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	7858      	ldrb	r0, [r3, #1]
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006f26:	2301      	movs	r3, #1
 8006f28:	683a      	ldr	r2, [r7, #0]
 8006f2a:	f7ff fcd5 	bl	80068d8 <disk_read>
 8006f2e:	4603      	mov	r3, r0
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d004      	beq.n	8006f3e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8006f34:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006f38:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8006f3a:	2301      	movs	r3, #1
 8006f3c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	683a      	ldr	r2, [r7, #0]
 8006f42:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8006f44:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f46:	4618      	mov	r0, r3
 8006f48:	3710      	adds	r7, #16
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	bd80      	pop	{r7, pc}
	...

08006f50 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b084      	sub	sp, #16
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8006f58:	6878      	ldr	r0, [r7, #4]
 8006f5a:	f7ff ff87 	bl	8006e6c <sync_window>
 8006f5e:	4603      	mov	r3, r0
 8006f60:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8006f62:	7bfb      	ldrb	r3, [r7, #15]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d158      	bne.n	800701a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	781b      	ldrb	r3, [r3, #0]
 8006f6c:	2b03      	cmp	r3, #3
 8006f6e:	d148      	bne.n	8007002 <sync_fs+0xb2>
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	791b      	ldrb	r3, [r3, #4]
 8006f74:	2b01      	cmp	r3, #1
 8006f76:	d144      	bne.n	8007002 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	3330      	adds	r3, #48	; 0x30
 8006f7c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006f80:	2100      	movs	r1, #0
 8006f82:	4618      	mov	r0, r3
 8006f84:	f7ff fda9 	bl	8006ada <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	3330      	adds	r3, #48	; 0x30
 8006f8c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8006f90:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8006f94:	4618      	mov	r0, r3
 8006f96:	f7ff fd38 	bl	8006a0a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	3330      	adds	r3, #48	; 0x30
 8006f9e:	4921      	ldr	r1, [pc, #132]	; (8007024 <sync_fs+0xd4>)
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	f7ff fd4d 	bl	8006a40 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	3330      	adds	r3, #48	; 0x30
 8006faa:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8006fae:	491e      	ldr	r1, [pc, #120]	; (8007028 <sync_fs+0xd8>)
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	f7ff fd45 	bl	8006a40 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	3330      	adds	r3, #48	; 0x30
 8006fba:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	691b      	ldr	r3, [r3, #16]
 8006fc2:	4619      	mov	r1, r3
 8006fc4:	4610      	mov	r0, r2
 8006fc6:	f7ff fd3b 	bl	8006a40 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	3330      	adds	r3, #48	; 0x30
 8006fce:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	68db      	ldr	r3, [r3, #12]
 8006fd6:	4619      	mov	r1, r3
 8006fd8:	4610      	mov	r0, r2
 8006fda:	f7ff fd31 	bl	8006a40 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	69db      	ldr	r3, [r3, #28]
 8006fe2:	1c5a      	adds	r2, r3, #1
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	7858      	ldrb	r0, [r3, #1]
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	f7ff fc8e 	bl	8006918 <disk_write>
			fs->fsi_flag = 0;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2200      	movs	r2, #0
 8007000:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	785b      	ldrb	r3, [r3, #1]
 8007006:	2200      	movs	r2, #0
 8007008:	2100      	movs	r1, #0
 800700a:	4618      	mov	r0, r3
 800700c:	f7ff fca4 	bl	8006958 <disk_ioctl>
 8007010:	4603      	mov	r3, r0
 8007012:	2b00      	cmp	r3, #0
 8007014:	d001      	beq.n	800701a <sync_fs+0xca>
 8007016:	2301      	movs	r3, #1
 8007018:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800701a:	7bfb      	ldrb	r3, [r7, #15]
}
 800701c:	4618      	mov	r0, r3
 800701e:	3710      	adds	r7, #16
 8007020:	46bd      	mov	sp, r7
 8007022:	bd80      	pop	{r7, pc}
 8007024:	41615252 	.word	0x41615252
 8007028:	61417272 	.word	0x61417272

0800702c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800702c:	b480      	push	{r7}
 800702e:	b083      	sub	sp, #12
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
 8007034:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	3b02      	subs	r3, #2
 800703a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	695b      	ldr	r3, [r3, #20]
 8007040:	3b02      	subs	r3, #2
 8007042:	683a      	ldr	r2, [r7, #0]
 8007044:	429a      	cmp	r2, r3
 8007046:	d301      	bcc.n	800704c <clust2sect+0x20>
 8007048:	2300      	movs	r3, #0
 800704a:	e008      	b.n	800705e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	895b      	ldrh	r3, [r3, #10]
 8007050:	461a      	mov	r2, r3
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	fb03 f202 	mul.w	r2, r3, r2
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800705c:	4413      	add	r3, r2
}
 800705e:	4618      	mov	r0, r3
 8007060:	370c      	adds	r7, #12
 8007062:	46bd      	mov	sp, r7
 8007064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007068:	4770      	bx	lr

0800706a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800706a:	b580      	push	{r7, lr}
 800706c:	b086      	sub	sp, #24
 800706e:	af00      	add	r7, sp, #0
 8007070:	6078      	str	r0, [r7, #4]
 8007072:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	2b01      	cmp	r3, #1
 800707e:	d904      	bls.n	800708a <get_fat+0x20>
 8007080:	693b      	ldr	r3, [r7, #16]
 8007082:	695b      	ldr	r3, [r3, #20]
 8007084:	683a      	ldr	r2, [r7, #0]
 8007086:	429a      	cmp	r2, r3
 8007088:	d302      	bcc.n	8007090 <get_fat+0x26>
		val = 1;	/* Internal error */
 800708a:	2301      	movs	r3, #1
 800708c:	617b      	str	r3, [r7, #20]
 800708e:	e08f      	b.n	80071b0 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007090:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007094:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8007096:	693b      	ldr	r3, [r7, #16]
 8007098:	781b      	ldrb	r3, [r3, #0]
 800709a:	2b03      	cmp	r3, #3
 800709c:	d062      	beq.n	8007164 <get_fat+0xfa>
 800709e:	2b03      	cmp	r3, #3
 80070a0:	dc7c      	bgt.n	800719c <get_fat+0x132>
 80070a2:	2b01      	cmp	r3, #1
 80070a4:	d002      	beq.n	80070ac <get_fat+0x42>
 80070a6:	2b02      	cmp	r3, #2
 80070a8:	d042      	beq.n	8007130 <get_fat+0xc6>
 80070aa:	e077      	b.n	800719c <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	60fb      	str	r3, [r7, #12]
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	085b      	lsrs	r3, r3, #1
 80070b4:	68fa      	ldr	r2, [r7, #12]
 80070b6:	4413      	add	r3, r2
 80070b8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80070ba:	693b      	ldr	r3, [r7, #16]
 80070bc:	6a1a      	ldr	r2, [r3, #32]
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	0a5b      	lsrs	r3, r3, #9
 80070c2:	4413      	add	r3, r2
 80070c4:	4619      	mov	r1, r3
 80070c6:	6938      	ldr	r0, [r7, #16]
 80070c8:	f7ff ff14 	bl	8006ef4 <move_window>
 80070cc:	4603      	mov	r3, r0
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d167      	bne.n	80071a2 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	1c5a      	adds	r2, r3, #1
 80070d6:	60fa      	str	r2, [r7, #12]
 80070d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070dc:	693a      	ldr	r2, [r7, #16]
 80070de:	4413      	add	r3, r2
 80070e0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80070e4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80070e6:	693b      	ldr	r3, [r7, #16]
 80070e8:	6a1a      	ldr	r2, [r3, #32]
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	0a5b      	lsrs	r3, r3, #9
 80070ee:	4413      	add	r3, r2
 80070f0:	4619      	mov	r1, r3
 80070f2:	6938      	ldr	r0, [r7, #16]
 80070f4:	f7ff fefe 	bl	8006ef4 <move_window>
 80070f8:	4603      	mov	r3, r0
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d153      	bne.n	80071a6 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007104:	693a      	ldr	r2, [r7, #16]
 8007106:	4413      	add	r3, r2
 8007108:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800710c:	021b      	lsls	r3, r3, #8
 800710e:	461a      	mov	r2, r3
 8007110:	68bb      	ldr	r3, [r7, #8]
 8007112:	4313      	orrs	r3, r2
 8007114:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	f003 0301 	and.w	r3, r3, #1
 800711c:	2b00      	cmp	r3, #0
 800711e:	d002      	beq.n	8007126 <get_fat+0xbc>
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	091b      	lsrs	r3, r3, #4
 8007124:	e002      	b.n	800712c <get_fat+0xc2>
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800712c:	617b      	str	r3, [r7, #20]
			break;
 800712e:	e03f      	b.n	80071b0 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007130:	693b      	ldr	r3, [r7, #16]
 8007132:	6a1a      	ldr	r2, [r3, #32]
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	0a1b      	lsrs	r3, r3, #8
 8007138:	4413      	add	r3, r2
 800713a:	4619      	mov	r1, r3
 800713c:	6938      	ldr	r0, [r7, #16]
 800713e:	f7ff fed9 	bl	8006ef4 <move_window>
 8007142:	4603      	mov	r3, r0
 8007144:	2b00      	cmp	r3, #0
 8007146:	d130      	bne.n	80071aa <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8007148:	693b      	ldr	r3, [r7, #16]
 800714a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	005b      	lsls	r3, r3, #1
 8007152:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8007156:	4413      	add	r3, r2
 8007158:	4618      	mov	r0, r3
 800715a:	f7ff fc1b 	bl	8006994 <ld_word>
 800715e:	4603      	mov	r3, r0
 8007160:	617b      	str	r3, [r7, #20]
			break;
 8007162:	e025      	b.n	80071b0 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007164:	693b      	ldr	r3, [r7, #16]
 8007166:	6a1a      	ldr	r2, [r3, #32]
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	09db      	lsrs	r3, r3, #7
 800716c:	4413      	add	r3, r2
 800716e:	4619      	mov	r1, r3
 8007170:	6938      	ldr	r0, [r7, #16]
 8007172:	f7ff febf 	bl	8006ef4 <move_window>
 8007176:	4603      	mov	r3, r0
 8007178:	2b00      	cmp	r3, #0
 800717a:	d118      	bne.n	80071ae <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800717c:	693b      	ldr	r3, [r7, #16]
 800717e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007182:	683b      	ldr	r3, [r7, #0]
 8007184:	009b      	lsls	r3, r3, #2
 8007186:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800718a:	4413      	add	r3, r2
 800718c:	4618      	mov	r0, r3
 800718e:	f7ff fc19 	bl	80069c4 <ld_dword>
 8007192:	4603      	mov	r3, r0
 8007194:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007198:	617b      	str	r3, [r7, #20]
			break;
 800719a:	e009      	b.n	80071b0 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800719c:	2301      	movs	r3, #1
 800719e:	617b      	str	r3, [r7, #20]
 80071a0:	e006      	b.n	80071b0 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80071a2:	bf00      	nop
 80071a4:	e004      	b.n	80071b0 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80071a6:	bf00      	nop
 80071a8:	e002      	b.n	80071b0 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80071aa:	bf00      	nop
 80071ac:	e000      	b.n	80071b0 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80071ae:	bf00      	nop
		}
	}

	return val;
 80071b0:	697b      	ldr	r3, [r7, #20]
}
 80071b2:	4618      	mov	r0, r3
 80071b4:	3718      	adds	r7, #24
 80071b6:	46bd      	mov	sp, r7
 80071b8:	bd80      	pop	{r7, pc}

080071ba <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80071ba:	b590      	push	{r4, r7, lr}
 80071bc:	b089      	sub	sp, #36	; 0x24
 80071be:	af00      	add	r7, sp, #0
 80071c0:	60f8      	str	r0, [r7, #12]
 80071c2:	60b9      	str	r1, [r7, #8]
 80071c4:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80071c6:	2302      	movs	r3, #2
 80071c8:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80071ca:	68bb      	ldr	r3, [r7, #8]
 80071cc:	2b01      	cmp	r3, #1
 80071ce:	f240 80d9 	bls.w	8007384 <put_fat+0x1ca>
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	695b      	ldr	r3, [r3, #20]
 80071d6:	68ba      	ldr	r2, [r7, #8]
 80071d8:	429a      	cmp	r2, r3
 80071da:	f080 80d3 	bcs.w	8007384 <put_fat+0x1ca>
		switch (fs->fs_type) {
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	781b      	ldrb	r3, [r3, #0]
 80071e2:	2b03      	cmp	r3, #3
 80071e4:	f000 8096 	beq.w	8007314 <put_fat+0x15a>
 80071e8:	2b03      	cmp	r3, #3
 80071ea:	f300 80cb 	bgt.w	8007384 <put_fat+0x1ca>
 80071ee:	2b01      	cmp	r3, #1
 80071f0:	d002      	beq.n	80071f8 <put_fat+0x3e>
 80071f2:	2b02      	cmp	r3, #2
 80071f4:	d06e      	beq.n	80072d4 <put_fat+0x11a>
 80071f6:	e0c5      	b.n	8007384 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80071f8:	68bb      	ldr	r3, [r7, #8]
 80071fa:	61bb      	str	r3, [r7, #24]
 80071fc:	69bb      	ldr	r3, [r7, #24]
 80071fe:	085b      	lsrs	r3, r3, #1
 8007200:	69ba      	ldr	r2, [r7, #24]
 8007202:	4413      	add	r3, r2
 8007204:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	6a1a      	ldr	r2, [r3, #32]
 800720a:	69bb      	ldr	r3, [r7, #24]
 800720c:	0a5b      	lsrs	r3, r3, #9
 800720e:	4413      	add	r3, r2
 8007210:	4619      	mov	r1, r3
 8007212:	68f8      	ldr	r0, [r7, #12]
 8007214:	f7ff fe6e 	bl	8006ef4 <move_window>
 8007218:	4603      	mov	r3, r0
 800721a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800721c:	7ffb      	ldrb	r3, [r7, #31]
 800721e:	2b00      	cmp	r3, #0
 8007220:	f040 80a9 	bne.w	8007376 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800722a:	69bb      	ldr	r3, [r7, #24]
 800722c:	1c59      	adds	r1, r3, #1
 800722e:	61b9      	str	r1, [r7, #24]
 8007230:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007234:	4413      	add	r3, r2
 8007236:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	f003 0301 	and.w	r3, r3, #1
 800723e:	2b00      	cmp	r3, #0
 8007240:	d00d      	beq.n	800725e <put_fat+0xa4>
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	781b      	ldrb	r3, [r3, #0]
 8007246:	b25b      	sxtb	r3, r3
 8007248:	f003 030f 	and.w	r3, r3, #15
 800724c:	b25a      	sxtb	r2, r3
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	b2db      	uxtb	r3, r3
 8007252:	011b      	lsls	r3, r3, #4
 8007254:	b25b      	sxtb	r3, r3
 8007256:	4313      	orrs	r3, r2
 8007258:	b25b      	sxtb	r3, r3
 800725a:	b2db      	uxtb	r3, r3
 800725c:	e001      	b.n	8007262 <put_fat+0xa8>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	b2db      	uxtb	r3, r3
 8007262:	697a      	ldr	r2, [r7, #20]
 8007264:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	2201      	movs	r2, #1
 800726a:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	6a1a      	ldr	r2, [r3, #32]
 8007270:	69bb      	ldr	r3, [r7, #24]
 8007272:	0a5b      	lsrs	r3, r3, #9
 8007274:	4413      	add	r3, r2
 8007276:	4619      	mov	r1, r3
 8007278:	68f8      	ldr	r0, [r7, #12]
 800727a:	f7ff fe3b 	bl	8006ef4 <move_window>
 800727e:	4603      	mov	r3, r0
 8007280:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007282:	7ffb      	ldrb	r3, [r7, #31]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d178      	bne.n	800737a <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800728e:	69bb      	ldr	r3, [r7, #24]
 8007290:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007294:	4413      	add	r3, r2
 8007296:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	f003 0301 	and.w	r3, r3, #1
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d003      	beq.n	80072aa <put_fat+0xf0>
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	091b      	lsrs	r3, r3, #4
 80072a6:	b2db      	uxtb	r3, r3
 80072a8:	e00e      	b.n	80072c8 <put_fat+0x10e>
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	781b      	ldrb	r3, [r3, #0]
 80072ae:	b25b      	sxtb	r3, r3
 80072b0:	f023 030f 	bic.w	r3, r3, #15
 80072b4:	b25a      	sxtb	r2, r3
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	0a1b      	lsrs	r3, r3, #8
 80072ba:	b25b      	sxtb	r3, r3
 80072bc:	f003 030f 	and.w	r3, r3, #15
 80072c0:	b25b      	sxtb	r3, r3
 80072c2:	4313      	orrs	r3, r2
 80072c4:	b25b      	sxtb	r3, r3
 80072c6:	b2db      	uxtb	r3, r3
 80072c8:	697a      	ldr	r2, [r7, #20]
 80072ca:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	2201      	movs	r2, #1
 80072d0:	70da      	strb	r2, [r3, #3]
			break;
 80072d2:	e057      	b.n	8007384 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	6a1a      	ldr	r2, [r3, #32]
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	0a1b      	lsrs	r3, r3, #8
 80072dc:	4413      	add	r3, r2
 80072de:	4619      	mov	r1, r3
 80072e0:	68f8      	ldr	r0, [r7, #12]
 80072e2:	f7ff fe07 	bl	8006ef4 <move_window>
 80072e6:	4603      	mov	r3, r0
 80072e8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80072ea:	7ffb      	ldrb	r3, [r7, #31]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d146      	bne.n	800737e <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80072f6:	68bb      	ldr	r3, [r7, #8]
 80072f8:	005b      	lsls	r3, r3, #1
 80072fa:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80072fe:	4413      	add	r3, r2
 8007300:	687a      	ldr	r2, [r7, #4]
 8007302:	b292      	uxth	r2, r2
 8007304:	4611      	mov	r1, r2
 8007306:	4618      	mov	r0, r3
 8007308:	f7ff fb7f 	bl	8006a0a <st_word>
			fs->wflag = 1;
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	2201      	movs	r2, #1
 8007310:	70da      	strb	r2, [r3, #3]
			break;
 8007312:	e037      	b.n	8007384 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	6a1a      	ldr	r2, [r3, #32]
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	09db      	lsrs	r3, r3, #7
 800731c:	4413      	add	r3, r2
 800731e:	4619      	mov	r1, r3
 8007320:	68f8      	ldr	r0, [r7, #12]
 8007322:	f7ff fde7 	bl	8006ef4 <move_window>
 8007326:	4603      	mov	r3, r0
 8007328:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800732a:	7ffb      	ldrb	r3, [r7, #31]
 800732c:	2b00      	cmp	r3, #0
 800732e:	d128      	bne.n	8007382 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800733c:	68bb      	ldr	r3, [r7, #8]
 800733e:	009b      	lsls	r3, r3, #2
 8007340:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8007344:	4413      	add	r3, r2
 8007346:	4618      	mov	r0, r3
 8007348:	f7ff fb3c 	bl	80069c4 <ld_dword>
 800734c:	4603      	mov	r3, r0
 800734e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007352:	4323      	orrs	r3, r4
 8007354:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800735c:	68bb      	ldr	r3, [r7, #8]
 800735e:	009b      	lsls	r3, r3, #2
 8007360:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8007364:	4413      	add	r3, r2
 8007366:	6879      	ldr	r1, [r7, #4]
 8007368:	4618      	mov	r0, r3
 800736a:	f7ff fb69 	bl	8006a40 <st_dword>
			fs->wflag = 1;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	2201      	movs	r2, #1
 8007372:	70da      	strb	r2, [r3, #3]
			break;
 8007374:	e006      	b.n	8007384 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8007376:	bf00      	nop
 8007378:	e004      	b.n	8007384 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800737a:	bf00      	nop
 800737c:	e002      	b.n	8007384 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800737e:	bf00      	nop
 8007380:	e000      	b.n	8007384 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8007382:	bf00      	nop
		}
	}
	return res;
 8007384:	7ffb      	ldrb	r3, [r7, #31]
}
 8007386:	4618      	mov	r0, r3
 8007388:	3724      	adds	r7, #36	; 0x24
 800738a:	46bd      	mov	sp, r7
 800738c:	bd90      	pop	{r4, r7, pc}

0800738e <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800738e:	b580      	push	{r7, lr}
 8007390:	b088      	sub	sp, #32
 8007392:	af00      	add	r7, sp, #0
 8007394:	60f8      	str	r0, [r7, #12]
 8007396:	60b9      	str	r1, [r7, #8]
 8007398:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800739a:	2300      	movs	r3, #0
 800739c:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80073a4:	68bb      	ldr	r3, [r7, #8]
 80073a6:	2b01      	cmp	r3, #1
 80073a8:	d904      	bls.n	80073b4 <remove_chain+0x26>
 80073aa:	69bb      	ldr	r3, [r7, #24]
 80073ac:	695b      	ldr	r3, [r3, #20]
 80073ae:	68ba      	ldr	r2, [r7, #8]
 80073b0:	429a      	cmp	r2, r3
 80073b2:	d301      	bcc.n	80073b8 <remove_chain+0x2a>
 80073b4:	2302      	movs	r3, #2
 80073b6:	e04b      	b.n	8007450 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d00c      	beq.n	80073d8 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80073be:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80073c2:	6879      	ldr	r1, [r7, #4]
 80073c4:	69b8      	ldr	r0, [r7, #24]
 80073c6:	f7ff fef8 	bl	80071ba <put_fat>
 80073ca:	4603      	mov	r3, r0
 80073cc:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80073ce:	7ffb      	ldrb	r3, [r7, #31]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d001      	beq.n	80073d8 <remove_chain+0x4a>
 80073d4:	7ffb      	ldrb	r3, [r7, #31]
 80073d6:	e03b      	b.n	8007450 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80073d8:	68b9      	ldr	r1, [r7, #8]
 80073da:	68f8      	ldr	r0, [r7, #12]
 80073dc:	f7ff fe45 	bl	800706a <get_fat>
 80073e0:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80073e2:	697b      	ldr	r3, [r7, #20]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d031      	beq.n	800744c <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80073e8:	697b      	ldr	r3, [r7, #20]
 80073ea:	2b01      	cmp	r3, #1
 80073ec:	d101      	bne.n	80073f2 <remove_chain+0x64>
 80073ee:	2302      	movs	r3, #2
 80073f0:	e02e      	b.n	8007450 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80073f2:	697b      	ldr	r3, [r7, #20]
 80073f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80073f8:	d101      	bne.n	80073fe <remove_chain+0x70>
 80073fa:	2301      	movs	r3, #1
 80073fc:	e028      	b.n	8007450 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80073fe:	2200      	movs	r2, #0
 8007400:	68b9      	ldr	r1, [r7, #8]
 8007402:	69b8      	ldr	r0, [r7, #24]
 8007404:	f7ff fed9 	bl	80071ba <put_fat>
 8007408:	4603      	mov	r3, r0
 800740a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800740c:	7ffb      	ldrb	r3, [r7, #31]
 800740e:	2b00      	cmp	r3, #0
 8007410:	d001      	beq.n	8007416 <remove_chain+0x88>
 8007412:	7ffb      	ldrb	r3, [r7, #31]
 8007414:	e01c      	b.n	8007450 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8007416:	69bb      	ldr	r3, [r7, #24]
 8007418:	691a      	ldr	r2, [r3, #16]
 800741a:	69bb      	ldr	r3, [r7, #24]
 800741c:	695b      	ldr	r3, [r3, #20]
 800741e:	3b02      	subs	r3, #2
 8007420:	429a      	cmp	r2, r3
 8007422:	d20b      	bcs.n	800743c <remove_chain+0xae>
			fs->free_clst++;
 8007424:	69bb      	ldr	r3, [r7, #24]
 8007426:	691b      	ldr	r3, [r3, #16]
 8007428:	1c5a      	adds	r2, r3, #1
 800742a:	69bb      	ldr	r3, [r7, #24]
 800742c:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800742e:	69bb      	ldr	r3, [r7, #24]
 8007430:	791b      	ldrb	r3, [r3, #4]
 8007432:	f043 0301 	orr.w	r3, r3, #1
 8007436:	b2da      	uxtb	r2, r3
 8007438:	69bb      	ldr	r3, [r7, #24]
 800743a:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800743c:	697b      	ldr	r3, [r7, #20]
 800743e:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8007440:	69bb      	ldr	r3, [r7, #24]
 8007442:	695b      	ldr	r3, [r3, #20]
 8007444:	68ba      	ldr	r2, [r7, #8]
 8007446:	429a      	cmp	r2, r3
 8007448:	d3c6      	bcc.n	80073d8 <remove_chain+0x4a>
 800744a:	e000      	b.n	800744e <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800744c:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800744e:	2300      	movs	r3, #0
}
 8007450:	4618      	mov	r0, r3
 8007452:	3720      	adds	r7, #32
 8007454:	46bd      	mov	sp, r7
 8007456:	bd80      	pop	{r7, pc}

08007458 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b088      	sub	sp, #32
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
 8007460:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d10d      	bne.n	800748a <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800746e:	693b      	ldr	r3, [r7, #16]
 8007470:	68db      	ldr	r3, [r3, #12]
 8007472:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8007474:	69bb      	ldr	r3, [r7, #24]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d004      	beq.n	8007484 <create_chain+0x2c>
 800747a:	693b      	ldr	r3, [r7, #16]
 800747c:	695b      	ldr	r3, [r3, #20]
 800747e:	69ba      	ldr	r2, [r7, #24]
 8007480:	429a      	cmp	r2, r3
 8007482:	d31b      	bcc.n	80074bc <create_chain+0x64>
 8007484:	2301      	movs	r3, #1
 8007486:	61bb      	str	r3, [r7, #24]
 8007488:	e018      	b.n	80074bc <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800748a:	6839      	ldr	r1, [r7, #0]
 800748c:	6878      	ldr	r0, [r7, #4]
 800748e:	f7ff fdec 	bl	800706a <get_fat>
 8007492:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	2b01      	cmp	r3, #1
 8007498:	d801      	bhi.n	800749e <create_chain+0x46>
 800749a:	2301      	movs	r3, #1
 800749c:	e070      	b.n	8007580 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80074a4:	d101      	bne.n	80074aa <create_chain+0x52>
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	e06a      	b.n	8007580 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80074aa:	693b      	ldr	r3, [r7, #16]
 80074ac:	695b      	ldr	r3, [r3, #20]
 80074ae:	68fa      	ldr	r2, [r7, #12]
 80074b0:	429a      	cmp	r2, r3
 80074b2:	d201      	bcs.n	80074b8 <create_chain+0x60>
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	e063      	b.n	8007580 <create_chain+0x128>
		scl = clst;
 80074b8:	683b      	ldr	r3, [r7, #0]
 80074ba:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80074bc:	69bb      	ldr	r3, [r7, #24]
 80074be:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80074c0:	69fb      	ldr	r3, [r7, #28]
 80074c2:	3301      	adds	r3, #1
 80074c4:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80074c6:	693b      	ldr	r3, [r7, #16]
 80074c8:	695b      	ldr	r3, [r3, #20]
 80074ca:	69fa      	ldr	r2, [r7, #28]
 80074cc:	429a      	cmp	r2, r3
 80074ce:	d307      	bcc.n	80074e0 <create_chain+0x88>
				ncl = 2;
 80074d0:	2302      	movs	r3, #2
 80074d2:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80074d4:	69fa      	ldr	r2, [r7, #28]
 80074d6:	69bb      	ldr	r3, [r7, #24]
 80074d8:	429a      	cmp	r2, r3
 80074da:	d901      	bls.n	80074e0 <create_chain+0x88>
 80074dc:	2300      	movs	r3, #0
 80074de:	e04f      	b.n	8007580 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80074e0:	69f9      	ldr	r1, [r7, #28]
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f7ff fdc1 	bl	800706a <get_fat>
 80074e8:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d00e      	beq.n	800750e <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	2b01      	cmp	r3, #1
 80074f4:	d003      	beq.n	80074fe <create_chain+0xa6>
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80074fc:	d101      	bne.n	8007502 <create_chain+0xaa>
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	e03e      	b.n	8007580 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8007502:	69fa      	ldr	r2, [r7, #28]
 8007504:	69bb      	ldr	r3, [r7, #24]
 8007506:	429a      	cmp	r2, r3
 8007508:	d1da      	bne.n	80074c0 <create_chain+0x68>
 800750a:	2300      	movs	r3, #0
 800750c:	e038      	b.n	8007580 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800750e:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8007510:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007514:	69f9      	ldr	r1, [r7, #28]
 8007516:	6938      	ldr	r0, [r7, #16]
 8007518:	f7ff fe4f 	bl	80071ba <put_fat>
 800751c:	4603      	mov	r3, r0
 800751e:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8007520:	7dfb      	ldrb	r3, [r7, #23]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d109      	bne.n	800753a <create_chain+0xe2>
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d006      	beq.n	800753a <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800752c:	69fa      	ldr	r2, [r7, #28]
 800752e:	6839      	ldr	r1, [r7, #0]
 8007530:	6938      	ldr	r0, [r7, #16]
 8007532:	f7ff fe42 	bl	80071ba <put_fat>
 8007536:	4603      	mov	r3, r0
 8007538:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800753a:	7dfb      	ldrb	r3, [r7, #23]
 800753c:	2b00      	cmp	r3, #0
 800753e:	d116      	bne.n	800756e <create_chain+0x116>
		fs->last_clst = ncl;
 8007540:	693b      	ldr	r3, [r7, #16]
 8007542:	69fa      	ldr	r2, [r7, #28]
 8007544:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8007546:	693b      	ldr	r3, [r7, #16]
 8007548:	691a      	ldr	r2, [r3, #16]
 800754a:	693b      	ldr	r3, [r7, #16]
 800754c:	695b      	ldr	r3, [r3, #20]
 800754e:	3b02      	subs	r3, #2
 8007550:	429a      	cmp	r2, r3
 8007552:	d804      	bhi.n	800755e <create_chain+0x106>
 8007554:	693b      	ldr	r3, [r7, #16]
 8007556:	691b      	ldr	r3, [r3, #16]
 8007558:	1e5a      	subs	r2, r3, #1
 800755a:	693b      	ldr	r3, [r7, #16]
 800755c:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800755e:	693b      	ldr	r3, [r7, #16]
 8007560:	791b      	ldrb	r3, [r3, #4]
 8007562:	f043 0301 	orr.w	r3, r3, #1
 8007566:	b2da      	uxtb	r2, r3
 8007568:	693b      	ldr	r3, [r7, #16]
 800756a:	711a      	strb	r2, [r3, #4]
 800756c:	e007      	b.n	800757e <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800756e:	7dfb      	ldrb	r3, [r7, #23]
 8007570:	2b01      	cmp	r3, #1
 8007572:	d102      	bne.n	800757a <create_chain+0x122>
 8007574:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007578:	e000      	b.n	800757c <create_chain+0x124>
 800757a:	2301      	movs	r3, #1
 800757c:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800757e:	69fb      	ldr	r3, [r7, #28]
}
 8007580:	4618      	mov	r0, r3
 8007582:	3720      	adds	r7, #32
 8007584:	46bd      	mov	sp, r7
 8007586:	bd80      	pop	{r7, pc}

08007588 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8007588:	b480      	push	{r7}
 800758a:	b087      	sub	sp, #28
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
 8007590:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800759c:	3304      	adds	r3, #4
 800759e:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	0a5b      	lsrs	r3, r3, #9
 80075a4:	68fa      	ldr	r2, [r7, #12]
 80075a6:	8952      	ldrh	r2, [r2, #10]
 80075a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80075ac:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80075ae:	693b      	ldr	r3, [r7, #16]
 80075b0:	1d1a      	adds	r2, r3, #4
 80075b2:	613a      	str	r2, [r7, #16]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80075b8:	68bb      	ldr	r3, [r7, #8]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d101      	bne.n	80075c2 <clmt_clust+0x3a>
 80075be:	2300      	movs	r3, #0
 80075c0:	e010      	b.n	80075e4 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 80075c2:	697a      	ldr	r2, [r7, #20]
 80075c4:	68bb      	ldr	r3, [r7, #8]
 80075c6:	429a      	cmp	r2, r3
 80075c8:	d307      	bcc.n	80075da <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 80075ca:	697a      	ldr	r2, [r7, #20]
 80075cc:	68bb      	ldr	r3, [r7, #8]
 80075ce:	1ad3      	subs	r3, r2, r3
 80075d0:	617b      	str	r3, [r7, #20]
 80075d2:	693b      	ldr	r3, [r7, #16]
 80075d4:	3304      	adds	r3, #4
 80075d6:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80075d8:	e7e9      	b.n	80075ae <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80075da:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80075dc:	693b      	ldr	r3, [r7, #16]
 80075de:	681a      	ldr	r2, [r3, #0]
 80075e0:	697b      	ldr	r3, [r7, #20]
 80075e2:	4413      	add	r3, r2
}
 80075e4:	4618      	mov	r0, r3
 80075e6:	371c      	adds	r7, #28
 80075e8:	46bd      	mov	sp, r7
 80075ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ee:	4770      	bx	lr

080075f0 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b086      	sub	sp, #24
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
 80075f8:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007606:	d204      	bcs.n	8007612 <dir_sdi+0x22>
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	f003 031f 	and.w	r3, r3, #31
 800760e:	2b00      	cmp	r3, #0
 8007610:	d001      	beq.n	8007616 <dir_sdi+0x26>
		return FR_INT_ERR;
 8007612:	2302      	movs	r3, #2
 8007614:	e063      	b.n	80076de <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	683a      	ldr	r2, [r7, #0]
 800761a:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	689b      	ldr	r3, [r3, #8]
 8007620:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8007622:	697b      	ldr	r3, [r7, #20]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d106      	bne.n	8007636 <dir_sdi+0x46>
 8007628:	693b      	ldr	r3, [r7, #16]
 800762a:	781b      	ldrb	r3, [r3, #0]
 800762c:	2b02      	cmp	r3, #2
 800762e:	d902      	bls.n	8007636 <dir_sdi+0x46>
		clst = fs->dirbase;
 8007630:	693b      	ldr	r3, [r7, #16]
 8007632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007634:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8007636:	697b      	ldr	r3, [r7, #20]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d10c      	bne.n	8007656 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	095b      	lsrs	r3, r3, #5
 8007640:	693a      	ldr	r2, [r7, #16]
 8007642:	8912      	ldrh	r2, [r2, #8]
 8007644:	4293      	cmp	r3, r2
 8007646:	d301      	bcc.n	800764c <dir_sdi+0x5c>
 8007648:	2302      	movs	r3, #2
 800764a:	e048      	b.n	80076de <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800764c:	693b      	ldr	r3, [r7, #16]
 800764e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	61da      	str	r2, [r3, #28]
 8007654:	e029      	b.n	80076aa <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8007656:	693b      	ldr	r3, [r7, #16]
 8007658:	895b      	ldrh	r3, [r3, #10]
 800765a:	025b      	lsls	r3, r3, #9
 800765c:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800765e:	e019      	b.n	8007694 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	6979      	ldr	r1, [r7, #20]
 8007664:	4618      	mov	r0, r3
 8007666:	f7ff fd00 	bl	800706a <get_fat>
 800766a:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800766c:	697b      	ldr	r3, [r7, #20]
 800766e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007672:	d101      	bne.n	8007678 <dir_sdi+0x88>
 8007674:	2301      	movs	r3, #1
 8007676:	e032      	b.n	80076de <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	2b01      	cmp	r3, #1
 800767c:	d904      	bls.n	8007688 <dir_sdi+0x98>
 800767e:	693b      	ldr	r3, [r7, #16]
 8007680:	695b      	ldr	r3, [r3, #20]
 8007682:	697a      	ldr	r2, [r7, #20]
 8007684:	429a      	cmp	r2, r3
 8007686:	d301      	bcc.n	800768c <dir_sdi+0x9c>
 8007688:	2302      	movs	r3, #2
 800768a:	e028      	b.n	80076de <dir_sdi+0xee>
			ofs -= csz;
 800768c:	683a      	ldr	r2, [r7, #0]
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	1ad3      	subs	r3, r2, r3
 8007692:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007694:	683a      	ldr	r2, [r7, #0]
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	429a      	cmp	r2, r3
 800769a:	d2e1      	bcs.n	8007660 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800769c:	6979      	ldr	r1, [r7, #20]
 800769e:	6938      	ldr	r0, [r7, #16]
 80076a0:	f7ff fcc4 	bl	800702c <clust2sect>
 80076a4:	4602      	mov	r2, r0
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	697a      	ldr	r2, [r7, #20]
 80076ae:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	69db      	ldr	r3, [r3, #28]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d101      	bne.n	80076bc <dir_sdi+0xcc>
 80076b8:	2302      	movs	r3, #2
 80076ba:	e010      	b.n	80076de <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	69da      	ldr	r2, [r3, #28]
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	0a5b      	lsrs	r3, r3, #9
 80076c4:	441a      	add	r2, r3
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80076ca:	693b      	ldr	r3, [r7, #16]
 80076cc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80076d0:	683b      	ldr	r3, [r7, #0]
 80076d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076d6:	441a      	add	r2, r3
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80076dc:	2300      	movs	r3, #0
}
 80076de:	4618      	mov	r0, r3
 80076e0:	3718      	adds	r7, #24
 80076e2:	46bd      	mov	sp, r7
 80076e4:	bd80      	pop	{r7, pc}

080076e6 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80076e6:	b580      	push	{r7, lr}
 80076e8:	b086      	sub	sp, #24
 80076ea:	af00      	add	r7, sp, #0
 80076ec:	6078      	str	r0, [r7, #4]
 80076ee:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	695b      	ldr	r3, [r3, #20]
 80076fa:	3320      	adds	r3, #32
 80076fc:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	69db      	ldr	r3, [r3, #28]
 8007702:	2b00      	cmp	r3, #0
 8007704:	d003      	beq.n	800770e <dir_next+0x28>
 8007706:	68bb      	ldr	r3, [r7, #8]
 8007708:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800770c:	d301      	bcc.n	8007712 <dir_next+0x2c>
 800770e:	2304      	movs	r3, #4
 8007710:	e0aa      	b.n	8007868 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8007712:	68bb      	ldr	r3, [r7, #8]
 8007714:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007718:	2b00      	cmp	r3, #0
 800771a:	f040 8098 	bne.w	800784e <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	69db      	ldr	r3, [r3, #28]
 8007722:	1c5a      	adds	r2, r3, #1
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	699b      	ldr	r3, [r3, #24]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d10b      	bne.n	8007748 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	095b      	lsrs	r3, r3, #5
 8007734:	68fa      	ldr	r2, [r7, #12]
 8007736:	8912      	ldrh	r2, [r2, #8]
 8007738:	4293      	cmp	r3, r2
 800773a:	f0c0 8088 	bcc.w	800784e <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	2200      	movs	r2, #0
 8007742:	61da      	str	r2, [r3, #28]
 8007744:	2304      	movs	r3, #4
 8007746:	e08f      	b.n	8007868 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	0a5b      	lsrs	r3, r3, #9
 800774c:	68fa      	ldr	r2, [r7, #12]
 800774e:	8952      	ldrh	r2, [r2, #10]
 8007750:	3a01      	subs	r2, #1
 8007752:	4013      	ands	r3, r2
 8007754:	2b00      	cmp	r3, #0
 8007756:	d17a      	bne.n	800784e <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8007758:	687a      	ldr	r2, [r7, #4]
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	699b      	ldr	r3, [r3, #24]
 800775e:	4619      	mov	r1, r3
 8007760:	4610      	mov	r0, r2
 8007762:	f7ff fc82 	bl	800706a <get_fat>
 8007766:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8007768:	697b      	ldr	r3, [r7, #20]
 800776a:	2b01      	cmp	r3, #1
 800776c:	d801      	bhi.n	8007772 <dir_next+0x8c>
 800776e:	2302      	movs	r3, #2
 8007770:	e07a      	b.n	8007868 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8007772:	697b      	ldr	r3, [r7, #20]
 8007774:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007778:	d101      	bne.n	800777e <dir_next+0x98>
 800777a:	2301      	movs	r3, #1
 800777c:	e074      	b.n	8007868 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	695b      	ldr	r3, [r3, #20]
 8007782:	697a      	ldr	r2, [r7, #20]
 8007784:	429a      	cmp	r2, r3
 8007786:	d358      	bcc.n	800783a <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d104      	bne.n	8007798 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2200      	movs	r2, #0
 8007792:	61da      	str	r2, [r3, #28]
 8007794:	2304      	movs	r3, #4
 8007796:	e067      	b.n	8007868 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8007798:	687a      	ldr	r2, [r7, #4]
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	699b      	ldr	r3, [r3, #24]
 800779e:	4619      	mov	r1, r3
 80077a0:	4610      	mov	r0, r2
 80077a2:	f7ff fe59 	bl	8007458 <create_chain>
 80077a6:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80077a8:	697b      	ldr	r3, [r7, #20]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d101      	bne.n	80077b2 <dir_next+0xcc>
 80077ae:	2307      	movs	r3, #7
 80077b0:	e05a      	b.n	8007868 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80077b2:	697b      	ldr	r3, [r7, #20]
 80077b4:	2b01      	cmp	r3, #1
 80077b6:	d101      	bne.n	80077bc <dir_next+0xd6>
 80077b8:	2302      	movs	r3, #2
 80077ba:	e055      	b.n	8007868 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80077bc:	697b      	ldr	r3, [r7, #20]
 80077be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80077c2:	d101      	bne.n	80077c8 <dir_next+0xe2>
 80077c4:	2301      	movs	r3, #1
 80077c6:	e04f      	b.n	8007868 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80077c8:	68f8      	ldr	r0, [r7, #12]
 80077ca:	f7ff fb4f 	bl	8006e6c <sync_window>
 80077ce:	4603      	mov	r3, r0
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d001      	beq.n	80077d8 <dir_next+0xf2>
 80077d4:	2301      	movs	r3, #1
 80077d6:	e047      	b.n	8007868 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	3330      	adds	r3, #48	; 0x30
 80077dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80077e0:	2100      	movs	r1, #0
 80077e2:	4618      	mov	r0, r3
 80077e4:	f7ff f979 	bl	8006ada <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80077e8:	2300      	movs	r3, #0
 80077ea:	613b      	str	r3, [r7, #16]
 80077ec:	6979      	ldr	r1, [r7, #20]
 80077ee:	68f8      	ldr	r0, [r7, #12]
 80077f0:	f7ff fc1c 	bl	800702c <clust2sect>
 80077f4:	4602      	mov	r2, r0
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	62da      	str	r2, [r3, #44]	; 0x2c
 80077fa:	e012      	b.n	8007822 <dir_next+0x13c>
						fs->wflag = 1;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	2201      	movs	r2, #1
 8007800:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8007802:	68f8      	ldr	r0, [r7, #12]
 8007804:	f7ff fb32 	bl	8006e6c <sync_window>
 8007808:	4603      	mov	r3, r0
 800780a:	2b00      	cmp	r3, #0
 800780c:	d001      	beq.n	8007812 <dir_next+0x12c>
 800780e:	2301      	movs	r3, #1
 8007810:	e02a      	b.n	8007868 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007812:	693b      	ldr	r3, [r7, #16]
 8007814:	3301      	adds	r3, #1
 8007816:	613b      	str	r3, [r7, #16]
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800781c:	1c5a      	adds	r2, r3, #1
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	62da      	str	r2, [r3, #44]	; 0x2c
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	895b      	ldrh	r3, [r3, #10]
 8007826:	461a      	mov	r2, r3
 8007828:	693b      	ldr	r3, [r7, #16]
 800782a:	4293      	cmp	r3, r2
 800782c:	d3e6      	bcc.n	80077fc <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007832:	693b      	ldr	r3, [r7, #16]
 8007834:	1ad2      	subs	r2, r2, r3
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	697a      	ldr	r2, [r7, #20]
 800783e:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8007840:	6979      	ldr	r1, [r7, #20]
 8007842:	68f8      	ldr	r0, [r7, #12]
 8007844:	f7ff fbf2 	bl	800702c <clust2sect>
 8007848:	4602      	mov	r2, r0
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	68ba      	ldr	r2, [r7, #8]
 8007852:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007860:	441a      	add	r2, r3
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007866:	2300      	movs	r3, #0
}
 8007868:	4618      	mov	r0, r3
 800786a:	3718      	adds	r7, #24
 800786c:	46bd      	mov	sp, r7
 800786e:	bd80      	pop	{r7, pc}

08007870 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b086      	sub	sp, #24
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
 8007878:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8007880:	2100      	movs	r1, #0
 8007882:	6878      	ldr	r0, [r7, #4]
 8007884:	f7ff feb4 	bl	80075f0 <dir_sdi>
 8007888:	4603      	mov	r3, r0
 800788a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800788c:	7dfb      	ldrb	r3, [r7, #23]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d12b      	bne.n	80078ea <dir_alloc+0x7a>
		n = 0;
 8007892:	2300      	movs	r3, #0
 8007894:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	69db      	ldr	r3, [r3, #28]
 800789a:	4619      	mov	r1, r3
 800789c:	68f8      	ldr	r0, [r7, #12]
 800789e:	f7ff fb29 	bl	8006ef4 <move_window>
 80078a2:	4603      	mov	r3, r0
 80078a4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80078a6:	7dfb      	ldrb	r3, [r7, #23]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d11d      	bne.n	80078e8 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6a1b      	ldr	r3, [r3, #32]
 80078b0:	781b      	ldrb	r3, [r3, #0]
 80078b2:	2be5      	cmp	r3, #229	; 0xe5
 80078b4:	d004      	beq.n	80078c0 <dir_alloc+0x50>
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6a1b      	ldr	r3, [r3, #32]
 80078ba:	781b      	ldrb	r3, [r3, #0]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d107      	bne.n	80078d0 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80078c0:	693b      	ldr	r3, [r7, #16]
 80078c2:	3301      	adds	r3, #1
 80078c4:	613b      	str	r3, [r7, #16]
 80078c6:	693a      	ldr	r2, [r7, #16]
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	429a      	cmp	r2, r3
 80078cc:	d102      	bne.n	80078d4 <dir_alloc+0x64>
 80078ce:	e00c      	b.n	80078ea <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80078d0:	2300      	movs	r3, #0
 80078d2:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80078d4:	2101      	movs	r1, #1
 80078d6:	6878      	ldr	r0, [r7, #4]
 80078d8:	f7ff ff05 	bl	80076e6 <dir_next>
 80078dc:	4603      	mov	r3, r0
 80078de:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80078e0:	7dfb      	ldrb	r3, [r7, #23]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d0d7      	beq.n	8007896 <dir_alloc+0x26>
 80078e6:	e000      	b.n	80078ea <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80078e8:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80078ea:	7dfb      	ldrb	r3, [r7, #23]
 80078ec:	2b04      	cmp	r3, #4
 80078ee:	d101      	bne.n	80078f4 <dir_alloc+0x84>
 80078f0:	2307      	movs	r3, #7
 80078f2:	75fb      	strb	r3, [r7, #23]
	return res;
 80078f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80078f6:	4618      	mov	r0, r3
 80078f8:	3718      	adds	r7, #24
 80078fa:	46bd      	mov	sp, r7
 80078fc:	bd80      	pop	{r7, pc}

080078fe <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80078fe:	b580      	push	{r7, lr}
 8007900:	b084      	sub	sp, #16
 8007902:	af00      	add	r7, sp, #0
 8007904:	6078      	str	r0, [r7, #4]
 8007906:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	331a      	adds	r3, #26
 800790c:	4618      	mov	r0, r3
 800790e:	f7ff f841 	bl	8006994 <ld_word>
 8007912:	4603      	mov	r3, r0
 8007914:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	781b      	ldrb	r3, [r3, #0]
 800791a:	2b03      	cmp	r3, #3
 800791c:	d109      	bne.n	8007932 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	3314      	adds	r3, #20
 8007922:	4618      	mov	r0, r3
 8007924:	f7ff f836 	bl	8006994 <ld_word>
 8007928:	4603      	mov	r3, r0
 800792a:	041b      	lsls	r3, r3, #16
 800792c:	68fa      	ldr	r2, [r7, #12]
 800792e:	4313      	orrs	r3, r2
 8007930:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8007932:	68fb      	ldr	r3, [r7, #12]
}
 8007934:	4618      	mov	r0, r3
 8007936:	3710      	adds	r7, #16
 8007938:	46bd      	mov	sp, r7
 800793a:	bd80      	pop	{r7, pc}

0800793c <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b084      	sub	sp, #16
 8007940:	af00      	add	r7, sp, #0
 8007942:	60f8      	str	r0, [r7, #12]
 8007944:	60b9      	str	r1, [r7, #8]
 8007946:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8007948:	68bb      	ldr	r3, [r7, #8]
 800794a:	331a      	adds	r3, #26
 800794c:	687a      	ldr	r2, [r7, #4]
 800794e:	b292      	uxth	r2, r2
 8007950:	4611      	mov	r1, r2
 8007952:	4618      	mov	r0, r3
 8007954:	f7ff f859 	bl	8006a0a <st_word>
	if (fs->fs_type == FS_FAT32) {
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	781b      	ldrb	r3, [r3, #0]
 800795c:	2b03      	cmp	r3, #3
 800795e:	d109      	bne.n	8007974 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8007960:	68bb      	ldr	r3, [r7, #8]
 8007962:	f103 0214 	add.w	r2, r3, #20
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	0c1b      	lsrs	r3, r3, #16
 800796a:	b29b      	uxth	r3, r3
 800796c:	4619      	mov	r1, r3
 800796e:	4610      	mov	r0, r2
 8007970:	f7ff f84b 	bl	8006a0a <st_word>
	}
}
 8007974:	bf00      	nop
 8007976:	3710      	adds	r7, #16
 8007978:	46bd      	mov	sp, r7
 800797a:	bd80      	pop	{r7, pc}

0800797c <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b086      	sub	sp, #24
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800798a:	2100      	movs	r1, #0
 800798c:	6878      	ldr	r0, [r7, #4]
 800798e:	f7ff fe2f 	bl	80075f0 <dir_sdi>
 8007992:	4603      	mov	r3, r0
 8007994:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8007996:	7dfb      	ldrb	r3, [r7, #23]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d001      	beq.n	80079a0 <dir_find+0x24>
 800799c:	7dfb      	ldrb	r3, [r7, #23]
 800799e:	e03e      	b.n	8007a1e <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	69db      	ldr	r3, [r3, #28]
 80079a4:	4619      	mov	r1, r3
 80079a6:	6938      	ldr	r0, [r7, #16]
 80079a8:	f7ff faa4 	bl	8006ef4 <move_window>
 80079ac:	4603      	mov	r3, r0
 80079ae:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80079b0:	7dfb      	ldrb	r3, [r7, #23]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d12f      	bne.n	8007a16 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6a1b      	ldr	r3, [r3, #32]
 80079ba:	781b      	ldrb	r3, [r3, #0]
 80079bc:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80079be:	7bfb      	ldrb	r3, [r7, #15]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d102      	bne.n	80079ca <dir_find+0x4e>
 80079c4:	2304      	movs	r3, #4
 80079c6:	75fb      	strb	r3, [r7, #23]
 80079c8:	e028      	b.n	8007a1c <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6a1b      	ldr	r3, [r3, #32]
 80079ce:	330b      	adds	r3, #11
 80079d0:	781b      	ldrb	r3, [r3, #0]
 80079d2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80079d6:	b2da      	uxtb	r2, r3
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	6a1b      	ldr	r3, [r3, #32]
 80079e0:	330b      	adds	r3, #11
 80079e2:	781b      	ldrb	r3, [r3, #0]
 80079e4:	f003 0308 	and.w	r3, r3, #8
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d10a      	bne.n	8007a02 <dir_find+0x86>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6a18      	ldr	r0, [r3, #32]
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	3324      	adds	r3, #36	; 0x24
 80079f4:	220b      	movs	r2, #11
 80079f6:	4619      	mov	r1, r3
 80079f8:	f7ff f88a 	bl	8006b10 <mem_cmp>
 80079fc:	4603      	mov	r3, r0
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d00b      	beq.n	8007a1a <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8007a02:	2100      	movs	r1, #0
 8007a04:	6878      	ldr	r0, [r7, #4]
 8007a06:	f7ff fe6e 	bl	80076e6 <dir_next>
 8007a0a:	4603      	mov	r3, r0
 8007a0c:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8007a0e:	7dfb      	ldrb	r3, [r7, #23]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d0c5      	beq.n	80079a0 <dir_find+0x24>
 8007a14:	e002      	b.n	8007a1c <dir_find+0xa0>
		if (res != FR_OK) break;
 8007a16:	bf00      	nop
 8007a18:	e000      	b.n	8007a1c <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8007a1a:	bf00      	nop

	return res;
 8007a1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a1e:	4618      	mov	r0, r3
 8007a20:	3718      	adds	r7, #24
 8007a22:	46bd      	mov	sp, r7
 8007a24:	bd80      	pop	{r7, pc}

08007a26 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8007a26:	b580      	push	{r7, lr}
 8007a28:	b084      	sub	sp, #16
 8007a2a:	af00      	add	r7, sp, #0
 8007a2c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8007a34:	2101      	movs	r1, #1
 8007a36:	6878      	ldr	r0, [r7, #4]
 8007a38:	f7ff ff1a 	bl	8007870 <dir_alloc>
 8007a3c:	4603      	mov	r3, r0
 8007a3e:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8007a40:	7bfb      	ldrb	r3, [r7, #15]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d11c      	bne.n	8007a80 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	69db      	ldr	r3, [r3, #28]
 8007a4a:	4619      	mov	r1, r3
 8007a4c:	68b8      	ldr	r0, [r7, #8]
 8007a4e:	f7ff fa51 	bl	8006ef4 <move_window>
 8007a52:	4603      	mov	r3, r0
 8007a54:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8007a56:	7bfb      	ldrb	r3, [r7, #15]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d111      	bne.n	8007a80 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6a1b      	ldr	r3, [r3, #32]
 8007a60:	2220      	movs	r2, #32
 8007a62:	2100      	movs	r1, #0
 8007a64:	4618      	mov	r0, r3
 8007a66:	f7ff f838 	bl	8006ada <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6a18      	ldr	r0, [r3, #32]
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	3324      	adds	r3, #36	; 0x24
 8007a72:	220b      	movs	r2, #11
 8007a74:	4619      	mov	r1, r3
 8007a76:	f7ff f80f 	bl	8006a98 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	2201      	movs	r2, #1
 8007a7e:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8007a80:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a82:	4618      	mov	r0, r3
 8007a84:	3710      	adds	r7, #16
 8007a86:	46bd      	mov	sp, r7
 8007a88:	bd80      	pop	{r7, pc}
	...

08007a8c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	b088      	sub	sp, #32
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	6078      	str	r0, [r7, #4]
 8007a94:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	60fb      	str	r3, [r7, #12]
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	3324      	adds	r3, #36	; 0x24
 8007aa0:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8007aa2:	220b      	movs	r2, #11
 8007aa4:	2120      	movs	r1, #32
 8007aa6:	68b8      	ldr	r0, [r7, #8]
 8007aa8:	f7ff f817 	bl	8006ada <mem_set>
	si = i = 0; ni = 8;
 8007aac:	2300      	movs	r3, #0
 8007aae:	613b      	str	r3, [r7, #16]
 8007ab0:	693b      	ldr	r3, [r7, #16]
 8007ab2:	61fb      	str	r3, [r7, #28]
 8007ab4:	2308      	movs	r3, #8
 8007ab6:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8007ab8:	69fb      	ldr	r3, [r7, #28]
 8007aba:	1c5a      	adds	r2, r3, #1
 8007abc:	61fa      	str	r2, [r7, #28]
 8007abe:	68fa      	ldr	r2, [r7, #12]
 8007ac0:	4413      	add	r3, r2
 8007ac2:	781b      	ldrb	r3, [r3, #0]
 8007ac4:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8007ac6:	7efb      	ldrb	r3, [r7, #27]
 8007ac8:	2b20      	cmp	r3, #32
 8007aca:	d94e      	bls.n	8007b6a <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8007acc:	7efb      	ldrb	r3, [r7, #27]
 8007ace:	2b2f      	cmp	r3, #47	; 0x2f
 8007ad0:	d006      	beq.n	8007ae0 <create_name+0x54>
 8007ad2:	7efb      	ldrb	r3, [r7, #27]
 8007ad4:	2b5c      	cmp	r3, #92	; 0x5c
 8007ad6:	d110      	bne.n	8007afa <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8007ad8:	e002      	b.n	8007ae0 <create_name+0x54>
 8007ada:	69fb      	ldr	r3, [r7, #28]
 8007adc:	3301      	adds	r3, #1
 8007ade:	61fb      	str	r3, [r7, #28]
 8007ae0:	68fa      	ldr	r2, [r7, #12]
 8007ae2:	69fb      	ldr	r3, [r7, #28]
 8007ae4:	4413      	add	r3, r2
 8007ae6:	781b      	ldrb	r3, [r3, #0]
 8007ae8:	2b2f      	cmp	r3, #47	; 0x2f
 8007aea:	d0f6      	beq.n	8007ada <create_name+0x4e>
 8007aec:	68fa      	ldr	r2, [r7, #12]
 8007aee:	69fb      	ldr	r3, [r7, #28]
 8007af0:	4413      	add	r3, r2
 8007af2:	781b      	ldrb	r3, [r3, #0]
 8007af4:	2b5c      	cmp	r3, #92	; 0x5c
 8007af6:	d0f0      	beq.n	8007ada <create_name+0x4e>
			break;
 8007af8:	e038      	b.n	8007b6c <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8007afa:	7efb      	ldrb	r3, [r7, #27]
 8007afc:	2b2e      	cmp	r3, #46	; 0x2e
 8007afe:	d003      	beq.n	8007b08 <create_name+0x7c>
 8007b00:	693a      	ldr	r2, [r7, #16]
 8007b02:	697b      	ldr	r3, [r7, #20]
 8007b04:	429a      	cmp	r2, r3
 8007b06:	d30c      	bcc.n	8007b22 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8007b08:	697b      	ldr	r3, [r7, #20]
 8007b0a:	2b0b      	cmp	r3, #11
 8007b0c:	d002      	beq.n	8007b14 <create_name+0x88>
 8007b0e:	7efb      	ldrb	r3, [r7, #27]
 8007b10:	2b2e      	cmp	r3, #46	; 0x2e
 8007b12:	d001      	beq.n	8007b18 <create_name+0x8c>
 8007b14:	2306      	movs	r3, #6
 8007b16:	e044      	b.n	8007ba2 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8007b18:	2308      	movs	r3, #8
 8007b1a:	613b      	str	r3, [r7, #16]
 8007b1c:	230b      	movs	r3, #11
 8007b1e:	617b      	str	r3, [r7, #20]
			continue;
 8007b20:	e022      	b.n	8007b68 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8007b22:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	da04      	bge.n	8007b34 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8007b2a:	7efb      	ldrb	r3, [r7, #27]
 8007b2c:	3b80      	subs	r3, #128	; 0x80
 8007b2e:	4a1f      	ldr	r2, [pc, #124]	; (8007bac <create_name+0x120>)
 8007b30:	5cd3      	ldrb	r3, [r2, r3]
 8007b32:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8007b34:	7efb      	ldrb	r3, [r7, #27]
 8007b36:	4619      	mov	r1, r3
 8007b38:	481d      	ldr	r0, [pc, #116]	; (8007bb0 <create_name+0x124>)
 8007b3a:	f7ff f810 	bl	8006b5e <chk_chr>
 8007b3e:	4603      	mov	r3, r0
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d001      	beq.n	8007b48 <create_name+0xbc>
 8007b44:	2306      	movs	r3, #6
 8007b46:	e02c      	b.n	8007ba2 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8007b48:	7efb      	ldrb	r3, [r7, #27]
 8007b4a:	2b60      	cmp	r3, #96	; 0x60
 8007b4c:	d905      	bls.n	8007b5a <create_name+0xce>
 8007b4e:	7efb      	ldrb	r3, [r7, #27]
 8007b50:	2b7a      	cmp	r3, #122	; 0x7a
 8007b52:	d802      	bhi.n	8007b5a <create_name+0xce>
 8007b54:	7efb      	ldrb	r3, [r7, #27]
 8007b56:	3b20      	subs	r3, #32
 8007b58:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8007b5a:	693b      	ldr	r3, [r7, #16]
 8007b5c:	1c5a      	adds	r2, r3, #1
 8007b5e:	613a      	str	r2, [r7, #16]
 8007b60:	68ba      	ldr	r2, [r7, #8]
 8007b62:	4413      	add	r3, r2
 8007b64:	7efa      	ldrb	r2, [r7, #27]
 8007b66:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8007b68:	e7a6      	b.n	8007ab8 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8007b6a:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8007b6c:	68fa      	ldr	r2, [r7, #12]
 8007b6e:	69fb      	ldr	r3, [r7, #28]
 8007b70:	441a      	add	r2, r3
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8007b76:	693b      	ldr	r3, [r7, #16]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d101      	bne.n	8007b80 <create_name+0xf4>
 8007b7c:	2306      	movs	r3, #6
 8007b7e:	e010      	b.n	8007ba2 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8007b80:	68bb      	ldr	r3, [r7, #8]
 8007b82:	781b      	ldrb	r3, [r3, #0]
 8007b84:	2be5      	cmp	r3, #229	; 0xe5
 8007b86:	d102      	bne.n	8007b8e <create_name+0x102>
 8007b88:	68bb      	ldr	r3, [r7, #8]
 8007b8a:	2205      	movs	r2, #5
 8007b8c:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8007b8e:	7efb      	ldrb	r3, [r7, #27]
 8007b90:	2b20      	cmp	r3, #32
 8007b92:	d801      	bhi.n	8007b98 <create_name+0x10c>
 8007b94:	2204      	movs	r2, #4
 8007b96:	e000      	b.n	8007b9a <create_name+0x10e>
 8007b98:	2200      	movs	r2, #0
 8007b9a:	68bb      	ldr	r3, [r7, #8]
 8007b9c:	330b      	adds	r3, #11
 8007b9e:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8007ba0:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	3720      	adds	r7, #32
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	bd80      	pop	{r7, pc}
 8007baa:	bf00      	nop
 8007bac:	0800cd38 	.word	0x0800cd38
 8007bb0:	0800cc9c 	.word	0x0800cc9c

08007bb4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	b086      	sub	sp, #24
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
 8007bbc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8007bc2:	693b      	ldr	r3, [r7, #16]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8007bc8:	e002      	b.n	8007bd0 <follow_path+0x1c>
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	3301      	adds	r3, #1
 8007bce:	603b      	str	r3, [r7, #0]
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	781b      	ldrb	r3, [r3, #0]
 8007bd4:	2b2f      	cmp	r3, #47	; 0x2f
 8007bd6:	d0f8      	beq.n	8007bca <follow_path+0x16>
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	781b      	ldrb	r3, [r3, #0]
 8007bdc:	2b5c      	cmp	r3, #92	; 0x5c
 8007bde:	d0f4      	beq.n	8007bca <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8007be0:	693b      	ldr	r3, [r7, #16]
 8007be2:	2200      	movs	r2, #0
 8007be4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	781b      	ldrb	r3, [r3, #0]
 8007bea:	2b1f      	cmp	r3, #31
 8007bec:	d80a      	bhi.n	8007c04 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	2280      	movs	r2, #128	; 0x80
 8007bf2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8007bf6:	2100      	movs	r1, #0
 8007bf8:	6878      	ldr	r0, [r7, #4]
 8007bfa:	f7ff fcf9 	bl	80075f0 <dir_sdi>
 8007bfe:	4603      	mov	r3, r0
 8007c00:	75fb      	strb	r3, [r7, #23]
 8007c02:	e043      	b.n	8007c8c <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007c04:	463b      	mov	r3, r7
 8007c06:	4619      	mov	r1, r3
 8007c08:	6878      	ldr	r0, [r7, #4]
 8007c0a:	f7ff ff3f 	bl	8007a8c <create_name>
 8007c0e:	4603      	mov	r3, r0
 8007c10:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8007c12:	7dfb      	ldrb	r3, [r7, #23]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d134      	bne.n	8007c82 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8007c18:	6878      	ldr	r0, [r7, #4]
 8007c1a:	f7ff feaf 	bl	800797c <dir_find>
 8007c1e:	4603      	mov	r3, r0
 8007c20:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8007c28:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8007c2a:	7dfb      	ldrb	r3, [r7, #23]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d00a      	beq.n	8007c46 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8007c30:	7dfb      	ldrb	r3, [r7, #23]
 8007c32:	2b04      	cmp	r3, #4
 8007c34:	d127      	bne.n	8007c86 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8007c36:	7afb      	ldrb	r3, [r7, #11]
 8007c38:	f003 0304 	and.w	r3, r3, #4
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d122      	bne.n	8007c86 <follow_path+0xd2>
 8007c40:	2305      	movs	r3, #5
 8007c42:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8007c44:	e01f      	b.n	8007c86 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007c46:	7afb      	ldrb	r3, [r7, #11]
 8007c48:	f003 0304 	and.w	r3, r3, #4
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d11c      	bne.n	8007c8a <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8007c50:	693b      	ldr	r3, [r7, #16]
 8007c52:	799b      	ldrb	r3, [r3, #6]
 8007c54:	f003 0310 	and.w	r3, r3, #16
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d102      	bne.n	8007c62 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8007c5c:	2305      	movs	r3, #5
 8007c5e:	75fb      	strb	r3, [r7, #23]
 8007c60:	e014      	b.n	8007c8c <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	695b      	ldr	r3, [r3, #20]
 8007c6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c70:	4413      	add	r3, r2
 8007c72:	4619      	mov	r1, r3
 8007c74:	68f8      	ldr	r0, [r7, #12]
 8007c76:	f7ff fe42 	bl	80078fe <ld_clust>
 8007c7a:	4602      	mov	r2, r0
 8007c7c:	693b      	ldr	r3, [r7, #16]
 8007c7e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007c80:	e7c0      	b.n	8007c04 <follow_path+0x50>
			if (res != FR_OK) break;
 8007c82:	bf00      	nop
 8007c84:	e002      	b.n	8007c8c <follow_path+0xd8>
				break;
 8007c86:	bf00      	nop
 8007c88:	e000      	b.n	8007c8c <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8007c8a:	bf00      	nop
			}
		}
	}

	return res;
 8007c8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c8e:	4618      	mov	r0, r3
 8007c90:	3718      	adds	r7, #24
 8007c92:	46bd      	mov	sp, r7
 8007c94:	bd80      	pop	{r7, pc}

08007c96 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8007c96:	b480      	push	{r7}
 8007c98:	b087      	sub	sp, #28
 8007c9a:	af00      	add	r7, sp, #0
 8007c9c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8007c9e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007ca2:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d031      	beq.n	8007d10 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	617b      	str	r3, [r7, #20]
 8007cb2:	e002      	b.n	8007cba <get_ldnumber+0x24>
 8007cb4:	697b      	ldr	r3, [r7, #20]
 8007cb6:	3301      	adds	r3, #1
 8007cb8:	617b      	str	r3, [r7, #20]
 8007cba:	697b      	ldr	r3, [r7, #20]
 8007cbc:	781b      	ldrb	r3, [r3, #0]
 8007cbe:	2b20      	cmp	r3, #32
 8007cc0:	d903      	bls.n	8007cca <get_ldnumber+0x34>
 8007cc2:	697b      	ldr	r3, [r7, #20]
 8007cc4:	781b      	ldrb	r3, [r3, #0]
 8007cc6:	2b3a      	cmp	r3, #58	; 0x3a
 8007cc8:	d1f4      	bne.n	8007cb4 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8007cca:	697b      	ldr	r3, [r7, #20]
 8007ccc:	781b      	ldrb	r3, [r3, #0]
 8007cce:	2b3a      	cmp	r3, #58	; 0x3a
 8007cd0:	d11c      	bne.n	8007d0c <get_ldnumber+0x76>
			tp = *path;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	1c5a      	adds	r2, r3, #1
 8007cdc:	60fa      	str	r2, [r7, #12]
 8007cde:	781b      	ldrb	r3, [r3, #0]
 8007ce0:	3b30      	subs	r3, #48	; 0x30
 8007ce2:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8007ce4:	68bb      	ldr	r3, [r7, #8]
 8007ce6:	2b09      	cmp	r3, #9
 8007ce8:	d80e      	bhi.n	8007d08 <get_ldnumber+0x72>
 8007cea:	68fa      	ldr	r2, [r7, #12]
 8007cec:	697b      	ldr	r3, [r7, #20]
 8007cee:	429a      	cmp	r2, r3
 8007cf0:	d10a      	bne.n	8007d08 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8007cf2:	68bb      	ldr	r3, [r7, #8]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d107      	bne.n	8007d08 <get_ldnumber+0x72>
					vol = (int)i;
 8007cf8:	68bb      	ldr	r3, [r7, #8]
 8007cfa:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8007cfc:	697b      	ldr	r3, [r7, #20]
 8007cfe:	3301      	adds	r3, #1
 8007d00:	617b      	str	r3, [r7, #20]
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	697a      	ldr	r2, [r7, #20]
 8007d06:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8007d08:	693b      	ldr	r3, [r7, #16]
 8007d0a:	e002      	b.n	8007d12 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8007d10:	693b      	ldr	r3, [r7, #16]
}
 8007d12:	4618      	mov	r0, r3
 8007d14:	371c      	adds	r7, #28
 8007d16:	46bd      	mov	sp, r7
 8007d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1c:	4770      	bx	lr
	...

08007d20 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b082      	sub	sp, #8
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
 8007d28:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	70da      	strb	r2, [r3, #3]
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007d36:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8007d38:	6839      	ldr	r1, [r7, #0]
 8007d3a:	6878      	ldr	r0, [r7, #4]
 8007d3c:	f7ff f8da 	bl	8006ef4 <move_window>
 8007d40:	4603      	mov	r3, r0
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d001      	beq.n	8007d4a <check_fs+0x2a>
 8007d46:	2304      	movs	r3, #4
 8007d48:	e038      	b.n	8007dbc <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	3330      	adds	r3, #48	; 0x30
 8007d4e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007d52:	4618      	mov	r0, r3
 8007d54:	f7fe fe1e 	bl	8006994 <ld_word>
 8007d58:	4603      	mov	r3, r0
 8007d5a:	461a      	mov	r2, r3
 8007d5c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8007d60:	429a      	cmp	r2, r3
 8007d62:	d001      	beq.n	8007d68 <check_fs+0x48>
 8007d64:	2303      	movs	r3, #3
 8007d66:	e029      	b.n	8007dbc <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007d6e:	2be9      	cmp	r3, #233	; 0xe9
 8007d70:	d009      	beq.n	8007d86 <check_fs+0x66>
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007d78:	2beb      	cmp	r3, #235	; 0xeb
 8007d7a:	d11e      	bne.n	8007dba <check_fs+0x9a>
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8007d82:	2b90      	cmp	r3, #144	; 0x90
 8007d84:	d119      	bne.n	8007dba <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	3330      	adds	r3, #48	; 0x30
 8007d8a:	3336      	adds	r3, #54	; 0x36
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	f7fe fe19 	bl	80069c4 <ld_dword>
 8007d92:	4603      	mov	r3, r0
 8007d94:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007d98:	4a0a      	ldr	r2, [pc, #40]	; (8007dc4 <check_fs+0xa4>)
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	d101      	bne.n	8007da2 <check_fs+0x82>
 8007d9e:	2300      	movs	r3, #0
 8007da0:	e00c      	b.n	8007dbc <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	3330      	adds	r3, #48	; 0x30
 8007da6:	3352      	adds	r3, #82	; 0x52
 8007da8:	4618      	mov	r0, r3
 8007daa:	f7fe fe0b 	bl	80069c4 <ld_dword>
 8007dae:	4603      	mov	r3, r0
 8007db0:	4a05      	ldr	r2, [pc, #20]	; (8007dc8 <check_fs+0xa8>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d101      	bne.n	8007dba <check_fs+0x9a>
 8007db6:	2300      	movs	r3, #0
 8007db8:	e000      	b.n	8007dbc <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8007dba:	2302      	movs	r3, #2
}
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	3708      	adds	r7, #8
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	bd80      	pop	{r7, pc}
 8007dc4:	00544146 	.word	0x00544146
 8007dc8:	33544146 	.word	0x33544146

08007dcc <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b096      	sub	sp, #88	; 0x58
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	60f8      	str	r0, [r7, #12]
 8007dd4:	60b9      	str	r1, [r7, #8]
 8007dd6:	4613      	mov	r3, r2
 8007dd8:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8007dda:	68bb      	ldr	r3, [r7, #8]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8007de0:	68f8      	ldr	r0, [r7, #12]
 8007de2:	f7ff ff58 	bl	8007c96 <get_ldnumber>
 8007de6:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8007de8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	da01      	bge.n	8007df2 <find_volume+0x26>
 8007dee:	230b      	movs	r3, #11
 8007df0:	e22d      	b.n	800824e <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8007df2:	4aa1      	ldr	r2, [pc, #644]	; (8008078 <find_volume+0x2ac>)
 8007df4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007df6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007dfa:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8007dfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d101      	bne.n	8007e06 <find_volume+0x3a>
 8007e02:	230c      	movs	r3, #12
 8007e04:	e223      	b.n	800824e <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007e0a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8007e0c:	79fb      	ldrb	r3, [r7, #7]
 8007e0e:	f023 0301 	bic.w	r3, r3, #1
 8007e12:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8007e14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e16:	781b      	ldrb	r3, [r3, #0]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d01a      	beq.n	8007e52 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8007e1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e1e:	785b      	ldrb	r3, [r3, #1]
 8007e20:	4618      	mov	r0, r3
 8007e22:	f7fe fd19 	bl	8006858 <disk_status>
 8007e26:	4603      	mov	r3, r0
 8007e28:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8007e2c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007e30:	f003 0301 	and.w	r3, r3, #1
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d10c      	bne.n	8007e52 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8007e38:	79fb      	ldrb	r3, [r7, #7]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d007      	beq.n	8007e4e <find_volume+0x82>
 8007e3e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007e42:	f003 0304 	and.w	r3, r3, #4
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d001      	beq.n	8007e4e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8007e4a:	230a      	movs	r3, #10
 8007e4c:	e1ff      	b.n	800824e <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8007e4e:	2300      	movs	r3, #0
 8007e50:	e1fd      	b.n	800824e <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8007e52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e54:	2200      	movs	r2, #0
 8007e56:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8007e58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e5a:	b2da      	uxtb	r2, r3
 8007e5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e5e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8007e60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e62:	785b      	ldrb	r3, [r3, #1]
 8007e64:	4618      	mov	r0, r3
 8007e66:	f7fe fd11 	bl	800688c <disk_initialize>
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8007e70:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007e74:	f003 0301 	and.w	r3, r3, #1
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d001      	beq.n	8007e80 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8007e7c:	2303      	movs	r3, #3
 8007e7e:	e1e6      	b.n	800824e <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8007e80:	79fb      	ldrb	r3, [r7, #7]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d007      	beq.n	8007e96 <find_volume+0xca>
 8007e86:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007e8a:	f003 0304 	and.w	r3, r3, #4
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d001      	beq.n	8007e96 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8007e92:	230a      	movs	r3, #10
 8007e94:	e1db      	b.n	800824e <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8007e96:	2300      	movs	r3, #0
 8007e98:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8007e9a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007e9c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007e9e:	f7ff ff3f 	bl	8007d20 <check_fs>
 8007ea2:	4603      	mov	r3, r0
 8007ea4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8007ea8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007eac:	2b02      	cmp	r3, #2
 8007eae:	d149      	bne.n	8007f44 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	643b      	str	r3, [r7, #64]	; 0x40
 8007eb4:	e01e      	b.n	8007ef4 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8007eb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007eb8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007ebc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007ebe:	011b      	lsls	r3, r3, #4
 8007ec0:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8007ec4:	4413      	add	r3, r2
 8007ec6:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8007ec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007eca:	3304      	adds	r3, #4
 8007ecc:	781b      	ldrb	r3, [r3, #0]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d006      	beq.n	8007ee0 <find_volume+0x114>
 8007ed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ed4:	3308      	adds	r3, #8
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	f7fe fd74 	bl	80069c4 <ld_dword>
 8007edc:	4602      	mov	r2, r0
 8007ede:	e000      	b.n	8007ee2 <find_volume+0x116>
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007ee4:	009b      	lsls	r3, r3, #2
 8007ee6:	3358      	adds	r3, #88	; 0x58
 8007ee8:	443b      	add	r3, r7
 8007eea:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007eee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007ef0:	3301      	adds	r3, #1
 8007ef2:	643b      	str	r3, [r7, #64]	; 0x40
 8007ef4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007ef6:	2b03      	cmp	r3, #3
 8007ef8:	d9dd      	bls.n	8007eb6 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8007efa:	2300      	movs	r3, #0
 8007efc:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8007efe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d002      	beq.n	8007f0a <find_volume+0x13e>
 8007f04:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007f06:	3b01      	subs	r3, #1
 8007f08:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8007f0a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007f0c:	009b      	lsls	r3, r3, #2
 8007f0e:	3358      	adds	r3, #88	; 0x58
 8007f10:	443b      	add	r3, r7
 8007f12:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8007f16:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8007f18:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d005      	beq.n	8007f2a <find_volume+0x15e>
 8007f1e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007f20:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007f22:	f7ff fefd 	bl	8007d20 <check_fs>
 8007f26:	4603      	mov	r3, r0
 8007f28:	e000      	b.n	8007f2c <find_volume+0x160>
 8007f2a:	2303      	movs	r3, #3
 8007f2c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8007f30:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007f34:	2b01      	cmp	r3, #1
 8007f36:	d905      	bls.n	8007f44 <find_volume+0x178>
 8007f38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007f3a:	3301      	adds	r3, #1
 8007f3c:	643b      	str	r3, [r7, #64]	; 0x40
 8007f3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007f40:	2b03      	cmp	r3, #3
 8007f42:	d9e2      	bls.n	8007f0a <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8007f44:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007f48:	2b04      	cmp	r3, #4
 8007f4a:	d101      	bne.n	8007f50 <find_volume+0x184>
 8007f4c:	2301      	movs	r3, #1
 8007f4e:	e17e      	b.n	800824e <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8007f50:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007f54:	2b01      	cmp	r3, #1
 8007f56:	d901      	bls.n	8007f5c <find_volume+0x190>
 8007f58:	230d      	movs	r3, #13
 8007f5a:	e178      	b.n	800824e <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8007f5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f5e:	3330      	adds	r3, #48	; 0x30
 8007f60:	330b      	adds	r3, #11
 8007f62:	4618      	mov	r0, r3
 8007f64:	f7fe fd16 	bl	8006994 <ld_word>
 8007f68:	4603      	mov	r3, r0
 8007f6a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007f6e:	d001      	beq.n	8007f74 <find_volume+0x1a8>
 8007f70:	230d      	movs	r3, #13
 8007f72:	e16c      	b.n	800824e <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8007f74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f76:	3330      	adds	r3, #48	; 0x30
 8007f78:	3316      	adds	r3, #22
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	f7fe fd0a 	bl	8006994 <ld_word>
 8007f80:	4603      	mov	r3, r0
 8007f82:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8007f84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d106      	bne.n	8007f98 <find_volume+0x1cc>
 8007f8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f8c:	3330      	adds	r3, #48	; 0x30
 8007f8e:	3324      	adds	r3, #36	; 0x24
 8007f90:	4618      	mov	r0, r3
 8007f92:	f7fe fd17 	bl	80069c4 <ld_dword>
 8007f96:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8007f98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f9a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007f9c:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8007f9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fa0:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8007fa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fa6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8007fa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007faa:	789b      	ldrb	r3, [r3, #2]
 8007fac:	2b01      	cmp	r3, #1
 8007fae:	d005      	beq.n	8007fbc <find_volume+0x1f0>
 8007fb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fb2:	789b      	ldrb	r3, [r3, #2]
 8007fb4:	2b02      	cmp	r3, #2
 8007fb6:	d001      	beq.n	8007fbc <find_volume+0x1f0>
 8007fb8:	230d      	movs	r3, #13
 8007fba:	e148      	b.n	800824e <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8007fbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fbe:	789b      	ldrb	r3, [r3, #2]
 8007fc0:	461a      	mov	r2, r3
 8007fc2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007fc4:	fb02 f303 	mul.w	r3, r2, r3
 8007fc8:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8007fca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fcc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007fd0:	b29a      	uxth	r2, r3
 8007fd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fd4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8007fd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fd8:	895b      	ldrh	r3, [r3, #10]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d008      	beq.n	8007ff0 <find_volume+0x224>
 8007fde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fe0:	895b      	ldrh	r3, [r3, #10]
 8007fe2:	461a      	mov	r2, r3
 8007fe4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fe6:	895b      	ldrh	r3, [r3, #10]
 8007fe8:	3b01      	subs	r3, #1
 8007fea:	4013      	ands	r3, r2
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d001      	beq.n	8007ff4 <find_volume+0x228>
 8007ff0:	230d      	movs	r3, #13
 8007ff2:	e12c      	b.n	800824e <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8007ff4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ff6:	3330      	adds	r3, #48	; 0x30
 8007ff8:	3311      	adds	r3, #17
 8007ffa:	4618      	mov	r0, r3
 8007ffc:	f7fe fcca 	bl	8006994 <ld_word>
 8008000:	4603      	mov	r3, r0
 8008002:	461a      	mov	r2, r3
 8008004:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008006:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008008:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800800a:	891b      	ldrh	r3, [r3, #8]
 800800c:	f003 030f 	and.w	r3, r3, #15
 8008010:	b29b      	uxth	r3, r3
 8008012:	2b00      	cmp	r3, #0
 8008014:	d001      	beq.n	800801a <find_volume+0x24e>
 8008016:	230d      	movs	r3, #13
 8008018:	e119      	b.n	800824e <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800801a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800801c:	3330      	adds	r3, #48	; 0x30
 800801e:	3313      	adds	r3, #19
 8008020:	4618      	mov	r0, r3
 8008022:	f7fe fcb7 	bl	8006994 <ld_word>
 8008026:	4603      	mov	r3, r0
 8008028:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800802a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800802c:	2b00      	cmp	r3, #0
 800802e:	d106      	bne.n	800803e <find_volume+0x272>
 8008030:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008032:	3330      	adds	r3, #48	; 0x30
 8008034:	3320      	adds	r3, #32
 8008036:	4618      	mov	r0, r3
 8008038:	f7fe fcc4 	bl	80069c4 <ld_dword>
 800803c:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800803e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008040:	3330      	adds	r3, #48	; 0x30
 8008042:	330e      	adds	r3, #14
 8008044:	4618      	mov	r0, r3
 8008046:	f7fe fca5 	bl	8006994 <ld_word>
 800804a:	4603      	mov	r3, r0
 800804c:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800804e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008050:	2b00      	cmp	r3, #0
 8008052:	d101      	bne.n	8008058 <find_volume+0x28c>
 8008054:	230d      	movs	r3, #13
 8008056:	e0fa      	b.n	800824e <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8008058:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800805a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800805c:	4413      	add	r3, r2
 800805e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008060:	8912      	ldrh	r2, [r2, #8]
 8008062:	0912      	lsrs	r2, r2, #4
 8008064:	b292      	uxth	r2, r2
 8008066:	4413      	add	r3, r2
 8008068:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800806a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800806c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800806e:	429a      	cmp	r2, r3
 8008070:	d204      	bcs.n	800807c <find_volume+0x2b0>
 8008072:	230d      	movs	r3, #13
 8008074:	e0eb      	b.n	800824e <find_volume+0x482>
 8008076:	bf00      	nop
 8008078:	20001948 	.word	0x20001948
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800807c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800807e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008080:	1ad3      	subs	r3, r2, r3
 8008082:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008084:	8952      	ldrh	r2, [r2, #10]
 8008086:	fbb3 f3f2 	udiv	r3, r3, r2
 800808a:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800808c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800808e:	2b00      	cmp	r3, #0
 8008090:	d101      	bne.n	8008096 <find_volume+0x2ca>
 8008092:	230d      	movs	r3, #13
 8008094:	e0db      	b.n	800824e <find_volume+0x482>
		fmt = FS_FAT32;
 8008096:	2303      	movs	r3, #3
 8008098:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800809c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800809e:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80080a2:	4293      	cmp	r3, r2
 80080a4:	d802      	bhi.n	80080ac <find_volume+0x2e0>
 80080a6:	2302      	movs	r3, #2
 80080a8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80080ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080ae:	f640 72f5 	movw	r2, #4085	; 0xff5
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d802      	bhi.n	80080bc <find_volume+0x2f0>
 80080b6:	2301      	movs	r3, #1
 80080b8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80080bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080be:	1c9a      	adds	r2, r3, #2
 80080c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080c2:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 80080c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080c6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80080c8:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80080ca:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80080cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80080ce:	441a      	add	r2, r3
 80080d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080d2:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 80080d4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80080d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080d8:	441a      	add	r2, r3
 80080da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080dc:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 80080de:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80080e2:	2b03      	cmp	r3, #3
 80080e4:	d11e      	bne.n	8008124 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80080e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080e8:	3330      	adds	r3, #48	; 0x30
 80080ea:	332a      	adds	r3, #42	; 0x2a
 80080ec:	4618      	mov	r0, r3
 80080ee:	f7fe fc51 	bl	8006994 <ld_word>
 80080f2:	4603      	mov	r3, r0
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d001      	beq.n	80080fc <find_volume+0x330>
 80080f8:	230d      	movs	r3, #13
 80080fa:	e0a8      	b.n	800824e <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80080fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080fe:	891b      	ldrh	r3, [r3, #8]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d001      	beq.n	8008108 <find_volume+0x33c>
 8008104:	230d      	movs	r3, #13
 8008106:	e0a2      	b.n	800824e <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8008108:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800810a:	3330      	adds	r3, #48	; 0x30
 800810c:	332c      	adds	r3, #44	; 0x2c
 800810e:	4618      	mov	r0, r3
 8008110:	f7fe fc58 	bl	80069c4 <ld_dword>
 8008114:	4602      	mov	r2, r0
 8008116:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008118:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800811a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800811c:	695b      	ldr	r3, [r3, #20]
 800811e:	009b      	lsls	r3, r3, #2
 8008120:	647b      	str	r3, [r7, #68]	; 0x44
 8008122:	e01f      	b.n	8008164 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8008124:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008126:	891b      	ldrh	r3, [r3, #8]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d101      	bne.n	8008130 <find_volume+0x364>
 800812c:	230d      	movs	r3, #13
 800812e:	e08e      	b.n	800824e <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8008130:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008132:	6a1a      	ldr	r2, [r3, #32]
 8008134:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008136:	441a      	add	r2, r3
 8008138:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800813a:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800813c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008140:	2b02      	cmp	r3, #2
 8008142:	d103      	bne.n	800814c <find_volume+0x380>
 8008144:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008146:	695b      	ldr	r3, [r3, #20]
 8008148:	005b      	lsls	r3, r3, #1
 800814a:	e00a      	b.n	8008162 <find_volume+0x396>
 800814c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800814e:	695a      	ldr	r2, [r3, #20]
 8008150:	4613      	mov	r3, r2
 8008152:	005b      	lsls	r3, r3, #1
 8008154:	4413      	add	r3, r2
 8008156:	085a      	lsrs	r2, r3, #1
 8008158:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800815a:	695b      	ldr	r3, [r3, #20]
 800815c:	f003 0301 	and.w	r3, r3, #1
 8008160:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8008162:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8008164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008166:	699a      	ldr	r2, [r3, #24]
 8008168:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800816a:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800816e:	0a5b      	lsrs	r3, r3, #9
 8008170:	429a      	cmp	r2, r3
 8008172:	d201      	bcs.n	8008178 <find_volume+0x3ac>
 8008174:	230d      	movs	r3, #13
 8008176:	e06a      	b.n	800824e <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8008178:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800817a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800817e:	611a      	str	r2, [r3, #16]
 8008180:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008182:	691a      	ldr	r2, [r3, #16]
 8008184:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008186:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8008188:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800818a:	2280      	movs	r2, #128	; 0x80
 800818c:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800818e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008192:	2b03      	cmp	r3, #3
 8008194:	d149      	bne.n	800822a <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8008196:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008198:	3330      	adds	r3, #48	; 0x30
 800819a:	3330      	adds	r3, #48	; 0x30
 800819c:	4618      	mov	r0, r3
 800819e:	f7fe fbf9 	bl	8006994 <ld_word>
 80081a2:	4603      	mov	r3, r0
 80081a4:	2b01      	cmp	r3, #1
 80081a6:	d140      	bne.n	800822a <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 80081a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80081aa:	3301      	adds	r3, #1
 80081ac:	4619      	mov	r1, r3
 80081ae:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80081b0:	f7fe fea0 	bl	8006ef4 <move_window>
 80081b4:	4603      	mov	r3, r0
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d137      	bne.n	800822a <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 80081ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081bc:	2200      	movs	r2, #0
 80081be:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80081c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081c2:	3330      	adds	r3, #48	; 0x30
 80081c4:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80081c8:	4618      	mov	r0, r3
 80081ca:	f7fe fbe3 	bl	8006994 <ld_word>
 80081ce:	4603      	mov	r3, r0
 80081d0:	461a      	mov	r2, r3
 80081d2:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80081d6:	429a      	cmp	r2, r3
 80081d8:	d127      	bne.n	800822a <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80081da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081dc:	3330      	adds	r3, #48	; 0x30
 80081de:	4618      	mov	r0, r3
 80081e0:	f7fe fbf0 	bl	80069c4 <ld_dword>
 80081e4:	4603      	mov	r3, r0
 80081e6:	4a1c      	ldr	r2, [pc, #112]	; (8008258 <find_volume+0x48c>)
 80081e8:	4293      	cmp	r3, r2
 80081ea:	d11e      	bne.n	800822a <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80081ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081ee:	3330      	adds	r3, #48	; 0x30
 80081f0:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80081f4:	4618      	mov	r0, r3
 80081f6:	f7fe fbe5 	bl	80069c4 <ld_dword>
 80081fa:	4603      	mov	r3, r0
 80081fc:	4a17      	ldr	r2, [pc, #92]	; (800825c <find_volume+0x490>)
 80081fe:	4293      	cmp	r3, r2
 8008200:	d113      	bne.n	800822a <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8008202:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008204:	3330      	adds	r3, #48	; 0x30
 8008206:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800820a:	4618      	mov	r0, r3
 800820c:	f7fe fbda 	bl	80069c4 <ld_dword>
 8008210:	4602      	mov	r2, r0
 8008212:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008214:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8008216:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008218:	3330      	adds	r3, #48	; 0x30
 800821a:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800821e:	4618      	mov	r0, r3
 8008220:	f7fe fbd0 	bl	80069c4 <ld_dword>
 8008224:	4602      	mov	r2, r0
 8008226:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008228:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800822a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800822c:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8008230:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8008232:	4b0b      	ldr	r3, [pc, #44]	; (8008260 <find_volume+0x494>)
 8008234:	881b      	ldrh	r3, [r3, #0]
 8008236:	3301      	adds	r3, #1
 8008238:	b29a      	uxth	r2, r3
 800823a:	4b09      	ldr	r3, [pc, #36]	; (8008260 <find_volume+0x494>)
 800823c:	801a      	strh	r2, [r3, #0]
 800823e:	4b08      	ldr	r3, [pc, #32]	; (8008260 <find_volume+0x494>)
 8008240:	881a      	ldrh	r2, [r3, #0]
 8008242:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008244:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8008246:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008248:	f7fe fdec 	bl	8006e24 <clear_lock>
#endif
	return FR_OK;
 800824c:	2300      	movs	r3, #0
}
 800824e:	4618      	mov	r0, r3
 8008250:	3758      	adds	r7, #88	; 0x58
 8008252:	46bd      	mov	sp, r7
 8008254:	bd80      	pop	{r7, pc}
 8008256:	bf00      	nop
 8008258:	41615252 	.word	0x41615252
 800825c:	61417272 	.word	0x61417272
 8008260:	2000194c 	.word	0x2000194c

08008264 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8008264:	b580      	push	{r7, lr}
 8008266:	b084      	sub	sp, #16
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
 800826c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800826e:	2309      	movs	r3, #9
 8008270:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d01c      	beq.n	80082b2 <validate+0x4e>
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d018      	beq.n	80082b2 <validate+0x4e>
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	781b      	ldrb	r3, [r3, #0]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d013      	beq.n	80082b2 <validate+0x4e>
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	889a      	ldrh	r2, [r3, #4]
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	88db      	ldrh	r3, [r3, #6]
 8008294:	429a      	cmp	r2, r3
 8008296:	d10c      	bne.n	80082b2 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	785b      	ldrb	r3, [r3, #1]
 800829e:	4618      	mov	r0, r3
 80082a0:	f7fe fada 	bl	8006858 <disk_status>
 80082a4:	4603      	mov	r3, r0
 80082a6:	f003 0301 	and.w	r3, r3, #1
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d101      	bne.n	80082b2 <validate+0x4e>
			res = FR_OK;
 80082ae:	2300      	movs	r3, #0
 80082b0:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80082b2:	7bfb      	ldrb	r3, [r7, #15]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d102      	bne.n	80082be <validate+0x5a>
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	e000      	b.n	80082c0 <validate+0x5c>
 80082be:	2300      	movs	r3, #0
 80082c0:	683a      	ldr	r2, [r7, #0]
 80082c2:	6013      	str	r3, [r2, #0]
	return res;
 80082c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80082c6:	4618      	mov	r0, r3
 80082c8:	3710      	adds	r7, #16
 80082ca:	46bd      	mov	sp, r7
 80082cc:	bd80      	pop	{r7, pc}
	...

080082d0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80082d0:	b580      	push	{r7, lr}
 80082d2:	b088      	sub	sp, #32
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	60f8      	str	r0, [r7, #12]
 80082d8:	60b9      	str	r1, [r7, #8]
 80082da:	4613      	mov	r3, r2
 80082dc:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80082de:	68bb      	ldr	r3, [r7, #8]
 80082e0:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80082e2:	f107 0310 	add.w	r3, r7, #16
 80082e6:	4618      	mov	r0, r3
 80082e8:	f7ff fcd5 	bl	8007c96 <get_ldnumber>
 80082ec:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80082ee:	69fb      	ldr	r3, [r7, #28]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	da01      	bge.n	80082f8 <f_mount+0x28>
 80082f4:	230b      	movs	r3, #11
 80082f6:	e02b      	b.n	8008350 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80082f8:	4a17      	ldr	r2, [pc, #92]	; (8008358 <f_mount+0x88>)
 80082fa:	69fb      	ldr	r3, [r7, #28]
 80082fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008300:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8008302:	69bb      	ldr	r3, [r7, #24]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d005      	beq.n	8008314 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8008308:	69b8      	ldr	r0, [r7, #24]
 800830a:	f7fe fd8b 	bl	8006e24 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800830e:	69bb      	ldr	r3, [r7, #24]
 8008310:	2200      	movs	r2, #0
 8008312:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d002      	beq.n	8008320 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	2200      	movs	r2, #0
 800831e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8008320:	68fa      	ldr	r2, [r7, #12]
 8008322:	490d      	ldr	r1, [pc, #52]	; (8008358 <f_mount+0x88>)
 8008324:	69fb      	ldr	r3, [r7, #28]
 8008326:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d002      	beq.n	8008336 <f_mount+0x66>
 8008330:	79fb      	ldrb	r3, [r7, #7]
 8008332:	2b01      	cmp	r3, #1
 8008334:	d001      	beq.n	800833a <f_mount+0x6a>
 8008336:	2300      	movs	r3, #0
 8008338:	e00a      	b.n	8008350 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800833a:	f107 010c 	add.w	r1, r7, #12
 800833e:	f107 0308 	add.w	r3, r7, #8
 8008342:	2200      	movs	r2, #0
 8008344:	4618      	mov	r0, r3
 8008346:	f7ff fd41 	bl	8007dcc <find_volume>
 800834a:	4603      	mov	r3, r0
 800834c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800834e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008350:	4618      	mov	r0, r3
 8008352:	3720      	adds	r7, #32
 8008354:	46bd      	mov	sp, r7
 8008356:	bd80      	pop	{r7, pc}
 8008358:	20001948 	.word	0x20001948

0800835c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800835c:	b580      	push	{r7, lr}
 800835e:	b098      	sub	sp, #96	; 0x60
 8008360:	af00      	add	r7, sp, #0
 8008362:	60f8      	str	r0, [r7, #12]
 8008364:	60b9      	str	r1, [r7, #8]
 8008366:	4613      	mov	r3, r2
 8008368:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d101      	bne.n	8008374 <f_open+0x18>
 8008370:	2309      	movs	r3, #9
 8008372:	e1ad      	b.n	80086d0 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8008374:	79fb      	ldrb	r3, [r7, #7]
 8008376:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800837a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800837c:	79fa      	ldrb	r2, [r7, #7]
 800837e:	f107 0110 	add.w	r1, r7, #16
 8008382:	f107 0308 	add.w	r3, r7, #8
 8008386:	4618      	mov	r0, r3
 8008388:	f7ff fd20 	bl	8007dcc <find_volume>
 800838c:	4603      	mov	r3, r0
 800838e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8008392:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008396:	2b00      	cmp	r3, #0
 8008398:	f040 8191 	bne.w	80086be <f_open+0x362>
		dj.obj.fs = fs;
 800839c:	693b      	ldr	r3, [r7, #16]
 800839e:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80083a0:	68ba      	ldr	r2, [r7, #8]
 80083a2:	f107 0314 	add.w	r3, r7, #20
 80083a6:	4611      	mov	r1, r2
 80083a8:	4618      	mov	r0, r3
 80083aa:	f7ff fc03 	bl	8007bb4 <follow_path>
 80083ae:	4603      	mov	r3, r0
 80083b0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80083b4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d11a      	bne.n	80083f2 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80083bc:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80083c0:	b25b      	sxtb	r3, r3
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	da03      	bge.n	80083ce <f_open+0x72>
				res = FR_INVALID_NAME;
 80083c6:	2306      	movs	r3, #6
 80083c8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80083cc:	e011      	b.n	80083f2 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80083ce:	79fb      	ldrb	r3, [r7, #7]
 80083d0:	f023 0301 	bic.w	r3, r3, #1
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	bf14      	ite	ne
 80083d8:	2301      	movne	r3, #1
 80083da:	2300      	moveq	r3, #0
 80083dc:	b2db      	uxtb	r3, r3
 80083de:	461a      	mov	r2, r3
 80083e0:	f107 0314 	add.w	r3, r7, #20
 80083e4:	4611      	mov	r1, r2
 80083e6:	4618      	mov	r0, r3
 80083e8:	f7fe fbd4 	bl	8006b94 <chk_lock>
 80083ec:	4603      	mov	r3, r0
 80083ee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80083f2:	79fb      	ldrb	r3, [r7, #7]
 80083f4:	f003 031c 	and.w	r3, r3, #28
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d07f      	beq.n	80084fc <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 80083fc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008400:	2b00      	cmp	r3, #0
 8008402:	d017      	beq.n	8008434 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8008404:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008408:	2b04      	cmp	r3, #4
 800840a:	d10e      	bne.n	800842a <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800840c:	f7fe fc1e 	bl	8006c4c <enq_lock>
 8008410:	4603      	mov	r3, r0
 8008412:	2b00      	cmp	r3, #0
 8008414:	d006      	beq.n	8008424 <f_open+0xc8>
 8008416:	f107 0314 	add.w	r3, r7, #20
 800841a:	4618      	mov	r0, r3
 800841c:	f7ff fb03 	bl	8007a26 <dir_register>
 8008420:	4603      	mov	r3, r0
 8008422:	e000      	b.n	8008426 <f_open+0xca>
 8008424:	2312      	movs	r3, #18
 8008426:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800842a:	79fb      	ldrb	r3, [r7, #7]
 800842c:	f043 0308 	orr.w	r3, r3, #8
 8008430:	71fb      	strb	r3, [r7, #7]
 8008432:	e010      	b.n	8008456 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8008434:	7ebb      	ldrb	r3, [r7, #26]
 8008436:	f003 0311 	and.w	r3, r3, #17
 800843a:	2b00      	cmp	r3, #0
 800843c:	d003      	beq.n	8008446 <f_open+0xea>
					res = FR_DENIED;
 800843e:	2307      	movs	r3, #7
 8008440:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008444:	e007      	b.n	8008456 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8008446:	79fb      	ldrb	r3, [r7, #7]
 8008448:	f003 0304 	and.w	r3, r3, #4
 800844c:	2b00      	cmp	r3, #0
 800844e:	d002      	beq.n	8008456 <f_open+0xfa>
 8008450:	2308      	movs	r3, #8
 8008452:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8008456:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800845a:	2b00      	cmp	r3, #0
 800845c:	d168      	bne.n	8008530 <f_open+0x1d4>
 800845e:	79fb      	ldrb	r3, [r7, #7]
 8008460:	f003 0308 	and.w	r3, r3, #8
 8008464:	2b00      	cmp	r3, #0
 8008466:	d063      	beq.n	8008530 <f_open+0x1d4>
				dw = GET_FATTIME();
 8008468:	f7fd fcbe 	bl	8005de8 <get_fattime>
 800846c:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800846e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008470:	330e      	adds	r3, #14
 8008472:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008474:	4618      	mov	r0, r3
 8008476:	f7fe fae3 	bl	8006a40 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800847a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800847c:	3316      	adds	r3, #22
 800847e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008480:	4618      	mov	r0, r3
 8008482:	f7fe fadd 	bl	8006a40 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8008486:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008488:	330b      	adds	r3, #11
 800848a:	2220      	movs	r2, #32
 800848c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800848e:	693b      	ldr	r3, [r7, #16]
 8008490:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008492:	4611      	mov	r1, r2
 8008494:	4618      	mov	r0, r3
 8008496:	f7ff fa32 	bl	80078fe <ld_clust>
 800849a:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800849c:	693b      	ldr	r3, [r7, #16]
 800849e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80084a0:	2200      	movs	r2, #0
 80084a2:	4618      	mov	r0, r3
 80084a4:	f7ff fa4a 	bl	800793c <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80084a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084aa:	331c      	adds	r3, #28
 80084ac:	2100      	movs	r1, #0
 80084ae:	4618      	mov	r0, r3
 80084b0:	f7fe fac6 	bl	8006a40 <st_dword>
					fs->wflag = 1;
 80084b4:	693b      	ldr	r3, [r7, #16]
 80084b6:	2201      	movs	r2, #1
 80084b8:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80084ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d037      	beq.n	8008530 <f_open+0x1d4>
						dw = fs->winsect;
 80084c0:	693b      	ldr	r3, [r7, #16]
 80084c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084c4:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 80084c6:	f107 0314 	add.w	r3, r7, #20
 80084ca:	2200      	movs	r2, #0
 80084cc:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80084ce:	4618      	mov	r0, r3
 80084d0:	f7fe ff5d 	bl	800738e <remove_chain>
 80084d4:	4603      	mov	r3, r0
 80084d6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 80084da:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d126      	bne.n	8008530 <f_open+0x1d4>
							res = move_window(fs, dw);
 80084e2:	693b      	ldr	r3, [r7, #16]
 80084e4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80084e6:	4618      	mov	r0, r3
 80084e8:	f7fe fd04 	bl	8006ef4 <move_window>
 80084ec:	4603      	mov	r3, r0
 80084ee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80084f2:	693b      	ldr	r3, [r7, #16]
 80084f4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80084f6:	3a01      	subs	r2, #1
 80084f8:	60da      	str	r2, [r3, #12]
 80084fa:	e019      	b.n	8008530 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80084fc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008500:	2b00      	cmp	r3, #0
 8008502:	d115      	bne.n	8008530 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8008504:	7ebb      	ldrb	r3, [r7, #26]
 8008506:	f003 0310 	and.w	r3, r3, #16
 800850a:	2b00      	cmp	r3, #0
 800850c:	d003      	beq.n	8008516 <f_open+0x1ba>
					res = FR_NO_FILE;
 800850e:	2304      	movs	r3, #4
 8008510:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008514:	e00c      	b.n	8008530 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8008516:	79fb      	ldrb	r3, [r7, #7]
 8008518:	f003 0302 	and.w	r3, r3, #2
 800851c:	2b00      	cmp	r3, #0
 800851e:	d007      	beq.n	8008530 <f_open+0x1d4>
 8008520:	7ebb      	ldrb	r3, [r7, #26]
 8008522:	f003 0301 	and.w	r3, r3, #1
 8008526:	2b00      	cmp	r3, #0
 8008528:	d002      	beq.n	8008530 <f_open+0x1d4>
						res = FR_DENIED;
 800852a:	2307      	movs	r3, #7
 800852c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8008530:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008534:	2b00      	cmp	r3, #0
 8008536:	d128      	bne.n	800858a <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8008538:	79fb      	ldrb	r3, [r7, #7]
 800853a:	f003 0308 	and.w	r3, r3, #8
 800853e:	2b00      	cmp	r3, #0
 8008540:	d003      	beq.n	800854a <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8008542:	79fb      	ldrb	r3, [r7, #7]
 8008544:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008548:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800854a:	693b      	ldr	r3, [r7, #16]
 800854c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8008552:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008558:	79fb      	ldrb	r3, [r7, #7]
 800855a:	f023 0301 	bic.w	r3, r3, #1
 800855e:	2b00      	cmp	r3, #0
 8008560:	bf14      	ite	ne
 8008562:	2301      	movne	r3, #1
 8008564:	2300      	moveq	r3, #0
 8008566:	b2db      	uxtb	r3, r3
 8008568:	461a      	mov	r2, r3
 800856a:	f107 0314 	add.w	r3, r7, #20
 800856e:	4611      	mov	r1, r2
 8008570:	4618      	mov	r0, r3
 8008572:	f7fe fb8d 	bl	8006c90 <inc_lock>
 8008576:	4602      	mov	r2, r0
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	691b      	ldr	r3, [r3, #16]
 8008580:	2b00      	cmp	r3, #0
 8008582:	d102      	bne.n	800858a <f_open+0x22e>
 8008584:	2302      	movs	r3, #2
 8008586:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800858a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800858e:	2b00      	cmp	r3, #0
 8008590:	f040 8095 	bne.w	80086be <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8008594:	693b      	ldr	r3, [r7, #16]
 8008596:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008598:	4611      	mov	r1, r2
 800859a:	4618      	mov	r0, r3
 800859c:	f7ff f9af 	bl	80078fe <ld_clust>
 80085a0:	4602      	mov	r2, r0
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80085a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085a8:	331c      	adds	r3, #28
 80085aa:	4618      	mov	r0, r3
 80085ac:	f7fe fa0a 	bl	80069c4 <ld_dword>
 80085b0:	4602      	mov	r2, r0
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	2200      	movs	r2, #0
 80085ba:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80085bc:	693a      	ldr	r2, [r7, #16]
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80085c2:	693b      	ldr	r3, [r7, #16]
 80085c4:	88da      	ldrh	r2, [r3, #6]
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	79fa      	ldrb	r2, [r7, #7]
 80085ce:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	2200      	movs	r2, #0
 80085d4:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	2200      	movs	r2, #0
 80085da:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	2200      	movs	r2, #0
 80085e0:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	3330      	adds	r3, #48	; 0x30
 80085e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80085ea:	2100      	movs	r1, #0
 80085ec:	4618      	mov	r0, r3
 80085ee:	f7fe fa74 	bl	8006ada <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80085f2:	79fb      	ldrb	r3, [r7, #7]
 80085f4:	f003 0320 	and.w	r3, r3, #32
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d060      	beq.n	80086be <f_open+0x362>
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	68db      	ldr	r3, [r3, #12]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d05c      	beq.n	80086be <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	68da      	ldr	r2, [r3, #12]
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800860c:	693b      	ldr	r3, [r7, #16]
 800860e:	895b      	ldrh	r3, [r3, #10]
 8008610:	025b      	lsls	r3, r3, #9
 8008612:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	689b      	ldr	r3, [r3, #8]
 8008618:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	68db      	ldr	r3, [r3, #12]
 800861e:	657b      	str	r3, [r7, #84]	; 0x54
 8008620:	e016      	b.n	8008650 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008626:	4618      	mov	r0, r3
 8008628:	f7fe fd1f 	bl	800706a <get_fat>
 800862c:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800862e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008630:	2b01      	cmp	r3, #1
 8008632:	d802      	bhi.n	800863a <f_open+0x2de>
 8008634:	2302      	movs	r3, #2
 8008636:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800863a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800863c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008640:	d102      	bne.n	8008648 <f_open+0x2ec>
 8008642:	2301      	movs	r3, #1
 8008644:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008648:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800864a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800864c:	1ad3      	subs	r3, r2, r3
 800864e:	657b      	str	r3, [r7, #84]	; 0x54
 8008650:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008654:	2b00      	cmp	r3, #0
 8008656:	d103      	bne.n	8008660 <f_open+0x304>
 8008658:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800865a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800865c:	429a      	cmp	r2, r3
 800865e:	d8e0      	bhi.n	8008622 <f_open+0x2c6>
				}
				fp->clust = clst;
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008664:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8008666:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800866a:	2b00      	cmp	r3, #0
 800866c:	d127      	bne.n	80086be <f_open+0x362>
 800866e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008670:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008674:	2b00      	cmp	r3, #0
 8008676:	d022      	beq.n	80086be <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8008678:	693b      	ldr	r3, [r7, #16]
 800867a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800867c:	4618      	mov	r0, r3
 800867e:	f7fe fcd5 	bl	800702c <clust2sect>
 8008682:	6478      	str	r0, [r7, #68]	; 0x44
 8008684:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008686:	2b00      	cmp	r3, #0
 8008688:	d103      	bne.n	8008692 <f_open+0x336>
						res = FR_INT_ERR;
 800868a:	2302      	movs	r3, #2
 800868c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008690:	e015      	b.n	80086be <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8008692:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008694:	0a5a      	lsrs	r2, r3, #9
 8008696:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008698:	441a      	add	r2, r3
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800869e:	693b      	ldr	r3, [r7, #16]
 80086a0:	7858      	ldrb	r0, [r3, #1]
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	6a1a      	ldr	r2, [r3, #32]
 80086ac:	2301      	movs	r3, #1
 80086ae:	f7fe f913 	bl	80068d8 <disk_read>
 80086b2:	4603      	mov	r3, r0
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d002      	beq.n	80086be <f_open+0x362>
 80086b8:	2301      	movs	r3, #1
 80086ba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80086be:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d002      	beq.n	80086cc <f_open+0x370>
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	2200      	movs	r2, #0
 80086ca:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80086cc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 80086d0:	4618      	mov	r0, r3
 80086d2:	3760      	adds	r7, #96	; 0x60
 80086d4:	46bd      	mov	sp, r7
 80086d6:	bd80      	pop	{r7, pc}

080086d8 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b08c      	sub	sp, #48	; 0x30
 80086dc:	af00      	add	r7, sp, #0
 80086de:	60f8      	str	r0, [r7, #12]
 80086e0:	60b9      	str	r1, [r7, #8]
 80086e2:	607a      	str	r2, [r7, #4]
 80086e4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80086e6:	68bb      	ldr	r3, [r7, #8]
 80086e8:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	2200      	movs	r2, #0
 80086ee:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	f107 0210 	add.w	r2, r7, #16
 80086f6:	4611      	mov	r1, r2
 80086f8:	4618      	mov	r0, r3
 80086fa:	f7ff fdb3 	bl	8008264 <validate>
 80086fe:	4603      	mov	r3, r0
 8008700:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8008704:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008708:	2b00      	cmp	r3, #0
 800870a:	d107      	bne.n	800871c <f_write+0x44>
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	7d5b      	ldrb	r3, [r3, #21]
 8008710:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8008714:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008718:	2b00      	cmp	r3, #0
 800871a:	d002      	beq.n	8008722 <f_write+0x4a>
 800871c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008720:	e14b      	b.n	80089ba <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	7d1b      	ldrb	r3, [r3, #20]
 8008726:	f003 0302 	and.w	r3, r3, #2
 800872a:	2b00      	cmp	r3, #0
 800872c:	d101      	bne.n	8008732 <f_write+0x5a>
 800872e:	2307      	movs	r3, #7
 8008730:	e143      	b.n	80089ba <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	699a      	ldr	r2, [r3, #24]
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	441a      	add	r2, r3
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	699b      	ldr	r3, [r3, #24]
 800873e:	429a      	cmp	r2, r3
 8008740:	f080 812d 	bcs.w	800899e <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	699b      	ldr	r3, [r3, #24]
 8008748:	43db      	mvns	r3, r3
 800874a:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800874c:	e127      	b.n	800899e <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	699b      	ldr	r3, [r3, #24]
 8008752:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008756:	2b00      	cmp	r3, #0
 8008758:	f040 80e3 	bne.w	8008922 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	699b      	ldr	r3, [r3, #24]
 8008760:	0a5b      	lsrs	r3, r3, #9
 8008762:	693a      	ldr	r2, [r7, #16]
 8008764:	8952      	ldrh	r2, [r2, #10]
 8008766:	3a01      	subs	r2, #1
 8008768:	4013      	ands	r3, r2
 800876a:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800876c:	69bb      	ldr	r3, [r7, #24]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d143      	bne.n	80087fa <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	699b      	ldr	r3, [r3, #24]
 8008776:	2b00      	cmp	r3, #0
 8008778:	d10c      	bne.n	8008794 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	689b      	ldr	r3, [r3, #8]
 800877e:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8008780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008782:	2b00      	cmp	r3, #0
 8008784:	d11a      	bne.n	80087bc <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	2100      	movs	r1, #0
 800878a:	4618      	mov	r0, r3
 800878c:	f7fe fe64 	bl	8007458 <create_chain>
 8008790:	62b8      	str	r0, [r7, #40]	; 0x28
 8008792:	e013      	b.n	80087bc <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008798:	2b00      	cmp	r3, #0
 800879a:	d007      	beq.n	80087ac <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	699b      	ldr	r3, [r3, #24]
 80087a0:	4619      	mov	r1, r3
 80087a2:	68f8      	ldr	r0, [r7, #12]
 80087a4:	f7fe fef0 	bl	8007588 <clmt_clust>
 80087a8:	62b8      	str	r0, [r7, #40]	; 0x28
 80087aa:	e007      	b.n	80087bc <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80087ac:	68fa      	ldr	r2, [r7, #12]
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	69db      	ldr	r3, [r3, #28]
 80087b2:	4619      	mov	r1, r3
 80087b4:	4610      	mov	r0, r2
 80087b6:	f7fe fe4f 	bl	8007458 <create_chain>
 80087ba:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80087bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087be:	2b00      	cmp	r3, #0
 80087c0:	f000 80f2 	beq.w	80089a8 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80087c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087c6:	2b01      	cmp	r3, #1
 80087c8:	d104      	bne.n	80087d4 <f_write+0xfc>
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	2202      	movs	r2, #2
 80087ce:	755a      	strb	r2, [r3, #21]
 80087d0:	2302      	movs	r3, #2
 80087d2:	e0f2      	b.n	80089ba <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80087d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087d6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80087da:	d104      	bne.n	80087e6 <f_write+0x10e>
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	2201      	movs	r2, #1
 80087e0:	755a      	strb	r2, [r3, #21]
 80087e2:	2301      	movs	r3, #1
 80087e4:	e0e9      	b.n	80089ba <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80087ea:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	689b      	ldr	r3, [r3, #8]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d102      	bne.n	80087fa <f_write+0x122>
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80087f8:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	7d1b      	ldrb	r3, [r3, #20]
 80087fe:	b25b      	sxtb	r3, r3
 8008800:	2b00      	cmp	r3, #0
 8008802:	da18      	bge.n	8008836 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008804:	693b      	ldr	r3, [r7, #16]
 8008806:	7858      	ldrb	r0, [r3, #1]
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	6a1a      	ldr	r2, [r3, #32]
 8008812:	2301      	movs	r3, #1
 8008814:	f7fe f880 	bl	8006918 <disk_write>
 8008818:	4603      	mov	r3, r0
 800881a:	2b00      	cmp	r3, #0
 800881c:	d004      	beq.n	8008828 <f_write+0x150>
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	2201      	movs	r2, #1
 8008822:	755a      	strb	r2, [r3, #21]
 8008824:	2301      	movs	r3, #1
 8008826:	e0c8      	b.n	80089ba <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	7d1b      	ldrb	r3, [r3, #20]
 800882c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008830:	b2da      	uxtb	r2, r3
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8008836:	693a      	ldr	r2, [r7, #16]
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	69db      	ldr	r3, [r3, #28]
 800883c:	4619      	mov	r1, r3
 800883e:	4610      	mov	r0, r2
 8008840:	f7fe fbf4 	bl	800702c <clust2sect>
 8008844:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8008846:	697b      	ldr	r3, [r7, #20]
 8008848:	2b00      	cmp	r3, #0
 800884a:	d104      	bne.n	8008856 <f_write+0x17e>
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	2202      	movs	r2, #2
 8008850:	755a      	strb	r2, [r3, #21]
 8008852:	2302      	movs	r3, #2
 8008854:	e0b1      	b.n	80089ba <f_write+0x2e2>
			sect += csect;
 8008856:	697a      	ldr	r2, [r7, #20]
 8008858:	69bb      	ldr	r3, [r7, #24]
 800885a:	4413      	add	r3, r2
 800885c:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	0a5b      	lsrs	r3, r3, #9
 8008862:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8008864:	6a3b      	ldr	r3, [r7, #32]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d03c      	beq.n	80088e4 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800886a:	69ba      	ldr	r2, [r7, #24]
 800886c:	6a3b      	ldr	r3, [r7, #32]
 800886e:	4413      	add	r3, r2
 8008870:	693a      	ldr	r2, [r7, #16]
 8008872:	8952      	ldrh	r2, [r2, #10]
 8008874:	4293      	cmp	r3, r2
 8008876:	d905      	bls.n	8008884 <f_write+0x1ac>
					cc = fs->csize - csect;
 8008878:	693b      	ldr	r3, [r7, #16]
 800887a:	895b      	ldrh	r3, [r3, #10]
 800887c:	461a      	mov	r2, r3
 800887e:	69bb      	ldr	r3, [r7, #24]
 8008880:	1ad3      	subs	r3, r2, r3
 8008882:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008884:	693b      	ldr	r3, [r7, #16]
 8008886:	7858      	ldrb	r0, [r3, #1]
 8008888:	6a3b      	ldr	r3, [r7, #32]
 800888a:	697a      	ldr	r2, [r7, #20]
 800888c:	69f9      	ldr	r1, [r7, #28]
 800888e:	f7fe f843 	bl	8006918 <disk_write>
 8008892:	4603      	mov	r3, r0
 8008894:	2b00      	cmp	r3, #0
 8008896:	d004      	beq.n	80088a2 <f_write+0x1ca>
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	2201      	movs	r2, #1
 800889c:	755a      	strb	r2, [r3, #21]
 800889e:	2301      	movs	r3, #1
 80088a0:	e08b      	b.n	80089ba <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	6a1a      	ldr	r2, [r3, #32]
 80088a6:	697b      	ldr	r3, [r7, #20]
 80088a8:	1ad3      	subs	r3, r2, r3
 80088aa:	6a3a      	ldr	r2, [r7, #32]
 80088ac:	429a      	cmp	r2, r3
 80088ae:	d915      	bls.n	80088dc <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	f103 0030 	add.w	r0, r3, #48	; 0x30
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	6a1a      	ldr	r2, [r3, #32]
 80088ba:	697b      	ldr	r3, [r7, #20]
 80088bc:	1ad3      	subs	r3, r2, r3
 80088be:	025b      	lsls	r3, r3, #9
 80088c0:	69fa      	ldr	r2, [r7, #28]
 80088c2:	4413      	add	r3, r2
 80088c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80088c8:	4619      	mov	r1, r3
 80088ca:	f7fe f8e5 	bl	8006a98 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	7d1b      	ldrb	r3, [r3, #20]
 80088d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80088d6:	b2da      	uxtb	r2, r3
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80088dc:	6a3b      	ldr	r3, [r7, #32]
 80088de:	025b      	lsls	r3, r3, #9
 80088e0:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 80088e2:	e03f      	b.n	8008964 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	6a1b      	ldr	r3, [r3, #32]
 80088e8:	697a      	ldr	r2, [r7, #20]
 80088ea:	429a      	cmp	r2, r3
 80088ec:	d016      	beq.n	800891c <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	699a      	ldr	r2, [r3, #24]
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80088f6:	429a      	cmp	r2, r3
 80088f8:	d210      	bcs.n	800891c <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80088fa:	693b      	ldr	r3, [r7, #16]
 80088fc:	7858      	ldrb	r0, [r3, #1]
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008904:	2301      	movs	r3, #1
 8008906:	697a      	ldr	r2, [r7, #20]
 8008908:	f7fd ffe6 	bl	80068d8 <disk_read>
 800890c:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800890e:	2b00      	cmp	r3, #0
 8008910:	d004      	beq.n	800891c <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	2201      	movs	r2, #1
 8008916:	755a      	strb	r2, [r3, #21]
 8008918:	2301      	movs	r3, #1
 800891a:	e04e      	b.n	80089ba <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	697a      	ldr	r2, [r7, #20]
 8008920:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	699b      	ldr	r3, [r3, #24]
 8008926:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800892a:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800892e:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8008930:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	429a      	cmp	r2, r3
 8008936:	d901      	bls.n	800893c <f_write+0x264>
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	699b      	ldr	r3, [r3, #24]
 8008946:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800894a:	4413      	add	r3, r2
 800894c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800894e:	69f9      	ldr	r1, [r7, #28]
 8008950:	4618      	mov	r0, r3
 8008952:	f7fe f8a1 	bl	8006a98 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	7d1b      	ldrb	r3, [r3, #20]
 800895a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800895e:	b2da      	uxtb	r2, r3
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8008964:	69fa      	ldr	r2, [r7, #28]
 8008966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008968:	4413      	add	r3, r2
 800896a:	61fb      	str	r3, [r7, #28]
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	699a      	ldr	r2, [r3, #24]
 8008970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008972:	441a      	add	r2, r3
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	619a      	str	r2, [r3, #24]
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	68da      	ldr	r2, [r3, #12]
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	699b      	ldr	r3, [r3, #24]
 8008980:	429a      	cmp	r2, r3
 8008982:	bf38      	it	cc
 8008984:	461a      	movcc	r2, r3
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	60da      	str	r2, [r3, #12]
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	681a      	ldr	r2, [r3, #0]
 800898e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008990:	441a      	add	r2, r3
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	601a      	str	r2, [r3, #0]
 8008996:	687a      	ldr	r2, [r7, #4]
 8008998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800899a:	1ad3      	subs	r3, r2, r3
 800899c:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	f47f aed4 	bne.w	800874e <f_write+0x76>
 80089a6:	e000      	b.n	80089aa <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80089a8:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	7d1b      	ldrb	r3, [r3, #20]
 80089ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80089b2:	b2da      	uxtb	r2, r3
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 80089b8:	2300      	movs	r3, #0
}
 80089ba:	4618      	mov	r0, r3
 80089bc:	3730      	adds	r7, #48	; 0x30
 80089be:	46bd      	mov	sp, r7
 80089c0:	bd80      	pop	{r7, pc}

080089c2 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80089c2:	b580      	push	{r7, lr}
 80089c4:	b086      	sub	sp, #24
 80089c6:	af00      	add	r7, sp, #0
 80089c8:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	f107 0208 	add.w	r2, r7, #8
 80089d0:	4611      	mov	r1, r2
 80089d2:	4618      	mov	r0, r3
 80089d4:	f7ff fc46 	bl	8008264 <validate>
 80089d8:	4603      	mov	r3, r0
 80089da:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80089dc:	7dfb      	ldrb	r3, [r7, #23]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d168      	bne.n	8008ab4 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	7d1b      	ldrb	r3, [r3, #20]
 80089e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d062      	beq.n	8008ab4 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	7d1b      	ldrb	r3, [r3, #20]
 80089f2:	b25b      	sxtb	r3, r3
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	da15      	bge.n	8008a24 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80089f8:	68bb      	ldr	r3, [r7, #8]
 80089fa:	7858      	ldrb	r0, [r3, #1]
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6a1a      	ldr	r2, [r3, #32]
 8008a06:	2301      	movs	r3, #1
 8008a08:	f7fd ff86 	bl	8006918 <disk_write>
 8008a0c:	4603      	mov	r3, r0
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d001      	beq.n	8008a16 <f_sync+0x54>
 8008a12:	2301      	movs	r3, #1
 8008a14:	e04f      	b.n	8008ab6 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	7d1b      	ldrb	r3, [r3, #20]
 8008a1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a1e:	b2da      	uxtb	r2, r3
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8008a24:	f7fd f9e0 	bl	8005de8 <get_fattime>
 8008a28:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8008a2a:	68ba      	ldr	r2, [r7, #8]
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a30:	4619      	mov	r1, r3
 8008a32:	4610      	mov	r0, r2
 8008a34:	f7fe fa5e 	bl	8006ef4 <move_window>
 8008a38:	4603      	mov	r3, r0
 8008a3a:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8008a3c:	7dfb      	ldrb	r3, [r7, #23]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d138      	bne.n	8008ab4 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a46:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	330b      	adds	r3, #11
 8008a4c:	781a      	ldrb	r2, [r3, #0]
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	330b      	adds	r3, #11
 8008a52:	f042 0220 	orr.w	r2, r2, #32
 8008a56:	b2d2      	uxtb	r2, r2
 8008a58:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	6818      	ldr	r0, [r3, #0]
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	689b      	ldr	r3, [r3, #8]
 8008a62:	461a      	mov	r2, r3
 8008a64:	68f9      	ldr	r1, [r7, #12]
 8008a66:	f7fe ff69 	bl	800793c <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	f103 021c 	add.w	r2, r3, #28
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	68db      	ldr	r3, [r3, #12]
 8008a74:	4619      	mov	r1, r3
 8008a76:	4610      	mov	r0, r2
 8008a78:	f7fd ffe2 	bl	8006a40 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	3316      	adds	r3, #22
 8008a80:	6939      	ldr	r1, [r7, #16]
 8008a82:	4618      	mov	r0, r3
 8008a84:	f7fd ffdc 	bl	8006a40 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	3312      	adds	r3, #18
 8008a8c:	2100      	movs	r1, #0
 8008a8e:	4618      	mov	r0, r3
 8008a90:	f7fd ffbb 	bl	8006a0a <st_word>
					fs->wflag = 1;
 8008a94:	68bb      	ldr	r3, [r7, #8]
 8008a96:	2201      	movs	r2, #1
 8008a98:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8008a9a:	68bb      	ldr	r3, [r7, #8]
 8008a9c:	4618      	mov	r0, r3
 8008a9e:	f7fe fa57 	bl	8006f50 <sync_fs>
 8008aa2:	4603      	mov	r3, r0
 8008aa4:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	7d1b      	ldrb	r3, [r3, #20]
 8008aaa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008aae:	b2da      	uxtb	r2, r3
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8008ab4:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	3718      	adds	r7, #24
 8008aba:	46bd      	mov	sp, r7
 8008abc:	bd80      	pop	{r7, pc}

08008abe <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8008abe:	b580      	push	{r7, lr}
 8008ac0:	b084      	sub	sp, #16
 8008ac2:	af00      	add	r7, sp, #0
 8008ac4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8008ac6:	6878      	ldr	r0, [r7, #4]
 8008ac8:	f7ff ff7b 	bl	80089c2 <f_sync>
 8008acc:	4603      	mov	r3, r0
 8008ace:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8008ad0:	7bfb      	ldrb	r3, [r7, #15]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d118      	bne.n	8008b08 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	f107 0208 	add.w	r2, r7, #8
 8008adc:	4611      	mov	r1, r2
 8008ade:	4618      	mov	r0, r3
 8008ae0:	f7ff fbc0 	bl	8008264 <validate>
 8008ae4:	4603      	mov	r3, r0
 8008ae6:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008ae8:	7bfb      	ldrb	r3, [r7, #15]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d10c      	bne.n	8008b08 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	691b      	ldr	r3, [r3, #16]
 8008af2:	4618      	mov	r0, r3
 8008af4:	f7fe f95a 	bl	8006dac <dec_lock>
 8008af8:	4603      	mov	r3, r0
 8008afa:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8008afc:	7bfb      	ldrb	r3, [r7, #15]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d102      	bne.n	8008b08 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	2200      	movs	r2, #0
 8008b06:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8008b08:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	3710      	adds	r7, #16
 8008b0e:	46bd      	mov	sp, r7
 8008b10:	bd80      	pop	{r7, pc}

08008b12 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8008b12:	b580      	push	{r7, lr}
 8008b14:	b090      	sub	sp, #64	; 0x40
 8008b16:	af00      	add	r7, sp, #0
 8008b18:	6078      	str	r0, [r7, #4]
 8008b1a:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	f107 0208 	add.w	r2, r7, #8
 8008b22:	4611      	mov	r1, r2
 8008b24:	4618      	mov	r0, r3
 8008b26:	f7ff fb9d 	bl	8008264 <validate>
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8008b30:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d103      	bne.n	8008b40 <f_lseek+0x2e>
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	7d5b      	ldrb	r3, [r3, #21]
 8008b3c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8008b40:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d002      	beq.n	8008b4e <f_lseek+0x3c>
 8008b48:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008b4c:	e1e6      	b.n	8008f1c <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	f000 80d1 	beq.w	8008cfa <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8008b58:	683b      	ldr	r3, [r7, #0]
 8008b5a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008b5e:	d15a      	bne.n	8008c16 <f_lseek+0x104>
			tbl = fp->cltbl;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b64:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8008b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b68:	1d1a      	adds	r2, r3, #4
 8008b6a:	627a      	str	r2, [r7, #36]	; 0x24
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	617b      	str	r3, [r7, #20]
 8008b70:	2302      	movs	r3, #2
 8008b72:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	689b      	ldr	r3, [r3, #8]
 8008b78:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8008b7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d03a      	beq.n	8008bf6 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8008b80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b82:	613b      	str	r3, [r7, #16]
 8008b84:	2300      	movs	r3, #0
 8008b86:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008b88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b8a:	3302      	adds	r3, #2
 8008b8c:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8008b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b90:	60fb      	str	r3, [r7, #12]
 8008b92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b94:	3301      	adds	r3, #1
 8008b96:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	f7fe fa64 	bl	800706a <get_fat>
 8008ba2:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8008ba4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ba6:	2b01      	cmp	r3, #1
 8008ba8:	d804      	bhi.n	8008bb4 <f_lseek+0xa2>
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	2202      	movs	r2, #2
 8008bae:	755a      	strb	r2, [r3, #21]
 8008bb0:	2302      	movs	r3, #2
 8008bb2:	e1b3      	b.n	8008f1c <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8008bb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bb6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008bba:	d104      	bne.n	8008bc6 <f_lseek+0xb4>
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	2201      	movs	r2, #1
 8008bc0:	755a      	strb	r2, [r3, #21]
 8008bc2:	2301      	movs	r3, #1
 8008bc4:	e1aa      	b.n	8008f1c <f_lseek+0x40a>
					} while (cl == pcl + 1);
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	3301      	adds	r3, #1
 8008bca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008bcc:	429a      	cmp	r2, r3
 8008bce:	d0de      	beq.n	8008b8e <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8008bd0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008bd2:	697b      	ldr	r3, [r7, #20]
 8008bd4:	429a      	cmp	r2, r3
 8008bd6:	d809      	bhi.n	8008bec <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8008bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bda:	1d1a      	adds	r2, r3, #4
 8008bdc:	627a      	str	r2, [r7, #36]	; 0x24
 8008bde:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008be0:	601a      	str	r2, [r3, #0]
 8008be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008be4:	1d1a      	adds	r2, r3, #4
 8008be6:	627a      	str	r2, [r7, #36]	; 0x24
 8008be8:	693a      	ldr	r2, [r7, #16]
 8008bea:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8008bec:	68bb      	ldr	r3, [r7, #8]
 8008bee:	695b      	ldr	r3, [r3, #20]
 8008bf0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008bf2:	429a      	cmp	r2, r3
 8008bf4:	d3c4      	bcc.n	8008b80 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bfa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008bfc:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8008bfe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008c00:	697b      	ldr	r3, [r7, #20]
 8008c02:	429a      	cmp	r2, r3
 8008c04:	d803      	bhi.n	8008c0e <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8008c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c08:	2200      	movs	r2, #0
 8008c0a:	601a      	str	r2, [r3, #0]
 8008c0c:	e184      	b.n	8008f18 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8008c0e:	2311      	movs	r3, #17
 8008c10:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8008c14:	e180      	b.n	8008f18 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	68db      	ldr	r3, [r3, #12]
 8008c1a:	683a      	ldr	r2, [r7, #0]
 8008c1c:	429a      	cmp	r2, r3
 8008c1e:	d902      	bls.n	8008c26 <f_lseek+0x114>
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	68db      	ldr	r3, [r3, #12]
 8008c24:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	683a      	ldr	r2, [r7, #0]
 8008c2a:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8008c2c:	683b      	ldr	r3, [r7, #0]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	f000 8172 	beq.w	8008f18 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	3b01      	subs	r3, #1
 8008c38:	4619      	mov	r1, r3
 8008c3a:	6878      	ldr	r0, [r7, #4]
 8008c3c:	f7fe fca4 	bl	8007588 <clmt_clust>
 8008c40:	4602      	mov	r2, r0
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8008c46:	68ba      	ldr	r2, [r7, #8]
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	69db      	ldr	r3, [r3, #28]
 8008c4c:	4619      	mov	r1, r3
 8008c4e:	4610      	mov	r0, r2
 8008c50:	f7fe f9ec 	bl	800702c <clust2sect>
 8008c54:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8008c56:	69bb      	ldr	r3, [r7, #24]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d104      	bne.n	8008c66 <f_lseek+0x154>
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	2202      	movs	r2, #2
 8008c60:	755a      	strb	r2, [r3, #21]
 8008c62:	2302      	movs	r3, #2
 8008c64:	e15a      	b.n	8008f1c <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	3b01      	subs	r3, #1
 8008c6a:	0a5b      	lsrs	r3, r3, #9
 8008c6c:	68ba      	ldr	r2, [r7, #8]
 8008c6e:	8952      	ldrh	r2, [r2, #10]
 8008c70:	3a01      	subs	r2, #1
 8008c72:	4013      	ands	r3, r2
 8008c74:	69ba      	ldr	r2, [r7, #24]
 8008c76:	4413      	add	r3, r2
 8008c78:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	699b      	ldr	r3, [r3, #24]
 8008c7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	f000 8148 	beq.w	8008f18 <f_lseek+0x406>
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	6a1b      	ldr	r3, [r3, #32]
 8008c8c:	69ba      	ldr	r2, [r7, #24]
 8008c8e:	429a      	cmp	r2, r3
 8008c90:	f000 8142 	beq.w	8008f18 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	7d1b      	ldrb	r3, [r3, #20]
 8008c98:	b25b      	sxtb	r3, r3
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	da18      	bge.n	8008cd0 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008c9e:	68bb      	ldr	r3, [r7, #8]
 8008ca0:	7858      	ldrb	r0, [r3, #1]
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	6a1a      	ldr	r2, [r3, #32]
 8008cac:	2301      	movs	r3, #1
 8008cae:	f7fd fe33 	bl	8006918 <disk_write>
 8008cb2:	4603      	mov	r3, r0
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d004      	beq.n	8008cc2 <f_lseek+0x1b0>
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	2201      	movs	r2, #1
 8008cbc:	755a      	strb	r2, [r3, #21]
 8008cbe:	2301      	movs	r3, #1
 8008cc0:	e12c      	b.n	8008f1c <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	7d1b      	ldrb	r3, [r3, #20]
 8008cc6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008cca:	b2da      	uxtb	r2, r3
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8008cd0:	68bb      	ldr	r3, [r7, #8]
 8008cd2:	7858      	ldrb	r0, [r3, #1]
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008cda:	2301      	movs	r3, #1
 8008cdc:	69ba      	ldr	r2, [r7, #24]
 8008cde:	f7fd fdfb 	bl	80068d8 <disk_read>
 8008ce2:	4603      	mov	r3, r0
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d004      	beq.n	8008cf2 <f_lseek+0x1e0>
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2201      	movs	r2, #1
 8008cec:	755a      	strb	r2, [r3, #21]
 8008cee:	2301      	movs	r3, #1
 8008cf0:	e114      	b.n	8008f1c <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	69ba      	ldr	r2, [r7, #24]
 8008cf6:	621a      	str	r2, [r3, #32]
 8008cf8:	e10e      	b.n	8008f18 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	68db      	ldr	r3, [r3, #12]
 8008cfe:	683a      	ldr	r2, [r7, #0]
 8008d00:	429a      	cmp	r2, r3
 8008d02:	d908      	bls.n	8008d16 <f_lseek+0x204>
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	7d1b      	ldrb	r3, [r3, #20]
 8008d08:	f003 0302 	and.w	r3, r3, #2
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d102      	bne.n	8008d16 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	68db      	ldr	r3, [r3, #12]
 8008d14:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	699b      	ldr	r3, [r3, #24]
 8008d1a:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	637b      	str	r3, [r7, #52]	; 0x34
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008d24:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	f000 80a7 	beq.w	8008e7c <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8008d2e:	68bb      	ldr	r3, [r7, #8]
 8008d30:	895b      	ldrh	r3, [r3, #10]
 8008d32:	025b      	lsls	r3, r3, #9
 8008d34:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8008d36:	6a3b      	ldr	r3, [r7, #32]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d01b      	beq.n	8008d74 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8008d3c:	683b      	ldr	r3, [r7, #0]
 8008d3e:	1e5a      	subs	r2, r3, #1
 8008d40:	69fb      	ldr	r3, [r7, #28]
 8008d42:	fbb2 f2f3 	udiv	r2, r2, r3
 8008d46:	6a3b      	ldr	r3, [r7, #32]
 8008d48:	1e59      	subs	r1, r3, #1
 8008d4a:	69fb      	ldr	r3, [r7, #28]
 8008d4c:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8008d50:	429a      	cmp	r2, r3
 8008d52:	d30f      	bcc.n	8008d74 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8008d54:	6a3b      	ldr	r3, [r7, #32]
 8008d56:	1e5a      	subs	r2, r3, #1
 8008d58:	69fb      	ldr	r3, [r7, #28]
 8008d5a:	425b      	negs	r3, r3
 8008d5c:	401a      	ands	r2, r3
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	699b      	ldr	r3, [r3, #24]
 8008d66:	683a      	ldr	r2, [r7, #0]
 8008d68:	1ad3      	subs	r3, r2, r3
 8008d6a:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	69db      	ldr	r3, [r3, #28]
 8008d70:	63bb      	str	r3, [r7, #56]	; 0x38
 8008d72:	e022      	b.n	8008dba <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	689b      	ldr	r3, [r3, #8]
 8008d78:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8008d7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d119      	bne.n	8008db4 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2100      	movs	r1, #0
 8008d84:	4618      	mov	r0, r3
 8008d86:	f7fe fb67 	bl	8007458 <create_chain>
 8008d8a:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8008d8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d8e:	2b01      	cmp	r3, #1
 8008d90:	d104      	bne.n	8008d9c <f_lseek+0x28a>
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	2202      	movs	r2, #2
 8008d96:	755a      	strb	r2, [r3, #21]
 8008d98:	2302      	movs	r3, #2
 8008d9a:	e0bf      	b.n	8008f1c <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8008d9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d9e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008da2:	d104      	bne.n	8008dae <f_lseek+0x29c>
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	2201      	movs	r2, #1
 8008da8:	755a      	strb	r2, [r3, #21]
 8008daa:	2301      	movs	r3, #1
 8008dac:	e0b6      	b.n	8008f1c <f_lseek+0x40a>
					fp->obj.sclust = clst;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008db2:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008db8:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8008dba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d05d      	beq.n	8008e7c <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 8008dc0:	e03a      	b.n	8008e38 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 8008dc2:	683a      	ldr	r2, [r7, #0]
 8008dc4:	69fb      	ldr	r3, [r7, #28]
 8008dc6:	1ad3      	subs	r3, r2, r3
 8008dc8:	603b      	str	r3, [r7, #0]
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	699a      	ldr	r2, [r3, #24]
 8008dce:	69fb      	ldr	r3, [r7, #28]
 8008dd0:	441a      	add	r2, r3
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	7d1b      	ldrb	r3, [r3, #20]
 8008dda:	f003 0302 	and.w	r3, r3, #2
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d00b      	beq.n	8008dfa <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008de6:	4618      	mov	r0, r3
 8008de8:	f7fe fb36 	bl	8007458 <create_chain>
 8008dec:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8008dee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d108      	bne.n	8008e06 <f_lseek+0x2f4>
							ofs = 0; break;
 8008df4:	2300      	movs	r3, #0
 8008df6:	603b      	str	r3, [r7, #0]
 8008df8:	e022      	b.n	8008e40 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008dfe:	4618      	mov	r0, r3
 8008e00:	f7fe f933 	bl	800706a <get_fat>
 8008e04:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8008e06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e08:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008e0c:	d104      	bne.n	8008e18 <f_lseek+0x306>
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	2201      	movs	r2, #1
 8008e12:	755a      	strb	r2, [r3, #21]
 8008e14:	2301      	movs	r3, #1
 8008e16:	e081      	b.n	8008f1c <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8008e18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e1a:	2b01      	cmp	r3, #1
 8008e1c:	d904      	bls.n	8008e28 <f_lseek+0x316>
 8008e1e:	68bb      	ldr	r3, [r7, #8]
 8008e20:	695b      	ldr	r3, [r3, #20]
 8008e22:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008e24:	429a      	cmp	r2, r3
 8008e26:	d304      	bcc.n	8008e32 <f_lseek+0x320>
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	2202      	movs	r2, #2
 8008e2c:	755a      	strb	r2, [r3, #21]
 8008e2e:	2302      	movs	r3, #2
 8008e30:	e074      	b.n	8008f1c <f_lseek+0x40a>
					fp->clust = clst;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008e36:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8008e38:	683a      	ldr	r2, [r7, #0]
 8008e3a:	69fb      	ldr	r3, [r7, #28]
 8008e3c:	429a      	cmp	r2, r3
 8008e3e:	d8c0      	bhi.n	8008dc2 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	699a      	ldr	r2, [r3, #24]
 8008e44:	683b      	ldr	r3, [r7, #0]
 8008e46:	441a      	add	r2, r3
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d012      	beq.n	8008e7c <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8008e56:	68bb      	ldr	r3, [r7, #8]
 8008e58:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	f7fe f8e6 	bl	800702c <clust2sect>
 8008e60:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8008e62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d104      	bne.n	8008e72 <f_lseek+0x360>
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	2202      	movs	r2, #2
 8008e6c:	755a      	strb	r2, [r3, #21]
 8008e6e:	2302      	movs	r3, #2
 8008e70:	e054      	b.n	8008f1c <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 8008e72:	683b      	ldr	r3, [r7, #0]
 8008e74:	0a5b      	lsrs	r3, r3, #9
 8008e76:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008e78:	4413      	add	r3, r2
 8008e7a:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	699a      	ldr	r2, [r3, #24]
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	68db      	ldr	r3, [r3, #12]
 8008e84:	429a      	cmp	r2, r3
 8008e86:	d90a      	bls.n	8008e9e <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	699a      	ldr	r2, [r3, #24]
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	7d1b      	ldrb	r3, [r3, #20]
 8008e94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008e98:	b2da      	uxtb	r2, r3
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	699b      	ldr	r3, [r3, #24]
 8008ea2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d036      	beq.n	8008f18 <f_lseek+0x406>
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	6a1b      	ldr	r3, [r3, #32]
 8008eae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008eb0:	429a      	cmp	r2, r3
 8008eb2:	d031      	beq.n	8008f18 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	7d1b      	ldrb	r3, [r3, #20]
 8008eb8:	b25b      	sxtb	r3, r3
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	da18      	bge.n	8008ef0 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008ebe:	68bb      	ldr	r3, [r7, #8]
 8008ec0:	7858      	ldrb	r0, [r3, #1]
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	6a1a      	ldr	r2, [r3, #32]
 8008ecc:	2301      	movs	r3, #1
 8008ece:	f7fd fd23 	bl	8006918 <disk_write>
 8008ed2:	4603      	mov	r3, r0
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d004      	beq.n	8008ee2 <f_lseek+0x3d0>
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	2201      	movs	r2, #1
 8008edc:	755a      	strb	r2, [r3, #21]
 8008ede:	2301      	movs	r3, #1
 8008ee0:	e01c      	b.n	8008f1c <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	7d1b      	ldrb	r3, [r3, #20]
 8008ee6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008eea:	b2da      	uxtb	r2, r3
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8008ef0:	68bb      	ldr	r3, [r7, #8]
 8008ef2:	7858      	ldrb	r0, [r3, #1]
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008efa:	2301      	movs	r3, #1
 8008efc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008efe:	f7fd fceb 	bl	80068d8 <disk_read>
 8008f02:	4603      	mov	r3, r0
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d004      	beq.n	8008f12 <f_lseek+0x400>
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2201      	movs	r2, #1
 8008f0c:	755a      	strb	r2, [r3, #21]
 8008f0e:	2301      	movs	r3, #1
 8008f10:	e004      	b.n	8008f1c <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008f16:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8008f18:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	3740      	adds	r7, #64	; 0x40
 8008f20:	46bd      	mov	sp, r7
 8008f22:	bd80      	pop	{r7, pc}

08008f24 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8008f24:	b480      	push	{r7}
 8008f26:	b087      	sub	sp, #28
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	60f8      	str	r0, [r7, #12]
 8008f2c:	60b9      	str	r1, [r7, #8]
 8008f2e:	4613      	mov	r3, r2
 8008f30:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8008f32:	2301      	movs	r3, #1
 8008f34:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8008f36:	2300      	movs	r3, #0
 8008f38:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8008f3a:	4b1f      	ldr	r3, [pc, #124]	; (8008fb8 <FATFS_LinkDriverEx+0x94>)
 8008f3c:	7a5b      	ldrb	r3, [r3, #9]
 8008f3e:	b2db      	uxtb	r3, r3
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d131      	bne.n	8008fa8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8008f44:	4b1c      	ldr	r3, [pc, #112]	; (8008fb8 <FATFS_LinkDriverEx+0x94>)
 8008f46:	7a5b      	ldrb	r3, [r3, #9]
 8008f48:	b2db      	uxtb	r3, r3
 8008f4a:	461a      	mov	r2, r3
 8008f4c:	4b1a      	ldr	r3, [pc, #104]	; (8008fb8 <FATFS_LinkDriverEx+0x94>)
 8008f4e:	2100      	movs	r1, #0
 8008f50:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8008f52:	4b19      	ldr	r3, [pc, #100]	; (8008fb8 <FATFS_LinkDriverEx+0x94>)
 8008f54:	7a5b      	ldrb	r3, [r3, #9]
 8008f56:	b2db      	uxtb	r3, r3
 8008f58:	4a17      	ldr	r2, [pc, #92]	; (8008fb8 <FATFS_LinkDriverEx+0x94>)
 8008f5a:	009b      	lsls	r3, r3, #2
 8008f5c:	4413      	add	r3, r2
 8008f5e:	68fa      	ldr	r2, [r7, #12]
 8008f60:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8008f62:	4b15      	ldr	r3, [pc, #84]	; (8008fb8 <FATFS_LinkDriverEx+0x94>)
 8008f64:	7a5b      	ldrb	r3, [r3, #9]
 8008f66:	b2db      	uxtb	r3, r3
 8008f68:	461a      	mov	r2, r3
 8008f6a:	4b13      	ldr	r3, [pc, #76]	; (8008fb8 <FATFS_LinkDriverEx+0x94>)
 8008f6c:	4413      	add	r3, r2
 8008f6e:	79fa      	ldrb	r2, [r7, #7]
 8008f70:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8008f72:	4b11      	ldr	r3, [pc, #68]	; (8008fb8 <FATFS_LinkDriverEx+0x94>)
 8008f74:	7a5b      	ldrb	r3, [r3, #9]
 8008f76:	b2db      	uxtb	r3, r3
 8008f78:	1c5a      	adds	r2, r3, #1
 8008f7a:	b2d1      	uxtb	r1, r2
 8008f7c:	4a0e      	ldr	r2, [pc, #56]	; (8008fb8 <FATFS_LinkDriverEx+0x94>)
 8008f7e:	7251      	strb	r1, [r2, #9]
 8008f80:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8008f82:	7dbb      	ldrb	r3, [r7, #22]
 8008f84:	3330      	adds	r3, #48	; 0x30
 8008f86:	b2da      	uxtb	r2, r3
 8008f88:	68bb      	ldr	r3, [r7, #8]
 8008f8a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8008f8c:	68bb      	ldr	r3, [r7, #8]
 8008f8e:	3301      	adds	r3, #1
 8008f90:	223a      	movs	r2, #58	; 0x3a
 8008f92:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8008f94:	68bb      	ldr	r3, [r7, #8]
 8008f96:	3302      	adds	r3, #2
 8008f98:	222f      	movs	r2, #47	; 0x2f
 8008f9a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8008f9c:	68bb      	ldr	r3, [r7, #8]
 8008f9e:	3303      	adds	r3, #3
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8008fa8:	7dfb      	ldrb	r3, [r7, #23]
}
 8008faa:	4618      	mov	r0, r3
 8008fac:	371c      	adds	r7, #28
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb4:	4770      	bx	lr
 8008fb6:	bf00      	nop
 8008fb8:	20001970 	.word	0x20001970

08008fbc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	b082      	sub	sp, #8
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6078      	str	r0, [r7, #4]
 8008fc4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	6839      	ldr	r1, [r7, #0]
 8008fca:	6878      	ldr	r0, [r7, #4]
 8008fcc:	f7ff ffaa 	bl	8008f24 <FATFS_LinkDriverEx>
 8008fd0:	4603      	mov	r3, r0
}
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	3708      	adds	r7, #8
 8008fd6:	46bd      	mov	sp, r7
 8008fd8:	bd80      	pop	{r7, pc}
	...

08008fdc <MX_PDM2PCM_Init>:
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */

/* PDM2PCM init function */
void MX_PDM2PCM_Init(void)
{
 8008fdc:	b580      	push	{r7, lr}
 8008fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

   /**
  */
  PDM1_filter_handler.bit_order = PDM_FILTER_BIT_ORDER_MSB;
 8008fe0:	4b10      	ldr	r3, [pc, #64]	; (8009024 <MX_PDM2PCM_Init+0x48>)
 8008fe2:	2201      	movs	r2, #1
 8008fe4:	801a      	strh	r2, [r3, #0]
  PDM1_filter_handler.endianness = PDM_FILTER_ENDIANNESS_LE;
 8008fe6:	4b0f      	ldr	r3, [pc, #60]	; (8009024 <MX_PDM2PCM_Init+0x48>)
 8008fe8:	2200      	movs	r2, #0
 8008fea:	805a      	strh	r2, [r3, #2]
  PDM1_filter_handler.high_pass_tap = 2100028088;
 8008fec:	4b0d      	ldr	r3, [pc, #52]	; (8009024 <MX_PDM2PCM_Init+0x48>)
 8008fee:	4a0e      	ldr	r2, [pc, #56]	; (8009028 <MX_PDM2PCM_Init+0x4c>)
 8008ff0:	605a      	str	r2, [r3, #4]
  //PDM1_filter_handler.high_pass_tap = 2122358088;
  PDM1_filter_handler.in_ptr_channels = 2;
 8008ff2:	4b0c      	ldr	r3, [pc, #48]	; (8009024 <MX_PDM2PCM_Init+0x48>)
 8008ff4:	2202      	movs	r2, #2
 8008ff6:	811a      	strh	r2, [r3, #8]
  PDM1_filter_handler.out_ptr_channels = 2;
 8008ff8:	4b0a      	ldr	r3, [pc, #40]	; (8009024 <MX_PDM2PCM_Init+0x48>)
 8008ffa:	2202      	movs	r2, #2
 8008ffc:	815a      	strh	r2, [r3, #10]
  PDM_Filter_Init(&PDM1_filter_handler);
 8008ffe:	4809      	ldr	r0, [pc, #36]	; (8009024 <MX_PDM2PCM_Init+0x48>)
 8009000:	f001 fd66 	bl	800aad0 <PDM_Filter_Init>

  PDM1_filter_config.decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 8009004:	4b09      	ldr	r3, [pc, #36]	; (800902c <MX_PDM2PCM_Init+0x50>)
 8009006:	2202      	movs	r2, #2
 8009008:	801a      	strh	r2, [r3, #0]
  PDM1_filter_config.output_samples_number = 16;
 800900a:	4b08      	ldr	r3, [pc, #32]	; (800902c <MX_PDM2PCM_Init+0x50>)
 800900c:	2210      	movs	r2, #16
 800900e:	805a      	strh	r2, [r3, #2]
  PDM1_filter_config.mic_gain = 24;
 8009010:	4b06      	ldr	r3, [pc, #24]	; (800902c <MX_PDM2PCM_Init+0x50>)
 8009012:	2218      	movs	r2, #24
 8009014:	809a      	strh	r2, [r3, #4]
  PDM_Filter_setConfig(&PDM1_filter_handler, &PDM1_filter_config);
 8009016:	4905      	ldr	r1, [pc, #20]	; (800902c <MX_PDM2PCM_Init+0x50>)
 8009018:	4802      	ldr	r0, [pc, #8]	; (8009024 <MX_PDM2PCM_Init+0x48>)
 800901a:	f001 fde3 	bl	800abe4 <PDM_Filter_setConfig>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 800901e:	bf00      	nop
 8009020:	bd80      	pop	{r7, pc}
 8009022:	bf00      	nop
 8009024:	2000197c 	.word	0x2000197c
 8009028:	7d2be2b8 	.word	0x7d2be2b8
 800902c:	200019c8 	.word	0x200019c8

08009030 <D16_GENERIC>:
 8009030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009034:	b089      	sub	sp, #36	; 0x24
 8009036:	68d4      	ldr	r4, [r2, #12]
 8009038:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800903a:	6993      	ldr	r3, [r2, #24]
 800903c:	9407      	str	r4, [sp, #28]
 800903e:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8009040:	9306      	str	r3, [sp, #24]
 8009042:	9402      	str	r4, [sp, #8]
 8009044:	f8d2 a010 	ldr.w	sl, [r2, #16]
 8009048:	f8d2 b014 	ldr.w	fp, [r2, #20]
 800904c:	69d3      	ldr	r3, [r2, #28]
 800904e:	6896      	ldr	r6, [r2, #8]
 8009050:	6b54      	ldr	r4, [r2, #52]	; 0x34
 8009052:	9103      	str	r1, [sp, #12]
 8009054:	2d00      	cmp	r5, #0
 8009056:	d066      	beq.n	8009126 <D16_GENERIC+0xf6>
 8009058:	f004 0510 	and.w	r5, r4, #16
 800905c:	f004 0420 	and.w	r4, r4, #32
 8009060:	9504      	str	r5, [sp, #16]
 8009062:	4938      	ldr	r1, [pc, #224]	; (8009144 <D16_GENERIC+0x114>)
 8009064:	9405      	str	r4, [sp, #20]
 8009066:	f04f 0e00 	mov.w	lr, #0
 800906a:	4635      	mov	r5, r6
 800906c:	e04f      	b.n	800910e <D16_GENERIC+0xde>
 800906e:	5d87      	ldrb	r7, [r0, r6]
 8009070:	7804      	ldrb	r4, [r0, #0]
 8009072:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 8009076:	eb04 2407 	add.w	r4, r4, r7, lsl #8
 800907a:	b2e6      	uxtb	r6, r4
 800907c:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8009080:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8009084:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 8009088:	4433      	add	r3, r6
 800908a:	eb04 2493 	add.w	r4, r4, r3, lsr #10
 800908e:	f3c4 0609 	ubfx	r6, r4, #0, #10
 8009092:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009096:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 800909a:	0aa3      	lsrs	r3, r4, #10
 800909c:	4c2a      	ldr	r4, [pc, #168]	; (8009148 <D16_GENERIC+0x118>)
 800909e:	fb26 5404 	smlad	r4, r6, r4, r5
 80090a2:	4d2a      	ldr	r5, [pc, #168]	; (800914c <D16_GENERIC+0x11c>)
 80090a4:	fb26 f505 	smuad	r5, r6, r5
 80090a8:	f5a4 6400 	sub.w	r4, r4, #2048	; 0x800
 80090ac:	eb04 080a 	add.w	r8, r4, sl
 80090b0:	eba8 080b 	sub.w	r8, r8, fp
 80090b4:	4646      	mov	r6, r8
 80090b6:	17f7      	asrs	r7, r6, #31
 80090b8:	e9cd 6700 	strd	r6, r7, [sp]
 80090bc:	9e04      	ldr	r6, [sp, #16]
 80090be:	f10e 0c01 	add.w	ip, lr, #1
 80090c2:	b16e      	cbz	r6, 80090e0 <D16_GENERIC+0xb0>
 80090c4:	6a16      	ldr	r6, [r2, #32]
 80090c6:	9f01      	ldr	r7, [sp, #4]
 80090c8:	fba8 8906 	umull	r8, r9, r8, r6
 80090cc:	fb06 9907 	mla	r9, r6, r7, r9
 80090d0:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 80090d4:	f149 0900 	adc.w	r9, r9, #0
 80090d8:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 80090dc:	46a3      	mov	fp, r4
 80090de:	4654      	mov	r4, sl
 80090e0:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 80090e2:	9f02      	ldr	r7, [sp, #8]
 80090e4:	0424      	lsls	r4, r4, #16
 80090e6:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 80090ea:	f04f 0900 	mov.w	r9, #0
 80090ee:	fb0e fe06 	mul.w	lr, lr, r6
 80090f2:	fbc7 8904 	smlal	r8, r9, r7, r4
 80090f6:	9e03      	ldr	r6, [sp, #12]
 80090f8:	464f      	mov	r7, r9
 80090fa:	10bc      	asrs	r4, r7, #2
 80090fc:	f304 040f 	ssat	r4, #16, r4
 8009100:	f826 401e 	strh.w	r4, [r6, lr, lsl #1]
 8009104:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 8009106:	fa1f fe8c 	uxth.w	lr, ip
 800910a:	4574      	cmp	r4, lr
 800910c:	d90a      	bls.n	8009124 <D16_GENERIC+0xf4>
 800910e:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 8009110:	2c01      	cmp	r4, #1
 8009112:	b2e6      	uxtb	r6, r4
 8009114:	d1ab      	bne.n	800906e <D16_GENERIC+0x3e>
 8009116:	9e05      	ldr	r6, [sp, #20]
 8009118:	f850 4b02 	ldr.w	r4, [r0], #2
 800911c:	2e00      	cmp	r6, #0
 800911e:	d0ac      	beq.n	800907a <D16_GENERIC+0x4a>
 8009120:	ba64      	rev16	r4, r4
 8009122:	e7aa      	b.n	800907a <D16_GENERIC+0x4a>
 8009124:	462e      	mov	r6, r5
 8009126:	9907      	ldr	r1, [sp, #28]
 8009128:	61d3      	str	r3, [r2, #28]
 800912a:	9b06      	ldr	r3, [sp, #24]
 800912c:	6096      	str	r6, [r2, #8]
 800912e:	2000      	movs	r0, #0
 8009130:	60d1      	str	r1, [r2, #12]
 8009132:	f8c2 a010 	str.w	sl, [r2, #16]
 8009136:	f8c2 b014 	str.w	fp, [r2, #20]
 800913a:	6193      	str	r3, [r2, #24]
 800913c:	b009      	add	sp, #36	; 0x24
 800913e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009142:	bf00      	nop
 8009144:	20000000 	.word	0x20000000
 8009148:	00030001 	.word	0x00030001
 800914c:	00010003 	.word	0x00010003

08009150 <D24_GENERIC>:
 8009150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009154:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 8009156:	6993      	ldr	r3, [r2, #24]
 8009158:	6b15      	ldr	r5, [r2, #48]	; 0x30
 800915a:	f8d2 a010 	ldr.w	sl, [r2, #16]
 800915e:	f8d2 9014 	ldr.w	r9, [r2, #20]
 8009162:	6894      	ldr	r4, [r2, #8]
 8009164:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 8009168:	b089      	sub	sp, #36	; 0x24
 800916a:	9307      	str	r3, [sp, #28]
 800916c:	9503      	str	r5, [sp, #12]
 800916e:	69d3      	ldr	r3, [r2, #28]
 8009170:	6b55      	ldr	r5, [r2, #52]	; 0x34
 8009172:	9104      	str	r1, [sp, #16]
 8009174:	2e00      	cmp	r6, #0
 8009176:	f000 8096 	beq.w	80092a6 <D24_GENERIC+0x156>
 800917a:	f005 0610 	and.w	r6, r5, #16
 800917e:	f005 0520 	and.w	r5, r5, #32
 8009182:	4954      	ldr	r1, [pc, #336]	; (80092d4 <D24_GENERIC+0x184>)
 8009184:	9605      	str	r6, [sp, #20]
 8009186:	9506      	str	r5, [sp, #24]
 8009188:	f04f 0e00 	mov.w	lr, #0
 800918c:	f8cd 9008 	str.w	r9, [sp, #8]
 8009190:	e06a      	b.n	8009268 <D24_GENERIC+0x118>
 8009192:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 8009196:	f810 8007 	ldrb.w	r8, [r0, r7]
 800919a:	f890 c000 	ldrb.w	ip, [r0]
 800919e:	042d      	lsls	r5, r5, #16
 80091a0:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 80091a4:	eb05 2508 	add.w	r5, r5, r8, lsl #8
 80091a8:	44ac      	add	ip, r5
 80091aa:	4438      	add	r0, r7
 80091ac:	fa5f f68c 	uxtb.w	r6, ip
 80091b0:	f3cc 2507 	ubfx	r5, ip, #8, #8
 80091b4:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 80091b8:	f851 7025 	ldr.w	r7, [r1, r5, lsl #2]
 80091bc:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80091c0:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 80091c4:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 80091c8:	f851 302c 	ldr.w	r3, [r1, ip, lsl #2]
 80091cc:	f3c7 0509 	ubfx	r5, r7, #0, #10
 80091d0:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80091d4:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 80091d8:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 80091dc:	4d3e      	ldr	r5, [pc, #248]	; (80092d8 <D24_GENERIC+0x188>)
 80091de:	fb26 b705 	smlad	r7, r6, r5, fp
 80091e2:	4d3e      	ldr	r5, [pc, #248]	; (80092dc <D24_GENERIC+0x18c>)
 80091e4:	fb26 4b05 	smlad	fp, r6, r5, r4
 80091e8:	f3c3 0409 	ubfx	r4, r3, #0, #10
 80091ec:	eb04 0844 	add.w	r8, r4, r4, lsl #1
 80091f0:	eb0b 0b48 	add.w	fp, fp, r8, lsl #1
 80091f4:	2401      	movs	r4, #1
 80091f6:	fb26 f604 	smuad	r6, r6, r4
 80091fa:	f5a7 55d8 	sub.w	r5, r7, #6912	; 0x1b00
 80091fe:	9f02      	ldr	r7, [sp, #8]
 8009200:	eb0e 0c04 	add.w	ip, lr, r4
 8009204:	eb08 0406 	add.w	r4, r8, r6
 8009208:	eb05 060a 	add.w	r6, r5, sl
 800920c:	1bf6      	subs	r6, r6, r7
 800920e:	4637      	mov	r7, r6
 8009210:	ea4f 78e6 	mov.w	r8, r6, asr #31
 8009214:	e9cd 7800 	strd	r7, r8, [sp]
 8009218:	9f05      	ldr	r7, [sp, #20]
 800921a:	b177      	cbz	r7, 800923a <D24_GENERIC+0xea>
 800921c:	f8d2 8020 	ldr.w	r8, [r2, #32]
 8009220:	9502      	str	r5, [sp, #8]
 8009222:	fba6 9a08 	umull	r9, sl, r6, r8
 8009226:	9e01      	ldr	r6, [sp, #4]
 8009228:	fb08 aa06 	mla	sl, r8, r6, sl
 800922c:	f119 4600 	adds.w	r6, r9, #2147483648	; 0x80000000
 8009230:	f14a 0700 	adc.w	r7, sl, #0
 8009234:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 8009238:	4655      	mov	r5, sl
 800923a:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 800923c:	9f03      	ldr	r7, [sp, #12]
 800923e:	03ad      	lsls	r5, r5, #14
 8009240:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8009244:	f04f 0900 	mov.w	r9, #0
 8009248:	fb0e fe06 	mul.w	lr, lr, r6
 800924c:	fbc7 8905 	smlal	r8, r9, r7, r5
 8009250:	9e04      	ldr	r6, [sp, #16]
 8009252:	464f      	mov	r7, r9
 8009254:	10bd      	asrs	r5, r7, #2
 8009256:	f305 050f 	ssat	r5, #16, r5
 800925a:	f826 501e 	strh.w	r5, [r6, lr, lsl #1]
 800925e:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8009260:	fa1f fe8c 	uxth.w	lr, ip
 8009264:	4575      	cmp	r5, lr
 8009266:	d91c      	bls.n	80092a2 <D24_GENERIC+0x152>
 8009268:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 800926a:	b2ef      	uxtb	r7, r5
 800926c:	2d01      	cmp	r5, #1
 800926e:	b23e      	sxth	r6, r7
 8009270:	d18f      	bne.n	8009192 <D24_GENERIC+0x42>
 8009272:	9d06      	ldr	r5, [sp, #24]
 8009274:	b15d      	cbz	r5, 800928e <D24_GENERIC+0x13e>
 8009276:	f01e 0f01 	tst.w	lr, #1
 800927a:	d122      	bne.n	80092c2 <D24_GENERIC+0x172>
 800927c:	7805      	ldrb	r5, [r0, #0]
 800927e:	78c7      	ldrb	r7, [r0, #3]
 8009280:	7846      	ldrb	r6, [r0, #1]
 8009282:	022d      	lsls	r5, r5, #8
 8009284:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 8009288:	44b4      	add	ip, r6
 800928a:	3002      	adds	r0, #2
 800928c:	e78e      	b.n	80091ac <D24_GENERIC+0x5c>
 800928e:	7846      	ldrb	r6, [r0, #1]
 8009290:	f890 c002 	ldrb.w	ip, [r0, #2]
 8009294:	f810 5b03 	ldrb.w	r5, [r0], #3
 8009298:	0236      	lsls	r6, r6, #8
 800929a:	eb06 4c0c 	add.w	ip, r6, ip, lsl #16
 800929e:	44ac      	add	ip, r5
 80092a0:	e784      	b.n	80091ac <D24_GENERIC+0x5c>
 80092a2:	f8dd 9008 	ldr.w	r9, [sp, #8]
 80092a6:	61d3      	str	r3, [r2, #28]
 80092a8:	9b07      	ldr	r3, [sp, #28]
 80092aa:	6094      	str	r4, [r2, #8]
 80092ac:	2000      	movs	r0, #0
 80092ae:	f8c2 b00c 	str.w	fp, [r2, #12]
 80092b2:	f8c2 a010 	str.w	sl, [r2, #16]
 80092b6:	f8c2 9014 	str.w	r9, [r2, #20]
 80092ba:	6193      	str	r3, [r2, #24]
 80092bc:	b009      	add	sp, #36	; 0x24
 80092be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092c2:	78c5      	ldrb	r5, [r0, #3]
 80092c4:	7887      	ldrb	r7, [r0, #2]
 80092c6:	f810 6b04 	ldrb.w	r6, [r0], #4
 80092ca:	022d      	lsls	r5, r5, #8
 80092cc:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 80092d0:	44b4      	add	ip, r6
 80092d2:	e76b      	b.n	80091ac <D24_GENERIC+0x5c>
 80092d4:	20000000 	.word	0x20000000
 80092d8:	00030001 	.word	0x00030001
 80092dc:	00060007 	.word	0x00060007

080092e0 <D32_GENERIC>:
 80092e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092e4:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 80092e6:	6993      	ldr	r3, [r2, #24]
 80092e8:	6b14      	ldr	r4, [r2, #48]	; 0x30
 80092ea:	f8d2 a010 	ldr.w	sl, [r2, #16]
 80092ee:	f8d2 9014 	ldr.w	r9, [r2, #20]
 80092f2:	69d6      	ldr	r6, [r2, #28]
 80092f4:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 80092f8:	b089      	sub	sp, #36	; 0x24
 80092fa:	9307      	str	r3, [sp, #28]
 80092fc:	9403      	str	r4, [sp, #12]
 80092fe:	6893      	ldr	r3, [r2, #8]
 8009300:	6b54      	ldr	r4, [r2, #52]	; 0x34
 8009302:	9104      	str	r1, [sp, #16]
 8009304:	2d00      	cmp	r5, #0
 8009306:	f000 809f 	beq.w	8009448 <D32_GENERIC+0x168>
 800930a:	f004 0510 	and.w	r5, r4, #16
 800930e:	f004 0420 	and.w	r4, r4, #32
 8009312:	9505      	str	r5, [sp, #20]
 8009314:	4953      	ldr	r1, [pc, #332]	; (8009464 <D32_GENERIC+0x184>)
 8009316:	9406      	str	r4, [sp, #24]
 8009318:	f04f 0c00 	mov.w	ip, #0
 800931c:	f8cd 9008 	str.w	r9, [sp, #8]
 8009320:	461d      	mov	r5, r3
 8009322:	4617      	mov	r7, r2
 8009324:	e077      	b.n	8009416 <D32_GENERIC+0x136>
 8009326:	f818 3003 	ldrb.w	r3, [r8, r3]
 800932a:	f810 800e 	ldrb.w	r8, [r0, lr]
 800932e:	f810 e002 	ldrb.w	lr, [r0, r2]
 8009332:	7800      	ldrb	r0, [r0, #0]
 8009334:	041b      	lsls	r3, r3, #16
 8009336:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 800933a:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 800933e:	4403      	add	r3, r0
 8009340:	eb04 0042 	add.w	r0, r4, r2, lsl #1
 8009344:	b2dc      	uxtb	r4, r3
 8009346:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800934a:	f3c3 4807 	ubfx	r8, r3, #16, #8
 800934e:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 8009352:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8009356:	0e1b      	lsrs	r3, r3, #24
 8009358:	eb04 2496 	add.w	r4, r4, r6, lsr #10
 800935c:	f851 6028 	ldr.w	r6, [r1, r8, lsl #2]
 8009360:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8009364:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 8009368:	eb06 2e92 	add.w	lr, r6, r2, lsr #10
 800936c:	eb03 269e 	add.w	r6, r3, lr, lsr #10
 8009370:	f3c6 0309 	ubfx	r3, r6, #0, #10
 8009374:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8009378:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800937c:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8009380:	ea43 4e0e 	orr.w	lr, r3, lr, lsl #16
 8009384:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009388:	4b37      	ldr	r3, [pc, #220]	; (8009468 <D32_GENERIC+0x188>)
 800938a:	fb22 b403 	smlad	r4, r2, r3, fp
 800938e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009392:	fb2e 4803 	smlad	r8, lr, r3, r4
 8009396:	4b35      	ldr	r3, [pc, #212]	; (800946c <D32_GENERIC+0x18c>)
 8009398:	fb22 5503 	smlad	r5, r2, r3, r5
 800939c:	4b34      	ldr	r3, [pc, #208]	; (8009470 <D32_GENERIC+0x190>)
 800939e:	fb2e 5b03 	smlad	fp, lr, r3, r5
 80093a2:	2301      	movs	r3, #1
 80093a4:	fb22 f203 	smuad	r2, r2, r3
 80093a8:	4b32      	ldr	r3, [pc, #200]	; (8009474 <D32_GENERIC+0x194>)
 80093aa:	fb2e 2503 	smlad	r5, lr, r3, r2
 80093ae:	9b02      	ldr	r3, [sp, #8]
 80093b0:	f5a8 4480 	sub.w	r4, r8, #16384	; 0x4000
 80093b4:	eb04 080a 	add.w	r8, r4, sl
 80093b8:	eba8 0803 	sub.w	r8, r8, r3
 80093bc:	4642      	mov	r2, r8
 80093be:	17d3      	asrs	r3, r2, #31
 80093c0:	e9cd 2300 	strd	r2, r3, [sp]
 80093c4:	9b05      	ldr	r3, [sp, #20]
 80093c6:	f10c 0e01 	add.w	lr, ip, #1
 80093ca:	b16b      	cbz	r3, 80093e8 <D32_GENERIC+0x108>
 80093cc:	6a3a      	ldr	r2, [r7, #32]
 80093ce:	9b01      	ldr	r3, [sp, #4]
 80093d0:	9402      	str	r4, [sp, #8]
 80093d2:	fba8 8902 	umull	r8, r9, r8, r2
 80093d6:	fb02 9903 	mla	r9, r2, r3, r9
 80093da:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 80093de:	f149 0900 	adc.w	r9, r9, #0
 80093e2:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 80093e6:	4654      	mov	r4, sl
 80093e8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80093ea:	9a04      	ldr	r2, [sp, #16]
 80093ec:	fb0c fc03 	mul.w	ip, ip, r3
 80093f0:	9b03      	ldr	r3, [sp, #12]
 80093f2:	0364      	lsls	r4, r4, #13
 80093f4:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 80093f8:	f04f 0900 	mov.w	r9, #0
 80093fc:	fbc3 8904 	smlal	r8, r9, r3, r4
 8009400:	464b      	mov	r3, r9
 8009402:	109b      	asrs	r3, r3, #2
 8009404:	f303 030f 	ssat	r3, #16, r3
 8009408:	f822 301c 	strh.w	r3, [r2, ip, lsl #1]
 800940c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800940e:	fa1f fc8e 	uxth.w	ip, lr
 8009412:	4563      	cmp	r3, ip
 8009414:	d914      	bls.n	8009440 <D32_GENERIC+0x160>
 8009416:	8d7c      	ldrh	r4, [r7, #42]	; 0x2a
 8009418:	b2e2      	uxtb	r2, r4
 800941a:	eb02 0e42 	add.w	lr, r2, r2, lsl #1
 800941e:	eb00 080e 	add.w	r8, r0, lr
 8009422:	4253      	negs	r3, r2
 8009424:	2c01      	cmp	r4, #1
 8009426:	eb08 0403 	add.w	r4, r8, r3
 800942a:	f47f af7c 	bne.w	8009326 <D32_GENERIC+0x46>
 800942e:	1d02      	adds	r2, r0, #4
 8009430:	6803      	ldr	r3, [r0, #0]
 8009432:	9806      	ldr	r0, [sp, #24]
 8009434:	b110      	cbz	r0, 800943c <D32_GENERIC+0x15c>
 8009436:	ba5b      	rev16	r3, r3
 8009438:	4610      	mov	r0, r2
 800943a:	e783      	b.n	8009344 <D32_GENERIC+0x64>
 800943c:	4610      	mov	r0, r2
 800943e:	e781      	b.n	8009344 <D32_GENERIC+0x64>
 8009440:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8009444:	462b      	mov	r3, r5
 8009446:	463a      	mov	r2, r7
 8009448:	6093      	str	r3, [r2, #8]
 800944a:	9b07      	ldr	r3, [sp, #28]
 800944c:	f8c2 b00c 	str.w	fp, [r2, #12]
 8009450:	2000      	movs	r0, #0
 8009452:	61d6      	str	r6, [r2, #28]
 8009454:	f8c2 a010 	str.w	sl, [r2, #16]
 8009458:	f8c2 9014 	str.w	r9, [r2, #20]
 800945c:	6193      	str	r3, [r2, #24]
 800945e:	b009      	add	sp, #36	; 0x24
 8009460:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009464:	20000000 	.word	0x20000000
 8009468:	00060003 	.word	0x00060003
 800946c:	000a000c 	.word	0x000a000c
 8009470:	000c000a 	.word	0x000c000a
 8009474:	00030006 	.word	0x00030006

08009478 <D48_GENERIC>:
 8009478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800947c:	b089      	sub	sp, #36	; 0x24
 800947e:	6953      	ldr	r3, [r2, #20]
 8009480:	68d4      	ldr	r4, [r2, #12]
 8009482:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8009484:	9302      	str	r3, [sp, #8]
 8009486:	9400      	str	r4, [sp, #0]
 8009488:	6993      	ldr	r3, [r2, #24]
 800948a:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800948c:	9307      	str	r3, [sp, #28]
 800948e:	9403      	str	r4, [sp, #12]
 8009490:	f8d2 a010 	ldr.w	sl, [r2, #16]
 8009494:	69d6      	ldr	r6, [r2, #28]
 8009496:	6893      	ldr	r3, [r2, #8]
 8009498:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800949a:	9104      	str	r1, [sp, #16]
 800949c:	2d00      	cmp	r5, #0
 800949e:	f000 80c5 	beq.w	800962c <D48_GENERIC+0x1b4>
 80094a2:	f004 0510 	and.w	r5, r4, #16
 80094a6:	f004 0420 	and.w	r4, r4, #32
 80094aa:	4967      	ldr	r1, [pc, #412]	; (8009648 <D48_GENERIC+0x1d0>)
 80094ac:	9505      	str	r5, [sp, #20]
 80094ae:	9406      	str	r4, [sp, #24]
 80094b0:	f04f 0c00 	mov.w	ip, #0
 80094b4:	4657      	mov	r7, sl
 80094b6:	9301      	str	r3, [sp, #4]
 80094b8:	e09c      	b.n	80095f4 <D48_GENERIC+0x17c>
 80094ba:	f81b 4005 	ldrb.w	r4, [fp, r5]
 80094be:	f810 b009 	ldrb.w	fp, [r0, r9]
 80094c2:	f81a 9009 	ldrb.w	r9, [sl, r9]
 80094c6:	f810 a00e 	ldrb.w	sl, [r0, lr]
 80094ca:	7800      	ldrb	r0, [r0, #0]
 80094cc:	0424      	lsls	r4, r4, #16
 80094ce:	eb04 6b0b 	add.w	fp, r4, fp, lsl #24
 80094d2:	f818 4005 	ldrb.w	r4, [r8, r5]
 80094d6:	eb0b 2b0a 	add.w	fp, fp, sl, lsl #8
 80094da:	44a8      	add	r8, r5
 80094dc:	eb04 2409 	add.w	r4, r4, r9, lsl #8
 80094e0:	eb0b 0500 	add.w	r5, fp, r0
 80094e4:	eb08 004e 	add.w	r0, r8, lr, lsl #1
 80094e8:	fa5f f885 	uxtb.w	r8, r5
 80094ec:	f3c5 2e07 	ubfx	lr, r5, #8, #8
 80094f0:	f851 a028 	ldr.w	sl, [r1, r8, lsl #2]
 80094f4:	f851 902e 	ldr.w	r9, [r1, lr, lsl #2]
 80094f8:	f3c5 4e07 	ubfx	lr, r5, #16, #8
 80094fc:	0e2d      	lsrs	r5, r5, #24
 80094fe:	eb0a 2a96 	add.w	sl, sl, r6, lsr #10
 8009502:	f851 802e 	ldr.w	r8, [r1, lr, lsl #2]
 8009506:	f851 e025 	ldr.w	lr, [r1, r5, lsl #2]
 800950a:	b2e6      	uxtb	r6, r4
 800950c:	eb09 259a 	add.w	r5, r9, sl, lsr #10
 8009510:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8009514:	eb08 2895 	add.w	r8, r8, r5, lsr #10
 8009518:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800951c:	f851 9024 	ldr.w	r9, [r1, r4, lsl #2]
 8009520:	eb0e 2498 	add.w	r4, lr, r8, lsr #10
 8009524:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 8009528:	eb09 269e 	add.w	r6, r9, lr, lsr #10
 800952c:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8009530:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8009534:	f3c6 0909 	ubfx	r9, r6, #0, #10
 8009538:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800953c:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8009540:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8009544:	ea45 4a0a 	orr.w	sl, r5, sl, lsl #16
 8009548:	ea44 4808 	orr.w	r8, r4, r8, lsl #16
 800954c:	ea49 4e0e 	orr.w	lr, r9, lr, lsl #16
 8009550:	4c3e      	ldr	r4, [pc, #248]	; (800964c <D48_GENERIC+0x1d4>)
 8009552:	9d00      	ldr	r5, [sp, #0]
 8009554:	fb2a 5404 	smlad	r4, sl, r4, r5
 8009558:	4d3d      	ldr	r5, [pc, #244]	; (8009650 <D48_GENERIC+0x1d8>)
 800955a:	fb28 4405 	smlad	r4, r8, r5, r4
 800955e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009562:	fb2e 4b03 	smlad	fp, lr, r3, r4
 8009566:	4c3b      	ldr	r4, [pc, #236]	; (8009654 <D48_GENERIC+0x1dc>)
 8009568:	9b01      	ldr	r3, [sp, #4]
 800956a:	fb2a 3304 	smlad	r3, sl, r4, r3
 800956e:	f04f 141b 	mov.w	r4, #1769499	; 0x1b001b
 8009572:	fb28 3304 	smlad	r3, r8, r4, r3
 8009576:	4c38      	ldr	r4, [pc, #224]	; (8009658 <D48_GENERIC+0x1e0>)
 8009578:	fb2e 3304 	smlad	r3, lr, r4, r3
 800957c:	2501      	movs	r5, #1
 800957e:	9300      	str	r3, [sp, #0]
 8009580:	fb2a fa05 	smuad	sl, sl, r5
 8009584:	4b35      	ldr	r3, [pc, #212]	; (800965c <D48_GENERIC+0x1e4>)
 8009586:	fb28 a803 	smlad	r8, r8, r3, sl
 800958a:	4b35      	ldr	r3, [pc, #212]	; (8009660 <D48_GENERIC+0x1e8>)
 800958c:	fb2e 8303 	smlad	r3, lr, r3, r8
 8009590:	f5ab 4458 	sub.w	r4, fp, #55296	; 0xd800
 8009594:	9301      	str	r3, [sp, #4]
 8009596:	9b02      	ldr	r3, [sp, #8]
 8009598:	eb04 0807 	add.w	r8, r4, r7
 800959c:	eba8 0803 	sub.w	r8, r8, r3
 80095a0:	9b05      	ldr	r3, [sp, #20]
 80095a2:	4465      	add	r5, ip
 80095a4:	ea4f 7be8 	mov.w	fp, r8, asr #31
 80095a8:	b163      	cbz	r3, 80095c4 <D48_GENERIC+0x14c>
 80095aa:	6a17      	ldr	r7, [r2, #32]
 80095ac:	9402      	str	r4, [sp, #8]
 80095ae:	fba8 8907 	umull	r8, r9, r8, r7
 80095b2:	fb07 990b 	mla	r9, r7, fp, r9
 80095b6:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 80095ba:	f149 0900 	adc.w	r9, r9, #0
 80095be:	ea4f 0749 	mov.w	r7, r9, lsl #1
 80095c2:	463c      	mov	r4, r7
 80095c4:	f8b2 e028 	ldrh.w	lr, [r2, #40]	; 0x28
 80095c8:	9b03      	ldr	r3, [sp, #12]
 80095ca:	02e4      	lsls	r4, r4, #11
 80095cc:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 80095d0:	f04f 0900 	mov.w	r9, #0
 80095d4:	fb0c fc0e 	mul.w	ip, ip, lr
 80095d8:	fbc3 8904 	smlal	r8, r9, r3, r4
 80095dc:	9b04      	ldr	r3, [sp, #16]
 80095de:	ea4f 04a9 	mov.w	r4, r9, asr #2
 80095e2:	f304 040f 	ssat	r4, #16, r4
 80095e6:	f823 401c 	strh.w	r4, [r3, ip, lsl #1]
 80095ea:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 80095ec:	fa1f fc85 	uxth.w	ip, r5
 80095f0:	4564      	cmp	r4, ip
 80095f2:	d919      	bls.n	8009628 <D48_GENERIC+0x1b0>
 80095f4:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 80095f6:	fa5f fe84 	uxtb.w	lr, r4
 80095fa:	eb0e 094e 	add.w	r9, lr, lr, lsl #1
 80095fe:	f1ce 0500 	rsb	r5, lr, #0
 8009602:	eb00 0b09 	add.w	fp, r0, r9
 8009606:	eb0b 0a05 	add.w	sl, fp, r5
 800960a:	2c01      	cmp	r4, #1
 800960c:	eb0a 0809 	add.w	r8, sl, r9
 8009610:	f47f af53 	bne.w	80094ba <D48_GENERIC+0x42>
 8009614:	9b06      	ldr	r3, [sp, #24]
 8009616:	6805      	ldr	r5, [r0, #0]
 8009618:	6844      	ldr	r4, [r0, #4]
 800961a:	3006      	adds	r0, #6
 800961c:	2b00      	cmp	r3, #0
 800961e:	f43f af63 	beq.w	80094e8 <D48_GENERIC+0x70>
 8009622:	ba6d      	rev16	r5, r5
 8009624:	ba64      	rev16	r4, r4
 8009626:	e75f      	b.n	80094e8 <D48_GENERIC+0x70>
 8009628:	9b01      	ldr	r3, [sp, #4]
 800962a:	46ba      	mov	sl, r7
 800962c:	6093      	str	r3, [r2, #8]
 800962e:	9b00      	ldr	r3, [sp, #0]
 8009630:	60d3      	str	r3, [r2, #12]
 8009632:	9b02      	ldr	r3, [sp, #8]
 8009634:	6153      	str	r3, [r2, #20]
 8009636:	9b07      	ldr	r3, [sp, #28]
 8009638:	61d6      	str	r6, [r2, #28]
 800963a:	2000      	movs	r0, #0
 800963c:	f8c2 a010 	str.w	sl, [r2, #16]
 8009640:	6193      	str	r3, [r2, #24]
 8009642:	b009      	add	sp, #36	; 0x24
 8009644:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009648:	20000000 	.word	0x20000000
 800964c:	000f000a 	.word	0x000f000a
 8009650:	00060003 	.word	0x00060003
 8009654:	00150019 	.word	0x00150019
 8009658:	00190015 	.word	0x00190015
 800965c:	00030006 	.word	0x00030006
 8009660:	000a000f 	.word	0x000a000f

08009664 <D64_GENERIC>:
 8009664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009668:	b089      	sub	sp, #36	; 0x24
 800966a:	6913      	ldr	r3, [r2, #16]
 800966c:	6895      	ldr	r5, [r2, #8]
 800966e:	9303      	str	r3, [sp, #12]
 8009670:	9501      	str	r5, [sp, #4]
 8009672:	6953      	ldr	r3, [r2, #20]
 8009674:	68d5      	ldr	r5, [r2, #12]
 8009676:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 8009678:	9304      	str	r3, [sp, #16]
 800967a:	9500      	str	r5, [sp, #0]
 800967c:	6993      	ldr	r3, [r2, #24]
 800967e:	6b15      	ldr	r5, [r2, #48]	; 0x30
 8009680:	9307      	str	r3, [sp, #28]
 8009682:	9505      	str	r5, [sp, #20]
 8009684:	69d3      	ldr	r3, [r2, #28]
 8009686:	9106      	str	r1, [sp, #24]
 8009688:	2c00      	cmp	r4, #0
 800968a:	f000 80d9 	beq.w	8009840 <D64_GENERIC+0x1dc>
 800968e:	6a11      	ldr	r1, [r2, #32]
 8009690:	9102      	str	r1, [sp, #8]
 8009692:	f8df e1ec 	ldr.w	lr, [pc, #492]	; 8009880 <D64_GENERIC+0x21c>
 8009696:	f04f 0c00 	mov.w	ip, #0
 800969a:	4681      	mov	r9, r0
 800969c:	e0c1      	b.n	8009822 <D64_GENERIC+0x1be>
 800969e:	eb06 0846 	add.w	r8, r6, r6, lsl #1
 80096a2:	4274      	negs	r4, r6
 80096a4:	eb09 0708 	add.w	r7, r9, r8
 80096a8:	eb07 0a44 	add.w	sl, r7, r4, lsl #1
 80096ac:	eb0a 0548 	add.w	r5, sl, r8, lsl #1
 80096b0:	5d38      	ldrb	r0, [r7, r4]
 80096b2:	5d29      	ldrb	r1, [r5, r4]
 80096b4:	f81a b018 	ldrb.w	fp, [sl, r8, lsl #1]
 80096b8:	f819 a008 	ldrb.w	sl, [r9, r8]
 80096bc:	f817 8014 	ldrb.w	r8, [r7, r4, lsl #1]
 80096c0:	f899 7000 	ldrb.w	r7, [r9]
 80096c4:	f815 9014 	ldrb.w	r9, [r5, r4, lsl #1]
 80096c8:	4425      	add	r5, r4
 80096ca:	0409      	lsls	r1, r1, #16
 80096cc:	0400      	lsls	r0, r0, #16
 80096ce:	eb01 610b 	add.w	r1, r1, fp, lsl #24
 80096d2:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 80096d6:	f815 b014 	ldrb.w	fp, [r5, r4, lsl #1]
 80096da:	eb01 2109 	add.w	r1, r1, r9, lsl #8
 80096de:	eb05 0444 	add.w	r4, r5, r4, lsl #1
 80096e2:	eb00 2008 	add.w	r0, r0, r8, lsl #8
 80096e6:	4459      	add	r1, fp
 80096e8:	eb04 0986 	add.w	r9, r4, r6, lsl #2
 80096ec:	4438      	add	r0, r7
 80096ee:	b2c5      	uxtb	r5, r0
 80096f0:	f3c0 2407 	ubfx	r4, r0, #8, #8
 80096f4:	f85e 6025 	ldr.w	r6, [lr, r5, lsl #2]
 80096f8:	f85e 5024 	ldr.w	r5, [lr, r4, lsl #2]
 80096fc:	f3c0 4407 	ubfx	r4, r0, #16, #8
 8009700:	0e00      	lsrs	r0, r0, #24
 8009702:	eb03 0806 	add.w	r8, r3, r6
 8009706:	f85e 7024 	ldr.w	r7, [lr, r4, lsl #2]
 800970a:	f85e 4020 	ldr.w	r4, [lr, r0, lsl #2]
 800970e:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8009712:	b2c8      	uxtb	r0, r1
 8009714:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 8009718:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800971c:	f85e 6020 	ldr.w	r6, [lr, r0, lsl #2]
 8009720:	f85e 0023 	ldr.w	r0, [lr, r3, lsl #2]
 8009724:	f3c1 4307 	ubfx	r3, r1, #16, #8
 8009728:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 800972c:	0e09      	lsrs	r1, r1, #24
 800972e:	eb06 2694 	add.w	r6, r6, r4, lsr #10
 8009732:	f85e 3023 	ldr.w	r3, [lr, r3, lsl #2]
 8009736:	f85e 1021 	ldr.w	r1, [lr, r1, lsl #2]
 800973a:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 800973e:	eb03 2a90 	add.w	sl, r3, r0, lsr #10
 8009742:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 8009746:	f3ca 0309 	ubfx	r3, sl, #0, #10
 800974a:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800974e:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8009752:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8009756:	f3c1 0a09 	ubfx	sl, r1, #0, #10
 800975a:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800975e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8009762:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8009766:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 800976a:	ea4a 4a03 	orr.w	sl, sl, r3, lsl #16
 800976e:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 8009772:	0a8b      	lsrs	r3, r1, #10
 8009774:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8009778:	4939      	ldr	r1, [pc, #228]	; (8009860 <D64_GENERIC+0x1fc>)
 800977a:	9c00      	ldr	r4, [sp, #0]
 800977c:	fb28 4101 	smlad	r1, r8, r1, r4
 8009780:	4c38      	ldr	r4, [pc, #224]	; (8009864 <D64_GENERIC+0x200>)
 8009782:	fb27 1104 	smlad	r1, r7, r4, r1
 8009786:	4c38      	ldr	r4, [pc, #224]	; (8009868 <D64_GENERIC+0x204>)
 8009788:	fb20 1104 	smlad	r1, r0, r4, r1
 800978c:	f44f 3680 	mov.w	r6, #65536	; 0x10000
 8009790:	fb2a 1106 	smlad	r1, sl, r6, r1
 8009794:	4c35      	ldr	r4, [pc, #212]	; (800986c <D64_GENERIC+0x208>)
 8009796:	9d01      	ldr	r5, [sp, #4]
 8009798:	fb28 5404 	smlad	r4, r8, r4, r5
 800979c:	4d33      	ldr	r5, [pc, #204]	; (800986c <D64_GENERIC+0x208>)
 800979e:	fb2a 4415 	smladx	r4, sl, r5, r4
 80097a2:	4d33      	ldr	r5, [pc, #204]	; (8009870 <D64_GENERIC+0x20c>)
 80097a4:	fb27 4405 	smlad	r4, r7, r5, r4
 80097a8:	fb20 4415 	smladx	r4, r0, r5, r4
 80097ac:	2501      	movs	r5, #1
 80097ae:	9400      	str	r4, [sp, #0]
 80097b0:	fb28 f805 	smuad	r8, r8, r5
 80097b4:	4c2f      	ldr	r4, [pc, #188]	; (8009874 <D64_GENERIC+0x210>)
 80097b6:	fb27 8704 	smlad	r7, r7, r4, r8
 80097ba:	4c2f      	ldr	r4, [pc, #188]	; (8009878 <D64_GENERIC+0x214>)
 80097bc:	fb20 7004 	smlad	r0, r0, r4, r7
 80097c0:	4c2e      	ldr	r4, [pc, #184]	; (800987c <D64_GENERIC+0x218>)
 80097c2:	fb2a 0004 	smlad	r0, sl, r4, r0
 80097c6:	f5a1 3600 	sub.w	r6, r1, #131072	; 0x20000
 80097ca:	9902      	ldr	r1, [sp, #8]
 80097cc:	9001      	str	r0, [sp, #4]
 80097ce:	b189      	cbz	r1, 80097f4 <D64_GENERIC+0x190>
 80097d0:	9803      	ldr	r0, [sp, #12]
 80097d2:	9c04      	ldr	r4, [sp, #16]
 80097d4:	9604      	str	r6, [sp, #16]
 80097d6:	4430      	add	r0, r6
 80097d8:	1b00      	subs	r0, r0, r4
 80097da:	17c5      	asrs	r5, r0, #31
 80097dc:	460f      	mov	r7, r1
 80097de:	fba0 0101 	umull	r0, r1, r0, r1
 80097e2:	fb07 1105 	mla	r1, r7, r5, r1
 80097e6:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 80097ea:	f141 0100 	adc.w	r1, r1, #0
 80097ee:	0049      	lsls	r1, r1, #1
 80097f0:	9103      	str	r1, [sp, #12]
 80097f2:	460e      	mov	r6, r1
 80097f4:	8d14      	ldrh	r4, [r2, #40]	; 0x28
 80097f6:	9905      	ldr	r1, [sp, #20]
 80097f8:	9806      	ldr	r0, [sp, #24]
 80097fa:	02b6      	lsls	r6, r6, #10
 80097fc:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 8009800:	f04f 0800 	mov.w	r8, #0
 8009804:	fb0c f404 	mul.w	r4, ip, r4
 8009808:	fbc1 7806 	smlal	r7, r8, r1, r6
 800980c:	4641      	mov	r1, r8
 800980e:	1089      	asrs	r1, r1, #2
 8009810:	f301 010f 	ssat	r1, #16, r1
 8009814:	f820 1014 	strh.w	r1, [r0, r4, lsl #1]
 8009818:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
 800981a:	f10c 0c01 	add.w	ip, ip, #1
 800981e:	4561      	cmp	r1, ip
 8009820:	dd0e      	ble.n	8009840 <D64_GENERIC+0x1dc>
 8009822:	8d56      	ldrh	r6, [r2, #42]	; 0x2a
 8009824:	2e01      	cmp	r6, #1
 8009826:	f47f af3a 	bne.w	800969e <D64_GENERIC+0x3a>
 800982a:	6b56      	ldr	r6, [r2, #52]	; 0x34
 800982c:	06b4      	lsls	r4, r6, #26
 800982e:	e899 0003 	ldmia.w	r9, {r0, r1}
 8009832:	f109 0908 	add.w	r9, r9, #8
 8009836:	f57f af5a 	bpl.w	80096ee <D64_GENERIC+0x8a>
 800983a:	ba40      	rev16	r0, r0
 800983c:	ba49      	rev16	r1, r1
 800983e:	e756      	b.n	80096ee <D64_GENERIC+0x8a>
 8009840:	61d3      	str	r3, [r2, #28]
 8009842:	9b03      	ldr	r3, [sp, #12]
 8009844:	9901      	ldr	r1, [sp, #4]
 8009846:	6113      	str	r3, [r2, #16]
 8009848:	9b04      	ldr	r3, [sp, #16]
 800984a:	6091      	str	r1, [r2, #8]
 800984c:	6153      	str	r3, [r2, #20]
 800984e:	9900      	ldr	r1, [sp, #0]
 8009850:	9b07      	ldr	r3, [sp, #28]
 8009852:	60d1      	str	r1, [r2, #12]
 8009854:	2000      	movs	r0, #0
 8009856:	6193      	str	r3, [r2, #24]
 8009858:	b009      	add	sp, #36	; 0x24
 800985a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800985e:	bf00      	nop
 8009860:	001c0015 	.word	0x001c0015
 8009864:	000f000a 	.word	0x000f000a
 8009868:	00060003 	.word	0x00060003
 800986c:	0024002a 	.word	0x0024002a
 8009870:	002e0030 	.word	0x002e0030
 8009874:	00030006 	.word	0x00030006
 8009878:	000a000f 	.word	0x000a000f
 800987c:	0015001c 	.word	0x0015001c
 8009880:	20000000 	.word	0x20000000

08009884 <D80_GENERIC>:
 8009884:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009888:	b08b      	sub	sp, #44	; 0x2c
 800988a:	6914      	ldr	r4, [r2, #16]
 800988c:	9404      	str	r4, [sp, #16]
 800988e:	6954      	ldr	r4, [r2, #20]
 8009890:	9405      	str	r4, [sp, #20]
 8009892:	6994      	ldr	r4, [r2, #24]
 8009894:	9409      	str	r4, [sp, #36]	; 0x24
 8009896:	6894      	ldr	r4, [r2, #8]
 8009898:	9402      	str	r4, [sp, #8]
 800989a:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800989c:	68d4      	ldr	r4, [r2, #12]
 800989e:	9401      	str	r4, [sp, #4]
 80098a0:	6b14      	ldr	r4, [r2, #48]	; 0x30
 80098a2:	f8d2 b01c 	ldr.w	fp, [r2, #28]
 80098a6:	9406      	str	r4, [sp, #24]
 80098a8:	9107      	str	r1, [sp, #28]
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	f000 810f 	beq.w	8009ace <D80_GENERIC+0x24a>
 80098b0:	6a13      	ldr	r3, [r2, #32]
 80098b2:	9308      	str	r3, [sp, #32]
 80098b4:	2300      	movs	r3, #0
 80098b6:	9200      	str	r2, [sp, #0]
 80098b8:	f8df 9264 	ldr.w	r9, [pc, #612]	; 8009b20 <D80_GENERIC+0x29c>
 80098bc:	f8cd b00c 	str.w	fp, [sp, #12]
 80098c0:	461a      	mov	r2, r3
 80098c2:	e0ed      	b.n	8009aa0 <D80_GENERIC+0x21c>
 80098c4:	fa5f fc8c 	uxtb.w	ip, ip
 80098c8:	fa0f f48c 	sxth.w	r4, ip
 80098cc:	0066      	lsls	r6, r4, #1
 80098ce:	eb06 0804 	add.w	r8, r6, r4
 80098d2:	f1cc 0500 	rsb	r5, ip, #0
 80098d6:	eb00 0108 	add.w	r1, r0, r8
 80098da:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80098de:	194b      	adds	r3, r1, r5
 80098e0:	5d49      	ldrb	r1, [r1, r5]
 80098e2:	f810 a008 	ldrb.w	sl, [r0, r8]
 80098e6:	f813 b004 	ldrb.w	fp, [r3, r4]
 80098ea:	f810 c00c 	ldrb.w	ip, [r0, ip]
 80098ee:	f890 8000 	ldrb.w	r8, [r0]
 80098f2:	eb03 0e04 	add.w	lr, r3, r4
 80098f6:	eb0e 0705 	add.w	r7, lr, r5
 80098fa:	0409      	lsls	r1, r1, #16
 80098fc:	f81e 3005 	ldrb.w	r3, [lr, r5]
 8009900:	f81e e015 	ldrb.w	lr, [lr, r5, lsl #1]
 8009904:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 8009908:	eb07 0a45 	add.w	sl, r7, r5, lsl #1
 800990c:	eb0a 0004 	add.w	r0, sl, r4
 8009910:	041b      	lsls	r3, r3, #16
 8009912:	f81a a004 	ldrb.w	sl, [sl, r4]
 8009916:	f817 7015 	ldrb.w	r7, [r7, r5, lsl #1]
 800991a:	5d44      	ldrb	r4, [r0, r5]
 800991c:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 8009920:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 8009924:	4428      	add	r0, r5
 8009926:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 800992a:	4441      	add	r1, r8
 800992c:	4430      	add	r0, r6
 800992e:	eb04 240a 	add.w	r4, r4, sl, lsl #8
 8009932:	441f      	add	r7, r3
 8009934:	b2cd      	uxtb	r5, r1
 8009936:	f3c1 2307 	ubfx	r3, r1, #8, #8
 800993a:	f859 6025 	ldr.w	r6, [r9, r5, lsl #2]
 800993e:	f859 e023 	ldr.w	lr, [r9, r3, lsl #2]
 8009942:	9b03      	ldr	r3, [sp, #12]
 8009944:	f3c1 4507 	ubfx	r5, r1, #16, #8
 8009948:	0e09      	lsrs	r1, r1, #24
 800994a:	4433      	add	r3, r6
 800994c:	f859 8025 	ldr.w	r8, [r9, r5, lsl #2]
 8009950:	f859 6021 	ldr.w	r6, [r9, r1, lsl #2]
 8009954:	b2fd      	uxtb	r5, r7
 8009956:	eb0e 2193 	add.w	r1, lr, r3, lsr #10
 800995a:	469b      	mov	fp, r3
 800995c:	f3c7 2307 	ubfx	r3, r7, #8, #8
 8009960:	eb08 2891 	add.w	r8, r8, r1, lsr #10
 8009964:	f859 c025 	ldr.w	ip, [r9, r5, lsl #2]
 8009968:	f859 5023 	ldr.w	r5, [r9, r3, lsl #2]
 800996c:	f3c7 4e07 	ubfx	lr, r7, #16, #8
 8009970:	eb06 2698 	add.w	r6, r6, r8, lsr #10
 8009974:	0e3b      	lsrs	r3, r7, #24
 8009976:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 800997a:	f859 702e 	ldr.w	r7, [r9, lr, lsl #2]
 800997e:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009982:	fa5f fe84 	uxtb.w	lr, r4
 8009986:	eb05 259c 	add.w	r5, r5, ip, lsr #10
 800998a:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800998e:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 8009992:	f859 e02e 	ldr.w	lr, [r9, lr, lsl #2]
 8009996:	f859 4024 	ldr.w	r4, [r9, r4, lsl #2]
 800999a:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 800999e:	eb0e 2e93 	add.w	lr, lr, r3, lsr #10
 80099a2:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 80099a6:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80099aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80099ae:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 80099b2:	f3c7 0709 	ubfx	r7, r7, #0, #10
 80099b6:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80099ba:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80099be:	ea41 4b0b 	orr.w	fp, r1, fp, lsl #16
 80099c2:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 80099c6:	f3c4 0109 	ubfx	r1, r4, #0, #10
 80099ca:	0aa3      	lsrs	r3, r4, #10
 80099cc:	f3c8 0809 	ubfx	r8, r8, #0, #10
 80099d0:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 80099d4:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 80099d8:	ea41 4e0e 	orr.w	lr, r1, lr, lsl #16
 80099dc:	9303      	str	r3, [sp, #12]
 80099de:	ea46 4808 	orr.w	r8, r6, r8, lsl #16
 80099e2:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
 80099e6:	4b42      	ldr	r3, [pc, #264]	; (8009af0 <D80_GENERIC+0x26c>)
 80099e8:	9901      	ldr	r1, [sp, #4]
 80099ea:	fb2b 1303 	smlad	r3, fp, r3, r1
 80099ee:	4941      	ldr	r1, [pc, #260]	; (8009af4 <D80_GENERIC+0x270>)
 80099f0:	fb28 3301 	smlad	r3, r8, r1, r3
 80099f4:	4940      	ldr	r1, [pc, #256]	; (8009af8 <D80_GENERIC+0x274>)
 80099f6:	fb2c 3301 	smlad	r3, ip, r1, r3
 80099fa:	4940      	ldr	r1, [pc, #256]	; (8009afc <D80_GENERIC+0x278>)
 80099fc:	fb27 3301 	smlad	r3, r7, r1, r3
 8009a00:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8009a04:	fb2e 3301 	smlad	r3, lr, r1, r3
 8009a08:	493d      	ldr	r1, [pc, #244]	; (8009b00 <D80_GENERIC+0x27c>)
 8009a0a:	9c02      	ldr	r4, [sp, #8]
 8009a0c:	fb2b 4401 	smlad	r4, fp, r1, r4
 8009a10:	493c      	ldr	r1, [pc, #240]	; (8009b04 <D80_GENERIC+0x280>)
 8009a12:	fb28 4401 	smlad	r4, r8, r1, r4
 8009a16:	f04f 114b 	mov.w	r1, #4915275	; 0x4b004b
 8009a1a:	fb2c 4101 	smlad	r1, ip, r1, r4
 8009a1e:	4c3a      	ldr	r4, [pc, #232]	; (8009b08 <D80_GENERIC+0x284>)
 8009a20:	fb27 1104 	smlad	r1, r7, r4, r1
 8009a24:	4c39      	ldr	r4, [pc, #228]	; (8009b0c <D80_GENERIC+0x288>)
 8009a26:	fb2e 1104 	smlad	r1, lr, r4, r1
 8009a2a:	9101      	str	r1, [sp, #4]
 8009a2c:	2101      	movs	r1, #1
 8009a2e:	fb2b fb01 	smuad	fp, fp, r1
 8009a32:	4937      	ldr	r1, [pc, #220]	; (8009b10 <D80_GENERIC+0x28c>)
 8009a34:	fb28 b801 	smlad	r8, r8, r1, fp
 8009a38:	4d36      	ldr	r5, [pc, #216]	; (8009b14 <D80_GENERIC+0x290>)
 8009a3a:	fb2c 8c05 	smlad	ip, ip, r5, r8
 8009a3e:	4d36      	ldr	r5, [pc, #216]	; (8009b18 <D80_GENERIC+0x294>)
 8009a40:	fb27 c705 	smlad	r7, r7, r5, ip
 8009a44:	4d35      	ldr	r5, [pc, #212]	; (8009b1c <D80_GENERIC+0x298>)
 8009a46:	fb2e 7105 	smlad	r1, lr, r5, r7
 8009a4a:	9102      	str	r1, [sp, #8]
 8009a4c:	9908      	ldr	r1, [sp, #32]
 8009a4e:	f5a3 337a 	sub.w	r3, r3, #256000	; 0x3e800
 8009a52:	b181      	cbz	r1, 8009a76 <D80_GENERIC+0x1f2>
 8009a54:	9c04      	ldr	r4, [sp, #16]
 8009a56:	9d05      	ldr	r5, [sp, #20]
 8009a58:	9305      	str	r3, [sp, #20]
 8009a5a:	441c      	add	r4, r3
 8009a5c:	1b64      	subs	r4, r4, r5
 8009a5e:	17e7      	asrs	r7, r4, #31
 8009a60:	fba4 4501 	umull	r4, r5, r4, r1
 8009a64:	fb01 5507 	mla	r5, r1, r7, r5
 8009a68:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 8009a6c:	f145 0500 	adc.w	r5, r5, #0
 8009a70:	0069      	lsls	r1, r5, #1
 8009a72:	9104      	str	r1, [sp, #16]
 8009a74:	460b      	mov	r3, r1
 8009a76:	9e00      	ldr	r6, [sp, #0]
 8009a78:	9f06      	ldr	r7, [sp, #24]
 8009a7a:	8d31      	ldrh	r1, [r6, #40]	; 0x28
 8009a7c:	025b      	lsls	r3, r3, #9
 8009a7e:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8009a82:	2500      	movs	r5, #0
 8009a84:	fb02 f101 	mul.w	r1, r2, r1
 8009a88:	fbc7 4503 	smlal	r4, r5, r7, r3
 8009a8c:	9c07      	ldr	r4, [sp, #28]
 8009a8e:	10ab      	asrs	r3, r5, #2
 8009a90:	f303 030f 	ssat	r3, #16, r3
 8009a94:	f824 3011 	strh.w	r3, [r4, r1, lsl #1]
 8009a98:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
 8009a9a:	3201      	adds	r2, #1
 8009a9c:	4293      	cmp	r3, r2
 8009a9e:	dd13      	ble.n	8009ac8 <D80_GENERIC+0x244>
 8009aa0:	9b00      	ldr	r3, [sp, #0]
 8009aa2:	f8b3 c02a 	ldrh.w	ip, [r3, #42]	; 0x2a
 8009aa6:	f1bc 0f01 	cmp.w	ip, #1
 8009aaa:	f47f af0b 	bne.w	80098c4 <D80_GENERIC+0x40>
 8009aae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ab0:	6884      	ldr	r4, [r0, #8]
 8009ab2:	069b      	lsls	r3, r3, #26
 8009ab4:	e890 0082 	ldmia.w	r0, {r1, r7}
 8009ab8:	f100 000a 	add.w	r0, r0, #10
 8009abc:	f57f af3a 	bpl.w	8009934 <D80_GENERIC+0xb0>
 8009ac0:	ba49      	rev16	r1, r1
 8009ac2:	ba7f      	rev16	r7, r7
 8009ac4:	ba64      	rev16	r4, r4
 8009ac6:	e735      	b.n	8009934 <D80_GENERIC+0xb0>
 8009ac8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009acc:	4632      	mov	r2, r6
 8009ace:	9b02      	ldr	r3, [sp, #8]
 8009ad0:	6093      	str	r3, [r2, #8]
 8009ad2:	9b01      	ldr	r3, [sp, #4]
 8009ad4:	60d3      	str	r3, [r2, #12]
 8009ad6:	9b04      	ldr	r3, [sp, #16]
 8009ad8:	6113      	str	r3, [r2, #16]
 8009ada:	9b05      	ldr	r3, [sp, #20]
 8009adc:	6153      	str	r3, [r2, #20]
 8009ade:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ae0:	f8c2 b01c 	str.w	fp, [r2, #28]
 8009ae4:	2000      	movs	r0, #0
 8009ae6:	6193      	str	r3, [r2, #24]
 8009ae8:	b00b      	add	sp, #44	; 0x2c
 8009aea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009aee:	bf00      	nop
 8009af0:	002d0024 	.word	0x002d0024
 8009af4:	001c0015 	.word	0x001c0015
 8009af8:	000f000a 	.word	0x000f000a
 8009afc:	00060003 	.word	0x00060003
 8009b00:	0037003f 	.word	0x0037003f
 8009b04:	00450049 	.word	0x00450049
 8009b08:	00490045 	.word	0x00490045
 8009b0c:	003f0037 	.word	0x003f0037
 8009b10:	00030006 	.word	0x00030006
 8009b14:	000a000f 	.word	0x000a000f
 8009b18:	0015001c 	.word	0x0015001c
 8009b1c:	0024002d 	.word	0x0024002d
 8009b20:	20000000 	.word	0x20000000

08009b24 <D128_GENERIC>:
 8009b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b28:	b093      	sub	sp, #76	; 0x4c
 8009b2a:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8009b2c:	9005      	str	r0, [sp, #20]
 8009b2e:	4610      	mov	r0, r2
 8009b30:	9201      	str	r2, [sp, #4]
 8009b32:	6912      	ldr	r2, [r2, #16]
 8009b34:	920c      	str	r2, [sp, #48]	; 0x30
 8009b36:	4602      	mov	r2, r0
 8009b38:	6940      	ldr	r0, [r0, #20]
 8009b3a:	900d      	str	r0, [sp, #52]	; 0x34
 8009b3c:	4610      	mov	r0, r2
 8009b3e:	4614      	mov	r4, r2
 8009b40:	6992      	ldr	r2, [r2, #24]
 8009b42:	9211      	str	r2, [sp, #68]	; 0x44
 8009b44:	69c2      	ldr	r2, [r0, #28]
 8009b46:	9202      	str	r2, [sp, #8]
 8009b48:	68e2      	ldr	r2, [r4, #12]
 8009b4a:	6880      	ldr	r0, [r0, #8]
 8009b4c:	9203      	str	r2, [sp, #12]
 8009b4e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8009b50:	9004      	str	r0, [sp, #16]
 8009b52:	920e      	str	r2, [sp, #56]	; 0x38
 8009b54:	910f      	str	r1, [sp, #60]	; 0x3c
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	f000 819b 	beq.w	8009e92 <D128_GENERIC+0x36e>
 8009b5c:	6a23      	ldr	r3, [r4, #32]
 8009b5e:	9310      	str	r3, [sp, #64]	; 0x40
 8009b60:	2300      	movs	r3, #0
 8009b62:	f8df 93a8 	ldr.w	r9, [pc, #936]	; 8009f0c <D128_GENERIC+0x3e8>
 8009b66:	9306      	str	r3, [sp, #24]
 8009b68:	e17a      	b.n	8009e60 <D128_GENERIC+0x33c>
 8009b6a:	b2d2      	uxtb	r2, r2
 8009b6c:	9d05      	ldr	r5, [sp, #20]
 8009b6e:	b214      	sxth	r4, r2
 8009b70:	eb04 0a44 	add.w	sl, r4, r4, lsl #1
 8009b74:	4250      	negs	r0, r2
 8009b76:	eb05 010a 	add.w	r1, r5, sl
 8009b7a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009b7e:	eb01 0800 	add.w	r8, r1, r0
 8009b82:	eb0b 0c04 	add.w	ip, fp, r4
 8009b86:	eb08 070c 	add.w	r7, r8, ip
 8009b8a:	183b      	adds	r3, r7, r0
 8009b8c:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 8009b90:	eb03 0e40 	add.w	lr, r3, r0, lsl #1
 8009b94:	eb0e 0604 	add.w	r6, lr, r4
 8009b98:	9307      	str	r3, [sp, #28]
 8009b9a:	1833      	adds	r3, r6, r0
 8009b9c:	9305      	str	r3, [sp, #20]
 8009b9e:	462b      	mov	r3, r5
 8009ba0:	f815 a00a 	ldrb.w	sl, [r5, sl]
 8009ba4:	f8cd a020 	str.w	sl, [sp, #32]
 8009ba8:	f818 a00c 	ldrb.w	sl, [r8, ip]
 8009bac:	f813 c002 	ldrb.w	ip, [r3, r2]
 8009bb0:	f81e 8004 	ldrb.w	r8, [lr, r4]
 8009bb4:	5c3a      	ldrb	r2, [r7, r0]
 8009bb6:	f817 e010 	ldrb.w	lr, [r7, r0, lsl #1]
 8009bba:	781f      	ldrb	r7, [r3, #0]
 8009bbc:	9b07      	ldr	r3, [sp, #28]
 8009bbe:	9d05      	ldr	r5, [sp, #20]
 8009bc0:	f813 3010 	ldrb.w	r3, [r3, r0, lsl #1]
 8009bc4:	5c09      	ldrb	r1, [r1, r0]
 8009bc6:	9709      	str	r7, [sp, #36]	; 0x24
 8009bc8:	9307      	str	r3, [sp, #28]
 8009bca:	f816 7010 	ldrb.w	r7, [r6, r0, lsl #1]
 8009bce:	5c33      	ldrb	r3, [r6, r0]
 8009bd0:	0412      	lsls	r2, r2, #16
 8009bd2:	eb05 0640 	add.w	r6, r5, r0, lsl #1
 8009bd6:	eb02 620a 	add.w	r2, r2, sl, lsl #24
 8009bda:	9d08      	ldr	r5, [sp, #32]
 8009bdc:	eb06 0a04 	add.w	sl, r6, r4
 8009be0:	0409      	lsls	r1, r1, #16
 8009be2:	eb01 6105 	add.w	r1, r1, r5, lsl #24
 8009be6:	f81a 5000 	ldrb.w	r5, [sl, r0]
 8009bea:	5d36      	ldrb	r6, [r6, r4]
 8009bec:	9c05      	ldr	r4, [sp, #20]
 8009bee:	042d      	lsls	r5, r5, #16
 8009bf0:	eb05 6606 	add.w	r6, r5, r6, lsl #24
 8009bf4:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 8009bf8:	f81a 5010 	ldrb.w	r5, [sl, r0, lsl #1]
 8009bfc:	f814 4010 	ldrb.w	r4, [r4, r0, lsl #1]
 8009c00:	eb0a 0c00 	add.w	ip, sl, r0
 8009c04:	041b      	lsls	r3, r3, #16
 8009c06:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 8009c0a:	eb06 2605 	add.w	r6, r6, r5, lsl #8
 8009c0e:	f81c a010 	ldrb.w	sl, [ip, r0, lsl #1]
 8009c12:	9d07      	ldr	r5, [sp, #28]
 8009c14:	eb03 2307 	add.w	r3, r3, r7, lsl #8
 8009c18:	eb0c 0040 	add.w	r0, ip, r0, lsl #1
 8009c1c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009c1e:	4458      	add	r0, fp
 8009c20:	eb02 220e 	add.w	r2, r2, lr, lsl #8
 8009c24:	9005      	str	r0, [sp, #20]
 8009c26:	4439      	add	r1, r7
 8009c28:	442a      	add	r2, r5
 8009c2a:	44b2      	add	sl, r6
 8009c2c:	1918      	adds	r0, r3, r4
 8009c2e:	b2cb      	uxtb	r3, r1
 8009c30:	f3c1 2407 	ubfx	r4, r1, #8, #8
 8009c34:	9e02      	ldr	r6, [sp, #8]
 8009c36:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009c3a:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 8009c3e:	f3c1 4407 	ubfx	r4, r1, #16, #8
 8009c42:	441e      	add	r6, r3
 8009c44:	0e09      	lsrs	r1, r1, #24
 8009c46:	4633      	mov	r3, r6
 8009c48:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 8009c4c:	f859 7021 	ldr.w	r7, [r9, r1, lsl #2]
 8009c50:	b2d4      	uxtb	r4, r2
 8009c52:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8009c56:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8009c5a:	eb06 2b95 	add.w	fp, r6, r5, lsr #10
 8009c5e:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 8009c62:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009c66:	f3c2 4407 	ubfx	r4, r2, #16, #8
 8009c6a:	0e12      	lsrs	r2, r2, #24
 8009c6c:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 8009c70:	eb06 2897 	add.w	r8, r6, r7, lsr #10
 8009c74:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 8009c78:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 8009c7c:	9702      	str	r7, [sp, #8]
 8009c7e:	b2c2      	uxtb	r2, r0
 8009c80:	eb01 2198 	add.w	r1, r1, r8, lsr #10
 8009c84:	eb06 2c91 	add.w	ip, r6, r1, lsr #10
 8009c88:	f859 6022 	ldr.w	r6, [r9, r2, lsl #2]
 8009c8c:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 8009c90:	f3c0 2207 	ubfx	r2, r0, #8, #8
 8009c94:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 8009c98:	f3c0 4607 	ubfx	r6, r0, #16, #8
 8009c9c:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 8009ca0:	f859 7026 	ldr.w	r7, [r9, r6, lsl #2]
 8009ca4:	0e00      	lsrs	r0, r0, #24
 8009ca6:	fa5f f68a 	uxtb.w	r6, sl
 8009caa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009cae:	9309      	str	r3, [sp, #36]	; 0x24
 8009cb0:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 8009cb4:	f859 6026 	ldr.w	r6, [r9, r6, lsl #2]
 8009cb8:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 8009cbc:	f3ca 2307 	ubfx	r3, sl, #8, #8
 8009cc0:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8009cc4:	950a      	str	r5, [sp, #40]	; 0x28
 8009cc6:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 8009cca:	f3ca 4507 	ubfx	r5, sl, #16, #8
 8009cce:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 8009cd2:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009cd6:	f859 5025 	ldr.w	r5, [r9, r5, lsl #2]
 8009cda:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8009cde:	920b      	str	r2, [sp, #44]	; 0x2c
 8009ce0:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 8009ce4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009ce6:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 8009cea:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8009cee:	9307      	str	r3, [sp, #28]
 8009cf0:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8009cf4:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 8009cf8:	9b02      	ldr	r3, [sp, #8]
 8009cfa:	f8cd c008 	str.w	ip, [sp, #8]
 8009cfe:	4694      	mov	ip, r2
 8009d00:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d02:	f859 a02a 	ldr.w	sl, [r9, sl, lsl #2]
 8009d06:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8009d0a:	9a02      	ldr	r2, [sp, #8]
 8009d0c:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8009d10:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 8009d14:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009d18:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009d1a:	f8cd a020 	str.w	sl, [sp, #32]
 8009d1e:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8009d22:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8009d26:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8009d2a:	9b07      	ldr	r3, [sp, #28]
 8009d2c:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8009d30:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8009d34:	ea42 480e 	orr.w	r8, r2, lr, lsl #16
 8009d38:	9a08      	ldr	r2, [sp, #32]
 8009d3a:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8009d3e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009d42:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8009d46:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8009d4a:	f3c2 0e09 	ubfx	lr, r2, #0, #10
 8009d4e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8009d52:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8009d56:	0a96      	lsrs	r6, r2, #10
 8009d58:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8009d5c:	9602      	str	r6, [sp, #8]
 8009d5e:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8009d62:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 8009d66:	ea4e 4505 	orr.w	r5, lr, r5, lsl #16
 8009d6a:	4e53      	ldr	r6, [pc, #332]	; (8009eb8 <D128_GENERIC+0x394>)
 8009d6c:	9f03      	ldr	r7, [sp, #12]
 8009d6e:	fb2c 7606 	smlad	r6, ip, r6, r7
 8009d72:	4f52      	ldr	r7, [pc, #328]	; (8009ebc <D128_GENERIC+0x398>)
 8009d74:	fb2a 6607 	smlad	r6, sl, r7, r6
 8009d78:	4f51      	ldr	r7, [pc, #324]	; (8009ec0 <D128_GENERIC+0x39c>)
 8009d7a:	fb21 6607 	smlad	r6, r1, r7, r6
 8009d7e:	4f51      	ldr	r7, [pc, #324]	; (8009ec4 <D128_GENERIC+0x3a0>)
 8009d80:	fb24 6607 	smlad	r6, r4, r7, r6
 8009d84:	4f50      	ldr	r7, [pc, #320]	; (8009ec8 <D128_GENERIC+0x3a4>)
 8009d86:	fb28 6607 	smlad	r6, r8, r7, r6
 8009d8a:	4f50      	ldr	r7, [pc, #320]	; (8009ecc <D128_GENERIC+0x3a8>)
 8009d8c:	fb20 6607 	smlad	r6, r0, r7, r6
 8009d90:	4f4f      	ldr	r7, [pc, #316]	; (8009ed0 <D128_GENERIC+0x3ac>)
 8009d92:	fb23 6607 	smlad	r6, r3, r7, r6
 8009d96:	f44f 3780 	mov.w	r7, #65536	; 0x10000
 8009d9a:	fb25 6607 	smlad	r6, r5, r7, r6
 8009d9e:	4f4d      	ldr	r7, [pc, #308]	; (8009ed4 <D128_GENERIC+0x3b0>)
 8009da0:	9a04      	ldr	r2, [sp, #16]
 8009da2:	fb2c 2e07 	smlad	lr, ip, r7, r2
 8009da6:	4a4c      	ldr	r2, [pc, #304]	; (8009ed8 <D128_GENERIC+0x3b4>)
 8009da8:	fb2a ee02 	smlad	lr, sl, r2, lr
 8009dac:	4f4b      	ldr	r7, [pc, #300]	; (8009edc <D128_GENERIC+0x3b8>)
 8009dae:	fb21 ee07 	smlad	lr, r1, r7, lr
 8009db2:	4f4b      	ldr	r7, [pc, #300]	; (8009ee0 <D128_GENERIC+0x3bc>)
 8009db4:	fb24 ee07 	smlad	lr, r4, r7, lr
 8009db8:	4f4a      	ldr	r7, [pc, #296]	; (8009ee4 <D128_GENERIC+0x3c0>)
 8009dba:	fb28 ee07 	smlad	lr, r8, r7, lr
 8009dbe:	4f4a      	ldr	r7, [pc, #296]	; (8009ee8 <D128_GENERIC+0x3c4>)
 8009dc0:	fb20 ee07 	smlad	lr, r0, r7, lr
 8009dc4:	4f49      	ldr	r7, [pc, #292]	; (8009eec <D128_GENERIC+0x3c8>)
 8009dc6:	fb23 e707 	smlad	r7, r3, r7, lr
 8009dca:	f8df e144 	ldr.w	lr, [pc, #324]	; 8009f10 <D128_GENERIC+0x3ec>
 8009dce:	fb25 720e 	smlad	r2, r5, lr, r7
 8009dd2:	f04f 0b01 	mov.w	fp, #1
 8009dd6:	9203      	str	r2, [sp, #12]
 8009dd8:	fb2c fb0b 	smuad	fp, ip, fp
 8009ddc:	4f44      	ldr	r7, [pc, #272]	; (8009ef0 <D128_GENERIC+0x3cc>)
 8009dde:	fb2a ba07 	smlad	sl, sl, r7, fp
 8009de2:	4f44      	ldr	r7, [pc, #272]	; (8009ef4 <D128_GENERIC+0x3d0>)
 8009de4:	fb21 aa07 	smlad	sl, r1, r7, sl
 8009de8:	4f43      	ldr	r7, [pc, #268]	; (8009ef8 <D128_GENERIC+0x3d4>)
 8009dea:	fb24 aa07 	smlad	sl, r4, r7, sl
 8009dee:	4f43      	ldr	r7, [pc, #268]	; (8009efc <D128_GENERIC+0x3d8>)
 8009df0:	fb28 a707 	smlad	r7, r8, r7, sl
 8009df4:	4a42      	ldr	r2, [pc, #264]	; (8009f00 <D128_GENERIC+0x3dc>)
 8009df6:	fb20 7702 	smlad	r7, r0, r2, r7
 8009dfa:	4a42      	ldr	r2, [pc, #264]	; (8009f04 <D128_GENERIC+0x3e0>)
 8009dfc:	fb23 7702 	smlad	r7, r3, r2, r7
 8009e00:	4b41      	ldr	r3, [pc, #260]	; (8009f08 <D128_GENERIC+0x3e4>)
 8009e02:	fb25 7303 	smlad	r3, r5, r3, r7
 8009e06:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8009e08:	9304      	str	r3, [sp, #16]
 8009e0a:	f5a6 1680 	sub.w	r6, r6, #1048576	; 0x100000
 8009e0e:	b185      	cbz	r5, 8009e32 <D128_GENERIC+0x30e>
 8009e10:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009e12:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009e14:	960d      	str	r6, [sp, #52]	; 0x34
 8009e16:	4432      	add	r2, r6
 8009e18:	1a52      	subs	r2, r2, r1
 8009e1a:	17d1      	asrs	r1, r2, #31
 8009e1c:	fba2 2305 	umull	r2, r3, r2, r5
 8009e20:	fb05 3301 	mla	r3, r5, r1, r3
 8009e24:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8009e28:	f143 0300 	adc.w	r3, r3, #0
 8009e2c:	005b      	lsls	r3, r3, #1
 8009e2e:	930c      	str	r3, [sp, #48]	; 0x30
 8009e30:	461e      	mov	r6, r3
 8009e32:	9801      	ldr	r0, [sp, #4]
 8009e34:	9c06      	ldr	r4, [sp, #24]
 8009e36:	8d01      	ldrh	r1, [r0, #40]	; 0x28
 8009e38:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8009e3a:	01f6      	lsls	r6, r6, #7
 8009e3c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009e40:	2300      	movs	r3, #0
 8009e42:	fbc5 2306 	smlal	r2, r3, r5, r6
 8009e46:	fb04 f101 	mul.w	r1, r4, r1
 8009e4a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009e4c:	109b      	asrs	r3, r3, #2
 8009e4e:	f303 030f 	ssat	r3, #16, r3
 8009e52:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
 8009e56:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 8009e58:	1c62      	adds	r2, r4, #1
 8009e5a:	4293      	cmp	r3, r2
 8009e5c:	9206      	str	r2, [sp, #24]
 8009e5e:	dd18      	ble.n	8009e92 <D128_GENERIC+0x36e>
 8009e60:	9b01      	ldr	r3, [sp, #4]
 8009e62:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8009e64:	2a01      	cmp	r2, #1
 8009e66:	f47f ae80 	bne.w	8009b6a <D128_GENERIC+0x46>
 8009e6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e6c:	9d05      	ldr	r5, [sp, #20]
 8009e6e:	069b      	lsls	r3, r3, #26
 8009e70:	6829      	ldr	r1, [r5, #0]
 8009e72:	686a      	ldr	r2, [r5, #4]
 8009e74:	68a8      	ldr	r0, [r5, #8]
 8009e76:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 8009e7a:	f105 0410 	add.w	r4, r5, #16
 8009e7e:	d506      	bpl.n	8009e8e <D128_GENERIC+0x36a>
 8009e80:	ba49      	rev16	r1, r1
 8009e82:	ba52      	rev16	r2, r2
 8009e84:	ba40      	rev16	r0, r0
 8009e86:	fa9a fa9a 	rev16.w	sl, sl
 8009e8a:	9405      	str	r4, [sp, #20]
 8009e8c:	e6cf      	b.n	8009c2e <D128_GENERIC+0x10a>
 8009e8e:	9405      	str	r4, [sp, #20]
 8009e90:	e6cd      	b.n	8009c2e <D128_GENERIC+0x10a>
 8009e92:	9a01      	ldr	r2, [sp, #4]
 8009e94:	9904      	ldr	r1, [sp, #16]
 8009e96:	6091      	str	r1, [r2, #8]
 8009e98:	9903      	ldr	r1, [sp, #12]
 8009e9a:	60d1      	str	r1, [r2, #12]
 8009e9c:	9b02      	ldr	r3, [sp, #8]
 8009e9e:	61d3      	str	r3, [r2, #28]
 8009ea0:	4611      	mov	r1, r2
 8009ea2:	4613      	mov	r3, r2
 8009ea4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009ea6:	610a      	str	r2, [r1, #16]
 8009ea8:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009eaa:	6159      	str	r1, [r3, #20]
 8009eac:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009eae:	6199      	str	r1, [r3, #24]
 8009eb0:	2000      	movs	r0, #0
 8009eb2:	b013      	add	sp, #76	; 0x4c
 8009eb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009eb8:	00780069 	.word	0x00780069
 8009ebc:	005b004e 	.word	0x005b004e
 8009ec0:	00420037 	.word	0x00420037
 8009ec4:	002d0024 	.word	0x002d0024
 8009ec8:	001c0015 	.word	0x001c0015
 8009ecc:	000f000a 	.word	0x000f000a
 8009ed0:	00060003 	.word	0x00060003
 8009ed4:	00880096 	.word	0x00880096
 8009ed8:	00a200ac 	.word	0x00a200ac
 8009edc:	00b400ba 	.word	0x00b400ba
 8009ee0:	00be00c0 	.word	0x00be00c0
 8009ee4:	00c000be 	.word	0x00c000be
 8009ee8:	00ba00b4 	.word	0x00ba00b4
 8009eec:	00ac00a2 	.word	0x00ac00a2
 8009ef0:	00030006 	.word	0x00030006
 8009ef4:	000a000f 	.word	0x000a000f
 8009ef8:	0015001c 	.word	0x0015001c
 8009efc:	0024002d 	.word	0x0024002d
 8009f00:	00370042 	.word	0x00370042
 8009f04:	004e005b 	.word	0x004e005b
 8009f08:	00690078 	.word	0x00690078
 8009f0c:	20000000 	.word	0x20000000
 8009f10:	00960088 	.word	0x00960088

08009f14 <D16_1CH_HTONS_VOL_HP>:
 8009f14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f18:	4691      	mov	r9, r2
 8009f1a:	b083      	sub	sp, #12
 8009f1c:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 8009f1e:	f8d9 3018 	ldr.w	r3, [r9, #24]
 8009f22:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8009f26:	9300      	str	r3, [sp, #0]
 8009f28:	4680      	mov	r8, r0
 8009f2a:	f8d9 7014 	ldr.w	r7, [r9, #20]
 8009f2e:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8009f32:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009f36:	f8d9 5008 	ldr.w	r5, [r9, #8]
 8009f3a:	9401      	str	r4, [sp, #4]
 8009f3c:	f8d9 a030 	ldr.w	sl, [r9, #48]	; 0x30
 8009f40:	f8d9 e020 	ldr.w	lr, [r9, #32]
 8009f44:	2a00      	cmp	r2, #0
 8009f46:	d04e      	beq.n	8009fe6 <D16_1CH_HTONS_VOL_HP+0xd2>
 8009f48:	f8df c0a8 	ldr.w	ip, [pc, #168]	; 8009ff4 <D16_1CH_HTONS_VOL_HP+0xe0>
 8009f4c:	1e8c      	subs	r4, r1, #2
 8009f4e:	eb08 0b42 	add.w	fp, r8, r2, lsl #1
 8009f52:	f858 2b02 	ldr.w	r2, [r8], #2
 8009f56:	ba52      	rev16	r2, r2
 8009f58:	b2d6      	uxtb	r6, r2
 8009f5a:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8009f5e:	f85c 2026 	ldr.w	r2, [ip, r6, lsl #2]
 8009f62:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 8009f66:	4413      	add	r3, r2
 8009f68:	eb01 2293 	add.w	r2, r1, r3, lsr #10
 8009f6c:	f3c2 0109 	ubfx	r1, r2, #0, #10
 8009f70:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009f74:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8009f78:	0a93      	lsrs	r3, r2, #10
 8009f7a:	4a1c      	ldr	r2, [pc, #112]	; (8009fec <D16_1CH_HTONS_VOL_HP+0xd8>)
 8009f7c:	fb21 5202 	smlad	r2, r1, r2, r5
 8009f80:	4d1b      	ldr	r5, [pc, #108]	; (8009ff0 <D16_1CH_HTONS_VOL_HP+0xdc>)
 8009f82:	fb21 f505 	smuad	r5, r1, r5
 8009f86:	f5a2 6200 	sub.w	r2, r2, #2048	; 0x800
 8009f8a:	4410      	add	r0, r2
 8009f8c:	1bc0      	subs	r0, r0, r7
 8009f8e:	17c7      	asrs	r7, r0, #31
 8009f90:	fba0 010e 	umull	r0, r1, r0, lr
 8009f94:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 8009f98:	fb0e 1107 	mla	r1, lr, r7, r1
 8009f9c:	f141 0100 	adc.w	r1, r1, #0
 8009fa0:	0448      	lsls	r0, r1, #17
 8009fa2:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8009fa6:	2700      	movs	r7, #0
 8009fa8:	fbc0 670a 	smlal	r6, r7, r0, sl
 8009fac:	45d8      	cmp	r8, fp
 8009fae:	ea4f 0041 	mov.w	r0, r1, lsl #1
 8009fb2:	ea4f 01a7 	mov.w	r1, r7, asr #2
 8009fb6:	4617      	mov	r7, r2
 8009fb8:	f301 010f 	ssat	r1, #16, r1
 8009fbc:	f824 1f02 	strh.w	r1, [r4, #2]!
 8009fc0:	d1c7      	bne.n	8009f52 <D16_1CH_HTONS_VOL_HP+0x3e>
 8009fc2:	9901      	ldr	r1, [sp, #4]
 8009fc4:	f8c9 301c 	str.w	r3, [r9, #28]
 8009fc8:	9b00      	ldr	r3, [sp, #0]
 8009fca:	f8c9 0010 	str.w	r0, [r9, #16]
 8009fce:	2000      	movs	r0, #0
 8009fd0:	f8c9 5008 	str.w	r5, [r9, #8]
 8009fd4:	f8c9 100c 	str.w	r1, [r9, #12]
 8009fd8:	f8c9 2014 	str.w	r2, [r9, #20]
 8009fdc:	f8c9 3018 	str.w	r3, [r9, #24]
 8009fe0:	b003      	add	sp, #12
 8009fe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fe6:	463a      	mov	r2, r7
 8009fe8:	4621      	mov	r1, r4
 8009fea:	e7eb      	b.n	8009fc4 <D16_1CH_HTONS_VOL_HP+0xb0>
 8009fec:	00030001 	.word	0x00030001
 8009ff0:	00010003 	.word	0x00010003
 8009ff4:	20000000 	.word	0x20000000

08009ff8 <D24_1CH_HTONS_VOL_HP>:
 8009ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ffc:	b089      	sub	sp, #36	; 0x24
 8009ffe:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800a000:	6996      	ldr	r6, [r2, #24]
 800a002:	9304      	str	r3, [sp, #16]
 800a004:	6b17      	ldr	r7, [r2, #48]	; 0x30
 800a006:	9207      	str	r2, [sp, #28]
 800a008:	6915      	ldr	r5, [r2, #16]
 800a00a:	6954      	ldr	r4, [r2, #20]
 800a00c:	9606      	str	r6, [sp, #24]
 800a00e:	6893      	ldr	r3, [r2, #8]
 800a010:	69d6      	ldr	r6, [r2, #28]
 800a012:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 800a016:	f8d2 a020 	ldr.w	sl, [r2, #32]
 800a01a:	9a04      	ldr	r2, [sp, #16]
 800a01c:	9705      	str	r7, [sp, #20]
 800a01e:	2a00      	cmp	r2, #0
 800a020:	d07e      	beq.n	800a120 <D24_1CH_HTONS_VOL_HP+0x128>
 800a022:	f1a1 0b02 	sub.w	fp, r1, #2
 800a026:	2700      	movs	r7, #0
 800a028:	46a8      	mov	r8, r5
 800a02a:	f8cd b004 	str.w	fp, [sp, #4]
 800a02e:	4655      	mov	r5, sl
 800a030:	46e3      	mov	fp, ip
 800a032:	f8df e0f8 	ldr.w	lr, [pc, #248]	; 800a12c <D24_1CH_HTONS_VOL_HP+0x134>
 800a036:	46ba      	mov	sl, r7
 800a038:	469c      	mov	ip, r3
 800a03a:	e055      	b.n	800a0e8 <D24_1CH_HTONS_VOL_HP+0xf0>
 800a03c:	7802      	ldrb	r2, [r0, #0]
 800a03e:	78c3      	ldrb	r3, [r0, #3]
 800a040:	7841      	ldrb	r1, [r0, #1]
 800a042:	0212      	lsls	r2, r2, #8
 800a044:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 800a048:	440b      	add	r3, r1
 800a04a:	3002      	adds	r0, #2
 800a04c:	b2d9      	uxtb	r1, r3
 800a04e:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800a052:	f85e 7021 	ldr.w	r7, [lr, r1, lsl #2]
 800a056:	f85e 2022 	ldr.w	r2, [lr, r2, lsl #2]
 800a05a:	0c1b      	lsrs	r3, r3, #16
 800a05c:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 800a060:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800a064:	f85e 6023 	ldr.w	r6, [lr, r3, lsl #2]
 800a068:	f3c7 0309 	ubfx	r3, r7, #0, #10
 800a06c:	f3c2 0709 	ubfx	r7, r2, #0, #10
 800a070:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 800a074:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 800a078:	4a2a      	ldr	r2, [pc, #168]	; (800a124 <D24_1CH_HTONS_VOL_HP+0x12c>)
 800a07a:	fb23 b102 	smlad	r1, r3, r2, fp
 800a07e:	4a2a      	ldr	r2, [pc, #168]	; (800a128 <D24_1CH_HTONS_VOL_HP+0x130>)
 800a080:	fb23 cb02 	smlad	fp, r3, r2, ip
 800a084:	f3c6 0c09 	ubfx	ip, r6, #0, #10
 800a088:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 800a08c:	eb0b 0b4c 	add.w	fp, fp, ip, lsl #1
 800a090:	2201      	movs	r2, #1
 800a092:	fb23 f702 	smuad	r7, r3, r2
 800a096:	f5a1 51d8 	sub.w	r1, r1, #6912	; 0x1b00
 800a09a:	eb01 0208 	add.w	r2, r1, r8
 800a09e:	1b12      	subs	r2, r2, r4
 800a0a0:	17d4      	asrs	r4, r2, #31
 800a0a2:	fba2 2305 	umull	r2, r3, r2, r5
 800a0a6:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800a0aa:	fb05 3304 	mla	r3, r5, r4, r3
 800a0ae:	f143 0300 	adc.w	r3, r3, #0
 800a0b2:	9c05      	ldr	r4, [sp, #20]
 800a0b4:	03da      	lsls	r2, r3, #15
 800a0b6:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800a0ba:	f04f 0900 	mov.w	r9, #0
 800a0be:	fbc4 8902 	smlal	r8, r9, r4, r2
 800a0c2:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800a0c6:	9a01      	ldr	r2, [sp, #4]
 800a0c8:	ea4f 0843 	mov.w	r8, r3, lsl #1
 800a0cc:	9b03      	ldr	r3, [sp, #12]
 800a0ce:	109b      	asrs	r3, r3, #2
 800a0d0:	f303 030f 	ssat	r3, #16, r3
 800a0d4:	f822 3f02 	strh.w	r3, [r2, #2]!
 800a0d8:	9b04      	ldr	r3, [sp, #16]
 800a0da:	9201      	str	r2, [sp, #4]
 800a0dc:	f10a 0a01 	add.w	sl, sl, #1
 800a0e0:	459a      	cmp	sl, r3
 800a0e2:	44bc      	add	ip, r7
 800a0e4:	460c      	mov	r4, r1
 800a0e6:	d00b      	beq.n	800a100 <D24_1CH_HTONS_VOL_HP+0x108>
 800a0e8:	f01a 0f01 	tst.w	sl, #1
 800a0ec:	d0a6      	beq.n	800a03c <D24_1CH_HTONS_VOL_HP+0x44>
 800a0ee:	78c2      	ldrb	r2, [r0, #3]
 800a0f0:	7883      	ldrb	r3, [r0, #2]
 800a0f2:	f810 1b04 	ldrb.w	r1, [r0], #4
 800a0f6:	0212      	lsls	r2, r2, #8
 800a0f8:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 800a0fc:	440b      	add	r3, r1
 800a0fe:	e7a5      	b.n	800a04c <D24_1CH_HTONS_VOL_HP+0x54>
 800a100:	4663      	mov	r3, ip
 800a102:	4645      	mov	r5, r8
 800a104:	46dc      	mov	ip, fp
 800a106:	9807      	ldr	r0, [sp, #28]
 800a108:	6141      	str	r1, [r0, #20]
 800a10a:	9906      	ldr	r1, [sp, #24]
 800a10c:	6083      	str	r3, [r0, #8]
 800a10e:	f8c0 c00c 	str.w	ip, [r0, #12]
 800a112:	61c6      	str	r6, [r0, #28]
 800a114:	6105      	str	r5, [r0, #16]
 800a116:	6181      	str	r1, [r0, #24]
 800a118:	2000      	movs	r0, #0
 800a11a:	b009      	add	sp, #36	; 0x24
 800a11c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a120:	4621      	mov	r1, r4
 800a122:	e7f0      	b.n	800a106 <D24_1CH_HTONS_VOL_HP+0x10e>
 800a124:	00030001 	.word	0x00030001
 800a128:	00060007 	.word	0x00060007
 800a12c:	20000000 	.word	0x20000000

0800a130 <D32_1CH_HTONS_VOL_HP>:
 800a130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a134:	4692      	mov	sl, r2
 800a136:	b087      	sub	sp, #28
 800a138:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800a13a:	f8da 3018 	ldr.w	r3, [sl, #24]
 800a13e:	f8da 5030 	ldr.w	r5, [sl, #48]	; 0x30
 800a142:	9304      	str	r3, [sp, #16]
 800a144:	f8da 4010 	ldr.w	r4, [sl, #16]
 800a148:	f8da 8014 	ldr.w	r8, [sl, #20]
 800a14c:	f8da 601c 	ldr.w	r6, [sl, #28]
 800a150:	f8da 3008 	ldr.w	r3, [sl, #8]
 800a154:	f8da e00c 	ldr.w	lr, [sl, #12]
 800a158:	9501      	str	r5, [sp, #4]
 800a15a:	f8da c020 	ldr.w	ip, [sl, #32]
 800a15e:	2a00      	cmp	r2, #0
 800a160:	d07b      	beq.n	800a25a <D32_1CH_HTONS_VOL_HP+0x12a>
 800a162:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800a166:	4f3e      	ldr	r7, [pc, #248]	; (800a260 <D32_1CH_HTONS_VOL_HP+0x130>)
 800a168:	f8cd c00c 	str.w	ip, [sp, #12]
 800a16c:	9202      	str	r2, [sp, #8]
 800a16e:	460d      	mov	r5, r1
 800a170:	46a1      	mov	r9, r4
 800a172:	4684      	mov	ip, r0
 800a174:	f8cd a014 	str.w	sl, [sp, #20]
 800a178:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a17c:	ba49      	rev16	r1, r1
 800a17e:	b2c8      	uxtb	r0, r1
 800a180:	f3c1 2207 	ubfx	r2, r1, #8, #8
 800a184:	f3c1 4a07 	ubfx	sl, r1, #16, #8
 800a188:	f857 0020 	ldr.w	r0, [r7, r0, lsl #2]
 800a18c:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800a190:	0e09      	lsrs	r1, r1, #24
 800a192:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 800a196:	f857 602a 	ldr.w	r6, [r7, sl, lsl #2]
 800a19a:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 800a19e:	eb02 2290 	add.w	r2, r2, r0, lsr #10
 800a1a2:	eb06 2a92 	add.w	sl, r6, r2, lsr #10
 800a1a6:	eb01 269a 	add.w	r6, r1, sl, lsr #10
 800a1aa:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a1ae:	f3c6 0109 	ubfx	r1, r6, #0, #10
 800a1b2:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800a1b6:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800a1ba:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
 800a1be:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 800a1c2:	4a28      	ldr	r2, [pc, #160]	; (800a264 <D32_1CH_HTONS_VOL_HP+0x134>)
 800a1c4:	fb20 e202 	smlad	r2, r0, r2, lr
 800a1c8:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800a1cc:	fb2a 2101 	smlad	r1, sl, r1, r2
 800a1d0:	4a25      	ldr	r2, [pc, #148]	; (800a268 <D32_1CH_HTONS_VOL_HP+0x138>)
 800a1d2:	fb20 3302 	smlad	r3, r0, r2, r3
 800a1d6:	4a25      	ldr	r2, [pc, #148]	; (800a26c <D32_1CH_HTONS_VOL_HP+0x13c>)
 800a1d8:	fb2a 3e02 	smlad	lr, sl, r2, r3
 800a1dc:	2301      	movs	r3, #1
 800a1de:	fb20 f003 	smuad	r0, r0, r3
 800a1e2:	4b23      	ldr	r3, [pc, #140]	; (800a270 <D32_1CH_HTONS_VOL_HP+0x140>)
 800a1e4:	fb2a 0303 	smlad	r3, sl, r3, r0
 800a1e8:	f5a1 4280 	sub.w	r2, r1, #16384	; 0x4000
 800a1ec:	9c03      	ldr	r4, [sp, #12]
 800a1ee:	eb02 0009 	add.w	r0, r2, r9
 800a1f2:	eba0 0008 	sub.w	r0, r0, r8
 800a1f6:	ea4f 7be0 	mov.w	fp, r0, asr #31
 800a1fa:	fba0 0104 	umull	r0, r1, r0, r4
 800a1fe:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800a202:	fb04 110b 	mla	r1, r4, fp, r1
 800a206:	f141 0100 	adc.w	r1, r1, #0
 800a20a:	9c01      	ldr	r4, [sp, #4]
 800a20c:	0388      	lsls	r0, r1, #14
 800a20e:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800a212:	f04f 0900 	mov.w	r9, #0
 800a216:	fbc0 8904 	smlal	r8, r9, r0, r4
 800a21a:	ea4f 00a9 	mov.w	r0, r9, asr #2
 800a21e:	ea4f 0941 	mov.w	r9, r1, lsl #1
 800a222:	f300 000f 	ssat	r0, #16, r0
 800a226:	9902      	ldr	r1, [sp, #8]
 800a228:	f825 0b02 	strh.w	r0, [r5], #2
 800a22c:	428d      	cmp	r5, r1
 800a22e:	4690      	mov	r8, r2
 800a230:	d1a2      	bne.n	800a178 <D32_1CH_HTONS_VOL_HP+0x48>
 800a232:	f8dd a014 	ldr.w	sl, [sp, #20]
 800a236:	464c      	mov	r4, r9
 800a238:	f8ca 3008 	str.w	r3, [sl, #8]
 800a23c:	9b04      	ldr	r3, [sp, #16]
 800a23e:	f8ca e00c 	str.w	lr, [sl, #12]
 800a242:	2000      	movs	r0, #0
 800a244:	f8ca 601c 	str.w	r6, [sl, #28]
 800a248:	f8ca 4010 	str.w	r4, [sl, #16]
 800a24c:	f8ca 2014 	str.w	r2, [sl, #20]
 800a250:	f8ca 3018 	str.w	r3, [sl, #24]
 800a254:	b007      	add	sp, #28
 800a256:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a25a:	4642      	mov	r2, r8
 800a25c:	e7ec      	b.n	800a238 <D32_1CH_HTONS_VOL_HP+0x108>
 800a25e:	bf00      	nop
 800a260:	20000000 	.word	0x20000000
 800a264:	00060003 	.word	0x00060003
 800a268:	000a000c 	.word	0x000a000c
 800a26c:	000c000a 	.word	0x000c000a
 800a270:	00030006 	.word	0x00030006

0800a274 <D48_1CH_HTONS_VOL_HP>:
 800a274:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a278:	4613      	mov	r3, r2
 800a27a:	461c      	mov	r4, r3
 800a27c:	b087      	sub	sp, #28
 800a27e:	4625      	mov	r5, r4
 800a280:	4626      	mov	r6, r4
 800a282:	6b2d      	ldr	r5, [r5, #48]	; 0x30
 800a284:	9205      	str	r2, [sp, #20]
 800a286:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800a288:	f8d3 9014 	ldr.w	r9, [r3, #20]
 800a28c:	9501      	str	r5, [sp, #4]
 800a28e:	4680      	mov	r8, r0
 800a290:	6a35      	ldr	r5, [r6, #32]
 800a292:	6918      	ldr	r0, [r3, #16]
 800a294:	699b      	ldr	r3, [r3, #24]
 800a296:	9304      	str	r3, [sp, #16]
 800a298:	f8d4 e01c 	ldr.w	lr, [r4, #28]
 800a29c:	68a3      	ldr	r3, [r4, #8]
 800a29e:	9502      	str	r5, [sp, #8]
 800a2a0:	68e4      	ldr	r4, [r4, #12]
 800a2a2:	2a00      	cmp	r2, #0
 800a2a4:	f000 808c 	beq.w	800a3c0 <D48_1CH_HTONS_VOL_HP+0x14c>
 800a2a8:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800a2ac:	4d45      	ldr	r5, [pc, #276]	; (800a3c4 <D48_1CH_HTONS_VOL_HP+0x150>)
 800a2ae:	9203      	str	r2, [sp, #12]
 800a2b0:	468c      	mov	ip, r1
 800a2b2:	e898 0044 	ldmia.w	r8, {r2, r6}
 800a2b6:	f108 0806 	add.w	r8, r8, #6
 800a2ba:	ba52      	rev16	r2, r2
 800a2bc:	ba76      	rev16	r6, r6
 800a2be:	b2d7      	uxtb	r7, r2
 800a2c0:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800a2c4:	f855 a027 	ldr.w	sl, [r5, r7, lsl #2]
 800a2c8:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 800a2cc:	f3c2 4707 	ubfx	r7, r2, #16, #8
 800a2d0:	0e12      	lsrs	r2, r2, #24
 800a2d2:	eb0a 2a9e 	add.w	sl, sl, lr, lsr #10
 800a2d6:	f855 7027 	ldr.w	r7, [r5, r7, lsl #2]
 800a2da:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800a2de:	fa5f fb86 	uxtb.w	fp, r6
 800a2e2:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 800a2e6:	f3c6 2e07 	ubfx	lr, r6, #8, #8
 800a2ea:	eb07 2791 	add.w	r7, r7, r1, lsr #10
 800a2ee:	f855 602b 	ldr.w	r6, [r5, fp, lsl #2]
 800a2f2:	f855 e02e 	ldr.w	lr, [r5, lr, lsl #2]
 800a2f6:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800a2fa:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 800a2fe:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 800a302:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800a306:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a30a:	f3ce 0b09 	ubfx	fp, lr, #0, #10
 800a30e:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800a312:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800a316:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800a31a:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 800a31e:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 800a322:	ea4b 4606 	orr.w	r6, fp, r6, lsl #16
 800a326:	4a28      	ldr	r2, [pc, #160]	; (800a3c8 <D48_1CH_HTONS_VOL_HP+0x154>)
 800a328:	fb2a 4202 	smlad	r2, sl, r2, r4
 800a32c:	4927      	ldr	r1, [pc, #156]	; (800a3cc <D48_1CH_HTONS_VOL_HP+0x158>)
 800a32e:	fb27 2201 	smlad	r2, r7, r1, r2
 800a332:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800a336:	fb26 2201 	smlad	r2, r6, r1, r2
 800a33a:	4925      	ldr	r1, [pc, #148]	; (800a3d0 <D48_1CH_HTONS_VOL_HP+0x15c>)
 800a33c:	fb2a 3401 	smlad	r4, sl, r1, r3
 800a340:	f04f 131b 	mov.w	r3, #1769499	; 0x1b001b
 800a344:	fb27 4403 	smlad	r4, r7, r3, r4
 800a348:	4b22      	ldr	r3, [pc, #136]	; (800a3d4 <D48_1CH_HTONS_VOL_HP+0x160>)
 800a34a:	fb26 4403 	smlad	r4, r6, r3, r4
 800a34e:	2101      	movs	r1, #1
 800a350:	fb2a fa01 	smuad	sl, sl, r1
 800a354:	4b20      	ldr	r3, [pc, #128]	; (800a3d8 <D48_1CH_HTONS_VOL_HP+0x164>)
 800a356:	fb27 a703 	smlad	r7, r7, r3, sl
 800a35a:	4b20      	ldr	r3, [pc, #128]	; (800a3dc <D48_1CH_HTONS_VOL_HP+0x168>)
 800a35c:	fb26 7303 	smlad	r3, r6, r3, r7
 800a360:	f5a2 4258 	sub.w	r2, r2, #55296	; 0xd800
 800a364:	9e02      	ldr	r6, [sp, #8]
 800a366:	9f01      	ldr	r7, [sp, #4]
 800a368:	4410      	add	r0, r2
 800a36a:	eba0 0009 	sub.w	r0, r0, r9
 800a36e:	ea4f 7ae0 	mov.w	sl, r0, asr #31
 800a372:	fba0 0106 	umull	r0, r1, r0, r6
 800a376:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800a37a:	fb06 110a 	mla	r1, r6, sl, r1
 800a37e:	f141 0100 	adc.w	r1, r1, #0
 800a382:	0308      	lsls	r0, r1, #12
 800a384:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 800a388:	f04f 0a00 	mov.w	sl, #0
 800a38c:	fbc0 9a07 	smlal	r9, sl, r0, r7
 800a390:	4657      	mov	r7, sl
 800a392:	10b8      	asrs	r0, r7, #2
 800a394:	f300 000f 	ssat	r0, #16, r0
 800a398:	f82c 0b02 	strh.w	r0, [ip], #2
 800a39c:	0048      	lsls	r0, r1, #1
 800a39e:	9903      	ldr	r1, [sp, #12]
 800a3a0:	458c      	cmp	ip, r1
 800a3a2:	4691      	mov	r9, r2
 800a3a4:	d185      	bne.n	800a2b2 <D48_1CH_HTONS_VOL_HP+0x3e>
 800a3a6:	9d05      	ldr	r5, [sp, #20]
 800a3a8:	616a      	str	r2, [r5, #20]
 800a3aa:	9a04      	ldr	r2, [sp, #16]
 800a3ac:	6128      	str	r0, [r5, #16]
 800a3ae:	2000      	movs	r0, #0
 800a3b0:	60ab      	str	r3, [r5, #8]
 800a3b2:	60ec      	str	r4, [r5, #12]
 800a3b4:	f8c5 e01c 	str.w	lr, [r5, #28]
 800a3b8:	61aa      	str	r2, [r5, #24]
 800a3ba:	b007      	add	sp, #28
 800a3bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3c0:	464a      	mov	r2, r9
 800a3c2:	e7f0      	b.n	800a3a6 <D48_1CH_HTONS_VOL_HP+0x132>
 800a3c4:	20000000 	.word	0x20000000
 800a3c8:	000f000a 	.word	0x000f000a
 800a3cc:	00060003 	.word	0x00060003
 800a3d0:	00150019 	.word	0x00150019
 800a3d4:	00190015 	.word	0x00190015
 800a3d8:	00030006 	.word	0x00030006
 800a3dc:	000a000f 	.word	0x000a000f

0800a3e0 <D64_1CH_HTONS_VOL_HP>:
 800a3e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3e4:	b089      	sub	sp, #36	; 0x24
 800a3e6:	4614      	mov	r4, r2
 800a3e8:	9207      	str	r2, [sp, #28]
 800a3ea:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800a3ec:	f8d2 c010 	ldr.w	ip, [r2, #16]
 800a3f0:	f8d2 8014 	ldr.w	r8, [r2, #20]
 800a3f4:	6992      	ldr	r2, [r2, #24]
 800a3f6:	9206      	str	r2, [sp, #24]
 800a3f8:	68e2      	ldr	r2, [r4, #12]
 800a3fa:	9201      	str	r2, [sp, #4]
 800a3fc:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800a3fe:	9203      	str	r2, [sp, #12]
 800a400:	6a22      	ldr	r2, [r4, #32]
 800a402:	69e5      	ldr	r5, [r4, #28]
 800a404:	68a6      	ldr	r6, [r4, #8]
 800a406:	9204      	str	r2, [sp, #16]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	f000 80b0 	beq.w	800a56e <D64_1CH_HTONS_VOL_HP+0x18e>
 800a40e:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800a412:	4f58      	ldr	r7, [pc, #352]	; (800a574 <D64_1CH_HTONS_VOL_HP+0x194>)
 800a414:	9305      	str	r3, [sp, #20]
 800a416:	9102      	str	r1, [sp, #8]
 800a418:	f850 2b08 	ldr.w	r2, [r0], #8
 800a41c:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800a420:	ba52      	rev16	r2, r2
 800a422:	fa93 f993 	rev16.w	r9, r3
 800a426:	b2d4      	uxtb	r4, r2
 800a428:	f3c2 2307 	ubfx	r3, r2, #8, #8
 800a42c:	f857 b024 	ldr.w	fp, [r7, r4, lsl #2]
 800a430:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 800a434:	9901      	ldr	r1, [sp, #4]
 800a436:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800a43a:	0e12      	lsrs	r2, r2, #24
 800a43c:	44ab      	add	fp, r5
 800a43e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800a442:	f857 4022 	ldr.w	r4, [r7, r2, lsl #2]
 800a446:	fa5f f289 	uxtb.w	r2, r9
 800a44a:	eb03 2e9b 	add.w	lr, r3, fp, lsr #10
 800a44e:	f3c9 2307 	ubfx	r3, r9, #8, #8
 800a452:	eb05 2a9e 	add.w	sl, r5, lr, lsr #10
 800a456:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800a45a:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 800a45e:	f3c9 4507 	ubfx	r5, r9, #16, #8
 800a462:	eb04 249a 	add.w	r4, r4, sl, lsr #10
 800a466:	ea4f 6919 	mov.w	r9, r9, lsr #24
 800a46a:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 800a46e:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
 800a472:	f857 9029 	ldr.w	r9, [r7, r9, lsl #2]
 800a476:	eb03 2392 	add.w	r3, r3, r2, lsr #10
 800a47a:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800a47e:	eb09 2995 	add.w	r9, r9, r5, lsr #10
 800a482:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800a486:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800a48a:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800a48e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a492:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800a496:	ea4e 4b0b 	orr.w	fp, lr, fp, lsl #16
 800a49a:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800a49e:	f3c9 0e09 	ubfx	lr, r9, #0, #10
 800a4a2:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a4a6:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 800a4aa:	ea4e 4e05 	orr.w	lr, lr, r5, lsl #16
 800a4ae:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a4b2:	ea4f 2599 	mov.w	r5, r9, lsr #10
 800a4b6:	4b30      	ldr	r3, [pc, #192]	; (800a578 <D64_1CH_HTONS_VOL_HP+0x198>)
 800a4b8:	fb2b 1303 	smlad	r3, fp, r3, r1
 800a4bc:	492f      	ldr	r1, [pc, #188]	; (800a57c <D64_1CH_HTONS_VOL_HP+0x19c>)
 800a4be:	fb24 3301 	smlad	r3, r4, r1, r3
 800a4c2:	492f      	ldr	r1, [pc, #188]	; (800a580 <D64_1CH_HTONS_VOL_HP+0x1a0>)
 800a4c4:	fb22 3301 	smlad	r3, r2, r1, r3
 800a4c8:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 800a4cc:	fb2e 390a 	smlad	r9, lr, sl, r3
 800a4d0:	4b2c      	ldr	r3, [pc, #176]	; (800a584 <D64_1CH_HTONS_VOL_HP+0x1a4>)
 800a4d2:	fb2b 6603 	smlad	r6, fp, r3, r6
 800a4d6:	fb2e 6613 	smladx	r6, lr, r3, r6
 800a4da:	4b2b      	ldr	r3, [pc, #172]	; (800a588 <D64_1CH_HTONS_VOL_HP+0x1a8>)
 800a4dc:	fb24 6603 	smlad	r6, r4, r3, r6
 800a4e0:	fb22 6313 	smladx	r3, r2, r3, r6
 800a4e4:	f04f 0a01 	mov.w	sl, #1
 800a4e8:	9301      	str	r3, [sp, #4]
 800a4ea:	fb2b fb0a 	smuad	fp, fp, sl
 800a4ee:	4b27      	ldr	r3, [pc, #156]	; (800a58c <D64_1CH_HTONS_VOL_HP+0x1ac>)
 800a4f0:	fb24 ba03 	smlad	sl, r4, r3, fp
 800a4f4:	4b26      	ldr	r3, [pc, #152]	; (800a590 <D64_1CH_HTONS_VOL_HP+0x1b0>)
 800a4f6:	fb22 a203 	smlad	r2, r2, r3, sl
 800a4fa:	4b26      	ldr	r3, [pc, #152]	; (800a594 <D64_1CH_HTONS_VOL_HP+0x1b4>)
 800a4fc:	fb2e 2603 	smlad	r6, lr, r3, r2
 800a500:	f5a9 3a00 	sub.w	sl, r9, #131072	; 0x20000
 800a504:	eb0a 020c 	add.w	r2, sl, ip
 800a508:	9c04      	ldr	r4, [sp, #16]
 800a50a:	9903      	ldr	r1, [sp, #12]
 800a50c:	eba2 0208 	sub.w	r2, r2, r8
 800a510:	ea4f 79e2 	mov.w	r9, r2, asr #31
 800a514:	fba2 2304 	umull	r2, r3, r2, r4
 800a518:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800a51c:	fb04 3309 	mla	r3, r4, r9, r3
 800a520:	f143 0300 	adc.w	r3, r3, #0
 800a524:	02da      	lsls	r2, r3, #11
 800a526:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800a52a:	f04f 0900 	mov.w	r9, #0
 800a52e:	fbc1 8902 	smlal	r8, r9, r1, r2
 800a532:	9902      	ldr	r1, [sp, #8]
 800a534:	ea4f 02a9 	mov.w	r2, r9, asr #2
 800a538:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800a53c:	f302 020f 	ssat	r2, #16, r2
 800a540:	9b05      	ldr	r3, [sp, #20]
 800a542:	f821 2b02 	strh.w	r2, [r1], #2
 800a546:	4299      	cmp	r1, r3
 800a548:	9102      	str	r1, [sp, #8]
 800a54a:	46d0      	mov	r8, sl
 800a54c:	f47f af64 	bne.w	800a418 <D64_1CH_HTONS_VOL_HP+0x38>
 800a550:	9a07      	ldr	r2, [sp, #28]
 800a552:	9901      	ldr	r1, [sp, #4]
 800a554:	60d1      	str	r1, [r2, #12]
 800a556:	9906      	ldr	r1, [sp, #24]
 800a558:	6096      	str	r6, [r2, #8]
 800a55a:	2000      	movs	r0, #0
 800a55c:	61d5      	str	r5, [r2, #28]
 800a55e:	f8c2 c010 	str.w	ip, [r2, #16]
 800a562:	f8c2 a014 	str.w	sl, [r2, #20]
 800a566:	6191      	str	r1, [r2, #24]
 800a568:	b009      	add	sp, #36	; 0x24
 800a56a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a56e:	46c2      	mov	sl, r8
 800a570:	4622      	mov	r2, r4
 800a572:	e7ee      	b.n	800a552 <D64_1CH_HTONS_VOL_HP+0x172>
 800a574:	20000000 	.word	0x20000000
 800a578:	001c0015 	.word	0x001c0015
 800a57c:	000f000a 	.word	0x000f000a
 800a580:	00060003 	.word	0x00060003
 800a584:	0024002a 	.word	0x0024002a
 800a588:	002e0030 	.word	0x002e0030
 800a58c:	00030006 	.word	0x00030006
 800a590:	000a000f 	.word	0x000a000f
 800a594:	0015001c 	.word	0x0015001c

0800a598 <D80_1CH_HTONS_VOL_HP>:
 800a598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a59c:	4613      	mov	r3, r2
 800a59e:	b089      	sub	sp, #36	; 0x24
 800a5a0:	4686      	mov	lr, r0
 800a5a2:	6918      	ldr	r0, [r3, #16]
 800a5a4:	9000      	str	r0, [sp, #0]
 800a5a6:	4618      	mov	r0, r3
 800a5a8:	461c      	mov	r4, r3
 800a5aa:	695b      	ldr	r3, [r3, #20]
 800a5ac:	9302      	str	r3, [sp, #8]
 800a5ae:	6983      	ldr	r3, [r0, #24]
 800a5b0:	9306      	str	r3, [sp, #24]
 800a5b2:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800a5b6:	69c3      	ldr	r3, [r0, #28]
 800a5b8:	68c0      	ldr	r0, [r0, #12]
 800a5ba:	9207      	str	r2, [sp, #28]
 800a5bc:	9001      	str	r0, [sp, #4]
 800a5be:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800a5c0:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800a5c2:	9003      	str	r0, [sp, #12]
 800a5c4:	6a20      	ldr	r0, [r4, #32]
 800a5c6:	9004      	str	r0, [sp, #16]
 800a5c8:	2a00      	cmp	r2, #0
 800a5ca:	f000 80d2 	beq.w	800a772 <D80_1CH_HTONS_VOL_HP+0x1da>
 800a5ce:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800a5d2:	4869      	ldr	r0, [pc, #420]	; (800a778 <D80_1CH_HTONS_VOL_HP+0x1e0>)
 800a5d4:	9205      	str	r2, [sp, #20]
 800a5d6:	461c      	mov	r4, r3
 800a5d8:	f8de 5000 	ldr.w	r5, [lr]
 800a5dc:	f8de 2004 	ldr.w	r2, [lr, #4]
 800a5e0:	f8de 3008 	ldr.w	r3, [lr, #8]
 800a5e4:	f10e 0e0a 	add.w	lr, lr, #10
 800a5e8:	ba6d      	rev16	r5, r5
 800a5ea:	ba52      	rev16	r2, r2
 800a5ec:	fa93 fb93 	rev16.w	fp, r3
 800a5f0:	b2ee      	uxtb	r6, r5
 800a5f2:	f3c5 2307 	ubfx	r3, r5, #8, #8
 800a5f6:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
 800a5fa:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800a5fe:	f3c5 4607 	ubfx	r6, r5, #16, #8
 800a602:	eb04 0a07 	add.w	sl, r4, r7
 800a606:	0e2d      	lsrs	r5, r5, #24
 800a608:	f850 4026 	ldr.w	r4, [r0, r6, lsl #2]
 800a60c:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
 800a610:	eb03 239a 	add.w	r3, r3, sl, lsr #10
 800a614:	eb04 2993 	add.w	r9, r4, r3, lsr #10
 800a618:	b2d5      	uxtb	r5, r2
 800a61a:	f3c2 2407 	ubfx	r4, r2, #8, #8
 800a61e:	f850 7025 	ldr.w	r7, [r0, r5, lsl #2]
 800a622:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
 800a626:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800a62a:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 800a62e:	0e12      	lsrs	r2, r2, #24
 800a630:	eb07 2896 	add.w	r8, r7, r6, lsr #10
 800a634:	f850 7024 	ldr.w	r7, [r0, r4, lsl #2]
 800a638:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 800a63c:	fa5f f48b 	uxtb.w	r4, fp
 800a640:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 800a644:	f3cb 2b07 	ubfx	fp, fp, #8, #8
 800a648:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800a64c:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 800a650:	f850 b02b 	ldr.w	fp, [r0, fp, lsl #2]
 800a654:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800a658:	eb04 2492 	add.w	r4, r4, r2, lsr #10
 800a65c:	eb0b 2b94 	add.w	fp, fp, r4, lsr #10
 800a660:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800a664:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800a668:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800a66c:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800a670:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800a674:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800a678:	ea46 4909 	orr.w	r9, r6, r9, lsl #16
 800a67c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a680:	f3cb 0609 	ubfx	r6, fp, #0, #10
 800a684:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800a688:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a68c:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 800a690:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800a694:	ea46 4604 	orr.w	r6, r6, r4, lsl #16
 800a698:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800a69c:	ea4f 249b 	mov.w	r4, fp, lsr #10
 800a6a0:	4d36      	ldr	r5, [pc, #216]	; (800a77c <D80_1CH_HTONS_VOL_HP+0x1e4>)
 800a6a2:	9f01      	ldr	r7, [sp, #4]
 800a6a4:	fb23 7505 	smlad	r5, r3, r5, r7
 800a6a8:	4f35      	ldr	r7, [pc, #212]	; (800a780 <D80_1CH_HTONS_VOL_HP+0x1e8>)
 800a6aa:	fb29 5507 	smlad	r5, r9, r7, r5
 800a6ae:	4f35      	ldr	r7, [pc, #212]	; (800a784 <D80_1CH_HTONS_VOL_HP+0x1ec>)
 800a6b0:	fb28 5507 	smlad	r5, r8, r7, r5
 800a6b4:	4f34      	ldr	r7, [pc, #208]	; (800a788 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 800a6b6:	fb22 5507 	smlad	r5, r2, r7, r5
 800a6ba:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 800a6be:	fb26 5b0a 	smlad	fp, r6, sl, r5
 800a6c2:	4d32      	ldr	r5, [pc, #200]	; (800a78c <D80_1CH_HTONS_VOL_HP+0x1f4>)
 800a6c4:	fb23 cc05 	smlad	ip, r3, r5, ip
 800a6c8:	4d31      	ldr	r5, [pc, #196]	; (800a790 <D80_1CH_HTONS_VOL_HP+0x1f8>)
 800a6ca:	fb29 cc05 	smlad	ip, r9, r5, ip
 800a6ce:	f04f 154b 	mov.w	r5, #4915275	; 0x4b004b
 800a6d2:	fb28 c505 	smlad	r5, r8, r5, ip
 800a6d6:	4f2f      	ldr	r7, [pc, #188]	; (800a794 <D80_1CH_HTONS_VOL_HP+0x1fc>)
 800a6d8:	fb22 5507 	smlad	r5, r2, r7, r5
 800a6dc:	4f2e      	ldr	r7, [pc, #184]	; (800a798 <D80_1CH_HTONS_VOL_HP+0x200>)
 800a6de:	fb26 5507 	smlad	r5, r6, r7, r5
 800a6e2:	f04f 0a01 	mov.w	sl, #1
 800a6e6:	9501      	str	r5, [sp, #4]
 800a6e8:	fb23 fa0a 	smuad	sl, r3, sl
 800a6ec:	4b2b      	ldr	r3, [pc, #172]	; (800a79c <D80_1CH_HTONS_VOL_HP+0x204>)
 800a6ee:	fb29 a903 	smlad	r9, r9, r3, sl
 800a6f2:	4d2b      	ldr	r5, [pc, #172]	; (800a7a0 <D80_1CH_HTONS_VOL_HP+0x208>)
 800a6f4:	fb28 9805 	smlad	r8, r8, r5, r9
 800a6f8:	4d2a      	ldr	r5, [pc, #168]	; (800a7a4 <D80_1CH_HTONS_VOL_HP+0x20c>)
 800a6fa:	fb22 8205 	smlad	r2, r2, r5, r8
 800a6fe:	4b2a      	ldr	r3, [pc, #168]	; (800a7a8 <D80_1CH_HTONS_VOL_HP+0x210>)
 800a700:	fb26 2c03 	smlad	ip, r6, r3, r2
 800a704:	9b00      	ldr	r3, [sp, #0]
 800a706:	9d04      	ldr	r5, [sp, #16]
 800a708:	f5ab 3a7a 	sub.w	sl, fp, #256000	; 0x3e800
 800a70c:	4453      	add	r3, sl
 800a70e:	461a      	mov	r2, r3
 800a710:	9b02      	ldr	r3, [sp, #8]
 800a712:	f8cd a008 	str.w	sl, [sp, #8]
 800a716:	1ad2      	subs	r2, r2, r3
 800a718:	17d7      	asrs	r7, r2, #31
 800a71a:	fba2 2305 	umull	r2, r3, r2, r5
 800a71e:	fb05 3307 	mla	r3, r5, r7, r3
 800a722:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800a726:	f143 0300 	adc.w	r3, r3, #0
 800a72a:	9d03      	ldr	r5, [sp, #12]
 800a72c:	029a      	lsls	r2, r3, #10
 800a72e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800a732:	2700      	movs	r7, #0
 800a734:	005b      	lsls	r3, r3, #1
 800a736:	fbc5 6702 	smlal	r6, r7, r5, r2
 800a73a:	10ba      	asrs	r2, r7, #2
 800a73c:	9300      	str	r3, [sp, #0]
 800a73e:	f302 020f 	ssat	r2, #16, r2
 800a742:	9b05      	ldr	r3, [sp, #20]
 800a744:	f821 2b02 	strh.w	r2, [r1], #2
 800a748:	4299      	cmp	r1, r3
 800a74a:	f47f af45 	bne.w	800a5d8 <D80_1CH_HTONS_VOL_HP+0x40>
 800a74e:	4623      	mov	r3, r4
 800a750:	9907      	ldr	r1, [sp, #28]
 800a752:	9801      	ldr	r0, [sp, #4]
 800a754:	60c8      	str	r0, [r1, #12]
 800a756:	9a00      	ldr	r2, [sp, #0]
 800a758:	f8c1 c008 	str.w	ip, [r1, #8]
 800a75c:	4608      	mov	r0, r1
 800a75e:	61cb      	str	r3, [r1, #28]
 800a760:	610a      	str	r2, [r1, #16]
 800a762:	f8c1 a014 	str.w	sl, [r1, #20]
 800a766:	9906      	ldr	r1, [sp, #24]
 800a768:	6181      	str	r1, [r0, #24]
 800a76a:	2000      	movs	r0, #0
 800a76c:	b009      	add	sp, #36	; 0x24
 800a76e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a772:	f8dd a008 	ldr.w	sl, [sp, #8]
 800a776:	e7eb      	b.n	800a750 <D80_1CH_HTONS_VOL_HP+0x1b8>
 800a778:	20000000 	.word	0x20000000
 800a77c:	002d0024 	.word	0x002d0024
 800a780:	001c0015 	.word	0x001c0015
 800a784:	000f000a 	.word	0x000f000a
 800a788:	00060003 	.word	0x00060003
 800a78c:	0037003f 	.word	0x0037003f
 800a790:	00450049 	.word	0x00450049
 800a794:	00490045 	.word	0x00490045
 800a798:	003f0037 	.word	0x003f0037
 800a79c:	00030006 	.word	0x00030006
 800a7a0:	000a000f 	.word	0x000a000f
 800a7a4:	0015001c 	.word	0x0015001c
 800a7a8:	0024002d 	.word	0x0024002d

0800a7ac <D128_1CH_HTONS_VOL_HP>:
 800a7ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7b0:	b093      	sub	sp, #76	; 0x4c
 800a7b2:	4614      	mov	r4, r2
 800a7b4:	9211      	str	r2, [sp, #68]	; 0x44
 800a7b6:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800a7b8:	6912      	ldr	r2, [r2, #16]
 800a7ba:	9203      	str	r2, [sp, #12]
 800a7bc:	4622      	mov	r2, r4
 800a7be:	4615      	mov	r5, r2
 800a7c0:	6964      	ldr	r4, [r4, #20]
 800a7c2:	9406      	str	r4, [sp, #24]
 800a7c4:	4614      	mov	r4, r2
 800a7c6:	6992      	ldr	r2, [r2, #24]
 800a7c8:	9210      	str	r2, [sp, #64]	; 0x40
 800a7ca:	68ea      	ldr	r2, [r5, #12]
 800a7cc:	9204      	str	r2, [sp, #16]
 800a7ce:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800a7d0:	69e6      	ldr	r6, [r4, #28]
 800a7d2:	920d      	str	r2, [sp, #52]	; 0x34
 800a7d4:	68a4      	ldr	r4, [r4, #8]
 800a7d6:	6a2a      	ldr	r2, [r5, #32]
 800a7d8:	9405      	str	r4, [sp, #20]
 800a7da:	920e      	str	r2, [sp, #56]	; 0x38
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	f000 8145 	beq.w	800aa6c <D128_1CH_HTONS_VOL_HP+0x2c0>
 800a7e2:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800a7e6:	930f      	str	r3, [sp, #60]	; 0x3c
 800a7e8:	f8df 82dc 	ldr.w	r8, [pc, #732]	; 800aac8 <D128_1CH_HTONS_VOL_HP+0x31c>
 800a7ec:	9107      	str	r1, [sp, #28]
 800a7ee:	f100 0310 	add.w	r3, r0, #16
 800a7f2:	4699      	mov	r9, r3
 800a7f4:	f1a9 0110 	sub.w	r1, r9, #16
 800a7f8:	c90e      	ldmia	r1, {r1, r2, r3}
 800a7fa:	f859 0c04 	ldr.w	r0, [r9, #-4]
 800a7fe:	ba49      	rev16	r1, r1
 800a800:	ba52      	rev16	r2, r2
 800a802:	ba5b      	rev16	r3, r3
 800a804:	fa90 fa90 	rev16.w	sl, r0
 800a808:	f3c1 2007 	ubfx	r0, r1, #8, #8
 800a80c:	b2cc      	uxtb	r4, r1
 800a80e:	f858 5020 	ldr.w	r5, [r8, r0, lsl #2]
 800a812:	f858 4024 	ldr.w	r4, [r8, r4, lsl #2]
 800a816:	f3c1 4007 	ubfx	r0, r1, #16, #8
 800a81a:	0e09      	lsrs	r1, r1, #24
 800a81c:	4426      	add	r6, r4
 800a81e:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 800a822:	f858 7021 	ldr.w	r7, [r8, r1, lsl #2]
 800a826:	b2d0      	uxtb	r0, r2
 800a828:	eb05 2596 	add.w	r5, r5, r6, lsr #10
 800a82c:	eb04 2b95 	add.w	fp, r4, r5, lsr #10
 800a830:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800a834:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 800a838:	f858 1021 	ldr.w	r1, [r8, r1, lsl #2]
 800a83c:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 800a840:	f3c2 4007 	ubfx	r0, r2, #16, #8
 800a844:	0e12      	lsrs	r2, r2, #24
 800a846:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 800a84a:	9701      	str	r7, [sp, #4]
 800a84c:	f858 0020 	ldr.w	r0, [r8, r0, lsl #2]
 800a850:	4627      	mov	r7, r4
 800a852:	f858 4022 	ldr.w	r4, [r8, r2, lsl #2]
 800a856:	9702      	str	r7, [sp, #8]
 800a858:	b2da      	uxtb	r2, r3
 800a85a:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 800a85e:	eb00 2c91 	add.w	ip, r0, r1, lsr #10
 800a862:	f858 0022 	ldr.w	r0, [r8, r2, lsl #2]
 800a866:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 800a86a:	eb00 2e94 	add.w	lr, r0, r4, lsr #10
 800a86e:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800a872:	f3c3 4007 	ubfx	r0, r3, #16, #8
 800a876:	0e1b      	lsrs	r3, r3, #24
 800a878:	f858 7020 	ldr.w	r7, [r8, r0, lsl #2]
 800a87c:	f858 2022 	ldr.w	r2, [r8, r2, lsl #2]
 800a880:	f858 0023 	ldr.w	r0, [r8, r3, lsl #2]
 800a884:	fa5f f38a 	uxtb.w	r3, sl
 800a888:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800a88c:	960a      	str	r6, [sp, #40]	; 0x28
 800a88e:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 800a892:	f858 6023 	ldr.w	r6, [r8, r3, lsl #2]
 800a896:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800a89a:	f3ca 2307 	ubfx	r3, sl, #8, #8
 800a89e:	950b      	str	r5, [sp, #44]	; 0x2c
 800a8a0:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 800a8a4:	f3ca 4507 	ubfx	r5, sl, #16, #8
 800a8a8:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 800a8ac:	f858 3023 	ldr.w	r3, [r8, r3, lsl #2]
 800a8b0:	f858 5025 	ldr.w	r5, [r8, r5, lsl #2]
 800a8b4:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 800a8b8:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 800a8bc:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 800a8c0:	f858 a02a 	ldr.w	sl, [r8, sl, lsl #2]
 800a8c4:	9308      	str	r3, [sp, #32]
 800a8c6:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800a8ca:	9b01      	ldr	r3, [sp, #4]
 800a8cc:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 800a8d0:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800a8d4:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 800a8d8:	9b02      	ldr	r3, [sp, #8]
 800a8da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a8de:	9302      	str	r3, [sp, #8]
 800a8e0:	9b08      	ldr	r3, [sp, #32]
 800a8e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a8e6:	9308      	str	r3, [sp, #32]
 800a8e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a8ea:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800a8ee:	950c      	str	r5, [sp, #48]	; 0x30
 800a8f0:	461d      	mov	r5, r3
 800a8f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8f4:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800a8f8:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a8fc:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 800a900:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 800a904:	9301      	str	r3, [sp, #4]
 800a906:	9b02      	ldr	r3, [sp, #8]
 800a908:	9202      	str	r2, [sp, #8]
 800a90a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a90c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a90e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800a912:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800a916:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800a91a:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800a91e:	f3c2 0709 	ubfx	r7, r2, #0, #10
 800a922:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800a926:	ea47 4505 	orr.w	r5, r7, r5, lsl #16
 800a92a:	9b08      	ldr	r3, [sp, #32]
 800a92c:	9f01      	ldr	r7, [sp, #4]
 800a92e:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800a932:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800a936:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800a93a:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800a93e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800a942:	46be      	mov	lr, r7
 800a944:	0a96      	lsrs	r6, r2, #10
 800a946:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 800a94a:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
 800a94e:	4f49      	ldr	r7, [pc, #292]	; (800aa74 <D128_1CH_HTONS_VOL_HP+0x2c8>)
 800a950:	9a04      	ldr	r2, [sp, #16]
 800a952:	fb2e 2e07 	smlad	lr, lr, r7, r2
 800a956:	4a48      	ldr	r2, [pc, #288]	; (800aa78 <D128_1CH_HTONS_VOL_HP+0x2cc>)
 800a958:	fb2a ee02 	smlad	lr, sl, r2, lr
 800a95c:	4a47      	ldr	r2, [pc, #284]	; (800aa7c <D128_1CH_HTONS_VOL_HP+0x2d0>)
 800a95e:	fb21 ee02 	smlad	lr, r1, r2, lr
 800a962:	4a47      	ldr	r2, [pc, #284]	; (800aa80 <D128_1CH_HTONS_VOL_HP+0x2d4>)
 800a964:	fb24 ee02 	smlad	lr, r4, r2, lr
 800a968:	4a46      	ldr	r2, [pc, #280]	; (800aa84 <D128_1CH_HTONS_VOL_HP+0x2d8>)
 800a96a:	9f02      	ldr	r7, [sp, #8]
 800a96c:	fb27 ee02 	smlad	lr, r7, r2, lr
 800a970:	4a45      	ldr	r2, [pc, #276]	; (800aa88 <D128_1CH_HTONS_VOL_HP+0x2dc>)
 800a972:	fb20 ee02 	smlad	lr, r0, r2, lr
 800a976:	4a45      	ldr	r2, [pc, #276]	; (800aa8c <D128_1CH_HTONS_VOL_HP+0x2e0>)
 800a978:	fb23 e702 	smlad	r7, r3, r2, lr
 800a97c:	f44f 3e80 	mov.w	lr, #65536	; 0x10000
 800a980:	fb25 7e0e 	smlad	lr, r5, lr, r7
 800a984:	9f01      	ldr	r7, [sp, #4]
 800a986:	4a42      	ldr	r2, [pc, #264]	; (800aa90 <D128_1CH_HTONS_VOL_HP+0x2e4>)
 800a988:	46bc      	mov	ip, r7
 800a98a:	9f05      	ldr	r7, [sp, #20]
 800a98c:	fb2c 7c02 	smlad	ip, ip, r2, r7
 800a990:	4a40      	ldr	r2, [pc, #256]	; (800aa94 <D128_1CH_HTONS_VOL_HP+0x2e8>)
 800a992:	fb2a cc02 	smlad	ip, sl, r2, ip
 800a996:	4f40      	ldr	r7, [pc, #256]	; (800aa98 <D128_1CH_HTONS_VOL_HP+0x2ec>)
 800a998:	fb21 cc07 	smlad	ip, r1, r7, ip
 800a99c:	4f3f      	ldr	r7, [pc, #252]	; (800aa9c <D128_1CH_HTONS_VOL_HP+0x2f0>)
 800a99e:	fb24 cc07 	smlad	ip, r4, r7, ip
 800a9a2:	4f3f      	ldr	r7, [pc, #252]	; (800aaa0 <D128_1CH_HTONS_VOL_HP+0x2f4>)
 800a9a4:	9a02      	ldr	r2, [sp, #8]
 800a9a6:	fb22 cc07 	smlad	ip, r2, r7, ip
 800a9aa:	4f3e      	ldr	r7, [pc, #248]	; (800aaa4 <D128_1CH_HTONS_VOL_HP+0x2f8>)
 800a9ac:	fb20 cc07 	smlad	ip, r0, r7, ip
 800a9b0:	4f3d      	ldr	r7, [pc, #244]	; (800aaa8 <D128_1CH_HTONS_VOL_HP+0x2fc>)
 800a9b2:	fb23 c707 	smlad	r7, r3, r7, ip
 800a9b6:	f8df c114 	ldr.w	ip, [pc, #276]	; 800aacc <D128_1CH_HTONS_VOL_HP+0x320>
 800a9ba:	fb25 720c 	smlad	r2, r5, ip, r7
 800a9be:	f04f 0b01 	mov.w	fp, #1
 800a9c2:	9204      	str	r2, [sp, #16]
 800a9c4:	9f01      	ldr	r7, [sp, #4]
 800a9c6:	fb27 fb0b 	smuad	fp, r7, fp
 800a9ca:	4f38      	ldr	r7, [pc, #224]	; (800aaac <D128_1CH_HTONS_VOL_HP+0x300>)
 800a9cc:	fb2a ba07 	smlad	sl, sl, r7, fp
 800a9d0:	4f37      	ldr	r7, [pc, #220]	; (800aab0 <D128_1CH_HTONS_VOL_HP+0x304>)
 800a9d2:	fb21 aa07 	smlad	sl, r1, r7, sl
 800a9d6:	4f37      	ldr	r7, [pc, #220]	; (800aab4 <D128_1CH_HTONS_VOL_HP+0x308>)
 800a9d8:	fb24 aa07 	smlad	sl, r4, r7, sl
 800a9dc:	4f36      	ldr	r7, [pc, #216]	; (800aab8 <D128_1CH_HTONS_VOL_HP+0x30c>)
 800a9de:	9a02      	ldr	r2, [sp, #8]
 800a9e0:	fb22 a707 	smlad	r7, r2, r7, sl
 800a9e4:	4a35      	ldr	r2, [pc, #212]	; (800aabc <D128_1CH_HTONS_VOL_HP+0x310>)
 800a9e6:	fb20 7702 	smlad	r7, r0, r2, r7
 800a9ea:	4a35      	ldr	r2, [pc, #212]	; (800aac0 <D128_1CH_HTONS_VOL_HP+0x314>)
 800a9ec:	fb23 7702 	smlad	r7, r3, r2, r7
 800a9f0:	4b34      	ldr	r3, [pc, #208]	; (800aac4 <D128_1CH_HTONS_VOL_HP+0x318>)
 800a9f2:	fb25 7303 	smlad	r3, r5, r3, r7
 800a9f6:	9305      	str	r3, [sp, #20]
 800a9f8:	9b03      	ldr	r3, [sp, #12]
 800a9fa:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800a9fc:	f5ae 1e80 	sub.w	lr, lr, #1048576	; 0x100000
 800aa00:	4473      	add	r3, lr
 800aa02:	461a      	mov	r2, r3
 800aa04:	9b06      	ldr	r3, [sp, #24]
 800aa06:	f8cd e018 	str.w	lr, [sp, #24]
 800aa0a:	1ad2      	subs	r2, r2, r3
 800aa0c:	17d1      	asrs	r1, r2, #31
 800aa0e:	fba2 2304 	umull	r2, r3, r2, r4
 800aa12:	fb04 3301 	mla	r3, r4, r1, r3
 800aa16:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800aa1a:	f143 0300 	adc.w	r3, r3, #0
 800aa1e:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800aa20:	021a      	lsls	r2, r3, #8
 800aa22:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800aa26:	2100      	movs	r1, #0
 800aa28:	fbc4 0102 	smlal	r0, r1, r4, r2
 800aa2c:	108a      	asrs	r2, r1, #2
 800aa2e:	9907      	ldr	r1, [sp, #28]
 800aa30:	f302 020f 	ssat	r2, #16, r2
 800aa34:	005b      	lsls	r3, r3, #1
 800aa36:	f821 2b02 	strh.w	r2, [r1], #2
 800aa3a:	9303      	str	r3, [sp, #12]
 800aa3c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aa3e:	9107      	str	r1, [sp, #28]
 800aa40:	4299      	cmp	r1, r3
 800aa42:	f109 0910 	add.w	r9, r9, #16
 800aa46:	f47f aed5 	bne.w	800a7f4 <D128_1CH_HTONS_VOL_HP+0x48>
 800aa4a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800aa4c:	9905      	ldr	r1, [sp, #20]
 800aa4e:	6091      	str	r1, [r2, #8]
 800aa50:	9904      	ldr	r1, [sp, #16]
 800aa52:	60d1      	str	r1, [r2, #12]
 800aa54:	4613      	mov	r3, r2
 800aa56:	61d6      	str	r6, [r2, #28]
 800aa58:	9910      	ldr	r1, [sp, #64]	; 0x40
 800aa5a:	9a03      	ldr	r2, [sp, #12]
 800aa5c:	611a      	str	r2, [r3, #16]
 800aa5e:	2000      	movs	r0, #0
 800aa60:	f8c3 e014 	str.w	lr, [r3, #20]
 800aa64:	6199      	str	r1, [r3, #24]
 800aa66:	b013      	add	sp, #76	; 0x4c
 800aa68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa6c:	f8dd e018 	ldr.w	lr, [sp, #24]
 800aa70:	e7eb      	b.n	800aa4a <D128_1CH_HTONS_VOL_HP+0x29e>
 800aa72:	bf00      	nop
 800aa74:	00780069 	.word	0x00780069
 800aa78:	005b004e 	.word	0x005b004e
 800aa7c:	00420037 	.word	0x00420037
 800aa80:	002d0024 	.word	0x002d0024
 800aa84:	001c0015 	.word	0x001c0015
 800aa88:	000f000a 	.word	0x000f000a
 800aa8c:	00060003 	.word	0x00060003
 800aa90:	00880096 	.word	0x00880096
 800aa94:	00a200ac 	.word	0x00a200ac
 800aa98:	00b400ba 	.word	0x00b400ba
 800aa9c:	00be00c0 	.word	0x00be00c0
 800aaa0:	00c000be 	.word	0x00c000be
 800aaa4:	00ba00b4 	.word	0x00ba00b4
 800aaa8:	00ac00a2 	.word	0x00ac00a2
 800aaac:	00030006 	.word	0x00030006
 800aab0:	000a000f 	.word	0x000a000f
 800aab4:	0015001c 	.word	0x0015001c
 800aab8:	0024002d 	.word	0x0024002d
 800aabc:	00370042 	.word	0x00370042
 800aac0:	004e005b 	.word	0x004e005b
 800aac4:	00690078 	.word	0x00690078
 800aac8:	20000000 	.word	0x20000000
 800aacc:	00960088 	.word	0x00960088

0800aad0 <PDM_Filter_Init>:
 800aad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aad2:	2240      	movs	r2, #64	; 0x40
 800aad4:	4604      	mov	r4, r0
 800aad6:	2100      	movs	r1, #0
 800aad8:	300c      	adds	r0, #12
 800aada:	f000 fc11 	bl	800b300 <memset>
 800aade:	493b      	ldr	r1, [pc, #236]	; (800abcc <PDM_Filter_Init+0xfc>)
 800aae0:	483b      	ldr	r0, [pc, #236]	; (800abd0 <PDM_Filter_Init+0x100>)
 800aae2:	f000 f98d 	bl	800ae00 <CRC_Lock>
 800aae6:	8822      	ldrh	r2, [r4, #0]
 800aae8:	8963      	ldrh	r3, [r4, #10]
 800aaea:	4938      	ldr	r1, [pc, #224]	; (800abcc <PDM_Filter_Init+0xfc>)
 800aaec:	8925      	ldrh	r5, [r4, #8]
 800aaee:	86a3      	strh	r3, [r4, #52]	; 0x34
 800aaf0:	2801      	cmp	r0, #1
 800aaf2:	f04f 0300 	mov.w	r3, #0
 800aaf6:	bf18      	it	ne
 800aaf8:	2100      	movne	r1, #0
 800aafa:	2a01      	cmp	r2, #1
 800aafc:	6461      	str	r1, [r4, #68]	; 0x44
 800aafe:	86e5      	strh	r5, [r4, #54]	; 0x36
 800ab00:	61a3      	str	r3, [r4, #24]
 800ab02:	6123      	str	r3, [r4, #16]
 800ab04:	6163      	str	r3, [r4, #20]
 800ab06:	60e3      	str	r3, [r4, #12]
 800ab08:	6263      	str	r3, [r4, #36]	; 0x24
 800ab0a:	61e3      	str	r3, [r4, #28]
 800ab0c:	6223      	str	r3, [r4, #32]
 800ab0e:	6423      	str	r3, [r4, #64]	; 0x40
 800ab10:	d918      	bls.n	800ab44 <PDM_Filter_Init+0x74>
 800ab12:	2003      	movs	r0, #3
 800ab14:	2302      	movs	r3, #2
 800ab16:	8862      	ldrh	r2, [r4, #2]
 800ab18:	2a01      	cmp	r2, #1
 800ab1a:	d91d      	bls.n	800ab58 <PDM_Filter_Init+0x88>
 800ab1c:	2140      	movs	r1, #64	; 0x40
 800ab1e:	2300      	movs	r3, #0
 800ab20:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800ab22:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
 800ab26:	6862      	ldr	r2, [r4, #4]
 800ab28:	bf04      	itt	eq
 800ab2a:	6421      	streq	r1, [r4, #64]	; 0x40
 800ab2c:	460b      	moveq	r3, r1
 800ab2e:	b11a      	cbz	r2, 800ab38 <PDM_Filter_Init+0x68>
 800ab30:	f043 0310 	orr.w	r3, r3, #16
 800ab34:	6423      	str	r3, [r4, #64]	; 0x40
 800ab36:	62e2      	str	r2, [r4, #44]	; 0x2c
 800ab38:	2200      	movs	r2, #0
 800ab3a:	8722      	strh	r2, [r4, #56]	; 0x38
 800ab3c:	b908      	cbnz	r0, 800ab42 <PDM_Filter_Init+0x72>
 800ab3e:	3380      	adds	r3, #128	; 0x80
 800ab40:	6423      	str	r3, [r4, #64]	; 0x40
 800ab42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab44:	4d23      	ldr	r5, [pc, #140]	; (800abd4 <PDM_Filter_Init+0x104>)
 800ab46:	d010      	beq.n	800ab6a <PDM_Filter_Init+0x9a>
 800ab48:	782a      	ldrb	r2, [r5, #0]
 800ab4a:	2a01      	cmp	r2, #1
 800ab4c:	d027      	beq.n	800ab9e <PDM_Filter_Init+0xce>
 800ab4e:	8862      	ldrh	r2, [r4, #2]
 800ab50:	2a01      	cmp	r2, #1
 800ab52:	f04f 0001 	mov.w	r0, #1
 800ab56:	d8e1      	bhi.n	800ab1c <PDM_Filter_Init+0x4c>
 800ab58:	d001      	beq.n	800ab5e <PDM_Filter_Init+0x8e>
 800ab5a:	4618      	mov	r0, r3
 800ab5c:	e7de      	b.n	800ab1c <PDM_Filter_Init+0x4c>
 800ab5e:	2220      	movs	r2, #32
 800ab60:	4618      	mov	r0, r3
 800ab62:	6422      	str	r2, [r4, #64]	; 0x40
 800ab64:	4613      	mov	r3, r2
 800ab66:	2160      	movs	r1, #96	; 0x60
 800ab68:	e7da      	b.n	800ab20 <PDM_Filter_Init+0x50>
 800ab6a:	7829      	ldrb	r1, [r5, #0]
 800ab6c:	2900      	cmp	r1, #0
 800ab6e:	d1ee      	bne.n	800ab4e <PDM_Filter_Init+0x7e>
 800ab70:	4919      	ldr	r1, [pc, #100]	; (800abd8 <PDM_Filter_Init+0x108>)
 800ab72:	f8df e06c 	ldr.w	lr, [pc, #108]	; 800abe0 <PDM_Filter_Init+0x110>
 800ab76:	4f19      	ldr	r7, [pc, #100]	; (800abdc <PDM_Filter_Init+0x10c>)
 800ab78:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 800ab7c:	684a      	ldr	r2, [r1, #4]
 800ab7e:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 800ab82:	ea02 0007 	and.w	r0, r2, r7
 800ab86:	4303      	orrs	r3, r0
 800ab88:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800ab8c:	4413      	add	r3, r2
 800ab8e:	f841 3f04 	str.w	r3, [r1, #4]!
 800ab92:	428e      	cmp	r6, r1
 800ab94:	d1f2      	bne.n	800ab7c <PDM_Filter_Init+0xac>
 800ab96:	2001      	movs	r0, #1
 800ab98:	7028      	strb	r0, [r5, #0]
 800ab9a:	2300      	movs	r3, #0
 800ab9c:	e7bb      	b.n	800ab16 <PDM_Filter_Init+0x46>
 800ab9e:	490e      	ldr	r1, [pc, #56]	; (800abd8 <PDM_Filter_Init+0x108>)
 800aba0:	f8df e03c 	ldr.w	lr, [pc, #60]	; 800abe0 <PDM_Filter_Init+0x110>
 800aba4:	4f0d      	ldr	r7, [pc, #52]	; (800abdc <PDM_Filter_Init+0x10c>)
 800aba6:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 800abaa:	684a      	ldr	r2, [r1, #4]
 800abac:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 800abb0:	ea02 0007 	and.w	r0, r2, r7
 800abb4:	4303      	orrs	r3, r0
 800abb6:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800abba:	4413      	add	r3, r2
 800abbc:	f841 3f04 	str.w	r3, [r1, #4]!
 800abc0:	428e      	cmp	r6, r1
 800abc2:	d1f2      	bne.n	800abaa <PDM_Filter_Init+0xda>
 800abc4:	2300      	movs	r3, #0
 800abc6:	702b      	strb	r3, [r5, #0]
 800abc8:	e7c1      	b.n	800ab4e <PDM_Filter_Init+0x7e>
 800abca:	bf00      	nop
 800abcc:	b5e8b5cd 	.word	0xb5e8b5cd
 800abd0:	f407a5c2 	.word	0xf407a5c2
 800abd4:	20000564 	.word	0x20000564
 800abd8:	1ffffffc 	.word	0x1ffffffc
 800abdc:	000ffc00 	.word	0x000ffc00
 800abe0:	3ff00000 	.word	0x3ff00000

0800abe4 <PDM_Filter_setConfig>:
 800abe4:	4b66      	ldr	r3, [pc, #408]	; (800ad80 <PDM_Filter_setConfig+0x19c>)
 800abe6:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800abe8:	429a      	cmp	r2, r3
 800abea:	d001      	beq.n	800abf0 <PDM_Filter_setConfig+0xc>
 800abec:	2004      	movs	r0, #4
 800abee:	4770      	bx	lr
 800abf0:	b530      	push	{r4, r5, lr}
 800abf2:	880a      	ldrh	r2, [r1, #0]
 800abf4:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800abf6:	ed2d 8b04 	vpush	{d8-d9}
 800abfa:	4604      	mov	r4, r0
 800abfc:	460d      	mov	r5, r1
 800abfe:	1e51      	subs	r1, r2, #1
 800ac00:	f423 7080 	bic.w	r0, r3, #256	; 0x100
 800ac04:	2906      	cmp	r1, #6
 800ac06:	b083      	sub	sp, #12
 800ac08:	6420      	str	r0, [r4, #64]	; 0x40
 800ac0a:	d91a      	bls.n	800ac42 <PDM_Filter_setConfig+0x5e>
 800ac0c:	2008      	movs	r0, #8
 800ac0e:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 800ac12:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800ac16:	4299      	cmp	r1, r3
 800ac18:	d07e      	beq.n	800ad18 <PDM_Filter_setConfig+0x134>
 800ac1a:	f113 0f0c 	cmn.w	r3, #12
 800ac1e:	da2a      	bge.n	800ac76 <PDM_Filter_setConfig+0x92>
 800ac20:	f64f 73f4 	movw	r3, #65524	; 0xfff4
 800ac24:	3040      	adds	r0, #64	; 0x40
 800ac26:	80ab      	strh	r3, [r5, #4]
 800ac28:	8622      	strh	r2, [r4, #48]	; 0x30
 800ac2a:	886b      	ldrh	r3, [r5, #2]
 800ac2c:	8663      	strh	r3, [r4, #50]	; 0x32
 800ac2e:	b920      	cbnz	r0, 800ac3a <PDM_Filter_setConfig+0x56>
 800ac30:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ac32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ac36:	6423      	str	r3, [r4, #64]	; 0x40
 800ac38:	2000      	movs	r0, #0
 800ac3a:	b003      	add	sp, #12
 800ac3c:	ecbd 8b04 	vpop	{d8-d9}
 800ac40:	bd30      	pop	{r4, r5, pc}
 800ac42:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 800ac44:	4291      	cmp	r1, r2
 800ac46:	d06c      	beq.n	800ad22 <PDM_Filter_setConfig+0x13e>
 800ac48:	f423 7387 	bic.w	r3, r3, #270	; 0x10e
 800ac4c:	f023 0301 	bic.w	r3, r3, #1
 800ac50:	4313      	orrs	r3, r2
 800ac52:	f003 0170 	and.w	r1, r3, #112	; 0x70
 800ac56:	6423      	str	r3, [r4, #64]	; 0x40
 800ac58:	2970      	cmp	r1, #112	; 0x70
 800ac5a:	f003 030f 	and.w	r3, r3, #15
 800ac5e:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800ac62:	d066      	beq.n	800ad32 <PDM_Filter_setConfig+0x14e>
 800ac64:	2b06      	cmp	r3, #6
 800ac66:	f200 8089 	bhi.w	800ad7c <PDM_Filter_setConfig+0x198>
 800ac6a:	e8df f003 	tbb	[pc, r3]
 800ac6e:	4f52      	.short	0x4f52
 800ac70:	3d43494c 	.word	0x3d43494c
 800ac74:	46          	.byte	0x46
 800ac75:	00          	.byte	0x00
 800ac76:	2b33      	cmp	r3, #51	; 0x33
 800ac78:	dc32      	bgt.n	800ace0 <PDM_Filter_setConfig+0xfc>
 800ac7a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800ac7c:	f002 020f 	and.w	r2, r2, #15
 800ac80:	3a01      	subs	r2, #1
 800ac82:	2a06      	cmp	r2, #6
 800ac84:	d872      	bhi.n	800ad6c <PDM_Filter_setConfig+0x188>
 800ac86:	493f      	ldr	r1, [pc, #252]	; (800ad84 <PDM_Filter_setConfig+0x1a0>)
 800ac88:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800ac8c:	ed92 9a00 	vldr	s18, [r2]
 800ac90:	ed92 8a07 	vldr	s16, [r2, #28]
 800ac94:	9001      	str	r0, [sp, #4]
 800ac96:	ee07 3a90 	vmov	s15, r3
 800ac9a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ac9e:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 800aca2:	eec7 0aa0 	vdiv.f32	s1, s15, s1
 800aca6:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 800acaa:	f001 fa6a 	bl	800c182 <powf>
 800acae:	eddf 0a36 	vldr	s1, [pc, #216]	; 800ad88 <PDM_Filter_setConfig+0x1a4>
 800acb2:	eef0 8a40 	vmov.f32	s17, s0
 800acb6:	ee70 0ac9 	vsub.f32	s1, s1, s18
 800acba:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800acbe:	f001 fa60 	bl	800c182 <powf>
 800acc2:	ee28 8a28 	vmul.f32	s16, s16, s17
 800acc6:	ee28 0a00 	vmul.f32	s0, s16, s0
 800acca:	f001 fabf 	bl	800c24c <roundf>
 800acce:	eebc 0ac0 	vcvt.u32.f32	s0, s0
 800acd2:	88ab      	ldrh	r3, [r5, #4]
 800acd4:	882a      	ldrh	r2, [r5, #0]
 800acd6:	9801      	ldr	r0, [sp, #4]
 800acd8:	ed84 0a0f 	vstr	s0, [r4, #60]	; 0x3c
 800acdc:	8723      	strh	r3, [r4, #56]	; 0x38
 800acde:	e7a3      	b.n	800ac28 <PDM_Filter_setConfig+0x44>
 800ace0:	2333      	movs	r3, #51	; 0x33
 800ace2:	3040      	adds	r0, #64	; 0x40
 800ace4:	80ab      	strh	r3, [r5, #4]
 800ace6:	e79f      	b.n	800ac28 <PDM_Filter_setConfig+0x44>
 800ace8:	4b28      	ldr	r3, [pc, #160]	; (800ad8c <PDM_Filter_setConfig+0x1a8>)
 800acea:	64a3      	str	r3, [r4, #72]	; 0x48
 800acec:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800acf0:	2000      	movs	r0, #0
 800acf2:	e792      	b.n	800ac1a <PDM_Filter_setConfig+0x36>
 800acf4:	4b26      	ldr	r3, [pc, #152]	; (800ad90 <PDM_Filter_setConfig+0x1ac>)
 800acf6:	64a3      	str	r3, [r4, #72]	; 0x48
 800acf8:	e7f8      	b.n	800acec <PDM_Filter_setConfig+0x108>
 800acfa:	4b26      	ldr	r3, [pc, #152]	; (800ad94 <PDM_Filter_setConfig+0x1b0>)
 800acfc:	64a3      	str	r3, [r4, #72]	; 0x48
 800acfe:	e7f5      	b.n	800acec <PDM_Filter_setConfig+0x108>
 800ad00:	4b25      	ldr	r3, [pc, #148]	; (800ad98 <PDM_Filter_setConfig+0x1b4>)
 800ad02:	64a3      	str	r3, [r4, #72]	; 0x48
 800ad04:	e7f2      	b.n	800acec <PDM_Filter_setConfig+0x108>
 800ad06:	4b25      	ldr	r3, [pc, #148]	; (800ad9c <PDM_Filter_setConfig+0x1b8>)
 800ad08:	64a3      	str	r3, [r4, #72]	; 0x48
 800ad0a:	e7ef      	b.n	800acec <PDM_Filter_setConfig+0x108>
 800ad0c:	4b24      	ldr	r3, [pc, #144]	; (800ada0 <PDM_Filter_setConfig+0x1bc>)
 800ad0e:	64a3      	str	r3, [r4, #72]	; 0x48
 800ad10:	e7ec      	b.n	800acec <PDM_Filter_setConfig+0x108>
 800ad12:	4b24      	ldr	r3, [pc, #144]	; (800ada4 <PDM_Filter_setConfig+0x1c0>)
 800ad14:	64a3      	str	r3, [r4, #72]	; 0x48
 800ad16:	e7e9      	b.n	800acec <PDM_Filter_setConfig+0x108>
 800ad18:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 800ad1a:	4291      	cmp	r1, r2
 800ad1c:	f47f af7d 	bne.w	800ac1a <PDM_Filter_setConfig+0x36>
 800ad20:	e783      	b.n	800ac2a <PDM_Filter_setConfig+0x46>
 800ad22:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800ad26:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 800ad2a:	4299      	cmp	r1, r3
 800ad2c:	d023      	beq.n	800ad76 <PDM_Filter_setConfig+0x192>
 800ad2e:	2000      	movs	r0, #0
 800ad30:	e773      	b.n	800ac1a <PDM_Filter_setConfig+0x36>
 800ad32:	2b06      	cmp	r3, #6
 800ad34:	d822      	bhi.n	800ad7c <PDM_Filter_setConfig+0x198>
 800ad36:	e8df f003 	tbb	[pc, r3]
 800ad3a:	1316      	.short	0x1316
 800ad3c:	070a0d10 	.word	0x070a0d10
 800ad40:	04          	.byte	0x04
 800ad41:	00          	.byte	0x00
 800ad42:	4b19      	ldr	r3, [pc, #100]	; (800ada8 <PDM_Filter_setConfig+0x1c4>)
 800ad44:	64a3      	str	r3, [r4, #72]	; 0x48
 800ad46:	e7d1      	b.n	800acec <PDM_Filter_setConfig+0x108>
 800ad48:	4b18      	ldr	r3, [pc, #96]	; (800adac <PDM_Filter_setConfig+0x1c8>)
 800ad4a:	64a3      	str	r3, [r4, #72]	; 0x48
 800ad4c:	e7ce      	b.n	800acec <PDM_Filter_setConfig+0x108>
 800ad4e:	4b18      	ldr	r3, [pc, #96]	; (800adb0 <PDM_Filter_setConfig+0x1cc>)
 800ad50:	64a3      	str	r3, [r4, #72]	; 0x48
 800ad52:	e7cb      	b.n	800acec <PDM_Filter_setConfig+0x108>
 800ad54:	4b17      	ldr	r3, [pc, #92]	; (800adb4 <PDM_Filter_setConfig+0x1d0>)
 800ad56:	64a3      	str	r3, [r4, #72]	; 0x48
 800ad58:	e7c8      	b.n	800acec <PDM_Filter_setConfig+0x108>
 800ad5a:	4b17      	ldr	r3, [pc, #92]	; (800adb8 <PDM_Filter_setConfig+0x1d4>)
 800ad5c:	64a3      	str	r3, [r4, #72]	; 0x48
 800ad5e:	e7c5      	b.n	800acec <PDM_Filter_setConfig+0x108>
 800ad60:	4b16      	ldr	r3, [pc, #88]	; (800adbc <PDM_Filter_setConfig+0x1d8>)
 800ad62:	64a3      	str	r3, [r4, #72]	; 0x48
 800ad64:	e7c2      	b.n	800acec <PDM_Filter_setConfig+0x108>
 800ad66:	4b16      	ldr	r3, [pc, #88]	; (800adc0 <PDM_Filter_setConfig+0x1dc>)
 800ad68:	64a3      	str	r3, [r4, #72]	; 0x48
 800ad6a:	e7bf      	b.n	800acec <PDM_Filter_setConfig+0x108>
 800ad6c:	ed9f 8a15 	vldr	s16, [pc, #84]	; 800adc4 <PDM_Filter_setConfig+0x1e0>
 800ad70:	eeb0 9a48 	vmov.f32	s18, s16
 800ad74:	e78e      	b.n	800ac94 <PDM_Filter_setConfig+0xb0>
 800ad76:	886b      	ldrh	r3, [r5, #2]
 800ad78:	8663      	strh	r3, [r4, #50]	; 0x32
 800ad7a:	e759      	b.n	800ac30 <PDM_Filter_setConfig+0x4c>
 800ad7c:	2000      	movs	r0, #0
 800ad7e:	e746      	b.n	800ac0e <PDM_Filter_setConfig+0x2a>
 800ad80:	b5e8b5cd 	.word	0xb5e8b5cd
 800ad84:	0800cce0 	.word	0x0800cce0
 800ad88:	42000000 	.word	0x42000000
 800ad8c:	08009151 	.word	0x08009151
 800ad90:	08009031 	.word	0x08009031
 800ad94:	080092e1 	.word	0x080092e1
 800ad98:	08009b25 	.word	0x08009b25
 800ad9c:	08009885 	.word	0x08009885
 800ada0:	08009665 	.word	0x08009665
 800ada4:	08009479 	.word	0x08009479
 800ada8:	0800a131 	.word	0x0800a131
 800adac:	08009ff9 	.word	0x08009ff9
 800adb0:	08009f15 	.word	0x08009f15
 800adb4:	0800a7ad 	.word	0x0800a7ad
 800adb8:	0800a599 	.word	0x0800a599
 800adbc:	0800a3e1 	.word	0x0800a3e1
 800adc0:	0800a275 	.word	0x0800a275
 800adc4:	00000000 	.word	0x00000000

0800adc8 <PDM_Filter>:
 800adc8:	b410      	push	{r4}
 800adca:	4b0c      	ldr	r3, [pc, #48]	; (800adfc <PDM_Filter+0x34>)
 800adcc:	6c54      	ldr	r4, [r2, #68]	; 0x44
 800adce:	429c      	cmp	r4, r3
 800add0:	d003      	beq.n	800adda <PDM_Filter+0x12>
 800add2:	2004      	movs	r0, #4
 800add4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800add8:	4770      	bx	lr
 800adda:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800addc:	05dc      	lsls	r4, r3, #23
 800adde:	d407      	bmi.n	800adf0 <PDM_Filter+0x28>
 800ade0:	f013 0f80 	tst.w	r3, #128	; 0x80
 800ade4:	bf14      	ite	ne
 800ade6:	2020      	movne	r0, #32
 800ade8:	2030      	moveq	r0, #48	; 0x30
 800adea:	f85d 4b04 	ldr.w	r4, [sp], #4
 800adee:	4770      	bx	lr
 800adf0:	6c93      	ldr	r3, [r2, #72]	; 0x48
 800adf2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800adf6:	320c      	adds	r2, #12
 800adf8:	4718      	bx	r3
 800adfa:	bf00      	nop
 800adfc:	b5e8b5cd 	.word	0xb5e8b5cd

0800ae00 <CRC_Lock>:
 800ae00:	4a17      	ldr	r2, [pc, #92]	; (800ae60 <CRC_Lock+0x60>)
 800ae02:	6813      	ldr	r3, [r2, #0]
 800ae04:	b410      	push	{r4}
 800ae06:	f023 0301 	bic.w	r3, r3, #1
 800ae0a:	4c16      	ldr	r4, [pc, #88]	; (800ae64 <CRC_Lock+0x64>)
 800ae0c:	6013      	str	r3, [r2, #0]
 800ae0e:	6823      	ldr	r3, [r4, #0]
 800ae10:	b933      	cbnz	r3, 800ae20 <CRC_Lock+0x20>
 800ae12:	4b15      	ldr	r3, [pc, #84]	; (800ae68 <CRC_Lock+0x68>)
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ae1a:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800ae1e:	d00f      	beq.n	800ae40 <CRC_Lock+0x40>
 800ae20:	4a12      	ldr	r2, [pc, #72]	; (800ae6c <CRC_Lock+0x6c>)
 800ae22:	2301      	movs	r3, #1
 800ae24:	6013      	str	r3, [r2, #0]
 800ae26:	6813      	ldr	r3, [r2, #0]
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d1fc      	bne.n	800ae26 <CRC_Lock+0x26>
 800ae2c:	4b10      	ldr	r3, [pc, #64]	; (800ae70 <CRC_Lock+0x70>)
 800ae2e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae32:	6018      	str	r0, [r3, #0]
 800ae34:	6818      	ldr	r0, [r3, #0]
 800ae36:	1a08      	subs	r0, r1, r0
 800ae38:	fab0 f080 	clz	r0, r0
 800ae3c:	0940      	lsrs	r0, r0, #5
 800ae3e:	4770      	bx	lr
 800ae40:	4a0c      	ldr	r2, [pc, #48]	; (800ae74 <CRC_Lock+0x74>)
 800ae42:	2301      	movs	r3, #1
 800ae44:	6013      	str	r3, [r2, #0]
 800ae46:	6813      	ldr	r3, [r2, #0]
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d1fc      	bne.n	800ae46 <CRC_Lock+0x46>
 800ae4c:	4b0a      	ldr	r3, [pc, #40]	; (800ae78 <CRC_Lock+0x78>)
 800ae4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae52:	6018      	str	r0, [r3, #0]
 800ae54:	6818      	ldr	r0, [r3, #0]
 800ae56:	1a40      	subs	r0, r0, r1
 800ae58:	fab0 f080 	clz	r0, r0
 800ae5c:	0940      	lsrs	r0, r0, #5
 800ae5e:	4770      	bx	lr
 800ae60:	e0002000 	.word	0xe0002000
 800ae64:	e0042000 	.word	0xe0042000
 800ae68:	5c001000 	.word	0x5c001000
 800ae6c:	40023008 	.word	0x40023008
 800ae70:	40023000 	.word	0x40023000
 800ae74:	58024c08 	.word	0x58024c08
 800ae78:	58024c00 	.word	0x58024c00

0800ae7c <std>:
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	b510      	push	{r4, lr}
 800ae80:	4604      	mov	r4, r0
 800ae82:	e9c0 3300 	strd	r3, r3, [r0]
 800ae86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ae8a:	6083      	str	r3, [r0, #8]
 800ae8c:	8181      	strh	r1, [r0, #12]
 800ae8e:	6643      	str	r3, [r0, #100]	; 0x64
 800ae90:	81c2      	strh	r2, [r0, #14]
 800ae92:	6183      	str	r3, [r0, #24]
 800ae94:	4619      	mov	r1, r3
 800ae96:	2208      	movs	r2, #8
 800ae98:	305c      	adds	r0, #92	; 0x5c
 800ae9a:	f000 fa31 	bl	800b300 <memset>
 800ae9e:	4b0d      	ldr	r3, [pc, #52]	; (800aed4 <std+0x58>)
 800aea0:	6263      	str	r3, [r4, #36]	; 0x24
 800aea2:	4b0d      	ldr	r3, [pc, #52]	; (800aed8 <std+0x5c>)
 800aea4:	62a3      	str	r3, [r4, #40]	; 0x28
 800aea6:	4b0d      	ldr	r3, [pc, #52]	; (800aedc <std+0x60>)
 800aea8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800aeaa:	4b0d      	ldr	r3, [pc, #52]	; (800aee0 <std+0x64>)
 800aeac:	6323      	str	r3, [r4, #48]	; 0x30
 800aeae:	4b0d      	ldr	r3, [pc, #52]	; (800aee4 <std+0x68>)
 800aeb0:	6224      	str	r4, [r4, #32]
 800aeb2:	429c      	cmp	r4, r3
 800aeb4:	d006      	beq.n	800aec4 <std+0x48>
 800aeb6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800aeba:	4294      	cmp	r4, r2
 800aebc:	d002      	beq.n	800aec4 <std+0x48>
 800aebe:	33d0      	adds	r3, #208	; 0xd0
 800aec0:	429c      	cmp	r4, r3
 800aec2:	d105      	bne.n	800aed0 <std+0x54>
 800aec4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800aec8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aecc:	f000 ba90 	b.w	800b3f0 <__retarget_lock_init_recursive>
 800aed0:	bd10      	pop	{r4, pc}
 800aed2:	bf00      	nop
 800aed4:	0800b0dd 	.word	0x0800b0dd
 800aed8:	0800b0ff 	.word	0x0800b0ff
 800aedc:	0800b137 	.word	0x0800b137
 800aee0:	0800b15b 	.word	0x0800b15b
 800aee4:	200019d0 	.word	0x200019d0

0800aee8 <stdio_exit_handler>:
 800aee8:	4a02      	ldr	r2, [pc, #8]	; (800aef4 <stdio_exit_handler+0xc>)
 800aeea:	4903      	ldr	r1, [pc, #12]	; (800aef8 <stdio_exit_handler+0x10>)
 800aeec:	4803      	ldr	r0, [pc, #12]	; (800aefc <stdio_exit_handler+0x14>)
 800aeee:	f000 b869 	b.w	800afc4 <_fwalk_sglue>
 800aef2:	bf00      	nop
 800aef4:	200004ec 	.word	0x200004ec
 800aef8:	0800bf4d 	.word	0x0800bf4d
 800aefc:	200004f8 	.word	0x200004f8

0800af00 <cleanup_stdio>:
 800af00:	6841      	ldr	r1, [r0, #4]
 800af02:	4b0c      	ldr	r3, [pc, #48]	; (800af34 <cleanup_stdio+0x34>)
 800af04:	4299      	cmp	r1, r3
 800af06:	b510      	push	{r4, lr}
 800af08:	4604      	mov	r4, r0
 800af0a:	d001      	beq.n	800af10 <cleanup_stdio+0x10>
 800af0c:	f001 f81e 	bl	800bf4c <_fflush_r>
 800af10:	68a1      	ldr	r1, [r4, #8]
 800af12:	4b09      	ldr	r3, [pc, #36]	; (800af38 <cleanup_stdio+0x38>)
 800af14:	4299      	cmp	r1, r3
 800af16:	d002      	beq.n	800af1e <cleanup_stdio+0x1e>
 800af18:	4620      	mov	r0, r4
 800af1a:	f001 f817 	bl	800bf4c <_fflush_r>
 800af1e:	68e1      	ldr	r1, [r4, #12]
 800af20:	4b06      	ldr	r3, [pc, #24]	; (800af3c <cleanup_stdio+0x3c>)
 800af22:	4299      	cmp	r1, r3
 800af24:	d004      	beq.n	800af30 <cleanup_stdio+0x30>
 800af26:	4620      	mov	r0, r4
 800af28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af2c:	f001 b80e 	b.w	800bf4c <_fflush_r>
 800af30:	bd10      	pop	{r4, pc}
 800af32:	bf00      	nop
 800af34:	200019d0 	.word	0x200019d0
 800af38:	20001a38 	.word	0x20001a38
 800af3c:	20001aa0 	.word	0x20001aa0

0800af40 <global_stdio_init.part.0>:
 800af40:	b510      	push	{r4, lr}
 800af42:	4b0b      	ldr	r3, [pc, #44]	; (800af70 <global_stdio_init.part.0+0x30>)
 800af44:	4c0b      	ldr	r4, [pc, #44]	; (800af74 <global_stdio_init.part.0+0x34>)
 800af46:	4a0c      	ldr	r2, [pc, #48]	; (800af78 <global_stdio_init.part.0+0x38>)
 800af48:	601a      	str	r2, [r3, #0]
 800af4a:	4620      	mov	r0, r4
 800af4c:	2200      	movs	r2, #0
 800af4e:	2104      	movs	r1, #4
 800af50:	f7ff ff94 	bl	800ae7c <std>
 800af54:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800af58:	2201      	movs	r2, #1
 800af5a:	2109      	movs	r1, #9
 800af5c:	f7ff ff8e 	bl	800ae7c <std>
 800af60:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800af64:	2202      	movs	r2, #2
 800af66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af6a:	2112      	movs	r1, #18
 800af6c:	f7ff bf86 	b.w	800ae7c <std>
 800af70:	20001b08 	.word	0x20001b08
 800af74:	200019d0 	.word	0x200019d0
 800af78:	0800aee9 	.word	0x0800aee9

0800af7c <__sfp_lock_acquire>:
 800af7c:	4801      	ldr	r0, [pc, #4]	; (800af84 <__sfp_lock_acquire+0x8>)
 800af7e:	f000 ba38 	b.w	800b3f2 <__retarget_lock_acquire_recursive>
 800af82:	bf00      	nop
 800af84:	20001b11 	.word	0x20001b11

0800af88 <__sfp_lock_release>:
 800af88:	4801      	ldr	r0, [pc, #4]	; (800af90 <__sfp_lock_release+0x8>)
 800af8a:	f000 ba33 	b.w	800b3f4 <__retarget_lock_release_recursive>
 800af8e:	bf00      	nop
 800af90:	20001b11 	.word	0x20001b11

0800af94 <__sinit>:
 800af94:	b510      	push	{r4, lr}
 800af96:	4604      	mov	r4, r0
 800af98:	f7ff fff0 	bl	800af7c <__sfp_lock_acquire>
 800af9c:	6a23      	ldr	r3, [r4, #32]
 800af9e:	b11b      	cbz	r3, 800afa8 <__sinit+0x14>
 800afa0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800afa4:	f7ff bff0 	b.w	800af88 <__sfp_lock_release>
 800afa8:	4b04      	ldr	r3, [pc, #16]	; (800afbc <__sinit+0x28>)
 800afaa:	6223      	str	r3, [r4, #32]
 800afac:	4b04      	ldr	r3, [pc, #16]	; (800afc0 <__sinit+0x2c>)
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d1f5      	bne.n	800afa0 <__sinit+0xc>
 800afb4:	f7ff ffc4 	bl	800af40 <global_stdio_init.part.0>
 800afb8:	e7f2      	b.n	800afa0 <__sinit+0xc>
 800afba:	bf00      	nop
 800afbc:	0800af01 	.word	0x0800af01
 800afc0:	20001b08 	.word	0x20001b08

0800afc4 <_fwalk_sglue>:
 800afc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800afc8:	4607      	mov	r7, r0
 800afca:	4688      	mov	r8, r1
 800afcc:	4614      	mov	r4, r2
 800afce:	2600      	movs	r6, #0
 800afd0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800afd4:	f1b9 0901 	subs.w	r9, r9, #1
 800afd8:	d505      	bpl.n	800afe6 <_fwalk_sglue+0x22>
 800afda:	6824      	ldr	r4, [r4, #0]
 800afdc:	2c00      	cmp	r4, #0
 800afde:	d1f7      	bne.n	800afd0 <_fwalk_sglue+0xc>
 800afe0:	4630      	mov	r0, r6
 800afe2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800afe6:	89ab      	ldrh	r3, [r5, #12]
 800afe8:	2b01      	cmp	r3, #1
 800afea:	d907      	bls.n	800affc <_fwalk_sglue+0x38>
 800afec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aff0:	3301      	adds	r3, #1
 800aff2:	d003      	beq.n	800affc <_fwalk_sglue+0x38>
 800aff4:	4629      	mov	r1, r5
 800aff6:	4638      	mov	r0, r7
 800aff8:	47c0      	blx	r8
 800affa:	4306      	orrs	r6, r0
 800affc:	3568      	adds	r5, #104	; 0x68
 800affe:	e7e9      	b.n	800afd4 <_fwalk_sglue+0x10>

0800b000 <iprintf>:
 800b000:	b40f      	push	{r0, r1, r2, r3}
 800b002:	b507      	push	{r0, r1, r2, lr}
 800b004:	4906      	ldr	r1, [pc, #24]	; (800b020 <iprintf+0x20>)
 800b006:	ab04      	add	r3, sp, #16
 800b008:	6808      	ldr	r0, [r1, #0]
 800b00a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b00e:	6881      	ldr	r1, [r0, #8]
 800b010:	9301      	str	r3, [sp, #4]
 800b012:	f000 fc6b 	bl	800b8ec <_vfiprintf_r>
 800b016:	b003      	add	sp, #12
 800b018:	f85d eb04 	ldr.w	lr, [sp], #4
 800b01c:	b004      	add	sp, #16
 800b01e:	4770      	bx	lr
 800b020:	20000544 	.word	0x20000544

0800b024 <_puts_r>:
 800b024:	6a03      	ldr	r3, [r0, #32]
 800b026:	b570      	push	{r4, r5, r6, lr}
 800b028:	6884      	ldr	r4, [r0, #8]
 800b02a:	4605      	mov	r5, r0
 800b02c:	460e      	mov	r6, r1
 800b02e:	b90b      	cbnz	r3, 800b034 <_puts_r+0x10>
 800b030:	f7ff ffb0 	bl	800af94 <__sinit>
 800b034:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b036:	07db      	lsls	r3, r3, #31
 800b038:	d405      	bmi.n	800b046 <_puts_r+0x22>
 800b03a:	89a3      	ldrh	r3, [r4, #12]
 800b03c:	0598      	lsls	r0, r3, #22
 800b03e:	d402      	bmi.n	800b046 <_puts_r+0x22>
 800b040:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b042:	f000 f9d6 	bl	800b3f2 <__retarget_lock_acquire_recursive>
 800b046:	89a3      	ldrh	r3, [r4, #12]
 800b048:	0719      	lsls	r1, r3, #28
 800b04a:	d513      	bpl.n	800b074 <_puts_r+0x50>
 800b04c:	6923      	ldr	r3, [r4, #16]
 800b04e:	b18b      	cbz	r3, 800b074 <_puts_r+0x50>
 800b050:	3e01      	subs	r6, #1
 800b052:	68a3      	ldr	r3, [r4, #8]
 800b054:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b058:	3b01      	subs	r3, #1
 800b05a:	60a3      	str	r3, [r4, #8]
 800b05c:	b9e9      	cbnz	r1, 800b09a <_puts_r+0x76>
 800b05e:	2b00      	cmp	r3, #0
 800b060:	da2e      	bge.n	800b0c0 <_puts_r+0x9c>
 800b062:	4622      	mov	r2, r4
 800b064:	210a      	movs	r1, #10
 800b066:	4628      	mov	r0, r5
 800b068:	f000 f8b4 	bl	800b1d4 <__swbuf_r>
 800b06c:	3001      	adds	r0, #1
 800b06e:	d007      	beq.n	800b080 <_puts_r+0x5c>
 800b070:	250a      	movs	r5, #10
 800b072:	e007      	b.n	800b084 <_puts_r+0x60>
 800b074:	4621      	mov	r1, r4
 800b076:	4628      	mov	r0, r5
 800b078:	f000 f8ea 	bl	800b250 <__swsetup_r>
 800b07c:	2800      	cmp	r0, #0
 800b07e:	d0e7      	beq.n	800b050 <_puts_r+0x2c>
 800b080:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800b084:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b086:	07da      	lsls	r2, r3, #31
 800b088:	d405      	bmi.n	800b096 <_puts_r+0x72>
 800b08a:	89a3      	ldrh	r3, [r4, #12]
 800b08c:	059b      	lsls	r3, r3, #22
 800b08e:	d402      	bmi.n	800b096 <_puts_r+0x72>
 800b090:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b092:	f000 f9af 	bl	800b3f4 <__retarget_lock_release_recursive>
 800b096:	4628      	mov	r0, r5
 800b098:	bd70      	pop	{r4, r5, r6, pc}
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	da04      	bge.n	800b0a8 <_puts_r+0x84>
 800b09e:	69a2      	ldr	r2, [r4, #24]
 800b0a0:	429a      	cmp	r2, r3
 800b0a2:	dc06      	bgt.n	800b0b2 <_puts_r+0x8e>
 800b0a4:	290a      	cmp	r1, #10
 800b0a6:	d004      	beq.n	800b0b2 <_puts_r+0x8e>
 800b0a8:	6823      	ldr	r3, [r4, #0]
 800b0aa:	1c5a      	adds	r2, r3, #1
 800b0ac:	6022      	str	r2, [r4, #0]
 800b0ae:	7019      	strb	r1, [r3, #0]
 800b0b0:	e7cf      	b.n	800b052 <_puts_r+0x2e>
 800b0b2:	4622      	mov	r2, r4
 800b0b4:	4628      	mov	r0, r5
 800b0b6:	f000 f88d 	bl	800b1d4 <__swbuf_r>
 800b0ba:	3001      	adds	r0, #1
 800b0bc:	d1c9      	bne.n	800b052 <_puts_r+0x2e>
 800b0be:	e7df      	b.n	800b080 <_puts_r+0x5c>
 800b0c0:	6823      	ldr	r3, [r4, #0]
 800b0c2:	250a      	movs	r5, #10
 800b0c4:	1c5a      	adds	r2, r3, #1
 800b0c6:	6022      	str	r2, [r4, #0]
 800b0c8:	701d      	strb	r5, [r3, #0]
 800b0ca:	e7db      	b.n	800b084 <_puts_r+0x60>

0800b0cc <puts>:
 800b0cc:	4b02      	ldr	r3, [pc, #8]	; (800b0d8 <puts+0xc>)
 800b0ce:	4601      	mov	r1, r0
 800b0d0:	6818      	ldr	r0, [r3, #0]
 800b0d2:	f7ff bfa7 	b.w	800b024 <_puts_r>
 800b0d6:	bf00      	nop
 800b0d8:	20000544 	.word	0x20000544

0800b0dc <__sread>:
 800b0dc:	b510      	push	{r4, lr}
 800b0de:	460c      	mov	r4, r1
 800b0e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0e4:	f000 f936 	bl	800b354 <_read_r>
 800b0e8:	2800      	cmp	r0, #0
 800b0ea:	bfab      	itete	ge
 800b0ec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b0ee:	89a3      	ldrhlt	r3, [r4, #12]
 800b0f0:	181b      	addge	r3, r3, r0
 800b0f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b0f6:	bfac      	ite	ge
 800b0f8:	6563      	strge	r3, [r4, #84]	; 0x54
 800b0fa:	81a3      	strhlt	r3, [r4, #12]
 800b0fc:	bd10      	pop	{r4, pc}

0800b0fe <__swrite>:
 800b0fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b102:	461f      	mov	r7, r3
 800b104:	898b      	ldrh	r3, [r1, #12]
 800b106:	05db      	lsls	r3, r3, #23
 800b108:	4605      	mov	r5, r0
 800b10a:	460c      	mov	r4, r1
 800b10c:	4616      	mov	r6, r2
 800b10e:	d505      	bpl.n	800b11c <__swrite+0x1e>
 800b110:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b114:	2302      	movs	r3, #2
 800b116:	2200      	movs	r2, #0
 800b118:	f000 f90a 	bl	800b330 <_lseek_r>
 800b11c:	89a3      	ldrh	r3, [r4, #12]
 800b11e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b122:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b126:	81a3      	strh	r3, [r4, #12]
 800b128:	4632      	mov	r2, r6
 800b12a:	463b      	mov	r3, r7
 800b12c:	4628      	mov	r0, r5
 800b12e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b132:	f000 b921 	b.w	800b378 <_write_r>

0800b136 <__sseek>:
 800b136:	b510      	push	{r4, lr}
 800b138:	460c      	mov	r4, r1
 800b13a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b13e:	f000 f8f7 	bl	800b330 <_lseek_r>
 800b142:	1c43      	adds	r3, r0, #1
 800b144:	89a3      	ldrh	r3, [r4, #12]
 800b146:	bf15      	itete	ne
 800b148:	6560      	strne	r0, [r4, #84]	; 0x54
 800b14a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b14e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b152:	81a3      	strheq	r3, [r4, #12]
 800b154:	bf18      	it	ne
 800b156:	81a3      	strhne	r3, [r4, #12]
 800b158:	bd10      	pop	{r4, pc}

0800b15a <__sclose>:
 800b15a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b15e:	f000 b8d7 	b.w	800b310 <_close_r>

0800b162 <_vsniprintf_r>:
 800b162:	b530      	push	{r4, r5, lr}
 800b164:	4614      	mov	r4, r2
 800b166:	2c00      	cmp	r4, #0
 800b168:	b09b      	sub	sp, #108	; 0x6c
 800b16a:	4605      	mov	r5, r0
 800b16c:	461a      	mov	r2, r3
 800b16e:	da05      	bge.n	800b17c <_vsniprintf_r+0x1a>
 800b170:	238b      	movs	r3, #139	; 0x8b
 800b172:	6003      	str	r3, [r0, #0]
 800b174:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b178:	b01b      	add	sp, #108	; 0x6c
 800b17a:	bd30      	pop	{r4, r5, pc}
 800b17c:	f44f 7302 	mov.w	r3, #520	; 0x208
 800b180:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b184:	bf14      	ite	ne
 800b186:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800b18a:	4623      	moveq	r3, r4
 800b18c:	9302      	str	r3, [sp, #8]
 800b18e:	9305      	str	r3, [sp, #20]
 800b190:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b194:	9100      	str	r1, [sp, #0]
 800b196:	9104      	str	r1, [sp, #16]
 800b198:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b19c:	4669      	mov	r1, sp
 800b19e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b1a0:	f000 fa7c 	bl	800b69c <_svfiprintf_r>
 800b1a4:	1c43      	adds	r3, r0, #1
 800b1a6:	bfbc      	itt	lt
 800b1a8:	238b      	movlt	r3, #139	; 0x8b
 800b1aa:	602b      	strlt	r3, [r5, #0]
 800b1ac:	2c00      	cmp	r4, #0
 800b1ae:	d0e3      	beq.n	800b178 <_vsniprintf_r+0x16>
 800b1b0:	9b00      	ldr	r3, [sp, #0]
 800b1b2:	2200      	movs	r2, #0
 800b1b4:	701a      	strb	r2, [r3, #0]
 800b1b6:	e7df      	b.n	800b178 <_vsniprintf_r+0x16>

0800b1b8 <vsniprintf>:
 800b1b8:	b507      	push	{r0, r1, r2, lr}
 800b1ba:	9300      	str	r3, [sp, #0]
 800b1bc:	4613      	mov	r3, r2
 800b1be:	460a      	mov	r2, r1
 800b1c0:	4601      	mov	r1, r0
 800b1c2:	4803      	ldr	r0, [pc, #12]	; (800b1d0 <vsniprintf+0x18>)
 800b1c4:	6800      	ldr	r0, [r0, #0]
 800b1c6:	f7ff ffcc 	bl	800b162 <_vsniprintf_r>
 800b1ca:	b003      	add	sp, #12
 800b1cc:	f85d fb04 	ldr.w	pc, [sp], #4
 800b1d0:	20000544 	.word	0x20000544

0800b1d4 <__swbuf_r>:
 800b1d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1d6:	460e      	mov	r6, r1
 800b1d8:	4614      	mov	r4, r2
 800b1da:	4605      	mov	r5, r0
 800b1dc:	b118      	cbz	r0, 800b1e6 <__swbuf_r+0x12>
 800b1de:	6a03      	ldr	r3, [r0, #32]
 800b1e0:	b90b      	cbnz	r3, 800b1e6 <__swbuf_r+0x12>
 800b1e2:	f7ff fed7 	bl	800af94 <__sinit>
 800b1e6:	69a3      	ldr	r3, [r4, #24]
 800b1e8:	60a3      	str	r3, [r4, #8]
 800b1ea:	89a3      	ldrh	r3, [r4, #12]
 800b1ec:	071a      	lsls	r2, r3, #28
 800b1ee:	d525      	bpl.n	800b23c <__swbuf_r+0x68>
 800b1f0:	6923      	ldr	r3, [r4, #16]
 800b1f2:	b31b      	cbz	r3, 800b23c <__swbuf_r+0x68>
 800b1f4:	6823      	ldr	r3, [r4, #0]
 800b1f6:	6922      	ldr	r2, [r4, #16]
 800b1f8:	1a98      	subs	r0, r3, r2
 800b1fa:	6963      	ldr	r3, [r4, #20]
 800b1fc:	b2f6      	uxtb	r6, r6
 800b1fe:	4283      	cmp	r3, r0
 800b200:	4637      	mov	r7, r6
 800b202:	dc04      	bgt.n	800b20e <__swbuf_r+0x3a>
 800b204:	4621      	mov	r1, r4
 800b206:	4628      	mov	r0, r5
 800b208:	f000 fea0 	bl	800bf4c <_fflush_r>
 800b20c:	b9e0      	cbnz	r0, 800b248 <__swbuf_r+0x74>
 800b20e:	68a3      	ldr	r3, [r4, #8]
 800b210:	3b01      	subs	r3, #1
 800b212:	60a3      	str	r3, [r4, #8]
 800b214:	6823      	ldr	r3, [r4, #0]
 800b216:	1c5a      	adds	r2, r3, #1
 800b218:	6022      	str	r2, [r4, #0]
 800b21a:	701e      	strb	r6, [r3, #0]
 800b21c:	6962      	ldr	r2, [r4, #20]
 800b21e:	1c43      	adds	r3, r0, #1
 800b220:	429a      	cmp	r2, r3
 800b222:	d004      	beq.n	800b22e <__swbuf_r+0x5a>
 800b224:	89a3      	ldrh	r3, [r4, #12]
 800b226:	07db      	lsls	r3, r3, #31
 800b228:	d506      	bpl.n	800b238 <__swbuf_r+0x64>
 800b22a:	2e0a      	cmp	r6, #10
 800b22c:	d104      	bne.n	800b238 <__swbuf_r+0x64>
 800b22e:	4621      	mov	r1, r4
 800b230:	4628      	mov	r0, r5
 800b232:	f000 fe8b 	bl	800bf4c <_fflush_r>
 800b236:	b938      	cbnz	r0, 800b248 <__swbuf_r+0x74>
 800b238:	4638      	mov	r0, r7
 800b23a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b23c:	4621      	mov	r1, r4
 800b23e:	4628      	mov	r0, r5
 800b240:	f000 f806 	bl	800b250 <__swsetup_r>
 800b244:	2800      	cmp	r0, #0
 800b246:	d0d5      	beq.n	800b1f4 <__swbuf_r+0x20>
 800b248:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800b24c:	e7f4      	b.n	800b238 <__swbuf_r+0x64>
	...

0800b250 <__swsetup_r>:
 800b250:	b538      	push	{r3, r4, r5, lr}
 800b252:	4b2a      	ldr	r3, [pc, #168]	; (800b2fc <__swsetup_r+0xac>)
 800b254:	4605      	mov	r5, r0
 800b256:	6818      	ldr	r0, [r3, #0]
 800b258:	460c      	mov	r4, r1
 800b25a:	b118      	cbz	r0, 800b264 <__swsetup_r+0x14>
 800b25c:	6a03      	ldr	r3, [r0, #32]
 800b25e:	b90b      	cbnz	r3, 800b264 <__swsetup_r+0x14>
 800b260:	f7ff fe98 	bl	800af94 <__sinit>
 800b264:	89a3      	ldrh	r3, [r4, #12]
 800b266:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b26a:	0718      	lsls	r0, r3, #28
 800b26c:	d422      	bmi.n	800b2b4 <__swsetup_r+0x64>
 800b26e:	06d9      	lsls	r1, r3, #27
 800b270:	d407      	bmi.n	800b282 <__swsetup_r+0x32>
 800b272:	2309      	movs	r3, #9
 800b274:	602b      	str	r3, [r5, #0]
 800b276:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b27a:	81a3      	strh	r3, [r4, #12]
 800b27c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b280:	e034      	b.n	800b2ec <__swsetup_r+0x9c>
 800b282:	0758      	lsls	r0, r3, #29
 800b284:	d512      	bpl.n	800b2ac <__swsetup_r+0x5c>
 800b286:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b288:	b141      	cbz	r1, 800b29c <__swsetup_r+0x4c>
 800b28a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b28e:	4299      	cmp	r1, r3
 800b290:	d002      	beq.n	800b298 <__swsetup_r+0x48>
 800b292:	4628      	mov	r0, r5
 800b294:	f000 f8b0 	bl	800b3f8 <_free_r>
 800b298:	2300      	movs	r3, #0
 800b29a:	6363      	str	r3, [r4, #52]	; 0x34
 800b29c:	89a3      	ldrh	r3, [r4, #12]
 800b29e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b2a2:	81a3      	strh	r3, [r4, #12]
 800b2a4:	2300      	movs	r3, #0
 800b2a6:	6063      	str	r3, [r4, #4]
 800b2a8:	6923      	ldr	r3, [r4, #16]
 800b2aa:	6023      	str	r3, [r4, #0]
 800b2ac:	89a3      	ldrh	r3, [r4, #12]
 800b2ae:	f043 0308 	orr.w	r3, r3, #8
 800b2b2:	81a3      	strh	r3, [r4, #12]
 800b2b4:	6923      	ldr	r3, [r4, #16]
 800b2b6:	b94b      	cbnz	r3, 800b2cc <__swsetup_r+0x7c>
 800b2b8:	89a3      	ldrh	r3, [r4, #12]
 800b2ba:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b2be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b2c2:	d003      	beq.n	800b2cc <__swsetup_r+0x7c>
 800b2c4:	4621      	mov	r1, r4
 800b2c6:	4628      	mov	r0, r5
 800b2c8:	f000 fe8e 	bl	800bfe8 <__smakebuf_r>
 800b2cc:	89a0      	ldrh	r0, [r4, #12]
 800b2ce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b2d2:	f010 0301 	ands.w	r3, r0, #1
 800b2d6:	d00a      	beq.n	800b2ee <__swsetup_r+0x9e>
 800b2d8:	2300      	movs	r3, #0
 800b2da:	60a3      	str	r3, [r4, #8]
 800b2dc:	6963      	ldr	r3, [r4, #20]
 800b2de:	425b      	negs	r3, r3
 800b2e0:	61a3      	str	r3, [r4, #24]
 800b2e2:	6923      	ldr	r3, [r4, #16]
 800b2e4:	b943      	cbnz	r3, 800b2f8 <__swsetup_r+0xa8>
 800b2e6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b2ea:	d1c4      	bne.n	800b276 <__swsetup_r+0x26>
 800b2ec:	bd38      	pop	{r3, r4, r5, pc}
 800b2ee:	0781      	lsls	r1, r0, #30
 800b2f0:	bf58      	it	pl
 800b2f2:	6963      	ldrpl	r3, [r4, #20]
 800b2f4:	60a3      	str	r3, [r4, #8]
 800b2f6:	e7f4      	b.n	800b2e2 <__swsetup_r+0x92>
 800b2f8:	2000      	movs	r0, #0
 800b2fa:	e7f7      	b.n	800b2ec <__swsetup_r+0x9c>
 800b2fc:	20000544 	.word	0x20000544

0800b300 <memset>:
 800b300:	4402      	add	r2, r0
 800b302:	4603      	mov	r3, r0
 800b304:	4293      	cmp	r3, r2
 800b306:	d100      	bne.n	800b30a <memset+0xa>
 800b308:	4770      	bx	lr
 800b30a:	f803 1b01 	strb.w	r1, [r3], #1
 800b30e:	e7f9      	b.n	800b304 <memset+0x4>

0800b310 <_close_r>:
 800b310:	b538      	push	{r3, r4, r5, lr}
 800b312:	4d06      	ldr	r5, [pc, #24]	; (800b32c <_close_r+0x1c>)
 800b314:	2300      	movs	r3, #0
 800b316:	4604      	mov	r4, r0
 800b318:	4608      	mov	r0, r1
 800b31a:	602b      	str	r3, [r5, #0]
 800b31c:	f7f6 fa6b 	bl	80017f6 <_close>
 800b320:	1c43      	adds	r3, r0, #1
 800b322:	d102      	bne.n	800b32a <_close_r+0x1a>
 800b324:	682b      	ldr	r3, [r5, #0]
 800b326:	b103      	cbz	r3, 800b32a <_close_r+0x1a>
 800b328:	6023      	str	r3, [r4, #0]
 800b32a:	bd38      	pop	{r3, r4, r5, pc}
 800b32c:	20001b0c 	.word	0x20001b0c

0800b330 <_lseek_r>:
 800b330:	b538      	push	{r3, r4, r5, lr}
 800b332:	4d07      	ldr	r5, [pc, #28]	; (800b350 <_lseek_r+0x20>)
 800b334:	4604      	mov	r4, r0
 800b336:	4608      	mov	r0, r1
 800b338:	4611      	mov	r1, r2
 800b33a:	2200      	movs	r2, #0
 800b33c:	602a      	str	r2, [r5, #0]
 800b33e:	461a      	mov	r2, r3
 800b340:	f7f6 fa80 	bl	8001844 <_lseek>
 800b344:	1c43      	adds	r3, r0, #1
 800b346:	d102      	bne.n	800b34e <_lseek_r+0x1e>
 800b348:	682b      	ldr	r3, [r5, #0]
 800b34a:	b103      	cbz	r3, 800b34e <_lseek_r+0x1e>
 800b34c:	6023      	str	r3, [r4, #0]
 800b34e:	bd38      	pop	{r3, r4, r5, pc}
 800b350:	20001b0c 	.word	0x20001b0c

0800b354 <_read_r>:
 800b354:	b538      	push	{r3, r4, r5, lr}
 800b356:	4d07      	ldr	r5, [pc, #28]	; (800b374 <_read_r+0x20>)
 800b358:	4604      	mov	r4, r0
 800b35a:	4608      	mov	r0, r1
 800b35c:	4611      	mov	r1, r2
 800b35e:	2200      	movs	r2, #0
 800b360:	602a      	str	r2, [r5, #0]
 800b362:	461a      	mov	r2, r3
 800b364:	f7f6 fa2a 	bl	80017bc <_read>
 800b368:	1c43      	adds	r3, r0, #1
 800b36a:	d102      	bne.n	800b372 <_read_r+0x1e>
 800b36c:	682b      	ldr	r3, [r5, #0]
 800b36e:	b103      	cbz	r3, 800b372 <_read_r+0x1e>
 800b370:	6023      	str	r3, [r4, #0]
 800b372:	bd38      	pop	{r3, r4, r5, pc}
 800b374:	20001b0c 	.word	0x20001b0c

0800b378 <_write_r>:
 800b378:	b538      	push	{r3, r4, r5, lr}
 800b37a:	4d07      	ldr	r5, [pc, #28]	; (800b398 <_write_r+0x20>)
 800b37c:	4604      	mov	r4, r0
 800b37e:	4608      	mov	r0, r1
 800b380:	4611      	mov	r1, r2
 800b382:	2200      	movs	r2, #0
 800b384:	602a      	str	r2, [r5, #0]
 800b386:	461a      	mov	r2, r3
 800b388:	f7f5 fe84 	bl	8001094 <_write>
 800b38c:	1c43      	adds	r3, r0, #1
 800b38e:	d102      	bne.n	800b396 <_write_r+0x1e>
 800b390:	682b      	ldr	r3, [r5, #0]
 800b392:	b103      	cbz	r3, 800b396 <_write_r+0x1e>
 800b394:	6023      	str	r3, [r4, #0]
 800b396:	bd38      	pop	{r3, r4, r5, pc}
 800b398:	20001b0c 	.word	0x20001b0c

0800b39c <__errno>:
 800b39c:	4b01      	ldr	r3, [pc, #4]	; (800b3a4 <__errno+0x8>)
 800b39e:	6818      	ldr	r0, [r3, #0]
 800b3a0:	4770      	bx	lr
 800b3a2:	bf00      	nop
 800b3a4:	20000544 	.word	0x20000544

0800b3a8 <__libc_init_array>:
 800b3a8:	b570      	push	{r4, r5, r6, lr}
 800b3aa:	4d0d      	ldr	r5, [pc, #52]	; (800b3e0 <__libc_init_array+0x38>)
 800b3ac:	4c0d      	ldr	r4, [pc, #52]	; (800b3e4 <__libc_init_array+0x3c>)
 800b3ae:	1b64      	subs	r4, r4, r5
 800b3b0:	10a4      	asrs	r4, r4, #2
 800b3b2:	2600      	movs	r6, #0
 800b3b4:	42a6      	cmp	r6, r4
 800b3b6:	d109      	bne.n	800b3cc <__libc_init_array+0x24>
 800b3b8:	4d0b      	ldr	r5, [pc, #44]	; (800b3e8 <__libc_init_array+0x40>)
 800b3ba:	4c0c      	ldr	r4, [pc, #48]	; (800b3ec <__libc_init_array+0x44>)
 800b3bc:	f001 fac8 	bl	800c950 <_init>
 800b3c0:	1b64      	subs	r4, r4, r5
 800b3c2:	10a4      	asrs	r4, r4, #2
 800b3c4:	2600      	movs	r6, #0
 800b3c6:	42a6      	cmp	r6, r4
 800b3c8:	d105      	bne.n	800b3d6 <__libc_init_array+0x2e>
 800b3ca:	bd70      	pop	{r4, r5, r6, pc}
 800b3cc:	f855 3b04 	ldr.w	r3, [r5], #4
 800b3d0:	4798      	blx	r3
 800b3d2:	3601      	adds	r6, #1
 800b3d4:	e7ee      	b.n	800b3b4 <__libc_init_array+0xc>
 800b3d6:	f855 3b04 	ldr.w	r3, [r5], #4
 800b3da:	4798      	blx	r3
 800b3dc:	3601      	adds	r6, #1
 800b3de:	e7f2      	b.n	800b3c6 <__libc_init_array+0x1e>
 800b3e0:	0800ce0c 	.word	0x0800ce0c
 800b3e4:	0800ce0c 	.word	0x0800ce0c
 800b3e8:	0800ce0c 	.word	0x0800ce0c
 800b3ec:	0800ce10 	.word	0x0800ce10

0800b3f0 <__retarget_lock_init_recursive>:
 800b3f0:	4770      	bx	lr

0800b3f2 <__retarget_lock_acquire_recursive>:
 800b3f2:	4770      	bx	lr

0800b3f4 <__retarget_lock_release_recursive>:
 800b3f4:	4770      	bx	lr
	...

0800b3f8 <_free_r>:
 800b3f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b3fa:	2900      	cmp	r1, #0
 800b3fc:	d044      	beq.n	800b488 <_free_r+0x90>
 800b3fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b402:	9001      	str	r0, [sp, #4]
 800b404:	2b00      	cmp	r3, #0
 800b406:	f1a1 0404 	sub.w	r4, r1, #4
 800b40a:	bfb8      	it	lt
 800b40c:	18e4      	addlt	r4, r4, r3
 800b40e:	f000 f8df 	bl	800b5d0 <__malloc_lock>
 800b412:	4a1e      	ldr	r2, [pc, #120]	; (800b48c <_free_r+0x94>)
 800b414:	9801      	ldr	r0, [sp, #4]
 800b416:	6813      	ldr	r3, [r2, #0]
 800b418:	b933      	cbnz	r3, 800b428 <_free_r+0x30>
 800b41a:	6063      	str	r3, [r4, #4]
 800b41c:	6014      	str	r4, [r2, #0]
 800b41e:	b003      	add	sp, #12
 800b420:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b424:	f000 b8da 	b.w	800b5dc <__malloc_unlock>
 800b428:	42a3      	cmp	r3, r4
 800b42a:	d908      	bls.n	800b43e <_free_r+0x46>
 800b42c:	6825      	ldr	r5, [r4, #0]
 800b42e:	1961      	adds	r1, r4, r5
 800b430:	428b      	cmp	r3, r1
 800b432:	bf01      	itttt	eq
 800b434:	6819      	ldreq	r1, [r3, #0]
 800b436:	685b      	ldreq	r3, [r3, #4]
 800b438:	1949      	addeq	r1, r1, r5
 800b43a:	6021      	streq	r1, [r4, #0]
 800b43c:	e7ed      	b.n	800b41a <_free_r+0x22>
 800b43e:	461a      	mov	r2, r3
 800b440:	685b      	ldr	r3, [r3, #4]
 800b442:	b10b      	cbz	r3, 800b448 <_free_r+0x50>
 800b444:	42a3      	cmp	r3, r4
 800b446:	d9fa      	bls.n	800b43e <_free_r+0x46>
 800b448:	6811      	ldr	r1, [r2, #0]
 800b44a:	1855      	adds	r5, r2, r1
 800b44c:	42a5      	cmp	r5, r4
 800b44e:	d10b      	bne.n	800b468 <_free_r+0x70>
 800b450:	6824      	ldr	r4, [r4, #0]
 800b452:	4421      	add	r1, r4
 800b454:	1854      	adds	r4, r2, r1
 800b456:	42a3      	cmp	r3, r4
 800b458:	6011      	str	r1, [r2, #0]
 800b45a:	d1e0      	bne.n	800b41e <_free_r+0x26>
 800b45c:	681c      	ldr	r4, [r3, #0]
 800b45e:	685b      	ldr	r3, [r3, #4]
 800b460:	6053      	str	r3, [r2, #4]
 800b462:	440c      	add	r4, r1
 800b464:	6014      	str	r4, [r2, #0]
 800b466:	e7da      	b.n	800b41e <_free_r+0x26>
 800b468:	d902      	bls.n	800b470 <_free_r+0x78>
 800b46a:	230c      	movs	r3, #12
 800b46c:	6003      	str	r3, [r0, #0]
 800b46e:	e7d6      	b.n	800b41e <_free_r+0x26>
 800b470:	6825      	ldr	r5, [r4, #0]
 800b472:	1961      	adds	r1, r4, r5
 800b474:	428b      	cmp	r3, r1
 800b476:	bf04      	itt	eq
 800b478:	6819      	ldreq	r1, [r3, #0]
 800b47a:	685b      	ldreq	r3, [r3, #4]
 800b47c:	6063      	str	r3, [r4, #4]
 800b47e:	bf04      	itt	eq
 800b480:	1949      	addeq	r1, r1, r5
 800b482:	6021      	streq	r1, [r4, #0]
 800b484:	6054      	str	r4, [r2, #4]
 800b486:	e7ca      	b.n	800b41e <_free_r+0x26>
 800b488:	b003      	add	sp, #12
 800b48a:	bd30      	pop	{r4, r5, pc}
 800b48c:	20001b14 	.word	0x20001b14

0800b490 <sbrk_aligned>:
 800b490:	b570      	push	{r4, r5, r6, lr}
 800b492:	4e0e      	ldr	r6, [pc, #56]	; (800b4cc <sbrk_aligned+0x3c>)
 800b494:	460c      	mov	r4, r1
 800b496:	6831      	ldr	r1, [r6, #0]
 800b498:	4605      	mov	r5, r0
 800b49a:	b911      	cbnz	r1, 800b4a2 <sbrk_aligned+0x12>
 800b49c:	f000 fe1c 	bl	800c0d8 <_sbrk_r>
 800b4a0:	6030      	str	r0, [r6, #0]
 800b4a2:	4621      	mov	r1, r4
 800b4a4:	4628      	mov	r0, r5
 800b4a6:	f000 fe17 	bl	800c0d8 <_sbrk_r>
 800b4aa:	1c43      	adds	r3, r0, #1
 800b4ac:	d00a      	beq.n	800b4c4 <sbrk_aligned+0x34>
 800b4ae:	1cc4      	adds	r4, r0, #3
 800b4b0:	f024 0403 	bic.w	r4, r4, #3
 800b4b4:	42a0      	cmp	r0, r4
 800b4b6:	d007      	beq.n	800b4c8 <sbrk_aligned+0x38>
 800b4b8:	1a21      	subs	r1, r4, r0
 800b4ba:	4628      	mov	r0, r5
 800b4bc:	f000 fe0c 	bl	800c0d8 <_sbrk_r>
 800b4c0:	3001      	adds	r0, #1
 800b4c2:	d101      	bne.n	800b4c8 <sbrk_aligned+0x38>
 800b4c4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800b4c8:	4620      	mov	r0, r4
 800b4ca:	bd70      	pop	{r4, r5, r6, pc}
 800b4cc:	20001b18 	.word	0x20001b18

0800b4d0 <_malloc_r>:
 800b4d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b4d4:	1ccd      	adds	r5, r1, #3
 800b4d6:	f025 0503 	bic.w	r5, r5, #3
 800b4da:	3508      	adds	r5, #8
 800b4dc:	2d0c      	cmp	r5, #12
 800b4de:	bf38      	it	cc
 800b4e0:	250c      	movcc	r5, #12
 800b4e2:	2d00      	cmp	r5, #0
 800b4e4:	4607      	mov	r7, r0
 800b4e6:	db01      	blt.n	800b4ec <_malloc_r+0x1c>
 800b4e8:	42a9      	cmp	r1, r5
 800b4ea:	d905      	bls.n	800b4f8 <_malloc_r+0x28>
 800b4ec:	230c      	movs	r3, #12
 800b4ee:	603b      	str	r3, [r7, #0]
 800b4f0:	2600      	movs	r6, #0
 800b4f2:	4630      	mov	r0, r6
 800b4f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b4f8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b5cc <_malloc_r+0xfc>
 800b4fc:	f000 f868 	bl	800b5d0 <__malloc_lock>
 800b500:	f8d8 3000 	ldr.w	r3, [r8]
 800b504:	461c      	mov	r4, r3
 800b506:	bb5c      	cbnz	r4, 800b560 <_malloc_r+0x90>
 800b508:	4629      	mov	r1, r5
 800b50a:	4638      	mov	r0, r7
 800b50c:	f7ff ffc0 	bl	800b490 <sbrk_aligned>
 800b510:	1c43      	adds	r3, r0, #1
 800b512:	4604      	mov	r4, r0
 800b514:	d155      	bne.n	800b5c2 <_malloc_r+0xf2>
 800b516:	f8d8 4000 	ldr.w	r4, [r8]
 800b51a:	4626      	mov	r6, r4
 800b51c:	2e00      	cmp	r6, #0
 800b51e:	d145      	bne.n	800b5ac <_malloc_r+0xdc>
 800b520:	2c00      	cmp	r4, #0
 800b522:	d048      	beq.n	800b5b6 <_malloc_r+0xe6>
 800b524:	6823      	ldr	r3, [r4, #0]
 800b526:	4631      	mov	r1, r6
 800b528:	4638      	mov	r0, r7
 800b52a:	eb04 0903 	add.w	r9, r4, r3
 800b52e:	f000 fdd3 	bl	800c0d8 <_sbrk_r>
 800b532:	4581      	cmp	r9, r0
 800b534:	d13f      	bne.n	800b5b6 <_malloc_r+0xe6>
 800b536:	6821      	ldr	r1, [r4, #0]
 800b538:	1a6d      	subs	r5, r5, r1
 800b53a:	4629      	mov	r1, r5
 800b53c:	4638      	mov	r0, r7
 800b53e:	f7ff ffa7 	bl	800b490 <sbrk_aligned>
 800b542:	3001      	adds	r0, #1
 800b544:	d037      	beq.n	800b5b6 <_malloc_r+0xe6>
 800b546:	6823      	ldr	r3, [r4, #0]
 800b548:	442b      	add	r3, r5
 800b54a:	6023      	str	r3, [r4, #0]
 800b54c:	f8d8 3000 	ldr.w	r3, [r8]
 800b550:	2b00      	cmp	r3, #0
 800b552:	d038      	beq.n	800b5c6 <_malloc_r+0xf6>
 800b554:	685a      	ldr	r2, [r3, #4]
 800b556:	42a2      	cmp	r2, r4
 800b558:	d12b      	bne.n	800b5b2 <_malloc_r+0xe2>
 800b55a:	2200      	movs	r2, #0
 800b55c:	605a      	str	r2, [r3, #4]
 800b55e:	e00f      	b.n	800b580 <_malloc_r+0xb0>
 800b560:	6822      	ldr	r2, [r4, #0]
 800b562:	1b52      	subs	r2, r2, r5
 800b564:	d41f      	bmi.n	800b5a6 <_malloc_r+0xd6>
 800b566:	2a0b      	cmp	r2, #11
 800b568:	d917      	bls.n	800b59a <_malloc_r+0xca>
 800b56a:	1961      	adds	r1, r4, r5
 800b56c:	42a3      	cmp	r3, r4
 800b56e:	6025      	str	r5, [r4, #0]
 800b570:	bf18      	it	ne
 800b572:	6059      	strne	r1, [r3, #4]
 800b574:	6863      	ldr	r3, [r4, #4]
 800b576:	bf08      	it	eq
 800b578:	f8c8 1000 	streq.w	r1, [r8]
 800b57c:	5162      	str	r2, [r4, r5]
 800b57e:	604b      	str	r3, [r1, #4]
 800b580:	4638      	mov	r0, r7
 800b582:	f104 060b 	add.w	r6, r4, #11
 800b586:	f000 f829 	bl	800b5dc <__malloc_unlock>
 800b58a:	f026 0607 	bic.w	r6, r6, #7
 800b58e:	1d23      	adds	r3, r4, #4
 800b590:	1af2      	subs	r2, r6, r3
 800b592:	d0ae      	beq.n	800b4f2 <_malloc_r+0x22>
 800b594:	1b9b      	subs	r3, r3, r6
 800b596:	50a3      	str	r3, [r4, r2]
 800b598:	e7ab      	b.n	800b4f2 <_malloc_r+0x22>
 800b59a:	42a3      	cmp	r3, r4
 800b59c:	6862      	ldr	r2, [r4, #4]
 800b59e:	d1dd      	bne.n	800b55c <_malloc_r+0x8c>
 800b5a0:	f8c8 2000 	str.w	r2, [r8]
 800b5a4:	e7ec      	b.n	800b580 <_malloc_r+0xb0>
 800b5a6:	4623      	mov	r3, r4
 800b5a8:	6864      	ldr	r4, [r4, #4]
 800b5aa:	e7ac      	b.n	800b506 <_malloc_r+0x36>
 800b5ac:	4634      	mov	r4, r6
 800b5ae:	6876      	ldr	r6, [r6, #4]
 800b5b0:	e7b4      	b.n	800b51c <_malloc_r+0x4c>
 800b5b2:	4613      	mov	r3, r2
 800b5b4:	e7cc      	b.n	800b550 <_malloc_r+0x80>
 800b5b6:	230c      	movs	r3, #12
 800b5b8:	603b      	str	r3, [r7, #0]
 800b5ba:	4638      	mov	r0, r7
 800b5bc:	f000 f80e 	bl	800b5dc <__malloc_unlock>
 800b5c0:	e797      	b.n	800b4f2 <_malloc_r+0x22>
 800b5c2:	6025      	str	r5, [r4, #0]
 800b5c4:	e7dc      	b.n	800b580 <_malloc_r+0xb0>
 800b5c6:	605b      	str	r3, [r3, #4]
 800b5c8:	deff      	udf	#255	; 0xff
 800b5ca:	bf00      	nop
 800b5cc:	20001b14 	.word	0x20001b14

0800b5d0 <__malloc_lock>:
 800b5d0:	4801      	ldr	r0, [pc, #4]	; (800b5d8 <__malloc_lock+0x8>)
 800b5d2:	f7ff bf0e 	b.w	800b3f2 <__retarget_lock_acquire_recursive>
 800b5d6:	bf00      	nop
 800b5d8:	20001b10 	.word	0x20001b10

0800b5dc <__malloc_unlock>:
 800b5dc:	4801      	ldr	r0, [pc, #4]	; (800b5e4 <__malloc_unlock+0x8>)
 800b5de:	f7ff bf09 	b.w	800b3f4 <__retarget_lock_release_recursive>
 800b5e2:	bf00      	nop
 800b5e4:	20001b10 	.word	0x20001b10

0800b5e8 <__ssputs_r>:
 800b5e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b5ec:	688e      	ldr	r6, [r1, #8]
 800b5ee:	461f      	mov	r7, r3
 800b5f0:	42be      	cmp	r6, r7
 800b5f2:	680b      	ldr	r3, [r1, #0]
 800b5f4:	4682      	mov	sl, r0
 800b5f6:	460c      	mov	r4, r1
 800b5f8:	4690      	mov	r8, r2
 800b5fa:	d82c      	bhi.n	800b656 <__ssputs_r+0x6e>
 800b5fc:	898a      	ldrh	r2, [r1, #12]
 800b5fe:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b602:	d026      	beq.n	800b652 <__ssputs_r+0x6a>
 800b604:	6965      	ldr	r5, [r4, #20]
 800b606:	6909      	ldr	r1, [r1, #16]
 800b608:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b60c:	eba3 0901 	sub.w	r9, r3, r1
 800b610:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b614:	1c7b      	adds	r3, r7, #1
 800b616:	444b      	add	r3, r9
 800b618:	106d      	asrs	r5, r5, #1
 800b61a:	429d      	cmp	r5, r3
 800b61c:	bf38      	it	cc
 800b61e:	461d      	movcc	r5, r3
 800b620:	0553      	lsls	r3, r2, #21
 800b622:	d527      	bpl.n	800b674 <__ssputs_r+0x8c>
 800b624:	4629      	mov	r1, r5
 800b626:	f7ff ff53 	bl	800b4d0 <_malloc_r>
 800b62a:	4606      	mov	r6, r0
 800b62c:	b360      	cbz	r0, 800b688 <__ssputs_r+0xa0>
 800b62e:	6921      	ldr	r1, [r4, #16]
 800b630:	464a      	mov	r2, r9
 800b632:	f000 fd61 	bl	800c0f8 <memcpy>
 800b636:	89a3      	ldrh	r3, [r4, #12]
 800b638:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b63c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b640:	81a3      	strh	r3, [r4, #12]
 800b642:	6126      	str	r6, [r4, #16]
 800b644:	6165      	str	r5, [r4, #20]
 800b646:	444e      	add	r6, r9
 800b648:	eba5 0509 	sub.w	r5, r5, r9
 800b64c:	6026      	str	r6, [r4, #0]
 800b64e:	60a5      	str	r5, [r4, #8]
 800b650:	463e      	mov	r6, r7
 800b652:	42be      	cmp	r6, r7
 800b654:	d900      	bls.n	800b658 <__ssputs_r+0x70>
 800b656:	463e      	mov	r6, r7
 800b658:	6820      	ldr	r0, [r4, #0]
 800b65a:	4632      	mov	r2, r6
 800b65c:	4641      	mov	r1, r8
 800b65e:	f000 fcff 	bl	800c060 <memmove>
 800b662:	68a3      	ldr	r3, [r4, #8]
 800b664:	1b9b      	subs	r3, r3, r6
 800b666:	60a3      	str	r3, [r4, #8]
 800b668:	6823      	ldr	r3, [r4, #0]
 800b66a:	4433      	add	r3, r6
 800b66c:	6023      	str	r3, [r4, #0]
 800b66e:	2000      	movs	r0, #0
 800b670:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b674:	462a      	mov	r2, r5
 800b676:	f000 fd4d 	bl	800c114 <_realloc_r>
 800b67a:	4606      	mov	r6, r0
 800b67c:	2800      	cmp	r0, #0
 800b67e:	d1e0      	bne.n	800b642 <__ssputs_r+0x5a>
 800b680:	6921      	ldr	r1, [r4, #16]
 800b682:	4650      	mov	r0, sl
 800b684:	f7ff feb8 	bl	800b3f8 <_free_r>
 800b688:	230c      	movs	r3, #12
 800b68a:	f8ca 3000 	str.w	r3, [sl]
 800b68e:	89a3      	ldrh	r3, [r4, #12]
 800b690:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b694:	81a3      	strh	r3, [r4, #12]
 800b696:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b69a:	e7e9      	b.n	800b670 <__ssputs_r+0x88>

0800b69c <_svfiprintf_r>:
 800b69c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6a0:	4698      	mov	r8, r3
 800b6a2:	898b      	ldrh	r3, [r1, #12]
 800b6a4:	061b      	lsls	r3, r3, #24
 800b6a6:	b09d      	sub	sp, #116	; 0x74
 800b6a8:	4607      	mov	r7, r0
 800b6aa:	460d      	mov	r5, r1
 800b6ac:	4614      	mov	r4, r2
 800b6ae:	d50e      	bpl.n	800b6ce <_svfiprintf_r+0x32>
 800b6b0:	690b      	ldr	r3, [r1, #16]
 800b6b2:	b963      	cbnz	r3, 800b6ce <_svfiprintf_r+0x32>
 800b6b4:	2140      	movs	r1, #64	; 0x40
 800b6b6:	f7ff ff0b 	bl	800b4d0 <_malloc_r>
 800b6ba:	6028      	str	r0, [r5, #0]
 800b6bc:	6128      	str	r0, [r5, #16]
 800b6be:	b920      	cbnz	r0, 800b6ca <_svfiprintf_r+0x2e>
 800b6c0:	230c      	movs	r3, #12
 800b6c2:	603b      	str	r3, [r7, #0]
 800b6c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b6c8:	e0d0      	b.n	800b86c <_svfiprintf_r+0x1d0>
 800b6ca:	2340      	movs	r3, #64	; 0x40
 800b6cc:	616b      	str	r3, [r5, #20]
 800b6ce:	2300      	movs	r3, #0
 800b6d0:	9309      	str	r3, [sp, #36]	; 0x24
 800b6d2:	2320      	movs	r3, #32
 800b6d4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b6d8:	f8cd 800c 	str.w	r8, [sp, #12]
 800b6dc:	2330      	movs	r3, #48	; 0x30
 800b6de:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b884 <_svfiprintf_r+0x1e8>
 800b6e2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b6e6:	f04f 0901 	mov.w	r9, #1
 800b6ea:	4623      	mov	r3, r4
 800b6ec:	469a      	mov	sl, r3
 800b6ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b6f2:	b10a      	cbz	r2, 800b6f8 <_svfiprintf_r+0x5c>
 800b6f4:	2a25      	cmp	r2, #37	; 0x25
 800b6f6:	d1f9      	bne.n	800b6ec <_svfiprintf_r+0x50>
 800b6f8:	ebba 0b04 	subs.w	fp, sl, r4
 800b6fc:	d00b      	beq.n	800b716 <_svfiprintf_r+0x7a>
 800b6fe:	465b      	mov	r3, fp
 800b700:	4622      	mov	r2, r4
 800b702:	4629      	mov	r1, r5
 800b704:	4638      	mov	r0, r7
 800b706:	f7ff ff6f 	bl	800b5e8 <__ssputs_r>
 800b70a:	3001      	adds	r0, #1
 800b70c:	f000 80a9 	beq.w	800b862 <_svfiprintf_r+0x1c6>
 800b710:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b712:	445a      	add	r2, fp
 800b714:	9209      	str	r2, [sp, #36]	; 0x24
 800b716:	f89a 3000 	ldrb.w	r3, [sl]
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	f000 80a1 	beq.w	800b862 <_svfiprintf_r+0x1c6>
 800b720:	2300      	movs	r3, #0
 800b722:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b726:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b72a:	f10a 0a01 	add.w	sl, sl, #1
 800b72e:	9304      	str	r3, [sp, #16]
 800b730:	9307      	str	r3, [sp, #28]
 800b732:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b736:	931a      	str	r3, [sp, #104]	; 0x68
 800b738:	4654      	mov	r4, sl
 800b73a:	2205      	movs	r2, #5
 800b73c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b740:	4850      	ldr	r0, [pc, #320]	; (800b884 <_svfiprintf_r+0x1e8>)
 800b742:	f7f4 fd55 	bl	80001f0 <memchr>
 800b746:	9a04      	ldr	r2, [sp, #16]
 800b748:	b9d8      	cbnz	r0, 800b782 <_svfiprintf_r+0xe6>
 800b74a:	06d0      	lsls	r0, r2, #27
 800b74c:	bf44      	itt	mi
 800b74e:	2320      	movmi	r3, #32
 800b750:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b754:	0711      	lsls	r1, r2, #28
 800b756:	bf44      	itt	mi
 800b758:	232b      	movmi	r3, #43	; 0x2b
 800b75a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b75e:	f89a 3000 	ldrb.w	r3, [sl]
 800b762:	2b2a      	cmp	r3, #42	; 0x2a
 800b764:	d015      	beq.n	800b792 <_svfiprintf_r+0xf6>
 800b766:	9a07      	ldr	r2, [sp, #28]
 800b768:	4654      	mov	r4, sl
 800b76a:	2000      	movs	r0, #0
 800b76c:	f04f 0c0a 	mov.w	ip, #10
 800b770:	4621      	mov	r1, r4
 800b772:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b776:	3b30      	subs	r3, #48	; 0x30
 800b778:	2b09      	cmp	r3, #9
 800b77a:	d94d      	bls.n	800b818 <_svfiprintf_r+0x17c>
 800b77c:	b1b0      	cbz	r0, 800b7ac <_svfiprintf_r+0x110>
 800b77e:	9207      	str	r2, [sp, #28]
 800b780:	e014      	b.n	800b7ac <_svfiprintf_r+0x110>
 800b782:	eba0 0308 	sub.w	r3, r0, r8
 800b786:	fa09 f303 	lsl.w	r3, r9, r3
 800b78a:	4313      	orrs	r3, r2
 800b78c:	9304      	str	r3, [sp, #16]
 800b78e:	46a2      	mov	sl, r4
 800b790:	e7d2      	b.n	800b738 <_svfiprintf_r+0x9c>
 800b792:	9b03      	ldr	r3, [sp, #12]
 800b794:	1d19      	adds	r1, r3, #4
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	9103      	str	r1, [sp, #12]
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	bfbb      	ittet	lt
 800b79e:	425b      	neglt	r3, r3
 800b7a0:	f042 0202 	orrlt.w	r2, r2, #2
 800b7a4:	9307      	strge	r3, [sp, #28]
 800b7a6:	9307      	strlt	r3, [sp, #28]
 800b7a8:	bfb8      	it	lt
 800b7aa:	9204      	strlt	r2, [sp, #16]
 800b7ac:	7823      	ldrb	r3, [r4, #0]
 800b7ae:	2b2e      	cmp	r3, #46	; 0x2e
 800b7b0:	d10c      	bne.n	800b7cc <_svfiprintf_r+0x130>
 800b7b2:	7863      	ldrb	r3, [r4, #1]
 800b7b4:	2b2a      	cmp	r3, #42	; 0x2a
 800b7b6:	d134      	bne.n	800b822 <_svfiprintf_r+0x186>
 800b7b8:	9b03      	ldr	r3, [sp, #12]
 800b7ba:	1d1a      	adds	r2, r3, #4
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	9203      	str	r2, [sp, #12]
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	bfb8      	it	lt
 800b7c4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b7c8:	3402      	adds	r4, #2
 800b7ca:	9305      	str	r3, [sp, #20]
 800b7cc:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800b894 <_svfiprintf_r+0x1f8>
 800b7d0:	7821      	ldrb	r1, [r4, #0]
 800b7d2:	2203      	movs	r2, #3
 800b7d4:	4650      	mov	r0, sl
 800b7d6:	f7f4 fd0b 	bl	80001f0 <memchr>
 800b7da:	b138      	cbz	r0, 800b7ec <_svfiprintf_r+0x150>
 800b7dc:	9b04      	ldr	r3, [sp, #16]
 800b7de:	eba0 000a 	sub.w	r0, r0, sl
 800b7e2:	2240      	movs	r2, #64	; 0x40
 800b7e4:	4082      	lsls	r2, r0
 800b7e6:	4313      	orrs	r3, r2
 800b7e8:	3401      	adds	r4, #1
 800b7ea:	9304      	str	r3, [sp, #16]
 800b7ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7f0:	4825      	ldr	r0, [pc, #148]	; (800b888 <_svfiprintf_r+0x1ec>)
 800b7f2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b7f6:	2206      	movs	r2, #6
 800b7f8:	f7f4 fcfa 	bl	80001f0 <memchr>
 800b7fc:	2800      	cmp	r0, #0
 800b7fe:	d038      	beq.n	800b872 <_svfiprintf_r+0x1d6>
 800b800:	4b22      	ldr	r3, [pc, #136]	; (800b88c <_svfiprintf_r+0x1f0>)
 800b802:	bb1b      	cbnz	r3, 800b84c <_svfiprintf_r+0x1b0>
 800b804:	9b03      	ldr	r3, [sp, #12]
 800b806:	3307      	adds	r3, #7
 800b808:	f023 0307 	bic.w	r3, r3, #7
 800b80c:	3308      	adds	r3, #8
 800b80e:	9303      	str	r3, [sp, #12]
 800b810:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b812:	4433      	add	r3, r6
 800b814:	9309      	str	r3, [sp, #36]	; 0x24
 800b816:	e768      	b.n	800b6ea <_svfiprintf_r+0x4e>
 800b818:	fb0c 3202 	mla	r2, ip, r2, r3
 800b81c:	460c      	mov	r4, r1
 800b81e:	2001      	movs	r0, #1
 800b820:	e7a6      	b.n	800b770 <_svfiprintf_r+0xd4>
 800b822:	2300      	movs	r3, #0
 800b824:	3401      	adds	r4, #1
 800b826:	9305      	str	r3, [sp, #20]
 800b828:	4619      	mov	r1, r3
 800b82a:	f04f 0c0a 	mov.w	ip, #10
 800b82e:	4620      	mov	r0, r4
 800b830:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b834:	3a30      	subs	r2, #48	; 0x30
 800b836:	2a09      	cmp	r2, #9
 800b838:	d903      	bls.n	800b842 <_svfiprintf_r+0x1a6>
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d0c6      	beq.n	800b7cc <_svfiprintf_r+0x130>
 800b83e:	9105      	str	r1, [sp, #20]
 800b840:	e7c4      	b.n	800b7cc <_svfiprintf_r+0x130>
 800b842:	fb0c 2101 	mla	r1, ip, r1, r2
 800b846:	4604      	mov	r4, r0
 800b848:	2301      	movs	r3, #1
 800b84a:	e7f0      	b.n	800b82e <_svfiprintf_r+0x192>
 800b84c:	ab03      	add	r3, sp, #12
 800b84e:	9300      	str	r3, [sp, #0]
 800b850:	462a      	mov	r2, r5
 800b852:	4b0f      	ldr	r3, [pc, #60]	; (800b890 <_svfiprintf_r+0x1f4>)
 800b854:	a904      	add	r1, sp, #16
 800b856:	4638      	mov	r0, r7
 800b858:	f3af 8000 	nop.w
 800b85c:	1c42      	adds	r2, r0, #1
 800b85e:	4606      	mov	r6, r0
 800b860:	d1d6      	bne.n	800b810 <_svfiprintf_r+0x174>
 800b862:	89ab      	ldrh	r3, [r5, #12]
 800b864:	065b      	lsls	r3, r3, #25
 800b866:	f53f af2d 	bmi.w	800b6c4 <_svfiprintf_r+0x28>
 800b86a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b86c:	b01d      	add	sp, #116	; 0x74
 800b86e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b872:	ab03      	add	r3, sp, #12
 800b874:	9300      	str	r3, [sp, #0]
 800b876:	462a      	mov	r2, r5
 800b878:	4b05      	ldr	r3, [pc, #20]	; (800b890 <_svfiprintf_r+0x1f4>)
 800b87a:	a904      	add	r1, sp, #16
 800b87c:	4638      	mov	r0, r7
 800b87e:	f000 f9bd 	bl	800bbfc <_printf_i>
 800b882:	e7eb      	b.n	800b85c <_svfiprintf_r+0x1c0>
 800b884:	0800cdb8 	.word	0x0800cdb8
 800b888:	0800cdc2 	.word	0x0800cdc2
 800b88c:	00000000 	.word	0x00000000
 800b890:	0800b5e9 	.word	0x0800b5e9
 800b894:	0800cdbe 	.word	0x0800cdbe

0800b898 <__sfputc_r>:
 800b898:	6893      	ldr	r3, [r2, #8]
 800b89a:	3b01      	subs	r3, #1
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	b410      	push	{r4}
 800b8a0:	6093      	str	r3, [r2, #8]
 800b8a2:	da08      	bge.n	800b8b6 <__sfputc_r+0x1e>
 800b8a4:	6994      	ldr	r4, [r2, #24]
 800b8a6:	42a3      	cmp	r3, r4
 800b8a8:	db01      	blt.n	800b8ae <__sfputc_r+0x16>
 800b8aa:	290a      	cmp	r1, #10
 800b8ac:	d103      	bne.n	800b8b6 <__sfputc_r+0x1e>
 800b8ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b8b2:	f7ff bc8f 	b.w	800b1d4 <__swbuf_r>
 800b8b6:	6813      	ldr	r3, [r2, #0]
 800b8b8:	1c58      	adds	r0, r3, #1
 800b8ba:	6010      	str	r0, [r2, #0]
 800b8bc:	7019      	strb	r1, [r3, #0]
 800b8be:	4608      	mov	r0, r1
 800b8c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b8c4:	4770      	bx	lr

0800b8c6 <__sfputs_r>:
 800b8c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8c8:	4606      	mov	r6, r0
 800b8ca:	460f      	mov	r7, r1
 800b8cc:	4614      	mov	r4, r2
 800b8ce:	18d5      	adds	r5, r2, r3
 800b8d0:	42ac      	cmp	r4, r5
 800b8d2:	d101      	bne.n	800b8d8 <__sfputs_r+0x12>
 800b8d4:	2000      	movs	r0, #0
 800b8d6:	e007      	b.n	800b8e8 <__sfputs_r+0x22>
 800b8d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b8dc:	463a      	mov	r2, r7
 800b8de:	4630      	mov	r0, r6
 800b8e0:	f7ff ffda 	bl	800b898 <__sfputc_r>
 800b8e4:	1c43      	adds	r3, r0, #1
 800b8e6:	d1f3      	bne.n	800b8d0 <__sfputs_r+0xa>
 800b8e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b8ec <_vfiprintf_r>:
 800b8ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8f0:	460d      	mov	r5, r1
 800b8f2:	b09d      	sub	sp, #116	; 0x74
 800b8f4:	4614      	mov	r4, r2
 800b8f6:	4698      	mov	r8, r3
 800b8f8:	4606      	mov	r6, r0
 800b8fa:	b118      	cbz	r0, 800b904 <_vfiprintf_r+0x18>
 800b8fc:	6a03      	ldr	r3, [r0, #32]
 800b8fe:	b90b      	cbnz	r3, 800b904 <_vfiprintf_r+0x18>
 800b900:	f7ff fb48 	bl	800af94 <__sinit>
 800b904:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b906:	07d9      	lsls	r1, r3, #31
 800b908:	d405      	bmi.n	800b916 <_vfiprintf_r+0x2a>
 800b90a:	89ab      	ldrh	r3, [r5, #12]
 800b90c:	059a      	lsls	r2, r3, #22
 800b90e:	d402      	bmi.n	800b916 <_vfiprintf_r+0x2a>
 800b910:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b912:	f7ff fd6e 	bl	800b3f2 <__retarget_lock_acquire_recursive>
 800b916:	89ab      	ldrh	r3, [r5, #12]
 800b918:	071b      	lsls	r3, r3, #28
 800b91a:	d501      	bpl.n	800b920 <_vfiprintf_r+0x34>
 800b91c:	692b      	ldr	r3, [r5, #16]
 800b91e:	b99b      	cbnz	r3, 800b948 <_vfiprintf_r+0x5c>
 800b920:	4629      	mov	r1, r5
 800b922:	4630      	mov	r0, r6
 800b924:	f7ff fc94 	bl	800b250 <__swsetup_r>
 800b928:	b170      	cbz	r0, 800b948 <_vfiprintf_r+0x5c>
 800b92a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b92c:	07dc      	lsls	r4, r3, #31
 800b92e:	d504      	bpl.n	800b93a <_vfiprintf_r+0x4e>
 800b930:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b934:	b01d      	add	sp, #116	; 0x74
 800b936:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b93a:	89ab      	ldrh	r3, [r5, #12]
 800b93c:	0598      	lsls	r0, r3, #22
 800b93e:	d4f7      	bmi.n	800b930 <_vfiprintf_r+0x44>
 800b940:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b942:	f7ff fd57 	bl	800b3f4 <__retarget_lock_release_recursive>
 800b946:	e7f3      	b.n	800b930 <_vfiprintf_r+0x44>
 800b948:	2300      	movs	r3, #0
 800b94a:	9309      	str	r3, [sp, #36]	; 0x24
 800b94c:	2320      	movs	r3, #32
 800b94e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b952:	f8cd 800c 	str.w	r8, [sp, #12]
 800b956:	2330      	movs	r3, #48	; 0x30
 800b958:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800bb0c <_vfiprintf_r+0x220>
 800b95c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b960:	f04f 0901 	mov.w	r9, #1
 800b964:	4623      	mov	r3, r4
 800b966:	469a      	mov	sl, r3
 800b968:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b96c:	b10a      	cbz	r2, 800b972 <_vfiprintf_r+0x86>
 800b96e:	2a25      	cmp	r2, #37	; 0x25
 800b970:	d1f9      	bne.n	800b966 <_vfiprintf_r+0x7a>
 800b972:	ebba 0b04 	subs.w	fp, sl, r4
 800b976:	d00b      	beq.n	800b990 <_vfiprintf_r+0xa4>
 800b978:	465b      	mov	r3, fp
 800b97a:	4622      	mov	r2, r4
 800b97c:	4629      	mov	r1, r5
 800b97e:	4630      	mov	r0, r6
 800b980:	f7ff ffa1 	bl	800b8c6 <__sfputs_r>
 800b984:	3001      	adds	r0, #1
 800b986:	f000 80a9 	beq.w	800badc <_vfiprintf_r+0x1f0>
 800b98a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b98c:	445a      	add	r2, fp
 800b98e:	9209      	str	r2, [sp, #36]	; 0x24
 800b990:	f89a 3000 	ldrb.w	r3, [sl]
 800b994:	2b00      	cmp	r3, #0
 800b996:	f000 80a1 	beq.w	800badc <_vfiprintf_r+0x1f0>
 800b99a:	2300      	movs	r3, #0
 800b99c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b9a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b9a4:	f10a 0a01 	add.w	sl, sl, #1
 800b9a8:	9304      	str	r3, [sp, #16]
 800b9aa:	9307      	str	r3, [sp, #28]
 800b9ac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b9b0:	931a      	str	r3, [sp, #104]	; 0x68
 800b9b2:	4654      	mov	r4, sl
 800b9b4:	2205      	movs	r2, #5
 800b9b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b9ba:	4854      	ldr	r0, [pc, #336]	; (800bb0c <_vfiprintf_r+0x220>)
 800b9bc:	f7f4 fc18 	bl	80001f0 <memchr>
 800b9c0:	9a04      	ldr	r2, [sp, #16]
 800b9c2:	b9d8      	cbnz	r0, 800b9fc <_vfiprintf_r+0x110>
 800b9c4:	06d1      	lsls	r1, r2, #27
 800b9c6:	bf44      	itt	mi
 800b9c8:	2320      	movmi	r3, #32
 800b9ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b9ce:	0713      	lsls	r3, r2, #28
 800b9d0:	bf44      	itt	mi
 800b9d2:	232b      	movmi	r3, #43	; 0x2b
 800b9d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b9d8:	f89a 3000 	ldrb.w	r3, [sl]
 800b9dc:	2b2a      	cmp	r3, #42	; 0x2a
 800b9de:	d015      	beq.n	800ba0c <_vfiprintf_r+0x120>
 800b9e0:	9a07      	ldr	r2, [sp, #28]
 800b9e2:	4654      	mov	r4, sl
 800b9e4:	2000      	movs	r0, #0
 800b9e6:	f04f 0c0a 	mov.w	ip, #10
 800b9ea:	4621      	mov	r1, r4
 800b9ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b9f0:	3b30      	subs	r3, #48	; 0x30
 800b9f2:	2b09      	cmp	r3, #9
 800b9f4:	d94d      	bls.n	800ba92 <_vfiprintf_r+0x1a6>
 800b9f6:	b1b0      	cbz	r0, 800ba26 <_vfiprintf_r+0x13a>
 800b9f8:	9207      	str	r2, [sp, #28]
 800b9fa:	e014      	b.n	800ba26 <_vfiprintf_r+0x13a>
 800b9fc:	eba0 0308 	sub.w	r3, r0, r8
 800ba00:	fa09 f303 	lsl.w	r3, r9, r3
 800ba04:	4313      	orrs	r3, r2
 800ba06:	9304      	str	r3, [sp, #16]
 800ba08:	46a2      	mov	sl, r4
 800ba0a:	e7d2      	b.n	800b9b2 <_vfiprintf_r+0xc6>
 800ba0c:	9b03      	ldr	r3, [sp, #12]
 800ba0e:	1d19      	adds	r1, r3, #4
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	9103      	str	r1, [sp, #12]
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	bfbb      	ittet	lt
 800ba18:	425b      	neglt	r3, r3
 800ba1a:	f042 0202 	orrlt.w	r2, r2, #2
 800ba1e:	9307      	strge	r3, [sp, #28]
 800ba20:	9307      	strlt	r3, [sp, #28]
 800ba22:	bfb8      	it	lt
 800ba24:	9204      	strlt	r2, [sp, #16]
 800ba26:	7823      	ldrb	r3, [r4, #0]
 800ba28:	2b2e      	cmp	r3, #46	; 0x2e
 800ba2a:	d10c      	bne.n	800ba46 <_vfiprintf_r+0x15a>
 800ba2c:	7863      	ldrb	r3, [r4, #1]
 800ba2e:	2b2a      	cmp	r3, #42	; 0x2a
 800ba30:	d134      	bne.n	800ba9c <_vfiprintf_r+0x1b0>
 800ba32:	9b03      	ldr	r3, [sp, #12]
 800ba34:	1d1a      	adds	r2, r3, #4
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	9203      	str	r2, [sp, #12]
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	bfb8      	it	lt
 800ba3e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800ba42:	3402      	adds	r4, #2
 800ba44:	9305      	str	r3, [sp, #20]
 800ba46:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800bb1c <_vfiprintf_r+0x230>
 800ba4a:	7821      	ldrb	r1, [r4, #0]
 800ba4c:	2203      	movs	r2, #3
 800ba4e:	4650      	mov	r0, sl
 800ba50:	f7f4 fbce 	bl	80001f0 <memchr>
 800ba54:	b138      	cbz	r0, 800ba66 <_vfiprintf_r+0x17a>
 800ba56:	9b04      	ldr	r3, [sp, #16]
 800ba58:	eba0 000a 	sub.w	r0, r0, sl
 800ba5c:	2240      	movs	r2, #64	; 0x40
 800ba5e:	4082      	lsls	r2, r0
 800ba60:	4313      	orrs	r3, r2
 800ba62:	3401      	adds	r4, #1
 800ba64:	9304      	str	r3, [sp, #16]
 800ba66:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba6a:	4829      	ldr	r0, [pc, #164]	; (800bb10 <_vfiprintf_r+0x224>)
 800ba6c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ba70:	2206      	movs	r2, #6
 800ba72:	f7f4 fbbd 	bl	80001f0 <memchr>
 800ba76:	2800      	cmp	r0, #0
 800ba78:	d03f      	beq.n	800bafa <_vfiprintf_r+0x20e>
 800ba7a:	4b26      	ldr	r3, [pc, #152]	; (800bb14 <_vfiprintf_r+0x228>)
 800ba7c:	bb1b      	cbnz	r3, 800bac6 <_vfiprintf_r+0x1da>
 800ba7e:	9b03      	ldr	r3, [sp, #12]
 800ba80:	3307      	adds	r3, #7
 800ba82:	f023 0307 	bic.w	r3, r3, #7
 800ba86:	3308      	adds	r3, #8
 800ba88:	9303      	str	r3, [sp, #12]
 800ba8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba8c:	443b      	add	r3, r7
 800ba8e:	9309      	str	r3, [sp, #36]	; 0x24
 800ba90:	e768      	b.n	800b964 <_vfiprintf_r+0x78>
 800ba92:	fb0c 3202 	mla	r2, ip, r2, r3
 800ba96:	460c      	mov	r4, r1
 800ba98:	2001      	movs	r0, #1
 800ba9a:	e7a6      	b.n	800b9ea <_vfiprintf_r+0xfe>
 800ba9c:	2300      	movs	r3, #0
 800ba9e:	3401      	adds	r4, #1
 800baa0:	9305      	str	r3, [sp, #20]
 800baa2:	4619      	mov	r1, r3
 800baa4:	f04f 0c0a 	mov.w	ip, #10
 800baa8:	4620      	mov	r0, r4
 800baaa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800baae:	3a30      	subs	r2, #48	; 0x30
 800bab0:	2a09      	cmp	r2, #9
 800bab2:	d903      	bls.n	800babc <_vfiprintf_r+0x1d0>
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d0c6      	beq.n	800ba46 <_vfiprintf_r+0x15a>
 800bab8:	9105      	str	r1, [sp, #20]
 800baba:	e7c4      	b.n	800ba46 <_vfiprintf_r+0x15a>
 800babc:	fb0c 2101 	mla	r1, ip, r1, r2
 800bac0:	4604      	mov	r4, r0
 800bac2:	2301      	movs	r3, #1
 800bac4:	e7f0      	b.n	800baa8 <_vfiprintf_r+0x1bc>
 800bac6:	ab03      	add	r3, sp, #12
 800bac8:	9300      	str	r3, [sp, #0]
 800baca:	462a      	mov	r2, r5
 800bacc:	4b12      	ldr	r3, [pc, #72]	; (800bb18 <_vfiprintf_r+0x22c>)
 800bace:	a904      	add	r1, sp, #16
 800bad0:	4630      	mov	r0, r6
 800bad2:	f3af 8000 	nop.w
 800bad6:	4607      	mov	r7, r0
 800bad8:	1c78      	adds	r0, r7, #1
 800bada:	d1d6      	bne.n	800ba8a <_vfiprintf_r+0x19e>
 800badc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bade:	07d9      	lsls	r1, r3, #31
 800bae0:	d405      	bmi.n	800baee <_vfiprintf_r+0x202>
 800bae2:	89ab      	ldrh	r3, [r5, #12]
 800bae4:	059a      	lsls	r2, r3, #22
 800bae6:	d402      	bmi.n	800baee <_vfiprintf_r+0x202>
 800bae8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800baea:	f7ff fc83 	bl	800b3f4 <__retarget_lock_release_recursive>
 800baee:	89ab      	ldrh	r3, [r5, #12]
 800baf0:	065b      	lsls	r3, r3, #25
 800baf2:	f53f af1d 	bmi.w	800b930 <_vfiprintf_r+0x44>
 800baf6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800baf8:	e71c      	b.n	800b934 <_vfiprintf_r+0x48>
 800bafa:	ab03      	add	r3, sp, #12
 800bafc:	9300      	str	r3, [sp, #0]
 800bafe:	462a      	mov	r2, r5
 800bb00:	4b05      	ldr	r3, [pc, #20]	; (800bb18 <_vfiprintf_r+0x22c>)
 800bb02:	a904      	add	r1, sp, #16
 800bb04:	4630      	mov	r0, r6
 800bb06:	f000 f879 	bl	800bbfc <_printf_i>
 800bb0a:	e7e4      	b.n	800bad6 <_vfiprintf_r+0x1ea>
 800bb0c:	0800cdb8 	.word	0x0800cdb8
 800bb10:	0800cdc2 	.word	0x0800cdc2
 800bb14:	00000000 	.word	0x00000000
 800bb18:	0800b8c7 	.word	0x0800b8c7
 800bb1c:	0800cdbe 	.word	0x0800cdbe

0800bb20 <_printf_common>:
 800bb20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb24:	4616      	mov	r6, r2
 800bb26:	4699      	mov	r9, r3
 800bb28:	688a      	ldr	r2, [r1, #8]
 800bb2a:	690b      	ldr	r3, [r1, #16]
 800bb2c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bb30:	4293      	cmp	r3, r2
 800bb32:	bfb8      	it	lt
 800bb34:	4613      	movlt	r3, r2
 800bb36:	6033      	str	r3, [r6, #0]
 800bb38:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bb3c:	4607      	mov	r7, r0
 800bb3e:	460c      	mov	r4, r1
 800bb40:	b10a      	cbz	r2, 800bb46 <_printf_common+0x26>
 800bb42:	3301      	adds	r3, #1
 800bb44:	6033      	str	r3, [r6, #0]
 800bb46:	6823      	ldr	r3, [r4, #0]
 800bb48:	0699      	lsls	r1, r3, #26
 800bb4a:	bf42      	ittt	mi
 800bb4c:	6833      	ldrmi	r3, [r6, #0]
 800bb4e:	3302      	addmi	r3, #2
 800bb50:	6033      	strmi	r3, [r6, #0]
 800bb52:	6825      	ldr	r5, [r4, #0]
 800bb54:	f015 0506 	ands.w	r5, r5, #6
 800bb58:	d106      	bne.n	800bb68 <_printf_common+0x48>
 800bb5a:	f104 0a19 	add.w	sl, r4, #25
 800bb5e:	68e3      	ldr	r3, [r4, #12]
 800bb60:	6832      	ldr	r2, [r6, #0]
 800bb62:	1a9b      	subs	r3, r3, r2
 800bb64:	42ab      	cmp	r3, r5
 800bb66:	dc26      	bgt.n	800bbb6 <_printf_common+0x96>
 800bb68:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bb6c:	1e13      	subs	r3, r2, #0
 800bb6e:	6822      	ldr	r2, [r4, #0]
 800bb70:	bf18      	it	ne
 800bb72:	2301      	movne	r3, #1
 800bb74:	0692      	lsls	r2, r2, #26
 800bb76:	d42b      	bmi.n	800bbd0 <_printf_common+0xb0>
 800bb78:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bb7c:	4649      	mov	r1, r9
 800bb7e:	4638      	mov	r0, r7
 800bb80:	47c0      	blx	r8
 800bb82:	3001      	adds	r0, #1
 800bb84:	d01e      	beq.n	800bbc4 <_printf_common+0xa4>
 800bb86:	6823      	ldr	r3, [r4, #0]
 800bb88:	6922      	ldr	r2, [r4, #16]
 800bb8a:	f003 0306 	and.w	r3, r3, #6
 800bb8e:	2b04      	cmp	r3, #4
 800bb90:	bf02      	ittt	eq
 800bb92:	68e5      	ldreq	r5, [r4, #12]
 800bb94:	6833      	ldreq	r3, [r6, #0]
 800bb96:	1aed      	subeq	r5, r5, r3
 800bb98:	68a3      	ldr	r3, [r4, #8]
 800bb9a:	bf0c      	ite	eq
 800bb9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bba0:	2500      	movne	r5, #0
 800bba2:	4293      	cmp	r3, r2
 800bba4:	bfc4      	itt	gt
 800bba6:	1a9b      	subgt	r3, r3, r2
 800bba8:	18ed      	addgt	r5, r5, r3
 800bbaa:	2600      	movs	r6, #0
 800bbac:	341a      	adds	r4, #26
 800bbae:	42b5      	cmp	r5, r6
 800bbb0:	d11a      	bne.n	800bbe8 <_printf_common+0xc8>
 800bbb2:	2000      	movs	r0, #0
 800bbb4:	e008      	b.n	800bbc8 <_printf_common+0xa8>
 800bbb6:	2301      	movs	r3, #1
 800bbb8:	4652      	mov	r2, sl
 800bbba:	4649      	mov	r1, r9
 800bbbc:	4638      	mov	r0, r7
 800bbbe:	47c0      	blx	r8
 800bbc0:	3001      	adds	r0, #1
 800bbc2:	d103      	bne.n	800bbcc <_printf_common+0xac>
 800bbc4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bbc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbcc:	3501      	adds	r5, #1
 800bbce:	e7c6      	b.n	800bb5e <_printf_common+0x3e>
 800bbd0:	18e1      	adds	r1, r4, r3
 800bbd2:	1c5a      	adds	r2, r3, #1
 800bbd4:	2030      	movs	r0, #48	; 0x30
 800bbd6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bbda:	4422      	add	r2, r4
 800bbdc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bbe0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bbe4:	3302      	adds	r3, #2
 800bbe6:	e7c7      	b.n	800bb78 <_printf_common+0x58>
 800bbe8:	2301      	movs	r3, #1
 800bbea:	4622      	mov	r2, r4
 800bbec:	4649      	mov	r1, r9
 800bbee:	4638      	mov	r0, r7
 800bbf0:	47c0      	blx	r8
 800bbf2:	3001      	adds	r0, #1
 800bbf4:	d0e6      	beq.n	800bbc4 <_printf_common+0xa4>
 800bbf6:	3601      	adds	r6, #1
 800bbf8:	e7d9      	b.n	800bbae <_printf_common+0x8e>
	...

0800bbfc <_printf_i>:
 800bbfc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bc00:	7e0f      	ldrb	r7, [r1, #24]
 800bc02:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bc04:	2f78      	cmp	r7, #120	; 0x78
 800bc06:	4691      	mov	r9, r2
 800bc08:	4680      	mov	r8, r0
 800bc0a:	460c      	mov	r4, r1
 800bc0c:	469a      	mov	sl, r3
 800bc0e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800bc12:	d807      	bhi.n	800bc24 <_printf_i+0x28>
 800bc14:	2f62      	cmp	r7, #98	; 0x62
 800bc16:	d80a      	bhi.n	800bc2e <_printf_i+0x32>
 800bc18:	2f00      	cmp	r7, #0
 800bc1a:	f000 80d4 	beq.w	800bdc6 <_printf_i+0x1ca>
 800bc1e:	2f58      	cmp	r7, #88	; 0x58
 800bc20:	f000 80c0 	beq.w	800bda4 <_printf_i+0x1a8>
 800bc24:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bc28:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bc2c:	e03a      	b.n	800bca4 <_printf_i+0xa8>
 800bc2e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bc32:	2b15      	cmp	r3, #21
 800bc34:	d8f6      	bhi.n	800bc24 <_printf_i+0x28>
 800bc36:	a101      	add	r1, pc, #4	; (adr r1, 800bc3c <_printf_i+0x40>)
 800bc38:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bc3c:	0800bc95 	.word	0x0800bc95
 800bc40:	0800bca9 	.word	0x0800bca9
 800bc44:	0800bc25 	.word	0x0800bc25
 800bc48:	0800bc25 	.word	0x0800bc25
 800bc4c:	0800bc25 	.word	0x0800bc25
 800bc50:	0800bc25 	.word	0x0800bc25
 800bc54:	0800bca9 	.word	0x0800bca9
 800bc58:	0800bc25 	.word	0x0800bc25
 800bc5c:	0800bc25 	.word	0x0800bc25
 800bc60:	0800bc25 	.word	0x0800bc25
 800bc64:	0800bc25 	.word	0x0800bc25
 800bc68:	0800bdad 	.word	0x0800bdad
 800bc6c:	0800bcd5 	.word	0x0800bcd5
 800bc70:	0800bd67 	.word	0x0800bd67
 800bc74:	0800bc25 	.word	0x0800bc25
 800bc78:	0800bc25 	.word	0x0800bc25
 800bc7c:	0800bdcf 	.word	0x0800bdcf
 800bc80:	0800bc25 	.word	0x0800bc25
 800bc84:	0800bcd5 	.word	0x0800bcd5
 800bc88:	0800bc25 	.word	0x0800bc25
 800bc8c:	0800bc25 	.word	0x0800bc25
 800bc90:	0800bd6f 	.word	0x0800bd6f
 800bc94:	682b      	ldr	r3, [r5, #0]
 800bc96:	1d1a      	adds	r2, r3, #4
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	602a      	str	r2, [r5, #0]
 800bc9c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bca0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bca4:	2301      	movs	r3, #1
 800bca6:	e09f      	b.n	800bde8 <_printf_i+0x1ec>
 800bca8:	6820      	ldr	r0, [r4, #0]
 800bcaa:	682b      	ldr	r3, [r5, #0]
 800bcac:	0607      	lsls	r7, r0, #24
 800bcae:	f103 0104 	add.w	r1, r3, #4
 800bcb2:	6029      	str	r1, [r5, #0]
 800bcb4:	d501      	bpl.n	800bcba <_printf_i+0xbe>
 800bcb6:	681e      	ldr	r6, [r3, #0]
 800bcb8:	e003      	b.n	800bcc2 <_printf_i+0xc6>
 800bcba:	0646      	lsls	r6, r0, #25
 800bcbc:	d5fb      	bpl.n	800bcb6 <_printf_i+0xba>
 800bcbe:	f9b3 6000 	ldrsh.w	r6, [r3]
 800bcc2:	2e00      	cmp	r6, #0
 800bcc4:	da03      	bge.n	800bcce <_printf_i+0xd2>
 800bcc6:	232d      	movs	r3, #45	; 0x2d
 800bcc8:	4276      	negs	r6, r6
 800bcca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bcce:	485a      	ldr	r0, [pc, #360]	; (800be38 <_printf_i+0x23c>)
 800bcd0:	230a      	movs	r3, #10
 800bcd2:	e012      	b.n	800bcfa <_printf_i+0xfe>
 800bcd4:	682b      	ldr	r3, [r5, #0]
 800bcd6:	6820      	ldr	r0, [r4, #0]
 800bcd8:	1d19      	adds	r1, r3, #4
 800bcda:	6029      	str	r1, [r5, #0]
 800bcdc:	0605      	lsls	r5, r0, #24
 800bcde:	d501      	bpl.n	800bce4 <_printf_i+0xe8>
 800bce0:	681e      	ldr	r6, [r3, #0]
 800bce2:	e002      	b.n	800bcea <_printf_i+0xee>
 800bce4:	0641      	lsls	r1, r0, #25
 800bce6:	d5fb      	bpl.n	800bce0 <_printf_i+0xe4>
 800bce8:	881e      	ldrh	r6, [r3, #0]
 800bcea:	4853      	ldr	r0, [pc, #332]	; (800be38 <_printf_i+0x23c>)
 800bcec:	2f6f      	cmp	r7, #111	; 0x6f
 800bcee:	bf0c      	ite	eq
 800bcf0:	2308      	moveq	r3, #8
 800bcf2:	230a      	movne	r3, #10
 800bcf4:	2100      	movs	r1, #0
 800bcf6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bcfa:	6865      	ldr	r5, [r4, #4]
 800bcfc:	60a5      	str	r5, [r4, #8]
 800bcfe:	2d00      	cmp	r5, #0
 800bd00:	bfa2      	ittt	ge
 800bd02:	6821      	ldrge	r1, [r4, #0]
 800bd04:	f021 0104 	bicge.w	r1, r1, #4
 800bd08:	6021      	strge	r1, [r4, #0]
 800bd0a:	b90e      	cbnz	r6, 800bd10 <_printf_i+0x114>
 800bd0c:	2d00      	cmp	r5, #0
 800bd0e:	d04b      	beq.n	800bda8 <_printf_i+0x1ac>
 800bd10:	4615      	mov	r5, r2
 800bd12:	fbb6 f1f3 	udiv	r1, r6, r3
 800bd16:	fb03 6711 	mls	r7, r3, r1, r6
 800bd1a:	5dc7      	ldrb	r7, [r0, r7]
 800bd1c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800bd20:	4637      	mov	r7, r6
 800bd22:	42bb      	cmp	r3, r7
 800bd24:	460e      	mov	r6, r1
 800bd26:	d9f4      	bls.n	800bd12 <_printf_i+0x116>
 800bd28:	2b08      	cmp	r3, #8
 800bd2a:	d10b      	bne.n	800bd44 <_printf_i+0x148>
 800bd2c:	6823      	ldr	r3, [r4, #0]
 800bd2e:	07de      	lsls	r6, r3, #31
 800bd30:	d508      	bpl.n	800bd44 <_printf_i+0x148>
 800bd32:	6923      	ldr	r3, [r4, #16]
 800bd34:	6861      	ldr	r1, [r4, #4]
 800bd36:	4299      	cmp	r1, r3
 800bd38:	bfde      	ittt	le
 800bd3a:	2330      	movle	r3, #48	; 0x30
 800bd3c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800bd40:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800bd44:	1b52      	subs	r2, r2, r5
 800bd46:	6122      	str	r2, [r4, #16]
 800bd48:	f8cd a000 	str.w	sl, [sp]
 800bd4c:	464b      	mov	r3, r9
 800bd4e:	aa03      	add	r2, sp, #12
 800bd50:	4621      	mov	r1, r4
 800bd52:	4640      	mov	r0, r8
 800bd54:	f7ff fee4 	bl	800bb20 <_printf_common>
 800bd58:	3001      	adds	r0, #1
 800bd5a:	d14a      	bne.n	800bdf2 <_printf_i+0x1f6>
 800bd5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bd60:	b004      	add	sp, #16
 800bd62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd66:	6823      	ldr	r3, [r4, #0]
 800bd68:	f043 0320 	orr.w	r3, r3, #32
 800bd6c:	6023      	str	r3, [r4, #0]
 800bd6e:	4833      	ldr	r0, [pc, #204]	; (800be3c <_printf_i+0x240>)
 800bd70:	2778      	movs	r7, #120	; 0x78
 800bd72:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800bd76:	6823      	ldr	r3, [r4, #0]
 800bd78:	6829      	ldr	r1, [r5, #0]
 800bd7a:	061f      	lsls	r7, r3, #24
 800bd7c:	f851 6b04 	ldr.w	r6, [r1], #4
 800bd80:	d402      	bmi.n	800bd88 <_printf_i+0x18c>
 800bd82:	065f      	lsls	r7, r3, #25
 800bd84:	bf48      	it	mi
 800bd86:	b2b6      	uxthmi	r6, r6
 800bd88:	07df      	lsls	r7, r3, #31
 800bd8a:	bf48      	it	mi
 800bd8c:	f043 0320 	orrmi.w	r3, r3, #32
 800bd90:	6029      	str	r1, [r5, #0]
 800bd92:	bf48      	it	mi
 800bd94:	6023      	strmi	r3, [r4, #0]
 800bd96:	b91e      	cbnz	r6, 800bda0 <_printf_i+0x1a4>
 800bd98:	6823      	ldr	r3, [r4, #0]
 800bd9a:	f023 0320 	bic.w	r3, r3, #32
 800bd9e:	6023      	str	r3, [r4, #0]
 800bda0:	2310      	movs	r3, #16
 800bda2:	e7a7      	b.n	800bcf4 <_printf_i+0xf8>
 800bda4:	4824      	ldr	r0, [pc, #144]	; (800be38 <_printf_i+0x23c>)
 800bda6:	e7e4      	b.n	800bd72 <_printf_i+0x176>
 800bda8:	4615      	mov	r5, r2
 800bdaa:	e7bd      	b.n	800bd28 <_printf_i+0x12c>
 800bdac:	682b      	ldr	r3, [r5, #0]
 800bdae:	6826      	ldr	r6, [r4, #0]
 800bdb0:	6961      	ldr	r1, [r4, #20]
 800bdb2:	1d18      	adds	r0, r3, #4
 800bdb4:	6028      	str	r0, [r5, #0]
 800bdb6:	0635      	lsls	r5, r6, #24
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	d501      	bpl.n	800bdc0 <_printf_i+0x1c4>
 800bdbc:	6019      	str	r1, [r3, #0]
 800bdbe:	e002      	b.n	800bdc6 <_printf_i+0x1ca>
 800bdc0:	0670      	lsls	r0, r6, #25
 800bdc2:	d5fb      	bpl.n	800bdbc <_printf_i+0x1c0>
 800bdc4:	8019      	strh	r1, [r3, #0]
 800bdc6:	2300      	movs	r3, #0
 800bdc8:	6123      	str	r3, [r4, #16]
 800bdca:	4615      	mov	r5, r2
 800bdcc:	e7bc      	b.n	800bd48 <_printf_i+0x14c>
 800bdce:	682b      	ldr	r3, [r5, #0]
 800bdd0:	1d1a      	adds	r2, r3, #4
 800bdd2:	602a      	str	r2, [r5, #0]
 800bdd4:	681d      	ldr	r5, [r3, #0]
 800bdd6:	6862      	ldr	r2, [r4, #4]
 800bdd8:	2100      	movs	r1, #0
 800bdda:	4628      	mov	r0, r5
 800bddc:	f7f4 fa08 	bl	80001f0 <memchr>
 800bde0:	b108      	cbz	r0, 800bde6 <_printf_i+0x1ea>
 800bde2:	1b40      	subs	r0, r0, r5
 800bde4:	6060      	str	r0, [r4, #4]
 800bde6:	6863      	ldr	r3, [r4, #4]
 800bde8:	6123      	str	r3, [r4, #16]
 800bdea:	2300      	movs	r3, #0
 800bdec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bdf0:	e7aa      	b.n	800bd48 <_printf_i+0x14c>
 800bdf2:	6923      	ldr	r3, [r4, #16]
 800bdf4:	462a      	mov	r2, r5
 800bdf6:	4649      	mov	r1, r9
 800bdf8:	4640      	mov	r0, r8
 800bdfa:	47d0      	blx	sl
 800bdfc:	3001      	adds	r0, #1
 800bdfe:	d0ad      	beq.n	800bd5c <_printf_i+0x160>
 800be00:	6823      	ldr	r3, [r4, #0]
 800be02:	079b      	lsls	r3, r3, #30
 800be04:	d413      	bmi.n	800be2e <_printf_i+0x232>
 800be06:	68e0      	ldr	r0, [r4, #12]
 800be08:	9b03      	ldr	r3, [sp, #12]
 800be0a:	4298      	cmp	r0, r3
 800be0c:	bfb8      	it	lt
 800be0e:	4618      	movlt	r0, r3
 800be10:	e7a6      	b.n	800bd60 <_printf_i+0x164>
 800be12:	2301      	movs	r3, #1
 800be14:	4632      	mov	r2, r6
 800be16:	4649      	mov	r1, r9
 800be18:	4640      	mov	r0, r8
 800be1a:	47d0      	blx	sl
 800be1c:	3001      	adds	r0, #1
 800be1e:	d09d      	beq.n	800bd5c <_printf_i+0x160>
 800be20:	3501      	adds	r5, #1
 800be22:	68e3      	ldr	r3, [r4, #12]
 800be24:	9903      	ldr	r1, [sp, #12]
 800be26:	1a5b      	subs	r3, r3, r1
 800be28:	42ab      	cmp	r3, r5
 800be2a:	dcf2      	bgt.n	800be12 <_printf_i+0x216>
 800be2c:	e7eb      	b.n	800be06 <_printf_i+0x20a>
 800be2e:	2500      	movs	r5, #0
 800be30:	f104 0619 	add.w	r6, r4, #25
 800be34:	e7f5      	b.n	800be22 <_printf_i+0x226>
 800be36:	bf00      	nop
 800be38:	0800cdc9 	.word	0x0800cdc9
 800be3c:	0800cdda 	.word	0x0800cdda

0800be40 <__sflush_r>:
 800be40:	898a      	ldrh	r2, [r1, #12]
 800be42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be46:	4605      	mov	r5, r0
 800be48:	0710      	lsls	r0, r2, #28
 800be4a:	460c      	mov	r4, r1
 800be4c:	d458      	bmi.n	800bf00 <__sflush_r+0xc0>
 800be4e:	684b      	ldr	r3, [r1, #4]
 800be50:	2b00      	cmp	r3, #0
 800be52:	dc05      	bgt.n	800be60 <__sflush_r+0x20>
 800be54:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800be56:	2b00      	cmp	r3, #0
 800be58:	dc02      	bgt.n	800be60 <__sflush_r+0x20>
 800be5a:	2000      	movs	r0, #0
 800be5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be60:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800be62:	2e00      	cmp	r6, #0
 800be64:	d0f9      	beq.n	800be5a <__sflush_r+0x1a>
 800be66:	2300      	movs	r3, #0
 800be68:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800be6c:	682f      	ldr	r7, [r5, #0]
 800be6e:	6a21      	ldr	r1, [r4, #32]
 800be70:	602b      	str	r3, [r5, #0]
 800be72:	d032      	beq.n	800beda <__sflush_r+0x9a>
 800be74:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800be76:	89a3      	ldrh	r3, [r4, #12]
 800be78:	075a      	lsls	r2, r3, #29
 800be7a:	d505      	bpl.n	800be88 <__sflush_r+0x48>
 800be7c:	6863      	ldr	r3, [r4, #4]
 800be7e:	1ac0      	subs	r0, r0, r3
 800be80:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800be82:	b10b      	cbz	r3, 800be88 <__sflush_r+0x48>
 800be84:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800be86:	1ac0      	subs	r0, r0, r3
 800be88:	2300      	movs	r3, #0
 800be8a:	4602      	mov	r2, r0
 800be8c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800be8e:	6a21      	ldr	r1, [r4, #32]
 800be90:	4628      	mov	r0, r5
 800be92:	47b0      	blx	r6
 800be94:	1c43      	adds	r3, r0, #1
 800be96:	89a3      	ldrh	r3, [r4, #12]
 800be98:	d106      	bne.n	800bea8 <__sflush_r+0x68>
 800be9a:	6829      	ldr	r1, [r5, #0]
 800be9c:	291d      	cmp	r1, #29
 800be9e:	d82b      	bhi.n	800bef8 <__sflush_r+0xb8>
 800bea0:	4a29      	ldr	r2, [pc, #164]	; (800bf48 <__sflush_r+0x108>)
 800bea2:	410a      	asrs	r2, r1
 800bea4:	07d6      	lsls	r6, r2, #31
 800bea6:	d427      	bmi.n	800bef8 <__sflush_r+0xb8>
 800bea8:	2200      	movs	r2, #0
 800beaa:	6062      	str	r2, [r4, #4]
 800beac:	04d9      	lsls	r1, r3, #19
 800beae:	6922      	ldr	r2, [r4, #16]
 800beb0:	6022      	str	r2, [r4, #0]
 800beb2:	d504      	bpl.n	800bebe <__sflush_r+0x7e>
 800beb4:	1c42      	adds	r2, r0, #1
 800beb6:	d101      	bne.n	800bebc <__sflush_r+0x7c>
 800beb8:	682b      	ldr	r3, [r5, #0]
 800beba:	b903      	cbnz	r3, 800bebe <__sflush_r+0x7e>
 800bebc:	6560      	str	r0, [r4, #84]	; 0x54
 800bebe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bec0:	602f      	str	r7, [r5, #0]
 800bec2:	2900      	cmp	r1, #0
 800bec4:	d0c9      	beq.n	800be5a <__sflush_r+0x1a>
 800bec6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800beca:	4299      	cmp	r1, r3
 800becc:	d002      	beq.n	800bed4 <__sflush_r+0x94>
 800bece:	4628      	mov	r0, r5
 800bed0:	f7ff fa92 	bl	800b3f8 <_free_r>
 800bed4:	2000      	movs	r0, #0
 800bed6:	6360      	str	r0, [r4, #52]	; 0x34
 800bed8:	e7c0      	b.n	800be5c <__sflush_r+0x1c>
 800beda:	2301      	movs	r3, #1
 800bedc:	4628      	mov	r0, r5
 800bede:	47b0      	blx	r6
 800bee0:	1c41      	adds	r1, r0, #1
 800bee2:	d1c8      	bne.n	800be76 <__sflush_r+0x36>
 800bee4:	682b      	ldr	r3, [r5, #0]
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d0c5      	beq.n	800be76 <__sflush_r+0x36>
 800beea:	2b1d      	cmp	r3, #29
 800beec:	d001      	beq.n	800bef2 <__sflush_r+0xb2>
 800beee:	2b16      	cmp	r3, #22
 800bef0:	d101      	bne.n	800bef6 <__sflush_r+0xb6>
 800bef2:	602f      	str	r7, [r5, #0]
 800bef4:	e7b1      	b.n	800be5a <__sflush_r+0x1a>
 800bef6:	89a3      	ldrh	r3, [r4, #12]
 800bef8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800befc:	81a3      	strh	r3, [r4, #12]
 800befe:	e7ad      	b.n	800be5c <__sflush_r+0x1c>
 800bf00:	690f      	ldr	r7, [r1, #16]
 800bf02:	2f00      	cmp	r7, #0
 800bf04:	d0a9      	beq.n	800be5a <__sflush_r+0x1a>
 800bf06:	0793      	lsls	r3, r2, #30
 800bf08:	680e      	ldr	r6, [r1, #0]
 800bf0a:	bf08      	it	eq
 800bf0c:	694b      	ldreq	r3, [r1, #20]
 800bf0e:	600f      	str	r7, [r1, #0]
 800bf10:	bf18      	it	ne
 800bf12:	2300      	movne	r3, #0
 800bf14:	eba6 0807 	sub.w	r8, r6, r7
 800bf18:	608b      	str	r3, [r1, #8]
 800bf1a:	f1b8 0f00 	cmp.w	r8, #0
 800bf1e:	dd9c      	ble.n	800be5a <__sflush_r+0x1a>
 800bf20:	6a21      	ldr	r1, [r4, #32]
 800bf22:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bf24:	4643      	mov	r3, r8
 800bf26:	463a      	mov	r2, r7
 800bf28:	4628      	mov	r0, r5
 800bf2a:	47b0      	blx	r6
 800bf2c:	2800      	cmp	r0, #0
 800bf2e:	dc06      	bgt.n	800bf3e <__sflush_r+0xfe>
 800bf30:	89a3      	ldrh	r3, [r4, #12]
 800bf32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bf36:	81a3      	strh	r3, [r4, #12]
 800bf38:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bf3c:	e78e      	b.n	800be5c <__sflush_r+0x1c>
 800bf3e:	4407      	add	r7, r0
 800bf40:	eba8 0800 	sub.w	r8, r8, r0
 800bf44:	e7e9      	b.n	800bf1a <__sflush_r+0xda>
 800bf46:	bf00      	nop
 800bf48:	dfbffffe 	.word	0xdfbffffe

0800bf4c <_fflush_r>:
 800bf4c:	b538      	push	{r3, r4, r5, lr}
 800bf4e:	690b      	ldr	r3, [r1, #16]
 800bf50:	4605      	mov	r5, r0
 800bf52:	460c      	mov	r4, r1
 800bf54:	b913      	cbnz	r3, 800bf5c <_fflush_r+0x10>
 800bf56:	2500      	movs	r5, #0
 800bf58:	4628      	mov	r0, r5
 800bf5a:	bd38      	pop	{r3, r4, r5, pc}
 800bf5c:	b118      	cbz	r0, 800bf66 <_fflush_r+0x1a>
 800bf5e:	6a03      	ldr	r3, [r0, #32]
 800bf60:	b90b      	cbnz	r3, 800bf66 <_fflush_r+0x1a>
 800bf62:	f7ff f817 	bl	800af94 <__sinit>
 800bf66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d0f3      	beq.n	800bf56 <_fflush_r+0xa>
 800bf6e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bf70:	07d0      	lsls	r0, r2, #31
 800bf72:	d404      	bmi.n	800bf7e <_fflush_r+0x32>
 800bf74:	0599      	lsls	r1, r3, #22
 800bf76:	d402      	bmi.n	800bf7e <_fflush_r+0x32>
 800bf78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bf7a:	f7ff fa3a 	bl	800b3f2 <__retarget_lock_acquire_recursive>
 800bf7e:	4628      	mov	r0, r5
 800bf80:	4621      	mov	r1, r4
 800bf82:	f7ff ff5d 	bl	800be40 <__sflush_r>
 800bf86:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bf88:	07da      	lsls	r2, r3, #31
 800bf8a:	4605      	mov	r5, r0
 800bf8c:	d4e4      	bmi.n	800bf58 <_fflush_r+0xc>
 800bf8e:	89a3      	ldrh	r3, [r4, #12]
 800bf90:	059b      	lsls	r3, r3, #22
 800bf92:	d4e1      	bmi.n	800bf58 <_fflush_r+0xc>
 800bf94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bf96:	f7ff fa2d 	bl	800b3f4 <__retarget_lock_release_recursive>
 800bf9a:	e7dd      	b.n	800bf58 <_fflush_r+0xc>

0800bf9c <__swhatbuf_r>:
 800bf9c:	b570      	push	{r4, r5, r6, lr}
 800bf9e:	460c      	mov	r4, r1
 800bfa0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfa4:	2900      	cmp	r1, #0
 800bfa6:	b096      	sub	sp, #88	; 0x58
 800bfa8:	4615      	mov	r5, r2
 800bfaa:	461e      	mov	r6, r3
 800bfac:	da0d      	bge.n	800bfca <__swhatbuf_r+0x2e>
 800bfae:	89a3      	ldrh	r3, [r4, #12]
 800bfb0:	f013 0f80 	tst.w	r3, #128	; 0x80
 800bfb4:	f04f 0100 	mov.w	r1, #0
 800bfb8:	bf0c      	ite	eq
 800bfba:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800bfbe:	2340      	movne	r3, #64	; 0x40
 800bfc0:	2000      	movs	r0, #0
 800bfc2:	6031      	str	r1, [r6, #0]
 800bfc4:	602b      	str	r3, [r5, #0]
 800bfc6:	b016      	add	sp, #88	; 0x58
 800bfc8:	bd70      	pop	{r4, r5, r6, pc}
 800bfca:	466a      	mov	r2, sp
 800bfcc:	f000 f862 	bl	800c094 <_fstat_r>
 800bfd0:	2800      	cmp	r0, #0
 800bfd2:	dbec      	blt.n	800bfae <__swhatbuf_r+0x12>
 800bfd4:	9901      	ldr	r1, [sp, #4]
 800bfd6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800bfda:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800bfde:	4259      	negs	r1, r3
 800bfe0:	4159      	adcs	r1, r3
 800bfe2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bfe6:	e7eb      	b.n	800bfc0 <__swhatbuf_r+0x24>

0800bfe8 <__smakebuf_r>:
 800bfe8:	898b      	ldrh	r3, [r1, #12]
 800bfea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bfec:	079d      	lsls	r5, r3, #30
 800bfee:	4606      	mov	r6, r0
 800bff0:	460c      	mov	r4, r1
 800bff2:	d507      	bpl.n	800c004 <__smakebuf_r+0x1c>
 800bff4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bff8:	6023      	str	r3, [r4, #0]
 800bffa:	6123      	str	r3, [r4, #16]
 800bffc:	2301      	movs	r3, #1
 800bffe:	6163      	str	r3, [r4, #20]
 800c000:	b002      	add	sp, #8
 800c002:	bd70      	pop	{r4, r5, r6, pc}
 800c004:	ab01      	add	r3, sp, #4
 800c006:	466a      	mov	r2, sp
 800c008:	f7ff ffc8 	bl	800bf9c <__swhatbuf_r>
 800c00c:	9900      	ldr	r1, [sp, #0]
 800c00e:	4605      	mov	r5, r0
 800c010:	4630      	mov	r0, r6
 800c012:	f7ff fa5d 	bl	800b4d0 <_malloc_r>
 800c016:	b948      	cbnz	r0, 800c02c <__smakebuf_r+0x44>
 800c018:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c01c:	059a      	lsls	r2, r3, #22
 800c01e:	d4ef      	bmi.n	800c000 <__smakebuf_r+0x18>
 800c020:	f023 0303 	bic.w	r3, r3, #3
 800c024:	f043 0302 	orr.w	r3, r3, #2
 800c028:	81a3      	strh	r3, [r4, #12]
 800c02a:	e7e3      	b.n	800bff4 <__smakebuf_r+0xc>
 800c02c:	89a3      	ldrh	r3, [r4, #12]
 800c02e:	6020      	str	r0, [r4, #0]
 800c030:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c034:	81a3      	strh	r3, [r4, #12]
 800c036:	9b00      	ldr	r3, [sp, #0]
 800c038:	6163      	str	r3, [r4, #20]
 800c03a:	9b01      	ldr	r3, [sp, #4]
 800c03c:	6120      	str	r0, [r4, #16]
 800c03e:	b15b      	cbz	r3, 800c058 <__smakebuf_r+0x70>
 800c040:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c044:	4630      	mov	r0, r6
 800c046:	f000 f837 	bl	800c0b8 <_isatty_r>
 800c04a:	b128      	cbz	r0, 800c058 <__smakebuf_r+0x70>
 800c04c:	89a3      	ldrh	r3, [r4, #12]
 800c04e:	f023 0303 	bic.w	r3, r3, #3
 800c052:	f043 0301 	orr.w	r3, r3, #1
 800c056:	81a3      	strh	r3, [r4, #12]
 800c058:	89a3      	ldrh	r3, [r4, #12]
 800c05a:	431d      	orrs	r5, r3
 800c05c:	81a5      	strh	r5, [r4, #12]
 800c05e:	e7cf      	b.n	800c000 <__smakebuf_r+0x18>

0800c060 <memmove>:
 800c060:	4288      	cmp	r0, r1
 800c062:	b510      	push	{r4, lr}
 800c064:	eb01 0402 	add.w	r4, r1, r2
 800c068:	d902      	bls.n	800c070 <memmove+0x10>
 800c06a:	4284      	cmp	r4, r0
 800c06c:	4623      	mov	r3, r4
 800c06e:	d807      	bhi.n	800c080 <memmove+0x20>
 800c070:	1e43      	subs	r3, r0, #1
 800c072:	42a1      	cmp	r1, r4
 800c074:	d008      	beq.n	800c088 <memmove+0x28>
 800c076:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c07a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c07e:	e7f8      	b.n	800c072 <memmove+0x12>
 800c080:	4402      	add	r2, r0
 800c082:	4601      	mov	r1, r0
 800c084:	428a      	cmp	r2, r1
 800c086:	d100      	bne.n	800c08a <memmove+0x2a>
 800c088:	bd10      	pop	{r4, pc}
 800c08a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c08e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c092:	e7f7      	b.n	800c084 <memmove+0x24>

0800c094 <_fstat_r>:
 800c094:	b538      	push	{r3, r4, r5, lr}
 800c096:	4d07      	ldr	r5, [pc, #28]	; (800c0b4 <_fstat_r+0x20>)
 800c098:	2300      	movs	r3, #0
 800c09a:	4604      	mov	r4, r0
 800c09c:	4608      	mov	r0, r1
 800c09e:	4611      	mov	r1, r2
 800c0a0:	602b      	str	r3, [r5, #0]
 800c0a2:	f7f5 fbb4 	bl	800180e <_fstat>
 800c0a6:	1c43      	adds	r3, r0, #1
 800c0a8:	d102      	bne.n	800c0b0 <_fstat_r+0x1c>
 800c0aa:	682b      	ldr	r3, [r5, #0]
 800c0ac:	b103      	cbz	r3, 800c0b0 <_fstat_r+0x1c>
 800c0ae:	6023      	str	r3, [r4, #0]
 800c0b0:	bd38      	pop	{r3, r4, r5, pc}
 800c0b2:	bf00      	nop
 800c0b4:	20001b0c 	.word	0x20001b0c

0800c0b8 <_isatty_r>:
 800c0b8:	b538      	push	{r3, r4, r5, lr}
 800c0ba:	4d06      	ldr	r5, [pc, #24]	; (800c0d4 <_isatty_r+0x1c>)
 800c0bc:	2300      	movs	r3, #0
 800c0be:	4604      	mov	r4, r0
 800c0c0:	4608      	mov	r0, r1
 800c0c2:	602b      	str	r3, [r5, #0]
 800c0c4:	f7f5 fbb3 	bl	800182e <_isatty>
 800c0c8:	1c43      	adds	r3, r0, #1
 800c0ca:	d102      	bne.n	800c0d2 <_isatty_r+0x1a>
 800c0cc:	682b      	ldr	r3, [r5, #0]
 800c0ce:	b103      	cbz	r3, 800c0d2 <_isatty_r+0x1a>
 800c0d0:	6023      	str	r3, [r4, #0]
 800c0d2:	bd38      	pop	{r3, r4, r5, pc}
 800c0d4:	20001b0c 	.word	0x20001b0c

0800c0d8 <_sbrk_r>:
 800c0d8:	b538      	push	{r3, r4, r5, lr}
 800c0da:	4d06      	ldr	r5, [pc, #24]	; (800c0f4 <_sbrk_r+0x1c>)
 800c0dc:	2300      	movs	r3, #0
 800c0de:	4604      	mov	r4, r0
 800c0e0:	4608      	mov	r0, r1
 800c0e2:	602b      	str	r3, [r5, #0]
 800c0e4:	f7f5 fbbc 	bl	8001860 <_sbrk>
 800c0e8:	1c43      	adds	r3, r0, #1
 800c0ea:	d102      	bne.n	800c0f2 <_sbrk_r+0x1a>
 800c0ec:	682b      	ldr	r3, [r5, #0]
 800c0ee:	b103      	cbz	r3, 800c0f2 <_sbrk_r+0x1a>
 800c0f0:	6023      	str	r3, [r4, #0]
 800c0f2:	bd38      	pop	{r3, r4, r5, pc}
 800c0f4:	20001b0c 	.word	0x20001b0c

0800c0f8 <memcpy>:
 800c0f8:	440a      	add	r2, r1
 800c0fa:	4291      	cmp	r1, r2
 800c0fc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800c100:	d100      	bne.n	800c104 <memcpy+0xc>
 800c102:	4770      	bx	lr
 800c104:	b510      	push	{r4, lr}
 800c106:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c10a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c10e:	4291      	cmp	r1, r2
 800c110:	d1f9      	bne.n	800c106 <memcpy+0xe>
 800c112:	bd10      	pop	{r4, pc}

0800c114 <_realloc_r>:
 800c114:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c118:	4680      	mov	r8, r0
 800c11a:	4614      	mov	r4, r2
 800c11c:	460e      	mov	r6, r1
 800c11e:	b921      	cbnz	r1, 800c12a <_realloc_r+0x16>
 800c120:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c124:	4611      	mov	r1, r2
 800c126:	f7ff b9d3 	b.w	800b4d0 <_malloc_r>
 800c12a:	b92a      	cbnz	r2, 800c138 <_realloc_r+0x24>
 800c12c:	f7ff f964 	bl	800b3f8 <_free_r>
 800c130:	4625      	mov	r5, r4
 800c132:	4628      	mov	r0, r5
 800c134:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c138:	f000 f81b 	bl	800c172 <_malloc_usable_size_r>
 800c13c:	4284      	cmp	r4, r0
 800c13e:	4607      	mov	r7, r0
 800c140:	d802      	bhi.n	800c148 <_realloc_r+0x34>
 800c142:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c146:	d812      	bhi.n	800c16e <_realloc_r+0x5a>
 800c148:	4621      	mov	r1, r4
 800c14a:	4640      	mov	r0, r8
 800c14c:	f7ff f9c0 	bl	800b4d0 <_malloc_r>
 800c150:	4605      	mov	r5, r0
 800c152:	2800      	cmp	r0, #0
 800c154:	d0ed      	beq.n	800c132 <_realloc_r+0x1e>
 800c156:	42bc      	cmp	r4, r7
 800c158:	4622      	mov	r2, r4
 800c15a:	4631      	mov	r1, r6
 800c15c:	bf28      	it	cs
 800c15e:	463a      	movcs	r2, r7
 800c160:	f7ff ffca 	bl	800c0f8 <memcpy>
 800c164:	4631      	mov	r1, r6
 800c166:	4640      	mov	r0, r8
 800c168:	f7ff f946 	bl	800b3f8 <_free_r>
 800c16c:	e7e1      	b.n	800c132 <_realloc_r+0x1e>
 800c16e:	4635      	mov	r5, r6
 800c170:	e7df      	b.n	800c132 <_realloc_r+0x1e>

0800c172 <_malloc_usable_size_r>:
 800c172:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c176:	1f18      	subs	r0, r3, #4
 800c178:	2b00      	cmp	r3, #0
 800c17a:	bfbc      	itt	lt
 800c17c:	580b      	ldrlt	r3, [r1, r0]
 800c17e:	18c0      	addlt	r0, r0, r3
 800c180:	4770      	bx	lr

0800c182 <powf>:
 800c182:	b508      	push	{r3, lr}
 800c184:	ed2d 8b04 	vpush	{d8-d9}
 800c188:	eeb0 8a60 	vmov.f32	s16, s1
 800c18c:	eeb0 9a40 	vmov.f32	s18, s0
 800c190:	f000 f880 	bl	800c294 <__ieee754_powf>
 800c194:	eeb4 8a48 	vcmp.f32	s16, s16
 800c198:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c19c:	eef0 8a40 	vmov.f32	s17, s0
 800c1a0:	d63e      	bvs.n	800c220 <powf+0x9e>
 800c1a2:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800c1a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1aa:	d112      	bne.n	800c1d2 <powf+0x50>
 800c1ac:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800c1b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1b4:	d039      	beq.n	800c22a <powf+0xa8>
 800c1b6:	eeb0 0a48 	vmov.f32	s0, s16
 800c1ba:	f000 f839 	bl	800c230 <finitef>
 800c1be:	b378      	cbz	r0, 800c220 <powf+0x9e>
 800c1c0:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800c1c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1c8:	d52a      	bpl.n	800c220 <powf+0x9e>
 800c1ca:	f7ff f8e7 	bl	800b39c <__errno>
 800c1ce:	2322      	movs	r3, #34	; 0x22
 800c1d0:	e014      	b.n	800c1fc <powf+0x7a>
 800c1d2:	f000 f82d 	bl	800c230 <finitef>
 800c1d6:	b998      	cbnz	r0, 800c200 <powf+0x7e>
 800c1d8:	eeb0 0a49 	vmov.f32	s0, s18
 800c1dc:	f000 f828 	bl	800c230 <finitef>
 800c1e0:	b170      	cbz	r0, 800c200 <powf+0x7e>
 800c1e2:	eeb0 0a48 	vmov.f32	s0, s16
 800c1e6:	f000 f823 	bl	800c230 <finitef>
 800c1ea:	b148      	cbz	r0, 800c200 <powf+0x7e>
 800c1ec:	eef4 8a68 	vcmp.f32	s17, s17
 800c1f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1f4:	d7e9      	bvc.n	800c1ca <powf+0x48>
 800c1f6:	f7ff f8d1 	bl	800b39c <__errno>
 800c1fa:	2321      	movs	r3, #33	; 0x21
 800c1fc:	6003      	str	r3, [r0, #0]
 800c1fe:	e00f      	b.n	800c220 <powf+0x9e>
 800c200:	eef5 8a40 	vcmp.f32	s17, #0.0
 800c204:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c208:	d10a      	bne.n	800c220 <powf+0x9e>
 800c20a:	eeb0 0a49 	vmov.f32	s0, s18
 800c20e:	f000 f80f 	bl	800c230 <finitef>
 800c212:	b128      	cbz	r0, 800c220 <powf+0x9e>
 800c214:	eeb0 0a48 	vmov.f32	s0, s16
 800c218:	f000 f80a 	bl	800c230 <finitef>
 800c21c:	2800      	cmp	r0, #0
 800c21e:	d1d4      	bne.n	800c1ca <powf+0x48>
 800c220:	eeb0 0a68 	vmov.f32	s0, s17
 800c224:	ecbd 8b04 	vpop	{d8-d9}
 800c228:	bd08      	pop	{r3, pc}
 800c22a:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 800c22e:	e7f7      	b.n	800c220 <powf+0x9e>

0800c230 <finitef>:
 800c230:	b082      	sub	sp, #8
 800c232:	ed8d 0a01 	vstr	s0, [sp, #4]
 800c236:	9801      	ldr	r0, [sp, #4]
 800c238:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800c23c:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800c240:	bfac      	ite	ge
 800c242:	2000      	movge	r0, #0
 800c244:	2001      	movlt	r0, #1
 800c246:	b002      	add	sp, #8
 800c248:	4770      	bx	lr
	...

0800c24c <roundf>:
 800c24c:	ee10 0a10 	vmov	r0, s0
 800c250:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800c254:	3a7f      	subs	r2, #127	; 0x7f
 800c256:	2a16      	cmp	r2, #22
 800c258:	dc15      	bgt.n	800c286 <roundf+0x3a>
 800c25a:	2a00      	cmp	r2, #0
 800c25c:	da08      	bge.n	800c270 <roundf+0x24>
 800c25e:	3201      	adds	r2, #1
 800c260:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800c264:	d101      	bne.n	800c26a <roundf+0x1e>
 800c266:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 800c26a:	ee00 3a10 	vmov	s0, r3
 800c26e:	4770      	bx	lr
 800c270:	4907      	ldr	r1, [pc, #28]	; (800c290 <roundf+0x44>)
 800c272:	4111      	asrs	r1, r2
 800c274:	4208      	tst	r0, r1
 800c276:	d0fa      	beq.n	800c26e <roundf+0x22>
 800c278:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800c27c:	4113      	asrs	r3, r2
 800c27e:	4403      	add	r3, r0
 800c280:	ea23 0301 	bic.w	r3, r3, r1
 800c284:	e7f1      	b.n	800c26a <roundf+0x1e>
 800c286:	2a80      	cmp	r2, #128	; 0x80
 800c288:	d1f1      	bne.n	800c26e <roundf+0x22>
 800c28a:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c28e:	4770      	bx	lr
 800c290:	007fffff 	.word	0x007fffff

0800c294 <__ieee754_powf>:
 800c294:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c298:	ee10 4a90 	vmov	r4, s1
 800c29c:	f034 4800 	bics.w	r8, r4, #2147483648	; 0x80000000
 800c2a0:	ed2d 8b02 	vpush	{d8}
 800c2a4:	ee10 7a10 	vmov	r7, s0
 800c2a8:	eeb0 8a40 	vmov.f32	s16, s0
 800c2ac:	eef0 8a60 	vmov.f32	s17, s1
 800c2b0:	d10c      	bne.n	800c2cc <__ieee754_powf+0x38>
 800c2b2:	f487 0780 	eor.w	r7, r7, #4194304	; 0x400000
 800c2b6:	007f      	lsls	r7, r7, #1
 800c2b8:	f517 0f00 	cmn.w	r7, #8388608	; 0x800000
 800c2bc:	f240 8292 	bls.w	800c7e4 <__ieee754_powf+0x550>
 800c2c0:	ee38 0a28 	vadd.f32	s0, s16, s17
 800c2c4:	ecbd 8b02 	vpop	{d8}
 800c2c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2cc:	f027 4500 	bic.w	r5, r7, #2147483648	; 0x80000000
 800c2d0:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800c2d4:	dcf4      	bgt.n	800c2c0 <__ieee754_powf+0x2c>
 800c2d6:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 800c2da:	dd08      	ble.n	800c2ee <__ieee754_powf+0x5a>
 800c2dc:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800c2e0:	d1ee      	bne.n	800c2c0 <__ieee754_powf+0x2c>
 800c2e2:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 800c2e6:	0064      	lsls	r4, r4, #1
 800c2e8:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 800c2ec:	e7e6      	b.n	800c2bc <__ieee754_powf+0x28>
 800c2ee:	2f00      	cmp	r7, #0
 800c2f0:	da20      	bge.n	800c334 <__ieee754_powf+0xa0>
 800c2f2:	f1b8 4f97 	cmp.w	r8, #1266679808	; 0x4b800000
 800c2f6:	da2d      	bge.n	800c354 <__ieee754_powf+0xc0>
 800c2f8:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 800c2fc:	f2c0 827b 	blt.w	800c7f6 <__ieee754_powf+0x562>
 800c300:	ea4f 53e8 	mov.w	r3, r8, asr #23
 800c304:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800c308:	fa48 f603 	asr.w	r6, r8, r3
 800c30c:	fa06 f303 	lsl.w	r3, r6, r3
 800c310:	4543      	cmp	r3, r8
 800c312:	f040 8270 	bne.w	800c7f6 <__ieee754_powf+0x562>
 800c316:	f006 0601 	and.w	r6, r6, #1
 800c31a:	f1c6 0602 	rsb	r6, r6, #2
 800c31e:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 800c322:	d11f      	bne.n	800c364 <__ieee754_powf+0xd0>
 800c324:	2c00      	cmp	r4, #0
 800c326:	f280 8263 	bge.w	800c7f0 <__ieee754_powf+0x55c>
 800c32a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800c32e:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800c332:	e7c7      	b.n	800c2c4 <__ieee754_powf+0x30>
 800c334:	2600      	movs	r6, #0
 800c336:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 800c33a:	d1f0      	bne.n	800c31e <__ieee754_powf+0x8a>
 800c33c:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
 800c340:	f000 8250 	beq.w	800c7e4 <__ieee754_powf+0x550>
 800c344:	dd08      	ble.n	800c358 <__ieee754_powf+0xc4>
 800c346:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 800c64c <__ieee754_powf+0x3b8>
 800c34a:	2c00      	cmp	r4, #0
 800c34c:	bfa8      	it	ge
 800c34e:	eeb0 0a68 	vmovge.f32	s0, s17
 800c352:	e7b7      	b.n	800c2c4 <__ieee754_powf+0x30>
 800c354:	2602      	movs	r6, #2
 800c356:	e7ee      	b.n	800c336 <__ieee754_powf+0xa2>
 800c358:	2c00      	cmp	r4, #0
 800c35a:	f280 8246 	bge.w	800c7ea <__ieee754_powf+0x556>
 800c35e:	eeb1 0a68 	vneg.f32	s0, s17
 800c362:	e7af      	b.n	800c2c4 <__ieee754_powf+0x30>
 800c364:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 800c368:	d102      	bne.n	800c370 <__ieee754_powf+0xdc>
 800c36a:	ee28 0a08 	vmul.f32	s0, s16, s16
 800c36e:	e7a9      	b.n	800c2c4 <__ieee754_powf+0x30>
 800c370:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 800c374:	eeb0 0a48 	vmov.f32	s0, s16
 800c378:	d107      	bne.n	800c38a <__ieee754_powf+0xf6>
 800c37a:	2f00      	cmp	r7, #0
 800c37c:	db05      	blt.n	800c38a <__ieee754_powf+0xf6>
 800c37e:	ecbd 8b02 	vpop	{d8}
 800c382:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c386:	f000 badf 	b.w	800c948 <__ieee754_sqrtf>
 800c38a:	f000 fa4d 	bl	800c828 <fabsf>
 800c38e:	b125      	cbz	r5, 800c39a <__ieee754_powf+0x106>
 800c390:	f027 4340 	bic.w	r3, r7, #3221225472	; 0xc0000000
 800c394:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800c398:	d115      	bne.n	800c3c6 <__ieee754_powf+0x132>
 800c39a:	2c00      	cmp	r4, #0
 800c39c:	bfbc      	itt	lt
 800c39e:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 800c3a2:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800c3a6:	2f00      	cmp	r7, #0
 800c3a8:	da8c      	bge.n	800c2c4 <__ieee754_powf+0x30>
 800c3aa:	f1a5 557e 	sub.w	r5, r5, #1065353216	; 0x3f800000
 800c3ae:	4335      	orrs	r5, r6
 800c3b0:	d104      	bne.n	800c3bc <__ieee754_powf+0x128>
 800c3b2:	ee70 7a40 	vsub.f32	s15, s0, s0
 800c3b6:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800c3ba:	e783      	b.n	800c2c4 <__ieee754_powf+0x30>
 800c3bc:	2e01      	cmp	r6, #1
 800c3be:	d181      	bne.n	800c2c4 <__ieee754_powf+0x30>
 800c3c0:	eeb1 0a40 	vneg.f32	s0, s0
 800c3c4:	e77e      	b.n	800c2c4 <__ieee754_powf+0x30>
 800c3c6:	0ff8      	lsrs	r0, r7, #31
 800c3c8:	3801      	subs	r0, #1
 800c3ca:	ea56 0300 	orrs.w	r3, r6, r0
 800c3ce:	d104      	bne.n	800c3da <__ieee754_powf+0x146>
 800c3d0:	ee38 8a48 	vsub.f32	s16, s16, s16
 800c3d4:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800c3d8:	e774      	b.n	800c2c4 <__ieee754_powf+0x30>
 800c3da:	f1b8 4f9a 	cmp.w	r8, #1291845632	; 0x4d000000
 800c3de:	dd73      	ble.n	800c4c8 <__ieee754_powf+0x234>
 800c3e0:	4b9b      	ldr	r3, [pc, #620]	; (800c650 <__ieee754_powf+0x3bc>)
 800c3e2:	429d      	cmp	r5, r3
 800c3e4:	dc08      	bgt.n	800c3f8 <__ieee754_powf+0x164>
 800c3e6:	2c00      	cmp	r4, #0
 800c3e8:	da0b      	bge.n	800c402 <__ieee754_powf+0x16e>
 800c3ea:	2000      	movs	r0, #0
 800c3ec:	ecbd 8b02 	vpop	{d8}
 800c3f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c3f4:	f000 baa2 	b.w	800c93c <__math_oflowf>
 800c3f8:	4b96      	ldr	r3, [pc, #600]	; (800c654 <__ieee754_powf+0x3c0>)
 800c3fa:	429d      	cmp	r5, r3
 800c3fc:	dd08      	ble.n	800c410 <__ieee754_powf+0x17c>
 800c3fe:	2c00      	cmp	r4, #0
 800c400:	dcf3      	bgt.n	800c3ea <__ieee754_powf+0x156>
 800c402:	2000      	movs	r0, #0
 800c404:	ecbd 8b02 	vpop	{d8}
 800c408:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c40c:	f000 ba90 	b.w	800c930 <__math_uflowf>
 800c410:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800c414:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c418:	eddf 6a8f 	vldr	s13, [pc, #572]	; 800c658 <__ieee754_powf+0x3c4>
 800c41c:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800c420:	eee0 6a67 	vfms.f32	s13, s0, s15
 800c424:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800c428:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800c42c:	ee20 7a00 	vmul.f32	s14, s0, s0
 800c430:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c434:	eddf 7a89 	vldr	s15, [pc, #548]	; 800c65c <__ieee754_powf+0x3c8>
 800c438:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800c43c:	ed9f 7a88 	vldr	s14, [pc, #544]	; 800c660 <__ieee754_powf+0x3cc>
 800c440:	eee0 7a07 	vfma.f32	s15, s0, s14
 800c444:	ed9f 7a87 	vldr	s14, [pc, #540]	; 800c664 <__ieee754_powf+0x3d0>
 800c448:	eef0 6a67 	vmov.f32	s13, s15
 800c44c:	eee0 6a07 	vfma.f32	s13, s0, s14
 800c450:	ee16 3a90 	vmov	r3, s13
 800c454:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800c458:	f023 030f 	bic.w	r3, r3, #15
 800c45c:	ee06 3a90 	vmov	s13, r3
 800c460:	eee0 6a47 	vfms.f32	s13, s0, s14
 800c464:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c468:	3e01      	subs	r6, #1
 800c46a:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
 800c46e:	4306      	orrs	r6, r0
 800c470:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800c474:	f024 040f 	bic.w	r4, r4, #15
 800c478:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800c47c:	bf08      	it	eq
 800c47e:	eeb0 8a47 	vmoveq.f32	s16, s14
 800c482:	ee07 4a10 	vmov	s14, r4
 800c486:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800c48a:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800c48e:	ee07 3a90 	vmov	s15, r3
 800c492:	eee7 0a27 	vfma.f32	s1, s14, s15
 800c496:	ee07 4a10 	vmov	s14, r4
 800c49a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c49e:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800c4a2:	ee17 1a10 	vmov	r1, s14
 800c4a6:	2900      	cmp	r1, #0
 800c4a8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c4ac:	f340 817c 	ble.w	800c7a8 <__ieee754_powf+0x514>
 800c4b0:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 800c4b4:	f340 80f8 	ble.w	800c6a8 <__ieee754_powf+0x414>
 800c4b8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800c4bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4c0:	bf4c      	ite	mi
 800c4c2:	2001      	movmi	r0, #1
 800c4c4:	2000      	movpl	r0, #0
 800c4c6:	e791      	b.n	800c3ec <__ieee754_powf+0x158>
 800c4c8:	f017 4fff 	tst.w	r7, #2139095040	; 0x7f800000
 800c4cc:	bf01      	itttt	eq
 800c4ce:	eddf 7a66 	vldreq	s15, [pc, #408]	; 800c668 <__ieee754_powf+0x3d4>
 800c4d2:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800c4d6:	f06f 0317 	mvneq.w	r3, #23
 800c4da:	ee17 5a90 	vmoveq	r5, s15
 800c4de:	ea4f 52e5 	mov.w	r2, r5, asr #23
 800c4e2:	bf18      	it	ne
 800c4e4:	2300      	movne	r3, #0
 800c4e6:	3a7f      	subs	r2, #127	; 0x7f
 800c4e8:	441a      	add	r2, r3
 800c4ea:	4b60      	ldr	r3, [pc, #384]	; (800c66c <__ieee754_powf+0x3d8>)
 800c4ec:	f3c5 0516 	ubfx	r5, r5, #0, #23
 800c4f0:	429d      	cmp	r5, r3
 800c4f2:	f045 517e 	orr.w	r1, r5, #1065353216	; 0x3f800000
 800c4f6:	dd06      	ble.n	800c506 <__ieee754_powf+0x272>
 800c4f8:	4b5d      	ldr	r3, [pc, #372]	; (800c670 <__ieee754_powf+0x3dc>)
 800c4fa:	429d      	cmp	r5, r3
 800c4fc:	f340 80a4 	ble.w	800c648 <__ieee754_powf+0x3b4>
 800c500:	3201      	adds	r2, #1
 800c502:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 800c506:	2500      	movs	r5, #0
 800c508:	4b5a      	ldr	r3, [pc, #360]	; (800c674 <__ieee754_powf+0x3e0>)
 800c50a:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 800c50e:	ee07 1a10 	vmov	s14, r1
 800c512:	edd3 5a00 	vldr	s11, [r3]
 800c516:	4b58      	ldr	r3, [pc, #352]	; (800c678 <__ieee754_powf+0x3e4>)
 800c518:	ee75 7a87 	vadd.f32	s15, s11, s14
 800c51c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c520:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800c524:	1049      	asrs	r1, r1, #1
 800c526:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 800c52a:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 800c52e:	eb01 5145 	add.w	r1, r1, r5, lsl #21
 800c532:	ee37 6a65 	vsub.f32	s12, s14, s11
 800c536:	ee07 1a90 	vmov	s15, r1
 800c53a:	ee26 5a24 	vmul.f32	s10, s12, s9
 800c53e:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800c542:	ee15 7a10 	vmov	r7, s10
 800c546:	401f      	ands	r7, r3
 800c548:	ee06 7a90 	vmov	s13, r7
 800c54c:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800c550:	ee37 7a65 	vsub.f32	s14, s14, s11
 800c554:	ee65 7a05 	vmul.f32	s15, s10, s10
 800c558:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800c55c:	eddf 5a47 	vldr	s11, [pc, #284]	; 800c67c <__ieee754_powf+0x3e8>
 800c560:	ed9f 7a47 	vldr	s14, [pc, #284]	; 800c680 <__ieee754_powf+0x3ec>
 800c564:	eee7 5a87 	vfma.f32	s11, s15, s14
 800c568:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800c684 <__ieee754_powf+0x3f0>
 800c56c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800c570:	eddf 5a39 	vldr	s11, [pc, #228]	; 800c658 <__ieee754_powf+0x3c4>
 800c574:	eee7 5a27 	vfma.f32	s11, s14, s15
 800c578:	ed9f 7a43 	vldr	s14, [pc, #268]	; 800c688 <__ieee754_powf+0x3f4>
 800c57c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800c580:	eddf 5a42 	vldr	s11, [pc, #264]	; 800c68c <__ieee754_powf+0x3f8>
 800c584:	ee26 6a24 	vmul.f32	s12, s12, s9
 800c588:	eee7 5a27 	vfma.f32	s11, s14, s15
 800c58c:	ee35 7a26 	vadd.f32	s14, s10, s13
 800c590:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800c594:	ee27 7a06 	vmul.f32	s14, s14, s12
 800c598:	eef0 7a08 	vmov.f32	s15, #8	; 0x40400000  3.0
 800c59c:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800c5a0:	eef0 5a67 	vmov.f32	s11, s15
 800c5a4:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800c5a8:	ee75 5a87 	vadd.f32	s11, s11, s14
 800c5ac:	ee15 1a90 	vmov	r1, s11
 800c5b0:	4019      	ands	r1, r3
 800c5b2:	ee05 1a90 	vmov	s11, r1
 800c5b6:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800c5ba:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800c5be:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c5c2:	ee67 7a85 	vmul.f32	s15, s15, s10
 800c5c6:	eee6 7a25 	vfma.f32	s15, s12, s11
 800c5ca:	eeb0 6a67 	vmov.f32	s12, s15
 800c5ce:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800c5d2:	ee16 1a10 	vmov	r1, s12
 800c5d6:	4019      	ands	r1, r3
 800c5d8:	ee07 1a10 	vmov	s14, r1
 800c5dc:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800c5e0:	ee06 1a10 	vmov	s12, r1
 800c5e4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c5e8:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800c690 <__ieee754_powf+0x3fc>
 800c5ec:	4929      	ldr	r1, [pc, #164]	; (800c694 <__ieee754_powf+0x400>)
 800c5ee:	eddf 5a2a 	vldr	s11, [pc, #168]	; 800c698 <__ieee754_powf+0x404>
 800c5f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c5f6:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800c69c <__ieee754_powf+0x408>
 800c5fa:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c5fe:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 800c602:	ed91 7a00 	vldr	s14, [r1]
 800c606:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c60a:	ee07 2a10 	vmov	s14, r2
 800c60e:	eef0 6a67 	vmov.f32	s13, s15
 800c612:	4a23      	ldr	r2, [pc, #140]	; (800c6a0 <__ieee754_powf+0x40c>)
 800c614:	eee6 6a25 	vfma.f32	s13, s12, s11
 800c618:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 800c61c:	ed92 5a00 	vldr	s10, [r2]
 800c620:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800c624:	ee76 6a85 	vadd.f32	s13, s13, s10
 800c628:	ee76 6a87 	vadd.f32	s13, s13, s14
 800c62c:	ee16 2a90 	vmov	r2, s13
 800c630:	4013      	ands	r3, r2
 800c632:	ee06 3a90 	vmov	s13, r3
 800c636:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800c63a:	ee37 7a45 	vsub.f32	s14, s14, s10
 800c63e:	eea6 7a65 	vfms.f32	s14, s12, s11
 800c642:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c646:	e70f      	b.n	800c468 <__ieee754_powf+0x1d4>
 800c648:	2501      	movs	r5, #1
 800c64a:	e75d      	b.n	800c508 <__ieee754_powf+0x274>
 800c64c:	00000000 	.word	0x00000000
 800c650:	3f7ffff3 	.word	0x3f7ffff3
 800c654:	3f800007 	.word	0x3f800007
 800c658:	3eaaaaab 	.word	0x3eaaaaab
 800c65c:	3fb8aa3b 	.word	0x3fb8aa3b
 800c660:	36eca570 	.word	0x36eca570
 800c664:	3fb8aa00 	.word	0x3fb8aa00
 800c668:	4b800000 	.word	0x4b800000
 800c66c:	001cc471 	.word	0x001cc471
 800c670:	005db3d6 	.word	0x005db3d6
 800c674:	0800cdec 	.word	0x0800cdec
 800c678:	fffff000 	.word	0xfffff000
 800c67c:	3e6c3255 	.word	0x3e6c3255
 800c680:	3e53f142 	.word	0x3e53f142
 800c684:	3e8ba305 	.word	0x3e8ba305
 800c688:	3edb6db7 	.word	0x3edb6db7
 800c68c:	3f19999a 	.word	0x3f19999a
 800c690:	3f76384f 	.word	0x3f76384f
 800c694:	0800cdfc 	.word	0x0800cdfc
 800c698:	3f763800 	.word	0x3f763800
 800c69c:	369dc3a0 	.word	0x369dc3a0
 800c6a0:	0800cdf4 	.word	0x0800cdf4
 800c6a4:	3338aa3c 	.word	0x3338aa3c
 800c6a8:	f040 8093 	bne.w	800c7d2 <__ieee754_powf+0x53e>
 800c6ac:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 800c6a4 <__ieee754_powf+0x410>
 800c6b0:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c6b4:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800c6b8:	eef4 6ac7 	vcmpe.f32	s13, s14
 800c6bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6c0:	f73f aefa 	bgt.w	800c4b8 <__ieee754_powf+0x224>
 800c6c4:	15db      	asrs	r3, r3, #23
 800c6c6:	3b7e      	subs	r3, #126	; 0x7e
 800c6c8:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 800c6cc:	4118      	asrs	r0, r3
 800c6ce:	4408      	add	r0, r1
 800c6d0:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800c6d4:	4a49      	ldr	r2, [pc, #292]	; (800c7fc <__ieee754_powf+0x568>)
 800c6d6:	3b7f      	subs	r3, #127	; 0x7f
 800c6d8:	411a      	asrs	r2, r3
 800c6da:	4002      	ands	r2, r0
 800c6dc:	ee07 2a10 	vmov	s14, r2
 800c6e0:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800c6e4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800c6e8:	f1c3 0317 	rsb	r3, r3, #23
 800c6ec:	4118      	asrs	r0, r3
 800c6ee:	2900      	cmp	r1, #0
 800c6f0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c6f4:	bfb8      	it	lt
 800c6f6:	4240      	neglt	r0, r0
 800c6f8:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800c6fc:	eddf 6a40 	vldr	s13, [pc, #256]	; 800c800 <__ieee754_powf+0x56c>
 800c700:	ed9f 6a40 	vldr	s12, [pc, #256]	; 800c804 <__ieee754_powf+0x570>
 800c704:	ee17 3a10 	vmov	r3, s14
 800c708:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800c70c:	f023 030f 	bic.w	r3, r3, #15
 800c710:	ee07 3a10 	vmov	s14, r3
 800c714:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c718:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800c71c:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800c720:	eddf 7a39 	vldr	s15, [pc, #228]	; 800c808 <__ieee754_powf+0x574>
 800c724:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c728:	eee0 7aa6 	vfma.f32	s15, s1, s13
 800c72c:	eef0 6a67 	vmov.f32	s13, s15
 800c730:	eee7 6a06 	vfma.f32	s13, s14, s12
 800c734:	eef0 5a66 	vmov.f32	s11, s13
 800c738:	eee7 5a46 	vfms.f32	s11, s14, s12
 800c73c:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800c740:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800c744:	ed9f 6a31 	vldr	s12, [pc, #196]	; 800c80c <__ieee754_powf+0x578>
 800c748:	eddf 5a31 	vldr	s11, [pc, #196]	; 800c810 <__ieee754_powf+0x57c>
 800c74c:	eea7 6a25 	vfma.f32	s12, s14, s11
 800c750:	eddf 5a30 	vldr	s11, [pc, #192]	; 800c814 <__ieee754_powf+0x580>
 800c754:	eee6 5a07 	vfma.f32	s11, s12, s14
 800c758:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 800c818 <__ieee754_powf+0x584>
 800c75c:	eea5 6a87 	vfma.f32	s12, s11, s14
 800c760:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800c81c <__ieee754_powf+0x588>
 800c764:	eee6 5a07 	vfma.f32	s11, s12, s14
 800c768:	eeb0 6a66 	vmov.f32	s12, s13
 800c76c:	eea5 6ac7 	vfms.f32	s12, s11, s14
 800c770:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800c774:	ee66 5a86 	vmul.f32	s11, s13, s12
 800c778:	ee36 6a47 	vsub.f32	s12, s12, s14
 800c77c:	eee6 7aa7 	vfma.f32	s15, s13, s15
 800c780:	ee85 7a86 	vdiv.f32	s14, s11, s12
 800c784:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c788:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c78c:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c790:	ee10 3a10 	vmov	r3, s0
 800c794:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800c798:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c79c:	da1f      	bge.n	800c7de <__ieee754_powf+0x54a>
 800c79e:	f000 f84b 	bl	800c838 <scalbnf>
 800c7a2:	ee20 0a08 	vmul.f32	s0, s0, s16
 800c7a6:	e58d      	b.n	800c2c4 <__ieee754_powf+0x30>
 800c7a8:	4a1d      	ldr	r2, [pc, #116]	; (800c820 <__ieee754_powf+0x58c>)
 800c7aa:	4293      	cmp	r3, r2
 800c7ac:	dd07      	ble.n	800c7be <__ieee754_powf+0x52a>
 800c7ae:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800c7b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7b6:	bf4c      	ite	mi
 800c7b8:	2001      	movmi	r0, #1
 800c7ba:	2000      	movpl	r0, #0
 800c7bc:	e622      	b.n	800c404 <__ieee754_powf+0x170>
 800c7be:	d108      	bne.n	800c7d2 <__ieee754_powf+0x53e>
 800c7c0:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c7c4:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800c7c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7cc:	f6ff af7a 	blt.w	800c6c4 <__ieee754_powf+0x430>
 800c7d0:	e7ed      	b.n	800c7ae <__ieee754_powf+0x51a>
 800c7d2:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 800c7d6:	f73f af75 	bgt.w	800c6c4 <__ieee754_powf+0x430>
 800c7da:	2000      	movs	r0, #0
 800c7dc:	e78c      	b.n	800c6f8 <__ieee754_powf+0x464>
 800c7de:	ee00 3a10 	vmov	s0, r3
 800c7e2:	e7de      	b.n	800c7a2 <__ieee754_powf+0x50e>
 800c7e4:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800c7e8:	e56c      	b.n	800c2c4 <__ieee754_powf+0x30>
 800c7ea:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800c824 <__ieee754_powf+0x590>
 800c7ee:	e569      	b.n	800c2c4 <__ieee754_powf+0x30>
 800c7f0:	eeb0 0a48 	vmov.f32	s0, s16
 800c7f4:	e566      	b.n	800c2c4 <__ieee754_powf+0x30>
 800c7f6:	2600      	movs	r6, #0
 800c7f8:	e591      	b.n	800c31e <__ieee754_powf+0x8a>
 800c7fa:	bf00      	nop
 800c7fc:	ff800000 	.word	0xff800000
 800c800:	3f317218 	.word	0x3f317218
 800c804:	3f317200 	.word	0x3f317200
 800c808:	35bfbe8c 	.word	0x35bfbe8c
 800c80c:	b5ddea0e 	.word	0xb5ddea0e
 800c810:	3331bb4c 	.word	0x3331bb4c
 800c814:	388ab355 	.word	0x388ab355
 800c818:	bb360b61 	.word	0xbb360b61
 800c81c:	3e2aaaab 	.word	0x3e2aaaab
 800c820:	43160000 	.word	0x43160000
 800c824:	00000000 	.word	0x00000000

0800c828 <fabsf>:
 800c828:	ee10 3a10 	vmov	r3, s0
 800c82c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c830:	ee00 3a10 	vmov	s0, r3
 800c834:	4770      	bx	lr
	...

0800c838 <scalbnf>:
 800c838:	ee10 3a10 	vmov	r3, s0
 800c83c:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800c840:	d02b      	beq.n	800c89a <scalbnf+0x62>
 800c842:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800c846:	d302      	bcc.n	800c84e <scalbnf+0x16>
 800c848:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c84c:	4770      	bx	lr
 800c84e:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800c852:	d123      	bne.n	800c89c <scalbnf+0x64>
 800c854:	4b24      	ldr	r3, [pc, #144]	; (800c8e8 <scalbnf+0xb0>)
 800c856:	eddf 7a25 	vldr	s15, [pc, #148]	; 800c8ec <scalbnf+0xb4>
 800c85a:	4298      	cmp	r0, r3
 800c85c:	ee20 0a27 	vmul.f32	s0, s0, s15
 800c860:	db17      	blt.n	800c892 <scalbnf+0x5a>
 800c862:	ee10 3a10 	vmov	r3, s0
 800c866:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800c86a:	3a19      	subs	r2, #25
 800c86c:	f24c 3150 	movw	r1, #50000	; 0xc350
 800c870:	4288      	cmp	r0, r1
 800c872:	dd15      	ble.n	800c8a0 <scalbnf+0x68>
 800c874:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800c8f0 <scalbnf+0xb8>
 800c878:	eddf 6a1e 	vldr	s13, [pc, #120]	; 800c8f4 <scalbnf+0xbc>
 800c87c:	ee10 3a10 	vmov	r3, s0
 800c880:	eeb0 7a67 	vmov.f32	s14, s15
 800c884:	2b00      	cmp	r3, #0
 800c886:	bfb8      	it	lt
 800c888:	eef0 7a66 	vmovlt.f32	s15, s13
 800c88c:	ee27 0a87 	vmul.f32	s0, s15, s14
 800c890:	4770      	bx	lr
 800c892:	eddf 7a19 	vldr	s15, [pc, #100]	; 800c8f8 <scalbnf+0xc0>
 800c896:	ee27 0a80 	vmul.f32	s0, s15, s0
 800c89a:	4770      	bx	lr
 800c89c:	0dd2      	lsrs	r2, r2, #23
 800c89e:	e7e5      	b.n	800c86c <scalbnf+0x34>
 800c8a0:	4410      	add	r0, r2
 800c8a2:	28fe      	cmp	r0, #254	; 0xfe
 800c8a4:	dce6      	bgt.n	800c874 <scalbnf+0x3c>
 800c8a6:	2800      	cmp	r0, #0
 800c8a8:	dd06      	ble.n	800c8b8 <scalbnf+0x80>
 800c8aa:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c8ae:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800c8b2:	ee00 3a10 	vmov	s0, r3
 800c8b6:	4770      	bx	lr
 800c8b8:	f110 0f16 	cmn.w	r0, #22
 800c8bc:	da09      	bge.n	800c8d2 <scalbnf+0x9a>
 800c8be:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800c8f8 <scalbnf+0xc0>
 800c8c2:	eddf 6a0e 	vldr	s13, [pc, #56]	; 800c8fc <scalbnf+0xc4>
 800c8c6:	ee10 3a10 	vmov	r3, s0
 800c8ca:	eeb0 7a67 	vmov.f32	s14, s15
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	e7d9      	b.n	800c886 <scalbnf+0x4e>
 800c8d2:	3019      	adds	r0, #25
 800c8d4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c8d8:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800c8dc:	ed9f 0a08 	vldr	s0, [pc, #32]	; 800c900 <scalbnf+0xc8>
 800c8e0:	ee07 3a90 	vmov	s15, r3
 800c8e4:	e7d7      	b.n	800c896 <scalbnf+0x5e>
 800c8e6:	bf00      	nop
 800c8e8:	ffff3cb0 	.word	0xffff3cb0
 800c8ec:	4c000000 	.word	0x4c000000
 800c8f0:	7149f2ca 	.word	0x7149f2ca
 800c8f4:	f149f2ca 	.word	0xf149f2ca
 800c8f8:	0da24260 	.word	0x0da24260
 800c8fc:	8da24260 	.word	0x8da24260
 800c900:	33000000 	.word	0x33000000

0800c904 <with_errnof>:
 800c904:	b513      	push	{r0, r1, r4, lr}
 800c906:	4604      	mov	r4, r0
 800c908:	ed8d 0a01 	vstr	s0, [sp, #4]
 800c90c:	f7fe fd46 	bl	800b39c <__errno>
 800c910:	ed9d 0a01 	vldr	s0, [sp, #4]
 800c914:	6004      	str	r4, [r0, #0]
 800c916:	b002      	add	sp, #8
 800c918:	bd10      	pop	{r4, pc}

0800c91a <xflowf>:
 800c91a:	b130      	cbz	r0, 800c92a <xflowf+0x10>
 800c91c:	eef1 7a40 	vneg.f32	s15, s0
 800c920:	ee27 0a80 	vmul.f32	s0, s15, s0
 800c924:	2022      	movs	r0, #34	; 0x22
 800c926:	f7ff bfed 	b.w	800c904 <with_errnof>
 800c92a:	eef0 7a40 	vmov.f32	s15, s0
 800c92e:	e7f7      	b.n	800c920 <xflowf+0x6>

0800c930 <__math_uflowf>:
 800c930:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800c938 <__math_uflowf+0x8>
 800c934:	f7ff bff1 	b.w	800c91a <xflowf>
 800c938:	10000000 	.word	0x10000000

0800c93c <__math_oflowf>:
 800c93c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800c944 <__math_oflowf+0x8>
 800c940:	f7ff bfeb 	b.w	800c91a <xflowf>
 800c944:	70000000 	.word	0x70000000

0800c948 <__ieee754_sqrtf>:
 800c948:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800c94c:	4770      	bx	lr
	...

0800c950 <_init>:
 800c950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c952:	bf00      	nop
 800c954:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c956:	bc08      	pop	{r3}
 800c958:	469e      	mov	lr, r3
 800c95a:	4770      	bx	lr

0800c95c <_fini>:
 800c95c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c95e:	bf00      	nop
 800c960:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c962:	bc08      	pop	{r3}
 800c964:	469e      	mov	lr, r3
 800c966:	4770      	bx	lr
