#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x15572a940 .scope module, "test" "test" 2 111;
 .timescale 0 0;
v0x155744070_0 .net/s "IR", 31 0, L_0x1557446b0;  1 drivers
v0x155744120_0 .net/s "PC", 31 0, v0x155742b40_0;  1 drivers
v0x1557441f0_0 .net/s "WD", 31 0, L_0x155746920;  1 drivers
v0x1557442c0_0 .var "clock", 0 0;
S_0x1557230f0 .scope module, "test_cpu" "CPU" 2 114, 2 65 0, S_0x15572a940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /OUTPUT 32 "WD";
    .port_info 2 /OUTPUT 32 "IR";
    .port_info 3 /OUTPUT 32 "PC";
L_0x1557446b0 .functor BUFZ 32, L_0x155744390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x155746bc0 .functor AND 1, L_0x155746180, L_0x155745660, C4<1>, C4<1>;
v0x155742210_0 .net "A", 31 0, L_0x155744f90;  1 drivers
v0x1557422c0_0 .net "ALUOp", 1 0, L_0x155746220;  1 drivers
v0x155742360_0 .net "ALUOut", 31 0, v0x1557406f0_0;  1 drivers
v0x155742430_0 .net "ALUSrc", 0 0, L_0x155745d70;  1 drivers
v0x1557424c0_0 .net "ALUctl", 3 0, v0x155732b00_0;  1 drivers
v0x1557425d0_0 .net "B", 31 0, L_0x155746ae0;  1 drivers
v0x155742660_0 .net "Branch", 0 0, L_0x155746180;  1 drivers
v0x1557426f0 .array "DMemory", 1023 0, 31 0;
v0x155742780 .array "IMemory", 1023 0, 31 0;
v0x1557428a0_0 .net "IR", 31 0, L_0x1557446b0;  alias, 1 drivers
v0x155742950_0 .net "MemWrite", 0 0, L_0x155746050;  1 drivers
v0x1557429f0_0 .net "MemtoReg", 0 0, L_0x155745e10;  1 drivers
v0x155742a90_0 .net "NextPC", 31 0, L_0x155746c70;  1 drivers
v0x155742b40_0 .var "PC", 31 0;
v0x155742c00_0 .net "PCplus4", 31 0, v0x155740f20_0;  1 drivers
v0x155742c90_0 .net "RD2", 31 0, L_0x155745240;  1 drivers
v0x155742d30_0 .net "RegDst", 0 0, L_0x155745c60;  1 drivers
v0x155742ec0_0 .net "RegWrite", 0 0, L_0x155745f30;  1 drivers
v0x155742f70_0 .net "SignExtend", 31 0, L_0x155744cf0;  1 drivers
v0x155743000_0 .net "Target", 31 0, v0x15573fee0_0;  1 drivers
v0x155743090_0 .net "Unused1", 0 0, L_0x155745540;  1 drivers
v0x155743120_0 .net "Unused2", 0 0, L_0x1557457c0;  1 drivers
v0x1557431b0_0 .net "WD", 31 0, L_0x155746920;  alias, 1 drivers
v0x155743260_0 .net "WR", 4 0, L_0x155746650;  1 drivers
v0x155743310_0 .net "Zero", 0 0, L_0x155745660;  1 drivers
v0x1557433c0_0 .net *"_ivl_0", 31 0, L_0x155744390;  1 drivers
v0x155743450_0 .net *"_ivl_11", 0 0, L_0x155744760;  1 drivers
v0x1557434e0_0 .net *"_ivl_12", 15 0, L_0x155744800;  1 drivers
v0x155743590_0 .net *"_ivl_15", 15 0, L_0x155744960;  1 drivers
v0x155743640_0 .net *"_ivl_2", 31 0, L_0x155744530;  1 drivers
v0x1557436f0_0 .net *"_ivl_30", 29 0, L_0x1557459a0;  1 drivers
L_0x158078298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1557437a0_0 .net *"_ivl_32", 1 0, L_0x158078298;  1 drivers
v0x155743850_0 .net *"_ivl_4", 29 0, L_0x155744450;  1 drivers
v0x155742de0_0 .net *"_ivl_47", 4 0, L_0x155746500;  1 drivers
v0x155743ae0_0 .net *"_ivl_49", 4 0, L_0x1557462c0;  1 drivers
v0x155743b70_0 .net *"_ivl_52", 31 0, L_0x1557465a0;  1 drivers
v0x155743c10_0 .net *"_ivl_54", 31 0, L_0x1557466f0;  1 drivers
v0x155743cc0_0 .net *"_ivl_56", 29 0, L_0x1557467b0;  1 drivers
L_0x1580782e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155743d70_0 .net *"_ivl_58", 1 0, L_0x1580782e0;  1 drivers
L_0x158078010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155743e20_0 .net *"_ivl_6", 1 0, L_0x158078010;  1 drivers
v0x155743ed0_0 .net *"_ivl_65", 0 0, L_0x155746bc0;  1 drivers
v0x155743f70_0 .net "clock", 0 0, v0x1557442c0_0;  1 drivers
L_0x155744390 .array/port v0x155742780, L_0x155744530;
L_0x155744450 .part v0x155742b40_0, 2, 30;
L_0x155744530 .concat [ 30 2 0 0], L_0x155744450, L_0x158078010;
L_0x155744760 .part L_0x1557446b0, 15, 1;
LS_0x155744800_0_0 .concat [ 1 1 1 1], L_0x155744760, L_0x155744760, L_0x155744760, L_0x155744760;
LS_0x155744800_0_4 .concat [ 1 1 1 1], L_0x155744760, L_0x155744760, L_0x155744760, L_0x155744760;
LS_0x155744800_0_8 .concat [ 1 1 1 1], L_0x155744760, L_0x155744760, L_0x155744760, L_0x155744760;
LS_0x155744800_0_12 .concat [ 1 1 1 1], L_0x155744760, L_0x155744760, L_0x155744760, L_0x155744760;
L_0x155744800 .concat [ 4 4 4 4], LS_0x155744800_0_0, LS_0x155744800_0_4, LS_0x155744800_0_8, LS_0x155744800_0_12;
L_0x155744960 .part L_0x1557446b0, 0, 16;
L_0x155744cf0 .concat [ 16 16 0 0], L_0x155744960, L_0x155744800;
L_0x155745330 .part L_0x1557446b0, 21, 5;
L_0x155745410 .part L_0x1557446b0, 16, 5;
L_0x1557459a0 .part L_0x155744cf0, 0, 30;
L_0x155745a40 .concat [ 2 30 0 0], L_0x158078298, L_0x1557459a0;
L_0x155745bc0 .part L_0x1557446b0, 26, 6;
L_0x155745c60 .part v0x15573f9b0_0, 7, 1;
L_0x155745d70 .part v0x15573f9b0_0, 6, 1;
L_0x155745e10 .part v0x15573f9b0_0, 5, 1;
L_0x155745f30 .part v0x15573f9b0_0, 4, 1;
L_0x155746050 .part v0x15573f9b0_0, 3, 1;
L_0x155746180 .part v0x15573f9b0_0, 2, 1;
L_0x155746220 .part v0x15573f9b0_0, 0, 2;
L_0x155746360 .part L_0x1557446b0, 0, 6;
L_0x155746500 .part L_0x1557446b0, 11, 5;
L_0x1557462c0 .part L_0x1557446b0, 16, 5;
L_0x155746650 .functor MUXZ 5, L_0x1557462c0, L_0x155746500, L_0x155745c60, C4<>;
L_0x1557465a0 .array/port v0x1557426f0, L_0x1557466f0;
L_0x1557467b0 .part v0x1557406f0_0, 2, 30;
L_0x1557466f0 .concat [ 30 2 0 0], L_0x1557467b0, L_0x1580782e0;
L_0x155746920 .functor MUXZ 32, v0x1557406f0_0, L_0x1557465a0, L_0x155745e10, C4<>;
L_0x155746ae0 .functor MUXZ 32, L_0x155745240, L_0x155744cf0, L_0x155745d70, C4<>;
L_0x155746c70 .functor MUXZ 32, v0x155740f20_0, v0x15573fee0_0, L_0x155746bc0, C4<>;
S_0x155723d20 .scope module, "ALUCtrl" "ALUControl" 2 99, 2 47 0, S_0x1557230f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "FuncCode";
    .port_info 2 /OUTPUT 4 "ALUCtl";
v0x155732b00_0 .var "ALUCtl", 3 0;
v0x15573f5c0_0 .net "ALUOp", 1 0, L_0x155746220;  alias, 1 drivers
v0x15573f670_0 .net "FuncCode", 5 0, L_0x155746360;  1 drivers
E_0x155730450 .event edge, v0x15573f670_0, v0x15573f5c0_0;
S_0x15573f780 .scope module, "MainCtr" "MainControl" 2 98, 2 34 0, S_0x1557230f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op";
    .port_info 1 /OUTPUT 8 "Control";
v0x15573f9b0_0 .var "Control", 7 0;
v0x15573fa70_0 .net "Op", 5 0, L_0x155745bc0;  1 drivers
E_0x15573f980 .event edge, v0x15573fa70_0;
S_0x15573fb50 .scope module, "branch" "alu" 2 97, 2 16 0, S_0x1557230f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctl";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "Zero";
v0x15573fe30_0 .net "A", 31 0, L_0x155745a40;  1 drivers
v0x15573fee0_0 .var "ALUOut", 31 0;
L_0x158078250 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x15573ff90_0 .net "ALUctl", 3 0, L_0x158078250;  1 drivers
v0x155740050_0 .net "B", 31 0, v0x155740f20_0;  alias, 1 drivers
o0x1580402b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x155740100_0 .net "Overflow", 0 0, o0x1580402b0;  0 drivers
v0x1557401e0_0 .net "Zero", 0 0, L_0x1557457c0;  alias, 1 drivers
L_0x158078208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155740280_0 .net/2u *"_ivl_0", 31 0, L_0x158078208;  1 drivers
E_0x15573fde0 .event edge, v0x155740050_0, v0x15573fe30_0, v0x15573ff90_0;
L_0x1557457c0 .cmp/eq 32, v0x15573fee0_0, L_0x158078208;
S_0x1557403b0 .scope module, "ex" "alu" 2 96, 2 16 0, S_0x1557230f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctl";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "Zero";
v0x155740640_0 .net "A", 31 0, L_0x155744f90;  alias, 1 drivers
v0x1557406f0_0 .var "ALUOut", 31 0;
v0x1557407a0_0 .net "ALUctl", 3 0, v0x155732b00_0;  alias, 1 drivers
v0x155740870_0 .net "B", 31 0, L_0x155746ae0;  alias, 1 drivers
o0x1580404c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x155740910_0 .net "Overflow", 0 0, o0x1580404c0;  0 drivers
v0x1557409f0_0 .net "Zero", 0 0, L_0x155745660;  alias, 1 drivers
L_0x1580781c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x155740a90_0 .net/2u *"_ivl_0", 31 0, L_0x1580781c0;  1 drivers
E_0x1557405f0 .event edge, v0x155740870_0, v0x155740640_0, v0x155732b00_0;
L_0x155745660 .cmp/eq 32, v0x1557406f0_0, L_0x1580781c0;
S_0x155740bc0 .scope module, "fetch" "alu" 2 95, 2 16 0, S_0x1557230f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctl";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "Zero";
v0x155740e70_0 .net "A", 31 0, v0x155742b40_0;  alias, 1 drivers
v0x155740f20_0 .var "ALUOut", 31 0;
L_0x158078130 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x155740fe0_0 .net "ALUctl", 3 0, L_0x158078130;  1 drivers
L_0x158078178 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x155741090_0 .net "B", 31 0, L_0x158078178;  1 drivers
o0x1580406d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x155741140_0 .net "Overflow", 0 0, o0x1580406d0;  0 drivers
v0x155741220_0 .net "Zero", 0 0, L_0x155745540;  alias, 1 drivers
L_0x1580780e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1557412c0_0 .net/2u *"_ivl_0", 31 0, L_0x1580780e8;  1 drivers
E_0x155740e40 .event edge, v0x155741090_0, v0x155740e70_0, v0x155740fe0_0;
L_0x155745540 .cmp/eq 32, v0x155740f20_0, L_0x1580780e8;
S_0x1557413f0 .scope module, "rf" "reg_file" 2 94, 2 2 0, S_0x1557230f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RR1";
    .port_info 1 /INPUT 5 "RR2";
    .port_info 2 /INPUT 5 "WR";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 32 "RD1";
    .port_info 6 /OUTPUT 32 "RD2";
    .port_info 7 /INPUT 1 "clock";
L_0x155744f90 .functor BUFZ 32, L_0x155744dd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x155745240 .functor BUFZ 32, L_0x155745040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1557416b0_0 .net "RD1", 31 0, L_0x155744f90;  alias, 1 drivers
v0x155741780_0 .net "RD2", 31 0, L_0x155745240;  alias, 1 drivers
v0x155741820_0 .net "RR1", 4 0, L_0x155745330;  1 drivers
v0x1557418e0_0 .net "RR2", 4 0, L_0x155745410;  1 drivers
v0x155741990_0 .net "RegWrite", 0 0, L_0x155745f30;  alias, 1 drivers
v0x155741a70 .array "Regs", 31 0, 31 0;
v0x155741b10_0 .net "WD", 31 0, L_0x155746920;  alias, 1 drivers
v0x155741bc0_0 .net "WR", 4 0, L_0x155746650;  alias, 1 drivers
v0x155741c70_0 .net *"_ivl_0", 31 0, L_0x155744dd0;  1 drivers
v0x155741d80_0 .net *"_ivl_10", 6 0, L_0x1557450e0;  1 drivers
L_0x1580780a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155741e30_0 .net *"_ivl_13", 1 0, L_0x1580780a0;  1 drivers
v0x155741ee0_0 .net *"_ivl_2", 6 0, L_0x155744e70;  1 drivers
L_0x158078058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155741f90_0 .net *"_ivl_5", 1 0, L_0x158078058;  1 drivers
v0x155742040_0 .net *"_ivl_8", 31 0, L_0x155745040;  1 drivers
v0x1557420f0_0 .net "clock", 0 0, v0x1557442c0_0;  alias, 1 drivers
E_0x15573fd30 .event negedge, v0x1557420f0_0;
L_0x155744dd0 .array/port v0x155741a70, L_0x155744e70;
L_0x155744e70 .concat [ 5 2 0 0], L_0x155745330, L_0x158078058;
L_0x155745040 .array/port v0x155741a70, L_0x1557450e0;
L_0x1557450e0 .concat [ 5 2 0 0], L_0x155745410, L_0x1580780a0;
    .scope S_0x1557413f0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155741a70, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x1557413f0;
T_1 ;
    %wait E_0x15573fd30;
    %load/vec4 v0x155741990_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x155741bc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x155741b10_0;
    %load/vec4 v0x155741bc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x155741a70, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x155740bc0;
T_2 ;
    %wait E_0x155740e40;
    %load/vec4 v0x155740fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v0x155740e70_0;
    %load/vec4 v0x155741090_0;
    %and;
    %assign/vec4 v0x155740f20_0, 0;
    %jmp T_2.7;
T_2.1 ;
    %load/vec4 v0x155740e70_0;
    %load/vec4 v0x155741090_0;
    %or;
    %assign/vec4 v0x155740f20_0, 0;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x155740e70_0;
    %load/vec4 v0x155741090_0;
    %add;
    %assign/vec4 v0x155740f20_0, 0;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x155740e70_0;
    %load/vec4 v0x155741090_0;
    %sub;
    %assign/vec4 v0x155740f20_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x155740e70_0;
    %load/vec4 v0x155741090_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %assign/vec4 v0x155740f20_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x155740e70_0;
    %inv;
    %load/vec4 v0x155741090_0;
    %inv;
    %and;
    %assign/vec4 v0x155740f20_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x155740e70_0;
    %inv;
    %load/vec4 v0x155741090_0;
    %inv;
    %or;
    %assign/vec4 v0x155740f20_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1557403b0;
T_3 ;
    %wait E_0x1557405f0;
    %load/vec4 v0x1557407a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x155740640_0;
    %load/vec4 v0x155740870_0;
    %and;
    %assign/vec4 v0x1557406f0_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x155740640_0;
    %load/vec4 v0x155740870_0;
    %or;
    %assign/vec4 v0x1557406f0_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x155740640_0;
    %load/vec4 v0x155740870_0;
    %add;
    %assign/vec4 v0x1557406f0_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x155740640_0;
    %load/vec4 v0x155740870_0;
    %sub;
    %assign/vec4 v0x1557406f0_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x155740640_0;
    %load/vec4 v0x155740870_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x1557406f0_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x155740640_0;
    %inv;
    %load/vec4 v0x155740870_0;
    %inv;
    %and;
    %assign/vec4 v0x1557406f0_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x155740640_0;
    %inv;
    %load/vec4 v0x155740870_0;
    %inv;
    %or;
    %assign/vec4 v0x1557406f0_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x15573fb50;
T_4 ;
    %wait E_0x15573fde0;
    %load/vec4 v0x15573ff90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x15573fe30_0;
    %load/vec4 v0x155740050_0;
    %and;
    %assign/vec4 v0x15573fee0_0, 0;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x15573fe30_0;
    %load/vec4 v0x155740050_0;
    %or;
    %assign/vec4 v0x15573fee0_0, 0;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x15573fe30_0;
    %load/vec4 v0x155740050_0;
    %add;
    %assign/vec4 v0x15573fee0_0, 0;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x15573fe30_0;
    %load/vec4 v0x155740050_0;
    %sub;
    %assign/vec4 v0x15573fee0_0, 0;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x15573fe30_0;
    %load/vec4 v0x155740050_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %assign/vec4 v0x15573fee0_0, 0;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x15573fe30_0;
    %inv;
    %load/vec4 v0x155740050_0;
    %inv;
    %and;
    %assign/vec4 v0x15573fee0_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x15573fe30_0;
    %inv;
    %load/vec4 v0x155740050_0;
    %inv;
    %or;
    %assign/vec4 v0x15573fee0_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x15573f780;
T_5 ;
    %wait E_0x15573f980;
    %load/vec4 v0x15573fa70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 146, 0, 8;
    %assign/vec4 v0x15573f9b0_0, 0;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 112, 0, 8;
    %assign/vec4 v0x15573f9b0_0, 0;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 72, 0, 8;
    %assign/vec4 v0x15573f9b0_0, 0;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x15573f9b0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 84, 0, 8;
    %assign/vec4 v0x15573f9b0_0, 0;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x155723d20;
T_6 ;
    %wait E_0x155730450;
    %load/vec4 v0x15573f5c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.3;
T_6.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x155732b00_0, 0;
    %jmp T_6.3;
T_6.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x155732b00_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x15573f670_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x155732b00_0, 0;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x155732b00_0, 0;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x155732b00_0, 0;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x155732b00_0, 0;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x155732b00_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x155732b00_0, 0;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1557230f0;
T_7 ;
    %pushi/vec4 2349400064, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155742780, 4, 0;
    %pushi/vec4 2349465604, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155742780, 4, 0;
    %pushi/vec4 19552298, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155742780, 4, 0;
    %pushi/vec4 291504130, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155742780, 4, 0;
    %pushi/vec4 2886270980, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155742780, 4, 0;
    %pushi/vec4 2886336512, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155742780, 4, 0;
    %pushi/vec4 2349400064, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155742780, 4, 0;
    %pushi/vec4 2349465604, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155742780, 4, 0;
    %pushi/vec4 21647399, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155742780, 4, 0;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155742780, 4, 0;
    %pushi/vec4 19552288, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x155742780, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1557426f0, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1557426f0, 4, 0;
    %end;
    .thread T_7;
    .scope S_0x1557230f0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155742b40_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x1557230f0;
T_9 ;
    %wait E_0x15573fd30;
    %load/vec4 v0x155742a90_0;
    %assign/vec4 v0x155742b40_0, 0;
    %load/vec4 v0x155742950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x155742c90_0;
    %load/vec4 v0x155742360_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1557426f0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x15572a940;
T_10 ;
    %delay 1, 0;
    %load/vec4 v0x1557442c0_0;
    %inv;
    %store/vec4 v0x1557442c0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x15572a940;
T_11 ;
    %vpi_call 2 117 "$display", "PC  IR                                WD" {0 0 0};
    %vpi_call 2 118 "$monitor", "%2d  %b %2d (%b)", v0x155744120_0, v0x155744070_0, v0x1557441f0_0, v0x1557441f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1557442c0_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 120 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "mips-simple.vl";
