
---------- Begin Simulation Statistics ----------
final_tick                                58950310500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                                 931000                       # Number of bytes of host memory used
host_seconds                                  1424.23                       # Real time elapsed on the host
host_tick_rate                               41391080                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.058950                       # Number of seconds simulated
sim_ticks                                 58950310500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 178453521                       # number of cc regfile reads
system.cpu.cc_regfile_writes                133743107                       # number of cc regfile writes
system.cpu.committedInsts::0                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::1                 32667535                       # Number of Instructions Simulated
system.cpu.committedInsts::total            132667535                       # Number of Instructions Simulated
system.cpu.committedOps::0                  146474675                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  107537639                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              254012314                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.179006                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            3.609107                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.888692                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1239280                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   836874                       # number of floating regfile writes
system.cpu.idleCycles                           41048                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1089148                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0               7178677                       # Number of branches executed
system.cpu.iew.exec_branches::1              14971464                       # Number of branches executed
system.cpu.iew.exec_branches::total          22150141                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.212382                       # Inst execution rate
system.cpu.iew.exec_refs::0                  22383484                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  30712199                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              53095683                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                 4332884                       # Number of stores executed
system.cpu.iew.exec_stores::1                13880946                       # Number of stores executed
system.cpu.iew.exec_stores::total            18213830                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                35685584                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              35719873                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              30598                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             19164255                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           293418224                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           18050600                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           16831253                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       34881853                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            285794                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             260841256                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1955                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  4461                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1067862                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  8304                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           9248                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       448287                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         640861                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              272040653                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              125604926                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          397645579                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  149947918                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  110686545                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              260634463                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.465145                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.563692                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.496273                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              126538313                       # num instructions producing a value
system.cpu.iew.wb_producers::1               70802537                       # num instructions producing a value
system.cpu.iew.wb_producers::total          197340850                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.271816                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    0.938812                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                2.210628                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   149956046                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   110724656                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               260680702                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                466019396                       # number of integer regfile reads
system.cpu.int_regfile_writes               219198555                       # number of integer regfile writes
system.cpu.ipc::0                            0.848172                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.277077                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.125249                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             51260      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             127659422     85.04%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   15      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    49      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 200      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   41      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  534      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  283      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 482      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 49      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               1      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             17924940     11.94%     97.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3929856      2.62%     99.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          132217      0.09%     99.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         418280      0.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              150117646                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           8291732      7.45%      7.45% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu              71414679     64.19%     71.64% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               199741      0.18%     71.82% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                 11413      0.01%     71.83% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd               63491      0.06%     71.89% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                 1008      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                36648      0.03%     71.93% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     71.93% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                  191      0.00%     71.93% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc               89154      0.08%     72.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     72.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     72.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                  9      0.00%     72.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     72.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     72.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     72.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd            8085      0.01%     72.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     72.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     72.01% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt           22855      0.02%     72.03% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               1      0.00%     72.03% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     72.03% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult           2692      0.00%     72.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     72.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     72.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     72.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     72.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     72.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     72.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     72.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     72.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     72.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     72.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     72.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     72.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     72.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     72.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     72.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     72.04% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             16593523     14.92%     86.95% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            13442319     12.08%     99.03% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead          551870      0.50%     99.53% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite         523043      0.47%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              111252454                       # Type of FU issued
system.cpu.iq.FU_type::total                261370100      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                 9561396                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            11474570                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1814883                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2198230                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 65349264                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 54525037                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            119874301                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.250026                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.208612                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.458638                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                88527324     73.85%     73.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 298927      0.25%     74.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                   10825      0.01%     74.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               1032717      0.86%     74.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     74.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     74.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     74.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     74.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     74.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     74.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     74.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                   1737      0.00%     74.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     74.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                 190340      0.16%     75.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      6      0.00%     75.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    725      0.00%     75.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                433685      0.36%     75.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     75.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     75.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   67      0.00%     75.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     75.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     75.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     75.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd              3312      0.00%     75.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     75.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     75.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt            117079      0.10%     75.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     75.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     75.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            24144      0.02%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     75.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               11683340      9.75%     85.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              15523699     12.95%     98.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            616018      0.51%     98.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite          1410356      1.18%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              483214303                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          878243324                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    258819580                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         330635032                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  293326784                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 261370100                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               91440                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        39405805                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           9369531                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          40167                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     98025166                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     117859574                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.217640                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.978316                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8530463      7.24%      7.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            11065443      9.39%     16.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            53633991     45.51%     62.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            36043546     30.58%     92.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             8026271      6.81%     99.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              558248      0.47%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                1587      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   9      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  16      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       117859574                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.216868                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            507102                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           126374                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             17977795                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4348730                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads           4113650                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores          3695704                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             17742078                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            14815525                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                81422696                       # number of misc regfile reads
system.cpu.numCycles                        117900622                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1983                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   20                       # Number of system calls
system.cpu.workload1.numSyscalls                   16                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         41137                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       500108                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1001752                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
sim_insts                                   132667535                       # Number of instructions simulated
sim_ops                                     254012314                       # Number of ops (including micro ops) simulated
host_inst_rate                                  93150                       # Simulator instruction rate (inst/s)
host_op_rate                                   178351                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                27482539                       # Number of BP lookups
system.cpu.branchPred.condPredicted          23556652                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1223577                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             21288481                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                20806032                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             97.733756                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1201220                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                530                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          217271                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             179004                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            38267                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        14091                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        37617582                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           51273                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1057878                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    117840099                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.155568                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.091584                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        17614606     14.95%     14.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        45613489     38.71%     53.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        21067174     17.88%     71.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        10789449      9.16%     80.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         5101528      4.33%     85.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         5439537      4.62%     89.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         4037513      3.43%     93.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         3347169      2.84%     95.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         4829634      4.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    117840099                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::1          32667535                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     132667535                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           146474675                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           107537639                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       254012314                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 22264347                       # Number of memory references committed
system.cpu.commit.memRefs::1                 29895442                       # Number of memory references committed
system.cpu.commit.memRefs::total             52159789                       # Number of memory references committed
system.cpu.commit.loads::0                   17946357                       # Number of loads committed
system.cpu.commit.loads::1                   16174258                       # Number of loads committed
system.cpu.commit.loads::total               34120615                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       18                       # Number of memory barriers committed
system.cpu.commit.membars::1                    34160                       # Number of memory barriers committed
system.cpu.commit.membars::total                34178                       # Number of memory barriers committed
system.cpu.commit.branches::0                 7160498                       # Number of branches committed
system.cpu.commit.branches::1                14744652                       # Number of branches committed
system.cpu.commit.branches::total            21905150                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  527329                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 1251707                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             1779036                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                146423808                       # Number of committed integer instructions.
system.cpu.commit.integer::1                 99127386                       # Number of committed integer instructions.
system.cpu.commit.integer::total            245551194                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0              90318                       # Number of function calls committed.
system.cpu.commit.functionCalls::1             909831                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        1000149                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        49637      0.03%      0.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    124159328     84.77%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           15      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           42      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          167      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           34      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          341      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          226      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          474      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift           46      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     17814647     12.16%     96.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3923861      2.68%     99.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       131710      0.09%     99.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       394129      0.27%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    146474675                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      8212347      7.64%      7.64% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu     69019308     64.18%     71.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       189912      0.18%     71.99% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv          938      0.00%     72.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd        60406      0.06%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd         1002      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     72.05% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu        36231      0.03%     72.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     72.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          172      0.00%     72.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc        88453      0.08%     72.17% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     72.17% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift            9      0.00%     72.17% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     72.17% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     72.17% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd         8083      0.01%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt        22643      0.02%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            1      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult         2692      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     15674449     14.58%     86.78% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     13217414     12.29%     99.07% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead       499809      0.46%     99.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite       503770      0.47%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    107537639                       # Class of committed instruction
system.cpu.commit.committedInstType::total    254012314      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples       4829634                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     51058017                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51058017                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51059459                       # number of overall hits
system.cpu.dcache.overall_hits::total        51059459                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       143128                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         143128                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       143208                       # number of overall misses
system.cpu.dcache.overall_misses::total        143208                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1506112996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1506112996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1506112996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1506112996                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     51201145                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51201145                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     51202667                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51202667                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002795                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002795                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002797                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002797                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10522.839668                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10522.839668                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10516.961315                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10516.961315                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          153                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1451                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              82                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.125000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    17.695122                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       108258                       # number of writebacks
system.cpu.dcache.writebacks::total            108258                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        33917                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        33917                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        33917                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        33917                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       109211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       109211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       109282                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       109282                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1087055497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1087055497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1088073997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1088073997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002133                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002133                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002134                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002134                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data  9953.718005                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9953.718005                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data  9956.571046                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9956.571046                       # average overall mshr miss latency
system.cpu.dcache.replacements                 108258                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     33078427                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        33078427                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        83354                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         83354                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    790517000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    790517000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     33161781                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     33161781                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002514                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002514                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9483.852005                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9483.852005                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        33871                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        33871                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        49483                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        49483                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    432356500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    432356500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001492                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001492                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  8737.475497                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8737.475497                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     17979590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       17979590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        59774                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        59774                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    715595996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    715595996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     18039364                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     18039364                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003314                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003314                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 11971.693311                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11971.693311                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           46                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           46                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        59728                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        59728                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    654698997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    654698997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 10961.341364                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10961.341364                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1442                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1442                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           80                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           80                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1522                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1522                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.052562                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.052562                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           71                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           71                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1018500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1018500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.046649                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.046649                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 14345.070423                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 14345.070423                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  58950310500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.751576                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51168741                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            109282                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            468.226616                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.751576                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998781                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998781                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          222                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          535                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          222                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         102514616                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        102514616                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58950310500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 57891528                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              95945640                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  52814854                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              27999264                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1067862                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             19763451                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                166656                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              299503689                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               5161104                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    34921843                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    18220779                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        196463                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         46608                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58950310500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58950310500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58950310500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             978557                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      173769818                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    27482539                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           22186256                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     116401518                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1233597                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                      16931                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                16945                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  48130270                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 65645                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                    27910                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          117859574                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.691919                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.099754                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 26498927     22.48%     22.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 24303627     20.62%     43.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  6879352      5.84%     48.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  6288732      5.34%     54.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  9104781      7.73%     62.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 44784155     38.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                5                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            117859574                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.233099                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.473867                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     47728840                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         47728840                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     47728840                       # number of overall hits
system.cpu.icache.overall_hits::total        47728840                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       400668                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         400668                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       400668                       # number of overall misses
system.cpu.icache.overall_misses::total        400668                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3427795375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3427795375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3427795375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3427795375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     48129508                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     48129508                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     48129508                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     48129508                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008325                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008325                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008325                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008325                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  8555.201251                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8555.201251                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  8555.201251                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8555.201251                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       197756                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          133                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             13424                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    14.731526                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    26.600000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       391850                       # number of writebacks
system.cpu.icache.writebacks::total            391850                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         8306                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         8306                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         8306                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         8306                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       392362                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       392362                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       392362                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       392362                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3173086398                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3173086398                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3173086398                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3173086398                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008152                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008152                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008152                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008152                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  8087.139932                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8087.139932                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  8087.139932                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8087.139932                       # average overall mshr miss latency
system.cpu.icache.replacements                 391850                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     47728840                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        47728840                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       400668                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        400668                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3427795375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3427795375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     48129508                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     48129508                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008325                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008325                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  8555.201251                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8555.201251                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         8306                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         8306                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       392362                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       392362                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3173086398                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3173086398                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  8087.139932                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8087.139932                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  58950310500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.816352                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            48121202                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            392362                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            122.644910                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.816352                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999641                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999641                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          426                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          96651378                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         96651378                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58950310500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    48158220                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        200254                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58950310500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58950310500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58950310500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1023835                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   31438                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   11                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 258                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  30740                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                94105                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     25                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                      579849                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                 1567803                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                 1047                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                8990                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                1094324                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                18902                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                     63                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  58950310500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1067862                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 76073548                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                53350189                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            254                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  64285699                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              40941596                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              295194136                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1902445                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               1190518                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               19100021                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                1289456                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents        16360554                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           410874992                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   829273785                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                523454075                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1377658                       # Number of floating rename lookups
system.cpu.rename.committedMaps             343700878                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 67174005                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      11                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  63121148                       # count of insts added to the skid buffer
system.cpu.rob.reads                        992089653                       # The number of ROB reads
system.cpu.rob.writes                       588394739                       # The number of ROB writes
system.cpu.thread0.numInsts                  32667535                       # Number of Instructions committed
system.cpu.thread0.numOps                   107537639                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               389311                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               106598                       # number of demand (read+write) hits
system.l2.demand_hits::total                   495909                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              389311                       # number of overall hits
system.l2.overall_hits::.cpu.data              106598                       # number of overall hits
system.l2.overall_hits::total                  495909                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3046                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2684                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5730                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3046                       # number of overall misses
system.l2.overall_misses::.cpu.data              2684                       # number of overall misses
system.l2.overall_misses::total                  5730                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    220096000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    226908500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        447004500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    220096000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    226908500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       447004500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           392357                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           109282                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               501639                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          392357                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          109282                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              501639                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.007763                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.024560                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.011423                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.007763                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.024560                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.011423                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72257.386737                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84541.169896                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78011.256545                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72257.386737                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84541.169896                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78011.256545                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data              97                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  97                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             97                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 97                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3046                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2587                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5633                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3046                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2587                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        35504                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            41137                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    201820000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    197133500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    398953500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    201820000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    197133500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2133651558                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2532605058                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.007763                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.023673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011229                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.007763                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.023673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.082005                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66257.386737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76201.584847                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70824.338718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66257.386737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76201.584847                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 60096.089398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61565.137419                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       105740                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           105740                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       105740                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       105740                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       394365                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           394365                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       394365                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       394365                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        35504                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          35504                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2133651558                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2133651558                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 60096.089398                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 60096.089398                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             57519                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 57519                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2219                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2219                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    190039500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     190039500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         59738                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             59738                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.037146                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.037146                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85641.955836                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85641.955836                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           95                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               95                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         2124                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2124                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    163135500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    163135500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.035555                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.035555                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76805.790960                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76805.790960                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         389311                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             389311                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3046                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3046                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    220096000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    220096000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       392357                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         392357                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.007763                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007763                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72257.386737                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72257.386737                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3046                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3046                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    201820000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    201820000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.007763                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007763                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66257.386737                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66257.386737                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         49079                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             49079                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          465                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             465                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     36869000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     36869000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        49544                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         49544                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.009386                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.009386                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79288.172043                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79288.172043                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          463                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          463                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     33998000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     33998000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.009345                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.009345                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73429.805616                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73429.805616                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  58950310500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  569597                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              569602                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    5                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 48470                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  58950310500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 40045.461314                       # Cycle average of tags in use
system.l2.tags.total_refs                     1037151                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     41137                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.212120                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      2911.908597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2459.773195                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 34673.779521                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.044432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.037533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.529080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.611045                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         35504                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          5633                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        35484                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5623                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.541748                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.085953                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16069041                       # Number of tag accesses
system.l2.tags.data_accesses                 16069041                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58950310500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      3046.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2587.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     35504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000767498                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               94293                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       41137                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     41137                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 41137                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2632768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     44.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   57209054500                       # Total gap between requests
system.mem_ctrls.avgGap                    1390695.83                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       194944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       165568                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      2272256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3306920.664989542216                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2808602.679030842613                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 38545276.194940485060                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3046                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2587                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        35504                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     88766118                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    100407139                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   1027968481                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29141.86                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     38812.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     28953.60                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       194944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       165568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      2272256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2632768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       194944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       194944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3046                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2587                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        35504                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          41137                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3306921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2808603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     38545276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         44660800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3306921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3306921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3306921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2808603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     38545276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        44660800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                41137                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2345                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2457                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2534                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2541                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2574                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2708                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2719                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2662                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2766                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2652                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               445822988                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             205685000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1217141738                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10837.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29587.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               36849                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.58                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         4288                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   613.985075                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   376.920033                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   431.716881                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1005     23.44%     23.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          472     11.01%     34.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          233      5.43%     39.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          171      3.99%     43.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          127      2.96%     46.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           73      1.70%     48.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           54      1.26%     49.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           59      1.38%     51.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2094     48.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         4288                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2632768                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               44.660800                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.35                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  58950310500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        13765920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7316760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      141307740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4653439440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1889892570                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  21045431040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   27751153470                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   470.755001                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  54689912670                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1968460000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2291937830                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        16850400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         8956200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      152410440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4653439440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2163136320                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  20815331040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   27810123840                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   471.755341                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  54089194825                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1968460000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2892655675                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  58950310500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              39013                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2124                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2124                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         39013                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        82274                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        82274                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  82274                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2632768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2632768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2632768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             41137                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   41137    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               41137                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  58950310500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy            65844220                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          215152363                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            441906                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       105740                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       394368                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            40524                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            59738                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           59738                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        392362                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        49544                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1176569                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       326822                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1503391                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     50189248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     13922560                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               64111808                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           40529                       # Total snoops (count)
system.tol2bus.snoopTraffic                       320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           542168                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000009                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003037                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 542163    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             542168                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  58950310500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1000984000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         588569447                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         163926493                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
