<?xml version="1.0" encoding="iso-8859-2"?>
<source>

  <component>Synchronous block FIFO memory</component>

  <authors>
    <author login="xvozen00">Jan Vozenilek</author>
  </authors>

  <features>
    <item>Synchronous FIFO I/O operations with block support.</item>
  </features>
   
  <!-- Bugs -->
  <bugs>
    <item>Not known bugs.</item>
  </bugs>
   
  <!-- What have to be done -->
  <todo>
  </todo>

  <description>
      Provides synchronous FIFO I/O operations on a generic-described type of memory. Allows block operations such as discards.   
  </description>
   
  <interface>
    <generic_map>
      <generic name="MAIN_MEM" type="mem_type" default="BRAM">
        Type of memory, which will be used for data.
      </generic>
      <generic name="ADDR_MEM" type="mem_type" default="LUT">
        Type of memory, which will be used for addresses (only when block_type = variable_size).
      </generic>
      <generic name="LATENCY" type="integer" default="1">
        Latency of memory.
      </generic>
      <generic name="ITEMS" type="integer" default="16">
        Number of items which could be stored in memory.
      </generic>
      <generic name="ITEM_WIDTH" type="integer" default="32">
        Data width.
      </generic>
      <generic name="BLOCK_TYPE" type="block_type" default="variable_size">
        Type of block - variable_size or fixed_size.
      </generic>
      <generic name="BLOCK_SIZE" type="integer" default="8">
        Number of items in fixed block size mode.
      </generic>
      <generic name="MAX_BLOCKS" type="integer" default="16">
        Maximum number of blocks in FIFO (size of address FIFO). Recommended is ITEMS.
      </generic>
      <generic name="DISCARD" type="discard_type" default="NoDiscard">
        Type of discard(s) available (NoDiscard/WriteDiscard/ReadDiscard/WriteReadDiscard).
      </generic>
      <generic name="prefetch" type="boolean" default="false">
        Turns prefetch on/off.
      </generic>
    </generic_map>
      
    <port_map>
      <port name="CLK" dir="in" width="1">
        Clock.
      </port>
      <port name="RESET" dir="in" width="1">
        Reset.
      </port>
      <port name="WR" dir="in" width="1">
        Write into FIFO.
      </port>
      <port name="DI" dir="in" width="ITEM_WIDTH">
        Input data.
      </port>
      <port name="BLK_END" dir="in" width="1">
        Marks the last item of input block.
      </port>
      <port name="WR_DISCARD" dir="in" width="1">
        Discards the block that is actually being written into FIFO (comes before BLK_END).
      </port>
      <port name="RD" dir="in" width="1">
        Read from FIFO.
      </port>
      <port name="DO" dir="out" width="ITEM_WIDTH">
        Output data.
      </port>
      <port name="DO_DV" dir="out" width="1">
        Valid data on output.
      </port>
      <port name="BLK_READY" dir="out" width="1">
        At least one block is in the FIFO and can be read out.
      </port>
      <port name="BLK_FINISH" dir="out" width="1">
        Marks the last item of output block.
      </port>
      <port name="RD_DISCARD" dir="in" width="1">
        Discards the block that is actually being read out of the FIFO.
      </port>
      <port name="FULL" dir="out" width="1">
        Set if the FIFO is full.
      </port>
      <port name="EMPTY" dir="out" width="1">
        Set if the FIFO is empty.
      </port>
      <port name="STATUS" dir="out" width="log2(items)+1">
        Says how many items are in FIFO (0...empty, ITEMS...full).
      </port>
    </port_map>
  </interface>  

  <body>
    <!-- Here is description in standard Satrapa format-->
    <h1>Synchronous block FIFO</h1>
    <p>This sub-component is a first-in-first-out unit working with blocks of memory where writing and reading are synchroned by the same clock signal. It also allows to mark blocks of stored data and possibly discard whole block on write or/and read interface.</p>

    <h1>Scheme</h1>
    <p>
      The component uses an address FIFO for storing block_end addresses when using variable_size blocks. Otherwise a simple counter is used.
      <obr src="./fig/sync_block.fig">fifo_sync_block architecture</obr>
    </p>

<h1>Frequency and resources usage</h1>
<p>Unlisted generics are set to their default values (see Interface).</p>
<p>
   <tab sloupce="cccccc">
   <tr>
      <th>FPGA</th>
      <th>Architecture</th>
      <th>Tool</th>
      <th>Generic settings</th>
      <th>Slices</th>
      <th>Max. Frequency</th>
   </tr>
      <tr>
         <td>xc2vp50</td>
         <td>FULL</td>
         <td>precision</td>
         <td>MAIN_MEM=BRAM ADDR_MEM=LUT LATENCY=1 ITEMS=16 ITEM_WIDTH=16 BLOCK_TYPE=variable_size MAX_BLOCKS=16 DISCARD=NoDiscard PREFETCH=false </td>
         <td>38</td>
         <td>174.734</td>
      </tr>
      <tr>
         <td>xc2vp50</td>
         <td>FULL</td>
         <td>precision</td>
         <td>MAIN_MEM=BRAM ADDR_MEM=LUT LATENCY=1 ITEMS=16 ITEM_WIDTH=16 BLOCK_TYPE=variable_size MAX_BLOCKS=16 DISCARD=WriteReadDiscard PREFETCH=false </td>
         <td>60</td>
         <td>169.924</td>
      </tr>
      <tr>
         <td>xc2vp50</td>
         <td>FULL</td>
         <td>precision</td>
         <td>MAIN_MEM=LUT ADDR_MEM=LUT LATENCY=1 ITEMS=16 ITEM_WIDTH=16 BLOCK_TYPE=fixed_size MAX_BLOCKS=16 DISCARD=NoDiscard PREFETCH=false </td>
         <td>38</td>
         <td>257.136</td>
      </tr>
      <tr>
         <td>xc2vp50</td>
         <td>FULL</td>
         <td>precision</td>
         <td>MAIN_MEM=LUT ADDR_MEM=LUT LATENCY=1 ITEMS=16 ITEM_WIDTH=16 BLOCK_TYPE=fixed_size MAX_BLOCKS=16 DISCARD=WriteReadDiscard PREFETCH=false </td>
         <td>64</td>
         <td>152.068</td>
      </tr>
      <tr>
         <td>xc2vp50</td>
         <td>FULL</td>
         <td>xst</td>
         <td>MAIN_MEM=BRAM ADDR_MEM=LUT LATENCY=1 ITEMS=16 ITEM_WIDTH=16 BLOCK_TYPE=variable_size MAX_BLOCKS=16 DISCARD=NoDiscard PREFETCH=false </td>
         <td>49</td>
         <td>146.337</td>
      </tr>
      <tr>
         <td>xc2vp50</td>
         <td>FULL</td>
         <td>xst</td>
         <td>MAIN_MEM=BRAM ADDR_MEM=LUT LATENCY=1 ITEMS=16 ITEM_WIDTH=16 BLOCK_TYPE=variable_size MAX_BLOCKS=16 DISCARD=WriteReadDiscard PREFETCH=false </td>
         <td>69</td>
         <td>137.572</td>
      </tr>
      <tr>
         <td>xc2vp50</td>
         <td>FULL</td>
         <td>xst</td>
         <td>MAIN_MEM=LUT ADDR_MEM=LUT LATENCY=1 ITEMS=16 ITEM_WIDTH=16 BLOCK_TYPE=fixed_size MAX_BLOCKS=16 DISCARD=NoDiscard PREFETCH=false </td>
         <td>55</td>
         <td>185.532</td>
      </tr>
      <tr>
         <td>xc2vp50</td>
         <td>FULL</td>
         <td>xst</td>
         <td>MAIN_MEM=LUT ADDR_MEM=LUT LATENCY=1 ITEMS=16 ITEM_WIDTH=16 BLOCK_TYPE=fixed_size MAX_BLOCKS=16 DISCARD=WriteReadDiscard PREFETCH=false </td>
         <td>88</td>
         <td>135.472</td>
      </tr>
      <tr>
         <td>xc5vlx110</td>
         <td>FULL</td>
         <td>precision</td>
         <td>MAIN_MEM=BRAM ADDR_MEM=LUT LATENCY=1 ITEMS=16 ITEM_WIDTH=16 BLOCK_TYPE=variable_size MAX_BLOCKS=16 DISCARD=NoDiscard PREFETCH=false </td>
         <td>18</td>
         <td>126.904</td>
      </tr>
      <tr>
         <td>xc5vlx110</td>
         <td>FULL</td>
         <td>precision</td>
         <td>MAIN_MEM=BRAM ADDR_MEM=LUT LATENCY=1 ITEMS=16 ITEM_WIDTH=16 BLOCK_TYPE=variable_size MAX_BLOCKS=16 DISCARD=WriteReadDiscard PREFETCH=false </td>
         <td>26</td>
         <td>125.881</td>
      </tr>
      <tr>
         <td>xc5vlx110</td>
         <td>FULL</td>
         <td>precision</td>
         <td>MAIN_MEM=LUT ADDR_MEM=LUT LATENCY=1 ITEMS=16 ITEM_WIDTH=16 BLOCK_TYPE=fixed_size MAX_BLOCKS=16 DISCARD=NoDiscard PREFETCH=false </td>
         <td>20</td>
         <td>159.821</td>
      </tr>
      <tr>
         <td>xc5vlx110</td>
         <td>FULL</td>
         <td>precision</td>
         <td>MAIN_MEM=LUT ADDR_MEM=LUT LATENCY=1 ITEMS=16 ITEM_WIDTH=16 BLOCK_TYPE=fixed_size MAX_BLOCKS=16 DISCARD=WriteReadDiscard PREFETCH=false </td>
         <td>29</td>
         <td>147.973</td>
      </tr>
      <tr>
         <td>xc5vlx110</td>
         <td>FULL</td>
         <td>xst</td>
         <td>MAIN_MEM=BRAM ADDR_MEM=LUT LATENCY=1 ITEMS=16 ITEM_WIDTH=16 BLOCK_TYPE=variable_size MAX_BLOCKS=16 DISCARD=NoDiscard PREFETCH=false </td>
         <td>66</td>
         <td>207.426</td>
      </tr>
      <tr>
         <td>xc5vlx110</td>
         <td>FULL</td>
         <td>xst</td>
         <td>MAIN_MEM=BRAM ADDR_MEM=LUT LATENCY=1 ITEMS=16 ITEM_WIDTH=16 BLOCK_TYPE=variable_size MAX_BLOCKS=16 DISCARD=WriteReadDiscard PREFETCH=false </td>
         <td>72</td>
         <td>200.642</td>
      </tr>
      <tr>
         <td>xc5vlx110</td>
         <td>FULL</td>
         <td>xst</td>
         <td>MAIN_MEM=LUT ADDR_MEM=LUT LATENCY=1 ITEMS=16 ITEM_WIDTH=16 BLOCK_TYPE=fixed_size MAX_BLOCKS=16 DISCARD=NoDiscard PREFETCH=false </td>
         <td>51</td>
         <td>226.108</td>
      </tr>
      <tr>
         <td>xc5vlx110</td>
         <td>FULL</td>
         <td>xst</td>
         <td>MAIN_MEM=LUT ADDR_MEM=LUT LATENCY=1 ITEMS=16 ITEM_WIDTH=16 BLOCK_TYPE=fixed_size MAX_BLOCKS=16 DISCARD=WriteReadDiscard PREFETCH=false </td>
         <td>57</td>
         <td>203.004</td>
      </tr>
<nazev>Chip utilization and maximal frequency.</nazev>
</tab>
</p>

  </body>
</source>
