{
  "DESIGN_NAME": "fir_bandpass_15-tap",
  "VERILOG_FILES": ["dir::top.v", "dir::shifter.v", "dir::highpass.v", "dir::lowpass.v"],
  "CLOCK_PERIOD": 25,
  "CLOCK_PORT": "clk"
}