# Layout-design-in-Cadence-of-single-stage-op-amp
This project demonstrates the full custom layout design of a single-stage operational amplifier using Cadence Virtuoso in a standard CMOS process. The design follows the complete analog IC design flow from schematic to Layout.
## Features
	•	Technology: 90nm 
	•	Architecture: Single-stage op-amp (common-source with active load)
	•	Design Flow:
	•	Schematic design & simulation (pre-layout)
	•	Transistor sizing & biasing
	•	Layout creation following DRC & LVS rules
	
	•	Key Specs (Target):
	•	Wide bandwidth
	•	Low power consumption

## Tools Used
	•	Cadence Virtuoso Schematic Editor
	•	Cadence Virtuoso Layout Suite XL
	•	Spectre Simulator
	•	Assura for DRC & LVS

## Results
	•	DRC clean & LVS matched layout

## Applications
	•	Analog signal processing
## Schematic 
![WhatsApp Image 2025-09-03 at 13 53 31](https://github.com/user-attachments/assets/0ad8f886-02db-4905-80e0-b28503f4cb57)

## Layout 
![WhatsApp Image 2025-09-03 at 13 53 31 (2)](https://github.com/user-attachments/assets/3bea6d57-86e7-46bf-b016-655c81c36c23)




