Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Apr  6 11:52:01 2022
| Host         : PC-631 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.006        0.000                      0                   76        0.217        0.000                      0                   76        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.006        0.000                      0                   76        0.217        0.000                      0                   76        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 tlc/clk_en0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/s_cnt_local_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.828ns (23.603%)  route 2.680ns (76.397%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.629     5.181    tlc/clk_en0/CLK
    SLICE_X3Y31          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  tlc/clk_en0/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.862     6.499    tlc/clk_en0/s_cnt_local_reg[2]
    SLICE_X2Y31          LUT6 (Prop_lut6_I0_O)        0.124     6.623 r  tlc/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.560     7.182    tlc/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I1_O)        0.124     7.306 r  tlc/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.523     7.829    tlc/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.953 r  tlc/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.735     8.689    tlc/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.514    14.886    tlc/clk_en0/CLK
    SLICE_X3Y32          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[4]/C
                         clock pessimism              0.273    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X3Y32          FDRE (Setup_fdre_C_R)       -0.429    14.694    tlc/clk_en0/s_cnt_local_reg[4]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 tlc/clk_en0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/s_cnt_local_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.828ns (23.603%)  route 2.680ns (76.397%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.629     5.181    tlc/clk_en0/CLK
    SLICE_X3Y31          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  tlc/clk_en0/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.862     6.499    tlc/clk_en0/s_cnt_local_reg[2]
    SLICE_X2Y31          LUT6 (Prop_lut6_I0_O)        0.124     6.623 r  tlc/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.560     7.182    tlc/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I1_O)        0.124     7.306 r  tlc/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.523     7.829    tlc/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.953 r  tlc/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.735     8.689    tlc/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.514    14.886    tlc/clk_en0/CLK
    SLICE_X3Y32          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[5]/C
                         clock pessimism              0.273    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X3Y32          FDRE (Setup_fdre_C_R)       -0.429    14.694    tlc/clk_en0/s_cnt_local_reg[5]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 tlc/clk_en0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/s_cnt_local_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.828ns (23.603%)  route 2.680ns (76.397%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.629     5.181    tlc/clk_en0/CLK
    SLICE_X3Y31          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  tlc/clk_en0/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.862     6.499    tlc/clk_en0/s_cnt_local_reg[2]
    SLICE_X2Y31          LUT6 (Prop_lut6_I0_O)        0.124     6.623 r  tlc/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.560     7.182    tlc/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I1_O)        0.124     7.306 r  tlc/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.523     7.829    tlc/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.953 r  tlc/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.735     8.689    tlc/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.514    14.886    tlc/clk_en0/CLK
    SLICE_X3Y32          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[6]/C
                         clock pessimism              0.273    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X3Y32          FDRE (Setup_fdre_C_R)       -0.429    14.694    tlc/clk_en0/s_cnt_local_reg[6]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 tlc/clk_en0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/s_cnt_local_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.828ns (23.603%)  route 2.680ns (76.397%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.629     5.181    tlc/clk_en0/CLK
    SLICE_X3Y31          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  tlc/clk_en0/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.862     6.499    tlc/clk_en0/s_cnt_local_reg[2]
    SLICE_X2Y31          LUT6 (Prop_lut6_I0_O)        0.124     6.623 r  tlc/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.560     7.182    tlc/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I1_O)        0.124     7.306 r  tlc/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.523     7.829    tlc/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.953 r  tlc/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.735     8.689    tlc/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.514    14.886    tlc/clk_en0/CLK
    SLICE_X3Y32          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[7]/C
                         clock pessimism              0.273    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X3Y32          FDRE (Setup_fdre_C_R)       -0.429    14.694    tlc/clk_en0/s_cnt_local_reg[7]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 tlc/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/s_cnt_local_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.828ns (23.808%)  route 2.650ns (76.192%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.631     5.183    tlc/clk_en0/CLK
    SLICE_X3Y32          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  tlc/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.881     6.519    tlc/clk_en0/s_cnt_local_reg[5]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.124     6.643 r  tlc/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.560     7.203    tlc/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I1_O)        0.124     7.327 r  tlc/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.523     7.850    tlc/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.974 r  tlc/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.686     8.661    tlc/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.515    14.887    tlc/clk_en0/CLK
    SLICE_X3Y33          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[10]/C
                         clock pessimism              0.273    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X3Y33          FDRE (Setup_fdre_C_R)       -0.429    14.695    tlc/clk_en0/s_cnt_local_reg[10]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 tlc/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/s_cnt_local_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.828ns (23.808%)  route 2.650ns (76.192%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.631     5.183    tlc/clk_en0/CLK
    SLICE_X3Y32          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  tlc/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.881     6.519    tlc/clk_en0/s_cnt_local_reg[5]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.124     6.643 r  tlc/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.560     7.203    tlc/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I1_O)        0.124     7.327 r  tlc/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.523     7.850    tlc/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.974 r  tlc/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.686     8.661    tlc/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.515    14.887    tlc/clk_en0/CLK
    SLICE_X3Y33          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[11]/C
                         clock pessimism              0.273    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X3Y33          FDRE (Setup_fdre_C_R)       -0.429    14.695    tlc/clk_en0/s_cnt_local_reg[11]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 tlc/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/s_cnt_local_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.828ns (23.808%)  route 2.650ns (76.192%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.631     5.183    tlc/clk_en0/CLK
    SLICE_X3Y32          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  tlc/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.881     6.519    tlc/clk_en0/s_cnt_local_reg[5]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.124     6.643 r  tlc/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.560     7.203    tlc/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I1_O)        0.124     7.327 r  tlc/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.523     7.850    tlc/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.974 r  tlc/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.686     8.661    tlc/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.515    14.887    tlc/clk_en0/CLK
    SLICE_X3Y33          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[8]/C
                         clock pessimism              0.273    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X3Y33          FDRE (Setup_fdre_C_R)       -0.429    14.695    tlc/clk_en0/s_cnt_local_reg[8]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 tlc/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/s_cnt_local_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.828ns (23.808%)  route 2.650ns (76.192%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.631     5.183    tlc/clk_en0/CLK
    SLICE_X3Y32          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  tlc/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.881     6.519    tlc/clk_en0/s_cnt_local_reg[5]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.124     6.643 r  tlc/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.560     7.203    tlc/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I1_O)        0.124     7.327 r  tlc/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.523     7.850    tlc/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.974 r  tlc/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.686     8.661    tlc/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.515    14.887    tlc/clk_en0/CLK
    SLICE_X3Y33          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[9]/C
                         clock pessimism              0.273    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X3Y33          FDRE (Setup_fdre_C_R)       -0.429    14.695    tlc/clk_en0/s_cnt_local_reg[9]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 tlc/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/s_cnt_local_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.828ns (24.312%)  route 2.578ns (75.688%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.631     5.183    tlc/clk_en0/CLK
    SLICE_X3Y32          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  tlc/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.881     6.519    tlc/clk_en0/s_cnt_local_reg[5]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.124     6.643 r  tlc/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.560     7.203    tlc/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I1_O)        0.124     7.327 r  tlc/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.523     7.850    tlc/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.974 r  tlc/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.614     8.588    tlc/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.517    14.889    tlc/clk_en0/CLK
    SLICE_X3Y36          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[20]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X3Y36          FDRE (Setup_fdre_C_R)       -0.429    14.697    tlc/clk_en0/s_cnt_local_reg[20]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 tlc/clk_en0/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/s_cnt_local_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.828ns (24.312%)  route 2.578ns (75.688%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.631     5.183    tlc/clk_en0/CLK
    SLICE_X3Y32          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 r  tlc/clk_en0/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.881     6.519    tlc/clk_en0/s_cnt_local_reg[5]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.124     6.643 r  tlc/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.560     7.203    tlc/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I1_O)        0.124     7.327 r  tlc/clk_en0/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.523     7.850    tlc/clk_en0/s_cnt_local[0]_i_5_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.974 r  tlc/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.614     8.588    tlc/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.517    14.889    tlc/clk_en0/CLK
    SLICE_X3Y36          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[21]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X3Y36          FDRE (Setup_fdre_C_R)       -0.429    14.697    tlc/clk_en0/s_cnt_local_reg[21]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                  6.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 tlc/clk_en0/s_cnt_local_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/ce_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.789%)  route 0.166ns (47.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.507    tlc/clk_en0/CLK
    SLICE_X3Y37          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  tlc/clk_en0/s_cnt_local_reg[24]/Q
                         net (fo=3, routed)           0.166     1.815    tlc/clk_en0/s_cnt_local_reg[24]
    SLICE_X2Y36          LUT6 (Prop_lut6_I1_O)        0.045     1.860 r  tlc/clk_en0/ce_o_i_1/O
                         net (fo=1, routed)           0.000     1.860    tlc/clk_en0/ce_o_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  tlc/clk_en0/ce_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     2.021    tlc/clk_en0/CLK
    SLICE_X2Y36          FDRE                                         r  tlc/clk_en0/ce_o_reg/C
                         clock pessimism             -0.500     1.521    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.121     1.642    tlc/clk_en0/ce_o_reg
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 tlc/clk_en0/s_cnt_local_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/s_cnt_local_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.506    tlc/clk_en0/CLK
    SLICE_X3Y34          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  tlc/clk_en0/s_cnt_local_reg[15]/Q
                         net (fo=2, routed)           0.117     1.765    tlc/clk_en0/s_cnt_local_reg[15]
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  tlc/clk_en0/s_cnt_local_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    tlc/clk_en0/s_cnt_local_reg[12]_i_1_n_4
    SLICE_X3Y34          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.862     2.020    tlc/clk_en0/CLK
    SLICE_X3Y34          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[15]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.105     1.611    tlc/clk_en0/s_cnt_local_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 tlc/clk_en0/s_cnt_local_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/s_cnt_local_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.507    tlc/clk_en0/CLK
    SLICE_X3Y37          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  tlc/clk_en0/s_cnt_local_reg[27]/Q
                         net (fo=2, routed)           0.117     1.766    tlc/clk_en0/s_cnt_local_reg[27]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  tlc/clk_en0/s_cnt_local_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    tlc/clk_en0/s_cnt_local_reg[24]_i_1_n_4
    SLICE_X3Y37          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.864     2.022    tlc/clk_en0/CLK
    SLICE_X3Y37          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[27]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.105     1.612    tlc/clk_en0/s_cnt_local_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 tlc/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/s_cnt_local_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.590     1.503    tlc/clk_en0/CLK
    SLICE_X3Y31          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  tlc/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.117     1.762    tlc/clk_en0/s_cnt_local_reg[3]
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  tlc/clk_en0/s_cnt_local_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.870    tlc/clk_en0/s_cnt_local_reg[0]_i_2_n_4
    SLICE_X3Y31          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.859     2.017    tlc/clk_en0/CLK
    SLICE_X3Y31          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[3]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.105     1.608    tlc/clk_en0/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 tlc/clk_en0/s_cnt_local_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/s_cnt_local_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.592     1.505    tlc/clk_en0/CLK
    SLICE_X3Y33          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  tlc/clk_en0/s_cnt_local_reg[11]/Q
                         net (fo=2, routed)           0.120     1.767    tlc/clk_en0/s_cnt_local_reg[11]
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  tlc/clk_en0/s_cnt_local_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    tlc/clk_en0/s_cnt_local_reg[8]_i_1_n_4
    SLICE_X3Y33          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.861     2.019    tlc/clk_en0/CLK
    SLICE_X3Y33          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[11]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.105     1.610    tlc/clk_en0/s_cnt_local_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 tlc/clk_en0/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/s_cnt_local_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.506    tlc/clk_en0/CLK
    SLICE_X3Y35          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  tlc/clk_en0/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           0.120     1.768    tlc/clk_en0/s_cnt_local_reg[19]
    SLICE_X3Y35          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  tlc/clk_en0/s_cnt_local_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    tlc/clk_en0/s_cnt_local_reg[16]_i_1_n_4
    SLICE_X3Y35          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     2.021    tlc/clk_en0/CLK
    SLICE_X3Y35          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[19]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.105     1.611    tlc/clk_en0/s_cnt_local_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 tlc/clk_en0/s_cnt_local_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/s_cnt_local_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.591     1.504    tlc/clk_en0/CLK
    SLICE_X3Y32          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  tlc/clk_en0/s_cnt_local_reg[7]/Q
                         net (fo=2, routed)           0.120     1.766    tlc/clk_en0/s_cnt_local_reg[7]
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  tlc/clk_en0/s_cnt_local_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    tlc/clk_en0/s_cnt_local_reg[4]_i_1_n_4
    SLICE_X3Y32          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.860     2.018    tlc/clk_en0/CLK
    SLICE_X3Y32          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[7]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.105     1.609    tlc/clk_en0/s_cnt_local_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 tlc/clk_en0/s_cnt_local_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/s_cnt_local_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.506    tlc/clk_en0/CLK
    SLICE_X3Y34          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  tlc/clk_en0/s_cnt_local_reg[12]/Q
                         net (fo=2, routed)           0.116     1.764    tlc/clk_en0/s_cnt_local_reg[12]
    SLICE_X3Y34          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  tlc/clk_en0/s_cnt_local_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    tlc/clk_en0/s_cnt_local_reg[12]_i_1_n_7
    SLICE_X3Y34          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.862     2.020    tlc/clk_en0/CLK
    SLICE_X3Y34          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[12]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.105     1.611    tlc/clk_en0/s_cnt_local_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 tlc/clk_en0/s_cnt_local_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/s_cnt_local_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.506    tlc/clk_en0/CLK
    SLICE_X3Y36          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  tlc/clk_en0/s_cnt_local_reg[20]/Q
                         net (fo=2, routed)           0.116     1.764    tlc/clk_en0/s_cnt_local_reg[20]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  tlc/clk_en0/s_cnt_local_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    tlc/clk_en0/s_cnt_local_reg[20]_i_1_n_7
    SLICE_X3Y36          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     2.021    tlc/clk_en0/CLK
    SLICE_X3Y36          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[20]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.105     1.611    tlc/clk_en0/s_cnt_local_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 tlc/clk_en0/s_cnt_local_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlc/clk_en0/s_cnt_local_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.592     1.505    tlc/clk_en0/CLK
    SLICE_X3Y33          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  tlc/clk_en0/s_cnt_local_reg[8]/Q
                         net (fo=2, routed)           0.116     1.763    tlc/clk_en0/s_cnt_local_reg[8]
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.878 r  tlc/clk_en0/s_cnt_local_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.878    tlc/clk_en0/s_cnt_local_reg[8]_i_1_n_7
    SLICE_X3Y33          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.861     2.019    tlc/clk_en0/CLK
    SLICE_X3Y33          FDRE                                         r  tlc/clk_en0/s_cnt_local_reg[8]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.105     1.610    tlc/clk_en0/s_cnt_local_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y35     tlc/FSM_sequential_s_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y35     tlc/FSM_sequential_s_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y35     tlc/FSM_sequential_s_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36     tlc/clk_en0/ce_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y31     tlc/clk_en0/s_cnt_local_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33     tlc/clk_en0/s_cnt_local_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33     tlc/clk_en0/s_cnt_local_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y34     tlc/clk_en0/s_cnt_local_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y34     tlc/clk_en0/s_cnt_local_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35     tlc/FSM_sequential_s_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35     tlc/FSM_sequential_s_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35     tlc/FSM_sequential_s_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36     tlc/clk_en0/ce_o_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35     tlc/clk_en0/s_cnt_local_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35     tlc/clk_en0/s_cnt_local_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35     tlc/clk_en0/s_cnt_local_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35     tlc/clk_en0/s_cnt_local_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     tlc/clk_en0/s_cnt_local_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     tlc/clk_en0/s_cnt_local_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31     tlc/clk_en0/s_cnt_local_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31     tlc/clk_en0/s_cnt_local_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y38     tlc/clk_en0/s_cnt_local_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y38     tlc/clk_en0/s_cnt_local_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31     tlc/clk_en0/s_cnt_local_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y38     tlc/clk_en0/s_cnt_local_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31     tlc/clk_en0/s_cnt_local_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33     tlc/clk_en0/s_cnt_local_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33     tlc/clk_en0/s_cnt_local_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34     tlc/clk_en0/s_cnt_local_reg[12]/C



