INFO-FLOW: Workspace /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1 opened at Sun Feb 26 15:07:34 EST 2023
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcvu9p-flga2577-2-e 
Execute       ap_part_info -name xcvu9p-flga2577-2-e -data single -quiet 
Command       ap_part_info done; 2.14 sec.
Execute       ap_part_info -name xcvu9p-flga2577-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flga2577:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcvu9p-flga2577-2-e 
Execute         ap_part_info -name xcvu9p-flga2577-2-e -data resources 
Execute         ap_part_info -name xcvu9p-flga2577-2-e -data info 
Execute         ap_part_info -name xcvu9p-flga2577-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-flga2577-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.21 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2577-2-e'
Execute       ap_part_info -name xcvu9p-flga2577-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.45 sec.
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcvu9p-flga2577-2-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcvu9p-flga2577-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/data/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 2.47 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 6.53 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 5.36 sec.
INFO-FLOW: Done: GCC PP time: 14.4 seconds per iteration
Execute         source /data/tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /data/tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /data/tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 6.11 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 5.81 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /data/tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 6.6 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /data/tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 10.91 sec.
Execute           source /data/tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /data/tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /data/tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 5.16 sec.
Command         tidy_31 done; 16.98 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 29.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 9.04 sec.
Execute         ap_part_info -name xcvu9p-flga2577-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 5.84 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/tools/Xilinx/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 2.97 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 38655 ; free virtual = 84142
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 38655 ; free virtual = 84142
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 1.06 sec.
Execute           llvm-ld /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/tools/Xilinx/Vivado/2020.1/lnx64/lib -lfloatconversion -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 2.77 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::sincos_lut<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'nnet::cos_lut<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' (firmware/nnet_utils/nnet_math.h:195).
INFO: [XFORM 203-603] Inlining function 'nnet::sincos_lut<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'nnet::sin_lut<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' (firmware/nnet_utils/nnet_math.h:187).
Command           transform done; 5.16 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:16 ; elapsed = 00:01:21 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 38437 ; free virtual = 83961
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.78 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/nnet_utils/nnet_math.h:151: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.65 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 38331 ; free virtual = 83877
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-131] Reshaping array 'x.V' (firmware/myproject.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.V' (firmware/myproject.cpp:26) in dimension 1 completely.
Command           transform done; 1.48 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_math.h:186:22) to (firmware/nnet_utils/nnet_math.h:155:43) in function 'nnet::sin_lut<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 43 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_math.h:194:22) to (firmware/nnet_utils/nnet_math.h:196:5) in function 'nnet::cos_lut<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 45 basic blocks.
Command           transform done; 0.96 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 38208 ; free virtual = 83762
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::sin_lut<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'sin_lut<ap_fixed<9, 6, 5, 3, 0> >' (firmware/nnet_utils/nnet_math.h:93:43)
WARNING: [XFORM 203-631] Renaming function 'nnet::cos_lut<ap_fixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'cos_lut<ap_fixed<9, 6, 5, 3, 0> >' (firmware/nnet_utils/nnet_math.h:93:5)
Command           transform done; 0.98 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:19 ; elapsed = 00:01:27 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 38140 ; free virtual = 83705
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 14.51 sec.
Command       elaborate done; 83.74 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'sin_lut<ap_fixed<9, 6, 5, 3, 0> >' to 'sin_lut_ap_fixed_9_6_5_3_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'cos_lut<ap_fixed<9, 6, 5, 3, 0> >' to 'cos_lut_ap_fixed_9_6_5_3_0_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model cos_lut<ap_fixed<9, 6, 5, 3, 0> > 
Execute         preproc_iomode -model sin_lut<ap_fixed<9, 6, 5, 3, 0> > 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: {sin_lut<ap_fixed<9, 6, 5, 3, 0> >} {cos_lut<ap_fixed<9, 6, 5, 3, 0> >} myproject
INFO-FLOW: Configuring Module : sin_lut<ap_fixed<9, 6, 5, 3, 0> > ...
Execute         set_default_model sin_lut<ap_fixed<9, 6, 5, 3, 0> > 
Execute         apply_spec_resource_limit sin_lut<ap_fixed<9, 6, 5, 3, 0> > 
INFO-FLOW: Configuring Module : cos_lut<ap_fixed<9, 6, 5, 3, 0> > ...
Execute         set_default_model cos_lut<ap_fixed<9, 6, 5, 3, 0> > 
Execute         apply_spec_resource_limit cos_lut<ap_fixed<9, 6, 5, 3, 0> > 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: {sin_lut<ap_fixed<9, 6, 5, 3, 0> >} {cos_lut<ap_fixed<9, 6, 5, 3, 0> >} myproject
INFO-FLOW: Preprocessing Module: sin_lut<ap_fixed<9, 6, 5, 3, 0> > ...
Execute         set_default_model sin_lut<ap_fixed<9, 6, 5, 3, 0> > 
Execute         cdfg_preprocess -model sin_lut<ap_fixed<9, 6, 5, 3, 0> > 
Execute         rtl_gen_preprocess sin_lut<ap_fixed<9, 6, 5, 3, 0> > 
INFO-FLOW: Preprocessing Module: cos_lut<ap_fixed<9, 6, 5, 3, 0> > ...
Execute         set_default_model cos_lut<ap_fixed<9, 6, 5, 3, 0> > 
Execute         cdfg_preprocess -model cos_lut<ap_fixed<9, 6, 5, 3, 0> > 
Execute         rtl_gen_preprocess cos_lut<ap_fixed<9, 6, 5, 3, 0> > 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: {sin_lut<ap_fixed<9, 6, 5, 3, 0> >} {cos_lut<ap_fixed<9, 6, 5, 3, 0> >} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_lut_ap_fixed_9_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sin_lut<ap_fixed<9, 6, 5, 3, 0> > 
Execute         schedule -model sin_lut<ap_fixed<9, 6, 5, 3, 0> > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sin_lut<ap_fixed<9, 6, 5, 3, 0> >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 86.71 seconds; current allocated memory: 557.712 MB.
Execute         syn_report -verbosereport -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/sin_lut_ap_fixed_9_6_5_3_0_s.verbose.sched.rpt 
Execute         db_write -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/sin_lut_ap_fixed_9_6_5_3_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling sin_lut<ap_fixed<9, 6, 5, 3, 0> >.
Execute         set_default_model sin_lut<ap_fixed<9, 6, 5, 3, 0> > 
Execute         bind -model sin_lut<ap_fixed<9, 6, 5, 3, 0> > 
BIND OPTION: model=sin_lut<ap_fixed<9, 6, 5, 3, 0> >
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 558.078 MB.
Execute         syn_report -verbosereport -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/sin_lut_ap_fixed_9_6_5_3_0_s.verbose.bind.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/sin_lut_ap_fixed_9_6_5_3_0_s.bind.adb -f 
Command         db_write done; 0.3 sec.
INFO-FLOW: Finish binding sin_lut<ap_fixed<9, 6, 5, 3, 0> >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cos_lut_ap_fixed_9_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model cos_lut<ap_fixed<9, 6, 5, 3, 0> > 
Execute         schedule -model cos_lut<ap_fixed<9, 6, 5, 3, 0> > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cos_lut<ap_fixed<9, 6, 5, 3, 0> >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 558.408 MB.
Execute         syn_report -verbosereport -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/cos_lut_ap_fixed_9_6_5_3_0_s.verbose.sched.rpt 
Execute         db_write -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/cos_lut_ap_fixed_9_6_5_3_0_s.sched.adb -f 
Command         db_write done; 0.85 sec.
INFO-FLOW: Finish scheduling cos_lut<ap_fixed<9, 6, 5, 3, 0> >.
Execute         set_default_model cos_lut<ap_fixed<9, 6, 5, 3, 0> > 
Execute         bind -model cos_lut<ap_fixed<9, 6, 5, 3, 0> > 
BIND OPTION: model=cos_lut<ap_fixed<9, 6, 5, 3, 0> >
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 558.779 MB.
Execute         syn_report -verbosereport -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/cos_lut_ap_fixed_9_6_5_3_0_s.verbose.bind.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/cos_lut_ap_fixed_9_6_5_3_0_s.bind.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish binding cos_lut<ap_fixed<9, 6, 5, 3, 0> >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.3 sec.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 559.492 MB.
Execute         syn_report -verbosereport -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.01 sec.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 560.844 MB.
Execute         syn_report -verbosereport -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 1.86 sec.
Execute         db_write -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess sin_lut<ap_fixed<9, 6, 5, 3, 0> > 
Execute         rtl_gen_preprocess cos_lut<ap_fixed<9, 6, 5, 3, 0> > 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: {sin_lut<ap_fixed<9, 6, 5, 3, 0> >} {cos_lut<ap_fixed<9, 6, 5, 3, 0> >} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_lut_ap_fixed_9_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model sin_lut<ap_fixed<9, 6, 5, 3, 0> > -vendor xilinx -mg_file /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/sin_lut_ap_fixed_9_6_5_3_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_dcmp_64ns_64ns_1_2_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_15ns_9s_24_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_lut_ap_fixed_9_6_5_3_0_s'.
INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 562.733 MB.
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl sin_lut<ap_fixed<9, 6, 5, 3, 0> > -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/syn/systemc/sin_lut_ap_fixed_9_6_5_3_0_s -synmodules {sin_lut<ap_fixed<9, 6, 5, 3, 0> >} {cos_lut<ap_fixed<9, 6, 5, 3, 0> >} myproject 
Execute         gen_rtl sin_lut<ap_fixed<9, 6, 5, 3, 0> > -style xilinx -f -lang vhdl -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_9_6_5_3_0_s 
Execute         gen_rtl sin_lut<ap_fixed<9, 6, 5, 3, 0> > -style xilinx -f -lang vlog -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/syn/verilog/sin_lut_ap_fixed_9_6_5_3_0_s 
Execute         syn_report -csynth -model sin_lut<ap_fixed<9, 6, 5, 3, 0> > -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/syn/report/sin_lut_ap_fixed_9_6_5_3_0_s_csynth.rpt 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model sin_lut<ap_fixed<9, 6, 5, 3, 0> > -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/syn/report/sin_lut_ap_fixed_9_6_5_3_0_s_csynth.xml 
Execute         syn_report -verbosereport -model sin_lut<ap_fixed<9, 6, 5, 3, 0> > -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/sin_lut_ap_fixed_9_6_5_3_0_s.verbose.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -model sin_lut<ap_fixed<9, 6, 5, 3, 0> > -f -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/sin_lut_ap_fixed_9_6_5_3_0_s.adb 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info sin_lut<ap_fixed<9, 6, 5, 3, 0> > -p /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/sin_lut_ap_fixed_9_6_5_3_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cos_lut_ap_fixed_9_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model cos_lut<ap_fixed<9, 6, 5, 3, 0> > -vendor xilinx -mg_file /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/cos_lut_ap_fixed_9_6_5_3_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_dcmp_64ns_64ns_1_2_0': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_15ns_9s_24_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cos_lut_ap_fixed_9_6_5_3_0_s'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 565.157 MB.
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl cos_lut<ap_fixed<9, 6, 5, 3, 0> > -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/syn/systemc/cos_lut_ap_fixed_9_6_5_3_0_s -synmodules {sin_lut<ap_fixed<9, 6, 5, 3, 0> >} {cos_lut<ap_fixed<9, 6, 5, 3, 0> >} myproject 
Execute         gen_rtl cos_lut<ap_fixed<9, 6, 5, 3, 0> > -style xilinx -f -lang vhdl -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_9_6_5_3_0_s 
Execute         gen_rtl cos_lut<ap_fixed<9, 6, 5, 3, 0> > -style xilinx -f -lang vlog -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/syn/verilog/cos_lut_ap_fixed_9_6_5_3_0_s 
Execute         syn_report -csynth -model cos_lut<ap_fixed<9, 6, 5, 3, 0> > -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/syn/report/cos_lut_ap_fixed_9_6_5_3_0_s_csynth.rpt 
Execute         syn_report -rtlxml -model cos_lut<ap_fixed<9, 6, 5, 3, 0> > -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/syn/report/cos_lut_ap_fixed_9_6_5_3_0_s_csynth.xml 
Execute         syn_report -verbosereport -model cos_lut<ap_fixed<9, 6, 5, 3, 0> > -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/cos_lut_ap_fixed_9_6_5_3_0_s.verbose.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -model cos_lut<ap_fixed<9, 6, 5, 3, 0> > -f -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/cos_lut_ap_fixed_9_6_5_3_0_s.adb 
Command         db_write done; 0.19 sec.
Execute         gen_tb_info cos_lut<ap_fixed<9, 6, 5, 3, 0> > -p /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/cos_lut_ap_fixed_9_6_5_3_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/x_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_4_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'myproject_am_addmul_10s_9s_14s_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_ama_addmuladd_13s_11s_9s_15ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_mul_sub_5s_10s_8s_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_5s_27s_22s_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_6ns_9s_5ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_7ns_9s_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_mulsub_11s_11s_12ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_10s_12s_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_10s_16s_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_10s_22s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_10s_26s_33_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 568.897 MB.
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/syn/systemc/myproject -synmodules {sin_lut<ap_fixed<9, 6, 5, 3, 0> >} {cos_lut<ap_fixed<9, 6, 5, 3, 0> >} myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/syn/vhdl/myproject 
Command         gen_rtl done; 0.14 sec.
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute         syn_report -rtlxml -model myproject -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute         syn_report -verbosereport -model myproject -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 2.07 sec.
Execute         db_write -model myproject -f -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 0.24 sec.
Execute         gen_tb_info myproject -p /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 0.28 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: {sin_lut<ap_fixed<9, 6, 5, 3, 0> >} {cos_lut<ap_fixed<9, 6, 5, 3, 0> >} myproject
INFO-FLOW: Handling components in module [sin_lut_ap_fixed_9_6_5_3_0_s] ... 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/sin_lut_ap_fixed_9_6_5_3_0_s.compgen.tcl 
INFO-FLOW: Found component myproject_dcmp_64ns_64ns_1_2_0.
INFO-FLOW: Append model myproject_dcmp_64ns_64ns_1_2_0
INFO-FLOW: Found component myproject_mul_mul_15ns_9s_24_1_0.
INFO-FLOW: Append model myproject_mul_mul_15ns_9s_24_1_0
INFO-FLOW: Handling components in module [cos_lut_ap_fixed_9_6_5_3_0_s] ... 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/cos_lut_ap_fixed_9_6_5_3_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component myproject_mac_muladd_7ns_9s_12ns_12_1_1.
INFO-FLOW: Append model myproject_mac_muladd_7ns_9s_12ns_12_1_1
INFO-FLOW: Found component myproject_mac_mulsub_11s_11s_12ns_12_1_1.
INFO-FLOW: Append model myproject_mac_mulsub_11s_11s_12ns_12_1_1
INFO-FLOW: Found component myproject_ama_addmuladd_13s_11s_9s_15ns_15_1_1.
INFO-FLOW: Append model myproject_ama_addmuladd_13s_11s_9s_15ns_15_1_1
INFO-FLOW: Found component myproject_mac_muladd_6ns_9s_5ns_12_1_1.
INFO-FLOW: Append model myproject_mac_muladd_6ns_9s_5ns_12_1_1
INFO-FLOW: Found component myproject_mac_mul_sub_5s_10s_8s_14_1_1.
INFO-FLOW: Append model myproject_mac_mul_sub_5s_10s_8s_14_1_1
INFO-FLOW: Found component myproject_am_addmul_10s_9s_14s_25_1_1.
INFO-FLOW: Append model myproject_am_addmul_10s_9s_14s_25_1_1
INFO-FLOW: Found component myproject_mul_mul_10s_16s_27_1_1.
INFO-FLOW: Append model myproject_mul_mul_10s_16s_27_1_1
INFO-FLOW: Found component myproject_mul_mul_10s_12s_22_1_1.
INFO-FLOW: Append model myproject_mul_mul_10s_12s_22_1_1
INFO-FLOW: Found component myproject_mul_mul_10s_26s_33_1_1.
INFO-FLOW: Append model myproject_mul_mul_10s_26s_33_1_1
INFO-FLOW: Found component myproject_mul_mul_10s_22s_30_1_1.
INFO-FLOW: Append model myproject_mul_mul_10s_22s_30_1_1
INFO-FLOW: Found component myproject_mac_muladd_5s_27s_22s_27_1_1.
INFO-FLOW: Append model myproject_mac_muladd_5s_27s_22s_27_1_1
INFO-FLOW: Append model sin_lut_ap_fixed_9_6_5_3_0_s
INFO-FLOW: Append model cos_lut_ap_fixed_9_6_5_3_0_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_dcmp_64ns_64ns_1_2_0 myproject_mul_mul_15ns_9s_24_1_0 myproject_mac_muladd_7ns_9s_12ns_12_1_1 myproject_mac_mulsub_11s_11s_12ns_12_1_1 myproject_ama_addmuladd_13s_11s_9s_15ns_15_1_1 myproject_mac_muladd_6ns_9s_5ns_12_1_1 myproject_mac_mul_sub_5s_10s_8s_14_1_1 myproject_am_addmul_10s_9s_14s_25_1_1 myproject_mul_mul_10s_16s_27_1_1 myproject_mul_mul_10s_12s_22_1_1 myproject_mul_mul_10s_26s_33_1_1 myproject_mul_mul_10s_22s_30_1_1 myproject_mac_muladd_5s_27s_22s_27_1_1 sin_lut_ap_fixed_9_6_5_3_0_s cos_lut_ap_fixed_9_6_5_3_0_s myproject
INFO-FLOW: To file: write model myproject_dcmp_64ns_64ns_1_2_0
INFO-FLOW: To file: write model myproject_mul_mul_15ns_9s_24_1_0
INFO-FLOW: To file: write model myproject_mac_muladd_7ns_9s_12ns_12_1_1
INFO-FLOW: To file: write model myproject_mac_mulsub_11s_11s_12ns_12_1_1
INFO-FLOW: To file: write model myproject_ama_addmuladd_13s_11s_9s_15ns_15_1_1
INFO-FLOW: To file: write model myproject_mac_muladd_6ns_9s_5ns_12_1_1
INFO-FLOW: To file: write model myproject_mac_mul_sub_5s_10s_8s_14_1_1
INFO-FLOW: To file: write model myproject_am_addmul_10s_9s_14s_25_1_1
INFO-FLOW: To file: write model myproject_mul_mul_10s_16s_27_1_1
INFO-FLOW: To file: write model myproject_mul_mul_10s_12s_22_1_1
INFO-FLOW: To file: write model myproject_mul_mul_10s_26s_33_1_1
INFO-FLOW: To file: write model myproject_mul_mul_10s_22s_30_1_1
INFO-FLOW: To file: write model myproject_mac_muladd_5s_27s_22s_27_1_1
INFO-FLOW: To file: write model sin_lut_ap_fixed_9_6_5_3_0_s
INFO-FLOW: To file: write model cos_lut_ap_fixed_9_6_5_3_0_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 230.47 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /data/tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /data/tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /data/tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /data/tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /data/tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/sin_lut_ap_fixed_9_6_5_3_0_s.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Command         ap_source done; 0.33 sec.
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/cos_lut_ap_fixed_9_6_5_3_0_s.compgen.tcl 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info 
Command         ap_source done; 0.97 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /data/tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /data/tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /data/tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /data/tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /data/tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.16 sec.
Command         ap_source done; 0.16 sec.
Execute         source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /data/tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/sin_lut_ap_fixed_9_6_5_3_0_s.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/cos_lut_ap_fixed_9_6_5_3_0_s.compgen.tcl 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/sin_lut_ap_fixed_9_6_5_3_0_s.compgen.tcl 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/cos_lut_ap_fixed_9_6_5_3_0_s.compgen.tcl 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Command         ap_source done; 0.28 sec.
Execute         ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/sin_lut_ap_fixed_9_6_5_3_0_s.compgen.tcl 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/cos_lut_ap_fixed_9_6_5_3_0_s.compgen.tcl 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute         ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=14
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=16 #gSsdmPorts=14
Execute         source /data/tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/impl/misc/myproject_ap_dcmp_0_no_dsp_64_ip.tcl 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/sin_lut_ap_fixed_9_6_5_3_0_s.tbgen.tcl 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/cos_lut_ap_fixed_9_6_5_3_0_s.tbgen.tcl 
Execute         source /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-9,6/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:27 ; elapsed = 00:01:45 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 38104 ; free virtual = 83685
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 17.92 sec.
Command     csynth_design done; 101.67 sec.
Execute     cleanup_all 
