#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Aug 08 10:26:53 2016
# Process ID: 5776
# Current directory: c:/Users/RazBB/Documents/GitHub/RedPitayaMaster/fpga/project/axi_protocol_converter_0_example
# Command line: vivado.exe -source c:/Users/RazBB/Documents/GitHub/RedPitayaMaster/fpga/project/.Xil/axi_protocol_converter_0/tmp_axi_protocol_converter_0.srcs/sources_1/ip/axi_protocol_converter_0/axi_protocol_converter_0_ex.tcl
# Log file: c:/Users/RazBB/Documents/GitHub/RedPitayaMaster/fpga/project/axi_protocol_converter_0_example/vivado.log
# Journal file: c:/Users/RazBB/Documents/GitHub/RedPitayaMaster/fpga/project/axi_protocol_converter_0_example\vivado.jou
#-----------------------------------------------------------
start_gui
source c:/Users/RazBB/Documents/GitHub/RedPitayaMaster/fpga/project/.Xil/axi_protocol_converter_0/tmp_axi_protocol_converter_0.srcs/sources_1/ip/axi_protocol_converter_0/axi_protocol_converter_0_ex.tcl
# set srcIpDir "c:/Users/RazBB/Documents/GitHub/RedPitayaMaster/fpga/project/.Xil/axi_protocol_converter_0/tmp_axi_protocol_converter_0.srcs/sources_1/ip/axi_protocol_converter_0"
# create_project -name axi_protocol_converter_0_example -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/Users/RazBB/Documents/GitHub/RedPitayaMaster/fpga/project/axi_protocol_converter_0_example'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
create_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 732.797 ; gain = 98.477
# set_property part xc7z010clg400-1 [current_project]
# set_property target_language verilog [current_project]
# set_property simulator_language MIXED [current_project]
# set_property coreContainer.enable false [current_project]
# set returnCode 0
# import_ip -files [list [file join $srcIpDir axi_protocol_converter_0.xci]] -name axi_protocol_converter_0
# reset_target {open_example} [get_ips axi_protocol_converter_0]
# proc _filter_supported_targets {targets ip} {
#   set res {}
#   set all [get_property SUPPORTED_TARGETS $ip]
#   foreach target $targets {
#     lappend res {*}[lsearch -all -inline -nocase $all $target]
#   }
#   return $res
# }
# generate_target -quiet [_filter_supported_targets {instantiation_template synthesis simulation implementation shared_logic} [get_ips axi_protocol_converter_0]] [get_ips axi_protocol_converter_0]
# add_files -scan_for_includes -quiet -fileset [current_fileset] \
#   [list [file join $srcIpDir example_design/axi_protocol_converter_0_example_design.v]] \
#   [list [file join $srcIpDir example_design/axi_protocol_converter_0_example_master.v]] \
#   [list [file join $srcIpDir example_design/axi_protocol_converter_0_example_slave.v]]
# add_files -quiet -fileset [current_fileset -constrset] \
#   [list [file join $srcIpDir example_design/axi_protocol_converter_0_example_design.xdc]]
# if { [catch {current_fileset -simset} exc] } { create_fileset -simset sim_1 }
# add_files -quiet -scan_for_includes -fileset [current_fileset -simset] \
#   [list [file join $srcIpDir simulation/exdes_tb.v]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $srcIpDir simulation/exdes_tb.v]]]
# import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
# set_property TOP [lindex [find_top] 0] [current_fileset]
# if {[catch {source [file join $srcIpDir ../../ipshared/xilinx.com/axi_protocol_converter_v2_1/ttcl/example_scriptext.tcl]} errMsg]} {
#   puts "Error encountered while sourcing custom IP example design script."
#   puts "$errorInfo"
#   incr returnCode
# }
## ipx::get_cores -from project
## get_property NAME $core
## get_property BOARD [current_project]
WARNING: [Common 17-599] Property 'BOARD' is deprecated for object type 'project'. Use 'board_part'.
## ipx::get_user_parameters -quiet -of_objects $core ACLK_ASYNC
## ipx::get_user_parameters -quiet -of_objects $core ACLK_RATIO
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2
create_ip: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 803.637 ; gain = 70.840
## concat CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} CONFIG.USE_RESET {false} $list_board_param_clkwiz $clk_freq_list
## get_ips ${CompName}_example_clk_wiz_0
DADDR_09: 1c00	-CLKOUT0 Register 1
DADDR_08: 19a6	-CLKOUT0 Register 2
DADDR_07: 0000	-CLKOUT0 Register Shared with CLKOUT5
DADDR_09: 1c00	-CLKOUT0 Register 1
DADDR_08: 19a6	-CLKOUT0 Register 2
DADDR_07: 0000	-CLKOUT0 Register Shared with CLKOUT5

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2
DADDR_09: 1c00	-CLKOUT0 Register 1
DADDR_08: 19a6	-CLKOUT0 Register 2
DADDR_07: 0000	-CLKOUT0 Register Shared with CLKOUT5

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2
## get_files  ${CompName}_example_clk_wiz_0.xci
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_protocol_converter_0_example_clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_protocol_converter_0_example_clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_protocol_converter_0_example_clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'axi_protocol_converter_0_example_clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_protocol_converter_0_example_clk_wiz_0'...
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 807.855 ; gain = 4.219
## get_ips ${CompName}_example_proc_sys_reset_0
## get_files ${CompName}_example_proc_sys_reset_0.xci
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_protocol_converter_0_example_proc_sys_reset_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_protocol_converter_0_example_proc_sys_reset_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_protocol_converter_0_example_proc_sys_reset_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'axi_protocol_converter_0_example_proc_sys_reset_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_protocol_converter_0_example_proc_sys_reset_0'...
# update_compile_order -fileset [current_fileset]
# update_compile_order -fileset [current_fileset -simset]
# set tops [list]
# foreach tfile [ get_files -filter {name=~"*.xci" || name=~"*.bd"}] { if { [lsearch [list_property $tfile] PARENT_COMPOSITE_FILE ] == -1} {lappend tops $tfile} }
# generate_target all $tops
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_protocol_converter_0'...
# export_ip_user_files -force
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/RazBB/Documents/GitHub/RedPitayaMaster/fpga/project/axi_protocol_converter_0_example/axi_protocol_converter_0_example.ip_user_files/sim_scripts/axi_protocol_converter_0/xsim/axi_protocol_converter_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/RazBB/Documents/GitHub/RedPitayaMaster/fpga/project/axi_protocol_converter_0_example/axi_protocol_converter_0_example.ip_user_files/sim_scripts/axi_protocol_converter_0/modelsim/axi_protocol_converter_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/RazBB/Documents/GitHub/RedPitayaMaster/fpga/project/axi_protocol_converter_0_example/axi_protocol_converter_0_example.ip_user_files/sim_scripts/axi_protocol_converter_0/questa/axi_protocol_converter_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/RazBB/Documents/GitHub/RedPitayaMaster/fpga/project/axi_protocol_converter_0_example/axi_protocol_converter_0_example.ip_user_files/sim_scripts/axi_protocol_converter_0/ies/axi_protocol_converter_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/RazBB/Documents/GitHub/RedPitayaMaster/fpga/project/axi_protocol_converter_0_example/axi_protocol_converter_0_example.ip_user_files/sim_scripts/axi_protocol_converter_0/vcs/axi_protocol_converter_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/RazBB/Documents/GitHub/RedPitayaMaster/fpga/project/axi_protocol_converter_0_example/axi_protocol_converter_0_example.ip_user_files/sim_scripts/axi_protocol_converter_0/riviera/axi_protocol_converter_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/RazBB/Documents/GitHub/RedPitayaMaster/fpga/project/axi_protocol_converter_0_example/axi_protocol_converter_0_example.ip_user_files/sim_scripts/axi_protocol_converter_0/activehdl/axi_protocol_converter_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/RazBB/Documents/GitHub/RedPitayaMaster/fpga/project/axi_protocol_converter_0_example/axi_protocol_converter_0_example.ip_user_files/sim_scripts/axi_protocol_converter_0_example_clk_wiz_0/xsim/axi_protocol_converter_0_example_clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/RazBB/Documents/GitHub/RedPitayaMaster/fpga/project/axi_protocol_converter_0_example/axi_protocol_converter_0_example.ip_user_files/sim_scripts/axi_protocol_converter_0_example_clk_wiz_0/modelsim/axi_protocol_converter_0_example_clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/RazBB/Documents/GitHub/RedPitayaMaster/fpga/project/axi_protocol_converter_0_example/axi_protocol_converter_0_example.ip_user_files/sim_scripts/axi_protocol_converter_0_example_clk_wiz_0/questa/axi_protocol_converter_0_example_clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/RazBB/Documents/GitHub/RedPitayaMaster/fpga/project/axi_protocol_converter_0_example/axi_protocol_converter_0_example.ip_user_files/sim_scripts/axi_protocol_converter_0_example_clk_wiz_0/ies/axi_protocol_converter_0_example_clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/RazBB/Documents/GitHub/RedPitayaMaster/fpga/project/axi_protocol_converter_0_example/axi_protocol_converter_0_example.ip_user_files/sim_scripts/axi_protocol_converter_0_example_clk_wiz_0/vcs/axi_protocol_converter_0_example_clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/RazBB/Documents/GitHub/RedPitayaMaster/fpga/project/axi_protocol_converter_0_example/axi_protocol_converter_0_example.ip_user_files/sim_scripts/axi_protocol_converter_0_example_clk_wiz_0/riviera/axi_protocol_converter_0_example_clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/RazBB/Documents/GitHub/RedPitayaMaster/fpga/project/axi_protocol_converter_0_example/axi_protocol_converter_0_example.ip_user_files/sim_scripts/axi_protocol_converter_0_example_clk_wiz_0/activehdl/axi_protocol_converter_0_example_clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
ERROR: [exportsim-Tcl-34] failed to open file to write (C:/Users/RazBB/Documents/GitHub/RedPitayaMaster/fpga/project/axi_protocol_converter_0_example/axi_protocol_converter_0_example.ip_user_files/sim_scripts/axi_protocol_converter_0_example_proc_sys_reset_0/xsim/axi_protocol_converter_0_example_proc_sys_reset_0.sh)
export_ip_user_files: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 823.734 ; gain = 8.816
ERROR: [Common 17-39] 'send_msg_id' failed due to earlier errors.

    while executing
"send_msg_id exportsim-Tcl-034 ERROR "failed to open file to write ($file_unix)\n""
    invoked from within
"if {[catch {open $file_unix w} fh_unix]} {
    send_msg_id exportsim-Tcl-034 ERROR "failed to open file to write ($file_unix)\n"
    return 1
  }"
    (procedure "xps_write_simulation_script" line 11)
    invoked from within
"xps_write_simulation_script $simulator $dir"
    (procedure "xps_write_script" line 15)
    invoked from within
"xps_write_script $simulator $dir $filename"
    invoked from within
"if {[xps_write_script $simulator $dir $filename]} {
        return 1
      }"
    invoked from within
"if { [xcs_is_ip $tcl_obj $l_valid_ip_extns] } {
      set a_sim_vars(s_top) [file tail [file root $tcl_obj]]
      #send_msg_id exportsim-Tcl-026 INFO..."
    ("foreach" body line 14)
    invoked from within
"foreach simulator $l_target_simulator {
    # initialize and fetch compiled libraries for precompile flow
    set l_compiled_libraries [xps_get_compil..."
    (procedure "xps_write_sim_script" line 12)
    invoked from within
"xps_write_sim_script $run_dir $data_files $filename"
    invoked from within
"if { [xps_write_sim_script $run_dir $data_files $filename] } { return }"
    (procedure "xps_xport_simulation" line 31)
    invoked from within
"xps_xport_simulation $objs"
    invoked from within
"if { [xps_xport_simulation $objs] } {
      return
    }"
    invoked from within
"if { ({} == $objs) || ([llength $objs] == 1) } {
    if { [xps_xport_simulation $objs] } {
      return
    }
  } else {
    foreach obj $objs {
     ..."
    (procedure "export_simulation" line 135)
    invoked from within
"export_simulation -of_objects [get_files -all -quiet $ip_file] -directory $a_vars(scripts_dir) -ip_user_files_dir $a_vars(base_dir) -ipstatic_source_d..."
    ("foreach" body line 2)
    invoked from within
"foreach ip_file [get_files -quiet -norecurse -pattern *.xci -pattern *.bd] {
        export_simulation -of_objects [get_files -all -quiet $ip_file] -d..."
    invoked from within
"if { !$a_vars(b_of_objects_specified) } {
      foreach ip_file [get_files -quiet -norecurse -pattern *.xci -pattern *.bd] {
        export_simulation..."
    invoked from within
"if { $a_vars(b_no_script) } {
    # do not export simulation scripts 
  } else {
    # -of_objects not specified? generate sim scripts for all ips/bds..."
    (procedure "::tclapp::xilinx::projutils::export_ip_user_files" line 110)
    invoked from within
"::tclapp::xilinx::projutils::export_ip_user_files -force"
    invoked from within
"export_ip_user_files -force"
    (file "c:/Users/RazBB/Documents/GitHub/RedPitayaMaster/fpga/project/.Xil/axi_protocol_converter_0/tmp_axi_protocol_converter_0.srcs/sources_1/ip/axi_protocol..." line 67)
update_compile_order -fileset sources_1
