
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//nm_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401c58 <.init>:
  401c58:	stp	x29, x30, [sp, #-16]!
  401c5c:	mov	x29, sp
  401c60:	bl	402240 <ferror@plt+0x60>
  401c64:	ldp	x29, x30, [sp], #16
  401c68:	ret

Disassembly of section .plt:

0000000000401c70 <memcpy@plt-0x20>:
  401c70:	stp	x16, x30, [sp, #-16]!
  401c74:	adrp	x16, 41b000 <ferror@plt+0x18e20>
  401c78:	ldr	x17, [x16, #4088]
  401c7c:	add	x16, x16, #0xff8
  401c80:	br	x17
  401c84:	nop
  401c88:	nop
  401c8c:	nop

0000000000401c90 <memcpy@plt>:
  401c90:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401c94:	ldr	x17, [x16]
  401c98:	add	x16, x16, #0x0
  401c9c:	br	x17

0000000000401ca0 <memmove@plt>:
  401ca0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401ca4:	ldr	x17, [x16, #8]
  401ca8:	add	x16, x16, #0x8
  401cac:	br	x17

0000000000401cb0 <mkstemps@plt>:
  401cb0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401cb4:	ldr	x17, [x16, #16]
  401cb8:	add	x16, x16, #0x10
  401cbc:	br	x17

0000000000401cc0 <cplus_demangle_name_to_style@plt>:
  401cc0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401cc4:	ldr	x17, [x16, #24]
  401cc8:	add	x16, x16, #0x18
  401ccc:	br	x17

0000000000401cd0 <strlen@plt>:
  401cd0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401cd4:	ldr	x17, [x16, #32]
  401cd8:	add	x16, x16, #0x20
  401cdc:	br	x17

0000000000401ce0 <fputs@plt>:
  401ce0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401ce4:	ldr	x17, [x16, #40]
  401ce8:	add	x16, x16, #0x28
  401cec:	br	x17

0000000000401cf0 <bfd_scan_vma@plt>:
  401cf0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401cf4:	ldr	x17, [x16, #48]
  401cf8:	add	x16, x16, #0x30
  401cfc:	br	x17

0000000000401d00 <exit@plt>:
  401d00:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401d04:	ldr	x17, [x16, #56]
  401d08:	add	x16, x16, #0x38
  401d0c:	br	x17

0000000000401d10 <bfd_plugin_set_plugin@plt>:
  401d10:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401d14:	ldr	x17, [x16, #64]
  401d18:	add	x16, x16, #0x40
  401d1c:	br	x17

0000000000401d20 <bfd_arch_list@plt>:
  401d20:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401d24:	ldr	x17, [x16, #72]
  401d28:	add	x16, x16, #0x48
  401d2c:	br	x17

0000000000401d30 <bfd_set_default_target@plt>:
  401d30:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401d34:	ldr	x17, [x16, #80]
  401d38:	add	x16, x16, #0x50
  401d3c:	br	x17

0000000000401d40 <bfd_is_undefined_symclass@plt>:
  401d40:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401d44:	ldr	x17, [x16, #88]
  401d48:	add	x16, x16, #0x58
  401d4c:	br	x17

0000000000401d50 <ftell@plt>:
  401d50:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401d54:	ldr	x17, [x16, #96]
  401d58:	add	x16, x16, #0x60
  401d5c:	br	x17

0000000000401d60 <sprintf@plt>:
  401d60:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401d64:	ldr	x17, [x16, #104]
  401d68:	add	x16, x16, #0x68
  401d6c:	br	x17

0000000000401d70 <putc@plt>:
  401d70:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401d74:	ldr	x17, [x16, #112]
  401d78:	add	x16, x16, #0x70
  401d7c:	br	x17

0000000000401d80 <fputc@plt>:
  401d80:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401d84:	ldr	x17, [x16, #120]
  401d88:	add	x16, x16, #0x78
  401d8c:	br	x17

0000000000401d90 <cplus_demangle_set_style@plt>:
  401d90:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401d94:	ldr	x17, [x16, #128]
  401d98:	add	x16, x16, #0x80
  401d9c:	br	x17

0000000000401da0 <qsort@plt>:
  401da0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401da4:	ldr	x17, [x16, #136]
  401da8:	add	x16, x16, #0x88
  401dac:	br	x17

0000000000401db0 <ctime@plt>:
  401db0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401db4:	ldr	x17, [x16, #144]
  401db8:	add	x16, x16, #0x90
  401dbc:	br	x17

0000000000401dc0 <asprintf@plt>:
  401dc0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401dc4:	ldr	x17, [x16, #152]
  401dc8:	add	x16, x16, #0x98
  401dcc:	br	x17

0000000000401dd0 <bfd_openr@plt>:
  401dd0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401dd4:	ldr	x17, [x16, #160]
  401dd8:	add	x16, x16, #0xa0
  401ddc:	br	x17

0000000000401de0 <fclose@plt>:
  401de0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401de4:	ldr	x17, [x16, #168]
  401de8:	add	x16, x16, #0xa8
  401dec:	br	x17

0000000000401df0 <atoi@plt>:
  401df0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401df4:	ldr	x17, [x16, #176]
  401df8:	add	x16, x16, #0xb0
  401dfc:	br	x17

0000000000401e00 <fopen@plt>:
  401e00:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401e04:	ldr	x17, [x16, #184]
  401e08:	add	x16, x16, #0xb8
  401e0c:	br	x17

0000000000401e10 <xrealloc@plt>:
  401e10:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401e14:	ldr	x17, [x16, #192]
  401e18:	add	x16, x16, #0xc0
  401e1c:	br	x17

0000000000401e20 <concat@plt>:
  401e20:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401e24:	ldr	x17, [x16, #200]
  401e28:	add	x16, x16, #0xc8
  401e2c:	br	x17

0000000000401e30 <bindtextdomain@plt>:
  401e30:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401e34:	ldr	x17, [x16, #208]
  401e38:	add	x16, x16, #0xd0
  401e3c:	br	x17

0000000000401e40 <bfd_target_list@plt>:
  401e40:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401e44:	ldr	x17, [x16, #216]
  401e48:	add	x16, x16, #0xd8
  401e4c:	br	x17

0000000000401e50 <__libc_start_main@plt>:
  401e50:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401e54:	ldr	x17, [x16, #224]
  401e58:	add	x16, x16, #0xe0
  401e5c:	br	x17

0000000000401e60 <bfd_get_error@plt>:
  401e60:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401e64:	ldr	x17, [x16, #232]
  401e68:	add	x16, x16, #0xe8
  401e6c:	br	x17

0000000000401e70 <memset@plt>:
  401e70:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401e74:	ldr	x17, [x16, #240]
  401e78:	add	x16, x16, #0xf0
  401e7c:	br	x17

0000000000401e80 <xmalloc@plt>:
  401e80:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401e84:	ldr	x17, [x16, #248]
  401e88:	add	x16, x16, #0xf8
  401e8c:	br	x17

0000000000401e90 <xmalloc_set_program_name@plt>:
  401e90:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401e94:	ldr	x17, [x16, #256]
  401e98:	add	x16, x16, #0x100
  401e9c:	br	x17

0000000000401ea0 <xstrdup@plt>:
  401ea0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401ea4:	ldr	x17, [x16, #264]
  401ea8:	add	x16, x16, #0x108
  401eac:	br	x17

0000000000401eb0 <bfd_get_arch_size@plt>:
  401eb0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401eb4:	ldr	x17, [x16, #272]
  401eb8:	add	x16, x16, #0x110
  401ebc:	br	x17

0000000000401ec0 <bfd_init@plt>:
  401ec0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401ec4:	ldr	x17, [x16, #280]
  401ec8:	add	x16, x16, #0x118
  401ecc:	br	x17

0000000000401ed0 <strerror@plt>:
  401ed0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401ed4:	ldr	x17, [x16, #288]
  401ed8:	add	x16, x16, #0x120
  401edc:	br	x17

0000000000401ee0 <close@plt>:
  401ee0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401ee4:	ldr	x17, [x16, #296]
  401ee8:	add	x16, x16, #0x128
  401eec:	br	x17

0000000000401ef0 <strrchr@plt>:
  401ef0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401ef4:	ldr	x17, [x16, #304]
  401ef8:	add	x16, x16, #0x130
  401efc:	br	x17

0000000000401f00 <__gmon_start__@plt>:
  401f00:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401f04:	ldr	x17, [x16, #312]
  401f08:	add	x16, x16, #0x138
  401f0c:	br	x17

0000000000401f10 <bfd_set_format@plt>:
  401f10:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401f14:	ldr	x17, [x16, #320]
  401f18:	add	x16, x16, #0x140
  401f1c:	br	x17

0000000000401f20 <mkdtemp@plt>:
  401f20:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401f24:	ldr	x17, [x16, #328]
  401f28:	add	x16, x16, #0x148
  401f2c:	br	x17

0000000000401f30 <fseek@plt>:
  401f30:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401f34:	ldr	x17, [x16, #336]
  401f38:	add	x16, x16, #0x150
  401f3c:	br	x17

0000000000401f40 <abort@plt>:
  401f40:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401f44:	ldr	x17, [x16, #344]
  401f48:	add	x16, x16, #0x158
  401f4c:	br	x17

0000000000401f50 <access@plt>:
  401f50:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401f54:	ldr	x17, [x16, #352]
  401f58:	add	x16, x16, #0x160
  401f5c:	br	x17

0000000000401f60 <bfd_close_all_done@plt>:
  401f60:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401f64:	ldr	x17, [x16, #360]
  401f68:	add	x16, x16, #0x168
  401f6c:	br	x17

0000000000401f70 <bfd_plugin_set_program_name@plt>:
  401f70:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401f74:	ldr	x17, [x16, #368]
  401f78:	add	x16, x16, #0x170
  401f7c:	br	x17

0000000000401f80 <textdomain@plt>:
  401f80:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401f84:	ldr	x17, [x16, #376]
  401f88:	add	x16, x16, #0x178
  401f8c:	br	x17

0000000000401f90 <getopt_long@plt>:
  401f90:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401f94:	ldr	x17, [x16, #384]
  401f98:	add	x16, x16, #0x180
  401f9c:	br	x17

0000000000401fa0 <strcmp@plt>:
  401fa0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401fa4:	ldr	x17, [x16, #392]
  401fa8:	add	x16, x16, #0x188
  401fac:	br	x17

0000000000401fb0 <bfd_printable_arch_mach@plt>:
  401fb0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401fb4:	ldr	x17, [x16, #400]
  401fb8:	add	x16, x16, #0x190
  401fbc:	br	x17

0000000000401fc0 <fread@plt>:
  401fc0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401fc4:	ldr	x17, [x16, #408]
  401fc8:	add	x16, x16, #0x198
  401fcc:	br	x17

0000000000401fd0 <bfd_iterate_over_targets@plt>:
  401fd0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401fd4:	ldr	x17, [x16, #416]
  401fd8:	add	x16, x16, #0x1a0
  401fdc:	br	x17

0000000000401fe0 <free@plt>:
  401fe0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401fe4:	ldr	x17, [x16, #424]
  401fe8:	add	x16, x16, #0x1a8
  401fec:	br	x17

0000000000401ff0 <bfd_openw@plt>:
  401ff0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  401ff4:	ldr	x17, [x16, #432]
  401ff8:	add	x16, x16, #0x1b0
  401ffc:	br	x17

0000000000402000 <fwrite@plt>:
  402000:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  402004:	ldr	x17, [x16, #440]
  402008:	add	x16, x16, #0x1b8
  40200c:	br	x17

0000000000402010 <bfd_set_error_program_name@plt>:
  402010:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  402014:	ldr	x17, [x16, #448]
  402018:	add	x16, x16, #0x1c0
  40201c:	br	x17

0000000000402020 <bfd_demangle@plt>:
  402020:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  402024:	ldr	x17, [x16, #456]
  402028:	add	x16, x16, #0x1c8
  40202c:	br	x17

0000000000402030 <fflush@plt>:
  402030:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  402034:	ldr	x17, [x16, #464]
  402038:	add	x16, x16, #0x1d0
  40203c:	br	x17

0000000000402040 <strcpy@plt>:
  402040:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  402044:	ldr	x17, [x16, #472]
  402048:	add	x16, x16, #0x1d8
  40204c:	br	x17

0000000000402050 <xstrerror@plt>:
  402050:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  402054:	ldr	x17, [x16, #480]
  402058:	add	x16, x16, #0x1e0
  40205c:	br	x17

0000000000402060 <mkstemp@plt>:
  402060:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  402064:	ldr	x17, [x16, #488]
  402068:	add	x16, x16, #0x1e8
  40206c:	br	x17

0000000000402070 <xexit@plt>:
  402070:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  402074:	ldr	x17, [x16, #496]
  402078:	add	x16, x16, #0x1f0
  40207c:	br	x17

0000000000402080 <bfd_close@plt>:
  402080:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  402084:	ldr	x17, [x16, #504]
  402088:	add	x16, x16, #0x1f8
  40208c:	br	x17

0000000000402090 <bfd_check_format_matches@plt>:
  402090:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  402094:	ldr	x17, [x16, #512]
  402098:	add	x16, x16, #0x200
  40209c:	br	x17

00000000004020a0 <strstr@plt>:
  4020a0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  4020a4:	ldr	x17, [x16, #520]
  4020a8:	add	x16, x16, #0x208
  4020ac:	br	x17

00000000004020b0 <bfd_errmsg@plt>:
  4020b0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  4020b4:	ldr	x17, [x16, #528]
  4020b8:	add	x16, x16, #0x210
  4020bc:	br	x17

00000000004020c0 <bfd_canonicalize_reloc@plt>:
  4020c0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  4020c4:	ldr	x17, [x16, #536]
  4020c8:	add	x16, x16, #0x218
  4020cc:	br	x17

00000000004020d0 <strcoll@plt>:
  4020d0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  4020d4:	ldr	x17, [x16, #544]
  4020d8:	add	x16, x16, #0x220
  4020dc:	br	x17

00000000004020e0 <bfd_check_format@plt>:
  4020e0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  4020e4:	ldr	x17, [x16, #552]
  4020e8:	add	x16, x16, #0x228
  4020ec:	br	x17

00000000004020f0 <bfd_openr_next_archived_file@plt>:
  4020f0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  4020f4:	ldr	x17, [x16, #560]
  4020f8:	add	x16, x16, #0x230
  4020fc:	br	x17

0000000000402100 <bfd_get_reloc_upper_bound@plt>:
  402100:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  402104:	ldr	x17, [x16, #568]
  402108:	add	x16, x16, #0x238
  40210c:	br	x17

0000000000402110 <vfprintf@plt>:
  402110:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  402114:	ldr	x17, [x16, #576]
  402118:	add	x16, x16, #0x240
  40211c:	br	x17

0000000000402120 <printf@plt>:
  402120:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  402124:	ldr	x17, [x16, #584]
  402128:	add	x16, x16, #0x248
  40212c:	br	x17

0000000000402130 <bfd_map_over_sections@plt>:
  402130:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  402134:	ldr	x17, [x16, #592]
  402138:	add	x16, x16, #0x250
  40213c:	br	x17

0000000000402140 <__assert_fail@plt>:
  402140:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  402144:	ldr	x17, [x16, #600]
  402148:	add	x16, x16, #0x258
  40214c:	br	x17

0000000000402150 <__errno_location@plt>:
  402150:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  402154:	ldr	x17, [x16, #608]
  402158:	add	x16, x16, #0x260
  40215c:	br	x17

0000000000402160 <getenv@plt>:
  402160:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  402164:	ldr	x17, [x16, #616]
  402168:	add	x16, x16, #0x268
  40216c:	br	x17

0000000000402170 <putchar@plt>:
  402170:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  402174:	ldr	x17, [x16, #624]
  402178:	add	x16, x16, #0x270
  40217c:	br	x17

0000000000402180 <__xstat@plt>:
  402180:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  402184:	ldr	x17, [x16, #632]
  402188:	add	x16, x16, #0x278
  40218c:	br	x17

0000000000402190 <unlink@plt>:
  402190:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  402194:	ldr	x17, [x16, #640]
  402198:	add	x16, x16, #0x280
  40219c:	br	x17

00000000004021a0 <gettext@plt>:
  4021a0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  4021a4:	ldr	x17, [x16, #648]
  4021a8:	add	x16, x16, #0x288
  4021ac:	br	x17

00000000004021b0 <fprintf@plt>:
  4021b0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  4021b4:	ldr	x17, [x16, #656]
  4021b8:	add	x16, x16, #0x290
  4021bc:	br	x17

00000000004021c0 <bfd_get_next_mapent@plt>:
  4021c0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  4021c4:	ldr	x17, [x16, #664]
  4021c8:	add	x16, x16, #0x298
  4021cc:	br	x17

00000000004021d0 <setlocale@plt>:
  4021d0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  4021d4:	ldr	x17, [x16, #672]
  4021d8:	add	x16, x16, #0x2a0
  4021dc:	br	x17

00000000004021e0 <ferror@plt>:
  4021e0:	adrp	x16, 41c000 <ferror@plt+0x19e20>
  4021e4:	ldr	x17, [x16, #680]
  4021e8:	add	x16, x16, #0x2a8
  4021ec:	br	x17

Disassembly of section .text:

00000000004021f0 <.text>:
  4021f0:	mov	x29, #0x0                   	// #0
  4021f4:	mov	x30, #0x0                   	// #0
  4021f8:	mov	x5, x0
  4021fc:	ldr	x1, [sp]
  402200:	add	x2, sp, #0x8
  402204:	mov	x6, sp
  402208:	movz	x0, #0x0, lsl #48
  40220c:	movk	x0, #0x0, lsl #32
  402210:	movk	x0, #0x40, lsl #16
  402214:	movk	x0, #0x5b7c
  402218:	movz	x3, #0x0, lsl #48
  40221c:	movk	x3, #0x0, lsl #32
  402220:	movk	x3, #0x40, lsl #16
  402224:	movk	x3, #0x8860
  402228:	movz	x4, #0x0, lsl #48
  40222c:	movk	x4, #0x0, lsl #32
  402230:	movk	x4, #0x40, lsl #16
  402234:	movk	x4, #0x88e0
  402238:	bl	401e50 <__libc_start_main@plt>
  40223c:	bl	401f40 <abort@plt>
  402240:	adrp	x0, 41b000 <ferror@plt+0x18e20>
  402244:	ldr	x0, [x0, #4064]
  402248:	cbz	x0, 402250 <ferror@plt+0x70>
  40224c:	b	401f00 <__gmon_start__@plt>
  402250:	ret
  402254:	nop
  402258:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  40225c:	add	x0, x0, #0x768
  402260:	adrp	x1, 41c000 <ferror@plt+0x19e20>
  402264:	add	x1, x1, #0x768
  402268:	cmp	x1, x0
  40226c:	b.eq	402284 <ferror@plt+0xa4>  // b.none
  402270:	adrp	x1, 408000 <ferror@plt+0x5e20>
  402274:	ldr	x1, [x1, #2320]
  402278:	cbz	x1, 402284 <ferror@plt+0xa4>
  40227c:	mov	x16, x1
  402280:	br	x16
  402284:	ret
  402288:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  40228c:	add	x0, x0, #0x768
  402290:	adrp	x1, 41c000 <ferror@plt+0x19e20>
  402294:	add	x1, x1, #0x768
  402298:	sub	x1, x1, x0
  40229c:	lsr	x2, x1, #63
  4022a0:	add	x1, x2, x1, asr #3
  4022a4:	cmp	xzr, x1, asr #1
  4022a8:	asr	x1, x1, #1
  4022ac:	b.eq	4022c4 <ferror@plt+0xe4>  // b.none
  4022b0:	adrp	x2, 408000 <ferror@plt+0x5e20>
  4022b4:	ldr	x2, [x2, #2328]
  4022b8:	cbz	x2, 4022c4 <ferror@plt+0xe4>
  4022bc:	mov	x16, x2
  4022c0:	br	x16
  4022c4:	ret
  4022c8:	stp	x29, x30, [sp, #-32]!
  4022cc:	mov	x29, sp
  4022d0:	str	x19, [sp, #16]
  4022d4:	adrp	x19, 41c000 <ferror@plt+0x19e20>
  4022d8:	ldrb	w0, [x19, #3048]
  4022dc:	cbnz	w0, 4022ec <ferror@plt+0x10c>
  4022e0:	bl	402258 <ferror@plt+0x78>
  4022e4:	mov	w0, #0x1                   	// #1
  4022e8:	strb	w0, [x19, #3048]
  4022ec:	ldr	x19, [sp, #16]
  4022f0:	ldp	x29, x30, [sp], #32
  4022f4:	ret
  4022f8:	b	402288 <ferror@plt+0xa8>
  4022fc:	sub	sp, sp, #0x10
  402300:	str	x0, [sp, #8]
  402304:	ldr	x0, [sp, #8]
  402308:	ldr	x0, [x0, #56]
  40230c:	add	sp, sp, #0x10
  402310:	ret
  402314:	sub	sp, sp, #0x10
  402318:	str	x0, [sp, #8]
  40231c:	ldr	x0, [sp, #8]
  402320:	ldr	x0, [x0, #40]
  402324:	add	sp, sp, #0x10
  402328:	ret
  40232c:	sub	sp, sp, #0x10
  402330:	str	x0, [sp, #8]
  402334:	ldr	x0, [sp, #8]
  402338:	ldr	w0, [x0, #32]
  40233c:	and	w0, w0, #0x1000
  402340:	cmp	w0, #0x0
  402344:	cset	w0, ne  // ne = any
  402348:	and	w0, w0, #0xff
  40234c:	add	sp, sp, #0x10
  402350:	ret
  402354:	sub	sp, sp, #0x10
  402358:	str	x0, [sp, #8]
  40235c:	ldr	x1, [sp, #8]
  402360:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  402364:	add	x0, x0, #0x8a0
  402368:	cmp	x1, x0
  40236c:	cset	w0, eq  // eq = none
  402370:	and	w0, w0, #0xff
  402374:	add	sp, sp, #0x10
  402378:	ret
  40237c:	sub	sp, sp, #0x10
  402380:	str	x0, [sp, #8]
  402384:	ldr	x1, [sp, #8]
  402388:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  40238c:	add	x0, x0, #0x9b8
  402390:	cmp	x1, x0
  402394:	cset	w0, eq  // eq = none
  402398:	and	w0, w0, #0xff
  40239c:	add	sp, sp, #0x10
  4023a0:	ret
  4023a4:	sub	sp, sp, #0x10
  4023a8:	str	x0, [sp, #8]
  4023ac:	ldr	x0, [sp, #8]
  4023b0:	ldr	x0, [x0]
  4023b4:	add	sp, sp, #0x10
  4023b8:	ret
  4023bc:	sub	sp, sp, #0x10
  4023c0:	str	x0, [sp, #8]
  4023c4:	ldr	x0, [sp, #8]
  4023c8:	ldr	w0, [x0, #72]
  4023cc:	add	sp, sp, #0x10
  4023d0:	ret
  4023d4:	sub	sp, sp, #0x10
  4023d8:	str	x0, [sp, #8]
  4023dc:	ldr	x0, [sp, #8]
  4023e0:	ldr	w0, [x0, #160]
  4023e4:	add	sp, sp, #0x10
  4023e8:	ret
  4023ec:	sub	sp, sp, #0x10
  4023f0:	str	x0, [sp, #8]
  4023f4:	ldr	x0, [sp, #8]
  4023f8:	ldr	x0, [x0, #32]
  4023fc:	add	sp, sp, #0x10
  402400:	ret
  402404:	sub	sp, sp, #0x10
  402408:	str	x0, [sp, #8]
  40240c:	ldr	x0, [sp, #8]
  402410:	ldr	x0, [x0, #8]
  402414:	add	sp, sp, #0x10
  402418:	ret
  40241c:	sub	sp, sp, #0x10
  402420:	str	x0, [sp, #8]
  402424:	ldr	x0, [sp, #8]
  402428:	ldr	x0, [x0]
  40242c:	add	sp, sp, #0x10
  402430:	ret
  402434:	sub	sp, sp, #0x10
  402438:	str	x0, [sp, #8]
  40243c:	ldr	x0, [sp, #8]
  402440:	ldr	x0, [x0, #8]
  402444:	ldr	x0, [x0]
  402448:	add	sp, sp, #0x10
  40244c:	ret
  402450:	sub	sp, sp, #0x10
  402454:	str	x0, [sp, #8]
  402458:	ldr	x0, [sp, #8]
  40245c:	ldr	x0, [x0, #8]
  402460:	ldr	w0, [x0, #8]
  402464:	add	sp, sp, #0x10
  402468:	ret
  40246c:	stp	x29, x30, [sp, #-32]!
  402470:	mov	x29, sp
  402474:	str	x0, [sp, #24]
  402478:	ldr	x0, [sp, #24]
  40247c:	bl	402450 <ferror@plt+0x270>
  402480:	cmp	w0, #0x2
  402484:	b.eq	402498 <ferror@plt+0x2b8>  // b.none
  402488:	ldr	x0, [sp, #24]
  40248c:	bl	402450 <ferror@plt+0x270>
  402490:	cmp	w0, #0x4
  402494:	b.ne	4024a0 <ferror@plt+0x2c0>  // b.any
  402498:	mov	w0, #0x1                   	// #1
  40249c:	b	4024a4 <ferror@plt+0x2c4>
  4024a0:	mov	w0, #0x0                   	// #0
  4024a4:	ldp	x29, x30, [sp], #32
  4024a8:	ret
  4024ac:	stp	x29, x30, [sp, #-32]!
  4024b0:	mov	x29, sp
  4024b4:	str	x0, [sp, #24]
  4024b8:	str	w1, [sp, #20]
  4024bc:	adrp	x0, 408000 <ferror@plt+0x5e20>
  4024c0:	add	x0, x0, #0xad8
  4024c4:	bl	4021a0 <gettext@plt>
  4024c8:	mov	x1, x0
  4024cc:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4024d0:	add	x0, x0, #0xce0
  4024d4:	ldr	x0, [x0]
  4024d8:	mov	x2, x0
  4024dc:	ldr	x0, [sp, #24]
  4024e0:	bl	4021b0 <fprintf@plt>
  4024e4:	adrp	x0, 408000 <ferror@plt+0x5e20>
  4024e8:	add	x0, x0, #0xb00
  4024ec:	bl	4021a0 <gettext@plt>
  4024f0:	mov	x1, x0
  4024f4:	ldr	x0, [sp, #24]
  4024f8:	bl	4021b0 <fprintf@plt>
  4024fc:	adrp	x0, 408000 <ferror@plt+0x5e20>
  402500:	add	x0, x0, #0xb30
  402504:	bl	4021a0 <gettext@plt>
  402508:	mov	x1, x0
  40250c:	ldr	x0, [sp, #24]
  402510:	bl	4021b0 <fprintf@plt>
  402514:	adrp	x0, 409000 <ferror@plt+0x6e20>
  402518:	add	x0, x0, #0xc0
  40251c:	bl	4021a0 <gettext@plt>
  402520:	mov	x1, x0
  402524:	ldr	x0, [sp, #24]
  402528:	bl	4021b0 <fprintf@plt>
  40252c:	adrp	x0, 409000 <ferror@plt+0x6e20>
  402530:	add	x0, x0, #0xf8
  402534:	bl	4021a0 <gettext@plt>
  402538:	mov	x1, x0
  40253c:	ldr	x0, [sp, #24]
  402540:	bl	4021b0 <fprintf@plt>
  402544:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  402548:	add	x0, x0, #0xce0
  40254c:	ldr	x0, [x0]
  402550:	ldr	x1, [sp, #24]
  402554:	bl	406710 <ferror@plt+0x4530>
  402558:	mov	w0, #0x3c                  	// #60
  40255c:	cmp	w0, #0x0
  402560:	b.eq	402590 <ferror@plt+0x3b0>  // b.none
  402564:	ldr	w0, [sp, #20]
  402568:	cmp	w0, #0x0
  40256c:	b.ne	402590 <ferror@plt+0x3b0>  // b.any
  402570:	adrp	x0, 409000 <ferror@plt+0x6e20>
  402574:	add	x0, x0, #0x3f0
  402578:	bl	4021a0 <gettext@plt>
  40257c:	mov	x1, x0
  402580:	adrp	x0, 409000 <ferror@plt+0x6e20>
  402584:	add	x2, x0, #0x408
  402588:	ldr	x0, [sp, #24]
  40258c:	bl	4021b0 <fprintf@plt>
  402590:	ldr	w0, [sp, #20]
  402594:	bl	401d00 <exit@plt>
  402598:	stp	x29, x30, [sp, #-32]!
  40259c:	mov	x29, sp
  4025a0:	str	x0, [sp, #24]
  4025a4:	ldr	x0, [sp, #24]
  4025a8:	ldrb	w0, [x0]
  4025ac:	cmp	w0, #0x78
  4025b0:	b.eq	4025d0 <ferror@plt+0x3f0>  // b.none
  4025b4:	cmp	w0, #0x78
  4025b8:	b.gt	40260c <ferror@plt+0x42c>
  4025bc:	cmp	w0, #0x64
  4025c0:	b.eq	4025e4 <ferror@plt+0x404>  // b.none
  4025c4:	cmp	w0, #0x6f
  4025c8:	b.eq	4025f8 <ferror@plt+0x418>  // b.none
  4025cc:	b	40260c <ferror@plt+0x42c>
  4025d0:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4025d4:	add	x0, x0, #0x344
  4025d8:	mov	w1, #0x10                  	// #16
  4025dc:	str	w1, [x0]
  4025e0:	b	402620 <ferror@plt+0x440>
  4025e4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4025e8:	add	x0, x0, #0x344
  4025ec:	mov	w1, #0xa                   	// #10
  4025f0:	str	w1, [x0]
  4025f4:	b	402620 <ferror@plt+0x440>
  4025f8:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4025fc:	add	x0, x0, #0x344
  402600:	mov	w1, #0x8                   	// #8
  402604:	str	w1, [x0]
  402608:	b	402620 <ferror@plt+0x440>
  40260c:	adrp	x0, 409000 <ferror@plt+0x6e20>
  402610:	add	x0, x0, #0x430
  402614:	bl	4021a0 <gettext@plt>
  402618:	ldr	x1, [sp, #24]
  40261c:	bl	4064ac <ferror@plt+0x42cc>
  402620:	ldr	x0, [sp, #24]
  402624:	ldrb	w1, [x0]
  402628:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  40262c:	add	x0, x0, #0x350
  402630:	strb	w1, [x0, #3]
  402634:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  402638:	add	x0, x0, #0x350
  40263c:	ldrb	w1, [x0, #3]
  402640:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  402644:	add	x0, x0, #0x348
  402648:	strb	w1, [x0, #3]
  40264c:	nop
  402650:	ldp	x29, x30, [sp], #32
  402654:	ret
  402658:	stp	x29, x30, [sp, #-48]!
  40265c:	mov	x29, sp
  402660:	str	x0, [sp, #24]
  402664:	ldr	x0, [sp, #24]
  402668:	ldrb	w0, [x0]
  40266c:	sub	w0, w0, #0x42
  402670:	cmp	w0, #0x31
  402674:	cset	w1, hi  // hi = pmore
  402678:	and	w1, w1, #0xff
  40267c:	cmp	w1, #0x0
  402680:	b.ne	4026f4 <ferror@plt+0x514>  // b.any
  402684:	mov	x1, #0x1                   	// #1
  402688:	lsl	x0, x1, x0
  40268c:	and	x1, x0, #0x2000000020000
  402690:	cmp	x1, #0x0
  402694:	cset	w1, ne  // ne = any
  402698:	and	w1, w1, #0xff
  40269c:	cmp	w1, #0x0
  4026a0:	b.ne	4026e8 <ferror@plt+0x508>  // b.any
  4026a4:	and	x1, x0, #0x400000004000
  4026a8:	cmp	x1, #0x0
  4026ac:	cset	w1, ne  // ne = any
  4026b0:	and	w1, w1, #0xff
  4026b4:	cmp	w1, #0x0
  4026b8:	b.ne	4026dc <ferror@plt+0x4fc>  // b.any
  4026bc:	and	x0, x0, #0x100000001
  4026c0:	cmp	x0, #0x0
  4026c4:	cset	w0, ne  // ne = any
  4026c8:	and	w0, w0, #0xff
  4026cc:	cmp	w0, #0x0
  4026d0:	b.eq	4026f4 <ferror@plt+0x514>  // b.none
  4026d4:	str	wzr, [sp, #44]
  4026d8:	b	402708 <ferror@plt+0x528>
  4026dc:	mov	w0, #0x2                   	// #2
  4026e0:	str	w0, [sp, #44]
  4026e4:	b	402708 <ferror@plt+0x528>
  4026e8:	mov	w0, #0x1                   	// #1
  4026ec:	str	w0, [sp, #44]
  4026f0:	b	402708 <ferror@plt+0x528>
  4026f4:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4026f8:	add	x0, x0, #0x448
  4026fc:	bl	4021a0 <gettext@plt>
  402700:	ldr	x1, [sp, #24]
  402704:	bl	4064ac <ferror@plt+0x42cc>
  402708:	ldrsw	x1, [sp, #44]
  40270c:	mov	x0, x1
  402710:	lsl	x0, x0, #2
  402714:	add	x0, x0, x1
  402718:	lsl	x0, x0, #3
  40271c:	adrp	x1, 41c000 <ferror@plt+0x19e20>
  402720:	add	x1, x1, #0x2c0
  402724:	add	x1, x0, x1
  402728:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  40272c:	add	x0, x0, #0x338
  402730:	str	x1, [x0]
  402734:	ldr	w1, [sp, #44]
  402738:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  40273c:	add	x0, x0, #0xbf0
  402740:	str	w1, [x0]
  402744:	nop
  402748:	ldp	x29, x30, [sp], #48
  40274c:	ret
  402750:	stp	x29, x30, [sp, #-48]!
  402754:	mov	x29, sp
  402758:	str	w0, [sp, #28]
  40275c:	ldr	w0, [sp, #28]
  402760:	cmp	w0, #0x6
  402764:	b.eq	402838 <ferror@plt+0x658>  // b.none
  402768:	ldr	w0, [sp, #28]
  40276c:	cmp	w0, #0x6
  402770:	b.hi	402844 <ferror@plt+0x664>  // b.pmore
  402774:	ldr	w0, [sp, #28]
  402778:	cmp	w0, #0x5
  40277c:	b.eq	40282c <ferror@plt+0x64c>  // b.none
  402780:	ldr	w0, [sp, #28]
  402784:	cmp	w0, #0x5
  402788:	b.hi	402844 <ferror@plt+0x664>  // b.pmore
  40278c:	ldr	w0, [sp, #28]
  402790:	cmp	w0, #0x4
  402794:	b.eq	402820 <ferror@plt+0x640>  // b.none
  402798:	ldr	w0, [sp, #28]
  40279c:	cmp	w0, #0x4
  4027a0:	b.hi	402844 <ferror@plt+0x664>  // b.pmore
  4027a4:	ldr	w0, [sp, #28]
  4027a8:	cmp	w0, #0x3
  4027ac:	b.eq	402814 <ferror@plt+0x634>  // b.none
  4027b0:	ldr	w0, [sp, #28]
  4027b4:	cmp	w0, #0x3
  4027b8:	b.hi	402844 <ferror@plt+0x664>  // b.pmore
  4027bc:	ldr	w0, [sp, #28]
  4027c0:	cmp	w0, #0x2
  4027c4:	b.eq	402808 <ferror@plt+0x628>  // b.none
  4027c8:	ldr	w0, [sp, #28]
  4027cc:	cmp	w0, #0x2
  4027d0:	b.hi	402844 <ferror@plt+0x664>  // b.pmore
  4027d4:	ldr	w0, [sp, #28]
  4027d8:	cmp	w0, #0x0
  4027dc:	b.eq	4027f0 <ferror@plt+0x610>  // b.none
  4027e0:	ldr	w0, [sp, #28]
  4027e4:	cmp	w0, #0x1
  4027e8:	b.eq	4027fc <ferror@plt+0x61c>  // b.none
  4027ec:	b	402844 <ferror@plt+0x664>
  4027f0:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4027f4:	add	x0, x0, #0x468
  4027f8:	b	40292c <ferror@plt+0x74c>
  4027fc:	adrp	x0, 409000 <ferror@plt+0x6e20>
  402800:	add	x0, x0, #0x470
  402804:	b	40292c <ferror@plt+0x74c>
  402808:	adrp	x0, 409000 <ferror@plt+0x6e20>
  40280c:	add	x0, x0, #0x478
  402810:	b	40292c <ferror@plt+0x74c>
  402814:	adrp	x0, 409000 <ferror@plt+0x6e20>
  402818:	add	x0, x0, #0x480
  40281c:	b	40292c <ferror@plt+0x74c>
  402820:	adrp	x0, 409000 <ferror@plt+0x6e20>
  402824:	add	x0, x0, #0x488
  402828:	b	40292c <ferror@plt+0x74c>
  40282c:	adrp	x0, 409000 <ferror@plt+0x6e20>
  402830:	add	x0, x0, #0x490
  402834:	b	40292c <ferror@plt+0x74c>
  402838:	adrp	x0, 409000 <ferror@plt+0x6e20>
  40283c:	add	x0, x0, #0x498
  402840:	b	40292c <ferror@plt+0x74c>
  402844:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  402848:	add	x0, x0, #0xc88
  40284c:	ldr	x0, [x0]
  402850:	bl	401fe0 <free@plt>
  402854:	ldr	w0, [sp, #28]
  402858:	cmp	w0, #0xc
  40285c:	b.ls	402894 <ferror@plt+0x6b4>  // b.plast
  402860:	ldr	w0, [sp, #28]
  402864:	cmp	w0, #0xf
  402868:	b.hi	402894 <ferror@plt+0x6b4>  // b.pmore
  40286c:	adrp	x0, 409000 <ferror@plt+0x6e20>
  402870:	add	x0, x0, #0x4a0
  402874:	bl	4021a0 <gettext@plt>
  402878:	ldr	w2, [sp, #28]
  40287c:	mov	x1, x0
  402880:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  402884:	add	x0, x0, #0xc88
  402888:	bl	401dc0 <asprintf@plt>
  40288c:	str	w0, [sp, #44]
  402890:	b	4028f8 <ferror@plt+0x718>
  402894:	ldr	w0, [sp, #28]
  402898:	cmp	w0, #0x9
  40289c:	b.ls	4028d4 <ferror@plt+0x6f4>  // b.plast
  4028a0:	ldr	w0, [sp, #28]
  4028a4:	cmp	w0, #0xc
  4028a8:	b.hi	4028d4 <ferror@plt+0x6f4>  // b.pmore
  4028ac:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4028b0:	add	x0, x0, #0x4c0
  4028b4:	bl	4021a0 <gettext@plt>
  4028b8:	ldr	w2, [sp, #28]
  4028bc:	mov	x1, x0
  4028c0:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4028c4:	add	x0, x0, #0xc88
  4028c8:	bl	401dc0 <asprintf@plt>
  4028cc:	str	w0, [sp, #44]
  4028d0:	b	4028f8 <ferror@plt+0x718>
  4028d4:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4028d8:	add	x0, x0, #0x4d8
  4028dc:	bl	4021a0 <gettext@plt>
  4028e0:	ldr	w2, [sp, #28]
  4028e4:	mov	x1, x0
  4028e8:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4028ec:	add	x0, x0, #0xc88
  4028f0:	bl	401dc0 <asprintf@plt>
  4028f4:	str	w0, [sp, #44]
  4028f8:	ldr	w0, [sp, #44]
  4028fc:	cmp	w0, #0x0
  402900:	b.ge	402920 <ferror@plt+0x740>  // b.tcont
  402904:	bl	402150 <__errno_location@plt>
  402908:	ldr	w0, [x0]
  40290c:	bl	402050 <xstrerror@plt>
  402910:	mov	x1, x0
  402914:	adrp	x0, 409000 <ferror@plt+0x6e20>
  402918:	add	x0, x0, #0x4e8
  40291c:	bl	4064ac <ferror@plt+0x42cc>
  402920:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  402924:	add	x0, x0, #0xc88
  402928:	ldr	x0, [x0]
  40292c:	ldp	x29, x30, [sp], #48
  402930:	ret
  402934:	stp	x29, x30, [sp, #-48]!
  402938:	mov	x29, sp
  40293c:	str	x0, [sp, #24]
  402940:	ldr	x0, [sp, #24]
  402944:	ldrb	w0, [x0, #32]
  402948:	cmp	w0, #0x68
  40294c:	b.eq	402984 <ferror@plt+0x7a4>  // b.none
  402950:	cmp	w0, #0x68
  402954:	b.gt	402990 <ferror@plt+0x7b0>
  402958:	cmp	w0, #0x64
  40295c:	b.eq	40296c <ferror@plt+0x78c>  // b.none
  402960:	cmp	w0, #0x67
  402964:	b.eq	402978 <ferror@plt+0x798>  // b.none
  402968:	b	402990 <ferror@plt+0x7b0>
  40296c:	adrp	x0, 409000 <ferror@plt+0x6e20>
  402970:	add	x0, x0, #0x4f0
  402974:	b	402a7c <ferror@plt+0x89c>
  402978:	adrp	x0, 409000 <ferror@plt+0x6e20>
  40297c:	add	x0, x0, #0x4f8
  402980:	b	402a7c <ferror@plt+0x89c>
  402984:	adrp	x0, 409000 <ferror@plt+0x6e20>
  402988:	add	x0, x0, #0x500
  40298c:	b	402a7c <ferror@plt+0x89c>
  402990:	ldr	x0, [sp, #24]
  402994:	ldrh	w0, [x0, #30]
  402998:	cmp	w0, #0x0
  40299c:	b.ne	4029ac <ferror@plt+0x7cc>  // b.any
  4029a0:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4029a4:	add	x0, x0, #0x508
  4029a8:	b	402a7c <ferror@plt+0x89c>
  4029ac:	ldr	x0, [sp, #24]
  4029b0:	ldrh	w0, [x0, #30]
  4029b4:	asr	w0, w0, #4
  4029b8:	and	w0, w0, #0x3
  4029bc:	cmp	w0, #0x3
  4029c0:	b.eq	4029f4 <ferror@plt+0x814>  // b.none
  4029c4:	cmp	w0, #0x3
  4029c8:	b.gt	402a00 <ferror@plt+0x820>
  4029cc:	cmp	w0, #0x1
  4029d0:	b.eq	4029e8 <ferror@plt+0x808>  // b.none
  4029d4:	cmp	w0, #0x2
  4029d8:	b.ne	402a00 <ferror@plt+0x820>  // b.any
  4029dc:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4029e0:	add	x0, x0, #0x510
  4029e4:	b	402a7c <ferror@plt+0x89c>
  4029e8:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4029ec:	add	x0, x0, #0x520
  4029f0:	b	402a7c <ferror@plt+0x89c>
  4029f4:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4029f8:	add	x0, x0, #0x528
  4029fc:	b	402a7c <ferror@plt+0x89c>
  402a00:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  402a04:	add	x0, x0, #0xc90
  402a08:	ldr	x0, [x0]
  402a0c:	bl	401fe0 <free@plt>
  402a10:	adrp	x0, 409000 <ferror@plt+0x6e20>
  402a14:	add	x0, x0, #0x530
  402a18:	bl	4021a0 <gettext@plt>
  402a1c:	mov	x1, x0
  402a20:	ldr	x0, [sp, #24]
  402a24:	ldrb	w0, [x0, #32]
  402a28:	mov	w2, w0
  402a2c:	ldr	x0, [sp, #24]
  402a30:	ldrh	w0, [x0, #30]
  402a34:	mov	w3, w0
  402a38:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  402a3c:	add	x0, x0, #0xc90
  402a40:	bl	401dc0 <asprintf@plt>
  402a44:	str	w0, [sp, #44]
  402a48:	ldr	w0, [sp, #44]
  402a4c:	cmp	w0, #0x0
  402a50:	b.ge	402a70 <ferror@plt+0x890>  // b.tcont
  402a54:	bl	402150 <__errno_location@plt>
  402a58:	ldr	w0, [x0]
  402a5c:	bl	402050 <xstrerror@plt>
  402a60:	mov	x1, x0
  402a64:	adrp	x0, 409000 <ferror@plt+0x6e20>
  402a68:	add	x0, x0, #0x4e8
  402a6c:	bl	4064ac <ferror@plt+0x42cc>
  402a70:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  402a74:	add	x0, x0, #0xc90
  402a78:	ldr	x0, [x0]
  402a7c:	ldp	x29, x30, [sp], #48
  402a80:	ret
  402a84:	stp	x29, x30, [sp, #-64]!
  402a88:	mov	x29, sp
  402a8c:	str	x0, [sp, #40]
  402a90:	str	x1, [sp, #32]
  402a94:	str	x2, [sp, #24]
  402a98:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  402a9c:	add	x0, x0, #0xc00
  402aa0:	ldr	w0, [x0]
  402aa4:	cmp	w0, #0x0
  402aa8:	b.eq	402b00 <ferror@plt+0x920>  // b.none
  402aac:	ldr	x0, [sp, #32]
  402ab0:	ldrb	w0, [x0]
  402ab4:	cmp	w0, #0x0
  402ab8:	b.eq	402b00 <ferror@plt+0x920>  // b.none
  402abc:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  402ac0:	add	x0, x0, #0x340
  402ac4:	ldr	w0, [x0]
  402ac8:	mov	w2, w0
  402acc:	ldr	x1, [sp, #32]
  402ad0:	ldr	x0, [sp, #24]
  402ad4:	bl	402020 <bfd_demangle@plt>
  402ad8:	str	x0, [sp, #56]
  402adc:	ldr	x0, [sp, #56]
  402ae0:	cmp	x0, #0x0
  402ae4:	b.eq	402b00 <ferror@plt+0x920>  // b.none
  402ae8:	ldr	x1, [sp, #56]
  402aec:	ldr	x0, [sp, #40]
  402af0:	bl	402120 <printf@plt>
  402af4:	ldr	x0, [sp, #56]
  402af8:	bl	401fe0 <free@plt>
  402afc:	b	402b0c <ferror@plt+0x92c>
  402b00:	ldr	x1, [sp, #32]
  402b04:	ldr	x0, [sp, #40]
  402b08:	bl	402120 <printf@plt>
  402b0c:	ldp	x29, x30, [sp], #64
  402b10:	ret
  402b14:	stp	x29, x30, [sp, #-64]!
  402b18:	mov	x29, sp
  402b1c:	str	x0, [sp, #24]
  402b20:	mov	x0, #0xffffffffffffffff    	// #-1
  402b24:	str	x0, [sp, #56]
  402b28:	str	wzr, [sp, #52]
  402b2c:	add	x0, sp, #0x20
  402b30:	mov	x2, x0
  402b34:	ldr	x1, [sp, #56]
  402b38:	ldr	x0, [sp, #24]
  402b3c:	bl	4021c0 <bfd_get_next_mapent@plt>
  402b40:	str	x0, [sp, #56]
  402b44:	b	402bfc <ferror@plt+0xa1c>
  402b48:	ldr	w0, [sp, #52]
  402b4c:	cmp	w0, #0x0
  402b50:	b.ne	402b6c <ferror@plt+0x98c>  // b.any
  402b54:	adrp	x0, 409000 <ferror@plt+0x6e20>
  402b58:	add	x0, x0, #0x548
  402b5c:	bl	4021a0 <gettext@plt>
  402b60:	bl	402120 <printf@plt>
  402b64:	mov	w0, #0x1                   	// #1
  402b68:	str	w0, [sp, #52]
  402b6c:	ldr	x0, [sp, #24]
  402b70:	ldr	x0, [x0, #8]
  402b74:	ldr	x2, [x0, #472]
  402b78:	ldr	x1, [sp, #56]
  402b7c:	ldr	x0, [sp, #24]
  402b80:	blr	x2
  402b84:	str	x0, [sp, #40]
  402b88:	ldr	x0, [sp, #40]
  402b8c:	cmp	x0, #0x0
  402b90:	b.ne	402ba0 <ferror@plt+0x9c0>  // b.any
  402b94:	adrp	x0, 409000 <ferror@plt+0x6e20>
  402b98:	add	x0, x0, #0x560
  402b9c:	bl	4063e0 <ferror@plt+0x4200>
  402ba0:	ldr	x0, [sp, #32]
  402ba4:	ldr	x0, [x0]
  402ba8:	cmp	x0, #0x0
  402bac:	b.eq	402be4 <ferror@plt+0xa04>  // b.none
  402bb0:	ldr	x0, [sp, #32]
  402bb4:	ldr	x0, [x0]
  402bb8:	ldr	x2, [sp, #24]
  402bbc:	mov	x1, x0
  402bc0:	adrp	x0, 409000 <ferror@plt+0x6e20>
  402bc4:	add	x0, x0, #0x4e8
  402bc8:	bl	402a84 <ferror@plt+0x8a4>
  402bcc:	ldr	x0, [sp, #40]
  402bd0:	bl	4023a4 <ferror@plt+0x1c4>
  402bd4:	mov	x1, x0
  402bd8:	adrp	x0, 409000 <ferror@plt+0x6e20>
  402bdc:	add	x0, x0, #0x578
  402be0:	bl	402120 <printf@plt>
  402be4:	add	x0, sp, #0x20
  402be8:	mov	x2, x0
  402bec:	ldr	x1, [sp, #56]
  402bf0:	ldr	x0, [sp, #24]
  402bf4:	bl	4021c0 <bfd_get_next_mapent@plt>
  402bf8:	str	x0, [sp, #56]
  402bfc:	ldr	x0, [sp, #56]
  402c00:	cmn	x0, #0x1
  402c04:	b.ne	402b48 <ferror@plt+0x968>  // b.any
  402c08:	nop
  402c0c:	nop
  402c10:	ldp	x29, x30, [sp], #64
  402c14:	ret
  402c18:	stp	x29, x30, [sp, #-112]!
  402c1c:	mov	x29, sp
  402c20:	str	x19, [sp, #16]
  402c24:	str	x0, [sp, #56]
  402c28:	str	w1, [sp, #52]
  402c2c:	str	x2, [sp, #40]
  402c30:	str	x3, [sp, #32]
  402c34:	str	w4, [sp, #48]
  402c38:	ldr	x0, [sp, #56]
  402c3c:	ldr	x0, [x0, #8]
  402c40:	ldr	x1, [x0, #512]
  402c44:	ldr	x0, [sp, #56]
  402c48:	blr	x1
  402c4c:	str	x0, [sp, #80]
  402c50:	ldr	x0, [sp, #80]
  402c54:	cmp	x0, #0x0
  402c58:	b.ne	402c68 <ferror@plt+0xa88>  // b.any
  402c5c:	ldr	x0, [sp, #56]
  402c60:	bl	4023a4 <ferror@plt+0x1c4>
  402c64:	bl	4063e0 <ferror@plt+0x4200>
  402c68:	ldr	x0, [sp, #40]
  402c6c:	str	x0, [sp, #104]
  402c70:	ldr	w1, [sp, #48]
  402c74:	ldr	x0, [sp, #32]
  402c78:	mul	x0, x1, x0
  402c7c:	mov	x1, x0
  402c80:	ldr	x0, [sp, #104]
  402c84:	add	x0, x0, x1
  402c88:	str	x0, [sp, #72]
  402c8c:	ldr	x0, [sp, #40]
  402c90:	str	x0, [sp, #96]
  402c94:	b	402f78 <ferror@plt+0xd98>
  402c98:	str	wzr, [sp, #92]
  402c9c:	ldr	x0, [sp, #56]
  402ca0:	ldr	x0, [x0, #8]
  402ca4:	ldr	x4, [x0, #608]
  402ca8:	ldr	x3, [sp, #80]
  402cac:	ldr	x2, [sp, #104]
  402cb0:	ldr	w1, [sp, #52]
  402cb4:	ldr	x0, [sp, #56]
  402cb8:	blr	x4
  402cbc:	str	x0, [sp, #64]
  402cc0:	ldr	x0, [sp, #64]
  402cc4:	cmp	x0, #0x0
  402cc8:	b.ne	402cd8 <ferror@plt+0xaf8>  // b.any
  402ccc:	ldr	x0, [sp, #56]
  402cd0:	bl	4023a4 <ferror@plt+0x1c4>
  402cd4:	bl	4063e0 <ferror@plt+0x4200>
  402cd8:	ldr	x0, [sp, #64]
  402cdc:	ldr	x0, [x0, #8]
  402ce0:	ldrb	w0, [x0]
  402ce4:	cmp	w0, #0x5f
  402ce8:	b.ne	402d8c <ferror@plt+0xbac>  // b.any
  402cec:	ldr	x0, [sp, #64]
  402cf0:	ldr	x0, [x0, #8]
  402cf4:	add	x0, x0, #0x1
  402cf8:	ldrb	w0, [x0]
  402cfc:	cmp	w0, #0x5f
  402d00:	b.ne	402d8c <ferror@plt+0xbac>  // b.any
  402d04:	ldr	x0, [sp, #64]
  402d08:	ldr	x1, [x0, #8]
  402d0c:	ldr	x0, [sp, #64]
  402d10:	ldr	x0, [x0, #8]
  402d14:	add	x0, x0, #0x2
  402d18:	ldrb	w0, [x0]
  402d1c:	cmp	w0, #0x5f
  402d20:	cset	w0, eq  // eq = none
  402d24:	and	w0, w0, #0xff
  402d28:	and	x0, x0, #0xff
  402d2c:	add	x2, x1, x0
  402d30:	adrp	x0, 409000 <ferror@plt+0x6e20>
  402d34:	add	x1, x0, #0x580
  402d38:	mov	x0, x2
  402d3c:	bl	401fa0 <strcmp@plt>
  402d40:	cmp	w0, #0x0
  402d44:	b.ne	402d8c <ferror@plt+0xbac>  // b.any
  402d48:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  402d4c:	add	x0, x0, #0x740
  402d50:	ldr	w0, [x0]
  402d54:	cmp	w0, #0x0
  402d58:	b.eq	402d8c <ferror@plt+0xbac>  // b.none
  402d5c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  402d60:	add	x0, x0, #0x740
  402d64:	str	wzr, [x0]
  402d68:	adrp	x0, 409000 <ferror@plt+0x6e20>
  402d6c:	add	x0, x0, #0x590
  402d70:	bl	4021a0 <gettext@plt>
  402d74:	mov	x19, x0
  402d78:	ldr	x0, [sp, #56]
  402d7c:	bl	4023a4 <ferror@plt+0x1c4>
  402d80:	mov	x1, x0
  402d84:	mov	x0, x19
  402d88:	bl	40654c <ferror@plt+0x436c>
  402d8c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  402d90:	add	x0, x0, #0xc28
  402d94:	ldr	w0, [x0]
  402d98:	cmp	w0, #0x0
  402d9c:	b.eq	402db4 <ferror@plt+0xbd4>  // b.none
  402da0:	ldr	x0, [sp, #64]
  402da4:	ldr	x0, [x0, #32]
  402da8:	bl	402354 <ferror@plt+0x174>
  402dac:	str	w0, [sp, #92]
  402db0:	b	402e28 <ferror@plt+0xc48>
  402db4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  402db8:	add	x0, x0, #0xc04
  402dbc:	ldr	w0, [x0]
  402dc0:	cmp	w0, #0x0
  402dc4:	b.eq	402e20 <ferror@plt+0xc40>  // b.none
  402dc8:	ldr	x0, [sp, #64]
  402dcc:	ldr	w1, [x0, #24]
  402dd0:	mov	w0, #0x82                  	// #130
  402dd4:	movk	w0, #0x80, lsl #16
  402dd8:	and	w0, w1, w0
  402ddc:	cmp	w0, #0x0
  402de0:	b.ne	402e0c <ferror@plt+0xc2c>  // b.any
  402de4:	ldr	x0, [sp, #64]
  402de8:	ldr	x0, [x0, #32]
  402dec:	bl	402354 <ferror@plt+0x174>
  402df0:	cmp	w0, #0x0
  402df4:	b.ne	402e0c <ferror@plt+0xc2c>  // b.any
  402df8:	ldr	x0, [sp, #64]
  402dfc:	ldr	x0, [x0, #32]
  402e00:	bl	40232c <ferror@plt+0x14c>
  402e04:	cmp	w0, #0x0
  402e08:	b.eq	402e14 <ferror@plt+0xc34>  // b.none
  402e0c:	mov	w0, #0x1                   	// #1
  402e10:	b	402e18 <ferror@plt+0xc38>
  402e14:	mov	w0, #0x0                   	// #0
  402e18:	str	w0, [sp, #92]
  402e1c:	b	402e28 <ferror@plt+0xc48>
  402e20:	mov	w0, #0x1                   	// #1
  402e24:	str	w0, [sp, #92]
  402e28:	ldr	w0, [sp, #92]
  402e2c:	cmp	w0, #0x0
  402e30:	b.eq	402e60 <ferror@plt+0xc80>  // b.none
  402e34:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  402e38:	add	x0, x0, #0xc10
  402e3c:	ldr	w0, [x0]
  402e40:	cmp	w0, #0x0
  402e44:	b.ne	402e60 <ferror@plt+0xc80>  // b.any
  402e48:	ldr	x0, [sp, #64]
  402e4c:	ldr	w0, [x0, #24]
  402e50:	and	w0, w0, #0x4
  402e54:	cmp	w0, #0x0
  402e58:	b.eq	402e60 <ferror@plt+0xc80>  // b.none
  402e5c:	str	wzr, [sp, #92]
  402e60:	ldr	w0, [sp, #92]
  402e64:	cmp	w0, #0x0
  402e68:	b.eq	402eac <ferror@plt+0xccc>  // b.none
  402e6c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  402e70:	add	x0, x0, #0xc24
  402e74:	ldr	w0, [x0]
  402e78:	cmp	w0, #0x0
  402e7c:	b.eq	402eac <ferror@plt+0xccc>  // b.none
  402e80:	ldr	x0, [sp, #64]
  402e84:	ldr	x0, [x0, #32]
  402e88:	bl	40237c <ferror@plt+0x19c>
  402e8c:	cmp	w0, #0x0
  402e90:	b.ne	402ea8 <ferror@plt+0xcc8>  // b.any
  402e94:	ldr	x0, [sp, #64]
  402e98:	ldr	x0, [x0, #32]
  402e9c:	bl	402354 <ferror@plt+0x174>
  402ea0:	cmp	w0, #0x0
  402ea4:	b.eq	402eac <ferror@plt+0xccc>  // b.none
  402ea8:	str	wzr, [sp, #92]
  402eac:	ldr	w0, [sp, #92]
  402eb0:	cmp	w0, #0x0
  402eb4:	b.eq	402ee4 <ferror@plt+0xd04>  // b.none
  402eb8:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  402ebc:	add	x0, x0, #0xc08
  402ec0:	ldr	w0, [x0]
  402ec4:	cmp	w0, #0x0
  402ec8:	b.eq	402ee4 <ferror@plt+0xd04>  // b.none
  402ecc:	ldr	x0, [sp, #64]
  402ed0:	ldr	x0, [x0, #32]
  402ed4:	bl	402354 <ferror@plt+0x174>
  402ed8:	cmp	w0, #0x0
  402edc:	b.eq	402ee4 <ferror@plt+0xd04>  // b.none
  402ee0:	str	wzr, [sp, #92]
  402ee4:	ldr	w0, [sp, #92]
  402ee8:	cmp	w0, #0x0
  402eec:	b.eq	402f28 <ferror@plt+0xd48>  // b.none
  402ef0:	ldr	x0, [sp, #56]
  402ef4:	ldr	x0, [x0, #8]
  402ef8:	ldr	x2, [x0, #552]
  402efc:	ldr	x1, [sp, #64]
  402f00:	ldr	x0, [sp, #56]
  402f04:	blr	x2
  402f08:	cmp	w0, #0x0
  402f0c:	b.eq	402f28 <ferror@plt+0xd48>  // b.none
  402f10:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  402f14:	add	x0, x0, #0xc3c
  402f18:	ldr	w0, [x0]
  402f1c:	cmp	w0, #0x0
  402f20:	b.ne	402f28 <ferror@plt+0xd48>  // b.any
  402f24:	str	wzr, [sp, #92]
  402f28:	ldr	w0, [sp, #92]
  402f2c:	cmp	w0, #0x0
  402f30:	b.eq	402f68 <ferror@plt+0xd88>  // b.none
  402f34:	ldr	x1, [sp, #96]
  402f38:	ldr	x0, [sp, #104]
  402f3c:	cmp	x1, x0
  402f40:	b.eq	402f58 <ferror@plt+0xd78>  // b.none
  402f44:	ldr	w0, [sp, #48]
  402f48:	mov	x2, x0
  402f4c:	ldr	x1, [sp, #104]
  402f50:	ldr	x0, [sp, #96]
  402f54:	bl	401c90 <memcpy@plt>
  402f58:	ldr	w0, [sp, #48]
  402f5c:	ldr	x1, [sp, #96]
  402f60:	add	x0, x1, x0
  402f64:	str	x0, [sp, #96]
  402f68:	ldr	w0, [sp, #48]
  402f6c:	ldr	x1, [sp, #104]
  402f70:	add	x0, x1, x0
  402f74:	str	x0, [sp, #104]
  402f78:	ldr	x1, [sp, #104]
  402f7c:	ldr	x0, [sp, #72]
  402f80:	cmp	x1, x0
  402f84:	b.cc	402c98 <ferror@plt+0xab8>  // b.lo, b.ul, b.last
  402f88:	ldr	x1, [sp, #96]
  402f8c:	ldr	x0, [sp, #40]
  402f90:	sub	x1, x1, x0
  402f94:	ldr	w0, [sp, #48]
  402f98:	sdiv	x0, x1, x0
  402f9c:	ldr	x19, [sp, #16]
  402fa0:	ldp	x29, x30, [sp], #112
  402fa4:	ret
  402fa8:	stp	x29, x30, [sp, #-64]!
  402fac:	mov	x29, sp
  402fb0:	str	x0, [sp, #24]
  402fb4:	str	x1, [sp, #16]
  402fb8:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  402fbc:	add	x0, x0, #0xc68
  402fc0:	ldr	x0, [x0]
  402fc4:	ldr	x0, [x0, #8]
  402fc8:	ldr	x4, [x0, #608]
  402fcc:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  402fd0:	add	x0, x0, #0xc68
  402fd4:	ldr	x5, [x0]
  402fd8:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  402fdc:	add	x0, x0, #0xc70
  402fe0:	ldr	w1, [x0]
  402fe4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  402fe8:	add	x0, x0, #0xc78
  402fec:	ldr	x0, [x0]
  402ff0:	mov	x3, x0
  402ff4:	ldr	x2, [sp, #24]
  402ff8:	mov	x0, x5
  402ffc:	blr	x4
  403000:	str	x0, [sp, #56]
  403004:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  403008:	add	x0, x0, #0xc68
  40300c:	ldr	x0, [x0]
  403010:	ldr	x0, [x0, #8]
  403014:	ldr	x4, [x0, #608]
  403018:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  40301c:	add	x0, x0, #0xc68
  403020:	ldr	x5, [x0]
  403024:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  403028:	add	x0, x0, #0xc70
  40302c:	ldr	w1, [x0]
  403030:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  403034:	add	x0, x0, #0xc80
  403038:	ldr	x0, [x0]
  40303c:	mov	x3, x0
  403040:	ldr	x2, [sp, #16]
  403044:	mov	x0, x5
  403048:	blr	x4
  40304c:	str	x0, [sp, #48]
  403050:	ldr	x0, [sp, #56]
  403054:	cmp	x0, #0x0
  403058:	b.eq	403068 <ferror@plt+0xe88>  // b.none
  40305c:	ldr	x0, [sp, #48]
  403060:	cmp	x0, #0x0
  403064:	b.ne	40307c <ferror@plt+0xe9c>  // b.any
  403068:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  40306c:	add	x0, x0, #0xc68
  403070:	ldr	x0, [x0]
  403074:	bl	4023a4 <ferror@plt+0x1c4>
  403078:	bl	4063e0 <ferror@plt+0x4200>
  40307c:	ldr	x0, [sp, #56]
  403080:	bl	402404 <ferror@plt+0x224>
  403084:	str	x0, [sp, #40]
  403088:	ldr	x0, [sp, #48]
  40308c:	bl	402404 <ferror@plt+0x224>
  403090:	str	x0, [sp, #32]
  403094:	ldr	x0, [sp, #32]
  403098:	cmp	x0, #0x0
  40309c:	b.ne	4030b4 <ferror@plt+0xed4>  // b.any
  4030a0:	ldr	x0, [sp, #40]
  4030a4:	cmp	x0, #0x0
  4030a8:	cset	w0, ne  // ne = any
  4030ac:	and	w0, w0, #0xff
  4030b0:	b	403114 <ferror@plt+0xf34>
  4030b4:	ldr	x0, [sp, #40]
  4030b8:	cmp	x0, #0x0
  4030bc:	b.ne	4030c8 <ferror@plt+0xee8>  // b.any
  4030c0:	mov	w0, #0xffffffff            	// #-1
  4030c4:	b	403114 <ferror@plt+0xf34>
  4030c8:	ldr	x0, [sp, #32]
  4030cc:	ldrb	w0, [x0]
  4030d0:	cmp	w0, #0x0
  4030d4:	b.ne	4030f0 <ferror@plt+0xf10>  // b.any
  4030d8:	ldr	x0, [sp, #40]
  4030dc:	ldrb	w0, [x0]
  4030e0:	cmp	w0, #0x0
  4030e4:	cset	w0, ne  // ne = any
  4030e8:	and	w0, w0, #0xff
  4030ec:	b	403114 <ferror@plt+0xf34>
  4030f0:	ldr	x0, [sp, #40]
  4030f4:	ldrb	w0, [x0]
  4030f8:	cmp	w0, #0x0
  4030fc:	b.ne	403108 <ferror@plt+0xf28>  // b.any
  403100:	mov	w0, #0xffffffff            	// #-1
  403104:	b	403114 <ferror@plt+0xf34>
  403108:	ldr	x1, [sp, #32]
  40310c:	ldr	x0, [sp, #40]
  403110:	bl	4020d0 <strcoll@plt>
  403114:	ldp	x29, x30, [sp], #64
  403118:	ret
  40311c:	stp	x29, x30, [sp, #-32]!
  403120:	mov	x29, sp
  403124:	str	x0, [sp, #24]
  403128:	str	x1, [sp, #16]
  40312c:	ldr	x1, [sp, #16]
  403130:	ldr	x0, [sp, #24]
  403134:	bl	402fa8 <ferror@plt+0xdc8>
  403138:	neg	w0, w0
  40313c:	ldp	x29, x30, [sp], #32
  403140:	ret
  403144:	stp	x29, x30, [sp, #-64]!
  403148:	mov	x29, sp
  40314c:	str	x0, [sp, #24]
  403150:	str	x1, [sp, #16]
  403154:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  403158:	add	x0, x0, #0xc68
  40315c:	ldr	x0, [x0]
  403160:	ldr	x0, [x0, #8]
  403164:	ldr	x4, [x0, #608]
  403168:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  40316c:	add	x0, x0, #0xc68
  403170:	ldr	x5, [x0]
  403174:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  403178:	add	x0, x0, #0xc70
  40317c:	ldr	w1, [x0]
  403180:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  403184:	add	x0, x0, #0xc78
  403188:	ldr	x0, [x0]
  40318c:	mov	x3, x0
  403190:	ldr	x2, [sp, #24]
  403194:	mov	x0, x5
  403198:	blr	x4
  40319c:	str	x0, [sp, #56]
  4031a0:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4031a4:	add	x0, x0, #0xc68
  4031a8:	ldr	x0, [x0]
  4031ac:	ldr	x0, [x0, #8]
  4031b0:	ldr	x4, [x0, #608]
  4031b4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4031b8:	add	x0, x0, #0xc68
  4031bc:	ldr	x5, [x0]
  4031c0:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4031c4:	add	x0, x0, #0xc70
  4031c8:	ldr	w1, [x0]
  4031cc:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4031d0:	add	x0, x0, #0xc80
  4031d4:	ldr	x0, [x0]
  4031d8:	mov	x3, x0
  4031dc:	ldr	x2, [sp, #16]
  4031e0:	mov	x0, x5
  4031e4:	blr	x4
  4031e8:	str	x0, [sp, #48]
  4031ec:	ldr	x0, [sp, #56]
  4031f0:	cmp	x0, #0x0
  4031f4:	b.eq	403204 <ferror@plt+0x1024>  // b.none
  4031f8:	ldr	x0, [sp, #48]
  4031fc:	cmp	x0, #0x0
  403200:	b.ne	403218 <ferror@plt+0x1038>  // b.any
  403204:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  403208:	add	x0, x0, #0xc68
  40320c:	ldr	x0, [x0]
  403210:	bl	4023a4 <ferror@plt+0x1c4>
  403214:	bl	4063e0 <ferror@plt+0x4200>
  403218:	ldr	x0, [sp, #56]
  40321c:	bl	4023ec <ferror@plt+0x20c>
  403220:	str	x0, [sp, #40]
  403224:	ldr	x0, [sp, #48]
  403228:	bl	4023ec <ferror@plt+0x20c>
  40322c:	str	x0, [sp, #32]
  403230:	ldr	x0, [sp, #40]
  403234:	bl	402354 <ferror@plt+0x174>
  403238:	cmp	w0, #0x0
  40323c:	b.eq	403258 <ferror@plt+0x1078>  // b.none
  403240:	ldr	x0, [sp, #32]
  403244:	bl	402354 <ferror@plt+0x174>
  403248:	cmp	w0, #0x0
  40324c:	b.ne	4032f0 <ferror@plt+0x1110>  // b.any
  403250:	mov	w0, #0xffffffff            	// #-1
  403254:	b	4032fc <ferror@plt+0x111c>
  403258:	ldr	x0, [sp, #32]
  40325c:	bl	402354 <ferror@plt+0x174>
  403260:	cmp	w0, #0x0
  403264:	b.eq	403270 <ferror@plt+0x1090>  // b.none
  403268:	mov	w0, #0x1                   	// #1
  40326c:	b	4032fc <ferror@plt+0x111c>
  403270:	ldr	x0, [sp, #56]
  403274:	ldr	x0, [x0, #32]
  403278:	ldr	x1, [x0, #40]
  40327c:	ldr	x0, [sp, #56]
  403280:	ldr	x0, [x0, #16]
  403284:	add	x1, x1, x0
  403288:	ldr	x0, [sp, #48]
  40328c:	ldr	x0, [x0, #32]
  403290:	ldr	x2, [x0, #40]
  403294:	ldr	x0, [sp, #48]
  403298:	ldr	x0, [x0, #16]
  40329c:	add	x0, x2, x0
  4032a0:	cmp	x1, x0
  4032a4:	b.eq	4032f0 <ferror@plt+0x1110>  // b.none
  4032a8:	ldr	x0, [sp, #56]
  4032ac:	ldr	x0, [x0, #32]
  4032b0:	ldr	x1, [x0, #40]
  4032b4:	ldr	x0, [sp, #56]
  4032b8:	ldr	x0, [x0, #16]
  4032bc:	add	x1, x1, x0
  4032c0:	ldr	x0, [sp, #48]
  4032c4:	ldr	x0, [x0, #32]
  4032c8:	ldr	x2, [x0, #40]
  4032cc:	ldr	x0, [sp, #48]
  4032d0:	ldr	x0, [x0, #16]
  4032d4:	add	x0, x2, x0
  4032d8:	cmp	x1, x0
  4032dc:	b.cs	4032e8 <ferror@plt+0x1108>  // b.hs, b.nlast
  4032e0:	mov	w0, #0xffffffff            	// #-1
  4032e4:	b	4032fc <ferror@plt+0x111c>
  4032e8:	mov	w0, #0x1                   	// #1
  4032ec:	b	4032fc <ferror@plt+0x111c>
  4032f0:	ldr	x1, [sp, #16]
  4032f4:	ldr	x0, [sp, #24]
  4032f8:	bl	402fa8 <ferror@plt+0xdc8>
  4032fc:	ldp	x29, x30, [sp], #64
  403300:	ret
  403304:	stp	x29, x30, [sp, #-32]!
  403308:	mov	x29, sp
  40330c:	str	x0, [sp, #24]
  403310:	str	x1, [sp, #16]
  403314:	ldr	x1, [sp, #16]
  403318:	ldr	x0, [sp, #24]
  40331c:	bl	403144 <ferror@plt+0xf64>
  403320:	neg	w0, w0
  403324:	ldp	x29, x30, [sp], #32
  403328:	ret
  40332c:	stp	x29, x30, [sp, #-112]!
  403330:	mov	x29, sp
  403334:	str	x0, [sp, #24]
  403338:	str	x1, [sp, #16]
  40333c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  403340:	add	x0, x0, #0xc68
  403344:	ldr	x0, [x0]
  403348:	ldr	x0, [x0, #8]
  40334c:	ldr	x4, [x0, #608]
  403350:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  403354:	add	x0, x0, #0xc68
  403358:	ldr	x5, [x0]
  40335c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  403360:	add	x0, x0, #0xc70
  403364:	ldr	w1, [x0]
  403368:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  40336c:	add	x0, x0, #0xc78
  403370:	ldr	x0, [x0]
  403374:	mov	x3, x0
  403378:	ldr	x2, [sp, #24]
  40337c:	mov	x0, x5
  403380:	blr	x4
  403384:	str	x0, [sp, #104]
  403388:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  40338c:	add	x0, x0, #0xc68
  403390:	ldr	x0, [x0]
  403394:	ldr	x0, [x0, #8]
  403398:	ldr	x4, [x0, #608]
  40339c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4033a0:	add	x0, x0, #0xc68
  4033a4:	ldr	x5, [x0]
  4033a8:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4033ac:	add	x0, x0, #0xc70
  4033b0:	ldr	w1, [x0]
  4033b4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4033b8:	add	x0, x0, #0xc80
  4033bc:	ldr	x0, [x0]
  4033c0:	mov	x3, x0
  4033c4:	ldr	x2, [sp, #16]
  4033c8:	mov	x0, x5
  4033cc:	blr	x4
  4033d0:	str	x0, [sp, #96]
  4033d4:	ldr	x0, [sp, #104]
  4033d8:	cmp	x0, #0x0
  4033dc:	b.eq	4033ec <ferror@plt+0x120c>  // b.none
  4033e0:	ldr	x0, [sp, #96]
  4033e4:	cmp	x0, #0x0
  4033e8:	b.ne	403400 <ferror@plt+0x1220>  // b.any
  4033ec:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4033f0:	add	x0, x0, #0xc68
  4033f4:	ldr	x0, [x0]
  4033f8:	bl	4023a4 <ferror@plt+0x1c4>
  4033fc:	bl	4063e0 <ferror@plt+0x4200>
  403400:	ldr	x0, [sp, #104]
  403404:	bl	4023ec <ferror@plt+0x20c>
  403408:	str	x0, [sp, #88]
  40340c:	ldr	x0, [sp, #96]
  403410:	bl	4023ec <ferror@plt+0x20c>
  403414:	str	x0, [sp, #80]
  403418:	ldr	x0, [sp, #88]
  40341c:	bl	402354 <ferror@plt+0x174>
  403420:	cmp	w0, #0x0
  403424:	b.eq	40342c <ferror@plt+0x124c>  // b.none
  403428:	bl	401f40 <abort@plt>
  40342c:	ldr	x0, [sp, #80]
  403430:	bl	402354 <ferror@plt+0x174>
  403434:	cmp	w0, #0x0
  403438:	b.eq	403440 <ferror@plt+0x1260>  // b.none
  40343c:	bl	401f40 <abort@plt>
  403440:	ldr	x0, [sp, #104]
  403444:	ldr	x0, [x0, #32]
  403448:	ldr	x1, [x0, #40]
  40344c:	ldr	x0, [sp, #104]
  403450:	ldr	x0, [x0, #16]
  403454:	add	x1, x1, x0
  403458:	ldr	x0, [sp, #96]
  40345c:	ldr	x0, [x0, #32]
  403460:	ldr	x2, [x0, #40]
  403464:	ldr	x0, [sp, #96]
  403468:	ldr	x0, [x0, #16]
  40346c:	add	x0, x2, x0
  403470:	cmp	x1, x0
  403474:	b.eq	4034c0 <ferror@plt+0x12e0>  // b.none
  403478:	ldr	x0, [sp, #104]
  40347c:	ldr	x0, [x0, #32]
  403480:	ldr	x1, [x0, #40]
  403484:	ldr	x0, [sp, #104]
  403488:	ldr	x0, [x0, #16]
  40348c:	add	x1, x1, x0
  403490:	ldr	x0, [sp, #96]
  403494:	ldr	x0, [x0, #32]
  403498:	ldr	x2, [x0, #40]
  40349c:	ldr	x0, [sp, #96]
  4034a0:	ldr	x0, [x0, #16]
  4034a4:	add	x0, x2, x0
  4034a8:	cmp	x1, x0
  4034ac:	b.cs	4034b8 <ferror@plt+0x12d8>  // b.hs, b.nlast
  4034b0:	mov	w0, #0xffffffff            	// #-1
  4034b4:	b	403744 <ferror@plt+0x1564>
  4034b8:	mov	w0, #0x1                   	// #1
  4034bc:	b	403744 <ferror@plt+0x1564>
  4034c0:	ldr	x0, [sp, #88]
  4034c4:	ldr	x1, [x0, #40]
  4034c8:	ldr	x0, [sp, #80]
  4034cc:	ldr	x0, [x0, #40]
  4034d0:	cmp	x1, x0
  4034d4:	b.eq	403500 <ferror@plt+0x1320>  // b.none
  4034d8:	ldr	x0, [sp, #88]
  4034dc:	ldr	x1, [x0, #40]
  4034e0:	ldr	x0, [sp, #80]
  4034e4:	ldr	x0, [x0, #40]
  4034e8:	cmp	x1, x0
  4034ec:	b.cs	4034f8 <ferror@plt+0x1318>  // b.hs, b.nlast
  4034f0:	mov	w0, #0xffffffff            	// #-1
  4034f4:	b	403744 <ferror@plt+0x1564>
  4034f8:	mov	w0, #0x1                   	// #1
  4034fc:	b	403744 <ferror@plt+0x1564>
  403500:	ldr	x0, [sp, #104]
  403504:	bl	402404 <ferror@plt+0x224>
  403508:	str	x0, [sp, #72]
  40350c:	ldr	x0, [sp, #96]
  403510:	bl	402404 <ferror@plt+0x224>
  403514:	str	x0, [sp, #64]
  403518:	ldr	x0, [sp, #72]
  40351c:	bl	401cd0 <strlen@plt>
  403520:	str	x0, [sp, #56]
  403524:	ldr	x0, [sp, #64]
  403528:	bl	401cd0 <strlen@plt>
  40352c:	str	x0, [sp, #48]
  403530:	adrp	x0, 409000 <ferror@plt+0x6e20>
  403534:	add	x1, x0, #0x5b8
  403538:	ldr	x0, [sp, #72]
  40353c:	bl	4020a0 <strstr@plt>
  403540:	cmp	x0, #0x0
  403544:	b.ne	403560 <ferror@plt+0x1380>  // b.any
  403548:	adrp	x0, 409000 <ferror@plt+0x6e20>
  40354c:	add	x1, x0, #0x5c8
  403550:	ldr	x0, [sp, #72]
  403554:	bl	4020a0 <strstr@plt>
  403558:	cmp	x0, #0x0
  40355c:	b.eq	403568 <ferror@plt+0x1388>  // b.none
  403560:	mov	w0, #0x1                   	// #1
  403564:	b	40356c <ferror@plt+0x138c>
  403568:	mov	w0, #0x0                   	// #0
  40356c:	str	w0, [sp, #44]
  403570:	adrp	x0, 409000 <ferror@plt+0x6e20>
  403574:	add	x1, x0, #0x5b8
  403578:	ldr	x0, [sp, #64]
  40357c:	bl	4020a0 <strstr@plt>
  403580:	cmp	x0, #0x0
  403584:	b.ne	4035a0 <ferror@plt+0x13c0>  // b.any
  403588:	adrp	x0, 409000 <ferror@plt+0x6e20>
  40358c:	add	x1, x0, #0x5c8
  403590:	ldr	x0, [sp, #64]
  403594:	bl	4020a0 <strstr@plt>
  403598:	cmp	x0, #0x0
  40359c:	b.eq	4035a8 <ferror@plt+0x13c8>  // b.none
  4035a0:	mov	w0, #0x1                   	// #1
  4035a4:	b	4035ac <ferror@plt+0x13cc>
  4035a8:	mov	w0, #0x0                   	// #0
  4035ac:	str	w0, [sp, #40]
  4035b0:	ldr	w0, [sp, #44]
  4035b4:	cmp	w0, #0x0
  4035b8:	b.eq	4035d0 <ferror@plt+0x13f0>  // b.none
  4035bc:	ldr	w0, [sp, #40]
  4035c0:	cmp	w0, #0x0
  4035c4:	b.ne	4035d0 <ferror@plt+0x13f0>  // b.any
  4035c8:	mov	w0, #0xffffffff            	// #-1
  4035cc:	b	403744 <ferror@plt+0x1564>
  4035d0:	ldr	w0, [sp, #44]
  4035d4:	cmp	w0, #0x0
  4035d8:	b.ne	4035f0 <ferror@plt+0x1410>  // b.any
  4035dc:	ldr	w0, [sp, #40]
  4035e0:	cmp	w0, #0x0
  4035e4:	b.eq	4035f0 <ferror@plt+0x1410>  // b.none
  4035e8:	mov	w0, #0x1                   	// #1
  4035ec:	b	403744 <ferror@plt+0x1564>
  4035f0:	ldr	x0, [sp, #104]
  4035f4:	ldr	w0, [x0, #24]
  4035f8:	and	w0, w0, #0x4000
  4035fc:	cmp	w0, #0x0
  403600:	b.ne	403664 <ferror@plt+0x1484>  // b.any
  403604:	ldr	x0, [sp, #56]
  403608:	cmp	x0, #0x2
  40360c:	b.ls	40366c <ferror@plt+0x148c>  // b.plast
  403610:	ldr	x0, [sp, #56]
  403614:	sub	x0, x0, #0x2
  403618:	ldr	x1, [sp, #72]
  40361c:	add	x0, x1, x0
  403620:	ldrb	w0, [x0]
  403624:	cmp	w0, #0x2e
  403628:	b.ne	40366c <ferror@plt+0x148c>  // b.any
  40362c:	ldr	x0, [sp, #56]
  403630:	sub	x0, x0, #0x1
  403634:	ldr	x1, [sp, #72]
  403638:	add	x0, x1, x0
  40363c:	ldrb	w0, [x0]
  403640:	cmp	w0, #0x6f
  403644:	b.eq	403664 <ferror@plt+0x1484>  // b.none
  403648:	ldr	x0, [sp, #56]
  40364c:	sub	x0, x0, #0x1
  403650:	ldr	x1, [sp, #72]
  403654:	add	x0, x1, x0
  403658:	ldrb	w0, [x0]
  40365c:	cmp	w0, #0x61
  403660:	b.ne	40366c <ferror@plt+0x148c>  // b.any
  403664:	mov	w0, #0x1                   	// #1
  403668:	b	403670 <ferror@plt+0x1490>
  40366c:	mov	w0, #0x0                   	// #0
  403670:	str	w0, [sp, #44]
  403674:	ldr	x0, [sp, #96]
  403678:	ldr	w0, [x0, #24]
  40367c:	and	w0, w0, #0x4000
  403680:	cmp	w0, #0x0
  403684:	b.ne	4036e8 <ferror@plt+0x1508>  // b.any
  403688:	ldr	x0, [sp, #48]
  40368c:	cmp	x0, #0x2
  403690:	b.ls	4036f0 <ferror@plt+0x1510>  // b.plast
  403694:	ldr	x0, [sp, #48]
  403698:	sub	x0, x0, #0x2
  40369c:	ldr	x1, [sp, #64]
  4036a0:	add	x0, x1, x0
  4036a4:	ldrb	w0, [x0]
  4036a8:	cmp	w0, #0x2e
  4036ac:	b.ne	4036f0 <ferror@plt+0x1510>  // b.any
  4036b0:	ldr	x0, [sp, #48]
  4036b4:	sub	x0, x0, #0x1
  4036b8:	ldr	x1, [sp, #64]
  4036bc:	add	x0, x1, x0
  4036c0:	ldrb	w0, [x0]
  4036c4:	cmp	w0, #0x6f
  4036c8:	b.eq	4036e8 <ferror@plt+0x1508>  // b.none
  4036cc:	ldr	x0, [sp, #48]
  4036d0:	sub	x0, x0, #0x1
  4036d4:	ldr	x1, [sp, #64]
  4036d8:	add	x0, x1, x0
  4036dc:	ldrb	w0, [x0]
  4036e0:	cmp	w0, #0x61
  4036e4:	b.ne	4036f0 <ferror@plt+0x1510>  // b.any
  4036e8:	mov	w0, #0x1                   	// #1
  4036ec:	b	4036f4 <ferror@plt+0x1514>
  4036f0:	mov	w0, #0x0                   	// #0
  4036f4:	str	w0, [sp, #40]
  4036f8:	ldr	w0, [sp, #44]
  4036fc:	cmp	w0, #0x0
  403700:	b.eq	403718 <ferror@plt+0x1538>  // b.none
  403704:	ldr	w0, [sp, #40]
  403708:	cmp	w0, #0x0
  40370c:	b.ne	403718 <ferror@plt+0x1538>  // b.any
  403710:	mov	w0, #0xffffffff            	// #-1
  403714:	b	403744 <ferror@plt+0x1564>
  403718:	ldr	w0, [sp, #44]
  40371c:	cmp	w0, #0x0
  403720:	b.ne	403738 <ferror@plt+0x1558>  // b.any
  403724:	ldr	w0, [sp, #40]
  403728:	cmp	w0, #0x0
  40372c:	b.eq	403738 <ferror@plt+0x1558>  // b.none
  403730:	mov	w0, #0x1                   	// #1
  403734:	b	403744 <ferror@plt+0x1564>
  403738:	ldr	x1, [sp, #16]
  40373c:	ldr	x0, [sp, #24]
  403740:	bl	402fa8 <ferror@plt+0xdc8>
  403744:	ldp	x29, x30, [sp], #112
  403748:	ret
  40374c:	stp	x29, x30, [sp, #-48]!
  403750:	mov	x29, sp
  403754:	str	x0, [sp, #24]
  403758:	str	x1, [sp, #16]
  40375c:	ldr	x0, [sp, #24]
  403760:	str	x0, [sp, #40]
  403764:	ldr	x0, [sp, #16]
  403768:	str	x0, [sp, #32]
  40376c:	ldr	x0, [sp, #40]
  403770:	ldr	x1, [x0, #8]
  403774:	ldr	x0, [sp, #32]
  403778:	ldr	x0, [x0, #8]
  40377c:	cmp	x1, x0
  403780:	b.cs	4037a8 <ferror@plt+0x15c8>  // b.hs, b.nlast
  403784:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  403788:	add	x0, x0, #0xc1c
  40378c:	ldr	w0, [x0]
  403790:	cmp	w0, #0x0
  403794:	b.eq	4037a0 <ferror@plt+0x15c0>  // b.none
  403798:	mov	w0, #0x1                   	// #1
  40379c:	b	40381c <ferror@plt+0x163c>
  4037a0:	mov	w0, #0xffffffff            	// #-1
  4037a4:	b	40381c <ferror@plt+0x163c>
  4037a8:	ldr	x0, [sp, #40]
  4037ac:	ldr	x1, [x0, #8]
  4037b0:	ldr	x0, [sp, #32]
  4037b4:	ldr	x0, [x0, #8]
  4037b8:	cmp	x1, x0
  4037bc:	b.ls	4037e4 <ferror@plt+0x1604>  // b.plast
  4037c0:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4037c4:	add	x0, x0, #0xc1c
  4037c8:	ldr	w0, [x0]
  4037cc:	cmp	w0, #0x0
  4037d0:	b.eq	4037dc <ferror@plt+0x15fc>  // b.none
  4037d4:	mov	w0, #0xffffffff            	// #-1
  4037d8:	b	40381c <ferror@plt+0x163c>
  4037dc:	mov	w0, #0x1                   	// #1
  4037e0:	b	40381c <ferror@plt+0x163c>
  4037e4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4037e8:	add	x0, x0, #0xc1c
  4037ec:	ldr	w1, [x0]
  4037f0:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4037f4:	add	x0, x0, #0x748
  4037f8:	sxtw	x1, w1
  4037fc:	ldr	x2, [x0, x1, lsl #3]
  403800:	ldr	x0, [sp, #40]
  403804:	ldr	x3, [x0]
  403808:	ldr	x0, [sp, #32]
  40380c:	ldr	x0, [x0]
  403810:	mov	x1, x0
  403814:	mov	x0, x3
  403818:	blr	x2
  40381c:	ldp	x29, x30, [sp], #48
  403820:	ret
  403824:	stp	x29, x30, [sp, #-160]!
  403828:	mov	x29, sp
  40382c:	str	x19, [sp, #16]
  403830:	str	x0, [sp, #72]
  403834:	str	w1, [sp, #68]
  403838:	str	x2, [sp, #56]
  40383c:	str	x3, [sp, #48]
  403840:	str	w4, [sp, #64]
  403844:	str	x5, [sp, #40]
  403848:	str	xzr, [sp, #136]
  40384c:	ldr	x1, [sp, #48]
  403850:	ldr	w2, [sp, #64]
  403854:	adrp	x0, 403000 <ferror@plt+0xe20>
  403858:	add	x3, x0, #0x32c
  40385c:	ldr	x0, [sp, #56]
  403860:	bl	401da0 <qsort@plt>
  403864:	ldr	x0, [sp, #48]
  403868:	lsl	x0, x0, #4
  40386c:	bl	401e80 <xmalloc@plt>
  403870:	str	x0, [sp, #152]
  403874:	ldr	x0, [sp, #40]
  403878:	ldr	x1, [sp, #152]
  40387c:	str	x1, [x0]
  403880:	ldr	x0, [sp, #56]
  403884:	str	x0, [sp, #144]
  403888:	ldr	w1, [sp, #64]
  40388c:	ldr	x0, [sp, #48]
  403890:	mul	x0, x1, x0
  403894:	mov	x1, x0
  403898:	ldr	x0, [sp, #144]
  40389c:	add	x0, x0, x1
  4038a0:	str	x0, [sp, #96]
  4038a4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4038a8:	add	x0, x0, #0xc78
  4038ac:	ldr	x0, [x0]
  4038b0:	str	x0, [sp, #128]
  4038b4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4038b8:	add	x0, x0, #0xc80
  4038bc:	ldr	x0, [x0]
  4038c0:	str	x0, [sp, #120]
  4038c4:	ldr	x1, [sp, #144]
  4038c8:	ldr	x0, [sp, #96]
  4038cc:	cmp	x1, x0
  4038d0:	b.cs	403afc <ferror@plt+0x191c>  // b.hs, b.nlast
  4038d4:	ldr	x0, [sp, #72]
  4038d8:	ldr	x0, [x0, #8]
  4038dc:	ldr	x4, [x0, #608]
  4038e0:	ldr	x3, [sp, #128]
  4038e4:	ldr	x2, [sp, #144]
  4038e8:	ldr	w1, [sp, #68]
  4038ec:	ldr	x0, [sp, #72]
  4038f0:	blr	x4
  4038f4:	str	x0, [sp, #136]
  4038f8:	ldr	x0, [sp, #136]
  4038fc:	cmp	x0, #0x0
  403900:	b.ne	403afc <ferror@plt+0x191c>  // b.any
  403904:	ldr	x0, [sp, #72]
  403908:	bl	4023a4 <ferror@plt+0x1c4>
  40390c:	bl	4063e0 <ferror@plt+0x4200>
  403910:	ldr	w0, [sp, #64]
  403914:	ldr	x1, [sp, #144]
  403918:	add	x0, x1, x0
  40391c:	ldr	x1, [sp, #96]
  403920:	cmp	x1, x0
  403924:	b.ls	403970 <ferror@plt+0x1790>  // b.plast
  403928:	ldr	x0, [sp, #72]
  40392c:	ldr	x0, [x0, #8]
  403930:	ldr	x4, [x0, #608]
  403934:	ldr	w0, [sp, #64]
  403938:	ldr	x1, [sp, #144]
  40393c:	add	x0, x1, x0
  403940:	ldr	x3, [sp, #120]
  403944:	mov	x2, x0
  403948:	ldr	w1, [sp, #68]
  40394c:	ldr	x0, [sp, #72]
  403950:	blr	x4
  403954:	str	x0, [sp, #112]
  403958:	ldr	x0, [sp, #112]
  40395c:	cmp	x0, #0x0
  403960:	b.ne	403974 <ferror@plt+0x1794>  // b.any
  403964:	ldr	x0, [sp, #72]
  403968:	bl	4023a4 <ferror@plt+0x1c4>
  40396c:	bl	4063e0 <ferror@plt+0x4200>
  403970:	str	xzr, [sp, #112]
  403974:	ldr	x0, [sp, #136]
  403978:	bl	4023ec <ferror@plt+0x20c>
  40397c:	str	x0, [sp, #88]
  403980:	ldr	x0, [sp, #136]
  403984:	ldr	w1, [x0, #24]
  403988:	mov	w0, #0x100                 	// #256
  40398c:	movk	w0, #0x20, lsl #16
  403990:	and	w0, w1, w0
  403994:	cmp	w0, #0x0
  403998:	b.ne	4039bc <ferror@plt+0x17dc>  // b.any
  40399c:	ldr	x0, [sp, #72]
  4039a0:	bl	402450 <ferror@plt+0x270>
  4039a4:	cmp	w0, #0x5
  4039a8:	b.ne	4039bc <ferror@plt+0x17dc>  // b.any
  4039ac:	ldr	x0, [sp, #136]
  4039b0:	ldr	x0, [x0, #56]
  4039b4:	str	x0, [sp, #104]
  4039b8:	b	403a9c <ferror@plt+0x18bc>
  4039bc:	ldr	x0, [sp, #136]
  4039c0:	ldr	w1, [x0, #24]
  4039c4:	mov	w0, #0x100                 	// #256
  4039c8:	movk	w0, #0x20, lsl #16
  4039cc:	and	w0, w1, w0
  4039d0:	cmp	w0, #0x0
  4039d4:	b.ne	4039f8 <ferror@plt+0x1818>  // b.any
  4039d8:	ldr	x0, [sp, #88]
  4039dc:	bl	40232c <ferror@plt+0x14c>
  4039e0:	cmp	w0, #0x0
  4039e4:	b.eq	4039f8 <ferror@plt+0x1818>  // b.none
  4039e8:	ldr	x0, [sp, #136]
  4039ec:	ldr	x0, [x0, #16]
  4039f0:	str	x0, [sp, #104]
  4039f4:	b	403a9c <ferror@plt+0x18bc>
  4039f8:	ldr	w0, [sp, #64]
  4039fc:	ldr	x1, [sp, #144]
  403a00:	add	x0, x1, x0
  403a04:	ldr	x1, [sp, #96]
  403a08:	cmp	x1, x0
  403a0c:	b.ls	403a64 <ferror@plt+0x1884>  // b.plast
  403a10:	ldr	x0, [sp, #112]
  403a14:	bl	4023ec <ferror@plt+0x20c>
  403a18:	mov	x1, x0
  403a1c:	ldr	x0, [sp, #88]
  403a20:	cmp	x0, x1
  403a24:	b.ne	403a64 <ferror@plt+0x1884>  // b.any
  403a28:	ldr	x0, [sp, #112]
  403a2c:	ldr	x0, [x0, #32]
  403a30:	ldr	x1, [x0, #40]
  403a34:	ldr	x0, [sp, #112]
  403a38:	ldr	x0, [x0, #16]
  403a3c:	add	x1, x1, x0
  403a40:	ldr	x0, [sp, #136]
  403a44:	ldr	x0, [x0, #32]
  403a48:	ldr	x2, [x0, #40]
  403a4c:	ldr	x0, [sp, #136]
  403a50:	ldr	x0, [x0, #16]
  403a54:	add	x0, x2, x0
  403a58:	sub	x0, x1, x0
  403a5c:	str	x0, [sp, #104]
  403a60:	b	403a9c <ferror@plt+0x18bc>
  403a64:	ldr	x0, [sp, #88]
  403a68:	bl	402314 <ferror@plt+0x134>
  403a6c:	mov	x19, x0
  403a70:	ldr	x0, [sp, #88]
  403a74:	bl	4022fc <ferror@plt+0x11c>
  403a78:	add	x1, x19, x0
  403a7c:	ldr	x0, [sp, #136]
  403a80:	ldr	x0, [x0, #32]
  403a84:	ldr	x2, [x0, #40]
  403a88:	ldr	x0, [sp, #136]
  403a8c:	ldr	x0, [x0, #16]
  403a90:	add	x0, x2, x0
  403a94:	sub	x0, x1, x0
  403a98:	str	x0, [sp, #104]
  403a9c:	ldr	x0, [sp, #104]
  403aa0:	cmp	x0, #0x0
  403aa4:	b.eq	403acc <ferror@plt+0x18ec>  // b.none
  403aa8:	ldr	x0, [sp, #152]
  403aac:	ldr	x1, [sp, #144]
  403ab0:	str	x1, [x0]
  403ab4:	ldr	x0, [sp, #152]
  403ab8:	ldr	x1, [sp, #104]
  403abc:	str	x1, [x0, #8]
  403ac0:	ldr	x0, [sp, #152]
  403ac4:	add	x0, x0, #0x10
  403ac8:	str	x0, [sp, #152]
  403acc:	ldr	x0, [sp, #112]
  403ad0:	str	x0, [sp, #136]
  403ad4:	ldr	x0, [sp, #128]
  403ad8:	str	x0, [sp, #80]
  403adc:	ldr	x0, [sp, #120]
  403ae0:	str	x0, [sp, #128]
  403ae4:	ldr	x0, [sp, #80]
  403ae8:	str	x0, [sp, #120]
  403aec:	ldr	w0, [sp, #64]
  403af0:	ldr	x1, [sp, #144]
  403af4:	add	x0, x1, x0
  403af8:	str	x0, [sp, #144]
  403afc:	ldr	x1, [sp, #144]
  403b00:	ldr	x0, [sp, #96]
  403b04:	cmp	x1, x0
  403b08:	b.cc	403910 <ferror@plt+0x1730>  // b.lo, b.ul, b.last
  403b0c:	ldr	x0, [sp, #40]
  403b10:	ldr	x0, [x0]
  403b14:	ldr	x1, [sp, #152]
  403b18:	sub	x0, x1, x0
  403b1c:	asr	x0, x0, #4
  403b20:	str	x0, [sp, #48]
  403b24:	ldr	x0, [sp, #40]
  403b28:	ldr	x4, [x0]
  403b2c:	ldr	x1, [sp, #48]
  403b30:	adrp	x0, 403000 <ferror@plt+0xe20>
  403b34:	add	x3, x0, #0x74c
  403b38:	mov	x2, #0x10                  	// #16
  403b3c:	mov	x0, x4
  403b40:	bl	401da0 <qsort@plt>
  403b44:	ldr	x0, [sp, #48]
  403b48:	ldr	x19, [sp, #16]
  403b4c:	ldp	x29, x30, [sp], #160
  403b50:	ret
  403b54:	stp	x29, x30, [sp, #-80]!
  403b58:	mov	x29, sp
  403b5c:	str	x19, [sp, #16]
  403b60:	str	x0, [sp, #56]
  403b64:	str	x1, [sp, #48]
  403b68:	str	x2, [sp, #40]
  403b6c:	ldr	x0, [sp, #40]
  403b70:	str	x0, [sp, #72]
  403b74:	ldr	x0, [sp, #72]
  403b78:	ldr	x0, [x0]
  403b7c:	ldr	x1, [sp, #48]
  403b80:	str	x1, [x0]
  403b84:	ldr	x0, [sp, #48]
  403b88:	ldr	w0, [x0, #32]
  403b8c:	and	w0, w0, #0x4
  403b90:	cmp	w0, #0x0
  403b94:	b.ne	403bb4 <ferror@plt+0x19d4>  // b.any
  403b98:	ldr	x0, [sp, #72]
  403b9c:	ldr	x0, [x0, #8]
  403ba0:	str	xzr, [x0]
  403ba4:	ldr	x0, [sp, #72]
  403ba8:	ldr	x0, [x0, #16]
  403bac:	str	xzr, [x0]
  403bb0:	b	403c48 <ferror@plt+0x1a68>
  403bb4:	ldr	x1, [sp, #48]
  403bb8:	ldr	x0, [sp, #56]
  403bbc:	bl	402100 <bfd_get_reloc_upper_bound@plt>
  403bc0:	str	x0, [sp, #64]
  403bc4:	ldr	x0, [sp, #64]
  403bc8:	cmp	x0, #0x0
  403bcc:	b.ge	403bdc <ferror@plt+0x19fc>  // b.tcont
  403bd0:	ldr	x0, [sp, #56]
  403bd4:	bl	4023a4 <ferror@plt+0x1c4>
  403bd8:	bl	4063e0 <ferror@plt+0x4200>
  403bdc:	ldr	x1, [sp, #64]
  403be0:	ldr	x0, [sp, #72]
  403be4:	ldr	x19, [x0, #8]
  403be8:	mov	x0, x1
  403bec:	bl	401e80 <xmalloc@plt>
  403bf0:	str	x0, [x19]
  403bf4:	ldr	x0, [sp, #72]
  403bf8:	ldr	x0, [x0, #8]
  403bfc:	ldr	x1, [x0]
  403c00:	ldr	x0, [sp, #72]
  403c04:	ldr	x2, [x0, #24]
  403c08:	ldr	x0, [sp, #72]
  403c0c:	ldr	x19, [x0, #16]
  403c10:	mov	x3, x2
  403c14:	mov	x2, x1
  403c18:	ldr	x1, [sp, #48]
  403c1c:	ldr	x0, [sp, #56]
  403c20:	bl	4020c0 <bfd_canonicalize_reloc@plt>
  403c24:	str	x0, [x19]
  403c28:	ldr	x0, [sp, #72]
  403c2c:	ldr	x0, [x0, #16]
  403c30:	ldr	x0, [x0]
  403c34:	cmp	x0, #0x0
  403c38:	b.ge	403c48 <ferror@plt+0x1a68>  // b.tcont
  403c3c:	ldr	x0, [sp, #56]
  403c40:	bl	4023a4 <ferror@plt+0x1c4>
  403c44:	bl	4063e0 <ferror@plt+0x4200>
  403c48:	ldr	x0, [sp, #72]
  403c4c:	ldr	x0, [x0]
  403c50:	add	x1, x0, #0x8
  403c54:	ldr	x0, [sp, #72]
  403c58:	str	x1, [x0]
  403c5c:	ldr	x0, [sp, #72]
  403c60:	ldr	x0, [x0, #8]
  403c64:	add	x1, x0, #0x8
  403c68:	ldr	x0, [sp, #72]
  403c6c:	str	x1, [x0, #8]
  403c70:	ldr	x0, [sp, #72]
  403c74:	ldr	x0, [x0, #16]
  403c78:	add	x1, x0, #0x8
  403c7c:	ldr	x0, [sp, #72]
  403c80:	str	x1, [x0, #16]
  403c84:	nop
  403c88:	ldr	x19, [sp, #16]
  403c8c:	ldp	x29, x30, [sp], #80
  403c90:	ret
  403c94:	stp	x29, x30, [sp, #-256]!
  403c98:	mov	x29, sp
  403c9c:	stp	x19, x20, [sp, #16]
  403ca0:	str	x0, [sp, #56]
  403ca4:	str	x1, [sp, #48]
  403ca8:	str	x2, [sp, #40]
  403cac:	str	x3, [sp, #32]
  403cb0:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  403cb4:	add	x0, x0, #0x338
  403cb8:	ldr	x0, [x0]
  403cbc:	ldr	x2, [x0, #24]
  403cc0:	ldr	x1, [sp, #56]
  403cc4:	ldr	x0, [sp, #32]
  403cc8:	blr	x2
  403ccc:	ldr	x0, [sp, #56]
  403cd0:	ldr	x0, [x0, #8]
  403cd4:	ldr	x3, [x0, #528]
  403cd8:	add	x0, sp, #0xa8
  403cdc:	mov	x2, x0
  403ce0:	ldr	x1, [sp, #48]
  403ce4:	ldr	x0, [sp, #56]
  403ce8:	blr	x3
  403cec:	add	x0, sp, #0xa8
  403cf0:	str	x0, [sp, #136]
  403cf4:	ldr	x0, [sp, #40]
  403cf8:	str	x0, [sp, #144]
  403cfc:	ldr	x0, [sp, #48]
  403d00:	ldr	w1, [x0, #24]
  403d04:	mov	w0, #0x100                 	// #256
  403d08:	movk	w0, #0x20, lsl #16
  403d0c:	and	w0, w1, w0
  403d10:	cmp	w0, #0x0
  403d14:	b.eq	403d24 <ferror@plt+0x1b44>  // b.none
  403d18:	str	xzr, [sp, #152]
  403d1c:	str	xzr, [sp, #160]
  403d20:	b	403da8 <ferror@plt+0x1bc8>
  403d24:	ldr	x0, [sp, #48]
  403d28:	ldr	x0, [x0]
  403d2c:	cmp	x0, #0x0
  403d30:	b.eq	403d68 <ferror@plt+0x1b88>  // b.none
  403d34:	ldr	x0, [sp, #48]
  403d38:	ldr	x0, [x0]
  403d3c:	ldr	x0, [x0, #8]
  403d40:	ldr	w0, [x0, #8]
  403d44:	cmp	w0, #0x5
  403d48:	b.ne	403d68 <ferror@plt+0x1b88>  // b.any
  403d4c:	ldr	x0, [sp, #48]
  403d50:	ldr	x0, [x0]
  403d54:	ldr	x0, [x0, #248]
  403d58:	cmp	x0, #0x0
  403d5c:	b.eq	403d68 <ferror@plt+0x1b88>  // b.none
  403d60:	ldr	x0, [sp, #48]
  403d64:	b	403d6c <ferror@plt+0x1b8c>
  403d68:	mov	x0, #0x0                   	// #0
  403d6c:	str	x0, [sp, #152]
  403d70:	ldr	x0, [sp, #48]
  403d74:	bl	40241c <ferror@plt+0x23c>
  403d78:	bl	40246c <ferror@plt+0x28c>
  403d7c:	cmp	w0, #0x0
  403d80:	b.eq	403da0 <ferror@plt+0x1bc0>  // b.none
  403d84:	ldr	x0, [sp, #48]
  403d88:	bl	40241c <ferror@plt+0x23c>
  403d8c:	ldr	x0, [x0, #248]
  403d90:	cmp	x0, #0x0
  403d94:	b.eq	403da0 <ferror@plt+0x1bc0>  // b.none
  403d98:	ldr	x0, [sp, #48]
  403d9c:	b	403da4 <ferror@plt+0x1bc4>
  403da0:	mov	x0, #0x0                   	// #0
  403da4:	str	x0, [sp, #160]
  403da8:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  403dac:	add	x0, x0, #0x338
  403db0:	ldr	x0, [x0]
  403db4:	ldr	x2, [x0, #32]
  403db8:	add	x0, sp, #0x88
  403dbc:	ldr	x1, [sp, #56]
  403dc0:	blr	x2
  403dc4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  403dc8:	add	x0, x0, #0xc40
  403dcc:	ldr	w0, [x0]
  403dd0:	cmp	w0, #0x0
  403dd4:	b.eq	403e80 <ferror@plt+0x1ca0>  // b.none
  403dd8:	str	xzr, [sp, #248]
  403ddc:	str	wzr, [sp, #132]
  403de0:	ldr	x0, [sp, #48]
  403de4:	ldr	w1, [x0, #24]
  403de8:	mov	w0, #0x100                 	// #256
  403dec:	movk	w0, #0x20, lsl #16
  403df0:	and	w0, w1, w0
  403df4:	cmp	w0, #0x0
  403df8:	b.ne	403e20 <ferror@plt+0x1c40>  // b.any
  403dfc:	ldr	x0, [sp, #56]
  403e00:	ldr	x0, [x0, #8]
  403e04:	ldr	x3, [x0, #536]
  403e08:	add	x0, sp, #0x84
  403e0c:	mov	x2, x0
  403e10:	ldr	x1, [sp, #48]
  403e14:	ldr	x0, [sp, #56]
  403e18:	blr	x3
  403e1c:	str	x0, [sp, #248]
  403e20:	ldr	x0, [sp, #48]
  403e24:	bl	4023ec <ferror@plt+0x20c>
  403e28:	bl	402354 <ferror@plt+0x174>
  403e2c:	cmp	w0, #0x0
  403e30:	b.eq	403e3c <ferror@plt+0x1c5c>  // b.none
  403e34:	mov	w0, #0x1                   	// #1
  403e38:	str	w0, [sp, #132]
  403e3c:	ldr	x0, [sp, #248]
  403e40:	cmp	x0, #0x0
  403e44:	b.eq	403e80 <ferror@plt+0x1ca0>  // b.none
  403e48:	ldr	x0, [sp, #248]
  403e4c:	ldrb	w0, [x0]
  403e50:	cmp	w0, #0x0
  403e54:	b.eq	403e80 <ferror@plt+0x1ca0>  // b.none
  403e58:	ldr	w0, [sp, #132]
  403e5c:	cmp	w0, #0x0
  403e60:	b.eq	403e70 <ferror@plt+0x1c90>  // b.none
  403e64:	adrp	x0, 409000 <ferror@plt+0x6e20>
  403e68:	add	x0, x0, #0x5d8
  403e6c:	b	403e78 <ferror@plt+0x1c98>
  403e70:	adrp	x0, 409000 <ferror@plt+0x6e20>
  403e74:	add	x0, x0, #0x5e0
  403e78:	ldr	x1, [sp, #248]
  403e7c:	bl	402120 <printf@plt>
  403e80:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  403e84:	add	x0, x0, #0xc38
  403e88:	ldr	w0, [x0]
  403e8c:	cmp	w0, #0x0
  403e90:	b.eq	404468 <ferror@plt+0x2288>  // b.none
  403e94:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  403e98:	add	x0, x0, #0xc58
  403e9c:	ldr	x0, [x0]
  403ea0:	ldr	x1, [sp, #56]
  403ea4:	cmp	x1, x0
  403ea8:	b.eq	403edc <ferror@plt+0x1cfc>  // b.none
  403eac:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  403eb0:	add	x0, x0, #0xc98
  403eb4:	ldr	x0, [x0]
  403eb8:	cmp	x0, #0x0
  403ebc:	b.eq	403edc <ferror@plt+0x1cfc>  // b.none
  403ec0:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  403ec4:	add	x0, x0, #0xc98
  403ec8:	ldr	x0, [x0]
  403ecc:	bl	401fe0 <free@plt>
  403ed0:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  403ed4:	add	x0, x0, #0xc98
  403ed8:	str	xzr, [x0]
  403edc:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  403ee0:	add	x0, x0, #0xc98
  403ee4:	ldr	x0, [x0]
  403ee8:	cmp	x0, #0x0
  403eec:	b.ne	403f9c <ferror@plt+0x1dbc>  // b.any
  403ef0:	ldr	x0, [sp, #56]
  403ef4:	ldr	x0, [x0, #8]
  403ef8:	ldr	x1, [x0, #496]
  403efc:	ldr	x0, [sp, #56]
  403f00:	blr	x1
  403f04:	str	x0, [sp, #224]
  403f08:	ldr	x0, [sp, #224]
  403f0c:	cmp	x0, #0x0
  403f10:	b.ge	403f20 <ferror@plt+0x1d40>  // b.tcont
  403f14:	ldr	x0, [sp, #56]
  403f18:	bl	4023a4 <ferror@plt+0x1c4>
  403f1c:	bl	4063e0 <ferror@plt+0x4200>
  403f20:	ldr	x0, [sp, #224]
  403f24:	bl	401e80 <xmalloc@plt>
  403f28:	mov	x1, x0
  403f2c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  403f30:	add	x0, x0, #0xc98
  403f34:	str	x1, [x0]
  403f38:	ldr	x0, [sp, #56]
  403f3c:	ldr	x0, [x0, #8]
  403f40:	ldr	x2, [x0, #504]
  403f44:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  403f48:	add	x0, x0, #0xc98
  403f4c:	ldr	x0, [x0]
  403f50:	mov	x1, x0
  403f54:	ldr	x0, [sp, #56]
  403f58:	blr	x2
  403f5c:	mov	x1, x0
  403f60:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  403f64:	add	x0, x0, #0xca0
  403f68:	str	x1, [x0]
  403f6c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  403f70:	add	x0, x0, #0xca0
  403f74:	ldr	x0, [x0]
  403f78:	cmp	x0, #0x0
  403f7c:	b.ge	403f8c <ferror@plt+0x1dac>  // b.tcont
  403f80:	ldr	x0, [sp, #56]
  403f84:	bl	4023a4 <ferror@plt+0x1c4>
  403f88:	bl	4063e0 <ferror@plt+0x4200>
  403f8c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  403f90:	add	x0, x0, #0xc58
  403f94:	ldr	x1, [sp, #56]
  403f98:	str	x1, [x0]
  403f9c:	ldr	x0, [sp, #48]
  403fa0:	bl	4023ec <ferror@plt+0x20c>
  403fa4:	bl	402354 <ferror@plt+0x174>
  403fa8:	cmp	w0, #0x0
  403fac:	b.eq	404378 <ferror@plt+0x2198>  // b.none
  403fb0:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  403fb4:	add	x0, x0, #0xc60
  403fb8:	ldr	x0, [x0]
  403fbc:	ldr	x1, [sp, #56]
  403fc0:	cmp	x1, x0
  403fc4:	b.eq	4040a0 <ferror@plt+0x1ec0>  // b.none
  403fc8:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  403fcc:	add	x0, x0, #0xca8
  403fd0:	ldr	x0, [x0]
  403fd4:	cmp	x0, #0x0
  403fd8:	b.eq	4040a0 <ferror@plt+0x1ec0>  // b.none
  403fdc:	str	wzr, [sp, #244]
  403fe0:	b	404034 <ferror@plt+0x1e54>
  403fe4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  403fe8:	add	x0, x0, #0xca8
  403fec:	ldr	x1, [x0]
  403ff0:	ldr	w0, [sp, #244]
  403ff4:	lsl	x0, x0, #3
  403ff8:	add	x0, x1, x0
  403ffc:	ldr	x0, [x0]
  404000:	cmp	x0, #0x0
  404004:	b.eq	404028 <ferror@plt+0x1e48>  // b.none
  404008:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  40400c:	add	x0, x0, #0xca8
  404010:	ldr	x1, [x0]
  404014:	ldr	w0, [sp, #244]
  404018:	lsl	x0, x0, #3
  40401c:	add	x0, x1, x0
  404020:	ldr	x0, [x0]
  404024:	bl	401fe0 <free@plt>
  404028:	ldr	w0, [sp, #244]
  40402c:	add	w0, w0, #0x1
  404030:	str	w0, [sp, #244]
  404034:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404038:	add	x0, x0, #0xcb0
  40403c:	ldr	w0, [x0]
  404040:	ldr	w1, [sp, #244]
  404044:	cmp	w1, w0
  404048:	b.cc	403fe4 <ferror@plt+0x1e04>  // b.lo, b.ul, b.last
  40404c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404050:	add	x0, x0, #0xcb8
  404054:	ldr	x0, [x0]
  404058:	bl	401fe0 <free@plt>
  40405c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404060:	add	x0, x0, #0xca8
  404064:	ldr	x0, [x0]
  404068:	bl	401fe0 <free@plt>
  40406c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404070:	add	x0, x0, #0xcc0
  404074:	ldr	x0, [x0]
  404078:	bl	401fe0 <free@plt>
  40407c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404080:	add	x0, x0, #0xcb8
  404084:	str	xzr, [x0]
  404088:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  40408c:	add	x0, x0, #0xca8
  404090:	str	xzr, [x0]
  404094:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404098:	add	x0, x0, #0xcc0
  40409c:	str	xzr, [x0]
  4040a0:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4040a4:	add	x0, x0, #0xca8
  4040a8:	ldr	x0, [x0]
  4040ac:	cmp	x0, #0x0
  4040b0:	b.ne	4041ac <ferror@plt+0x1fcc>  // b.any
  4040b4:	ldr	x0, [sp, #56]
  4040b8:	bl	4023d4 <ferror@plt+0x1f4>
  4040bc:	mov	w1, w0
  4040c0:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4040c4:	add	x0, x0, #0xcb0
  4040c8:	str	w1, [x0]
  4040cc:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4040d0:	add	x0, x0, #0xcb0
  4040d4:	ldr	w0, [x0]
  4040d8:	mov	w0, w0
  4040dc:	lsl	x0, x0, #3
  4040e0:	bl	401e80 <xmalloc@plt>
  4040e4:	mov	x1, x0
  4040e8:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4040ec:	add	x0, x0, #0xcb8
  4040f0:	str	x1, [x0]
  4040f4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4040f8:	add	x0, x0, #0xcb0
  4040fc:	ldr	w0, [x0]
  404100:	mov	w0, w0
  404104:	lsl	x0, x0, #3
  404108:	bl	401e80 <xmalloc@plt>
  40410c:	mov	x1, x0
  404110:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404114:	add	x0, x0, #0xca8
  404118:	str	x1, [x0]
  40411c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404120:	add	x0, x0, #0xcb0
  404124:	ldr	w0, [x0]
  404128:	mov	w0, w0
  40412c:	lsl	x0, x0, #3
  404130:	bl	401e80 <xmalloc@plt>
  404134:	mov	x1, x0
  404138:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  40413c:	add	x0, x0, #0xcc0
  404140:	str	x1, [x0]
  404144:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404148:	add	x0, x0, #0xcb8
  40414c:	ldr	x0, [x0]
  404150:	str	x0, [sp, #72]
  404154:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404158:	add	x0, x0, #0xca8
  40415c:	ldr	x0, [x0]
  404160:	str	x0, [sp, #80]
  404164:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404168:	add	x0, x0, #0xcc0
  40416c:	ldr	x0, [x0]
  404170:	str	x0, [sp, #88]
  404174:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404178:	add	x0, x0, #0xc98
  40417c:	ldr	x0, [x0]
  404180:	str	x0, [sp, #96]
  404184:	add	x0, sp, #0x48
  404188:	mov	x2, x0
  40418c:	adrp	x0, 403000 <ferror@plt+0xe20>
  404190:	add	x1, x0, #0xb54
  404194:	ldr	x0, [sp, #56]
  404198:	bl	402130 <bfd_map_over_sections@plt>
  40419c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4041a0:	add	x0, x0, #0xc60
  4041a4:	ldr	x1, [sp, #56]
  4041a8:	str	x1, [x0]
  4041ac:	ldr	x0, [sp, #48]
  4041b0:	bl	402404 <ferror@plt+0x224>
  4041b4:	str	x0, [sp, #216]
  4041b8:	str	wzr, [sp, #244]
  4041bc:	b	40435c <ferror@plt+0x217c>
  4041c0:	str	xzr, [sp, #232]
  4041c4:	b	404328 <ferror@plt+0x2148>
  4041c8:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4041cc:	add	x0, x0, #0xca8
  4041d0:	ldr	x1, [x0]
  4041d4:	ldr	w0, [sp, #244]
  4041d8:	lsl	x0, x0, #3
  4041dc:	add	x0, x1, x0
  4041e0:	ldr	x1, [x0]
  4041e4:	ldr	x0, [sp, #232]
  4041e8:	lsl	x0, x0, #3
  4041ec:	add	x0, x1, x0
  4041f0:	ldr	x0, [x0]
  4041f4:	str	x0, [sp, #208]
  4041f8:	ldr	x0, [sp, #208]
  4041fc:	ldr	x0, [x0]
  404200:	cmp	x0, #0x0
  404204:	b.eq	40431c <ferror@plt+0x213c>  // b.none
  404208:	ldr	x0, [sp, #208]
  40420c:	ldr	x0, [x0]
  404210:	ldr	x0, [x0]
  404214:	ldr	x1, [x0, #32]
  404218:	ldr	x0, [sp, #48]
  40421c:	ldr	x0, [x0, #32]
  404220:	cmp	x1, x0
  404224:	b.ne	40431c <ferror@plt+0x213c>  // b.any
  404228:	ldr	x0, [sp, #208]
  40422c:	ldr	x0, [x0]
  404230:	ldr	x0, [x0]
  404234:	ldr	x1, [x0, #16]
  404238:	ldr	x0, [sp, #48]
  40423c:	ldr	x0, [x0, #16]
  404240:	cmp	x1, x0
  404244:	b.ne	40431c <ferror@plt+0x213c>  // b.any
  404248:	ldr	x0, [sp, #208]
  40424c:	ldr	x0, [x0]
  404250:	ldr	x0, [x0]
  404254:	bl	402404 <ferror@plt+0x224>
  404258:	mov	x1, x0
  40425c:	ldr	x0, [sp, #216]
  404260:	bl	401fa0 <strcmp@plt>
  404264:	cmp	w0, #0x0
  404268:	b.ne	40431c <ferror@plt+0x213c>  // b.any
  40426c:	ldr	x0, [sp, #56]
  404270:	ldr	x0, [x0, #8]
  404274:	ldr	x8, [x0, #568]
  404278:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  40427c:	add	x0, x0, #0xc98
  404280:	ldr	x9, [x0]
  404284:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404288:	add	x0, x0, #0xcb8
  40428c:	ldr	x1, [x0]
  404290:	ldr	w0, [sp, #244]
  404294:	lsl	x0, x0, #3
  404298:	add	x0, x1, x0
  40429c:	ldr	x1, [x0]
  4042a0:	ldr	x0, [sp, #208]
  4042a4:	ldr	x0, [x0, #8]
  4042a8:	add	x4, sp, #0x6c
  4042ac:	add	x3, sp, #0x70
  4042b0:	add	x2, sp, #0x78
  4042b4:	mov	x7, #0x0                   	// #0
  4042b8:	mov	x6, x4
  4042bc:	mov	x5, x3
  4042c0:	mov	x4, x2
  4042c4:	mov	x3, x0
  4042c8:	mov	x2, x1
  4042cc:	mov	x1, x9
  4042d0:	ldr	x0, [sp, #56]
  4042d4:	blr	x8
  4042d8:	cmp	w0, #0x0
  4042dc:	b.eq	40431c <ferror@plt+0x213c>  // b.none
  4042e0:	ldr	x0, [sp, #120]
  4042e4:	cmp	x0, #0x0
  4042e8:	b.eq	40431c <ferror@plt+0x213c>  // b.none
  4042ec:	ldr	x0, [sp, #120]
  4042f0:	ldr	w1, [sp, #108]
  4042f4:	mov	w2, w1
  4042f8:	mov	x1, x0
  4042fc:	adrp	x0, 409000 <ferror@plt+0x6e20>
  404300:	add	x0, x0, #0x5e8
  404304:	bl	402120 <printf@plt>
  404308:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  40430c:	add	x0, x0, #0xcb0
  404310:	ldr	w0, [x0]
  404314:	str	w0, [sp, #244]
  404318:	b	404350 <ferror@plt+0x2170>
  40431c:	ldr	x0, [sp, #232]
  404320:	add	x0, x0, #0x1
  404324:	str	x0, [sp, #232]
  404328:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  40432c:	add	x0, x0, #0xcc0
  404330:	ldr	x1, [x0]
  404334:	ldr	w0, [sp, #244]
  404338:	lsl	x0, x0, #3
  40433c:	add	x0, x1, x0
  404340:	ldr	x0, [x0]
  404344:	ldr	x1, [sp, #232]
  404348:	cmp	x1, x0
  40434c:	b.lt	4041c8 <ferror@plt+0x1fe8>  // b.tstop
  404350:	ldr	w0, [sp, #244]
  404354:	add	w0, w0, #0x1
  404358:	str	w0, [sp, #244]
  40435c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404360:	add	x0, x0, #0xcb0
  404364:	ldr	w0, [x0]
  404368:	ldr	w1, [sp, #244]
  40436c:	cmp	w1, w0
  404370:	b.cc	4041c0 <ferror@plt+0x1fe0>  // b.lo, b.ul, b.last
  404374:	b	404468 <ferror@plt+0x2288>
  404378:	ldr	x0, [sp, #48]
  40437c:	bl	4023ec <ferror@plt+0x20c>
  404380:	ldr	x0, [x0, #240]
  404384:	ldr	x1, [sp, #56]
  404388:	cmp	x1, x0
  40438c:	b.ne	404468 <ferror@plt+0x2288>  // b.any
  404390:	ldr	x0, [sp, #56]
  404394:	ldr	x0, [x0, #8]
  404398:	ldr	x5, [x0, #576]
  40439c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4043a0:	add	x0, x0, #0xc98
  4043a4:	ldr	x0, [x0]
  4043a8:	add	x2, sp, #0x6c
  4043ac:	add	x1, sp, #0x78
  4043b0:	mov	x4, x2
  4043b4:	mov	x3, x1
  4043b8:	ldr	x2, [sp, #48]
  4043bc:	mov	x1, x0
  4043c0:	ldr	x0, [sp, #56]
  4043c4:	blr	x5
  4043c8:	cmp	w0, #0x0
  4043cc:	b.ne	404434 <ferror@plt+0x2254>  // b.any
  4043d0:	ldr	x0, [sp, #56]
  4043d4:	ldr	x0, [x0, #8]
  4043d8:	ldr	x19, [x0, #568]
  4043dc:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4043e0:	add	x0, x0, #0xc98
  4043e4:	ldr	x20, [x0]
  4043e8:	ldr	x0, [sp, #48]
  4043ec:	bl	4023ec <ferror@plt+0x20c>
  4043f0:	mov	x8, x0
  4043f4:	ldr	x0, [sp, #48]
  4043f8:	ldr	x0, [x0, #16]
  4043fc:	add	x3, sp, #0x6c
  404400:	add	x2, sp, #0x70
  404404:	add	x1, sp, #0x78
  404408:	mov	x7, #0x0                   	// #0
  40440c:	mov	x6, x3
  404410:	mov	x5, x2
  404414:	mov	x4, x1
  404418:	mov	x3, x0
  40441c:	mov	x2, x8
  404420:	mov	x1, x20
  404424:	ldr	x0, [sp, #56]
  404428:	blr	x19
  40442c:	cmp	w0, #0x0
  404430:	b.eq	404468 <ferror@plt+0x2288>  // b.none
  404434:	ldr	x0, [sp, #120]
  404438:	cmp	x0, #0x0
  40443c:	b.eq	404468 <ferror@plt+0x2288>  // b.none
  404440:	ldr	w0, [sp, #108]
  404444:	cmp	w0, #0x0
  404448:	b.eq	404468 <ferror@plt+0x2288>  // b.none
  40444c:	ldr	x0, [sp, #120]
  404450:	ldr	w1, [sp, #108]
  404454:	mov	w2, w1
  404458:	mov	x1, x0
  40445c:	adrp	x0, 409000 <ferror@plt+0x6e20>
  404460:	add	x0, x0, #0x5e8
  404464:	bl	402120 <printf@plt>
  404468:	mov	w0, #0xa                   	// #10
  40446c:	bl	402170 <putchar@plt>
  404470:	nop
  404474:	ldp	x19, x20, [sp, #16]
  404478:	ldp	x29, x30, [sp], #256
  40447c:	ret
  404480:	stp	x29, x30, [sp, #-96]!
  404484:	mov	x29, sp
  404488:	str	x0, [sp, #56]
  40448c:	str	w1, [sp, #52]
  404490:	str	x2, [sp, #40]
  404494:	str	x3, [sp, #32]
  404498:	str	x4, [sp, #24]
  40449c:	ldr	x0, [sp, #56]
  4044a0:	ldr	x0, [x0, #8]
  4044a4:	ldr	x1, [x0, #512]
  4044a8:	ldr	x0, [sp, #56]
  4044ac:	blr	x1
  4044b0:	str	x0, [sp, #80]
  4044b4:	ldr	x0, [sp, #80]
  4044b8:	cmp	x0, #0x0
  4044bc:	b.ne	4044cc <ferror@plt+0x22ec>  // b.any
  4044c0:	ldr	x0, [sp, #56]
  4044c4:	bl	4023a4 <ferror@plt+0x1c4>
  4044c8:	bl	4063e0 <ferror@plt+0x4200>
  4044cc:	ldr	x0, [sp, #40]
  4044d0:	str	x0, [sp, #88]
  4044d4:	ldr	x0, [sp, #32]
  4044d8:	lsl	x0, x0, #4
  4044dc:	ldr	x1, [sp, #88]
  4044e0:	add	x0, x1, x0
  4044e4:	str	x0, [sp, #72]
  4044e8:	b	404558 <ferror@plt+0x2378>
  4044ec:	ldr	x0, [sp, #56]
  4044f0:	ldr	x0, [x0, #8]
  4044f4:	ldr	x4, [x0, #608]
  4044f8:	ldr	x0, [sp, #88]
  4044fc:	ldr	x0, [x0]
  404500:	ldr	x3, [sp, #80]
  404504:	mov	x2, x0
  404508:	ldr	w1, [sp, #52]
  40450c:	ldr	x0, [sp, #56]
  404510:	blr	x4
  404514:	str	x0, [sp, #64]
  404518:	ldr	x0, [sp, #64]
  40451c:	cmp	x0, #0x0
  404520:	b.ne	404530 <ferror@plt+0x2350>  // b.any
  404524:	ldr	x0, [sp, #56]
  404528:	bl	4023a4 <ferror@plt+0x1c4>
  40452c:	bl	4063e0 <ferror@plt+0x4200>
  404530:	ldr	x0, [sp, #88]
  404534:	ldr	x0, [x0, #8]
  404538:	ldr	x3, [sp, #24]
  40453c:	mov	x2, x0
  404540:	ldr	x1, [sp, #64]
  404544:	ldr	x0, [sp, #56]
  404548:	bl	403c94 <ferror@plt+0x1ab4>
  40454c:	ldr	x0, [sp, #88]
  404550:	add	x0, x0, #0x10
  404554:	str	x0, [sp, #88]
  404558:	ldr	x1, [sp, #88]
  40455c:	ldr	x0, [sp, #72]
  404560:	cmp	x1, x0
  404564:	b.cc	4044ec <ferror@plt+0x230c>  // b.lo, b.ul, b.last
  404568:	nop
  40456c:	nop
  404570:	ldp	x29, x30, [sp], #96
  404574:	ret
  404578:	stp	x29, x30, [sp, #-96]!
  40457c:	mov	x29, sp
  404580:	str	x0, [sp, #56]
  404584:	str	w1, [sp, #52]
  404588:	str	x2, [sp, #40]
  40458c:	str	x3, [sp, #32]
  404590:	str	w4, [sp, #48]
  404594:	str	x5, [sp, #24]
  404598:	ldr	x0, [sp, #56]
  40459c:	ldr	x0, [x0, #8]
  4045a0:	ldr	x1, [x0, #512]
  4045a4:	ldr	x0, [sp, #56]
  4045a8:	blr	x1
  4045ac:	str	x0, [sp, #80]
  4045b0:	ldr	x0, [sp, #80]
  4045b4:	cmp	x0, #0x0
  4045b8:	b.ne	4045c8 <ferror@plt+0x23e8>  // b.any
  4045bc:	ldr	x0, [sp, #56]
  4045c0:	bl	4023a4 <ferror@plt+0x1c4>
  4045c4:	bl	4063e0 <ferror@plt+0x4200>
  4045c8:	ldr	x0, [sp, #40]
  4045cc:	str	x0, [sp, #88]
  4045d0:	ldr	w1, [sp, #48]
  4045d4:	ldr	x0, [sp, #32]
  4045d8:	mul	x0, x1, x0
  4045dc:	mov	x1, x0
  4045e0:	ldr	x0, [sp, #88]
  4045e4:	add	x0, x0, x1
  4045e8:	str	x0, [sp, #72]
  4045ec:	b	404650 <ferror@plt+0x2470>
  4045f0:	ldr	x0, [sp, #56]
  4045f4:	ldr	x0, [x0, #8]
  4045f8:	ldr	x4, [x0, #608]
  4045fc:	ldr	x3, [sp, #80]
  404600:	ldr	x2, [sp, #88]
  404604:	ldr	w1, [sp, #52]
  404608:	ldr	x0, [sp, #56]
  40460c:	blr	x4
  404610:	str	x0, [sp, #64]
  404614:	ldr	x0, [sp, #64]
  404618:	cmp	x0, #0x0
  40461c:	b.ne	40462c <ferror@plt+0x244c>  // b.any
  404620:	ldr	x0, [sp, #56]
  404624:	bl	4023a4 <ferror@plt+0x1c4>
  404628:	bl	4063e0 <ferror@plt+0x4200>
  40462c:	ldr	x3, [sp, #24]
  404630:	mov	x2, #0x0                   	// #0
  404634:	ldr	x1, [sp, #64]
  404638:	ldr	x0, [sp, #56]
  40463c:	bl	403c94 <ferror@plt+0x1ab4>
  404640:	ldr	w0, [sp, #48]
  404644:	ldr	x1, [sp, #88]
  404648:	add	x0, x1, x0
  40464c:	str	x0, [sp, #88]
  404650:	ldr	x1, [sp, #88]
  404654:	ldr	x0, [sp, #72]
  404658:	cmp	x1, x0
  40465c:	b.cc	4045f0 <ferror@plt+0x2410>  // b.lo, b.ul, b.last
  404660:	nop
  404664:	nop
  404668:	ldp	x29, x30, [sp], #96
  40466c:	ret
  404670:	stp	x29, x30, [sp, #-160]!
  404674:	mov	x29, sp
  404678:	str	x19, [sp, #16]
  40467c:	str	x0, [sp, #40]
  404680:	str	x1, [sp, #32]
  404684:	str	xzr, [sp, #56]
  404688:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  40468c:	add	x0, x0, #0xc2c
  404690:	ldr	w0, [x0]
  404694:	cmp	w0, #0x0
  404698:	b.ne	4046d8 <ferror@plt+0x24f8>  // b.any
  40469c:	ldr	x0, [sp, #40]
  4046a0:	bl	4023bc <ferror@plt+0x1dc>
  4046a4:	and	w0, w0, #0x10
  4046a8:	cmp	w0, #0x0
  4046ac:	b.ne	4046d8 <ferror@plt+0x24f8>  // b.any
  4046b0:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4046b4:	add	x0, x0, #0x5f0
  4046b8:	bl	4021a0 <gettext@plt>
  4046bc:	mov	x19, x0
  4046c0:	ldr	x0, [sp, #40]
  4046c4:	bl	4023a4 <ferror@plt+0x1c4>
  4046c8:	mov	x1, x0
  4046cc:	mov	x0, x19
  4046d0:	bl	40654c <ferror@plt+0x436c>
  4046d4:	b	404bec <ferror@plt+0x2a0c>
  4046d8:	ldr	x0, [sp, #40]
  4046dc:	ldr	x0, [x0, #8]
  4046e0:	ldr	x4, [x0, #600]
  4046e4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4046e8:	add	x0, x0, #0xc2c
  4046ec:	ldr	w0, [x0]
  4046f0:	add	x2, sp, #0x4c
  4046f4:	add	x1, sp, #0x50
  4046f8:	mov	x3, x2
  4046fc:	mov	x2, x1
  404700:	mov	w1, w0
  404704:	ldr	x0, [sp, #40]
  404708:	blr	x4
  40470c:	str	x0, [sp, #152]
  404710:	ldr	x0, [sp, #152]
  404714:	cmp	x0, #0x0
  404718:	b.ge	404770 <ferror@plt+0x2590>  // b.tcont
  40471c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404720:	add	x0, x0, #0xc2c
  404724:	ldr	w0, [x0]
  404728:	cmp	w0, #0x0
  40472c:	b.eq	404764 <ferror@plt+0x2584>  // b.none
  404730:	bl	401e60 <bfd_get_error@plt>
  404734:	cmp	w0, #0x7
  404738:	b.ne	404764 <ferror@plt+0x2584>  // b.any
  40473c:	adrp	x0, 409000 <ferror@plt+0x6e20>
  404740:	add	x0, x0, #0x5f0
  404744:	bl	4021a0 <gettext@plt>
  404748:	mov	x19, x0
  40474c:	ldr	x0, [sp, #40]
  404750:	bl	4023a4 <ferror@plt+0x1c4>
  404754:	mov	x1, x0
  404758:	mov	x0, x19
  40475c:	bl	40654c <ferror@plt+0x436c>
  404760:	b	404bec <ferror@plt+0x2a0c>
  404764:	ldr	x0, [sp, #40]
  404768:	bl	4023a4 <ferror@plt+0x1c4>
  40476c:	bl	4063e0 <ferror@plt+0x4200>
  404770:	ldr	x0, [sp, #152]
  404774:	cmp	x0, #0x0
  404778:	b.ne	4047a4 <ferror@plt+0x25c4>  // b.any
  40477c:	adrp	x0, 409000 <ferror@plt+0x6e20>
  404780:	add	x0, x0, #0x5f0
  404784:	bl	4021a0 <gettext@plt>
  404788:	mov	x19, x0
  40478c:	ldr	x0, [sp, #40]
  404790:	bl	4023a4 <ferror@plt+0x1c4>
  404794:	mov	x1, x0
  404798:	mov	x0, x19
  40479c:	bl	40654c <ferror@plt+0x436c>
  4047a0:	b	404bec <ferror@plt+0x2a0c>
  4047a4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4047a8:	add	x0, x0, #0xc34
  4047ac:	ldr	w0, [x0]
  4047b0:	cmp	w0, #0x0
  4047b4:	b.eq	40497c <ferror@plt+0x279c>  // b.none
  4047b8:	ldr	w0, [sp, #76]
  4047bc:	cmp	w0, #0x8
  4047c0:	b.ne	40497c <ferror@plt+0x279c>  // b.any
  4047c4:	str	xzr, [sp, #144]
  4047c8:	str	xzr, [sp, #136]
  4047cc:	str	xzr, [sp, #128]
  4047d0:	str	xzr, [sp, #120]
  4047d4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4047d8:	add	x0, x0, #0xc2c
  4047dc:	ldr	w0, [x0]
  4047e0:	cmp	w0, #0x0
  4047e4:	b.eq	4047fc <ferror@plt+0x261c>  // b.none
  4047e8:	ldr	x0, [sp, #152]
  4047ec:	str	x0, [sp, #120]
  4047f0:	ldr	x0, [sp, #80]
  4047f4:	str	x0, [sp, #136]
  4047f8:	b	404870 <ferror@plt+0x2690>
  4047fc:	ldr	x0, [sp, #40]
  404800:	ldr	x0, [x0, #8]
  404804:	ldr	x1, [x0, #832]
  404808:	ldr	x0, [sp, #40]
  40480c:	blr	x1
  404810:	str	x0, [sp, #96]
  404814:	ldr	x0, [sp, #152]
  404818:	str	x0, [sp, #128]
  40481c:	ldr	x0, [sp, #80]
  404820:	str	x0, [sp, #144]
  404824:	ldr	x0, [sp, #96]
  404828:	cmp	x0, #0x0
  40482c:	b.le	404870 <ferror@plt+0x2690>
  404830:	ldr	x0, [sp, #96]
  404834:	bl	401e80 <xmalloc@plt>
  404838:	str	x0, [sp, #136]
  40483c:	ldr	x0, [sp, #40]
  404840:	ldr	x0, [x0, #8]
  404844:	ldr	x2, [x0, #840]
  404848:	ldr	x1, [sp, #136]
  40484c:	ldr	x0, [sp, #40]
  404850:	blr	x2
  404854:	str	x0, [sp, #120]
  404858:	ldr	x0, [sp, #120]
  40485c:	cmp	x0, #0x0
  404860:	b.ge	404870 <ferror@plt+0x2690>  // b.tcont
  404864:	ldr	x0, [sp, #40]
  404868:	bl	4023a4 <ferror@plt+0x1c4>
  40486c:	bl	4063e0 <ferror@plt+0x4200>
  404870:	ldr	x0, [sp, #40]
  404874:	ldr	x0, [x0, #8]
  404878:	ldr	x6, [x0, #848]
  40487c:	add	x0, sp, #0x38
  404880:	mov	x5, x0
  404884:	ldr	x4, [sp, #136]
  404888:	ldr	x3, [sp, #120]
  40488c:	ldr	x2, [sp, #144]
  404890:	ldr	x1, [sp, #128]
  404894:	ldr	x0, [sp, #40]
  404898:	blr	x6
  40489c:	str	x0, [sp, #88]
  4048a0:	ldr	x0, [sp, #88]
  4048a4:	cmp	x0, #0x0
  4048a8:	b.le	404954 <ferror@plt+0x2774>
  4048ac:	ldr	x2, [sp, #80]
  4048b0:	ldr	x1, [sp, #152]
  4048b4:	ldr	x0, [sp, #88]
  4048b8:	add	x0, x1, x0
  4048bc:	add	x0, x0, #0x1
  4048c0:	lsl	x0, x0, #3
  4048c4:	mov	x1, x0
  4048c8:	mov	x0, x2
  4048cc:	bl	401e10 <xrealloc@plt>
  4048d0:	str	x0, [sp, #80]
  4048d4:	ldr	x1, [sp, #80]
  4048d8:	ldr	x0, [sp, #152]
  4048dc:	lsl	x0, x0, #3
  4048e0:	add	x0, x1, x0
  4048e4:	str	x0, [sp, #112]
  4048e8:	str	xzr, [sp, #104]
  4048ec:	b	40492c <ferror@plt+0x274c>
  4048f0:	ldr	x2, [sp, #56]
  4048f4:	ldr	x1, [sp, #104]
  4048f8:	mov	x0, x1
  4048fc:	lsl	x0, x0, #1
  404900:	add	x0, x0, x1
  404904:	lsl	x0, x0, #4
  404908:	mov	x3, x0
  40490c:	ldr	x0, [sp, #112]
  404910:	add	x1, x0, #0x8
  404914:	str	x1, [sp, #112]
  404918:	add	x1, x2, x3
  40491c:	str	x1, [x0]
  404920:	ldr	x0, [sp, #104]
  404924:	add	x0, x0, #0x1
  404928:	str	x0, [sp, #104]
  40492c:	ldr	x1, [sp, #104]
  404930:	ldr	x0, [sp, #88]
  404934:	cmp	x1, x0
  404938:	b.lt	4048f0 <ferror@plt+0x2710>  // b.tstop
  40493c:	ldr	x0, [sp, #112]
  404940:	str	xzr, [x0]
  404944:	ldr	x1, [sp, #152]
  404948:	ldr	x0, [sp, #88]
  40494c:	add	x0, x1, x0
  404950:	str	x0, [sp, #152]
  404954:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404958:	add	x0, x0, #0xc2c
  40495c:	ldr	w0, [x0]
  404960:	cmp	w0, #0x0
  404964:	b.ne	40497c <ferror@plt+0x279c>  // b.any
  404968:	ldr	x0, [sp, #136]
  40496c:	cmp	x0, #0x0
  404970:	b.eq	40497c <ferror@plt+0x279c>  // b.none
  404974:	ldr	x0, [sp, #136]
  404978:	bl	401fe0 <free@plt>
  40497c:	ldr	x0, [sp, #40]
  404980:	ldrb	w0, [x0, #77]
  404984:	and	w0, w0, #0xffffff80
  404988:	and	w0, w0, #0xff
  40498c:	cmp	w0, #0x0
  404990:	b.eq	4049c4 <ferror@plt+0x27e4>  // b.none
  404994:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404998:	add	x0, x0, #0x740
  40499c:	str	wzr, [x0]
  4049a0:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4049a4:	add	x0, x0, #0x590
  4049a8:	bl	4021a0 <gettext@plt>
  4049ac:	mov	x19, x0
  4049b0:	ldr	x0, [sp, #40]
  4049b4:	bl	4023a4 <ferror@plt+0x1c4>
  4049b8:	mov	x1, x0
  4049bc:	mov	x0, x19
  4049c0:	bl	40654c <ferror@plt+0x436c>
  4049c4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4049c8:	add	x0, x0, #0xc2c
  4049cc:	ldr	w0, [x0]
  4049d0:	ldr	x1, [sp, #80]
  4049d4:	ldr	w2, [sp, #76]
  4049d8:	mov	w4, w2
  4049dc:	ldr	x3, [sp, #152]
  4049e0:	mov	x2, x1
  4049e4:	mov	w1, w0
  4049e8:	ldr	x0, [sp, #40]
  4049ec:	bl	402c18 <ferror@plt+0xa38>
  4049f0:	str	x0, [sp, #152]
  4049f4:	str	xzr, [sp, #64]
  4049f8:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4049fc:	add	x0, x0, #0xc0c
  404a00:	ldr	w0, [x0]
  404a04:	cmp	w0, #0x0
  404a08:	b.ne	404b58 <ferror@plt+0x2978>  // b.any
  404a0c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404a10:	add	x0, x0, #0xc68
  404a14:	ldr	x1, [sp, #40]
  404a18:	str	x1, [x0]
  404a1c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404a20:	add	x0, x0, #0xc2c
  404a24:	ldr	w1, [x0]
  404a28:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404a2c:	add	x0, x0, #0xc70
  404a30:	str	w1, [x0]
  404a34:	ldr	x0, [sp, #40]
  404a38:	ldr	x0, [x0, #8]
  404a3c:	ldr	x1, [x0, #512]
  404a40:	ldr	x0, [sp, #40]
  404a44:	blr	x1
  404a48:	mov	x1, x0
  404a4c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404a50:	add	x0, x0, #0xc78
  404a54:	str	x1, [x0]
  404a58:	ldr	x0, [sp, #40]
  404a5c:	ldr	x0, [x0, #8]
  404a60:	ldr	x1, [x0, #512]
  404a64:	ldr	x0, [sp, #40]
  404a68:	blr	x1
  404a6c:	mov	x1, x0
  404a70:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404a74:	add	x0, x0, #0xc80
  404a78:	str	x1, [x0]
  404a7c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404a80:	add	x0, x0, #0xc78
  404a84:	ldr	x0, [x0]
  404a88:	cmp	x0, #0x0
  404a8c:	b.eq	404aa4 <ferror@plt+0x28c4>  // b.none
  404a90:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404a94:	add	x0, x0, #0xc80
  404a98:	ldr	x0, [x0]
  404a9c:	cmp	x0, #0x0
  404aa0:	b.ne	404ab0 <ferror@plt+0x28d0>  // b.any
  404aa4:	ldr	x0, [sp, #40]
  404aa8:	bl	4023a4 <ferror@plt+0x1c4>
  404aac:	bl	4063e0 <ferror@plt+0x4200>
  404ab0:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404ab4:	add	x0, x0, #0xc24
  404ab8:	ldr	w0, [x0]
  404abc:	cmp	w0, #0x0
  404ac0:	b.ne	404b20 <ferror@plt+0x2940>  // b.any
  404ac4:	ldr	x4, [sp, #80]
  404ac8:	ldr	x5, [sp, #152]
  404acc:	ldr	w0, [sp, #76]
  404ad0:	mov	w6, w0
  404ad4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404ad8:	add	x0, x0, #0xc20
  404adc:	ldr	w2, [x0]
  404ae0:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404ae4:	add	x0, x0, #0xc1c
  404ae8:	ldr	w1, [x0]
  404aec:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404af0:	add	x0, x0, #0x748
  404af4:	sxtw	x1, w1
  404af8:	sxtw	x2, w2
  404afc:	lsl	x2, x2, #1
  404b00:	add	x1, x2, x1
  404b04:	ldr	x0, [x0, x1, lsl #3]
  404b08:	mov	x3, x0
  404b0c:	mov	x2, x6
  404b10:	mov	x1, x5
  404b14:	mov	x0, x4
  404b18:	bl	401da0 <qsort@plt>
  404b1c:	b	404b58 <ferror@plt+0x2978>
  404b20:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404b24:	add	x0, x0, #0xc2c
  404b28:	ldr	w0, [x0]
  404b2c:	ldr	x1, [sp, #80]
  404b30:	ldr	w2, [sp, #76]
  404b34:	add	x3, sp, #0x40
  404b38:	mov	x5, x3
  404b3c:	mov	w4, w2
  404b40:	ldr	x3, [sp, #152]
  404b44:	mov	x2, x1
  404b48:	mov	w1, w0
  404b4c:	ldr	x0, [sp, #40]
  404b50:	bl	403824 <ferror@plt+0x1644>
  404b54:	str	x0, [sp, #152]
  404b58:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404b5c:	add	x0, x0, #0xc24
  404b60:	ldr	w0, [x0]
  404b64:	cmp	w0, #0x0
  404b68:	b.ne	404ba0 <ferror@plt+0x29c0>  // b.any
  404b6c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404b70:	add	x0, x0, #0xc2c
  404b74:	ldr	w0, [x0]
  404b78:	ldr	x1, [sp, #80]
  404b7c:	ldr	w2, [sp, #76]
  404b80:	ldr	x5, [sp, #32]
  404b84:	mov	w4, w2
  404b88:	ldr	x3, [sp, #152]
  404b8c:	mov	x2, x1
  404b90:	mov	w1, w0
  404b94:	ldr	x0, [sp, #40]
  404b98:	bl	404578 <ferror@plt+0x2398>
  404b9c:	b	404bc8 <ferror@plt+0x29e8>
  404ba0:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404ba4:	add	x0, x0, #0xc2c
  404ba8:	ldr	w0, [x0]
  404bac:	ldr	x1, [sp, #64]
  404bb0:	ldr	x4, [sp, #32]
  404bb4:	ldr	x3, [sp, #152]
  404bb8:	mov	x2, x1
  404bbc:	mov	w1, w0
  404bc0:	ldr	x0, [sp, #40]
  404bc4:	bl	404480 <ferror@plt+0x22a0>
  404bc8:	ldr	x0, [sp, #56]
  404bcc:	cmp	x0, #0x0
  404bd0:	b.eq	404bdc <ferror@plt+0x29fc>  // b.none
  404bd4:	ldr	x0, [sp, #56]
  404bd8:	bl	401fe0 <free@plt>
  404bdc:	ldr	x0, [sp, #80]
  404be0:	bl	401fe0 <free@plt>
  404be4:	ldr	x0, [sp, #64]
  404be8:	bl	401fe0 <free@plt>
  404bec:	ldr	x19, [sp, #16]
  404bf0:	ldp	x29, x30, [sp], #160
  404bf4:	ret
  404bf8:	stp	x29, x30, [sp, #-48]!
  404bfc:	mov	x29, sp
  404c00:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404c04:	add	x0, x0, #0xbf0
  404c08:	ldr	w0, [x0]
  404c0c:	cmp	w0, #0x2
  404c10:	b.ne	404c24 <ferror@plt+0x2a44>  // b.any
  404c14:	adrp	x0, 409000 <ferror@plt+0x6e20>
  404c18:	add	x0, x0, #0x600
  404c1c:	str	x0, [sp, #40]
  404c20:	b	404c54 <ferror@plt+0x2a74>
  404c24:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404c28:	add	x0, x0, #0xc4c
  404c2c:	ldr	w0, [x0]
  404c30:	cmp	w0, #0x20
  404c34:	b.ne	404c48 <ferror@plt+0x2a68>  // b.any
  404c38:	adrp	x0, 409000 <ferror@plt+0x6e20>
  404c3c:	add	x0, x0, #0x608
  404c40:	str	x0, [sp, #40]
  404c44:	b	404c54 <ferror@plt+0x2a74>
  404c48:	adrp	x0, 409000 <ferror@plt+0x6e20>
  404c4c:	add	x0, x0, #0x610
  404c50:	str	x0, [sp, #40]
  404c54:	adrp	x0, 409000 <ferror@plt+0x6e20>
  404c58:	add	x0, x0, #0x618
  404c5c:	str	x0, [sp, #24]
  404c60:	str	xzr, [sp, #32]
  404c64:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404c68:	add	x0, x0, #0x344
  404c6c:	ldr	w0, [x0]
  404c70:	cmp	w0, #0x10
  404c74:	b.eq	404cb4 <ferror@plt+0x2ad4>  // b.none
  404c78:	cmp	w0, #0x10
  404c7c:	b.gt	404cc4 <ferror@plt+0x2ae4>
  404c80:	cmp	w0, #0x8
  404c84:	b.eq	404c94 <ferror@plt+0x2ab4>  // b.none
  404c88:	cmp	w0, #0xa
  404c8c:	b.eq	404ca4 <ferror@plt+0x2ac4>  // b.none
  404c90:	b	404cc4 <ferror@plt+0x2ae4>
  404c94:	adrp	x0, 409000 <ferror@plt+0x6e20>
  404c98:	add	x0, x0, #0x620
  404c9c:	str	x0, [sp, #32]
  404ca0:	b	404cc4 <ferror@plt+0x2ae4>
  404ca4:	adrp	x0, 409000 <ferror@plt+0x6e20>
  404ca8:	add	x0, x0, #0x628
  404cac:	str	x0, [sp, #32]
  404cb0:	b	404cc4 <ferror@plt+0x2ae4>
  404cb4:	adrp	x0, 409000 <ferror@plt+0x6e20>
  404cb8:	add	x0, x0, #0x630
  404cbc:	str	x0, [sp, #32]
  404cc0:	nop
  404cc4:	mov	x4, #0x0                   	// #0
  404cc8:	ldr	x3, [sp, #32]
  404ccc:	ldr	x2, [sp, #24]
  404cd0:	ldr	x1, [sp, #40]
  404cd4:	adrp	x0, 409000 <ferror@plt+0x6e20>
  404cd8:	add	x0, x0, #0x638
  404cdc:	bl	401e20 <concat@plt>
  404ce0:	ldp	x29, x30, [sp], #48
  404ce4:	ret
  404ce8:	stp	x29, x30, [sp, #-32]!
  404cec:	mov	x29, sp
  404cf0:	str	x0, [sp, #24]
  404cf4:	ldr	x0, [sp, #24]
  404cf8:	bl	401eb0 <bfd_get_arch_size@plt>
  404cfc:	mov	w1, w0
  404d00:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404d04:	add	x0, x0, #0xc4c
  404d08:	str	w1, [x0]
  404d0c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404d10:	add	x0, x0, #0xc4c
  404d14:	ldr	w0, [x0]
  404d18:	cmn	w0, #0x1
  404d1c:	b.ne	404d8c <ferror@plt+0x2bac>  // b.any
  404d20:	ldr	x0, [sp, #24]
  404d24:	bl	402434 <ferror@plt+0x254>
  404d28:	mov	x2, x0
  404d2c:	adrp	x0, 409000 <ferror@plt+0x6e20>
  404d30:	add	x1, x0, #0x640
  404d34:	mov	x0, x2
  404d38:	bl	4020a0 <strstr@plt>
  404d3c:	cmp	x0, #0x0
  404d40:	b.ne	404d68 <ferror@plt+0x2b88>  // b.any
  404d44:	ldr	x0, [sp, #24]
  404d48:	bl	402434 <ferror@plt+0x254>
  404d4c:	mov	x2, x0
  404d50:	adrp	x0, 409000 <ferror@plt+0x6e20>
  404d54:	add	x1, x0, #0x648
  404d58:	mov	x0, x2
  404d5c:	bl	401fa0 <strcmp@plt>
  404d60:	cmp	w0, #0x0
  404d64:	b.ne	404d7c <ferror@plt+0x2b9c>  // b.any
  404d68:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404d6c:	add	x0, x0, #0xc4c
  404d70:	mov	w1, #0x40                  	// #64
  404d74:	str	w1, [x0]
  404d78:	b	404d8c <ferror@plt+0x2bac>
  404d7c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404d80:	add	x0, x0, #0xc4c
  404d84:	mov	w1, #0x20                  	// #32
  404d88:	str	w1, [x0]
  404d8c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404d90:	add	x0, x0, #0xbf8
  404d94:	ldr	x0, [x0]
  404d98:	bl	401fe0 <free@plt>
  404d9c:	bl	404bf8 <ferror@plt+0x2a18>
  404da0:	mov	x1, x0
  404da4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404da8:	add	x0, x0, #0xbf8
  404dac:	str	x1, [x0]
  404db0:	nop
  404db4:	ldp	x29, x30, [sp], #32
  404db8:	ret
  404dbc:	stp	x29, x30, [sp, #-80]!
  404dc0:	mov	x29, sp
  404dc4:	stp	x19, x20, [sp, #16]
  404dc8:	str	x0, [sp, #40]
  404dcc:	str	xzr, [sp, #72]
  404dd0:	str	xzr, [sp, #64]
  404dd4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404dd8:	add	x0, x0, #0x338
  404ddc:	ldr	x0, [x0]
  404de0:	ldr	x19, [x0, #8]
  404de4:	ldr	x0, [sp, #40]
  404de8:	bl	4023a4 <ferror@plt+0x1c4>
  404dec:	blr	x19
  404df0:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404df4:	add	x0, x0, #0xc14
  404df8:	ldr	w0, [x0]
  404dfc:	cmp	w0, #0x0
  404e00:	b.eq	404e0c <ferror@plt+0x2c2c>  // b.none
  404e04:	ldr	x0, [sp, #40]
  404e08:	bl	402b14 <ferror@plt+0x934>
  404e0c:	ldr	x1, [sp, #72]
  404e10:	ldr	x0, [sp, #40]
  404e14:	bl	4020f0 <bfd_openr_next_archived_file@plt>
  404e18:	str	x0, [sp, #72]
  404e1c:	ldr	x0, [sp, #72]
  404e20:	cmp	x0, #0x0
  404e24:	b.ne	404e40 <ferror@plt+0x2c60>  // b.any
  404e28:	bl	401e60 <bfd_get_error@plt>
  404e2c:	cmp	w0, #0x9
  404e30:	b.eq	404f14 <ferror@plt+0x2d34>  // b.none
  404e34:	ldr	x0, [sp, #40]
  404e38:	bl	4023a4 <ferror@plt+0x1c4>
  404e3c:	bl	4063e0 <ferror@plt+0x4200>
  404e40:	add	x0, sp, #0x38
  404e44:	mov	x2, x0
  404e48:	mov	w1, #0x1                   	// #1
  404e4c:	ldr	x0, [sp, #72]
  404e50:	bl	402090 <bfd_check_format_matches@plt>
  404e54:	cmp	w0, #0x0
  404e58:	b.eq	404ea4 <ferror@plt+0x2cc4>  // b.none
  404e5c:	ldr	x0, [sp, #72]
  404e60:	bl	404ce8 <ferror@plt+0x2b08>
  404e64:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404e68:	add	x0, x0, #0x338
  404e6c:	ldr	x0, [x0]
  404e70:	ldr	x19, [x0, #16]
  404e74:	ldr	x0, [sp, #40]
  404e78:	bl	4023a4 <ferror@plt+0x1c4>
  404e7c:	mov	x20, x0
  404e80:	ldr	x0, [sp, #72]
  404e84:	bl	4023a4 <ferror@plt+0x1c4>
  404e88:	mov	x1, x0
  404e8c:	mov	x0, x20
  404e90:	blr	x19
  404e94:	ldr	x1, [sp, #40]
  404e98:	ldr	x0, [sp, #72]
  404e9c:	bl	404670 <ferror@plt+0x2490>
  404ea0:	b	404ecc <ferror@plt+0x2cec>
  404ea4:	ldr	x0, [sp, #72]
  404ea8:	bl	4023a4 <ferror@plt+0x1c4>
  404eac:	bl	406118 <ferror@plt+0x3f38>
  404eb0:	bl	401e60 <bfd_get_error@plt>
  404eb4:	cmp	w0, #0xd
  404eb8:	b.ne	404ecc <ferror@plt+0x2cec>  // b.any
  404ebc:	ldr	x0, [sp, #56]
  404ec0:	bl	406650 <ferror@plt+0x4470>
  404ec4:	ldr	x0, [sp, #56]
  404ec8:	bl	401fe0 <free@plt>
  404ecc:	ldr	x0, [sp, #64]
  404ed0:	cmp	x0, #0x0
  404ed4:	b.eq	404f08 <ferror@plt+0x2d28>  // b.none
  404ed8:	ldr	x0, [sp, #64]
  404edc:	bl	402080 <bfd_close@plt>
  404ee0:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404ee4:	add	x0, x0, #0xc58
  404ee8:	str	xzr, [x0]
  404eec:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404ef0:	add	x0, x0, #0xc60
  404ef4:	str	xzr, [x0]
  404ef8:	ldr	x1, [sp, #72]
  404efc:	ldr	x0, [sp, #64]
  404f00:	cmp	x1, x0
  404f04:	b.eq	404f48 <ferror@plt+0x2d68>  // b.none
  404f08:	ldr	x0, [sp, #72]
  404f0c:	str	x0, [sp, #64]
  404f10:	b	404e0c <ferror@plt+0x2c2c>
  404f14:	nop
  404f18:	ldr	x0, [sp, #64]
  404f1c:	cmp	x0, #0x0
  404f20:	b.eq	404f4c <ferror@plt+0x2d6c>  // b.none
  404f24:	ldr	x0, [sp, #64]
  404f28:	bl	402080 <bfd_close@plt>
  404f2c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404f30:	add	x0, x0, #0xc58
  404f34:	str	xzr, [x0]
  404f38:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404f3c:	add	x0, x0, #0xc60
  404f40:	str	xzr, [x0]
  404f44:	b	404f4c <ferror@plt+0x2d6c>
  404f48:	nop
  404f4c:	ldp	x19, x20, [sp, #16]
  404f50:	ldp	x29, x30, [sp], #80
  404f54:	ret
  404f58:	stp	x29, x30, [sp, #-64]!
  404f5c:	mov	x29, sp
  404f60:	str	x0, [sp, #24]
  404f64:	mov	w0, #0x1                   	// #1
  404f68:	str	w0, [sp, #60]
  404f6c:	ldr	x0, [sp, #24]
  404f70:	bl	4073d4 <ferror@plt+0x51f4>
  404f74:	cmp	x0, #0x0
  404f78:	b.gt	404f84 <ferror@plt+0x2da4>
  404f7c:	mov	w0, #0x0                   	// #0
  404f80:	b	4050d0 <ferror@plt+0x2ef0>
  404f84:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404f88:	add	x0, x0, #0xc50
  404f8c:	ldr	x0, [x0]
  404f90:	cmp	x0, #0x0
  404f94:	b.eq	404fa8 <ferror@plt+0x2dc8>  // b.none
  404f98:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404f9c:	add	x0, x0, #0xc50
  404fa0:	ldr	x0, [x0]
  404fa4:	b	404fb4 <ferror@plt+0x2dd4>
  404fa8:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404fac:	add	x0, x0, #0x358
  404fb0:	ldr	x0, [x0]
  404fb4:	mov	x1, x0
  404fb8:	ldr	x0, [sp, #24]
  404fbc:	bl	401dd0 <bfd_openr@plt>
  404fc0:	str	x0, [sp, #48]
  404fc4:	ldr	x0, [sp, #48]
  404fc8:	cmp	x0, #0x0
  404fcc:	b.ne	404fe0 <ferror@plt+0x2e00>  // b.any
  404fd0:	ldr	x0, [sp, #24]
  404fd4:	bl	406118 <ferror@plt+0x3f38>
  404fd8:	mov	w0, #0x0                   	// #0
  404fdc:	b	4050d0 <ferror@plt+0x2ef0>
  404fe0:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  404fe4:	add	x0, x0, #0xc38
  404fe8:	ldr	w0, [x0]
  404fec:	cmp	w0, #0x0
  404ff0:	b.eq	405008 <ferror@plt+0x2e28>  // b.none
  404ff4:	ldr	x0, [sp, #48]
  404ff8:	ldr	w0, [x0, #72]
  404ffc:	orr	w1, w0, #0x8000
  405000:	ldr	x0, [sp, #48]
  405004:	str	w1, [x0, #72]
  405008:	mov	w1, #0x2                   	// #2
  40500c:	ldr	x0, [sp, #48]
  405010:	bl	4020e0 <bfd_check_format@plt>
  405014:	cmp	w0, #0x0
  405018:	b.eq	405028 <ferror@plt+0x2e48>  // b.none
  40501c:	ldr	x0, [sp, #48]
  405020:	bl	404dbc <ferror@plt+0x2bdc>
  405024:	b	40509c <ferror@plt+0x2ebc>
  405028:	add	x0, sp, #0x28
  40502c:	mov	x2, x0
  405030:	mov	w1, #0x1                   	// #1
  405034:	ldr	x0, [sp, #48]
  405038:	bl	402090 <bfd_check_format_matches@plt>
  40503c:	cmp	w0, #0x0
  405040:	b.eq	405074 <ferror@plt+0x2e94>  // b.none
  405044:	ldr	x0, [sp, #48]
  405048:	bl	404ce8 <ferror@plt+0x2b08>
  40504c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405050:	add	x0, x0, #0x338
  405054:	ldr	x0, [x0]
  405058:	ldr	x1, [x0]
  40505c:	ldr	x0, [sp, #24]
  405060:	blr	x1
  405064:	mov	x1, #0x0                   	// #0
  405068:	ldr	x0, [sp, #48]
  40506c:	bl	404670 <ferror@plt+0x2490>
  405070:	b	40509c <ferror@plt+0x2ebc>
  405074:	ldr	x0, [sp, #24]
  405078:	bl	406118 <ferror@plt+0x3f38>
  40507c:	bl	401e60 <bfd_get_error@plt>
  405080:	cmp	w0, #0xd
  405084:	b.ne	405098 <ferror@plt+0x2eb8>  // b.any
  405088:	ldr	x0, [sp, #40]
  40508c:	bl	406650 <ferror@plt+0x4470>
  405090:	ldr	x0, [sp, #40]
  405094:	bl	401fe0 <free@plt>
  405098:	str	wzr, [sp, #60]
  40509c:	ldr	x0, [sp, #48]
  4050a0:	bl	402080 <bfd_close@plt>
  4050a4:	cmp	w0, #0x0
  4050a8:	b.ne	4050b4 <ferror@plt+0x2ed4>  // b.any
  4050ac:	ldr	x0, [sp, #24]
  4050b0:	bl	4063e0 <ferror@plt+0x4200>
  4050b4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4050b8:	add	x0, x0, #0xc58
  4050bc:	str	xzr, [x0]
  4050c0:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4050c4:	add	x0, x0, #0xc60
  4050c8:	str	xzr, [x0]
  4050cc:	ldr	w0, [sp, #60]
  4050d0:	ldp	x29, x30, [sp], #64
  4050d4:	ret
  4050d8:	stp	x29, x30, [sp, #-32]!
  4050dc:	mov	x29, sp
  4050e0:	str	x0, [sp, #24]
  4050e4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4050e8:	add	x0, x0, #0xc44
  4050ec:	ldr	w0, [x0]
  4050f0:	cmp	w0, #0x0
  4050f4:	b.eq	40511c <ferror@plt+0x2f3c>  // b.none
  4050f8:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4050fc:	add	x0, x0, #0xc48
  405100:	ldr	w0, [x0]
  405104:	cmp	w0, #0x0
  405108:	b.ne	40511c <ferror@plt+0x2f3c>  // b.any
  40510c:	ldr	x1, [sp, #24]
  405110:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405114:	add	x0, x0, #0x650
  405118:	bl	402120 <printf@plt>
  40511c:	nop
  405120:	ldp	x29, x30, [sp], #32
  405124:	ret
  405128:	stp	x29, x30, [sp, #-32]!
  40512c:	mov	x29, sp
  405130:	str	x0, [sp, #24]
  405134:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405138:	add	x0, x0, #0xc28
  40513c:	ldr	w0, [x0]
  405140:	cmp	w0, #0x0
  405144:	b.eq	405160 <ferror@plt+0x2f80>  // b.none
  405148:	adrp	x0, 409000 <ferror@plt+0x6e20>
  40514c:	add	x0, x0, #0x658
  405150:	bl	4021a0 <gettext@plt>
  405154:	ldr	x1, [sp, #24]
  405158:	bl	402120 <printf@plt>
  40515c:	b	405174 <ferror@plt+0x2f94>
  405160:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405164:	add	x0, x0, #0x678
  405168:	bl	4021a0 <gettext@plt>
  40516c:	ldr	x1, [sp, #24]
  405170:	bl	402120 <printf@plt>
  405174:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405178:	add	x0, x0, #0xc4c
  40517c:	ldr	w0, [x0]
  405180:	cmp	w0, #0x20
  405184:	b.ne	40519c <ferror@plt+0x2fbc>  // b.any
  405188:	adrp	x0, 409000 <ferror@plt+0x6e20>
  40518c:	add	x0, x0, #0x690
  405190:	bl	4021a0 <gettext@plt>
  405194:	bl	402120 <printf@plt>
  405198:	b	4051ac <ferror@plt+0x2fcc>
  40519c:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4051a0:	add	x0, x0, #0x6e8
  4051a4:	bl	4021a0 <gettext@plt>
  4051a8:	bl	402120 <printf@plt>
  4051ac:	nop
  4051b0:	ldp	x29, x30, [sp], #32
  4051b4:	ret
  4051b8:	stp	x29, x30, [sp, #-32]!
  4051bc:	mov	x29, sp
  4051c0:	str	x0, [sp, #24]
  4051c4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4051c8:	add	x0, x0, #0xc44
  4051cc:	ldr	w0, [x0]
  4051d0:	cmp	w0, #0x0
  4051d4:	b.eq	4051fc <ferror@plt+0x301c>  // b.none
  4051d8:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4051dc:	add	x0, x0, #0xc48
  4051e0:	ldr	w0, [x0]
  4051e4:	cmp	w0, #0x0
  4051e8:	b.ne	4051fc <ferror@plt+0x301c>  // b.any
  4051ec:	ldr	x1, [sp, #24]
  4051f0:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4051f4:	add	x0, x0, #0x750
  4051f8:	bl	402120 <printf@plt>
  4051fc:	nop
  405200:	ldp	x29, x30, [sp], #32
  405204:	ret
  405208:	stp	x29, x30, [sp, #-32]!
  40520c:	mov	x29, sp
  405210:	str	x0, [sp, #24]
  405214:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405218:	add	x0, x0, #0xc44
  40521c:	ldr	w0, [x0]
  405220:	cmp	w0, #0x0
  405224:	b.eq	405238 <ferror@plt+0x3058>  // b.none
  405228:	ldr	x1, [sp, #24]
  40522c:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405230:	add	x0, x0, #0x650
  405234:	bl	402120 <printf@plt>
  405238:	nop
  40523c:	ldp	x29, x30, [sp], #32
  405240:	ret
  405244:	sub	sp, sp, #0x10
  405248:	str	x0, [sp, #8]
  40524c:	nop
  405250:	add	sp, sp, #0x10
  405254:	ret
  405258:	sub	sp, sp, #0x10
  40525c:	str	x0, [sp, #8]
  405260:	nop
  405264:	add	sp, sp, #0x10
  405268:	ret
  40526c:	stp	x29, x30, [sp, #-32]!
  405270:	mov	x29, sp
  405274:	str	x0, [sp, #24]
  405278:	str	x1, [sp, #16]
  40527c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405280:	add	x0, x0, #0xc48
  405284:	ldr	w0, [x0]
  405288:	cmp	w0, #0x0
  40528c:	b.ne	4052a0 <ferror@plt+0x30c0>  // b.any
  405290:	ldr	x1, [sp, #16]
  405294:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405298:	add	x0, x0, #0x650
  40529c:	bl	402120 <printf@plt>
  4052a0:	nop
  4052a4:	ldp	x29, x30, [sp], #32
  4052a8:	ret
  4052ac:	stp	x29, x30, [sp, #-32]!
  4052b0:	mov	x29, sp
  4052b4:	str	x0, [sp, #24]
  4052b8:	str	x1, [sp, #16]
  4052bc:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4052c0:	add	x0, x0, #0xc28
  4052c4:	ldr	w0, [x0]
  4052c8:	cmp	w0, #0x0
  4052cc:	b.eq	4052ec <ferror@plt+0x310c>  // b.none
  4052d0:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4052d4:	add	x0, x0, #0x758
  4052d8:	bl	4021a0 <gettext@plt>
  4052dc:	ldr	x2, [sp, #16]
  4052e0:	ldr	x1, [sp, #24]
  4052e4:	bl	402120 <printf@plt>
  4052e8:	b	405304 <ferror@plt+0x3124>
  4052ec:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4052f0:	add	x0, x0, #0x780
  4052f4:	bl	4021a0 <gettext@plt>
  4052f8:	ldr	x2, [sp, #16]
  4052fc:	ldr	x1, [sp, #24]
  405300:	bl	402120 <printf@plt>
  405304:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405308:	add	x0, x0, #0xc4c
  40530c:	ldr	w0, [x0]
  405310:	cmp	w0, #0x20
  405314:	b.ne	40532c <ferror@plt+0x314c>  // b.any
  405318:	adrp	x0, 409000 <ferror@plt+0x6e20>
  40531c:	add	x0, x0, #0x690
  405320:	bl	4021a0 <gettext@plt>
  405324:	bl	402120 <printf@plt>
  405328:	b	40533c <ferror@plt+0x315c>
  40532c:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405330:	add	x0, x0, #0x6e8
  405334:	bl	4021a0 <gettext@plt>
  405338:	bl	402120 <printf@plt>
  40533c:	nop
  405340:	ldp	x29, x30, [sp], #32
  405344:	ret
  405348:	stp	x29, x30, [sp, #-32]!
  40534c:	mov	x29, sp
  405350:	str	x0, [sp, #24]
  405354:	str	x1, [sp, #16]
  405358:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  40535c:	add	x0, x0, #0xc48
  405360:	ldr	w0, [x0]
  405364:	cmp	w0, #0x0
  405368:	b.ne	405380 <ferror@plt+0x31a0>  // b.any
  40536c:	ldr	x2, [sp, #16]
  405370:	ldr	x1, [sp, #24]
  405374:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405378:	add	x0, x0, #0x7a0
  40537c:	bl	402120 <printf@plt>
  405380:	nop
  405384:	ldp	x29, x30, [sp], #32
  405388:	ret
  40538c:	stp	x29, x30, [sp, #-32]!
  405390:	mov	x29, sp
  405394:	str	x0, [sp, #24]
  405398:	str	x1, [sp, #16]
  40539c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4053a0:	add	x0, x0, #0xc48
  4053a4:	ldr	w0, [x0]
  4053a8:	cmp	w0, #0x0
  4053ac:	b.eq	4053ec <ferror@plt+0x320c>  // b.none
  4053b0:	ldr	x0, [sp, #24]
  4053b4:	cmp	x0, #0x0
  4053b8:	b.eq	4053d4 <ferror@plt+0x31f4>  // b.none
  4053bc:	ldr	x0, [sp, #24]
  4053c0:	bl	4023a4 <ferror@plt+0x1c4>
  4053c4:	mov	x1, x0
  4053c8:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4053cc:	add	x0, x0, #0x7b0
  4053d0:	bl	402120 <printf@plt>
  4053d4:	ldr	x0, [sp, #16]
  4053d8:	bl	4023a4 <ferror@plt+0x1c4>
  4053dc:	mov	x1, x0
  4053e0:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4053e4:	add	x0, x0, #0x7b0
  4053e8:	bl	402120 <printf@plt>
  4053ec:	nop
  4053f0:	ldp	x29, x30, [sp], #32
  4053f4:	ret
  4053f8:	stp	x29, x30, [sp, #-32]!
  4053fc:	mov	x29, sp
  405400:	str	x0, [sp, #24]
  405404:	str	x1, [sp, #16]
  405408:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  40540c:	add	x0, x0, #0xc48
  405410:	ldr	w0, [x0]
  405414:	cmp	w0, #0x0
  405418:	b.eq	405458 <ferror@plt+0x3278>  // b.none
  40541c:	ldr	x0, [sp, #24]
  405420:	cmp	x0, #0x0
  405424:	b.eq	405440 <ferror@plt+0x3260>  // b.none
  405428:	ldr	x0, [sp, #24]
  40542c:	bl	4023a4 <ferror@plt+0x1c4>
  405430:	mov	x1, x0
  405434:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405438:	add	x0, x0, #0x7b0
  40543c:	bl	402120 <printf@plt>
  405440:	ldr	x0, [sp, #16]
  405444:	bl	4023a4 <ferror@plt+0x1c4>
  405448:	mov	x1, x0
  40544c:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405450:	add	x0, x0, #0x7b0
  405454:	bl	402120 <printf@plt>
  405458:	nop
  40545c:	ldp	x29, x30, [sp], #32
  405460:	ret
  405464:	stp	x29, x30, [sp, #-48]!
  405468:	mov	x29, sp
  40546c:	str	x19, [sp, #16]
  405470:	str	x0, [sp, #40]
  405474:	str	x1, [sp, #32]
  405478:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  40547c:	add	x0, x0, #0xc48
  405480:	ldr	w0, [x0]
  405484:	cmp	w0, #0x0
  405488:	b.eq	4054dc <ferror@plt+0x32fc>  // b.none
  40548c:	ldr	x0, [sp, #40]
  405490:	cmp	x0, #0x0
  405494:	b.eq	4054c4 <ferror@plt+0x32e4>  // b.none
  405498:	ldr	x0, [sp, #40]
  40549c:	bl	4023a4 <ferror@plt+0x1c4>
  4054a0:	mov	x19, x0
  4054a4:	ldr	x0, [sp, #32]
  4054a8:	bl	4023a4 <ferror@plt+0x1c4>
  4054ac:	mov	x2, x0
  4054b0:	mov	x1, x19
  4054b4:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4054b8:	add	x0, x0, #0x7b8
  4054bc:	bl	402120 <printf@plt>
  4054c0:	b	4054dc <ferror@plt+0x32fc>
  4054c4:	ldr	x0, [sp, #32]
  4054c8:	bl	4023a4 <ferror@plt+0x1c4>
  4054cc:	mov	x1, x0
  4054d0:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4054d4:	add	x0, x0, #0x7c8
  4054d8:	bl	402120 <printf@plt>
  4054dc:	nop
  4054e0:	ldr	x19, [sp, #16]
  4054e4:	ldp	x29, x30, [sp], #48
  4054e8:	ret
  4054ec:	stp	x29, x30, [sp, #-32]!
  4054f0:	mov	x29, sp
  4054f4:	str	x0, [sp, #24]
  4054f8:	str	x1, [sp, #16]
  4054fc:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405500:	add	x0, x0, #0xc4c
  405504:	ldr	w0, [x0]
  405508:	cmp	w0, #0x20
  40550c:	b.eq	40551c <ferror@plt+0x333c>  // b.none
  405510:	cmp	w0, #0x40
  405514:	b.eq	405534 <ferror@plt+0x3354>  // b.none
  405518:	b	40554c <ferror@plt+0x336c>
  40551c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405520:	add	x0, x0, #0xbf8
  405524:	ldr	x0, [x0]
  405528:	ldr	x1, [sp, #16]
  40552c:	bl	402120 <printf@plt>
  405530:	b	405574 <ferror@plt+0x3394>
  405534:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405538:	add	x0, x0, #0xbf8
  40553c:	ldr	x0, [x0]
  405540:	ldr	x1, [sp, #16]
  405544:	bl	402120 <printf@plt>
  405548:	b	405574 <ferror@plt+0x3394>
  40554c:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405550:	add	x0, x0, #0x7d0
  405554:	bl	4021a0 <gettext@plt>
  405558:	mov	x2, x0
  40555c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405560:	add	x0, x0, #0xc4c
  405564:	ldr	w0, [x0]
  405568:	mov	w1, w0
  40556c:	mov	x0, x2
  405570:	bl	4064ac <ferror@plt+0x42cc>
  405574:	nop
  405578:	ldp	x29, x30, [sp], #32
  40557c:	ret
  405580:	stp	x29, x30, [sp, #-32]!
  405584:	mov	x29, sp
  405588:	str	x0, [sp, #24]
  40558c:	str	x1, [sp, #16]
  405590:	ldr	x0, [sp, #24]
  405594:	ldr	x0, [x0]
  405598:	ldrb	w0, [x0, #8]
  40559c:	bl	401d40 <bfd_is_undefined_symclass@plt>
  4055a0:	cmp	w0, #0x0
  4055a4:	b.eq	4055d8 <ferror@plt+0x33f8>  // b.none
  4055a8:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4055ac:	add	x0, x0, #0xc4c
  4055b0:	ldr	w0, [x0]
  4055b4:	cmp	w0, #0x40
  4055b8:	b.ne	4055c8 <ferror@plt+0x33e8>  // b.any
  4055bc:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4055c0:	add	x0, x0, #0x800
  4055c4:	bl	402120 <printf@plt>
  4055c8:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4055cc:	add	x0, x0, #0x800
  4055d0:	bl	402120 <printf@plt>
  4055d4:	b	4056e8 <ferror@plt+0x3508>
  4055d8:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4055dc:	add	x0, x0, #0xc24
  4055e0:	ldr	w0, [x0]
  4055e4:	cmp	w0, #0x0
  4055e8:	b.eq	405638 <ferror@plt+0x3458>  // b.none
  4055ec:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4055f0:	add	x0, x0, #0xc18
  4055f4:	ldr	w0, [x0]
  4055f8:	cmp	w0, #0x0
  4055fc:	b.ne	405638 <ferror@plt+0x3458>  // b.any
  405600:	ldr	x0, [sp, #24]
  405604:	ldr	x0, [x0, #16]
  405608:	cmp	x0, #0x0
  40560c:	b.eq	405620 <ferror@plt+0x3440>  // b.none
  405610:	ldr	x0, [sp, #24]
  405614:	ldr	x0, [x0, #16]
  405618:	ldr	x0, [x0, #56]
  40561c:	b	405628 <ferror@plt+0x3448>
  405620:	ldr	x0, [sp, #24]
  405624:	ldr	x0, [x0, #8]
  405628:	mov	x1, x0
  40562c:	ldr	x0, [sp, #16]
  405630:	bl	4054ec <ferror@plt+0x330c>
  405634:	b	405650 <ferror@plt+0x3470>
  405638:	ldr	x0, [sp, #24]
  40563c:	ldr	x0, [x0]
  405640:	ldr	x0, [x0]
  405644:	mov	x1, x0
  405648:	ldr	x0, [sp, #16]
  40564c:	bl	4054ec <ferror@plt+0x330c>
  405650:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405654:	add	x0, x0, #0xc18
  405658:	ldr	w0, [x0]
  40565c:	cmp	w0, #0x0
  405660:	b.eq	4056e8 <ferror@plt+0x3508>  // b.none
  405664:	ldr	x0, [sp, #24]
  405668:	ldr	x0, [x0, #16]
  40566c:	cmp	x0, #0x0
  405670:	b.eq	405690 <ferror@plt+0x34b0>  // b.none
  405674:	ldr	x0, [sp, #24]
  405678:	ldr	x0, [x0, #16]
  40567c:	ldr	x0, [x0, #56]
  405680:	cmp	x0, #0x0
  405684:	cset	w0, ne  // ne = any
  405688:	and	w0, w0, #0xff
  40568c:	b	4056a4 <ferror@plt+0x34c4>
  405690:	ldr	x0, [sp, #24]
  405694:	ldr	x0, [x0, #8]
  405698:	cmp	x0, #0x0
  40569c:	cset	w0, ne  // ne = any
  4056a0:	and	w0, w0, #0xff
  4056a4:	cmp	w0, #0x0
  4056a8:	b.eq	4056e8 <ferror@plt+0x3508>  // b.none
  4056ac:	mov	w0, #0x20                  	// #32
  4056b0:	bl	402170 <putchar@plt>
  4056b4:	ldr	x0, [sp, #24]
  4056b8:	ldr	x0, [x0, #16]
  4056bc:	cmp	x0, #0x0
  4056c0:	b.eq	4056d4 <ferror@plt+0x34f4>  // b.none
  4056c4:	ldr	x0, [sp, #24]
  4056c8:	ldr	x0, [x0, #16]
  4056cc:	ldr	x0, [x0, #56]
  4056d0:	b	4056dc <ferror@plt+0x34fc>
  4056d4:	ldr	x0, [sp, #24]
  4056d8:	ldr	x0, [x0, #8]
  4056dc:	mov	x1, x0
  4056e0:	ldr	x0, [sp, #16]
  4056e4:	bl	4054ec <ferror@plt+0x330c>
  4056e8:	ldr	x0, [sp, #24]
  4056ec:	ldr	x0, [x0]
  4056f0:	ldrb	w0, [x0, #8]
  4056f4:	mov	w1, w0
  4056f8:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4056fc:	add	x0, x0, #0x810
  405700:	bl	402120 <printf@plt>
  405704:	ldr	x0, [sp, #24]
  405708:	ldr	x0, [x0]
  40570c:	ldrb	w0, [x0, #8]
  405710:	cmp	w0, #0x2d
  405714:	b.ne	40577c <ferror@plt+0x359c>  // b.any
  405718:	mov	w0, #0x20                  	// #32
  40571c:	bl	402170 <putchar@plt>
  405720:	ldr	x0, [sp, #24]
  405724:	ldr	x0, [x0]
  405728:	ldrb	w0, [x0, #25]
  40572c:	mov	w1, w0
  405730:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405734:	add	x0, x0, #0x348
  405738:	bl	402120 <printf@plt>
  40573c:	mov	w0, #0x20                  	// #32
  405740:	bl	402170 <putchar@plt>
  405744:	ldr	x0, [sp, #24]
  405748:	ldr	x0, [x0]
  40574c:	ldrsh	w0, [x0, #26]
  405750:	mov	w1, w0
  405754:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405758:	add	x0, x0, #0x350
  40575c:	bl	402120 <printf@plt>
  405760:	ldr	x0, [sp, #24]
  405764:	ldr	x0, [x0]
  405768:	ldr	x0, [x0, #32]
  40576c:	mov	x1, x0
  405770:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405774:	add	x0, x0, #0x818
  405778:	bl	402120 <printf@plt>
  40577c:	ldr	x0, [sp, #24]
  405780:	ldr	x0, [x0]
  405784:	ldr	x0, [x0, #16]
  405788:	ldr	x2, [sp, #16]
  40578c:	mov	x1, x0
  405790:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405794:	add	x0, x0, #0x820
  405798:	bl	402a84 <ferror@plt+0x8a4>
  40579c:	nop
  4057a0:	ldp	x29, x30, [sp], #32
  4057a4:	ret
  4057a8:	stp	x29, x30, [sp, #-32]!
  4057ac:	mov	x29, sp
  4057b0:	str	x0, [sp, #24]
  4057b4:	str	x1, [sp, #16]
  4057b8:	ldr	x0, [sp, #24]
  4057bc:	ldr	x0, [x0]
  4057c0:	ldr	x0, [x0, #16]
  4057c4:	ldr	x2, [sp, #16]
  4057c8:	mov	x1, x0
  4057cc:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4057d0:	add	x0, x0, #0x828
  4057d4:	bl	402a84 <ferror@plt+0x8a4>
  4057d8:	ldr	x0, [sp, #24]
  4057dc:	ldr	x0, [x0]
  4057e0:	ldrb	w0, [x0, #8]
  4057e4:	bl	401d40 <bfd_is_undefined_symclass@plt>
  4057e8:	cmp	w0, #0x0
  4057ec:	b.eq	405824 <ferror@plt+0x3644>  // b.none
  4057f0:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4057f4:	add	x0, x0, #0xc4c
  4057f8:	ldr	w0, [x0]
  4057fc:	cmp	w0, #0x20
  405800:	b.ne	405814 <ferror@plt+0x3634>  // b.any
  405804:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405808:	add	x0, x0, #0x800
  40580c:	bl	402120 <printf@plt>
  405810:	b	40583c <ferror@plt+0x365c>
  405814:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405818:	add	x0, x0, #0x830
  40581c:	bl	402120 <printf@plt>
  405820:	b	40583c <ferror@plt+0x365c>
  405824:	ldr	x0, [sp, #24]
  405828:	ldr	x0, [x0]
  40582c:	ldr	x0, [x0]
  405830:	mov	x1, x0
  405834:	ldr	x0, [sp, #16]
  405838:	bl	4054ec <ferror@plt+0x330c>
  40583c:	ldr	x0, [sp, #24]
  405840:	ldr	x0, [x0]
  405844:	ldrb	w0, [x0, #8]
  405848:	mov	w1, w0
  40584c:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405850:	add	x0, x0, #0x848
  405854:	bl	402120 <printf@plt>
  405858:	ldr	x0, [sp, #24]
  40585c:	ldr	x0, [x0]
  405860:	ldrb	w0, [x0, #8]
  405864:	cmp	w0, #0x2d
  405868:	b.ne	4058b4 <ferror@plt+0x36d4>  // b.any
  40586c:	ldr	x0, [sp, #24]
  405870:	ldr	x0, [x0]
  405874:	ldr	x0, [x0, #32]
  405878:	mov	x1, x0
  40587c:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405880:	add	x0, x0, #0x858
  405884:	bl	402120 <printf@plt>
  405888:	ldr	x0, [sp, #24]
  40588c:	ldr	x0, [x0]
  405890:	ldrsh	w0, [x0, #26]
  405894:	mov	w1, w0
  405898:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  40589c:	add	x0, x0, #0x350
  4058a0:	bl	402120 <printf@plt>
  4058a4:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4058a8:	add	x0, x0, #0x860
  4058ac:	bl	402120 <printf@plt>
  4058b0:	b	405a54 <ferror@plt+0x3874>
  4058b4:	ldr	x0, [sp, #24]
  4058b8:	ldr	x0, [x0, #16]
  4058bc:	cmp	x0, #0x0
  4058c0:	b.eq	4058ec <ferror@plt+0x370c>  // b.none
  4058c4:	ldr	x0, [sp, #24]
  4058c8:	ldr	x0, [x0, #16]
  4058cc:	ldrb	w0, [x0, #72]
  4058d0:	and	w0, w0, #0xf
  4058d4:	bl	402750 <ferror@plt+0x570>
  4058d8:	mov	x1, x0
  4058dc:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4058e0:	add	x0, x0, #0x868
  4058e4:	bl	402120 <printf@plt>
  4058e8:	b	405930 <ferror@plt+0x3750>
  4058ec:	ldr	x0, [sp, #24]
  4058f0:	ldr	x0, [x0, #24]
  4058f4:	cmp	x0, #0x0
  4058f8:	b.eq	405924 <ferror@plt+0x3744>  // b.none
  4058fc:	ldr	x0, [sp, #24]
  405900:	ldr	x0, [x0, #24]
  405904:	ldr	x0, [x0, #48]
  405908:	add	x0, x0, #0x8
  40590c:	bl	402934 <ferror@plt+0x754>
  405910:	mov	x1, x0
  405914:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405918:	add	x0, x0, #0x868
  40591c:	bl	402120 <printf@plt>
  405920:	b	405930 <ferror@plt+0x3750>
  405924:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405928:	add	x0, x0, #0x870
  40592c:	bl	402120 <printf@plt>
  405930:	ldr	x0, [sp, #24]
  405934:	ldr	x0, [x0, #16]
  405938:	cmp	x0, #0x0
  40593c:	b.eq	40595c <ferror@plt+0x377c>  // b.none
  405940:	ldr	x0, [sp, #24]
  405944:	ldr	x0, [x0, #16]
  405948:	ldr	x0, [x0, #56]
  40594c:	cmp	x0, #0x0
  405950:	cset	w0, ne  // ne = any
  405954:	and	w0, w0, #0xff
  405958:	b	405970 <ferror@plt+0x3790>
  40595c:	ldr	x0, [sp, #24]
  405960:	ldr	x0, [x0, #8]
  405964:	cmp	x0, #0x0
  405968:	cset	w0, ne  // ne = any
  40596c:	and	w0, w0, #0xff
  405970:	cmp	w0, #0x0
  405974:	b.eq	4059b0 <ferror@plt+0x37d0>  // b.none
  405978:	ldr	x0, [sp, #24]
  40597c:	ldr	x0, [x0, #16]
  405980:	cmp	x0, #0x0
  405984:	b.eq	405998 <ferror@plt+0x37b8>  // b.none
  405988:	ldr	x0, [sp, #24]
  40598c:	ldr	x0, [x0, #16]
  405990:	ldr	x0, [x0, #56]
  405994:	b	4059a0 <ferror@plt+0x37c0>
  405998:	ldr	x0, [sp, #24]
  40599c:	ldr	x0, [x0, #8]
  4059a0:	mov	x1, x0
  4059a4:	ldr	x0, [sp, #16]
  4059a8:	bl	4054ec <ferror@plt+0x330c>
  4059ac:	b	4059e0 <ferror@plt+0x3800>
  4059b0:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4059b4:	add	x0, x0, #0xc4c
  4059b8:	ldr	w0, [x0]
  4059bc:	cmp	w0, #0x20
  4059c0:	b.ne	4059d4 <ferror@plt+0x37f4>  // b.any
  4059c4:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4059c8:	add	x0, x0, #0x800
  4059cc:	bl	402120 <printf@plt>
  4059d0:	b	4059e0 <ferror@plt+0x3800>
  4059d4:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4059d8:	add	x0, x0, #0x830
  4059dc:	bl	402120 <printf@plt>
  4059e0:	ldr	x0, [sp, #24]
  4059e4:	ldr	x0, [x0, #16]
  4059e8:	cmp	x0, #0x0
  4059ec:	b.eq	405a14 <ferror@plt+0x3834>  // b.none
  4059f0:	ldr	x0, [sp, #24]
  4059f4:	ldr	x0, [x0, #16]
  4059f8:	ldr	x0, [x0, #32]
  4059fc:	ldr	x0, [x0]
  405a00:	mov	x1, x0
  405a04:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405a08:	add	x0, x0, #0x888
  405a0c:	bl	402120 <printf@plt>
  405a10:	b	405a54 <ferror@plt+0x3874>
  405a14:	ldr	x0, [sp, #24]
  405a18:	ldr	x0, [x0, #24]
  405a1c:	cmp	x0, #0x0
  405a20:	b.eq	405a48 <ferror@plt+0x3868>  // b.none
  405a24:	ldr	x0, [sp, #24]
  405a28:	ldr	x0, [x0, #24]
  405a2c:	ldr	x0, [x0, #32]
  405a30:	ldr	x0, [x0]
  405a34:	mov	x1, x0
  405a38:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405a3c:	add	x0, x0, #0x888
  405a40:	bl	402120 <printf@plt>
  405a44:	b	405a54 <ferror@plt+0x3874>
  405a48:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405a4c:	add	x0, x0, #0x860
  405a50:	bl	402120 <printf@plt>
  405a54:	nop
  405a58:	ldp	x29, x30, [sp], #32
  405a5c:	ret
  405a60:	stp	x29, x30, [sp, #-32]!
  405a64:	mov	x29, sp
  405a68:	str	x0, [sp, #24]
  405a6c:	str	x1, [sp, #16]
  405a70:	ldr	x0, [sp, #24]
  405a74:	ldr	x0, [x0]
  405a78:	ldr	x0, [x0, #16]
  405a7c:	ldr	x2, [sp, #16]
  405a80:	mov	x1, x0
  405a84:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405a88:	add	x0, x0, #0x898
  405a8c:	bl	402a84 <ferror@plt+0x8a4>
  405a90:	ldr	x0, [sp, #24]
  405a94:	ldr	x0, [x0]
  405a98:	ldrb	w0, [x0, #8]
  405a9c:	mov	w1, w0
  405aa0:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405aa4:	add	x0, x0, #0x8a0
  405aa8:	bl	402120 <printf@plt>
  405aac:	ldr	x0, [sp, #24]
  405ab0:	ldr	x0, [x0]
  405ab4:	ldrb	w0, [x0, #8]
  405ab8:	bl	401d40 <bfd_is_undefined_symclass@plt>
  405abc:	cmp	w0, #0x0
  405ac0:	b.eq	405ad4 <ferror@plt+0x38f4>  // b.none
  405ac4:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405ac8:	add	x0, x0, #0x800
  405acc:	bl	402120 <printf@plt>
  405ad0:	b	405b70 <ferror@plt+0x3990>
  405ad4:	ldr	x0, [sp, #24]
  405ad8:	ldr	x0, [x0]
  405adc:	ldr	x0, [x0]
  405ae0:	mov	x1, x0
  405ae4:	ldr	x0, [sp, #16]
  405ae8:	bl	4054ec <ferror@plt+0x330c>
  405aec:	mov	w0, #0x20                  	// #32
  405af0:	bl	402170 <putchar@plt>
  405af4:	ldr	x0, [sp, #24]
  405af8:	ldr	x0, [x0, #16]
  405afc:	cmp	x0, #0x0
  405b00:	b.eq	405b20 <ferror@plt+0x3940>  // b.none
  405b04:	ldr	x0, [sp, #24]
  405b08:	ldr	x0, [x0, #16]
  405b0c:	ldr	x0, [x0, #56]
  405b10:	cmp	x0, #0x0
  405b14:	cset	w0, ne  // ne = any
  405b18:	and	w0, w0, #0xff
  405b1c:	b	405b34 <ferror@plt+0x3954>
  405b20:	ldr	x0, [sp, #24]
  405b24:	ldr	x0, [x0, #8]
  405b28:	cmp	x0, #0x0
  405b2c:	cset	w0, ne  // ne = any
  405b30:	and	w0, w0, #0xff
  405b34:	cmp	w0, #0x0
  405b38:	b.eq	405b70 <ferror@plt+0x3990>  // b.none
  405b3c:	ldr	x0, [sp, #24]
  405b40:	ldr	x0, [x0, #16]
  405b44:	cmp	x0, #0x0
  405b48:	b.eq	405b5c <ferror@plt+0x397c>  // b.none
  405b4c:	ldr	x0, [sp, #24]
  405b50:	ldr	x0, [x0, #16]
  405b54:	ldr	x0, [x0, #56]
  405b58:	b	405b64 <ferror@plt+0x3984>
  405b5c:	ldr	x0, [sp, #24]
  405b60:	ldr	x0, [x0, #8]
  405b64:	mov	x1, x0
  405b68:	ldr	x0, [sp, #16]
  405b6c:	bl	4054ec <ferror@plt+0x330c>
  405b70:	nop
  405b74:	ldp	x29, x30, [sp], #32
  405b78:	ret
  405b7c:	stp	x29, x30, [sp, #-48]!
  405b80:	mov	x29, sp
  405b84:	str	w0, [sp, #28]
  405b88:	str	x1, [sp, #16]
  405b8c:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405b90:	add	x1, x0, #0x600
  405b94:	mov	w0, #0x5                   	// #5
  405b98:	bl	4021d0 <setlocale@plt>
  405b9c:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405ba0:	add	x1, x0, #0x600
  405ba4:	mov	w0, #0x0                   	// #0
  405ba8:	bl	4021d0 <setlocale@plt>
  405bac:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405bb0:	add	x1, x0, #0x600
  405bb4:	mov	w0, #0x3                   	// #3
  405bb8:	bl	4021d0 <setlocale@plt>
  405bbc:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405bc0:	add	x1, x0, #0x8a8
  405bc4:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405bc8:	add	x0, x0, #0x8c0
  405bcc:	bl	401e30 <bindtextdomain@plt>
  405bd0:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405bd4:	add	x0, x0, #0x8c0
  405bd8:	bl	401f80 <textdomain@plt>
  405bdc:	ldr	x0, [sp, #16]
  405be0:	ldr	x1, [x0]
  405be4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405be8:	add	x0, x0, #0xce0
  405bec:	str	x1, [x0]
  405bf0:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405bf4:	add	x0, x0, #0xce0
  405bf8:	ldr	x0, [x0]
  405bfc:	bl	401e90 <xmalloc_set_program_name@plt>
  405c00:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405c04:	add	x0, x0, #0xce0
  405c08:	ldr	x0, [x0]
  405c0c:	bl	402010 <bfd_set_error_program_name@plt>
  405c10:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405c14:	add	x0, x0, #0xce0
  405c18:	ldr	x0, [x0]
  405c1c:	bl	401f70 <bfd_plugin_set_program_name@plt>
  405c20:	add	x1, sp, #0x10
  405c24:	add	x0, sp, #0x1c
  405c28:	bl	4080e0 <ferror@plt+0x5f00>
  405c2c:	bl	401ec0 <bfd_init@plt>
  405c30:	cmp	w0, #0x118
  405c34:	b.eq	405c48 <ferror@plt+0x3a68>  // b.none
  405c38:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405c3c:	add	x0, x0, #0x8d0
  405c40:	bl	4021a0 <gettext@plt>
  405c44:	bl	4064ac <ferror@plt+0x42cc>
  405c48:	bl	4065f0 <ferror@plt+0x4410>
  405c4c:	b	405f4c <ferror@plt+0x3d6c>
  405c50:	ldr	w0, [sp, #40]
  405c54:	cmp	w0, #0xcc
  405c58:	b.hi	405f38 <ferror@plt+0x3d58>  // b.pmore
  405c5c:	adrp	x1, 409000 <ferror@plt+0x6e20>
  405c60:	add	x1, x1, #0xa00
  405c64:	ldr	w0, [x1, w0, uxtw #2]
  405c68:	adr	x1, 405c74 <ferror@plt+0x3a94>
  405c6c:	add	x0, x1, w0, sxtw #2
  405c70:	br	x0
  405c74:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405c78:	add	x0, x0, #0xc10
  405c7c:	mov	w1, #0x1                   	// #1
  405c80:	str	w1, [x0]
  405c84:	b	405f4c <ferror@plt+0x3d6c>
  405c88:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405c8c:	add	x0, x0, #0xc48
  405c90:	mov	w1, #0x1                   	// #1
  405c94:	str	w1, [x0]
  405c98:	b	405f4c <ferror@plt+0x3d6c>
  405c9c:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405ca0:	add	x0, x0, #0x8f8
  405ca4:	bl	402658 <ferror@plt+0x478>
  405ca8:	b	405f4c <ferror@plt+0x3d6c>
  405cac:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405cb0:	add	x0, x0, #0xc00
  405cb4:	mov	w1, #0x1                   	// #1
  405cb8:	str	w1, [x0]
  405cbc:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405cc0:	add	x0, x0, #0x770
  405cc4:	ldr	x0, [x0]
  405cc8:	cmp	x0, #0x0
  405ccc:	b.eq	405f4c <ferror@plt+0x3d6c>  // b.none
  405cd0:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405cd4:	add	x0, x0, #0x770
  405cd8:	ldr	x0, [x0]
  405cdc:	bl	401cc0 <cplus_demangle_name_to_style@plt>
  405ce0:	str	w0, [sp, #36]
  405ce4:	ldr	w0, [sp, #36]
  405ce8:	cmp	w0, #0x0
  405cec:	b.ne	405d18 <ferror@plt+0x3b38>  // b.any
  405cf0:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405cf4:	add	x0, x0, #0x900
  405cf8:	bl	4021a0 <gettext@plt>
  405cfc:	mov	x2, x0
  405d00:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405d04:	add	x0, x0, #0x770
  405d08:	ldr	x0, [x0]
  405d0c:	mov	x1, x0
  405d10:	mov	x0, x2
  405d14:	bl	4064ac <ferror@plt+0x42cc>
  405d18:	ldr	w0, [sp, #36]
  405d1c:	bl	401d90 <cplus_demangle_set_style@plt>
  405d20:	b	405f4c <ferror@plt+0x3d6c>
  405d24:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405d28:	add	x0, x0, #0x340
  405d2c:	ldr	w0, [x0]
  405d30:	and	w1, w0, #0xfffbffff
  405d34:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405d38:	add	x0, x0, #0x340
  405d3c:	str	w1, [x0]
  405d40:	b	405f4c <ferror@plt+0x3d6c>
  405d44:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405d48:	add	x0, x0, #0x340
  405d4c:	ldr	w0, [x0]
  405d50:	orr	w1, w0, #0x40000
  405d54:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405d58:	add	x0, x0, #0x340
  405d5c:	str	w1, [x0]
  405d60:	b	405f4c <ferror@plt+0x3d6c>
  405d64:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405d68:	add	x0, x0, #0xc2c
  405d6c:	mov	w1, #0x1                   	// #1
  405d70:	str	w1, [x0]
  405d74:	b	405f4c <ferror@plt+0x3d6c>
  405d78:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405d7c:	add	x0, x0, #0x770
  405d80:	ldr	x0, [x0]
  405d84:	bl	402658 <ferror@plt+0x478>
  405d88:	b	405f4c <ferror@plt+0x3d6c>
  405d8c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405d90:	add	x0, x0, #0xc04
  405d94:	mov	w1, #0x1                   	// #1
  405d98:	str	w1, [x0]
  405d9c:	b	405f4c <ferror@plt+0x3d6c>
  405da0:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405da4:	add	x0, x0, #0x780
  405da8:	ldr	x0, [x0]
  405dac:	mov	w1, #0x0                   	// #0
  405db0:	bl	4024ac <ferror@plt+0x2cc>
  405db4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405db8:	add	x0, x0, #0xc38
  405dbc:	mov	w1, #0x1                   	// #1
  405dc0:	str	w1, [x0]
  405dc4:	b	405f4c <ferror@plt+0x3d6c>
  405dc8:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405dcc:	add	x0, x0, #0xc0c
  405dd0:	str	wzr, [x0]
  405dd4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405dd8:	add	x0, x0, #0xc20
  405ddc:	mov	w1, #0x1                   	// #1
  405de0:	str	w1, [x0]
  405de4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405de8:	add	x0, x0, #0xc24
  405dec:	str	wzr, [x0]
  405df0:	b	405f4c <ferror@plt+0x3d6c>
  405df4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405df8:	add	x0, x0, #0xc0c
  405dfc:	mov	w1, #0x1                   	// #1
  405e00:	str	w1, [x0]
  405e04:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405e08:	add	x0, x0, #0xc20
  405e0c:	str	wzr, [x0]
  405e10:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405e14:	add	x0, x0, #0xc24
  405e18:	str	wzr, [x0]
  405e1c:	b	405f4c <ferror@plt+0x3d6c>
  405e20:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405e24:	add	x0, x0, #0xc0c
  405e28:	str	wzr, [x0]
  405e2c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405e30:	add	x0, x0, #0xc20
  405e34:	str	wzr, [x0]
  405e38:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405e3c:	add	x0, x0, #0xc24
  405e40:	mov	w1, #0x1                   	// #1
  405e44:	str	w1, [x0]
  405e48:	b	405f4c <ferror@plt+0x3d6c>
  405e4c:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405e50:	add	x0, x0, #0x920
  405e54:	bl	402658 <ferror@plt+0x478>
  405e58:	b	405f4c <ferror@plt+0x3d6c>
  405e5c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405e60:	add	x0, x0, #0xc1c
  405e64:	mov	w1, #0x1                   	// #1
  405e68:	str	w1, [x0]
  405e6c:	b	405f4c <ferror@plt+0x3d6c>
  405e70:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405e74:	add	x0, x0, #0xc14
  405e78:	mov	w1, #0x1                   	// #1
  405e7c:	str	w1, [x0]
  405e80:	b	405f4c <ferror@plt+0x3d6c>
  405e84:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405e88:	add	x0, x0, #0xc18
  405e8c:	mov	w1, #0x1                   	// #1
  405e90:	str	w1, [x0]
  405e94:	b	405f4c <ferror@plt+0x3d6c>
  405e98:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405e9c:	add	x0, x0, #0x770
  405ea0:	ldr	x0, [x0]
  405ea4:	bl	402598 <ferror@plt+0x3b8>
  405ea8:	b	405f4c <ferror@plt+0x3d6c>
  405eac:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405eb0:	add	x0, x0, #0xc28
  405eb4:	mov	w1, #0x1                   	// #1
  405eb8:	str	w1, [x0]
  405ebc:	b	405f4c <ferror@plt+0x3d6c>
  405ec0:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405ec4:	add	x0, x0, #0xc30
  405ec8:	mov	w1, #0x1                   	// #1
  405ecc:	str	w1, [x0]
  405ed0:	b	405f4c <ferror@plt+0x3d6c>
  405ed4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405ed8:	add	x0, x0, #0x770
  405edc:	ldr	x2, [x0]
  405ee0:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405ee4:	add	x1, x0, #0x928
  405ee8:	mov	x0, x2
  405eec:	bl	401fa0 <strcmp@plt>
  405ef0:	cmp	w0, #0x0
  405ef4:	b.eq	405f4c <ferror@plt+0x3d6c>  // b.none
  405ef8:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405efc:	add	x0, x0, #0x930
  405f00:	bl	4021a0 <gettext@plt>
  405f04:	bl	4064ac <ferror@plt+0x42cc>
  405f08:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405f0c:	add	x0, x0, #0x770
  405f10:	ldr	x1, [x0]
  405f14:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405f18:	add	x0, x0, #0xc50
  405f1c:	str	x1, [x0]
  405f20:	b	405f4c <ferror@plt+0x3d6c>
  405f24:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405f28:	add	x0, x0, #0x770
  405f2c:	ldr	x0, [x0]
  405f30:	bl	401d10 <bfd_plugin_set_plugin@plt>
  405f34:	b	405f4c <ferror@plt+0x3d6c>
  405f38:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405f3c:	add	x0, x0, #0x768
  405f40:	ldr	x0, [x0]
  405f44:	mov	w1, #0x1                   	// #1
  405f48:	bl	4024ac <ferror@plt+0x2cc>
  405f4c:	ldr	w5, [sp, #28]
  405f50:	ldr	x1, [sp, #16]
  405f54:	mov	x4, #0x0                   	// #0
  405f58:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405f5c:	add	x3, x0, #0x360
  405f60:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405f64:	add	x2, x0, #0x950
  405f68:	mov	w0, w5
  405f6c:	bl	401f90 <getopt_long@plt>
  405f70:	str	w0, [sp, #40]
  405f74:	ldr	w0, [sp, #40]
  405f78:	cmn	w0, #0x1
  405f7c:	b.ne	405c50 <ferror@plt+0x3a70>  // b.any
  405f80:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405f84:	add	x0, x0, #0xc30
  405f88:	ldr	w0, [x0]
  405f8c:	cmp	w0, #0x0
  405f90:	b.eq	405fa0 <ferror@plt+0x3dc0>  // b.none
  405f94:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405f98:	add	x0, x0, #0x970
  405f9c:	bl	407748 <ferror@plt+0x5568>
  405fa0:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405fa4:	add	x0, x0, #0xc24
  405fa8:	ldr	w0, [x0]
  405fac:	cmp	w0, #0x0
  405fb0:	b.eq	405ff0 <ferror@plt+0x3e10>  // b.none
  405fb4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405fb8:	add	x0, x0, #0xc28
  405fbc:	ldr	w0, [x0]
  405fc0:	cmp	w0, #0x0
  405fc4:	b.eq	405ff0 <ferror@plt+0x3e10>  // b.none
  405fc8:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405fcc:	add	x0, x0, #0x978
  405fd0:	bl	4021a0 <gettext@plt>
  405fd4:	bl	40654c <ferror@plt+0x436c>
  405fd8:	adrp	x0, 409000 <ferror@plt+0x6e20>
  405fdc:	add	x0, x0, #0x9b8
  405fe0:	bl	4021a0 <gettext@plt>
  405fe4:	bl	40654c <ferror@plt+0x436c>
  405fe8:	mov	w0, #0x0                   	// #0
  405fec:	b	4060c0 <ferror@plt+0x3ee0>
  405ff0:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  405ff4:	add	x0, x0, #0x778
  405ff8:	ldr	w1, [x0]
  405ffc:	ldr	w0, [sp, #28]
  406000:	cmp	w1, w0
  406004:	b.ne	406024 <ferror@plt+0x3e44>  // b.any
  406008:	adrp	x0, 409000 <ferror@plt+0x6e20>
  40600c:	add	x0, x0, #0x9f8
  406010:	bl	404f58 <ferror@plt+0x2d78>
  406014:	cmp	w0, #0x0
  406018:	cset	w0, eq  // eq = none
  40601c:	and	w0, w0, #0xff
  406020:	b	4060c0 <ferror@plt+0x3ee0>
  406024:	str	wzr, [sp, #44]
  406028:	ldr	w1, [sp, #28]
  40602c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  406030:	add	x0, x0, #0x778
  406034:	ldr	w0, [x0]
  406038:	sub	w0, w1, w0
  40603c:	cmp	w0, #0x1
  406040:	b.le	4060a0 <ferror@plt+0x3ec0>
  406044:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  406048:	add	x0, x0, #0xc44
  40604c:	mov	w1, #0x1                   	// #1
  406050:	str	w1, [x0]
  406054:	b	4060a0 <ferror@plt+0x3ec0>
  406058:	ldr	x1, [sp, #16]
  40605c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  406060:	add	x0, x0, #0x778
  406064:	ldr	w0, [x0]
  406068:	add	w3, w0, #0x1
  40606c:	adrp	x2, 41c000 <ferror@plt+0x19e20>
  406070:	add	x2, x2, #0x778
  406074:	str	w3, [x2]
  406078:	sxtw	x0, w0
  40607c:	lsl	x0, x0, #3
  406080:	add	x0, x1, x0
  406084:	ldr	x0, [x0]
  406088:	bl	404f58 <ferror@plt+0x2d78>
  40608c:	cmp	w0, #0x0
  406090:	b.ne	4060a0 <ferror@plt+0x3ec0>  // b.any
  406094:	ldr	w0, [sp, #44]
  406098:	add	w0, w0, #0x1
  40609c:	str	w0, [sp, #44]
  4060a0:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4060a4:	add	x0, x0, #0x778
  4060a8:	ldr	w1, [x0]
  4060ac:	ldr	w0, [sp, #28]
  4060b0:	cmp	w1, w0
  4060b4:	b.lt	406058 <ferror@plt+0x3e78>  // b.tstop
  4060b8:	ldr	w0, [sp, #44]
  4060bc:	bl	401d00 <exit@plt>
  4060c0:	ldp	x29, x30, [sp], #48
  4060c4:	ret
  4060c8:	sub	sp, sp, #0x10
  4060cc:	str	x0, [sp, #8]
  4060d0:	ldr	x0, [sp, #8]
  4060d4:	ldr	x0, [x0]
  4060d8:	add	sp, sp, #0x10
  4060dc:	ret
  4060e0:	sub	sp, sp, #0x10
  4060e4:	str	x0, [sp, #8]
  4060e8:	ldr	x0, [sp, #8]
  4060ec:	ldr	x0, [x0]
  4060f0:	add	sp, sp, #0x10
  4060f4:	ret
  4060f8:	sub	sp, sp, #0x10
  4060fc:	str	x0, [sp, #8]
  406100:	ldr	x0, [sp, #8]
  406104:	ldrb	w0, [x0, #76]
  406108:	ubfx	x0, x0, #7, #1
  40610c:	and	w0, w0, #0xff
  406110:	add	sp, sp, #0x10
  406114:	ret
  406118:	stp	x29, x30, [sp, #-48]!
  40611c:	mov	x29, sp
  406120:	str	x0, [sp, #24]
  406124:	bl	401e60 <bfd_get_error@plt>
  406128:	str	w0, [sp, #36]
  40612c:	ldr	w0, [sp, #36]
  406130:	cmp	w0, #0x0
  406134:	b.ne	40614c <ferror@plt+0x3f6c>  // b.any
  406138:	adrp	x0, 409000 <ferror@plt+0x6e20>
  40613c:	add	x0, x0, #0xd38
  406140:	bl	4021a0 <gettext@plt>
  406144:	str	x0, [sp, #40]
  406148:	b	406158 <ferror@plt+0x3f78>
  40614c:	ldr	w0, [sp, #36]
  406150:	bl	4020b0 <bfd_errmsg@plt>
  406154:	str	x0, [sp, #40]
  406158:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  40615c:	add	x0, x0, #0x780
  406160:	ldr	x0, [x0]
  406164:	bl	402030 <fflush@plt>
  406168:	ldr	x0, [sp, #24]
  40616c:	cmp	x0, #0x0
  406170:	b.eq	4061ac <ferror@plt+0x3fcc>  // b.none
  406174:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  406178:	add	x0, x0, #0x768
  40617c:	ldr	x5, [x0]
  406180:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  406184:	add	x0, x0, #0xce0
  406188:	ldr	x0, [x0]
  40618c:	ldr	x4, [sp, #40]
  406190:	ldr	x3, [sp, #24]
  406194:	mov	x2, x0
  406198:	adrp	x0, 409000 <ferror@plt+0x6e20>
  40619c:	add	x1, x0, #0xd50
  4061a0:	mov	x0, x5
  4061a4:	bl	4021b0 <fprintf@plt>
  4061a8:	b	4061dc <ferror@plt+0x3ffc>
  4061ac:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4061b0:	add	x0, x0, #0x768
  4061b4:	ldr	x4, [x0]
  4061b8:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4061bc:	add	x0, x0, #0xce0
  4061c0:	ldr	x0, [x0]
  4061c4:	ldr	x3, [sp, #40]
  4061c8:	mov	x2, x0
  4061cc:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4061d0:	add	x1, x0, #0xd60
  4061d4:	mov	x0, x4
  4061d8:	bl	4021b0 <fprintf@plt>
  4061dc:	nop
  4061e0:	ldp	x29, x30, [sp], #48
  4061e4:	ret
  4061e8:	stp	x29, x30, [sp, #-304]!
  4061ec:	mov	x29, sp
  4061f0:	str	x0, [sp, #72]
  4061f4:	str	x1, [sp, #64]
  4061f8:	str	x2, [sp, #56]
  4061fc:	str	x3, [sp, #48]
  406200:	str	x4, [sp, #272]
  406204:	str	x5, [sp, #280]
  406208:	str	x6, [sp, #288]
  40620c:	str	x7, [sp, #296]
  406210:	str	q0, [sp, #144]
  406214:	str	q1, [sp, #160]
  406218:	str	q2, [sp, #176]
  40621c:	str	q3, [sp, #192]
  406220:	str	q4, [sp, #208]
  406224:	str	q5, [sp, #224]
  406228:	str	q6, [sp, #240]
  40622c:	str	q7, [sp, #256]
  406230:	bl	401e60 <bfd_get_error@plt>
  406234:	str	w0, [sp, #124]
  406238:	ldr	w0, [sp, #124]
  40623c:	cmp	w0, #0x0
  406240:	b.ne	406258 <ferror@plt+0x4078>  // b.any
  406244:	adrp	x0, 409000 <ferror@plt+0x6e20>
  406248:	add	x0, x0, #0xd38
  40624c:	bl	4021a0 <gettext@plt>
  406250:	str	x0, [sp, #136]
  406254:	b	406264 <ferror@plt+0x4084>
  406258:	ldr	w0, [sp, #124]
  40625c:	bl	4020b0 <bfd_errmsg@plt>
  406260:	str	x0, [sp, #136]
  406264:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  406268:	add	x0, x0, #0x780
  40626c:	ldr	x0, [x0]
  406270:	bl	402030 <fflush@plt>
  406274:	str	xzr, [sp, #128]
  406278:	add	x0, sp, #0x130
  40627c:	str	x0, [sp, #88]
  406280:	add	x0, sp, #0x130
  406284:	str	x0, [sp, #96]
  406288:	add	x0, sp, #0x110
  40628c:	str	x0, [sp, #104]
  406290:	mov	w0, #0xffffffe0            	// #-32
  406294:	str	w0, [sp, #112]
  406298:	mov	w0, #0xffffff80            	// #-128
  40629c:	str	w0, [sp, #116]
  4062a0:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4062a4:	add	x0, x0, #0x768
  4062a8:	ldr	x1, [x0]
  4062ac:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4062b0:	add	x0, x0, #0xce0
  4062b4:	ldr	x0, [x0]
  4062b8:	bl	401ce0 <fputs@plt>
  4062bc:	ldr	x0, [sp, #64]
  4062c0:	cmp	x0, #0x0
  4062c4:	b.eq	4062f8 <ferror@plt+0x4118>  // b.none
  4062c8:	ldr	x0, [sp, #72]
  4062cc:	cmp	x0, #0x0
  4062d0:	b.ne	4062e0 <ferror@plt+0x4100>  // b.any
  4062d4:	ldr	x0, [sp, #64]
  4062d8:	bl	4074f4 <ferror@plt+0x5314>
  4062dc:	str	x0, [sp, #72]
  4062e0:	ldr	x0, [sp, #56]
  4062e4:	cmp	x0, #0x0
  4062e8:	b.eq	4062f8 <ferror@plt+0x4118>  // b.none
  4062ec:	ldr	x0, [sp, #56]
  4062f0:	bl	4060c8 <ferror@plt+0x3ee8>
  4062f4:	str	x0, [sp, #128]
  4062f8:	ldr	x0, [sp, #128]
  4062fc:	cmp	x0, #0x0
  406300:	b.eq	40632c <ferror@plt+0x414c>  // b.none
  406304:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  406308:	add	x0, x0, #0x768
  40630c:	ldr	x4, [x0]
  406310:	ldr	x3, [sp, #128]
  406314:	ldr	x2, [sp, #72]
  406318:	adrp	x0, 409000 <ferror@plt+0x6e20>
  40631c:	add	x1, x0, #0xd68
  406320:	mov	x0, x4
  406324:	bl	4021b0 <fprintf@plt>
  406328:	b	40634c <ferror@plt+0x416c>
  40632c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  406330:	add	x0, x0, #0x768
  406334:	ldr	x3, [x0]
  406338:	ldr	x2, [sp, #72]
  40633c:	adrp	x0, 409000 <ferror@plt+0x6e20>
  406340:	add	x1, x0, #0xd78
  406344:	mov	x0, x3
  406348:	bl	4021b0 <fprintf@plt>
  40634c:	ldr	x0, [sp, #48]
  406350:	cmp	x0, #0x0
  406354:	b.eq	4063b4 <ferror@plt+0x41d4>  // b.none
  406358:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  40635c:	add	x0, x0, #0x768
  406360:	ldr	x0, [x0]
  406364:	mov	x3, x0
  406368:	mov	x2, #0x2                   	// #2
  40636c:	mov	x1, #0x1                   	// #1
  406370:	adrp	x0, 409000 <ferror@plt+0x6e20>
  406374:	add	x0, x0, #0xd80
  406378:	bl	402000 <fwrite@plt>
  40637c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  406380:	add	x0, x0, #0x768
  406384:	ldr	x4, [x0]
  406388:	add	x2, sp, #0x10
  40638c:	add	x3, sp, #0x58
  406390:	ldp	x0, x1, [x3]
  406394:	stp	x0, x1, [x2]
  406398:	ldp	x0, x1, [x3, #16]
  40639c:	stp	x0, x1, [x2, #16]
  4063a0:	add	x0, sp, #0x10
  4063a4:	mov	x2, x0
  4063a8:	ldr	x1, [sp, #48]
  4063ac:	mov	x0, x4
  4063b0:	bl	402110 <vfprintf@plt>
  4063b4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4063b8:	add	x0, x0, #0x768
  4063bc:	ldr	x3, [x0]
  4063c0:	ldr	x2, [sp, #136]
  4063c4:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4063c8:	add	x1, x0, #0xd88
  4063cc:	mov	x0, x3
  4063d0:	bl	4021b0 <fprintf@plt>
  4063d4:	nop
  4063d8:	ldp	x29, x30, [sp], #304
  4063dc:	ret
  4063e0:	stp	x29, x30, [sp, #-32]!
  4063e4:	mov	x29, sp
  4063e8:	str	x0, [sp, #24]
  4063ec:	ldr	x0, [sp, #24]
  4063f0:	bl	406118 <ferror@plt+0x3f38>
  4063f4:	mov	w0, #0x1                   	// #1
  4063f8:	bl	402070 <xexit@plt>
  4063fc:	stp	x29, x30, [sp, #-80]!
  406400:	mov	x29, sp
  406404:	str	x19, [sp, #16]
  406408:	str	x0, [sp, #72]
  40640c:	mov	x19, x1
  406410:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  406414:	add	x0, x0, #0x780
  406418:	ldr	x0, [x0]
  40641c:	bl	402030 <fflush@plt>
  406420:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  406424:	add	x0, x0, #0x768
  406428:	ldr	x3, [x0]
  40642c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  406430:	add	x0, x0, #0xce0
  406434:	ldr	x0, [x0]
  406438:	mov	x2, x0
  40643c:	adrp	x0, 409000 <ferror@plt+0x6e20>
  406440:	add	x1, x0, #0xd90
  406444:	mov	x0, x3
  406448:	bl	4021b0 <fprintf@plt>
  40644c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  406450:	add	x0, x0, #0x768
  406454:	ldr	x4, [x0]
  406458:	add	x2, sp, #0x20
  40645c:	mov	x3, x19
  406460:	ldp	x0, x1, [x3]
  406464:	stp	x0, x1, [x2]
  406468:	ldp	x0, x1, [x3, #16]
  40646c:	stp	x0, x1, [x2, #16]
  406470:	add	x0, sp, #0x20
  406474:	mov	x2, x0
  406478:	ldr	x1, [sp, #72]
  40647c:	mov	x0, x4
  406480:	bl	402110 <vfprintf@plt>
  406484:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  406488:	add	x0, x0, #0x768
  40648c:	ldr	x0, [x0]
  406490:	mov	x1, x0
  406494:	mov	w0, #0xa                   	// #10
  406498:	bl	401d70 <putc@plt>
  40649c:	nop
  4064a0:	ldr	x19, [sp, #16]
  4064a4:	ldp	x29, x30, [sp], #80
  4064a8:	ret
  4064ac:	stp	x29, x30, [sp, #-288]!
  4064b0:	mov	x29, sp
  4064b4:	str	x0, [sp, #56]
  4064b8:	str	x1, [sp, #232]
  4064bc:	str	x2, [sp, #240]
  4064c0:	str	x3, [sp, #248]
  4064c4:	str	x4, [sp, #256]
  4064c8:	str	x5, [sp, #264]
  4064cc:	str	x6, [sp, #272]
  4064d0:	str	x7, [sp, #280]
  4064d4:	str	q0, [sp, #96]
  4064d8:	str	q1, [sp, #112]
  4064dc:	str	q2, [sp, #128]
  4064e0:	str	q3, [sp, #144]
  4064e4:	str	q4, [sp, #160]
  4064e8:	str	q5, [sp, #176]
  4064ec:	str	q6, [sp, #192]
  4064f0:	str	q7, [sp, #208]
  4064f4:	add	x0, sp, #0x120
  4064f8:	str	x0, [sp, #64]
  4064fc:	add	x0, sp, #0x120
  406500:	str	x0, [sp, #72]
  406504:	add	x0, sp, #0xe0
  406508:	str	x0, [sp, #80]
  40650c:	mov	w0, #0xffffffc8            	// #-56
  406510:	str	w0, [sp, #88]
  406514:	mov	w0, #0xffffff80            	// #-128
  406518:	str	w0, [sp, #92]
  40651c:	add	x2, sp, #0x10
  406520:	add	x3, sp, #0x40
  406524:	ldp	x0, x1, [x3]
  406528:	stp	x0, x1, [x2]
  40652c:	ldp	x0, x1, [x3, #16]
  406530:	stp	x0, x1, [x2, #16]
  406534:	add	x0, sp, #0x10
  406538:	mov	x1, x0
  40653c:	ldr	x0, [sp, #56]
  406540:	bl	4063fc <ferror@plt+0x421c>
  406544:	mov	w0, #0x1                   	// #1
  406548:	bl	402070 <xexit@plt>
  40654c:	stp	x29, x30, [sp, #-288]!
  406550:	mov	x29, sp
  406554:	str	x0, [sp, #56]
  406558:	str	x1, [sp, #232]
  40655c:	str	x2, [sp, #240]
  406560:	str	x3, [sp, #248]
  406564:	str	x4, [sp, #256]
  406568:	str	x5, [sp, #264]
  40656c:	str	x6, [sp, #272]
  406570:	str	x7, [sp, #280]
  406574:	str	q0, [sp, #96]
  406578:	str	q1, [sp, #112]
  40657c:	str	q2, [sp, #128]
  406580:	str	q3, [sp, #144]
  406584:	str	q4, [sp, #160]
  406588:	str	q5, [sp, #176]
  40658c:	str	q6, [sp, #192]
  406590:	str	q7, [sp, #208]
  406594:	add	x0, sp, #0x120
  406598:	str	x0, [sp, #64]
  40659c:	add	x0, sp, #0x120
  4065a0:	str	x0, [sp, #72]
  4065a4:	add	x0, sp, #0xe0
  4065a8:	str	x0, [sp, #80]
  4065ac:	mov	w0, #0xffffffc8            	// #-56
  4065b0:	str	w0, [sp, #88]
  4065b4:	mov	w0, #0xffffff80            	// #-128
  4065b8:	str	w0, [sp, #92]
  4065bc:	add	x2, sp, #0x10
  4065c0:	add	x3, sp, #0x40
  4065c4:	ldp	x0, x1, [x3]
  4065c8:	stp	x0, x1, [x2]
  4065cc:	ldp	x0, x1, [x3, #16]
  4065d0:	stp	x0, x1, [x2, #16]
  4065d4:	add	x0, sp, #0x10
  4065d8:	mov	x1, x0
  4065dc:	ldr	x0, [sp, #56]
  4065e0:	bl	4063fc <ferror@plt+0x421c>
  4065e4:	nop
  4065e8:	ldp	x29, x30, [sp], #288
  4065ec:	ret
  4065f0:	stp	x29, x30, [sp, #-48]!
  4065f4:	mov	x29, sp
  4065f8:	str	x19, [sp, #16]
  4065fc:	adrp	x0, 409000 <ferror@plt+0x6e20>
  406600:	add	x0, x0, #0xd98
  406604:	str	x0, [sp, #40]
  406608:	ldr	x0, [sp, #40]
  40660c:	bl	401d30 <bfd_set_default_target@plt>
  406610:	cmp	w0, #0x0
  406614:	b.ne	406640 <ferror@plt+0x4460>  // b.any
  406618:	adrp	x0, 409000 <ferror@plt+0x6e20>
  40661c:	add	x0, x0, #0xdb8
  406620:	bl	4021a0 <gettext@plt>
  406624:	mov	x19, x0
  406628:	bl	401e60 <bfd_get_error@plt>
  40662c:	bl	4020b0 <bfd_errmsg@plt>
  406630:	mov	x2, x0
  406634:	ldr	x1, [sp, #40]
  406638:	mov	x0, x19
  40663c:	bl	4064ac <ferror@plt+0x42cc>
  406640:	nop
  406644:	ldr	x19, [sp, #16]
  406648:	ldp	x29, x30, [sp], #48
  40664c:	ret
  406650:	stp	x29, x30, [sp, #-48]!
  406654:	mov	x29, sp
  406658:	str	x19, [sp, #16]
  40665c:	str	x0, [sp, #40]
  406660:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  406664:	add	x0, x0, #0x780
  406668:	ldr	x0, [x0]
  40666c:	bl	402030 <fflush@plt>
  406670:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  406674:	add	x0, x0, #0x768
  406678:	ldr	x19, [x0]
  40667c:	adrp	x0, 409000 <ferror@plt+0x6e20>
  406680:	add	x0, x0, #0xde8
  406684:	bl	4021a0 <gettext@plt>
  406688:	mov	x1, x0
  40668c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  406690:	add	x0, x0, #0xce0
  406694:	ldr	x0, [x0]
  406698:	mov	x2, x0
  40669c:	mov	x0, x19
  4066a0:	bl	4021b0 <fprintf@plt>
  4066a4:	b	4066d8 <ferror@plt+0x44f8>
  4066a8:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4066ac:	add	x0, x0, #0x768
  4066b0:	ldr	x3, [x0]
  4066b4:	ldr	x0, [sp, #40]
  4066b8:	add	x1, x0, #0x8
  4066bc:	str	x1, [sp, #40]
  4066c0:	ldr	x0, [x0]
  4066c4:	mov	x2, x0
  4066c8:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4066cc:	add	x1, x0, #0xe00
  4066d0:	mov	x0, x3
  4066d4:	bl	4021b0 <fprintf@plt>
  4066d8:	ldr	x0, [sp, #40]
  4066dc:	ldr	x0, [x0]
  4066e0:	cmp	x0, #0x0
  4066e4:	b.ne	4066a8 <ferror@plt+0x44c8>  // b.any
  4066e8:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4066ec:	add	x0, x0, #0x768
  4066f0:	ldr	x0, [x0]
  4066f4:	mov	x1, x0
  4066f8:	mov	w0, #0xa                   	// #10
  4066fc:	bl	401d80 <fputc@plt>
  406700:	nop
  406704:	ldr	x19, [sp, #16]
  406708:	ldp	x29, x30, [sp], #48
  40670c:	ret
  406710:	stp	x29, x30, [sp, #-48]!
  406714:	mov	x29, sp
  406718:	str	x0, [sp, #24]
  40671c:	str	x1, [sp, #16]
  406720:	ldr	x0, [sp, #24]
  406724:	cmp	x0, #0x0
  406728:	b.ne	406748 <ferror@plt+0x4568>  // b.any
  40672c:	adrp	x0, 409000 <ferror@plt+0x6e20>
  406730:	add	x0, x0, #0xe08
  406734:	bl	4021a0 <gettext@plt>
  406738:	mov	x1, x0
  40673c:	ldr	x0, [sp, #16]
  406740:	bl	4021b0 <fprintf@plt>
  406744:	b	406764 <ferror@plt+0x4584>
  406748:	adrp	x0, 409000 <ferror@plt+0x6e20>
  40674c:	add	x0, x0, #0xe20
  406750:	bl	4021a0 <gettext@plt>
  406754:	ldr	x2, [sp, #24]
  406758:	mov	x1, x0
  40675c:	ldr	x0, [sp, #16]
  406760:	bl	4021b0 <fprintf@plt>
  406764:	bl	401e40 <bfd_target_list@plt>
  406768:	str	x0, [sp, #32]
  40676c:	str	wzr, [sp, #44]
  406770:	b	4067a8 <ferror@plt+0x45c8>
  406774:	ldrsw	x0, [sp, #44]
  406778:	lsl	x0, x0, #3
  40677c:	ldr	x1, [sp, #32]
  406780:	add	x0, x1, x0
  406784:	ldr	x0, [x0]
  406788:	mov	x2, x0
  40678c:	adrp	x0, 409000 <ferror@plt+0x6e20>
  406790:	add	x1, x0, #0xe00
  406794:	ldr	x0, [sp, #16]
  406798:	bl	4021b0 <fprintf@plt>
  40679c:	ldr	w0, [sp, #44]
  4067a0:	add	w0, w0, #0x1
  4067a4:	str	w0, [sp, #44]
  4067a8:	ldrsw	x0, [sp, #44]
  4067ac:	lsl	x0, x0, #3
  4067b0:	ldr	x1, [sp, #32]
  4067b4:	add	x0, x1, x0
  4067b8:	ldr	x0, [x0]
  4067bc:	cmp	x0, #0x0
  4067c0:	b.ne	406774 <ferror@plt+0x4594>  // b.any
  4067c4:	ldr	x1, [sp, #16]
  4067c8:	mov	w0, #0xa                   	// #10
  4067cc:	bl	401d80 <fputc@plt>
  4067d0:	ldr	x0, [sp, #32]
  4067d4:	bl	401fe0 <free@plt>
  4067d8:	nop
  4067dc:	ldp	x29, x30, [sp], #48
  4067e0:	ret
  4067e4:	stp	x29, x30, [sp, #-48]!
  4067e8:	mov	x29, sp
  4067ec:	str	x0, [sp, #24]
  4067f0:	str	x1, [sp, #16]
  4067f4:	ldr	x0, [sp, #24]
  4067f8:	cmp	x0, #0x0
  4067fc:	b.ne	40681c <ferror@plt+0x463c>  // b.any
  406800:	adrp	x0, 409000 <ferror@plt+0x6e20>
  406804:	add	x0, x0, #0xe38
  406808:	bl	4021a0 <gettext@plt>
  40680c:	mov	x1, x0
  406810:	ldr	x0, [sp, #16]
  406814:	bl	4021b0 <fprintf@plt>
  406818:	b	406838 <ferror@plt+0x4658>
  40681c:	adrp	x0, 409000 <ferror@plt+0x6e20>
  406820:	add	x0, x0, #0xe58
  406824:	bl	4021a0 <gettext@plt>
  406828:	ldr	x2, [sp, #24]
  40682c:	mov	x1, x0
  406830:	ldr	x0, [sp, #16]
  406834:	bl	4021b0 <fprintf@plt>
  406838:	bl	401d20 <bfd_arch_list@plt>
  40683c:	str	x0, [sp, #32]
  406840:	ldr	x0, [sp, #32]
  406844:	str	x0, [sp, #40]
  406848:	b	406874 <ferror@plt+0x4694>
  40684c:	ldr	x0, [sp, #40]
  406850:	ldr	x0, [x0]
  406854:	mov	x2, x0
  406858:	adrp	x0, 409000 <ferror@plt+0x6e20>
  40685c:	add	x1, x0, #0xe00
  406860:	ldr	x0, [sp, #16]
  406864:	bl	4021b0 <fprintf@plt>
  406868:	ldr	x0, [sp, #40]
  40686c:	add	x0, x0, #0x8
  406870:	str	x0, [sp, #40]
  406874:	ldr	x0, [sp, #40]
  406878:	ldr	x0, [x0]
  40687c:	cmp	x0, #0x0
  406880:	b.ne	40684c <ferror@plt+0x466c>  // b.any
  406884:	ldr	x1, [sp, #16]
  406888:	mov	w0, #0xa                   	// #10
  40688c:	bl	401d80 <fputc@plt>
  406890:	ldr	x0, [sp, #32]
  406894:	bl	401fe0 <free@plt>
  406898:	nop
  40689c:	ldp	x29, x30, [sp], #48
  4068a0:	ret
  4068a4:	stp	x29, x30, [sp, #-32]!
  4068a8:	mov	x29, sp
  4068ac:	str	w0, [sp, #28]
  4068b0:	ldr	w0, [sp, #28]
  4068b4:	cmp	w0, #0x0
  4068b8:	b.eq	4068cc <ferror@plt+0x46ec>  // b.none
  4068bc:	ldr	w0, [sp, #28]
  4068c0:	cmp	w0, #0x1
  4068c4:	b.eq	4068dc <ferror@plt+0x46fc>  // b.none
  4068c8:	b	4068ec <ferror@plt+0x470c>
  4068cc:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4068d0:	add	x0, x0, #0xe78
  4068d4:	bl	4021a0 <gettext@plt>
  4068d8:	b	4068f8 <ferror@plt+0x4718>
  4068dc:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4068e0:	add	x0, x0, #0xe88
  4068e4:	bl	4021a0 <gettext@plt>
  4068e8:	b	4068f8 <ferror@plt+0x4718>
  4068ec:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4068f0:	add	x0, x0, #0xe98
  4068f4:	bl	4021a0 <gettext@plt>
  4068f8:	ldp	x29, x30, [sp], #32
  4068fc:	ret
  406900:	stp	x29, x30, [sp, #-112]!
  406904:	mov	x29, sp
  406908:	stp	x19, x20, [sp, #16]
  40690c:	str	x21, [sp, #32]
  406910:	str	x0, [sp, #56]
  406914:	str	x1, [sp, #48]
  406918:	ldr	x0, [sp, #48]
  40691c:	str	x0, [sp, #96]
  406920:	ldr	x0, [sp, #96]
  406924:	ldr	w0, [x0, #12]
  406928:	add	w1, w0, #0x1
  40692c:	ldr	x0, [sp, #96]
  406930:	str	w1, [x0, #12]
  406934:	ldr	x0, [sp, #96]
  406938:	ldr	w0, [x0, #12]
  40693c:	sxtw	x1, w0
  406940:	mov	x0, x1
  406944:	lsl	x0, x0, #1
  406948:	add	x0, x0, x1
  40694c:	lsl	x0, x0, #5
  406950:	str	x0, [sp, #88]
  406954:	ldr	x0, [sp, #96]
  406958:	ldr	x0, [x0, #16]
  40695c:	ldr	x1, [sp, #88]
  406960:	cmp	x1, x0
  406964:	b.ls	4069fc <ferror@plt+0x481c>  // b.plast
  406968:	ldr	x0, [sp, #96]
  40696c:	ldr	w0, [x0, #12]
  406970:	cmp	w0, #0x3f
  406974:	b.le	406998 <ferror@plt+0x47b8>
  406978:	ldr	x0, [sp, #96]
  40697c:	ldr	w0, [x0, #12]
  406980:	sxtw	x1, w0
  406984:	mov	x0, x1
  406988:	lsl	x0, x0, #1
  40698c:	add	x0, x0, x1
  406990:	lsl	x0, x0, #6
  406994:	b	40699c <ferror@plt+0x47bc>
  406998:	mov	x0, #0x3000                	// #12288
  40699c:	str	x0, [sp, #80]
  4069a0:	ldr	x0, [sp, #96]
  4069a4:	ldr	x0, [x0, #24]
  4069a8:	ldr	x1, [sp, #80]
  4069ac:	bl	401e10 <xrealloc@plt>
  4069b0:	mov	x1, x0
  4069b4:	ldr	x0, [sp, #96]
  4069b8:	str	x1, [x0, #24]
  4069bc:	ldr	x0, [sp, #96]
  4069c0:	ldr	x1, [x0, #24]
  4069c4:	ldr	x0, [sp, #96]
  4069c8:	ldr	x0, [x0, #16]
  4069cc:	add	x3, x1, x0
  4069d0:	ldr	x0, [sp, #96]
  4069d4:	ldr	x0, [x0, #16]
  4069d8:	ldr	x1, [sp, #80]
  4069dc:	sub	x0, x1, x0
  4069e0:	mov	x2, x0
  4069e4:	mov	w1, #0x0                   	// #0
  4069e8:	mov	x0, x3
  4069ec:	bl	401e70 <memset@plt>
  4069f0:	ldr	x0, [sp, #96]
  4069f4:	ldr	x1, [sp, #80]
  4069f8:	str	x1, [x0, #16]
  4069fc:	ldr	x0, [sp, #96]
  406a00:	ldr	x2, [x0, #24]
  406a04:	ldr	x0, [sp, #96]
  406a08:	ldr	w0, [x0, #12]
  406a0c:	sxtw	x1, w0
  406a10:	mov	x0, x1
  406a14:	lsl	x0, x0, #1
  406a18:	add	x0, x0, x1
  406a1c:	lsl	x0, x0, #5
  406a20:	sub	x0, x0, #0x60
  406a24:	add	x0, x2, x0
  406a28:	ldr	x1, [sp, #56]
  406a2c:	ldr	x1, [x1]
  406a30:	str	x1, [x0]
  406a34:	adrp	x0, 409000 <ferror@plt+0x6e20>
  406a38:	add	x0, x0, #0xeb0
  406a3c:	bl	4021a0 <gettext@plt>
  406a40:	mov	x20, x0
  406a44:	ldr	x0, [sp, #56]
  406a48:	ldr	x19, [x0]
  406a4c:	ldr	x0, [sp, #56]
  406a50:	ldr	w0, [x0, #16]
  406a54:	bl	4068a4 <ferror@plt+0x46c4>
  406a58:	mov	x21, x0
  406a5c:	ldr	x0, [sp, #56]
  406a60:	ldr	w0, [x0, #12]
  406a64:	bl	4068a4 <ferror@plt+0x46c4>
  406a68:	mov	x3, x0
  406a6c:	mov	x2, x21
  406a70:	mov	x1, x19
  406a74:	mov	x0, x20
  406a78:	bl	402120 <printf@plt>
  406a7c:	ldr	x0, [sp, #96]
  406a80:	ldr	x2, [x0]
  406a84:	ldr	x0, [sp, #56]
  406a88:	ldr	x0, [x0]
  406a8c:	mov	x1, x0
  406a90:	mov	x0, x2
  406a94:	bl	401ff0 <bfd_openw@plt>
  406a98:	str	x0, [sp, #72]
  406a9c:	ldr	x0, [sp, #72]
  406aa0:	cmp	x0, #0x0
  406aa4:	b.ne	406ac4 <ferror@plt+0x48e4>  // b.any
  406aa8:	ldr	x0, [sp, #96]
  406aac:	ldr	x0, [x0]
  406ab0:	bl	406118 <ferror@plt+0x3f38>
  406ab4:	ldr	x0, [sp, #96]
  406ab8:	mov	w1, #0x1                   	// #1
  406abc:	str	w1, [x0, #8]
  406ac0:	b	406ba8 <ferror@plt+0x49c8>
  406ac4:	mov	w1, #0x1                   	// #1
  406ac8:	ldr	x0, [sp, #72]
  406acc:	bl	401f10 <bfd_set_format@plt>
  406ad0:	cmp	w0, #0x0
  406ad4:	b.ne	406b00 <ferror@plt+0x4920>  // b.any
  406ad8:	bl	401e60 <bfd_get_error@plt>
  406adc:	cmp	w0, #0x5
  406ae0:	b.eq	406ba8 <ferror@plt+0x49c8>  // b.none
  406ae4:	ldr	x0, [sp, #56]
  406ae8:	ldr	x0, [x0]
  406aec:	bl	406118 <ferror@plt+0x3f38>
  406af0:	ldr	x0, [sp, #96]
  406af4:	mov	w1, #0x1                   	// #1
  406af8:	str	w1, [x0, #8]
  406afc:	b	406ba8 <ferror@plt+0x49c8>
  406b00:	mov	w0, #0x2                   	// #2
  406b04:	str	w0, [sp, #108]
  406b08:	b	406b9c <ferror@plt+0x49bc>
  406b0c:	ldr	x0, [sp, #72]
  406b10:	ldr	x0, [x0, #8]
  406b14:	ldr	x3, [x0, #656]
  406b18:	mov	x2, #0x0                   	// #0
  406b1c:	ldr	w1, [sp, #108]
  406b20:	ldr	x0, [sp, #72]
  406b24:	blr	x3
  406b28:	cmp	w0, #0x0
  406b2c:	b.eq	406b90 <ferror@plt+0x49b0>  // b.none
  406b30:	mov	x1, #0x0                   	// #0
  406b34:	ldr	w0, [sp, #108]
  406b38:	bl	401fb0 <bfd_printable_arch_mach@plt>
  406b3c:	mov	x1, x0
  406b40:	adrp	x0, 409000 <ferror@plt+0x6e20>
  406b44:	add	x0, x0, #0xed0
  406b48:	bl	402120 <printf@plt>
  406b4c:	ldr	x0, [sp, #96]
  406b50:	ldr	x2, [x0, #24]
  406b54:	ldr	x0, [sp, #96]
  406b58:	ldr	w0, [x0, #12]
  406b5c:	sxtw	x1, w0
  406b60:	mov	x0, x1
  406b64:	lsl	x0, x0, #1
  406b68:	add	x0, x0, x1
  406b6c:	lsl	x0, x0, #5
  406b70:	sub	x0, x0, #0x60
  406b74:	add	x1, x2, x0
  406b78:	ldr	w0, [sp, #108]
  406b7c:	sub	w0, w0, #0x2
  406b80:	mov	w0, w0
  406b84:	add	x0, x1, x0
  406b88:	mov	w1, #0x1                   	// #1
  406b8c:	strb	w1, [x0, #8]
  406b90:	ldr	w0, [sp, #108]
  406b94:	add	w0, w0, #0x1
  406b98:	str	w0, [sp, #108]
  406b9c:	ldr	w0, [sp, #108]
  406ba0:	cmp	w0, #0x58
  406ba4:	b.ls	406b0c <ferror@plt+0x492c>  // b.plast
  406ba8:	ldr	x0, [sp, #72]
  406bac:	cmp	x0, #0x0
  406bb0:	b.eq	406bbc <ferror@plt+0x49dc>  // b.none
  406bb4:	ldr	x0, [sp, #72]
  406bb8:	bl	401f60 <bfd_close_all_done@plt>
  406bbc:	ldr	x0, [sp, #96]
  406bc0:	ldr	w0, [x0, #8]
  406bc4:	ldp	x19, x20, [sp, #16]
  406bc8:	ldr	x21, [sp, #32]
  406bcc:	ldp	x29, x30, [sp], #112
  406bd0:	ret
  406bd4:	stp	x29, x30, [sp, #-32]!
  406bd8:	mov	x29, sp
  406bdc:	str	x0, [sp, #24]
  406be0:	mov	x0, #0x0                   	// #0
  406be4:	bl	408840 <ferror@plt+0x6660>
  406be8:	mov	x1, x0
  406bec:	ldr	x0, [sp, #24]
  406bf0:	str	x1, [x0]
  406bf4:	ldr	x0, [sp, #24]
  406bf8:	str	wzr, [x0, #8]
  406bfc:	ldr	x0, [sp, #24]
  406c00:	str	wzr, [x0, #12]
  406c04:	ldr	x0, [sp, #24]
  406c08:	str	xzr, [x0, #16]
  406c0c:	ldr	x0, [sp, #24]
  406c10:	str	xzr, [x0, #24]
  406c14:	ldr	x1, [sp, #24]
  406c18:	adrp	x0, 406000 <ferror@plt+0x3e20>
  406c1c:	add	x0, x0, #0x900
  406c20:	bl	401fd0 <bfd_iterate_over_targets@plt>
  406c24:	ldr	x0, [sp, #24]
  406c28:	ldr	x0, [x0]
  406c2c:	bl	402190 <unlink@plt>
  406c30:	ldr	x0, [sp, #24]
  406c34:	ldr	x0, [x0]
  406c38:	bl	401fe0 <free@plt>
  406c3c:	nop
  406c40:	ldp	x29, x30, [sp], #32
  406c44:	ret
  406c48:	stp	x29, x30, [sp, #-48]!
  406c4c:	mov	x29, sp
  406c50:	str	x19, [sp, #16]
  406c54:	str	w0, [sp, #44]
  406c58:	str	w1, [sp, #40]
  406c5c:	str	x2, [sp, #32]
  406c60:	b	406cbc <ferror@plt+0x4adc>
  406c64:	ldr	w19, [sp, #40]
  406c68:	ldr	x0, [sp, #32]
  406c6c:	ldr	x2, [x0, #24]
  406c70:	ldrsw	x1, [sp, #44]
  406c74:	mov	x0, x1
  406c78:	lsl	x0, x0, #1
  406c7c:	add	x0, x0, x1
  406c80:	lsl	x0, x0, #5
  406c84:	add	x0, x2, x0
  406c88:	ldr	x0, [x0]
  406c8c:	bl	401cd0 <strlen@plt>
  406c90:	sub	w0, w19, w0
  406c94:	sub	w0, w0, #0x1
  406c98:	str	w0, [sp, #40]
  406c9c:	ldr	w0, [sp, #40]
  406ca0:	cmp	w0, #0x0
  406ca4:	b.ge	406cb0 <ferror@plt+0x4ad0>  // b.tcont
  406ca8:	ldr	w0, [sp, #44]
  406cac:	b	406cd4 <ferror@plt+0x4af4>
  406cb0:	ldr	w0, [sp, #44]
  406cb4:	add	w0, w0, #0x1
  406cb8:	str	w0, [sp, #44]
  406cbc:	ldr	x0, [sp, #32]
  406cc0:	ldr	w0, [x0, #12]
  406cc4:	ldr	w1, [sp, #44]
  406cc8:	cmp	w1, w0
  406ccc:	b.lt	406c64 <ferror@plt+0x4a84>  // b.tstop
  406cd0:	ldr	w0, [sp, #44]
  406cd4:	ldr	x19, [sp, #16]
  406cd8:	ldp	x29, x30, [sp], #48
  406cdc:	ret
  406ce0:	stp	x29, x30, [sp, #-32]!
  406ce4:	mov	x29, sp
  406ce8:	str	w0, [sp, #28]
  406cec:	str	w1, [sp, #24]
  406cf0:	str	x2, [sp, #16]
  406cf4:	b	406d38 <ferror@plt+0x4b58>
  406cf8:	ldr	x0, [sp, #16]
  406cfc:	ldr	x2, [x0, #24]
  406d00:	ldr	w0, [sp, #28]
  406d04:	add	w1, w0, #0x1
  406d08:	str	w1, [sp, #28]
  406d0c:	sxtw	x1, w0
  406d10:	mov	x0, x1
  406d14:	lsl	x0, x0, #1
  406d18:	add	x0, x0, x1
  406d1c:	lsl	x0, x0, #5
  406d20:	add	x0, x2, x0
  406d24:	ldr	x0, [x0]
  406d28:	mov	x1, x0
  406d2c:	adrp	x0, 409000 <ferror@plt+0x6e20>
  406d30:	add	x0, x0, #0xed8
  406d34:	bl	402120 <printf@plt>
  406d38:	ldr	w1, [sp, #28]
  406d3c:	ldr	w0, [sp, #24]
  406d40:	cmp	w1, w0
  406d44:	b.ne	406cf8 <ferror@plt+0x4b18>  // b.any
  406d48:	nop
  406d4c:	nop
  406d50:	ldp	x29, x30, [sp], #32
  406d54:	ret
  406d58:	stp	x29, x30, [sp, #-64]!
  406d5c:	mov	x29, sp
  406d60:	str	w0, [sp, #44]
  406d64:	str	w1, [sp, #40]
  406d68:	str	w2, [sp, #36]
  406d6c:	str	x3, [sp, #24]
  406d70:	b	406e60 <ferror@plt+0x4c80>
  406d74:	ldr	x0, [sp, #24]
  406d78:	ldr	x2, [x0, #24]
  406d7c:	ldrsw	x1, [sp, #44]
  406d80:	mov	x0, x1
  406d84:	lsl	x0, x0, #1
  406d88:	add	x0, x0, x1
  406d8c:	lsl	x0, x0, #5
  406d90:	add	x1, x2, x0
  406d94:	ldr	w0, [sp, #36]
  406d98:	sub	w0, w0, #0x2
  406d9c:	mov	w0, w0
  406da0:	add	x0, x1, x0
  406da4:	ldrb	w0, [x0, #8]
  406da8:	cmp	w0, #0x0
  406dac:	b.eq	406df0 <ferror@plt+0x4c10>  // b.none
  406db0:	ldr	x0, [sp, #24]
  406db4:	ldr	x2, [x0, #24]
  406db8:	ldrsw	x1, [sp, #44]
  406dbc:	mov	x0, x1
  406dc0:	lsl	x0, x0, #1
  406dc4:	add	x0, x0, x1
  406dc8:	lsl	x0, x0, #5
  406dcc:	add	x0, x2, x0
  406dd0:	ldr	x2, [x0]
  406dd4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  406dd8:	add	x0, x0, #0x780
  406ddc:	ldr	x0, [x0]
  406de0:	mov	x1, x0
  406de4:	mov	x0, x2
  406de8:	bl	401ce0 <fputs@plt>
  406dec:	b	406e3c <ferror@plt+0x4c5c>
  406df0:	ldr	x0, [sp, #24]
  406df4:	ldr	x2, [x0, #24]
  406df8:	ldrsw	x1, [sp, #44]
  406dfc:	mov	x0, x1
  406e00:	lsl	x0, x0, #1
  406e04:	add	x0, x0, x1
  406e08:	lsl	x0, x0, #5
  406e0c:	add	x0, x2, x0
  406e10:	ldr	x0, [x0]
  406e14:	bl	401cd0 <strlen@plt>
  406e18:	str	w0, [sp, #60]
  406e1c:	b	406e28 <ferror@plt+0x4c48>
  406e20:	mov	w0, #0x2d                  	// #45
  406e24:	bl	402170 <putchar@plt>
  406e28:	ldr	w0, [sp, #60]
  406e2c:	sub	w1, w0, #0x1
  406e30:	str	w1, [sp, #60]
  406e34:	cmp	w0, #0x0
  406e38:	b.ne	406e20 <ferror@plt+0x4c40>  // b.any
  406e3c:	ldr	w0, [sp, #44]
  406e40:	add	w0, w0, #0x1
  406e44:	str	w0, [sp, #44]
  406e48:	ldr	w1, [sp, #44]
  406e4c:	ldr	w0, [sp, #40]
  406e50:	cmp	w1, w0
  406e54:	b.eq	406e60 <ferror@plt+0x4c80>  // b.none
  406e58:	mov	w0, #0x20                  	// #32
  406e5c:	bl	402170 <putchar@plt>
  406e60:	ldr	w1, [sp, #44]
  406e64:	ldr	w0, [sp, #40]
  406e68:	cmp	w1, w0
  406e6c:	b.ne	406d74 <ferror@plt+0x4b94>  // b.any
  406e70:	nop
  406e74:	nop
  406e78:	ldp	x29, x30, [sp], #64
  406e7c:	ret
  406e80:	stp	x29, x30, [sp, #-80]!
  406e84:	mov	x29, sp
  406e88:	str	x0, [sp, #24]
  406e8c:	str	wzr, [sp, #64]
  406e90:	mov	w0, #0x2                   	// #2
  406e94:	str	w0, [sp, #68]
  406e98:	b	406edc <ferror@plt+0x4cfc>
  406e9c:	mov	x1, #0x0                   	// #0
  406ea0:	ldr	w0, [sp, #68]
  406ea4:	bl	401fb0 <bfd_printable_arch_mach@plt>
  406ea8:	str	x0, [sp, #40]
  406eac:	ldr	x0, [sp, #40]
  406eb0:	bl	401cd0 <strlen@plt>
  406eb4:	str	w0, [sp, #36]
  406eb8:	ldr	w1, [sp, #36]
  406ebc:	ldr	w0, [sp, #64]
  406ec0:	cmp	w1, w0
  406ec4:	b.le	406ed0 <ferror@plt+0x4cf0>
  406ec8:	ldr	w0, [sp, #36]
  406ecc:	str	w0, [sp, #64]
  406ed0:	ldr	w0, [sp, #68]
  406ed4:	add	w0, w0, #0x1
  406ed8:	str	w0, [sp, #68]
  406edc:	ldr	w0, [sp, #68]
  406ee0:	cmp	w0, #0x58
  406ee4:	b.ls	406e9c <ferror@plt+0x4cbc>  // b.plast
  406ee8:	str	wzr, [sp, #76]
  406eec:	adrp	x0, 409000 <ferror@plt+0x6e20>
  406ef0:	add	x0, x0, #0xee0
  406ef4:	bl	402160 <getenv@plt>
  406ef8:	str	x0, [sp, #56]
  406efc:	ldr	x0, [sp, #56]
  406f00:	cmp	x0, #0x0
  406f04:	b.eq	406f14 <ferror@plt+0x4d34>  // b.none
  406f08:	ldr	x0, [sp, #56]
  406f0c:	bl	401df0 <atoi@plt>
  406f10:	str	w0, [sp, #76]
  406f14:	ldr	w0, [sp, #76]
  406f18:	cmp	w0, #0x0
  406f1c:	b.ne	406f28 <ferror@plt+0x4d48>  // b.any
  406f20:	mov	w0, #0x50                  	// #80
  406f24:	str	w0, [sp, #76]
  406f28:	str	wzr, [sp, #72]
  406f2c:	b	407018 <ferror@plt+0x4e38>
  406f30:	ldr	w1, [sp, #76]
  406f34:	ldr	w0, [sp, #64]
  406f38:	sub	w0, w1, w0
  406f3c:	sub	w0, w0, #0x1
  406f40:	ldr	x2, [sp, #24]
  406f44:	mov	w1, w0
  406f48:	ldr	w0, [sp, #72]
  406f4c:	bl	406c48 <ferror@plt+0x4a68>
  406f50:	str	w0, [sp, #52]
  406f54:	ldr	w0, [sp, #64]
  406f58:	add	w1, w0, #0x1
  406f5c:	adrp	x0, 409000 <ferror@plt+0x6e20>
  406f60:	add	x2, x0, #0xee8
  406f64:	adrp	x0, 409000 <ferror@plt+0x6e20>
  406f68:	add	x0, x0, #0xef0
  406f6c:	bl	402120 <printf@plt>
  406f70:	ldr	x2, [sp, #24]
  406f74:	ldr	w1, [sp, #52]
  406f78:	ldr	w0, [sp, #72]
  406f7c:	bl	406ce0 <ferror@plt+0x4b00>
  406f80:	mov	w0, #0xa                   	// #10
  406f84:	bl	402170 <putchar@plt>
  406f88:	mov	w0, #0x2                   	// #2
  406f8c:	str	w0, [sp, #68]
  406f90:	b	407004 <ferror@plt+0x4e24>
  406f94:	mov	x1, #0x0                   	// #0
  406f98:	ldr	w0, [sp, #68]
  406f9c:	bl	401fb0 <bfd_printable_arch_mach@plt>
  406fa0:	mov	x2, x0
  406fa4:	adrp	x0, 409000 <ferror@plt+0x6e20>
  406fa8:	add	x1, x0, #0xef8
  406fac:	mov	x0, x2
  406fb0:	bl	401fa0 <strcmp@plt>
  406fb4:	cmp	w0, #0x0
  406fb8:	b.eq	406ff8 <ferror@plt+0x4e18>  // b.none
  406fbc:	mov	x1, #0x0                   	// #0
  406fc0:	ldr	w0, [sp, #68]
  406fc4:	bl	401fb0 <bfd_printable_arch_mach@plt>
  406fc8:	mov	x2, x0
  406fcc:	ldr	w1, [sp, #64]
  406fd0:	adrp	x0, 409000 <ferror@plt+0x6e20>
  406fd4:	add	x0, x0, #0xf08
  406fd8:	bl	402120 <printf@plt>
  406fdc:	ldr	x3, [sp, #24]
  406fe0:	ldr	w2, [sp, #68]
  406fe4:	ldr	w1, [sp, #52]
  406fe8:	ldr	w0, [sp, #72]
  406fec:	bl	406d58 <ferror@plt+0x4b78>
  406ff0:	mov	w0, #0xa                   	// #10
  406ff4:	bl	402170 <putchar@plt>
  406ff8:	ldr	w0, [sp, #68]
  406ffc:	add	w0, w0, #0x1
  407000:	str	w0, [sp, #68]
  407004:	ldr	w0, [sp, #68]
  407008:	cmp	w0, #0x58
  40700c:	b.ls	406f94 <ferror@plt+0x4db4>  // b.plast
  407010:	ldr	w0, [sp, #52]
  407014:	str	w0, [sp, #72]
  407018:	ldr	x0, [sp, #24]
  40701c:	ldr	w0, [x0, #12]
  407020:	ldr	w1, [sp, #72]
  407024:	cmp	w1, w0
  407028:	b.lt	406f30 <ferror@plt+0x4d50>  // b.tstop
  40702c:	nop
  407030:	nop
  407034:	ldp	x29, x30, [sp], #80
  407038:	ret
  40703c:	stp	x29, x30, [sp, #-48]!
  407040:	mov	x29, sp
  407044:	adrp	x0, 409000 <ferror@plt+0x6e20>
  407048:	add	x0, x0, #0xf10
  40704c:	bl	4021a0 <gettext@plt>
  407050:	mov	x2, x0
  407054:	adrp	x0, 409000 <ferror@plt+0x6e20>
  407058:	add	x1, x0, #0xf30
  40705c:	mov	x0, x2
  407060:	bl	402120 <printf@plt>
  407064:	add	x0, sp, #0x10
  407068:	bl	406bd4 <ferror@plt+0x49f4>
  40706c:	ldr	w0, [sp, #24]
  407070:	cmp	w0, #0x0
  407074:	b.ne	407080 <ferror@plt+0x4ea0>  // b.any
  407078:	add	x0, sp, #0x10
  40707c:	bl	406e80 <ferror@plt+0x4ca0>
  407080:	ldr	w0, [sp, #24]
  407084:	ldp	x29, x30, [sp], #48
  407088:	ret
  40708c:	stp	x29, x30, [sp, #-256]!
  407090:	mov	x29, sp
  407094:	str	x0, [sp, #40]
  407098:	str	x1, [sp, #32]
  40709c:	str	w2, [sp, #28]
  4070a0:	str	w3, [sp, #24]
  4070a4:	ldr	w0, [sp, #28]
  4070a8:	cmp	w0, #0x0
  4070ac:	b.eq	407198 <ferror@plt+0x4fb8>  // b.none
  4070b0:	ldr	x0, [sp, #32]
  4070b4:	ldr	x0, [x0, #8]
  4070b8:	ldr	x2, [x0, #480]
  4070bc:	add	x0, sp, #0x70
  4070c0:	mov	x1, x0
  4070c4:	ldr	x0, [sp, #32]
  4070c8:	blr	x2
  4070cc:	cmp	w0, #0x0
  4070d0:	b.ne	407198 <ferror@plt+0x4fb8>  // b.any
  4070d4:	ldr	x0, [sp, #200]
  4070d8:	str	x0, [sp, #88]
  4070dc:	add	x0, sp, #0x58
  4070e0:	bl	401db0 <ctime@plt>
  4070e4:	str	x0, [sp, #248]
  4070e8:	ldr	x0, [sp, #248]
  4070ec:	cmp	x0, #0x0
  4070f0:	b.ne	407110 <ferror@plt+0x4f30>  // b.any
  4070f4:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4070f8:	add	x0, x0, #0xf48
  4070fc:	bl	4021a0 <gettext@plt>
  407100:	mov	x1, x0
  407104:	add	x0, sp, #0x30
  407108:	bl	401d60 <sprintf@plt>
  40710c:	b	40713c <ferror@plt+0x4f5c>
  407110:	ldr	x0, [sp, #248]
  407114:	add	x1, x0, #0x4
  407118:	ldr	x0, [sp, #248]
  40711c:	add	x0, x0, #0x14
  407120:	add	x4, sp, #0x30
  407124:	mov	x3, x0
  407128:	mov	x2, x1
  40712c:	adrp	x0, 409000 <ferror@plt+0x6e20>
  407130:	add	x1, x0, #0xf60
  407134:	mov	x0, x4
  407138:	bl	401d60 <sprintf@plt>
  40713c:	ldr	w0, [sp, #128]
  407140:	mov	w0, w0
  407144:	add	x1, sp, #0x60
  407148:	bl	407794 <ferror@plt+0x55b4>
  40714c:	strb	wzr, [sp, #106]
  407150:	ldr	x0, [sp, #160]
  407154:	str	x0, [sp, #240]
  407158:	add	x0, sp, #0x60
  40715c:	add	x0, x0, #0x1
  407160:	ldr	w1, [sp, #136]
  407164:	mov	w1, w1
  407168:	ldr	w2, [sp, #140]
  40716c:	mov	w2, w2
  407170:	add	x3, sp, #0x30
  407174:	mov	x6, x3
  407178:	ldr	x5, [sp, #240]
  40717c:	mov	x4, x2
  407180:	mov	x3, x1
  407184:	mov	x2, x0
  407188:	adrp	x0, 409000 <ferror@plt+0x6e20>
  40718c:	add	x1, x0, #0xf70
  407190:	ldr	x0, [sp, #40]
  407194:	bl	4021b0 <fprintf@plt>
  407198:	ldr	x0, [sp, #32]
  40719c:	bl	4060e0 <ferror@plt+0x3f00>
  4071a0:	ldr	x1, [sp, #40]
  4071a4:	bl	401ce0 <fputs@plt>
  4071a8:	ldr	w0, [sp, #24]
  4071ac:	cmp	w0, #0x0
  4071b0:	b.eq	407230 <ferror@plt+0x5050>  // b.none
  4071b4:	ldr	x0, [sp, #32]
  4071b8:	bl	4060f8 <ferror@plt+0x3f18>
  4071bc:	cmp	w0, #0x0
  4071c0:	b.eq	4071f4 <ferror@plt+0x5014>  // b.none
  4071c4:	ldr	x0, [sp, #32]
  4071c8:	ldr	x0, [x0, #96]
  4071cc:	cmp	x0, #0x0
  4071d0:	b.eq	4071f4 <ferror@plt+0x5014>  // b.none
  4071d4:	ldr	x0, [sp, #32]
  4071d8:	ldr	x0, [x0, #96]
  4071dc:	mov	x2, x0
  4071e0:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4071e4:	add	x1, x0, #0xf88
  4071e8:	ldr	x0, [sp, #40]
  4071ec:	bl	4021b0 <fprintf@plt>
  4071f0:	b	407230 <ferror@plt+0x5050>
  4071f4:	ldr	x0, [sp, #32]
  4071f8:	bl	4060f8 <ferror@plt+0x3f18>
  4071fc:	cmp	w0, #0x0
  407200:	b.ne	407230 <ferror@plt+0x5050>  // b.any
  407204:	ldr	x0, [sp, #32]
  407208:	ldr	x0, [x0, #88]
  40720c:	cmp	x0, #0x0
  407210:	b.eq	407230 <ferror@plt+0x5050>  // b.none
  407214:	ldr	x0, [sp, #32]
  407218:	ldr	x0, [x0, #88]
  40721c:	mov	x2, x0
  407220:	adrp	x0, 409000 <ferror@plt+0x6e20>
  407224:	add	x1, x0, #0xf88
  407228:	ldr	x0, [sp, #40]
  40722c:	bl	4021b0 <fprintf@plt>
  407230:	ldr	x1, [sp, #40]
  407234:	mov	w0, #0xa                   	// #10
  407238:	bl	401d80 <fputc@plt>
  40723c:	nop
  407240:	ldp	x29, x30, [sp], #256
  407244:	ret
  407248:	stp	x29, x30, [sp, #-64]!
  40724c:	mov	x29, sp
  407250:	str	x0, [sp, #24]
  407254:	mov	w1, #0x2f                  	// #47
  407258:	ldr	x0, [sp, #24]
  40725c:	bl	401ef0 <strrchr@plt>
  407260:	str	x0, [sp, #40]
  407264:	ldr	x0, [sp, #40]
  407268:	cmp	x0, #0x0
  40726c:	b.eq	4072c0 <ferror@plt+0x50e0>  // b.none
  407270:	ldr	x1, [sp, #40]
  407274:	ldr	x0, [sp, #24]
  407278:	sub	x0, x1, x0
  40727c:	str	x0, [sp, #48]
  407280:	ldr	x0, [sp, #48]
  407284:	add	x0, x0, #0xb
  407288:	bl	401e80 <xmalloc@plt>
  40728c:	str	x0, [sp, #56]
  407290:	ldr	x2, [sp, #48]
  407294:	ldr	x1, [sp, #24]
  407298:	ldr	x0, [sp, #56]
  40729c:	bl	401c90 <memcpy@plt>
  4072a0:	ldr	x0, [sp, #48]
  4072a4:	add	x1, x0, #0x1
  4072a8:	str	x1, [sp, #48]
  4072ac:	ldr	x1, [sp, #56]
  4072b0:	add	x0, x1, x0
  4072b4:	mov	w1, #0x2f                  	// #47
  4072b8:	strb	w1, [x0]
  4072bc:	b	4072d0 <ferror@plt+0x50f0>
  4072c0:	mov	x0, #0x9                   	// #9
  4072c4:	bl	401e80 <xmalloc@plt>
  4072c8:	str	x0, [sp, #56]
  4072cc:	str	xzr, [sp, #48]
  4072d0:	ldr	x1, [sp, #56]
  4072d4:	ldr	x0, [sp, #48]
  4072d8:	add	x3, x1, x0
  4072dc:	mov	x2, #0x9                   	// #9
  4072e0:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4072e4:	add	x1, x0, #0xf90
  4072e8:	mov	x0, x3
  4072ec:	bl	401c90 <memcpy@plt>
  4072f0:	ldr	x0, [sp, #56]
  4072f4:	ldp	x29, x30, [sp], #64
  4072f8:	ret
  4072fc:	stp	x29, x30, [sp, #-48]!
  407300:	mov	x29, sp
  407304:	str	x0, [sp, #24]
  407308:	ldr	x0, [sp, #24]
  40730c:	bl	407248 <ferror@plt+0x5068>
  407310:	str	x0, [sp, #40]
  407314:	ldr	x0, [sp, #40]
  407318:	bl	402060 <mkstemp@plt>
  40731c:	str	w0, [sp, #36]
  407320:	ldr	w0, [sp, #36]
  407324:	cmn	w0, #0x1
  407328:	b.ne	40733c <ferror@plt+0x515c>  // b.any
  40732c:	ldr	x0, [sp, #40]
  407330:	bl	401fe0 <free@plt>
  407334:	mov	x0, #0x0                   	// #0
  407338:	b	407348 <ferror@plt+0x5168>
  40733c:	ldr	w0, [sp, #36]
  407340:	bl	401ee0 <close@plt>
  407344:	ldr	x0, [sp, #40]
  407348:	ldp	x29, x30, [sp], #48
  40734c:	ret
  407350:	stp	x29, x30, [sp, #-48]!
  407354:	mov	x29, sp
  407358:	str	x0, [sp, #24]
  40735c:	ldr	x0, [sp, #24]
  407360:	bl	407248 <ferror@plt+0x5068>
  407364:	str	x0, [sp, #40]
  407368:	ldr	x0, [sp, #40]
  40736c:	bl	401f20 <mkdtemp@plt>
  407370:	ldp	x29, x30, [sp], #48
  407374:	ret
  407378:	stp	x29, x30, [sp, #-48]!
  40737c:	mov	x29, sp
  407380:	str	x0, [sp, #24]
  407384:	str	x1, [sp, #16]
  407388:	add	x0, sp, #0x20
  40738c:	mov	w2, #0x0                   	// #0
  407390:	mov	x1, x0
  407394:	ldr	x0, [sp, #24]
  407398:	bl	401cf0 <bfd_scan_vma@plt>
  40739c:	str	x0, [sp, #40]
  4073a0:	ldr	x0, [sp, #32]
  4073a4:	ldrb	w0, [x0]
  4073a8:	cmp	w0, #0x0
  4073ac:	b.eq	4073c8 <ferror@plt+0x51e8>  // b.none
  4073b0:	adrp	x0, 409000 <ferror@plt+0x6e20>
  4073b4:	add	x0, x0, #0xfa0
  4073b8:	bl	4021a0 <gettext@plt>
  4073bc:	ldr	x2, [sp, #24]
  4073c0:	ldr	x1, [sp, #16]
  4073c4:	bl	4064ac <ferror@plt+0x42cc>
  4073c8:	ldr	x0, [sp, #40]
  4073cc:	ldp	x29, x30, [sp], #48
  4073d0:	ret
  4073d4:	stp	x29, x30, [sp, #-176]!
  4073d8:	mov	x29, sp
  4073dc:	str	x19, [sp, #16]
  4073e0:	str	x0, [sp, #40]
  4073e4:	ldr	x0, [sp, #40]
  4073e8:	cmp	x0, #0x0
  4073ec:	b.ne	4073f8 <ferror@plt+0x5218>  // b.any
  4073f0:	mov	x0, #0xffffffffffffffff    	// #-1
  4073f4:	b	4074e8 <ferror@plt+0x5308>
  4073f8:	add	x0, sp, #0x30
  4073fc:	mov	x1, x0
  407400:	ldr	x0, [sp, #40]
  407404:	bl	4088e8 <ferror@plt+0x6708>
  407408:	cmp	w0, #0x0
  40740c:	b.ge	407468 <ferror@plt+0x5288>  // b.tcont
  407410:	bl	402150 <__errno_location@plt>
  407414:	ldr	w0, [x0]
  407418:	cmp	w0, #0x2
  40741c:	b.ne	407438 <ferror@plt+0x5258>  // b.any
  407420:	adrp	x0, 409000 <ferror@plt+0x6e20>
  407424:	add	x0, x0, #0xfb8
  407428:	bl	4021a0 <gettext@plt>
  40742c:	ldr	x1, [sp, #40]
  407430:	bl	40654c <ferror@plt+0x436c>
  407434:	b	4074e4 <ferror@plt+0x5304>
  407438:	adrp	x0, 409000 <ferror@plt+0x6e20>
  40743c:	add	x0, x0, #0xfd0
  407440:	bl	4021a0 <gettext@plt>
  407444:	mov	x19, x0
  407448:	bl	402150 <__errno_location@plt>
  40744c:	ldr	w0, [x0]
  407450:	bl	401ed0 <strerror@plt>
  407454:	mov	x2, x0
  407458:	ldr	x1, [sp, #40]
  40745c:	mov	x0, x19
  407460:	bl	40654c <ferror@plt+0x436c>
  407464:	b	4074e4 <ferror@plt+0x5304>
  407468:	ldr	w0, [sp, #64]
  40746c:	and	w0, w0, #0xf000
  407470:	cmp	w0, #0x4, lsl #12
  407474:	b.ne	407490 <ferror@plt+0x52b0>  // b.any
  407478:	adrp	x0, 40a000 <ferror@plt+0x7e20>
  40747c:	add	x0, x0, #0x0
  407480:	bl	4021a0 <gettext@plt>
  407484:	ldr	x1, [sp, #40]
  407488:	bl	40654c <ferror@plt+0x436c>
  40748c:	b	4074e4 <ferror@plt+0x5304>
  407490:	ldr	w0, [sp, #64]
  407494:	and	w0, w0, #0xf000
  407498:	cmp	w0, #0x8, lsl #12
  40749c:	b.eq	4074b8 <ferror@plt+0x52d8>  // b.none
  4074a0:	adrp	x0, 40a000 <ferror@plt+0x7e20>
  4074a4:	add	x0, x0, #0x20
  4074a8:	bl	4021a0 <gettext@plt>
  4074ac:	ldr	x1, [sp, #40]
  4074b0:	bl	40654c <ferror@plt+0x436c>
  4074b4:	b	4074e4 <ferror@plt+0x5304>
  4074b8:	ldr	x0, [sp, #96]
  4074bc:	cmp	x0, #0x0
  4074c0:	b.ge	4074dc <ferror@plt+0x52fc>  // b.tcont
  4074c4:	adrp	x0, 40a000 <ferror@plt+0x7e20>
  4074c8:	add	x0, x0, #0x48
  4074cc:	bl	4021a0 <gettext@plt>
  4074d0:	ldr	x1, [sp, #40]
  4074d4:	bl	40654c <ferror@plt+0x436c>
  4074d8:	b	4074e4 <ferror@plt+0x5304>
  4074dc:	ldr	x0, [sp, #96]
  4074e0:	b	4074e8 <ferror@plt+0x5308>
  4074e4:	mov	x0, #0xffffffffffffffff    	// #-1
  4074e8:	ldr	x19, [sp, #16]
  4074ec:	ldp	x29, x30, [sp], #176
  4074f0:	ret
  4074f4:	stp	x29, x30, [sp, #-64]!
  4074f8:	mov	x29, sp
  4074fc:	stp	x19, x20, [sp, #16]
  407500:	str	x0, [sp, #40]
  407504:	ldr	x0, [sp, #40]
  407508:	cmp	x0, #0x0
  40750c:	b.ne	407530 <ferror@plt+0x5350>  // b.any
  407510:	adrp	x0, 40a000 <ferror@plt+0x7e20>
  407514:	add	x3, x0, #0xb8
  407518:	mov	w2, #0x281                 	// #641
  40751c:	adrp	x0, 40a000 <ferror@plt+0x7e20>
  407520:	add	x1, x0, #0x88
  407524:	adrp	x0, 40a000 <ferror@plt+0x7e20>
  407528:	add	x0, x0, #0xa0
  40752c:	bl	402140 <__assert_fail@plt>
  407530:	ldr	x0, [sp, #40]
  407534:	ldr	x0, [x0, #208]
  407538:	cmp	x0, #0x0
  40753c:	b.eq	407554 <ferror@plt+0x5374>  // b.none
  407540:	ldr	x0, [sp, #40]
  407544:	ldr	x0, [x0, #208]
  407548:	bl	4060f8 <ferror@plt+0x3f18>
  40754c:	cmp	w0, #0x0
  407550:	b.eq	407560 <ferror@plt+0x5380>  // b.none
  407554:	ldr	x0, [sp, #40]
  407558:	bl	4060e0 <ferror@plt+0x3f00>
  40755c:	b	40764c <ferror@plt+0x546c>
  407560:	ldr	x0, [sp, #40]
  407564:	ldr	x0, [x0, #208]
  407568:	bl	4060e0 <ferror@plt+0x3f00>
  40756c:	bl	401cd0 <strlen@plt>
  407570:	mov	x19, x0
  407574:	ldr	x0, [sp, #40]
  407578:	bl	4060e0 <ferror@plt+0x3f00>
  40757c:	bl	401cd0 <strlen@plt>
  407580:	add	x0, x19, x0
  407584:	add	x0, x0, #0x3
  407588:	str	x0, [sp, #56]
  40758c:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  407590:	add	x0, x0, #0xcc8
  407594:	ldr	x0, [x0]
  407598:	ldr	x1, [sp, #56]
  40759c:	cmp	x1, x0
  4075a0:	b.ls	407604 <ferror@plt+0x5424>  // b.plast
  4075a4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4075a8:	add	x0, x0, #0xcc8
  4075ac:	ldr	x0, [x0]
  4075b0:	cmp	x0, #0x0
  4075b4:	b.eq	4075c8 <ferror@plt+0x53e8>  // b.none
  4075b8:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4075bc:	add	x0, x0, #0xcd0
  4075c0:	ldr	x0, [x0]
  4075c4:	bl	401fe0 <free@plt>
  4075c8:	ldr	x0, [sp, #56]
  4075cc:	lsr	x1, x0, #1
  4075d0:	ldr	x0, [sp, #56]
  4075d4:	add	x1, x1, x0
  4075d8:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4075dc:	add	x0, x0, #0xcc8
  4075e0:	str	x1, [x0]
  4075e4:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4075e8:	add	x0, x0, #0xcc8
  4075ec:	ldr	x0, [x0]
  4075f0:	bl	401e80 <xmalloc@plt>
  4075f4:	mov	x1, x0
  4075f8:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4075fc:	add	x0, x0, #0xcd0
  407600:	str	x1, [x0]
  407604:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  407608:	add	x0, x0, #0xcd0
  40760c:	ldr	x19, [x0]
  407610:	ldr	x0, [sp, #40]
  407614:	ldr	x0, [x0, #208]
  407618:	bl	4060e0 <ferror@plt+0x3f00>
  40761c:	mov	x20, x0
  407620:	ldr	x0, [sp, #40]
  407624:	bl	4060e0 <ferror@plt+0x3f00>
  407628:	mov	x3, x0
  40762c:	mov	x2, x20
  407630:	adrp	x0, 40a000 <ferror@plt+0x7e20>
  407634:	add	x1, x0, #0xb0
  407638:	mov	x0, x19
  40763c:	bl	401d60 <sprintf@plt>
  407640:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  407644:	add	x0, x0, #0xcd0
  407648:	ldr	x0, [x0]
  40764c:	ldp	x19, x20, [sp, #16]
  407650:	ldp	x29, x30, [sp], #64
  407654:	ret
  407658:	sub	sp, sp, #0x20
  40765c:	str	x0, [sp, #8]
  407660:	ldr	x0, [sp, #8]
  407664:	str	x0, [sp, #24]
  407668:	ldr	x0, [sp, #24]
  40766c:	ldrb	w0, [x0]
  407670:	cmp	w0, #0x2f
  407674:	b.ne	40772c <ferror@plt+0x554c>  // b.any
  407678:	mov	w0, #0x0                   	// #0
  40767c:	b	407740 <ferror@plt+0x5560>
  407680:	ldr	x0, [sp, #24]
  407684:	ldrb	w0, [x0]
  407688:	cmp	w0, #0x2e
  40768c:	b.ne	4076ec <ferror@plt+0x550c>  // b.any
  407690:	ldr	x0, [sp, #24]
  407694:	add	x0, x0, #0x1
  407698:	str	x0, [sp, #24]
  40769c:	ldr	x0, [sp, #24]
  4076a0:	ldrb	w0, [x0]
  4076a4:	cmp	w0, #0x2e
  4076a8:	b.ne	4076ec <ferror@plt+0x550c>  // b.any
  4076ac:	ldr	x0, [sp, #24]
  4076b0:	add	x0, x0, #0x1
  4076b4:	str	x0, [sp, #24]
  4076b8:	ldr	x0, [sp, #24]
  4076bc:	ldrb	w0, [x0]
  4076c0:	cmp	w0, #0x0
  4076c4:	b.eq	4076d8 <ferror@plt+0x54f8>  // b.none
  4076c8:	ldr	x0, [sp, #24]
  4076cc:	ldrb	w0, [x0]
  4076d0:	cmp	w0, #0x2f
  4076d4:	b.ne	4076ec <ferror@plt+0x550c>  // b.any
  4076d8:	mov	w0, #0x0                   	// #0
  4076dc:	b	407740 <ferror@plt+0x5560>
  4076e0:	ldr	x0, [sp, #24]
  4076e4:	add	x0, x0, #0x1
  4076e8:	str	x0, [sp, #24]
  4076ec:	ldr	x0, [sp, #24]
  4076f0:	ldrb	w0, [x0]
  4076f4:	cmp	w0, #0x0
  4076f8:	b.eq	40771c <ferror@plt+0x553c>  // b.none
  4076fc:	ldr	x0, [sp, #24]
  407700:	ldrb	w0, [x0]
  407704:	cmp	w0, #0x2f
  407708:	b.ne	4076e0 <ferror@plt+0x5500>  // b.any
  40770c:	b	40771c <ferror@plt+0x553c>
  407710:	ldr	x0, [sp, #24]
  407714:	add	x0, x0, #0x1
  407718:	str	x0, [sp, #24]
  40771c:	ldr	x0, [sp, #24]
  407720:	ldrb	w0, [x0]
  407724:	cmp	w0, #0x2f
  407728:	b.eq	407710 <ferror@plt+0x5530>  // b.none
  40772c:	ldr	x0, [sp, #24]
  407730:	ldrb	w0, [x0]
  407734:	cmp	w0, #0x0
  407738:	b.ne	407680 <ferror@plt+0x54a0>  // b.any
  40773c:	mov	w0, #0x1                   	// #1
  407740:	add	sp, sp, #0x20
  407744:	ret
  407748:	stp	x29, x30, [sp, #-32]!
  40774c:	mov	x29, sp
  407750:	str	x0, [sp, #24]
  407754:	adrp	x0, 40a000 <ferror@plt+0x7e20>
  407758:	add	x2, x0, #0xd8
  40775c:	ldr	x1, [sp, #24]
  407760:	adrp	x0, 40a000 <ferror@plt+0x7e20>
  407764:	add	x0, x0, #0xf0
  407768:	bl	402120 <printf@plt>
  40776c:	adrp	x0, 40a000 <ferror@plt+0x7e20>
  407770:	add	x0, x0, #0x100
  407774:	bl	4021a0 <gettext@plt>
  407778:	bl	402120 <printf@plt>
  40777c:	adrp	x0, 40a000 <ferror@plt+0x7e20>
  407780:	add	x0, x0, #0x138
  407784:	bl	4021a0 <gettext@plt>
  407788:	bl	402120 <printf@plt>
  40778c:	mov	w0, #0x0                   	// #0
  407790:	bl	401d00 <exit@plt>
  407794:	stp	x29, x30, [sp, #-32]!
  407798:	mov	x29, sp
  40779c:	str	x0, [sp, #24]
  4077a0:	str	x1, [sp, #16]
  4077a4:	ldr	x0, [sp, #24]
  4077a8:	bl	407938 <ferror@plt+0x5758>
  4077ac:	and	w1, w0, #0xff
  4077b0:	ldr	x0, [sp, #16]
  4077b4:	strb	w1, [x0]
  4077b8:	ldr	x0, [sp, #24]
  4077bc:	and	x0, x0, #0x100
  4077c0:	cmp	x0, #0x0
  4077c4:	b.eq	4077d0 <ferror@plt+0x55f0>  // b.none
  4077c8:	mov	w0, #0x72                  	// #114
  4077cc:	b	4077d4 <ferror@plt+0x55f4>
  4077d0:	mov	w0, #0x2d                  	// #45
  4077d4:	ldr	x1, [sp, #16]
  4077d8:	add	x1, x1, #0x1
  4077dc:	strb	w0, [x1]
  4077e0:	ldr	x0, [sp, #24]
  4077e4:	and	x0, x0, #0x80
  4077e8:	cmp	x0, #0x0
  4077ec:	b.eq	4077f8 <ferror@plt+0x5618>  // b.none
  4077f0:	mov	w0, #0x77                  	// #119
  4077f4:	b	4077fc <ferror@plt+0x561c>
  4077f8:	mov	w0, #0x2d                  	// #45
  4077fc:	ldr	x1, [sp, #16]
  407800:	add	x1, x1, #0x2
  407804:	strb	w0, [x1]
  407808:	ldr	x0, [sp, #24]
  40780c:	and	x0, x0, #0x40
  407810:	cmp	x0, #0x0
  407814:	b.eq	407820 <ferror@plt+0x5640>  // b.none
  407818:	mov	w0, #0x78                  	// #120
  40781c:	b	407824 <ferror@plt+0x5644>
  407820:	mov	w0, #0x2d                  	// #45
  407824:	ldr	x1, [sp, #16]
  407828:	add	x1, x1, #0x3
  40782c:	strb	w0, [x1]
  407830:	ldr	x0, [sp, #24]
  407834:	and	x0, x0, #0x20
  407838:	cmp	x0, #0x0
  40783c:	b.eq	407848 <ferror@plt+0x5668>  // b.none
  407840:	mov	w0, #0x72                  	// #114
  407844:	b	40784c <ferror@plt+0x566c>
  407848:	mov	w0, #0x2d                  	// #45
  40784c:	ldr	x1, [sp, #16]
  407850:	add	x1, x1, #0x4
  407854:	strb	w0, [x1]
  407858:	ldr	x0, [sp, #24]
  40785c:	and	x0, x0, #0x10
  407860:	cmp	x0, #0x0
  407864:	b.eq	407870 <ferror@plt+0x5690>  // b.none
  407868:	mov	w0, #0x77                  	// #119
  40786c:	b	407874 <ferror@plt+0x5694>
  407870:	mov	w0, #0x2d                  	// #45
  407874:	ldr	x1, [sp, #16]
  407878:	add	x1, x1, #0x5
  40787c:	strb	w0, [x1]
  407880:	ldr	x0, [sp, #24]
  407884:	and	x0, x0, #0x8
  407888:	cmp	x0, #0x0
  40788c:	b.eq	407898 <ferror@plt+0x56b8>  // b.none
  407890:	mov	w0, #0x78                  	// #120
  407894:	b	40789c <ferror@plt+0x56bc>
  407898:	mov	w0, #0x2d                  	// #45
  40789c:	ldr	x1, [sp, #16]
  4078a0:	add	x1, x1, #0x6
  4078a4:	strb	w0, [x1]
  4078a8:	ldr	x0, [sp, #24]
  4078ac:	and	x0, x0, #0x4
  4078b0:	cmp	x0, #0x0
  4078b4:	b.eq	4078c0 <ferror@plt+0x56e0>  // b.none
  4078b8:	mov	w0, #0x72                  	// #114
  4078bc:	b	4078c4 <ferror@plt+0x56e4>
  4078c0:	mov	w0, #0x2d                  	// #45
  4078c4:	ldr	x1, [sp, #16]
  4078c8:	add	x1, x1, #0x7
  4078cc:	strb	w0, [x1]
  4078d0:	ldr	x0, [sp, #24]
  4078d4:	and	x0, x0, #0x2
  4078d8:	cmp	x0, #0x0
  4078dc:	b.eq	4078e8 <ferror@plt+0x5708>  // b.none
  4078e0:	mov	w0, #0x77                  	// #119
  4078e4:	b	4078ec <ferror@plt+0x570c>
  4078e8:	mov	w0, #0x2d                  	// #45
  4078ec:	ldr	x1, [sp, #16]
  4078f0:	add	x1, x1, #0x8
  4078f4:	strb	w0, [x1]
  4078f8:	ldr	x0, [sp, #24]
  4078fc:	and	x0, x0, #0x1
  407900:	cmp	x0, #0x0
  407904:	b.eq	407910 <ferror@plt+0x5730>  // b.none
  407908:	mov	w0, #0x78                  	// #120
  40790c:	b	407914 <ferror@plt+0x5734>
  407910:	mov	w0, #0x2d                  	// #45
  407914:	ldr	x1, [sp, #16]
  407918:	add	x1, x1, #0x9
  40791c:	strb	w0, [x1]
  407920:	ldr	x1, [sp, #16]
  407924:	ldr	x0, [sp, #24]
  407928:	bl	4079dc <ferror@plt+0x57fc>
  40792c:	nop
  407930:	ldp	x29, x30, [sp], #32
  407934:	ret
  407938:	sub	sp, sp, #0x10
  40793c:	str	x0, [sp, #8]
  407940:	ldr	x0, [sp, #8]
  407944:	and	x0, x0, #0xf000
  407948:	cmp	x0, #0x4, lsl #12
  40794c:	b.ne	407958 <ferror@plt+0x5778>  // b.any
  407950:	mov	w0, #0x64                  	// #100
  407954:	b	4079d4 <ferror@plt+0x57f4>
  407958:	ldr	x0, [sp, #8]
  40795c:	and	x0, x0, #0xf000
  407960:	cmp	x0, #0xa, lsl #12
  407964:	b.ne	407970 <ferror@plt+0x5790>  // b.any
  407968:	mov	w0, #0x6c                  	// #108
  40796c:	b	4079d4 <ferror@plt+0x57f4>
  407970:	ldr	x0, [sp, #8]
  407974:	and	x0, x0, #0xf000
  407978:	cmp	x0, #0x6, lsl #12
  40797c:	b.ne	407988 <ferror@plt+0x57a8>  // b.any
  407980:	mov	w0, #0x62                  	// #98
  407984:	b	4079d4 <ferror@plt+0x57f4>
  407988:	ldr	x0, [sp, #8]
  40798c:	and	x0, x0, #0xf000
  407990:	cmp	x0, #0x2, lsl #12
  407994:	b.ne	4079a0 <ferror@plt+0x57c0>  // b.any
  407998:	mov	w0, #0x63                  	// #99
  40799c:	b	4079d4 <ferror@plt+0x57f4>
  4079a0:	ldr	x0, [sp, #8]
  4079a4:	and	x0, x0, #0xf000
  4079a8:	cmp	x0, #0xc, lsl #12
  4079ac:	b.ne	4079b8 <ferror@plt+0x57d8>  // b.any
  4079b0:	mov	w0, #0x73                  	// #115
  4079b4:	b	4079d4 <ferror@plt+0x57f4>
  4079b8:	ldr	x0, [sp, #8]
  4079bc:	and	x0, x0, #0xf000
  4079c0:	cmp	x0, #0x1, lsl #12
  4079c4:	b.ne	4079d0 <ferror@plt+0x57f0>  // b.any
  4079c8:	mov	w0, #0x70                  	// #112
  4079cc:	b	4079d4 <ferror@plt+0x57f4>
  4079d0:	mov	w0, #0x2d                  	// #45
  4079d4:	add	sp, sp, #0x10
  4079d8:	ret
  4079dc:	sub	sp, sp, #0x10
  4079e0:	str	x0, [sp, #8]
  4079e4:	str	x1, [sp]
  4079e8:	ldr	x0, [sp, #8]
  4079ec:	and	x0, x0, #0x800
  4079f0:	cmp	x0, #0x0
  4079f4:	b.eq	407a30 <ferror@plt+0x5850>  // b.none
  4079f8:	ldr	x0, [sp]
  4079fc:	add	x0, x0, #0x3
  407a00:	ldrb	w0, [x0]
  407a04:	cmp	w0, #0x78
  407a08:	b.eq	407a20 <ferror@plt+0x5840>  // b.none
  407a0c:	ldr	x0, [sp]
  407a10:	add	x0, x0, #0x3
  407a14:	mov	w1, #0x53                  	// #83
  407a18:	strb	w1, [x0]
  407a1c:	b	407a30 <ferror@plt+0x5850>
  407a20:	ldr	x0, [sp]
  407a24:	add	x0, x0, #0x3
  407a28:	mov	w1, #0x73                  	// #115
  407a2c:	strb	w1, [x0]
  407a30:	ldr	x0, [sp, #8]
  407a34:	and	x0, x0, #0x400
  407a38:	cmp	x0, #0x0
  407a3c:	b.eq	407a78 <ferror@plt+0x5898>  // b.none
  407a40:	ldr	x0, [sp]
  407a44:	add	x0, x0, #0x6
  407a48:	ldrb	w0, [x0]
  407a4c:	cmp	w0, #0x78
  407a50:	b.eq	407a68 <ferror@plt+0x5888>  // b.none
  407a54:	ldr	x0, [sp]
  407a58:	add	x0, x0, #0x6
  407a5c:	mov	w1, #0x53                  	// #83
  407a60:	strb	w1, [x0]
  407a64:	b	407a78 <ferror@plt+0x5898>
  407a68:	ldr	x0, [sp]
  407a6c:	add	x0, x0, #0x6
  407a70:	mov	w1, #0x73                  	// #115
  407a74:	strb	w1, [x0]
  407a78:	ldr	x0, [sp, #8]
  407a7c:	and	x0, x0, #0x200
  407a80:	cmp	x0, #0x0
  407a84:	b.eq	407ac0 <ferror@plt+0x58e0>  // b.none
  407a88:	ldr	x0, [sp]
  407a8c:	add	x0, x0, #0x9
  407a90:	ldrb	w0, [x0]
  407a94:	cmp	w0, #0x78
  407a98:	b.eq	407ab0 <ferror@plt+0x58d0>  // b.none
  407a9c:	ldr	x0, [sp]
  407aa0:	add	x0, x0, #0x9
  407aa4:	mov	w1, #0x54                  	// #84
  407aa8:	strb	w1, [x0]
  407aac:	b	407ac0 <ferror@plt+0x58e0>
  407ab0:	ldr	x0, [sp]
  407ab4:	add	x0, x0, #0x9
  407ab8:	mov	w1, #0x74                  	// #116
  407abc:	strb	w1, [x0]
  407ac0:	nop
  407ac4:	add	sp, sp, #0x10
  407ac8:	ret
  407acc:	stp	x29, x30, [sp, #-64]!
  407ad0:	mov	x29, sp
  407ad4:	str	x19, [sp, #16]
  407ad8:	str	x0, [sp, #40]
  407adc:	ldr	x0, [sp, #40]
  407ae0:	cmp	x0, #0x0
  407ae4:	b.ne	407af0 <ferror@plt+0x5910>  // b.any
  407ae8:	mov	x0, #0x0                   	// #0
  407aec:	b	407bb0 <ferror@plt+0x59d0>
  407af0:	str	wzr, [sp, #60]
  407af4:	b	407b04 <ferror@plt+0x5924>
  407af8:	ldr	w0, [sp, #60]
  407afc:	add	w0, w0, #0x1
  407b00:	str	w0, [sp, #60]
  407b04:	ldrsw	x0, [sp, #60]
  407b08:	lsl	x0, x0, #3
  407b0c:	ldr	x1, [sp, #40]
  407b10:	add	x0, x1, x0
  407b14:	ldr	x0, [x0]
  407b18:	cmp	x0, #0x0
  407b1c:	b.ne	407af8 <ferror@plt+0x5918>  // b.any
  407b20:	ldr	w0, [sp, #60]
  407b24:	add	w0, w0, #0x1
  407b28:	sxtw	x0, w0
  407b2c:	lsl	x0, x0, #3
  407b30:	bl	401e80 <xmalloc@plt>
  407b34:	str	x0, [sp, #48]
  407b38:	str	wzr, [sp, #60]
  407b3c:	b	407b7c <ferror@plt+0x599c>
  407b40:	ldrsw	x0, [sp, #60]
  407b44:	lsl	x0, x0, #3
  407b48:	ldr	x1, [sp, #40]
  407b4c:	add	x0, x1, x0
  407b50:	ldr	x2, [x0]
  407b54:	ldrsw	x0, [sp, #60]
  407b58:	lsl	x0, x0, #3
  407b5c:	ldr	x1, [sp, #48]
  407b60:	add	x19, x1, x0
  407b64:	mov	x0, x2
  407b68:	bl	401ea0 <xstrdup@plt>
  407b6c:	str	x0, [x19]
  407b70:	ldr	w0, [sp, #60]
  407b74:	add	w0, w0, #0x1
  407b78:	str	w0, [sp, #60]
  407b7c:	ldrsw	x0, [sp, #60]
  407b80:	lsl	x0, x0, #3
  407b84:	ldr	x1, [sp, #40]
  407b88:	add	x0, x1, x0
  407b8c:	ldr	x0, [x0]
  407b90:	cmp	x0, #0x0
  407b94:	b.ne	407b40 <ferror@plt+0x5960>  // b.any
  407b98:	ldrsw	x0, [sp, #60]
  407b9c:	lsl	x0, x0, #3
  407ba0:	ldr	x1, [sp, #48]
  407ba4:	add	x0, x1, x0
  407ba8:	str	xzr, [x0]
  407bac:	ldr	x0, [sp, #48]
  407bb0:	ldr	x19, [sp, #16]
  407bb4:	ldp	x29, x30, [sp], #64
  407bb8:	ret
  407bbc:	stp	x29, x30, [sp, #-48]!
  407bc0:	mov	x29, sp
  407bc4:	str	x19, [sp, #16]
  407bc8:	str	x0, [sp, #40]
  407bcc:	ldr	x0, [sp, #40]
  407bd0:	cmp	x0, #0x0
  407bd4:	b.eq	407c00 <ferror@plt+0x5a20>  // b.none
  407bd8:	ldr	x19, [sp, #40]
  407bdc:	b	407bec <ferror@plt+0x5a0c>
  407be0:	ldr	x0, [x19]
  407be4:	bl	401fe0 <free@plt>
  407be8:	add	x19, x19, #0x8
  407bec:	ldr	x0, [x19]
  407bf0:	cmp	x0, #0x0
  407bf4:	b.ne	407be0 <ferror@plt+0x5a00>  // b.any
  407bf8:	ldr	x0, [sp, #40]
  407bfc:	bl	401fe0 <free@plt>
  407c00:	nop
  407c04:	ldr	x19, [sp, #16]
  407c08:	ldp	x29, x30, [sp], #48
  407c0c:	ret
  407c10:	sub	sp, sp, #0x10
  407c14:	str	x0, [sp, #8]
  407c18:	b	407c30 <ferror@plt+0x5a50>
  407c1c:	ldr	x0, [sp, #8]
  407c20:	ldr	x0, [x0]
  407c24:	add	x1, x0, #0x1
  407c28:	ldr	x0, [sp, #8]
  407c2c:	str	x1, [x0]
  407c30:	ldr	x0, [sp, #8]
  407c34:	ldr	x0, [x0]
  407c38:	ldrb	w0, [x0]
  407c3c:	mov	w1, w0
  407c40:	adrp	x0, 41b000 <ferror@plt+0x18e20>
  407c44:	ldr	x0, [x0, #4056]
  407c48:	sxtw	x1, w1
  407c4c:	ldrh	w0, [x0, x1, lsl #1]
  407c50:	and	w0, w0, #0x40
  407c54:	cmp	w0, #0x0
  407c58:	b.ne	407c1c <ferror@plt+0x5a3c>  // b.any
  407c5c:	nop
  407c60:	nop
  407c64:	add	sp, sp, #0x10
  407c68:	ret
  407c6c:	sub	sp, sp, #0x10
  407c70:	str	x0, [sp, #8]
  407c74:	b	407c84 <ferror@plt+0x5aa4>
  407c78:	ldr	x0, [sp, #8]
  407c7c:	add	x0, x0, #0x1
  407c80:	str	x0, [sp, #8]
  407c84:	ldr	x0, [sp, #8]
  407c88:	ldrb	w0, [x0]
  407c8c:	cmp	w0, #0x0
  407c90:	b.eq	407cbc <ferror@plt+0x5adc>  // b.none
  407c94:	ldr	x0, [sp, #8]
  407c98:	ldrb	w0, [x0]
  407c9c:	mov	w1, w0
  407ca0:	adrp	x0, 41b000 <ferror@plt+0x18e20>
  407ca4:	ldr	x0, [x0, #4056]
  407ca8:	sxtw	x1, w1
  407cac:	ldrh	w0, [x0, x1, lsl #1]
  407cb0:	and	w0, w0, #0x40
  407cb4:	cmp	w0, #0x0
  407cb8:	b.ne	407c78 <ferror@plt+0x5a98>  // b.any
  407cbc:	ldr	x0, [sp, #8]
  407cc0:	ldrb	w0, [x0]
  407cc4:	cmp	w0, #0x0
  407cc8:	cset	w0, eq  // eq = none
  407ccc:	and	w0, w0, #0xff
  407cd0:	add	sp, sp, #0x10
  407cd4:	ret
  407cd8:	stp	x29, x30, [sp, #-112]!
  407cdc:	mov	x29, sp
  407ce0:	str	x19, [sp, #16]
  407ce4:	str	x0, [sp, #40]
  407ce8:	str	wzr, [sp, #100]
  407cec:	str	wzr, [sp, #96]
  407cf0:	str	wzr, [sp, #92]
  407cf4:	str	wzr, [sp, #88]
  407cf8:	str	wzr, [sp, #84]
  407cfc:	str	xzr, [sp, #72]
  407d00:	ldr	x0, [sp, #40]
  407d04:	cmp	x0, #0x0
  407d08:	b.eq	407fa0 <ferror@plt+0x5dc0>  // b.none
  407d0c:	ldr	x0, [sp, #40]
  407d10:	bl	401cd0 <strlen@plt>
  407d14:	add	x0, x0, #0x1
  407d18:	bl	401e80 <xmalloc@plt>
  407d1c:	str	x0, [sp, #56]
  407d20:	add	x0, sp, #0x28
  407d24:	bl	407c10 <ferror@plt+0x5a30>
  407d28:	ldr	w0, [sp, #84]
  407d2c:	cmp	w0, #0x0
  407d30:	b.eq	407d48 <ferror@plt+0x5b68>  // b.none
  407d34:	ldr	w0, [sp, #84]
  407d38:	sub	w0, w0, #0x1
  407d3c:	ldr	w1, [sp, #88]
  407d40:	cmp	w1, w0
  407d44:	b.lt	407db0 <ferror@plt+0x5bd0>  // b.tstop
  407d48:	ldr	x0, [sp, #72]
  407d4c:	cmp	x0, #0x0
  407d50:	b.ne	407d70 <ferror@plt+0x5b90>  // b.any
  407d54:	mov	w0, #0x8                   	// #8
  407d58:	str	w0, [sp, #84]
  407d5c:	ldrsw	x0, [sp, #84]
  407d60:	lsl	x0, x0, #3
  407d64:	bl	401e80 <xmalloc@plt>
  407d68:	str	x0, [sp, #64]
  407d6c:	b	407d94 <ferror@plt+0x5bb4>
  407d70:	ldr	w0, [sp, #84]
  407d74:	lsl	w0, w0, #1
  407d78:	str	w0, [sp, #84]
  407d7c:	ldrsw	x0, [sp, #84]
  407d80:	lsl	x0, x0, #3
  407d84:	mov	x1, x0
  407d88:	ldr	x0, [sp, #72]
  407d8c:	bl	401e10 <xrealloc@plt>
  407d90:	str	x0, [sp, #64]
  407d94:	ldr	x0, [sp, #64]
  407d98:	str	x0, [sp, #72]
  407d9c:	ldrsw	x0, [sp, #88]
  407da0:	lsl	x0, x0, #3
  407da4:	ldr	x1, [sp, #72]
  407da8:	add	x0, x1, x0
  407dac:	str	xzr, [x0]
  407db0:	ldr	x0, [sp, #56]
  407db4:	str	x0, [sp, #104]
  407db8:	b	407f2c <ferror@plt+0x5d4c>
  407dbc:	ldr	x0, [sp, #40]
  407dc0:	ldrb	w0, [x0]
  407dc4:	mov	w1, w0
  407dc8:	adrp	x0, 41b000 <ferror@plt+0x18e20>
  407dcc:	ldr	x0, [x0, #4056]
  407dd0:	sxtw	x1, w1
  407dd4:	ldrh	w0, [x0, x1, lsl #1]
  407dd8:	and	w0, w0, #0x40
  407ddc:	cmp	w0, #0x0
  407de0:	b.eq	407e08 <ferror@plt+0x5c28>  // b.none
  407de4:	ldr	w0, [sp, #100]
  407de8:	cmp	w0, #0x0
  407dec:	b.ne	407e08 <ferror@plt+0x5c28>  // b.any
  407df0:	ldr	w0, [sp, #96]
  407df4:	cmp	w0, #0x0
  407df8:	b.ne	407e08 <ferror@plt+0x5c28>  // b.any
  407dfc:	ldr	w0, [sp, #92]
  407e00:	cmp	w0, #0x0
  407e04:	b.eq	407f3c <ferror@plt+0x5d5c>  // b.none
  407e08:	ldr	w0, [sp, #92]
  407e0c:	cmp	w0, #0x0
  407e10:	b.eq	407e34 <ferror@plt+0x5c54>  // b.none
  407e14:	str	wzr, [sp, #92]
  407e18:	ldr	x1, [sp, #40]
  407e1c:	ldr	x0, [sp, #104]
  407e20:	add	x2, x0, #0x1
  407e24:	str	x2, [sp, #104]
  407e28:	ldrb	w1, [x1]
  407e2c:	strb	w1, [x0]
  407e30:	b	407f20 <ferror@plt+0x5d40>
  407e34:	ldr	x0, [sp, #40]
  407e38:	ldrb	w0, [x0]
  407e3c:	cmp	w0, #0x5c
  407e40:	b.ne	407e50 <ferror@plt+0x5c70>  // b.any
  407e44:	mov	w0, #0x1                   	// #1
  407e48:	str	w0, [sp, #92]
  407e4c:	b	407f20 <ferror@plt+0x5d40>
  407e50:	ldr	w0, [sp, #100]
  407e54:	cmp	w0, #0x0
  407e58:	b.eq	407e90 <ferror@plt+0x5cb0>  // b.none
  407e5c:	ldr	x0, [sp, #40]
  407e60:	ldrb	w0, [x0]
  407e64:	cmp	w0, #0x27
  407e68:	b.ne	407e74 <ferror@plt+0x5c94>  // b.any
  407e6c:	str	wzr, [sp, #100]
  407e70:	b	407f20 <ferror@plt+0x5d40>
  407e74:	ldr	x1, [sp, #40]
  407e78:	ldr	x0, [sp, #104]
  407e7c:	add	x2, x0, #0x1
  407e80:	str	x2, [sp, #104]
  407e84:	ldrb	w1, [x1]
  407e88:	strb	w1, [x0]
  407e8c:	b	407f20 <ferror@plt+0x5d40>
  407e90:	ldr	w0, [sp, #96]
  407e94:	cmp	w0, #0x0
  407e98:	b.eq	407ed0 <ferror@plt+0x5cf0>  // b.none
  407e9c:	ldr	x0, [sp, #40]
  407ea0:	ldrb	w0, [x0]
  407ea4:	cmp	w0, #0x22
  407ea8:	b.ne	407eb4 <ferror@plt+0x5cd4>  // b.any
  407eac:	str	wzr, [sp, #96]
  407eb0:	b	407f20 <ferror@plt+0x5d40>
  407eb4:	ldr	x1, [sp, #40]
  407eb8:	ldr	x0, [sp, #104]
  407ebc:	add	x2, x0, #0x1
  407ec0:	str	x2, [sp, #104]
  407ec4:	ldrb	w1, [x1]
  407ec8:	strb	w1, [x0]
  407ecc:	b	407f20 <ferror@plt+0x5d40>
  407ed0:	ldr	x0, [sp, #40]
  407ed4:	ldrb	w0, [x0]
  407ed8:	cmp	w0, #0x27
  407edc:	b.ne	407eec <ferror@plt+0x5d0c>  // b.any
  407ee0:	mov	w0, #0x1                   	// #1
  407ee4:	str	w0, [sp, #100]
  407ee8:	b	407f20 <ferror@plt+0x5d40>
  407eec:	ldr	x0, [sp, #40]
  407ef0:	ldrb	w0, [x0]
  407ef4:	cmp	w0, #0x22
  407ef8:	b.ne	407f08 <ferror@plt+0x5d28>  // b.any
  407efc:	mov	w0, #0x1                   	// #1
  407f00:	str	w0, [sp, #96]
  407f04:	b	407f20 <ferror@plt+0x5d40>
  407f08:	ldr	x1, [sp, #40]
  407f0c:	ldr	x0, [sp, #104]
  407f10:	add	x2, x0, #0x1
  407f14:	str	x2, [sp, #104]
  407f18:	ldrb	w1, [x1]
  407f1c:	strb	w1, [x0]
  407f20:	ldr	x0, [sp, #40]
  407f24:	add	x0, x0, #0x1
  407f28:	str	x0, [sp, #40]
  407f2c:	ldr	x0, [sp, #40]
  407f30:	ldrb	w0, [x0]
  407f34:	cmp	w0, #0x0
  407f38:	b.ne	407dbc <ferror@plt+0x5bdc>  // b.any
  407f3c:	ldr	x0, [sp, #104]
  407f40:	strb	wzr, [x0]
  407f44:	ldrsw	x0, [sp, #88]
  407f48:	lsl	x0, x0, #3
  407f4c:	ldr	x1, [sp, #72]
  407f50:	add	x19, x1, x0
  407f54:	ldr	x0, [sp, #56]
  407f58:	bl	401ea0 <xstrdup@plt>
  407f5c:	str	x0, [x19]
  407f60:	ldr	w0, [sp, #88]
  407f64:	add	w0, w0, #0x1
  407f68:	str	w0, [sp, #88]
  407f6c:	ldrsw	x0, [sp, #88]
  407f70:	lsl	x0, x0, #3
  407f74:	ldr	x1, [sp, #72]
  407f78:	add	x0, x1, x0
  407f7c:	str	xzr, [x0]
  407f80:	add	x0, sp, #0x28
  407f84:	bl	407c10 <ferror@plt+0x5a30>
  407f88:	ldr	x0, [sp, #40]
  407f8c:	ldrb	w0, [x0]
  407f90:	cmp	w0, #0x0
  407f94:	b.ne	407d20 <ferror@plt+0x5b40>  // b.any
  407f98:	ldr	x0, [sp, #56]
  407f9c:	bl	401fe0 <free@plt>
  407fa0:	ldr	x0, [sp, #72]
  407fa4:	ldr	x19, [sp, #16]
  407fa8:	ldp	x29, x30, [sp], #112
  407fac:	ret
  407fb0:	stp	x29, x30, [sp, #-64]!
  407fb4:	mov	x29, sp
  407fb8:	str	x0, [sp, #24]
  407fbc:	str	x1, [sp, #16]
  407fc0:	str	wzr, [sp, #60]
  407fc4:	ldr	x0, [sp, #16]
  407fc8:	cmp	x0, #0x0
  407fcc:	b.ne	4080c0 <ferror@plt+0x5ee0>  // b.any
  407fd0:	mov	w0, #0x1                   	// #1
  407fd4:	b	4080d8 <ferror@plt+0x5ef8>
  407fd8:	ldr	x0, [sp, #24]
  407fdc:	ldr	x0, [x0]
  407fe0:	str	x0, [sp, #48]
  407fe4:	b	408084 <ferror@plt+0x5ea4>
  407fe8:	ldr	x0, [sp, #48]
  407fec:	ldrb	w0, [x0]
  407ff0:	strb	w0, [sp, #47]
  407ff4:	ldrb	w1, [sp, #47]
  407ff8:	adrp	x0, 41b000 <ferror@plt+0x18e20>
  407ffc:	ldr	x0, [x0, #4056]
  408000:	sxtw	x1, w1
  408004:	ldrh	w0, [x0, x1, lsl #1]
  408008:	and	w0, w0, #0x40
  40800c:	cmp	w0, #0x0
  408010:	b.ne	408038 <ferror@plt+0x5e58>  // b.any
  408014:	ldrb	w0, [sp, #47]
  408018:	cmp	w0, #0x5c
  40801c:	b.eq	408038 <ferror@plt+0x5e58>  // b.none
  408020:	ldrb	w0, [sp, #47]
  408024:	cmp	w0, #0x27
  408028:	b.eq	408038 <ferror@plt+0x5e58>  // b.none
  40802c:	ldrb	w0, [sp, #47]
  408030:	cmp	w0, #0x22
  408034:	b.ne	408058 <ferror@plt+0x5e78>  // b.any
  408038:	ldr	x1, [sp, #16]
  40803c:	mov	w0, #0x5c                  	// #92
  408040:	bl	401d80 <fputc@plt>
  408044:	cmn	w0, #0x1
  408048:	b.ne	408058 <ferror@plt+0x5e78>  // b.any
  40804c:	mov	w0, #0x1                   	// #1
  408050:	str	w0, [sp, #60]
  408054:	b	4080d4 <ferror@plt+0x5ef4>
  408058:	ldrb	w0, [sp, #47]
  40805c:	ldr	x1, [sp, #16]
  408060:	bl	401d80 <fputc@plt>
  408064:	cmn	w0, #0x1
  408068:	b.ne	408078 <ferror@plt+0x5e98>  // b.any
  40806c:	mov	w0, #0x1                   	// #1
  408070:	str	w0, [sp, #60]
  408074:	b	4080d4 <ferror@plt+0x5ef4>
  408078:	ldr	x0, [sp, #48]
  40807c:	add	x0, x0, #0x1
  408080:	str	x0, [sp, #48]
  408084:	ldr	x0, [sp, #48]
  408088:	ldrb	w0, [x0]
  40808c:	cmp	w0, #0x0
  408090:	b.ne	407fe8 <ferror@plt+0x5e08>  // b.any
  408094:	ldr	x1, [sp, #16]
  408098:	mov	w0, #0xa                   	// #10
  40809c:	bl	401d80 <fputc@plt>
  4080a0:	cmn	w0, #0x1
  4080a4:	b.ne	4080b4 <ferror@plt+0x5ed4>  // b.any
  4080a8:	mov	w0, #0x1                   	// #1
  4080ac:	str	w0, [sp, #60]
  4080b0:	b	4080d4 <ferror@plt+0x5ef4>
  4080b4:	ldr	x0, [sp, #24]
  4080b8:	add	x0, x0, #0x8
  4080bc:	str	x0, [sp, #24]
  4080c0:	ldr	x0, [sp, #24]
  4080c4:	ldr	x0, [x0]
  4080c8:	cmp	x0, #0x0
  4080cc:	b.ne	407fd8 <ferror@plt+0x5df8>  // b.any
  4080d0:	nop
  4080d4:	ldr	w0, [sp, #60]
  4080d8:	ldp	x29, x30, [sp], #64
  4080dc:	ret
  4080e0:	stp	x29, x30, [sp, #-240]!
  4080e4:	mov	x29, sp
  4080e8:	str	x0, [sp, #24]
  4080ec:	str	x1, [sp, #16]
  4080f0:	str	wzr, [sp, #236]
  4080f4:	ldr	x0, [sp, #16]
  4080f8:	ldr	x0, [x0]
  4080fc:	str	x0, [sp, #208]
  408100:	mov	w0, #0x7d0                 	// #2000
  408104:	str	w0, [sp, #232]
  408108:	b	4084a0 <ferror@plt+0x62c0>
  40810c:	ldr	x0, [sp, #16]
  408110:	ldr	x1, [x0]
  408114:	ldrsw	x0, [sp, #236]
  408118:	lsl	x0, x0, #3
  40811c:	add	x0, x1, x0
  408120:	ldr	x0, [x0]
  408124:	str	x0, [sp, #200]
  408128:	ldr	x0, [sp, #200]
  40812c:	ldrb	w0, [x0]
  408130:	cmp	w0, #0x40
  408134:	b.ne	40848c <ferror@plt+0x62ac>  // b.any
  408138:	ldr	w0, [sp, #232]
  40813c:	sub	w0, w0, #0x1
  408140:	str	w0, [sp, #232]
  408144:	ldr	w0, [sp, #232]
  408148:	cmp	w0, #0x0
  40814c:	b.ne	408184 <ferror@plt+0x5fa4>  // b.any
  408150:	adrp	x0, 41b000 <ferror@plt+0x18e20>
  408154:	ldr	x0, [x0, #4048]
  408158:	ldr	x3, [x0]
  40815c:	ldr	x0, [sp, #16]
  408160:	ldr	x0, [x0]
  408164:	ldr	x0, [x0]
  408168:	mov	x2, x0
  40816c:	adrp	x0, 40a000 <ferror@plt+0x7e20>
  408170:	add	x1, x0, #0x200
  408174:	mov	x0, x3
  408178:	bl	4021b0 <fprintf@plt>
  40817c:	mov	w0, #0x1                   	// #1
  408180:	bl	402070 <xexit@plt>
  408184:	ldr	x0, [sp, #200]
  408188:	add	x0, x0, #0x1
  40818c:	add	x1, sp, #0x28
  408190:	bl	4088e8 <ferror@plt+0x6708>
  408194:	cmp	w0, #0x0
  408198:	b.lt	408494 <ferror@plt+0x62b4>  // b.tstop
  40819c:	ldr	w0, [sp, #56]
  4081a0:	and	w0, w0, #0xf000
  4081a4:	cmp	w0, #0x4, lsl #12
  4081a8:	b.ne	4081e0 <ferror@plt+0x6000>  // b.any
  4081ac:	adrp	x0, 41b000 <ferror@plt+0x18e20>
  4081b0:	ldr	x0, [x0, #4048]
  4081b4:	ldr	x3, [x0]
  4081b8:	ldr	x0, [sp, #16]
  4081bc:	ldr	x0, [x0]
  4081c0:	ldr	x0, [x0]
  4081c4:	mov	x2, x0
  4081c8:	adrp	x0, 40a000 <ferror@plt+0x7e20>
  4081cc:	add	x1, x0, #0x230
  4081d0:	mov	x0, x3
  4081d4:	bl	4021b0 <fprintf@plt>
  4081d8:	mov	w0, #0x1                   	// #1
  4081dc:	bl	402070 <xexit@plt>
  4081e0:	ldr	x0, [sp, #200]
  4081e4:	add	x0, x0, #0x1
  4081e8:	str	x0, [sp, #200]
  4081ec:	adrp	x0, 40a000 <ferror@plt+0x7e20>
  4081f0:	add	x1, x0, #0x260
  4081f4:	ldr	x0, [sp, #200]
  4081f8:	bl	401e00 <fopen@plt>
  4081fc:	str	x0, [sp, #192]
  408200:	ldr	x0, [sp, #192]
  408204:	cmp	x0, #0x0
  408208:	b.eq	40849c <ferror@plt+0x62bc>  // b.none
  40820c:	mov	w2, #0x2                   	// #2
  408210:	mov	x1, #0x0                   	// #0
  408214:	ldr	x0, [sp, #192]
  408218:	bl	401f30 <fseek@plt>
  40821c:	cmn	w0, #0x1
  408220:	b.eq	408464 <ferror@plt+0x6284>  // b.none
  408224:	ldr	x0, [sp, #192]
  408228:	bl	401d50 <ftell@plt>
  40822c:	str	x0, [sp, #184]
  408230:	ldr	x0, [sp, #184]
  408234:	cmn	x0, #0x1
  408238:	b.eq	40846c <ferror@plt+0x628c>  // b.none
  40823c:	mov	w2, #0x0                   	// #0
  408240:	mov	x1, #0x0                   	// #0
  408244:	ldr	x0, [sp, #192]
  408248:	bl	401f30 <fseek@plt>
  40824c:	cmn	w0, #0x1
  408250:	b.eq	408474 <ferror@plt+0x6294>  // b.none
  408254:	ldr	x0, [sp, #184]
  408258:	add	x0, x0, #0x1
  40825c:	bl	401e80 <xmalloc@plt>
  408260:	str	x0, [sp, #176]
  408264:	ldr	x0, [sp, #184]
  408268:	ldr	x3, [sp, #192]
  40826c:	mov	x2, x0
  408270:	mov	x1, #0x1                   	// #1
  408274:	ldr	x0, [sp, #176]
  408278:	bl	401fc0 <fread@plt>
  40827c:	str	x0, [sp, #168]
  408280:	ldr	x0, [sp, #184]
  408284:	ldr	x1, [sp, #168]
  408288:	cmp	x1, x0
  40828c:	b.eq	4082a0 <ferror@plt+0x60c0>  // b.none
  408290:	ldr	x0, [sp, #192]
  408294:	bl	4021e0 <ferror@plt>
  408298:	cmp	w0, #0x0
  40829c:	b.ne	40847c <ferror@plt+0x629c>  // b.any
  4082a0:	ldr	x1, [sp, #176]
  4082a4:	ldr	x0, [sp, #168]
  4082a8:	add	x0, x1, x0
  4082ac:	strb	wzr, [x0]
  4082b0:	ldr	x0, [sp, #176]
  4082b4:	bl	407c6c <ferror@plt+0x5a8c>
  4082b8:	cmp	w0, #0x0
  4082bc:	b.eq	4082d8 <ferror@plt+0x60f8>  // b.none
  4082c0:	mov	x0, #0x8                   	// #8
  4082c4:	bl	401e80 <xmalloc@plt>
  4082c8:	str	x0, [sp, #224]
  4082cc:	ldr	x0, [sp, #224]
  4082d0:	str	xzr, [x0]
  4082d4:	b	4082e4 <ferror@plt+0x6104>
  4082d8:	ldr	x0, [sp, #176]
  4082dc:	bl	407cd8 <ferror@plt+0x5af8>
  4082e0:	str	x0, [sp, #224]
  4082e4:	ldr	x0, [sp, #16]
  4082e8:	ldr	x0, [x0]
  4082ec:	ldr	x1, [sp, #208]
  4082f0:	cmp	x1, x0
  4082f4:	b.ne	408310 <ferror@plt+0x6130>  // b.any
  4082f8:	ldr	x0, [sp, #16]
  4082fc:	ldr	x0, [x0]
  408300:	bl	407acc <ferror@plt+0x58ec>
  408304:	mov	x1, x0
  408308:	ldr	x0, [sp, #16]
  40830c:	str	x1, [x0]
  408310:	str	xzr, [sp, #216]
  408314:	b	408324 <ferror@plt+0x6144>
  408318:	ldr	x0, [sp, #216]
  40831c:	add	x0, x0, #0x1
  408320:	str	x0, [sp, #216]
  408324:	ldr	x0, [sp, #216]
  408328:	lsl	x0, x0, #3
  40832c:	ldr	x1, [sp, #224]
  408330:	add	x0, x1, x0
  408334:	ldr	x0, [x0]
  408338:	cmp	x0, #0x0
  40833c:	b.ne	408318 <ferror@plt+0x6138>  // b.any
  408340:	ldr	x0, [sp, #16]
  408344:	ldr	x1, [x0]
  408348:	ldrsw	x0, [sp, #236]
  40834c:	lsl	x0, x0, #3
  408350:	add	x0, x1, x0
  408354:	ldr	x0, [x0]
  408358:	bl	401fe0 <free@plt>
  40835c:	ldr	x0, [sp, #16]
  408360:	ldr	x2, [x0]
  408364:	ldr	x0, [sp, #24]
  408368:	ldr	w0, [x0]
  40836c:	sxtw	x1, w0
  408370:	ldr	x0, [sp, #216]
  408374:	add	x0, x1, x0
  408378:	add	x0, x0, #0x1
  40837c:	lsl	x0, x0, #3
  408380:	mov	x1, x0
  408384:	mov	x0, x2
  408388:	bl	401e10 <xrealloc@plt>
  40838c:	mov	x1, x0
  408390:	ldr	x0, [sp, #16]
  408394:	str	x1, [x0]
  408398:	ldr	x0, [sp, #16]
  40839c:	ldr	x1, [x0]
  4083a0:	ldrsw	x2, [sp, #236]
  4083a4:	ldr	x0, [sp, #216]
  4083a8:	add	x0, x2, x0
  4083ac:	lsl	x0, x0, #3
  4083b0:	add	x3, x1, x0
  4083b4:	ldr	x0, [sp, #16]
  4083b8:	ldr	x1, [x0]
  4083bc:	ldrsw	x0, [sp, #236]
  4083c0:	add	x0, x0, #0x1
  4083c4:	lsl	x0, x0, #3
  4083c8:	add	x4, x1, x0
  4083cc:	ldr	x0, [sp, #24]
  4083d0:	ldr	w1, [x0]
  4083d4:	ldr	w0, [sp, #236]
  4083d8:	sub	w0, w1, w0
  4083dc:	sxtw	x0, w0
  4083e0:	lsl	x0, x0, #3
  4083e4:	mov	x2, x0
  4083e8:	mov	x1, x4
  4083ec:	mov	x0, x3
  4083f0:	bl	401ca0 <memmove@plt>
  4083f4:	ldr	x0, [sp, #16]
  4083f8:	ldr	x1, [x0]
  4083fc:	ldrsw	x0, [sp, #236]
  408400:	lsl	x0, x0, #3
  408404:	add	x3, x1, x0
  408408:	ldr	x0, [sp, #216]
  40840c:	lsl	x0, x0, #3
  408410:	mov	x2, x0
  408414:	ldr	x1, [sp, #224]
  408418:	mov	x0, x3
  40841c:	bl	401c90 <memcpy@plt>
  408420:	ldr	x0, [sp, #24]
  408424:	ldr	w0, [x0]
  408428:	mov	w1, w0
  40842c:	ldr	x0, [sp, #216]
  408430:	add	w0, w1, w0
  408434:	sub	w0, w0, #0x1
  408438:	mov	w1, w0
  40843c:	ldr	x0, [sp, #24]
  408440:	str	w1, [x0]
  408444:	ldr	x0, [sp, #224]
  408448:	bl	401fe0 <free@plt>
  40844c:	ldr	x0, [sp, #176]
  408450:	bl	401fe0 <free@plt>
  408454:	ldr	w0, [sp, #236]
  408458:	sub	w0, w0, #0x1
  40845c:	str	w0, [sp, #236]
  408460:	b	408480 <ferror@plt+0x62a0>
  408464:	nop
  408468:	b	408480 <ferror@plt+0x62a0>
  40846c:	nop
  408470:	b	408480 <ferror@plt+0x62a0>
  408474:	nop
  408478:	b	408480 <ferror@plt+0x62a0>
  40847c:	nop
  408480:	ldr	x0, [sp, #192]
  408484:	bl	401de0 <fclose@plt>
  408488:	b	4084a0 <ferror@plt+0x62c0>
  40848c:	nop
  408490:	b	4084a0 <ferror@plt+0x62c0>
  408494:	nop
  408498:	b	4084a0 <ferror@plt+0x62c0>
  40849c:	nop
  4084a0:	ldr	w0, [sp, #236]
  4084a4:	add	w0, w0, #0x1
  4084a8:	str	w0, [sp, #236]
  4084ac:	ldr	x0, [sp, #24]
  4084b0:	ldr	w0, [x0]
  4084b4:	ldr	w1, [sp, #236]
  4084b8:	cmp	w1, w0
  4084bc:	b.lt	40810c <ferror@plt+0x5f2c>  // b.tstop
  4084c0:	nop
  4084c4:	nop
  4084c8:	ldp	x29, x30, [sp], #240
  4084cc:	ret
  4084d0:	sub	sp, sp, #0x20
  4084d4:	str	x0, [sp, #8]
  4084d8:	ldr	x0, [sp, #8]
  4084dc:	cmp	x0, #0x0
  4084e0:	b.ne	4084ec <ferror@plt+0x630c>  // b.any
  4084e4:	mov	w0, #0x0                   	// #0
  4084e8:	b	408520 <ferror@plt+0x6340>
  4084ec:	str	wzr, [sp, #28]
  4084f0:	b	408500 <ferror@plt+0x6320>
  4084f4:	ldr	w0, [sp, #28]
  4084f8:	add	w0, w0, #0x1
  4084fc:	str	w0, [sp, #28]
  408500:	ldrsw	x0, [sp, #28]
  408504:	lsl	x0, x0, #3
  408508:	ldr	x1, [sp, #8]
  40850c:	add	x0, x1, x0
  408510:	ldr	x0, [x0]
  408514:	cmp	x0, #0x0
  408518:	b.ne	4084f4 <ferror@plt+0x6314>  // b.any
  40851c:	ldr	w0, [sp, #28]
  408520:	add	sp, sp, #0x20
  408524:	ret
  408528:	stp	x29, x30, [sp, #-32]!
  40852c:	mov	x29, sp
  408530:	str	x0, [sp, #24]
  408534:	str	x1, [sp, #16]
  408538:	ldr	x0, [sp, #16]
  40853c:	cmp	x0, #0x0
  408540:	b.eq	40854c <ferror@plt+0x636c>  // b.none
  408544:	ldr	x0, [sp, #16]
  408548:	b	408578 <ferror@plt+0x6398>
  40854c:	ldr	x0, [sp, #24]
  408550:	cmp	x0, #0x0
  408554:	b.eq	408574 <ferror@plt+0x6394>  // b.none
  408558:	mov	w1, #0x7                   	// #7
  40855c:	ldr	x0, [sp, #24]
  408560:	bl	401f50 <access@plt>
  408564:	cmp	w0, #0x0
  408568:	b.ne	408574 <ferror@plt+0x6394>  // b.any
  40856c:	ldr	x0, [sp, #24]
  408570:	b	408578 <ferror@plt+0x6398>
  408574:	mov	x0, #0x0                   	// #0
  408578:	ldp	x29, x30, [sp], #32
  40857c:	ret
  408580:	stp	x29, x30, [sp, #-48]!
  408584:	mov	x29, sp
  408588:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  40858c:	add	x0, x0, #0xcd8
  408590:	ldr	x0, [x0]
  408594:	cmp	x0, #0x0
  408598:	b.ne	4086b8 <ferror@plt+0x64d8>  // b.any
  40859c:	str	xzr, [sp, #40]
  4085a0:	adrp	x0, 40a000 <ferror@plt+0x7e20>
  4085a4:	add	x0, x0, #0x290
  4085a8:	bl	402160 <getenv@plt>
  4085ac:	ldr	x1, [sp, #40]
  4085b0:	bl	408528 <ferror@plt+0x6348>
  4085b4:	str	x0, [sp, #40]
  4085b8:	adrp	x0, 40a000 <ferror@plt+0x7e20>
  4085bc:	add	x0, x0, #0x298
  4085c0:	bl	402160 <getenv@plt>
  4085c4:	ldr	x1, [sp, #40]
  4085c8:	bl	408528 <ferror@plt+0x6348>
  4085cc:	str	x0, [sp, #40]
  4085d0:	adrp	x0, 40a000 <ferror@plt+0x7e20>
  4085d4:	add	x0, x0, #0x2a0
  4085d8:	bl	402160 <getenv@plt>
  4085dc:	ldr	x1, [sp, #40]
  4085e0:	bl	408528 <ferror@plt+0x6348>
  4085e4:	str	x0, [sp, #40]
  4085e8:	ldr	x1, [sp, #40]
  4085ec:	adrp	x0, 40a000 <ferror@plt+0x7e20>
  4085f0:	add	x0, x0, #0x2a8
  4085f4:	bl	408528 <ferror@plt+0x6348>
  4085f8:	str	x0, [sp, #40]
  4085fc:	ldr	x1, [sp, #40]
  408600:	adrp	x0, 40a000 <ferror@plt+0x7e20>
  408604:	add	x0, x0, #0x280
  408608:	bl	408528 <ferror@plt+0x6348>
  40860c:	str	x0, [sp, #40]
  408610:	ldr	x1, [sp, #40]
  408614:	adrp	x0, 40a000 <ferror@plt+0x7e20>
  408618:	add	x0, x0, #0x270
  40861c:	bl	408528 <ferror@plt+0x6348>
  408620:	str	x0, [sp, #40]
  408624:	ldr	x1, [sp, #40]
  408628:	adrp	x0, 40a000 <ferror@plt+0x7e20>
  40862c:	add	x0, x0, #0x268
  408630:	bl	408528 <ferror@plt+0x6348>
  408634:	str	x0, [sp, #40]
  408638:	ldr	x0, [sp, #40]
  40863c:	cmp	x0, #0x0
  408640:	b.ne	408650 <ferror@plt+0x6470>  // b.any
  408644:	adrp	x0, 40a000 <ferror@plt+0x7e20>
  408648:	add	x0, x0, #0x2b0
  40864c:	str	x0, [sp, #40]
  408650:	ldr	x0, [sp, #40]
  408654:	bl	401cd0 <strlen@plt>
  408658:	str	w0, [sp, #36]
  40865c:	ldr	w0, [sp, #36]
  408660:	add	w0, w0, #0x2
  408664:	mov	w0, w0
  408668:	bl	401e80 <xmalloc@plt>
  40866c:	str	x0, [sp, #24]
  408670:	ldr	x1, [sp, #40]
  408674:	ldr	x0, [sp, #24]
  408678:	bl	402040 <strcpy@plt>
  40867c:	ldr	w0, [sp, #36]
  408680:	ldr	x1, [sp, #24]
  408684:	add	x0, x1, x0
  408688:	mov	w1, #0x2f                  	// #47
  40868c:	strb	w1, [x0]
  408690:	ldr	w0, [sp, #36]
  408694:	add	w0, w0, #0x1
  408698:	mov	w0, w0
  40869c:	ldr	x1, [sp, #24]
  4086a0:	add	x0, x1, x0
  4086a4:	strb	wzr, [x0]
  4086a8:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4086ac:	add	x0, x0, #0xcd8
  4086b0:	ldr	x1, [sp, #24]
  4086b4:	str	x1, [x0]
  4086b8:	adrp	x0, 41c000 <ferror@plt+0x19e20>
  4086bc:	add	x0, x0, #0xcd8
  4086c0:	ldr	x0, [x0]
  4086c4:	ldp	x29, x30, [sp], #48
  4086c8:	ret
  4086cc:	stp	x29, x30, [sp, #-96]!
  4086d0:	mov	x29, sp
  4086d4:	str	x19, [sp, #16]
  4086d8:	str	x0, [sp, #40]
  4086dc:	str	x1, [sp, #32]
  4086e0:	bl	408580 <ferror@plt+0x63a0>
  4086e4:	str	x0, [sp, #88]
  4086e8:	ldr	x0, [sp, #40]
  4086ec:	cmp	x0, #0x0
  4086f0:	b.ne	408700 <ferror@plt+0x6520>  // b.any
  4086f4:	adrp	x0, 40a000 <ferror@plt+0x7e20>
  4086f8:	add	x0, x0, #0x2b8
  4086fc:	str	x0, [sp, #40]
  408700:	ldr	x0, [sp, #32]
  408704:	cmp	x0, #0x0
  408708:	b.ne	408718 <ferror@plt+0x6538>  // b.any
  40870c:	adrp	x0, 40a000 <ferror@plt+0x7e20>
  408710:	add	x0, x0, #0x2c0
  408714:	str	x0, [sp, #32]
  408718:	ldr	x0, [sp, #88]
  40871c:	bl	401cd0 <strlen@plt>
  408720:	str	w0, [sp, #84]
  408724:	ldr	x0, [sp, #40]
  408728:	bl	401cd0 <strlen@plt>
  40872c:	str	w0, [sp, #80]
  408730:	ldr	x0, [sp, #32]
  408734:	bl	401cd0 <strlen@plt>
  408738:	str	w0, [sp, #76]
  40873c:	ldrsw	x1, [sp, #84]
  408740:	ldrsw	x0, [sp, #76]
  408744:	add	x1, x1, x0
  408748:	ldrsw	x0, [sp, #80]
  40874c:	add	x0, x1, x0
  408750:	add	x0, x0, #0x7
  408754:	bl	401e80 <xmalloc@plt>
  408758:	str	x0, [sp, #64]
  40875c:	ldr	x1, [sp, #88]
  408760:	ldr	x0, [sp, #64]
  408764:	bl	402040 <strcpy@plt>
  408768:	ldrsw	x0, [sp, #84]
  40876c:	ldr	x1, [sp, #64]
  408770:	add	x0, x1, x0
  408774:	ldr	x1, [sp, #40]
  408778:	bl	402040 <strcpy@plt>
  40877c:	ldrsw	x1, [sp, #84]
  408780:	ldrsw	x0, [sp, #80]
  408784:	add	x0, x1, x0
  408788:	ldr	x1, [sp, #64]
  40878c:	add	x2, x1, x0
  408790:	adrp	x0, 40a000 <ferror@plt+0x7e20>
  408794:	add	x1, x0, #0x2c8
  408798:	mov	x0, x2
  40879c:	ldr	w2, [x1]
  4087a0:	str	w2, [x0]
  4087a4:	ldur	w1, [x1, #3]
  4087a8:	stur	w1, [x0, #3]
  4087ac:	ldrsw	x1, [sp, #84]
  4087b0:	ldrsw	x0, [sp, #80]
  4087b4:	add	x0, x1, x0
  4087b8:	add	x0, x0, #0x6
  4087bc:	ldr	x1, [sp, #64]
  4087c0:	add	x0, x1, x0
  4087c4:	ldr	x1, [sp, #32]
  4087c8:	bl	402040 <strcpy@plt>
  4087cc:	ldr	w1, [sp, #76]
  4087d0:	ldr	x0, [sp, #64]
  4087d4:	bl	401cb0 <mkstemps@plt>
  4087d8:	str	w0, [sp, #60]
  4087dc:	ldr	w0, [sp, #60]
  4087e0:	cmn	w0, #0x1
  4087e4:	b.ne	40881c <ferror@plt+0x663c>  // b.any
  4087e8:	adrp	x0, 41b000 <ferror@plt+0x18e20>
  4087ec:	ldr	x0, [x0, #4048]
  4087f0:	ldr	x19, [x0]
  4087f4:	bl	402150 <__errno_location@plt>
  4087f8:	ldr	w0, [x0]
  4087fc:	bl	401ed0 <strerror@plt>
  408800:	mov	x3, x0
  408804:	ldr	x2, [sp, #88]
  408808:	adrp	x0, 40a000 <ferror@plt+0x7e20>
  40880c:	add	x1, x0, #0x2d0
  408810:	mov	x0, x19
  408814:	bl	4021b0 <fprintf@plt>
  408818:	bl	401f40 <abort@plt>
  40881c:	ldr	w0, [sp, #60]
  408820:	bl	401ee0 <close@plt>
  408824:	cmp	w0, #0x0
  408828:	b.eq	408830 <ferror@plt+0x6650>  // b.none
  40882c:	bl	401f40 <abort@plt>
  408830:	ldr	x0, [sp, #64]
  408834:	ldr	x19, [sp, #16]
  408838:	ldp	x29, x30, [sp], #96
  40883c:	ret
  408840:	stp	x29, x30, [sp, #-32]!
  408844:	mov	x29, sp
  408848:	str	x0, [sp, #24]
  40884c:	ldr	x1, [sp, #24]
  408850:	mov	x0, #0x0                   	// #0
  408854:	bl	4086cc <ferror@plt+0x64ec>
  408858:	ldp	x29, x30, [sp], #32
  40885c:	ret
  408860:	stp	x29, x30, [sp, #-64]!
  408864:	mov	x29, sp
  408868:	stp	x19, x20, [sp, #16]
  40886c:	adrp	x20, 41b000 <ferror@plt+0x18e20>
  408870:	add	x20, x20, #0xdb0
  408874:	stp	x21, x22, [sp, #32]
  408878:	adrp	x21, 41b000 <ferror@plt+0x18e20>
  40887c:	add	x21, x21, #0xda8
  408880:	sub	x20, x20, x21
  408884:	mov	w22, w0
  408888:	stp	x23, x24, [sp, #48]
  40888c:	mov	x23, x1
  408890:	mov	x24, x2
  408894:	bl	401c58 <memcpy@plt-0x38>
  408898:	cmp	xzr, x20, asr #3
  40889c:	b.eq	4088c8 <ferror@plt+0x66e8>  // b.none
  4088a0:	asr	x20, x20, #3
  4088a4:	mov	x19, #0x0                   	// #0
  4088a8:	ldr	x3, [x21, x19, lsl #3]
  4088ac:	mov	x2, x24
  4088b0:	add	x19, x19, #0x1
  4088b4:	mov	x1, x23
  4088b8:	mov	w0, w22
  4088bc:	blr	x3
  4088c0:	cmp	x20, x19
  4088c4:	b.ne	4088a8 <ferror@plt+0x66c8>  // b.any
  4088c8:	ldp	x19, x20, [sp, #16]
  4088cc:	ldp	x21, x22, [sp, #32]
  4088d0:	ldp	x23, x24, [sp, #48]
  4088d4:	ldp	x29, x30, [sp], #64
  4088d8:	ret
  4088dc:	nop
  4088e0:	ret
  4088e4:	nop
  4088e8:	mov	x2, x1
  4088ec:	mov	x1, x0
  4088f0:	mov	w0, #0x0                   	// #0
  4088f4:	b	402180 <__xstat@plt>

Disassembly of section .fini:

00000000004088f8 <.fini>:
  4088f8:	stp	x29, x30, [sp, #-16]!
  4088fc:	mov	x29, sp
  408900:	ldp	x29, x30, [sp], #16
  408904:	ret
