module rom_1_6_64_5(address, q );

input [5 : 0] address;
wire [5 : 0] address;
output q;
wire q;

mux_64u_6u mux0 (.a({ 37'b1111111111111111111111111111111111111, 17'b0, 6'b111111, 1'b0, 3'b111 }), .b({ address[5], address[4], address[3], address[2], address[1], address[0] }), .d(q));

endmodule

