<map id="trisycl::vendor::xilinx::acap::aie::shim_tile::bli_in_connection" name="trisycl::vendor::xilinx::acap::aie::shim_tile::bli_in_connection">
<area shape="rect" id="node1" title="Get the BLI input connection from the shim tile." alt="" coords="196,5,339,61"/>
<area shape="rect" id="node2" href="$group__aie.html#aaed526f1e84f91694acd305b3595b5ad" title="Get the BLI (Boundary Logic Interface) input port from the PL (Programmable Logic in the FPGA) to rea..." alt="" coords="5,5,148,61"/>
</map>
