###############################################################
#  Generated by:      Cadence Innovus 20.10-p004_1
#  OS:                Linux x86_64(Host ID mpu.ucsd.edu)
#  Generated on:      Sat Jun 26 23:25:57 2021
#  Design:            test2212
#  Command:           defOut -routing test2212_drouted.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN test2212 ;
UNITS DISTANCE MICRONS 4000 ;

PROPERTYDEFINITIONS
    DESIGN ER_routing_mode STRING "trial_opt" ;
    DESIGN flow_implementation_stage STRING "postcts" ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 2.8800 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 2.7000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 411840 411264 ) ;

ROW CORE_ROW_0 asap7sc7p5t 0 0 FS DO 53 BY 1 STEP 216 0
 ;
ROW CORE_ROW_1 asap7sc7p5t 0 1080 N DO 53 BY 1 STEP 216 0
 ;
ROW CORE_ROW_2 asap7sc7p5t 0 2160 FS DO 53 BY 1 STEP 216 0
 ;
ROW CORE_ROW_3 asap7sc7p5t 0 3240 N DO 53 BY 1 STEP 216 0
 ;
ROW CORE_ROW_4 asap7sc7p5t 0 4320 FS DO 53 BY 1 STEP 216 0
 ;
ROW CORE_ROW_5 asap7sc7p5t 0 5400 N DO 53 BY 1 STEP 216 0
 ;
ROW CORE_ROW_6 asap7sc7p5t 0 6480 FS DO 53 BY 1 STEP 216 0
 ;
ROW CORE_ROW_7 asap7sc7p5t 0 7560 N DO 53 BY 1 STEP 216 0
 ;
ROW CORE_ROW_8 asap7sc7p5t 0 8640 FS DO 53 BY 1 STEP 216 0
 ;
ROW CORE_ROW_9 asap7sc7p5t 0 9720 N DO 53 BY 1 STEP 216 0
 ;

TRACKS X 2016 DO 285 STEP 1440 LAYER Pad ;
TRACKS Y 2112 DO 267 STEP 1536 LAYER Pad ;
TRACKS Y 2112 DO 267 STEP 1536 LAYER M9 ;
TRACKS X 2016 DO 285 STEP 1440 LAYER M9 ;
TRACKS X 576 DO 357 STEP 1152 LAYER M8 ;
TRACKS Y 2112 DO 267 STEP 1536 LAYER M8 ;
TRACKS Y 576 DO 357 STEP 1152 LAYER M7 ;
TRACKS X 576 DO 357 STEP 1152 LAYER M7 ;
TRACKS X 864 DO 476 STEP 864 LAYER M6 ;
TRACKS Y 576 DO 357 STEP 1152 LAYER M6 ;
TRACKS Y 816 DO 535 STEP 768 LAYER M5 ;
TRACKS X 864 DO 476 STEP 864 LAYER M5 ;
TRACKS X 576 DO 714 STEP 576 LAYER M4 ;
TRACKS Y 816 DO 535 STEP 768 LAYER M4 ;
TRACKS Y 576 DO 713 STEP 576 LAYER M3 ;
TRACKS X 576 DO 714 STEP 576 LAYER M3 ;
TRACKS X 576 DO 714 STEP 576 LAYER M2 ;
TRACKS Y 576 DO 713 STEP 576 LAYER M2 ;
TRACKS Y 576 DO 713 STEP 576 LAYER M1 ;
TRACKS X 576 DO 714 STEP 576 LAYER M1 ;

GCELLGRID Y 411268 DO 1 STEP 4900 ;
GCELLGRID Y 17568 DO 46 STEP 8640 ;
GCELLGRID Y -4 DO 2 STEP 8932 ;
GCELLGRID X 411844 DO 1 STEP 5476 ;
GCELLGRID X 17568 DO 46 STEP 8640 ;
GCELLGRID X -4 DO 2 STEP 8932 ;

COMPONENTS 15 ;
- Q2_stage1_domain2_reg DFFHQNx1_ASAP7_75t_SL + PLACED ( 7128 7560 ) N + WEIGHT 1
 ;
- Q1_stage1_domain1_reg DFFHQNx2_ASAP7_75t_SL + PLACED ( 0 4320 ) FS + WEIGHT 1
 ;
- g200 NAND2xp5_ASAP7_75t_SL + PLACED ( 2160 6480 ) S
 ;
- Q2_stage1_domain1_reg DFFHQNx1_ASAP7_75t_SL + PLACED ( 0 5400 ) N + WEIGHT 1
 ;
- g201 NAND2xp5_ASAP7_75t_SL + PLACED ( 5400 7560 ) FN
 ;
- Q1_stage1_domain2_reg DFFHQNx1_ASAP7_75t_SL + PLACED ( 7128 6480 ) FS + WEIGHT 1
 ;
- g203 OAI21xp5_ASAP7_75t_SL + PLACED ( 1944 8640 ) FS
 ;
- g204 XOR2xp5_ASAP7_75t_SL + PLACED ( 1512 7560 ) N
 ;
- g205 XOR2xp5_ASAP7_75t_SL + PLACED ( 4752 5400 ) N
 ;
- g202 OAI21xp5_ASAP7_75t_SL + PLACED ( 5184 6480 ) FS
 ;
- g206 INVx6_ASAP7_75t_SL + PLACED ( 4104 8640 ) FS
 ;
- g2 XOR2x1_ASAP7_75t_SL + PLACED ( 7992 8640 ) S
 ;
- g212 AND2x2_ASAP7_75t_SL + PLACED ( 8640 9720 ) FN
 ;
- g213 XOR2x1_ASAP7_75t_SL + PLACED ( 1080 2160 ) S
 ;
- g215 AND2x2_ASAP7_75t_SL + PLACED ( 1728 1080 ) FN
 ;
END COMPONENTS

PINS 11 ;
- in1_domain1 + NET in1_domain1 + DIRECTION INPUT + USE SIGNAL
 ;
- in2_domain1 + NET in2_domain1 + DIRECTION INPUT + USE SIGNAL
 ;
- in1_domain2 + NET in1_domain2 + DIRECTION INPUT + USE SIGNAL
 ;
- in2_domain2 + NET in2_domain2 + DIRECTION INPUT + USE SIGNAL
 ;
- out1_domain1 + NET out1_domain1 + DIRECTION OUTPUT + USE SIGNAL
 ;
- out2_domain1 + NET out2_domain1 + DIRECTION OUTPUT + USE SIGNAL
 ;
- out1_domain2 + NET out1_domain2 + DIRECTION OUTPUT + USE SIGNAL
 ;
- out2_domain2 + NET out2_domain2 + DIRECTION OUTPUT + USE SIGNAL
 ;
- clk1 + NET clk1 + DIRECTION INPUT + USE SIGNAL
 ;
- clk2 + NET clk2 + DIRECTION INPUT + USE SIGNAL
 ;
- rst + NET rst + DIRECTION INPUT + USE SIGNAL
 ;
END PINS

SPECIALNETS 2 ;
- vdd
  + USE POWER
 ;
- vss
  + USE GROUND
 ;
END SPECIALNETS

NETS 22 ;
- in1_domain1
  ( PIN in1_domain1 ) ( g204 A ) ( g203 A1 )
  + ROUTED M1 ( 1152 9108 ) ( 2016 * 0 )
    NEW M3 ( 1728 8496 ) ( * 9792 ) VIA23
    NEW M2 ( 1728 8496 ) RECT ( -224 -144 368 144 )
    NEW M1 ( 1152 9108 ) ( * 9792 ) VIA12
    NEW M2 ( 1152 9792 ) ( 1728 * )
    NEW M2 ( 1728 8496 ) VIA12
    NEW M3 ( 1728 8496 ) VIA23
 ;
- in2_domain1
  ( PIN in2_domain1 ) ( g204 B ) ( g203 A2 )
  + ROUTED M2 ( 2304 9080 ) RECT ( -356 -144 332 144 )
    NEW M2 ( 2052 8064 ) ( 2304 * ) VIA23
    NEW M3 ( 2304 8064 ) ( * 9080 ) VIA23
    NEW M2 ( 2304 9080 ) ( 2412 * ) VIA12
    NEW M1 ( 2412 9080 ) ( 2448 * 0 )
    NEW M2 ( 2052 8064 ) VIA12
 ;
- in1_domain2
  ( PIN in1_domain2 ) ( g202 A2 ) ( g205 A )
  + ROUTED M3 ( 5760 5184 ) ( * 6912 ) VIA23
    NEW M2 ( 5184 5184 ) ( 5760 * ) VIA23
    NEW M1 ( 5652 6912 ) ( 5688 * 0 )
    NEW M2 ( 5184 6336 ) RECT ( -224 -144 368 144 )
    NEW M3 ( 5184 6336 ) RECT ( -144 -1376 144 356 )
    NEW M3 ( 5184 5184 ) ( * 6336 ) VIA23
    NEW M2 ( 5652 6912 ) ( 5760 * )
    NEW M3 ( 5184 5184 ) VIA23
    NEW M2 ( 5184 6336 ) VIA12
    NEW M2 ( 5652 6912 ) VIA12
 ;
- in2_domain2
  ( PIN in2_domain2 ) ( g202 A1 ) ( g205 B )
  + ROUTED M1 ( 4608 6948 ) ( 5256 * 0 )
    NEW M3 ( 4608 576 ) ( * 7272 ) VIA23
    NEW M2 ( 4608 7272 ) RECT ( -368 -144 144 144 )
    NEW M2 ( 4608 576 ) ( 5184 * ) VIA12
    NEW M1 ( 4608 6948 ) ( * 7272 ) VIA12
    NEW M1 ( 5184 576 ) ( * 3456 )
    NEW M1 ( 5184 3456 ) ( 5252 * )
    NEW M1 ( 5252 3456 ) ( * 5688 0 )
    NEW M3 ( 4608 576 ) VIA23
 ;
- clk1
  ( PIN clk1 ) ( Q2_stage1_domain1_reg CLK ) ( Q1_stage1_domain1_reg CLK )
  + FIXED M3 ( 576 3456 ) ( * 8064 ) VIA23
    NEW M1 ( 432 3456 ) ( 576 * ) VIA12
  + ROUTED M2 ( 576 3456 ) RECT ( 0 -144 368 144 )
    NEW M2 ( 576 8064 ) RECT ( 0 -144 368 144 )
  + FIXED M1 ( 432 3456 ) ( * 4600 0 )
    NEW M1 ( 432 6200 0 ) ( * 7488 )
    NEW M1 ( 432 7488 ) ( 576 * )
    NEW M1 ( 576 7488 ) ( * 8064 ) VIA12
    NEW M3 ( 576 3456 ) VIA23
  + USE CLOCK
  + WEIGHT 20
 ;
- clk2
  ( PIN clk2 ) ( Q1_stage1_domain2_reg CLK ) ( Q2_stage1_domain2_reg CLK )
  + FIXED M1 ( 6336 6912 ) ( * 8064 )
    NEW M1 ( 6336 6912 ) ( 7452 * 0 )
    NEW M1 ( 6336 8064 ) ( 7452 * 0 )
  + USE CLOCK
  + WEIGHT 20
 ;
- rst
  ( PIN rst ) ( g206 A )
 ;
- out1_domain1
  ( PIN out1_domain1 ) ( g215 Y )
 ;
- out2_domain1
  ( PIN out2_domain1 ) ( g213 Y )
 ;
- out1_domain2
  ( PIN out1_domain2 ) ( g2 Y )
 ;
- out2_domain2
  ( PIN out2_domain2 ) ( g212 Y )
 ;
- Q1_stage1_domain1
  ( g215 B ) ( g213 A ) ( Q1_stage1_domain1_reg QN )
  + ROUTED M2 ( 5184 4608 ) ( 6912 * ) VIA12
    NEW M2 ( 2952 1728 ) ( 4032 * ) VIA23
    NEW M1 ( 3456 2304 0 ) ( 4608 * ) VIA12
    NEW M3 ( 4032 1728 ) ( * 2304 ) VIA23
    NEW M2 ( 4032 2304 ) ( 4608 * )
    NEW M1 ( 4468 4608 0 ) ( 5184 * ) VIA12
    NEW M2 ( 4608 2304 ) ( 6912 * ) VIA12
    NEW M1 ( 6912 2304 ) ( * 4608 )
    NEW M2 ( 2952 1728 ) VIA12
 ;
- Q1_stage1_domain2
  ( g212 A ) ( g2 A ) ( Q1_stage1_domain2_reg QN )
  + ROUTED M2 ( 10368 8748 ) RECT ( -224 -144 368 144 )
    NEW M2 ( 9396 10368 ) ( 10368 * ) VIA23
    NEW M3 ( 10368 8748 ) ( * 10368 )
    NEW M2 ( 10368 10368 ) ( 12672 * ) VIA12
    NEW M1 ( 11340 7008 0 ) ( 12096 * )
    NEW M1 ( 12096 7008 ) ( * 7488 )
    NEW M1 ( 12096 7488 ) ( 12672 * )
    NEW M1 ( 12672 7488 ) ( * 10368 )
    NEW M2 ( 9396 10368 ) VIA12
    NEW M2 ( 10368 8748 ) VIA12
    NEW M3 ( 10368 8748 ) VIA23
 ;
- Q2_stage1_domain1
  ( g215 A ) ( g213 B ) ( Q2_stage1_domain1_reg QN )
  + ROUTED M2 ( 4212 5760 ) ( 6336 * ) VIA23
    NEW M2 ( 1728 1728 ) ( 2448 * ) VIA12
    NEW M3 ( 1728 576 ) ( * 1728 ) VIA23
    NEW M2 ( 2256 2952 ) RECT ( -908 -144 932 144 )
    NEW M2 ( 3456 3456 ) RECT ( -272 -144 3104 144 )
    NEW M2 ( 1728 576 ) ( 3456 * ) VIA23
    NEW M3 ( 2256 2952 ) ( * 3120 ) VIA34
    NEW M4 ( 2256 3120 ) ( 3456 * ) VIA34
    NEW M3 ( 3456 576 ) ( * 3120 )
    NEW M3 ( 3456 3120 ) ( * 3456 ) VIA23
    NEW M2 ( 3456 3456 ) ( 6336 * ) VIA23
    NEW M3 ( 6336 3456 ) ( * 5760 )
    NEW M3 ( 1728 576 ) VIA23
    NEW M3 ( 2256 2952 ) VIA23
    NEW M2 ( 4212 5760 ) VIA12
 ;
- Q2_stage1_domain2
  ( g212 B ) ( g2 B ) ( Q2_stage1_domain2_reg QN )
  + ROUTED M2 ( 7488 10368 ) ( 9020 * ) VIA23
    NEW M2 ( 9020 9432 ) RECT ( -760 -144 1080 144 )
    NEW M1 ( 7488 10368 ) ( * 11520 )
    NEW M1 ( 7488 11520 ) ( 8640 * ) VIA12
    NEW M2 ( 8640 11520 ) ( 12096 * ) VIA12
    NEW M3 ( 9020 9432 ) ( * 10368 )
    NEW M1 ( 9792 10368 0 ) ( 12096 * )
    NEW M1 ( 11340 8064 0 ) ( 12096 * )
    NEW M1 ( 12096 8064 ) ( * 10368 )
    NEW M1 ( 12096 10368 ) ( * 11520 )
    NEW M2 ( 7488 10368 ) VIA12
    NEW M3 ( 9020 9432 ) VIA23
 ;
- n_0
  ( g202 Y ) ( Q1_stage1_domain2_reg D )
  + ROUTED M2 ( 8064 6912 ) ( 8100 * ) VIA12
    NEW M3 ( 8064 6336 ) ( * 6912 ) VIA23
    NEW M2 ( 6048 6336 ) ( 8064 * ) VIA23
    NEW M1 ( 6048 6336 ) ( * 6588 0 )
    NEW M2 ( 6048 6336 ) VIA12
 ;
- n_1
  ( g205 Y ) ( g201 A )
  + ROUTED M3 ( 7488 5760 ) ( * 9216 ) VIA23
    NEW M2 ( 6336 9216 ) RECT ( -356 -144 1376 144 )
    NEW M2 ( 7488 5760 ) RECT ( 0 -144 368 144 )
    NEW M2 ( 6156 8064 ) ( 6336 * ) VIA23
    NEW M3 ( 6336 8064 ) ( * 9216 ) VIA23
    NEW M2 ( 6336 9216 ) ( 7488 * )
    NEW M1 ( 6588 5940 0 ) ( 7488 * )
    NEW M1 ( 7488 5760 ) ( * 5940 )
    NEW M2 ( 6156 8064 ) VIA12
    NEW M2 ( 7488 5760 ) VIA12
    NEW M3 ( 7488 5760 ) VIA23
 ;
- n_2
  ( g204 Y ) ( g200 B )
  + ROUTED M2 ( 2484 6912 ) ( 2880 * ) VIA23
    NEW M3 ( 2880 6912 ) ( * 8064 ) VIA23
    NEW M2 ( 2880 8064 ) ( 4032 * ) VIA12
    NEW M1 ( 3348 8064 0 ) ( 4032 * )
    NEW M2 ( 2484 6912 ) VIA12
 ;
- n_3
  ( g203 Y ) ( Q2_stage1_domain1_reg D )
  + ROUTED M3 ( 3456 9432 ) ( * 11520 ) VIA23
    NEW M2 ( 3456 9432 ) RECT ( -224 -144 368 144 )
    NEW M2 ( 1008 6336 ) ( 1152 * ) VIA23
    NEW M3 ( 1152 6336 ) ( * 11520 ) VIA23
    NEW M2 ( 1152 11520 ) ( 3456 * )
    NEW M1 ( 2952 8964 0 ) ( 3456 * )
    NEW M1 ( 3456 8964 ) ( * 9432 ) VIA12
    NEW M2 ( 1008 6336 ) VIA12
    NEW M3 ( 3456 9432 ) VIA23
 ;
- n_4
  ( g206 Y ) ( g202 B ) ( g203 B ) ( g201 B ) ( g200 A )
  + ROUTED M1 ( 5940 6912 ) ( * 7008 0 )
    NEW M2 ( 5760 6912 ) ( 5940 * ) VIA12
    NEW M2 ( 5184 9792 ) ( 5760 * ) VIA23
    NEW M2 ( 5184 8064 ) ( 5724 * ) VIA12
    NEW M2 ( 3456 10368 ) ( 4032 * ) VIA23
    NEW M2 ( 4032 7272 ) RECT ( -368 -144 144 144 )
    NEW M2 ( 5760 9792 ) RECT ( -800 -144 356 144 )
    NEW M1 ( 2700 9168 0 ) ( * 9216 ) VIA12
    NEW M2 ( 2700 9216 ) ( 2880 * ) VIA23
    NEW M3 ( 2880 9216 ) ( * 10368 ) VIA23
    NEW M2 ( 2880 10368 ) ( 3456 * ) VIA12
    NEW M1 ( 2916 7008 0 ) ( 4032 * )
    NEW M1 ( 3456 10368 ) ( 5184 * )
    NEW M1 ( 4032 7008 ) ( * 7272 ) VIA12
    NEW M3 ( 4032 7272 ) ( * 10368 )
    NEW M2 ( 4032 10368 ) ( 5184 * ) VIA23
    NEW M3 ( 5184 8064 ) ( * 9792 ) VIA23
    NEW M1 ( 5184 9612 0 ) ( * 10368 )
    NEW M3 ( 5184 9792 ) ( * 10368 )
    NEW M3 ( 5760 6912 ) ( * 9792 )
    NEW M3 ( 4032 7272 ) VIA23
    NEW M3 ( 5184 8064 ) VIA23
    NEW M3 ( 5760 6912 ) VIA23
 ;
- n_5
  ( g201 Y ) ( Q2_stage1_domain2_reg D )
  + ROUTED M1 ( 8064 8064 ) ( 8100 * 0 )
    NEW M2 ( 6336 12672 ) ( 8064 * ) VIA23
    NEW M3 ( 6912 8640 ) ( * 11520 ) VIA23
    NEW M2 ( 5688 8640 ) ( 6912 * ) VIA23
    NEW M1 ( 6336 11520 ) ( * 12672 ) VIA12
    NEW M2 ( 6912 8640 ) RECT ( -1448 -144 296 144 )
    NEW M1 ( 5688 8532 0 ) ( * 8640 ) VIA12
    NEW M2 ( 6336 11520 ) ( 6912 * )
    NEW M3 ( 8064 8064 ) ( * 12672 )
    NEW M2 ( 6336 11520 ) VIA12
    NEW M2 ( 8064 8064 ) VIA12
    NEW M3 ( 8064 8064 ) VIA23
 ;
- n_6
  ( g200 Y ) ( Q1_stage1_domain1_reg D )
  + ROUTED M2 ( 2180 6768 ) ( 2304 * ) VIA23
    NEW M3 ( 1152 4032 ) ( * 4608 ) VIA23
    NEW M2 ( 1008 4608 ) ( 1152 * )
    NEW M2 ( 1152 4032 ) ( 2304 * ) VIA23
    NEW M1 ( 2180 6768 ) ( 2232 * 0 )
    NEW M3 ( 2304 4032 ) ( * 6768 )
    NEW M2 ( 1008 4608 ) VIA12
    NEW M3 ( 1152 4032 ) VIA23
    NEW M2 ( 2180 6768 ) VIA12
 ;
END NETS

END DESIGN
