$date
	Sat Aug 15 21:01:33 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! y5 $end
$var wire 2 " y4 [1:0] $end
$var wire 1 # y3 $end
$var wire 2 $ y2 [1:0] $end
$var reg 2 % d0 [1:0] $end
$var reg 2 & d1 [1:0] $end
$var reg 1 ' t $end
$var reg 1 ( u $end
$scope module M2 $end
$var wire 2 ) d0 [1:0] $end
$var wire 1 ' t $end
$var wire 1 # y3 $end
$var wire 2 * y2 [1:0] $end
$scope module M3 $end
$var wire 2 + d0 [1:0] $end
$var wire 1 ' s $end
$var wire 1 # y $end
$upscope $end
$upscope $end
$scope module M3 $end
$var wire 2 , d1 [1:0] $end
$var wire 1 ( u $end
$var wire 1 ! y5 $end
$var wire 2 - y4 [1:0] $end
$scope module M4 $end
$var wire 2 . d0 [1:0] $end
$var wire 1 ( s $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
bx -
bx ,
bx +
bx *
bx )
x(
x'
bx &
bx %
bx $
x#
bx "
x!
$end
#1
0#
b10 $
b10 *
b10 +
b0 %
b0 )
0'
#2
1#
b1 $
b1 *
b1 +
b1 %
b1 )
#3
b10 %
b10 )
#4
0#
b10 $
b10 *
b10 +
b11 %
b11 )
#5
1#
b0 %
b0 )
1'
#6
0#
b1 $
b1 *
b1 +
b1 %
b1 )
#7
b10 %
b10 )
#8
1#
b10 $
b10 *
b10 +
b11 %
b11 )
#9
1!
b11 "
b11 -
b11 .
b0 &
b0 ,
0(
#10
0!
b10 "
b10 -
b10 .
b1 &
b1 ,
#11
b10 &
b10 ,
#12
b0 "
b0 -
b0 .
b11 &
b11 ,
#13
1!
b11 "
b11 -
b11 .
b0 &
b0 ,
1(
#14
b10 "
b10 -
b10 .
b1 &
b1 ,
#15
b10 &
b10 ,
#16
0!
b0 "
b0 -
b0 .
b11 &
b11 ,
#40
