INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/desig/Documents/GitHub/FPGA_Projects/Vivado_Projects/traffic_light/src/traffic_light.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'traffic_light'
