{
    "CurCompileModules": [
        "...MASTER...",
        "tb1"
    ],
    "MlibObjs": {},
    "stat": {
        "mop/quad": 2.2514970059880239,
        "nMops": 4888,
        "ru_self_cgstart": {
            "ru_stime_sec": 0.010751999999999999,
            "ru_utime_sec": 0.080493999999999996,
            "ru_nivcsw": 76,
            "ru_maxrss_kb": 97852,
            "ru_nvcsw": 99,
            "ru_minflt": 7697,
            "ru_majflt": 53
        },
        "CodeGen(%)": 14.446357587738884,
        "mopSpeed": 359623.30782813404,
        "Frontend(%)": 85.553642412261127,
        "ru_childs_cgstart": {
            "ru_stime_sec": 0.0012440000000000001,
            "ru_utime_sec": 0.004424,
            "ru_nivcsw": 1,
            "ru_maxrss_kb": 84124,
            "ru_nvcsw": 4,
            "ru_minflt": 739,
            "ru_majflt": 0
        },
        "totalObjSize": 91065,
        "ru_childs_end": {
            "ru_stime_sec": 0.0031359999999999999,
            "ru_utime_sec": 0.004424,
            "ru_nivcsw": 1,
            "ru_maxrss_kb": 98476,
            "ru_nvcsw": 5,
            "ru_minflt": 965,
            "ru_majflt": 0
        },
        "nQuads": 2171,
        "ru_self_end": {
            "ru_stime_sec": 0.020452999999999999,
            "ru_utime_sec": 0.094086000000000003,
            "ru_nivcsw": 93,
            "ru_maxrss_kb": 107496,
            "ru_nvcsw": 101,
            "ru_minflt": 9499,
            "ru_majflt": 53
        },
        "quadSpeed": 159726.30959387866,
        "outputSizePerQuad": 41.0
    },
    "CurCompileUdps": {},
    "LVLData": [
        "SIM"
    ],
    "PrevCompiledModules": {
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7370,
                "mod": "...MASTER...",
                "out": "objs/amcQw_d.o",
                "mode": 4,
                "checksum": 0
            }
        },
        "tb1": {
            "Lu0Uq_d": {
                "bytes": 82318,
                "mod": "tb1",
                "archive": "archive.6/_prev_archive_1.a",
                "out": "Lu0Uq_d.o",
                "mode": 4,
                "checksum": 0
            }
        }
    },
    "CompileProcesses": [
        "cgproc.44152.json"
    ],
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 91065
    },
    "NameTable": {
        "tb1": [
            "tb1",
            "Lu0Uq",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "PEModules": [],
    "Misc": {
        "csrc_abs": "/home/milo/Codes/ICCodes/SVexercise/lab0/csrc",
        "csrc": "csrc",
        "cwd": "/home/milo/Codes/ICCodes/SVexercise/lab0",
        "daidir_abs": "/home/milo/Codes/ICCodes/SVexercise/lab0/simv.daidir",
        "daidir": "simv.daidir",
        "default_output_dir": "csrc",
        "archive_dir": "archive.6"
    },
    "CompileStatus": "Successful"
}