TimeQuest Timing Analyzer report for AP9
Wed Mar  1 19:29:01 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock_divider:clock_manager_dut|reg1Mhz'
 13. Slow 1200mV 85C Model Hold: 'clock_divider:clock_manager_dut|reg1Mhz'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clock_divider:clock_manager_dut|reg1Mhz'
 22. Slow 1200mV 0C Model Hold: 'clock_divider:clock_manager_dut|reg1Mhz'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clock_divider:clock_manager_dut|reg1Mhz'
 30. Fast 1200mV 0C Model Hold: 'clock_divider:clock_manager_dut|reg1Mhz'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Output Ports
 45. Unconstrained Output Ports
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; AP9                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.8%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                           ;
+-----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------+
; Clock Name                              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                     ;
+-----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------+
; clock_divider:clock_manager_dut|reg1Mhz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:clock_manager_dut|reg1Mhz } ;
+-----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                           ;
+-----------+-----------------+-----------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                              ; Note ;
+-----------+-----------------+-----------------------------------------+------+
; 203.5 MHz ; 203.5 MHz       ; clock_divider:clock_manager_dut|reg1Mhz ;      ;
+-----------+-----------------+-----------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                              ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clock_divider:clock_manager_dut|reg1Mhz ; -3.914 ; -640.614      ;
+-----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                              ;
+-----------------------------------------+-------+---------------+
; Clock                                   ; Slack ; End Point TNS ;
+-----------------------------------------+-------+---------------+
; clock_divider:clock_manager_dut|reg1Mhz ; 0.387 ; 0.000         ;
+-----------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clock_divider:clock_manager_dut|reg1Mhz ; -1.285 ; -274.990      ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:clock_manager_dut|reg1Mhz'                                                                                                                               ;
+--------+--------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                             ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -3.914 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.838      ;
; -3.914 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.838      ;
; -3.914 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.838      ;
; -3.914 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.838      ;
; -3.914 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.838      ;
; -3.914 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.838      ;
; -3.914 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.838      ;
; -3.745 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.669      ;
; -3.745 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.669      ;
; -3.745 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.669      ;
; -3.745 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.669      ;
; -3.745 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.669      ;
; -3.745 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.669      ;
; -3.745 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.669      ;
; -3.732 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.073     ; 4.657      ;
; -3.732 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.073     ; 4.657      ;
; -3.732 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.073     ; 4.657      ;
; -3.732 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.073     ; 4.657      ;
; -3.732 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.073     ; 4.657      ;
; -3.732 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.073     ; 4.657      ;
; -3.732 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.073     ; 4.657      ;
; -3.620 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.544      ;
; -3.620 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.544      ;
; -3.620 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.544      ;
; -3.620 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.544      ;
; -3.620 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.544      ;
; -3.620 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.544      ;
; -3.620 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.544      ;
; -3.597 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.073     ; 4.522      ;
; -3.597 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.073     ; 4.522      ;
; -3.597 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.073     ; 4.522      ;
; -3.597 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.073     ; 4.522      ;
; -3.597 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.073     ; 4.522      ;
; -3.597 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.073     ; 4.522      ;
; -3.597 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.073     ; 4.522      ;
; -3.576 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[13] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.080     ; 4.494      ;
; -3.576 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[15] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.080     ; 4.494      ;
; -3.576 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.080     ; 4.494      ;
; -3.576 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[10] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.080     ; 4.494      ;
; -3.576 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.080     ; 4.494      ;
; -3.576 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[5]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.080     ; 4.494      ;
; -3.576 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[3]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.080     ; 4.494      ;
; -3.576 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[2]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.080     ; 4.494      ;
; -3.547 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[13]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.357      ; 4.902      ;
; -3.547 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[11]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.357      ; 4.902      ;
; -3.547 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[1]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.357      ; 4.902      ;
; -3.547 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[2]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.357      ; 4.902      ;
; -3.547 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[3]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.357      ; 4.902      ;
; -3.547 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[4]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.357      ; 4.902      ;
; -3.547 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[5]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.357      ; 4.902      ;
; -3.547 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[6]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.357      ; 4.902      ;
; -3.547 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[7]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.357      ; 4.902      ;
; -3.547 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[8]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.357      ; 4.902      ;
; -3.547 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[9]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.357      ; 4.902      ;
; -3.547 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[10]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.357      ; 4.902      ;
; -3.547 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[14]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.357      ; 4.902      ;
; -3.547 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[12]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.357      ; 4.902      ;
; -3.547 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[15]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.357      ; 4.902      ;
; -3.540 ; cpu_v:cpu_v_dut|IR[15]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.464      ;
; -3.540 ; cpu_v:cpu_v_dut|IR[15]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.464      ;
; -3.540 ; cpu_v:cpu_v_dut|IR[15]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.464      ;
; -3.540 ; cpu_v:cpu_v_dut|IR[15]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.464      ;
; -3.540 ; cpu_v:cpu_v_dut|IR[15]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.464      ;
; -3.540 ; cpu_v:cpu_v_dut|IR[15]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.464      ;
; -3.540 ; cpu_v:cpu_v_dut|IR[15]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.464      ;
; -3.506 ; cpu_v:cpu_v_dut|stage[5] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.430      ;
; -3.506 ; cpu_v:cpu_v_dut|stage[5] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.430      ;
; -3.506 ; cpu_v:cpu_v_dut|stage[5] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.430      ;
; -3.506 ; cpu_v:cpu_v_dut|stage[5] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.430      ;
; -3.506 ; cpu_v:cpu_v_dut|stage[5] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.430      ;
; -3.506 ; cpu_v:cpu_v_dut|stage[5] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.430      ;
; -3.506 ; cpu_v:cpu_v_dut|stage[5] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.430      ;
; -3.505 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[0]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.360      ; 4.863      ;
; -3.453 ; cpu_v:cpu_v_dut|IR[7]    ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[15] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.533     ; 3.918      ;
; -3.448 ; cpu_v:cpu_v_dut|stage[4] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.073     ; 4.373      ;
; -3.448 ; cpu_v:cpu_v_dut|stage[4] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.073     ; 4.373      ;
; -3.448 ; cpu_v:cpu_v_dut|stage[4] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.073     ; 4.373      ;
; -3.448 ; cpu_v:cpu_v_dut|stage[4] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.073     ; 4.373      ;
; -3.448 ; cpu_v:cpu_v_dut|stage[4] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.073     ; 4.373      ;
; -3.448 ; cpu_v:cpu_v_dut|stage[4] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.073     ; 4.373      ;
; -3.448 ; cpu_v:cpu_v_dut|stage[4] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.073     ; 4.373      ;
; -3.443 ; cpu_v:cpu_v_dut|IR[12]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.367      ;
; -3.443 ; cpu_v:cpu_v_dut|IR[12]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.367      ;
; -3.443 ; cpu_v:cpu_v_dut|IR[12]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.367      ;
; -3.443 ; cpu_v:cpu_v_dut|IR[12]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.367      ;
; -3.443 ; cpu_v:cpu_v_dut|IR[12]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.367      ;
; -3.443 ; cpu_v:cpu_v_dut|IR[12]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.367      ;
; -3.443 ; cpu_v:cpu_v_dut|IR[12]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.367      ;
; -3.421 ; cpu_v:cpu_v_dut|IR[8]    ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.533     ; 3.886      ;
; -3.410 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[10]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.080     ; 4.328      ;
; -3.410 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[11]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.080     ; 4.328      ;
; -3.410 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[12]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.080     ; 4.328      ;
; -3.410 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[14]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.080     ; 4.328      ;
; -3.410 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[13]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.080     ; 4.328      ;
; -3.410 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[15]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.080     ; 4.328      ;
; -3.407 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[13] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.080     ; 4.325      ;
; -3.407 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[15] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.080     ; 4.325      ;
; -3.407 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.080     ; 4.325      ;
; -3.407 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[10] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.080     ; 4.325      ;
; -3.407 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.080     ; 4.325      ;
+--------+--------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:clock_manager_dut|reg1Mhz'                                                                                                                                                ;
+-------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.387 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|processing_instruction ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.096      ; 0.669      ;
; 0.402 ; cpu_v:cpu_v_dut|data_debug[14]         ; cpu_v:cpu_v_dut|data_debug[14]         ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; cpu_v:cpu_v_dut|data_debug[11]         ; cpu_v:cpu_v_dut|data_debug[11]         ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; cpu_v:cpu_v_dut|data_debug[0]          ; cpu_v:cpu_v_dut|data_debug[0]          ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; cpu_v:cpu_v_dut|wire_RW                ; cpu_v:cpu_v_dut|wire_RW                ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.081      ; 0.669      ;
; 0.548 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.515      ; 1.249      ;
; 0.595 ; cpu_v:cpu_v_dut|END[4]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.130      ; 0.911      ;
; 0.638 ; cpu_v:cpu_v_dut|PC[13]                 ; cpu_v:cpu_v_dut|PC[13]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.922      ;
; 0.638 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[3]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.922      ;
; 0.638 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[5]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.922      ;
; 0.639 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[11]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.923      ;
; 0.639 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[1]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.923      ;
; 0.640 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.924      ;
; 0.640 ; cpu_v:cpu_v_dut|PC[15]                 ; cpu_v:cpu_v_dut|PC[15]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.924      ;
; 0.641 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[7]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.925      ;
; 0.641 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[9]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.925      ;
; 0.643 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[2]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.927      ;
; 0.643 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[4]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.927      ;
; 0.644 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.928      ;
; 0.644 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.928      ;
; 0.644 ; cpu_v:cpu_v_dut|PC[14]                 ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.928      ;
; 0.644 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.928      ;
; 0.689 ; cpu_v:cpu_v_dut|Rn[7][7]               ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[7]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.133      ; 1.008      ;
; 0.691 ; cpu_v:cpu_v_dut|Rn[7][11]              ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[11]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.133      ; 1.010      ;
; 0.821 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[5]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.081      ; 1.088      ;
; 0.822 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[3]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.081      ; 1.089      ;
; 0.827 ; cpu_v:cpu_v_dut|Rn[7][12]              ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[12]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.133      ; 1.146      ;
; 0.828 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[10]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.081      ; 1.095      ;
; 0.860 ; cpu_v:cpu_v_dut|Rn[2][12]              ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[12]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.099      ; 1.145      ;
; 0.874 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.132      ; 1.192      ;
; 0.879 ; cpu_v:cpu_v_dut|Rn[2][14]              ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[14]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.099      ; 1.164      ;
; 0.884 ; cpu_v:cpu_v_dut|Rn[2][3]               ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[3]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.099      ; 1.169      ;
; 0.888 ; cpu_v:cpu_v_dut|Rn[2][2]               ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[2]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.099      ; 1.173      ;
; 0.910 ; cpu_v:cpu_v_dut|Rn[7][14]              ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[14]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.133      ; 1.229      ;
; 0.916 ; cpu_v:cpu_v_dut|Rn[7][10]              ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[10]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.133      ; 1.235      ;
; 0.922 ; cpu_v:cpu_v_dut|Rn[5][7]               ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[7]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.095      ; 1.203      ;
; 0.951 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.081      ; 1.218      ;
; 0.954 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[15]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.081      ; 1.221      ;
; 0.956 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.240      ;
; 0.956 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[2]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.240      ;
; 0.956 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[4]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.240      ;
; 0.956 ; cpu_v:cpu_v_dut|PC[13]                 ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.240      ;
; 0.957 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.241      ;
; 0.958 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.242      ;
; 0.958 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.242      ;
; 0.967 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[7]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.251      ;
; 0.970 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[3]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.254      ;
; 0.970 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[5]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.254      ;
; 0.971 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[13]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.255      ;
; 0.971 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[11]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.255      ;
; 0.971 ; cpu_v:cpu_v_dut|PC[14]                 ; cpu_v:cpu_v_dut|PC[15]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.255      ;
; 0.971 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[9]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.255      ;
; 0.972 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.256      ;
; 0.975 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.259      ;
; 0.975 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[4]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.259      ;
; 0.976 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.260      ;
; 0.976 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.260      ;
; 0.976 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.260      ;
; 1.000 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; -0.302     ; 0.884      ;
; 1.002 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[15]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; -0.302     ; 0.886      ;
; 1.011 ; cpu_v:cpu_v_dut|Rn[2][9]               ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[9]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.099      ; 1.296      ;
; 1.015 ; cpu_v:cpu_v_dut|Rn[2][7]               ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[7]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.099      ; 1.300      ;
; 1.030 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[3]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; -0.302     ; 0.914      ;
; 1.077 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[7]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.361      ;
; 1.077 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[3]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.361      ;
; 1.077 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[5]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.361      ;
; 1.077 ; cpu_v:cpu_v_dut|PC[13]                 ; cpu_v:cpu_v_dut|PC[15]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.361      ;
; 1.078 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[13]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.362      ;
; 1.079 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[11]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.363      ;
; 1.079 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[9]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.363      ;
; 1.082 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.366      ;
; 1.082 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.366      ;
; 1.082 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[4]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.366      ;
; 1.083 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.078      ; 1.347      ;
; 1.083 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.367      ;
; 1.084 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.368      ;
; 1.084 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.368      ;
; 1.089 ; cpu_v:cpu_v_dut|Rn[3][12]              ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[12]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.133      ; 1.408      ;
; 1.093 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[9]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.377      ;
; 1.096 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[7]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.380      ;
; 1.096 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[5]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.380      ;
; 1.097 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[15]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.381      ;
; 1.097 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[13]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.381      ;
; 1.097 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[11]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.381      ;
; 1.098 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.382      ;
; 1.101 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.385      ;
; 1.101 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.385      ;
; 1.102 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.386      ;
; 1.102 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.386      ;
; 1.108 ; cpu_v:cpu_v_dut|Rn[3][14]              ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[14]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.133      ; 1.427      ;
; 1.113 ; cpu_v:cpu_v_dut|Rn[3][2]               ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[2]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.133      ; 1.432      ;
; 1.114 ; cpu_v:cpu_v_dut|Rn[3][3]               ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[3]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.133      ; 1.433      ;
; 1.116 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[5]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; -0.302     ; 1.000      ;
; 1.121 ; cpu_v:cpu_v_dut|Rn[2][11]              ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[11]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.099      ; 1.406      ;
; 1.125 ; cpu_v:cpu_v_dut|Rn[2][10]              ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[10]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.099      ; 1.410      ;
; 1.129 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|PC[1]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.095      ; 1.410      ;
; 1.134 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|PC[2]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.095      ; 1.415      ;
; 1.135 ; cpu_v:cpu_v_dut|stage[2]               ; cpu_v:cpu_v_dut|stage[2]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.080      ; 1.401      ;
; 1.195 ; cpu_v:cpu_v_dut|IR[10]                 ; cpu_v:cpu_v_dut|data_debug[11]         ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.087      ; 1.468      ;
; 1.199 ; cpu_v:cpu_v_dut|IR[11]                 ; cpu_v:cpu_v_dut|data_debug[0]          ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.087      ; 1.472      ;
+-------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                             ;
+------------+-----------------+-----------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note ;
+------------+-----------------+-----------------------------------------+------+
; 224.06 MHz ; 224.06 MHz      ; clock_divider:clock_manager_dut|reg1Mhz ;      ;
+------------+-----------------+-----------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                               ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clock_divider:clock_manager_dut|reg1Mhz ; -3.463 ; -567.527      ;
+-----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                               ;
+-----------------------------------------+-------+---------------+
; Clock                                   ; Slack ; End Point TNS ;
+-----------------------------------------+-------+---------------+
; clock_divider:clock_manager_dut|reg1Mhz ; 0.338 ; 0.000         ;
+-----------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                 ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clock_divider:clock_manager_dut|reg1Mhz ; -1.285 ; -274.990      ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:clock_manager_dut|reg1Mhz'                                                                                                                                ;
+--------+--------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                             ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -3.463 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.396      ;
; -3.463 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.396      ;
; -3.463 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.396      ;
; -3.463 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.396      ;
; -3.463 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.396      ;
; -3.463 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.396      ;
; -3.463 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.396      ;
; -3.318 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.251      ;
; -3.318 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.251      ;
; -3.318 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.251      ;
; -3.318 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.251      ;
; -3.318 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.251      ;
; -3.318 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.251      ;
; -3.318 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.251      ;
; -3.318 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.065     ; 4.252      ;
; -3.318 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.065     ; 4.252      ;
; -3.318 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.065     ; 4.252      ;
; -3.318 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.065     ; 4.252      ;
; -3.318 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.065     ; 4.252      ;
; -3.318 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.065     ; 4.252      ;
; -3.318 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.065     ; 4.252      ;
; -3.232 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.165      ;
; -3.232 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.165      ;
; -3.232 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.165      ;
; -3.232 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.165      ;
; -3.232 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.165      ;
; -3.232 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.165      ;
; -3.232 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.165      ;
; -3.199 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.065     ; 4.133      ;
; -3.199 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.065     ; 4.133      ;
; -3.199 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.065     ; 4.133      ;
; -3.199 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.065     ; 4.133      ;
; -3.199 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.065     ; 4.133      ;
; -3.199 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.065     ; 4.133      ;
; -3.199 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.065     ; 4.133      ;
; -3.152 ; cpu_v:cpu_v_dut|IR[15]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.085      ;
; -3.152 ; cpu_v:cpu_v_dut|IR[15]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.085      ;
; -3.152 ; cpu_v:cpu_v_dut|IR[15]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.085      ;
; -3.152 ; cpu_v:cpu_v_dut|IR[15]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.085      ;
; -3.152 ; cpu_v:cpu_v_dut|IR[15]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.085      ;
; -3.152 ; cpu_v:cpu_v_dut|IR[15]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.085      ;
; -3.152 ; cpu_v:cpu_v_dut|IR[15]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.085      ;
; -3.145 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[13] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.072     ; 4.072      ;
; -3.145 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[15] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.072     ; 4.072      ;
; -3.145 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.072     ; 4.072      ;
; -3.145 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[10] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.072     ; 4.072      ;
; -3.145 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.072     ; 4.072      ;
; -3.145 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[5]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.072     ; 4.072      ;
; -3.145 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[3]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.072     ; 4.072      ;
; -3.145 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[2]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.072     ; 4.072      ;
; -3.102 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[13]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.327      ; 4.428      ;
; -3.102 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[11]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.327      ; 4.428      ;
; -3.102 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[1]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.327      ; 4.428      ;
; -3.102 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[2]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.327      ; 4.428      ;
; -3.102 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[3]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.327      ; 4.428      ;
; -3.102 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[4]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.327      ; 4.428      ;
; -3.102 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[5]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.327      ; 4.428      ;
; -3.102 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[6]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.327      ; 4.428      ;
; -3.102 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[7]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.327      ; 4.428      ;
; -3.102 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[8]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.327      ; 4.428      ;
; -3.102 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[9]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.327      ; 4.428      ;
; -3.102 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[10]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.327      ; 4.428      ;
; -3.102 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[14]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.327      ; 4.428      ;
; -3.102 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[12]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.327      ; 4.428      ;
; -3.102 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[15]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.327      ; 4.428      ;
; -3.085 ; cpu_v:cpu_v_dut|stage[5] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.018      ;
; -3.085 ; cpu_v:cpu_v_dut|stage[5] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.018      ;
; -3.085 ; cpu_v:cpu_v_dut|stage[5] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.018      ;
; -3.085 ; cpu_v:cpu_v_dut|stage[5] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.018      ;
; -3.085 ; cpu_v:cpu_v_dut|stage[5] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.018      ;
; -3.085 ; cpu_v:cpu_v_dut|stage[5] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.018      ;
; -3.085 ; cpu_v:cpu_v_dut|stage[5] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.018      ;
; -3.073 ; cpu_v:cpu_v_dut|stage[4] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.065     ; 4.007      ;
; -3.073 ; cpu_v:cpu_v_dut|stage[4] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.065     ; 4.007      ;
; -3.073 ; cpu_v:cpu_v_dut|stage[4] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.065     ; 4.007      ;
; -3.073 ; cpu_v:cpu_v_dut|stage[4] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.065     ; 4.007      ;
; -3.073 ; cpu_v:cpu_v_dut|stage[4] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.065     ; 4.007      ;
; -3.073 ; cpu_v:cpu_v_dut|stage[4] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.065     ; 4.007      ;
; -3.073 ; cpu_v:cpu_v_dut|stage[4] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.065     ; 4.007      ;
; -3.070 ; cpu_v:cpu_v_dut|IR[12]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.003      ;
; -3.070 ; cpu_v:cpu_v_dut|IR[12]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.003      ;
; -3.070 ; cpu_v:cpu_v_dut|IR[12]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.003      ;
; -3.070 ; cpu_v:cpu_v_dut|IR[12]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.003      ;
; -3.070 ; cpu_v:cpu_v_dut|IR[12]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.003      ;
; -3.070 ; cpu_v:cpu_v_dut|IR[12]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.003      ;
; -3.070 ; cpu_v:cpu_v_dut|IR[12]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.066     ; 4.003      ;
; -3.060 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[0]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.333      ; 4.392      ;
; -3.057 ; cpu_v:cpu_v_dut|IR[7]    ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[15] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.491     ; 3.565      ;
; -3.002 ; cpu_v:cpu_v_dut|IR[8]    ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.491     ; 3.510      ;
; -3.000 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[13] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.072     ; 3.927      ;
; -3.000 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[15] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.072     ; 3.927      ;
; -3.000 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.072     ; 3.927      ;
; -3.000 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[10] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.072     ; 3.927      ;
; -3.000 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.072     ; 3.927      ;
; -3.000 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[5]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.072     ; 3.927      ;
; -3.000 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[3]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.072     ; 3.927      ;
; -3.000 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[2]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.072     ; 3.927      ;
; -3.000 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[13] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.071     ; 3.928      ;
; -3.000 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[15] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.071     ; 3.928      ;
; -3.000 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.071     ; 3.928      ;
+--------+--------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:clock_manager_dut|reg1Mhz'                                                                                                                                                 ;
+-------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.338 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|processing_instruction ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.088      ; 0.597      ;
; 0.353 ; cpu_v:cpu_v_dut|data_debug[14]         ; cpu_v:cpu_v_dut|data_debug[14]         ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; cpu_v:cpu_v_dut|data_debug[11]         ; cpu_v:cpu_v_dut|data_debug[11]         ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; cpu_v:cpu_v_dut|data_debug[0]          ; cpu_v:cpu_v_dut|data_debug[0]          ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; cpu_v:cpu_v_dut|wire_RW                ; cpu_v:cpu_v_dut|wire_RW                ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.073      ; 0.597      ;
; 0.505 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.473      ; 1.149      ;
; 0.539 ; cpu_v:cpu_v_dut|END[4]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.122      ; 0.832      ;
; 0.581 ; cpu_v:cpu_v_dut|PC[13]                 ; cpu_v:cpu_v_dut|PC[13]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 0.842      ;
; 0.581 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[3]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 0.842      ;
; 0.581 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[5]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 0.842      ;
; 0.582 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[11]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 0.843      ;
; 0.582 ; cpu_v:cpu_v_dut|PC[15]                 ; cpu_v:cpu_v_dut|PC[15]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 0.843      ;
; 0.583 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[1]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 0.844      ;
; 0.583 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 0.844      ;
; 0.585 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[7]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 0.846      ;
; 0.585 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[9]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 0.846      ;
; 0.586 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[2]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 0.847      ;
; 0.586 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[4]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 0.847      ;
; 0.586 ; cpu_v:cpu_v_dut|PC[14]                 ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 0.847      ;
; 0.587 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 0.848      ;
; 0.587 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 0.848      ;
; 0.587 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 0.848      ;
; 0.607 ; cpu_v:cpu_v_dut|Rn[7][7]               ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[7]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.124      ; 0.902      ;
; 0.608 ; cpu_v:cpu_v_dut|Rn[7][11]              ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[11]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.124      ; 0.903      ;
; 0.749 ; cpu_v:cpu_v_dut|Rn[7][12]              ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[12]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.124      ; 1.044      ;
; 0.752 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[3]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.074      ; 0.997      ;
; 0.753 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[5]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.074      ; 0.998      ;
; 0.759 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[10]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.074      ; 1.004      ;
; 0.759 ; cpu_v:cpu_v_dut|Rn[2][12]              ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[12]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.020      ;
; 0.775 ; cpu_v:cpu_v_dut|Rn[2][14]              ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[14]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.036      ;
; 0.782 ; cpu_v:cpu_v_dut|Rn[2][3]               ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[3]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.043      ;
; 0.784 ; cpu_v:cpu_v_dut|Rn[2][2]               ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[2]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.045      ;
; 0.797 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.123      ; 1.091      ;
; 0.816 ; cpu_v:cpu_v_dut|Rn[7][10]              ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[10]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.124      ; 1.111      ;
; 0.818 ; cpu_v:cpu_v_dut|Rn[7][14]              ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[14]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.124      ; 1.113      ;
; 0.836 ; cpu_v:cpu_v_dut|Rn[5][7]               ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[7]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.085      ; 1.092      ;
; 0.867 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.128      ;
; 0.867 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[4]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.128      ;
; 0.867 ; cpu_v:cpu_v_dut|PC[13]                 ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.128      ;
; 0.868 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.129      ;
; 0.870 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[2]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.131      ;
; 0.871 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.074      ; 1.116      ;
; 0.871 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[7]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.132      ;
; 0.872 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.133      ;
; 0.872 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.133      ;
; 0.874 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[15]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.074      ; 1.119      ;
; 0.874 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[3]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.135      ;
; 0.874 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[5]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.135      ;
; 0.874 ; cpu_v:cpu_v_dut|PC[14]                 ; cpu_v:cpu_v_dut|PC[15]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.135      ;
; 0.875 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[13]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.136      ;
; 0.875 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[11]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.136      ;
; 0.875 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[9]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.136      ;
; 0.882 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.143      ;
; 0.885 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.146      ;
; 0.885 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[4]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.146      ;
; 0.886 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.147      ;
; 0.886 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.147      ;
; 0.886 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.147      ;
; 0.898 ; cpu_v:cpu_v_dut|Rn[2][9]               ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[9]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.159      ;
; 0.903 ; cpu_v:cpu_v_dut|Rn[2][7]               ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[7]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.164      ;
; 0.905 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; -0.276     ; 0.800      ;
; 0.907 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[15]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; -0.276     ; 0.802      ;
; 0.947 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[3]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; -0.276     ; 0.842      ;
; 0.966 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[7]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.227      ;
; 0.966 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[5]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.227      ;
; 0.966 ; cpu_v:cpu_v_dut|PC[13]                 ; cpu_v:cpu_v_dut|PC[15]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.227      ;
; 0.967 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[13]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.228      ;
; 0.969 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[3]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.230      ;
; 0.971 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[11]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.232      ;
; 0.971 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[9]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.232      ;
; 0.977 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.238      ;
; 0.977 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.238      ;
; 0.978 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.239      ;
; 0.980 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[4]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.241      ;
; 0.981 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[9]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.242      ;
; 0.982 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.243      ;
; 0.982 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.243      ;
; 0.984 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.073      ; 1.228      ;
; 0.984 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[7]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.245      ;
; 0.984 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[5]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.245      ;
; 0.985 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[15]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.246      ;
; 0.985 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[13]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.246      ;
; 0.985 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[11]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.246      ;
; 0.991 ; cpu_v:cpu_v_dut|Rn[2][11]              ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[11]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.252      ;
; 0.992 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.253      ;
; 0.993 ; cpu_v:cpu_v_dut|Rn[2][10]              ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[10]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.254      ;
; 0.995 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.256      ;
; 0.995 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.256      ;
; 0.996 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.257      ;
; 0.996 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.257      ;
; 1.005 ; cpu_v:cpu_v_dut|Rn[3][12]              ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[12]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.125      ; 1.301      ;
; 1.019 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[5]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; -0.276     ; 0.914      ;
; 1.022 ; cpu_v:cpu_v_dut|Rn[3][14]              ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[14]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.125      ; 1.318      ;
; 1.025 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|PC[1]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.084      ; 1.280      ;
; 1.026 ; cpu_v:cpu_v_dut|Rn[3][2]               ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[2]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.125      ; 1.322      ;
; 1.030 ; cpu_v:cpu_v_dut|Rn[3][3]               ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[3]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.125      ; 1.326      ;
; 1.037 ; cpu_v:cpu_v_dut|stage[2]               ; cpu_v:cpu_v_dut|stage[2]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.073      ; 1.281      ;
; 1.045 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|PC[2]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.084      ; 1.300      ;
; 1.076 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[9]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.337      ;
; 1.076 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[7]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.337      ;
+-------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                               ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clock_divider:clock_manager_dut|reg1Mhz ; -1.374 ; -201.884      ;
+-----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                               ;
+-----------------------------------------+-------+---------------+
; Clock                                   ; Slack ; End Point TNS ;
+-----------------------------------------+-------+---------------+
; clock_divider:clock_manager_dut|reg1Mhz ; 0.173 ; 0.000         ;
+-----------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                 ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clock_divider:clock_manager_dut|reg1Mhz ; -1.000 ; -214.000      ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:clock_manager_dut|reg1Mhz'                                                                                                                                ;
+--------+--------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                             ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.374 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.323      ;
; -1.374 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.323      ;
; -1.374 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.323      ;
; -1.374 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.323      ;
; -1.374 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.323      ;
; -1.374 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.323      ;
; -1.374 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.323      ;
; -1.292 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.241      ;
; -1.292 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.241      ;
; -1.292 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.241      ;
; -1.292 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.241      ;
; -1.292 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.241      ;
; -1.292 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.241      ;
; -1.292 ; cpu_v:cpu_v_dut|stage[3] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.241      ;
; -1.274 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.036     ; 2.225      ;
; -1.274 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.036     ; 2.225      ;
; -1.274 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.036     ; 2.225      ;
; -1.274 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.036     ; 2.225      ;
; -1.274 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.036     ; 2.225      ;
; -1.274 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.036     ; 2.225      ;
; -1.274 ; cpu_v:cpu_v_dut|stage[0] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.036     ; 2.225      ;
; -1.240 ; cpu_v:cpu_v_dut|IR[8]    ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.259     ; 1.968      ;
; -1.236 ; cpu_v:cpu_v_dut|IR[7]    ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[15] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.259     ; 1.964      ;
; -1.226 ; cpu_v:cpu_v_dut|IR[15]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.175      ;
; -1.226 ; cpu_v:cpu_v_dut|IR[15]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.175      ;
; -1.226 ; cpu_v:cpu_v_dut|IR[15]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.175      ;
; -1.226 ; cpu_v:cpu_v_dut|IR[15]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.175      ;
; -1.226 ; cpu_v:cpu_v_dut|IR[15]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.175      ;
; -1.226 ; cpu_v:cpu_v_dut|IR[15]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.175      ;
; -1.226 ; cpu_v:cpu_v_dut|IR[15]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.175      ;
; -1.206 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.036     ; 2.157      ;
; -1.206 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.036     ; 2.157      ;
; -1.206 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.036     ; 2.157      ;
; -1.206 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.036     ; 2.157      ;
; -1.206 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.036     ; 2.157      ;
; -1.206 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.036     ; 2.157      ;
; -1.206 ; cpu_v:cpu_v_dut|stage[2] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.036     ; 2.157      ;
; -1.204 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.153      ;
; -1.204 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.153      ;
; -1.204 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.153      ;
; -1.204 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.153      ;
; -1.204 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.153      ;
; -1.204 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.153      ;
; -1.204 ; cpu_v:cpu_v_dut|IR[13]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.153      ;
; -1.196 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[13] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.041     ; 2.142      ;
; -1.196 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[15] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.041     ; 2.142      ;
; -1.196 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.041     ; 2.142      ;
; -1.196 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[10] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.041     ; 2.142      ;
; -1.196 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.041     ; 2.142      ;
; -1.196 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[5]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.041     ; 2.142      ;
; -1.196 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[3]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.041     ; 2.142      ;
; -1.196 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[2]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.041     ; 2.142      ;
; -1.189 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[13]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.164      ; 2.340      ;
; -1.189 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[11]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.164      ; 2.340      ;
; -1.189 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[1]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.164      ; 2.340      ;
; -1.189 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[2]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.164      ; 2.340      ;
; -1.189 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[3]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.164      ; 2.340      ;
; -1.189 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[4]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.164      ; 2.340      ;
; -1.189 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[5]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.164      ; 2.340      ;
; -1.189 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[6]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.164      ; 2.340      ;
; -1.189 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[7]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.164      ; 2.340      ;
; -1.189 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[8]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.164      ; 2.340      ;
; -1.189 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[9]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.164      ; 2.340      ;
; -1.189 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[10]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.164      ; 2.340      ;
; -1.189 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[14]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.164      ; 2.340      ;
; -1.189 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[12]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.164      ; 2.340      ;
; -1.189 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[15]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.164      ; 2.340      ;
; -1.182 ; cpu_v:cpu_v_dut|stage[5] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.131      ;
; -1.182 ; cpu_v:cpu_v_dut|stage[5] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.131      ;
; -1.182 ; cpu_v:cpu_v_dut|stage[5] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.131      ;
; -1.182 ; cpu_v:cpu_v_dut|stage[5] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.131      ;
; -1.182 ; cpu_v:cpu_v_dut|stage[5] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.131      ;
; -1.182 ; cpu_v:cpu_v_dut|stage[5] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.131      ;
; -1.182 ; cpu_v:cpu_v_dut|stage[5] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.131      ;
; -1.175 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|PC[0]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.161      ; 2.323      ;
; -1.168 ; cpu_v:cpu_v_dut|IR[8]    ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[15] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.259     ; 1.896      ;
; -1.137 ; cpu_v:cpu_v_dut|stage[4] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.036     ; 2.088      ;
; -1.137 ; cpu_v:cpu_v_dut|stage[4] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.036     ; 2.088      ;
; -1.137 ; cpu_v:cpu_v_dut|stage[4] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.036     ; 2.088      ;
; -1.137 ; cpu_v:cpu_v_dut|stage[4] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.036     ; 2.088      ;
; -1.137 ; cpu_v:cpu_v_dut|stage[4] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.036     ; 2.088      ;
; -1.137 ; cpu_v:cpu_v_dut|stage[4] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.036     ; 2.088      ;
; -1.137 ; cpu_v:cpu_v_dut|stage[4] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.036     ; 2.088      ;
; -1.134 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[10]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.042     ; 2.079      ;
; -1.134 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[11]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.042     ; 2.079      ;
; -1.134 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[12]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.042     ; 2.079      ;
; -1.134 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[14]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.042     ; 2.079      ;
; -1.134 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[13]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.042     ; 2.079      ;
; -1.134 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|IR[15]              ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.042     ; 2.079      ;
; -1.120 ; cpu_v:cpu_v_dut|IR[12]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.069      ;
; -1.120 ; cpu_v:cpu_v_dut|IR[12]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.069      ;
; -1.120 ; cpu_v:cpu_v_dut|IR[12]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.069      ;
; -1.120 ; cpu_v:cpu_v_dut|IR[12]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.069      ;
; -1.120 ; cpu_v:cpu_v_dut|IR[12]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.069      ;
; -1.120 ; cpu_v:cpu_v_dut|IR[12]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.069      ;
; -1.120 ; cpu_v:cpu_v_dut|IR[12]   ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.038     ; 2.069      ;
; -1.112 ; cpu_v:cpu_v_dut|stage[1] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.153      ; 2.252      ;
; -1.111 ; cpu_v:cpu_v_dut|IR[7]    ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.259     ; 1.839      ;
; -1.109 ; cpu_v:cpu_v_dut|IR[7]    ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.259     ; 1.837      ;
; -1.104 ; cpu_v:cpu_v_dut|Rn[5][6] ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.260     ; 1.831      ;
+--------+--------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:clock_manager_dut|reg1Mhz'                                                                                                                                                 ;
+-------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.173 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|processing_instruction ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.307      ;
; 0.181 ; cpu_v:cpu_v_dut|data_debug[14]         ; cpu_v:cpu_v_dut|data_debug[14]         ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; cpu_v:cpu_v_dut|data_debug[11]         ; cpu_v:cpu_v_dut|data_debug[11]         ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; cpu_v:cpu_v_dut|data_debug[0]          ; cpu_v:cpu_v_dut|data_debug[0]          ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; cpu_v:cpu_v_dut|wire_RW                ; cpu_v:cpu_v_dut|wire_RW                ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.243 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.245      ; 0.572      ;
; 0.270 ; cpu_v:cpu_v_dut|END[4]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.064      ; 0.418      ;
; 0.290 ; cpu_v:cpu_v_dut|PC[15]                 ; cpu_v:cpu_v_dut|PC[15]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.424      ;
; 0.291 ; cpu_v:cpu_v_dut|PC[13]                 ; cpu_v:cpu_v_dut|PC[13]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.425      ;
; 0.291 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[11]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.425      ;
; 0.291 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[1]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.425      ;
; 0.291 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[3]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.425      ;
; 0.291 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[5]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.425      ;
; 0.292 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.426      ;
; 0.292 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[7]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.426      ;
; 0.292 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[9]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.426      ;
; 0.293 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[2]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.427      ;
; 0.293 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[4]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.427      ;
; 0.293 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.427      ;
; 0.293 ; cpu_v:cpu_v_dut|PC[14]                 ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.427      ;
; 0.294 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.428      ;
; 0.294 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.428      ;
; 0.309 ; cpu_v:cpu_v_dut|Rn[7][7]               ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[7]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.066      ; 0.459      ;
; 0.311 ; cpu_v:cpu_v_dut|Rn[7][11]              ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[11]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.066      ; 0.461      ;
; 0.368 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[3]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.043      ; 0.495      ;
; 0.369 ; cpu_v:cpu_v_dut|Rn[7][12]              ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[12]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.066      ; 0.519      ;
; 0.370 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[5]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.043      ; 0.497      ;
; 0.375 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[10]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.043      ; 0.502      ;
; 0.391 ; cpu_v:cpu_v_dut|Rn[2][12]              ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[12]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.051      ; 0.526      ;
; 0.398 ; cpu_v:cpu_v_dut|Rn[2][14]              ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[14]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.051      ; 0.533      ;
; 0.399 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.063      ; 0.546      ;
; 0.400 ; cpu_v:cpu_v_dut|Rn[2][2]               ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[2]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.051      ; 0.535      ;
; 0.400 ; cpu_v:cpu_v_dut|Rn[2][3]               ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[3]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.051      ; 0.535      ;
; 0.402 ; cpu_v:cpu_v_dut|Rn[5][7]               ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[7]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.047      ; 0.533      ;
; 0.410 ; cpu_v:cpu_v_dut|Rn[7][14]              ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[14]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.066      ; 0.560      ;
; 0.414 ; cpu_v:cpu_v_dut|Rn[7][10]              ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[10]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.066      ; 0.564      ;
; 0.429 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.043      ; 0.556      ;
; 0.432 ; cpu_v:cpu_v_dut|stage[1]               ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[15]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.043      ; 0.559      ;
; 0.440 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.574      ;
; 0.440 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[2]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.574      ;
; 0.440 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[4]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.574      ;
; 0.440 ; cpu_v:cpu_v_dut|PC[13]                 ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.574      ;
; 0.440 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.574      ;
; 0.441 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.575      ;
; 0.441 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.575      ;
; 0.448 ; cpu_v:cpu_v_dut|Rn[2][9]               ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[9]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.051      ; 0.583      ;
; 0.450 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[7]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.584      ;
; 0.451 ; cpu_v:cpu_v_dut|PC[14]                 ; cpu_v:cpu_v_dut|PC[15]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.585      ;
; 0.451 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[3]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.585      ;
; 0.451 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[5]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.585      ;
; 0.451 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[9]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.585      ;
; 0.451 ; cpu_v:cpu_v_dut|Rn[2][7]               ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[7]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.051      ; 0.586      ;
; 0.452 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[13]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.586      ;
; 0.452 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[11]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.586      ;
; 0.453 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.587      ;
; 0.454 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.588      ;
; 0.454 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[4]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.588      ;
; 0.454 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.588      ;
; 0.455 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.589      ;
; 0.455 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.589      ;
; 0.468 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; -0.139     ; 0.413      ;
; 0.470 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[15]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; -0.139     ; 0.415      ;
; 0.470 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[3]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; -0.139     ; 0.415      ;
; 0.483 ; cpu_v:cpu_v_dut|Rn[3][12]              ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[12]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.067      ; 0.634      ;
; 0.484 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.039      ; 0.607      ;
; 0.489 ; cpu_v:cpu_v_dut|Rn[3][14]              ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[14]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.067      ; 0.640      ;
; 0.491 ; cpu_v:cpu_v_dut|Rn[3][2]               ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[2]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.067      ; 0.642      ;
; 0.495 ; cpu_v:cpu_v_dut|Rn[3][3]               ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[3]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.067      ; 0.646      ;
; 0.503 ; cpu_v:cpu_v_dut|Rn[2][11]              ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[11]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.051      ; 0.638      ;
; 0.503 ; cpu_v:cpu_v_dut|Rn[2][10]              ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[10]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.051      ; 0.638      ;
; 0.503 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[7]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.637      ;
; 0.503 ; cpu_v:cpu_v_dut|PC[13]                 ; cpu_v:cpu_v_dut|PC[15]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.637      ;
; 0.503 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[3]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.637      ;
; 0.503 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[5]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.637      ;
; 0.503 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[13]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.637      ;
; 0.504 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[9]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.638      ;
; 0.504 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[11]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.638      ;
; 0.506 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.640      ;
; 0.506 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.640      ;
; 0.506 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[4]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.640      ;
; 0.506 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.640      ;
; 0.507 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.641      ;
; 0.507 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.641      ;
; 0.515 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|PC[1]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.053      ; 0.652      ;
; 0.516 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[9]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.650      ;
; 0.517 ; cpu_v:cpu_v_dut|stage[2]               ; cpu_v:cpu_v_dut|stage[2]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.041      ; 0.642      ;
; 0.517 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[7]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.651      ;
; 0.517 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[5]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.651      ;
; 0.517 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[11]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.651      ;
; 0.518 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|PC[2]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.053      ; 0.655      ;
; 0.518 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[15]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.652      ;
; 0.518 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[13]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.652      ;
; 0.519 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.653      ;
; 0.520 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[5]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; -0.139     ; 0.465      ;
; 0.520 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.654      ;
; 0.520 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.654      ;
; 0.520 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.654      ;
; 0.521 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.655      ;
; 0.541 ; cpu_v:cpu_v_dut|Rn[3][9]               ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[9]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.067      ; 0.692      ;
; 0.543 ; cpu_v:cpu_v_dut|END[11]                ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; -0.138     ; 0.489      ;
+-------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                    ;
+------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                    ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                         ; -3.914   ; 0.173 ; N/A      ; N/A     ; -1.285              ;
;  clock_divider:clock_manager_dut|reg1Mhz ; -3.914   ; 0.173 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                          ; -640.614 ; 0.0   ; 0.0      ; 0.0     ; -274.99             ;
;  clock_divider:clock_manager_dut|reg1Mhz ; -640.614 ; 0.000 ; N/A      ; N/A     ; -274.990            ;
+------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                  ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; clock__50Mhz         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wire_clock_50Mhz     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wire_clock_25Mhz     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wire_clock_1Mhz      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wire_clock_1KHz      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[8]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[9]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[10]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[11]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[12]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[13]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[14]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[15]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wire_RW              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[8]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[9]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[10]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[11]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[12]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[13]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[14]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[15]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clock__50Mhz         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; wire_clock_50Mhz     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; wire_clock_25Mhz     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; wire_clock_1Mhz      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; wire_clock_1KHz      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; wire_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; data_debug[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; data_debug[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; data_debug[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; data_debug[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; data_debug[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; data_debug[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; data_debug[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.151 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.151 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clock__50Mhz         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; wire_clock_50Mhz     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; wire_clock_25Mhz     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; wire_clock_1Mhz      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; wire_clock_1KHz      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; bus_RAM_DATA_OUT[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; wire_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; data_debug[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; data_debug[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; data_debug[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; data_debug[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; data_debug[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; data_debug[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; data_debug[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clock__50Mhz         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; wire_clock_50Mhz     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; wire_clock_25Mhz     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; wire_clock_1Mhz      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; wire_clock_1KHz      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; wire_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; data_debug[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; data_debug[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; data_debug[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; data_debug[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; data_debug[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; data_debug[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; data_debug[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                               ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 5898     ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 5898     ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 68    ; 68   ;
; Unconstrained Output Port Paths ; 228   ; 228  ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                   ;
+-----------------------------------------+-----------------------------------------+------+-------------+
; Target                                  ; Clock                                   ; Type ; Status      ;
+-----------------------------------------+-----------------------------------------+------+-------------+
; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; Base ; Constrained ;
+-----------------------------------------+-----------------------------------------+------+-------------+


+--------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                   ;
+----------------------+---------------------------------------------------------------------------------------+
; Output Port          ; Comment                                                                               ;
+----------------------+---------------------------------------------------------------------------------------+
; bus_RAM_ADDRESS[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wire_RW              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wire_clock_1KHz      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wire_clock_1Mhz      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wire_clock_25Mhz     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                   ;
+----------------------+---------------------------------------------------------------------------------------+
; Output Port          ; Comment                                                                               ;
+----------------------+---------------------------------------------------------------------------------------+
; bus_RAM_ADDRESS[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wire_RW              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wire_clock_1KHz      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wire_clock_1Mhz      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wire_clock_25Mhz     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Wed Mar  1 19:28:57 2017
Info: Command: quartus_sta AP9 -c AP9
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'AP9.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_divider:clock_manager_dut|reg1Mhz clock_divider:clock_manager_dut|reg1Mhz
Warning (332125): Found combinational loop of 2 nodes File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/clock_gen.v Line: 3
    Warning (332126): Node "clock_gen_dut|clk_out~0|combout"
    Warning (332126): Node "clock_gen_dut|clk_out~0|datad"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.914
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.914            -640.614 clock_divider:clock_manager_dut|reg1Mhz 
Info (332146): Worst-case hold slack is 0.387
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.387               0.000 clock_divider:clock_manager_dut|reg1Mhz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.285            -274.990 clock_divider:clock_manager_dut|reg1Mhz 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.463
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.463            -567.527 clock_divider:clock_manager_dut|reg1Mhz 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.338               0.000 clock_divider:clock_manager_dut|reg1Mhz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.285            -274.990 clock_divider:clock_manager_dut|reg1Mhz 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.374
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.374            -201.884 clock_divider:clock_manager_dut|reg1Mhz 
Info (332146): Worst-case hold slack is 0.173
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.173               0.000 clock_divider:clock_manager_dut|reg1Mhz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000            -214.000 clock_divider:clock_manager_dut|reg1Mhz 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 906 megabytes
    Info: Processing ended: Wed Mar  1 19:29:01 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


