<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>nvic.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript">
$(document).ready(initResizable);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 92px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ChibiOS/RT<br><span id="projectnumber">2.6.7</span></div>
  </td>
  <td style="padding-left: 3em;">
<script type="text/javascript"><!--
google_ad_client = "pub-3840594581853944";
/* Documentation, bottom, 728x90, created 9/19/10 */
google_ad_slot = "1902290615";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('nvic_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">nvic.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="nvic_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">    ChibiOS/RT - Copyright (C) 2006,2007,2008,2009,2010,</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">                 2011,2012,2013 Giovanni Di Sirio.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">    This file is part of ChibiOS/RT.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">    ChibiOS/RT is free software; you can redistribute it and/or modify</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">    it under the terms of the GNU General Public License as published by</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">    the Free Software Foundation; either version 3 of the License, or</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">    (at your option) any later version.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">    ChibiOS/RT is distributed in the hope that it will be useful,</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">    but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">    GNU General Public License for more details.</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">    You should have received a copy of the GNU General Public License</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">    along with this program.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">                                      ---</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">    A special exception to the GPL can be applied should you wish to distribute</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">    a combined work that includes ChibiOS/RT, without being obliged to provide</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">    the source code for any proprietary components. See the file exception.txt</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">    for full details of how and when the exception can be applied.</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * @file    common/ARMCMx/nvic.h</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * @brief   Cortex-Mx NVIC support macros and structures.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * @addtogroup COMMON_ARMCMx_NVIC</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifndef _NVIC_H_</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define _NVIC_H_</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * @name System vector numbers</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * @{</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gab6ec63854f5a572650a0da800e12974f">   43</a></span>&#160;<span class="preprocessor">#define HANDLER_MEM_MANAGE      0       </span><span class="comment">/**&lt; MEM MANAGE vector id.          */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaea14651f492c92bd57e4625364d69ff2">   44</a></span>&#160;<span class="preprocessor">#define HANDLER_BUS_FAULT       1       </span><span class="comment">/**&lt; BUS FAULT vector id.           */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#ga5fd129625060d09dd552182cccb99a1d">   45</a></span>&#160;<span class="preprocessor">#define HANDLER_USAGE_FAULT     2       </span><span class="comment">/**&lt; USAGE FAULT vector id.         */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define HANDLER_RESERVED_3      3</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define HANDLER_RESERVED_4      4</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define HANDLER_RESERVED_5      5</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define HANDLER_RESERVED_6      6</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaf1a1755ab445b421e7213fcab63bced5">   50</a></span>&#160;<span class="preprocessor">#define HANDLER_SVCALL          7       </span><span class="comment">/**&lt; SVCALL vector id.              */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#ga916caa231c853049768c4b3e214f796b">   51</a></span>&#160;<span class="preprocessor">#define HANDLER_DEBUG_MONITOR   8       </span><span class="comment">/**&lt; DEBUG MONITOR vector id.       */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define HANDLER_RESERVED_9      9</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#ga4a9ffb0f74fc91f6dac8a54422e24c64">   53</a></span>&#160;<span class="preprocessor">#define HANDLER_PENDSV          10      </span><span class="comment">/**&lt; PENDSV vector id.              */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#ga9af0796781886f000d84c841b61a77e2">   54</a></span>&#160;<span class="preprocessor">#define HANDLER_SYSTICK         11      </span><span class="comment">/**&lt; SYS TCK vector id.             */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/** @} */</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaa8b1de9f01a8c9bf3363436874058cb2">   57</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> uint8_t <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaa8b1de9f01a8c9bf3363436874058cb2">IOREG8</a>;        <span class="comment">/**&lt; 8 bits I/O register type.      */</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">   58</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> uint32_t <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>;      <span class="comment">/**&lt; 32 bits I/O register type.     */</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"> * @brief NVIC ITCR register.</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#ga005f75c1323f8573abdf5894e8da7552">   63</a></span>&#160;<span class="preprocessor">#define NVIC_ITCR               (*((IOREG32 *)0xE000E004U))</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> * @brief Structure representing the SYSTICK I/O space.</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct_c_mx___s_t.html">   68</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       CSR;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       RVR;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       CVR;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       CBVR;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;} <a class="code" href="struct_c_mx___s_t.html">CMx_ST</a>;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * @brief SYSTICK peripheral base address.</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#ga53599e3baa092c73f97a33c3f0889fe5">   78</a></span>&#160;<span class="preprocessor">#define STBase                  ((CMx_ST *)0xE000E010U)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define ST_CSR                  (STBase-&gt;CSR)</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define ST_RVR                  (STBase-&gt;RVR)</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define ST_CVR                  (STBase-&gt;CVR)</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define ST_CBVR                 (STBase-&gt;CBVR)</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define CSR_ENABLE_MASK         (0x1U &lt;&lt; 0)</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define ENABLE_OFF_BITS         (0U &lt;&lt; 0)</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define ENABLE_ON_BITS          (1U &lt;&lt; 0)</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define CSR_TICKINT_MASK        (0x1U &lt;&lt; 1)</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define   TICKINT_DISABLED_BITS (0U &lt;&lt; 1)</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define   TICKINT_ENABLED_BITS  (1U &lt;&lt; 1)</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define CSR_CLKSOURCE_MASK      (0x1U &lt;&lt; 2)</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define   CLKSOURCE_EXT_BITS    (0U &lt;&lt; 2)</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define   CLKSOURCE_CORE_BITS   (1U &lt;&lt; 2)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define CSR_COUNTFLAG_MASK      (0x1U &lt;&lt; 16)</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define RVR_RELOAD_MASK         (0xFFFFFFU &lt;&lt; 0)</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define CVR_CURRENT_MASK        (0xFFFFFFU &lt;&lt; 0)</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define CBVR_TENMS_MASK         (0xFFFFFFU &lt;&lt; 0)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define CBVR_SKEW_MASK          (0x1U &lt;&lt; 30)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define CBVR_NOREF_MASK         (0x1U &lt;&lt; 31)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> * @brief Structure representing the NVIC I/O space.</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="struct_c_mx___n_v_i_c.html">  106</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       ISER[8];</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       unused1[24];</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       ICER[8];</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       unused2[24];</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       ISPR[8];</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       unused3[24];</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       ICPR[8];</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       unused4[24];</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       IABR[8];</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       unused5[56];</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       IPR[60];</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       unused6[644];</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       STIR;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;} <a class="code" href="struct_c_mx___n_v_i_c.html">CMx_NVIC</a>;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"> * @brief NVIC peripheral base address.</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#ga9be85cd1df2d663931254c92e2d822ad">  125</a></span>&#160;<span class="preprocessor">#define NVICBase                ((CMx_NVIC *)0xE000E100U)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define NVIC_ISER(n)            (NVICBase-&gt;ISER[n])</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define NVIC_ICER(n)            (NVICBase-&gt;ICER[n])</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define NVIC_ISPR(n)            (NVICBase-&gt;ISPR[n])</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define NVIC_ICPR(n)            (NVICBase-&gt;ICPR[n])</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define NVIC_IABR(n)            (NVICBase-&gt;IABR[n])</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define NVIC_IPR(n)             (NVICBase-&gt;IPR[n])</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define NVIC_STIR               (NVICBase-&gt;STIR)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"> * @brief Structure representing the System Control Block I/O space.</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="struct_c_mx___s_c_b.html">  137</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       CPUID;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       ICSR;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       VTOR;</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       AIRCR;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       SCR;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       CCR;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       SHPR[3];</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       SHCSR;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       CFSR;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       HFSR;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       DFSR;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       MMFAR;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       BFAR;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       AFSR;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       PFR[2];</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       DFR;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       ADR;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       MMFR[4];</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       SAR[5];</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       unused1[5];</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       CPACR;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;} <a class="code" href="struct_c_mx___s_c_b.html">CMx_SCB</a>;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> * @brief SCB peripheral base address.</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gae0b689c91aa1605a75ff3c07b1846187">  164</a></span>&#160;<span class="preprocessor">#define SCBBase                 ((CMx_SCB *)0xE000ED00U)</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define SCB_CPUID               (SCBBase-&gt;CPUID)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define SCB_ICSR                (SCBBase-&gt;ICSR)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define SCB_VTOR                (SCBBase-&gt;VTOR)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define SCB_AIRCR               (SCBBase-&gt;AIRCR)</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define SCB_SCR                 (SCBBase-&gt;SCR)</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define SCB_CCR                 (SCBBase-&gt;CCR)</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define SCB_SHPR(n)             (SCBBase-&gt;SHPR[n])</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define SCB_SHCSR               (SCBBase-&gt;SHCSR)</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define SCB_CFSR                (SCBBase-&gt;CFSR)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define SCB_HFSR                (SCBBase-&gt;HFSR)</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define SCB_DFSR                (SCBBase-&gt;DFSR)</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define SCB_MMFAR               (SCBBase-&gt;MMFAR)</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define SCB_BFAR                (SCBBase-&gt;BFAR)</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define SCB_AFSR                (SCBBase-&gt;AFSR)</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define SCB_PFR(n)              (SCBBase-&gt;PFR[n])</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define SCB_DFR                 (SCBBase-&gt;DFR)</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define SCB_ADR                 (SCBBase-&gt;ADR)</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define SCB_MMFR(n)             (SCBBase-&gt;MMFR[n])</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define SCB_SAR(n)              (SCBBase-&gt;SAR[n])</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define SCB_CPACR               (SCBBase-&gt;CPACR)</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define ICSR_VECTACTIVE_MASK    (0x1FFU &lt;&lt; 0)</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define ICSR_RETTOBASE          (0x1U &lt;&lt; 11)</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define ICSR_VECTPENDING_MASK   (0x1FFU &lt;&lt; 12)</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define ICSR_ISRPENDING         (0x1U &lt;&lt; 22)</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define ICSR_ISRPREEMPT         (0x1U &lt;&lt; 23)</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define ICSR_PENDSTCLR          (0x1U &lt;&lt; 25)</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define ICSR_PENDSTSET          (0x1U &lt;&lt; 26)</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define ICSR_PENDSVCLR          (0x1U &lt;&lt; 27)</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define ICSR_PENDSVSET          (0x1U &lt;&lt; 28)</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define ICSR_NMIPENDSET         (0x1U &lt;&lt; 31)</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define AIRCR_VECTKEY           0x05FA0000U</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define AIRCR_PRIGROUP_MASK     (0x7U &lt;&lt; 8)</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define AIRCR_PRIGROUP(n)       ((n) &lt;&lt; 8)</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"> * @brief Structure representing the FPU I/O space.</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="struct_c_mx___f_p_u.html">  204</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       unused1[1];</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       FPCCR;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       FPCAR;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       FPDSCR;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       MVFR0;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       MVFR1;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;} <a class="code" href="struct_c_mx___f_p_u.html">CMx_FPU</a>;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment"> * @brief FPU peripheral base address.</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#ga26536a57b128aaaf9288df3e4795022b">  216</a></span>&#160;<span class="preprocessor">#define FPUBase                 ((CMx_FPU *)0xE000EF30U)</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define SCB_FPCCR               (FPUBase-&gt;FPCCR)</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define SCB_FPCAR               (FPUBase-&gt;FPCAR)</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define SCB_FPDSCR              (FPUBase-&gt;FPDSCR)</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define SCB_MVFR0               (FPUBase-&gt;MVFR0)</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define SCB_MVFR1               (FPUBase-&gt;MVFR1)</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define FPCCR_ASPEN             (0x1U &lt;&lt; 31)</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define FPCCR_LSPEN             (0x1U &lt;&lt; 30)</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define FPCCR_MONRDY            (0x1U &lt;&lt; 8)</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define FPCCR_BFRDY             (0x1U &lt;&lt; 6)</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define FPCCR_MMRDY             (0x1U &lt;&lt; 5)</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define FPCCR_HFRDY             (0x1U &lt;&lt; 4)</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define FPCCR_THREAD            (0x1U &lt;&lt; 3)</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define FPCCR_USER              (0x1U &lt;&lt; 1)</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define FPCCR_LSPACT            (0x1U &lt;&lt; 0)</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define FPDSCR_AHP              (0x1U &lt;&lt; 26)</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define FPDSCR_DN               (0x1U &lt;&lt; 25)</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define FPDSCR_FZ               (0x1U &lt;&lt; 24)</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define FPDSCR_RMODE(n)         ((n##U) &lt;&lt; 22)</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"> * @brief Structure representing the SCS I/O space.</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="struct_c_mx___s_c_s.html">  241</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       DHCSR;</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       DCRSR;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       DCRDR;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       DEMCR;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;} <a class="code" href="struct_c_mx___s_c_s.html">CMx_SCS</a>;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment"> * @brief SCS peripheral base address.</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#ga7de29606bb556016ecfe828629e57373">  251</a></span>&#160;<span class="preprocessor">#define SCSBase                 ((CMx_SCS *)0xE000EDF0U)</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define SCS_DHCSR               (SCSBase-&gt;DHCSR)</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define SCS_DCRSR               (SCSBase-&gt;DCRSR)</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define SCS_DCRDR               (SCSBase-&gt;DCRDR)</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define SCS_DEMCR               (SCSBase-&gt;DEMCR)</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define SCS_DEMCR_TRCENA        (0x1U &lt;&lt; 24)</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment"> * @brief Structure representing the DWT I/O space.</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="struct_c_mx___d_w_t.html">  262</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       CTRL;</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       CYCCNT;</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       CPICNT;</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       EXCCNT;</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       SLEEPCNT;</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       LSUCNT;</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       FOLDCNT;</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a>       PCSR;</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;} <a class="code" href="struct_c_mx___d_w_t.html">CMx_DWT</a>;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment"> * @brief DWT peripheral base address.</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#ga17139a16f0c238e21f2341c555f2aeb1">  276</a></span>&#160;<span class="preprocessor">#define DWTBase                 ((CMx_DWT *)0xE0001000U)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define DWT_CTRL                (DWTBase-&gt;CTRL)</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define DWT_CYCCNT              (DWTBase-&gt;CYCCNT)</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define DWT_CPICNT              (DWTBase-&gt;CPICNT)</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define DWT_EXCCNT              (DWTBase-&gt;EXCCNT)</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define DWT_SLEEPCNT            (DWTBase-&gt;SLEEPCNT)</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define DWT_LSUCNT              (DWTBase-&gt;LSUCNT)</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define DWT_FOLDCNT             (DWTBase-&gt;FOLDCNT)</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define DWT_PCSR                (DWTBase-&gt;PCSR)</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define DWT_CTRL_CYCCNTENA      (0x1U &lt;&lt; 0)</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaf27b6cd4f76874f8d5bbcbff7d6015d6">nvicEnableVector</a>(uint32_t n, uint32_t prio);</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gafdc14a7abfb6cb5fd2dd93a05767bbf8">nvicDisableVector</a>(uint32_t n);</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaf0b0a483d4845e6ff74361bd1956318b">nvicSetSystemHandlerPriority</a>(uint32_t handler, uint32_t prio);</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;}</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _NVIC_H_ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">/** @} */</span></div>
<div class="ttc" id="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c_html_gaa8b1de9f01a8c9bf3363436874058cb2"><div class="ttname"><a href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaa8b1de9f01a8c9bf3363436874058cb2">IOREG8</a></div><div class="ttdeci">volatile uint8_t IOREG8</div><div class="ttdef"><b>Definition:</b> <a href="nvic_8h_source.html#l00057">nvic.h:57</a></div></div>
<div class="ttc" id="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c_html_gaaf485fff865c489bedf668cb8a478a68"><div class="ttname"><a href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaaf485fff865c489bedf668cb8a478a68">IOREG32</a></div><div class="ttdeci">volatile uint32_t IOREG32</div><div class="ttdef"><b>Definition:</b> <a href="nvic_8h_source.html#l00058">nvic.h:58</a></div></div>
<div class="ttc" id="struct_c_mx___n_v_i_c_html"><div class="ttname"><a href="struct_c_mx___n_v_i_c.html">CMx_NVIC</a></div><div class="ttdoc">Structure representing the NVIC I/O space. </div><div class="ttdef"><b>Definition:</b> <a href="nvic_8h_source.html#l00106">nvic.h:106</a></div></div>
<div class="ttc" id="struct_c_mx___f_p_u_html"><div class="ttname"><a href="struct_c_mx___f_p_u.html">CMx_FPU</a></div><div class="ttdoc">Structure representing the FPU I/O space. </div><div class="ttdef"><b>Definition:</b> <a href="nvic_8h_source.html#l00204">nvic.h:204</a></div></div>
<div class="ttc" id="struct_c_mx___d_w_t_html"><div class="ttname"><a href="struct_c_mx___d_w_t.html">CMx_DWT</a></div><div class="ttdoc">Structure representing the DWT I/O space. </div><div class="ttdef"><b>Definition:</b> <a href="nvic_8h_source.html#l00262">nvic.h:262</a></div></div>
<div class="ttc" id="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c_html_gafdc14a7abfb6cb5fd2dd93a05767bbf8"><div class="ttname"><a href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gafdc14a7abfb6cb5fd2dd93a05767bbf8">nvicDisableVector</a></div><div class="ttdeci">void nvicDisableVector(uint32_t n)</div><div class="ttdoc">Disables an interrupt handler. </div><div class="ttdef"><b>Definition:</b> <a href="nvic_8c_source.html#l00060">nvic.c:60</a></div></div>
<div class="ttc" id="struct_c_mx___s_c_b_html"><div class="ttname"><a href="struct_c_mx___s_c_b.html">CMx_SCB</a></div><div class="ttdoc">Structure representing the System Control Block I/O space. </div><div class="ttdef"><b>Definition:</b> <a href="nvic_8h_source.html#l00137">nvic.h:137</a></div></div>
<div class="ttc" id="struct_c_mx___s_t_html"><div class="ttname"><a href="struct_c_mx___s_t.html">CMx_ST</a></div><div class="ttdoc">Structure representing the SYSTICK I/O space. </div><div class="ttdef"><b>Definition:</b> <a href="nvic_8h_source.html#l00068">nvic.h:68</a></div></div>
<div class="ttc" id="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c_html_gaf27b6cd4f76874f8d5bbcbff7d6015d6"><div class="ttname"><a href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaf27b6cd4f76874f8d5bbcbff7d6015d6">nvicEnableVector</a></div><div class="ttdeci">void nvicEnableVector(uint32_t n, uint32_t prio)</div><div class="ttdoc">Sets the priority of an interrupt handler and enables it. </div><div class="ttdef"><b>Definition:</b> <a href="nvic_8c_source.html#l00046">nvic.c:46</a></div></div>
<div class="ttc" id="struct_c_mx___s_c_s_html"><div class="ttname"><a href="struct_c_mx___s_c_s.html">CMx_SCS</a></div><div class="ttdoc">Structure representing the SCS I/O space. </div><div class="ttdef"><b>Definition:</b> <a href="nvic_8h_source.html#l00241">nvic.h:241</a></div></div>
<div class="ttc" id="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c_html_gaf0b0a483d4845e6ff74361bd1956318b"><div class="ttname"><a href="group___c_o_m_m_o_n___a_r_m_c_mx___n_v_i_c.html#gaf0b0a483d4845e6ff74361bd1956318b">nvicSetSystemHandlerPriority</a></div><div class="ttdeci">void nvicSetSystemHandlerPriority(uint32_t handler, uint32_t prio)</div><div class="ttdoc">Changes the priority of a system handler. </div><div class="ttdef"><b>Definition:</b> <a href="nvic_8c_source.html#l00074">nvic.c:74</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
    <li class="footer">
      <a href="http://sourceforge.net/projects/chibios">
        <img src="http://sflogo.sourceforge.net/sflogo.php?group_id=205897&amp;type=11"
             border="0" width="120" height="30"
             alt="Get ChibiOS/RT embedded RTOS at SourceForge.net. Fast,
                  secure and Free Open Source software downloads"/>
      </a>
    </li>
  </ul>
</div>
<!-- Piwik -->
<script type="text/javascript">
var pkBaseURL = (("https:" == document.location.protocol) ? "https://apps.sourceforge.net/piwik/chibios/" : "http://apps.sourceforge.net/piwik/chibios/");
document.write(unescape("%3Cscript src='" + pkBaseURL + "piwik.js' type='text/javascript'%3E%3C/script%3E"));
</script><script type="text/javascript">
piwik_action_name = '';
piwik_idsite = 1;
piwik_url = pkBaseURL + "piwik.php";
piwik_log(piwik_action_name, piwik_idsite, piwik_url);
</script>
<object><noscript><p><img src="http://apps.sourceforge.net/piwik/chibios/piwik.php?idsite=1" alt="piwik"/></p></noscript></object>
<!-- End Piwik Tag -->
</body>
</html>
