@line:64    Cycle @2.00: [Fetcher_Impl]	IF: Final Current PC=0x0
@line:70    Cycle @2.00: [Fetcher_Impl]	IF: SRAM Addr=0x0
@line:99    Cycle @2.00: [Fetcher_Impl]	BTB: MISS at PC=0x0, Index=0
@line:126   Cycle @2.00: [Fetcher_Impl]	IF: Next PC=0x4 (BTB_hit=0) Next Last PC=0
@line:39    Cycle @3.00: [Decoder]	ID: Fetched Instruction=0x7b7 at PC=0x0
@line:5909  Cycle @3.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x4 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x0 rs2_used=0x0
@line:5912  Cycle @3.00: [Decoder]	Forwarding data: imm=0x0 pc=0x0 rs1_data=0x0 rs2_data=0x0
@line:129   Cycle @3.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=0 rs1_used=0 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=0 wb_rd=0
@line:241   Cycle @3.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @3.00: [Fetcher_Impl]	IF: Final Current PC=0x4
@line:70    Cycle @3.00: [Fetcher_Impl]	IF: SRAM Addr=0x1
@line:99    Cycle @3.00: [Fetcher_Impl]	BTB: MISS at PC=0x4, Index=1
@line:126   Cycle @3.00: [Fetcher_Impl]	IF: Next PC=0x8 (BTB_hit=0) Next Last PC=4
@line:360   Cycle @3.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @4.00: [Decoder]	ID: Fetched Instruction=0xb878793 at PC=0x4
@line:5909  Cycle @4.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @4.00: [Decoder]	Forwarding data: imm=0xb8 pc=0x4 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @4.00: [Executor]	Input: pc=0x0 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @4.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @4.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @4.00: [Executor]	EX: RS2 source: No Bypass
@line:392   Cycle @4.00: [Executor]	EX: ALU Op1 source: ZERO (0x0)
@line:443   Cycle @4.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @4.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @4.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @4.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @4.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @4.00: [Executor]	EX: Branch Target Base: 0x0
@line:999   Cycle @4.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:129   Cycle @4.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=24 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=0 mem_rd=0 wb_rd=0
@line:241   Cycle @4.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0
@line:64    Cycle @4.00: [Fetcher_Impl]	IF: Final Current PC=0x8
@line:70    Cycle @4.00: [Fetcher_Impl]	IF: SRAM Addr=0x2
@line:99    Cycle @4.00: [Fetcher_Impl]	BTB: MISS at PC=0x8, Index=2
@line:126   Cycle @4.00: [Fetcher_Impl]	IF: Next PC=0xc (BTB_hit=0) Next Last PC=8
@line:360   Cycle @4.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @5.00: [Decoder]	ID: Fetched Instruction=0x19078693 at PC=0x8
@line:5909  Cycle @5.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xd rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @5.00: [Decoder]	Forwarding data: imm=0x190 pc=0x8 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @5.00: [Executor]	Input: pc=0x4 rs1_data=0x0 rs2_data=0x0 Imm=0xb8
@line:119   Cycle @5.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:243   Cycle @5.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0x0)
@line:285   Cycle @5.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @5.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @5.00: [Executor]	EX: ALU Op2 source: IMM (0xb8)
@line:589   Cycle @5.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @5.00: [Executor]	EX: ALU Result: 0xb8
@line:767   Cycle @5.00: [Executor]	EX: Bypass Update: 0xb8
@line:826   Cycle @5.00: [Executor]	EX: Branch Immediate: 0xb8
@line:830   Cycle @5.00: [Executor]	EX: Branch Target Base: 0x4
@line:999   Cycle @5.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @5.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @5.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @5.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @5.00: [MEM]	MEM: Bypass <= 0x0
@line:129   Cycle @5.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=16 rs1_used=1 rs2_used=0 ex_rd=15 ex_is_load=0 mem_rd=15 wb_rd=0
@line:241   Cycle @5.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=2 rs2_sel=1 stall_if=0
@line:64    Cycle @5.00: [Fetcher_Impl]	IF: Final Current PC=0xc
@line:70    Cycle @5.00: [Fetcher_Impl]	IF: SRAM Addr=0x3
@line:99    Cycle @5.00: [Fetcher_Impl]	BTB: MISS at PC=0xc, Index=3
@line:126   Cycle @5.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=0) Next Last PC=c
@line:360   Cycle @5.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x2 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xd
@line:39    Cycle @6.00: [Decoder]	ID: Fetched Instruction=0x513 at PC=0xc
@line:5909  Cycle @6.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @6.00: [Decoder]	Forwarding data: imm=0x0 pc=0xc rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @6.00: [Executor]	Input: pc=0x8 rs1_data=0x0 rs2_data=0x0 Imm=0x190
@line:119   Cycle @6.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xd
@line:243   Cycle @6.00: [Executor]	EX: RS1 source: EX-MEM Bypass (0xb8)
@line:285   Cycle @6.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @6.00: [Executor]	EX: ALU Op1 source: RS1 (0xb8)
@line:443   Cycle @6.00: [Executor]	EX: ALU Op2 source: IMM (0x190)
@line:589   Cycle @6.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @6.00: [Executor]	EX: ALU Result: 0x248
@line:767   Cycle @6.00: [Executor]	EX: Bypass Update: 0x248
@line:826   Cycle @6.00: [Executor]	EX: Branch Immediate: 0x190
@line:830   Cycle @6.00: [Executor]	EX: Branch Target Base: 0x8
@line:999   Cycle @6.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @6.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @6.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @6.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @6.00: [MEM]	MEM: Bypass <= 0xb8
@line:30    Cycle @6.00: [WB]	Input: rd=x15 wdata=0x0
@line:35    Cycle @6.00: [WB]	WB: Write x15 <= 0x0
@line:129   Cycle @6.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=13 ex_is_load=0 mem_rd=15 wb_rd=15
@line:241   Cycle @6.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @6.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @6.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @6.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @6.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @6.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @7.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @7.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @7.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @7.00: [Executor]	Input: pc=0xc rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @7.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @7.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @7.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @7.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @7.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @7.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @7.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @7.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @7.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @7.00: [Executor]	EX: Branch Target Base: 0xc
@line:999   Cycle @7.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @7.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @7.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @7.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @7.00: [MEM]	MEM: Bypass <= 0x248
@line:30    Cycle @7.00: [WB]	Input: rd=x15 wdata=0xb8
@line:35    Cycle @7.00: [WB]	WB: Write x15 <= 0xb8
@line:129   Cycle @7.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=10 ex_is_load=0 mem_rd=13 wb_rd=15
@line:241   Cycle @7.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @7.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @7.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @7.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @7.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @7.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @8.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @8.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @8.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0xb8 rs2_data=0x0
@line:74    Cycle @8.00: [Executor]	Input: pc=0x10 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @8.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @8.00: [Executor]	EX: RS1 source: WB Bypass (0xb8)
@line:285   Cycle @8.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @8.00: [Executor]	EX: ALU Op1 source: RS1 (0xb8)
@line:443   Cycle @8.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @8.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @8.00: [Executor]	EX: ALU Result: 0xb8
@line:767   Cycle @8.00: [Executor]	EX: Bypass Update: 0xb8
@line:802   Cycle @8.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @8.00: [Executor]	EX: Load Address: 0xb8
@line:826   Cycle @8.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @8.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @8.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @8.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @8.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @8.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @8.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @8.00: [WB]	Input: rd=x13 wdata=0x248
@line:35    Cycle @8.00: [WB]	WB: Write x13 <= 0x248
@line:129   Cycle @8.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=10 wb_rd=13
@line:241   Cycle @8.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @8.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @8.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @8.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @8.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @8.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @9.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @9.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @9.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @9.00: [Executor]	Input: pc=0x14 rs1_data=0xb8 rs2_data=0x0 Imm=0x4
@line:119   Cycle @9.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @9.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @9.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @9.00: [Executor]	EX: ALU Op1 source: RS1 (0xb8)
@line:443   Cycle @9.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @9.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @9.00: [Executor]	EX: ALU Result: 0xbc
@line:767   Cycle @9.00: [Executor]	EX: Bypass Update: 0xbc
@line:826   Cycle @9.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @9.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @9.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @9.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @9.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @9.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @9.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @9.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @9.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @9.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=10
@line:241   Cycle @9.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=4 stall_if=0
@line:64    Cycle @9.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @9.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:99    Cycle @9.00: [Fetcher_Impl]	BTB: MISS at PC=0x1c, Index=7
@line:126   Cycle @9.00: [Fetcher_Impl]	IF: Next PC=0x20 (BTB_hit=0) Next Last PC=1c
@line:360   Cycle @9.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @10.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @10.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @10.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0xb8 rs2_data=0x248
@line:74    Cycle @10.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @10.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:271   Cycle @10.00: [Executor]	EX: RS1 source: WB Bypass (0x0)
@line:313   Cycle @10.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @10.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @10.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @10.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @10.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @10.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @10.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @10.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @10.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @10.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @10.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @10.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @10.00: [MEM]	MEM: Bypass <= 0xbc
@line:30    Cycle @10.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @10.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @10.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @10.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @10.00: [Fetcher_Impl]	IF: Final Current PC=0x20
@line:70    Cycle @10.00: [Fetcher_Impl]	IF: SRAM Addr=0x8
@line:99    Cycle @10.00: [Fetcher_Impl]	BTB: MISS at PC=0x20, Index=8
@line:126   Cycle @10.00: [Fetcher_Impl]	IF: Next PC=0x24 (BTB_hit=0) Next Last PC=20
@line:360   Cycle @10.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @11.00: [Decoder]	ID: Fetched Instruction=0x100073 at PC=0x20
@line:5909  Cycle @11.00: [Decoder]	Control signals: alu_func=0x400 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x0 rs2_used=0x0
@line:5912  Cycle @11.00: [Decoder]	Forwarding data: imm=0x1 pc=0x20 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @11.00: [Executor]	Input: pc=0x1c rs1_data=0xb8 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @11.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @11.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0xbc)
@line:285   Cycle @11.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @11.00: [Executor]	EX: ALU Op1 source: RS1 (0xbc)
@line:429   Cycle @11.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @11.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @11.00: [Executor]	EX: ALU Result: 0xfffffe74
@line:767   Cycle @11.00: [Executor]	EX: Bypass Update: 0xfffffe74
@line:826   Cycle @11.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @11.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @11.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @11.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @11.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @11.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @11.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @11.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @11.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @11.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @11.00: [WB]	Input: rd=x15 wdata=0xbc
@line:35    Cycle @11.00: [WB]	WB: Write x15 <= 0xbc
@line:129   Cycle @11.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=1 rs1_used=0 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @11.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @11.00: [Fetcher_Impl]	IF: Final Current PC=0x24
@line:70    Cycle @11.00: [Fetcher_Impl]	IF: SRAM Addr=0x9
@line:99    Cycle @11.00: [Fetcher_Impl]	BTB: MISS at PC=0x24, Index=9
@line:126   Cycle @11.00: [Fetcher_Impl]	IF: Next PC=0x28 (BTB_hit=0) Next Last PC=24
@line:360   Cycle @11.00: [Decoder_Impl]	Output: alu_func=0x400 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:39    Cycle @12.00: [Decoder]	ID: Fetched Instruction=0x33 at PC=0x24
@line:5909  Cycle @12.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @12.00: [Decoder]	Forwarding data: imm=0x0 pc=0x24 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @12.00: [Executor]	Input: pc=0x20 rs1_data=0x0 rs2_data=0x0 Imm=0x1
@line:85    Cycle @12.00: [Executor]	EX: Flush
@line:119   Cycle @12.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x0 rd=0x0
@line:229   Cycle @12.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @12.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @12.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @12.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:739   Cycle @12.00: [Executor]	EX: ALU Operation: SYS
@line:764   Cycle @12.00: [Executor]	EX: ALU Result: 0x1
@line:767   Cycle @12.00: [Executor]	EX: Bypass Update: 0x1
@line:826   Cycle @12.00: [Executor]	EX: Branch Immediate: 0x1
@line:830   Cycle @12.00: [Executor]	EX: Branch Target Base: 0x20
@line:999   Cycle @12.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @12.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @12.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @12.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @12.00: [MEM]	MEM: Bypass <= 0xfffffe74
@line:30    Cycle @12.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @12.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @12.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=0 rs1_used=1 rs2_used=1 ex_rd=0 ex_is_load=0 mem_rd=0 wb_rd=10
@line:241   Cycle @12.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:53    Cycle @12.00: [Fetcher_Impl]	IF: Flush to 0x10
@line:64    Cycle @12.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @12.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @12.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @12.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:137   Cycle @12.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:360   Cycle @12.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:39    Cycle @13.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @13.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @13.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0xbc rs2_data=0x0
@line:74    Cycle @13.00: [Executor]	Input: pc=0x24 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @13.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @13.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @13.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @13.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @13.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:754   Cycle @13.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:764   Cycle @13.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @13.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @13.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @13.00: [Executor]	EX: Branch Target Base: 0x24
@line:999   Cycle @13.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:85    Cycle @13.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @13.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @13.00: [MEM]	MEM: Bypass <= 0x1
@line:30    Cycle @13.00: [WB]	Input: rd=x0 wdata=0xfffffe74
@line:129   Cycle @13.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=0 wb_rd=0
@line:241   Cycle @13.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @13.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @13.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @13.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @13.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @13.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @14.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @14.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @14.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0xbc rs2_data=0x0
@line:74    Cycle @14.00: [Executor]	Input: pc=0x10 rs1_data=0xbc rs2_data=0x0 Imm=0x0
@line:119   Cycle @14.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:229   Cycle @14.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @14.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @14.00: [Executor]	EX: ALU Op1 source: RS1 (0xbc)
@line:443   Cycle @14.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @14.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @14.00: [Executor]	EX: ALU Result: 0xbc
@line:767   Cycle @14.00: [Executor]	EX: Bypass Update: 0xbc
@line:802   Cycle @14.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @14.00: [Executor]	EX: Load Address: 0xbc
@line:826   Cycle @14.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @14.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @14.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @14.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @14.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @14.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @14.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @14.00: [WB]	Input: rd=x0 wdata=0x1
@line:129   Cycle @14.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=0
@line:241   Cycle @14.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @14.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @14.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @14.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @14.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @14.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @15.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @15.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @15.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @15.00: [Executor]	Input: pc=0x14 rs1_data=0xbc rs2_data=0x0 Imm=0x4
@line:119   Cycle @15.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @15.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @15.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @15.00: [Executor]	EX: ALU Op1 source: RS1 (0xbc)
@line:443   Cycle @15.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @15.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @15.00: [Executor]	EX: ALU Result: 0xc0
@line:767   Cycle @15.00: [Executor]	EX: Bypass Update: 0xc0
@line:826   Cycle @15.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @15.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @15.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @15.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @15.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @15.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @15.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @15.00: [WB]	Input: rd=x0 wdata=0x0
@line:129   Cycle @15.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @15.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @15.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @15.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @15.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @15.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @15.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @16.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @16.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @16.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0xbc rs2_data=0x248
@line:74    Cycle @16.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @16.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @16.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @16.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @16.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @16.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @16.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @16.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @16.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @16.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @16.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @16.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @16.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @16.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @16.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @16.00: [MEM]	MEM: Bypass <= 0xc0
@line:30    Cycle @16.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @16.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @16.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @16.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @16.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @16.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @16.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @16.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @16.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @17.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @17.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @17.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0xbc rs2_data=0x0
@line:74    Cycle @17.00: [Executor]	Input: pc=0x1c rs1_data=0xbc rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @17.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @17.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0xc0)
@line:285   Cycle @17.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @17.00: [Executor]	EX: ALU Op1 source: RS1 (0xc0)
@line:429   Cycle @17.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @17.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @17.00: [Executor]	EX: ALU Result: 0xfffffe78
@line:767   Cycle @17.00: [Executor]	EX: Bypass Update: 0xfffffe78
@line:826   Cycle @17.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @17.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @17.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @17.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @17.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @17.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @17.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @17.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @17.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @17.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @17.00: [WB]	Input: rd=x15 wdata=0xc0
@line:35    Cycle @17.00: [WB]	WB: Write x15 <= 0xc0
@line:129   Cycle @17.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @17.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @17.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @17.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @17.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @17.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @17.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @18.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @18.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @18.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0xc0 rs2_data=0x0
@line:74    Cycle @18.00: [Executor]	Input: pc=0x10 rs1_data=0xbc rs2_data=0x0 Imm=0x0
@line:119   Cycle @18.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @18.00: [Executor]	EX: RS1 source: WB Bypass (0xc0)
@line:285   Cycle @18.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @18.00: [Executor]	EX: ALU Op1 source: RS1 (0xc0)
@line:443   Cycle @18.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @18.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @18.00: [Executor]	EX: ALU Result: 0xc0
@line:767   Cycle @18.00: [Executor]	EX: Bypass Update: 0xc0
@line:802   Cycle @18.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @18.00: [Executor]	EX: Load Address: 0xc0
@line:826   Cycle @18.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @18.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @18.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @18.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @18.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @18.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @18.00: [MEM]	MEM: Bypass <= 0xfffffe78
@line:30    Cycle @18.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @18.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @18.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @18.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @18.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @18.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @18.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @18.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @18.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @19.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @19.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @19.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @19.00: [Executor]	Input: pc=0x14 rs1_data=0xc0 rs2_data=0x0 Imm=0x4
@line:119   Cycle @19.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @19.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @19.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @19.00: [Executor]	EX: ALU Op1 source: RS1 (0xc0)
@line:443   Cycle @19.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @19.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @19.00: [Executor]	EX: ALU Result: 0xc4
@line:767   Cycle @19.00: [Executor]	EX: Bypass Update: 0xc4
@line:826   Cycle @19.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @19.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @19.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @19.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @19.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @19.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @19.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @19.00: [WB]	Input: rd=x0 wdata=0xfffffe78
@line:129   Cycle @19.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @19.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @19.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @19.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @19.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @19.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @19.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @20.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @20.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @20.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0xc0 rs2_data=0x248
@line:74    Cycle @20.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @20.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @20.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @20.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @20.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @20.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @20.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @20.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @20.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @20.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @20.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @20.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @20.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @20.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @20.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @20.00: [MEM]	MEM: Bypass <= 0xc4
@line:30    Cycle @20.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @20.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @20.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @20.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @20.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @20.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @20.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @20.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @20.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @21.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @21.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @21.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0xc0 rs2_data=0x0
@line:74    Cycle @21.00: [Executor]	Input: pc=0x1c rs1_data=0xc0 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @21.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @21.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0xc4)
@line:285   Cycle @21.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @21.00: [Executor]	EX: ALU Op1 source: RS1 (0xc4)
@line:429   Cycle @21.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @21.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @21.00: [Executor]	EX: ALU Result: 0xfffffe7c
@line:767   Cycle @21.00: [Executor]	EX: Bypass Update: 0xfffffe7c
@line:826   Cycle @21.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @21.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @21.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @21.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @21.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @21.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @21.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @21.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @21.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @21.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @21.00: [WB]	Input: rd=x15 wdata=0xc4
@line:35    Cycle @21.00: [WB]	WB: Write x15 <= 0xc4
@line:129   Cycle @21.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @21.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @21.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @21.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @21.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @21.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @21.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @22.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @22.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @22.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0xc4 rs2_data=0x0
@line:74    Cycle @22.00: [Executor]	Input: pc=0x10 rs1_data=0xc0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @22.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @22.00: [Executor]	EX: RS1 source: WB Bypass (0xc4)
@line:285   Cycle @22.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @22.00: [Executor]	EX: ALU Op1 source: RS1 (0xc4)
@line:443   Cycle @22.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @22.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @22.00: [Executor]	EX: ALU Result: 0xc4
@line:767   Cycle @22.00: [Executor]	EX: Bypass Update: 0xc4
@line:802   Cycle @22.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @22.00: [Executor]	EX: Load Address: 0xc4
@line:826   Cycle @22.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @22.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @22.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @22.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @22.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @22.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @22.00: [MEM]	MEM: Bypass <= 0xfffffe7c
@line:30    Cycle @22.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @22.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @22.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @22.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @22.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @22.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @22.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @22.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @22.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @23.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @23.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @23.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @23.00: [Executor]	Input: pc=0x14 rs1_data=0xc4 rs2_data=0x0 Imm=0x4
@line:119   Cycle @23.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @23.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @23.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @23.00: [Executor]	EX: ALU Op1 source: RS1 (0xc4)
@line:443   Cycle @23.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @23.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @23.00: [Executor]	EX: ALU Result: 0xc8
@line:767   Cycle @23.00: [Executor]	EX: Bypass Update: 0xc8
@line:826   Cycle @23.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @23.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @23.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @23.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @23.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @23.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @23.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @23.00: [WB]	Input: rd=x0 wdata=0xfffffe7c
@line:129   Cycle @23.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @23.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @23.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @23.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @23.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @23.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @23.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @24.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @24.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @24.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0xc4 rs2_data=0x248
@line:74    Cycle @24.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @24.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @24.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @24.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @24.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @24.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @24.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @24.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @24.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @24.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @24.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @24.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @24.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @24.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @24.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @24.00: [MEM]	MEM: Bypass <= 0xc8
@line:30    Cycle @24.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @24.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @24.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @24.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @24.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @24.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @24.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @24.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @24.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @25.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @25.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @25.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0xc4 rs2_data=0x0
@line:74    Cycle @25.00: [Executor]	Input: pc=0x1c rs1_data=0xc4 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @25.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @25.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0xc8)
@line:285   Cycle @25.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @25.00: [Executor]	EX: ALU Op1 source: RS1 (0xc8)
@line:429   Cycle @25.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @25.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @25.00: [Executor]	EX: ALU Result: 0xfffffe80
@line:767   Cycle @25.00: [Executor]	EX: Bypass Update: 0xfffffe80
@line:826   Cycle @25.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @25.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @25.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @25.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @25.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @25.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @25.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @25.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @25.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @25.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @25.00: [WB]	Input: rd=x15 wdata=0xc8
@line:35    Cycle @25.00: [WB]	WB: Write x15 <= 0xc8
@line:129   Cycle @25.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @25.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @25.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @25.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @25.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @25.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @25.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @26.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @26.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @26.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0xc8 rs2_data=0x0
@line:74    Cycle @26.00: [Executor]	Input: pc=0x10 rs1_data=0xc4 rs2_data=0x0 Imm=0x0
@line:119   Cycle @26.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @26.00: [Executor]	EX: RS1 source: WB Bypass (0xc8)
@line:285   Cycle @26.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @26.00: [Executor]	EX: ALU Op1 source: RS1 (0xc8)
@line:443   Cycle @26.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @26.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @26.00: [Executor]	EX: ALU Result: 0xc8
@line:767   Cycle @26.00: [Executor]	EX: Bypass Update: 0xc8
@line:802   Cycle @26.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @26.00: [Executor]	EX: Load Address: 0xc8
@line:826   Cycle @26.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @26.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @26.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @26.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @26.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @26.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @26.00: [MEM]	MEM: Bypass <= 0xfffffe80
@line:30    Cycle @26.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @26.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @26.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @26.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @26.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @26.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @26.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @26.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @26.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @27.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @27.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @27.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @27.00: [Executor]	Input: pc=0x14 rs1_data=0xc8 rs2_data=0x0 Imm=0x4
@line:119   Cycle @27.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @27.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @27.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @27.00: [Executor]	EX: ALU Op1 source: RS1 (0xc8)
@line:443   Cycle @27.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @27.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @27.00: [Executor]	EX: ALU Result: 0xcc
@line:767   Cycle @27.00: [Executor]	EX: Bypass Update: 0xcc
@line:826   Cycle @27.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @27.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @27.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @27.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @27.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @27.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @27.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @27.00: [WB]	Input: rd=x0 wdata=0xfffffe80
@line:129   Cycle @27.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @27.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @27.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @27.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @27.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @27.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @27.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @28.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @28.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @28.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0xc8 rs2_data=0x248
@line:74    Cycle @28.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @28.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @28.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @28.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @28.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @28.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @28.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @28.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @28.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @28.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @28.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @28.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @28.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @28.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @28.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @28.00: [MEM]	MEM: Bypass <= 0xcc
@line:30    Cycle @28.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @28.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @28.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @28.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @28.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @28.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @28.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @28.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @28.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @29.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @29.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @29.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0xc8 rs2_data=0x0
@line:74    Cycle @29.00: [Executor]	Input: pc=0x1c rs1_data=0xc8 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @29.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @29.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0xcc)
@line:285   Cycle @29.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @29.00: [Executor]	EX: ALU Op1 source: RS1 (0xcc)
@line:429   Cycle @29.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @29.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @29.00: [Executor]	EX: ALU Result: 0xfffffe84
@line:767   Cycle @29.00: [Executor]	EX: Bypass Update: 0xfffffe84
@line:826   Cycle @29.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @29.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @29.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @29.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @29.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @29.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @29.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @29.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @29.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @29.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @29.00: [WB]	Input: rd=x15 wdata=0xcc
@line:35    Cycle @29.00: [WB]	WB: Write x15 <= 0xcc
@line:129   Cycle @29.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @29.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @29.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @29.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @29.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @29.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @29.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @30.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @30.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @30.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0xcc rs2_data=0x0
@line:74    Cycle @30.00: [Executor]	Input: pc=0x10 rs1_data=0xc8 rs2_data=0x0 Imm=0x0
@line:119   Cycle @30.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @30.00: [Executor]	EX: RS1 source: WB Bypass (0xcc)
@line:285   Cycle @30.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @30.00: [Executor]	EX: ALU Op1 source: RS1 (0xcc)
@line:443   Cycle @30.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @30.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @30.00: [Executor]	EX: ALU Result: 0xcc
@line:767   Cycle @30.00: [Executor]	EX: Bypass Update: 0xcc
@line:802   Cycle @30.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @30.00: [Executor]	EX: Load Address: 0xcc
@line:826   Cycle @30.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @30.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @30.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @30.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @30.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @30.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @30.00: [MEM]	MEM: Bypass <= 0xfffffe84
@line:30    Cycle @30.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @30.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @30.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @30.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @30.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @30.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @30.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @30.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @30.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @31.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @31.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @31.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @31.00: [Executor]	Input: pc=0x14 rs1_data=0xcc rs2_data=0x0 Imm=0x4
@line:119   Cycle @31.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @31.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @31.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @31.00: [Executor]	EX: ALU Op1 source: RS1 (0xcc)
@line:443   Cycle @31.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @31.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @31.00: [Executor]	EX: ALU Result: 0xd0
@line:767   Cycle @31.00: [Executor]	EX: Bypass Update: 0xd0
@line:826   Cycle @31.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @31.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @31.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @31.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @31.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @31.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @31.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @31.00: [WB]	Input: rd=x0 wdata=0xfffffe84
@line:129   Cycle @31.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @31.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @31.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @31.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @31.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @31.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @31.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @32.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @32.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @32.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0xcc rs2_data=0x248
@line:74    Cycle @32.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @32.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @32.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @32.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @32.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @32.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @32.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @32.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @32.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @32.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @32.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @32.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @32.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @32.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @32.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @32.00: [MEM]	MEM: Bypass <= 0xd0
@line:30    Cycle @32.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @32.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @32.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @32.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @32.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @32.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @32.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @32.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @32.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @33.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @33.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @33.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0xcc rs2_data=0x0
@line:74    Cycle @33.00: [Executor]	Input: pc=0x1c rs1_data=0xcc rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @33.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @33.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0xd0)
@line:285   Cycle @33.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @33.00: [Executor]	EX: ALU Op1 source: RS1 (0xd0)
@line:429   Cycle @33.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @33.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @33.00: [Executor]	EX: ALU Result: 0xfffffe88
@line:767   Cycle @33.00: [Executor]	EX: Bypass Update: 0xfffffe88
@line:826   Cycle @33.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @33.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @33.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @33.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @33.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @33.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @33.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @33.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @33.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @33.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @33.00: [WB]	Input: rd=x15 wdata=0xd0
@line:35    Cycle @33.00: [WB]	WB: Write x15 <= 0xd0
@line:129   Cycle @33.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @33.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @33.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @33.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @33.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @33.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @33.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @34.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @34.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @34.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0xd0 rs2_data=0x0
@line:74    Cycle @34.00: [Executor]	Input: pc=0x10 rs1_data=0xcc rs2_data=0x0 Imm=0x0
@line:119   Cycle @34.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @34.00: [Executor]	EX: RS1 source: WB Bypass (0xd0)
@line:285   Cycle @34.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @34.00: [Executor]	EX: ALU Op1 source: RS1 (0xd0)
@line:443   Cycle @34.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @34.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @34.00: [Executor]	EX: ALU Result: 0xd0
@line:767   Cycle @34.00: [Executor]	EX: Bypass Update: 0xd0
@line:802   Cycle @34.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @34.00: [Executor]	EX: Load Address: 0xd0
@line:826   Cycle @34.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @34.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @34.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @34.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @34.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @34.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @34.00: [MEM]	MEM: Bypass <= 0xfffffe88
@line:30    Cycle @34.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @34.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @34.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @34.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @34.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @34.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @34.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @34.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @34.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @35.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @35.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @35.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @35.00: [Executor]	Input: pc=0x14 rs1_data=0xd0 rs2_data=0x0 Imm=0x4
@line:119   Cycle @35.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @35.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @35.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @35.00: [Executor]	EX: ALU Op1 source: RS1 (0xd0)
@line:443   Cycle @35.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @35.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @35.00: [Executor]	EX: ALU Result: 0xd4
@line:767   Cycle @35.00: [Executor]	EX: Bypass Update: 0xd4
@line:826   Cycle @35.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @35.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @35.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @35.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @35.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @35.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @35.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @35.00: [WB]	Input: rd=x0 wdata=0xfffffe88
@line:129   Cycle @35.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @35.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @35.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @35.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @35.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @35.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @35.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @36.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @36.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @36.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0xd0 rs2_data=0x248
@line:74    Cycle @36.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @36.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @36.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @36.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @36.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @36.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @36.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @36.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @36.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @36.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @36.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @36.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @36.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @36.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @36.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @36.00: [MEM]	MEM: Bypass <= 0xd4
@line:30    Cycle @36.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @36.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @36.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @36.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @36.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @36.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @36.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @36.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @36.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @37.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @37.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @37.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0xd0 rs2_data=0x0
@line:74    Cycle @37.00: [Executor]	Input: pc=0x1c rs1_data=0xd0 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @37.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @37.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0xd4)
@line:285   Cycle @37.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @37.00: [Executor]	EX: ALU Op1 source: RS1 (0xd4)
@line:429   Cycle @37.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @37.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @37.00: [Executor]	EX: ALU Result: 0xfffffe8c
@line:767   Cycle @37.00: [Executor]	EX: Bypass Update: 0xfffffe8c
@line:826   Cycle @37.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @37.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @37.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @37.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @37.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @37.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @37.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @37.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @37.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @37.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @37.00: [WB]	Input: rd=x15 wdata=0xd4
@line:35    Cycle @37.00: [WB]	WB: Write x15 <= 0xd4
@line:129   Cycle @37.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @37.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @37.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @37.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @37.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @37.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @37.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @38.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @38.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @38.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0xd4 rs2_data=0x0
@line:74    Cycle @38.00: [Executor]	Input: pc=0x10 rs1_data=0xd0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @38.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @38.00: [Executor]	EX: RS1 source: WB Bypass (0xd4)
@line:285   Cycle @38.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @38.00: [Executor]	EX: ALU Op1 source: RS1 (0xd4)
@line:443   Cycle @38.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @38.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @38.00: [Executor]	EX: ALU Result: 0xd4
@line:767   Cycle @38.00: [Executor]	EX: Bypass Update: 0xd4
@line:802   Cycle @38.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @38.00: [Executor]	EX: Load Address: 0xd4
@line:826   Cycle @38.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @38.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @38.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @38.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @38.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @38.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @38.00: [MEM]	MEM: Bypass <= 0xfffffe8c
@line:30    Cycle @38.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @38.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @38.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @38.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @38.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @38.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @38.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @38.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @38.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @39.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @39.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @39.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @39.00: [Executor]	Input: pc=0x14 rs1_data=0xd4 rs2_data=0x0 Imm=0x4
@line:119   Cycle @39.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @39.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @39.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @39.00: [Executor]	EX: ALU Op1 source: RS1 (0xd4)
@line:443   Cycle @39.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @39.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @39.00: [Executor]	EX: ALU Result: 0xd8
@line:767   Cycle @39.00: [Executor]	EX: Bypass Update: 0xd8
@line:826   Cycle @39.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @39.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @39.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @39.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @39.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @39.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @39.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @39.00: [WB]	Input: rd=x0 wdata=0xfffffe8c
@line:129   Cycle @39.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @39.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @39.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @39.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @39.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @39.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @39.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @40.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @40.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @40.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0xd4 rs2_data=0x248
@line:74    Cycle @40.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @40.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @40.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @40.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @40.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @40.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @40.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @40.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @40.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @40.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @40.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @40.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @40.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @40.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @40.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @40.00: [MEM]	MEM: Bypass <= 0xd8
@line:30    Cycle @40.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @40.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @40.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @40.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @40.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @40.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @40.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @40.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @40.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @41.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @41.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @41.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0xd4 rs2_data=0x0
@line:74    Cycle @41.00: [Executor]	Input: pc=0x1c rs1_data=0xd4 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @41.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @41.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0xd8)
@line:285   Cycle @41.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @41.00: [Executor]	EX: ALU Op1 source: RS1 (0xd8)
@line:429   Cycle @41.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @41.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @41.00: [Executor]	EX: ALU Result: 0xfffffe90
@line:767   Cycle @41.00: [Executor]	EX: Bypass Update: 0xfffffe90
@line:826   Cycle @41.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @41.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @41.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @41.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @41.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @41.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @41.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @41.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @41.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @41.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @41.00: [WB]	Input: rd=x15 wdata=0xd8
@line:35    Cycle @41.00: [WB]	WB: Write x15 <= 0xd8
@line:129   Cycle @41.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @41.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @41.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @41.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @41.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @41.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @41.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @42.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @42.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @42.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0xd8 rs2_data=0x0
@line:74    Cycle @42.00: [Executor]	Input: pc=0x10 rs1_data=0xd4 rs2_data=0x0 Imm=0x0
@line:119   Cycle @42.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @42.00: [Executor]	EX: RS1 source: WB Bypass (0xd8)
@line:285   Cycle @42.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @42.00: [Executor]	EX: ALU Op1 source: RS1 (0xd8)
@line:443   Cycle @42.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @42.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @42.00: [Executor]	EX: ALU Result: 0xd8
@line:767   Cycle @42.00: [Executor]	EX: Bypass Update: 0xd8
@line:802   Cycle @42.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @42.00: [Executor]	EX: Load Address: 0xd8
@line:826   Cycle @42.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @42.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @42.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @42.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @42.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @42.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @42.00: [MEM]	MEM: Bypass <= 0xfffffe90
@line:30    Cycle @42.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @42.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @42.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @42.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @42.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @42.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @42.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @42.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @42.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @43.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @43.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @43.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @43.00: [Executor]	Input: pc=0x14 rs1_data=0xd8 rs2_data=0x0 Imm=0x4
@line:119   Cycle @43.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @43.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @43.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @43.00: [Executor]	EX: ALU Op1 source: RS1 (0xd8)
@line:443   Cycle @43.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @43.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @43.00: [Executor]	EX: ALU Result: 0xdc
@line:767   Cycle @43.00: [Executor]	EX: Bypass Update: 0xdc
@line:826   Cycle @43.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @43.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @43.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @43.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @43.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @43.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @43.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @43.00: [WB]	Input: rd=x0 wdata=0xfffffe90
@line:129   Cycle @43.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @43.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @43.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @43.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @43.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @43.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @43.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @44.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @44.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @44.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0xd8 rs2_data=0x248
@line:74    Cycle @44.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @44.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @44.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @44.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @44.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @44.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @44.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @44.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @44.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @44.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @44.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @44.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @44.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @44.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @44.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @44.00: [MEM]	MEM: Bypass <= 0xdc
@line:30    Cycle @44.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @44.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @44.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @44.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @44.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @44.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @44.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @44.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @44.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @45.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @45.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @45.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0xd8 rs2_data=0x0
@line:74    Cycle @45.00: [Executor]	Input: pc=0x1c rs1_data=0xd8 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @45.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @45.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0xdc)
@line:285   Cycle @45.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @45.00: [Executor]	EX: ALU Op1 source: RS1 (0xdc)
@line:429   Cycle @45.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @45.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @45.00: [Executor]	EX: ALU Result: 0xfffffe94
@line:767   Cycle @45.00: [Executor]	EX: Bypass Update: 0xfffffe94
@line:826   Cycle @45.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @45.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @45.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @45.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @45.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @45.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @45.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @45.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @45.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @45.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @45.00: [WB]	Input: rd=x15 wdata=0xdc
@line:35    Cycle @45.00: [WB]	WB: Write x15 <= 0xdc
@line:129   Cycle @45.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @45.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @45.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @45.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @45.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @45.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @45.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @46.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @46.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @46.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0xdc rs2_data=0x0
@line:74    Cycle @46.00: [Executor]	Input: pc=0x10 rs1_data=0xd8 rs2_data=0x0 Imm=0x0
@line:119   Cycle @46.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @46.00: [Executor]	EX: RS1 source: WB Bypass (0xdc)
@line:285   Cycle @46.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @46.00: [Executor]	EX: ALU Op1 source: RS1 (0xdc)
@line:443   Cycle @46.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @46.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @46.00: [Executor]	EX: ALU Result: 0xdc
@line:767   Cycle @46.00: [Executor]	EX: Bypass Update: 0xdc
@line:802   Cycle @46.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @46.00: [Executor]	EX: Load Address: 0xdc
@line:826   Cycle @46.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @46.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @46.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @46.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @46.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @46.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @46.00: [MEM]	MEM: Bypass <= 0xfffffe94
@line:30    Cycle @46.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @46.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @46.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @46.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @46.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @46.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @46.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @46.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @46.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @47.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @47.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @47.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @47.00: [Executor]	Input: pc=0x14 rs1_data=0xdc rs2_data=0x0 Imm=0x4
@line:119   Cycle @47.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @47.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @47.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @47.00: [Executor]	EX: ALU Op1 source: RS1 (0xdc)
@line:443   Cycle @47.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @47.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @47.00: [Executor]	EX: ALU Result: 0xe0
@line:767   Cycle @47.00: [Executor]	EX: Bypass Update: 0xe0
@line:826   Cycle @47.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @47.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @47.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @47.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @47.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @47.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @47.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @47.00: [WB]	Input: rd=x0 wdata=0xfffffe94
@line:129   Cycle @47.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @47.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @47.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @47.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @47.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @47.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @47.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @48.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @48.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @48.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0xdc rs2_data=0x248
@line:74    Cycle @48.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @48.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @48.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @48.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @48.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @48.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @48.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @48.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @48.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @48.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @48.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @48.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @48.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @48.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @48.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @48.00: [MEM]	MEM: Bypass <= 0xe0
@line:30    Cycle @48.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @48.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @48.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @48.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @48.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @48.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @48.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @48.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @48.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @49.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @49.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @49.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0xdc rs2_data=0x0
@line:74    Cycle @49.00: [Executor]	Input: pc=0x1c rs1_data=0xdc rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @49.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @49.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0xe0)
@line:285   Cycle @49.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @49.00: [Executor]	EX: ALU Op1 source: RS1 (0xe0)
@line:429   Cycle @49.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @49.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @49.00: [Executor]	EX: ALU Result: 0xfffffe98
@line:767   Cycle @49.00: [Executor]	EX: Bypass Update: 0xfffffe98
@line:826   Cycle @49.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @49.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @49.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @49.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @49.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @49.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @49.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @49.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @49.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @49.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @49.00: [WB]	Input: rd=x15 wdata=0xe0
@line:35    Cycle @49.00: [WB]	WB: Write x15 <= 0xe0
@line:129   Cycle @49.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @49.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @49.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @49.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @49.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @49.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @49.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @50.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @50.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @50.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0xe0 rs2_data=0x0
@line:74    Cycle @50.00: [Executor]	Input: pc=0x10 rs1_data=0xdc rs2_data=0x0 Imm=0x0
@line:119   Cycle @50.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @50.00: [Executor]	EX: RS1 source: WB Bypass (0xe0)
@line:285   Cycle @50.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @50.00: [Executor]	EX: ALU Op1 source: RS1 (0xe0)
@line:443   Cycle @50.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @50.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @50.00: [Executor]	EX: ALU Result: 0xe0
@line:767   Cycle @50.00: [Executor]	EX: Bypass Update: 0xe0
@line:802   Cycle @50.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @50.00: [Executor]	EX: Load Address: 0xe0
@line:826   Cycle @50.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @50.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @50.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @50.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @50.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @50.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @50.00: [MEM]	MEM: Bypass <= 0xfffffe98
@line:30    Cycle @50.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @50.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @50.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @50.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @50.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @50.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @50.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @50.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @50.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @51.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @51.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @51.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @51.00: [Executor]	Input: pc=0x14 rs1_data=0xe0 rs2_data=0x0 Imm=0x4
@line:119   Cycle @51.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @51.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @51.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @51.00: [Executor]	EX: ALU Op1 source: RS1 (0xe0)
@line:443   Cycle @51.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @51.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @51.00: [Executor]	EX: ALU Result: 0xe4
@line:767   Cycle @51.00: [Executor]	EX: Bypass Update: 0xe4
@line:826   Cycle @51.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @51.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @51.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @51.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @51.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @51.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @51.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @51.00: [WB]	Input: rd=x0 wdata=0xfffffe98
@line:129   Cycle @51.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @51.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @51.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @51.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @51.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @51.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @51.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @52.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @52.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @52.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0xe0 rs2_data=0x248
@line:74    Cycle @52.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @52.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @52.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @52.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @52.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @52.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @52.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @52.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @52.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @52.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @52.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @52.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @52.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @52.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @52.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @52.00: [MEM]	MEM: Bypass <= 0xe4
@line:30    Cycle @52.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @52.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @52.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @52.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @52.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @52.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @52.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @52.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @52.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @53.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @53.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @53.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0xe0 rs2_data=0x0
@line:74    Cycle @53.00: [Executor]	Input: pc=0x1c rs1_data=0xe0 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @53.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @53.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0xe4)
@line:285   Cycle @53.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @53.00: [Executor]	EX: ALU Op1 source: RS1 (0xe4)
@line:429   Cycle @53.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @53.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @53.00: [Executor]	EX: ALU Result: 0xfffffe9c
@line:767   Cycle @53.00: [Executor]	EX: Bypass Update: 0xfffffe9c
@line:826   Cycle @53.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @53.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @53.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @53.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @53.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @53.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @53.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @53.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @53.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @53.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @53.00: [WB]	Input: rd=x15 wdata=0xe4
@line:35    Cycle @53.00: [WB]	WB: Write x15 <= 0xe4
@line:129   Cycle @53.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @53.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @53.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @53.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @53.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @53.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @53.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @54.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @54.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @54.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0xe4 rs2_data=0x0
@line:74    Cycle @54.00: [Executor]	Input: pc=0x10 rs1_data=0xe0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @54.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @54.00: [Executor]	EX: RS1 source: WB Bypass (0xe4)
@line:285   Cycle @54.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @54.00: [Executor]	EX: ALU Op1 source: RS1 (0xe4)
@line:443   Cycle @54.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @54.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @54.00: [Executor]	EX: ALU Result: 0xe4
@line:767   Cycle @54.00: [Executor]	EX: Bypass Update: 0xe4
@line:802   Cycle @54.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @54.00: [Executor]	EX: Load Address: 0xe4
@line:826   Cycle @54.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @54.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @54.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @54.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @54.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @54.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @54.00: [MEM]	MEM: Bypass <= 0xfffffe9c
@line:30    Cycle @54.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @54.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @54.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @54.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @54.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @54.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @54.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @54.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @54.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @55.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @55.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @55.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @55.00: [Executor]	Input: pc=0x14 rs1_data=0xe4 rs2_data=0x0 Imm=0x4
@line:119   Cycle @55.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @55.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @55.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @55.00: [Executor]	EX: ALU Op1 source: RS1 (0xe4)
@line:443   Cycle @55.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @55.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @55.00: [Executor]	EX: ALU Result: 0xe8
@line:767   Cycle @55.00: [Executor]	EX: Bypass Update: 0xe8
@line:826   Cycle @55.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @55.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @55.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @55.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @55.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @55.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @55.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @55.00: [WB]	Input: rd=x0 wdata=0xfffffe9c
@line:129   Cycle @55.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @55.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @55.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @55.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @55.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @55.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @55.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @56.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @56.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @56.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0xe4 rs2_data=0x248
@line:74    Cycle @56.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @56.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @56.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @56.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @56.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @56.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @56.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @56.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @56.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @56.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @56.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @56.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @56.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @56.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @56.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @56.00: [MEM]	MEM: Bypass <= 0xe8
@line:30    Cycle @56.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @56.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @56.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @56.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @56.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @56.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @56.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @56.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @56.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @57.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @57.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @57.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0xe4 rs2_data=0x0
@line:74    Cycle @57.00: [Executor]	Input: pc=0x1c rs1_data=0xe4 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @57.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @57.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0xe8)
@line:285   Cycle @57.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @57.00: [Executor]	EX: ALU Op1 source: RS1 (0xe8)
@line:429   Cycle @57.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @57.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @57.00: [Executor]	EX: ALU Result: 0xfffffea0
@line:767   Cycle @57.00: [Executor]	EX: Bypass Update: 0xfffffea0
@line:826   Cycle @57.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @57.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @57.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @57.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @57.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @57.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @57.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @57.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @57.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @57.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @57.00: [WB]	Input: rd=x15 wdata=0xe8
@line:35    Cycle @57.00: [WB]	WB: Write x15 <= 0xe8
@line:129   Cycle @57.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @57.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @57.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @57.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @57.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @57.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @57.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @58.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @58.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @58.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0xe8 rs2_data=0x0
@line:74    Cycle @58.00: [Executor]	Input: pc=0x10 rs1_data=0xe4 rs2_data=0x0 Imm=0x0
@line:119   Cycle @58.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @58.00: [Executor]	EX: RS1 source: WB Bypass (0xe8)
@line:285   Cycle @58.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @58.00: [Executor]	EX: ALU Op1 source: RS1 (0xe8)
@line:443   Cycle @58.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @58.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @58.00: [Executor]	EX: ALU Result: 0xe8
@line:767   Cycle @58.00: [Executor]	EX: Bypass Update: 0xe8
@line:802   Cycle @58.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @58.00: [Executor]	EX: Load Address: 0xe8
@line:826   Cycle @58.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @58.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @58.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @58.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @58.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @58.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @58.00: [MEM]	MEM: Bypass <= 0xfffffea0
@line:30    Cycle @58.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @58.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @58.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @58.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @58.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @58.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @58.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @58.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @58.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @59.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @59.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @59.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @59.00: [Executor]	Input: pc=0x14 rs1_data=0xe8 rs2_data=0x0 Imm=0x4
@line:119   Cycle @59.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @59.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @59.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @59.00: [Executor]	EX: ALU Op1 source: RS1 (0xe8)
@line:443   Cycle @59.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @59.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @59.00: [Executor]	EX: ALU Result: 0xec
@line:767   Cycle @59.00: [Executor]	EX: Bypass Update: 0xec
@line:826   Cycle @59.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @59.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @59.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @59.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @59.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @59.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @59.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @59.00: [WB]	Input: rd=x0 wdata=0xfffffea0
@line:129   Cycle @59.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @59.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @59.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @59.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @59.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @59.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @59.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @60.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @60.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @60.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0xe8 rs2_data=0x248
@line:74    Cycle @60.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @60.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @60.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @60.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @60.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @60.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @60.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @60.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @60.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @60.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @60.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @60.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @60.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @60.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @60.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @60.00: [MEM]	MEM: Bypass <= 0xec
@line:30    Cycle @60.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @60.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @60.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @60.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @60.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @60.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @60.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @60.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @60.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @61.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @61.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @61.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0xe8 rs2_data=0x0
@line:74    Cycle @61.00: [Executor]	Input: pc=0x1c rs1_data=0xe8 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @61.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @61.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0xec)
@line:285   Cycle @61.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @61.00: [Executor]	EX: ALU Op1 source: RS1 (0xec)
@line:429   Cycle @61.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @61.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @61.00: [Executor]	EX: ALU Result: 0xfffffea4
@line:767   Cycle @61.00: [Executor]	EX: Bypass Update: 0xfffffea4
@line:826   Cycle @61.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @61.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @61.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @61.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @61.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @61.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @61.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @61.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @61.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @61.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @61.00: [WB]	Input: rd=x15 wdata=0xec
@line:35    Cycle @61.00: [WB]	WB: Write x15 <= 0xec
@line:129   Cycle @61.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @61.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @61.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @61.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @61.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @61.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @61.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @62.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @62.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @62.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0xec rs2_data=0x0
@line:74    Cycle @62.00: [Executor]	Input: pc=0x10 rs1_data=0xe8 rs2_data=0x0 Imm=0x0
@line:119   Cycle @62.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @62.00: [Executor]	EX: RS1 source: WB Bypass (0xec)
@line:285   Cycle @62.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @62.00: [Executor]	EX: ALU Op1 source: RS1 (0xec)
@line:443   Cycle @62.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @62.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @62.00: [Executor]	EX: ALU Result: 0xec
@line:767   Cycle @62.00: [Executor]	EX: Bypass Update: 0xec
@line:802   Cycle @62.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @62.00: [Executor]	EX: Load Address: 0xec
@line:826   Cycle @62.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @62.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @62.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @62.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @62.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @62.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @62.00: [MEM]	MEM: Bypass <= 0xfffffea4
@line:30    Cycle @62.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @62.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @62.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @62.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @62.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @62.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @62.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @62.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @62.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @63.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @63.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @63.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @63.00: [Executor]	Input: pc=0x14 rs1_data=0xec rs2_data=0x0 Imm=0x4
@line:119   Cycle @63.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @63.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @63.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @63.00: [Executor]	EX: ALU Op1 source: RS1 (0xec)
@line:443   Cycle @63.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @63.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @63.00: [Executor]	EX: ALU Result: 0xf0
@line:767   Cycle @63.00: [Executor]	EX: Bypass Update: 0xf0
@line:826   Cycle @63.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @63.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @63.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @63.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @63.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @63.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @63.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @63.00: [WB]	Input: rd=x0 wdata=0xfffffea4
@line:129   Cycle @63.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @63.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @63.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @63.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @63.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @63.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @63.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @64.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @64.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @64.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0xec rs2_data=0x248
@line:74    Cycle @64.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @64.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @64.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @64.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @64.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @64.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @64.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @64.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @64.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @64.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @64.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @64.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @64.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @64.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @64.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @64.00: [MEM]	MEM: Bypass <= 0xf0
@line:30    Cycle @64.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @64.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @64.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @64.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @64.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @64.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @64.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @64.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @64.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @65.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @65.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @65.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0xec rs2_data=0x0
@line:74    Cycle @65.00: [Executor]	Input: pc=0x1c rs1_data=0xec rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @65.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @65.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0xf0)
@line:285   Cycle @65.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @65.00: [Executor]	EX: ALU Op1 source: RS1 (0xf0)
@line:429   Cycle @65.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @65.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @65.00: [Executor]	EX: ALU Result: 0xfffffea8
@line:767   Cycle @65.00: [Executor]	EX: Bypass Update: 0xfffffea8
@line:826   Cycle @65.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @65.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @65.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @65.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @65.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @65.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @65.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @65.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @65.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @65.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @65.00: [WB]	Input: rd=x15 wdata=0xf0
@line:35    Cycle @65.00: [WB]	WB: Write x15 <= 0xf0
@line:129   Cycle @65.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @65.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @65.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @65.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @65.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @65.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @65.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @66.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @66.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @66.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0xf0 rs2_data=0x0
@line:74    Cycle @66.00: [Executor]	Input: pc=0x10 rs1_data=0xec rs2_data=0x0 Imm=0x0
@line:119   Cycle @66.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @66.00: [Executor]	EX: RS1 source: WB Bypass (0xf0)
@line:285   Cycle @66.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @66.00: [Executor]	EX: ALU Op1 source: RS1 (0xf0)
@line:443   Cycle @66.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @66.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @66.00: [Executor]	EX: ALU Result: 0xf0
@line:767   Cycle @66.00: [Executor]	EX: Bypass Update: 0xf0
@line:802   Cycle @66.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @66.00: [Executor]	EX: Load Address: 0xf0
@line:826   Cycle @66.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @66.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @66.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @66.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @66.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @66.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @66.00: [MEM]	MEM: Bypass <= 0xfffffea8
@line:30    Cycle @66.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @66.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @66.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @66.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @66.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @66.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @66.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @66.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @66.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @67.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @67.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @67.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @67.00: [Executor]	Input: pc=0x14 rs1_data=0xf0 rs2_data=0x0 Imm=0x4
@line:119   Cycle @67.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @67.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @67.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @67.00: [Executor]	EX: ALU Op1 source: RS1 (0xf0)
@line:443   Cycle @67.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @67.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @67.00: [Executor]	EX: ALU Result: 0xf4
@line:767   Cycle @67.00: [Executor]	EX: Bypass Update: 0xf4
@line:826   Cycle @67.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @67.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @67.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @67.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @67.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @67.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @67.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @67.00: [WB]	Input: rd=x0 wdata=0xfffffea8
@line:129   Cycle @67.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @67.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @67.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @67.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @67.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @67.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @67.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @68.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @68.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @68.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0xf0 rs2_data=0x248
@line:74    Cycle @68.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @68.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @68.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @68.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @68.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @68.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @68.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @68.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @68.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @68.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @68.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @68.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @68.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @68.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @68.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @68.00: [MEM]	MEM: Bypass <= 0xf4
@line:30    Cycle @68.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @68.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @68.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @68.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @68.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @68.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @68.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @68.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @68.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @69.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @69.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @69.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0xf0 rs2_data=0x0
@line:74    Cycle @69.00: [Executor]	Input: pc=0x1c rs1_data=0xf0 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @69.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @69.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0xf4)
@line:285   Cycle @69.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @69.00: [Executor]	EX: ALU Op1 source: RS1 (0xf4)
@line:429   Cycle @69.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @69.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @69.00: [Executor]	EX: ALU Result: 0xfffffeac
@line:767   Cycle @69.00: [Executor]	EX: Bypass Update: 0xfffffeac
@line:826   Cycle @69.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @69.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @69.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @69.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @69.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @69.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @69.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @69.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @69.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @69.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @69.00: [WB]	Input: rd=x15 wdata=0xf4
@line:35    Cycle @69.00: [WB]	WB: Write x15 <= 0xf4
@line:129   Cycle @69.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @69.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @69.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @69.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @69.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @69.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @69.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @70.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @70.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @70.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0xf4 rs2_data=0x0
@line:74    Cycle @70.00: [Executor]	Input: pc=0x10 rs1_data=0xf0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @70.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @70.00: [Executor]	EX: RS1 source: WB Bypass (0xf4)
@line:285   Cycle @70.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @70.00: [Executor]	EX: ALU Op1 source: RS1 (0xf4)
@line:443   Cycle @70.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @70.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @70.00: [Executor]	EX: ALU Result: 0xf4
@line:767   Cycle @70.00: [Executor]	EX: Bypass Update: 0xf4
@line:802   Cycle @70.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @70.00: [Executor]	EX: Load Address: 0xf4
@line:826   Cycle @70.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @70.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @70.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @70.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @70.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @70.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @70.00: [MEM]	MEM: Bypass <= 0xfffffeac
@line:30    Cycle @70.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @70.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @70.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @70.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @70.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @70.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @70.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @70.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @70.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @71.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @71.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @71.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @71.00: [Executor]	Input: pc=0x14 rs1_data=0xf4 rs2_data=0x0 Imm=0x4
@line:119   Cycle @71.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @71.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @71.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @71.00: [Executor]	EX: ALU Op1 source: RS1 (0xf4)
@line:443   Cycle @71.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @71.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @71.00: [Executor]	EX: ALU Result: 0xf8
@line:767   Cycle @71.00: [Executor]	EX: Bypass Update: 0xf8
@line:826   Cycle @71.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @71.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @71.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @71.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @71.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @71.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @71.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @71.00: [WB]	Input: rd=x0 wdata=0xfffffeac
@line:129   Cycle @71.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @71.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @71.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @71.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @71.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @71.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @71.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @72.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @72.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @72.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0xf4 rs2_data=0x248
@line:74    Cycle @72.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @72.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @72.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @72.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @72.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @72.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @72.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @72.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @72.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @72.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @72.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @72.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @72.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @72.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @72.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @72.00: [MEM]	MEM: Bypass <= 0xf8
@line:30    Cycle @72.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @72.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @72.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @72.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @72.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @72.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @72.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @72.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @72.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @73.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @73.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @73.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0xf4 rs2_data=0x0
@line:74    Cycle @73.00: [Executor]	Input: pc=0x1c rs1_data=0xf4 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @73.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @73.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0xf8)
@line:285   Cycle @73.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @73.00: [Executor]	EX: ALU Op1 source: RS1 (0xf8)
@line:429   Cycle @73.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @73.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @73.00: [Executor]	EX: ALU Result: 0xfffffeb0
@line:767   Cycle @73.00: [Executor]	EX: Bypass Update: 0xfffffeb0
@line:826   Cycle @73.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @73.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @73.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @73.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @73.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @73.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @73.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @73.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @73.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @73.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @73.00: [WB]	Input: rd=x15 wdata=0xf8
@line:35    Cycle @73.00: [WB]	WB: Write x15 <= 0xf8
@line:129   Cycle @73.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @73.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @73.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @73.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @73.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @73.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @73.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @74.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @74.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @74.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0xf8 rs2_data=0x0
@line:74    Cycle @74.00: [Executor]	Input: pc=0x10 rs1_data=0xf4 rs2_data=0x0 Imm=0x0
@line:119   Cycle @74.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @74.00: [Executor]	EX: RS1 source: WB Bypass (0xf8)
@line:285   Cycle @74.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @74.00: [Executor]	EX: ALU Op1 source: RS1 (0xf8)
@line:443   Cycle @74.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @74.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @74.00: [Executor]	EX: ALU Result: 0xf8
@line:767   Cycle @74.00: [Executor]	EX: Bypass Update: 0xf8
@line:802   Cycle @74.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @74.00: [Executor]	EX: Load Address: 0xf8
@line:826   Cycle @74.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @74.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @74.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @74.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @74.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @74.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @74.00: [MEM]	MEM: Bypass <= 0xfffffeb0
@line:30    Cycle @74.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @74.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @74.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @74.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @74.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @74.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @74.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @74.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @74.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @75.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @75.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @75.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @75.00: [Executor]	Input: pc=0x14 rs1_data=0xf8 rs2_data=0x0 Imm=0x4
@line:119   Cycle @75.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @75.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @75.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @75.00: [Executor]	EX: ALU Op1 source: RS1 (0xf8)
@line:443   Cycle @75.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @75.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @75.00: [Executor]	EX: ALU Result: 0xfc
@line:767   Cycle @75.00: [Executor]	EX: Bypass Update: 0xfc
@line:826   Cycle @75.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @75.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @75.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @75.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @75.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @75.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @75.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @75.00: [WB]	Input: rd=x0 wdata=0xfffffeb0
@line:129   Cycle @75.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @75.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @75.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @75.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @75.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @75.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @75.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @76.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @76.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @76.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0xf8 rs2_data=0x248
@line:74    Cycle @76.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @76.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @76.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @76.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @76.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @76.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @76.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @76.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @76.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @76.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @76.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @76.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @76.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @76.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @76.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @76.00: [MEM]	MEM: Bypass <= 0xfc
@line:30    Cycle @76.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @76.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @76.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @76.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @76.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @76.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @76.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @76.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @76.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @77.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @77.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @77.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0xf8 rs2_data=0x0
@line:74    Cycle @77.00: [Executor]	Input: pc=0x1c rs1_data=0xf8 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @77.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @77.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0xfc)
@line:285   Cycle @77.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @77.00: [Executor]	EX: ALU Op1 source: RS1 (0xfc)
@line:429   Cycle @77.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @77.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @77.00: [Executor]	EX: ALU Result: 0xfffffeb4
@line:767   Cycle @77.00: [Executor]	EX: Bypass Update: 0xfffffeb4
@line:826   Cycle @77.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @77.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @77.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @77.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @77.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @77.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @77.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @77.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @77.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @77.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @77.00: [WB]	Input: rd=x15 wdata=0xfc
@line:35    Cycle @77.00: [WB]	WB: Write x15 <= 0xfc
@line:129   Cycle @77.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @77.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @77.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @77.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @77.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @77.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @77.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @78.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @78.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @78.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0xfc rs2_data=0x0
@line:74    Cycle @78.00: [Executor]	Input: pc=0x10 rs1_data=0xf8 rs2_data=0x0 Imm=0x0
@line:119   Cycle @78.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @78.00: [Executor]	EX: RS1 source: WB Bypass (0xfc)
@line:285   Cycle @78.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @78.00: [Executor]	EX: ALU Op1 source: RS1 (0xfc)
@line:443   Cycle @78.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @78.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @78.00: [Executor]	EX: ALU Result: 0xfc
@line:767   Cycle @78.00: [Executor]	EX: Bypass Update: 0xfc
@line:802   Cycle @78.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @78.00: [Executor]	EX: Load Address: 0xfc
@line:826   Cycle @78.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @78.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @78.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @78.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @78.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @78.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @78.00: [MEM]	MEM: Bypass <= 0xfffffeb4
@line:30    Cycle @78.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @78.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @78.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @78.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @78.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @78.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @78.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @78.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @78.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @79.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @79.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @79.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @79.00: [Executor]	Input: pc=0x14 rs1_data=0xfc rs2_data=0x0 Imm=0x4
@line:119   Cycle @79.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @79.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @79.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @79.00: [Executor]	EX: ALU Op1 source: RS1 (0xfc)
@line:443   Cycle @79.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @79.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @79.00: [Executor]	EX: ALU Result: 0x100
@line:767   Cycle @79.00: [Executor]	EX: Bypass Update: 0x100
@line:826   Cycle @79.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @79.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @79.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @79.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @79.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @79.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @79.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @79.00: [WB]	Input: rd=x0 wdata=0xfffffeb4
@line:129   Cycle @79.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @79.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @79.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @79.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @79.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @79.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @79.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @80.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @80.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @80.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0xfc rs2_data=0x248
@line:74    Cycle @80.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @80.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @80.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @80.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @80.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @80.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @80.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @80.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @80.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @80.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @80.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @80.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @80.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @80.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @80.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @80.00: [MEM]	MEM: Bypass <= 0x100
@line:30    Cycle @80.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @80.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @80.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @80.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @80.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @80.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @80.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @80.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @80.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @81.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @81.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @81.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0xfc rs2_data=0x0
@line:74    Cycle @81.00: [Executor]	Input: pc=0x1c rs1_data=0xfc rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @81.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @81.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x100)
@line:285   Cycle @81.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @81.00: [Executor]	EX: ALU Op1 source: RS1 (0x100)
@line:429   Cycle @81.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @81.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @81.00: [Executor]	EX: ALU Result: 0xfffffeb8
@line:767   Cycle @81.00: [Executor]	EX: Bypass Update: 0xfffffeb8
@line:826   Cycle @81.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @81.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @81.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @81.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @81.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @81.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @81.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @81.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @81.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @81.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @81.00: [WB]	Input: rd=x15 wdata=0x100
@line:35    Cycle @81.00: [WB]	WB: Write x15 <= 0x100
@line:129   Cycle @81.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @81.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @81.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @81.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @81.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @81.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @81.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @82.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @82.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @82.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x100 rs2_data=0x0
@line:74    Cycle @82.00: [Executor]	Input: pc=0x10 rs1_data=0xfc rs2_data=0x0 Imm=0x0
@line:119   Cycle @82.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @82.00: [Executor]	EX: RS1 source: WB Bypass (0x100)
@line:285   Cycle @82.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @82.00: [Executor]	EX: ALU Op1 source: RS1 (0x100)
@line:443   Cycle @82.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @82.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @82.00: [Executor]	EX: ALU Result: 0x100
@line:767   Cycle @82.00: [Executor]	EX: Bypass Update: 0x100
@line:802   Cycle @82.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @82.00: [Executor]	EX: Load Address: 0x100
@line:826   Cycle @82.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @82.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @82.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @82.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @82.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @82.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @82.00: [MEM]	MEM: Bypass <= 0xfffffeb8
@line:30    Cycle @82.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @82.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @82.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @82.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @82.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @82.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @82.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @82.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @82.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @83.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @83.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @83.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @83.00: [Executor]	Input: pc=0x14 rs1_data=0x100 rs2_data=0x0 Imm=0x4
@line:119   Cycle @83.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @83.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @83.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @83.00: [Executor]	EX: ALU Op1 source: RS1 (0x100)
@line:443   Cycle @83.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @83.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @83.00: [Executor]	EX: ALU Result: 0x104
@line:767   Cycle @83.00: [Executor]	EX: Bypass Update: 0x104
@line:826   Cycle @83.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @83.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @83.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @83.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @83.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @83.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @83.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @83.00: [WB]	Input: rd=x0 wdata=0xfffffeb8
@line:129   Cycle @83.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @83.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @83.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @83.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @83.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @83.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @83.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @84.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @84.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @84.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x100 rs2_data=0x248
@line:74    Cycle @84.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @84.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @84.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @84.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @84.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @84.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @84.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @84.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @84.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @84.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @84.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @84.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @84.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @84.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @84.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @84.00: [MEM]	MEM: Bypass <= 0x104
@line:30    Cycle @84.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @84.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @84.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @84.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @84.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @84.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @84.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @84.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @84.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @85.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @85.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @85.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x100 rs2_data=0x0
@line:74    Cycle @85.00: [Executor]	Input: pc=0x1c rs1_data=0x100 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @85.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @85.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x104)
@line:285   Cycle @85.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @85.00: [Executor]	EX: ALU Op1 source: RS1 (0x104)
@line:429   Cycle @85.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @85.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @85.00: [Executor]	EX: ALU Result: 0xfffffebc
@line:767   Cycle @85.00: [Executor]	EX: Bypass Update: 0xfffffebc
@line:826   Cycle @85.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @85.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @85.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @85.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @85.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @85.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @85.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @85.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @85.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @85.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @85.00: [WB]	Input: rd=x15 wdata=0x104
@line:35    Cycle @85.00: [WB]	WB: Write x15 <= 0x104
@line:129   Cycle @85.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @85.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @85.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @85.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @85.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @85.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @85.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @86.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @86.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @86.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x104 rs2_data=0x0
@line:74    Cycle @86.00: [Executor]	Input: pc=0x10 rs1_data=0x100 rs2_data=0x0 Imm=0x0
@line:119   Cycle @86.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @86.00: [Executor]	EX: RS1 source: WB Bypass (0x104)
@line:285   Cycle @86.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @86.00: [Executor]	EX: ALU Op1 source: RS1 (0x104)
@line:443   Cycle @86.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @86.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @86.00: [Executor]	EX: ALU Result: 0x104
@line:767   Cycle @86.00: [Executor]	EX: Bypass Update: 0x104
@line:802   Cycle @86.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @86.00: [Executor]	EX: Load Address: 0x104
@line:826   Cycle @86.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @86.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @86.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @86.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @86.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @86.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @86.00: [MEM]	MEM: Bypass <= 0xfffffebc
@line:30    Cycle @86.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @86.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @86.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @86.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @86.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @86.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @86.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @86.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @86.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @87.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @87.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @87.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @87.00: [Executor]	Input: pc=0x14 rs1_data=0x104 rs2_data=0x0 Imm=0x4
@line:119   Cycle @87.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @87.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @87.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @87.00: [Executor]	EX: ALU Op1 source: RS1 (0x104)
@line:443   Cycle @87.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @87.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @87.00: [Executor]	EX: ALU Result: 0x108
@line:767   Cycle @87.00: [Executor]	EX: Bypass Update: 0x108
@line:826   Cycle @87.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @87.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @87.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @87.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @87.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @87.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @87.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @87.00: [WB]	Input: rd=x0 wdata=0xfffffebc
@line:129   Cycle @87.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @87.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @87.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @87.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @87.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @87.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @87.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @88.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @88.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @88.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x104 rs2_data=0x248
@line:74    Cycle @88.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @88.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @88.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @88.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @88.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @88.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @88.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @88.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @88.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @88.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @88.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @88.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @88.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @88.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @88.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @88.00: [MEM]	MEM: Bypass <= 0x108
@line:30    Cycle @88.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @88.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @88.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @88.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @88.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @88.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @88.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @88.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @88.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @89.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @89.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @89.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x104 rs2_data=0x0
@line:74    Cycle @89.00: [Executor]	Input: pc=0x1c rs1_data=0x104 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @89.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @89.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x108)
@line:285   Cycle @89.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @89.00: [Executor]	EX: ALU Op1 source: RS1 (0x108)
@line:429   Cycle @89.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @89.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @89.00: [Executor]	EX: ALU Result: 0xfffffec0
@line:767   Cycle @89.00: [Executor]	EX: Bypass Update: 0xfffffec0
@line:826   Cycle @89.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @89.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @89.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @89.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @89.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @89.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @89.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @89.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @89.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @89.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @89.00: [WB]	Input: rd=x15 wdata=0x108
@line:35    Cycle @89.00: [WB]	WB: Write x15 <= 0x108
@line:129   Cycle @89.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @89.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @89.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @89.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @89.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @89.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @89.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @90.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @90.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @90.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x108 rs2_data=0x0
@line:74    Cycle @90.00: [Executor]	Input: pc=0x10 rs1_data=0x104 rs2_data=0x0 Imm=0x0
@line:119   Cycle @90.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @90.00: [Executor]	EX: RS1 source: WB Bypass (0x108)
@line:285   Cycle @90.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @90.00: [Executor]	EX: ALU Op1 source: RS1 (0x108)
@line:443   Cycle @90.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @90.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @90.00: [Executor]	EX: ALU Result: 0x108
@line:767   Cycle @90.00: [Executor]	EX: Bypass Update: 0x108
@line:802   Cycle @90.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @90.00: [Executor]	EX: Load Address: 0x108
@line:826   Cycle @90.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @90.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @90.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @90.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @90.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @90.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @90.00: [MEM]	MEM: Bypass <= 0xfffffec0
@line:30    Cycle @90.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @90.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @90.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @90.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @90.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @90.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @90.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @90.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @90.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @91.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @91.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @91.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @91.00: [Executor]	Input: pc=0x14 rs1_data=0x108 rs2_data=0x0 Imm=0x4
@line:119   Cycle @91.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @91.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @91.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @91.00: [Executor]	EX: ALU Op1 source: RS1 (0x108)
@line:443   Cycle @91.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @91.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @91.00: [Executor]	EX: ALU Result: 0x10c
@line:767   Cycle @91.00: [Executor]	EX: Bypass Update: 0x10c
@line:826   Cycle @91.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @91.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @91.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @91.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @91.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @91.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @91.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @91.00: [WB]	Input: rd=x0 wdata=0xfffffec0
@line:129   Cycle @91.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @91.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @91.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @91.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @91.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @91.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @91.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @92.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @92.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @92.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x108 rs2_data=0x248
@line:74    Cycle @92.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @92.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @92.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @92.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @92.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @92.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @92.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @92.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @92.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @92.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @92.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @92.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @92.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @92.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @92.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @92.00: [MEM]	MEM: Bypass <= 0x10c
@line:30    Cycle @92.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @92.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @92.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @92.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @92.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @92.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @92.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @92.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @92.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @93.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @93.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @93.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x108 rs2_data=0x0
@line:74    Cycle @93.00: [Executor]	Input: pc=0x1c rs1_data=0x108 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @93.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @93.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x10c)
@line:285   Cycle @93.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @93.00: [Executor]	EX: ALU Op1 source: RS1 (0x10c)
@line:429   Cycle @93.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @93.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @93.00: [Executor]	EX: ALU Result: 0xfffffec4
@line:767   Cycle @93.00: [Executor]	EX: Bypass Update: 0xfffffec4
@line:826   Cycle @93.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @93.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @93.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @93.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @93.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @93.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @93.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @93.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @93.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @93.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @93.00: [WB]	Input: rd=x15 wdata=0x10c
@line:35    Cycle @93.00: [WB]	WB: Write x15 <= 0x10c
@line:129   Cycle @93.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @93.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @93.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @93.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @93.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @93.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @93.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @94.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @94.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @94.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x10c rs2_data=0x0
@line:74    Cycle @94.00: [Executor]	Input: pc=0x10 rs1_data=0x108 rs2_data=0x0 Imm=0x0
@line:119   Cycle @94.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @94.00: [Executor]	EX: RS1 source: WB Bypass (0x10c)
@line:285   Cycle @94.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @94.00: [Executor]	EX: ALU Op1 source: RS1 (0x10c)
@line:443   Cycle @94.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @94.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @94.00: [Executor]	EX: ALU Result: 0x10c
@line:767   Cycle @94.00: [Executor]	EX: Bypass Update: 0x10c
@line:802   Cycle @94.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @94.00: [Executor]	EX: Load Address: 0x10c
@line:826   Cycle @94.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @94.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @94.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @94.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @94.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @94.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @94.00: [MEM]	MEM: Bypass <= 0xfffffec4
@line:30    Cycle @94.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @94.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @94.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @94.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @94.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @94.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @94.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @94.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @94.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @95.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @95.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @95.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @95.00: [Executor]	Input: pc=0x14 rs1_data=0x10c rs2_data=0x0 Imm=0x4
@line:119   Cycle @95.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @95.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @95.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @95.00: [Executor]	EX: ALU Op1 source: RS1 (0x10c)
@line:443   Cycle @95.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @95.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @95.00: [Executor]	EX: ALU Result: 0x110
@line:767   Cycle @95.00: [Executor]	EX: Bypass Update: 0x110
@line:826   Cycle @95.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @95.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @95.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @95.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @95.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @95.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @95.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @95.00: [WB]	Input: rd=x0 wdata=0xfffffec4
@line:129   Cycle @95.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @95.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @95.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @95.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @95.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @95.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @95.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @96.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @96.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @96.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x10c rs2_data=0x248
@line:74    Cycle @96.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @96.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @96.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @96.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @96.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @96.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @96.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @96.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @96.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @96.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @96.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @96.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @96.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @96.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @96.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @96.00: [MEM]	MEM: Bypass <= 0x110
@line:30    Cycle @96.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @96.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @96.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @96.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @96.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @96.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @96.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @96.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @96.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @97.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @97.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @97.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x10c rs2_data=0x0
@line:74    Cycle @97.00: [Executor]	Input: pc=0x1c rs1_data=0x10c rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @97.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @97.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x110)
@line:285   Cycle @97.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @97.00: [Executor]	EX: ALU Op1 source: RS1 (0x110)
@line:429   Cycle @97.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @97.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @97.00: [Executor]	EX: ALU Result: 0xfffffec8
@line:767   Cycle @97.00: [Executor]	EX: Bypass Update: 0xfffffec8
@line:826   Cycle @97.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @97.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @97.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @97.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @97.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @97.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @97.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @97.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @97.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @97.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @97.00: [WB]	Input: rd=x15 wdata=0x110
@line:35    Cycle @97.00: [WB]	WB: Write x15 <= 0x110
@line:129   Cycle @97.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @97.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @97.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @97.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @97.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @97.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @97.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @98.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @98.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @98.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x110 rs2_data=0x0
@line:74    Cycle @98.00: [Executor]	Input: pc=0x10 rs1_data=0x10c rs2_data=0x0 Imm=0x0
@line:119   Cycle @98.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @98.00: [Executor]	EX: RS1 source: WB Bypass (0x110)
@line:285   Cycle @98.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @98.00: [Executor]	EX: ALU Op1 source: RS1 (0x110)
@line:443   Cycle @98.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @98.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @98.00: [Executor]	EX: ALU Result: 0x110
@line:767   Cycle @98.00: [Executor]	EX: Bypass Update: 0x110
@line:802   Cycle @98.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @98.00: [Executor]	EX: Load Address: 0x110
@line:826   Cycle @98.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @98.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @98.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @98.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @98.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @98.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @98.00: [MEM]	MEM: Bypass <= 0xfffffec8
@line:30    Cycle @98.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @98.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @98.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @98.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @98.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @98.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @98.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @98.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @98.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @99.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @99.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @99.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @99.00: [Executor]	Input: pc=0x14 rs1_data=0x110 rs2_data=0x0 Imm=0x4
@line:119   Cycle @99.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @99.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @99.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @99.00: [Executor]	EX: ALU Op1 source: RS1 (0x110)
@line:443   Cycle @99.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @99.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @99.00: [Executor]	EX: ALU Result: 0x114
@line:767   Cycle @99.00: [Executor]	EX: Bypass Update: 0x114
@line:826   Cycle @99.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @99.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @99.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @99.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @99.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @99.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @99.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @99.00: [WB]	Input: rd=x0 wdata=0xfffffec8
@line:129   Cycle @99.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @99.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @99.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @99.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @99.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @99.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @99.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @100.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @100.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @100.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x110 rs2_data=0x248
@line:74    Cycle @100.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @100.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @100.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @100.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @100.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @100.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @100.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @100.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @100.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @100.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @100.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @100.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @100.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @100.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @100.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @100.00: [MEM]	MEM: Bypass <= 0x114
@line:30    Cycle @100.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @100.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @100.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @100.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @100.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @100.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @100.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @100.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @100.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @101.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @101.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @101.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x110 rs2_data=0x0
@line:74    Cycle @101.00: [Executor]	Input: pc=0x1c rs1_data=0x110 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @101.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @101.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x114)
@line:285   Cycle @101.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @101.00: [Executor]	EX: ALU Op1 source: RS1 (0x114)
@line:429   Cycle @101.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @101.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @101.00: [Executor]	EX: ALU Result: 0xfffffecc
@line:767   Cycle @101.00: [Executor]	EX: Bypass Update: 0xfffffecc
@line:826   Cycle @101.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @101.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @101.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @101.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @101.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @101.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @101.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @101.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @101.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @101.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @101.00: [WB]	Input: rd=x15 wdata=0x114
@line:35    Cycle @101.00: [WB]	WB: Write x15 <= 0x114
@line:129   Cycle @101.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @101.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @101.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @101.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @101.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @101.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @101.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @102.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @102.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @102.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x114 rs2_data=0x0
@line:74    Cycle @102.00: [Executor]	Input: pc=0x10 rs1_data=0x110 rs2_data=0x0 Imm=0x0
@line:119   Cycle @102.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @102.00: [Executor]	EX: RS1 source: WB Bypass (0x114)
@line:285   Cycle @102.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @102.00: [Executor]	EX: ALU Op1 source: RS1 (0x114)
@line:443   Cycle @102.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @102.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @102.00: [Executor]	EX: ALU Result: 0x114
@line:767   Cycle @102.00: [Executor]	EX: Bypass Update: 0x114
@line:802   Cycle @102.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @102.00: [Executor]	EX: Load Address: 0x114
@line:826   Cycle @102.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @102.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @102.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @102.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @102.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @102.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @102.00: [MEM]	MEM: Bypass <= 0xfffffecc
@line:30    Cycle @102.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @102.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @102.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @102.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @102.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @102.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @102.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @102.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @102.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @103.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @103.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @103.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @103.00: [Executor]	Input: pc=0x14 rs1_data=0x114 rs2_data=0x0 Imm=0x4
@line:119   Cycle @103.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @103.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @103.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @103.00: [Executor]	EX: ALU Op1 source: RS1 (0x114)
@line:443   Cycle @103.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @103.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @103.00: [Executor]	EX: ALU Result: 0x118
@line:767   Cycle @103.00: [Executor]	EX: Bypass Update: 0x118
@line:826   Cycle @103.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @103.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @103.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @103.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @103.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @103.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @103.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @103.00: [WB]	Input: rd=x0 wdata=0xfffffecc
@line:129   Cycle @103.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @103.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @103.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @103.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @103.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @103.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @103.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @104.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @104.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @104.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x114 rs2_data=0x248
@line:74    Cycle @104.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @104.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @104.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @104.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @104.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @104.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @104.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @104.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @104.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @104.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @104.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @104.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @104.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @104.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @104.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @104.00: [MEM]	MEM: Bypass <= 0x118
@line:30    Cycle @104.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @104.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @104.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @104.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @104.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @104.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @104.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @104.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @104.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @105.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @105.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @105.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x114 rs2_data=0x0
@line:74    Cycle @105.00: [Executor]	Input: pc=0x1c rs1_data=0x114 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @105.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @105.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x118)
@line:285   Cycle @105.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @105.00: [Executor]	EX: ALU Op1 source: RS1 (0x118)
@line:429   Cycle @105.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @105.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @105.00: [Executor]	EX: ALU Result: 0xfffffed0
@line:767   Cycle @105.00: [Executor]	EX: Bypass Update: 0xfffffed0
@line:826   Cycle @105.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @105.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @105.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @105.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @105.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @105.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @105.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @105.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @105.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @105.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @105.00: [WB]	Input: rd=x15 wdata=0x118
@line:35    Cycle @105.00: [WB]	WB: Write x15 <= 0x118
@line:129   Cycle @105.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @105.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @105.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @105.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @105.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @105.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @105.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @106.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @106.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @106.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x118 rs2_data=0x0
@line:74    Cycle @106.00: [Executor]	Input: pc=0x10 rs1_data=0x114 rs2_data=0x0 Imm=0x0
@line:119   Cycle @106.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @106.00: [Executor]	EX: RS1 source: WB Bypass (0x118)
@line:285   Cycle @106.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @106.00: [Executor]	EX: ALU Op1 source: RS1 (0x118)
@line:443   Cycle @106.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @106.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @106.00: [Executor]	EX: ALU Result: 0x118
@line:767   Cycle @106.00: [Executor]	EX: Bypass Update: 0x118
@line:802   Cycle @106.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @106.00: [Executor]	EX: Load Address: 0x118
@line:826   Cycle @106.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @106.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @106.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @106.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @106.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @106.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @106.00: [MEM]	MEM: Bypass <= 0xfffffed0
@line:30    Cycle @106.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @106.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @106.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @106.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @106.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @106.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @106.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @106.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @106.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @107.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @107.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @107.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @107.00: [Executor]	Input: pc=0x14 rs1_data=0x118 rs2_data=0x0 Imm=0x4
@line:119   Cycle @107.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @107.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @107.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @107.00: [Executor]	EX: ALU Op1 source: RS1 (0x118)
@line:443   Cycle @107.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @107.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @107.00: [Executor]	EX: ALU Result: 0x11c
@line:767   Cycle @107.00: [Executor]	EX: Bypass Update: 0x11c
@line:826   Cycle @107.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @107.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @107.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @107.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @107.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @107.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @107.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @107.00: [WB]	Input: rd=x0 wdata=0xfffffed0
@line:129   Cycle @107.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @107.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @107.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @107.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @107.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @107.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @107.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @108.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @108.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @108.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x118 rs2_data=0x248
@line:74    Cycle @108.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @108.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @108.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @108.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @108.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @108.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @108.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @108.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @108.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @108.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @108.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @108.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @108.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @108.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @108.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @108.00: [MEM]	MEM: Bypass <= 0x11c
@line:30    Cycle @108.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @108.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @108.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @108.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @108.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @108.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @108.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @108.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @108.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @109.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @109.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @109.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x118 rs2_data=0x0
@line:74    Cycle @109.00: [Executor]	Input: pc=0x1c rs1_data=0x118 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @109.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @109.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x11c)
@line:285   Cycle @109.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @109.00: [Executor]	EX: ALU Op1 source: RS1 (0x11c)
@line:429   Cycle @109.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @109.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @109.00: [Executor]	EX: ALU Result: 0xfffffed4
@line:767   Cycle @109.00: [Executor]	EX: Bypass Update: 0xfffffed4
@line:826   Cycle @109.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @109.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @109.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @109.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @109.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @109.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @109.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @109.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @109.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @109.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @109.00: [WB]	Input: rd=x15 wdata=0x11c
@line:35    Cycle @109.00: [WB]	WB: Write x15 <= 0x11c
@line:129   Cycle @109.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @109.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @109.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @109.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @109.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @109.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @109.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @110.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @110.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @110.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x11c rs2_data=0x0
@line:74    Cycle @110.00: [Executor]	Input: pc=0x10 rs1_data=0x118 rs2_data=0x0 Imm=0x0
@line:119   Cycle @110.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @110.00: [Executor]	EX: RS1 source: WB Bypass (0x11c)
@line:285   Cycle @110.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @110.00: [Executor]	EX: ALU Op1 source: RS1 (0x11c)
@line:443   Cycle @110.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @110.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @110.00: [Executor]	EX: ALU Result: 0x11c
@line:767   Cycle @110.00: [Executor]	EX: Bypass Update: 0x11c
@line:802   Cycle @110.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @110.00: [Executor]	EX: Load Address: 0x11c
@line:826   Cycle @110.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @110.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @110.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @110.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @110.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @110.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @110.00: [MEM]	MEM: Bypass <= 0xfffffed4
@line:30    Cycle @110.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @110.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @110.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @110.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @110.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @110.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @110.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @110.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @110.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @111.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @111.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @111.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @111.00: [Executor]	Input: pc=0x14 rs1_data=0x11c rs2_data=0x0 Imm=0x4
@line:119   Cycle @111.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @111.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @111.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @111.00: [Executor]	EX: ALU Op1 source: RS1 (0x11c)
@line:443   Cycle @111.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @111.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @111.00: [Executor]	EX: ALU Result: 0x120
@line:767   Cycle @111.00: [Executor]	EX: Bypass Update: 0x120
@line:826   Cycle @111.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @111.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @111.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @111.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @111.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @111.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @111.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @111.00: [WB]	Input: rd=x0 wdata=0xfffffed4
@line:129   Cycle @111.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @111.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @111.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @111.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @111.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @111.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @111.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @112.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @112.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @112.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x11c rs2_data=0x248
@line:74    Cycle @112.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @112.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @112.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @112.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @112.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @112.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @112.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @112.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @112.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @112.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @112.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @112.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @112.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @112.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @112.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @112.00: [MEM]	MEM: Bypass <= 0x120
@line:30    Cycle @112.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @112.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @112.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @112.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @112.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @112.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @112.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @112.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @112.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @113.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @113.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @113.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x11c rs2_data=0x0
@line:74    Cycle @113.00: [Executor]	Input: pc=0x1c rs1_data=0x11c rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @113.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @113.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x120)
@line:285   Cycle @113.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @113.00: [Executor]	EX: ALU Op1 source: RS1 (0x120)
@line:429   Cycle @113.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @113.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @113.00: [Executor]	EX: ALU Result: 0xfffffed8
@line:767   Cycle @113.00: [Executor]	EX: Bypass Update: 0xfffffed8
@line:826   Cycle @113.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @113.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @113.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @113.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @113.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @113.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @113.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @113.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @113.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @113.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @113.00: [WB]	Input: rd=x15 wdata=0x120
@line:35    Cycle @113.00: [WB]	WB: Write x15 <= 0x120
@line:129   Cycle @113.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @113.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @113.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @113.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @113.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @113.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @113.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @114.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @114.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @114.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x120 rs2_data=0x0
@line:74    Cycle @114.00: [Executor]	Input: pc=0x10 rs1_data=0x11c rs2_data=0x0 Imm=0x0
@line:119   Cycle @114.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @114.00: [Executor]	EX: RS1 source: WB Bypass (0x120)
@line:285   Cycle @114.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @114.00: [Executor]	EX: ALU Op1 source: RS1 (0x120)
@line:443   Cycle @114.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @114.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @114.00: [Executor]	EX: ALU Result: 0x120
@line:767   Cycle @114.00: [Executor]	EX: Bypass Update: 0x120
@line:802   Cycle @114.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @114.00: [Executor]	EX: Load Address: 0x120
@line:826   Cycle @114.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @114.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @114.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @114.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @114.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @114.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @114.00: [MEM]	MEM: Bypass <= 0xfffffed8
@line:30    Cycle @114.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @114.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @114.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @114.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @114.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @114.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @114.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @114.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @114.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @115.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @115.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @115.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @115.00: [Executor]	Input: pc=0x14 rs1_data=0x120 rs2_data=0x0 Imm=0x4
@line:119   Cycle @115.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @115.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @115.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @115.00: [Executor]	EX: ALU Op1 source: RS1 (0x120)
@line:443   Cycle @115.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @115.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @115.00: [Executor]	EX: ALU Result: 0x124
@line:767   Cycle @115.00: [Executor]	EX: Bypass Update: 0x124
@line:826   Cycle @115.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @115.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @115.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @115.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @115.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @115.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @115.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @115.00: [WB]	Input: rd=x0 wdata=0xfffffed8
@line:129   Cycle @115.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @115.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @115.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @115.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @115.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @115.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @115.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @116.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @116.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @116.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x120 rs2_data=0x248
@line:74    Cycle @116.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @116.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @116.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @116.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @116.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @116.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @116.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @116.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @116.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @116.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @116.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @116.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @116.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @116.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @116.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @116.00: [MEM]	MEM: Bypass <= 0x124
@line:30    Cycle @116.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @116.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @116.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @116.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @116.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @116.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @116.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @116.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @116.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @117.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @117.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @117.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x120 rs2_data=0x0
@line:74    Cycle @117.00: [Executor]	Input: pc=0x1c rs1_data=0x120 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @117.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @117.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x124)
@line:285   Cycle @117.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @117.00: [Executor]	EX: ALU Op1 source: RS1 (0x124)
@line:429   Cycle @117.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @117.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @117.00: [Executor]	EX: ALU Result: 0xfffffedc
@line:767   Cycle @117.00: [Executor]	EX: Bypass Update: 0xfffffedc
@line:826   Cycle @117.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @117.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @117.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @117.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @117.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @117.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @117.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @117.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @117.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @117.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @117.00: [WB]	Input: rd=x15 wdata=0x124
@line:35    Cycle @117.00: [WB]	WB: Write x15 <= 0x124
@line:129   Cycle @117.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @117.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @117.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @117.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @117.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @117.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @117.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @118.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @118.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @118.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x124 rs2_data=0x0
@line:74    Cycle @118.00: [Executor]	Input: pc=0x10 rs1_data=0x120 rs2_data=0x0 Imm=0x0
@line:119   Cycle @118.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @118.00: [Executor]	EX: RS1 source: WB Bypass (0x124)
@line:285   Cycle @118.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @118.00: [Executor]	EX: ALU Op1 source: RS1 (0x124)
@line:443   Cycle @118.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @118.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @118.00: [Executor]	EX: ALU Result: 0x124
@line:767   Cycle @118.00: [Executor]	EX: Bypass Update: 0x124
@line:802   Cycle @118.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @118.00: [Executor]	EX: Load Address: 0x124
@line:826   Cycle @118.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @118.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @118.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @118.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @118.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @118.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @118.00: [MEM]	MEM: Bypass <= 0xfffffedc
@line:30    Cycle @118.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @118.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @118.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @118.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @118.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @118.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @118.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @118.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @118.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @119.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @119.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @119.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @119.00: [Executor]	Input: pc=0x14 rs1_data=0x124 rs2_data=0x0 Imm=0x4
@line:119   Cycle @119.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @119.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @119.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @119.00: [Executor]	EX: ALU Op1 source: RS1 (0x124)
@line:443   Cycle @119.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @119.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @119.00: [Executor]	EX: ALU Result: 0x128
@line:767   Cycle @119.00: [Executor]	EX: Bypass Update: 0x128
@line:826   Cycle @119.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @119.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @119.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @119.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @119.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @119.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @119.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @119.00: [WB]	Input: rd=x0 wdata=0xfffffedc
@line:129   Cycle @119.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @119.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @119.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @119.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @119.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @119.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @119.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @120.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @120.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @120.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x124 rs2_data=0x248
@line:74    Cycle @120.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @120.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @120.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @120.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @120.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @120.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @120.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @120.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @120.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @120.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @120.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @120.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @120.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @120.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @120.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @120.00: [MEM]	MEM: Bypass <= 0x128
@line:30    Cycle @120.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @120.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @120.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @120.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @120.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @120.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @120.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @120.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @120.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @121.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @121.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @121.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x124 rs2_data=0x0
@line:74    Cycle @121.00: [Executor]	Input: pc=0x1c rs1_data=0x124 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @121.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @121.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x128)
@line:285   Cycle @121.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @121.00: [Executor]	EX: ALU Op1 source: RS1 (0x128)
@line:429   Cycle @121.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @121.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @121.00: [Executor]	EX: ALU Result: 0xfffffee0
@line:767   Cycle @121.00: [Executor]	EX: Bypass Update: 0xfffffee0
@line:826   Cycle @121.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @121.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @121.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @121.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @121.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @121.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @121.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @121.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @121.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @121.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @121.00: [WB]	Input: rd=x15 wdata=0x128
@line:35    Cycle @121.00: [WB]	WB: Write x15 <= 0x128
@line:129   Cycle @121.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @121.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @121.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @121.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @121.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @121.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @121.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @122.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @122.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @122.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x128 rs2_data=0x0
@line:74    Cycle @122.00: [Executor]	Input: pc=0x10 rs1_data=0x124 rs2_data=0x0 Imm=0x0
@line:119   Cycle @122.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @122.00: [Executor]	EX: RS1 source: WB Bypass (0x128)
@line:285   Cycle @122.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @122.00: [Executor]	EX: ALU Op1 source: RS1 (0x128)
@line:443   Cycle @122.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @122.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @122.00: [Executor]	EX: ALU Result: 0x128
@line:767   Cycle @122.00: [Executor]	EX: Bypass Update: 0x128
@line:802   Cycle @122.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @122.00: [Executor]	EX: Load Address: 0x128
@line:826   Cycle @122.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @122.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @122.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @122.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @122.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @122.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @122.00: [MEM]	MEM: Bypass <= 0xfffffee0
@line:30    Cycle @122.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @122.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @122.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @122.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @122.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @122.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @122.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @122.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @122.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @123.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @123.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @123.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @123.00: [Executor]	Input: pc=0x14 rs1_data=0x128 rs2_data=0x0 Imm=0x4
@line:119   Cycle @123.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @123.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @123.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @123.00: [Executor]	EX: ALU Op1 source: RS1 (0x128)
@line:443   Cycle @123.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @123.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @123.00: [Executor]	EX: ALU Result: 0x12c
@line:767   Cycle @123.00: [Executor]	EX: Bypass Update: 0x12c
@line:826   Cycle @123.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @123.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @123.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @123.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @123.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @123.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @123.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @123.00: [WB]	Input: rd=x0 wdata=0xfffffee0
@line:129   Cycle @123.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @123.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @123.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @123.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @123.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @123.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @123.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @124.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @124.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @124.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x128 rs2_data=0x248
@line:74    Cycle @124.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @124.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @124.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @124.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @124.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @124.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @124.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @124.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @124.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @124.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @124.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @124.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @124.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @124.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @124.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @124.00: [MEM]	MEM: Bypass <= 0x12c
@line:30    Cycle @124.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @124.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @124.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @124.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @124.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @124.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @124.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @124.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @124.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @125.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @125.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @125.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x128 rs2_data=0x0
@line:74    Cycle @125.00: [Executor]	Input: pc=0x1c rs1_data=0x128 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @125.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @125.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x12c)
@line:285   Cycle @125.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @125.00: [Executor]	EX: ALU Op1 source: RS1 (0x12c)
@line:429   Cycle @125.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @125.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @125.00: [Executor]	EX: ALU Result: 0xfffffee4
@line:767   Cycle @125.00: [Executor]	EX: Bypass Update: 0xfffffee4
@line:826   Cycle @125.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @125.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @125.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @125.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @125.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @125.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @125.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @125.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @125.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @125.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @125.00: [WB]	Input: rd=x15 wdata=0x12c
@line:35    Cycle @125.00: [WB]	WB: Write x15 <= 0x12c
@line:129   Cycle @125.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @125.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @125.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @125.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @125.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @125.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @125.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @126.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @126.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @126.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x12c rs2_data=0x0
@line:74    Cycle @126.00: [Executor]	Input: pc=0x10 rs1_data=0x128 rs2_data=0x0 Imm=0x0
@line:119   Cycle @126.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @126.00: [Executor]	EX: RS1 source: WB Bypass (0x12c)
@line:285   Cycle @126.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @126.00: [Executor]	EX: ALU Op1 source: RS1 (0x12c)
@line:443   Cycle @126.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @126.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @126.00: [Executor]	EX: ALU Result: 0x12c
@line:767   Cycle @126.00: [Executor]	EX: Bypass Update: 0x12c
@line:802   Cycle @126.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @126.00: [Executor]	EX: Load Address: 0x12c
@line:826   Cycle @126.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @126.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @126.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @126.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @126.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @126.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @126.00: [MEM]	MEM: Bypass <= 0xfffffee4
@line:30    Cycle @126.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @126.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @126.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @126.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @126.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @126.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @126.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @126.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @126.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @127.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @127.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @127.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @127.00: [Executor]	Input: pc=0x14 rs1_data=0x12c rs2_data=0x0 Imm=0x4
@line:119   Cycle @127.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @127.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @127.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @127.00: [Executor]	EX: ALU Op1 source: RS1 (0x12c)
@line:443   Cycle @127.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @127.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @127.00: [Executor]	EX: ALU Result: 0x130
@line:767   Cycle @127.00: [Executor]	EX: Bypass Update: 0x130
@line:826   Cycle @127.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @127.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @127.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @127.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @127.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @127.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @127.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @127.00: [WB]	Input: rd=x0 wdata=0xfffffee4
@line:129   Cycle @127.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @127.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @127.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @127.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @127.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @127.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @127.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @128.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @128.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @128.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x12c rs2_data=0x248
@line:74    Cycle @128.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @128.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @128.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @128.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @128.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @128.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @128.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @128.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @128.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @128.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @128.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @128.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @128.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @128.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @128.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @128.00: [MEM]	MEM: Bypass <= 0x130
@line:30    Cycle @128.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @128.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @128.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @128.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @128.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @128.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @128.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @128.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @128.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @129.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @129.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @129.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x12c rs2_data=0x0
@line:74    Cycle @129.00: [Executor]	Input: pc=0x1c rs1_data=0x12c rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @129.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @129.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x130)
@line:285   Cycle @129.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @129.00: [Executor]	EX: ALU Op1 source: RS1 (0x130)
@line:429   Cycle @129.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @129.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @129.00: [Executor]	EX: ALU Result: 0xfffffee8
@line:767   Cycle @129.00: [Executor]	EX: Bypass Update: 0xfffffee8
@line:826   Cycle @129.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @129.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @129.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @129.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @129.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @129.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @129.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @129.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @129.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @129.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @129.00: [WB]	Input: rd=x15 wdata=0x130
@line:35    Cycle @129.00: [WB]	WB: Write x15 <= 0x130
@line:129   Cycle @129.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @129.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @129.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @129.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @129.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @129.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @129.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @130.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @130.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @130.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x130 rs2_data=0x0
@line:74    Cycle @130.00: [Executor]	Input: pc=0x10 rs1_data=0x12c rs2_data=0x0 Imm=0x0
@line:119   Cycle @130.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @130.00: [Executor]	EX: RS1 source: WB Bypass (0x130)
@line:285   Cycle @130.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @130.00: [Executor]	EX: ALU Op1 source: RS1 (0x130)
@line:443   Cycle @130.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @130.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @130.00: [Executor]	EX: ALU Result: 0x130
@line:767   Cycle @130.00: [Executor]	EX: Bypass Update: 0x130
@line:802   Cycle @130.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @130.00: [Executor]	EX: Load Address: 0x130
@line:826   Cycle @130.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @130.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @130.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @130.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @130.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @130.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @130.00: [MEM]	MEM: Bypass <= 0xfffffee8
@line:30    Cycle @130.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @130.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @130.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @130.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @130.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @130.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @130.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @130.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @130.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @131.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @131.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @131.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @131.00: [Executor]	Input: pc=0x14 rs1_data=0x130 rs2_data=0x0 Imm=0x4
@line:119   Cycle @131.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @131.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @131.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @131.00: [Executor]	EX: ALU Op1 source: RS1 (0x130)
@line:443   Cycle @131.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @131.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @131.00: [Executor]	EX: ALU Result: 0x134
@line:767   Cycle @131.00: [Executor]	EX: Bypass Update: 0x134
@line:826   Cycle @131.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @131.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @131.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @131.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @131.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @131.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @131.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @131.00: [WB]	Input: rd=x0 wdata=0xfffffee8
@line:129   Cycle @131.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @131.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @131.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @131.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @131.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @131.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @131.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @132.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @132.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @132.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x130 rs2_data=0x248
@line:74    Cycle @132.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @132.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @132.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @132.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @132.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @132.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @132.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @132.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @132.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @132.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @132.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @132.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @132.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @132.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @132.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @132.00: [MEM]	MEM: Bypass <= 0x134
@line:30    Cycle @132.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @132.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @132.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @132.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @132.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @132.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @132.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @132.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @132.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @133.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @133.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @133.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x130 rs2_data=0x0
@line:74    Cycle @133.00: [Executor]	Input: pc=0x1c rs1_data=0x130 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @133.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @133.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x134)
@line:285   Cycle @133.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @133.00: [Executor]	EX: ALU Op1 source: RS1 (0x134)
@line:429   Cycle @133.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @133.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @133.00: [Executor]	EX: ALU Result: 0xfffffeec
@line:767   Cycle @133.00: [Executor]	EX: Bypass Update: 0xfffffeec
@line:826   Cycle @133.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @133.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @133.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @133.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @133.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @133.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @133.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @133.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @133.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @133.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @133.00: [WB]	Input: rd=x15 wdata=0x134
@line:35    Cycle @133.00: [WB]	WB: Write x15 <= 0x134
@line:129   Cycle @133.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @133.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @133.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @133.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @133.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @133.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @133.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @134.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @134.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @134.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x134 rs2_data=0x0
@line:74    Cycle @134.00: [Executor]	Input: pc=0x10 rs1_data=0x130 rs2_data=0x0 Imm=0x0
@line:119   Cycle @134.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @134.00: [Executor]	EX: RS1 source: WB Bypass (0x134)
@line:285   Cycle @134.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @134.00: [Executor]	EX: ALU Op1 source: RS1 (0x134)
@line:443   Cycle @134.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @134.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @134.00: [Executor]	EX: ALU Result: 0x134
@line:767   Cycle @134.00: [Executor]	EX: Bypass Update: 0x134
@line:802   Cycle @134.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @134.00: [Executor]	EX: Load Address: 0x134
@line:826   Cycle @134.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @134.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @134.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @134.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @134.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @134.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @134.00: [MEM]	MEM: Bypass <= 0xfffffeec
@line:30    Cycle @134.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @134.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @134.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @134.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @134.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @134.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @134.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @134.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @134.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @135.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @135.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @135.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @135.00: [Executor]	Input: pc=0x14 rs1_data=0x134 rs2_data=0x0 Imm=0x4
@line:119   Cycle @135.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @135.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @135.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @135.00: [Executor]	EX: ALU Op1 source: RS1 (0x134)
@line:443   Cycle @135.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @135.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @135.00: [Executor]	EX: ALU Result: 0x138
@line:767   Cycle @135.00: [Executor]	EX: Bypass Update: 0x138
@line:826   Cycle @135.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @135.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @135.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @135.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @135.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @135.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @135.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @135.00: [WB]	Input: rd=x0 wdata=0xfffffeec
@line:129   Cycle @135.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @135.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @135.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @135.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @135.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @135.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @135.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @136.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @136.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @136.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x134 rs2_data=0x248
@line:74    Cycle @136.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @136.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @136.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @136.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @136.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @136.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @136.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @136.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @136.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @136.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @136.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @136.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @136.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @136.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @136.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @136.00: [MEM]	MEM: Bypass <= 0x138
@line:30    Cycle @136.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @136.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @136.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @136.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @136.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @136.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @136.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @136.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @136.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @137.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @137.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @137.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x134 rs2_data=0x0
@line:74    Cycle @137.00: [Executor]	Input: pc=0x1c rs1_data=0x134 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @137.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @137.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x138)
@line:285   Cycle @137.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @137.00: [Executor]	EX: ALU Op1 source: RS1 (0x138)
@line:429   Cycle @137.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @137.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @137.00: [Executor]	EX: ALU Result: 0xfffffef0
@line:767   Cycle @137.00: [Executor]	EX: Bypass Update: 0xfffffef0
@line:826   Cycle @137.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @137.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @137.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @137.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @137.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @137.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @137.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @137.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @137.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @137.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @137.00: [WB]	Input: rd=x15 wdata=0x138
@line:35    Cycle @137.00: [WB]	WB: Write x15 <= 0x138
@line:129   Cycle @137.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @137.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @137.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @137.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @137.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @137.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @137.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @138.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @138.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @138.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x138 rs2_data=0x0
@line:74    Cycle @138.00: [Executor]	Input: pc=0x10 rs1_data=0x134 rs2_data=0x0 Imm=0x0
@line:119   Cycle @138.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @138.00: [Executor]	EX: RS1 source: WB Bypass (0x138)
@line:285   Cycle @138.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @138.00: [Executor]	EX: ALU Op1 source: RS1 (0x138)
@line:443   Cycle @138.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @138.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @138.00: [Executor]	EX: ALU Result: 0x138
@line:767   Cycle @138.00: [Executor]	EX: Bypass Update: 0x138
@line:802   Cycle @138.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @138.00: [Executor]	EX: Load Address: 0x138
@line:826   Cycle @138.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @138.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @138.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @138.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @138.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @138.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @138.00: [MEM]	MEM: Bypass <= 0xfffffef0
@line:30    Cycle @138.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @138.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @138.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @138.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @138.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @138.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @138.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @138.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @138.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @139.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @139.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @139.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @139.00: [Executor]	Input: pc=0x14 rs1_data=0x138 rs2_data=0x0 Imm=0x4
@line:119   Cycle @139.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @139.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @139.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @139.00: [Executor]	EX: ALU Op1 source: RS1 (0x138)
@line:443   Cycle @139.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @139.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @139.00: [Executor]	EX: ALU Result: 0x13c
@line:767   Cycle @139.00: [Executor]	EX: Bypass Update: 0x13c
@line:826   Cycle @139.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @139.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @139.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @139.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @139.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @139.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @139.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @139.00: [WB]	Input: rd=x0 wdata=0xfffffef0
@line:129   Cycle @139.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @139.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @139.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @139.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @139.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @139.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @139.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @140.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @140.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @140.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x138 rs2_data=0x248
@line:74    Cycle @140.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @140.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @140.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @140.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @140.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @140.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @140.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @140.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @140.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @140.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @140.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @140.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @140.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @140.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @140.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @140.00: [MEM]	MEM: Bypass <= 0x13c
@line:30    Cycle @140.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @140.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @140.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @140.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @140.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @140.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @140.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @140.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @140.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @141.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @141.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @141.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x138 rs2_data=0x0
@line:74    Cycle @141.00: [Executor]	Input: pc=0x1c rs1_data=0x138 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @141.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @141.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x13c)
@line:285   Cycle @141.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @141.00: [Executor]	EX: ALU Op1 source: RS1 (0x13c)
@line:429   Cycle @141.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @141.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @141.00: [Executor]	EX: ALU Result: 0xfffffef4
@line:767   Cycle @141.00: [Executor]	EX: Bypass Update: 0xfffffef4
@line:826   Cycle @141.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @141.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @141.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @141.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @141.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @141.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @141.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @141.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @141.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @141.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @141.00: [WB]	Input: rd=x15 wdata=0x13c
@line:35    Cycle @141.00: [WB]	WB: Write x15 <= 0x13c
@line:129   Cycle @141.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @141.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @141.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @141.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @141.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @141.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @141.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @142.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @142.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @142.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x13c rs2_data=0x0
@line:74    Cycle @142.00: [Executor]	Input: pc=0x10 rs1_data=0x138 rs2_data=0x0 Imm=0x0
@line:119   Cycle @142.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @142.00: [Executor]	EX: RS1 source: WB Bypass (0x13c)
@line:285   Cycle @142.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @142.00: [Executor]	EX: ALU Op1 source: RS1 (0x13c)
@line:443   Cycle @142.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @142.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @142.00: [Executor]	EX: ALU Result: 0x13c
@line:767   Cycle @142.00: [Executor]	EX: Bypass Update: 0x13c
@line:802   Cycle @142.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @142.00: [Executor]	EX: Load Address: 0x13c
@line:826   Cycle @142.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @142.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @142.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @142.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @142.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @142.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @142.00: [MEM]	MEM: Bypass <= 0xfffffef4
@line:30    Cycle @142.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @142.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @142.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @142.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @142.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @142.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @142.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @142.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @142.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @143.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @143.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @143.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @143.00: [Executor]	Input: pc=0x14 rs1_data=0x13c rs2_data=0x0 Imm=0x4
@line:119   Cycle @143.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @143.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @143.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @143.00: [Executor]	EX: ALU Op1 source: RS1 (0x13c)
@line:443   Cycle @143.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @143.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @143.00: [Executor]	EX: ALU Result: 0x140
@line:767   Cycle @143.00: [Executor]	EX: Bypass Update: 0x140
@line:826   Cycle @143.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @143.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @143.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @143.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @143.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @143.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @143.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @143.00: [WB]	Input: rd=x0 wdata=0xfffffef4
@line:129   Cycle @143.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @143.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @143.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @143.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @143.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @143.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @143.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @144.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @144.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @144.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x13c rs2_data=0x248
@line:74    Cycle @144.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @144.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @144.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @144.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @144.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @144.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @144.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @144.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @144.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @144.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @144.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @144.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @144.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @144.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @144.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @144.00: [MEM]	MEM: Bypass <= 0x140
@line:30    Cycle @144.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @144.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @144.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @144.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @144.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @144.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @144.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @144.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @144.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @145.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @145.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @145.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x13c rs2_data=0x0
@line:74    Cycle @145.00: [Executor]	Input: pc=0x1c rs1_data=0x13c rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @145.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @145.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x140)
@line:285   Cycle @145.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @145.00: [Executor]	EX: ALU Op1 source: RS1 (0x140)
@line:429   Cycle @145.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @145.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @145.00: [Executor]	EX: ALU Result: 0xfffffef8
@line:767   Cycle @145.00: [Executor]	EX: Bypass Update: 0xfffffef8
@line:826   Cycle @145.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @145.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @145.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @145.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @145.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @145.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @145.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @145.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @145.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @145.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @145.00: [WB]	Input: rd=x15 wdata=0x140
@line:35    Cycle @145.00: [WB]	WB: Write x15 <= 0x140
@line:129   Cycle @145.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @145.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @145.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @145.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @145.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @145.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @145.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @146.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @146.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @146.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x140 rs2_data=0x0
@line:74    Cycle @146.00: [Executor]	Input: pc=0x10 rs1_data=0x13c rs2_data=0x0 Imm=0x0
@line:119   Cycle @146.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @146.00: [Executor]	EX: RS1 source: WB Bypass (0x140)
@line:285   Cycle @146.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @146.00: [Executor]	EX: ALU Op1 source: RS1 (0x140)
@line:443   Cycle @146.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @146.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @146.00: [Executor]	EX: ALU Result: 0x140
@line:767   Cycle @146.00: [Executor]	EX: Bypass Update: 0x140
@line:802   Cycle @146.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @146.00: [Executor]	EX: Load Address: 0x140
@line:826   Cycle @146.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @146.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @146.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @146.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @146.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @146.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @146.00: [MEM]	MEM: Bypass <= 0xfffffef8
@line:30    Cycle @146.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @146.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @146.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @146.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @146.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @146.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @146.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @146.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @146.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @147.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @147.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @147.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @147.00: [Executor]	Input: pc=0x14 rs1_data=0x140 rs2_data=0x0 Imm=0x4
@line:119   Cycle @147.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @147.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @147.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @147.00: [Executor]	EX: ALU Op1 source: RS1 (0x140)
@line:443   Cycle @147.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @147.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @147.00: [Executor]	EX: ALU Result: 0x144
@line:767   Cycle @147.00: [Executor]	EX: Bypass Update: 0x144
@line:826   Cycle @147.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @147.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @147.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @147.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @147.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @147.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @147.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @147.00: [WB]	Input: rd=x0 wdata=0xfffffef8
@line:129   Cycle @147.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @147.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @147.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @147.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @147.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @147.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @147.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @148.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @148.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @148.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x140 rs2_data=0x248
@line:74    Cycle @148.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @148.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @148.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @148.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @148.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @148.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @148.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @148.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @148.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @148.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @148.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @148.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @148.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @148.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @148.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @148.00: [MEM]	MEM: Bypass <= 0x144
@line:30    Cycle @148.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @148.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @148.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @148.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @148.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @148.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @148.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @148.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @148.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @149.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @149.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @149.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x140 rs2_data=0x0
@line:74    Cycle @149.00: [Executor]	Input: pc=0x1c rs1_data=0x140 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @149.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @149.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x144)
@line:285   Cycle @149.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @149.00: [Executor]	EX: ALU Op1 source: RS1 (0x144)
@line:429   Cycle @149.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @149.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @149.00: [Executor]	EX: ALU Result: 0xfffffefc
@line:767   Cycle @149.00: [Executor]	EX: Bypass Update: 0xfffffefc
@line:826   Cycle @149.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @149.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @149.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @149.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @149.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @149.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @149.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @149.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @149.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @149.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @149.00: [WB]	Input: rd=x15 wdata=0x144
@line:35    Cycle @149.00: [WB]	WB: Write x15 <= 0x144
@line:129   Cycle @149.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @149.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @149.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @149.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @149.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @149.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @149.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @150.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @150.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @150.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x144 rs2_data=0x0
@line:74    Cycle @150.00: [Executor]	Input: pc=0x10 rs1_data=0x140 rs2_data=0x0 Imm=0x0
@line:119   Cycle @150.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @150.00: [Executor]	EX: RS1 source: WB Bypass (0x144)
@line:285   Cycle @150.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @150.00: [Executor]	EX: ALU Op1 source: RS1 (0x144)
@line:443   Cycle @150.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @150.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @150.00: [Executor]	EX: ALU Result: 0x144
@line:767   Cycle @150.00: [Executor]	EX: Bypass Update: 0x144
@line:802   Cycle @150.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @150.00: [Executor]	EX: Load Address: 0x144
@line:826   Cycle @150.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @150.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @150.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @150.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @150.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @150.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @150.00: [MEM]	MEM: Bypass <= 0xfffffefc
@line:30    Cycle @150.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @150.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @150.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @150.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @150.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @150.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @150.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @150.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @150.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @151.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @151.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @151.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @151.00: [Executor]	Input: pc=0x14 rs1_data=0x144 rs2_data=0x0 Imm=0x4
@line:119   Cycle @151.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @151.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @151.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @151.00: [Executor]	EX: ALU Op1 source: RS1 (0x144)
@line:443   Cycle @151.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @151.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @151.00: [Executor]	EX: ALU Result: 0x148
@line:767   Cycle @151.00: [Executor]	EX: Bypass Update: 0x148
@line:826   Cycle @151.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @151.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @151.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @151.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @151.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @151.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @151.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @151.00: [WB]	Input: rd=x0 wdata=0xfffffefc
@line:129   Cycle @151.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @151.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @151.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @151.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @151.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @151.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @151.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @152.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @152.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @152.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x144 rs2_data=0x248
@line:74    Cycle @152.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @152.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @152.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @152.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @152.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @152.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @152.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @152.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @152.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @152.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @152.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @152.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @152.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @152.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @152.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @152.00: [MEM]	MEM: Bypass <= 0x148
@line:30    Cycle @152.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @152.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @152.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @152.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @152.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @152.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @152.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @152.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @152.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @153.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @153.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @153.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x144 rs2_data=0x0
@line:74    Cycle @153.00: [Executor]	Input: pc=0x1c rs1_data=0x144 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @153.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @153.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x148)
@line:285   Cycle @153.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @153.00: [Executor]	EX: ALU Op1 source: RS1 (0x148)
@line:429   Cycle @153.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @153.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @153.00: [Executor]	EX: ALU Result: 0xffffff00
@line:767   Cycle @153.00: [Executor]	EX: Bypass Update: 0xffffff00
@line:826   Cycle @153.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @153.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @153.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @153.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @153.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @153.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @153.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @153.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @153.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @153.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @153.00: [WB]	Input: rd=x15 wdata=0x148
@line:35    Cycle @153.00: [WB]	WB: Write x15 <= 0x148
@line:129   Cycle @153.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @153.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @153.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @153.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @153.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @153.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @153.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @154.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @154.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @154.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x148 rs2_data=0x0
@line:74    Cycle @154.00: [Executor]	Input: pc=0x10 rs1_data=0x144 rs2_data=0x0 Imm=0x0
@line:119   Cycle @154.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @154.00: [Executor]	EX: RS1 source: WB Bypass (0x148)
@line:285   Cycle @154.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @154.00: [Executor]	EX: ALU Op1 source: RS1 (0x148)
@line:443   Cycle @154.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @154.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @154.00: [Executor]	EX: ALU Result: 0x148
@line:767   Cycle @154.00: [Executor]	EX: Bypass Update: 0x148
@line:802   Cycle @154.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @154.00: [Executor]	EX: Load Address: 0x148
@line:826   Cycle @154.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @154.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @154.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @154.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @154.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @154.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @154.00: [MEM]	MEM: Bypass <= 0xffffff00
@line:30    Cycle @154.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @154.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @154.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @154.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @154.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @154.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @154.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @154.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @154.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @155.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @155.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @155.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @155.00: [Executor]	Input: pc=0x14 rs1_data=0x148 rs2_data=0x0 Imm=0x4
@line:119   Cycle @155.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @155.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @155.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @155.00: [Executor]	EX: ALU Op1 source: RS1 (0x148)
@line:443   Cycle @155.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @155.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @155.00: [Executor]	EX: ALU Result: 0x14c
@line:767   Cycle @155.00: [Executor]	EX: Bypass Update: 0x14c
@line:826   Cycle @155.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @155.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @155.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @155.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @155.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @155.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @155.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @155.00: [WB]	Input: rd=x0 wdata=0xffffff00
@line:129   Cycle @155.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @155.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @155.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @155.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @155.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @155.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @155.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @156.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @156.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @156.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x148 rs2_data=0x248
@line:74    Cycle @156.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @156.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @156.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @156.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @156.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @156.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @156.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @156.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @156.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @156.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @156.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @156.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @156.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @156.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @156.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @156.00: [MEM]	MEM: Bypass <= 0x14c
@line:30    Cycle @156.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @156.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @156.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @156.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @156.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @156.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @156.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @156.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @156.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @157.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @157.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @157.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x148 rs2_data=0x0
@line:74    Cycle @157.00: [Executor]	Input: pc=0x1c rs1_data=0x148 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @157.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @157.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x14c)
@line:285   Cycle @157.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @157.00: [Executor]	EX: ALU Op1 source: RS1 (0x14c)
@line:429   Cycle @157.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @157.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @157.00: [Executor]	EX: ALU Result: 0xffffff04
@line:767   Cycle @157.00: [Executor]	EX: Bypass Update: 0xffffff04
@line:826   Cycle @157.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @157.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @157.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @157.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @157.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @157.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @157.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @157.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @157.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @157.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @157.00: [WB]	Input: rd=x15 wdata=0x14c
@line:35    Cycle @157.00: [WB]	WB: Write x15 <= 0x14c
@line:129   Cycle @157.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @157.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @157.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @157.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @157.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @157.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @157.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @158.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @158.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @158.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x14c rs2_data=0x0
@line:74    Cycle @158.00: [Executor]	Input: pc=0x10 rs1_data=0x148 rs2_data=0x0 Imm=0x0
@line:119   Cycle @158.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @158.00: [Executor]	EX: RS1 source: WB Bypass (0x14c)
@line:285   Cycle @158.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @158.00: [Executor]	EX: ALU Op1 source: RS1 (0x14c)
@line:443   Cycle @158.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @158.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @158.00: [Executor]	EX: ALU Result: 0x14c
@line:767   Cycle @158.00: [Executor]	EX: Bypass Update: 0x14c
@line:802   Cycle @158.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @158.00: [Executor]	EX: Load Address: 0x14c
@line:826   Cycle @158.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @158.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @158.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @158.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @158.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @158.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @158.00: [MEM]	MEM: Bypass <= 0xffffff04
@line:30    Cycle @158.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @158.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @158.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @158.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @158.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @158.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @158.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @158.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @158.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @159.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @159.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @159.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @159.00: [Executor]	Input: pc=0x14 rs1_data=0x14c rs2_data=0x0 Imm=0x4
@line:119   Cycle @159.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @159.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @159.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @159.00: [Executor]	EX: ALU Op1 source: RS1 (0x14c)
@line:443   Cycle @159.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @159.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @159.00: [Executor]	EX: ALU Result: 0x150
@line:767   Cycle @159.00: [Executor]	EX: Bypass Update: 0x150
@line:826   Cycle @159.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @159.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @159.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @159.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @159.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @159.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @159.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @159.00: [WB]	Input: rd=x0 wdata=0xffffff04
@line:129   Cycle @159.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @159.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @159.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @159.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @159.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @159.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @159.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @160.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @160.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @160.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x14c rs2_data=0x248
@line:74    Cycle @160.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @160.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @160.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @160.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @160.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @160.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @160.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @160.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @160.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @160.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @160.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @160.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @160.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @160.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @160.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @160.00: [MEM]	MEM: Bypass <= 0x150
@line:30    Cycle @160.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @160.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @160.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @160.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @160.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @160.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @160.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @160.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @160.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @161.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @161.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @161.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x14c rs2_data=0x0
@line:74    Cycle @161.00: [Executor]	Input: pc=0x1c rs1_data=0x14c rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @161.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @161.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x150)
@line:285   Cycle @161.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @161.00: [Executor]	EX: ALU Op1 source: RS1 (0x150)
@line:429   Cycle @161.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @161.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @161.00: [Executor]	EX: ALU Result: 0xffffff08
@line:767   Cycle @161.00: [Executor]	EX: Bypass Update: 0xffffff08
@line:826   Cycle @161.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @161.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @161.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @161.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @161.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @161.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @161.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @161.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @161.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @161.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @161.00: [WB]	Input: rd=x15 wdata=0x150
@line:35    Cycle @161.00: [WB]	WB: Write x15 <= 0x150
@line:129   Cycle @161.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @161.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @161.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @161.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @161.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @161.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @161.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @162.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @162.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @162.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x150 rs2_data=0x0
@line:74    Cycle @162.00: [Executor]	Input: pc=0x10 rs1_data=0x14c rs2_data=0x0 Imm=0x0
@line:119   Cycle @162.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @162.00: [Executor]	EX: RS1 source: WB Bypass (0x150)
@line:285   Cycle @162.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @162.00: [Executor]	EX: ALU Op1 source: RS1 (0x150)
@line:443   Cycle @162.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @162.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @162.00: [Executor]	EX: ALU Result: 0x150
@line:767   Cycle @162.00: [Executor]	EX: Bypass Update: 0x150
@line:802   Cycle @162.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @162.00: [Executor]	EX: Load Address: 0x150
@line:826   Cycle @162.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @162.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @162.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @162.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @162.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @162.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @162.00: [MEM]	MEM: Bypass <= 0xffffff08
@line:30    Cycle @162.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @162.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @162.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @162.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @162.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @162.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @162.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @162.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @162.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @163.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @163.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @163.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @163.00: [Executor]	Input: pc=0x14 rs1_data=0x150 rs2_data=0x0 Imm=0x4
@line:119   Cycle @163.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @163.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @163.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @163.00: [Executor]	EX: ALU Op1 source: RS1 (0x150)
@line:443   Cycle @163.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @163.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @163.00: [Executor]	EX: ALU Result: 0x154
@line:767   Cycle @163.00: [Executor]	EX: Bypass Update: 0x154
@line:826   Cycle @163.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @163.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @163.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @163.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @163.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @163.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @163.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @163.00: [WB]	Input: rd=x0 wdata=0xffffff08
@line:129   Cycle @163.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @163.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @163.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @163.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @163.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @163.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @163.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @164.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @164.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @164.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x150 rs2_data=0x248
@line:74    Cycle @164.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @164.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @164.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @164.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @164.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @164.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @164.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @164.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @164.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @164.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @164.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @164.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @164.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @164.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @164.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @164.00: [MEM]	MEM: Bypass <= 0x154
@line:30    Cycle @164.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @164.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @164.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @164.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @164.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @164.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @164.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @164.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @164.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @165.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @165.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @165.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x150 rs2_data=0x0
@line:74    Cycle @165.00: [Executor]	Input: pc=0x1c rs1_data=0x150 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @165.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @165.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x154)
@line:285   Cycle @165.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @165.00: [Executor]	EX: ALU Op1 source: RS1 (0x154)
@line:429   Cycle @165.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @165.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @165.00: [Executor]	EX: ALU Result: 0xffffff0c
@line:767   Cycle @165.00: [Executor]	EX: Bypass Update: 0xffffff0c
@line:826   Cycle @165.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @165.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @165.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @165.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @165.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @165.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @165.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @165.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @165.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @165.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @165.00: [WB]	Input: rd=x15 wdata=0x154
@line:35    Cycle @165.00: [WB]	WB: Write x15 <= 0x154
@line:129   Cycle @165.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @165.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @165.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @165.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @165.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @165.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @165.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @166.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @166.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @166.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x154 rs2_data=0x0
@line:74    Cycle @166.00: [Executor]	Input: pc=0x10 rs1_data=0x150 rs2_data=0x0 Imm=0x0
@line:119   Cycle @166.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @166.00: [Executor]	EX: RS1 source: WB Bypass (0x154)
@line:285   Cycle @166.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @166.00: [Executor]	EX: ALU Op1 source: RS1 (0x154)
@line:443   Cycle @166.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @166.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @166.00: [Executor]	EX: ALU Result: 0x154
@line:767   Cycle @166.00: [Executor]	EX: Bypass Update: 0x154
@line:802   Cycle @166.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @166.00: [Executor]	EX: Load Address: 0x154
@line:826   Cycle @166.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @166.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @166.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @166.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @166.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @166.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @166.00: [MEM]	MEM: Bypass <= 0xffffff0c
@line:30    Cycle @166.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @166.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @166.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @166.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @166.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @166.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @166.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @166.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @166.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @167.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @167.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @167.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @167.00: [Executor]	Input: pc=0x14 rs1_data=0x154 rs2_data=0x0 Imm=0x4
@line:119   Cycle @167.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @167.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @167.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @167.00: [Executor]	EX: ALU Op1 source: RS1 (0x154)
@line:443   Cycle @167.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @167.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @167.00: [Executor]	EX: ALU Result: 0x158
@line:767   Cycle @167.00: [Executor]	EX: Bypass Update: 0x158
@line:826   Cycle @167.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @167.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @167.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @167.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @167.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @167.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @167.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @167.00: [WB]	Input: rd=x0 wdata=0xffffff0c
@line:129   Cycle @167.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @167.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @167.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @167.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @167.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @167.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @167.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @168.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @168.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @168.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x154 rs2_data=0x248
@line:74    Cycle @168.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @168.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @168.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @168.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @168.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @168.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @168.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @168.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @168.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @168.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @168.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @168.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @168.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @168.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @168.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @168.00: [MEM]	MEM: Bypass <= 0x158
@line:30    Cycle @168.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @168.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @168.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @168.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @168.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @168.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @168.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @168.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @168.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @169.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @169.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @169.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x154 rs2_data=0x0
@line:74    Cycle @169.00: [Executor]	Input: pc=0x1c rs1_data=0x154 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @169.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @169.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x158)
@line:285   Cycle @169.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @169.00: [Executor]	EX: ALU Op1 source: RS1 (0x158)
@line:429   Cycle @169.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @169.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @169.00: [Executor]	EX: ALU Result: 0xffffff10
@line:767   Cycle @169.00: [Executor]	EX: Bypass Update: 0xffffff10
@line:826   Cycle @169.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @169.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @169.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @169.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @169.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @169.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @169.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @169.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @169.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @169.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @169.00: [WB]	Input: rd=x15 wdata=0x158
@line:35    Cycle @169.00: [WB]	WB: Write x15 <= 0x158
@line:129   Cycle @169.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @169.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @169.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @169.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @169.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @169.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @169.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @170.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @170.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @170.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x158 rs2_data=0x0
@line:74    Cycle @170.00: [Executor]	Input: pc=0x10 rs1_data=0x154 rs2_data=0x0 Imm=0x0
@line:119   Cycle @170.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @170.00: [Executor]	EX: RS1 source: WB Bypass (0x158)
@line:285   Cycle @170.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @170.00: [Executor]	EX: ALU Op1 source: RS1 (0x158)
@line:443   Cycle @170.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @170.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @170.00: [Executor]	EX: ALU Result: 0x158
@line:767   Cycle @170.00: [Executor]	EX: Bypass Update: 0x158
@line:802   Cycle @170.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @170.00: [Executor]	EX: Load Address: 0x158
@line:826   Cycle @170.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @170.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @170.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @170.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @170.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @170.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @170.00: [MEM]	MEM: Bypass <= 0xffffff10
@line:30    Cycle @170.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @170.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @170.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @170.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @170.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @170.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @170.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @170.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @170.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @171.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @171.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @171.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @171.00: [Executor]	Input: pc=0x14 rs1_data=0x158 rs2_data=0x0 Imm=0x4
@line:119   Cycle @171.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @171.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @171.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @171.00: [Executor]	EX: ALU Op1 source: RS1 (0x158)
@line:443   Cycle @171.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @171.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @171.00: [Executor]	EX: ALU Result: 0x15c
@line:767   Cycle @171.00: [Executor]	EX: Bypass Update: 0x15c
@line:826   Cycle @171.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @171.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @171.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @171.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @171.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @171.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @171.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @171.00: [WB]	Input: rd=x0 wdata=0xffffff10
@line:129   Cycle @171.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @171.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @171.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @171.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @171.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @171.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @171.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @172.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @172.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @172.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x158 rs2_data=0x248
@line:74    Cycle @172.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @172.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @172.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @172.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @172.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @172.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @172.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @172.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @172.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @172.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @172.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @172.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @172.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @172.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @172.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @172.00: [MEM]	MEM: Bypass <= 0x15c
@line:30    Cycle @172.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @172.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @172.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @172.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @172.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @172.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @172.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @172.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @172.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @173.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @173.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @173.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x158 rs2_data=0x0
@line:74    Cycle @173.00: [Executor]	Input: pc=0x1c rs1_data=0x158 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @173.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @173.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x15c)
@line:285   Cycle @173.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @173.00: [Executor]	EX: ALU Op1 source: RS1 (0x15c)
@line:429   Cycle @173.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @173.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @173.00: [Executor]	EX: ALU Result: 0xffffff14
@line:767   Cycle @173.00: [Executor]	EX: Bypass Update: 0xffffff14
@line:826   Cycle @173.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @173.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @173.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @173.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @173.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @173.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @173.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @173.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @173.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @173.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @173.00: [WB]	Input: rd=x15 wdata=0x15c
@line:35    Cycle @173.00: [WB]	WB: Write x15 <= 0x15c
@line:129   Cycle @173.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @173.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @173.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @173.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @173.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @173.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @173.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @174.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @174.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @174.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x15c rs2_data=0x0
@line:74    Cycle @174.00: [Executor]	Input: pc=0x10 rs1_data=0x158 rs2_data=0x0 Imm=0x0
@line:119   Cycle @174.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @174.00: [Executor]	EX: RS1 source: WB Bypass (0x15c)
@line:285   Cycle @174.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @174.00: [Executor]	EX: ALU Op1 source: RS1 (0x15c)
@line:443   Cycle @174.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @174.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @174.00: [Executor]	EX: ALU Result: 0x15c
@line:767   Cycle @174.00: [Executor]	EX: Bypass Update: 0x15c
@line:802   Cycle @174.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @174.00: [Executor]	EX: Load Address: 0x15c
@line:826   Cycle @174.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @174.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @174.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @174.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @174.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @174.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @174.00: [MEM]	MEM: Bypass <= 0xffffff14
@line:30    Cycle @174.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @174.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @174.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @174.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @174.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @174.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @174.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @174.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @174.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @175.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @175.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @175.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @175.00: [Executor]	Input: pc=0x14 rs1_data=0x15c rs2_data=0x0 Imm=0x4
@line:119   Cycle @175.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @175.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @175.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @175.00: [Executor]	EX: ALU Op1 source: RS1 (0x15c)
@line:443   Cycle @175.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @175.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @175.00: [Executor]	EX: ALU Result: 0x160
@line:767   Cycle @175.00: [Executor]	EX: Bypass Update: 0x160
@line:826   Cycle @175.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @175.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @175.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @175.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @175.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @175.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @175.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @175.00: [WB]	Input: rd=x0 wdata=0xffffff14
@line:129   Cycle @175.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @175.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @175.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @175.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @175.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @175.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @175.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @176.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @176.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @176.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x15c rs2_data=0x248
@line:74    Cycle @176.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @176.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @176.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @176.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @176.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @176.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @176.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @176.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @176.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @176.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @176.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @176.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @176.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @176.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @176.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @176.00: [MEM]	MEM: Bypass <= 0x160
@line:30    Cycle @176.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @176.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @176.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @176.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @176.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @176.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @176.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @176.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @176.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @177.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @177.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @177.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x15c rs2_data=0x0
@line:74    Cycle @177.00: [Executor]	Input: pc=0x1c rs1_data=0x15c rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @177.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @177.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x160)
@line:285   Cycle @177.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @177.00: [Executor]	EX: ALU Op1 source: RS1 (0x160)
@line:429   Cycle @177.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @177.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @177.00: [Executor]	EX: ALU Result: 0xffffff18
@line:767   Cycle @177.00: [Executor]	EX: Bypass Update: 0xffffff18
@line:826   Cycle @177.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @177.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @177.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @177.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @177.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @177.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @177.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @177.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @177.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @177.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @177.00: [WB]	Input: rd=x15 wdata=0x160
@line:35    Cycle @177.00: [WB]	WB: Write x15 <= 0x160
@line:129   Cycle @177.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @177.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @177.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @177.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @177.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @177.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @177.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @178.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @178.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @178.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x160 rs2_data=0x0
@line:74    Cycle @178.00: [Executor]	Input: pc=0x10 rs1_data=0x15c rs2_data=0x0 Imm=0x0
@line:119   Cycle @178.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @178.00: [Executor]	EX: RS1 source: WB Bypass (0x160)
@line:285   Cycle @178.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @178.00: [Executor]	EX: ALU Op1 source: RS1 (0x160)
@line:443   Cycle @178.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @178.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @178.00: [Executor]	EX: ALU Result: 0x160
@line:767   Cycle @178.00: [Executor]	EX: Bypass Update: 0x160
@line:802   Cycle @178.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @178.00: [Executor]	EX: Load Address: 0x160
@line:826   Cycle @178.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @178.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @178.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @178.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @178.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @178.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @178.00: [MEM]	MEM: Bypass <= 0xffffff18
@line:30    Cycle @178.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @178.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @178.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @178.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @178.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @178.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @178.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @178.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @178.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @179.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @179.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @179.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @179.00: [Executor]	Input: pc=0x14 rs1_data=0x160 rs2_data=0x0 Imm=0x4
@line:119   Cycle @179.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @179.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @179.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @179.00: [Executor]	EX: ALU Op1 source: RS1 (0x160)
@line:443   Cycle @179.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @179.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @179.00: [Executor]	EX: ALU Result: 0x164
@line:767   Cycle @179.00: [Executor]	EX: Bypass Update: 0x164
@line:826   Cycle @179.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @179.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @179.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @179.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @179.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @179.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @179.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @179.00: [WB]	Input: rd=x0 wdata=0xffffff18
@line:129   Cycle @179.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @179.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @179.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @179.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @179.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @179.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @179.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @180.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @180.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @180.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x160 rs2_data=0x248
@line:74    Cycle @180.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @180.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @180.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @180.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @180.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @180.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @180.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @180.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @180.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @180.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @180.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @180.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @180.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @180.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @180.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @180.00: [MEM]	MEM: Bypass <= 0x164
@line:30    Cycle @180.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @180.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @180.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @180.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @180.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @180.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @180.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @180.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @180.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @181.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @181.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @181.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x160 rs2_data=0x0
@line:74    Cycle @181.00: [Executor]	Input: pc=0x1c rs1_data=0x160 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @181.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @181.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x164)
@line:285   Cycle @181.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @181.00: [Executor]	EX: ALU Op1 source: RS1 (0x164)
@line:429   Cycle @181.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @181.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @181.00: [Executor]	EX: ALU Result: 0xffffff1c
@line:767   Cycle @181.00: [Executor]	EX: Bypass Update: 0xffffff1c
@line:826   Cycle @181.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @181.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @181.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @181.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @181.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @181.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @181.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @181.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @181.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @181.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @181.00: [WB]	Input: rd=x15 wdata=0x164
@line:35    Cycle @181.00: [WB]	WB: Write x15 <= 0x164
@line:129   Cycle @181.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @181.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @181.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @181.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @181.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @181.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @181.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @182.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @182.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @182.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x164 rs2_data=0x0
@line:74    Cycle @182.00: [Executor]	Input: pc=0x10 rs1_data=0x160 rs2_data=0x0 Imm=0x0
@line:119   Cycle @182.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @182.00: [Executor]	EX: RS1 source: WB Bypass (0x164)
@line:285   Cycle @182.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @182.00: [Executor]	EX: ALU Op1 source: RS1 (0x164)
@line:443   Cycle @182.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @182.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @182.00: [Executor]	EX: ALU Result: 0x164
@line:767   Cycle @182.00: [Executor]	EX: Bypass Update: 0x164
@line:802   Cycle @182.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @182.00: [Executor]	EX: Load Address: 0x164
@line:826   Cycle @182.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @182.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @182.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @182.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @182.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @182.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @182.00: [MEM]	MEM: Bypass <= 0xffffff1c
@line:30    Cycle @182.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @182.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @182.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @182.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @182.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @182.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @182.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @182.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @182.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @183.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @183.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @183.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @183.00: [Executor]	Input: pc=0x14 rs1_data=0x164 rs2_data=0x0 Imm=0x4
@line:119   Cycle @183.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @183.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @183.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @183.00: [Executor]	EX: ALU Op1 source: RS1 (0x164)
@line:443   Cycle @183.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @183.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @183.00: [Executor]	EX: ALU Result: 0x168
@line:767   Cycle @183.00: [Executor]	EX: Bypass Update: 0x168
@line:826   Cycle @183.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @183.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @183.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @183.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @183.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @183.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @183.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @183.00: [WB]	Input: rd=x0 wdata=0xffffff1c
@line:129   Cycle @183.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @183.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @183.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @183.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @183.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @183.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @183.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @184.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @184.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @184.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x164 rs2_data=0x248
@line:74    Cycle @184.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @184.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @184.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @184.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @184.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @184.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @184.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @184.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @184.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @184.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @184.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @184.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @184.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @184.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @184.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @184.00: [MEM]	MEM: Bypass <= 0x168
@line:30    Cycle @184.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @184.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @184.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @184.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @184.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @184.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @184.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @184.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @184.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @185.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @185.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @185.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x164 rs2_data=0x0
@line:74    Cycle @185.00: [Executor]	Input: pc=0x1c rs1_data=0x164 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @185.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @185.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x168)
@line:285   Cycle @185.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @185.00: [Executor]	EX: ALU Op1 source: RS1 (0x168)
@line:429   Cycle @185.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @185.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @185.00: [Executor]	EX: ALU Result: 0xffffff20
@line:767   Cycle @185.00: [Executor]	EX: Bypass Update: 0xffffff20
@line:826   Cycle @185.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @185.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @185.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @185.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @185.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @185.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @185.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @185.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @185.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @185.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @185.00: [WB]	Input: rd=x15 wdata=0x168
@line:35    Cycle @185.00: [WB]	WB: Write x15 <= 0x168
@line:129   Cycle @185.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @185.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @185.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @185.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @185.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @185.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @185.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @186.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @186.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @186.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x168 rs2_data=0x0
@line:74    Cycle @186.00: [Executor]	Input: pc=0x10 rs1_data=0x164 rs2_data=0x0 Imm=0x0
@line:119   Cycle @186.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @186.00: [Executor]	EX: RS1 source: WB Bypass (0x168)
@line:285   Cycle @186.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @186.00: [Executor]	EX: ALU Op1 source: RS1 (0x168)
@line:443   Cycle @186.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @186.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @186.00: [Executor]	EX: ALU Result: 0x168
@line:767   Cycle @186.00: [Executor]	EX: Bypass Update: 0x168
@line:802   Cycle @186.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @186.00: [Executor]	EX: Load Address: 0x168
@line:826   Cycle @186.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @186.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @186.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @186.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @186.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @186.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @186.00: [MEM]	MEM: Bypass <= 0xffffff20
@line:30    Cycle @186.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @186.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @186.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @186.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @186.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @186.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @186.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @186.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @186.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @187.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @187.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @187.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @187.00: [Executor]	Input: pc=0x14 rs1_data=0x168 rs2_data=0x0 Imm=0x4
@line:119   Cycle @187.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @187.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @187.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @187.00: [Executor]	EX: ALU Op1 source: RS1 (0x168)
@line:443   Cycle @187.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @187.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @187.00: [Executor]	EX: ALU Result: 0x16c
@line:767   Cycle @187.00: [Executor]	EX: Bypass Update: 0x16c
@line:826   Cycle @187.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @187.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @187.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @187.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @187.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @187.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @187.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @187.00: [WB]	Input: rd=x0 wdata=0xffffff20
@line:129   Cycle @187.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @187.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @187.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @187.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @187.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @187.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @187.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @188.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @188.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @188.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x168 rs2_data=0x248
@line:74    Cycle @188.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @188.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @188.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @188.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @188.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @188.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @188.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @188.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @188.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @188.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @188.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @188.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @188.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @188.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @188.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @188.00: [MEM]	MEM: Bypass <= 0x16c
@line:30    Cycle @188.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @188.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @188.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @188.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @188.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @188.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @188.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @188.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @188.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @189.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @189.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @189.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x168 rs2_data=0x0
@line:74    Cycle @189.00: [Executor]	Input: pc=0x1c rs1_data=0x168 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @189.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @189.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x16c)
@line:285   Cycle @189.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @189.00: [Executor]	EX: ALU Op1 source: RS1 (0x16c)
@line:429   Cycle @189.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @189.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @189.00: [Executor]	EX: ALU Result: 0xffffff24
@line:767   Cycle @189.00: [Executor]	EX: Bypass Update: 0xffffff24
@line:826   Cycle @189.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @189.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @189.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @189.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @189.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @189.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @189.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @189.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @189.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @189.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @189.00: [WB]	Input: rd=x15 wdata=0x16c
@line:35    Cycle @189.00: [WB]	WB: Write x15 <= 0x16c
@line:129   Cycle @189.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @189.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @189.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @189.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @189.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @189.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @189.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @190.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @190.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @190.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x16c rs2_data=0x0
@line:74    Cycle @190.00: [Executor]	Input: pc=0x10 rs1_data=0x168 rs2_data=0x0 Imm=0x0
@line:119   Cycle @190.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @190.00: [Executor]	EX: RS1 source: WB Bypass (0x16c)
@line:285   Cycle @190.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @190.00: [Executor]	EX: ALU Op1 source: RS1 (0x16c)
@line:443   Cycle @190.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @190.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @190.00: [Executor]	EX: ALU Result: 0x16c
@line:767   Cycle @190.00: [Executor]	EX: Bypass Update: 0x16c
@line:802   Cycle @190.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @190.00: [Executor]	EX: Load Address: 0x16c
@line:826   Cycle @190.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @190.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @190.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @190.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @190.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @190.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @190.00: [MEM]	MEM: Bypass <= 0xffffff24
@line:30    Cycle @190.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @190.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @190.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @190.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @190.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @190.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @190.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @190.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @190.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @191.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @191.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @191.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @191.00: [Executor]	Input: pc=0x14 rs1_data=0x16c rs2_data=0x0 Imm=0x4
@line:119   Cycle @191.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @191.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @191.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @191.00: [Executor]	EX: ALU Op1 source: RS1 (0x16c)
@line:443   Cycle @191.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @191.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @191.00: [Executor]	EX: ALU Result: 0x170
@line:767   Cycle @191.00: [Executor]	EX: Bypass Update: 0x170
@line:826   Cycle @191.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @191.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @191.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @191.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @191.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @191.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @191.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @191.00: [WB]	Input: rd=x0 wdata=0xffffff24
@line:129   Cycle @191.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @191.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @191.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @191.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @191.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @191.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @191.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @192.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @192.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @192.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x16c rs2_data=0x248
@line:74    Cycle @192.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @192.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @192.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @192.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @192.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @192.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @192.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @192.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @192.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @192.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @192.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @192.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @192.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @192.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @192.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @192.00: [MEM]	MEM: Bypass <= 0x170
@line:30    Cycle @192.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @192.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @192.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @192.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @192.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @192.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @192.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @192.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @192.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @193.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @193.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @193.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x16c rs2_data=0x0
@line:74    Cycle @193.00: [Executor]	Input: pc=0x1c rs1_data=0x16c rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @193.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @193.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x170)
@line:285   Cycle @193.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @193.00: [Executor]	EX: ALU Op1 source: RS1 (0x170)
@line:429   Cycle @193.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @193.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @193.00: [Executor]	EX: ALU Result: 0xffffff28
@line:767   Cycle @193.00: [Executor]	EX: Bypass Update: 0xffffff28
@line:826   Cycle @193.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @193.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @193.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @193.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @193.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @193.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @193.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @193.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @193.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @193.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @193.00: [WB]	Input: rd=x15 wdata=0x170
@line:35    Cycle @193.00: [WB]	WB: Write x15 <= 0x170
@line:129   Cycle @193.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @193.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @193.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @193.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @193.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @193.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @193.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @194.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @194.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @194.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x170 rs2_data=0x0
@line:74    Cycle @194.00: [Executor]	Input: pc=0x10 rs1_data=0x16c rs2_data=0x0 Imm=0x0
@line:119   Cycle @194.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @194.00: [Executor]	EX: RS1 source: WB Bypass (0x170)
@line:285   Cycle @194.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @194.00: [Executor]	EX: ALU Op1 source: RS1 (0x170)
@line:443   Cycle @194.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @194.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @194.00: [Executor]	EX: ALU Result: 0x170
@line:767   Cycle @194.00: [Executor]	EX: Bypass Update: 0x170
@line:802   Cycle @194.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @194.00: [Executor]	EX: Load Address: 0x170
@line:826   Cycle @194.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @194.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @194.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @194.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @194.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @194.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @194.00: [MEM]	MEM: Bypass <= 0xffffff28
@line:30    Cycle @194.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @194.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @194.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @194.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @194.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @194.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @194.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @194.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @194.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @195.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @195.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @195.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @195.00: [Executor]	Input: pc=0x14 rs1_data=0x170 rs2_data=0x0 Imm=0x4
@line:119   Cycle @195.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @195.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @195.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @195.00: [Executor]	EX: ALU Op1 source: RS1 (0x170)
@line:443   Cycle @195.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @195.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @195.00: [Executor]	EX: ALU Result: 0x174
@line:767   Cycle @195.00: [Executor]	EX: Bypass Update: 0x174
@line:826   Cycle @195.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @195.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @195.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @195.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @195.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @195.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @195.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @195.00: [WB]	Input: rd=x0 wdata=0xffffff28
@line:129   Cycle @195.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @195.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @195.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @195.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @195.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @195.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @195.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @196.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @196.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @196.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x170 rs2_data=0x248
@line:74    Cycle @196.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @196.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @196.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @196.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @196.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @196.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @196.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @196.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @196.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @196.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @196.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @196.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @196.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @196.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @196.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @196.00: [MEM]	MEM: Bypass <= 0x174
@line:30    Cycle @196.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @196.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @196.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @196.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @196.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @196.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @196.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @196.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @196.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @197.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @197.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @197.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x170 rs2_data=0x0
@line:74    Cycle @197.00: [Executor]	Input: pc=0x1c rs1_data=0x170 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @197.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @197.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x174)
@line:285   Cycle @197.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @197.00: [Executor]	EX: ALU Op1 source: RS1 (0x174)
@line:429   Cycle @197.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @197.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @197.00: [Executor]	EX: ALU Result: 0xffffff2c
@line:767   Cycle @197.00: [Executor]	EX: Bypass Update: 0xffffff2c
@line:826   Cycle @197.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @197.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @197.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @197.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @197.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @197.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @197.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @197.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @197.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @197.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @197.00: [WB]	Input: rd=x15 wdata=0x174
@line:35    Cycle @197.00: [WB]	WB: Write x15 <= 0x174
@line:129   Cycle @197.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @197.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @197.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @197.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @197.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @197.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @197.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @198.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @198.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @198.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x174 rs2_data=0x0
@line:74    Cycle @198.00: [Executor]	Input: pc=0x10 rs1_data=0x170 rs2_data=0x0 Imm=0x0
@line:119   Cycle @198.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @198.00: [Executor]	EX: RS1 source: WB Bypass (0x174)
@line:285   Cycle @198.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @198.00: [Executor]	EX: ALU Op1 source: RS1 (0x174)
@line:443   Cycle @198.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @198.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @198.00: [Executor]	EX: ALU Result: 0x174
@line:767   Cycle @198.00: [Executor]	EX: Bypass Update: 0x174
@line:802   Cycle @198.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @198.00: [Executor]	EX: Load Address: 0x174
@line:826   Cycle @198.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @198.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @198.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @198.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @198.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @198.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @198.00: [MEM]	MEM: Bypass <= 0xffffff2c
@line:30    Cycle @198.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @198.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @198.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @198.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @198.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @198.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @198.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @198.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @198.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @199.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @199.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @199.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @199.00: [Executor]	Input: pc=0x14 rs1_data=0x174 rs2_data=0x0 Imm=0x4
@line:119   Cycle @199.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @199.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @199.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @199.00: [Executor]	EX: ALU Op1 source: RS1 (0x174)
@line:443   Cycle @199.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @199.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @199.00: [Executor]	EX: ALU Result: 0x178
@line:767   Cycle @199.00: [Executor]	EX: Bypass Update: 0x178
@line:826   Cycle @199.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @199.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @199.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @199.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @199.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @199.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @199.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @199.00: [WB]	Input: rd=x0 wdata=0xffffff2c
@line:129   Cycle @199.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @199.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @199.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @199.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @199.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @199.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @199.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @200.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @200.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @200.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x174 rs2_data=0x248
@line:74    Cycle @200.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @200.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @200.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @200.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @200.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @200.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @200.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @200.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @200.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @200.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @200.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @200.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @200.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @200.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @200.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @200.00: [MEM]	MEM: Bypass <= 0x178
@line:30    Cycle @200.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @200.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @200.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @200.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @200.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @200.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @200.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @200.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @200.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @201.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @201.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @201.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x174 rs2_data=0x0
@line:74    Cycle @201.00: [Executor]	Input: pc=0x1c rs1_data=0x174 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @201.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @201.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x178)
@line:285   Cycle @201.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @201.00: [Executor]	EX: ALU Op1 source: RS1 (0x178)
@line:429   Cycle @201.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @201.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @201.00: [Executor]	EX: ALU Result: 0xffffff30
@line:767   Cycle @201.00: [Executor]	EX: Bypass Update: 0xffffff30
@line:826   Cycle @201.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @201.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @201.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @201.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @201.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @201.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @201.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @201.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @201.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @201.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @201.00: [WB]	Input: rd=x15 wdata=0x178
@line:35    Cycle @201.00: [WB]	WB: Write x15 <= 0x178
@line:129   Cycle @201.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @201.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @201.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @201.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @201.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @201.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @201.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @202.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @202.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @202.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x178 rs2_data=0x0
@line:74    Cycle @202.00: [Executor]	Input: pc=0x10 rs1_data=0x174 rs2_data=0x0 Imm=0x0
@line:119   Cycle @202.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @202.00: [Executor]	EX: RS1 source: WB Bypass (0x178)
@line:285   Cycle @202.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @202.00: [Executor]	EX: ALU Op1 source: RS1 (0x178)
@line:443   Cycle @202.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @202.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @202.00: [Executor]	EX: ALU Result: 0x178
@line:767   Cycle @202.00: [Executor]	EX: Bypass Update: 0x178
@line:802   Cycle @202.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @202.00: [Executor]	EX: Load Address: 0x178
@line:826   Cycle @202.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @202.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @202.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @202.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @202.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @202.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @202.00: [MEM]	MEM: Bypass <= 0xffffff30
@line:30    Cycle @202.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @202.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @202.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @202.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @202.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @202.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @202.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @202.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @202.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @203.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @203.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @203.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @203.00: [Executor]	Input: pc=0x14 rs1_data=0x178 rs2_data=0x0 Imm=0x4
@line:119   Cycle @203.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @203.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @203.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @203.00: [Executor]	EX: ALU Op1 source: RS1 (0x178)
@line:443   Cycle @203.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @203.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @203.00: [Executor]	EX: ALU Result: 0x17c
@line:767   Cycle @203.00: [Executor]	EX: Bypass Update: 0x17c
@line:826   Cycle @203.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @203.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @203.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @203.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @203.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @203.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @203.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @203.00: [WB]	Input: rd=x0 wdata=0xffffff30
@line:129   Cycle @203.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @203.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @203.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @203.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @203.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @203.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @203.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @204.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @204.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @204.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x178 rs2_data=0x248
@line:74    Cycle @204.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @204.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @204.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @204.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @204.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @204.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @204.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @204.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @204.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @204.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @204.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @204.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @204.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @204.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @204.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @204.00: [MEM]	MEM: Bypass <= 0x17c
@line:30    Cycle @204.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @204.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @204.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @204.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @204.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @204.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @204.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @204.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @204.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @205.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @205.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @205.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x178 rs2_data=0x0
@line:74    Cycle @205.00: [Executor]	Input: pc=0x1c rs1_data=0x178 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @205.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @205.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x17c)
@line:285   Cycle @205.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @205.00: [Executor]	EX: ALU Op1 source: RS1 (0x17c)
@line:429   Cycle @205.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @205.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @205.00: [Executor]	EX: ALU Result: 0xffffff34
@line:767   Cycle @205.00: [Executor]	EX: Bypass Update: 0xffffff34
@line:826   Cycle @205.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @205.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @205.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @205.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @205.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @205.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @205.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @205.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @205.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @205.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @205.00: [WB]	Input: rd=x15 wdata=0x17c
@line:35    Cycle @205.00: [WB]	WB: Write x15 <= 0x17c
@line:129   Cycle @205.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @205.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @205.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @205.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @205.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @205.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @205.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @206.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @206.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @206.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x17c rs2_data=0x0
@line:74    Cycle @206.00: [Executor]	Input: pc=0x10 rs1_data=0x178 rs2_data=0x0 Imm=0x0
@line:119   Cycle @206.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @206.00: [Executor]	EX: RS1 source: WB Bypass (0x17c)
@line:285   Cycle @206.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @206.00: [Executor]	EX: ALU Op1 source: RS1 (0x17c)
@line:443   Cycle @206.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @206.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @206.00: [Executor]	EX: ALU Result: 0x17c
@line:767   Cycle @206.00: [Executor]	EX: Bypass Update: 0x17c
@line:802   Cycle @206.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @206.00: [Executor]	EX: Load Address: 0x17c
@line:826   Cycle @206.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @206.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @206.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @206.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @206.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @206.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @206.00: [MEM]	MEM: Bypass <= 0xffffff34
@line:30    Cycle @206.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @206.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @206.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @206.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @206.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @206.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @206.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @206.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @206.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @207.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @207.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @207.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @207.00: [Executor]	Input: pc=0x14 rs1_data=0x17c rs2_data=0x0 Imm=0x4
@line:119   Cycle @207.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @207.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @207.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @207.00: [Executor]	EX: ALU Op1 source: RS1 (0x17c)
@line:443   Cycle @207.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @207.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @207.00: [Executor]	EX: ALU Result: 0x180
@line:767   Cycle @207.00: [Executor]	EX: Bypass Update: 0x180
@line:826   Cycle @207.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @207.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @207.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @207.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @207.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @207.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @207.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @207.00: [WB]	Input: rd=x0 wdata=0xffffff34
@line:129   Cycle @207.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @207.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @207.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @207.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @207.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @207.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @207.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @208.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @208.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @208.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x17c rs2_data=0x248
@line:74    Cycle @208.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @208.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @208.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @208.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @208.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @208.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @208.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @208.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @208.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @208.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @208.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @208.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @208.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @208.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @208.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @208.00: [MEM]	MEM: Bypass <= 0x180
@line:30    Cycle @208.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @208.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @208.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @208.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @208.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @208.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @208.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @208.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @208.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @209.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @209.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @209.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x17c rs2_data=0x0
@line:74    Cycle @209.00: [Executor]	Input: pc=0x1c rs1_data=0x17c rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @209.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @209.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x180)
@line:285   Cycle @209.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @209.00: [Executor]	EX: ALU Op1 source: RS1 (0x180)
@line:429   Cycle @209.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @209.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @209.00: [Executor]	EX: ALU Result: 0xffffff38
@line:767   Cycle @209.00: [Executor]	EX: Bypass Update: 0xffffff38
@line:826   Cycle @209.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @209.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @209.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @209.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @209.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @209.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @209.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @209.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @209.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @209.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @209.00: [WB]	Input: rd=x15 wdata=0x180
@line:35    Cycle @209.00: [WB]	WB: Write x15 <= 0x180
@line:129   Cycle @209.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @209.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @209.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @209.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @209.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @209.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @209.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @210.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @210.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @210.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x180 rs2_data=0x0
@line:74    Cycle @210.00: [Executor]	Input: pc=0x10 rs1_data=0x17c rs2_data=0x0 Imm=0x0
@line:119   Cycle @210.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @210.00: [Executor]	EX: RS1 source: WB Bypass (0x180)
@line:285   Cycle @210.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @210.00: [Executor]	EX: ALU Op1 source: RS1 (0x180)
@line:443   Cycle @210.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @210.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @210.00: [Executor]	EX: ALU Result: 0x180
@line:767   Cycle @210.00: [Executor]	EX: Bypass Update: 0x180
@line:802   Cycle @210.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @210.00: [Executor]	EX: Load Address: 0x180
@line:826   Cycle @210.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @210.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @210.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @210.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @210.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @210.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @210.00: [MEM]	MEM: Bypass <= 0xffffff38
@line:30    Cycle @210.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @210.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @210.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @210.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @210.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @210.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @210.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @210.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @210.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @211.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @211.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @211.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @211.00: [Executor]	Input: pc=0x14 rs1_data=0x180 rs2_data=0x0 Imm=0x4
@line:119   Cycle @211.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @211.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @211.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @211.00: [Executor]	EX: ALU Op1 source: RS1 (0x180)
@line:443   Cycle @211.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @211.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @211.00: [Executor]	EX: ALU Result: 0x184
@line:767   Cycle @211.00: [Executor]	EX: Bypass Update: 0x184
@line:826   Cycle @211.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @211.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @211.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @211.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @211.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @211.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @211.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @211.00: [WB]	Input: rd=x0 wdata=0xffffff38
@line:129   Cycle @211.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @211.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @211.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @211.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @211.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @211.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @211.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @212.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @212.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @212.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x180 rs2_data=0x248
@line:74    Cycle @212.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @212.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @212.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @212.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @212.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @212.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @212.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @212.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @212.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @212.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @212.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @212.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @212.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @212.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @212.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @212.00: [MEM]	MEM: Bypass <= 0x184
@line:30    Cycle @212.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @212.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @212.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @212.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @212.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @212.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @212.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @212.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @212.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @213.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @213.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @213.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x180 rs2_data=0x0
@line:74    Cycle @213.00: [Executor]	Input: pc=0x1c rs1_data=0x180 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @213.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @213.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x184)
@line:285   Cycle @213.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @213.00: [Executor]	EX: ALU Op1 source: RS1 (0x184)
@line:429   Cycle @213.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @213.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @213.00: [Executor]	EX: ALU Result: 0xffffff3c
@line:767   Cycle @213.00: [Executor]	EX: Bypass Update: 0xffffff3c
@line:826   Cycle @213.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @213.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @213.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @213.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @213.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @213.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @213.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @213.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @213.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @213.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @213.00: [WB]	Input: rd=x15 wdata=0x184
@line:35    Cycle @213.00: [WB]	WB: Write x15 <= 0x184
@line:129   Cycle @213.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @213.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @213.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @213.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @213.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @213.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @213.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @214.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @214.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @214.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x184 rs2_data=0x0
@line:74    Cycle @214.00: [Executor]	Input: pc=0x10 rs1_data=0x180 rs2_data=0x0 Imm=0x0
@line:119   Cycle @214.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @214.00: [Executor]	EX: RS1 source: WB Bypass (0x184)
@line:285   Cycle @214.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @214.00: [Executor]	EX: ALU Op1 source: RS1 (0x184)
@line:443   Cycle @214.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @214.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @214.00: [Executor]	EX: ALU Result: 0x184
@line:767   Cycle @214.00: [Executor]	EX: Bypass Update: 0x184
@line:802   Cycle @214.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @214.00: [Executor]	EX: Load Address: 0x184
@line:826   Cycle @214.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @214.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @214.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @214.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @214.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @214.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @214.00: [MEM]	MEM: Bypass <= 0xffffff3c
@line:30    Cycle @214.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @214.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @214.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @214.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @214.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @214.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @214.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @214.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @214.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @215.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @215.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @215.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @215.00: [Executor]	Input: pc=0x14 rs1_data=0x184 rs2_data=0x0 Imm=0x4
@line:119   Cycle @215.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @215.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @215.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @215.00: [Executor]	EX: ALU Op1 source: RS1 (0x184)
@line:443   Cycle @215.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @215.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @215.00: [Executor]	EX: ALU Result: 0x188
@line:767   Cycle @215.00: [Executor]	EX: Bypass Update: 0x188
@line:826   Cycle @215.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @215.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @215.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @215.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @215.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @215.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @215.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @215.00: [WB]	Input: rd=x0 wdata=0xffffff3c
@line:129   Cycle @215.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @215.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @215.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @215.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @215.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @215.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @215.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @216.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @216.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @216.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x184 rs2_data=0x248
@line:74    Cycle @216.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @216.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @216.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @216.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @216.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @216.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @216.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @216.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @216.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @216.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @216.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @216.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @216.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @216.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @216.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @216.00: [MEM]	MEM: Bypass <= 0x188
@line:30    Cycle @216.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @216.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @216.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @216.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @216.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @216.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @216.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @216.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @216.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @217.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @217.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @217.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x184 rs2_data=0x0
@line:74    Cycle @217.00: [Executor]	Input: pc=0x1c rs1_data=0x184 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @217.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @217.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x188)
@line:285   Cycle @217.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @217.00: [Executor]	EX: ALU Op1 source: RS1 (0x188)
@line:429   Cycle @217.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @217.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @217.00: [Executor]	EX: ALU Result: 0xffffff40
@line:767   Cycle @217.00: [Executor]	EX: Bypass Update: 0xffffff40
@line:826   Cycle @217.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @217.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @217.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @217.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @217.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @217.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @217.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @217.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @217.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @217.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @217.00: [WB]	Input: rd=x15 wdata=0x188
@line:35    Cycle @217.00: [WB]	WB: Write x15 <= 0x188
@line:129   Cycle @217.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @217.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @217.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @217.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @217.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @217.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @217.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @218.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @218.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @218.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x188 rs2_data=0x0
@line:74    Cycle @218.00: [Executor]	Input: pc=0x10 rs1_data=0x184 rs2_data=0x0 Imm=0x0
@line:119   Cycle @218.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @218.00: [Executor]	EX: RS1 source: WB Bypass (0x188)
@line:285   Cycle @218.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @218.00: [Executor]	EX: ALU Op1 source: RS1 (0x188)
@line:443   Cycle @218.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @218.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @218.00: [Executor]	EX: ALU Result: 0x188
@line:767   Cycle @218.00: [Executor]	EX: Bypass Update: 0x188
@line:802   Cycle @218.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @218.00: [Executor]	EX: Load Address: 0x188
@line:826   Cycle @218.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @218.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @218.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @218.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @218.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @218.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @218.00: [MEM]	MEM: Bypass <= 0xffffff40
@line:30    Cycle @218.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @218.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @218.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @218.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @218.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @218.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @218.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @218.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @218.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @219.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @219.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @219.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @219.00: [Executor]	Input: pc=0x14 rs1_data=0x188 rs2_data=0x0 Imm=0x4
@line:119   Cycle @219.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @219.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @219.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @219.00: [Executor]	EX: ALU Op1 source: RS1 (0x188)
@line:443   Cycle @219.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @219.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @219.00: [Executor]	EX: ALU Result: 0x18c
@line:767   Cycle @219.00: [Executor]	EX: Bypass Update: 0x18c
@line:826   Cycle @219.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @219.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @219.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @219.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @219.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @219.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @219.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @219.00: [WB]	Input: rd=x0 wdata=0xffffff40
@line:129   Cycle @219.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @219.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @219.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @219.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @219.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @219.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @219.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @220.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @220.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @220.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x188 rs2_data=0x248
@line:74    Cycle @220.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @220.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @220.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @220.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @220.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @220.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @220.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @220.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @220.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @220.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @220.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @220.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @220.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @220.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @220.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @220.00: [MEM]	MEM: Bypass <= 0x18c
@line:30    Cycle @220.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @220.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @220.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @220.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @220.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @220.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @220.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @220.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @220.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @221.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @221.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @221.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x188 rs2_data=0x0
@line:74    Cycle @221.00: [Executor]	Input: pc=0x1c rs1_data=0x188 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @221.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @221.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x18c)
@line:285   Cycle @221.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @221.00: [Executor]	EX: ALU Op1 source: RS1 (0x18c)
@line:429   Cycle @221.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @221.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @221.00: [Executor]	EX: ALU Result: 0xffffff44
@line:767   Cycle @221.00: [Executor]	EX: Bypass Update: 0xffffff44
@line:826   Cycle @221.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @221.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @221.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @221.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @221.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @221.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @221.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @221.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @221.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @221.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @221.00: [WB]	Input: rd=x15 wdata=0x18c
@line:35    Cycle @221.00: [WB]	WB: Write x15 <= 0x18c
@line:129   Cycle @221.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @221.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @221.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @221.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @221.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @221.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @221.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @222.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @222.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @222.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x18c rs2_data=0x0
@line:74    Cycle @222.00: [Executor]	Input: pc=0x10 rs1_data=0x188 rs2_data=0x0 Imm=0x0
@line:119   Cycle @222.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @222.00: [Executor]	EX: RS1 source: WB Bypass (0x18c)
@line:285   Cycle @222.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @222.00: [Executor]	EX: ALU Op1 source: RS1 (0x18c)
@line:443   Cycle @222.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @222.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @222.00: [Executor]	EX: ALU Result: 0x18c
@line:767   Cycle @222.00: [Executor]	EX: Bypass Update: 0x18c
@line:802   Cycle @222.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @222.00: [Executor]	EX: Load Address: 0x18c
@line:826   Cycle @222.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @222.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @222.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @222.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @222.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @222.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @222.00: [MEM]	MEM: Bypass <= 0xffffff44
@line:30    Cycle @222.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @222.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @222.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @222.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @222.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @222.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @222.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @222.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @222.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @223.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @223.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @223.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @223.00: [Executor]	Input: pc=0x14 rs1_data=0x18c rs2_data=0x0 Imm=0x4
@line:119   Cycle @223.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @223.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @223.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @223.00: [Executor]	EX: ALU Op1 source: RS1 (0x18c)
@line:443   Cycle @223.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @223.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @223.00: [Executor]	EX: ALU Result: 0x190
@line:767   Cycle @223.00: [Executor]	EX: Bypass Update: 0x190
@line:826   Cycle @223.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @223.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @223.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @223.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @223.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @223.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @223.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @223.00: [WB]	Input: rd=x0 wdata=0xffffff44
@line:129   Cycle @223.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @223.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @223.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @223.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @223.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @223.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @223.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @224.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @224.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @224.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x18c rs2_data=0x248
@line:74    Cycle @224.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @224.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @224.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @224.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @224.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @224.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @224.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @224.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @224.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @224.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @224.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @224.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @224.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @224.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @224.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @224.00: [MEM]	MEM: Bypass <= 0x190
@line:30    Cycle @224.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @224.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @224.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @224.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @224.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @224.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @224.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @224.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @224.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @225.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @225.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @225.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x18c rs2_data=0x0
@line:74    Cycle @225.00: [Executor]	Input: pc=0x1c rs1_data=0x18c rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @225.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @225.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x190)
@line:285   Cycle @225.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @225.00: [Executor]	EX: ALU Op1 source: RS1 (0x190)
@line:429   Cycle @225.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @225.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @225.00: [Executor]	EX: ALU Result: 0xffffff48
@line:767   Cycle @225.00: [Executor]	EX: Bypass Update: 0xffffff48
@line:826   Cycle @225.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @225.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @225.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @225.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @225.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @225.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @225.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @225.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @225.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @225.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @225.00: [WB]	Input: rd=x15 wdata=0x190
@line:35    Cycle @225.00: [WB]	WB: Write x15 <= 0x190
@line:129   Cycle @225.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @225.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @225.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @225.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @225.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @225.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @225.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @226.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @226.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @226.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x190 rs2_data=0x0
@line:74    Cycle @226.00: [Executor]	Input: pc=0x10 rs1_data=0x18c rs2_data=0x0 Imm=0x0
@line:119   Cycle @226.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @226.00: [Executor]	EX: RS1 source: WB Bypass (0x190)
@line:285   Cycle @226.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @226.00: [Executor]	EX: ALU Op1 source: RS1 (0x190)
@line:443   Cycle @226.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @226.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @226.00: [Executor]	EX: ALU Result: 0x190
@line:767   Cycle @226.00: [Executor]	EX: Bypass Update: 0x190
@line:802   Cycle @226.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @226.00: [Executor]	EX: Load Address: 0x190
@line:826   Cycle @226.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @226.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @226.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @226.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @226.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @226.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @226.00: [MEM]	MEM: Bypass <= 0xffffff48
@line:30    Cycle @226.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @226.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @226.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @226.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @226.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @226.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @226.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @226.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @226.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @227.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @227.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @227.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @227.00: [Executor]	Input: pc=0x14 rs1_data=0x190 rs2_data=0x0 Imm=0x4
@line:119   Cycle @227.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @227.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @227.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @227.00: [Executor]	EX: ALU Op1 source: RS1 (0x190)
@line:443   Cycle @227.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @227.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @227.00: [Executor]	EX: ALU Result: 0x194
@line:767   Cycle @227.00: [Executor]	EX: Bypass Update: 0x194
@line:826   Cycle @227.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @227.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @227.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @227.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @227.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @227.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @227.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @227.00: [WB]	Input: rd=x0 wdata=0xffffff48
@line:129   Cycle @227.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @227.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @227.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @227.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @227.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @227.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @227.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @228.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @228.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @228.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x190 rs2_data=0x248
@line:74    Cycle @228.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @228.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @228.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @228.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @228.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @228.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @228.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @228.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @228.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @228.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @228.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @228.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @228.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @228.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @228.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @228.00: [MEM]	MEM: Bypass <= 0x194
@line:30    Cycle @228.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @228.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @228.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @228.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @228.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @228.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @228.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @228.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @228.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @229.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @229.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @229.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x190 rs2_data=0x0
@line:74    Cycle @229.00: [Executor]	Input: pc=0x1c rs1_data=0x190 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @229.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @229.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x194)
@line:285   Cycle @229.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @229.00: [Executor]	EX: ALU Op1 source: RS1 (0x194)
@line:429   Cycle @229.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @229.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @229.00: [Executor]	EX: ALU Result: 0xffffff4c
@line:767   Cycle @229.00: [Executor]	EX: Bypass Update: 0xffffff4c
@line:826   Cycle @229.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @229.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @229.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @229.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @229.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @229.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @229.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @229.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @229.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @229.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @229.00: [WB]	Input: rd=x15 wdata=0x194
@line:35    Cycle @229.00: [WB]	WB: Write x15 <= 0x194
@line:129   Cycle @229.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @229.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @229.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @229.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @229.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @229.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @229.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @230.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @230.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @230.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x194 rs2_data=0x0
@line:74    Cycle @230.00: [Executor]	Input: pc=0x10 rs1_data=0x190 rs2_data=0x0 Imm=0x0
@line:119   Cycle @230.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @230.00: [Executor]	EX: RS1 source: WB Bypass (0x194)
@line:285   Cycle @230.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @230.00: [Executor]	EX: ALU Op1 source: RS1 (0x194)
@line:443   Cycle @230.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @230.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @230.00: [Executor]	EX: ALU Result: 0x194
@line:767   Cycle @230.00: [Executor]	EX: Bypass Update: 0x194
@line:802   Cycle @230.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @230.00: [Executor]	EX: Load Address: 0x194
@line:826   Cycle @230.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @230.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @230.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @230.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @230.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @230.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @230.00: [MEM]	MEM: Bypass <= 0xffffff4c
@line:30    Cycle @230.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @230.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @230.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @230.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @230.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @230.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @230.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @230.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @230.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @231.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @231.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @231.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @231.00: [Executor]	Input: pc=0x14 rs1_data=0x194 rs2_data=0x0 Imm=0x4
@line:119   Cycle @231.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @231.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @231.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @231.00: [Executor]	EX: ALU Op1 source: RS1 (0x194)
@line:443   Cycle @231.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @231.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @231.00: [Executor]	EX: ALU Result: 0x198
@line:767   Cycle @231.00: [Executor]	EX: Bypass Update: 0x198
@line:826   Cycle @231.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @231.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @231.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @231.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @231.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @231.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @231.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @231.00: [WB]	Input: rd=x0 wdata=0xffffff4c
@line:129   Cycle @231.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @231.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @231.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @231.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @231.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @231.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @231.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @232.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @232.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @232.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x194 rs2_data=0x248
@line:74    Cycle @232.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @232.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @232.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @232.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @232.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @232.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @232.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @232.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @232.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @232.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @232.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @232.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @232.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @232.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @232.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @232.00: [MEM]	MEM: Bypass <= 0x198
@line:30    Cycle @232.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @232.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @232.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @232.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @232.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @232.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @232.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @232.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @232.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @233.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @233.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @233.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x194 rs2_data=0x0
@line:74    Cycle @233.00: [Executor]	Input: pc=0x1c rs1_data=0x194 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @233.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @233.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x198)
@line:285   Cycle @233.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @233.00: [Executor]	EX: ALU Op1 source: RS1 (0x198)
@line:429   Cycle @233.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @233.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @233.00: [Executor]	EX: ALU Result: 0xffffff50
@line:767   Cycle @233.00: [Executor]	EX: Bypass Update: 0xffffff50
@line:826   Cycle @233.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @233.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @233.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @233.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @233.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @233.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @233.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @233.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @233.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @233.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @233.00: [WB]	Input: rd=x15 wdata=0x198
@line:35    Cycle @233.00: [WB]	WB: Write x15 <= 0x198
@line:129   Cycle @233.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @233.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @233.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @233.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @233.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @233.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @233.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @234.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @234.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @234.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x198 rs2_data=0x0
@line:74    Cycle @234.00: [Executor]	Input: pc=0x10 rs1_data=0x194 rs2_data=0x0 Imm=0x0
@line:119   Cycle @234.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @234.00: [Executor]	EX: RS1 source: WB Bypass (0x198)
@line:285   Cycle @234.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @234.00: [Executor]	EX: ALU Op1 source: RS1 (0x198)
@line:443   Cycle @234.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @234.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @234.00: [Executor]	EX: ALU Result: 0x198
@line:767   Cycle @234.00: [Executor]	EX: Bypass Update: 0x198
@line:802   Cycle @234.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @234.00: [Executor]	EX: Load Address: 0x198
@line:826   Cycle @234.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @234.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @234.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @234.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @234.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @234.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @234.00: [MEM]	MEM: Bypass <= 0xffffff50
@line:30    Cycle @234.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @234.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @234.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @234.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @234.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @234.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @234.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @234.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @234.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @235.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @235.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @235.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @235.00: [Executor]	Input: pc=0x14 rs1_data=0x198 rs2_data=0x0 Imm=0x4
@line:119   Cycle @235.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @235.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @235.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @235.00: [Executor]	EX: ALU Op1 source: RS1 (0x198)
@line:443   Cycle @235.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @235.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @235.00: [Executor]	EX: ALU Result: 0x19c
@line:767   Cycle @235.00: [Executor]	EX: Bypass Update: 0x19c
@line:826   Cycle @235.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @235.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @235.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @235.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @235.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @235.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @235.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @235.00: [WB]	Input: rd=x0 wdata=0xffffff50
@line:129   Cycle @235.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @235.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @235.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @235.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @235.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @235.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @235.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @236.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @236.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @236.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x198 rs2_data=0x248
@line:74    Cycle @236.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @236.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @236.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @236.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @236.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @236.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @236.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @236.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @236.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @236.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @236.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @236.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @236.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @236.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @236.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @236.00: [MEM]	MEM: Bypass <= 0x19c
@line:30    Cycle @236.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @236.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @236.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @236.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @236.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @236.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @236.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @236.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @236.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @237.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @237.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @237.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x198 rs2_data=0x0
@line:74    Cycle @237.00: [Executor]	Input: pc=0x1c rs1_data=0x198 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @237.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @237.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x19c)
@line:285   Cycle @237.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @237.00: [Executor]	EX: ALU Op1 source: RS1 (0x19c)
@line:429   Cycle @237.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @237.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @237.00: [Executor]	EX: ALU Result: 0xffffff54
@line:767   Cycle @237.00: [Executor]	EX: Bypass Update: 0xffffff54
@line:826   Cycle @237.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @237.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @237.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @237.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @237.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @237.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @237.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @237.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @237.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @237.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @237.00: [WB]	Input: rd=x15 wdata=0x19c
@line:35    Cycle @237.00: [WB]	WB: Write x15 <= 0x19c
@line:129   Cycle @237.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @237.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @237.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @237.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @237.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @237.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @237.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @238.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @238.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @238.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x19c rs2_data=0x0
@line:74    Cycle @238.00: [Executor]	Input: pc=0x10 rs1_data=0x198 rs2_data=0x0 Imm=0x0
@line:119   Cycle @238.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @238.00: [Executor]	EX: RS1 source: WB Bypass (0x19c)
@line:285   Cycle @238.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @238.00: [Executor]	EX: ALU Op1 source: RS1 (0x19c)
@line:443   Cycle @238.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @238.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @238.00: [Executor]	EX: ALU Result: 0x19c
@line:767   Cycle @238.00: [Executor]	EX: Bypass Update: 0x19c
@line:802   Cycle @238.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @238.00: [Executor]	EX: Load Address: 0x19c
@line:826   Cycle @238.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @238.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @238.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @238.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @238.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @238.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @238.00: [MEM]	MEM: Bypass <= 0xffffff54
@line:30    Cycle @238.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @238.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @238.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @238.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @238.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @238.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @238.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @238.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @238.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @239.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @239.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @239.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @239.00: [Executor]	Input: pc=0x14 rs1_data=0x19c rs2_data=0x0 Imm=0x4
@line:119   Cycle @239.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @239.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @239.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @239.00: [Executor]	EX: ALU Op1 source: RS1 (0x19c)
@line:443   Cycle @239.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @239.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @239.00: [Executor]	EX: ALU Result: 0x1a0
@line:767   Cycle @239.00: [Executor]	EX: Bypass Update: 0x1a0
@line:826   Cycle @239.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @239.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @239.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @239.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @239.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @239.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @239.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @239.00: [WB]	Input: rd=x0 wdata=0xffffff54
@line:129   Cycle @239.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @239.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @239.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @239.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @239.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @239.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @239.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @240.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @240.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @240.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x19c rs2_data=0x248
@line:74    Cycle @240.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @240.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @240.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @240.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @240.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @240.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @240.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @240.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @240.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @240.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @240.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @240.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @240.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @240.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @240.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @240.00: [MEM]	MEM: Bypass <= 0x1a0
@line:30    Cycle @240.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @240.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @240.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @240.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @240.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @240.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @240.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @240.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @240.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @241.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @241.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @241.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x19c rs2_data=0x0
@line:74    Cycle @241.00: [Executor]	Input: pc=0x1c rs1_data=0x19c rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @241.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @241.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x1a0)
@line:285   Cycle @241.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @241.00: [Executor]	EX: ALU Op1 source: RS1 (0x1a0)
@line:429   Cycle @241.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @241.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @241.00: [Executor]	EX: ALU Result: 0xffffff58
@line:767   Cycle @241.00: [Executor]	EX: Bypass Update: 0xffffff58
@line:826   Cycle @241.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @241.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @241.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @241.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @241.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @241.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @241.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @241.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @241.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @241.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @241.00: [WB]	Input: rd=x15 wdata=0x1a0
@line:35    Cycle @241.00: [WB]	WB: Write x15 <= 0x1a0
@line:129   Cycle @241.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @241.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @241.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @241.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @241.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @241.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @241.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @242.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @242.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @242.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x1a0 rs2_data=0x0
@line:74    Cycle @242.00: [Executor]	Input: pc=0x10 rs1_data=0x19c rs2_data=0x0 Imm=0x0
@line:119   Cycle @242.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @242.00: [Executor]	EX: RS1 source: WB Bypass (0x1a0)
@line:285   Cycle @242.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @242.00: [Executor]	EX: ALU Op1 source: RS1 (0x1a0)
@line:443   Cycle @242.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @242.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @242.00: [Executor]	EX: ALU Result: 0x1a0
@line:767   Cycle @242.00: [Executor]	EX: Bypass Update: 0x1a0
@line:802   Cycle @242.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @242.00: [Executor]	EX: Load Address: 0x1a0
@line:826   Cycle @242.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @242.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @242.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @242.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @242.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @242.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @242.00: [MEM]	MEM: Bypass <= 0xffffff58
@line:30    Cycle @242.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @242.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @242.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @242.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @242.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @242.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @242.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @242.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @242.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @243.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @243.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @243.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @243.00: [Executor]	Input: pc=0x14 rs1_data=0x1a0 rs2_data=0x0 Imm=0x4
@line:119   Cycle @243.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @243.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @243.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @243.00: [Executor]	EX: ALU Op1 source: RS1 (0x1a0)
@line:443   Cycle @243.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @243.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @243.00: [Executor]	EX: ALU Result: 0x1a4
@line:767   Cycle @243.00: [Executor]	EX: Bypass Update: 0x1a4
@line:826   Cycle @243.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @243.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @243.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @243.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @243.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @243.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @243.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @243.00: [WB]	Input: rd=x0 wdata=0xffffff58
@line:129   Cycle @243.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @243.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @243.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @243.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @243.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @243.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @243.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @244.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @244.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @244.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x1a0 rs2_data=0x248
@line:74    Cycle @244.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @244.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @244.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @244.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @244.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @244.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @244.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @244.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @244.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @244.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @244.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @244.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @244.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @244.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @244.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @244.00: [MEM]	MEM: Bypass <= 0x1a4
@line:30    Cycle @244.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @244.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @244.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @244.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @244.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @244.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @244.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @244.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @244.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @245.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @245.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @245.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x1a0 rs2_data=0x0
@line:74    Cycle @245.00: [Executor]	Input: pc=0x1c rs1_data=0x1a0 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @245.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @245.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x1a4)
@line:285   Cycle @245.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @245.00: [Executor]	EX: ALU Op1 source: RS1 (0x1a4)
@line:429   Cycle @245.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @245.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @245.00: [Executor]	EX: ALU Result: 0xffffff5c
@line:767   Cycle @245.00: [Executor]	EX: Bypass Update: 0xffffff5c
@line:826   Cycle @245.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @245.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @245.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @245.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @245.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @245.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @245.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @245.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @245.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @245.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @245.00: [WB]	Input: rd=x15 wdata=0x1a4
@line:35    Cycle @245.00: [WB]	WB: Write x15 <= 0x1a4
@line:129   Cycle @245.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @245.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @245.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @245.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @245.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @245.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @245.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @246.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @246.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @246.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x1a4 rs2_data=0x0
@line:74    Cycle @246.00: [Executor]	Input: pc=0x10 rs1_data=0x1a0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @246.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @246.00: [Executor]	EX: RS1 source: WB Bypass (0x1a4)
@line:285   Cycle @246.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @246.00: [Executor]	EX: ALU Op1 source: RS1 (0x1a4)
@line:443   Cycle @246.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @246.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @246.00: [Executor]	EX: ALU Result: 0x1a4
@line:767   Cycle @246.00: [Executor]	EX: Bypass Update: 0x1a4
@line:802   Cycle @246.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @246.00: [Executor]	EX: Load Address: 0x1a4
@line:826   Cycle @246.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @246.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @246.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @246.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @246.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @246.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @246.00: [MEM]	MEM: Bypass <= 0xffffff5c
@line:30    Cycle @246.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @246.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @246.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @246.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @246.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @246.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @246.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @246.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @246.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @247.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @247.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @247.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @247.00: [Executor]	Input: pc=0x14 rs1_data=0x1a4 rs2_data=0x0 Imm=0x4
@line:119   Cycle @247.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @247.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @247.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @247.00: [Executor]	EX: ALU Op1 source: RS1 (0x1a4)
@line:443   Cycle @247.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @247.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @247.00: [Executor]	EX: ALU Result: 0x1a8
@line:767   Cycle @247.00: [Executor]	EX: Bypass Update: 0x1a8
@line:826   Cycle @247.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @247.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @247.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @247.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @247.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @247.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @247.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @247.00: [WB]	Input: rd=x0 wdata=0xffffff5c
@line:129   Cycle @247.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @247.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @247.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @247.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @247.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @247.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @247.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @248.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @248.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @248.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x1a4 rs2_data=0x248
@line:74    Cycle @248.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @248.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @248.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @248.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @248.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @248.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @248.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @248.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @248.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @248.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @248.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @248.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @248.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @248.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @248.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @248.00: [MEM]	MEM: Bypass <= 0x1a8
@line:30    Cycle @248.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @248.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @248.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @248.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @248.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @248.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @248.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @248.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @248.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @249.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @249.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @249.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x1a4 rs2_data=0x0
@line:74    Cycle @249.00: [Executor]	Input: pc=0x1c rs1_data=0x1a4 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @249.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @249.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x1a8)
@line:285   Cycle @249.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @249.00: [Executor]	EX: ALU Op1 source: RS1 (0x1a8)
@line:429   Cycle @249.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @249.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @249.00: [Executor]	EX: ALU Result: 0xffffff60
@line:767   Cycle @249.00: [Executor]	EX: Bypass Update: 0xffffff60
@line:826   Cycle @249.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @249.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @249.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @249.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @249.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @249.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @249.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @249.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @249.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @249.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @249.00: [WB]	Input: rd=x15 wdata=0x1a8
@line:35    Cycle @249.00: [WB]	WB: Write x15 <= 0x1a8
@line:129   Cycle @249.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @249.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @249.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @249.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @249.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @249.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @249.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @250.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @250.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @250.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x1a8 rs2_data=0x0
@line:74    Cycle @250.00: [Executor]	Input: pc=0x10 rs1_data=0x1a4 rs2_data=0x0 Imm=0x0
@line:119   Cycle @250.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @250.00: [Executor]	EX: RS1 source: WB Bypass (0x1a8)
@line:285   Cycle @250.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @250.00: [Executor]	EX: ALU Op1 source: RS1 (0x1a8)
@line:443   Cycle @250.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @250.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @250.00: [Executor]	EX: ALU Result: 0x1a8
@line:767   Cycle @250.00: [Executor]	EX: Bypass Update: 0x1a8
@line:802   Cycle @250.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @250.00: [Executor]	EX: Load Address: 0x1a8
@line:826   Cycle @250.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @250.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @250.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @250.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @250.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @250.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @250.00: [MEM]	MEM: Bypass <= 0xffffff60
@line:30    Cycle @250.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @250.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @250.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @250.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @250.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @250.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @250.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @250.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @250.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @251.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @251.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @251.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @251.00: [Executor]	Input: pc=0x14 rs1_data=0x1a8 rs2_data=0x0 Imm=0x4
@line:119   Cycle @251.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @251.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @251.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @251.00: [Executor]	EX: ALU Op1 source: RS1 (0x1a8)
@line:443   Cycle @251.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @251.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @251.00: [Executor]	EX: ALU Result: 0x1ac
@line:767   Cycle @251.00: [Executor]	EX: Bypass Update: 0x1ac
@line:826   Cycle @251.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @251.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @251.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @251.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @251.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @251.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @251.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @251.00: [WB]	Input: rd=x0 wdata=0xffffff60
@line:129   Cycle @251.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @251.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @251.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @251.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @251.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @251.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @251.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @252.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @252.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @252.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x1a8 rs2_data=0x248
@line:74    Cycle @252.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @252.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @252.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @252.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @252.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @252.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @252.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @252.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @252.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @252.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @252.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @252.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @252.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @252.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @252.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @252.00: [MEM]	MEM: Bypass <= 0x1ac
@line:30    Cycle @252.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @252.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @252.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @252.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @252.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @252.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @252.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @252.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @252.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @253.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @253.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @253.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x1a8 rs2_data=0x0
@line:74    Cycle @253.00: [Executor]	Input: pc=0x1c rs1_data=0x1a8 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @253.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @253.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x1ac)
@line:285   Cycle @253.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @253.00: [Executor]	EX: ALU Op1 source: RS1 (0x1ac)
@line:429   Cycle @253.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @253.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @253.00: [Executor]	EX: ALU Result: 0xffffff64
@line:767   Cycle @253.00: [Executor]	EX: Bypass Update: 0xffffff64
@line:826   Cycle @253.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @253.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @253.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @253.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @253.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @253.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @253.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @253.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @253.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @253.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @253.00: [WB]	Input: rd=x15 wdata=0x1ac
@line:35    Cycle @253.00: [WB]	WB: Write x15 <= 0x1ac
@line:129   Cycle @253.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @253.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @253.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @253.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @253.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @253.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @253.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @254.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @254.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @254.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x1ac rs2_data=0x0
@line:74    Cycle @254.00: [Executor]	Input: pc=0x10 rs1_data=0x1a8 rs2_data=0x0 Imm=0x0
@line:119   Cycle @254.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @254.00: [Executor]	EX: RS1 source: WB Bypass (0x1ac)
@line:285   Cycle @254.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @254.00: [Executor]	EX: ALU Op1 source: RS1 (0x1ac)
@line:443   Cycle @254.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @254.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @254.00: [Executor]	EX: ALU Result: 0x1ac
@line:767   Cycle @254.00: [Executor]	EX: Bypass Update: 0x1ac
@line:802   Cycle @254.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @254.00: [Executor]	EX: Load Address: 0x1ac
@line:826   Cycle @254.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @254.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @254.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @254.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @254.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @254.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @254.00: [MEM]	MEM: Bypass <= 0xffffff64
@line:30    Cycle @254.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @254.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @254.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @254.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @254.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @254.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @254.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @254.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @254.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @255.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @255.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @255.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @255.00: [Executor]	Input: pc=0x14 rs1_data=0x1ac rs2_data=0x0 Imm=0x4
@line:119   Cycle @255.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @255.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @255.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @255.00: [Executor]	EX: ALU Op1 source: RS1 (0x1ac)
@line:443   Cycle @255.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @255.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @255.00: [Executor]	EX: ALU Result: 0x1b0
@line:767   Cycle @255.00: [Executor]	EX: Bypass Update: 0x1b0
@line:826   Cycle @255.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @255.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @255.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @255.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @255.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @255.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @255.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @255.00: [WB]	Input: rd=x0 wdata=0xffffff64
@line:129   Cycle @255.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @255.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @255.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @255.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @255.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @255.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @255.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @256.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @256.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @256.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x1ac rs2_data=0x248
@line:74    Cycle @256.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @256.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @256.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @256.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @256.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @256.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @256.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @256.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @256.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @256.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @256.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @256.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @256.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @256.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @256.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @256.00: [MEM]	MEM: Bypass <= 0x1b0
@line:30    Cycle @256.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @256.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @256.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @256.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @256.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @256.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @256.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @256.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @256.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @257.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @257.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @257.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x1ac rs2_data=0x0
@line:74    Cycle @257.00: [Executor]	Input: pc=0x1c rs1_data=0x1ac rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @257.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @257.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x1b0)
@line:285   Cycle @257.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @257.00: [Executor]	EX: ALU Op1 source: RS1 (0x1b0)
@line:429   Cycle @257.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @257.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @257.00: [Executor]	EX: ALU Result: 0xffffff68
@line:767   Cycle @257.00: [Executor]	EX: Bypass Update: 0xffffff68
@line:826   Cycle @257.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @257.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @257.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @257.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @257.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @257.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @257.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @257.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @257.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @257.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @257.00: [WB]	Input: rd=x15 wdata=0x1b0
@line:35    Cycle @257.00: [WB]	WB: Write x15 <= 0x1b0
@line:129   Cycle @257.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @257.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @257.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @257.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @257.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @257.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @257.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @258.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @258.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @258.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x1b0 rs2_data=0x0
@line:74    Cycle @258.00: [Executor]	Input: pc=0x10 rs1_data=0x1ac rs2_data=0x0 Imm=0x0
@line:119   Cycle @258.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @258.00: [Executor]	EX: RS1 source: WB Bypass (0x1b0)
@line:285   Cycle @258.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @258.00: [Executor]	EX: ALU Op1 source: RS1 (0x1b0)
@line:443   Cycle @258.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @258.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @258.00: [Executor]	EX: ALU Result: 0x1b0
@line:767   Cycle @258.00: [Executor]	EX: Bypass Update: 0x1b0
@line:802   Cycle @258.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @258.00: [Executor]	EX: Load Address: 0x1b0
@line:826   Cycle @258.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @258.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @258.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @258.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @258.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @258.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @258.00: [MEM]	MEM: Bypass <= 0xffffff68
@line:30    Cycle @258.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @258.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @258.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @258.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @258.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @258.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @258.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @258.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @258.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @259.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @259.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @259.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @259.00: [Executor]	Input: pc=0x14 rs1_data=0x1b0 rs2_data=0x0 Imm=0x4
@line:119   Cycle @259.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @259.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @259.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @259.00: [Executor]	EX: ALU Op1 source: RS1 (0x1b0)
@line:443   Cycle @259.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @259.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @259.00: [Executor]	EX: ALU Result: 0x1b4
@line:767   Cycle @259.00: [Executor]	EX: Bypass Update: 0x1b4
@line:826   Cycle @259.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @259.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @259.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @259.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @259.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @259.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @259.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @259.00: [WB]	Input: rd=x0 wdata=0xffffff68
@line:129   Cycle @259.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @259.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @259.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @259.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @259.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @259.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @259.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @260.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @260.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @260.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x1b0 rs2_data=0x248
@line:74    Cycle @260.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @260.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @260.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @260.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @260.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @260.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @260.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @260.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @260.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @260.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @260.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @260.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @260.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @260.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @260.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @260.00: [MEM]	MEM: Bypass <= 0x1b4
@line:30    Cycle @260.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @260.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @260.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @260.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @260.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @260.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @260.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @260.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @260.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @261.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @261.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @261.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x1b0 rs2_data=0x0
@line:74    Cycle @261.00: [Executor]	Input: pc=0x1c rs1_data=0x1b0 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @261.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @261.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x1b4)
@line:285   Cycle @261.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @261.00: [Executor]	EX: ALU Op1 source: RS1 (0x1b4)
@line:429   Cycle @261.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @261.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @261.00: [Executor]	EX: ALU Result: 0xffffff6c
@line:767   Cycle @261.00: [Executor]	EX: Bypass Update: 0xffffff6c
@line:826   Cycle @261.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @261.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @261.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @261.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @261.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @261.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @261.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @261.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @261.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @261.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @261.00: [WB]	Input: rd=x15 wdata=0x1b4
@line:35    Cycle @261.00: [WB]	WB: Write x15 <= 0x1b4
@line:129   Cycle @261.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @261.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @261.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @261.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @261.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @261.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @261.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @262.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @262.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @262.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x1b4 rs2_data=0x0
@line:74    Cycle @262.00: [Executor]	Input: pc=0x10 rs1_data=0x1b0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @262.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @262.00: [Executor]	EX: RS1 source: WB Bypass (0x1b4)
@line:285   Cycle @262.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @262.00: [Executor]	EX: ALU Op1 source: RS1 (0x1b4)
@line:443   Cycle @262.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @262.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @262.00: [Executor]	EX: ALU Result: 0x1b4
@line:767   Cycle @262.00: [Executor]	EX: Bypass Update: 0x1b4
@line:802   Cycle @262.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @262.00: [Executor]	EX: Load Address: 0x1b4
@line:826   Cycle @262.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @262.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @262.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @262.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @262.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @262.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @262.00: [MEM]	MEM: Bypass <= 0xffffff6c
@line:30    Cycle @262.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @262.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @262.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @262.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @262.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @262.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @262.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @262.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @262.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @263.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @263.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @263.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @263.00: [Executor]	Input: pc=0x14 rs1_data=0x1b4 rs2_data=0x0 Imm=0x4
@line:119   Cycle @263.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @263.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @263.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @263.00: [Executor]	EX: ALU Op1 source: RS1 (0x1b4)
@line:443   Cycle @263.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @263.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @263.00: [Executor]	EX: ALU Result: 0x1b8
@line:767   Cycle @263.00: [Executor]	EX: Bypass Update: 0x1b8
@line:826   Cycle @263.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @263.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @263.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @263.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @263.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @263.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @263.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @263.00: [WB]	Input: rd=x0 wdata=0xffffff6c
@line:129   Cycle @263.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @263.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @263.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @263.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @263.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @263.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @263.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @264.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @264.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @264.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x1b4 rs2_data=0x248
@line:74    Cycle @264.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @264.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @264.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @264.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @264.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @264.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @264.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @264.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @264.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @264.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @264.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @264.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @264.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @264.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @264.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @264.00: [MEM]	MEM: Bypass <= 0x1b8
@line:30    Cycle @264.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @264.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @264.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @264.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @264.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @264.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @264.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @264.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @264.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @265.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @265.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @265.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x1b4 rs2_data=0x0
@line:74    Cycle @265.00: [Executor]	Input: pc=0x1c rs1_data=0x1b4 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @265.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @265.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x1b8)
@line:285   Cycle @265.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @265.00: [Executor]	EX: ALU Op1 source: RS1 (0x1b8)
@line:429   Cycle @265.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @265.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @265.00: [Executor]	EX: ALU Result: 0xffffff70
@line:767   Cycle @265.00: [Executor]	EX: Bypass Update: 0xffffff70
@line:826   Cycle @265.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @265.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @265.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @265.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @265.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @265.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @265.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @265.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @265.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @265.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @265.00: [WB]	Input: rd=x15 wdata=0x1b8
@line:35    Cycle @265.00: [WB]	WB: Write x15 <= 0x1b8
@line:129   Cycle @265.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @265.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @265.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @265.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @265.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @265.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @265.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @266.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @266.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @266.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x1b8 rs2_data=0x0
@line:74    Cycle @266.00: [Executor]	Input: pc=0x10 rs1_data=0x1b4 rs2_data=0x0 Imm=0x0
@line:119   Cycle @266.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @266.00: [Executor]	EX: RS1 source: WB Bypass (0x1b8)
@line:285   Cycle @266.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @266.00: [Executor]	EX: ALU Op1 source: RS1 (0x1b8)
@line:443   Cycle @266.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @266.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @266.00: [Executor]	EX: ALU Result: 0x1b8
@line:767   Cycle @266.00: [Executor]	EX: Bypass Update: 0x1b8
@line:802   Cycle @266.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @266.00: [Executor]	EX: Load Address: 0x1b8
@line:826   Cycle @266.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @266.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @266.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @266.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @266.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @266.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @266.00: [MEM]	MEM: Bypass <= 0xffffff70
@line:30    Cycle @266.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @266.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @266.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @266.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @266.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @266.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @266.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @266.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @266.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @267.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @267.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @267.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @267.00: [Executor]	Input: pc=0x14 rs1_data=0x1b8 rs2_data=0x0 Imm=0x4
@line:119   Cycle @267.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @267.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @267.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @267.00: [Executor]	EX: ALU Op1 source: RS1 (0x1b8)
@line:443   Cycle @267.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @267.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @267.00: [Executor]	EX: ALU Result: 0x1bc
@line:767   Cycle @267.00: [Executor]	EX: Bypass Update: 0x1bc
@line:826   Cycle @267.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @267.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @267.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @267.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @267.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @267.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @267.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @267.00: [WB]	Input: rd=x0 wdata=0xffffff70
@line:129   Cycle @267.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @267.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @267.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @267.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @267.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @267.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @267.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @268.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @268.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @268.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x1b8 rs2_data=0x248
@line:74    Cycle @268.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @268.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @268.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @268.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @268.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @268.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @268.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @268.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @268.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @268.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @268.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @268.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @268.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @268.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @268.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @268.00: [MEM]	MEM: Bypass <= 0x1bc
@line:30    Cycle @268.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @268.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @268.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @268.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @268.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @268.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @268.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @268.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @268.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @269.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @269.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @269.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x1b8 rs2_data=0x0
@line:74    Cycle @269.00: [Executor]	Input: pc=0x1c rs1_data=0x1b8 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @269.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @269.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x1bc)
@line:285   Cycle @269.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @269.00: [Executor]	EX: ALU Op1 source: RS1 (0x1bc)
@line:429   Cycle @269.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @269.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @269.00: [Executor]	EX: ALU Result: 0xffffff74
@line:767   Cycle @269.00: [Executor]	EX: Bypass Update: 0xffffff74
@line:826   Cycle @269.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @269.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @269.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @269.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @269.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @269.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @269.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @269.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @269.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @269.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @269.00: [WB]	Input: rd=x15 wdata=0x1bc
@line:35    Cycle @269.00: [WB]	WB: Write x15 <= 0x1bc
@line:129   Cycle @269.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @269.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @269.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @269.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @269.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @269.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @269.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @270.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @270.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @270.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x1bc rs2_data=0x0
@line:74    Cycle @270.00: [Executor]	Input: pc=0x10 rs1_data=0x1b8 rs2_data=0x0 Imm=0x0
@line:119   Cycle @270.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @270.00: [Executor]	EX: RS1 source: WB Bypass (0x1bc)
@line:285   Cycle @270.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @270.00: [Executor]	EX: ALU Op1 source: RS1 (0x1bc)
@line:443   Cycle @270.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @270.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @270.00: [Executor]	EX: ALU Result: 0x1bc
@line:767   Cycle @270.00: [Executor]	EX: Bypass Update: 0x1bc
@line:802   Cycle @270.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @270.00: [Executor]	EX: Load Address: 0x1bc
@line:826   Cycle @270.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @270.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @270.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @270.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @270.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @270.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @270.00: [MEM]	MEM: Bypass <= 0xffffff74
@line:30    Cycle @270.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @270.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @270.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @270.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @270.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @270.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @270.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @270.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @270.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @271.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @271.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @271.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @271.00: [Executor]	Input: pc=0x14 rs1_data=0x1bc rs2_data=0x0 Imm=0x4
@line:119   Cycle @271.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @271.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @271.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @271.00: [Executor]	EX: ALU Op1 source: RS1 (0x1bc)
@line:443   Cycle @271.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @271.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @271.00: [Executor]	EX: ALU Result: 0x1c0
@line:767   Cycle @271.00: [Executor]	EX: Bypass Update: 0x1c0
@line:826   Cycle @271.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @271.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @271.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @271.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @271.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @271.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @271.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @271.00: [WB]	Input: rd=x0 wdata=0xffffff74
@line:129   Cycle @271.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @271.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @271.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @271.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @271.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @271.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @271.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @272.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @272.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @272.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x1bc rs2_data=0x248
@line:74    Cycle @272.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @272.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @272.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @272.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @272.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @272.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @272.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @272.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @272.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @272.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @272.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @272.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @272.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @272.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @272.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @272.00: [MEM]	MEM: Bypass <= 0x1c0
@line:30    Cycle @272.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @272.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @272.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @272.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @272.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @272.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @272.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @272.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @272.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @273.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @273.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @273.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x1bc rs2_data=0x0
@line:74    Cycle @273.00: [Executor]	Input: pc=0x1c rs1_data=0x1bc rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @273.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @273.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x1c0)
@line:285   Cycle @273.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @273.00: [Executor]	EX: ALU Op1 source: RS1 (0x1c0)
@line:429   Cycle @273.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @273.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @273.00: [Executor]	EX: ALU Result: 0xffffff78
@line:767   Cycle @273.00: [Executor]	EX: Bypass Update: 0xffffff78
@line:826   Cycle @273.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @273.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @273.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @273.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @273.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @273.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @273.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @273.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @273.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @273.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @273.00: [WB]	Input: rd=x15 wdata=0x1c0
@line:35    Cycle @273.00: [WB]	WB: Write x15 <= 0x1c0
@line:129   Cycle @273.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @273.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @273.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @273.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @273.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @273.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @273.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @274.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @274.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @274.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x1c0 rs2_data=0x0
@line:74    Cycle @274.00: [Executor]	Input: pc=0x10 rs1_data=0x1bc rs2_data=0x0 Imm=0x0
@line:119   Cycle @274.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @274.00: [Executor]	EX: RS1 source: WB Bypass (0x1c0)
@line:285   Cycle @274.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @274.00: [Executor]	EX: ALU Op1 source: RS1 (0x1c0)
@line:443   Cycle @274.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @274.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @274.00: [Executor]	EX: ALU Result: 0x1c0
@line:767   Cycle @274.00: [Executor]	EX: Bypass Update: 0x1c0
@line:802   Cycle @274.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @274.00: [Executor]	EX: Load Address: 0x1c0
@line:826   Cycle @274.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @274.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @274.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @274.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @274.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @274.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @274.00: [MEM]	MEM: Bypass <= 0xffffff78
@line:30    Cycle @274.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @274.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @274.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @274.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @274.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @274.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @274.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @274.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @274.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @275.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @275.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @275.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @275.00: [Executor]	Input: pc=0x14 rs1_data=0x1c0 rs2_data=0x0 Imm=0x4
@line:119   Cycle @275.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @275.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @275.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @275.00: [Executor]	EX: ALU Op1 source: RS1 (0x1c0)
@line:443   Cycle @275.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @275.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @275.00: [Executor]	EX: ALU Result: 0x1c4
@line:767   Cycle @275.00: [Executor]	EX: Bypass Update: 0x1c4
@line:826   Cycle @275.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @275.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @275.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @275.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @275.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @275.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @275.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @275.00: [WB]	Input: rd=x0 wdata=0xffffff78
@line:129   Cycle @275.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @275.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @275.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @275.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @275.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @275.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @275.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @276.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @276.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @276.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x1c0 rs2_data=0x248
@line:74    Cycle @276.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @276.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @276.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @276.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @276.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @276.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @276.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @276.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @276.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @276.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @276.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @276.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @276.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @276.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @276.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @276.00: [MEM]	MEM: Bypass <= 0x1c4
@line:30    Cycle @276.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @276.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @276.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @276.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @276.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @276.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @276.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @276.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @276.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @277.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @277.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @277.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x1c0 rs2_data=0x0
@line:74    Cycle @277.00: [Executor]	Input: pc=0x1c rs1_data=0x1c0 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @277.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @277.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x1c4)
@line:285   Cycle @277.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @277.00: [Executor]	EX: ALU Op1 source: RS1 (0x1c4)
@line:429   Cycle @277.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @277.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @277.00: [Executor]	EX: ALU Result: 0xffffff7c
@line:767   Cycle @277.00: [Executor]	EX: Bypass Update: 0xffffff7c
@line:826   Cycle @277.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @277.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @277.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @277.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @277.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @277.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @277.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @277.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @277.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @277.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @277.00: [WB]	Input: rd=x15 wdata=0x1c4
@line:35    Cycle @277.00: [WB]	WB: Write x15 <= 0x1c4
@line:129   Cycle @277.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @277.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @277.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @277.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @277.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @277.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @277.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @278.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @278.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @278.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x1c4 rs2_data=0x0
@line:74    Cycle @278.00: [Executor]	Input: pc=0x10 rs1_data=0x1c0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @278.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @278.00: [Executor]	EX: RS1 source: WB Bypass (0x1c4)
@line:285   Cycle @278.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @278.00: [Executor]	EX: ALU Op1 source: RS1 (0x1c4)
@line:443   Cycle @278.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @278.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @278.00: [Executor]	EX: ALU Result: 0x1c4
@line:767   Cycle @278.00: [Executor]	EX: Bypass Update: 0x1c4
@line:802   Cycle @278.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @278.00: [Executor]	EX: Load Address: 0x1c4
@line:826   Cycle @278.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @278.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @278.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @278.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @278.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @278.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @278.00: [MEM]	MEM: Bypass <= 0xffffff7c
@line:30    Cycle @278.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @278.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @278.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @278.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @278.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @278.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @278.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @278.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @278.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @279.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @279.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @279.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @279.00: [Executor]	Input: pc=0x14 rs1_data=0x1c4 rs2_data=0x0 Imm=0x4
@line:119   Cycle @279.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @279.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @279.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @279.00: [Executor]	EX: ALU Op1 source: RS1 (0x1c4)
@line:443   Cycle @279.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @279.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @279.00: [Executor]	EX: ALU Result: 0x1c8
@line:767   Cycle @279.00: [Executor]	EX: Bypass Update: 0x1c8
@line:826   Cycle @279.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @279.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @279.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @279.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @279.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @279.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @279.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @279.00: [WB]	Input: rd=x0 wdata=0xffffff7c
@line:129   Cycle @279.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @279.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @279.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @279.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @279.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @279.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @279.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @280.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @280.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @280.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x1c4 rs2_data=0x248
@line:74    Cycle @280.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @280.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @280.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @280.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @280.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @280.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @280.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @280.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @280.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @280.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @280.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @280.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @280.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @280.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @280.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @280.00: [MEM]	MEM: Bypass <= 0x1c8
@line:30    Cycle @280.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @280.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @280.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @280.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @280.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @280.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @280.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @280.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @280.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @281.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @281.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @281.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x1c4 rs2_data=0x0
@line:74    Cycle @281.00: [Executor]	Input: pc=0x1c rs1_data=0x1c4 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @281.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @281.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x1c8)
@line:285   Cycle @281.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @281.00: [Executor]	EX: ALU Op1 source: RS1 (0x1c8)
@line:429   Cycle @281.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @281.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @281.00: [Executor]	EX: ALU Result: 0xffffff80
@line:767   Cycle @281.00: [Executor]	EX: Bypass Update: 0xffffff80
@line:826   Cycle @281.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @281.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @281.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @281.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @281.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @281.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @281.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @281.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @281.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @281.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @281.00: [WB]	Input: rd=x15 wdata=0x1c8
@line:35    Cycle @281.00: [WB]	WB: Write x15 <= 0x1c8
@line:129   Cycle @281.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @281.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @281.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @281.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @281.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @281.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @281.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @282.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @282.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @282.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x1c8 rs2_data=0x0
@line:74    Cycle @282.00: [Executor]	Input: pc=0x10 rs1_data=0x1c4 rs2_data=0x0 Imm=0x0
@line:119   Cycle @282.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @282.00: [Executor]	EX: RS1 source: WB Bypass (0x1c8)
@line:285   Cycle @282.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @282.00: [Executor]	EX: ALU Op1 source: RS1 (0x1c8)
@line:443   Cycle @282.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @282.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @282.00: [Executor]	EX: ALU Result: 0x1c8
@line:767   Cycle @282.00: [Executor]	EX: Bypass Update: 0x1c8
@line:802   Cycle @282.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @282.00: [Executor]	EX: Load Address: 0x1c8
@line:826   Cycle @282.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @282.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @282.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @282.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @282.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @282.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @282.00: [MEM]	MEM: Bypass <= 0xffffff80
@line:30    Cycle @282.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @282.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @282.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @282.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @282.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @282.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @282.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @282.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @282.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @283.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @283.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @283.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @283.00: [Executor]	Input: pc=0x14 rs1_data=0x1c8 rs2_data=0x0 Imm=0x4
@line:119   Cycle @283.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @283.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @283.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @283.00: [Executor]	EX: ALU Op1 source: RS1 (0x1c8)
@line:443   Cycle @283.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @283.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @283.00: [Executor]	EX: ALU Result: 0x1cc
@line:767   Cycle @283.00: [Executor]	EX: Bypass Update: 0x1cc
@line:826   Cycle @283.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @283.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @283.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @283.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @283.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @283.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @283.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @283.00: [WB]	Input: rd=x0 wdata=0xffffff80
@line:129   Cycle @283.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @283.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @283.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @283.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @283.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @283.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @283.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @284.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @284.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @284.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x1c8 rs2_data=0x248
@line:74    Cycle @284.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @284.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @284.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @284.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @284.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @284.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @284.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @284.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @284.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @284.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @284.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @284.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @284.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @284.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @284.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @284.00: [MEM]	MEM: Bypass <= 0x1cc
@line:30    Cycle @284.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @284.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @284.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @284.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @284.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @284.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @284.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @284.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @284.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @285.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @285.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @285.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x1c8 rs2_data=0x0
@line:74    Cycle @285.00: [Executor]	Input: pc=0x1c rs1_data=0x1c8 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @285.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @285.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x1cc)
@line:285   Cycle @285.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @285.00: [Executor]	EX: ALU Op1 source: RS1 (0x1cc)
@line:429   Cycle @285.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @285.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @285.00: [Executor]	EX: ALU Result: 0xffffff84
@line:767   Cycle @285.00: [Executor]	EX: Bypass Update: 0xffffff84
@line:826   Cycle @285.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @285.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @285.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @285.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @285.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @285.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @285.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @285.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @285.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @285.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @285.00: [WB]	Input: rd=x15 wdata=0x1cc
@line:35    Cycle @285.00: [WB]	WB: Write x15 <= 0x1cc
@line:129   Cycle @285.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @285.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @285.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @285.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @285.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @285.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @285.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @286.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @286.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @286.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x1cc rs2_data=0x0
@line:74    Cycle @286.00: [Executor]	Input: pc=0x10 rs1_data=0x1c8 rs2_data=0x0 Imm=0x0
@line:119   Cycle @286.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @286.00: [Executor]	EX: RS1 source: WB Bypass (0x1cc)
@line:285   Cycle @286.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @286.00: [Executor]	EX: ALU Op1 source: RS1 (0x1cc)
@line:443   Cycle @286.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @286.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @286.00: [Executor]	EX: ALU Result: 0x1cc
@line:767   Cycle @286.00: [Executor]	EX: Bypass Update: 0x1cc
@line:802   Cycle @286.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @286.00: [Executor]	EX: Load Address: 0x1cc
@line:826   Cycle @286.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @286.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @286.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @286.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @286.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @286.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @286.00: [MEM]	MEM: Bypass <= 0xffffff84
@line:30    Cycle @286.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @286.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @286.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @286.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @286.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @286.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @286.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @286.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @286.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @287.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @287.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @287.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @287.00: [Executor]	Input: pc=0x14 rs1_data=0x1cc rs2_data=0x0 Imm=0x4
@line:119   Cycle @287.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @287.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @287.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @287.00: [Executor]	EX: ALU Op1 source: RS1 (0x1cc)
@line:443   Cycle @287.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @287.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @287.00: [Executor]	EX: ALU Result: 0x1d0
@line:767   Cycle @287.00: [Executor]	EX: Bypass Update: 0x1d0
@line:826   Cycle @287.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @287.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @287.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @287.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @287.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @287.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @287.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @287.00: [WB]	Input: rd=x0 wdata=0xffffff84
@line:129   Cycle @287.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @287.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @287.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @287.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @287.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @287.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @287.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @288.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @288.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @288.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x1cc rs2_data=0x248
@line:74    Cycle @288.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @288.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @288.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @288.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @288.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @288.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @288.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @288.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @288.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @288.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @288.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @288.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @288.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @288.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @288.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @288.00: [MEM]	MEM: Bypass <= 0x1d0
@line:30    Cycle @288.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @288.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @288.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @288.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @288.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @288.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @288.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @288.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @288.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @289.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @289.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @289.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x1cc rs2_data=0x0
@line:74    Cycle @289.00: [Executor]	Input: pc=0x1c rs1_data=0x1cc rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @289.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @289.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x1d0)
@line:285   Cycle @289.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @289.00: [Executor]	EX: ALU Op1 source: RS1 (0x1d0)
@line:429   Cycle @289.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @289.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @289.00: [Executor]	EX: ALU Result: 0xffffff88
@line:767   Cycle @289.00: [Executor]	EX: Bypass Update: 0xffffff88
@line:826   Cycle @289.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @289.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @289.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @289.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @289.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @289.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @289.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @289.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @289.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @289.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @289.00: [WB]	Input: rd=x15 wdata=0x1d0
@line:35    Cycle @289.00: [WB]	WB: Write x15 <= 0x1d0
@line:129   Cycle @289.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @289.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @289.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @289.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @289.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @289.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @289.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @290.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @290.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @290.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x1d0 rs2_data=0x0
@line:74    Cycle @290.00: [Executor]	Input: pc=0x10 rs1_data=0x1cc rs2_data=0x0 Imm=0x0
@line:119   Cycle @290.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @290.00: [Executor]	EX: RS1 source: WB Bypass (0x1d0)
@line:285   Cycle @290.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @290.00: [Executor]	EX: ALU Op1 source: RS1 (0x1d0)
@line:443   Cycle @290.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @290.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @290.00: [Executor]	EX: ALU Result: 0x1d0
@line:767   Cycle @290.00: [Executor]	EX: Bypass Update: 0x1d0
@line:802   Cycle @290.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @290.00: [Executor]	EX: Load Address: 0x1d0
@line:826   Cycle @290.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @290.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @290.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @290.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @290.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @290.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @290.00: [MEM]	MEM: Bypass <= 0xffffff88
@line:30    Cycle @290.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @290.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @290.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @290.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @290.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @290.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @290.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @290.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @290.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @291.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @291.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @291.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @291.00: [Executor]	Input: pc=0x14 rs1_data=0x1d0 rs2_data=0x0 Imm=0x4
@line:119   Cycle @291.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @291.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @291.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @291.00: [Executor]	EX: ALU Op1 source: RS1 (0x1d0)
@line:443   Cycle @291.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @291.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @291.00: [Executor]	EX: ALU Result: 0x1d4
@line:767   Cycle @291.00: [Executor]	EX: Bypass Update: 0x1d4
@line:826   Cycle @291.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @291.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @291.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @291.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @291.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @291.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @291.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @291.00: [WB]	Input: rd=x0 wdata=0xffffff88
@line:129   Cycle @291.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @291.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @291.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @291.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @291.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @291.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @291.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @292.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @292.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @292.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x1d0 rs2_data=0x248
@line:74    Cycle @292.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @292.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @292.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @292.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @292.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @292.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @292.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @292.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @292.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @292.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @292.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @292.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @292.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @292.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @292.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @292.00: [MEM]	MEM: Bypass <= 0x1d4
@line:30    Cycle @292.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @292.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @292.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @292.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @292.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @292.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @292.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @292.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @292.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @293.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @293.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @293.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x1d0 rs2_data=0x0
@line:74    Cycle @293.00: [Executor]	Input: pc=0x1c rs1_data=0x1d0 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @293.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @293.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x1d4)
@line:285   Cycle @293.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @293.00: [Executor]	EX: ALU Op1 source: RS1 (0x1d4)
@line:429   Cycle @293.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @293.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @293.00: [Executor]	EX: ALU Result: 0xffffff8c
@line:767   Cycle @293.00: [Executor]	EX: Bypass Update: 0xffffff8c
@line:826   Cycle @293.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @293.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @293.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @293.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @293.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @293.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @293.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @293.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @293.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @293.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @293.00: [WB]	Input: rd=x15 wdata=0x1d4
@line:35    Cycle @293.00: [WB]	WB: Write x15 <= 0x1d4
@line:129   Cycle @293.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @293.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @293.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @293.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @293.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @293.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @293.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @294.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @294.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @294.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x1d4 rs2_data=0x0
@line:74    Cycle @294.00: [Executor]	Input: pc=0x10 rs1_data=0x1d0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @294.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @294.00: [Executor]	EX: RS1 source: WB Bypass (0x1d4)
@line:285   Cycle @294.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @294.00: [Executor]	EX: ALU Op1 source: RS1 (0x1d4)
@line:443   Cycle @294.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @294.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @294.00: [Executor]	EX: ALU Result: 0x1d4
@line:767   Cycle @294.00: [Executor]	EX: Bypass Update: 0x1d4
@line:802   Cycle @294.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @294.00: [Executor]	EX: Load Address: 0x1d4
@line:826   Cycle @294.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @294.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @294.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @294.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @294.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @294.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @294.00: [MEM]	MEM: Bypass <= 0xffffff8c
@line:30    Cycle @294.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @294.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @294.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @294.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @294.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @294.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @294.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @294.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @294.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @295.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @295.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @295.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @295.00: [Executor]	Input: pc=0x14 rs1_data=0x1d4 rs2_data=0x0 Imm=0x4
@line:119   Cycle @295.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @295.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @295.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @295.00: [Executor]	EX: ALU Op1 source: RS1 (0x1d4)
@line:443   Cycle @295.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @295.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @295.00: [Executor]	EX: ALU Result: 0x1d8
@line:767   Cycle @295.00: [Executor]	EX: Bypass Update: 0x1d8
@line:826   Cycle @295.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @295.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @295.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @295.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @295.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @295.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @295.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @295.00: [WB]	Input: rd=x0 wdata=0xffffff8c
@line:129   Cycle @295.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @295.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @295.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @295.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @295.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @295.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @295.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @296.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @296.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @296.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x1d4 rs2_data=0x248
@line:74    Cycle @296.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @296.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @296.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @296.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @296.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @296.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @296.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @296.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @296.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @296.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @296.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @296.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @296.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @296.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @296.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @296.00: [MEM]	MEM: Bypass <= 0x1d8
@line:30    Cycle @296.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @296.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @296.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @296.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @296.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @296.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @296.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @296.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @296.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @297.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @297.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @297.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x1d4 rs2_data=0x0
@line:74    Cycle @297.00: [Executor]	Input: pc=0x1c rs1_data=0x1d4 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @297.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @297.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x1d8)
@line:285   Cycle @297.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @297.00: [Executor]	EX: ALU Op1 source: RS1 (0x1d8)
@line:429   Cycle @297.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @297.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @297.00: [Executor]	EX: ALU Result: 0xffffff90
@line:767   Cycle @297.00: [Executor]	EX: Bypass Update: 0xffffff90
@line:826   Cycle @297.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @297.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @297.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @297.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @297.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @297.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @297.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @297.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @297.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @297.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @297.00: [WB]	Input: rd=x15 wdata=0x1d8
@line:35    Cycle @297.00: [WB]	WB: Write x15 <= 0x1d8
@line:129   Cycle @297.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @297.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @297.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @297.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @297.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @297.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @297.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @298.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @298.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @298.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x1d8 rs2_data=0x0
@line:74    Cycle @298.00: [Executor]	Input: pc=0x10 rs1_data=0x1d4 rs2_data=0x0 Imm=0x0
@line:119   Cycle @298.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @298.00: [Executor]	EX: RS1 source: WB Bypass (0x1d8)
@line:285   Cycle @298.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @298.00: [Executor]	EX: ALU Op1 source: RS1 (0x1d8)
@line:443   Cycle @298.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @298.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @298.00: [Executor]	EX: ALU Result: 0x1d8
@line:767   Cycle @298.00: [Executor]	EX: Bypass Update: 0x1d8
@line:802   Cycle @298.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @298.00: [Executor]	EX: Load Address: 0x1d8
@line:826   Cycle @298.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @298.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @298.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @298.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @298.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @298.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @298.00: [MEM]	MEM: Bypass <= 0xffffff90
@line:30    Cycle @298.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @298.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @298.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @298.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @298.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @298.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @298.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @298.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @298.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @299.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @299.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @299.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @299.00: [Executor]	Input: pc=0x14 rs1_data=0x1d8 rs2_data=0x0 Imm=0x4
@line:119   Cycle @299.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @299.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @299.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @299.00: [Executor]	EX: ALU Op1 source: RS1 (0x1d8)
@line:443   Cycle @299.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @299.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @299.00: [Executor]	EX: ALU Result: 0x1dc
@line:767   Cycle @299.00: [Executor]	EX: Bypass Update: 0x1dc
@line:826   Cycle @299.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @299.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @299.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @299.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @299.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @299.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @299.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @299.00: [WB]	Input: rd=x0 wdata=0xffffff90
@line:129   Cycle @299.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @299.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @299.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @299.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @299.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @299.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @299.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @300.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @300.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @300.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x1d8 rs2_data=0x248
@line:74    Cycle @300.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @300.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @300.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @300.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @300.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @300.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @300.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @300.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @300.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @300.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @300.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @300.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @300.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @300.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @300.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @300.00: [MEM]	MEM: Bypass <= 0x1dc
@line:30    Cycle @300.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @300.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @300.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @300.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @300.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @300.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @300.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @300.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @300.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @301.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @301.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @301.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x1d8 rs2_data=0x0
@line:74    Cycle @301.00: [Executor]	Input: pc=0x1c rs1_data=0x1d8 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @301.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @301.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x1dc)
@line:285   Cycle @301.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @301.00: [Executor]	EX: ALU Op1 source: RS1 (0x1dc)
@line:429   Cycle @301.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @301.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @301.00: [Executor]	EX: ALU Result: 0xffffff94
@line:767   Cycle @301.00: [Executor]	EX: Bypass Update: 0xffffff94
@line:826   Cycle @301.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @301.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @301.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @301.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @301.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @301.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @301.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @301.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @301.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @301.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @301.00: [WB]	Input: rd=x15 wdata=0x1dc
@line:35    Cycle @301.00: [WB]	WB: Write x15 <= 0x1dc
@line:129   Cycle @301.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @301.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @301.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @301.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @301.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @301.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @301.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @302.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @302.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @302.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x1dc rs2_data=0x0
@line:74    Cycle @302.00: [Executor]	Input: pc=0x10 rs1_data=0x1d8 rs2_data=0x0 Imm=0x0
@line:119   Cycle @302.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @302.00: [Executor]	EX: RS1 source: WB Bypass (0x1dc)
@line:285   Cycle @302.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @302.00: [Executor]	EX: ALU Op1 source: RS1 (0x1dc)
@line:443   Cycle @302.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @302.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @302.00: [Executor]	EX: ALU Result: 0x1dc
@line:767   Cycle @302.00: [Executor]	EX: Bypass Update: 0x1dc
@line:802   Cycle @302.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @302.00: [Executor]	EX: Load Address: 0x1dc
@line:826   Cycle @302.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @302.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @302.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @302.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @302.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @302.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @302.00: [MEM]	MEM: Bypass <= 0xffffff94
@line:30    Cycle @302.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @302.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @302.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @302.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @302.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @302.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @302.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @302.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @302.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @303.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @303.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @303.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @303.00: [Executor]	Input: pc=0x14 rs1_data=0x1dc rs2_data=0x0 Imm=0x4
@line:119   Cycle @303.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @303.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @303.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @303.00: [Executor]	EX: ALU Op1 source: RS1 (0x1dc)
@line:443   Cycle @303.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @303.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @303.00: [Executor]	EX: ALU Result: 0x1e0
@line:767   Cycle @303.00: [Executor]	EX: Bypass Update: 0x1e0
@line:826   Cycle @303.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @303.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @303.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @303.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @303.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @303.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @303.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @303.00: [WB]	Input: rd=x0 wdata=0xffffff94
@line:129   Cycle @303.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @303.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @303.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @303.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @303.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @303.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @303.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @304.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @304.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @304.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x1dc rs2_data=0x248
@line:74    Cycle @304.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @304.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @304.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @304.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @304.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @304.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @304.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @304.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @304.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @304.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @304.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @304.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @304.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @304.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @304.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @304.00: [MEM]	MEM: Bypass <= 0x1e0
@line:30    Cycle @304.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @304.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @304.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @304.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @304.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @304.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @304.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @304.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @304.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @305.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @305.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @305.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x1dc rs2_data=0x0
@line:74    Cycle @305.00: [Executor]	Input: pc=0x1c rs1_data=0x1dc rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @305.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @305.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x1e0)
@line:285   Cycle @305.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @305.00: [Executor]	EX: ALU Op1 source: RS1 (0x1e0)
@line:429   Cycle @305.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @305.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @305.00: [Executor]	EX: ALU Result: 0xffffff98
@line:767   Cycle @305.00: [Executor]	EX: Bypass Update: 0xffffff98
@line:826   Cycle @305.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @305.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @305.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @305.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @305.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @305.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @305.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @305.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @305.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @305.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @305.00: [WB]	Input: rd=x15 wdata=0x1e0
@line:35    Cycle @305.00: [WB]	WB: Write x15 <= 0x1e0
@line:129   Cycle @305.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @305.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @305.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @305.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @305.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @305.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @305.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @306.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @306.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @306.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x1e0 rs2_data=0x0
@line:74    Cycle @306.00: [Executor]	Input: pc=0x10 rs1_data=0x1dc rs2_data=0x0 Imm=0x0
@line:119   Cycle @306.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @306.00: [Executor]	EX: RS1 source: WB Bypass (0x1e0)
@line:285   Cycle @306.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @306.00: [Executor]	EX: ALU Op1 source: RS1 (0x1e0)
@line:443   Cycle @306.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @306.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @306.00: [Executor]	EX: ALU Result: 0x1e0
@line:767   Cycle @306.00: [Executor]	EX: Bypass Update: 0x1e0
@line:802   Cycle @306.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @306.00: [Executor]	EX: Load Address: 0x1e0
@line:826   Cycle @306.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @306.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @306.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @306.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @306.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @306.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @306.00: [MEM]	MEM: Bypass <= 0xffffff98
@line:30    Cycle @306.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @306.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @306.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @306.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @306.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @306.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @306.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @306.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @306.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @307.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @307.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @307.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @307.00: [Executor]	Input: pc=0x14 rs1_data=0x1e0 rs2_data=0x0 Imm=0x4
@line:119   Cycle @307.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @307.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @307.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @307.00: [Executor]	EX: ALU Op1 source: RS1 (0x1e0)
@line:443   Cycle @307.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @307.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @307.00: [Executor]	EX: ALU Result: 0x1e4
@line:767   Cycle @307.00: [Executor]	EX: Bypass Update: 0x1e4
@line:826   Cycle @307.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @307.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @307.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @307.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @307.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @307.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @307.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @307.00: [WB]	Input: rd=x0 wdata=0xffffff98
@line:129   Cycle @307.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @307.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @307.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @307.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @307.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @307.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @307.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @308.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @308.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @308.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x1e0 rs2_data=0x248
@line:74    Cycle @308.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @308.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @308.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @308.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @308.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @308.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @308.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @308.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @308.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @308.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @308.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @308.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @308.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @308.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @308.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @308.00: [MEM]	MEM: Bypass <= 0x1e4
@line:30    Cycle @308.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @308.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @308.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @308.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @308.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @308.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @308.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @308.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @308.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @309.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @309.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @309.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x1e0 rs2_data=0x0
@line:74    Cycle @309.00: [Executor]	Input: pc=0x1c rs1_data=0x1e0 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @309.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @309.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x1e4)
@line:285   Cycle @309.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @309.00: [Executor]	EX: ALU Op1 source: RS1 (0x1e4)
@line:429   Cycle @309.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @309.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @309.00: [Executor]	EX: ALU Result: 0xffffff9c
@line:767   Cycle @309.00: [Executor]	EX: Bypass Update: 0xffffff9c
@line:826   Cycle @309.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @309.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @309.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @309.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @309.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @309.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @309.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @309.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @309.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @309.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @309.00: [WB]	Input: rd=x15 wdata=0x1e4
@line:35    Cycle @309.00: [WB]	WB: Write x15 <= 0x1e4
@line:129   Cycle @309.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @309.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @309.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @309.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @309.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @309.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @309.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @310.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @310.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @310.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x1e4 rs2_data=0x0
@line:74    Cycle @310.00: [Executor]	Input: pc=0x10 rs1_data=0x1e0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @310.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @310.00: [Executor]	EX: RS1 source: WB Bypass (0x1e4)
@line:285   Cycle @310.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @310.00: [Executor]	EX: ALU Op1 source: RS1 (0x1e4)
@line:443   Cycle @310.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @310.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @310.00: [Executor]	EX: ALU Result: 0x1e4
@line:767   Cycle @310.00: [Executor]	EX: Bypass Update: 0x1e4
@line:802   Cycle @310.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @310.00: [Executor]	EX: Load Address: 0x1e4
@line:826   Cycle @310.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @310.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @310.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @310.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @310.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @310.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @310.00: [MEM]	MEM: Bypass <= 0xffffff9c
@line:30    Cycle @310.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @310.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @310.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @310.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @310.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @310.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @310.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @310.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @310.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @311.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @311.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @311.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @311.00: [Executor]	Input: pc=0x14 rs1_data=0x1e4 rs2_data=0x0 Imm=0x4
@line:119   Cycle @311.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @311.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @311.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @311.00: [Executor]	EX: ALU Op1 source: RS1 (0x1e4)
@line:443   Cycle @311.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @311.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @311.00: [Executor]	EX: ALU Result: 0x1e8
@line:767   Cycle @311.00: [Executor]	EX: Bypass Update: 0x1e8
@line:826   Cycle @311.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @311.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @311.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @311.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @311.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @311.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @311.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @311.00: [WB]	Input: rd=x0 wdata=0xffffff9c
@line:129   Cycle @311.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @311.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @311.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @311.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @311.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @311.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @311.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @312.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @312.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @312.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x1e4 rs2_data=0x248
@line:74    Cycle @312.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @312.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @312.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @312.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @312.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @312.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @312.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @312.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @312.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @312.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @312.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @312.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @312.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @312.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @312.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @312.00: [MEM]	MEM: Bypass <= 0x1e8
@line:30    Cycle @312.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @312.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @312.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @312.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @312.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @312.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @312.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @312.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @312.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @313.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @313.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @313.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x1e4 rs2_data=0x0
@line:74    Cycle @313.00: [Executor]	Input: pc=0x1c rs1_data=0x1e4 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @313.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @313.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x1e8)
@line:285   Cycle @313.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @313.00: [Executor]	EX: ALU Op1 source: RS1 (0x1e8)
@line:429   Cycle @313.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @313.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @313.00: [Executor]	EX: ALU Result: 0xffffffa0
@line:767   Cycle @313.00: [Executor]	EX: Bypass Update: 0xffffffa0
@line:826   Cycle @313.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @313.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @313.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @313.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @313.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @313.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @313.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @313.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @313.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @313.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @313.00: [WB]	Input: rd=x15 wdata=0x1e8
@line:35    Cycle @313.00: [WB]	WB: Write x15 <= 0x1e8
@line:129   Cycle @313.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @313.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @313.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @313.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @313.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @313.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @313.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @314.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @314.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @314.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x1e8 rs2_data=0x0
@line:74    Cycle @314.00: [Executor]	Input: pc=0x10 rs1_data=0x1e4 rs2_data=0x0 Imm=0x0
@line:119   Cycle @314.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @314.00: [Executor]	EX: RS1 source: WB Bypass (0x1e8)
@line:285   Cycle @314.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @314.00: [Executor]	EX: ALU Op1 source: RS1 (0x1e8)
@line:443   Cycle @314.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @314.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @314.00: [Executor]	EX: ALU Result: 0x1e8
@line:767   Cycle @314.00: [Executor]	EX: Bypass Update: 0x1e8
@line:802   Cycle @314.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @314.00: [Executor]	EX: Load Address: 0x1e8
@line:826   Cycle @314.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @314.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @314.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @314.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @314.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @314.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @314.00: [MEM]	MEM: Bypass <= 0xffffffa0
@line:30    Cycle @314.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @314.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @314.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @314.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @314.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @314.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @314.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @314.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @314.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @315.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @315.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @315.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @315.00: [Executor]	Input: pc=0x14 rs1_data=0x1e8 rs2_data=0x0 Imm=0x4
@line:119   Cycle @315.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @315.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @315.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @315.00: [Executor]	EX: ALU Op1 source: RS1 (0x1e8)
@line:443   Cycle @315.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @315.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @315.00: [Executor]	EX: ALU Result: 0x1ec
@line:767   Cycle @315.00: [Executor]	EX: Bypass Update: 0x1ec
@line:826   Cycle @315.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @315.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @315.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @315.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @315.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @315.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @315.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @315.00: [WB]	Input: rd=x0 wdata=0xffffffa0
@line:129   Cycle @315.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @315.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @315.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @315.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @315.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @315.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @315.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @316.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @316.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @316.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x1e8 rs2_data=0x248
@line:74    Cycle @316.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @316.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @316.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @316.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @316.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @316.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @316.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @316.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @316.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @316.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @316.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @316.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @316.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @316.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @316.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @316.00: [MEM]	MEM: Bypass <= 0x1ec
@line:30    Cycle @316.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @316.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @316.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @316.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @316.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @316.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @316.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @316.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @316.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @317.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @317.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @317.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x1e8 rs2_data=0x0
@line:74    Cycle @317.00: [Executor]	Input: pc=0x1c rs1_data=0x1e8 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @317.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @317.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x1ec)
@line:285   Cycle @317.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @317.00: [Executor]	EX: ALU Op1 source: RS1 (0x1ec)
@line:429   Cycle @317.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @317.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @317.00: [Executor]	EX: ALU Result: 0xffffffa4
@line:767   Cycle @317.00: [Executor]	EX: Bypass Update: 0xffffffa4
@line:826   Cycle @317.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @317.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @317.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @317.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @317.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @317.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @317.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @317.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @317.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @317.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @317.00: [WB]	Input: rd=x15 wdata=0x1ec
@line:35    Cycle @317.00: [WB]	WB: Write x15 <= 0x1ec
@line:129   Cycle @317.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @317.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @317.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @317.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @317.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @317.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @317.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @318.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @318.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @318.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x1ec rs2_data=0x0
@line:74    Cycle @318.00: [Executor]	Input: pc=0x10 rs1_data=0x1e8 rs2_data=0x0 Imm=0x0
@line:119   Cycle @318.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @318.00: [Executor]	EX: RS1 source: WB Bypass (0x1ec)
@line:285   Cycle @318.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @318.00: [Executor]	EX: ALU Op1 source: RS1 (0x1ec)
@line:443   Cycle @318.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @318.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @318.00: [Executor]	EX: ALU Result: 0x1ec
@line:767   Cycle @318.00: [Executor]	EX: Bypass Update: 0x1ec
@line:802   Cycle @318.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @318.00: [Executor]	EX: Load Address: 0x1ec
@line:826   Cycle @318.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @318.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @318.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @318.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @318.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @318.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @318.00: [MEM]	MEM: Bypass <= 0xffffffa4
@line:30    Cycle @318.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @318.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @318.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @318.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @318.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @318.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @318.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @318.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @318.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @319.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @319.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @319.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @319.00: [Executor]	Input: pc=0x14 rs1_data=0x1ec rs2_data=0x0 Imm=0x4
@line:119   Cycle @319.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @319.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @319.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @319.00: [Executor]	EX: ALU Op1 source: RS1 (0x1ec)
@line:443   Cycle @319.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @319.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @319.00: [Executor]	EX: ALU Result: 0x1f0
@line:767   Cycle @319.00: [Executor]	EX: Bypass Update: 0x1f0
@line:826   Cycle @319.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @319.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @319.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @319.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @319.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @319.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @319.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @319.00: [WB]	Input: rd=x0 wdata=0xffffffa4
@line:129   Cycle @319.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @319.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @319.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @319.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @319.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @319.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @319.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @320.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @320.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @320.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x1ec rs2_data=0x248
@line:74    Cycle @320.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @320.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @320.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @320.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @320.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @320.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @320.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @320.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @320.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @320.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @320.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @320.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @320.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @320.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @320.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @320.00: [MEM]	MEM: Bypass <= 0x1f0
@line:30    Cycle @320.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @320.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @320.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @320.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @320.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @320.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @320.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @320.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @320.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @321.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @321.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @321.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x1ec rs2_data=0x0
@line:74    Cycle @321.00: [Executor]	Input: pc=0x1c rs1_data=0x1ec rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @321.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @321.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x1f0)
@line:285   Cycle @321.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @321.00: [Executor]	EX: ALU Op1 source: RS1 (0x1f0)
@line:429   Cycle @321.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @321.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @321.00: [Executor]	EX: ALU Result: 0xffffffa8
@line:767   Cycle @321.00: [Executor]	EX: Bypass Update: 0xffffffa8
@line:826   Cycle @321.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @321.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @321.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @321.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @321.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @321.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @321.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @321.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @321.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @321.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @321.00: [WB]	Input: rd=x15 wdata=0x1f0
@line:35    Cycle @321.00: [WB]	WB: Write x15 <= 0x1f0
@line:129   Cycle @321.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @321.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @321.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @321.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @321.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @321.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @321.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @322.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @322.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @322.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x1f0 rs2_data=0x0
@line:74    Cycle @322.00: [Executor]	Input: pc=0x10 rs1_data=0x1ec rs2_data=0x0 Imm=0x0
@line:119   Cycle @322.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @322.00: [Executor]	EX: RS1 source: WB Bypass (0x1f0)
@line:285   Cycle @322.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @322.00: [Executor]	EX: ALU Op1 source: RS1 (0x1f0)
@line:443   Cycle @322.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @322.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @322.00: [Executor]	EX: ALU Result: 0x1f0
@line:767   Cycle @322.00: [Executor]	EX: Bypass Update: 0x1f0
@line:802   Cycle @322.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @322.00: [Executor]	EX: Load Address: 0x1f0
@line:826   Cycle @322.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @322.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @322.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @322.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @322.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @322.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @322.00: [MEM]	MEM: Bypass <= 0xffffffa8
@line:30    Cycle @322.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @322.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @322.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @322.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @322.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @322.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @322.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @322.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @322.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @323.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @323.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @323.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @323.00: [Executor]	Input: pc=0x14 rs1_data=0x1f0 rs2_data=0x0 Imm=0x4
@line:119   Cycle @323.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @323.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @323.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @323.00: [Executor]	EX: ALU Op1 source: RS1 (0x1f0)
@line:443   Cycle @323.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @323.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @323.00: [Executor]	EX: ALU Result: 0x1f4
@line:767   Cycle @323.00: [Executor]	EX: Bypass Update: 0x1f4
@line:826   Cycle @323.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @323.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @323.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @323.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @323.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @323.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @323.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @323.00: [WB]	Input: rd=x0 wdata=0xffffffa8
@line:129   Cycle @323.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @323.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @323.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @323.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @323.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @323.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @323.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @324.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @324.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @324.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x1f0 rs2_data=0x248
@line:74    Cycle @324.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @324.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @324.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @324.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @324.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @324.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @324.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @324.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @324.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @324.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @324.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @324.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @324.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @324.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @324.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @324.00: [MEM]	MEM: Bypass <= 0x1f4
@line:30    Cycle @324.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @324.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @324.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @324.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @324.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @324.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @324.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @324.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @324.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @325.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @325.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @325.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x1f0 rs2_data=0x0
@line:74    Cycle @325.00: [Executor]	Input: pc=0x1c rs1_data=0x1f0 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @325.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @325.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x1f4)
@line:285   Cycle @325.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @325.00: [Executor]	EX: ALU Op1 source: RS1 (0x1f4)
@line:429   Cycle @325.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @325.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @325.00: [Executor]	EX: ALU Result: 0xffffffac
@line:767   Cycle @325.00: [Executor]	EX: Bypass Update: 0xffffffac
@line:826   Cycle @325.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @325.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @325.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @325.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @325.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @325.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @325.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @325.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @325.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @325.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @325.00: [WB]	Input: rd=x15 wdata=0x1f4
@line:35    Cycle @325.00: [WB]	WB: Write x15 <= 0x1f4
@line:129   Cycle @325.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @325.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @325.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @325.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @325.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @325.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @325.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @326.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @326.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @326.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x1f4 rs2_data=0x0
@line:74    Cycle @326.00: [Executor]	Input: pc=0x10 rs1_data=0x1f0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @326.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @326.00: [Executor]	EX: RS1 source: WB Bypass (0x1f4)
@line:285   Cycle @326.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @326.00: [Executor]	EX: ALU Op1 source: RS1 (0x1f4)
@line:443   Cycle @326.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @326.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @326.00: [Executor]	EX: ALU Result: 0x1f4
@line:767   Cycle @326.00: [Executor]	EX: Bypass Update: 0x1f4
@line:802   Cycle @326.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @326.00: [Executor]	EX: Load Address: 0x1f4
@line:826   Cycle @326.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @326.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @326.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @326.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @326.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @326.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @326.00: [MEM]	MEM: Bypass <= 0xffffffac
@line:30    Cycle @326.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @326.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @326.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @326.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @326.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @326.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @326.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @326.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @326.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @327.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @327.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @327.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @327.00: [Executor]	Input: pc=0x14 rs1_data=0x1f4 rs2_data=0x0 Imm=0x4
@line:119   Cycle @327.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @327.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @327.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @327.00: [Executor]	EX: ALU Op1 source: RS1 (0x1f4)
@line:443   Cycle @327.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @327.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @327.00: [Executor]	EX: ALU Result: 0x1f8
@line:767   Cycle @327.00: [Executor]	EX: Bypass Update: 0x1f8
@line:826   Cycle @327.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @327.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @327.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @327.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @327.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @327.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @327.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @327.00: [WB]	Input: rd=x0 wdata=0xffffffac
@line:129   Cycle @327.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @327.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @327.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @327.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @327.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @327.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @327.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @328.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @328.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @328.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x1f4 rs2_data=0x248
@line:74    Cycle @328.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @328.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @328.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @328.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @328.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @328.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @328.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @328.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @328.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @328.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @328.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @328.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @328.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @328.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @328.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @328.00: [MEM]	MEM: Bypass <= 0x1f8
@line:30    Cycle @328.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @328.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @328.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @328.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @328.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @328.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @328.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @328.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @328.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @329.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @329.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @329.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x1f4 rs2_data=0x0
@line:74    Cycle @329.00: [Executor]	Input: pc=0x1c rs1_data=0x1f4 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @329.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @329.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x1f8)
@line:285   Cycle @329.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @329.00: [Executor]	EX: ALU Op1 source: RS1 (0x1f8)
@line:429   Cycle @329.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @329.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @329.00: [Executor]	EX: ALU Result: 0xffffffb0
@line:767   Cycle @329.00: [Executor]	EX: Bypass Update: 0xffffffb0
@line:826   Cycle @329.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @329.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @329.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @329.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @329.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @329.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @329.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @329.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @329.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @329.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @329.00: [WB]	Input: rd=x15 wdata=0x1f8
@line:35    Cycle @329.00: [WB]	WB: Write x15 <= 0x1f8
@line:129   Cycle @329.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @329.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @329.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @329.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @329.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @329.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @329.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @330.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @330.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @330.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x1f8 rs2_data=0x0
@line:74    Cycle @330.00: [Executor]	Input: pc=0x10 rs1_data=0x1f4 rs2_data=0x0 Imm=0x0
@line:119   Cycle @330.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @330.00: [Executor]	EX: RS1 source: WB Bypass (0x1f8)
@line:285   Cycle @330.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @330.00: [Executor]	EX: ALU Op1 source: RS1 (0x1f8)
@line:443   Cycle @330.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @330.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @330.00: [Executor]	EX: ALU Result: 0x1f8
@line:767   Cycle @330.00: [Executor]	EX: Bypass Update: 0x1f8
@line:802   Cycle @330.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @330.00: [Executor]	EX: Load Address: 0x1f8
@line:826   Cycle @330.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @330.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @330.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @330.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @330.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @330.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @330.00: [MEM]	MEM: Bypass <= 0xffffffb0
@line:30    Cycle @330.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @330.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @330.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @330.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @330.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @330.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @330.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @330.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @330.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @331.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @331.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @331.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @331.00: [Executor]	Input: pc=0x14 rs1_data=0x1f8 rs2_data=0x0 Imm=0x4
@line:119   Cycle @331.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @331.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @331.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @331.00: [Executor]	EX: ALU Op1 source: RS1 (0x1f8)
@line:443   Cycle @331.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @331.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @331.00: [Executor]	EX: ALU Result: 0x1fc
@line:767   Cycle @331.00: [Executor]	EX: Bypass Update: 0x1fc
@line:826   Cycle @331.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @331.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @331.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @331.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @331.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @331.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @331.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @331.00: [WB]	Input: rd=x0 wdata=0xffffffb0
@line:129   Cycle @331.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @331.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @331.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @331.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @331.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @331.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @331.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @332.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @332.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @332.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x1f8 rs2_data=0x248
@line:74    Cycle @332.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @332.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @332.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @332.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @332.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @332.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @332.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @332.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @332.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @332.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @332.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @332.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @332.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @332.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @332.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @332.00: [MEM]	MEM: Bypass <= 0x1fc
@line:30    Cycle @332.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @332.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @332.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @332.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @332.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @332.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @332.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @332.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @332.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @333.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @333.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @333.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x1f8 rs2_data=0x0
@line:74    Cycle @333.00: [Executor]	Input: pc=0x1c rs1_data=0x1f8 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @333.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @333.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x1fc)
@line:285   Cycle @333.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @333.00: [Executor]	EX: ALU Op1 source: RS1 (0x1fc)
@line:429   Cycle @333.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @333.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @333.00: [Executor]	EX: ALU Result: 0xffffffb4
@line:767   Cycle @333.00: [Executor]	EX: Bypass Update: 0xffffffb4
@line:826   Cycle @333.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @333.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @333.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @333.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @333.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @333.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @333.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @333.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @333.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @333.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @333.00: [WB]	Input: rd=x15 wdata=0x1fc
@line:35    Cycle @333.00: [WB]	WB: Write x15 <= 0x1fc
@line:129   Cycle @333.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @333.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @333.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @333.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @333.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @333.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @333.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @334.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @334.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @334.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x1fc rs2_data=0x0
@line:74    Cycle @334.00: [Executor]	Input: pc=0x10 rs1_data=0x1f8 rs2_data=0x0 Imm=0x0
@line:119   Cycle @334.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @334.00: [Executor]	EX: RS1 source: WB Bypass (0x1fc)
@line:285   Cycle @334.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @334.00: [Executor]	EX: ALU Op1 source: RS1 (0x1fc)
@line:443   Cycle @334.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @334.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @334.00: [Executor]	EX: ALU Result: 0x1fc
@line:767   Cycle @334.00: [Executor]	EX: Bypass Update: 0x1fc
@line:802   Cycle @334.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @334.00: [Executor]	EX: Load Address: 0x1fc
@line:826   Cycle @334.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @334.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @334.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @334.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @334.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @334.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @334.00: [MEM]	MEM: Bypass <= 0xffffffb4
@line:30    Cycle @334.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @334.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @334.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @334.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @334.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @334.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @334.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @334.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @334.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @335.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @335.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @335.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @335.00: [Executor]	Input: pc=0x14 rs1_data=0x1fc rs2_data=0x0 Imm=0x4
@line:119   Cycle @335.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @335.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @335.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @335.00: [Executor]	EX: ALU Op1 source: RS1 (0x1fc)
@line:443   Cycle @335.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @335.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @335.00: [Executor]	EX: ALU Result: 0x200
@line:767   Cycle @335.00: [Executor]	EX: Bypass Update: 0x200
@line:826   Cycle @335.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @335.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @335.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @335.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @335.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @335.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @335.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @335.00: [WB]	Input: rd=x0 wdata=0xffffffb4
@line:129   Cycle @335.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @335.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @335.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @335.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @335.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @335.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @335.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @336.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @336.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @336.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x1fc rs2_data=0x248
@line:74    Cycle @336.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @336.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @336.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @336.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @336.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @336.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @336.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @336.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @336.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @336.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @336.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @336.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @336.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @336.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @336.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @336.00: [MEM]	MEM: Bypass <= 0x200
@line:30    Cycle @336.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @336.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @336.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @336.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @336.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @336.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @336.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @336.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @336.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @337.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @337.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @337.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x1fc rs2_data=0x0
@line:74    Cycle @337.00: [Executor]	Input: pc=0x1c rs1_data=0x1fc rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @337.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @337.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x200)
@line:285   Cycle @337.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @337.00: [Executor]	EX: ALU Op1 source: RS1 (0x200)
@line:429   Cycle @337.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @337.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @337.00: [Executor]	EX: ALU Result: 0xffffffb8
@line:767   Cycle @337.00: [Executor]	EX: Bypass Update: 0xffffffb8
@line:826   Cycle @337.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @337.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @337.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @337.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @337.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @337.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @337.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @337.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @337.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @337.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @337.00: [WB]	Input: rd=x15 wdata=0x200
@line:35    Cycle @337.00: [WB]	WB: Write x15 <= 0x200
@line:129   Cycle @337.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @337.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @337.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @337.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @337.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @337.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @337.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @338.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @338.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @338.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x200 rs2_data=0x0
@line:74    Cycle @338.00: [Executor]	Input: pc=0x10 rs1_data=0x1fc rs2_data=0x0 Imm=0x0
@line:119   Cycle @338.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @338.00: [Executor]	EX: RS1 source: WB Bypass (0x200)
@line:285   Cycle @338.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @338.00: [Executor]	EX: ALU Op1 source: RS1 (0x200)
@line:443   Cycle @338.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @338.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @338.00: [Executor]	EX: ALU Result: 0x200
@line:767   Cycle @338.00: [Executor]	EX: Bypass Update: 0x200
@line:802   Cycle @338.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @338.00: [Executor]	EX: Load Address: 0x200
@line:826   Cycle @338.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @338.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @338.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @338.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @338.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @338.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @338.00: [MEM]	MEM: Bypass <= 0xffffffb8
@line:30    Cycle @338.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @338.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @338.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @338.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @338.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @338.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @338.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @338.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @338.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @339.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @339.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @339.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @339.00: [Executor]	Input: pc=0x14 rs1_data=0x200 rs2_data=0x0 Imm=0x4
@line:119   Cycle @339.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @339.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @339.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @339.00: [Executor]	EX: ALU Op1 source: RS1 (0x200)
@line:443   Cycle @339.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @339.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @339.00: [Executor]	EX: ALU Result: 0x204
@line:767   Cycle @339.00: [Executor]	EX: Bypass Update: 0x204
@line:826   Cycle @339.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @339.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @339.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @339.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @339.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @339.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @339.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @339.00: [WB]	Input: rd=x0 wdata=0xffffffb8
@line:129   Cycle @339.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @339.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @339.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @339.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @339.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @339.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @339.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @340.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @340.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @340.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x200 rs2_data=0x248
@line:74    Cycle @340.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @340.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @340.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @340.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @340.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @340.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @340.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @340.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @340.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @340.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @340.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @340.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @340.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @340.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @340.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @340.00: [MEM]	MEM: Bypass <= 0x204
@line:30    Cycle @340.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @340.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @340.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @340.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @340.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @340.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @340.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @340.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @340.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @341.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @341.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @341.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x200 rs2_data=0x0
@line:74    Cycle @341.00: [Executor]	Input: pc=0x1c rs1_data=0x200 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @341.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @341.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x204)
@line:285   Cycle @341.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @341.00: [Executor]	EX: ALU Op1 source: RS1 (0x204)
@line:429   Cycle @341.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @341.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @341.00: [Executor]	EX: ALU Result: 0xffffffbc
@line:767   Cycle @341.00: [Executor]	EX: Bypass Update: 0xffffffbc
@line:826   Cycle @341.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @341.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @341.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @341.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @341.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @341.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @341.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @341.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @341.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @341.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @341.00: [WB]	Input: rd=x15 wdata=0x204
@line:35    Cycle @341.00: [WB]	WB: Write x15 <= 0x204
@line:129   Cycle @341.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @341.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @341.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @341.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @341.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @341.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @341.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @342.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @342.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @342.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x204 rs2_data=0x0
@line:74    Cycle @342.00: [Executor]	Input: pc=0x10 rs1_data=0x200 rs2_data=0x0 Imm=0x0
@line:119   Cycle @342.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @342.00: [Executor]	EX: RS1 source: WB Bypass (0x204)
@line:285   Cycle @342.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @342.00: [Executor]	EX: ALU Op1 source: RS1 (0x204)
@line:443   Cycle @342.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @342.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @342.00: [Executor]	EX: ALU Result: 0x204
@line:767   Cycle @342.00: [Executor]	EX: Bypass Update: 0x204
@line:802   Cycle @342.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @342.00: [Executor]	EX: Load Address: 0x204
@line:826   Cycle @342.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @342.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @342.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @342.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @342.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @342.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @342.00: [MEM]	MEM: Bypass <= 0xffffffbc
@line:30    Cycle @342.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @342.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @342.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @342.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @342.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @342.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @342.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @342.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @342.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @343.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @343.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @343.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @343.00: [Executor]	Input: pc=0x14 rs1_data=0x204 rs2_data=0x0 Imm=0x4
@line:119   Cycle @343.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @343.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @343.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @343.00: [Executor]	EX: ALU Op1 source: RS1 (0x204)
@line:443   Cycle @343.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @343.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @343.00: [Executor]	EX: ALU Result: 0x208
@line:767   Cycle @343.00: [Executor]	EX: Bypass Update: 0x208
@line:826   Cycle @343.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @343.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @343.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @343.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @343.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @343.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @343.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @343.00: [WB]	Input: rd=x0 wdata=0xffffffbc
@line:129   Cycle @343.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @343.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @343.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @343.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @343.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @343.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @343.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @344.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @344.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @344.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x204 rs2_data=0x248
@line:74    Cycle @344.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @344.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @344.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @344.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @344.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @344.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @344.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @344.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @344.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @344.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @344.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @344.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @344.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @344.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @344.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @344.00: [MEM]	MEM: Bypass <= 0x208
@line:30    Cycle @344.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @344.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @344.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @344.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @344.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @344.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @344.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @344.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @344.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @345.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @345.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @345.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x204 rs2_data=0x0
@line:74    Cycle @345.00: [Executor]	Input: pc=0x1c rs1_data=0x204 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @345.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @345.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x208)
@line:285   Cycle @345.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @345.00: [Executor]	EX: ALU Op1 source: RS1 (0x208)
@line:429   Cycle @345.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @345.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @345.00: [Executor]	EX: ALU Result: 0xffffffc0
@line:767   Cycle @345.00: [Executor]	EX: Bypass Update: 0xffffffc0
@line:826   Cycle @345.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @345.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @345.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @345.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @345.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @345.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @345.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @345.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @345.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @345.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @345.00: [WB]	Input: rd=x15 wdata=0x208
@line:35    Cycle @345.00: [WB]	WB: Write x15 <= 0x208
@line:129   Cycle @345.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @345.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @345.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @345.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @345.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @345.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @345.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @346.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @346.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @346.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x208 rs2_data=0x0
@line:74    Cycle @346.00: [Executor]	Input: pc=0x10 rs1_data=0x204 rs2_data=0x0 Imm=0x0
@line:119   Cycle @346.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @346.00: [Executor]	EX: RS1 source: WB Bypass (0x208)
@line:285   Cycle @346.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @346.00: [Executor]	EX: ALU Op1 source: RS1 (0x208)
@line:443   Cycle @346.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @346.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @346.00: [Executor]	EX: ALU Result: 0x208
@line:767   Cycle @346.00: [Executor]	EX: Bypass Update: 0x208
@line:802   Cycle @346.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @346.00: [Executor]	EX: Load Address: 0x208
@line:826   Cycle @346.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @346.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @346.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @346.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @346.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @346.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @346.00: [MEM]	MEM: Bypass <= 0xffffffc0
@line:30    Cycle @346.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @346.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @346.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @346.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @346.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @346.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @346.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @346.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @346.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @347.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @347.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @347.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @347.00: [Executor]	Input: pc=0x14 rs1_data=0x208 rs2_data=0x0 Imm=0x4
@line:119   Cycle @347.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @347.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @347.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @347.00: [Executor]	EX: ALU Op1 source: RS1 (0x208)
@line:443   Cycle @347.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @347.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @347.00: [Executor]	EX: ALU Result: 0x20c
@line:767   Cycle @347.00: [Executor]	EX: Bypass Update: 0x20c
@line:826   Cycle @347.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @347.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @347.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @347.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @347.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @347.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @347.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @347.00: [WB]	Input: rd=x0 wdata=0xffffffc0
@line:129   Cycle @347.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @347.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @347.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @347.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @347.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @347.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @347.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @348.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @348.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @348.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x208 rs2_data=0x248
@line:74    Cycle @348.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @348.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @348.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @348.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @348.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @348.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @348.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @348.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @348.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @348.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @348.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @348.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @348.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @348.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @348.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @348.00: [MEM]	MEM: Bypass <= 0x20c
@line:30    Cycle @348.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @348.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @348.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @348.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @348.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @348.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @348.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @348.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @348.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @349.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @349.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @349.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x208 rs2_data=0x0
@line:74    Cycle @349.00: [Executor]	Input: pc=0x1c rs1_data=0x208 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @349.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @349.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x20c)
@line:285   Cycle @349.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @349.00: [Executor]	EX: ALU Op1 source: RS1 (0x20c)
@line:429   Cycle @349.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @349.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @349.00: [Executor]	EX: ALU Result: 0xffffffc4
@line:767   Cycle @349.00: [Executor]	EX: Bypass Update: 0xffffffc4
@line:826   Cycle @349.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @349.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @349.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @349.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @349.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @349.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @349.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @349.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @349.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @349.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @349.00: [WB]	Input: rd=x15 wdata=0x20c
@line:35    Cycle @349.00: [WB]	WB: Write x15 <= 0x20c
@line:129   Cycle @349.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @349.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @349.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @349.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @349.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @349.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @349.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @350.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @350.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @350.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x20c rs2_data=0x0
@line:74    Cycle @350.00: [Executor]	Input: pc=0x10 rs1_data=0x208 rs2_data=0x0 Imm=0x0
@line:119   Cycle @350.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @350.00: [Executor]	EX: RS1 source: WB Bypass (0x20c)
@line:285   Cycle @350.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @350.00: [Executor]	EX: ALU Op1 source: RS1 (0x20c)
@line:443   Cycle @350.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @350.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @350.00: [Executor]	EX: ALU Result: 0x20c
@line:767   Cycle @350.00: [Executor]	EX: Bypass Update: 0x20c
@line:802   Cycle @350.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @350.00: [Executor]	EX: Load Address: 0x20c
@line:826   Cycle @350.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @350.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @350.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @350.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @350.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @350.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @350.00: [MEM]	MEM: Bypass <= 0xffffffc4
@line:30    Cycle @350.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @350.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @350.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @350.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @350.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @350.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @350.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @350.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @350.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @351.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @351.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @351.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @351.00: [Executor]	Input: pc=0x14 rs1_data=0x20c rs2_data=0x0 Imm=0x4
@line:119   Cycle @351.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @351.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @351.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @351.00: [Executor]	EX: ALU Op1 source: RS1 (0x20c)
@line:443   Cycle @351.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @351.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @351.00: [Executor]	EX: ALU Result: 0x210
@line:767   Cycle @351.00: [Executor]	EX: Bypass Update: 0x210
@line:826   Cycle @351.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @351.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @351.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @351.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @351.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @351.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @351.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @351.00: [WB]	Input: rd=x0 wdata=0xffffffc4
@line:129   Cycle @351.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @351.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @351.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @351.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @351.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @351.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @351.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @352.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @352.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @352.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x20c rs2_data=0x248
@line:74    Cycle @352.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @352.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @352.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @352.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @352.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @352.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @352.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @352.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @352.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @352.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @352.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @352.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @352.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @352.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @352.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @352.00: [MEM]	MEM: Bypass <= 0x210
@line:30    Cycle @352.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @352.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @352.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @352.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @352.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @352.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @352.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @352.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @352.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @353.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @353.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @353.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x20c rs2_data=0x0
@line:74    Cycle @353.00: [Executor]	Input: pc=0x1c rs1_data=0x20c rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @353.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @353.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x210)
@line:285   Cycle @353.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @353.00: [Executor]	EX: ALU Op1 source: RS1 (0x210)
@line:429   Cycle @353.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @353.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @353.00: [Executor]	EX: ALU Result: 0xffffffc8
@line:767   Cycle @353.00: [Executor]	EX: Bypass Update: 0xffffffc8
@line:826   Cycle @353.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @353.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @353.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @353.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @353.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @353.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @353.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @353.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @353.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @353.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @353.00: [WB]	Input: rd=x15 wdata=0x210
@line:35    Cycle @353.00: [WB]	WB: Write x15 <= 0x210
@line:129   Cycle @353.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @353.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @353.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @353.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @353.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @353.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @353.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @354.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @354.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @354.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x210 rs2_data=0x0
@line:74    Cycle @354.00: [Executor]	Input: pc=0x10 rs1_data=0x20c rs2_data=0x0 Imm=0x0
@line:119   Cycle @354.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @354.00: [Executor]	EX: RS1 source: WB Bypass (0x210)
@line:285   Cycle @354.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @354.00: [Executor]	EX: ALU Op1 source: RS1 (0x210)
@line:443   Cycle @354.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @354.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @354.00: [Executor]	EX: ALU Result: 0x210
@line:767   Cycle @354.00: [Executor]	EX: Bypass Update: 0x210
@line:802   Cycle @354.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @354.00: [Executor]	EX: Load Address: 0x210
@line:826   Cycle @354.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @354.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @354.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @354.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @354.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @354.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @354.00: [MEM]	MEM: Bypass <= 0xffffffc8
@line:30    Cycle @354.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @354.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @354.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @354.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @354.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @354.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @354.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @354.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @354.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @355.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @355.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @355.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @355.00: [Executor]	Input: pc=0x14 rs1_data=0x210 rs2_data=0x0 Imm=0x4
@line:119   Cycle @355.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @355.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @355.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @355.00: [Executor]	EX: ALU Op1 source: RS1 (0x210)
@line:443   Cycle @355.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @355.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @355.00: [Executor]	EX: ALU Result: 0x214
@line:767   Cycle @355.00: [Executor]	EX: Bypass Update: 0x214
@line:826   Cycle @355.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @355.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @355.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @355.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @355.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @355.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @355.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @355.00: [WB]	Input: rd=x0 wdata=0xffffffc8
@line:129   Cycle @355.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @355.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @355.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @355.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @355.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @355.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @355.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @356.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @356.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @356.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x210 rs2_data=0x248
@line:74    Cycle @356.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @356.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @356.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @356.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @356.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @356.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @356.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @356.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @356.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @356.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @356.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @356.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @356.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @356.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @356.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @356.00: [MEM]	MEM: Bypass <= 0x214
@line:30    Cycle @356.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @356.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @356.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @356.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @356.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @356.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @356.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @356.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @356.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @357.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @357.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @357.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x210 rs2_data=0x0
@line:74    Cycle @357.00: [Executor]	Input: pc=0x1c rs1_data=0x210 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @357.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @357.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x214)
@line:285   Cycle @357.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @357.00: [Executor]	EX: ALU Op1 source: RS1 (0x214)
@line:429   Cycle @357.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @357.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @357.00: [Executor]	EX: ALU Result: 0xffffffcc
@line:767   Cycle @357.00: [Executor]	EX: Bypass Update: 0xffffffcc
@line:826   Cycle @357.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @357.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @357.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @357.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @357.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @357.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @357.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @357.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @357.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @357.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @357.00: [WB]	Input: rd=x15 wdata=0x214
@line:35    Cycle @357.00: [WB]	WB: Write x15 <= 0x214
@line:129   Cycle @357.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @357.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @357.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @357.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @357.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @357.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @357.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @358.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @358.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @358.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x214 rs2_data=0x0
@line:74    Cycle @358.00: [Executor]	Input: pc=0x10 rs1_data=0x210 rs2_data=0x0 Imm=0x0
@line:119   Cycle @358.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @358.00: [Executor]	EX: RS1 source: WB Bypass (0x214)
@line:285   Cycle @358.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @358.00: [Executor]	EX: ALU Op1 source: RS1 (0x214)
@line:443   Cycle @358.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @358.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @358.00: [Executor]	EX: ALU Result: 0x214
@line:767   Cycle @358.00: [Executor]	EX: Bypass Update: 0x214
@line:802   Cycle @358.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @358.00: [Executor]	EX: Load Address: 0x214
@line:826   Cycle @358.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @358.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @358.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @358.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @358.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @358.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @358.00: [MEM]	MEM: Bypass <= 0xffffffcc
@line:30    Cycle @358.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @358.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @358.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @358.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @358.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @358.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @358.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @358.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @358.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @359.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @359.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @359.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @359.00: [Executor]	Input: pc=0x14 rs1_data=0x214 rs2_data=0x0 Imm=0x4
@line:119   Cycle @359.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @359.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @359.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @359.00: [Executor]	EX: ALU Op1 source: RS1 (0x214)
@line:443   Cycle @359.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @359.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @359.00: [Executor]	EX: ALU Result: 0x218
@line:767   Cycle @359.00: [Executor]	EX: Bypass Update: 0x218
@line:826   Cycle @359.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @359.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @359.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @359.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @359.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @359.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @359.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @359.00: [WB]	Input: rd=x0 wdata=0xffffffcc
@line:129   Cycle @359.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @359.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @359.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @359.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @359.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @359.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @359.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @360.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @360.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @360.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x214 rs2_data=0x248
@line:74    Cycle @360.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @360.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @360.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @360.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @360.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @360.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @360.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @360.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @360.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @360.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @360.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @360.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @360.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @360.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @360.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @360.00: [MEM]	MEM: Bypass <= 0x218
@line:30    Cycle @360.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @360.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @360.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @360.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @360.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @360.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @360.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @360.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @360.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @361.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @361.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @361.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x214 rs2_data=0x0
@line:74    Cycle @361.00: [Executor]	Input: pc=0x1c rs1_data=0x214 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @361.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @361.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x218)
@line:285   Cycle @361.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @361.00: [Executor]	EX: ALU Op1 source: RS1 (0x218)
@line:429   Cycle @361.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @361.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @361.00: [Executor]	EX: ALU Result: 0xffffffd0
@line:767   Cycle @361.00: [Executor]	EX: Bypass Update: 0xffffffd0
@line:826   Cycle @361.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @361.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @361.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @361.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @361.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @361.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @361.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @361.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @361.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @361.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @361.00: [WB]	Input: rd=x15 wdata=0x218
@line:35    Cycle @361.00: [WB]	WB: Write x15 <= 0x218
@line:129   Cycle @361.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @361.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @361.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @361.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @361.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @361.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @361.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @362.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @362.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @362.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x218 rs2_data=0x0
@line:74    Cycle @362.00: [Executor]	Input: pc=0x10 rs1_data=0x214 rs2_data=0x0 Imm=0x0
@line:119   Cycle @362.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @362.00: [Executor]	EX: RS1 source: WB Bypass (0x218)
@line:285   Cycle @362.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @362.00: [Executor]	EX: ALU Op1 source: RS1 (0x218)
@line:443   Cycle @362.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @362.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @362.00: [Executor]	EX: ALU Result: 0x218
@line:767   Cycle @362.00: [Executor]	EX: Bypass Update: 0x218
@line:802   Cycle @362.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @362.00: [Executor]	EX: Load Address: 0x218
@line:826   Cycle @362.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @362.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @362.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @362.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @362.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @362.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @362.00: [MEM]	MEM: Bypass <= 0xffffffd0
@line:30    Cycle @362.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @362.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @362.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @362.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @362.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @362.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @362.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @362.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @362.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @363.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @363.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @363.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @363.00: [Executor]	Input: pc=0x14 rs1_data=0x218 rs2_data=0x0 Imm=0x4
@line:119   Cycle @363.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @363.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @363.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @363.00: [Executor]	EX: ALU Op1 source: RS1 (0x218)
@line:443   Cycle @363.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @363.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @363.00: [Executor]	EX: ALU Result: 0x21c
@line:767   Cycle @363.00: [Executor]	EX: Bypass Update: 0x21c
@line:826   Cycle @363.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @363.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @363.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @363.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @363.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @363.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @363.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @363.00: [WB]	Input: rd=x0 wdata=0xffffffd0
@line:129   Cycle @363.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @363.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @363.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @363.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @363.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @363.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @363.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @364.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @364.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @364.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x218 rs2_data=0x248
@line:74    Cycle @364.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @364.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @364.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @364.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @364.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @364.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @364.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @364.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @364.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @364.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @364.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @364.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @364.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @364.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @364.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @364.00: [MEM]	MEM: Bypass <= 0x21c
@line:30    Cycle @364.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @364.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @364.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @364.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @364.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @364.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @364.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @364.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @364.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @365.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @365.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @365.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x218 rs2_data=0x0
@line:74    Cycle @365.00: [Executor]	Input: pc=0x1c rs1_data=0x218 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @365.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @365.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x21c)
@line:285   Cycle @365.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @365.00: [Executor]	EX: ALU Op1 source: RS1 (0x21c)
@line:429   Cycle @365.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @365.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @365.00: [Executor]	EX: ALU Result: 0xffffffd4
@line:767   Cycle @365.00: [Executor]	EX: Bypass Update: 0xffffffd4
@line:826   Cycle @365.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @365.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @365.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @365.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @365.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @365.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @365.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @365.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @365.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @365.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @365.00: [WB]	Input: rd=x15 wdata=0x21c
@line:35    Cycle @365.00: [WB]	WB: Write x15 <= 0x21c
@line:129   Cycle @365.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @365.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @365.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @365.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @365.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @365.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @365.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @366.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @366.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @366.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x21c rs2_data=0x0
@line:74    Cycle @366.00: [Executor]	Input: pc=0x10 rs1_data=0x218 rs2_data=0x0 Imm=0x0
@line:119   Cycle @366.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @366.00: [Executor]	EX: RS1 source: WB Bypass (0x21c)
@line:285   Cycle @366.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @366.00: [Executor]	EX: ALU Op1 source: RS1 (0x21c)
@line:443   Cycle @366.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @366.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @366.00: [Executor]	EX: ALU Result: 0x21c
@line:767   Cycle @366.00: [Executor]	EX: Bypass Update: 0x21c
@line:802   Cycle @366.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @366.00: [Executor]	EX: Load Address: 0x21c
@line:826   Cycle @366.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @366.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @366.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @366.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @366.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @366.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @366.00: [MEM]	MEM: Bypass <= 0xffffffd4
@line:30    Cycle @366.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @366.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @366.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @366.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @366.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @366.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @366.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @366.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @366.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @367.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @367.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @367.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @367.00: [Executor]	Input: pc=0x14 rs1_data=0x21c rs2_data=0x0 Imm=0x4
@line:119   Cycle @367.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @367.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @367.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @367.00: [Executor]	EX: ALU Op1 source: RS1 (0x21c)
@line:443   Cycle @367.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @367.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @367.00: [Executor]	EX: ALU Result: 0x220
@line:767   Cycle @367.00: [Executor]	EX: Bypass Update: 0x220
@line:826   Cycle @367.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @367.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @367.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @367.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @367.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @367.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @367.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @367.00: [WB]	Input: rd=x0 wdata=0xffffffd4
@line:129   Cycle @367.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @367.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @367.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @367.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @367.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @367.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @367.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @368.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @368.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @368.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x21c rs2_data=0x248
@line:74    Cycle @368.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @368.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @368.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @368.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @368.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @368.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @368.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @368.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @368.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @368.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @368.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @368.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @368.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @368.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @368.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @368.00: [MEM]	MEM: Bypass <= 0x220
@line:30    Cycle @368.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @368.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @368.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @368.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @368.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @368.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @368.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @368.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @368.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @369.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @369.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @369.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x21c rs2_data=0x0
@line:74    Cycle @369.00: [Executor]	Input: pc=0x1c rs1_data=0x21c rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @369.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @369.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x220)
@line:285   Cycle @369.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @369.00: [Executor]	EX: ALU Op1 source: RS1 (0x220)
@line:429   Cycle @369.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @369.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @369.00: [Executor]	EX: ALU Result: 0xffffffd8
@line:767   Cycle @369.00: [Executor]	EX: Bypass Update: 0xffffffd8
@line:826   Cycle @369.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @369.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @369.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @369.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @369.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @369.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @369.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @369.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @369.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @369.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @369.00: [WB]	Input: rd=x15 wdata=0x220
@line:35    Cycle @369.00: [WB]	WB: Write x15 <= 0x220
@line:129   Cycle @369.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @369.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @369.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @369.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @369.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @369.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @369.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @370.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @370.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @370.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x220 rs2_data=0x0
@line:74    Cycle @370.00: [Executor]	Input: pc=0x10 rs1_data=0x21c rs2_data=0x0 Imm=0x0
@line:119   Cycle @370.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @370.00: [Executor]	EX: RS1 source: WB Bypass (0x220)
@line:285   Cycle @370.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @370.00: [Executor]	EX: ALU Op1 source: RS1 (0x220)
@line:443   Cycle @370.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @370.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @370.00: [Executor]	EX: ALU Result: 0x220
@line:767   Cycle @370.00: [Executor]	EX: Bypass Update: 0x220
@line:802   Cycle @370.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @370.00: [Executor]	EX: Load Address: 0x220
@line:826   Cycle @370.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @370.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @370.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @370.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @370.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @370.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @370.00: [MEM]	MEM: Bypass <= 0xffffffd8
@line:30    Cycle @370.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @370.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @370.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @370.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @370.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @370.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @370.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @370.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @370.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @371.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @371.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @371.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @371.00: [Executor]	Input: pc=0x14 rs1_data=0x220 rs2_data=0x0 Imm=0x4
@line:119   Cycle @371.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @371.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @371.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @371.00: [Executor]	EX: ALU Op1 source: RS1 (0x220)
@line:443   Cycle @371.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @371.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @371.00: [Executor]	EX: ALU Result: 0x224
@line:767   Cycle @371.00: [Executor]	EX: Bypass Update: 0x224
@line:826   Cycle @371.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @371.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @371.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @371.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @371.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @371.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @371.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @371.00: [WB]	Input: rd=x0 wdata=0xffffffd8
@line:129   Cycle @371.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @371.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @371.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @371.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @371.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @371.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @371.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @372.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @372.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @372.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x220 rs2_data=0x248
@line:74    Cycle @372.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @372.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @372.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @372.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @372.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @372.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @372.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @372.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @372.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @372.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @372.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @372.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @372.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @372.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @372.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @372.00: [MEM]	MEM: Bypass <= 0x224
@line:30    Cycle @372.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @372.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @372.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @372.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @372.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @372.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @372.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @372.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @372.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @373.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @373.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @373.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x220 rs2_data=0x0
@line:74    Cycle @373.00: [Executor]	Input: pc=0x1c rs1_data=0x220 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @373.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @373.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x224)
@line:285   Cycle @373.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @373.00: [Executor]	EX: ALU Op1 source: RS1 (0x224)
@line:429   Cycle @373.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @373.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @373.00: [Executor]	EX: ALU Result: 0xffffffdc
@line:767   Cycle @373.00: [Executor]	EX: Bypass Update: 0xffffffdc
@line:826   Cycle @373.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @373.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @373.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @373.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @373.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @373.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @373.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @373.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @373.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @373.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @373.00: [WB]	Input: rd=x15 wdata=0x224
@line:35    Cycle @373.00: [WB]	WB: Write x15 <= 0x224
@line:129   Cycle @373.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @373.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @373.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @373.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @373.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @373.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @373.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @374.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @374.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @374.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x224 rs2_data=0x0
@line:74    Cycle @374.00: [Executor]	Input: pc=0x10 rs1_data=0x220 rs2_data=0x0 Imm=0x0
@line:119   Cycle @374.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @374.00: [Executor]	EX: RS1 source: WB Bypass (0x224)
@line:285   Cycle @374.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @374.00: [Executor]	EX: ALU Op1 source: RS1 (0x224)
@line:443   Cycle @374.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @374.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @374.00: [Executor]	EX: ALU Result: 0x224
@line:767   Cycle @374.00: [Executor]	EX: Bypass Update: 0x224
@line:802   Cycle @374.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @374.00: [Executor]	EX: Load Address: 0x224
@line:826   Cycle @374.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @374.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @374.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @374.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @374.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @374.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @374.00: [MEM]	MEM: Bypass <= 0xffffffdc
@line:30    Cycle @374.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @374.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @374.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @374.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @374.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @374.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @374.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @374.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @374.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @375.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @375.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @375.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @375.00: [Executor]	Input: pc=0x14 rs1_data=0x224 rs2_data=0x0 Imm=0x4
@line:119   Cycle @375.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @375.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @375.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @375.00: [Executor]	EX: ALU Op1 source: RS1 (0x224)
@line:443   Cycle @375.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @375.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @375.00: [Executor]	EX: ALU Result: 0x228
@line:767   Cycle @375.00: [Executor]	EX: Bypass Update: 0x228
@line:826   Cycle @375.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @375.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @375.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @375.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @375.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @375.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @375.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @375.00: [WB]	Input: rd=x0 wdata=0xffffffdc
@line:129   Cycle @375.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @375.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @375.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @375.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @375.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @375.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @375.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @376.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @376.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @376.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x224 rs2_data=0x248
@line:74    Cycle @376.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @376.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @376.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @376.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @376.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @376.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @376.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @376.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @376.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @376.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @376.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @376.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @376.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @376.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @376.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @376.00: [MEM]	MEM: Bypass <= 0x228
@line:30    Cycle @376.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @376.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @376.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @376.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @376.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @376.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @376.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @376.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @376.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @377.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @377.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @377.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x224 rs2_data=0x0
@line:74    Cycle @377.00: [Executor]	Input: pc=0x1c rs1_data=0x224 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @377.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @377.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x228)
@line:285   Cycle @377.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @377.00: [Executor]	EX: ALU Op1 source: RS1 (0x228)
@line:429   Cycle @377.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @377.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @377.00: [Executor]	EX: ALU Result: 0xffffffe0
@line:767   Cycle @377.00: [Executor]	EX: Bypass Update: 0xffffffe0
@line:826   Cycle @377.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @377.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @377.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @377.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @377.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @377.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @377.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @377.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @377.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @377.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @377.00: [WB]	Input: rd=x15 wdata=0x228
@line:35    Cycle @377.00: [WB]	WB: Write x15 <= 0x228
@line:129   Cycle @377.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @377.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @377.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @377.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @377.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @377.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @377.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @378.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @378.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @378.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x228 rs2_data=0x0
@line:74    Cycle @378.00: [Executor]	Input: pc=0x10 rs1_data=0x224 rs2_data=0x0 Imm=0x0
@line:119   Cycle @378.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @378.00: [Executor]	EX: RS1 source: WB Bypass (0x228)
@line:285   Cycle @378.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @378.00: [Executor]	EX: ALU Op1 source: RS1 (0x228)
@line:443   Cycle @378.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @378.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @378.00: [Executor]	EX: ALU Result: 0x228
@line:767   Cycle @378.00: [Executor]	EX: Bypass Update: 0x228
@line:802   Cycle @378.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @378.00: [Executor]	EX: Load Address: 0x228
@line:826   Cycle @378.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @378.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @378.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @378.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @378.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @378.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @378.00: [MEM]	MEM: Bypass <= 0xffffffe0
@line:30    Cycle @378.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @378.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @378.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @378.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @378.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @378.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @378.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @378.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @378.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @379.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @379.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @379.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @379.00: [Executor]	Input: pc=0x14 rs1_data=0x228 rs2_data=0x0 Imm=0x4
@line:119   Cycle @379.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @379.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @379.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @379.00: [Executor]	EX: ALU Op1 source: RS1 (0x228)
@line:443   Cycle @379.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @379.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @379.00: [Executor]	EX: ALU Result: 0x22c
@line:767   Cycle @379.00: [Executor]	EX: Bypass Update: 0x22c
@line:826   Cycle @379.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @379.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @379.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @379.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @379.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @379.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @379.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @379.00: [WB]	Input: rd=x0 wdata=0xffffffe0
@line:129   Cycle @379.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @379.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @379.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @379.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @379.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @379.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @379.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @380.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @380.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @380.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x228 rs2_data=0x248
@line:74    Cycle @380.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @380.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @380.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @380.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @380.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @380.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @380.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @380.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @380.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @380.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @380.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @380.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @380.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @380.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @380.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @380.00: [MEM]	MEM: Bypass <= 0x22c
@line:30    Cycle @380.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @380.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @380.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @380.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @380.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @380.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @380.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @380.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @380.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @381.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @381.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @381.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x228 rs2_data=0x0
@line:74    Cycle @381.00: [Executor]	Input: pc=0x1c rs1_data=0x228 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @381.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @381.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x22c)
@line:285   Cycle @381.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @381.00: [Executor]	EX: ALU Op1 source: RS1 (0x22c)
@line:429   Cycle @381.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @381.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @381.00: [Executor]	EX: ALU Result: 0xffffffe4
@line:767   Cycle @381.00: [Executor]	EX: Bypass Update: 0xffffffe4
@line:826   Cycle @381.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @381.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @381.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @381.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @381.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @381.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @381.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @381.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @381.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @381.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @381.00: [WB]	Input: rd=x15 wdata=0x22c
@line:35    Cycle @381.00: [WB]	WB: Write x15 <= 0x22c
@line:129   Cycle @381.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @381.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @381.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @381.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @381.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @381.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @381.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @382.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @382.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @382.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x22c rs2_data=0x0
@line:74    Cycle @382.00: [Executor]	Input: pc=0x10 rs1_data=0x228 rs2_data=0x0 Imm=0x0
@line:119   Cycle @382.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @382.00: [Executor]	EX: RS1 source: WB Bypass (0x22c)
@line:285   Cycle @382.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @382.00: [Executor]	EX: ALU Op1 source: RS1 (0x22c)
@line:443   Cycle @382.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @382.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @382.00: [Executor]	EX: ALU Result: 0x22c
@line:767   Cycle @382.00: [Executor]	EX: Bypass Update: 0x22c
@line:802   Cycle @382.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @382.00: [Executor]	EX: Load Address: 0x22c
@line:826   Cycle @382.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @382.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @382.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @382.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @382.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @382.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @382.00: [MEM]	MEM: Bypass <= 0xffffffe4
@line:30    Cycle @382.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @382.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @382.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @382.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @382.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @382.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @382.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @382.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @382.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @383.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @383.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @383.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @383.00: [Executor]	Input: pc=0x14 rs1_data=0x22c rs2_data=0x0 Imm=0x4
@line:119   Cycle @383.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @383.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @383.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @383.00: [Executor]	EX: ALU Op1 source: RS1 (0x22c)
@line:443   Cycle @383.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @383.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @383.00: [Executor]	EX: ALU Result: 0x230
@line:767   Cycle @383.00: [Executor]	EX: Bypass Update: 0x230
@line:826   Cycle @383.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @383.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @383.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @383.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @383.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @383.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @383.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @383.00: [WB]	Input: rd=x0 wdata=0xffffffe4
@line:129   Cycle @383.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @383.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @383.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @383.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @383.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @383.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @383.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @384.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @384.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @384.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x22c rs2_data=0x248
@line:74    Cycle @384.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @384.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @384.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @384.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @384.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @384.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @384.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @384.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @384.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @384.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @384.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @384.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @384.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @384.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @384.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @384.00: [MEM]	MEM: Bypass <= 0x230
@line:30    Cycle @384.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @384.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @384.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @384.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @384.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @384.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @384.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @384.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @384.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @385.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @385.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @385.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x22c rs2_data=0x0
@line:74    Cycle @385.00: [Executor]	Input: pc=0x1c rs1_data=0x22c rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @385.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @385.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x230)
@line:285   Cycle @385.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @385.00: [Executor]	EX: ALU Op1 source: RS1 (0x230)
@line:429   Cycle @385.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @385.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @385.00: [Executor]	EX: ALU Result: 0xffffffe8
@line:767   Cycle @385.00: [Executor]	EX: Bypass Update: 0xffffffe8
@line:826   Cycle @385.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @385.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @385.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @385.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @385.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @385.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @385.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @385.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @385.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @385.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @385.00: [WB]	Input: rd=x15 wdata=0x230
@line:35    Cycle @385.00: [WB]	WB: Write x15 <= 0x230
@line:129   Cycle @385.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @385.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @385.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @385.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @385.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @385.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @385.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @386.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @386.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @386.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x230 rs2_data=0x0
@line:74    Cycle @386.00: [Executor]	Input: pc=0x10 rs1_data=0x22c rs2_data=0x0 Imm=0x0
@line:119   Cycle @386.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @386.00: [Executor]	EX: RS1 source: WB Bypass (0x230)
@line:285   Cycle @386.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @386.00: [Executor]	EX: ALU Op1 source: RS1 (0x230)
@line:443   Cycle @386.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @386.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @386.00: [Executor]	EX: ALU Result: 0x230
@line:767   Cycle @386.00: [Executor]	EX: Bypass Update: 0x230
@line:802   Cycle @386.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @386.00: [Executor]	EX: Load Address: 0x230
@line:826   Cycle @386.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @386.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @386.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @386.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @386.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @386.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @386.00: [MEM]	MEM: Bypass <= 0xffffffe8
@line:30    Cycle @386.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @386.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @386.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @386.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @386.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @386.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @386.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @386.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @386.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @387.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @387.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @387.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @387.00: [Executor]	Input: pc=0x14 rs1_data=0x230 rs2_data=0x0 Imm=0x4
@line:119   Cycle @387.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @387.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @387.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @387.00: [Executor]	EX: ALU Op1 source: RS1 (0x230)
@line:443   Cycle @387.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @387.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @387.00: [Executor]	EX: ALU Result: 0x234
@line:767   Cycle @387.00: [Executor]	EX: Bypass Update: 0x234
@line:826   Cycle @387.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @387.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @387.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @387.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @387.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @387.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @387.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @387.00: [WB]	Input: rd=x0 wdata=0xffffffe8
@line:129   Cycle @387.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @387.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @387.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @387.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @387.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @387.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @387.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @388.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @388.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @388.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x230 rs2_data=0x248
@line:74    Cycle @388.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @388.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @388.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @388.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @388.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @388.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @388.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @388.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @388.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @388.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @388.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @388.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @388.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @388.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @388.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @388.00: [MEM]	MEM: Bypass <= 0x234
@line:30    Cycle @388.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @388.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @388.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @388.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @388.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @388.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @388.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @388.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @388.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @389.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @389.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @389.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x230 rs2_data=0x0
@line:74    Cycle @389.00: [Executor]	Input: pc=0x1c rs1_data=0x230 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @389.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @389.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x234)
@line:285   Cycle @389.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @389.00: [Executor]	EX: ALU Op1 source: RS1 (0x234)
@line:429   Cycle @389.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @389.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @389.00: [Executor]	EX: ALU Result: 0xffffffec
@line:767   Cycle @389.00: [Executor]	EX: Bypass Update: 0xffffffec
@line:826   Cycle @389.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @389.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @389.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @389.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @389.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @389.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @389.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @389.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @389.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @389.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @389.00: [WB]	Input: rd=x15 wdata=0x234
@line:35    Cycle @389.00: [WB]	WB: Write x15 <= 0x234
@line:129   Cycle @389.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @389.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @389.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @389.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @389.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @389.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @389.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @390.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @390.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @390.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x234 rs2_data=0x0
@line:74    Cycle @390.00: [Executor]	Input: pc=0x10 rs1_data=0x230 rs2_data=0x0 Imm=0x0
@line:119   Cycle @390.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @390.00: [Executor]	EX: RS1 source: WB Bypass (0x234)
@line:285   Cycle @390.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @390.00: [Executor]	EX: ALU Op1 source: RS1 (0x234)
@line:443   Cycle @390.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @390.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @390.00: [Executor]	EX: ALU Result: 0x234
@line:767   Cycle @390.00: [Executor]	EX: Bypass Update: 0x234
@line:802   Cycle @390.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @390.00: [Executor]	EX: Load Address: 0x234
@line:826   Cycle @390.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @390.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @390.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @390.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @390.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @390.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @390.00: [MEM]	MEM: Bypass <= 0xffffffec
@line:30    Cycle @390.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @390.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @390.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @390.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @390.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @390.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @390.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @390.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @390.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @391.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @391.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @391.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @391.00: [Executor]	Input: pc=0x14 rs1_data=0x234 rs2_data=0x0 Imm=0x4
@line:119   Cycle @391.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @391.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @391.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @391.00: [Executor]	EX: ALU Op1 source: RS1 (0x234)
@line:443   Cycle @391.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @391.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @391.00: [Executor]	EX: ALU Result: 0x238
@line:767   Cycle @391.00: [Executor]	EX: Bypass Update: 0x238
@line:826   Cycle @391.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @391.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @391.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @391.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @391.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @391.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @391.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @391.00: [WB]	Input: rd=x0 wdata=0xffffffec
@line:129   Cycle @391.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @391.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @391.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @391.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @391.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @391.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @391.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @392.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @392.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @392.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x234 rs2_data=0x248
@line:74    Cycle @392.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @392.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @392.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @392.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @392.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @392.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @392.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @392.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @392.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @392.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @392.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @392.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @392.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @392.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @392.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @392.00: [MEM]	MEM: Bypass <= 0x238
@line:30    Cycle @392.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @392.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @392.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @392.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @392.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @392.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @392.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @392.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @392.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @393.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @393.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @393.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x234 rs2_data=0x0
@line:74    Cycle @393.00: [Executor]	Input: pc=0x1c rs1_data=0x234 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @393.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @393.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x238)
@line:285   Cycle @393.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @393.00: [Executor]	EX: ALU Op1 source: RS1 (0x238)
@line:429   Cycle @393.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @393.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @393.00: [Executor]	EX: ALU Result: 0xfffffff0
@line:767   Cycle @393.00: [Executor]	EX: Bypass Update: 0xfffffff0
@line:826   Cycle @393.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @393.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @393.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @393.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @393.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @393.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @393.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @393.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @393.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @393.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @393.00: [WB]	Input: rd=x15 wdata=0x238
@line:35    Cycle @393.00: [WB]	WB: Write x15 <= 0x238
@line:129   Cycle @393.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @393.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @393.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @393.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @393.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @393.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @393.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @394.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @394.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @394.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x238 rs2_data=0x0
@line:74    Cycle @394.00: [Executor]	Input: pc=0x10 rs1_data=0x234 rs2_data=0x0 Imm=0x0
@line:119   Cycle @394.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @394.00: [Executor]	EX: RS1 source: WB Bypass (0x238)
@line:285   Cycle @394.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @394.00: [Executor]	EX: ALU Op1 source: RS1 (0x238)
@line:443   Cycle @394.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @394.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @394.00: [Executor]	EX: ALU Result: 0x238
@line:767   Cycle @394.00: [Executor]	EX: Bypass Update: 0x238
@line:802   Cycle @394.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @394.00: [Executor]	EX: Load Address: 0x238
@line:826   Cycle @394.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @394.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @394.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @394.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @394.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @394.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @394.00: [MEM]	MEM: Bypass <= 0xfffffff0
@line:30    Cycle @394.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @394.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @394.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @394.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @394.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @394.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @394.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @394.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @394.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @395.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @395.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @395.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @395.00: [Executor]	Input: pc=0x14 rs1_data=0x238 rs2_data=0x0 Imm=0x4
@line:119   Cycle @395.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @395.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @395.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @395.00: [Executor]	EX: ALU Op1 source: RS1 (0x238)
@line:443   Cycle @395.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @395.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @395.00: [Executor]	EX: ALU Result: 0x23c
@line:767   Cycle @395.00: [Executor]	EX: Bypass Update: 0x23c
@line:826   Cycle @395.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @395.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @395.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @395.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @395.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @395.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @395.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @395.00: [WB]	Input: rd=x0 wdata=0xfffffff0
@line:129   Cycle @395.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @395.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @395.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @395.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @395.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @395.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @395.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @396.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @396.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @396.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x238 rs2_data=0x248
@line:74    Cycle @396.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @396.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @396.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @396.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @396.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @396.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @396.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @396.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @396.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @396.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @396.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @396.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @396.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @396.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @396.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @396.00: [MEM]	MEM: Bypass <= 0x23c
@line:30    Cycle @396.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @396.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @396.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @396.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @396.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @396.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @396.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @396.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @396.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @397.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @397.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @397.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x238 rs2_data=0x0
@line:74    Cycle @397.00: [Executor]	Input: pc=0x1c rs1_data=0x238 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @397.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @397.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x23c)
@line:285   Cycle @397.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @397.00: [Executor]	EX: ALU Op1 source: RS1 (0x23c)
@line:429   Cycle @397.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @397.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @397.00: [Executor]	EX: ALU Result: 0xfffffff4
@line:767   Cycle @397.00: [Executor]	EX: Bypass Update: 0xfffffff4
@line:826   Cycle @397.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @397.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @397.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @397.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @397.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @397.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @397.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @397.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @397.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @397.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @397.00: [WB]	Input: rd=x15 wdata=0x23c
@line:35    Cycle @397.00: [WB]	WB: Write x15 <= 0x23c
@line:129   Cycle @397.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @397.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @397.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @397.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @397.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @397.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @397.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @398.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @398.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @398.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x23c rs2_data=0x0
@line:74    Cycle @398.00: [Executor]	Input: pc=0x10 rs1_data=0x238 rs2_data=0x0 Imm=0x0
@line:119   Cycle @398.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @398.00: [Executor]	EX: RS1 source: WB Bypass (0x23c)
@line:285   Cycle @398.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @398.00: [Executor]	EX: ALU Op1 source: RS1 (0x23c)
@line:443   Cycle @398.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @398.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @398.00: [Executor]	EX: ALU Result: 0x23c
@line:767   Cycle @398.00: [Executor]	EX: Bypass Update: 0x23c
@line:802   Cycle @398.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @398.00: [Executor]	EX: Load Address: 0x23c
@line:826   Cycle @398.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @398.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @398.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @398.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @398.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @398.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @398.00: [MEM]	MEM: Bypass <= 0xfffffff4
@line:30    Cycle @398.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @398.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @398.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @398.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @398.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @398.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @398.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @398.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @398.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @399.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @399.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @399.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @399.00: [Executor]	Input: pc=0x14 rs1_data=0x23c rs2_data=0x0 Imm=0x4
@line:119   Cycle @399.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @399.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @399.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @399.00: [Executor]	EX: ALU Op1 source: RS1 (0x23c)
@line:443   Cycle @399.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @399.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @399.00: [Executor]	EX: ALU Result: 0x240
@line:767   Cycle @399.00: [Executor]	EX: Bypass Update: 0x240
@line:826   Cycle @399.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @399.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @399.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @399.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @399.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @399.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @399.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @399.00: [WB]	Input: rd=x0 wdata=0xfffffff4
@line:129   Cycle @399.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @399.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @399.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @399.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @399.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @399.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @399.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @400.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @400.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @400.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x23c rs2_data=0x248
@line:74    Cycle @400.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @400.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @400.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @400.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @400.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @400.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @400.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @400.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @400.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @400.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @400.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @400.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @400.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @400.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @400.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @400.00: [MEM]	MEM: Bypass <= 0x240
@line:30    Cycle @400.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @400.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @400.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @400.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @400.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @400.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @400.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @400.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @400.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @401.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @401.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @401.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x23c rs2_data=0x0
@line:74    Cycle @401.00: [Executor]	Input: pc=0x1c rs1_data=0x23c rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @401.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @401.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x240)
@line:285   Cycle @401.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @401.00: [Executor]	EX: ALU Op1 source: RS1 (0x240)
@line:429   Cycle @401.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @401.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @401.00: [Executor]	EX: ALU Result: 0xfffffff8
@line:767   Cycle @401.00: [Executor]	EX: Bypass Update: 0xfffffff8
@line:826   Cycle @401.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @401.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @401.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @401.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @401.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @401.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @401.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @401.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @401.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @401.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @401.00: [WB]	Input: rd=x15 wdata=0x240
@line:35    Cycle @401.00: [WB]	WB: Write x15 <= 0x240
@line:129   Cycle @401.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @401.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @401.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @401.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @401.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @401.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @401.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @402.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @402.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @402.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x240 rs2_data=0x0
@line:74    Cycle @402.00: [Executor]	Input: pc=0x10 rs1_data=0x23c rs2_data=0x0 Imm=0x0
@line:119   Cycle @402.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @402.00: [Executor]	EX: RS1 source: WB Bypass (0x240)
@line:285   Cycle @402.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @402.00: [Executor]	EX: ALU Op1 source: RS1 (0x240)
@line:443   Cycle @402.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @402.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @402.00: [Executor]	EX: ALU Result: 0x240
@line:767   Cycle @402.00: [Executor]	EX: Bypass Update: 0x240
@line:802   Cycle @402.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @402.00: [Executor]	EX: Load Address: 0x240
@line:826   Cycle @402.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @402.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @402.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @402.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @402.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @402.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @402.00: [MEM]	MEM: Bypass <= 0xfffffff8
@line:30    Cycle @402.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @402.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @402.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @402.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @402.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @402.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @402.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @402.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @402.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @403.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @403.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @403.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @403.00: [Executor]	Input: pc=0x14 rs1_data=0x240 rs2_data=0x0 Imm=0x4
@line:119   Cycle @403.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @403.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @403.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @403.00: [Executor]	EX: ALU Op1 source: RS1 (0x240)
@line:443   Cycle @403.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @403.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @403.00: [Executor]	EX: ALU Result: 0x244
@line:767   Cycle @403.00: [Executor]	EX: Bypass Update: 0x244
@line:826   Cycle @403.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @403.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @403.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @403.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @403.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @403.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @403.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @403.00: [WB]	Input: rd=x0 wdata=0xfffffff8
@line:129   Cycle @403.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @403.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @403.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @403.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @403.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @403.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @403.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @404.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @404.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @404.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x240 rs2_data=0x248
@line:74    Cycle @404.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @404.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @404.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @404.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @404.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @404.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @404.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @404.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @404.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @404.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @404.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @404.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @404.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @404.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @404.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @404.00: [MEM]	MEM: Bypass <= 0x244
@line:30    Cycle @404.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @404.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @404.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @404.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @404.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @404.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @404.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @404.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @404.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @405.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @405.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @405.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x240 rs2_data=0x0
@line:74    Cycle @405.00: [Executor]	Input: pc=0x1c rs1_data=0x240 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @405.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @405.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x244)
@line:285   Cycle @405.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @405.00: [Executor]	EX: ALU Op1 source: RS1 (0x244)
@line:429   Cycle @405.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @405.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @405.00: [Executor]	EX: ALU Result: 0xfffffffc
@line:767   Cycle @405.00: [Executor]	EX: Bypass Update: 0xfffffffc
@line:826   Cycle @405.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @405.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @405.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @405.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @405.00: [Executor]	EX: Branch Taken: 1
@line:1192  Cycle @405.00: [Executor]	BTB: UPDATE at PC=0x1c, Index=7, Target=0x10
@line:55    Cycle @405.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @405.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @405.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @405.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @405.00: [WB]	Input: rd=x15 wdata=0x244
@line:35    Cycle @405.00: [WB]	WB: Write x15 <= 0x244
@line:129   Cycle @405.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @405.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @405.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @405.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @405.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @405.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @405.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @406.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @406.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @406.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x244 rs2_data=0x0
@line:74    Cycle @406.00: [Executor]	Input: pc=0x10 rs1_data=0x240 rs2_data=0x0 Imm=0x0
@line:119   Cycle @406.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x2 rd=0xe
@line:271   Cycle @406.00: [Executor]	EX: RS1 source: WB Bypass (0x244)
@line:285   Cycle @406.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @406.00: [Executor]	EX: ALU Op1 source: RS1 (0x244)
@line:443   Cycle @406.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @406.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @406.00: [Executor]	EX: ALU Result: 0x244
@line:767   Cycle @406.00: [Executor]	EX: Bypass Update: 0x244
@line:802   Cycle @406.00: [Executor]	EX: Memory Operation: LOAD
@line:805   Cycle @406.00: [Executor]	EX: Load Address: 0x244
@line:826   Cycle @406.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @406.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @406.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @406.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @406.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @406.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @406.00: [MEM]	MEM: Bypass <= 0xfffffffc
@line:30    Cycle @406.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @406.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @406.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=14 ex_is_load=1 mem_rd=0 wb_rd=10
@line:241   Cycle @406.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @406.00: [Fetcher_Impl]	IF: Final Current PC=0x18
@line:70    Cycle @406.00: [Fetcher_Impl]	IF: SRAM Addr=0x6
@line:99    Cycle @406.00: [Fetcher_Impl]	BTB: MISS at PC=0x18, Index=6
@line:126   Cycle @406.00: [Fetcher_Impl]	IF: Next PC=0x1c (BTB_hit=0) Next Last PC=18
@line:360   Cycle @406.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @407.00: [Decoder]	ID: Fetched Instruction=0xe50533 at PC=0x18
@line:5909  Cycle @407.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xa rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @407.00: [Decoder]	Forwarding data: imm=0x0 pc=0x18 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @407.00: [Executor]	Input: pc=0x14 rs1_data=0x244 rs2_data=0x0 Imm=0x4
@line:119   Cycle @407.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xf
@line:229   Cycle @407.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @407.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @407.00: [Executor]	EX: ALU Op1 source: RS1 (0x244)
@line:443   Cycle @407.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:589   Cycle @407.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @407.00: [Executor]	EX: ALU Result: 0x248
@line:767   Cycle @407.00: [Executor]	EX: Bypass Update: 0x248
@line:826   Cycle @407.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @407.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @407.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:61    Cycle @407.00: [MEM]	MEM: OP LOAD.
@line:85    Cycle @407.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @407.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @407.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @407.00: [WB]	Input: rd=x0 wdata=0xfffffffc
@line:129   Cycle @407.00: [DataHazardUnit]	Input Signals: rs1_idx=10 rs2_idx=14 rs1_used=1 rs2_used=1 ex_rd=15 ex_is_load=0 mem_rd=14 wb_rd=0
@line:241   Cycle @407.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=4 stall_if=0
@line:64    Cycle @407.00: [Fetcher_Impl]	IF: Final Current PC=0x1c
@line:70    Cycle @407.00: [Fetcher_Impl]	IF: SRAM Addr=0x7
@line:89    Cycle @407.00: [Fetcher_Impl]	BTB: HIT at PC=0x1c, Index=7, Target=0x10
@line:126   Cycle @407.00: [Fetcher_Impl]	IF: Next PC=0x10 (BTB_hit=1) Next Last PC=1c
@line:360   Cycle @407.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x4 branch_type=0x1 mem_op=0x1 rd=0xa
@line:39    Cycle @408.00: [Decoder]	ID: Fetched Instruction=0xfed79ae3 at PC=0x1c
@line:5909  Cycle @408.00: [Decoder]	Control signals: alu_func=0x2 op1_sel=0x1 op2_sel=0x1 branch_type=0x4 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @408.00: [Decoder]	Forwarding data: imm=0xfffffff4 pc=0x1c rs1_data=0x244 rs2_data=0x248
@line:74    Cycle @408.00: [Executor]	Input: pc=0x18 rs1_data=0x0 rs2_data=0x0 Imm=0x0
@line:119   Cycle @408.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0xa
@line:229   Cycle @408.00: [Executor]	EX: RS1 source: No Bypass
@line:313   Cycle @408.00: [Executor]	EX: RS2 source: MEM-WB Bypass (0x0)
@line:364   Cycle @408.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:429   Cycle @408.00: [Executor]	EX: ALU Op2 source: RS2 (0x0)
@line:589   Cycle @408.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @408.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @408.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @408.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @408.00: [Executor]	EX: Branch Target Base: 0x18
@line:999   Cycle @408.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @408.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @408.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @408.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @408.00: [MEM]	MEM: Bypass <= 0x248
@line:30    Cycle @408.00: [WB]	Input: rd=x14 wdata=0x0
@line:35    Cycle @408.00: [WB]	WB: Write x14 <= 0x0
@line:129   Cycle @408.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=13 rs1_used=1 rs2_used=1 ex_rd=10 ex_is_load=0 mem_rd=15 wb_rd=14
@line:241   Cycle @408.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=4 rs2_sel=1 stall_if=0
@line:64    Cycle @408.00: [Fetcher_Impl]	IF: Final Current PC=0x10
@line:70    Cycle @408.00: [Fetcher_Impl]	IF: SRAM Addr=0x4
@line:99    Cycle @408.00: [Fetcher_Impl]	BTB: MISS at PC=0x10, Index=4
@line:126   Cycle @408.00: [Fetcher_Impl]	IF: Next PC=0x14 (BTB_hit=0) Next Last PC=10
@line:360   Cycle @408.00: [Decoder_Impl]	Output: alu_func=0x2 rs1_sel=0x4 rs2_sel=0x1 branch_type=0x4 mem_op=0x1 rd=0x0
@line:39    Cycle @409.00: [Decoder]	ID: Fetched Instruction=0x7a703 at PC=0x10
@line:5909  Cycle @409.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x2 mem_wid=0x4 mem_uns=0x0 rd=0xe rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @409.00: [Decoder]	Forwarding data: imm=0x0 pc=0x10 rs1_data=0x244 rs2_data=0x0
@line:74    Cycle @409.00: [Executor]	Input: pc=0x1c rs1_data=0x244 rs2_data=0x248 Imm=0xfffffff4
@line:119   Cycle @409.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:257   Cycle @409.00: [Executor]	EX: RS1 source: MEM-WB Bypass (0x248)
@line:285   Cycle @409.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @409.00: [Executor]	EX: ALU Op1 source: RS1 (0x248)
@line:429   Cycle @409.00: [Executor]	EX: ALU Op2 source: RS2 (0x248)
@line:604   Cycle @409.00: [Executor]	EX: ALU Operation: SUB
@line:764   Cycle @409.00: [Executor]	EX: ALU Result: 0x0
@line:767   Cycle @409.00: [Executor]	EX: Bypass Update: 0x0
@line:826   Cycle @409.00: [Executor]	EX: Branch Immediate: 0xfffffff4
@line:830   Cycle @409.00: [Executor]	EX: Branch Target Base: 0x1c
@line:894   Cycle @409.00: [Executor]	EX: Branch Type: BNE
@line:1171  Cycle @409.00: [Executor]	EX: Branch Target: 0x10
@line:1176  Cycle @409.00: [Executor]	EX: Branch Taken: 0
@line:55    Cycle @409.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @409.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @409.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @409.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @409.00: [WB]	Input: rd=x15 wdata=0x248
@line:35    Cycle @409.00: [WB]	WB: Write x15 <= 0x248
@line:129   Cycle @409.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=0 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=10 wb_rd=15
@line:241   Cycle @409.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=8 rs2_sel=1 stall_if=0
@line:64    Cycle @409.00: [Fetcher_Impl]	IF: Final Current PC=0x14
@line:70    Cycle @409.00: [Fetcher_Impl]	IF: SRAM Addr=0x5
@line:99    Cycle @409.00: [Fetcher_Impl]	BTB: MISS at PC=0x14, Index=5
@line:126   Cycle @409.00: [Fetcher_Impl]	IF: Next PC=0x18 (BTB_hit=0) Next Last PC=14
@line:360   Cycle @409.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x8 rs2_sel=0x1 branch_type=0x1 mem_op=0x2 rd=0xe
@line:39    Cycle @410.00: [Decoder]	ID: Fetched Instruction=0x478793 at PC=0x14
@line:5909  Cycle @410.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0xf rs1_used=0x1 rs2_used=0x0
@line:5912  Cycle @410.00: [Decoder]	Forwarding data: imm=0x4 pc=0x14 rs1_data=0x248 rs2_data=0x0
@line:74    Cycle @410.00: [Executor]	Input: pc=0x10 rs1_data=0x244 rs2_data=0x0 Imm=0x0
@line:85    Cycle @410.00: [Executor]	EX: Flush
@line:119   Cycle @410.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x0 rd=0x0
@line:271   Cycle @410.00: [Executor]	EX: RS1 source: WB Bypass (0x248)
@line:285   Cycle @410.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @410.00: [Executor]	EX: ALU Op1 source: RS1 (0x248)
@line:443   Cycle @410.00: [Executor]	EX: ALU Op2 source: IMM (0x0)
@line:589   Cycle @410.00: [Executor]	EX: ALU Operation: ADD
@line:764   Cycle @410.00: [Executor]	EX: ALU Result: 0x248
@line:767   Cycle @410.00: [Executor]	EX: Bypass Update: 0x248
@line:826   Cycle @410.00: [Executor]	EX: Branch Immediate: 0x0
@line:830   Cycle @410.00: [Executor]	EX: Branch Target Base: 0x10
@line:999   Cycle @410.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:55    Cycle @410.00: [MEM]	MEM: OP NONE.
@line:85    Cycle @410.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @410.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @410.00: [MEM]	MEM: Bypass <= 0x0
@line:30    Cycle @410.00: [WB]	Input: rd=x10 wdata=0x0
@line:35    Cycle @410.00: [WB]	WB: Write x10 <= 0x0
@line:129   Cycle @410.00: [DataHazardUnit]	Input Signals: rs1_idx=15 rs2_idx=4 rs1_used=1 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=0 wb_rd=10
@line:241   Cycle @410.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:53    Cycle @410.00: [Fetcher_Impl]	IF: Flush to 0x20
@line:64    Cycle @410.00: [Fetcher_Impl]	IF: Final Current PC=0x20
@line:70    Cycle @410.00: [Fetcher_Impl]	IF: SRAM Addr=0x8
@line:99    Cycle @410.00: [Fetcher_Impl]	BTB: MISS at PC=0x20, Index=8
@line:126   Cycle @410.00: [Fetcher_Impl]	IF: Next PC=0x24 (BTB_hit=0) Next Last PC=20
@line:137   Cycle @410.00: [Decoder_Impl]	ID: Inserting NOP (Stall=0 Flush=1)
@line:360   Cycle @410.00: [Decoder_Impl]	Output: alu_func=0x1 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0xf
@line:39    Cycle @411.00: [Decoder]	ID: Fetched Instruction=0x100073 at PC=0x20
@line:5909  Cycle @411.00: [Decoder]	Control signals: alu_func=0x400 op1_sel=0x1 op2_sel=0x2 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x0 rs2_used=0x0
@line:5912  Cycle @411.00: [Decoder]	Forwarding data: imm=0x1 pc=0x20 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @411.00: [Executor]	Input: pc=0x14 rs1_data=0x248 rs2_data=0x0 Imm=0x4
@line:119   Cycle @411.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @411.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @411.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @411.00: [Executor]	EX: ALU Op1 source: RS1 (0x248)
@line:443   Cycle @411.00: [Executor]	EX: ALU Op2 source: IMM (0x4)
@line:754   Cycle @411.00: [Executor]	EX: ALU Operation: NOP or Reserved
@line:764   Cycle @411.00: [Executor]	EX: ALU Result: 0x4
@line:767   Cycle @411.00: [Executor]	EX: Bypass Update: 0x4
@line:826   Cycle @411.00: [Executor]	EX: Branch Immediate: 0x4
@line:830   Cycle @411.00: [Executor]	EX: Branch Target Base: 0x14
@line:999   Cycle @411.00: [Executor]	EX: Branch Type: NO_BRANCH
@line:85    Cycle @411.00: [MEM]	MEM: WIDTH WORD.
@line:99    Cycle @411.00: [MEM]	MEM: SIGNED.
@line:256   Cycle @411.00: [MEM]	MEM: Bypass <= 0x248
@line:30    Cycle @411.00: [WB]	Input: rd=x0 wdata=0x0
@line:129   Cycle @411.00: [DataHazardUnit]	Input Signals: rs1_idx=0 rs2_idx=1 rs1_used=0 rs2_used=0 ex_rd=0 ex_is_load=0 mem_rd=0 wb_rd=0
@line:241   Cycle @411.00: [DataHazardUnit]	DataHazardUnit: rs1_sel=1 rs2_sel=1 stall_if=0
@line:64    Cycle @411.00: [Fetcher_Impl]	IF: Final Current PC=0x24
@line:70    Cycle @411.00: [Fetcher_Impl]	IF: SRAM Addr=0x9
@line:99    Cycle @411.00: [Fetcher_Impl]	BTB: MISS at PC=0x24, Index=9
@line:126   Cycle @411.00: [Fetcher_Impl]	IF: Next PC=0x28 (BTB_hit=0) Next Last PC=24
@line:360   Cycle @411.00: [Decoder_Impl]	Output: alu_func=0x400 rs1_sel=0x1 rs2_sel=0x1 branch_type=0x1 mem_op=0x1 rd=0x0
@line:39    Cycle @412.00: [Decoder]	ID: Fetched Instruction=0x33 at PC=0x24
@line:5909  Cycle @412.00: [Decoder]	Control signals: alu_func=0x1 op1_sel=0x1 op2_sel=0x1 branch_type=0x1 mem_op=0x1 mem_wid=0x4 mem_uns=0x0 rd=0x0 rs1_used=0x1 rs2_used=0x1
@line:5912  Cycle @412.00: [Decoder]	Forwarding data: imm=0x0 pc=0x24 rs1_data=0x0 rs2_data=0x0
@line:74    Cycle @412.00: [Executor]	Input: pc=0x20 rs1_data=0x0 rs2_data=0x0 Imm=0x1
@line:119   Cycle @412.00: [Executor]	Memory Control after Flush Check: mem_opcode=0x1 rd=0x0
@line:229   Cycle @412.00: [Executor]	EX: RS1 source: No Bypass
@line:285   Cycle @412.00: [Executor]	EX: RS2 source: No Bypass
@line:364   Cycle @412.00: [Executor]	EX: ALU Op1 source: RS1 (0x0)
@line:443   Cycle @412.00: [Executor]	EX: ALU Op2 source: IMM (0x1)
@line:522   Cycle @412.00: [Executor]	EBREAK encountered at PC=0x20, halting simulation.

