// Seed: 1121185083
module module_0 (
    output wire id_0,
    output wor id_1,
    input wire id_2,
    output tri1 id_3,
    input supply0 id_4,
    input wand id_5,
    output wand id_6,
    input tri0 id_7,
    input wire id_8,
    input tri0 id_9,
    output tri1 id_10,
    input wor id_11,
    output tri0 id_12,
    input uwire id_13,
    input supply1 id_14,
    input tri id_15,
    input tri0 id_16,
    output supply1 id_17,
    output tri0 id_18,
    input uwire id_19
    , id_27,
    output wand id_20,
    input wand id_21,
    input tri id_22,
    output tri0 id_23,
    output wire id_24,
    input wor id_25
    , id_28
);
  id_29(
      .id_0(1)
  );
  assign id_0 = 1;
endmodule
module module_1 (
    inout tri id_0
);
  pmos (id_0);
  module_0(
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
endmodule
