Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/mips_test_isim_beh.exe" -prj "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/mips_test_beh.prj" "work.mips_test" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/Sign_Extend.v" into library work
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/Register_File.v" into library work
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/PC.v" into library work
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/MUX_3_bit.v" into library work
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/Mux_2_1.v" into library work
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/Instruction_Memory.v" into library work
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/Instruction_Cache.v" into library work
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/Data_Memory.v" into library work
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/Control_Unit.v" into library work
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/And.v" into library work
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/ALU_Control.v" into library work
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/ALU.v" into library work
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/Adder_2.v" into library work
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/Adder.v" into library work
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/Write_Back.v" into library work
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/MEM_WB.v" into library work
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/Memory.v" into library work
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/Instr_Fetch.v" into library work
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/IF-ID.v" into library work
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/ID_EX.v" into library work
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/EX_MEM.v" into library work
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/Execute.v" into library work
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/Decode.v" into library work
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/MIPS.v" into library work
Analyzing Verilog file "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/mips_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/Memory.v" Line 48: Target <read_data_mem> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Compiling module Mux_2_1
Compiling module PC
Compiling module Adder
Compiling module Instruction_Memory
Compiling module Instruction_Cache
Compiling module Instr_Fetch
Compiling module IF_ID
Compiling module Register_File
Compiling module Sign_Extend
Compiling module Control_Unit
Compiling module Decode
Compiling module ID_EX
Compiling module Adder_2
Compiling module ALU_Control
Compiling module ALU
Compiling module MUX_3_bit
Compiling module Execute
Compiling module EX_MEM
Compiling module And
Compiling module Data_Memory
Compiling module Memory
Compiling module MEM_WB
Compiling module Write_Back
Compiling module MIPS
Compiling module mips_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 26 Verilog Units
Built simulation executable D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/mips_test_isim_beh.exe
Fuse Memory Usage: 28988 KB
Fuse CPU Usage: 484 ms
