Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date             : Sat Dec 20 16:48:05 2025
| Host             : thePC running 64-bit major release  (build 9200)
| Command          : report_power -file ternary_nanocore_top_power_routed.rpt -pb ternary_nanocore_top_power_summary_routed.pb -rpx ternary_nanocore_top_power_routed.rpx
| Design           : ternary_nanocore_top
| Device           : xc7a35tfgg484-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 52.755 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 52.268                           |
| Device Static (W)        | 0.487                            |
| Effective TJA (C/W)      | 2.8                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    27.864 |     2762 |       --- |             --- |
|   LUT as Logic |    26.265 |     1532 |     20800 |            7.37 |
|   CARRY4       |     1.037 |      144 |      8150 |            1.77 |
|   F7/F8 Muxes  |     0.365 |      150 |     32600 |            0.46 |
|   Register     |     0.193 |      500 |     41600 |            1.20 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       47 |       --- |             --- |
| Signals        |    21.413 |     2015 |       --- |             --- |
| Block RAM      |     0.642 |      2.5 |        50 |            5.00 |
| I/O            |     2.349 |        9 |       250 |            3.60 |
| Static Power   |     0.487 |          |           |                 |
| Total          |    52.755 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    50.229 |      49.888 |      0.341 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.142 |       0.088 |      0.053 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.659 |       0.658 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.061 |       0.051 |      0.010 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| ternary_nanocore_top   |    52.268 |
|   controller           |     7.258 |
|   core0                |     0.181 |
|   core1                |     0.125 |
|   core2                |     0.108 |
|   core3                |     0.122 |
|   core4                |     0.153 |
|   core5                |     0.105 |
|   core6                |     0.131 |
|   core7                |     0.124 |
|   core8                |     0.140 |
|   core9                |     0.966 |
|   decoder0             |     3.381 |
|   decoder1             |     3.390 |
|   decoder2             |     3.434 |
|   decoder3             |     3.396 |
|   decoder4             |     3.178 |
|   decoder5             |     3.202 |
|   decoder6             |     3.193 |
|   decoder7             |     3.302 |
|   decoder8             |     3.367 |
|   decoder9             |     3.396 |
|   input_mem            |     2.953 |
|     U0                 |     2.953 |
|       inst_blk_mem_gen |     2.953 |
|   weight_mem           |     4.272 |
|     U0                 |     4.272 |
|       inst_blk_mem_gen |     4.272 |
+------------------------+-----------+


