

================================================================
== Vivado HLS Report for 'idct_step'
================================================================
* Date:           Fri Jul 20 11:48:10 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        dct_hls
* Solution:       solution3
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.50|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

 <State 1> : 1.50ns
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%isrc_3_3_V_read_1 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %isrc_3_3_V_read)"
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%isrc_3_2_V_read_1 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %isrc_3_2_V_read)"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%isrc_3_1_V_read_1 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %isrc_3_1_V_read)"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%isrc_3_0_V_read_1 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %isrc_3_0_V_read)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%isrc_2_3_V_read_1 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %isrc_2_3_V_read)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%isrc_2_2_V_read_1 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %isrc_2_2_V_read)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%isrc_2_1_V_read_1 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %isrc_2_1_V_read)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%isrc_2_0_V_read_1 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %isrc_2_0_V_read)"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%isrc_1_3_V_read_1 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %isrc_1_3_V_read)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%isrc_1_2_V_read_1 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %isrc_1_2_V_read)"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%isrc_1_1_V_read_1 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %isrc_1_1_V_read)"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%isrc_1_0_V_read_1 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %isrc_1_0_V_read)"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%isrc_0_3_V_read_1 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %isrc_0_3_V_read)"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%isrc_0_2_V_read_1 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %isrc_0_2_V_read)"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%isrc_0_1_V_read_1 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %isrc_0_1_V_read)"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%isrc_0_0_V_read_1 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %isrc_0_0_V_read)"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = trunc i20 %isrc_0_0_V_read_1 to i19"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_53 = trunc i20 %isrc_1_0_V_read_1 to i19"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_54 = trunc i20 %isrc_2_0_V_read_1 to i19"
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i19 %tmp, %tmp_54"   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%tmp3 = add i19 %tmp1, %tmp_53"   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp4 = call i20 @_ssdm_op_BitConcatenate.i20.i19.i1(i19 %tmp3, i1 false)"
ST_1 : Operation 24 [1/1] (0.80ns)   --->   "%idst_0_0_V_write_a = add i20 %isrc_3_0_V_read_1, %tmp4" [dct_hls/dct.cpp:29]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_55 = trunc i20 %isrc_0_1_V_read_1 to i19"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_56 = trunc i20 %isrc_1_1_V_read_1 to i19"
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_57 = trunc i20 %isrc_2_1_V_read_1 to i19"
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i19 %tmp_55, %tmp_57"   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%tmp6 = add i19 %tmp2, %tmp_56"   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp7 = call i20 @_ssdm_op_BitConcatenate.i20.i19.i1(i19 %tmp6, i1 false)"
ST_1 : Operation 31 [1/1] (0.80ns)   --->   "%idst_1_0_V_write_a = add i20 %isrc_3_1_V_read_1, %tmp7" [dct_hls/dct.cpp:30]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i20 %isrc_0_2_V_read_1 to i19"
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_59 = trunc i20 %isrc_1_2_V_read_1 to i19"
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_60 = trunc i20 %isrc_2_2_V_read_1 to i19"
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp15 = add i19 %tmp_58, %tmp_60"   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%tmp9 = add i19 %tmp15, %tmp_59"   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp10 = call i20 @_ssdm_op_BitConcatenate.i20.i19.i1(i19 %tmp9, i1 false)"
ST_1 : Operation 38 [1/1] (0.80ns)   --->   "%idst_2_0_V_write_a = add i20 %isrc_3_2_V_read_1, %tmp10" [dct_hls/dct.cpp:31]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i20 %isrc_0_3_V_read_1 to i19"
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_62 = trunc i20 %isrc_1_3_V_read_1 to i19"
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_63 = trunc i20 %isrc_2_3_V_read_1 to i19"
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp16 = add i19 %tmp_61, %tmp_63"   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%tmp12 = add i19 %tmp16, %tmp_62"   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp13 = call i20 @_ssdm_op_BitConcatenate.i20.i19.i1(i19 %tmp12, i1 false)"
ST_1 : Operation 45 [1/1] (0.80ns)   --->   "%idst_3_0_V_write_a = add i20 %isrc_3_3_V_read_1, %tmp13" [dct_hls/dct.cpp:32]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%r_V = shl i20 %isrc_0_0_V_read_1, 1" [dct_hls/dct.cpp:34]
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%r_V_1 = shl i20 %isrc_2_0_V_read_1, 1" [dct_hls/dct.cpp:34]
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%r_V_2 = shl i20 %isrc_3_0_V_read_1, 1" [dct_hls/dct.cpp:34]
ST_1 : Operation 49 [1/1] (0.80ns)   --->   "%addconv4 = add i20 %isrc_1_0_V_read_1, %r_V" [dct_hls/dct.cpp:34]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_s = sub i20 %addconv4, %r_V_1" [dct_hls/dct.cpp:34]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 51 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%idst_0_1_V_write_a = sub i20 %tmp_s, %r_V_2" [dct_hls/dct.cpp:34]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%r_V_3 = shl i20 %isrc_0_1_V_read_1, 1" [dct_hls/dct.cpp:35]
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%r_V_4 = shl i20 %isrc_2_1_V_read_1, 1" [dct_hls/dct.cpp:35]
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%r_V_5 = shl i20 %isrc_3_1_V_read_1, 1" [dct_hls/dct.cpp:35]
ST_1 : Operation 55 [1/1] (0.80ns)   --->   "%addconv5 = add i20 %isrc_1_1_V_read_1, %r_V_3" [dct_hls/dct.cpp:35]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_38 = sub i20 %addconv5, %r_V_4" [dct_hls/dct.cpp:35]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 57 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%idst_1_1_V_write_a = sub i20 %tmp_38, %r_V_5" [dct_hls/dct.cpp:35]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%r_V_6 = shl i20 %isrc_0_2_V_read_1, 1" [dct_hls/dct.cpp:36]
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%r_V_7 = shl i20 %isrc_2_2_V_read_1, 1" [dct_hls/dct.cpp:36]
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%r_V_8 = shl i20 %isrc_3_2_V_read_1, 1" [dct_hls/dct.cpp:36]
ST_1 : Operation 61 [1/1] (0.80ns)   --->   "%addconv6 = add i20 %isrc_1_2_V_read_1, %r_V_6" [dct_hls/dct.cpp:36]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_39 = sub i20 %addconv6, %r_V_7" [dct_hls/dct.cpp:36]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 63 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%idst_2_1_V_write_a = sub i20 %tmp_39, %r_V_8" [dct_hls/dct.cpp:36]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%r_V_9 = shl i20 %isrc_0_3_V_read_1, 1" [dct_hls/dct.cpp:37]
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%r_V_10 = shl i20 %isrc_2_3_V_read_1, 1" [dct_hls/dct.cpp:37]
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%r_V_11 = shl i20 %isrc_3_3_V_read_1, 1" [dct_hls/dct.cpp:37]
ST_1 : Operation 67 [1/1] (0.80ns)   --->   "%addconv7 = add i20 %isrc_1_3_V_read_1, %r_V_9" [dct_hls/dct.cpp:37]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_40 = sub i20 %addconv7, %r_V_10" [dct_hls/dct.cpp:37]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 69 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%idst_3_1_V_write_a = sub i20 %tmp_40, %r_V_11" [dct_hls/dct.cpp:37]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 70 [1/1] (0.80ns)   --->   "%tmp_41 = sub i20 %r_V, %isrc_1_0_V_read_1" [dct_hls/dct.cpp:39]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_42 = sub i20 %tmp_41, %r_V_1" [dct_hls/dct.cpp:39]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 72 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%idst_0_2_V_write_a = add i20 %r_V_2, %tmp_42" [dct_hls/dct.cpp:39]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 73 [1/1] (0.80ns)   --->   "%tmp_43 = sub i20 %r_V_3, %isrc_1_1_V_read_1" [dct_hls/dct.cpp:40]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_44 = sub i20 %tmp_43, %r_V_4" [dct_hls/dct.cpp:40]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 75 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%idst_1_2_V_write_a = add i20 %r_V_5, %tmp_44" [dct_hls/dct.cpp:40]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 76 [1/1] (0.80ns)   --->   "%tmp_45 = sub i20 %r_V_6, %isrc_1_2_V_read_1" [dct_hls/dct.cpp:41]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_46 = sub i20 %tmp_45, %r_V_7" [dct_hls/dct.cpp:41]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 78 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%idst_2_2_V_write_a = add i20 %r_V_8, %tmp_46" [dct_hls/dct.cpp:41]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 79 [1/1] (0.80ns)   --->   "%tmp_47 = sub i20 %r_V_9, %isrc_1_3_V_read_1" [dct_hls/dct.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_48 = sub i20 %tmp_47, %r_V_10" [dct_hls/dct.cpp:42]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 81 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%idst_3_2_V_write_a = add i20 %r_V_11, %tmp_48" [dct_hls/dct.cpp:42]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp_49)   --->   "%r_V_12 = shl i20 %isrc_1_0_V_read_1, 1" [dct_hls/dct.cpp:44]
ST_1 : Operation 83 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_49 = sub i20 %r_V, %r_V_12" [dct_hls/dct.cpp:44]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%addconv = add i20 %r_V_1, %tmp_49" [dct_hls/dct.cpp:44]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 85 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%idst_0_3_V_write_a = sub i20 %addconv, %isrc_3_0_V_read_1" [dct_hls/dct.cpp:44]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_50)   --->   "%r_V_13 = shl i20 %isrc_1_1_V_read_1, 1" [dct_hls/dct.cpp:45]
ST_1 : Operation 87 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_50 = sub i20 %r_V_3, %r_V_13" [dct_hls/dct.cpp:45]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%addconv1 = add i20 %r_V_4, %tmp_50" [dct_hls/dct.cpp:45]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 89 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%idst_1_3_V_write_a = sub i20 %addconv1, %isrc_3_1_V_read_1" [dct_hls/dct.cpp:45]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_51)   --->   "%r_V_14 = shl i20 %isrc_1_2_V_read_1, 1" [dct_hls/dct.cpp:46]
ST_1 : Operation 91 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_51 = sub i20 %r_V_6, %r_V_14" [dct_hls/dct.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%addconv2 = add i20 %r_V_7, %tmp_51" [dct_hls/dct.cpp:46]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 93 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%idst_2_3_V_write_a = sub i20 %addconv2, %isrc_3_2_V_read_1" [dct_hls/dct.cpp:46]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node tmp_52)   --->   "%r_V_15 = shl i20 %isrc_1_3_V_read_1, 1" [dct_hls/dct.cpp:47]
ST_1 : Operation 95 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_52 = sub i20 %r_V_9, %r_V_15" [dct_hls/dct.cpp:47]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%addconv3 = add i20 %r_V_10, %tmp_52" [dct_hls/dct.cpp:47]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 97 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%idst_3_3_V_write_a = sub i20 %addconv3, %isrc_3_3_V_read_1" [dct_hls/dct.cpp:47]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } undef, i20 %idst_0_0_V_write_a, 0" [dct_hls/dct.cpp:48]
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv, i20 %idst_0_1_V_write_a, 1" [dct_hls/dct.cpp:48]
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_1, i20 %idst_0_2_V_write_a, 2" [dct_hls/dct.cpp:48]
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_2, i20 %idst_0_3_V_write_a, 3" [dct_hls/dct.cpp:48]
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_3, i20 %idst_1_0_V_write_a, 4" [dct_hls/dct.cpp:48]
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_4, i20 %idst_1_1_V_write_a, 5" [dct_hls/dct.cpp:48]
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_5, i20 %idst_1_2_V_write_a, 6" [dct_hls/dct.cpp:48]
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_6, i20 %idst_1_3_V_write_a, 7" [dct_hls/dct.cpp:48]
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_7, i20 %idst_2_0_V_write_a, 8" [dct_hls/dct.cpp:48]
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_8, i20 %idst_2_1_V_write_a, 9" [dct_hls/dct.cpp:48]
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_9, i20 %idst_2_2_V_write_a, 10" [dct_hls/dct.cpp:48]
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_10, i20 %idst_2_3_V_write_a, 11" [dct_hls/dct.cpp:48]
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_11, i20 %idst_3_0_V_write_a, 12" [dct_hls/dct.cpp:48]
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_12, i20 %idst_3_1_V_write_a, 13" [dct_hls/dct.cpp:48]
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_13, i20 %idst_3_2_V_write_a, 14" [dct_hls/dct.cpp:48]
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_14, i20 %idst_3_3_V_write_a, 15" [dct_hls/dct.cpp:48]
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "ret { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_s" [dct_hls/dct.cpp:48]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.5ns
The critical path consists of the following:
	wire read on port 'isrc_1_3_V_read' [25]  (0 ns)
	'sub' operation ('tmp_47', dct_hls/dct.cpp:42) [94]  (0.809 ns)
	'sub' operation ('tmp_48', dct_hls/dct.cpp:42) [95]  (0 ns)
	'add' operation ('idst[3][2].V', dct_hls/dct.cpp:42) [96]  (0.689 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
