#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Jan 17 18:44:16 2018
# Process ID: 13236
# Log file: C:/xup/embedded/lab10VGAdemoZSY/lab10VGAdemoZSY.runs/impl_1/lab10VGAdemoZSY_wrapper.vdi
# Journal file: C:/xup/embedded/lab10VGAdemoZSY/lab10VGAdemoZSY.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source lab10VGAdemoZSY_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg and lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [c:/xup/embedded/lab10VGAdemoZSY/lab10VGAdemoZSY.srcs/sources_1/bd/lab10VGAdemoZSY/ip/lab10VGAdemoZSY_processing_system7_0_0/lab10VGAdemoZSY_processing_system7_0_0.xdc] for cell 'lab10VGAdemoZSY_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.199980 which will be rounded to 0.200 to ensure it is an integer multiple of 1 picosecond [c:/xup/embedded/lab10VGAdemoZSY/lab10VGAdemoZSY.srcs/sources_1/bd/lab10VGAdemoZSY/ip/lab10VGAdemoZSY_processing_system7_0_0/lab10VGAdemoZSY_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [c:/xup/embedded/lab10VGAdemoZSY/lab10VGAdemoZSY.srcs/sources_1/bd/lab10VGAdemoZSY/ip/lab10VGAdemoZSY_processing_system7_0_0/lab10VGAdemoZSY_processing_system7_0_0.xdc] for cell 'lab10VGAdemoZSY_i/processing_system7_0/inst'
Parsing XDC File [c:/xup/embedded/lab10VGAdemoZSY/lab10VGAdemoZSY.srcs/sources_1/bd/lab10VGAdemoZSY/ip/lab10VGAdemoZSY_axi_vdma_0_0/lab10VGAdemoZSY_axi_vdma_0_0.xdc] for cell 'lab10VGAdemoZSY_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/xup/embedded/lab10VGAdemoZSY/lab10VGAdemoZSY.srcs/sources_1/bd/lab10VGAdemoZSY/ip/lab10VGAdemoZSY_axi_vdma_0_0/lab10VGAdemoZSY_axi_vdma_0_0.xdc] for cell 'lab10VGAdemoZSY_i/axi_vdma_0/U0'
Parsing XDC File [c:/xup/embedded/lab10VGAdemoZSY/lab10VGAdemoZSY.srcs/sources_1/bd/lab10VGAdemoZSY/ip/lab10VGAdemoZSY_rst_processing_system7_0_100M_0/lab10VGAdemoZSY_rst_processing_system7_0_100M_0_board.xdc] for cell 'lab10VGAdemoZSY_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/xup/embedded/lab10VGAdemoZSY/lab10VGAdemoZSY.srcs/sources_1/bd/lab10VGAdemoZSY/ip/lab10VGAdemoZSY_rst_processing_system7_0_100M_0/lab10VGAdemoZSY_rst_processing_system7_0_100M_0_board.xdc] for cell 'lab10VGAdemoZSY_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/xup/embedded/lab10VGAdemoZSY/lab10VGAdemoZSY.srcs/sources_1/bd/lab10VGAdemoZSY/ip/lab10VGAdemoZSY_rst_processing_system7_0_100M_0/lab10VGAdemoZSY_rst_processing_system7_0_100M_0.xdc] for cell 'lab10VGAdemoZSY_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/xup/embedded/lab10VGAdemoZSY/lab10VGAdemoZSY.srcs/sources_1/bd/lab10VGAdemoZSY/ip/lab10VGAdemoZSY_rst_processing_system7_0_100M_0/lab10VGAdemoZSY_rst_processing_system7_0_100M_0.xdc] for cell 'lab10VGAdemoZSY_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/xup/embedded/lab10VGAdemoZSY/lab10VGAdemoZSY.srcs/sources_1/bd/lab10VGAdemoZSY/ip/lab10VGAdemoZSY_axi_vdma_0_0/lab10VGAdemoZSY_axi_vdma_0_0_clocks.xdc] for cell 'lab10VGAdemoZSY_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/xup/embedded/lab10VGAdemoZSY/lab10VGAdemoZSY.srcs/sources_1/bd/lab10VGAdemoZSY/ip/lab10VGAdemoZSY_axi_vdma_0_0/lab10VGAdemoZSY_axi_vdma_0_0_clocks.xdc] for cell 'lab10VGAdemoZSY_i/axi_vdma_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 480.059 ; gain = 283.098
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 481.750 ; gain = 1.691
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d168aa2a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.469 . Memory (MB): peak = 950.680 ; gain = 0.004

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 37 cells.
Phase 2 Constant Propagation | Checksum: f22eee18

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 950.680 ; gain = 0.004

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 484 unconnected nets.
INFO: [Opt 31-11] Eliminated 423 unconnected cells.
Phase 3 Sweep | Checksum: 1a99727b3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 950.680 ; gain = 0.004

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 950.680 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a99727b3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 950.680 ; gain = 0.004
Implement Debug Cores | Checksum: 13b57f346
Logic Optimization | Checksum: 13b57f346

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1a99727b3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 956.734 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1a99727b3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.671 . Memory (MB): peak = 956.734 ; gain = 6.055
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 956.734 ; gain = 476.676
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 956.734 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/xup/embedded/lab10VGAdemoZSY/lab10VGAdemoZSY.runs/impl_1/lab10VGAdemoZSY_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 13d22136d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 956.734 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 956.734 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 956.734 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 4589089f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 956.734 ; gain = 0.000
WARNING: [Constraints 18-1079] Register lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg and lab10VGAdemoZSY_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 4589089f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 969.109 ; gain = 12.375

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 4589089f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 969.109 ; gain = 12.375

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 463d98b5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 969.109 ; gain = 12.375
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f4fb1c17

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 969.109 ; gain = 12.375

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 14f0681ce

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 969.109 ; gain = 12.375
Phase 2.2.1 Place Init Design | Checksum: bc4bdbf4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 969.109 ; gain = 12.375
Phase 2.2 Build Placer Netlist Model | Checksum: bc4bdbf4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 969.109 ; gain = 12.375

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: bc4bdbf4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 969.109 ; gain = 12.375
Phase 2.3 Constrain Clocks/Macros | Checksum: bc4bdbf4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 969.109 ; gain = 12.375
Phase 2 Placer Initialization | Checksum: bc4bdbf4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 969.109 ; gain = 12.375

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1c4b45ef6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 969.109 ; gain = 12.375

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1c4b45ef6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 969.109 ; gain = 12.375

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: c126bb28

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 969.109 ; gain = 12.375

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 7a4bba29

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 969.109 ; gain = 12.375

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 7a4bba29

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 969.109 ; gain = 12.375

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 10c67116e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 969.109 ; gain = 12.375

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: e7f85d6b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 969.109 ; gain = 12.375

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 50b66600

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 969.109 ; gain = 12.375
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 50b66600

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 969.109 ; gain = 12.375

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 50b66600

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 969.109 ; gain = 12.375

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 50b66600

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 969.109 ; gain = 12.375
Phase 4.6 Small Shape Detail Placement | Checksum: 50b66600

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 969.109 ; gain = 12.375

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 50b66600

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 969.109 ; gain = 12.375
Phase 4 Detail Placement | Checksum: 50b66600

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 969.109 ; gain = 12.375

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1d2b1d7fe

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 969.109 ; gain = 12.375

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1d2b1d7fe

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 969.109 ; gain = 12.375

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 20abf8a43

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 969.109 ; gain = 12.375
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.830. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 20abf8a43

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 969.109 ; gain = 12.375
Phase 5.2.2 Post Placement Optimization | Checksum: 20abf8a43

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 969.109 ; gain = 12.375
Phase 5.2 Post Commit Optimization | Checksum: 20abf8a43

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 969.109 ; gain = 12.375

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 20abf8a43

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 969.109 ; gain = 12.375

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 20abf8a43

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 969.109 ; gain = 12.375

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 20abf8a43

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 969.109 ; gain = 12.375
Phase 5.5 Placer Reporting | Checksum: 20abf8a43

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 969.109 ; gain = 12.375

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1a5f0e597

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 969.109 ; gain = 12.375
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1a5f0e597

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 969.109 ; gain = 12.375
Ending Placer Task | Checksum: e4978171

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 969.109 ; gain = 12.375
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 969.109 ; gain = 12.375
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.704 . Memory (MB): peak = 969.109 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 969.109 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 969.109 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 969.109 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard HSTL_I_18; FIXED_IO_mio[26] of IOStandard HSTL_I_18; FIXED_IO_mio[25] of IOStandard HSTL_I_18; FIXED_IO_mio[24] of IOStandard HSTL_I_18; FIXED_IO_mio[23] of IOStandard HSTL_I_18; FIXED_IO_mio[22] of IOStandard HSTL_I_18; FIXED_IO_mio[21] of IOStandard HSTL_I_18; FIXED_IO_mio[20] of IOStandard HSTL_I_18; FIXED_IO_mio[19] of IOStandard HSTL_I_18; FIXED_IO_mio[18] of IOStandard HSTL_I_18; FIXED_IO_mio[17] of IOStandard HSTL_I_18; FIXED_IO_mio[16] of IOStandard HSTL_I_18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 6bc5ad16

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1015.234 ; gain = 46.125

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 6bc5ad16

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1017.918 ; gain = 48.809

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 6bc5ad16

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1024.328 ; gain = 55.219
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 197ebd716

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1036.563 ; gain = 67.453
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.854  | TNS=0.000  | WHS=-1.675 | THS=-209.134|

Phase 2 Router Initialization | Checksum: 1a59adf4f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1036.563 ; gain = 67.453

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1edb0edc8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1036.563 ; gain = 67.453

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 686
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 142ffff1b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1036.563 ; gain = 67.453
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.013  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b0df7f5e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1036.563 ; gain = 67.453
Phase 4 Rip-up And Reroute | Checksum: 1b0df7f5e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1036.563 ; gain = 67.453

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 227d839f3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1036.563 ; gain = 67.453
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.128  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 227d839f3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1036.563 ; gain = 67.453

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 227d839f3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1036.563 ; gain = 67.453
Phase 5 Delay and Skew Optimization | Checksum: 227d839f3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1036.563 ; gain = 67.453

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 18cbae68a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1036.563 ; gain = 67.453
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.128  | TNS=0.000  | WHS=-0.387 | THS=-2.781 |

Phase 6 Post Hold Fix | Checksum: 19424935e

Time (s): cpu = 00:04:05 ; elapsed = 00:02:11 . Memory (MB): peak = 1514.973 ; gain = 545.863

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.01337 %
  Global Horizontal Routing Utilization  = 3.76379 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ed1b5e16

Time (s): cpu = 00:04:05 ; elapsed = 00:02:11 . Memory (MB): peak = 1514.973 ; gain = 545.863

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ed1b5e16

Time (s): cpu = 00:04:05 ; elapsed = 00:02:11 . Memory (MB): peak = 1514.973 ; gain = 545.863

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1dd21c4a4

Time (s): cpu = 00:04:06 ; elapsed = 00:02:12 . Memory (MB): peak = 1514.973 ; gain = 545.863

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1dd21c4a4

Time (s): cpu = 00:04:06 ; elapsed = 00:02:12 . Memory (MB): peak = 1514.973 ; gain = 545.863
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.128  | TNS=0.000  | WHS=-0.211 | THS=-2.074 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1dd21c4a4

Time (s): cpu = 00:04:06 ; elapsed = 00:02:12 . Memory (MB): peak = 1514.973 ; gain = 545.863
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:06 ; elapsed = 00:02:12 . Memory (MB): peak = 1514.973 ; gain = 545.863

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:07 ; elapsed = 00:02:13 . Memory (MB): peak = 1514.973 ; gain = 545.863
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.828 . Memory (MB): peak = 1514.973 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/xup/embedded/lab10VGAdemoZSY/lab10VGAdemoZSY.runs/impl_1/lab10VGAdemoZSY_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets lab10VGAdemoZSY_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/RST_MMCM]'  to set the static_probability to '1'  if desired.
INFO: [Common 17-206] Exiting Vivado at Wed Jan 17 18:47:17 2018...
