

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Wed Jun 14 07:09:37 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cordic_optimized_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.745 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       65|       65| 0.650 us | 0.650 us |   65|   65|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       64|       64|         2|          -|          -|    32|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12 %theta_V), !map !80"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %s_V), !map !86"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %c_V), !map !90"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @cordic_str) nounwind"   --->   Operation 7 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%theta_V_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %theta_V)" [cordic_fixed.cpp:8]   --->   Operation 8 'read' 'theta_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.75ns)   --->   "br label %0" [cordic_fixed.cpp:17]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 2.53>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%p_Val2_4 = phi i12 [ %theta_V_read, %ap_fixed_base.exit ], [ %select_ln1496, %_ZNK13ap_fixed_baseILi12ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit_ifconv ]" [cordic_fixed.cpp:8]   --->   Operation 10 'phi' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i12 [ 0, %ap_fixed_base.exit ], [ %current_sin_V_2, %_ZNK13ap_fixed_baseILi12ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit_ifconv ]"   --->   Operation 11 'phi' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i12 [ 621, %ap_fixed_base.exit ], [ %current_cos_V_2, %_ZNK13ap_fixed_baseILi12ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit_ifconv ]"   --->   Operation 12 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%ush = phi i6 [ 0, %ap_fixed_base.exit ], [ %j, %_ZNK13ap_fixed_baseILi12ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit_ifconv ]"   --->   Operation 13 'phi' 'ush' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i6 %ush to i12" [cordic_fixed.cpp:17]   --->   Operation 14 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.87ns)   --->   "%icmp_ln17 = icmp eq i6 %ush, -32" [cordic_fixed.cpp:17]   --->   Operation 15 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.88ns)   --->   "%j = add i6 %ush, 1" [cordic_fixed.cpp:17]   --->   Operation 17 'add' 'j' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %1, label %_ZNK13ap_fixed_baseILi12ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit_ifconv" [cordic_fixed.cpp:17]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.14ns)   --->   "%r_V = ashr i12 %p_Val2_s, %zext_ln17" [cordic_fixed.cpp:20]   --->   Operation 19 'ashr' 'r_V' <Predicate = (!icmp_ln17)> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.14ns)   --->   "%r_V_1 = ashr i12 %p_Val2_2, %zext_ln17" [cordic_fixed.cpp:21]   --->   Operation 20 'ashr' 'r_V_1' <Predicate = (!icmp_ln17)> <Delay = 1.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_4, i32 11)" [cordic_fixed.cpp:24]   --->   Operation 21 'bitselect' 'tmp' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.96ns)   --->   "%current_cos_V = sub i12 %p_Val2_s, %r_V_1" [cordic_fixed.cpp:26]   --->   Operation 22 'sub' 'current_cos_V' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.96ns)   --->   "%current_sin_V = add i12 %r_V, %p_Val2_2" [cordic_fixed.cpp:27]   --->   Operation 23 'add' 'current_sin_V' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i6 %ush to i64" [cordic_fixed.cpp:30]   --->   Operation 24 'zext' 'zext_ln30' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%cordic_phase_V_addr = getelementptr [64 x i10]* @cordic_phase_V, i64 0, i64 %zext_ln30" [cordic_fixed.cpp:30]   --->   Operation 25 'getelementptr' 'cordic_phase_V_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.35ns)   --->   "%p_Val2_5 = load i10* %cordic_phase_V_addr, align 2" [cordic_fixed.cpp:30]   --->   Operation 26 'load' 'p_Val2_5' <Predicate = (!icmp_ln17)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_2 : Operation 27 [1/1] (0.96ns)   --->   "%current_cos_V_1 = add i12 %r_V_1, %p_Val2_s" [cordic_fixed.cpp:33]   --->   Operation 27 'add' 'current_cos_V_1' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.96ns)   --->   "%current_sin_V_1 = sub i12 %p_Val2_2, %r_V" [cordic_fixed.cpp:34]   --->   Operation 28 'sub' 'current_sin_V_1' <Predicate = (!icmp_ln17)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.43ns)   --->   "%current_sin_V_2 = select i1 %tmp, i12 %current_sin_V_1, i12 %current_sin_V" [cordic_fixed.cpp:24]   --->   Operation 29 'select' 'current_sin_V_2' <Predicate = (!icmp_ln17)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.43ns)   --->   "%current_cos_V_2 = select i1 %tmp, i12 %current_cos_V_1, i12 %current_cos_V" [cordic_fixed.cpp:24]   --->   Operation 30 'select' 'current_cos_V_2' <Predicate = (!icmp_ln17)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i12P(i12* %s_V, i12 %p_Val2_2)" [cordic_fixed.cpp:42]   --->   Operation 31 'write' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i12P(i12* %c_V, i12 %p_Val2_s)" [cordic_fixed.cpp:42]   --->   Operation 32 'write' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "ret void" [cordic_fixed.cpp:43]   --->   Operation 33 'ret' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.74>
ST_3 : Operation 34 [1/2] (1.35ns)   --->   "%p_Val2_5 = load i10* %cordic_phase_V_addr, align 2" [cordic_fixed.cpp:30]   --->   Operation 34 'load' 'p_Val2_5' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i10 %p_Val2_5 to i12" [cordic_fixed.cpp:30]   --->   Operation 35 'zext' 'zext_ln1265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.96ns)   --->   "%sub_ln703 = sub i12 %p_Val2_4, %zext_ln1265" [cordic_fixed.cpp:30]   --->   Operation 36 'sub' 'sub_ln703' <Predicate = (!tmp)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.96ns)   --->   "%add_ln703 = add i12 %zext_ln1265, %p_Val2_4" [cordic_fixed.cpp:37]   --->   Operation 37 'add' 'add_ln703' <Predicate = (tmp)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.43ns)   --->   "%select_ln1496 = select i1 %tmp, i12 %add_ln703, i12 %sub_ln703" [cordic_fixed.cpp:24]   --->   Operation 38 'select' 'select_ln1496' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %0" [cordic_fixed.cpp:17]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ theta_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ cordic_phase_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 0000]
specbitsmap_ln0     (specbitsmap      ) [ 0000]
specbitsmap_ln0     (specbitsmap      ) [ 0000]
spectopmodule_ln0   (spectopmodule    ) [ 0000]
theta_V_read        (read             ) [ 0111]
br_ln17             (br               ) [ 0111]
p_Val2_4            (phi              ) [ 0011]
p_Val2_2            (phi              ) [ 0010]
p_Val2_s            (phi              ) [ 0010]
ush                 (phi              ) [ 0010]
zext_ln17           (zext             ) [ 0000]
icmp_ln17           (icmp             ) [ 0011]
empty               (speclooptripcount) [ 0000]
j                   (add              ) [ 0111]
br_ln17             (br               ) [ 0000]
r_V                 (ashr             ) [ 0000]
r_V_1               (ashr             ) [ 0000]
tmp                 (bitselect        ) [ 0001]
current_cos_V       (sub              ) [ 0000]
current_sin_V       (add              ) [ 0000]
zext_ln30           (zext             ) [ 0000]
cordic_phase_V_addr (getelementptr    ) [ 0001]
current_cos_V_1     (add              ) [ 0000]
current_sin_V_1     (sub              ) [ 0000]
current_sin_V_2     (select           ) [ 0111]
current_cos_V_2     (select           ) [ 0111]
write_ln42          (write            ) [ 0000]
write_ln42          (write            ) [ 0000]
ret_ln43            (ret              ) [ 0000]
p_Val2_5            (load             ) [ 0000]
zext_ln1265         (zext             ) [ 0000]
sub_ln703           (sub              ) [ 0000]
add_ln703           (add              ) [ 0000]
select_ln1496       (select           ) [ 0111]
br_ln17             (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="theta_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cordic_phase_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_phase_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i12P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="theta_V_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="12" slack="0"/>
<pin id="40" dir="0" index="1" bw="12" slack="0"/>
<pin id="41" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="theta_V_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="write_ln42_write_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="12" slack="0"/>
<pin id="47" dir="0" index="2" bw="12" slack="0"/>
<pin id="48" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln42/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="write_ln42_write_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="0" slack="0"/>
<pin id="53" dir="0" index="1" bw="12" slack="0"/>
<pin id="54" dir="0" index="2" bw="12" slack="0"/>
<pin id="55" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln42/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="cordic_phase_V_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="10" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="6" slack="0"/>
<pin id="62" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cordic_phase_V_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="6" slack="0"/>
<pin id="67" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_5/2 "/>
</bind>
</comp>

<comp id="71" class="1005" name="p_Val2_4_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="12" slack="1"/>
<pin id="73" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_Val2_4_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="12" slack="1"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="12" slack="1"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_4/2 "/>
</bind>
</comp>

<comp id="81" class="1005" name="p_Val2_2_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="12" slack="1"/>
<pin id="83" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 (phireg) "/>
</bind>
</comp>

<comp id="85" class="1004" name="p_Val2_2_phi_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="1"/>
<pin id="87" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="12" slack="0"/>
<pin id="89" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_2/2 "/>
</bind>
</comp>

<comp id="93" class="1005" name="p_Val2_s_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="12" slack="1"/>
<pin id="95" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="p_Val2_s_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="11" slack="1"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="12" slack="0"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="105" class="1005" name="ush_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="6" slack="1"/>
<pin id="107" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ush (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="ush_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="6" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ush/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln17_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="0"/>
<pin id="118" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln17_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="6" slack="0"/>
<pin id="122" dir="0" index="1" bw="6" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="j_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="r_V_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="12" slack="0"/>
<pin id="134" dir="0" index="1" bw="6" slack="0"/>
<pin id="135" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="r_V_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="12" slack="0"/>
<pin id="140" dir="0" index="1" bw="6" slack="0"/>
<pin id="141" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_1/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="12" slack="0"/>
<pin id="147" dir="0" index="2" bw="5" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="current_cos_V_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="12" slack="0"/>
<pin id="154" dir="0" index="1" bw="12" slack="0"/>
<pin id="155" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="current_cos_V/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="current_sin_V_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="12" slack="0"/>
<pin id="160" dir="0" index="1" bw="12" slack="0"/>
<pin id="161" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_sin_V/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln30_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="current_cos_V_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="12" slack="0"/>
<pin id="171" dir="0" index="1" bw="12" slack="0"/>
<pin id="172" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_cos_V_1/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="current_sin_V_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="12" slack="0"/>
<pin id="177" dir="0" index="1" bw="12" slack="0"/>
<pin id="178" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="current_sin_V_1/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="current_sin_V_2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="12" slack="0"/>
<pin id="184" dir="0" index="2" bw="12" slack="0"/>
<pin id="185" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_sin_V_2/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="current_cos_V_2_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="12" slack="0"/>
<pin id="192" dir="0" index="2" bw="12" slack="0"/>
<pin id="193" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_cos_V_2/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln1265_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="10" slack="0"/>
<pin id="199" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sub_ln703_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="12" slack="1"/>
<pin id="203" dir="0" index="1" bw="10" slack="0"/>
<pin id="204" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln703_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="10" slack="0"/>
<pin id="209" dir="0" index="1" bw="12" slack="1"/>
<pin id="210" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="select_ln1496_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="12" slack="0"/>
<pin id="216" dir="0" index="2" bw="12" slack="0"/>
<pin id="217" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1496/3 "/>
</bind>
</comp>

<comp id="220" class="1005" name="theta_V_read_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="12" slack="1"/>
<pin id="222" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="theta_V_read "/>
</bind>
</comp>

<comp id="228" class="1005" name="j_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="0"/>
<pin id="230" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="233" class="1005" name="tmp_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="238" class="1005" name="cordic_phase_V_addr_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="1"/>
<pin id="240" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="cordic_phase_V_addr "/>
</bind>
</comp>

<comp id="243" class="1005" name="current_sin_V_2_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="12" slack="0"/>
<pin id="245" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="current_sin_V_2 "/>
</bind>
</comp>

<comp id="248" class="1005" name="current_cos_V_2_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="12" slack="0"/>
<pin id="250" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="current_cos_V_2 "/>
</bind>
</comp>

<comp id="253" class="1005" name="select_ln1496_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="12" slack="1"/>
<pin id="255" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1496 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="14" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="36" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="36" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="34" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="80"><net_src comp="74" pin="4"/><net_sink comp="71" pin=0"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="81" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="85" pin="4"/><net_sink comp="44" pin=2"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="97" pin="4"/><net_sink comp="51" pin=2"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="109" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="109" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="97" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="116" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="85" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="116" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="74" pin="4"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="97" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="138" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="132" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="85" pin="4"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="109" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="173"><net_src comp="138" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="97" pin="4"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="85" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="132" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="144" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="175" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="158" pin="2"/><net_sink comp="181" pin=2"/></net>

<net id="194"><net_src comp="144" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="169" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="152" pin="2"/><net_sink comp="189" pin=2"/></net>

<net id="200"><net_src comp="65" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="71" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="197" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="197" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="71" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="207" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="219"><net_src comp="201" pin="2"/><net_sink comp="213" pin=2"/></net>

<net id="223"><net_src comp="38" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="231"><net_src comp="126" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="236"><net_src comp="144" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="241"><net_src comp="58" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="246"><net_src comp="181" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="251"><net_src comp="189" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="256"><net_src comp="213" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="74" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_V | {2 }
	Port: c_V | {2 }
 - Input state : 
	Port: cordic : theta_V | {1 }
	Port: cordic : cordic_phase_V | {2 3 }
  - Chain level:
	State 1
	State 2
		zext_ln17 : 1
		icmp_ln17 : 1
		j : 1
		br_ln17 : 2
		r_V : 2
		r_V_1 : 2
		tmp : 1
		current_cos_V : 3
		current_sin_V : 3
		zext_ln30 : 1
		cordic_phase_V_addr : 2
		p_Val2_5 : 3
		current_cos_V_1 : 3
		current_sin_V_1 : 3
		current_sin_V_2 : 4
		current_cos_V_2 : 4
		write_ln42 : 1
		write_ln42 : 1
	State 3
		zext_ln1265 : 1
		sub_ln703 : 2
		add_ln703 : 2
		select_ln1496 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |         j_fu_126        |    0    |    15   |
|    add   |   current_sin_V_fu_158  |    0    |    19   |
|          |  current_cos_V_1_fu_169 |    0    |    19   |
|          |     add_ln703_fu_207    |    0    |    19   |
|----------|-------------------------|---------|---------|
|          |   current_cos_V_fu_152  |    0    |    19   |
|    sub   |  current_sin_V_1_fu_175 |    0    |    19   |
|          |     sub_ln703_fu_201    |    0    |    19   |
|----------|-------------------------|---------|---------|
|   ashr   |        r_V_fu_132       |    0    |    26   |
|          |       r_V_1_fu_138      |    0    |    26   |
|----------|-------------------------|---------|---------|
|          |  current_sin_V_2_fu_181 |    0    |    12   |
|  select  |  current_cos_V_2_fu_189 |    0    |    12   |
|          |   select_ln1496_fu_213  |    0    |    12   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln17_fu_120    |    0    |    11   |
|----------|-------------------------|---------|---------|
|   read   | theta_V_read_read_fu_38 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |  write_ln42_write_fu_44 |    0    |    0    |
|          |  write_ln42_write_fu_51 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     zext_ln17_fu_116    |    0    |    0    |
|   zext   |     zext_ln30_fu_164    |    0    |    0    |
|          |    zext_ln1265_fu_197   |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect|        tmp_fu_144       |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   228   |
|----------|-------------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|cordic_phase_V|    0   |   10   |   10   |
+--------------+--------+--------+--------+
|     Total    |    0   |   10   |   10   |
+--------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|cordic_phase_V_addr_reg_238|    6   |
|  current_cos_V_2_reg_248  |   12   |
|  current_sin_V_2_reg_243  |   12   |
|         j_reg_228         |    6   |
|      p_Val2_2_reg_81      |   12   |
|      p_Val2_4_reg_71      |   12   |
|      p_Val2_s_reg_93      |   12   |
|   select_ln1496_reg_253   |   12   |
|    theta_V_read_reg_220   |   12   |
|        tmp_reg_233        |    1   |
|        ush_reg_105        |    6   |
+---------------------------+--------+
|           Total           |   103  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  0.755  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   228  |
|   Memory  |    0   |    -   |   10   |   10   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   103  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |   113  |   247  |
+-----------+--------+--------+--------+--------+
