
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Loaded SDC plugin

-- Running command `
                    verilog_defines -DSCL_sky130_fd_sc_hd;
verilog_defines -D__librelane__;
verilog_defines -DPDK_sky130A;
verilog_defines -DUSE_POWER_PINS;
verilog_defines -D__pnr__;
read_verilog -sv -lib /workspace/peripheral-example/openlane/user_project_wrapper/runs/RUN_2025-10-27_23-13-28/tmp/a06862d3886a4648a7aa06424bdf4db5.bb.v;

                    blackbox;
                    write_verilog -noattr -noexpr -nohex -nodec -defparam -blackboxes /workspace/peripheral-example/openlane/user_project_wrapper/runs/RUN_2025-10-27_23-13-28/tmp/a06862d3886a4648a7aa06424bdf4db5.bb.v;
                    ' --

1. Executing Verilog-2005 frontend: /workspace/peripheral-example/openlane/user_project_wrapper/runs/RUN_2025-10-27_23-13-28/tmp/a06862d3886a4648a7aa06424bdf4db5.bb.v
Parsing SystemVerilog input from `/workspace/peripheral-example/openlane/user_project_wrapper/runs/RUN_2025-10-27_23-13-28/tmp/a06862d3886a4648a7aa06424bdf4db5.bb.v' to AST representation.
Generating RTLIL representation for module `\user_project'.
Successfully finished Verilog frontend.

2. Executing Verilog backend.
Dumping module `\user_project'.

End of script. Logfile hash: eac98f1131, CPU: user 2.81s system 0.22s, MEM: 463.56 MB peak
Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Time spent: 99% 2x read_verilog (2 sec), 0% 2x write_verilog (0 sec), ...
