<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>receiver</TopModelName>
        <TargetClockPeriod>8.00</TargetClockPeriod>
        <ClockUncertainty>2.16</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.508</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>695</Best-caseLatency>
            <Average-caseLatency>872</Average-caseLatency>
            <Worst-caseLatency>1049</Worst-caseLatency>
            <Best-caseRealTimeLatency>5.560 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>6.976 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>8.392 us</Worst-caseRealTimeLatency>
            <Interval-min>696</Interval-min>
            <Interval-max>1050</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>127</BRAM_18K>
            <DSP>102</DSP>
            <FF>22376</FF>
            <LUT>22428</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>receiver</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>receiver</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>receiver</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TDATA</name>
            <Object>input_r_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TVALID</name>
            <Object>input_r_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TREADY</name>
            <Object>input_r_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TDEST</name>
            <Object>input_r_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TKEEP</name>
            <Object>input_r_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TSTRB</name>
            <Object>input_r_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TUSER</name>
            <Object>input_r_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TLAST</name>
            <Object>input_r_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_TID</name>
            <Object>input_r_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_i_TDATA</name>
            <Object>output_i_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_i_TVALID</name>
            <Object>output_i_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_i_TREADY</name>
            <Object>output_i_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_i_TDEST</name>
            <Object>output_i_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_i_TKEEP</name>
            <Object>output_i_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_i_TSTRB</name>
            <Object>output_i_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_i_TUSER</name>
            <Object>output_i_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_i_TLAST</name>
            <Object>output_i_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_i_TID</name>
            <Object>output_i_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_q_TDATA</name>
            <Object>output_q_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_q_TVALID</name>
            <Object>output_q_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_q_TREADY</name>
            <Object>output_q_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_q_TDEST</name>
            <Object>output_q_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_q_TKEEP</name>
            <Object>output_q_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_q_TSTRB</name>
            <Object>output_q_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_q_TUSER</name>
            <Object>output_q_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_q_TLAST</name>
            <Object>output_q_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_q_TID</name>
            <Object>output_q_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>receiver</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_receiver_Pipeline_1_fu_1840</InstName>
                    <ModuleName>receiver_Pipeline_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1840</ID>
                    <BindInstances>add_ln50_fu_55_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_2_fu_1846</InstName>
                    <ModuleName>receiver_Pipeline_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1846</ID>
                    <BindInstances>add_ln51_fu_55_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_68_1_fu_1852</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_68_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1852</ID>
                    <BindInstances>add_ln70_fu_728_p2 add_ln70_1_fu_734_p2 samples_I_1_U samples_I_2_U samples_I_3_U samples_I_4_U samples_I_5_U samples_I_6_U samples_I_7_U samples_I_8_U samples_I_9_U samples_I_10_U samples_I_0_U samples_Q_1_U samples_Q_0_U samples_Q_2_U samples_Q_3_U samples_Q_4_U samples_Q_5_U samples_Q_6_U samples_Q_7_U samples_Q_8_U samples_Q_9_U samples_Q_10_U samples_I_12_U samples_I_13_U samples_I_14_U samples_I_15_U samples_Q_12_U samples_Q_13_U samples_Q_14_U samples_Q_15_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_79_2_fu_1920</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_79_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1920</ID>
                    <BindInstances>add_ln79_fu_98_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_142_9_fu_1928</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_142_9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1928</ID>
                    <BindInstances>add_ln144_fu_728_p2 add_ln144_1_fu_734_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_91_3_fu_1996</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_91_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1996</ID>
                    <BindInstances>mul_16s_18s_34_1_1_U8 mul_18s_16s_34_1_1_U9 mul_16s_18s_34_1_1_U10 mul_18s_16s_34_1_1_U11 mul_16s_18s_34_1_1_U12 mul_18s_16s_34_1_1_U13 mul_16s_18s_34_1_1_U14 mul_18s_16s_34_1_1_U15 mul_16s_18s_34_1_1_U16 mul_18s_16s_34_1_1_U17 mul_16s_18s_34_1_1_U18 mul_18s_16s_34_1_1_U19 mul_16s_18s_34_1_1_U20 mul_18s_16s_34_1_1_U21 mul_16s_18s_34_1_1_U22 mul_18s_16s_34_1_1_U23 add_ln91_fu_844_p2 h_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_100_4_fu_2022</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_100_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2022</ID>
                    <BindInstances>add_ln102_fu_805_p2 add_ln102_1_fu_811_p2 add_ln102_2_fu_817_p2 add_ln102_3_fu_823_p2 add_ln102_4_fu_829_p2 add_ln102_5_fu_835_p2 add_ln102_6_fu_841_p2 add_ln102_7_fu_847_p2 add_ln103_fu_853_p2 add_ln103_1_fu_859_p2 add_ln103_2_fu_865_p2 add_ln103_3_fu_871_p2 add_ln103_4_fu_877_p2 add_ln103_5_fu_883_p2 add_ln103_6_fu_889_p2 add_ln103_7_fu_895_p2 add_ln100_fu_794_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_111_5_fu_2058</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_111_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2058</ID>
                    <BindInstances>filt_2_I_1_32_fu_1169_p2 filt_2_I_1_33_fu_1206_p2 filt_2_I_1_34_fu_1212_p2 filt_2_I_1_35_fu_1218_p2 filt_2_I_1_36_fu_1224_p2 filt_2_I_1_37_fu_1230_p2 filt_2_I_1_38_fu_1236_p2 filt_2_I_1_39_fu_1242_p2 filt_2_Q_1_32_fu_1200_p2 filt_2_Q_1_33_fu_1248_p2 filt_2_Q_1_34_fu_1254_p2 filt_2_Q_1_35_fu_1260_p2 filt_2_Q_1_36_fu_1266_p2 filt_2_Q_1_37_fu_1272_p2 filt_2_Q_1_38_fu_1278_p2 filt_2_Q_1_39_fu_1284_p2 add_ln111_fu_1158_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_118_6_fu_2126</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_118_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2126</ID>
                    <BindInstances>filt_3_I_d0 filt_3_Q_d0 add_ln118_fu_770_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_124_7_fu_2180</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_124_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2180</ID>
                    <BindInstances>add_ln125_fu_173_p2 add_ln126_fu_179_p2 add_ln124_fu_162_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_130_8_fu_2188</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_130_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2188</ID>
                    <BindInstances>filt_5_I_1_4_fu_239_p2 filt_5_Q_1_4_fu_255_p2 add_ln130_fu_228_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_159_10_fu_2200</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_159_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2200</ID>
                    <BindInstances>add_ln161_fu_1143_p2 mul_17s_18s_34_1_1_U273 add_ln161_1_fu_1164_p2 add_ln161_2_fu_1185_p2 add_ln161_3_fu_1206_p2 add_ln159_fu_1227_p2 add_ln161_4_fu_1253_p2 add_ln159_1_fu_1274_p2 add_ln161_5_fu_1300_p2 add_ln159_2_fu_1321_p2 add_ln161_6_fu_1347_p2 add_ln159_3_fu_1368_p2 add_ln161_7_fu_1394_p2 mul_18s_17s_34_1_1_U274 mul_18s_17s_34_1_1_U275 mul_18s_17s_34_1_1_U276 mul_18s_17s_34_1_1_U277 mul_18s_17s_34_1_1_U278 mul_18s_17s_34_1_1_U279 mul_17s_18s_34_1_1_U280 mul_18s_17s_34_1_1_U265 mul_18s_17s_34_1_1_U266 mul_18s_17s_34_1_1_U267 mul_18s_17s_34_1_1_U268 mul_18s_17s_34_1_1_U269 mul_18s_17s_34_1_1_U270 mul_18s_17s_34_1_1_U271 mul_18s_17s_34_1_1_U272 add_ln159_4_fu_1415_p2 preamble_upsampled_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_171_11_fu_2286</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_171_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2286</ID>
                    <BindInstances>add_ln173_fu_1485_p2 add_ln173_1_fu_1491_p2 add_ln173_2_fu_1497_p2 add_ln173_3_fu_1503_p2 add_ln173_4_fu_1509_p2 add_ln173_5_fu_1515_p2 add_ln173_6_fu_1521_p2 add_ln173_7_fu_1527_p2 add_ln173_8_fu_1533_p2 add_ln173_9_fu_1539_p2 add_ln173_10_fu_1545_p2 add_ln173_11_fu_1551_p2 add_ln173_12_fu_1557_p2 add_ln173_13_fu_1563_p2 add_ln173_14_fu_1569_p2 add_ln173_15_fu_1575_p2 add_ln174_fu_1581_p2 add_ln174_1_fu_1587_p2 add_ln174_2_fu_1593_p2 add_ln174_3_fu_1599_p2 add_ln174_4_fu_1605_p2 add_ln174_5_fu_1611_p2 add_ln174_6_fu_1617_p2 add_ln174_7_fu_1623_p2 add_ln174_8_fu_1629_p2 add_ln174_9_fu_1635_p2 add_ln174_10_fu_1641_p2 add_ln174_11_fu_1647_p2 add_ln174_12_fu_1653_p2 add_ln174_13_fu_1659_p2 add_ln174_14_fu_1665_p2 add_ln174_15_fu_1671_p2 add_ln171_fu_1474_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_181_12_fu_2338</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_181_12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2338</ID>
                    <BindInstances>add_ln183_fu_1529_p2 add_ln183_1_fu_1543_p2 add_ln183_2_fu_1557_p2 add_ln183_3_fu_1571_p2 add_ln183_4_fu_1585_p2 add_ln183_5_fu_1599_p2 add_ln183_6_fu_1613_p2 add_ln183_7_fu_1627_p2 add_ln184_fu_1641_p2 add_ln184_1_fu_1655_p2 add_ln184_2_fu_1669_p2 add_ln184_3_fu_1683_p2 add_ln184_4_fu_1697_p2 add_ln184_5_fu_1711_p2 add_ln184_6_fu_1725_p2 add_ln184_7_fu_1739_p2 add_ln183_8_fu_1753_p2 add_ln183_9_fu_1767_p2 add_ln183_10_fu_1781_p2 add_ln183_11_fu_1795_p2 add_ln183_12_fu_1809_p2 add_ln183_13_fu_1823_p2 add_ln183_14_fu_1837_p2 add_ln183_15_fu_1851_p2 add_ln184_8_fu_1865_p2 add_ln184_9_fu_1879_p2 add_ln184_10_fu_1893_p2 add_ln184_11_fu_1907_p2 add_ln184_12_fu_1921_p2 add_ln184_13_fu_1935_p2 add_ln184_14_fu_1949_p2 add_ln184_15_fu_1963_p2 add_ln181_fu_1510_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_191_13_fu_2406</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_191_13</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2406</ID>
                    <BindInstances>add_ln193_fu_843_p2 add_ln193_1_fu_857_p2 add_ln193_2_fu_871_p2 add_ln193_3_fu_885_p2 add_ln194_fu_899_p2 add_ln194_1_fu_913_p2 add_ln194_2_fu_927_p2 add_ln194_3_fu_941_p2 add_ln193_4_fu_955_p2 add_ln193_5_fu_969_p2 add_ln193_6_fu_983_p2 add_ln193_7_fu_997_p2 add_ln194_4_fu_1011_p2 add_ln194_5_fu_1025_p2 add_ln194_6_fu_1039_p2 add_ln194_7_fu_1053_p2 add_ln191_fu_824_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_201_14_fu_2458</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_201_14</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2458</ID>
                    <BindInstances>add_ln203_fu_821_p2 add_ln203_1_fu_835_p2 add_ln203_2_fu_849_p2 add_ln203_3_fu_863_p2 add_ln203_4_fu_877_p2 add_ln203_5_fu_891_p2 add_ln204_fu_909_p2 add_ln204_1_fu_927_p2 add_ln204_2_fu_937_p2 add_ln204_3_fu_951_p2 add_ln204_4_fu_965_p2 add_ln204_5_fu_975_p2 add_ln203_6_fu_989_p2 add_ln203_7_fu_1003_p2 add_ln204_6_fu_1017_p2 add_ln204_7_fu_1031_p2 add_ln201_fu_802_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_211_15_fu_2494</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_211_15</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2494</ID>
                    <BindInstances>add_ln213_fu_467_p2 add_ln213_1_fu_481_p2 add_ln213_2_fu_495_p2 add_ln214_fu_509_p2 add_ln214_1_fu_523_p2 add_ln214_2_fu_537_p2 add_ln213_3_fu_551_p2 add_ln214_3_fu_565_p2 add_ln211_fu_448_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_219_16_fu_2522</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_219_16</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2522</ID>
                    <BindInstances>arr_6_I_d0 arr_6_Q_d0 add_ln219_fu_228_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_228_17_fu_2536</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_228_17</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2536</ID>
                    <BindInstances>add_ln229_fu_189_p2 add_ln230_fu_203_p2 add_ln228_fu_170_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_237_18_fu_2544</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_237_18</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2544</ID>
                    <BindInstances>add_ln238_fu_289_p2 add_ln239_fu_328_p2 add_ln237_fu_270_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_244_19_fu_2558</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_244_19</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2558</ID>
                    <BindInstances>arr_9_I_0_fu_226_p2 arr_9_Q_0_fu_264_p2 add_ln244_fu_278_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_265_20_fu_2574</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_265_20</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2574</ID>
                    <BindInstances>mul_24s_18s_40_3_1_U590 mac_mulsub_24s_18s_40s_40_4_1_U622 mac_mulsub_24s_18s_40s_40_4_1_U622 mac_muladd_24s_18s_40s_40_4_1_U623 mul_24s_18s_40_3_1_U591 mac_muladd_24s_18s_40s_40_4_1_U623 add_ln265_fu_721_p2 mul_24s_18s_40_3_1_U592 mac_mulsub_24s_18s_40s_40_4_1_U624 mac_mulsub_24s_18s_40s_40_4_1_U624 mac_muladd_24s_18s_40s_40_4_1_U625 mul_24s_18s_40_3_1_U593 mac_muladd_24s_18s_40s_40_4_1_U625 add_ln265_1_fu_733_p2 mul_24s_18s_40_3_1_U594 mac_mulsub_24s_18s_40s_40_4_1_U626 mac_mulsub_24s_18s_40s_40_4_1_U626 mac_muladd_24s_18s_40s_40_4_1_U627 mul_24s_18s_40_3_1_U595 mac_muladd_24s_18s_40s_40_4_1_U627 add_ln265_2_fu_744_p2 mul_24s_18s_40_3_1_U596 mac_mulsub_24s_18s_40s_40_4_1_U628 mac_mulsub_24s_18s_40s_40_4_1_U628 mac_muladd_24s_18s_40s_40_4_1_U629 mul_24s_18s_40_3_1_U597 mac_muladd_24s_18s_40s_40_4_1_U629 add_ln265_3_fu_791_p2 mul_24s_18s_40_3_1_U598 mac_mulsub_24s_18s_40s_40_4_1_U630 mac_mulsub_24s_18s_40s_40_4_1_U630 mac_muladd_24s_18s_40s_40_4_1_U631 mul_24s_18s_40_3_1_U599 mac_muladd_24s_18s_40s_40_4_1_U631 add_ln265_4_fu_802_p2 mul_24s_18s_40_3_1_U600 mac_mulsub_24s_18s_40s_40_4_1_U632 mac_mulsub_24s_18s_40s_40_4_1_U632 mac_muladd_24s_18s_40s_40_4_1_U633 mul_24s_18s_40_3_1_U601 mac_muladd_24s_18s_40s_40_4_1_U633 add_ln265_5_fu_849_p2 mul_24s_18s_40_3_1_U602 mac_mulsub_24s_18s_40s_40_4_1_U634 mac_mulsub_24s_18s_40s_40_4_1_U634 mac_muladd_24s_18s_40s_40_4_1_U635 mul_24s_18s_40_3_1_U603 mac_muladd_24s_18s_40s_40_4_1_U635 add_ln265_6_fu_860_p2 mul_24s_18s_40_3_1_U604 mac_mulsub_24s_18s_40s_40_4_1_U636 mac_mulsub_24s_18s_40s_40_4_1_U636 mac_muladd_24s_18s_40s_40_4_1_U637 mul_24s_18s_40_3_1_U605 mac_muladd_24s_18s_40s_40_4_1_U637 add_ln265_7_fu_907_p2 mul_24s_18s_40_3_1_U606 mac_mulsub_24s_18s_40s_40_4_1_U638 mac_mulsub_24s_18s_40s_40_4_1_U638 mac_muladd_24s_18s_40s_40_4_1_U639 mul_24s_18s_40_3_1_U607 mac_muladd_24s_18s_40s_40_4_1_U639 add_ln265_8_fu_918_p2 mul_24s_18s_40_3_1_U608 mac_mulsub_24s_18s_40s_40_4_1_U640 mac_mulsub_24s_18s_40s_40_4_1_U640 mac_muladd_24s_18s_40s_40_4_1_U641 mul_24s_18s_40_3_1_U609 mac_muladd_24s_18s_40s_40_4_1_U641 add_ln265_9_fu_965_p2 mul_24s_18s_40_3_1_U610 mac_mulsub_24s_18s_40s_40_4_1_U642 mac_mulsub_24s_18s_40s_40_4_1_U642 mac_muladd_24s_18s_40s_40_4_1_U643 mul_24s_18s_40_3_1_U611 mac_muladd_24s_18s_40s_40_4_1_U643 add_ln265_10_fu_976_p2 mul_24s_18s_40_3_1_U612 mac_mulsub_24s_18s_40s_40_4_1_U644 mac_mulsub_24s_18s_40s_40_4_1_U644 mac_muladd_24s_18s_40s_40_4_1_U645 mul_24s_18s_40_3_1_U613 mac_muladd_24s_18s_40s_40_4_1_U645 add_ln265_11_fu_1096_p2 mul_24s_18s_40_3_1_U614 mac_mulsub_24s_18s_40s_40_4_1_U646 mac_mulsub_24s_18s_40s_40_4_1_U646 mac_muladd_24s_18s_40s_40_4_1_U647 mul_24s_18s_40_3_1_U615 mac_muladd_24s_18s_40s_40_4_1_U647 add_ln265_12_fu_1107_p2 mul_24s_18s_40_3_1_U616 mac_mulsub_24s_18s_40s_40_4_1_U648 mac_mulsub_24s_18s_40s_40_4_1_U648 mac_muladd_24s_18s_40s_40_4_1_U649 mul_24s_18s_40_3_1_U617 mac_muladd_24s_18s_40s_40_4_1_U649 add_ln265_13_fu_1216_p2 mul_24s_18s_40_3_1_U618 mac_mulsub_24s_18s_40s_40_4_1_U650 mac_mulsub_24s_18s_40s_40_4_1_U650 mac_muladd_24s_18s_40s_40_4_1_U651 mul_24s_18s_40_3_1_U619 mac_muladd_24s_18s_40s_40_4_1_U651 add_ln265_14_fu_1227_p2 mul_24s_18s_40_3_1_U620 mac_mulsub_24s_18s_40s_40_4_1_U652 mac_mulsub_24s_18s_40s_40_4_1_U652 mac_muladd_24s_18s_40s_40_4_1_U653 mul_24s_18s_40_3_1_U621 mac_muladd_24s_18s_40s_40_4_1_U653 add_ln271_fu_1238_p2 add_ln265_15_fu_1686_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_276_21_fu_2586</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_276_21</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2586</ID>
                    <BindInstances>add_ln276_fu_235_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>real_output_U imag_output_U filt_I_U filt_I_1_U filt_I_2_U filt_I_3_U filt_I_4_U filt_I_5_U filt_I_6_U filt_I_7_U filt_Q_U filt_Q_1_U filt_Q_2_U filt_Q_3_U filt_Q_4_U filt_Q_5_U filt_Q_6_U filt_Q_7_U filt_1_I_U filt_1_I_1_U filt_1_I_2_U filt_1_I_3_U filt_1_I_4_U filt_1_I_5_U filt_1_I_6_U filt_1_I_7_U filt_1_Q_U filt_1_Q_1_U filt_1_Q_2_U filt_1_Q_3_U filt_1_Q_4_U filt_1_Q_5_U filt_1_Q_6_U filt_1_Q_7_U filt_3_I_U filt_3_Q_U filt_4_I_U filt_4_Q_U arr_I_U arr_I_1_U arr_I_2_U arr_I_3_U arr_I_4_U arr_I_5_U arr_I_6_U arr_I_7_U arr_Q_U arr_Q_1_U arr_Q_2_U arr_Q_3_U arr_Q_4_U arr_Q_5_U arr_Q_6_U arr_Q_7_U arr_1_I_U arr_1_I_1_U arr_1_I_2_U arr_1_I_3_U arr_1_I_4_U arr_1_I_5_U arr_1_I_6_U arr_1_I_7_U arr_1_I_8_U arr_1_I_9_U arr_1_I_10_U arr_1_I_11_U arr_1_I_12_U arr_1_I_13_U arr_1_I_14_U arr_1_I_15_U arr_1_Q_U arr_1_Q_1_U arr_1_Q_2_U arr_1_Q_3_U arr_1_Q_4_U arr_1_Q_5_U arr_1_Q_6_U arr_1_Q_7_U arr_1_Q_8_U arr_1_Q_9_U arr_1_Q_10_U arr_1_Q_11_U arr_1_Q_12_U arr_1_Q_13_U arr_1_Q_14_U arr_1_Q_15_U arr_2_I_U arr_2_I_1_U arr_2_I_2_U arr_2_I_3_U arr_2_I_4_U arr_2_I_5_U arr_2_I_6_U arr_2_I_7_U arr_2_I_8_U arr_2_I_9_U arr_2_I_10_U arr_2_I_11_U arr_2_I_12_U arr_2_I_13_U arr_2_I_14_U arr_2_I_15_U arr_2_Q_U arr_2_Q_1_U arr_2_Q_2_U arr_2_Q_3_U arr_2_Q_4_U arr_2_Q_5_U arr_2_Q_6_U arr_2_Q_7_U arr_2_Q_8_U arr_2_Q_9_U arr_2_Q_10_U arr_2_Q_11_U arr_2_Q_12_U arr_2_Q_13_U arr_2_Q_14_U arr_2_Q_15_U arr_3_I_U arr_3_I_1_U arr_3_I_2_U arr_3_I_3_U arr_3_I_4_U arr_3_I_5_U arr_3_I_6_U arr_3_I_7_U arr_3_Q_U arr_3_Q_1_U arr_3_Q_2_U arr_3_Q_3_U arr_3_Q_4_U arr_3_Q_5_U arr_3_Q_6_U arr_3_Q_7_U arr_4_I_U arr_4_I_1_U arr_4_I_2_U arr_4_I_3_U arr_4_I_4_U arr_4_I_5_U arr_4_I_6_U arr_4_I_7_U arr_4_Q_U arr_4_Q_1_U arr_4_Q_2_U arr_4_Q_3_U arr_4_Q_4_U arr_4_Q_5_U arr_4_Q_6_U arr_4_Q_7_U arr_5_I_U arr_5_I_1_U arr_5_I_2_U arr_5_I_3_U arr_5_Q_U arr_5_Q_1_U arr_5_Q_2_U arr_5_Q_3_U arr_6_I_U arr_6_Q_U arr_7_I_U arr_7_Q_U mul_18s_18s_34_1_1_U688 mul_17s_18s_34_1_1_U689 add_ln62_fu_2686_p2 add_ln105_fu_2753_p2 add_ln106_fu_2759_p2 add_ln223_fu_3003_p2 add_ln224_fu_3013_p2 add_ln232_fu_3022_p2 add_ln233_fu_3031_p2 corr_accum_I_fu_3081_p2 corr_accum_Q_fu_3087_p2 mul_24s_24s_48_3_1_U686 mul_24s_24s_48_3_1_U687 add_ln257_fu_3109_p2 sub_ln257_fu_3149_p2 add_ln257_1_fu_3163_p2 sub_ln257_3_fu_3184_p2 add_ln257_2_fu_3199_p2 sub_ln257_1_fu_3204_p2 add_ln257_3_fu_3301_p2 cos_coefficients_table_U sin_coefficients_table_U samples_I_11_U samples_Q_11_U delay_line_I_U delay_line_Q_U matched_I_1_U matched_I_2_U matched_I_3_U matched_I_4_U matched_I_5_U matched_I_6_U matched_I_7_U matched_I_8_U matched_I_9_U matched_I_10_U matched_I_11_U matched_I_0_U matched_Q_11_U matched_Q_1_U matched_Q_0_U matched_Q_2_U matched_Q_3_U matched_Q_4_U matched_Q_5_U matched_Q_6_U matched_Q_7_U matched_Q_8_U matched_Q_9_U matched_Q_10_U matched_I_12_U matched_I_13_U matched_I_14_U matched_I_15_U matched_Q_12_U matched_Q_13_U matched_Q_14_U matched_Q_15_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>receiver_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>3.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>237</Best-caseLatency>
                    <Average-caseLatency>237</Average-caseLatency>
                    <Worst-caseLatency>237</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.896 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.896 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.896 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>237</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>5.84</Slack>
                        <TripCount>236</TripCount>
                        <Latency>235</Latency>
                        <AbsoluteTimeLatency>1.880 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_55_p2" SOURCE="receiver.cpp:50" URAM="0" VARIABLE="add_ln50"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>3.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>237</Best-caseLatency>
                    <Average-caseLatency>237</Average-caseLatency>
                    <Worst-caseLatency>237</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.896 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.896 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.896 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>237</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>5.84</Slack>
                        <TripCount>236</TripCount>
                        <Latency>235</Latency>
                        <AbsoluteTimeLatency>1.880 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_55_p2" SOURCE="receiver.cpp:51" URAM="0" VARIABLE="add_ln51"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_68_1</Name>
            <Loops>
                <VITIS_LOOP_68_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>248</Best-caseLatency>
                    <Average-caseLatency>248</Average-caseLatency>
                    <Worst-caseLatency>248</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.984 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.984 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.984 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>248</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_68_1>
                        <Name>VITIS_LOOP_68_1</Name>
                        <Slack>5.84</Slack>
                        <TripCount>244</TripCount>
                        <Latency>246</Latency>
                        <AbsoluteTimeLatency>1.968 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_68_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>30</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>10</UTIL_BRAM>
                    <FF>1092</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>89</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_728_p2" SOURCE="receiver.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_1_fu_734_p2" SOURCE="receiver.cpp:70" URAM="0" VARIABLE="add_ln70_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_1_U" SOURCE="" URAM="0" VARIABLE="samples_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_2_U" SOURCE="" URAM="0" VARIABLE="samples_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_3_U" SOURCE="" URAM="0" VARIABLE="samples_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_4_U" SOURCE="" URAM="0" VARIABLE="samples_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_5_U" SOURCE="" URAM="0" VARIABLE="samples_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_6_U" SOURCE="" URAM="0" VARIABLE="samples_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_7_U" SOURCE="" URAM="0" VARIABLE="samples_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_8_U" SOURCE="" URAM="0" VARIABLE="samples_I_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_9_U" SOURCE="" URAM="0" VARIABLE="samples_I_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_10_U" SOURCE="" URAM="0" VARIABLE="samples_I_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_0_U" SOURCE="" URAM="0" VARIABLE="samples_I_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_1_U" SOURCE="" URAM="0" VARIABLE="samples_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_0_U" SOURCE="" URAM="0" VARIABLE="samples_Q_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_2_U" SOURCE="" URAM="0" VARIABLE="samples_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_3_U" SOURCE="" URAM="0" VARIABLE="samples_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_4_U" SOURCE="" URAM="0" VARIABLE="samples_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_5_U" SOURCE="" URAM="0" VARIABLE="samples_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_6_U" SOURCE="" URAM="0" VARIABLE="samples_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_7_U" SOURCE="" URAM="0" VARIABLE="samples_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_8_U" SOURCE="" URAM="0" VARIABLE="samples_Q_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_9_U" SOURCE="" URAM="0" VARIABLE="samples_Q_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_10_U" SOURCE="" URAM="0" VARIABLE="samples_Q_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_12_U" SOURCE="" URAM="0" VARIABLE="samples_I_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_13_U" SOURCE="" URAM="0" VARIABLE="samples_I_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_14_U" SOURCE="" URAM="0" VARIABLE="samples_I_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_15_U" SOURCE="" URAM="0" VARIABLE="samples_I_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_12_U" SOURCE="" URAM="0" VARIABLE="samples_Q_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_13_U" SOURCE="" URAM="0" VARIABLE="samples_Q_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_14_U" SOURCE="" URAM="0" VARIABLE="samples_Q_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_15_U" SOURCE="" URAM="0" VARIABLE="samples_Q_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_79_2</Name>
            <Loops>
                <VITIS_LOOP_79_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.124</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>99</Best-caseLatency>
                    <Average-caseLatency>99</Average-caseLatency>
                    <Worst-caseLatency>99</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.792 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.792 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.792 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>99</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_79_2>
                        <Name>VITIS_LOOP_79_2</Name>
                        <Slack>5.84</Slack>
                        <TripCount>96</TripCount>
                        <Latency>97</Latency>
                        <AbsoluteTimeLatency>0.776 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_79_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>62</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_98_p2" SOURCE="receiver.cpp:79" URAM="0" VARIABLE="add_ln79"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_91_3</Name>
            <Loops>
                <VITIS_LOOP_91_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.593</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>53</Best-caseLatency>
                    <Average-caseLatency>53</Average-caseLatency>
                    <Worst-caseLatency>53</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.424 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.424 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.424 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>53</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_91_3>
                        <Name>VITIS_LOOP_91_3</Name>
                        <Slack>5.84</Slack>
                        <TripCount>12</TripCount>
                        <Latency>51</Latency>
                        <AbsoluteTimeLatency>0.408 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_91_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>16</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>422</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>395</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U8" SOURCE="receiver.cpp:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U9" SOURCE="receiver.cpp:94" URAM="0" VARIABLE="mul_ln94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U10" SOURCE="receiver.cpp:93" URAM="0" VARIABLE="mul_ln93_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U11" SOURCE="receiver.cpp:94" URAM="0" VARIABLE="mul_ln94_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U12" SOURCE="receiver.cpp:93" URAM="0" VARIABLE="mul_ln93_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U13" SOURCE="receiver.cpp:94" URAM="0" VARIABLE="mul_ln94_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U14" SOURCE="receiver.cpp:93" URAM="0" VARIABLE="mul_ln93_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U15" SOURCE="receiver.cpp:94" URAM="0" VARIABLE="mul_ln94_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U16" SOURCE="receiver.cpp:93" URAM="0" VARIABLE="mul_ln93_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U17" SOURCE="receiver.cpp:94" URAM="0" VARIABLE="mul_ln94_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U18" SOURCE="receiver.cpp:93" URAM="0" VARIABLE="mul_ln93_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U19" SOURCE="receiver.cpp:94" URAM="0" VARIABLE="mul_ln94_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U20" SOURCE="receiver.cpp:93" URAM="0" VARIABLE="mul_ln93_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U21" SOURCE="receiver.cpp:94" URAM="0" VARIABLE="mul_ln94_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U22" SOURCE="receiver.cpp:93" URAM="0" VARIABLE="mul_ln93_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U23" SOURCE="receiver.cpp:94" URAM="0" VARIABLE="mul_ln94_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_844_p2" SOURCE="receiver.cpp:91" URAM="0" VARIABLE="add_ln91"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="h_U" SOURCE="" URAM="0" VARIABLE="h"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_100_4</Name>
            <Loops>
                <VITIS_LOOP_100_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.458</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_100_4>
                        <Name>VITIS_LOOP_100_4</Name>
                        <Slack>5.84</Slack>
                        <TripCount>6</TripCount>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>56.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_100_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>306</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>470</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_805_p2" SOURCE="receiver.cpp:102" URAM="0" VARIABLE="add_ln102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_1_fu_811_p2" SOURCE="receiver.cpp:102" URAM="0" VARIABLE="add_ln102_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_2_fu_817_p2" SOURCE="receiver.cpp:102" URAM="0" VARIABLE="add_ln102_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_3_fu_823_p2" SOURCE="receiver.cpp:102" URAM="0" VARIABLE="add_ln102_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_4_fu_829_p2" SOURCE="receiver.cpp:102" URAM="0" VARIABLE="add_ln102_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_5_fu_835_p2" SOURCE="receiver.cpp:102" URAM="0" VARIABLE="add_ln102_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_6_fu_841_p2" SOURCE="receiver.cpp:102" URAM="0" VARIABLE="add_ln102_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_7_fu_847_p2" SOURCE="receiver.cpp:102" URAM="0" VARIABLE="add_ln102_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_853_p2" SOURCE="receiver.cpp:103" URAM="0" VARIABLE="add_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_1_fu_859_p2" SOURCE="receiver.cpp:103" URAM="0" VARIABLE="add_ln103_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_2_fu_865_p2" SOURCE="receiver.cpp:103" URAM="0" VARIABLE="add_ln103_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_3_fu_871_p2" SOURCE="receiver.cpp:103" URAM="0" VARIABLE="add_ln103_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_4_fu_877_p2" SOURCE="receiver.cpp:103" URAM="0" VARIABLE="add_ln103_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_5_fu_883_p2" SOURCE="receiver.cpp:103" URAM="0" VARIABLE="add_ln103_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_6_fu_889_p2" SOURCE="receiver.cpp:103" URAM="0" VARIABLE="add_ln103_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_7_fu_895_p2" SOURCE="receiver.cpp:103" URAM="0" VARIABLE="add_ln103_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_794_p2" SOURCE="receiver.cpp:100" URAM="0" VARIABLE="add_ln100"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_111_5</Name>
            <Loops>
                <VITIS_LOOP_111_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.458</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>48.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>48.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>48.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_111_5>
                        <Name>VITIS_LOOP_111_5</Name>
                        <Slack>5.84</Slack>
                        <TripCount>3</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>32.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_111_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>922</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>487</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_I_1_32_fu_1169_p2" SOURCE="receiver.cpp:113" URAM="0" VARIABLE="filt_2_I_1_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_I_1_33_fu_1206_p2" SOURCE="receiver.cpp:113" URAM="0" VARIABLE="filt_2_I_1_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_I_1_34_fu_1212_p2" SOURCE="receiver.cpp:113" URAM="0" VARIABLE="filt_2_I_1_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_I_1_35_fu_1218_p2" SOURCE="receiver.cpp:113" URAM="0" VARIABLE="filt_2_I_1_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_I_1_36_fu_1224_p2" SOURCE="receiver.cpp:113" URAM="0" VARIABLE="filt_2_I_1_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_I_1_37_fu_1230_p2" SOURCE="receiver.cpp:113" URAM="0" VARIABLE="filt_2_I_1_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_I_1_38_fu_1236_p2" SOURCE="receiver.cpp:113" URAM="0" VARIABLE="filt_2_I_1_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_I_1_39_fu_1242_p2" SOURCE="receiver.cpp:113" URAM="0" VARIABLE="filt_2_I_1_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_Q_1_32_fu_1200_p2" SOURCE="receiver.cpp:114" URAM="0" VARIABLE="filt_2_Q_1_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_Q_1_33_fu_1248_p2" SOURCE="receiver.cpp:114" URAM="0" VARIABLE="filt_2_Q_1_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_Q_1_34_fu_1254_p2" SOURCE="receiver.cpp:114" URAM="0" VARIABLE="filt_2_Q_1_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_Q_1_35_fu_1260_p2" SOURCE="receiver.cpp:114" URAM="0" VARIABLE="filt_2_Q_1_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_Q_1_36_fu_1266_p2" SOURCE="receiver.cpp:114" URAM="0" VARIABLE="filt_2_Q_1_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_Q_1_37_fu_1272_p2" SOURCE="receiver.cpp:114" URAM="0" VARIABLE="filt_2_Q_1_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_Q_1_38_fu_1278_p2" SOURCE="receiver.cpp:114" URAM="0" VARIABLE="filt_2_Q_1_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_Q_1_39_fu_1284_p2" SOURCE="receiver.cpp:114" URAM="0" VARIABLE="filt_2_Q_1_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_1158_p2" SOURCE="receiver.cpp:111" URAM="0" VARIABLE="add_ln111"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_118_6</Name>
            <Loops>
                <VITIS_LOOP_118_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.458</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_118_6>
                        <Name>VITIS_LOOP_118_6</Name>
                        <Slack>5.84</Slack>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>96.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_118_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>84</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>486</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_6" OPTYPE="add" PRAGMA="" RTLNAME="filt_3_I_d0" SOURCE="receiver.cpp:119" URAM="0" VARIABLE="add_ln119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_6" OPTYPE="add" PRAGMA="" RTLNAME="filt_3_Q_d0" SOURCE="receiver.cpp:120" URAM="0" VARIABLE="add_ln120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_770_p2" SOURCE="receiver.cpp:118" URAM="0" VARIABLE="add_ln118"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_124_7</Name>
            <Loops>
                <VITIS_LOOP_124_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.458</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_124_7>
                        <Name>VITIS_LOOP_124_7</Name>
                        <Slack>5.84</Slack>
                        <TripCount>6</TripCount>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>56.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_124_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>51</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>118</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_124_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_fu_173_p2" SOURCE="receiver.cpp:125" URAM="0" VARIABLE="add_ln125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_124_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln126_fu_179_p2" SOURCE="receiver.cpp:126" URAM="0" VARIABLE="add_ln126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_124_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_162_p2" SOURCE="receiver.cpp:124" URAM="0" VARIABLE="add_ln124"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_130_8</Name>
            <Loops>
                <VITIS_LOOP_130_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.458</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>48.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>48.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>48.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_130_8>
                        <Name>VITIS_LOOP_130_8</Name>
                        <Slack>5.84</Slack>
                        <TripCount>3</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>32.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_130_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>157</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>131</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_130_8" OPTYPE="add" PRAGMA="" RTLNAME="filt_5_I_1_4_fu_239_p2" SOURCE="receiver.cpp:131" URAM="0" VARIABLE="filt_5_I_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_130_8" OPTYPE="add" PRAGMA="" RTLNAME="filt_5_Q_1_4_fu_255_p2" SOURCE="receiver.cpp:132" URAM="0" VARIABLE="filt_5_Q_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_130_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_fu_228_p2" SOURCE="receiver.cpp:130" URAM="0" VARIABLE="add_ln130"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_142_9</Name>
            <Loops>
                <VITIS_LOOP_142_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>248</Best-caseLatency>
                    <Average-caseLatency>248</Average-caseLatency>
                    <Worst-caseLatency>248</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.984 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.984 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.984 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>248</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_142_9>
                        <Name>VITIS_LOOP_142_9</Name>
                        <Slack>5.84</Slack>
                        <TripCount>244</TripCount>
                        <Latency>246</Latency>
                        <AbsoluteTimeLatency>1.968 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_142_9>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1092</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>89</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_728_p2" SOURCE="receiver.cpp:144" URAM="0" VARIABLE="add_ln144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_1_fu_734_p2" SOURCE="receiver.cpp:144" URAM="0" VARIABLE="add_ln144_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_159_10</Name>
            <Loops>
                <VITIS_LOOP_159_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.593</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>145</Best-caseLatency>
                    <Average-caseLatency>145</Average-caseLatency>
                    <Worst-caseLatency>145</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>145</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_159_10>
                        <Name>VITIS_LOOP_159_10</Name>
                        <Slack>5.84</Slack>
                        <TripCount>140</TripCount>
                        <Latency>143</Latency>
                        <AbsoluteTimeLatency>1.144 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_159_10>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>16</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>2228</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>1235</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_159_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_fu_1143_p2" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="add_ln161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_159_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_17s_18s_34_1_1_U273" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="mul_ln161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_159_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_1_fu_1164_p2" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="add_ln161_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_159_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_2_fu_1185_p2" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="add_ln161_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_159_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_3_fu_1206_p2" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="add_ln161_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_159_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_fu_1227_p2" SOURCE="receiver.cpp:159" URAM="0" VARIABLE="add_ln159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_159_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_4_fu_1253_p2" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="add_ln161_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_159_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_1_fu_1274_p2" SOURCE="receiver.cpp:159" URAM="0" VARIABLE="add_ln159_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_159_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_5_fu_1300_p2" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="add_ln161_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_159_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_2_fu_1321_p2" SOURCE="receiver.cpp:159" URAM="0" VARIABLE="add_ln159_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_159_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_6_fu_1347_p2" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="add_ln161_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_159_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_3_fu_1368_p2" SOURCE="receiver.cpp:159" URAM="0" VARIABLE="add_ln159_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_159_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_7_fu_1394_p2" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="add_ln161_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_159_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17s_34_1_1_U274" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="mul_ln161_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_159_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17s_34_1_1_U275" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="mul_ln161_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_159_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17s_34_1_1_U276" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="mul_ln161_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_159_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17s_34_1_1_U277" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="mul_ln161_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_159_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17s_34_1_1_U278" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="mul_ln161_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_159_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17s_34_1_1_U279" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="mul_ln161_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_159_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_17s_18s_34_1_1_U280" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="mul_ln161_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_159_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17s_34_1_1_U265" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="mul_ln162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_159_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17s_34_1_1_U266" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="mul_ln162_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_159_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17s_34_1_1_U267" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="mul_ln162_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_159_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17s_34_1_1_U268" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="mul_ln162_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_159_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17s_34_1_1_U269" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="mul_ln162_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_159_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17s_34_1_1_U270" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="mul_ln162_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_159_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17s_34_1_1_U271" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="mul_ln162_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_159_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17s_34_1_1_U272" SOURCE="receiver.cpp:162" URAM="0" VARIABLE="mul_ln162_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_159_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_4_fu_1415_p2" SOURCE="receiver.cpp:159" URAM="0" VARIABLE="add_ln159_4"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="preamble_upsampled_U" SOURCE="" URAM="0" VARIABLE="preamble_upsampled"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_171_11</Name>
            <Loops>
                <VITIS_LOOP_171_11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.390</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>38</Best-caseLatency>
                    <Average-caseLatency>38</Average-caseLatency>
                    <Worst-caseLatency>38</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.304 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.304 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.304 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>38</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_171_11>
                        <Name>VITIS_LOOP_171_11</Name>
                        <Slack>5.84</Slack>
                        <TripCount>35</TripCount>
                        <Latency>36</Latency>
                        <AbsoluteTimeLatency>0.288 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_171_11>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>604</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>886</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_fu_1485_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_1_fu_1491_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_2_fu_1497_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_3_fu_1503_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_4_fu_1509_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_5_fu_1515_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_6_fu_1521_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_7_fu_1527_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_8_fu_1533_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_9_fu_1539_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_10_fu_1545_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_11_fu_1551_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_12_fu_1557_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_13_fu_1563_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_14_fu_1569_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_15_fu_1575_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_fu_1581_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_1_fu_1587_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_2_fu_1593_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_3_fu_1599_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_4_fu_1605_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_5_fu_1611_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_6_fu_1617_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_7_fu_1623_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_8_fu_1629_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_9_fu_1635_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_10_fu_1641_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_11_fu_1647_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_12_fu_1653_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_13_fu_1659_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_14_fu_1665_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_15_fu_1671_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_fu_1474_p2" SOURCE="receiver.cpp:171" URAM="0" VARIABLE="add_ln171"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_181_12</Name>
            <Loops>
                <VITIS_LOOP_181_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.458</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21</Best-caseLatency>
                    <Average-caseLatency>21</Average-caseLatency>
                    <Worst-caseLatency>21</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.168 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.168 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.168 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>21</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_181_12>
                        <Name>VITIS_LOOP_181_12</Name>
                        <Slack>5.84</Slack>
                        <TripCount>17</TripCount>
                        <Latency>19</Latency>
                        <AbsoluteTimeLatency>0.152 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_181_12>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>636</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>912</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_fu_1529_p2" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_1_fu_1543_p2" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_2_fu_1557_p2" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_3_fu_1571_p2" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_4_fu_1585_p2" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_5_fu_1599_p2" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_6_fu_1613_p2" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_7_fu_1627_p2" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_fu_1641_p2" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_1_fu_1655_p2" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_2_fu_1669_p2" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_3_fu_1683_p2" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_4_fu_1697_p2" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_5_fu_1711_p2" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_6_fu_1725_p2" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_7_fu_1739_p2" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_8_fu_1753_p2" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_9_fu_1767_p2" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_10_fu_1781_p2" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_11_fu_1795_p2" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_12_fu_1809_p2" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_13_fu_1823_p2" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_14_fu_1837_p2" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_15_fu_1851_p2" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_8_fu_1865_p2" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_9_fu_1879_p2" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_10_fu_1893_p2" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_11_fu_1907_p2" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_12_fu_1921_p2" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_13_fu_1935_p2" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_14_fu_1949_p2" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_15_fu_1963_p2" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_1510_p2" SOURCE="receiver.cpp:181" URAM="0" VARIABLE="add_ln181"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_191_13</Name>
            <Loops>
                <VITIS_LOOP_191_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.666</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21</Best-caseLatency>
                    <Average-caseLatency>21</Average-caseLatency>
                    <Worst-caseLatency>21</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.168 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.168 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.168 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>21</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_191_13>
                        <Name>VITIS_LOOP_191_13</Name>
                        <Slack>5.84</Slack>
                        <TripCount>17</TripCount>
                        <Latency>19</Latency>
                        <AbsoluteTimeLatency>0.152 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_191_13>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>603</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_fu_843_p2" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="add_ln193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_1_fu_857_p2" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="add_ln193_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_2_fu_871_p2" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="add_ln193_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_3_fu_885_p2" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="add_ln193_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_fu_899_p2" SOURCE="receiver.cpp:194" URAM="0" VARIABLE="add_ln194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_1_fu_913_p2" SOURCE="receiver.cpp:194" URAM="0" VARIABLE="add_ln194_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_2_fu_927_p2" SOURCE="receiver.cpp:194" URAM="0" VARIABLE="add_ln194_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_3_fu_941_p2" SOURCE="receiver.cpp:194" URAM="0" VARIABLE="add_ln194_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_4_fu_955_p2" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="add_ln193_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_5_fu_969_p2" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="add_ln193_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_6_fu_983_p2" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="add_ln193_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_7_fu_997_p2" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="add_ln193_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_4_fu_1011_p2" SOURCE="receiver.cpp:194" URAM="0" VARIABLE="add_ln194_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_5_fu_1025_p2" SOURCE="receiver.cpp:194" URAM="0" VARIABLE="add_ln194_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_6_fu_1039_p2" SOURCE="receiver.cpp:194" URAM="0" VARIABLE="add_ln194_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_7_fu_1053_p2" SOURCE="receiver.cpp:194" URAM="0" VARIABLE="add_ln194_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln191_fu_824_p2" SOURCE="receiver.cpp:191" URAM="0" VARIABLE="add_ln191"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_201_14</Name>
            <Loops>
                <VITIS_LOOP_201_14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.696</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>96.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>96.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>96.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_201_14>
                        <Name>VITIS_LOOP_201_14</Name>
                        <Slack>5.84</Slack>
                        <TripCount>8</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_201_14>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>456</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>625</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_fu_821_p2" SOURCE="receiver.cpp:203" URAM="0" VARIABLE="add_ln203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_1_fu_835_p2" SOURCE="receiver.cpp:203" URAM="0" VARIABLE="add_ln203_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_2_fu_849_p2" SOURCE="receiver.cpp:203" URAM="0" VARIABLE="add_ln203_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_3_fu_863_p2" SOURCE="receiver.cpp:203" URAM="0" VARIABLE="add_ln203_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_4_fu_877_p2" SOURCE="receiver.cpp:203" URAM="0" VARIABLE="add_ln203_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_5_fu_891_p2" SOURCE="receiver.cpp:203" URAM="0" VARIABLE="add_ln203_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_fu_909_p2" SOURCE="receiver.cpp:204" URAM="0" VARIABLE="add_ln204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_1_fu_927_p2" SOURCE="receiver.cpp:204" URAM="0" VARIABLE="add_ln204_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_2_fu_937_p2" SOURCE="receiver.cpp:204" URAM="0" VARIABLE="add_ln204_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_3_fu_951_p2" SOURCE="receiver.cpp:204" URAM="0" VARIABLE="add_ln204_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_4_fu_965_p2" SOURCE="receiver.cpp:204" URAM="0" VARIABLE="add_ln204_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_5_fu_975_p2" SOURCE="receiver.cpp:204" URAM="0" VARIABLE="add_ln204_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_6_fu_989_p2" SOURCE="receiver.cpp:203" URAM="0" VARIABLE="add_ln203_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_7_fu_1003_p2" SOURCE="receiver.cpp:203" URAM="0" VARIABLE="add_ln203_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_6_fu_1017_p2" SOURCE="receiver.cpp:204" URAM="0" VARIABLE="add_ln204_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_7_fu_1031_p2" SOURCE="receiver.cpp:204" URAM="0" VARIABLE="add_ln204_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_fu_802_p2" SOURCE="receiver.cpp:201" URAM="0" VARIABLE="add_ln201"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_211_15</Name>
            <Loops>
                <VITIS_LOOP_211_15/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.726</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>96.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>96.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>96.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_211_15>
                        <Name>VITIS_LOOP_211_15</Name>
                        <Slack>5.84</Slack>
                        <TripCount>8</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_211_15>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>247</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>353</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_211_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln213_fu_467_p2" SOURCE="receiver.cpp:213" URAM="0" VARIABLE="add_ln213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_211_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln213_1_fu_481_p2" SOURCE="receiver.cpp:213" URAM="0" VARIABLE="add_ln213_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_211_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln213_2_fu_495_p2" SOURCE="receiver.cpp:213" URAM="0" VARIABLE="add_ln213_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_211_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln214_fu_509_p2" SOURCE="receiver.cpp:214" URAM="0" VARIABLE="add_ln214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_211_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln214_1_fu_523_p2" SOURCE="receiver.cpp:214" URAM="0" VARIABLE="add_ln214_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_211_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln214_2_fu_537_p2" SOURCE="receiver.cpp:214" URAM="0" VARIABLE="add_ln214_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_211_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln213_3_fu_551_p2" SOURCE="receiver.cpp:213" URAM="0" VARIABLE="add_ln213_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_211_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln214_3_fu_565_p2" SOURCE="receiver.cpp:214" URAM="0" VARIABLE="add_ln214_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_211_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln211_fu_448_p2" SOURCE="receiver.cpp:211" URAM="0" VARIABLE="add_ln211"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_219_16</Name>
            <Loops>
                <VITIS_LOOP_219_16/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.755</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20</Best-caseLatency>
                    <Average-caseLatency>20</Average-caseLatency>
                    <Worst-caseLatency>20</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_219_16>
                        <Name>VITIS_LOOP_219_16</Name>
                        <Slack>5.84</Slack>
                        <TripCount>17</TripCount>
                        <Latency>18</Latency>
                        <AbsoluteTimeLatency>0.144 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_219_16>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>134</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>194</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_219_16" OPTYPE="add" PRAGMA="" RTLNAME="arr_6_I_d0" SOURCE="receiver.cpp:220" URAM="0" VARIABLE="add_ln220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_219_16" OPTYPE="add" PRAGMA="" RTLNAME="arr_6_Q_d0" SOURCE="receiver.cpp:221" URAM="0" VARIABLE="add_ln221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_219_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln219_fu_228_p2" SOURCE="receiver.cpp:219" URAM="0" VARIABLE="add_ln219"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_228_17</Name>
            <Loops>
                <VITIS_LOOP_228_17/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.785</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>88.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>88.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>88.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_228_17>
                        <Name>VITIS_LOOP_228_17</Name>
                        <Slack>5.84</Slack>
                        <TripCount>8</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>72.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_228_17>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>76</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>129</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_228_17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_fu_189_p2" SOURCE="receiver.cpp:229" URAM="0" VARIABLE="add_ln229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_228_17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln230_fu_203_p2" SOURCE="receiver.cpp:230" URAM="0" VARIABLE="add_ln230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_228_17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln228_fu_170_p2" SOURCE="receiver.cpp:228" URAM="0" VARIABLE="add_ln228"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_237_18</Name>
            <Loops>
                <VITIS_LOOP_237_18/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.844</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>56.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>56.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>56.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_237_18>
                        <Name>VITIS_LOOP_237_18</Name>
                        <Slack>5.84</Slack>
                        <TripCount>4</TripCount>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_237_18>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>254</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>150</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_237_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln238_fu_289_p2" SOURCE="receiver.cpp:238" URAM="0" VARIABLE="add_ln238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_237_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_fu_328_p2" SOURCE="receiver.cpp:239" URAM="0" VARIABLE="add_ln239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_237_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln237_fu_270_p2" SOURCE="receiver.cpp:237" URAM="0" VARIABLE="add_ln237"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_244_19</Name>
            <Loops>
                <VITIS_LOOP_244_19/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>4.573</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>32.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_244_19>
                        <Name>VITIS_LOOP_244_19</Name>
                        <Slack>5.84</Slack>
                        <TripCount>2</TripCount>
                        <Latency>2</Latency>
                        <AbsoluteTimeLatency>16.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_244_19>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>151</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>343</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_244_19" OPTYPE="add" PRAGMA="" RTLNAME="arr_9_I_0_fu_226_p2" SOURCE="receiver.cpp:245" URAM="0" VARIABLE="arr_9_I_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_244_19" OPTYPE="add" PRAGMA="" RTLNAME="arr_9_Q_0_fu_264_p2" SOURCE="receiver.cpp:246" URAM="0" VARIABLE="arr_9_Q_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_244_19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_278_p2" SOURCE="receiver.cpp:244" URAM="0" VARIABLE="add_ln244"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_265_20</Name>
            <Loops>
                <VITIS_LOOP_265_20/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>5.745</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>125</Best-caseLatency>
                    <Average-caseLatency>125</Average-caseLatency>
                    <Worst-caseLatency>125</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.000 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.000 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.000 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>125</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_265_20>
                        <Name>VITIS_LOOP_265_20</Name>
                        <Slack>5.84</Slack>
                        <TripCount>14</TripCount>
                        <Latency>123</Latency>
                        <AbsoluteTimeLatency>0.984 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_265_20>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>64</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>29</UTIL_DSP>
                    <FF>6525</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>1110</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U590" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U622" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U622" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="sub_ln269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U623" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U591" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U623" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="add_ln270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_fu_721_p2" SOURCE="receiver.cpp:265" URAM="0" VARIABLE="add_ln265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U592" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U624" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U624" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="sub_ln269_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U625" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U593" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U625" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="add_ln270_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_1_fu_733_p2" SOURCE="receiver.cpp:265" URAM="0" VARIABLE="add_ln265_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U594" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U626" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U626" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="sub_ln269_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U627" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U595" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U627" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="add_ln270_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_2_fu_744_p2" SOURCE="receiver.cpp:265" URAM="0" VARIABLE="add_ln265_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U596" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U628" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U628" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="sub_ln269_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U629" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U597" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U629" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="add_ln270_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_3_fu_791_p2" SOURCE="receiver.cpp:265" URAM="0" VARIABLE="add_ln265_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U598" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U630" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U630" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="sub_ln269_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U631" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U599" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U631" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="add_ln270_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_4_fu_802_p2" SOURCE="receiver.cpp:265" URAM="0" VARIABLE="add_ln265_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U600" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U632" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U632" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="sub_ln269_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U633" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U601" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U633" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="add_ln270_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_5_fu_849_p2" SOURCE="receiver.cpp:265" URAM="0" VARIABLE="add_ln265_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U602" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U634" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U634" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="sub_ln269_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U635" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U603" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U635" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="add_ln270_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_6_fu_860_p2" SOURCE="receiver.cpp:265" URAM="0" VARIABLE="add_ln265_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U604" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U636" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U636" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="sub_ln269_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U637" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U605" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U637" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="add_ln270_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_7_fu_907_p2" SOURCE="receiver.cpp:265" URAM="0" VARIABLE="add_ln265_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U606" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U638" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U638" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="sub_ln269_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U639" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U607" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U639" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="add_ln270_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_8_fu_918_p2" SOURCE="receiver.cpp:265" URAM="0" VARIABLE="add_ln265_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U608" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U640" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U640" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="sub_ln269_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U641" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U609" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U641" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="add_ln270_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_9_fu_965_p2" SOURCE="receiver.cpp:265" URAM="0" VARIABLE="add_ln265_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U610" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U642" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U642" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="sub_ln269_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U643" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U611" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U643" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="add_ln270_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_10_fu_976_p2" SOURCE="receiver.cpp:265" URAM="0" VARIABLE="add_ln265_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U612" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U644" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U644" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="sub_ln269_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U645" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U613" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U645" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="add_ln270_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_11_fu_1096_p2" SOURCE="receiver.cpp:265" URAM="0" VARIABLE="add_ln265_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U614" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U646" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U646" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="sub_ln269_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U647" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U615" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U647" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="add_ln270_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_12_fu_1107_p2" SOURCE="receiver.cpp:265" URAM="0" VARIABLE="add_ln265_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U616" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U648" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U648" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="sub_ln269_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U649" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U617" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U649" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="add_ln270_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_13_fu_1216_p2" SOURCE="receiver.cpp:265" URAM="0" VARIABLE="add_ln265_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U618" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U650" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U650" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="sub_ln269_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U651" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U619" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U651" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="add_ln270_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_14_fu_1227_p2" SOURCE="receiver.cpp:265" URAM="0" VARIABLE="add_ln265_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U620" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U652" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U652" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="sub_ln269_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U653" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_265_20" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_3_1_U621" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="mul_ln270_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U653" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="add_ln270_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln271_fu_1238_p2" SOURCE="receiver.cpp:271" URAM="0" VARIABLE="add_ln271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_265_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_15_fu_1686_p2" SOURCE="receiver.cpp:265" URAM="0" VARIABLE="add_ln265_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_276_21</Name>
            <Loops>
                <VITIS_LOOP_276_21/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>3.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>226</Best-caseLatency>
                    <Average-caseLatency>226</Average-caseLatency>
                    <Worst-caseLatency>226</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.808 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.808 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.808 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>226</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_276_21>
                        <Name>VITIS_LOOP_276_21</Name>
                        <Slack>5.84</Slack>
                        <TripCount>224</TripCount>
                        <Latency>224</Latency>
                        <AbsoluteTimeLatency>1.792 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_276_21>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>92</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_276_21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_fu_235_p2" SOURCE="receiver.cpp:276" URAM="0" VARIABLE="add_ln276"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>2.16</ClockUncertainty>
                    <EstimatedClockPeriod>6.508</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>695</Best-caseLatency>
                    <Average-caseLatency>872</Average-caseLatency>
                    <Worst-caseLatency>1049</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.560 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.976 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.392 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>696 ~ 1050</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>127</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>45</UTIL_BRAM>
                    <DSP>102</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>46</UTIL_DSP>
                    <FF>22376</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>21</UTIL_FF>
                    <LUT>22428</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>42</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="real_output_U" SOURCE="receiver.cpp:50" URAM="0" VARIABLE="real_output"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="imag_output_U" SOURCE="receiver.cpp:51" URAM="0" VARIABLE="imag_output"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_U" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="filt_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_1_U" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="filt_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_2_U" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="filt_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_3_U" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="filt_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_4_U" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="filt_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_5_U" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="filt_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_6_U" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="filt_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_7_U" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="filt_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_U" SOURCE="receiver.cpp:88" URAM="0" VARIABLE="filt_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_1_U" SOURCE="receiver.cpp:88" URAM="0" VARIABLE="filt_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_2_U" SOURCE="receiver.cpp:88" URAM="0" VARIABLE="filt_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_3_U" SOURCE="receiver.cpp:88" URAM="0" VARIABLE="filt_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_4_U" SOURCE="receiver.cpp:88" URAM="0" VARIABLE="filt_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_5_U" SOURCE="receiver.cpp:88" URAM="0" VARIABLE="filt_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_6_U" SOURCE="receiver.cpp:88" URAM="0" VARIABLE="filt_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_7_U" SOURCE="receiver.cpp:88" URAM="0" VARIABLE="filt_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_U" SOURCE="receiver.cpp:96" URAM="0" VARIABLE="filt_1_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_1_U" SOURCE="receiver.cpp:96" URAM="0" VARIABLE="filt_1_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_2_U" SOURCE="receiver.cpp:96" URAM="0" VARIABLE="filt_1_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_3_U" SOURCE="receiver.cpp:96" URAM="0" VARIABLE="filt_1_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_4_U" SOURCE="receiver.cpp:96" URAM="0" VARIABLE="filt_1_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_5_U" SOURCE="receiver.cpp:96" URAM="0" VARIABLE="filt_1_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_6_U" SOURCE="receiver.cpp:96" URAM="0" VARIABLE="filt_1_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_7_U" SOURCE="receiver.cpp:96" URAM="0" VARIABLE="filt_1_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_U" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="filt_1_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_1_U" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="filt_1_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_2_U" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="filt_1_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_3_U" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="filt_1_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_4_U" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="filt_1_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_5_U" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="filt_1_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_6_U" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="filt_1_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_7_U" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="filt_1_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_3_I_U" SOURCE="receiver.cpp:116" URAM="0" VARIABLE="filt_3_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_3_Q_U" SOURCE="receiver.cpp:117" URAM="0" VARIABLE="filt_3_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_4_I_U" SOURCE="receiver.cpp:122" URAM="0" VARIABLE="filt_4_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_4_Q_U" SOURCE="receiver.cpp:123" URAM="0" VARIABLE="filt_4_Q"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_I_U" SOURCE="receiver.cpp:155" URAM="0" VARIABLE="arr_I"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_I_1_U" SOURCE="receiver.cpp:155" URAM="0" VARIABLE="arr_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_I_2_U" SOURCE="receiver.cpp:155" URAM="0" VARIABLE="arr_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_I_3_U" SOURCE="receiver.cpp:155" URAM="0" VARIABLE="arr_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_I_4_U" SOURCE="receiver.cpp:155" URAM="0" VARIABLE="arr_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_I_5_U" SOURCE="receiver.cpp:155" URAM="0" VARIABLE="arr_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_I_6_U" SOURCE="receiver.cpp:155" URAM="0" VARIABLE="arr_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_I_7_U" SOURCE="receiver.cpp:155" URAM="0" VARIABLE="arr_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_Q_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_Q"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_Q_1_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_Q_2_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_Q_3_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_Q_4_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_Q_5_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_Q_6_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="arr_Q_7_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_1_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_1_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_1_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_2_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_1_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_3_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_1_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_4_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_1_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_5_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_1_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_6_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_1_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_7_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_1_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_8_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_1_I_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_9_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_1_I_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_10_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_1_I_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_11_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_1_I_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_12_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_1_I_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_13_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_1_I_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_14_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_1_I_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_15_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_1_I_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_1_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_1_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_1_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_2_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_1_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_3_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_1_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_4_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_1_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_5_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_1_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_6_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_1_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_7_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_1_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_8_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_1_Q_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_9_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_1_Q_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_10_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_1_Q_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_11_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_1_Q_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_12_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_1_Q_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_13_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_1_Q_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_14_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_1_Q_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_15_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_1_Q_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_2_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_1_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_2_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_2_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_2_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_3_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_2_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_4_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_2_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_5_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_2_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_6_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_2_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_7_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_2_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_8_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_2_I_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_9_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_2_I_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_10_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_2_I_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_11_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_2_I_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_12_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_2_I_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_13_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_2_I_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_14_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_2_I_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_15_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_2_I_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_2_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_1_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_2_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_2_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_2_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_3_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_2_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_4_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_2_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_5_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_2_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_6_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_2_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_7_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_2_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_8_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_2_Q_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_9_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_2_Q_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_10_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_2_Q_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_11_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_2_Q_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_12_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_2_Q_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_13_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_2_Q_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_14_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_2_Q_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_15_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_2_Q_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_U" SOURCE="receiver.cpp:186" URAM="0" VARIABLE="arr_3_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_1_U" SOURCE="receiver.cpp:186" URAM="0" VARIABLE="arr_3_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_2_U" SOURCE="receiver.cpp:186" URAM="0" VARIABLE="arr_3_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_3_U" SOURCE="receiver.cpp:186" URAM="0" VARIABLE="arr_3_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_4_U" SOURCE="receiver.cpp:186" URAM="0" VARIABLE="arr_3_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_5_U" SOURCE="receiver.cpp:186" URAM="0" VARIABLE="arr_3_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_6_U" SOURCE="receiver.cpp:186" URAM="0" VARIABLE="arr_3_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_7_U" SOURCE="receiver.cpp:186" URAM="0" VARIABLE="arr_3_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_U" SOURCE="receiver.cpp:187" URAM="0" VARIABLE="arr_3_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_1_U" SOURCE="receiver.cpp:187" URAM="0" VARIABLE="arr_3_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_2_U" SOURCE="receiver.cpp:187" URAM="0" VARIABLE="arr_3_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_3_U" SOURCE="receiver.cpp:187" URAM="0" VARIABLE="arr_3_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_4_U" SOURCE="receiver.cpp:187" URAM="0" VARIABLE="arr_3_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_5_U" SOURCE="receiver.cpp:187" URAM="0" VARIABLE="arr_3_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_6_U" SOURCE="receiver.cpp:187" URAM="0" VARIABLE="arr_3_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_7_U" SOURCE="receiver.cpp:187" URAM="0" VARIABLE="arr_3_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_U" SOURCE="receiver.cpp:196" URAM="0" VARIABLE="arr_4_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_1_U" SOURCE="receiver.cpp:196" URAM="0" VARIABLE="arr_4_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_2_U" SOURCE="receiver.cpp:196" URAM="0" VARIABLE="arr_4_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_3_U" SOURCE="receiver.cpp:196" URAM="0" VARIABLE="arr_4_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_4_U" SOURCE="receiver.cpp:196" URAM="0" VARIABLE="arr_4_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_5_U" SOURCE="receiver.cpp:196" URAM="0" VARIABLE="arr_4_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_6_U" SOURCE="receiver.cpp:196" URAM="0" VARIABLE="arr_4_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_7_U" SOURCE="receiver.cpp:196" URAM="0" VARIABLE="arr_4_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_U" SOURCE="receiver.cpp:197" URAM="0" VARIABLE="arr_4_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_1_U" SOURCE="receiver.cpp:197" URAM="0" VARIABLE="arr_4_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_2_U" SOURCE="receiver.cpp:197" URAM="0" VARIABLE="arr_4_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_3_U" SOURCE="receiver.cpp:197" URAM="0" VARIABLE="arr_4_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_4_U" SOURCE="receiver.cpp:197" URAM="0" VARIABLE="arr_4_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_5_U" SOURCE="receiver.cpp:197" URAM="0" VARIABLE="arr_4_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_6_U" SOURCE="receiver.cpp:197" URAM="0" VARIABLE="arr_4_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_7_U" SOURCE="receiver.cpp:197" URAM="0" VARIABLE="arr_4_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_I_U" SOURCE="receiver.cpp:206" URAM="0" VARIABLE="arr_5_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_I_1_U" SOURCE="receiver.cpp:206" URAM="0" VARIABLE="arr_5_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_I_2_U" SOURCE="receiver.cpp:206" URAM="0" VARIABLE="arr_5_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_I_3_U" SOURCE="receiver.cpp:206" URAM="0" VARIABLE="arr_5_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_Q_U" SOURCE="receiver.cpp:207" URAM="0" VARIABLE="arr_5_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_Q_1_U" SOURCE="receiver.cpp:207" URAM="0" VARIABLE="arr_5_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_Q_2_U" SOURCE="receiver.cpp:207" URAM="0" VARIABLE="arr_5_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_Q_3_U" SOURCE="receiver.cpp:207" URAM="0" VARIABLE="arr_5_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_6_I_U" SOURCE="receiver.cpp:216" URAM="0" VARIABLE="arr_6_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_6_Q_U" SOURCE="receiver.cpp:217" URAM="0" VARIABLE="arr_6_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_7_I_U" SOURCE="receiver.cpp:225" URAM="0" VARIABLE="arr_7_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_7_Q_U" SOURCE="receiver.cpp:226" URAM="0" VARIABLE="arr_7_Q"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_34_1_1_U688" SOURCE="receiver.cpp:60" URAM="0" VARIABLE="mul_ln60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_17s_18s_34_1_1_U689" SOURCE="receiver.cpp:61" URAM="0" VARIABLE="mul_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_2686_p2" SOURCE="receiver.cpp:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_2753_p2" SOURCE="receiver.cpp:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_2759_p2" SOURCE="receiver.cpp:106" URAM="0" VARIABLE="add_ln106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_fu_3003_p2" SOURCE="receiver.cpp:223" URAM="0" VARIABLE="add_ln223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_fu_3013_p2" SOURCE="receiver.cpp:224" URAM="0" VARIABLE="add_ln224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_fu_3022_p2" SOURCE="receiver.cpp:232" URAM="0" VARIABLE="add_ln232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_fu_3031_p2" SOURCE="receiver.cpp:233" URAM="0" VARIABLE="add_ln233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="corr_accum_I_fu_3081_p2" SOURCE="receiver.cpp:249" URAM="0" VARIABLE="corr_accum_I"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="corr_accum_Q_fu_3087_p2" SOURCE="receiver.cpp:250" URAM="0" VARIABLE="corr_accum_Q"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_3_1_U686" SOURCE="receiver.cpp:257" URAM="0" VARIABLE="mul_ln257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_3_1_U687" SOURCE="receiver.cpp:257" URAM="0" VARIABLE="mul_ln257_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_fu_3109_p2" SOURCE="receiver.cpp:257" URAM="0" VARIABLE="add_ln257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln257_fu_3149_p2" SOURCE="receiver.cpp:257" URAM="0" VARIABLE="sub_ln257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_1_fu_3163_p2" SOURCE="receiver.cpp:257" URAM="0" VARIABLE="add_ln257_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln257_3_fu_3184_p2" SOURCE="receiver.cpp:257" URAM="0" VARIABLE="sub_ln257_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_2_fu_3199_p2" SOURCE="receiver.cpp:257" URAM="0" VARIABLE="add_ln257_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln257_1_fu_3204_p2" SOURCE="receiver.cpp:257" URAM="0" VARIABLE="sub_ln257_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_3_fu_3301_p2" SOURCE="receiver.cpp:257" URAM="0" VARIABLE="add_ln257_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="cos_coefficients_table_U" SOURCE="" URAM="0" VARIABLE="cos_coefficients_table"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="sin_coefficients_table_U" SOURCE="" URAM="0" VARIABLE="sin_coefficients_table"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_11_U" SOURCE="" URAM="0" VARIABLE="samples_I_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_11_U" SOURCE="" URAM="0" VARIABLE="samples_Q_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_I_U" SOURCE="" URAM="0" VARIABLE="delay_line_I"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_Q_U" SOURCE="" URAM="0" VARIABLE="delay_line_Q"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_1_U" SOURCE="" URAM="0" VARIABLE="matched_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_2_U" SOURCE="" URAM="0" VARIABLE="matched_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_3_U" SOURCE="" URAM="0" VARIABLE="matched_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_4_U" SOURCE="" URAM="0" VARIABLE="matched_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_5_U" SOURCE="" URAM="0" VARIABLE="matched_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_6_U" SOURCE="" URAM="0" VARIABLE="matched_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_7_U" SOURCE="" URAM="0" VARIABLE="matched_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_8_U" SOURCE="" URAM="0" VARIABLE="matched_I_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_9_U" SOURCE="" URAM="0" VARIABLE="matched_I_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_10_U" SOURCE="" URAM="0" VARIABLE="matched_I_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_11_U" SOURCE="" URAM="0" VARIABLE="matched_I_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_0_U" SOURCE="" URAM="0" VARIABLE="matched_I_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_11_U" SOURCE="" URAM="0" VARIABLE="matched_Q_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_1_U" SOURCE="" URAM="0" VARIABLE="matched_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_0_U" SOURCE="" URAM="0" VARIABLE="matched_Q_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_2_U" SOURCE="" URAM="0" VARIABLE="matched_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_3_U" SOURCE="" URAM="0" VARIABLE="matched_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_4_U" SOURCE="" URAM="0" VARIABLE="matched_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_5_U" SOURCE="" URAM="0" VARIABLE="matched_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_6_U" SOURCE="" URAM="0" VARIABLE="matched_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_7_U" SOURCE="" URAM="0" VARIABLE="matched_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_8_U" SOURCE="" URAM="0" VARIABLE="matched_Q_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_9_U" SOURCE="" URAM="0" VARIABLE="matched_Q_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_10_U" SOURCE="" URAM="0" VARIABLE="matched_Q_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_12_U" SOURCE="" URAM="0" VARIABLE="matched_I_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_13_U" SOURCE="" URAM="0" VARIABLE="matched_I_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_14_U" SOURCE="" URAM="0" VARIABLE="matched_I_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_15_U" SOURCE="" URAM="0" VARIABLE="matched_I_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_12_U" SOURCE="" URAM="0" VARIABLE="matched_Q_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_13_U" SOURCE="" URAM="0" VARIABLE="matched_Q_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_14_U" SOURCE="" URAM="0" VARIABLE="matched_Q_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_15_U" SOURCE="" URAM="0" VARIABLE="matched_Q_15"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_r" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 2, 5, 6&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="input_r" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_i" index="1" direction="out" srcType="stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 2, 5, 6&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="output_i" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_q" index="2" direction="out" srcType="stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 2, 5, 6&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="output_q" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="4" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:input_r:output_i:output_q</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_r" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="input_r_">
            <ports>
                <port>input_r_TDATA</port>
                <port>input_r_TDEST</port>
                <port>input_r_TID</port>
                <port>input_r_TKEEP</port>
                <port>input_r_TLAST</port>
                <port>input_r_TREADY</port>
                <port>input_r_TSTRB</port>
                <port>input_r_TUSER</port>
                <port>input_r_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="input_r"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_i" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="output_i_">
            <ports>
                <port>output_i_TDATA</port>
                <port>output_i_TDEST</port>
                <port>output_i_TID</port>
                <port>output_i_TKEEP</port>
                <port>output_i_TLAST</port>
                <port>output_i_TREADY</port>
                <port>output_i_TSTRB</port>
                <port>output_i_TUSER</port>
                <port>output_i_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="output_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_q" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="output_q_">
            <ports>
                <port>output_q_TDATA</port>
                <port>output_q_TDEST</port>
                <port>output_q_TID</port>
                <port>output_q_TKEEP</port>
                <port>output_q_TLAST</port>
                <port>output_q_TREADY</port>
                <port>output_q_TSTRB</port>
                <port>output_q_TUSER</port>
                <port>output_q_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="output_q"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="s_axi_control">32, 4</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                </table>
            </item>
            <item name="AXIS">
                <table>
                    <keys size="12">Interface, Direction, Register Mode, TDATA, TDEST, TID, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="input_r">in, both, 32, 6, 5, 4, 1, 1, 4, 2, 1</column>
                    <column name="output_i">out, both, 32, 6, 5, 4, 1, 1, 4, 2, 1</column>
                    <column name="output_q">out, both, 32, 6, 5, 4, 1, 1, 4, 2, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_r">in, stream&lt;hls::axis&lt;ap_int&lt;32&gt; 2 5 6&gt; 0&gt;&amp;</column>
                    <column name="output_i">out, stream&lt;hls::axis&lt;ap_int&lt;32&gt; 2 5 6&gt; 0&gt;&amp;</column>
                    <column name="output_q">out, stream&lt;hls::axis&lt;ap_int&lt;32&gt; 2 5 6&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="input_r">input_r, interface</column>
                    <column name="output_i">output_i, interface</column>
                    <column name="output_q">output_q, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="array_partition" location="receiver.cpp:32" status="valid" parentFunction="receiver" variable="samples_I" isDirective="0" options="variable=samples_I type=cyclic factor=16"/>
        <Pragma type="array_partition" location="receiver.cpp:33" status="valid" parentFunction="receiver" variable="samples_Q" isDirective="0" options="variable=samples_Q type=cyclic factor=16"/>
        <Pragma type="array_partition" location="receiver.cpp:34" status="valid" parentFunction="receiver" variable="matched_I" isDirective="0" options="variable=matched_I type=cyclic factor=16"/>
        <Pragma type="array_partition" location="receiver.cpp:35" status="valid" parentFunction="receiver" variable="matched_Q" isDirective="0" options="variable=matched_Q type=cyclic factor=16"/>
        <Pragma type="interface" location="receiver.cpp:40" status="valid" parentFunction="receiver" variable="input_r,output_i,output_q" isDirective="0" options="mode=axis port=input_r,output_i,output_q"/>
        <Pragma type="interface" location="receiver.cpp:41" status="valid" parentFunction="receiver" variable="return" isDirective="0" options="mode=s_axilite port=return"/>
        <Pragma type="unroll" location="receiver.cpp:69" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=16"/>
        <Pragma type="array_partition" location="receiver.cpp:89" status="valid" parentFunction="receiver" variable="filt_I" isDirective="0" options="variable=filt_I type=cyclic factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:90" status="valid" parentFunction="receiver" variable="filt_Q" isDirective="0" options="variable=filt_Q type=cyclic factor=8"/>
        <Pragma type="unroll" location="receiver.cpp:92" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:98" status="valid" parentFunction="receiver" variable="filt_1_I" isDirective="0" options="variable=filt_1_I type=cyclic factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:99" status="valid" parentFunction="receiver" variable="filt_1_Q" isDirective="0" options="variable=filt_1_Q type=cyclic factor=8"/>
        <Pragma type="unroll" location="receiver.cpp:101" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:109" status="valid" parentFunction="receiver" variable="filt_2_I" isDirective="0" options="variable=filt_2_I type=cyclic factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:110" status="valid" parentFunction="receiver" variable="filt_2_Q" isDirective="0" options="variable=filt_2_Q type=cyclic factor=8"/>
        <Pragma type="unroll" location="receiver.cpp:112" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="unroll" location="receiver.cpp:143" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=16"/>
        <Pragma type="array_partition" location="receiver.cpp:157" status="valid" parentFunction="receiver" variable="arr_I" isDirective="0" options="variable=arr_I type=cyclic factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:158" status="valid" parentFunction="receiver" variable="arr_Q" isDirective="0" options="variable=arr_Q type=cyclic factor=8"/>
        <Pragma type="unroll" location="receiver.cpp:160" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:168" status="valid" parentFunction="receiver" variable="arr_1_I" isDirective="0" options="variable=arr_1_I type=cyclic factor=16"/>
        <Pragma type="array_partition" location="receiver.cpp:169" status="valid" parentFunction="receiver" variable="arr_1_Q" isDirective="0" options="variable=arr_1_Q type=cyclic factor=16"/>
        <Pragma type="unroll" location="receiver.cpp:172" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=16"/>
        <Pragma type="array_partition" location="receiver.cpp:178" status="valid" parentFunction="receiver" variable="arr_2_I" isDirective="0" options="variable=arr_2_I type=cyclic factor=16"/>
        <Pragma type="array_partition" location="receiver.cpp:179" status="valid" parentFunction="receiver" variable="arr_2_Q" isDirective="0" options="variable=arr_2_Q type=cyclic factor=16"/>
        <Pragma type="unroll" location="receiver.cpp:182" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=16"/>
        <Pragma type="array_partition" location="receiver.cpp:188" status="valid" parentFunction="receiver" variable="arr_3_I" isDirective="0" options="variable=arr_3_I type=cyclic factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:189" status="valid" parentFunction="receiver" variable="arr_3_Q" isDirective="0" options="variable=arr_3_Q type=cyclic factor=8"/>
        <Pragma type="unroll" location="receiver.cpp:192" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:198" status="valid" parentFunction="receiver" variable="arr_4_I" isDirective="0" options="variable=arr_4_I type=cyclic factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:199" status="valid" parentFunction="receiver" variable="arr_4_Q" isDirective="0" options="variable=arr_4_Q type=cyclic factor=8"/>
        <Pragma type="unroll" location="receiver.cpp:202" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:208" status="valid" parentFunction="receiver" variable="arr_5_I" isDirective="0" options="variable=arr_5_I type=cyclic factor=4"/>
        <Pragma type="array_partition" location="receiver.cpp:209" status="valid" parentFunction="receiver" variable="arr_5_Q" isDirective="0" options="variable=arr_5_Q type=cyclic factor=4"/>
        <Pragma type="unroll" location="receiver.cpp:212" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="unroll" location="receiver.cpp:266" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=16"/>
    </PragmaReport>
</profile>

