// Seed: 3974990485
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_17 = id_1;
  wire id_18 = id_7;
  wire id_19;
  assign id_14 = "" ? id_10 : id_4;
  wire id_20;
  id_21 :
  assert property (@(posedge id_18 != ~id_17) id_1)
  else $display(id_18, ~(1'd0), id_11, id_17, 1'b0 !=? 1, ~(id_1 == 1), 1, id_1);
endmodule
module module_0 (
    input wor id_0,
    input supply0 module_1,
    output wand id_2,
    input supply1 id_3,
    output tri1 id_4,
    input uwire id_5,
    input wand id_6,
    input tri1 id_7,
    input wand id_8
);
  always disable id_10;
  module_0(
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
