verilog xil_defaultlib --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/4903" --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/6180/hdl/verilog" --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/a08d/hdl/verilog" --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/2457/hdl" --include "../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/ip_1/rtl/map" --include "../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/ip_top" --include "../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal" --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/ec67/hdl" --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog" --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/0ab1/hdl" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_util_vector_logic_0_0/sim/shell_util_vector_logic_0_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_util_vector_logic_1_0/sim/shell_util_vector_logic_1_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_clk_wiz_0_0/shell_clk_wiz_0_0_clk_wiz.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_clk_wiz_0_0/shell_clk_wiz_0_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_gnd_0/sim/shell_gnd_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_util_vector_logic_2_0/sim/shell_util_vector_logic_2_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_blk_mem_gen_0_0/sim/shell_blk_mem_gen_0_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ipshared/31dc/hdl/verilog/reverseEndian64.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_reverseEndian64_0_0/sim/shell_reverseEndian64_0_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_reverseEndian64_1_0/sim/shell_reverseEndian64_1_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_vio_0_0/sim/shell_vio_0_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_util_vector_logic_3_0/sim/shell_util_vector_logic_3_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_6/sim/bd_954c_lmb_bram_I_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/ip/ip_9/sim/bd_954c_second_lmb_bram_I_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/sim/bd_954c.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/ip_0/sim/shell_ddr4_0_0_microblaze_mcs.v" \

sv xil_defaultlib --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/4903" --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/6180/hdl/verilog" --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/a08d/hdl/verilog" --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/2457/hdl" --include "../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/ip_1/rtl/map" --include "../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/ip_top" --include "../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal" --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/ec67/hdl" --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog" --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/0ab1/hdl" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/ip_1/rtl/phy/shell_ddr4_0_0_phy_ddr4.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/ip_1/rtl/ip_top/shell_ddr4_0_0_phy.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_wtr.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ref.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_rd_wr.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_periodic.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ctl.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_p.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_a.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_act_timer.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/controller/ddr4_v2_2_mc.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_cmd.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/ui/ddr4_v2_2_ui.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_ar_channel.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_aw_channel.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_b_channel.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_fifo.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_r_channel.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_w_channel.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi/ddr4_v2_2_a_upsizer.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi/ddr4_v2_2_axi.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_register_slice.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_upsizer.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi/ddr4_v2_2_carry_and.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi/ddr4_v2_2_carry_latch_and.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi/ddr4_v2_2_carry_latch_or.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi/ddr4_v2_2_carry_or.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi/ddr4_v2_2_command_fifo.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi/ddr4_v2_2_comparator.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi/ddr4_v2_2_comparator_sel.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi/ddr4_v2_2_comparator_sel_static.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi/ddr4_v2_2_r_upsizer.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi/ddr4_v2_2_w_upsizer.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/clocking/ddr4_v2_2_infrastructure.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_write.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_byte.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_sync.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_read.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_pi.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx_data.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_config_rom.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_top.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_cal.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/ddr4_v2_2_dp_AB9.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/ip_top/shell_ddr4_0_0.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/ip_top/shell_ddr4_0_0_ddr4.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/ip_top/shell_ddr4_0_0_ddr4_mem_intfc.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal/shell_ddr4_0_0_ddr4_cal_riu.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/tb/microblaze_mcs_0.sv" \

verilog xil_defaultlib --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/4903" --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/6180/hdl/verilog" --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/a08d/hdl/verilog" --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/2457/hdl" --include "../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/ip_1/rtl/map" --include "../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/ip_top" --include "../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal" --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/ec67/hdl" --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog" --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/0ab1/hdl" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xbar_0/sim/shell_xbar_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xbar_1/sim/shell_xbar_1.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_lmb_bram_0/sim/shell_lmb_bram_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xbar_2/sim/shell_xbar_2.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/sim/shell_xdma_0_0_pcie3_ip_gt_gthe3_channel_wrapper.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_common.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/sim/shell_xdma_0_0_pcie3_ip_gt_gthe3_common_wrapper.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/sim/shell_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/sim/shell_xdma_0_0_pcie3_ip_gt_gtwizard_top.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/ip_0/sim/shell_xdma_0_0_pcie3_ip_gt.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_tph_tbl.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pipe_lane.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_16k.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_rep_8k.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_req_8k.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_gt_channel.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pipe_pipeline.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pipe_misc.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_init_ctrl.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_gt_common.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_8k.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_rep.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_req.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram_cpl.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_sys_clk_gen.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rst.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_txeq.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_clk.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_bram.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_rxeq.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_gtwizard_top.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_wrapper.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_wrapper.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_top.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_phy_sync_cell.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_rxcdrhold.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/source/shell_xdma_0_0_pcie3_ip_pcie3_uscale_core_top.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_0/sim/shell_xdma_0_0_pcie3_ip.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_1/sim/xdma_v4_1_0_blk_mem_64_reg_be.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/ip_2/sim/xdma_v4_1_0_blk_mem_64_noreg_be.v" \

sv xil_defaultlib --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/4903" --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/6180/hdl/verilog" --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/a08d/hdl/verilog" --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/2457/hdl" --include "../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/ip_1/rtl/map" --include "../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/ip_top" --include "../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal" --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/ec67/hdl" --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog" --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/0ab1/hdl" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_dma_bram_wrap.sv" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/xdma_v4_1/hdl/verilog/shell_xdma_0_0_core_top.sv" \

verilog xil_defaultlib --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/4903" --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/6180/hdl/verilog" --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/a08d/hdl/verilog" --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/2457/hdl" --include "../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/ip_1/rtl/map" --include "../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/ip_top" --include "../../../../0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/rtl/cal" --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/ec67/hdl" --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/9119/hdl/verilog" --include "../../../../0.srcs/sources_1/bd/srcs/ipshared/0ab1/hdl" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_xdma_0_0/sim/shell_xdma_0_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_gnd_1/sim/shell_gnd_1.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_tx_register_slice_0_0/sim/shell_tx_register_slice_0_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_0/ten_gig_eth_mac_v15_1_1/hdl/bd_01e2_xmac_0_core.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_0/synth/bd_01e2_xmac_0_block.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_0/synth/bd_01e2_xmac_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/ip_0/sim/bd_01e2_xpcs_0_gt_gthe3_channel_wrapper.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/ip_0/sim/bd_01e2_xpcs_0_gt_gtwizard_gthe3.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/ip_0/sim/bd_01e2_xpcs_0_gt_gtwizard_top.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/ip_0/sim/bd_01e2_xpcs_0_gt.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_ff_synchronizer_rst.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_ff_synchronizer.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_local_clock_and_reset.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_sim_speedup_controller.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_cable_pull_logic.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_block.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_support.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_shared_clock_and_reset.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_gt_common_wrapper.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_gt_common.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0_ff_synchronizer_rst2.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_1/synth/bd_01e2_xpcs_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_2/sim/bd_01e2_dcm_locked_driver_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/ip/ip_3/sim/bd_01e2_pma_pmd_type_driver_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/bd_0/sim/bd_01e2.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_axi_10g_ethernet_0_0/sim/shell_axi_10g_ethernet_0_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_mac_config_vector_0/sim/shell_mac_config_vector_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_tx_ifg_tuser_0/sim/shell_tx_ifg_tuser_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_ifg_delay_0/sim/shell_ifg_delay_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_vcc_0/sim/shell_vcc_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_pcs_config_vector_0/sim/shell_pcs_config_vector_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_rx_register_slice_1_0/sim/shell_rx_register_slice_1_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_rx_data_fifo_1_0/sim/shell_rx_data_fifo_1_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_tx_data_fifo_0_0/sim/shell_tx_data_fifo_0_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_auto_cc_4/sim/shell_auto_cc_4.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_s01_data_fifo_0/sim/shell_s01_data_fifo_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_auto_us_cc_df_0/sim/shell_auto_us_cc_df_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_auto_cc_2/sim/shell_auto_cc_2.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_auto_cc_1/sim/shell_auto_cc_1.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_auto_cc_0/sim/shell_auto_cc_0.v" \
"../../../../0.srcs/sources_1/bd/srcs/ip/shell_auto_cc_3/sim/shell_auto_cc_3.v" \
"../../../../0.srcs/sources_1/bd/srcs/sim/shell.v" \

verilog xil_defaultlib "glbl.v"

nosort
