`timescale 1ns/1ns

module tb();
	reg a;
	wire b;
	not_gate F1(a,b);
	begin 
	 a = 1;
	
	 #10 a = 0;
	end 	
endmodule 