-- generated by newgenasym Tue Mar 27 15:57:06 2012

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity mc78m12cdtg is
    port (    
	GND:       INOUT  STD_LOGIC;    
	VIN:       INOUT  STD_LOGIC;    
	VOUT:      INOUT  STD_LOGIC);
end mc78m12cdtg;
