{
  "Top": "kernel",
  "RtlTop": "kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A_int": {
      "index": "0",
      "direction": "inout",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "A_int_address0",
          "name": "A_int_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_int_ce0",
          "name": "A_int_ce0",
          "usage": "control",
          "direction": "inout"
        },
        {
          "type": "port",
          "interface": "A_int_we0",
          "name": "A_int_we0",
          "usage": "control",
          "direction": "inout"
        },
        {
          "type": "port",
          "interface": "A_int_d0",
          "name": "A_int_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_int_q0",
          "name": "A_int_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "C4_int": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "C4_int_address0",
          "name": "C4_int_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C4_int_ce0",
          "name": "C4_int_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "C4_int_q0",
          "name": "C4_int_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "sum_int": {
      "index": "2",
      "direction": "inout",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "sum_int_address0",
          "name": "sum_int_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "sum_int_ce0",
          "name": "sum_int_ce0",
          "usage": "control",
          "direction": "inout"
        },
        {
          "type": "port",
          "interface": "sum_int_we0",
          "name": "sum_int_we0",
          "usage": "control",
          "direction": "inout"
        },
        {
          "type": "port",
          "interface": "sum_int_d0",
          "name": "sum_int_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "sum_int_q0",
          "name": "sum_int_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top kernel -name kernel"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "7",
    "Uncertainty": "1.89",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "503001"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 7.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "kernel",
    "Version": "1.0",
    "DisplayName": "Kernel",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_kernel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/dahlia-doitgen.cpp"],
    "Vhdl": [
      "impl\/vhdl\/kernel_control_s_axi.vhd",
      "impl\/vhdl\/kernel_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/kernel_mul_64ns_66ns_129_2_1.vhd",
      "impl\/vhdl\/kernel_mul_mul_5ns_13ns_16_4_1.vhd",
      "impl\/vhdl\/kernel_urem_58ns_6ns_58_62_1.vhd",
      "impl\/vhdl\/kernel_urem_62s_6ns_5_66_1.vhd",
      "impl\/vhdl\/kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/kernel_control_s_axi.v",
      "impl\/verilog\/kernel_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/kernel_mul_64ns_66ns_129_2_1.v",
      "impl\/verilog\/kernel_mul_mul_5ns_13ns_16_4_1.v",
      "impl\/verilog\/kernel_urem_58ns_6ns_58_62_1.v",
      "impl\/verilog\/kernel_urem_62s_6ns_5_66_1.v",
      "impl\/verilog\/kernel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/kernel_v1_0\/data\/kernel.mdd",
      "impl\/misc\/drivers\/kernel_v1_0\/data\/kernel.tcl",
      "impl\/misc\/drivers\/kernel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/kernel_v1_0\/src\/xkernel.c",
      "impl\/misc\/drivers\/kernel_v1_0\/src\/xkernel.h",
      "impl\/misc\/drivers\/kernel_v1_0\/src\/xkernel_hw.h",
      "impl\/misc\/drivers\/kernel_v1_0\/src\/xkernel_linux.c",
      "impl\/misc\/drivers\/kernel_v1_0\/src\/xkernel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/kernel.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/scratch\/cmk265\/learning\/calyx-resource-eval\/paper-results\/doitgen-impl\/benchmark.prj\/solution1\/.debug\/kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "A_int_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"A_int_address0": "DATA"},
      "ports": ["A_int_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A_int"
        }]
    },
    "A_int_d0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"A_int_d0": "DATA"},
      "ports": ["A_int_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A_int"
        }]
    },
    "A_int_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"A_int_q0": "DATA"},
      "ports": ["A_int_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A_int"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "C4_int_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"C4_int_address0": "DATA"},
      "ports": ["C4_int_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C4_int"
        }]
    },
    "C4_int_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"C4_int_q0": "DATA"},
      "ports": ["C4_int_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C4_int"
        }]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    },
    "sum_int_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"sum_int_address0": "DATA"},
      "ports": ["sum_int_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "sum_int"
        }]
    },
    "sum_int_d0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"sum_int_d0": "DATA"},
      "ports": ["sum_int_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "sum_int"
        }]
    },
    "sum_int_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"sum_int_q0": "DATA"},
      "ports": ["sum_int_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "sum_int"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "A_int_address0": {
      "dir": "out",
      "width": "14"
    },
    "A_int_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_int_we0": {
      "dir": "out",
      "width": "1"
    },
    "A_int_d0": {
      "dir": "out",
      "width": "32"
    },
    "A_int_q0": {
      "dir": "in",
      "width": "32"
    },
    "C4_int_address0": {
      "dir": "out",
      "width": "10"
    },
    "C4_int_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C4_int_q0": {
      "dir": "in",
      "width": "32"
    },
    "sum_int_address0": {
      "dir": "out",
      "width": "5"
    },
    "sum_int_ce0": {
      "dir": "out",
      "width": "1"
    },
    "sum_int_we0": {
      "dir": "out",
      "width": "1"
    },
    "sum_int_d0": {
      "dir": "out",
      "width": "32"
    },
    "sum_int_q0": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "kernel"},
    "Info": {"kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"kernel": {
        "Latency": {
          "LatencyBest": "503001",
          "LatencyAvg": "503001",
          "LatencyWorst": "503001",
          "PipelineII": "503002",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "1.89",
          "Estimate": "5.083"
        },
        "Loops": [{
            "Name": "loop0_loop1",
            "TripCount": "500",
            "Latency": "503000",
            "PipelineII": "",
            "PipelineDepth": "1006",
            "Loops": [
              {
                "Name": "loop2_loop3",
                "TripCount": "900",
                "Latency": "968",
                "PipelineII": "1",
                "PipelineDepth": "70"
              },
              {
                "Name": "loop4",
                "TripCount": "30",
                "Latency": "30",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "25",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "6",
          "FF": "17434",
          "AVAIL_FF": "141120",
          "UTIL_FF": "12",
          "LUT": "13324",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "18",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-06-05 18:41:25 EDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
