{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647592457017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647592457025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 18 16:34:16 2022 " "Processing started: Fri Mar 18 16:34:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647592457025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592457025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 2 -c 2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 2 -c 2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592457025 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647592457480 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647592457480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3.v 2 2 " "Found 2 design units, including 2 entities, in source file 3.v" { { "Info" "ISGN_ENTITY_NAME" "1 cdf " "Found entity 1: cdf" {  } { { "3.v" "" { Text "D:/Quartus/3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647592464461 ""} { "Info" "ISGN_ENTITY_NAME" "2 fgh_aa " "Found entity 2: fgh_aa" {  } { { "3.v" "" { Text "D:/Quartus/3.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647592464461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592464461 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "6.v(113) " "Verilog HDL information at 6.v(113): always construct contains both blocking and non-blocking assignments" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 113 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1647592464464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "6.v 3 3 " "Found 3 design units, including 3 entities, in source file 6.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647592464465 ""} { "Info" "ISGN_ENTITY_NAME" "2 BCD " "Found entity 2: BCD" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647592464465 ""} { "Info" "ISGN_ENTITY_NAME" "3 fgh " "Found entity 3: fgh" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647592464465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592464465 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder " "Elaborating entity \"adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647592464493 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum_1st 6.v(113) " "Verilog HDL Always Construct warning at 6.v(113): inferring latch(es) for variable \"sum_1st\", which holds its previous value in one or more paths through the always construct" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647592464495 "|adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag 6.v(113) " "Verilog HDL Always Construct warning at 6.v(113): inferring latch(es) for variable \"flag\", which holds its previous value in one or more paths through the always construct" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647592464495 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_1st\[0\] 6.v(113) " "Inferred latch for \"sum_1st\[0\]\" at 6.v(113)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592464496 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_1st\[1\] 6.v(113) " "Inferred latch for \"sum_1st\[1\]\" at 6.v(113)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592464496 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_1st\[2\] 6.v(113) " "Inferred latch for \"sum_1st\[2\]\" at 6.v(113)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592464496 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_1st\[3\] 6.v(113) " "Inferred latch for \"sum_1st\[3\]\" at 6.v(113)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592464496 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_1st\[4\] 6.v(113) " "Inferred latch for \"sum_1st\[4\]\" at 6.v(113)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592464496 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_1st\[5\] 6.v(113) " "Inferred latch for \"sum_1st\[5\]\" at 6.v(113)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592464496 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_1st\[6\] 6.v(113) " "Inferred latch for \"sum_1st\[6\]\" at 6.v(113)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592464496 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_1st\[7\] 6.v(113) " "Inferred latch for \"sum_1st\[7\]\" at 6.v(113)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592464496 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_1st\[8\] 6.v(113) " "Inferred latch for \"sum_1st\[8\]\" at 6.v(113)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592464496 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_1st\[9\] 6.v(113) " "Inferred latch for \"sum_1st\[9\]\" at 6.v(113)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592464497 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_1st\[10\] 6.v(113) " "Inferred latch for \"sum_1st\[10\]\" at 6.v(113)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592464497 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_1st\[11\] 6.v(113) " "Inferred latch for \"sum_1st\[11\]\" at 6.v(113)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592464497 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_1st\[12\] 6.v(113) " "Inferred latch for \"sum_1st\[12\]\" at 6.v(113)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592464497 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_1st\[13\] 6.v(113) " "Inferred latch for \"sum_1st\[13\]\" at 6.v(113)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592464497 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_1st\[14\] 6.v(113) " "Inferred latch for \"sum_1st\[14\]\" at 6.v(113)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592464497 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_1st\[15\] 6.v(113) " "Inferred latch for \"sum_1st\[15\]\" at 6.v(113)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592464497 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_1st\[16\] 6.v(113) " "Inferred latch for \"sum_1st\[16\]\" at 6.v(113)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592464497 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_1st\[17\] 6.v(113) " "Inferred latch for \"sum_1st\[17\]\" at 6.v(113)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592464497 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_1st\[18\] 6.v(113) " "Inferred latch for \"sum_1st\[18\]\" at 6.v(113)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592464497 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_1st\[19\] 6.v(113) " "Inferred latch for \"sum_1st\[19\]\" at 6.v(113)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592464497 "|adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag 6.v(118) " "Inferred latch for \"flag\" at 6.v(118)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592464497 "|adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:total " "Elaborating entity \"BCD\" for hierarchy \"BCD:total\"" {  } { { "6.v" "total" { Text "D:/Quartus/6.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647592464512 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 6.v(170) " "Verilog HDL assignment warning at 6.v(170): truncated value with size 32 to match size of target (4)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647592464513 "|adder|BCD:total"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 6.v(168) " "Verilog HDL assignment warning at 6.v(168): truncated value with size 32 to match size of target (4)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647592464513 "|adder|BCD:total"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 6.v(166) " "Verilog HDL assignment warning at 6.v(166): truncated value with size 32 to match size of target (4)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647592464514 "|adder|BCD:total"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 6.v(164) " "Verilog HDL assignment warning at 6.v(164): truncated value with size 32 to match size of target (4)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647592464515 "|adder|BCD:total"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 6.v(162) " "Verilog HDL assignment warning at 6.v(162): truncated value with size 32 to match size of target (4)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647592464516 "|adder|BCD:total"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 6.v(160) " "Verilog HDL assignment warning at 6.v(160): truncated value with size 32 to match size of target (4)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647592464517 "|adder|BCD:total"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fgh fgh:aa " "Elaborating entity \"fgh\" for hierarchy \"fgh:aa\"" {  } { { "6.v" "aa" { Text "D:/Quartus/6.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647592464532 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "6.v(201) " "Verilog HDL Case Statement warning at 6.v(201): incomplete case statement has no default case item" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1647592464532 "|adder|fgh:aa"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seven_seg 6.v(201) " "Verilog HDL Always Construct warning at 6.v(201): inferring latch(es) for variable \"seven_seg\", which holds its previous value in one or more paths through the always construct" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1647592464533 "|adder|fgh:aa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_seg\[0\] 6.v(201) " "Inferred latch for \"seven_seg\[0\]\" at 6.v(201)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592464533 "|adder|fgh:aa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_seg\[1\] 6.v(201) " "Inferred latch for \"seven_seg\[1\]\" at 6.v(201)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592464533 "|adder|fgh:aa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_seg\[2\] 6.v(201) " "Inferred latch for \"seven_seg\[2\]\" at 6.v(201)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592464533 "|adder|fgh:aa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_seg\[3\] 6.v(201) " "Inferred latch for \"seven_seg\[3\]\" at 6.v(201)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592464533 "|adder|fgh:aa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_seg\[4\] 6.v(201) " "Inferred latch for \"seven_seg\[4\]\" at 6.v(201)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592464533 "|adder|fgh:aa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_seg\[5\] 6.v(201) " "Inferred latch for \"seven_seg\[5\]\" at 6.v(201)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592464533 "|adder|fgh:aa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seven_seg\[6\] 6.v(201) " "Inferred latch for \"seven_seg\[6\]\" at 6.v(201)" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592464533 "|adder|fgh:aa"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "13 " "Ignored 13 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "13 " "Ignored 13 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1647592464715 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1647592464715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:aa\|seven_seg\[0\] " "Latch fgh:aa\|seven_seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|onehunthousands\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|onehunthousands\[1\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 139 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465097 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:aa\|seven_seg\[1\] " "Latch fgh:aa\|seven_seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|onehunthousands\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|onehunthousands\[2\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 139 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465097 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:aa\|seven_seg\[2\] " "Latch fgh:aa\|seven_seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|onehunthousands\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|onehunthousands\[2\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 139 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465097 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:aa\|seven_seg\[3\] " "Latch fgh:aa\|seven_seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|onehunthousands\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|onehunthousands\[1\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 139 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465097 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:aa\|seven_seg\[4\] " "Latch fgh:aa\|seven_seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|onehunthousands\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|onehunthousands\[2\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 139 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465097 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:aa\|seven_seg\[5\] " "Latch fgh:aa\|seven_seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|onehunthousands\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|onehunthousands\[1\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 139 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465097 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:aa\|seven_seg\[6\] " "Latch fgh:aa\|seven_seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|onehunthousands\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|onehunthousands\[1\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 139 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465097 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:bb\|seven_seg\[0\] " "Latch fgh:bb\|seven_seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|tenthousands\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|tenthousands\[1\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 140 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465098 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:bb\|seven_seg\[1\] " "Latch fgh:bb\|seven_seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|tenthousands\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|tenthousands\[2\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 140 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465098 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:bb\|seven_seg\[2\] " "Latch fgh:bb\|seven_seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|tenthousands\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|tenthousands\[2\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 140 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465098 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:bb\|seven_seg\[3\] " "Latch fgh:bb\|seven_seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|tenthousands\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|tenthousands\[1\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 140 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465098 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:bb\|seven_seg\[4\] " "Latch fgh:bb\|seven_seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|tenthousands\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|tenthousands\[2\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 140 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465098 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:bb\|seven_seg\[5\] " "Latch fgh:bb\|seven_seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|tenthousands\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|tenthousands\[1\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 140 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465098 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:bb\|seven_seg\[6\] " "Latch fgh:bb\|seven_seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|tenthousands\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|tenthousands\[1\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 140 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465098 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:cc\|seven_seg\[0\] " "Latch fgh:cc\|seven_seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|thousands\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|thousands\[1\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 141 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465098 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:cc\|seven_seg\[1\] " "Latch fgh:cc\|seven_seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|thousands\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|thousands\[2\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 141 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465098 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:cc\|seven_seg\[2\] " "Latch fgh:cc\|seven_seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|thousands\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|thousands\[2\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 141 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465098 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:cc\|seven_seg\[3\] " "Latch fgh:cc\|seven_seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|thousands\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|thousands\[1\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 141 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465098 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:cc\|seven_seg\[4\] " "Latch fgh:cc\|seven_seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|thousands\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|thousands\[2\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 141 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465098 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:cc\|seven_seg\[5\] " "Latch fgh:cc\|seven_seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|thousands\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|thousands\[1\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 141 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465098 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:cc\|seven_seg\[6\] " "Latch fgh:cc\|seven_seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|thousands\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|thousands\[1\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 141 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465098 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:dd\|seven_seg\[0\] " "Latch fgh:dd\|seven_seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|hundreds\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|hundreds\[1\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465098 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:dd\|seven_seg\[1\] " "Latch fgh:dd\|seven_seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|hundreds\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|hundreds\[2\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465098 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:dd\|seven_seg\[2\] " "Latch fgh:dd\|seven_seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|hundreds\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|hundreds\[2\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465098 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:dd\|seven_seg\[3\] " "Latch fgh:dd\|seven_seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|hundreds\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|hundreds\[1\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465098 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:dd\|seven_seg\[4\] " "Latch fgh:dd\|seven_seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|hundreds\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|hundreds\[2\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465099 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:dd\|seven_seg\[5\] " "Latch fgh:dd\|seven_seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|hundreds\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|hundreds\[1\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465099 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:dd\|seven_seg\[6\] " "Latch fgh:dd\|seven_seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|hundreds\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|hundreds\[1\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 142 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465099 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:ee\|seven_seg\[0\] " "Latch fgh:ee\|seven_seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|tens\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|tens\[1\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465099 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:ee\|seven_seg\[1\] " "Latch fgh:ee\|seven_seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|tens\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|tens\[2\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465099 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:ee\|seven_seg\[2\] " "Latch fgh:ee\|seven_seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|tens\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|tens\[2\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465099 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:ee\|seven_seg\[3\] " "Latch fgh:ee\|seven_seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|tens\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|tens\[1\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465099 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:ee\|seven_seg\[4\] " "Latch fgh:ee\|seven_seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|tens\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|tens\[2\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465099 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:ee\|seven_seg\[5\] " "Latch fgh:ee\|seven_seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|tens\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|tens\[1\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465099 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:ee\|seven_seg\[6\] " "Latch fgh:ee\|seven_seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BCD:total\|tens\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal BCD:total\|tens\[1\]~synth" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465099 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:ff\|seven_seg\[0\] " "Latch fgh:ff\|seven_seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sum_1st\[1\] " "Ports D and ENA on the latch are fed by the same signal sum_1st\[1\]" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465099 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:ff\|seven_seg\[1\] " "Latch fgh:ff\|seven_seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sum_1st\[1\] " "Ports D and ENA on the latch are fed by the same signal sum_1st\[1\]" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465099 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:ff\|seven_seg\[2\] " "Latch fgh:ff\|seven_seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sum_1st\[1\] " "Ports D and ENA on the latch are fed by the same signal sum_1st\[1\]" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465099 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:ff\|seven_seg\[3\] " "Latch fgh:ff\|seven_seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sum_1st\[1\] " "Ports D and ENA on the latch are fed by the same signal sum_1st\[1\]" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465099 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:ff\|seven_seg\[4\] " "Latch fgh:ff\|seven_seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sum_1st\[1\] " "Ports D and ENA on the latch are fed by the same signal sum_1st\[1\]" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465099 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:ff\|seven_seg\[5\] " "Latch fgh:ff\|seven_seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sum_1st\[1\] " "Ports D and ENA on the latch are fed by the same signal sum_1st\[1\]" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465099 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fgh:ff\|seven_seg\[6\] " "Latch fgh:ff\|seven_seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sum_1st\[1\] " "Ports D and ENA on the latch are fed by the same signal sum_1st\[1\]" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465099 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 201 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "flag " "Latch flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR flag " "Ports ENA and CLR on the latch are fed by the same signal flag" {  } { { "6.v" "" { Text "D:/Quartus/6.v" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647592465099 ""}  } { { "6.v" "" { Text "D:/Quartus/6.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647592465099 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647592466574 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus/output_files/2.map.smsg " "Generated suppressed messages file D:/Quartus/output_files/2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592468311 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647592468413 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647592468413 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "315 " "Implemented 315 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647592468473 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647592468473 ""} { "Info" "ICUT_CUT_TM_LCELLS" "260 " "Implemented 260 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647592468473 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647592468473 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 97 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647592468502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 18 16:34:28 2022 " "Processing ended: Fri Mar 18 16:34:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647592468502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647592468502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647592468502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647592468502 ""}
