# include debugger config
source [find interface/ftdi/jtag-lock-pick_tiny_2.cfg]

set CHIPNAME lpc4337

transport select swd
adapter_khz 40000

source [find target/swj-dp.tcl]

source [find lpc43xx.cfg]

swj_newdap $_CHIPNAME m4 -irlen 4 -ircapture 0x1 -irmask 0xf \
				-expected-id $_M4_SWD_TAPID
target create $_CHIPNAME.m4 cortex_m -chain-position $_CHIPNAME.m4

flash bank FLASH_A lpc2000 0x1A000000 0x80000 0 0 $_CHIPNAME.m4 lpc4300 \
204000 

flash bank FLASH_B lpc2000 0x1B000000 0x80000 0 0 $_CHIPNAME.m4 lpc4300 \
204000 

set _WORKAREASIZE 0x4000
$_CHIPNAME.m4 configure -work-area-phys 0x10000000 -work-area-size $_WORKAREASIZE

# on this CPU we should use VECTRESET to perform a soft reset and
# manually reset the periphery
# SRST or SYSRESETREQ disable the debug interface for the time of
# the reset and will not fit our requirements for a consistent debug
# session
cortex_m reset_config vectreset


# LPC43xx: trigger a CORE_RST
proc core_reset {} {

    # Save the reason for reboot in RTC REGFILE
    # regfile[1] = (1 << 20)
    # regfile[0] = 0xD283AA2A // signature value to detect if regfile[1] is valid
    mww 0x40041004 0x00100000
    mww 0x40041000 0xD283AA2A

    # trigger core reset
    mww 0x40053100 1
}
