/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [16:0] _00_;
  reg [5:0] _01_;
  wire celloutsig_0_0z;
  wire [26:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [24:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = celloutsig_1_6z ? celloutsig_1_1z : celloutsig_1_4z;
  assign celloutsig_1_2z = celloutsig_1_1z ? celloutsig_1_1z : in_data[137];
  assign celloutsig_1_5z = celloutsig_1_3z[13] ? celloutsig_1_4z : in_data[172];
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 17'h00000;
    else _00_ <= in_data[77:61];
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 6'h00;
    else _01_ <= { celloutsig_1_3z[18:16], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_1_13z = _01_[4:1] === { celloutsig_1_10z[1:0], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_0z } === { celloutsig_1_10z[1:0], celloutsig_1_6z };
  assign celloutsig_0_3z = { in_data[85], celloutsig_0_0z, celloutsig_0_0z } === _00_[16:14];
  assign celloutsig_0_4z = { _00_[13:10], celloutsig_0_2z } === in_data[82:67];
  assign celloutsig_0_5z = { in_data[75:69], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z } === in_data[35:3];
  assign celloutsig_1_7z = { in_data[171:167], celloutsig_1_4z, celloutsig_1_5z } === { in_data[190:185], celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[77:71] > in_data[7:1];
  assign celloutsig_0_7z = { in_data[53:33], celloutsig_0_0z } <= { _00_[8:2], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_8z = { in_data[9:7], celloutsig_0_5z } <= { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_15z = in_data[32:30] <= _00_[3:1];
  assign celloutsig_1_0z = in_data[140:119] <= in_data[157:136];
  assign celloutsig_0_9z = ! { _00_[15:3], celloutsig_0_3z };
  assign celloutsig_0_11z = celloutsig_0_3z & ~(celloutsig_0_2z[2]);
  assign celloutsig_1_1z = celloutsig_1_0z & ~(in_data[146]);
  assign celloutsig_0_2z = in_data[42:31] % { 1'h1, _00_[12:2] };
  assign celloutsig_0_10z = { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z, _00_, celloutsig_0_8z } | { celloutsig_0_2z[10:4], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_1_10z = { in_data[182:181], celloutsig_1_4z, celloutsig_1_7z } | celloutsig_1_3z[20:17];
  assign celloutsig_1_3z = { in_data[185:165], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z } << { in_data[176:157], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_19z = ~((celloutsig_1_10z[2] & celloutsig_1_14z) | celloutsig_1_2z);
  assign celloutsig_0_6z = ~((in_data[5] & celloutsig_0_2z[8]) | _00_[8]);
  assign celloutsig_0_16z = ~((celloutsig_0_2z[2] & celloutsig_0_10z[1]) | celloutsig_0_11z);
  assign celloutsig_1_4z = ~((celloutsig_1_0z & celloutsig_1_2z) | celloutsig_1_3z[10]);
  assign celloutsig_1_6z = ~((celloutsig_1_4z & celloutsig_1_5z) | celloutsig_1_3z[10]);
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
