Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu May 26 21:40:49 2022
| Host         : tanish-HP-ENVY-Laptop-13-ba1xxx running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_timing_summary_routed.rpt -pb design_timing_summary_routed.pb -rpx design_timing_summary_routed.rpx -warn_on_violation
| Design       : \design 
| Device       : 7a35t-cpg236
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: slow_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.645        0.000                      0                  982        0.154        0.000                      0                  982        4.500        0.000                       0                   278  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.645        0.000                      0                  982        0.154        0.000                      0                  982        4.500        0.000                       0                   278  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 myBRAM/ram_reg_0_4/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.145ns  (logic 2.880ns (69.489%)  route 1.265ns (30.511%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.560ns = ( 9.560 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     6.389 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     8.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.401     9.560    myBRAM/ram_reg_1_7_0
    RAMB36_X2Y10         RAMB36E1                                     r  myBRAM/ram_reg_0_4/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504    12.064 r  myBRAM/ram_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065    12.129    myBRAM/ram_reg_0_4_n_1
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376    12.505 r  myBRAM/ram_reg_1_4/DOBDO[0]
                         net (fo=2, routed)           1.199    13.705    Transmitter/dataout[4]
    SLICE_X53Y35         FDRE                                         r  Transmitter/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.258    14.258    Transmitter/clk_IBUF_BUFG
    SLICE_X53Y35         FDRE                                         r  Transmitter/data_reg[4]/C
                         clock pessimism              0.159    14.417    
                         clock uncertainty           -0.035    14.382    
    SLICE_X53Y35         FDRE (Setup_fdre_C_D)       -0.032    14.350    Transmitter/data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.350    
                         arrival time                         -13.705    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 myBRAM/ram_reg_0_5/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.067ns  (logic 2.880ns (70.816%)  route 1.187ns (29.184%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns = ( 9.558 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     6.389 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     8.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.399     9.558    myBRAM/ram_reg_1_7_0
    RAMB36_X1Y10         RAMB36E1                                     r  myBRAM/ram_reg_0_5/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504    12.062 r  myBRAM/ram_reg_0_5/CASCADEOUTB
                         net (fo=1, routed)           0.065    12.127    myBRAM/ram_reg_0_5_n_1
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376    12.503 r  myBRAM/ram_reg_1_5/DOBDO[0]
                         net (fo=2, routed)           1.122    13.625    Transmitter/dataout[5]
    SLICE_X53Y35         FDRE                                         r  Transmitter/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.258    14.258    Transmitter/clk_IBUF_BUFG
    SLICE_X53Y35         FDRE                                         r  Transmitter/data_reg[5]/C
                         clock pessimism              0.159    14.417    
                         clock uncertainty           -0.035    14.382    
    SLICE_X53Y35         FDRE (Setup_fdre_C_D)       -0.044    14.338    Transmitter/data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.338    
                         arrival time                         -13.625    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 myBRAM/ram_reg_0_5/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            byteToDisplay_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.122ns  (logic 2.985ns (72.413%)  route 1.137ns (27.587%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.558ns = ( 9.558 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     6.389 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     8.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.399     9.558    myBRAM/ram_reg_1_7_0
    RAMB36_X1Y10         RAMB36E1                                     r  myBRAM/ram_reg_0_5/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504    12.062 r  myBRAM/ram_reg_0_5/CASCADEOUTB
                         net (fo=1, routed)           0.065    12.127    myBRAM/ram_reg_0_5_n_1
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376    12.503 r  myBRAM/ram_reg_1_5/DOBDO[0]
                         net (fo=2, routed)           1.072    13.575    myBRAM/dataout[5]
    SLICE_X51Y35         LUT3 (Prop_lut3_I0_O)        0.105    13.680 r  myBRAM/byteToDisplay[5]_i_1/O
                         net (fo=1, routed)           0.000    13.680    myBRAM_n_10
    SLICE_X51Y35         FDRE                                         r  byteToDisplay_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.258    14.258    clk_IBUF_BUFG
    SLICE_X51Y35         FDRE                                         r  byteToDisplay_reg[5]/C
                         clock pessimism              0.159    14.417    
                         clock uncertainty           -0.035    14.382    
    SLICE_X51Y35         FDRE (Setup_fdre_C_D)        0.032    14.414    byteToDisplay_reg[5]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                         -13.680    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 myBRAM/ram_reg_0_4/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            byteToDisplay_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.081ns  (logic 2.985ns (73.144%)  route 1.096ns (26.856%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 14.259 - 10.000 ) 
    Source Clock Delay      (SCD):    4.560ns = ( 9.560 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     6.389 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     8.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.401     9.560    myBRAM/ram_reg_1_7_0
    RAMB36_X2Y10         RAMB36E1                                     r  myBRAM/ram_reg_0_4/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504    12.064 r  myBRAM/ram_reg_0_4/CASCADEOUTB
                         net (fo=1, routed)           0.065    12.129    myBRAM/ram_reg_0_4_n_1
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376    12.505 r  myBRAM/ram_reg_1_4/DOBDO[0]
                         net (fo=2, routed)           1.031    13.536    myBRAM/dataout[4]
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.105    13.641 r  myBRAM/byteToDisplay[4]_i_1/O
                         net (fo=1, routed)           0.000    13.641    myBRAM_n_11
    SLICE_X55Y35         FDRE                                         r  byteToDisplay_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.259    14.259    clk_IBUF_BUFG
    SLICE_X55Y35         FDRE                                         r  byteToDisplay_reg[4]/C
                         clock pessimism              0.159    14.418    
                         clock uncertainty           -0.035    14.383    
    SLICE_X55Y35         FDRE (Setup_fdre_C_D)        0.032    14.415    byteToDisplay_reg[4]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                         -13.641    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 myBRAM/ram_reg_0_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.030ns  (logic 2.880ns (71.463%)  route 1.150ns (28.537%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns = ( 9.563 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     6.389 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     8.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.403     9.563    myBRAM/ram_reg_1_7_0
    RAMB36_X1Y3          RAMB36E1                                     r  myBRAM/ram_reg_0_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504    12.067 r  myBRAM/ram_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065    12.132    myBRAM/ram_reg_0_1_n_1
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376    12.508 r  myBRAM/ram_reg_1_1/DOBDO[0]
                         net (fo=2, routed)           1.085    13.593    Transmitter/dataout[1]
    SLICE_X53Y35         FDRE                                         r  Transmitter/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.258    14.258    Transmitter/clk_IBUF_BUFG
    SLICE_X53Y35         FDRE                                         r  Transmitter/data_reg[1]/C
                         clock pessimism              0.225    14.483    
                         clock uncertainty           -0.035    14.448    
    SLICE_X53Y35         FDRE (Setup_fdre_C_D)       -0.073    14.375    Transmitter/data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                         -13.593    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 myBRAM/ram_reg_0_1/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            byteToDisplay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.036ns  (logic 2.985ns (73.953%)  route 1.051ns (26.047%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 14.257 - 10.000 ) 
    Source Clock Delay      (SCD):    4.563ns = ( 9.563 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     6.389 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     8.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.403     9.563    myBRAM/ram_reg_1_7_0
    RAMB36_X1Y3          RAMB36E1                                     r  myBRAM/ram_reg_0_1/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504    12.067 r  myBRAM/ram_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065    12.132    myBRAM/ram_reg_0_1_n_1
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376    12.508 r  myBRAM/ram_reg_1_1/DOBDO[0]
                         net (fo=2, routed)           0.986    13.494    myBRAM/dataout[1]
    SLICE_X50Y33         LUT3 (Prop_lut3_I0_O)        0.105    13.599 r  myBRAM/byteToDisplay[1]_i_1/O
                         net (fo=1, routed)           0.000    13.599    myBRAM_n_14
    SLICE_X50Y33         FDRE                                         r  byteToDisplay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.257    14.257    clk_IBUF_BUFG
    SLICE_X50Y33         FDRE                                         r  byteToDisplay_reg[1]/C
                         clock pessimism              0.225    14.482    
                         clock uncertainty           -0.035    14.447    
    SLICE_X50Y33         FDRE (Setup_fdre_C_D)        0.072    14.519    byteToDisplay_reg[1]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                         -13.599    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 myBRAM/ram_reg_0_3/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            byteToDisplay_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.933ns  (logic 2.985ns (75.899%)  route 0.948ns (24.101%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 14.259 - 10.000 ) 
    Source Clock Delay      (SCD):    4.572ns = ( 9.572 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     6.389 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     8.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.412     9.572    myBRAM/ram_reg_1_7_0
    RAMB36_X2Y8          RAMB36E1                                     r  myBRAM/ram_reg_0_3/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504    12.076 r  myBRAM/ram_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065    12.141    myBRAM/ram_reg_0_3_n_1
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376    12.517 r  myBRAM/ram_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           0.883    13.400    myBRAM/dataout[3]
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.105    13.505 r  myBRAM/byteToDisplay[3]_i_1/O
                         net (fo=1, routed)           0.000    13.505    myBRAM_n_12
    SLICE_X55Y35         FDRE                                         r  byteToDisplay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.259    14.259    clk_IBUF_BUFG
    SLICE_X55Y35         FDRE                                         r  byteToDisplay_reg[3]/C
                         clock pessimism              0.225    14.484    
                         clock uncertainty           -0.035    14.449    
    SLICE_X55Y35         FDRE (Setup_fdre_C_D)        0.030    14.479    byteToDisplay_reg[3]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                         -13.505    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             1.006ns  (required time - arrival time)
  Source:                 myBRAM/ram_reg_0_0/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.808ns  (logic 2.880ns (75.635%)  route 0.928ns (24.365%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.559ns = ( 9.559 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     6.389 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     8.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.399     9.559    myBRAM/ram_reg_1_7_0
    RAMB36_X2Y4          RAMB36E1                                     r  myBRAM/ram_reg_0_0/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504    12.063 r  myBRAM/ram_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065    12.128    myBRAM/ram_reg_0_0_n_1
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376    12.504 r  myBRAM/ram_reg_1_0/DOBDO[0]
                         net (fo=2, routed)           0.862    13.366    Transmitter/dataout[0]
    SLICE_X53Y35         FDRE                                         r  Transmitter/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.258    14.258    Transmitter/clk_IBUF_BUFG
    SLICE_X53Y35         FDRE                                         r  Transmitter/data_reg[0]/C
                         clock pessimism              0.225    14.483    
                         clock uncertainty           -0.035    14.448    
    SLICE_X53Y35         FDRE (Setup_fdre_C_D)       -0.075    14.373    Transmitter/data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.373    
                         arrival time                         -13.366    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 myBRAM/ram_reg_0_3/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.715ns  (logic 2.880ns (77.529%)  route 0.835ns (22.471%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.572ns = ( 9.572 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     6.389 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     8.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.412     9.572    myBRAM/ram_reg_1_7_0
    RAMB36_X2Y8          RAMB36E1                                     r  myBRAM/ram_reg_0_3/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504    12.076 r  myBRAM/ram_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065    12.141    myBRAM/ram_reg_0_3_n_1
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376    12.517 r  myBRAM/ram_reg_1_3/DOBDO[0]
                         net (fo=2, routed)           0.769    13.286    Transmitter/dataout[3]
    SLICE_X53Y35         FDRE                                         r  Transmitter/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.258    14.258    Transmitter/clk_IBUF_BUFG
    SLICE_X53Y35         FDRE                                         r  Transmitter/data_reg[3]/C
                         clock pessimism              0.225    14.483    
                         clock uncertainty           -0.035    14.448    
    SLICE_X53Y35         FDRE (Setup_fdre_C_D)       -0.072    14.376    Transmitter/data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.376    
                         arrival time                         -13.286    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 myBRAM/ram_reg_0_6/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.765ns  (logic 2.880ns (76.486%)  route 0.885ns (23.514%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.554ns = ( 9.554 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     6.389 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     8.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.394     9.554    myBRAM/ram_reg_1_7_0
    RAMB36_X1Y5          RAMB36E1                                     r  myBRAM/ram_reg_0_6/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.504    12.058 r  myBRAM/ram_reg_0_6/CASCADEOUTB
                         net (fo=1, routed)           0.065    12.123    myBRAM/ram_reg_0_6_n_1
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.376    12.499 r  myBRAM/ram_reg_1_6/DOBDO[0]
                         net (fo=2, routed)           0.820    13.319    Transmitter/dataout[6]
    SLICE_X53Y35         FDRE                                         r  Transmitter/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.258    14.258    Transmitter/clk_IBUF_BUFG
    SLICE_X53Y35         FDRE                                         r  Transmitter/data_reg[6]/C
                         clock pessimism              0.225    14.483    
                         clock uncertainty           -0.035    14.448    
    SLICE_X53Y35         FDRE (Setup_fdre_C_D)       -0.027    14.421    Transmitter/data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.421    
                         arrival time                         -13.319    
  -------------------------------------------------------------------
                         slack                                  1.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Receiver/registered_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/data_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.582%)  route 0.324ns (66.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.558     1.441    Receiver/clk_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  Receiver/registered_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  Receiver/registered_data_reg/Q
                         net (fo=1, routed)           0.324     1.929    Receiver/registered_data
    SLICE_X36Y35         FDRE                                         r  Receiver/data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.827     1.954    Receiver/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  Receiver/data_reg/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.070     1.775    Receiver/data_reg
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Multi_display/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/counter_new_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.548%)  route 0.121ns (39.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.557     1.440    Multi_display/clk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  Multi_display/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  Multi_display/counter_reg[20]/Q
                         net (fo=5, routed)           0.121     1.702    Multi_display/counter_reg[20]
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.747 r  Multi_display/counter_new[1]_i_1/O
                         net (fo=1, routed)           0.000     1.747    Multi_display/counter_new[1]_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  Multi_display/counter_new_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.825     1.952    Multi_display/clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  Multi_display/counter_new_reg[1]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.120     1.573    Multi_display/counter_new_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 byteToDisplay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/digit_C_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.711%)  route 0.082ns (28.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X50Y33         FDRE                                         r  byteToDisplay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  byteToDisplay_reg[1]/Q
                         net (fo=1, routed)           0.082     1.691    Multi_display/Q[1]
    SLICE_X51Y33         LUT4 (Prop_lut4_I3_O)        0.045     1.736 r  Multi_display/digit_C/O
                         net (fo=1, routed)           0.000     1.736    Multi_display/digit_C_n_0
    SLICE_X51Y33         FDRE                                         r  Multi_display/digit_C_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.830     1.957    Multi_display/clk_IBUF_BUFG
    SLICE_X51Y33         FDRE                                         r  Multi_display/digit_C_reg/C
                         clock pessimism             -0.500     1.457    
    SLICE_X51Y33         FDRE (Hold_fdre_C_D)         0.092     1.549    Multi_display/digit_C_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Receiver/byteToDisplay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/serial_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.948%)  route 0.129ns (44.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.562     1.445    Receiver/clk_IBUF_BUFG
    SLICE_X50Y35         FDRE                                         r  Receiver/byteToDisplay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  Receiver/byteToDisplay_reg[5]/Q
                         net (fo=2, routed)           0.129     1.738    Receiver/byteToDisplay_reg_n_0_[5]
    SLICE_X49Y35         FDRE                                         r  Receiver/serial_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.831     1.958    Receiver/clk_IBUF_BUFG
    SLICE_X49Y35         FDRE                                         r  Receiver/serial_data_reg[5]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X49Y35         FDRE (Hold_fdre_C_D)         0.070     1.550    Receiver/serial_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Receiver/byteToDisplay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/serial_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.170%)  route 0.133ns (44.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.562     1.445    Receiver/clk_IBUF_BUFG
    SLICE_X50Y34         FDRE                                         r  Receiver/byteToDisplay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  Receiver/byteToDisplay_reg[2]/Q
                         net (fo=2, routed)           0.133     1.742    Receiver/byteToDisplay_reg_n_0_[2]
    SLICE_X48Y33         FDRE                                         r  Receiver/serial_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.829     1.956    Receiver/clk_IBUF_BUFG
    SLICE_X48Y33         FDRE                                         r  Receiver/serial_data_reg[2]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X48Y33         FDRE (Hold_fdre_C_D)         0.070     1.548    Receiver/serial_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 TimingCircuit/is_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TimingCircuit/transmit_all_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.295%)  route 0.133ns (41.705%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.560     1.443    TimingCircuit/clk_IBUF_BUFG
    SLICE_X47Y35         FDRE                                         r  TimingCircuit/is_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  TimingCircuit/is_empty_reg/Q
                         net (fo=3, routed)           0.133     1.717    TimingCircuit/is_empty
    SLICE_X45Y34         LUT4 (Prop_lut4_I0_O)        0.045     1.762 r  TimingCircuit/transmit_all_i_1/O
                         net (fo=1, routed)           0.000     1.762    TimingCircuit/transmit_all_i_1_n_0
    SLICE_X45Y34         FDRE                                         r  TimingCircuit/transmit_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.828     1.955    TimingCircuit/clk_IBUF_BUFG
    SLICE_X45Y34         FDRE                                         r  TimingCircuit/transmit_all_reg/C
                         clock pessimism             -0.498     1.457    
    SLICE_X45Y34         FDRE (Hold_fdre_C_D)         0.092     1.549    TimingCircuit/transmit_all_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Receiver/byteToDisplay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/serial_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.237%)  route 0.185ns (56.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.561     1.444    Receiver/clk_IBUF_BUFG
    SLICE_X51Y33         FDRE                                         r  Receiver/byteToDisplay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  Receiver/byteToDisplay_reg[1]/Q
                         net (fo=2, routed)           0.185     1.770    Receiver/byteToDisplay_reg_n_0_[1]
    SLICE_X49Y33         FDRE                                         r  Receiver/serial_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.829     1.956    Receiver/clk_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  Receiver/serial_data_reg[1]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X49Y33         FDRE (Hold_fdre_C_D)         0.070     1.548    Receiver/serial_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 byteToDisplay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/digit_A_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.904%)  route 0.141ns (43.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X55Y35         FDRE                                         r  byteToDisplay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  byteToDisplay_reg[3]/Q
                         net (fo=1, routed)           0.141     1.727    Multi_display/Q[3]
    SLICE_X55Y33         LUT4 (Prop_lut4_I3_O)        0.045     1.772 r  Multi_display/digit_A/O
                         net (fo=1, routed)           0.000     1.772    Multi_display/digit_A_n_0
    SLICE_X55Y33         FDRE                                         r  Multi_display/digit_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.830     1.957    Multi_display/clk_IBUF_BUFG
    SLICE_X55Y33         FDRE                                         r  Multi_display/digit_A_reg/C
                         clock pessimism             -0.499     1.458    
    SLICE_X55Y33         FDRE (Hold_fdre_C_D)         0.091     1.549    Multi_display/digit_A_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 byteToDisplay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Multi_display/digit_B_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.904%)  route 0.141ns (43.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X51Y35         FDRE                                         r  byteToDisplay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  byteToDisplay_reg[2]/Q
                         net (fo=1, routed)           0.141     1.727    Multi_display/Q[2]
    SLICE_X51Y33         LUT4 (Prop_lut4_I3_O)        0.045     1.772 r  Multi_display/digit_B/O
                         net (fo=1, routed)           0.000     1.772    Multi_display/digit_B_n_0
    SLICE_X51Y33         FDRE                                         r  Multi_display/digit_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.830     1.957    Multi_display/clk_IBUF_BUFG
    SLICE_X51Y33         FDRE                                         r  Multi_display/digit_B_reg/C
                         clock pessimism             -0.499     1.458    
    SLICE_X51Y33         FDRE (Hold_fdre_C_D)         0.091     1.549    Multi_display/digit_B_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Transmitter/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/clk_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.951%)  route 0.140ns (40.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.563     1.446    Transmitter/clk_IBUF_BUFG
    SLICE_X50Y37         FDRE                                         r  Transmitter/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  Transmitter/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.140     1.750    Transmitter/state[2]
    SLICE_X51Y37         LUT5 (Prop_lut5_I3_O)        0.045     1.795 r  Transmitter/clk_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.795    Transmitter/clk_count[5]_i_1__0_n_0
    SLICE_X51Y37         FDRE                                         r  Transmitter/clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.833     1.960    Transmitter/clk_IBUF_BUFG
    SLICE_X51Y37         FDRE                                         r  Transmitter/clk_count_reg[5]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X51Y37         FDRE (Hold_fdre_C_D)         0.091     1.550    Transmitter/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         10.000      7.239      RAMB36_X1Y3   myBRAM/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         10.000      7.239      RAMB36_X2Y8   myBRAM/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         10.000      7.239      RAMB36_X1Y10  myBRAM/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         10.000      7.239      RAMB36_X2Y6   myBRAM/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         10.000      7.239      RAMB36_X1Y4   myBRAM/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         10.000      7.239      RAMB36_X2Y9   myBRAM/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         10.000      7.239      RAMB36_X1Y11  myBRAM/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         10.000      7.239      RAMB36_X2Y7   myBRAM/ram_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         10.000      7.239      RAMB36_X1Y7   myBRAM/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         10.000      7.239      RAMB36_X2Y10  myBRAM/ram_reg_0_4/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y35  byteToDisplay_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y35  byteToDisplay_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y35  byteToDisplay_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y34  TimingCircuit/element_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y36  TimingCircuit/element_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y36  TimingCircuit/element_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y37  TimingCircuit/element_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y37  TimingCircuit/element_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y37  TimingCircuit/element_count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y37  TimingCircuit/element_count_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y31  Multi_display/counter_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y31  Multi_display/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y31  Multi_display/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y31  Multi_display/counter_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y27  TimingCircuit/tail_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y27  TimingCircuit/tail_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y27  TimingCircuit/tail_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y27  TimingCircuit/tail_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y34  TimingCircuit/transmit_all_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y32  TimingCircuit/write_en_reg_rep_rep__2/C



