# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../HydroProccess.gen/sources_1/bd/MicroBlaze/ipshared/ec67/hdl" --include "../../../../HydroProccess.gen/sources_1/bd/MicroBlaze/ipshared/86fe/hdl" --include "../../../../HydroProccess.gen/sources_1/bd/MicroBlaze/ipshared/f0b6/hdl/verilog" --include "../../../../HydroProccess.gen/sources_1/bd/MicroBlaze/ipshared/0127/hdl/verilog" --include "../../../../HydroProccess.gen/sources_1/bd/MicroBlaze/ipshared/3cbc" --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../HydroProccess.srcs/sources_1/new/SineWaveGen.v" \

sv xil_defaultlib  --include "../../../../HydroProccess.gen/sources_1/bd/MicroBlaze/ipshared/ec67/hdl" --include "../../../../HydroProccess.gen/sources_1/bd/MicroBlaze/ipshared/86fe/hdl" --include "../../../../HydroProccess.gen/sources_1/bd/MicroBlaze/ipshared/f0b6/hdl/verilog" --include "../../../../HydroProccess.gen/sources_1/bd/MicroBlaze/ipshared/0127/hdl/verilog" --include "../../../../HydroProccess.gen/sources_1/bd/MicroBlaze/ipshared/3cbc" --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../HydroProccess.srcs/sources_1/new/XCORR_BRAM.sv" \
"../../../../HydroProccess.srcs/sources_1/new/XCORR_SV.sv" \
"../../../../HydroProccess.srcs/sources_1/new/XCorr_BramMux.sv" \
"../../../../HydroProccess.srcs/sources_1/new/XCorr_waveParser.sv" \
"../../../../HydroProccess.srcs/sources_1/new/topXCorr.sv" \

verilog xil_defaultlib  --include "../../../../HydroProccess.gen/sources_1/bd/MicroBlaze/ipshared/ec67/hdl" --include "../../../../HydroProccess.gen/sources_1/bd/MicroBlaze/ipshared/86fe/hdl" --include "../../../../HydroProccess.gen/sources_1/bd/MicroBlaze/ipshared/f0b6/hdl/verilog" --include "../../../../HydroProccess.gen/sources_1/bd/MicroBlaze/ipshared/0127/hdl/verilog" --include "../../../../HydroProccess.gen/sources_1/bd/MicroBlaze/ipshared/3cbc" --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../HydroProccess.srcs/sources_1/new/Wrapper_XCorr.v" \
"../../../../HydroProccess.ip_user_files/bd/XCORR_Unit/ip/XCORR_Unit_SineWaveGen_0_0/sim/XCORR_Unit_SineWaveGen_0_0.v" \
"../../../../HydroProccess.ip_user_files/bd/XCORR_Unit/ip/XCORR_Unit_xlconstant_0_0/sim/XCORR_Unit_xlconstant_0_0.v" \
"../../../../HydroProccess.ip_user_files/bd/XCORR_Unit/ip/XCORR_Unit_Wrapper_XCorr_0_0/sim/XCORR_Unit_Wrapper_XCorr_0_0.v" \
"../../../../HydroProccess.ip_user_files/bd/XCORR_Unit/sim/XCORR_Unit.v" \
"../../../../HydroProccess.gen/sources_1/bd/XCORR_Unit/hdl/XCORR_Unit_wrapper.v" \

sv xil_defaultlib  --include "../../../../HydroProccess.gen/sources_1/bd/MicroBlaze/ipshared/ec67/hdl" --include "../../../../HydroProccess.gen/sources_1/bd/MicroBlaze/ipshared/86fe/hdl" --include "../../../../HydroProccess.gen/sources_1/bd/MicroBlaze/ipshared/f0b6/hdl/verilog" --include "../../../../HydroProccess.gen/sources_1/bd/MicroBlaze/ipshared/0127/hdl/verilog" --include "../../../../HydroProccess.gen/sources_1/bd/MicroBlaze/ipshared/3cbc" --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../HydroProccess.srcs/sim_1/new/TestBenchXCorr.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
