# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../FT232H.srcs/sources_1/ip/clk_wiz_0" \
"../../../../FT232H.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../FT232H.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../FT232H.srcs/sources_1/new/Scaler_Streamer_Top_Block.v" \
"../../../../FT232H.srcs/sources_1/new/Sync_245_Controller.v" \
"../../../../FT232H.srcs/sources_1/new/TempImgCreator.v" \
"../../../../../Loopback-FPGA/fpga_usb_sync_245.srcs/sources_1/new/async_fifo.v" \
"../../../../../Loopback-FPGA/fpga_usb_sync_245.srcs/sources_1/new/graycounter.v" \
"../../../../FT232H.srcs/sim_1/new/Streamer_Test_Bench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
