0.7
2020.2
May 22 2024
19:03:11
C:/Users/wht20/Desktop/ece385/lab4/micorprocessor3/micorprocessor3.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
C:/Users/wht20/Desktop/ece385/lab4/micorprocessor3/micorprocessor3.srcs/sources_1/new/mux4to1.sv,1720780192,systemVerilog,,C:/Users/wht20/Desktop/lab4/processor_top.sv,,mux4to1,,uvm,,,,,,
C:/Users/wht20/Desktop/lab4/ALU.sv,1720156867,systemVerilog,C:/Users/wht20/Desktop/ece385/lab4/micorprocessor3/micorprocessor3.srcs/sources_1/new/mux4to1.sv;C:/Users/wht20/Desktop/lab4/Branch.sv;C:/Users/wht20/Desktop/lab4/PC_mux.sv;C:/Users/wht20/Desktop/lab4/REGFILE.sv;C:/Users/wht20/Desktop/lab4/SEXT.sv;C:/Users/wht20/Desktop/lab4/control.sv;C:/Users/wht20/Desktop/lab4/cpu.sv;C:/Users/wht20/Desktop/lab4/cpu_to_io.sv;C:/Users/wht20/Desktop/lab4/databus.sv;C:/Users/wht20/Desktop/lab4/hex_driver.sv;C:/Users/wht20/Desktop/lab4/instantiate_ram.sv;C:/Users/wht20/Desktop/lab4/load_reg.sv;C:/Users/wht20/Desktop/lab4/memory.sv;C:/Users/wht20/Desktop/lab4/mux2to1.sv;C:/Users/wht20/Desktop/lab4/processor_top.sv;C:/Users/wht20/Desktop/lab4/slc3.sv;C:/Users/wht20/Desktop/lab4/sync.sv;C:/Users/wht20/Desktop/lab4/test_memory.sv;C:/Users/wht20/Desktop/lab4/testbench_1.sv,C:/Users/wht20/Desktop/lab4/Branch.sv,,$unit_ALU_sv_2257645154;ALU,,uvm,,,,,,
C:/Users/wht20/Desktop/lab4/Branch.sv,1720780029,systemVerilog,,C:/Users/wht20/Desktop/lab4/PC_mux.sv,,branch,,uvm,,,,,,
C:/Users/wht20/Desktop/lab4/PC_mux.sv,1720784986,systemVerilog,,C:/Users/wht20/Desktop/lab4/REGFILE.sv,,PC_mux,,uvm,,,,,,
C:/Users/wht20/Desktop/lab4/REGFILE.sv,1720785238,systemVerilog,,C:/Users/wht20/Desktop/lab4/SEXT.sv,,regFile,,uvm,,,,,,
C:/Users/wht20/Desktop/lab4/SEXT.sv,1720779964,systemVerilog,,C:/Users/wht20/Desktop/lab4/control.sv,,sext,,uvm,,,,,,
C:/Users/wht20/Desktop/lab4/control.sv,1720784625,systemVerilog,,C:/Users/wht20/Desktop/lab4/cpu.sv,,control,,uvm,,,,,,
C:/Users/wht20/Desktop/lab4/cpu.sv,1720785230,systemVerilog,,C:/Users/wht20/Desktop/lab4/cpu_to_io.sv,,cpu,,uvm,,,,,,
C:/Users/wht20/Desktop/lab4/cpu_to_io.sv,1707849538,systemVerilog,,C:/Users/wht20/Desktop/lab4/databus.sv,,cpu_to_io,,uvm,,,,,,
C:/Users/wht20/Desktop/lab4/databus.sv,1720769222,systemVerilog,,C:/Users/wht20/Desktop/lab4/hex_driver.sv,,databus,,uvm,,,,,,
C:/Users/wht20/Desktop/lab4/hex_driver.sv,1706613854,systemVerilog,,C:/Users/wht20/Desktop/lab4/instantiate_ram.sv,,hex_driver,,uvm,,,,,,
C:/Users/wht20/Desktop/lab4/instantiate_ram.sv,1707849518,systemVerilog,,C:/Users/wht20/Desktop/lab4/load_reg.sv,C:/Users/wht20/Desktop/lab4/types.sv,instantiate_ram,,uvm,,,,,,
C:/Users/wht20/Desktop/lab4/load_reg.sv,1707616724,systemVerilog,,C:/Users/wht20/Desktop/lab4/memory.sv,,load_reg,,uvm,,,,,,
C:/Users/wht20/Desktop/lab4/memory.sv,1720137335,systemVerilog,,C:/Users/wht20/Desktop/lab4/mux2to1.sv,,memory,,uvm,,,,,,
C:/Users/wht20/Desktop/lab4/mux2to1.sv,1720768814,systemVerilog,,C:/Users/wht20/Desktop/ece385/lab4/micorprocessor3/micorprocessor3.srcs/sources_1/new/mux4to1.sv,,mux2to1,,uvm,,,,,,
C:/Users/wht20/Desktop/lab4/processor_testtop.sv,1720034732,systemVerilog,,,,processor_testtop,,uvm,,,,,,
C:/Users/wht20/Desktop/lab4/processor_top.sv,1720778450,systemVerilog,,C:/Users/wht20/Desktop/lab4/slc3.sv,,processor_top,,uvm,,,,,,
C:/Users/wht20/Desktop/lab4/slc3.sv,1720070406,systemVerilog,,C:/Users/wht20/Desktop/lab4/sync.sv,,slc3,,uvm,,,,,,
C:/Users/wht20/Desktop/lab4/sync.sv,1706859330,systemVerilog,,C:/Users/wht20/Desktop/lab4/test_memory.sv,,sync_debounce;sync_flop,,uvm,,,,,,
C:/Users/wht20/Desktop/lab4/test_memory.sv,1707846526,systemVerilog,,C:/Users/wht20/Desktop/lab4/testbench_1.sv,C:/Users/wht20/Desktop/lab4/types.sv,test_memory,,uvm,,,,,,
C:/Users/wht20/Desktop/lab4/testbench_1.sv,1720788332,systemVerilog,,,,testbench_1,,uvm,,,,,,
C:/Users/wht20/Desktop/lab4/types.sv,1707868590,verilog,C:/Users/wht20/Desktop/lab4/ALU.sv,,,SLC3_TYPES,,,,,,,,
