// Seed: 3845826172
module module_0 (
    id_1[1 :-1]
);
  inout logic [7:0] id_1;
  wire id_2;
  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd98,
    parameter id_4 = 32'd24,
    parameter id_6 = 32'd15,
    parameter id_7 = 32'd70,
    parameter id_9 = 32'd13
) (
    input wire _id_0,
    output uwire id_1,
    input uwire id_2,
    output tri id_3,
    input tri _id_4
    , id_12,
    input supply1 id_5,
    input supply1 _id_6,
    input supply0 _id_7,
    input supply0 id_8[id_6  -  (  -1  ) : (  {  1  ,  1  ,  1  ,  id_9  ,  id_7  ,  id_7  }  )],
    input wor _id_9,
    input wire id_10
);
  logic id_13;
  logic [7:0][1] id_14, id_15, id_16;
  wire [id_0 : id_4] id_17, id_18, id_19;
  module_0 modCall_1 (id_16);
  assign id_15[-1 :-1] = id_13;
endmodule
