$date
	Mon Sep  5 10:40:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q1_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module l3 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! f $end
$var wire 1 & g1 $end
$var wire 1 ' g2 $end
$var wire 1 ( g3 $end
$var wire 1 ) g4 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
1(
1'
0&
0%
0$
0#
0"
1!
$end
#20
0'
1%
#40
0!
1&
1'
0%
1$
#60
1!
0'
1%
#80
0&
0(
1'
0%
0$
1#
#100
0'
0)
1%
#120
0!
1&
1(
1'
1)
0%
1$
#140
1!
0'
0)
1%
#160
0&
1!
1'
1)
0%
0$
0#
#180
0'
1%
#200
0!
1&
1'
0%
1$
#220
1!
0'
1%
#240
0(
1'
0%
0$
1#
1"
#260
0)
1%
#280
0!
1(
1)
0%
1$
#300
1!
0)
1%
#320
0!
1)
0%
0$
0#
#340
1%
#360
0%
1$
#380
1%
#400
