{"vcs1":{"timestamp_begin":1735927556.855734021, "rt":0.49, "ut":0.25, "st":0.22}}
{"vcselab":{"timestamp_begin":1735927557.526368693, "rt":0.40, "ut":0.27, "st":0.13}}
{"link":{"timestamp_begin":1735927558.061257365, "rt":0.32, "ut":0.19, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735927555.915176959}
{"VCS_COMP_START_TIME": 1735927555.915176959}
{"VCS_COMP_END_TIME": 1735927559.232591509}
{"VCS_USER_OPTIONS": "-full64 top_tb2.sv -sverilog -full64 -R -debug_access+all +v2k +define +PROG=prog2 +FILE=all -notice"}
{"vcs1": {"peak_mem": 355096}}
{"stitch_vcselab": {"peak_mem": 247284}}
