
RTOS-BLUETOOTH.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000062fc  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004062fc  004062fc  000162fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b8  20400000  00406304  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000324  204009b8  00406cbc  000209b8  2**2
                  ALLOC
  4 .stack        00002004  20400cdc  00406fe0  000209b8  2**0
                  ALLOC
  5 .heap         00000200  20402ce0  00408fe4  000209b8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209b8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209e6  2**0
                  CONTENTS, READONLY
  8 .debug_info   000213ed  00000000  00000000  00020a3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000044ec  00000000  00000000  00041e2c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00009b24  00000000  00000000  00046318  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000f48  00000000  00000000  0004fe3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000010f0  00000000  00000000  00050d84  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00022a1a  00000000  00000000  00051e74  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00012093  00000000  00000000  0007488e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00094839  00000000  00000000  00086921  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003168  00000000  00000000  0011b15c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	e0 2c 40 20 e5 0d 40 00 e3 0d 40 00 e3 0d 40 00     .,@ ..@...@...@.
  400010:	e3 0d 40 00 e3 0d 40 00 e3 0d 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	95 11 40 00 e3 0d 40 00 00 00 00 00 f1 11 40 00     ..@...@.......@.
  40003c:	59 12 40 00 e3 0d 40 00 e3 0d 40 00 e3 0d 40 00     Y.@...@...@...@.
  40004c:	e3 0d 40 00 e3 0d 40 00 e3 0d 40 00 e3 0d 40 00     ..@...@...@...@.
  40005c:	e3 0d 40 00 e3 0d 40 00 00 00 00 00 cd 0a 40 00     ..@...@.......@.
  40006c:	e1 0a 40 00 f5 0a 40 00 e3 0d 40 00 e3 0d 40 00     ..@...@...@...@.
  40007c:	e3 0d 40 00 09 0b 40 00 1d 0b 40 00 e3 0d 40 00     ..@...@...@...@.
  40008c:	e3 0d 40 00 e3 0d 40 00 e3 0d 40 00 e3 0d 40 00     ..@...@...@...@.
  40009c:	e3 0d 40 00 e3 0d 40 00 e3 0d 40 00 e3 0d 40 00     ..@...@...@...@.
  4000ac:	e3 0d 40 00 e3 0d 40 00 8d 07 40 00 e3 0d 40 00     ..@...@...@...@.
  4000bc:	e3 0d 40 00 e3 0d 40 00 e3 0d 40 00 e3 0d 40 00     ..@...@...@...@.
  4000cc:	e3 0d 40 00 00 00 00 00 e3 0d 40 00 00 00 00 00     ..@.......@.....
  4000dc:	e3 0d 40 00 a1 07 40 00 e3 0d 40 00 e3 0d 40 00     ..@...@...@...@.
  4000ec:	e3 0d 40 00 e3 0d 40 00 e3 0d 40 00 e3 0d 40 00     ..@...@...@...@.
  4000fc:	e3 0d 40 00 e3 0d 40 00 e3 0d 40 00 e3 0d 40 00     ..@...@...@...@.
  40010c:	e3 0d 40 00 e3 0d 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 e3 0d 40 00 e3 0d 40 00 e3 0d 40 00     ......@...@...@.
  40012c:	e3 0d 40 00 e3 0d 40 00 00 00 00 00 e3 0d 40 00     ..@...@.......@.
  40013c:	e3 0d 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009b8 	.word	0x204009b8
  40015c:	00000000 	.word	0x00000000
  400160:	00406304 	.word	0x00406304

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00406304 	.word	0x00406304
  4001a0:	204009bc 	.word	0x204009bc
  4001a4:	00406304 	.word	0x00406304
  4001a8:	00000000 	.word	0x00000000

004001ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4001ac:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4001ae:	4810      	ldr	r0, [pc, #64]	; (4001f0 <sysclk_init+0x44>)
  4001b0:	4b10      	ldr	r3, [pc, #64]	; (4001f4 <sysclk_init+0x48>)
  4001b2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001b4:	213e      	movs	r1, #62	; 0x3e
  4001b6:	2000      	movs	r0, #0
  4001b8:	4b0f      	ldr	r3, [pc, #60]	; (4001f8 <sysclk_init+0x4c>)
  4001ba:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001bc:	4c0f      	ldr	r4, [pc, #60]	; (4001fc <sysclk_init+0x50>)
  4001be:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4001c0:	2800      	cmp	r0, #0
  4001c2:	d0fc      	beq.n	4001be <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4001c4:	4b0e      	ldr	r3, [pc, #56]	; (400200 <sysclk_init+0x54>)
  4001c6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4001c8:	4a0e      	ldr	r2, [pc, #56]	; (400204 <sysclk_init+0x58>)
  4001ca:	4b0f      	ldr	r3, [pc, #60]	; (400208 <sysclk_init+0x5c>)
  4001cc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4001ce:	4c0f      	ldr	r4, [pc, #60]	; (40020c <sysclk_init+0x60>)
  4001d0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4001d2:	2800      	cmp	r0, #0
  4001d4:	d0fc      	beq.n	4001d0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4001d6:	2002      	movs	r0, #2
  4001d8:	4b0d      	ldr	r3, [pc, #52]	; (400210 <sysclk_init+0x64>)
  4001da:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4001dc:	2000      	movs	r0, #0
  4001de:	4b0d      	ldr	r3, [pc, #52]	; (400214 <sysclk_init+0x68>)
  4001e0:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4001e2:	4b0d      	ldr	r3, [pc, #52]	; (400218 <sysclk_init+0x6c>)
  4001e4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4001e6:	4802      	ldr	r0, [pc, #8]	; (4001f0 <sysclk_init+0x44>)
  4001e8:	4b02      	ldr	r3, [pc, #8]	; (4001f4 <sysclk_init+0x48>)
  4001ea:	4798      	blx	r3
  4001ec:	bd10      	pop	{r4, pc}
  4001ee:	bf00      	nop
  4001f0:	11e1a300 	.word	0x11e1a300
  4001f4:	00400fb9 	.word	0x00400fb9
  4001f8:	00400bcd 	.word	0x00400bcd
  4001fc:	00400c21 	.word	0x00400c21
  400200:	00400c31 	.word	0x00400c31
  400204:	20183f01 	.word	0x20183f01
  400208:	400e0600 	.word	0x400e0600
  40020c:	00400c41 	.word	0x00400c41
  400210:	00400b31 	.word	0x00400b31
  400214:	00400b69 	.word	0x00400b69
  400218:	00400ead 	.word	0x00400ead

0040021c <usart_serial_write_packet>:
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
	while (len) {
  40021c:	2a00      	cmp	r2, #0
  40021e:	d054      	beq.n	4002ca <usart_serial_write_packet+0xae>
{
  400220:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400224:	4692      	mov	sl, r2
  400226:	4606      	mov	r6, r0
  400228:	460f      	mov	r7, r1
  40022a:	448a      	add	sl, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40022c:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 4002e8 <usart_serial_write_packet+0xcc>
		while (uart_write((Uart*)p_usart, c)!=0);
  400230:	4d27      	ldr	r5, [pc, #156]	; (4002d0 <usart_serial_write_packet+0xb4>)
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400232:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 4002ec <usart_serial_write_packet+0xd0>
  400236:	e006      	b.n	400246 <usart_serial_write_packet+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  400238:	4621      	mov	r1, r4
  40023a:	4640      	mov	r0, r8
  40023c:	47a8      	blx	r5
  40023e:	2800      	cmp	r0, #0
  400240:	d1fa      	bne.n	400238 <usart_serial_write_packet+0x1c>
	while (len) {
  400242:	45ba      	cmp	sl, r7
  400244:	d03e      	beq.n	4002c4 <usart_serial_write_packet+0xa8>
		usart_serial_putchar(usart, *data);
  400246:	f817 4b01 	ldrb.w	r4, [r7], #1
	if (UART0 == (Uart*)p_usart) {
  40024a:	4546      	cmp	r6, r8
  40024c:	d0f4      	beq.n	400238 <usart_serial_write_packet+0x1c>
	if (UART1 == (Uart*)p_usart) {
  40024e:	454e      	cmp	r6, r9
  400250:	d016      	beq.n	400280 <usart_serial_write_packet+0x64>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  400252:	4b20      	ldr	r3, [pc, #128]	; (4002d4 <usart_serial_write_packet+0xb8>)
  400254:	429e      	cmp	r6, r3
  400256:	d019      	beq.n	40028c <usart_serial_write_packet+0x70>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  400258:	4b1f      	ldr	r3, [pc, #124]	; (4002d8 <usart_serial_write_packet+0xbc>)
  40025a:	429e      	cmp	r6, r3
  40025c:	d01c      	beq.n	400298 <usart_serial_write_packet+0x7c>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40025e:	4b1f      	ldr	r3, [pc, #124]	; (4002dc <usart_serial_write_packet+0xc0>)
  400260:	429e      	cmp	r6, r3
  400262:	d01f      	beq.n	4002a4 <usart_serial_write_packet+0x88>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400264:	4b1e      	ldr	r3, [pc, #120]	; (4002e0 <usart_serial_write_packet+0xc4>)
  400266:	429e      	cmp	r6, r3
  400268:	d024      	beq.n	4002b4 <usart_serial_write_packet+0x98>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40026a:	4b1e      	ldr	r3, [pc, #120]	; (4002e4 <usart_serial_write_packet+0xc8>)
  40026c:	429e      	cmp	r6, r3
  40026e:	d1e8      	bne.n	400242 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  400270:	f8df b07c 	ldr.w	fp, [pc, #124]	; 4002f0 <usart_serial_write_packet+0xd4>
  400274:	4621      	mov	r1, r4
  400276:	481b      	ldr	r0, [pc, #108]	; (4002e4 <usart_serial_write_packet+0xc8>)
  400278:	47d8      	blx	fp
  40027a:	2800      	cmp	r0, #0
  40027c:	d1fa      	bne.n	400274 <usart_serial_write_packet+0x58>
  40027e:	e7e0      	b.n	400242 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  400280:	4621      	mov	r1, r4
  400282:	4648      	mov	r0, r9
  400284:	47a8      	blx	r5
  400286:	2800      	cmp	r0, #0
  400288:	d1fa      	bne.n	400280 <usart_serial_write_packet+0x64>
  40028a:	e7da      	b.n	400242 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  40028c:	4621      	mov	r1, r4
  40028e:	4811      	ldr	r0, [pc, #68]	; (4002d4 <usart_serial_write_packet+0xb8>)
  400290:	47a8      	blx	r5
  400292:	2800      	cmp	r0, #0
  400294:	d1fa      	bne.n	40028c <usart_serial_write_packet+0x70>
  400296:	e7d4      	b.n	400242 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  400298:	4621      	mov	r1, r4
  40029a:	480f      	ldr	r0, [pc, #60]	; (4002d8 <usart_serial_write_packet+0xbc>)
  40029c:	47a8      	blx	r5
  40029e:	2800      	cmp	r0, #0
  4002a0:	d1fa      	bne.n	400298 <usart_serial_write_packet+0x7c>
  4002a2:	e7ce      	b.n	400242 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  4002a4:	f8df b048 	ldr.w	fp, [pc, #72]	; 4002f0 <usart_serial_write_packet+0xd4>
  4002a8:	4621      	mov	r1, r4
  4002aa:	480c      	ldr	r0, [pc, #48]	; (4002dc <usart_serial_write_packet+0xc0>)
  4002ac:	47d8      	blx	fp
  4002ae:	2800      	cmp	r0, #0
  4002b0:	d1fa      	bne.n	4002a8 <usart_serial_write_packet+0x8c>
  4002b2:	e7c6      	b.n	400242 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  4002b4:	f8df b038 	ldr.w	fp, [pc, #56]	; 4002f0 <usart_serial_write_packet+0xd4>
  4002b8:	4621      	mov	r1, r4
  4002ba:	4809      	ldr	r0, [pc, #36]	; (4002e0 <usart_serial_write_packet+0xc4>)
  4002bc:	47d8      	blx	fp
  4002be:	2800      	cmp	r0, #0
  4002c0:	d1fa      	bne.n	4002b8 <usart_serial_write_packet+0x9c>
  4002c2:	e7be      	b.n	400242 <usart_serial_write_packet+0x26>
		len--;
		data++;
	}
	return STATUS_OK;
}
  4002c4:	2000      	movs	r0, #0
  4002c6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4002ca:	2000      	movs	r0, #0
  4002cc:	4770      	bx	lr
  4002ce:	bf00      	nop
  4002d0:	00400ca5 	.word	0x00400ca5
  4002d4:	400e1a00 	.word	0x400e1a00
  4002d8:	400e1c00 	.word	0x400e1c00
  4002dc:	40024000 	.word	0x40024000
  4002e0:	40028000 	.word	0x40028000
  4002e4:	4002c000 	.word	0x4002c000
  4002e8:	400e0800 	.word	0x400e0800
  4002ec:	400e0a00 	.word	0x400e0a00
  4002f0:	00400db5 	.word	0x00400db5

004002f4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4002f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  4002f8:	b980      	cbnz	r0, 40031c <_read+0x28>
  4002fa:	460c      	mov	r4, r1
  4002fc:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  4002fe:	2a00      	cmp	r2, #0
  400300:	dd0f      	ble.n	400322 <_read+0x2e>
  400302:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400304:	4e08      	ldr	r6, [pc, #32]	; (400328 <_read+0x34>)
  400306:	4d09      	ldr	r5, [pc, #36]	; (40032c <_read+0x38>)
  400308:	6830      	ldr	r0, [r6, #0]
  40030a:	4621      	mov	r1, r4
  40030c:	682b      	ldr	r3, [r5, #0]
  40030e:	4798      	blx	r3
		ptr++;
  400310:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400312:	42bc      	cmp	r4, r7
  400314:	d1f8      	bne.n	400308 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  400316:	4640      	mov	r0, r8
  400318:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  40031c:	f04f 38ff 	mov.w	r8, #4294967295
  400320:	e7f9      	b.n	400316 <_read+0x22>
	for (; len > 0; --len) {
  400322:	4680      	mov	r8, r0
  400324:	e7f7      	b.n	400316 <_read+0x22>
  400326:	bf00      	nop
  400328:	20400bcc 	.word	0x20400bcc
  40032c:	20400bc4 	.word	0x20400bc4

00400330 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400330:	3801      	subs	r0, #1
  400332:	2802      	cmp	r0, #2
  400334:	d815      	bhi.n	400362 <_write+0x32>
{
  400336:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40033a:	460e      	mov	r6, r1
  40033c:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  40033e:	b19a      	cbz	r2, 400368 <_write+0x38>
  400340:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400342:	f8df 8038 	ldr.w	r8, [pc, #56]	; 40037c <_write+0x4c>
  400346:	4f0c      	ldr	r7, [pc, #48]	; (400378 <_write+0x48>)
  400348:	f8d8 0000 	ldr.w	r0, [r8]
  40034c:	f815 1b01 	ldrb.w	r1, [r5], #1
  400350:	683b      	ldr	r3, [r7, #0]
  400352:	4798      	blx	r3
  400354:	2800      	cmp	r0, #0
  400356:	db0a      	blt.n	40036e <_write+0x3e>
  400358:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  40035a:	3c01      	subs	r4, #1
  40035c:	d1f4      	bne.n	400348 <_write+0x18>
  40035e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400362:	f04f 30ff 	mov.w	r0, #4294967295
  400366:	4770      	bx	lr
	for (; len != 0; --len) {
  400368:	4610      	mov	r0, r2
  40036a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  40036e:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400372:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400376:	bf00      	nop
  400378:	20400bc8 	.word	0x20400bc8
  40037c:	20400bcc 	.word	0x20400bcc

00400380 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400382:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400386:	4b5c      	ldr	r3, [pc, #368]	; (4004f8 <board_init+0x178>)
  400388:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40038a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40038e:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400392:	4b5a      	ldr	r3, [pc, #360]	; (4004fc <board_init+0x17c>)
  400394:	2200      	movs	r2, #0
  400396:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  40039a:	695a      	ldr	r2, [r3, #20]
  40039c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4003a0:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  4003a2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4003a6:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4003aa:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4003ae:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4003b2:	f007 0007 	and.w	r0, r7, #7
  4003b6:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4003b8:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4003bc:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  4003c0:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  4003c4:	f3bf 8f4f 	dsb	sy
  4003c8:	f04f 34ff 	mov.w	r4, #4294967295
  4003cc:	fa04 fc00 	lsl.w	ip, r4, r0
  4003d0:	fa06 f000 	lsl.w	r0, r6, r0
  4003d4:	fa04 f40e 	lsl.w	r4, r4, lr
  4003d8:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  4003dc:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  4003de:	463a      	mov	r2, r7
  4003e0:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  4003e2:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  4003e6:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  4003ea:	3a01      	subs	r2, #1
  4003ec:	4423      	add	r3, r4
  4003ee:	f1b2 3fff 	cmp.w	r2, #4294967295
  4003f2:	d1f6      	bne.n	4003e2 <board_init+0x62>
        } while(sets--);
  4003f4:	3e01      	subs	r6, #1
  4003f6:	4460      	add	r0, ip
  4003f8:	f1b6 3fff 	cmp.w	r6, #4294967295
  4003fc:	d1ef      	bne.n	4003de <board_init+0x5e>
  4003fe:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400402:	4b3e      	ldr	r3, [pc, #248]	; (4004fc <board_init+0x17c>)
  400404:	695a      	ldr	r2, [r3, #20]
  400406:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  40040a:	615a      	str	r2, [r3, #20]
  40040c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400410:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400414:	4a3a      	ldr	r2, [pc, #232]	; (400500 <board_init+0x180>)
  400416:	493b      	ldr	r1, [pc, #236]	; (400504 <board_init+0x184>)
  400418:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40041a:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  40041e:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400420:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400424:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400428:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  40042c:	f022 0201 	bic.w	r2, r2, #1
  400430:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400434:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400438:	f022 0201 	bic.w	r2, r2, #1
  40043c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400440:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400444:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400448:	200a      	movs	r0, #10
  40044a:	4c2f      	ldr	r4, [pc, #188]	; (400508 <board_init+0x188>)
  40044c:	47a0      	blx	r4
  40044e:	200b      	movs	r0, #11
  400450:	47a0      	blx	r4
  400452:	200c      	movs	r0, #12
  400454:	47a0      	blx	r4
  400456:	2010      	movs	r0, #16
  400458:	47a0      	blx	r4
  40045a:	2011      	movs	r0, #17
  40045c:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40045e:	4b2b      	ldr	r3, [pc, #172]	; (40050c <board_init+0x18c>)
  400460:	f44f 7280 	mov.w	r2, #256	; 0x100
  400464:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400466:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40046a:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40046c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400470:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400474:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400476:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  40047a:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  40047c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400480:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400482:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400484:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400488:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40048a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40048e:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400490:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400492:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400496:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400498:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  40049c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4004a0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  4004a4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4004a8:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4004aa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4004ae:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4004b0:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4004b2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4004b6:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4004b8:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4004bc:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4004be:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4004c0:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4004c4:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4004c6:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  4004c8:	4a11      	ldr	r2, [pc, #68]	; (400510 <board_init+0x190>)
  4004ca:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  4004ce:	f043 0310 	orr.w	r3, r3, #16
  4004d2:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  4004d6:	4b0f      	ldr	r3, [pc, #60]	; (400514 <board_init+0x194>)
  4004d8:	2210      	movs	r2, #16
  4004da:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4004dc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4004e0:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4004e2:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4004e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  4004e8:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4004ea:	4311      	orrs	r1, r2
  4004ec:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  4004ee:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4004f0:	4311      	orrs	r1, r2
  4004f2:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4004f4:	605a      	str	r2, [r3, #4]
  4004f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4004f8:	400e1850 	.word	0x400e1850
  4004fc:	e000ed00 	.word	0xe000ed00
  400500:	400e0c00 	.word	0x400e0c00
  400504:	5a00080c 	.word	0x5a00080c
  400508:	00400c51 	.word	0x00400c51
  40050c:	400e1200 	.word	0x400e1200
  400510:	40088000 	.word	0x40088000
  400514:	400e1000 	.word	0x400e1000

00400518 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  400518:	b570      	push	{r4, r5, r6, lr}
  40051a:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  40051c:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  40051e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  400520:	4013      	ands	r3, r2
  400522:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400524:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  400526:	4e1c      	ldr	r6, [pc, #112]	; (400598 <afec_process_callback+0x80>)
  400528:	4d1c      	ldr	r5, [pc, #112]	; (40059c <afec_process_callback+0x84>)
  40052a:	42a8      	cmp	r0, r5
  40052c:	bf14      	ite	ne
  40052e:	2000      	movne	r0, #0
  400530:	2001      	moveq	r0, #1
  400532:	0105      	lsls	r5, r0, #4
  400534:	e00b      	b.n	40054e <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  400536:	2c0e      	cmp	r4, #14
  400538:	d81e      	bhi.n	400578 <afec_process_callback+0x60>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  40053a:	9a01      	ldr	r2, [sp, #4]
  40053c:	f104 010c 	add.w	r1, r4, #12
  400540:	2301      	movs	r3, #1
  400542:	408b      	lsls	r3, r1
  400544:	4213      	tst	r3, r2
  400546:	d110      	bne.n	40056a <afec_process_callback+0x52>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400548:	3401      	adds	r4, #1
  40054a:	2c10      	cmp	r4, #16
  40054c:	d022      	beq.n	400594 <afec_process_callback+0x7c>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  40054e:	2c0b      	cmp	r4, #11
  400550:	d8f1      	bhi.n	400536 <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  400552:	9a01      	ldr	r2, [sp, #4]
  400554:	2301      	movs	r3, #1
  400556:	40a3      	lsls	r3, r4
  400558:	4213      	tst	r3, r2
  40055a:	d0f5      	beq.n	400548 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  40055c:	192b      	adds	r3, r5, r4
  40055e:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400562:	2b00      	cmp	r3, #0
  400564:	d0f0      	beq.n	400548 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400566:	4798      	blx	r3
  400568:	e7ee      	b.n	400548 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  40056a:	192b      	adds	r3, r5, r4
  40056c:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400570:	2b00      	cmp	r3, #0
  400572:	d0e9      	beq.n	400548 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400574:	4798      	blx	r3
  400576:	e7e7      	b.n	400548 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  400578:	9a01      	ldr	r2, [sp, #4]
  40057a:	f104 010f 	add.w	r1, r4, #15
  40057e:	2301      	movs	r3, #1
  400580:	408b      	lsls	r3, r1
  400582:	4213      	tst	r3, r2
  400584:	d0e0      	beq.n	400548 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400586:	192b      	adds	r3, r5, r4
  400588:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  40058c:	2b00      	cmp	r3, #0
  40058e:	d0db      	beq.n	400548 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400590:	4798      	blx	r3
  400592:	e7d9      	b.n	400548 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400594:	b002      	add	sp, #8
  400596:	bd70      	pop	{r4, r5, r6, pc}
  400598:	20400bd0 	.word	0x20400bd0
  40059c:	40064000 	.word	0x40064000

004005a0 <afec_ch_set_config>:
{
  4005a0:	b430      	push	{r4, r5}
	reg = afec->AFEC_DIFFR;
  4005a2:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  4005a4:	2301      	movs	r3, #1
  4005a6:	408b      	lsls	r3, r1
  4005a8:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  4005ac:	7815      	ldrb	r5, [r2, #0]
  4005ae:	2d00      	cmp	r5, #0
  4005b0:	bf08      	it	eq
  4005b2:	2300      	moveq	r3, #0
  4005b4:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  4005b6:	6603      	str	r3, [r0, #96]	; 0x60
	reg = afec->AFEC_CGR;
  4005b8:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  4005ba:	004b      	lsls	r3, r1, #1
  4005bc:	2103      	movs	r1, #3
  4005be:	4099      	lsls	r1, r3
  4005c0:	ea24 0401 	bic.w	r4, r4, r1
	reg |= (config->gain) << (2 * channel);
  4005c4:	7851      	ldrb	r1, [r2, #1]
  4005c6:	4099      	lsls	r1, r3
  4005c8:	4321      	orrs	r1, r4
	afec->AFEC_CGR = reg;
  4005ca:	6541      	str	r1, [r0, #84]	; 0x54
}
  4005cc:	bc30      	pop	{r4, r5}
  4005ce:	4770      	bx	lr

004005d0 <afec_temp_sensor_set_config>:
	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  4005d0:	784b      	ldrb	r3, [r1, #1]
  4005d2:	780a      	ldrb	r2, [r1, #0]
  4005d4:	4313      	orrs	r3, r2
	afec->AFEC_TEMPMR = reg;
  4005d6:	6703      	str	r3, [r0, #112]	; 0x70
			AFEC_TEMPCWR_THIGHTHRES(config->high_threshold);
  4005d8:	888a      	ldrh	r2, [r1, #4]
	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  4005da:	884b      	ldrh	r3, [r1, #2]
  4005dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4005e0:	6743      	str	r3, [r0, #116]	; 0x74
  4005e2:	4770      	bx	lr

004005e4 <afec_get_config_defaults>:
	cfg->resolution = AFEC_12_BITS;
  4005e4:	2200      	movs	r2, #0
  4005e6:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  4005e8:	4b08      	ldr	r3, [pc, #32]	; (40060c <afec_get_config_defaults+0x28>)
  4005ea:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  4005ec:	4b08      	ldr	r3, [pc, #32]	; (400610 <afec_get_config_defaults+0x2c>)
  4005ee:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  4005f0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  4005f4:	60c3      	str	r3, [r0, #12]
		cfg->tracktim = 2;
  4005f6:	2302      	movs	r3, #2
  4005f8:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  4005fa:	2301      	movs	r3, #1
  4005fc:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  4005fe:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  400600:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  400602:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400604:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  400606:	7583      	strb	r3, [r0, #22]
  400608:	4770      	bx	lr
  40060a:	bf00      	nop
  40060c:	11e1a300 	.word	0x11e1a300
  400610:	005b8d80 	.word	0x005b8d80

00400614 <afec_ch_get_config_defaults>:
	cfg->diff = false;
  400614:	2300      	movs	r3, #0
  400616:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400618:	2301      	movs	r3, #1
  40061a:	7043      	strb	r3, [r0, #1]
  40061c:	4770      	bx	lr

0040061e <afec_temp_sensor_get_config_defaults>:
	cfg->rctc = false;
  40061e:	2300      	movs	r3, #0
  400620:	7003      	strb	r3, [r0, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  400622:	2320      	movs	r3, #32
  400624:	7043      	strb	r3, [r0, #1]
	cfg->low_threshold= 0xFF;
  400626:	23ff      	movs	r3, #255	; 0xff
  400628:	8043      	strh	r3, [r0, #2]
	cfg->high_threshold= 0xFFF;
  40062a:	f640 73ff 	movw	r3, #4095	; 0xfff
  40062e:	8083      	strh	r3, [r0, #4]
  400630:	4770      	bx	lr
	...

00400634 <afec_init>:
	return afec->AFEC_ISR;
  400634:	6b02      	ldr	r2, [r0, #48]	; 0x30
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  400636:	f012 7280 	ands.w	r2, r2, #16777216	; 0x1000000
  40063a:	d001      	beq.n	400640 <afec_init+0xc>
		return STATUS_ERR_BUSY;
  40063c:	2019      	movs	r0, #25
  40063e:	4770      	bx	lr
{
  400640:	b410      	push	{r4}
	afec->AFEC_CR = AFEC_CR_SWRST;
  400642:	2301      	movs	r3, #1
  400644:	6003      	str	r3, [r0, #0]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400646:	7ccb      	ldrb	r3, [r1, #19]
  400648:	2b00      	cmp	r3, #0
  40064a:	bf18      	it	ne
  40064c:	f04f 4200 	movne.w	r2, #2147483648	; 0x80000000
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  400650:	684b      	ldr	r3, [r1, #4]
  400652:	688c      	ldr	r4, [r1, #8]
  400654:	fbb3 f3f4 	udiv	r3, r3, r4
  400658:	3b01      	subs	r3, #1
  40065a:	021b      	lsls	r3, r3, #8
  40065c:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  40065e:	68cc      	ldr	r4, [r1, #12]
  400660:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  400664:	4323      	orrs	r3, r4
			AFEC_MR_TRACKTIM(config->tracktim) |
  400666:	7c0c      	ldrb	r4, [r1, #16]
  400668:	0624      	lsls	r4, r4, #24
  40066a:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  40066e:	4323      	orrs	r3, r4
			AFEC_MR_TRANSFER(config->transfer) |
  400670:	7c4c      	ldrb	r4, [r1, #17]
  400672:	0724      	lsls	r4, r4, #28
  400674:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400678:	4323      	orrs	r3, r4
  40067a:	4313      	orrs	r3, r2
	afec->AFEC_MR = reg;
  40067c:	6043      	str	r3, [r0, #4]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  40067e:	7d0b      	ldrb	r3, [r1, #20]
  400680:	2b00      	cmp	r3, #0
  400682:	bf14      	ite	ne
  400684:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  400688:	2300      	moveq	r3, #0
  40068a:	680a      	ldr	r2, [r1, #0]
  40068c:	4313      	orrs	r3, r2
			(config->stm ? AFEC_EMR_STM : 0);
  40068e:	7d4a      	ldrb	r2, [r1, #21]
  400690:	2a00      	cmp	r2, #0
  400692:	bf14      	ite	ne
  400694:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
  400698:	2200      	moveq	r2, #0
			(config->resolution) |
  40069a:	4313      	orrs	r3, r2
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  40069c:	6083      	str	r3, [r0, #8]
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  40069e:	7d8b      	ldrb	r3, [r1, #22]
  4006a0:	021b      	lsls	r3, r3, #8
  4006a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
  4006a6:	f043 030c 	orr.w	r3, r3, #12
  4006aa:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	if(afec == AFEC0) {
  4006ae:	4b0f      	ldr	r3, [pc, #60]	; (4006ec <afec_init+0xb8>)
  4006b0:	4298      	cmp	r0, r3
  4006b2:	d006      	beq.n	4006c2 <afec_init+0x8e>
	if(afec == AFEC1) {
  4006b4:	4b0e      	ldr	r3, [pc, #56]	; (4006f0 <afec_init+0xbc>)
  4006b6:	4298      	cmp	r0, r3
  4006b8:	d00d      	beq.n	4006d6 <afec_init+0xa2>
	return STATUS_OK;
  4006ba:	2000      	movs	r0, #0
}
  4006bc:	f85d 4b04 	ldr.w	r4, [sp], #4
  4006c0:	4770      	bx	lr
  4006c2:	4b0c      	ldr	r3, [pc, #48]	; (4006f4 <afec_init+0xc0>)
  4006c4:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[0][i] = 0;
  4006c8:	2200      	movs	r2, #0
  4006ca:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  4006ce:	428b      	cmp	r3, r1
  4006d0:	d1fb      	bne.n	4006ca <afec_init+0x96>
	return STATUS_OK;
  4006d2:	2000      	movs	r0, #0
  4006d4:	e7f2      	b.n	4006bc <afec_init+0x88>
  4006d6:	4b08      	ldr	r3, [pc, #32]	; (4006f8 <afec_init+0xc4>)
  4006d8:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[1][i] = 0;
  4006dc:	2200      	movs	r2, #0
  4006de:	f843 2b04 	str.w	r2, [r3], #4
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  4006e2:	428b      	cmp	r3, r1
  4006e4:	d1fb      	bne.n	4006de <afec_init+0xaa>
	return STATUS_OK;
  4006e6:	2000      	movs	r0, #0
  4006e8:	e7e8      	b.n	4006bc <afec_init+0x88>
  4006ea:	bf00      	nop
  4006ec:	4003c000 	.word	0x4003c000
  4006f0:	40064000 	.word	0x40064000
  4006f4:	20400bcc 	.word	0x20400bcc
  4006f8:	20400c10 	.word	0x20400c10

004006fc <afec_enable_interrupt>:
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  4006fc:	4b0c      	ldr	r3, [pc, #48]	; (400730 <afec_enable_interrupt+0x34>)
  4006fe:	4299      	cmp	r1, r3
  400700:	d007      	beq.n	400712 <afec_enable_interrupt+0x16>
	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  400702:	290b      	cmp	r1, #11
  400704:	d80b      	bhi.n	40071e <afec_enable_interrupt+0x22>
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  400706:	d006      	beq.n	400716 <afec_enable_interrupt+0x1a>
			afec->AFEC_IER = 1 << interrupt_source;
  400708:	2301      	movs	r3, #1
  40070a:	fa03 f101 	lsl.w	r1, r3, r1
  40070e:	6241      	str	r1, [r0, #36]	; 0x24
  400710:	4770      	bx	lr
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  400712:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  400714:	4770      	bx	lr
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  400716:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40071a:	6243      	str	r3, [r0, #36]	; 0x24
  40071c:	4770      	bx	lr
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  40071e:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  400720:	bf94      	ite	ls
  400722:	310c      	addls	r1, #12
				+ AFEC_INTERRUPT_GAP2);
  400724:	310f      	addhi	r1, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  400726:	2301      	movs	r3, #1
  400728:	fa03 f101 	lsl.w	r1, r3, r1
  40072c:	6241      	str	r1, [r0, #36]	; 0x24
  40072e:	4770      	bx	lr
  400730:	47000fff 	.word	0x47000fff

00400734 <afec_set_callback>:
{
  400734:	b538      	push	{r3, r4, r5, lr}
	if (afec == AFEC1) {
  400736:	4c11      	ldr	r4, [pc, #68]	; (40077c <afec_set_callback+0x48>)
  400738:	42a0      	cmp	r0, r4
	afec_callback_pointer[i][source] = callback;
  40073a:	bf0c      	ite	eq
  40073c:	2410      	moveq	r4, #16
  40073e:	2400      	movne	r4, #0
  400740:	440c      	add	r4, r1
  400742:	4d0f      	ldr	r5, [pc, #60]	; (400780 <afec_set_callback+0x4c>)
  400744:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  400748:	d10a      	bne.n	400760 <afec_set_callback+0x2c>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40074a:	4a0e      	ldr	r2, [pc, #56]	; (400784 <afec_set_callback+0x50>)
  40074c:	f44f 7480 	mov.w	r4, #256	; 0x100
  400750:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400754:	015b      	lsls	r3, r3, #5
  400756:	b2db      	uxtb	r3, r3
  400758:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40075c:	6054      	str	r4, [r2, #4]
  40075e:	e009      	b.n	400774 <afec_set_callback+0x40>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400760:	4a08      	ldr	r2, [pc, #32]	; (400784 <afec_set_callback+0x50>)
  400762:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  400766:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40076a:	015b      	lsls	r3, r3, #5
  40076c:	b2db      	uxtb	r3, r3
  40076e:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400772:	6014      	str	r4, [r2, #0]
	afec_enable_interrupt(afec, source);
  400774:	4b04      	ldr	r3, [pc, #16]	; (400788 <afec_set_callback+0x54>)
  400776:	4798      	blx	r3
  400778:	bd38      	pop	{r3, r4, r5, pc}
  40077a:	bf00      	nop
  40077c:	40064000 	.word	0x40064000
  400780:	20400bd0 	.word	0x20400bd0
  400784:	e000e100 	.word	0xe000e100
  400788:	004006fd 	.word	0x004006fd

0040078c <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  40078c:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  40078e:	4802      	ldr	r0, [pc, #8]	; (400798 <AFEC0_Handler+0xc>)
  400790:	4b02      	ldr	r3, [pc, #8]	; (40079c <AFEC0_Handler+0x10>)
  400792:	4798      	blx	r3
  400794:	bd08      	pop	{r3, pc}
  400796:	bf00      	nop
  400798:	4003c000 	.word	0x4003c000
  40079c:	00400519 	.word	0x00400519

004007a0 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  4007a0:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  4007a2:	4802      	ldr	r0, [pc, #8]	; (4007ac <AFEC1_Handler+0xc>)
  4007a4:	4b02      	ldr	r3, [pc, #8]	; (4007b0 <AFEC1_Handler+0x10>)
  4007a6:	4798      	blx	r3
  4007a8:	bd08      	pop	{r3, pc}
  4007aa:	bf00      	nop
  4007ac:	40064000 	.word	0x40064000
  4007b0:	00400519 	.word	0x00400519

004007b4 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  4007b4:	b500      	push	{lr}
  4007b6:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  4007b8:	4b13      	ldr	r3, [pc, #76]	; (400808 <afec_enable+0x54>)
  4007ba:	4298      	cmp	r0, r3
  4007bc:	bf0c      	ite	eq
  4007be:	2028      	moveq	r0, #40	; 0x28
  4007c0:	201d      	movne	r0, #29
  4007c2:	4b12      	ldr	r3, [pc, #72]	; (40080c <afec_enable+0x58>)
  4007c4:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  4007c6:	4b12      	ldr	r3, [pc, #72]	; (400810 <afec_enable+0x5c>)
  4007c8:	789b      	ldrb	r3, [r3, #2]
  4007ca:	2bff      	cmp	r3, #255	; 0xff
  4007cc:	d01a      	beq.n	400804 <afec_enable+0x50>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4007ce:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4007d2:	fab3 f383 	clz	r3, r3
  4007d6:	095b      	lsrs	r3, r3, #5
  4007d8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4007da:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4007dc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4007e0:	2200      	movs	r2, #0
  4007e2:	4b0c      	ldr	r3, [pc, #48]	; (400814 <afec_enable+0x60>)
  4007e4:	701a      	strb	r2, [r3, #0]
	return flags;
  4007e6:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  4007e8:	4a09      	ldr	r2, [pc, #36]	; (400810 <afec_enable+0x5c>)
  4007ea:	7893      	ldrb	r3, [r2, #2]
  4007ec:	3301      	adds	r3, #1
  4007ee:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4007f0:	b129      	cbz	r1, 4007fe <afec_enable+0x4a>
		cpu_irq_enable();
  4007f2:	2201      	movs	r2, #1
  4007f4:	4b07      	ldr	r3, [pc, #28]	; (400814 <afec_enable+0x60>)
  4007f6:	701a      	strb	r2, [r3, #0]
  4007f8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4007fc:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  4007fe:	b003      	add	sp, #12
  400800:	f85d fb04 	ldr.w	pc, [sp], #4
  400804:	e7fe      	b.n	400804 <afec_enable+0x50>
  400806:	bf00      	nop
  400808:	40064000 	.word	0x40064000
  40080c:	00400c51 	.word	0x00400c51
  400810:	20400bbc 	.word	0x20400bbc
  400814:	20400000 	.word	0x20400000

00400818 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400818:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  40081c:	0053      	lsls	r3, r2, #1
  40081e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400822:	fbb2 f2f3 	udiv	r2, r2, r3
  400826:	3a01      	subs	r2, #1
  400828:	f3c2 020d 	ubfx	r2, r2, #0, #14
  40082c:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400830:	4770      	bx	lr

00400832 <pio_get>:
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  400832:	f021 6100 	bic.w	r1, r1, #134217728	; 0x8000000
  400836:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40083a:	d105      	bne.n	400848 <pio_get+0x16>
		ul_reg = p_pio->PIO_ODSR;
  40083c:	6b83      	ldr	r3, [r0, #56]	; 0x38
	} else {
		ul_reg = p_pio->PIO_PDSR;
	}

	if ((ul_reg & ul_mask) == 0) {
  40083e:	4213      	tst	r3, r2
		return 0;
	} else {
		return 1;
	}
}
  400840:	bf14      	ite	ne
  400842:	2001      	movne	r0, #1
  400844:	2000      	moveq	r0, #0
  400846:	4770      	bx	lr
		ul_reg = p_pio->PIO_PDSR;
  400848:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
  40084a:	e7f8      	b.n	40083e <pio_get+0xc>

0040084c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  40084c:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40084e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400852:	d03a      	beq.n	4008ca <pio_set_peripheral+0x7e>
  400854:	d813      	bhi.n	40087e <pio_set_peripheral+0x32>
  400856:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40085a:	d025      	beq.n	4008a8 <pio_set_peripheral+0x5c>
  40085c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400860:	d10a      	bne.n	400878 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400862:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400864:	4313      	orrs	r3, r2
  400866:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400868:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40086a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40086c:	400b      	ands	r3, r1
  40086e:	ea23 0302 	bic.w	r3, r3, r2
  400872:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400874:	6042      	str	r2, [r0, #4]
  400876:	4770      	bx	lr
	switch (ul_type) {
  400878:	2900      	cmp	r1, #0
  40087a:	d1fb      	bne.n	400874 <pio_set_peripheral+0x28>
  40087c:	4770      	bx	lr
  40087e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400882:	d021      	beq.n	4008c8 <pio_set_peripheral+0x7c>
  400884:	d809      	bhi.n	40089a <pio_set_peripheral+0x4e>
  400886:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40088a:	d1f3      	bne.n	400874 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  40088c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40088e:	4313      	orrs	r3, r2
  400890:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400892:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400894:	4313      	orrs	r3, r2
  400896:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400898:	e7ec      	b.n	400874 <pio_set_peripheral+0x28>
	switch (ul_type) {
  40089a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40089e:	d013      	beq.n	4008c8 <pio_set_peripheral+0x7c>
  4008a0:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4008a4:	d010      	beq.n	4008c8 <pio_set_peripheral+0x7c>
  4008a6:	e7e5      	b.n	400874 <pio_set_peripheral+0x28>
{
  4008a8:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  4008aa:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4008ac:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4008ae:	43d3      	mvns	r3, r2
  4008b0:	4021      	ands	r1, r4
  4008b2:	461c      	mov	r4, r3
  4008b4:	4019      	ands	r1, r3
  4008b6:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4008b8:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4008ba:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4008bc:	400b      	ands	r3, r1
  4008be:	4023      	ands	r3, r4
  4008c0:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  4008c2:	6042      	str	r2, [r0, #4]
}
  4008c4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4008c8:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  4008ca:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4008cc:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4008ce:	400b      	ands	r3, r1
  4008d0:	ea23 0302 	bic.w	r3, r3, r2
  4008d4:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4008d6:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4008d8:	4313      	orrs	r3, r2
  4008da:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4008dc:	e7ca      	b.n	400874 <pio_set_peripheral+0x28>

004008de <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4008de:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4008e0:	f012 0f01 	tst.w	r2, #1
  4008e4:	d10d      	bne.n	400902 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  4008e6:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4008e8:	f012 0f0a 	tst.w	r2, #10
  4008ec:	d00b      	beq.n	400906 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  4008ee:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  4008f0:	f012 0f02 	tst.w	r2, #2
  4008f4:	d109      	bne.n	40090a <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  4008f6:	f012 0f08 	tst.w	r2, #8
  4008fa:	d008      	beq.n	40090e <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  4008fc:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400900:	e005      	b.n	40090e <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400902:	6641      	str	r1, [r0, #100]	; 0x64
  400904:	e7f0      	b.n	4008e8 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400906:	6241      	str	r1, [r0, #36]	; 0x24
  400908:	e7f2      	b.n	4008f0 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  40090a:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  40090e:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400910:	6001      	str	r1, [r0, #0]
  400912:	4770      	bx	lr

00400914 <pio_set_output>:
{
  400914:	b410      	push	{r4}
  400916:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400918:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  40091a:	b94c      	cbnz	r4, 400930 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  40091c:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  40091e:	b14b      	cbz	r3, 400934 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400920:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400922:	b94a      	cbnz	r2, 400938 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400924:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400926:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400928:	6001      	str	r1, [r0, #0]
}
  40092a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40092e:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400930:	6641      	str	r1, [r0, #100]	; 0x64
  400932:	e7f4      	b.n	40091e <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400934:	6541      	str	r1, [r0, #84]	; 0x54
  400936:	e7f4      	b.n	400922 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400938:	6301      	str	r1, [r0, #48]	; 0x30
  40093a:	e7f4      	b.n	400926 <pio_set_output+0x12>

0040093c <pio_configure>:
{
  40093c:	b570      	push	{r4, r5, r6, lr}
  40093e:	b082      	sub	sp, #8
  400940:	4605      	mov	r5, r0
  400942:	4616      	mov	r6, r2
  400944:	461c      	mov	r4, r3
	switch (ul_type) {
  400946:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40094a:	d014      	beq.n	400976 <pio_configure+0x3a>
  40094c:	d90a      	bls.n	400964 <pio_configure+0x28>
  40094e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400952:	d024      	beq.n	40099e <pio_configure+0x62>
  400954:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400958:	d021      	beq.n	40099e <pio_configure+0x62>
  40095a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40095e:	d017      	beq.n	400990 <pio_configure+0x54>
		return 0;
  400960:	2000      	movs	r0, #0
  400962:	e01a      	b.n	40099a <pio_configure+0x5e>
	switch (ul_type) {
  400964:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400968:	d005      	beq.n	400976 <pio_configure+0x3a>
  40096a:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40096e:	d002      	beq.n	400976 <pio_configure+0x3a>
  400970:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400974:	d1f4      	bne.n	400960 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400976:	4632      	mov	r2, r6
  400978:	4628      	mov	r0, r5
  40097a:	4b11      	ldr	r3, [pc, #68]	; (4009c0 <pio_configure+0x84>)
  40097c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40097e:	f014 0f01 	tst.w	r4, #1
  400982:	d102      	bne.n	40098a <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400984:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400986:	2001      	movs	r0, #1
  400988:	e007      	b.n	40099a <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  40098a:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  40098c:	2001      	movs	r0, #1
  40098e:	e004      	b.n	40099a <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400990:	461a      	mov	r2, r3
  400992:	4631      	mov	r1, r6
  400994:	4b0b      	ldr	r3, [pc, #44]	; (4009c4 <pio_configure+0x88>)
  400996:	4798      	blx	r3
	return 1;
  400998:	2001      	movs	r0, #1
}
  40099a:	b002      	add	sp, #8
  40099c:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  40099e:	f004 0301 	and.w	r3, r4, #1
  4009a2:	9300      	str	r3, [sp, #0]
  4009a4:	f3c4 0380 	ubfx	r3, r4, #2, #1
  4009a8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4009ac:	bf14      	ite	ne
  4009ae:	2200      	movne	r2, #0
  4009b0:	2201      	moveq	r2, #1
  4009b2:	4631      	mov	r1, r6
  4009b4:	4628      	mov	r0, r5
  4009b6:	4c04      	ldr	r4, [pc, #16]	; (4009c8 <pio_configure+0x8c>)
  4009b8:	47a0      	blx	r4
	return 1;
  4009ba:	2001      	movs	r0, #1
		break;
  4009bc:	e7ed      	b.n	40099a <pio_configure+0x5e>
  4009be:	bf00      	nop
  4009c0:	0040084d 	.word	0x0040084d
  4009c4:	004008df 	.word	0x004008df
  4009c8:	00400915 	.word	0x00400915

004009cc <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  4009cc:	f012 0f10 	tst.w	r2, #16
  4009d0:	d012      	beq.n	4009f8 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  4009d2:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4009d6:	f012 0f20 	tst.w	r2, #32
  4009da:	d007      	beq.n	4009ec <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  4009dc:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  4009e0:	f012 0f40 	tst.w	r2, #64	; 0x40
  4009e4:	d005      	beq.n	4009f2 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  4009e6:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  4009ea:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  4009ec:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  4009f0:	e7f6      	b.n	4009e0 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  4009f2:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  4009f6:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  4009f8:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  4009fc:	4770      	bx	lr

004009fe <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  4009fe:	6401      	str	r1, [r0, #64]	; 0x40
  400a00:	4770      	bx	lr

00400a02 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400a02:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400a04:	4770      	bx	lr

00400a06 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400a06:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400a08:	4770      	bx	lr
	...

00400a0c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400a0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400a10:	4604      	mov	r4, r0
  400a12:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400a14:	4b0e      	ldr	r3, [pc, #56]	; (400a50 <pio_handler_process+0x44>)
  400a16:	4798      	blx	r3
  400a18:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400a1a:	4620      	mov	r0, r4
  400a1c:	4b0d      	ldr	r3, [pc, #52]	; (400a54 <pio_handler_process+0x48>)
  400a1e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400a20:	4005      	ands	r5, r0
  400a22:	d013      	beq.n	400a4c <pio_handler_process+0x40>
  400a24:	4c0c      	ldr	r4, [pc, #48]	; (400a58 <pio_handler_process+0x4c>)
  400a26:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400a2a:	e003      	b.n	400a34 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400a2c:	42b4      	cmp	r4, r6
  400a2e:	d00d      	beq.n	400a4c <pio_handler_process+0x40>
  400a30:	3410      	adds	r4, #16
		while (status != 0) {
  400a32:	b15d      	cbz	r5, 400a4c <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400a34:	6820      	ldr	r0, [r4, #0]
  400a36:	4540      	cmp	r0, r8
  400a38:	d1f8      	bne.n	400a2c <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400a3a:	6861      	ldr	r1, [r4, #4]
  400a3c:	4229      	tst	r1, r5
  400a3e:	d0f5      	beq.n	400a2c <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400a40:	68e3      	ldr	r3, [r4, #12]
  400a42:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400a44:	6863      	ldr	r3, [r4, #4]
  400a46:	ea25 0503 	bic.w	r5, r5, r3
  400a4a:	e7ef      	b.n	400a2c <pio_handler_process+0x20>
  400a4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400a50:	00400a03 	.word	0x00400a03
  400a54:	00400a07 	.word	0x00400a07
  400a58:	204009d4 	.word	0x204009d4

00400a5c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400a5e:	4c18      	ldr	r4, [pc, #96]	; (400ac0 <pio_handler_set+0x64>)
  400a60:	6826      	ldr	r6, [r4, #0]
  400a62:	2e06      	cmp	r6, #6
  400a64:	d82a      	bhi.n	400abc <pio_handler_set+0x60>
  400a66:	f04f 0c00 	mov.w	ip, #0
  400a6a:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400a6c:	4f15      	ldr	r7, [pc, #84]	; (400ac4 <pio_handler_set+0x68>)
  400a6e:	e004      	b.n	400a7a <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400a70:	3401      	adds	r4, #1
  400a72:	b2e4      	uxtb	r4, r4
  400a74:	46a4      	mov	ip, r4
  400a76:	42a6      	cmp	r6, r4
  400a78:	d309      	bcc.n	400a8e <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400a7a:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400a7c:	0125      	lsls	r5, r4, #4
  400a7e:	597d      	ldr	r5, [r7, r5]
  400a80:	428d      	cmp	r5, r1
  400a82:	d1f5      	bne.n	400a70 <pio_handler_set+0x14>
  400a84:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400a88:	686d      	ldr	r5, [r5, #4]
  400a8a:	4295      	cmp	r5, r2
  400a8c:	d1f0      	bne.n	400a70 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400a8e:	4d0d      	ldr	r5, [pc, #52]	; (400ac4 <pio_handler_set+0x68>)
  400a90:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400a94:	eb05 040e 	add.w	r4, r5, lr
  400a98:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400a9c:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400a9e:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400aa0:	9906      	ldr	r1, [sp, #24]
  400aa2:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400aa4:	3601      	adds	r6, #1
  400aa6:	4566      	cmp	r6, ip
  400aa8:	d005      	beq.n	400ab6 <pio_handler_set+0x5a>
  400aaa:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400aac:	461a      	mov	r2, r3
  400aae:	4b06      	ldr	r3, [pc, #24]	; (400ac8 <pio_handler_set+0x6c>)
  400ab0:	4798      	blx	r3

	return 0;
  400ab2:	2000      	movs	r0, #0
  400ab4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400ab6:	4902      	ldr	r1, [pc, #8]	; (400ac0 <pio_handler_set+0x64>)
  400ab8:	600e      	str	r6, [r1, #0]
  400aba:	e7f6      	b.n	400aaa <pio_handler_set+0x4e>
		return 1;
  400abc:	2001      	movs	r0, #1
}
  400abe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400ac0:	20400a44 	.word	0x20400a44
  400ac4:	204009d4 	.word	0x204009d4
  400ac8:	004009cd 	.word	0x004009cd

00400acc <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400acc:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400ace:	210a      	movs	r1, #10
  400ad0:	4801      	ldr	r0, [pc, #4]	; (400ad8 <PIOA_Handler+0xc>)
  400ad2:	4b02      	ldr	r3, [pc, #8]	; (400adc <PIOA_Handler+0x10>)
  400ad4:	4798      	blx	r3
  400ad6:	bd08      	pop	{r3, pc}
  400ad8:	400e0e00 	.word	0x400e0e00
  400adc:	00400a0d 	.word	0x00400a0d

00400ae0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400ae0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400ae2:	210b      	movs	r1, #11
  400ae4:	4801      	ldr	r0, [pc, #4]	; (400aec <PIOB_Handler+0xc>)
  400ae6:	4b02      	ldr	r3, [pc, #8]	; (400af0 <PIOB_Handler+0x10>)
  400ae8:	4798      	blx	r3
  400aea:	bd08      	pop	{r3, pc}
  400aec:	400e1000 	.word	0x400e1000
  400af0:	00400a0d 	.word	0x00400a0d

00400af4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400af4:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400af6:	210c      	movs	r1, #12
  400af8:	4801      	ldr	r0, [pc, #4]	; (400b00 <PIOC_Handler+0xc>)
  400afa:	4b02      	ldr	r3, [pc, #8]	; (400b04 <PIOC_Handler+0x10>)
  400afc:	4798      	blx	r3
  400afe:	bd08      	pop	{r3, pc}
  400b00:	400e1200 	.word	0x400e1200
  400b04:	00400a0d 	.word	0x00400a0d

00400b08 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400b08:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400b0a:	2110      	movs	r1, #16
  400b0c:	4801      	ldr	r0, [pc, #4]	; (400b14 <PIOD_Handler+0xc>)
  400b0e:	4b02      	ldr	r3, [pc, #8]	; (400b18 <PIOD_Handler+0x10>)
  400b10:	4798      	blx	r3
  400b12:	bd08      	pop	{r3, pc}
  400b14:	400e1400 	.word	0x400e1400
  400b18:	00400a0d 	.word	0x00400a0d

00400b1c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400b1c:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400b1e:	2111      	movs	r1, #17
  400b20:	4801      	ldr	r0, [pc, #4]	; (400b28 <PIOE_Handler+0xc>)
  400b22:	4b02      	ldr	r3, [pc, #8]	; (400b2c <PIOE_Handler+0x10>)
  400b24:	4798      	blx	r3
  400b26:	bd08      	pop	{r3, pc}
  400b28:	400e1600 	.word	0x400e1600
  400b2c:	00400a0d 	.word	0x00400a0d

00400b30 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400b30:	2803      	cmp	r0, #3
  400b32:	d011      	beq.n	400b58 <pmc_mck_set_division+0x28>
  400b34:	2804      	cmp	r0, #4
  400b36:	d012      	beq.n	400b5e <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400b38:	2802      	cmp	r0, #2
  400b3a:	bf0c      	ite	eq
  400b3c:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400b40:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400b42:	4a08      	ldr	r2, [pc, #32]	; (400b64 <pmc_mck_set_division+0x34>)
  400b44:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400b46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400b4a:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400b4c:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400b4e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400b50:	f013 0f08 	tst.w	r3, #8
  400b54:	d0fb      	beq.n	400b4e <pmc_mck_set_division+0x1e>
}
  400b56:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400b58:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400b5c:	e7f1      	b.n	400b42 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400b5e:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400b62:	e7ee      	b.n	400b42 <pmc_mck_set_division+0x12>
  400b64:	400e0600 	.word	0x400e0600

00400b68 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400b68:	4a17      	ldr	r2, [pc, #92]	; (400bc8 <pmc_switch_mck_to_pllack+0x60>)
  400b6a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400b6c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400b70:	4318      	orrs	r0, r3
  400b72:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b74:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400b76:	f013 0f08 	tst.w	r3, #8
  400b7a:	d10a      	bne.n	400b92 <pmc_switch_mck_to_pllack+0x2a>
  400b7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400b80:	4911      	ldr	r1, [pc, #68]	; (400bc8 <pmc_switch_mck_to_pllack+0x60>)
  400b82:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400b84:	f012 0f08 	tst.w	r2, #8
  400b88:	d103      	bne.n	400b92 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b8a:	3b01      	subs	r3, #1
  400b8c:	d1f9      	bne.n	400b82 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400b8e:	2001      	movs	r0, #1
  400b90:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400b92:	4a0d      	ldr	r2, [pc, #52]	; (400bc8 <pmc_switch_mck_to_pllack+0x60>)
  400b94:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400b96:	f023 0303 	bic.w	r3, r3, #3
  400b9a:	f043 0302 	orr.w	r3, r3, #2
  400b9e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ba0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ba2:	f013 0f08 	tst.w	r3, #8
  400ba6:	d10a      	bne.n	400bbe <pmc_switch_mck_to_pllack+0x56>
  400ba8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400bac:	4906      	ldr	r1, [pc, #24]	; (400bc8 <pmc_switch_mck_to_pllack+0x60>)
  400bae:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400bb0:	f012 0f08 	tst.w	r2, #8
  400bb4:	d105      	bne.n	400bc2 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400bb6:	3b01      	subs	r3, #1
  400bb8:	d1f9      	bne.n	400bae <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400bba:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400bbc:	4770      	bx	lr
	return 0;
  400bbe:	2000      	movs	r0, #0
  400bc0:	4770      	bx	lr
  400bc2:	2000      	movs	r0, #0
  400bc4:	4770      	bx	lr
  400bc6:	bf00      	nop
  400bc8:	400e0600 	.word	0x400e0600

00400bcc <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400bcc:	b9a0      	cbnz	r0, 400bf8 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400bce:	480e      	ldr	r0, [pc, #56]	; (400c08 <pmc_switch_mainck_to_xtal+0x3c>)
  400bd0:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400bd2:	0209      	lsls	r1, r1, #8
  400bd4:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400bd6:	4a0d      	ldr	r2, [pc, #52]	; (400c0c <pmc_switch_mainck_to_xtal+0x40>)
  400bd8:	401a      	ands	r2, r3
  400bda:	4b0d      	ldr	r3, [pc, #52]	; (400c10 <pmc_switch_mainck_to_xtal+0x44>)
  400bdc:	4313      	orrs	r3, r2
  400bde:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400be0:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400be2:	4602      	mov	r2, r0
  400be4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400be6:	f013 0f01 	tst.w	r3, #1
  400bea:	d0fb      	beq.n	400be4 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400bec:	4a06      	ldr	r2, [pc, #24]	; (400c08 <pmc_switch_mainck_to_xtal+0x3c>)
  400bee:	6a11      	ldr	r1, [r2, #32]
  400bf0:	4b08      	ldr	r3, [pc, #32]	; (400c14 <pmc_switch_mainck_to_xtal+0x48>)
  400bf2:	430b      	orrs	r3, r1
  400bf4:	6213      	str	r3, [r2, #32]
  400bf6:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400bf8:	4903      	ldr	r1, [pc, #12]	; (400c08 <pmc_switch_mainck_to_xtal+0x3c>)
  400bfa:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400bfc:	4a06      	ldr	r2, [pc, #24]	; (400c18 <pmc_switch_mainck_to_xtal+0x4c>)
  400bfe:	401a      	ands	r2, r3
  400c00:	4b06      	ldr	r3, [pc, #24]	; (400c1c <pmc_switch_mainck_to_xtal+0x50>)
  400c02:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400c04:	620b      	str	r3, [r1, #32]
  400c06:	4770      	bx	lr
  400c08:	400e0600 	.word	0x400e0600
  400c0c:	ffc8fffc 	.word	0xffc8fffc
  400c10:	00370001 	.word	0x00370001
  400c14:	01370000 	.word	0x01370000
  400c18:	fec8fffc 	.word	0xfec8fffc
  400c1c:	01370002 	.word	0x01370002

00400c20 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400c20:	4b02      	ldr	r3, [pc, #8]	; (400c2c <pmc_osc_is_ready_mainck+0xc>)
  400c22:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400c24:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400c28:	4770      	bx	lr
  400c2a:	bf00      	nop
  400c2c:	400e0600 	.word	0x400e0600

00400c30 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400c30:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400c34:	4b01      	ldr	r3, [pc, #4]	; (400c3c <pmc_disable_pllack+0xc>)
  400c36:	629a      	str	r2, [r3, #40]	; 0x28
  400c38:	4770      	bx	lr
  400c3a:	bf00      	nop
  400c3c:	400e0600 	.word	0x400e0600

00400c40 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400c40:	4b02      	ldr	r3, [pc, #8]	; (400c4c <pmc_is_locked_pllack+0xc>)
  400c42:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400c44:	f000 0002 	and.w	r0, r0, #2
  400c48:	4770      	bx	lr
  400c4a:	bf00      	nop
  400c4c:	400e0600 	.word	0x400e0600

00400c50 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400c50:	283f      	cmp	r0, #63	; 0x3f
  400c52:	d81e      	bhi.n	400c92 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400c54:	281f      	cmp	r0, #31
  400c56:	d80c      	bhi.n	400c72 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400c58:	4b11      	ldr	r3, [pc, #68]	; (400ca0 <pmc_enable_periph_clk+0x50>)
  400c5a:	699a      	ldr	r2, [r3, #24]
  400c5c:	2301      	movs	r3, #1
  400c5e:	4083      	lsls	r3, r0
  400c60:	4393      	bics	r3, r2
  400c62:	d018      	beq.n	400c96 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400c64:	2301      	movs	r3, #1
  400c66:	fa03 f000 	lsl.w	r0, r3, r0
  400c6a:	4b0d      	ldr	r3, [pc, #52]	; (400ca0 <pmc_enable_periph_clk+0x50>)
  400c6c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400c6e:	2000      	movs	r0, #0
  400c70:	4770      	bx	lr
		ul_id -= 32;
  400c72:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400c74:	4b0a      	ldr	r3, [pc, #40]	; (400ca0 <pmc_enable_periph_clk+0x50>)
  400c76:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400c7a:	2301      	movs	r3, #1
  400c7c:	4083      	lsls	r3, r0
  400c7e:	4393      	bics	r3, r2
  400c80:	d00b      	beq.n	400c9a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400c82:	2301      	movs	r3, #1
  400c84:	fa03 f000 	lsl.w	r0, r3, r0
  400c88:	4b05      	ldr	r3, [pc, #20]	; (400ca0 <pmc_enable_periph_clk+0x50>)
  400c8a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400c8e:	2000      	movs	r0, #0
  400c90:	4770      	bx	lr
		return 1;
  400c92:	2001      	movs	r0, #1
  400c94:	4770      	bx	lr
	return 0;
  400c96:	2000      	movs	r0, #0
  400c98:	4770      	bx	lr
  400c9a:	2000      	movs	r0, #0
}
  400c9c:	4770      	bx	lr
  400c9e:	bf00      	nop
  400ca0:	400e0600 	.word	0x400e0600

00400ca4 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400ca4:	6943      	ldr	r3, [r0, #20]
  400ca6:	f013 0f02 	tst.w	r3, #2
  400caa:	d002      	beq.n	400cb2 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400cac:	61c1      	str	r1, [r0, #28]
	return 0;
  400cae:	2000      	movs	r0, #0
  400cb0:	4770      	bx	lr
		return 1;
  400cb2:	2001      	movs	r0, #1
}
  400cb4:	4770      	bx	lr

00400cb6 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400cb6:	6943      	ldr	r3, [r0, #20]
  400cb8:	f013 0f01 	tst.w	r3, #1
  400cbc:	d003      	beq.n	400cc6 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400cbe:	6983      	ldr	r3, [r0, #24]
  400cc0:	700b      	strb	r3, [r1, #0]
	return 0;
  400cc2:	2000      	movs	r0, #0
  400cc4:	4770      	bx	lr
		return 1;
  400cc6:	2001      	movs	r0, #1
}
  400cc8:	4770      	bx	lr

00400cca <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400cca:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400ccc:	010b      	lsls	r3, r1, #4
  400cce:	4293      	cmp	r3, r2
  400cd0:	d914      	bls.n	400cfc <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400cd2:	00c9      	lsls	r1, r1, #3
  400cd4:	084b      	lsrs	r3, r1, #1
  400cd6:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  400cda:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  400cde:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400ce0:	1e5c      	subs	r4, r3, #1
  400ce2:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400ce6:	428c      	cmp	r4, r1
  400ce8:	d901      	bls.n	400cee <usart_set_async_baudrate+0x24>
		return 1;
  400cea:	2001      	movs	r0, #1
  400cec:	e017      	b.n	400d1e <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  400cee:	6841      	ldr	r1, [r0, #4]
  400cf0:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  400cf4:	6041      	str	r1, [r0, #4]
  400cf6:	e00c      	b.n	400d12 <usart_set_async_baudrate+0x48>
		return 1;
  400cf8:	2001      	movs	r0, #1
  400cfa:	e010      	b.n	400d1e <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400cfc:	0859      	lsrs	r1, r3, #1
  400cfe:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  400d02:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  400d06:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400d08:	1e5c      	subs	r4, r3, #1
  400d0a:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400d0e:	428c      	cmp	r4, r1
  400d10:	d8f2      	bhi.n	400cf8 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400d12:	0412      	lsls	r2, r2, #16
  400d14:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  400d18:	431a      	orrs	r2, r3
  400d1a:	6202      	str	r2, [r0, #32]

	return 0;
  400d1c:	2000      	movs	r0, #0
}
  400d1e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400d22:	4770      	bx	lr

00400d24 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400d24:	4b08      	ldr	r3, [pc, #32]	; (400d48 <usart_reset+0x24>)
  400d26:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  400d2a:	2300      	movs	r3, #0
  400d2c:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  400d2e:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400d30:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400d32:	2388      	movs	r3, #136	; 0x88
  400d34:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400d36:	2324      	movs	r3, #36	; 0x24
  400d38:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  400d3a:	f44f 7380 	mov.w	r3, #256	; 0x100
  400d3e:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  400d40:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  400d44:	6003      	str	r3, [r0, #0]
  400d46:	4770      	bx	lr
  400d48:	55534100 	.word	0x55534100

00400d4c <usart_init_rs232>:
{
  400d4c:	b570      	push	{r4, r5, r6, lr}
  400d4e:	4605      	mov	r5, r0
  400d50:	460c      	mov	r4, r1
  400d52:	4616      	mov	r6, r2
	usart_reset(p_usart);
  400d54:	4b0f      	ldr	r3, [pc, #60]	; (400d94 <usart_init_rs232+0x48>)
  400d56:	4798      	blx	r3
	ul_reg_val = 0;
  400d58:	2200      	movs	r2, #0
  400d5a:	4b0f      	ldr	r3, [pc, #60]	; (400d98 <usart_init_rs232+0x4c>)
  400d5c:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400d5e:	b1a4      	cbz	r4, 400d8a <usart_init_rs232+0x3e>
  400d60:	4632      	mov	r2, r6
  400d62:	6821      	ldr	r1, [r4, #0]
  400d64:	4628      	mov	r0, r5
  400d66:	4b0d      	ldr	r3, [pc, #52]	; (400d9c <usart_init_rs232+0x50>)
  400d68:	4798      	blx	r3
  400d6a:	4602      	mov	r2, r0
  400d6c:	b978      	cbnz	r0, 400d8e <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400d6e:	6863      	ldr	r3, [r4, #4]
  400d70:	68a1      	ldr	r1, [r4, #8]
  400d72:	430b      	orrs	r3, r1
  400d74:	6921      	ldr	r1, [r4, #16]
  400d76:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400d78:	68e1      	ldr	r1, [r4, #12]
  400d7a:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400d7c:	4906      	ldr	r1, [pc, #24]	; (400d98 <usart_init_rs232+0x4c>)
  400d7e:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  400d80:	6869      	ldr	r1, [r5, #4]
  400d82:	430b      	orrs	r3, r1
  400d84:	606b      	str	r3, [r5, #4]
}
  400d86:	4610      	mov	r0, r2
  400d88:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  400d8a:	2201      	movs	r2, #1
  400d8c:	e7fb      	b.n	400d86 <usart_init_rs232+0x3a>
  400d8e:	2201      	movs	r2, #1
  400d90:	e7f9      	b.n	400d86 <usart_init_rs232+0x3a>
  400d92:	bf00      	nop
  400d94:	00400d25 	.word	0x00400d25
  400d98:	20400a48 	.word	0x20400a48
  400d9c:	00400ccb 	.word	0x00400ccb

00400da0 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  400da0:	2340      	movs	r3, #64	; 0x40
  400da2:	6003      	str	r3, [r0, #0]
  400da4:	4770      	bx	lr

00400da6 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  400da6:	2310      	movs	r3, #16
  400da8:	6003      	str	r3, [r0, #0]
  400daa:	4770      	bx	lr

00400dac <usart_is_tx_ready>:
	return (p_usart->US_CSR & US_CSR_TXRDY) > 0;
  400dac:	6940      	ldr	r0, [r0, #20]
}
  400dae:	f3c0 0040 	ubfx	r0, r0, #1, #1
  400db2:	4770      	bx	lr

00400db4 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400db4:	6943      	ldr	r3, [r0, #20]
  400db6:	f013 0f02 	tst.w	r3, #2
  400dba:	d004      	beq.n	400dc6 <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  400dbc:	f3c1 0108 	ubfx	r1, r1, #0, #9
  400dc0:	61c1      	str	r1, [r0, #28]
	return 0;
  400dc2:	2000      	movs	r0, #0
  400dc4:	4770      	bx	lr
		return 1;
  400dc6:	2001      	movs	r0, #1
}
  400dc8:	4770      	bx	lr

00400dca <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400dca:	6943      	ldr	r3, [r0, #20]
  400dcc:	f013 0f01 	tst.w	r3, #1
  400dd0:	d005      	beq.n	400dde <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400dd2:	6983      	ldr	r3, [r0, #24]
  400dd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400dd8:	600b      	str	r3, [r1, #0]
	return 0;
  400dda:	2000      	movs	r0, #0
  400ddc:	4770      	bx	lr
		return 1;
  400dde:	2001      	movs	r0, #1
}
  400de0:	4770      	bx	lr

00400de2 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400de2:	e7fe      	b.n	400de2 <Dummy_Handler>

00400de4 <Reset_Handler>:
{
  400de4:	b500      	push	{lr}
  400de6:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400de8:	4b25      	ldr	r3, [pc, #148]	; (400e80 <Reset_Handler+0x9c>)
  400dea:	4a26      	ldr	r2, [pc, #152]	; (400e84 <Reset_Handler+0xa0>)
  400dec:	429a      	cmp	r2, r3
  400dee:	d010      	beq.n	400e12 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400df0:	4b25      	ldr	r3, [pc, #148]	; (400e88 <Reset_Handler+0xa4>)
  400df2:	4a23      	ldr	r2, [pc, #140]	; (400e80 <Reset_Handler+0x9c>)
  400df4:	429a      	cmp	r2, r3
  400df6:	d20c      	bcs.n	400e12 <Reset_Handler+0x2e>
  400df8:	3b01      	subs	r3, #1
  400dfa:	1a9b      	subs	r3, r3, r2
  400dfc:	f023 0303 	bic.w	r3, r3, #3
  400e00:	3304      	adds	r3, #4
  400e02:	4413      	add	r3, r2
  400e04:	491f      	ldr	r1, [pc, #124]	; (400e84 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  400e06:	f851 0b04 	ldr.w	r0, [r1], #4
  400e0a:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400e0e:	429a      	cmp	r2, r3
  400e10:	d1f9      	bne.n	400e06 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400e12:	4b1e      	ldr	r3, [pc, #120]	; (400e8c <Reset_Handler+0xa8>)
  400e14:	4a1e      	ldr	r2, [pc, #120]	; (400e90 <Reset_Handler+0xac>)
  400e16:	429a      	cmp	r2, r3
  400e18:	d20a      	bcs.n	400e30 <Reset_Handler+0x4c>
  400e1a:	3b01      	subs	r3, #1
  400e1c:	1a9b      	subs	r3, r3, r2
  400e1e:	f023 0303 	bic.w	r3, r3, #3
  400e22:	3304      	adds	r3, #4
  400e24:	4413      	add	r3, r2
                *pDest++ = 0;
  400e26:	2100      	movs	r1, #0
  400e28:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400e2c:	4293      	cmp	r3, r2
  400e2e:	d1fb      	bne.n	400e28 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400e30:	4a18      	ldr	r2, [pc, #96]	; (400e94 <Reset_Handler+0xb0>)
  400e32:	4b19      	ldr	r3, [pc, #100]	; (400e98 <Reset_Handler+0xb4>)
  400e34:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400e38:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400e3a:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400e3e:	fab3 f383 	clz	r3, r3
  400e42:	095b      	lsrs	r3, r3, #5
  400e44:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400e46:	b672      	cpsid	i
  400e48:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400e4c:	2200      	movs	r2, #0
  400e4e:	4b13      	ldr	r3, [pc, #76]	; (400e9c <Reset_Handler+0xb8>)
  400e50:	701a      	strb	r2, [r3, #0]
	return flags;
  400e52:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400e54:	4a12      	ldr	r2, [pc, #72]	; (400ea0 <Reset_Handler+0xbc>)
  400e56:	6813      	ldr	r3, [r2, #0]
  400e58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400e5c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  400e5e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400e62:	f3bf 8f6f 	isb	sy
	if (cpu_irq_is_enabled_flags(flags))
  400e66:	b129      	cbz	r1, 400e74 <Reset_Handler+0x90>
		cpu_irq_enable();
  400e68:	2201      	movs	r2, #1
  400e6a:	4b0c      	ldr	r3, [pc, #48]	; (400e9c <Reset_Handler+0xb8>)
  400e6c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  400e6e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400e72:	b662      	cpsie	i
        __libc_init_array();
  400e74:	4b0b      	ldr	r3, [pc, #44]	; (400ea4 <Reset_Handler+0xc0>)
  400e76:	4798      	blx	r3
        main();
  400e78:	4b0b      	ldr	r3, [pc, #44]	; (400ea8 <Reset_Handler+0xc4>)
  400e7a:	4798      	blx	r3
  400e7c:	e7fe      	b.n	400e7c <Reset_Handler+0x98>
  400e7e:	bf00      	nop
  400e80:	20400000 	.word	0x20400000
  400e84:	00406304 	.word	0x00406304
  400e88:	204009b8 	.word	0x204009b8
  400e8c:	20400cdc 	.word	0x20400cdc
  400e90:	204009b8 	.word	0x204009b8
  400e94:	e000ed00 	.word	0xe000ed00
  400e98:	00400000 	.word	0x00400000
  400e9c:	20400000 	.word	0x20400000
  400ea0:	e000ed88 	.word	0xe000ed88
  400ea4:	0040319d 	.word	0x0040319d
  400ea8:	004030a9 	.word	0x004030a9

00400eac <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400eac:	4b3b      	ldr	r3, [pc, #236]	; (400f9c <SystemCoreClockUpdate+0xf0>)
  400eae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400eb0:	f003 0303 	and.w	r3, r3, #3
  400eb4:	2b01      	cmp	r3, #1
  400eb6:	d01d      	beq.n	400ef4 <SystemCoreClockUpdate+0x48>
  400eb8:	b183      	cbz	r3, 400edc <SystemCoreClockUpdate+0x30>
  400eba:	2b02      	cmp	r3, #2
  400ebc:	d036      	beq.n	400f2c <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400ebe:	4b37      	ldr	r3, [pc, #220]	; (400f9c <SystemCoreClockUpdate+0xf0>)
  400ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400ec2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400ec6:	2b70      	cmp	r3, #112	; 0x70
  400ec8:	d05f      	beq.n	400f8a <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400eca:	4b34      	ldr	r3, [pc, #208]	; (400f9c <SystemCoreClockUpdate+0xf0>)
  400ecc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400ece:	4934      	ldr	r1, [pc, #208]	; (400fa0 <SystemCoreClockUpdate+0xf4>)
  400ed0:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400ed4:	680b      	ldr	r3, [r1, #0]
  400ed6:	40d3      	lsrs	r3, r2
  400ed8:	600b      	str	r3, [r1, #0]
  400eda:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400edc:	4b31      	ldr	r3, [pc, #196]	; (400fa4 <SystemCoreClockUpdate+0xf8>)
  400ede:	695b      	ldr	r3, [r3, #20]
  400ee0:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400ee4:	bf14      	ite	ne
  400ee6:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400eea:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400eee:	4b2c      	ldr	r3, [pc, #176]	; (400fa0 <SystemCoreClockUpdate+0xf4>)
  400ef0:	601a      	str	r2, [r3, #0]
  400ef2:	e7e4      	b.n	400ebe <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400ef4:	4b29      	ldr	r3, [pc, #164]	; (400f9c <SystemCoreClockUpdate+0xf0>)
  400ef6:	6a1b      	ldr	r3, [r3, #32]
  400ef8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400efc:	d003      	beq.n	400f06 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400efe:	4a2a      	ldr	r2, [pc, #168]	; (400fa8 <SystemCoreClockUpdate+0xfc>)
  400f00:	4b27      	ldr	r3, [pc, #156]	; (400fa0 <SystemCoreClockUpdate+0xf4>)
  400f02:	601a      	str	r2, [r3, #0]
  400f04:	e7db      	b.n	400ebe <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400f06:	4a29      	ldr	r2, [pc, #164]	; (400fac <SystemCoreClockUpdate+0x100>)
  400f08:	4b25      	ldr	r3, [pc, #148]	; (400fa0 <SystemCoreClockUpdate+0xf4>)
  400f0a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400f0c:	4b23      	ldr	r3, [pc, #140]	; (400f9c <SystemCoreClockUpdate+0xf0>)
  400f0e:	6a1b      	ldr	r3, [r3, #32]
  400f10:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400f14:	2b10      	cmp	r3, #16
  400f16:	d005      	beq.n	400f24 <SystemCoreClockUpdate+0x78>
  400f18:	2b20      	cmp	r3, #32
  400f1a:	d1d0      	bne.n	400ebe <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  400f1c:	4a22      	ldr	r2, [pc, #136]	; (400fa8 <SystemCoreClockUpdate+0xfc>)
  400f1e:	4b20      	ldr	r3, [pc, #128]	; (400fa0 <SystemCoreClockUpdate+0xf4>)
  400f20:	601a      	str	r2, [r3, #0]
          break;
  400f22:	e7cc      	b.n	400ebe <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  400f24:	4a22      	ldr	r2, [pc, #136]	; (400fb0 <SystemCoreClockUpdate+0x104>)
  400f26:	4b1e      	ldr	r3, [pc, #120]	; (400fa0 <SystemCoreClockUpdate+0xf4>)
  400f28:	601a      	str	r2, [r3, #0]
          break;
  400f2a:	e7c8      	b.n	400ebe <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400f2c:	4b1b      	ldr	r3, [pc, #108]	; (400f9c <SystemCoreClockUpdate+0xf0>)
  400f2e:	6a1b      	ldr	r3, [r3, #32]
  400f30:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400f34:	d016      	beq.n	400f64 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400f36:	4a1c      	ldr	r2, [pc, #112]	; (400fa8 <SystemCoreClockUpdate+0xfc>)
  400f38:	4b19      	ldr	r3, [pc, #100]	; (400fa0 <SystemCoreClockUpdate+0xf4>)
  400f3a:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400f3c:	4b17      	ldr	r3, [pc, #92]	; (400f9c <SystemCoreClockUpdate+0xf0>)
  400f3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400f40:	f003 0303 	and.w	r3, r3, #3
  400f44:	2b02      	cmp	r3, #2
  400f46:	d1ba      	bne.n	400ebe <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400f48:	4a14      	ldr	r2, [pc, #80]	; (400f9c <SystemCoreClockUpdate+0xf0>)
  400f4a:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400f4c:	6a92      	ldr	r2, [r2, #40]	; 0x28
  400f4e:	4814      	ldr	r0, [pc, #80]	; (400fa0 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400f50:	f3c1 410a 	ubfx	r1, r1, #16, #11
  400f54:	6803      	ldr	r3, [r0, #0]
  400f56:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400f5a:	b2d2      	uxtb	r2, r2
  400f5c:	fbb3 f3f2 	udiv	r3, r3, r2
  400f60:	6003      	str	r3, [r0, #0]
  400f62:	e7ac      	b.n	400ebe <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400f64:	4a11      	ldr	r2, [pc, #68]	; (400fac <SystemCoreClockUpdate+0x100>)
  400f66:	4b0e      	ldr	r3, [pc, #56]	; (400fa0 <SystemCoreClockUpdate+0xf4>)
  400f68:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400f6a:	4b0c      	ldr	r3, [pc, #48]	; (400f9c <SystemCoreClockUpdate+0xf0>)
  400f6c:	6a1b      	ldr	r3, [r3, #32]
  400f6e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400f72:	2b10      	cmp	r3, #16
  400f74:	d005      	beq.n	400f82 <SystemCoreClockUpdate+0xd6>
  400f76:	2b20      	cmp	r3, #32
  400f78:	d1e0      	bne.n	400f3c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  400f7a:	4a0b      	ldr	r2, [pc, #44]	; (400fa8 <SystemCoreClockUpdate+0xfc>)
  400f7c:	4b08      	ldr	r3, [pc, #32]	; (400fa0 <SystemCoreClockUpdate+0xf4>)
  400f7e:	601a      	str	r2, [r3, #0]
          break;
  400f80:	e7dc      	b.n	400f3c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  400f82:	4a0b      	ldr	r2, [pc, #44]	; (400fb0 <SystemCoreClockUpdate+0x104>)
  400f84:	4b06      	ldr	r3, [pc, #24]	; (400fa0 <SystemCoreClockUpdate+0xf4>)
  400f86:	601a      	str	r2, [r3, #0]
          break;
  400f88:	e7d8      	b.n	400f3c <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  400f8a:	4a05      	ldr	r2, [pc, #20]	; (400fa0 <SystemCoreClockUpdate+0xf4>)
  400f8c:	6813      	ldr	r3, [r2, #0]
  400f8e:	4909      	ldr	r1, [pc, #36]	; (400fb4 <SystemCoreClockUpdate+0x108>)
  400f90:	fba1 1303 	umull	r1, r3, r1, r3
  400f94:	085b      	lsrs	r3, r3, #1
  400f96:	6013      	str	r3, [r2, #0]
  400f98:	4770      	bx	lr
  400f9a:	bf00      	nop
  400f9c:	400e0600 	.word	0x400e0600
  400fa0:	20400004 	.word	0x20400004
  400fa4:	400e1810 	.word	0x400e1810
  400fa8:	00b71b00 	.word	0x00b71b00
  400fac:	003d0900 	.word	0x003d0900
  400fb0:	007a1200 	.word	0x007a1200
  400fb4:	aaaaaaab 	.word	0xaaaaaaab

00400fb8 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400fb8:	4b16      	ldr	r3, [pc, #88]	; (401014 <system_init_flash+0x5c>)
  400fba:	4298      	cmp	r0, r3
  400fbc:	d913      	bls.n	400fe6 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  400fbe:	4b16      	ldr	r3, [pc, #88]	; (401018 <system_init_flash+0x60>)
  400fc0:	4298      	cmp	r0, r3
  400fc2:	d915      	bls.n	400ff0 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  400fc4:	4b15      	ldr	r3, [pc, #84]	; (40101c <system_init_flash+0x64>)
  400fc6:	4298      	cmp	r0, r3
  400fc8:	d916      	bls.n	400ff8 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  400fca:	4b15      	ldr	r3, [pc, #84]	; (401020 <system_init_flash+0x68>)
  400fcc:	4298      	cmp	r0, r3
  400fce:	d917      	bls.n	401000 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  400fd0:	4b14      	ldr	r3, [pc, #80]	; (401024 <system_init_flash+0x6c>)
  400fd2:	4298      	cmp	r0, r3
  400fd4:	d918      	bls.n	401008 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  400fd6:	4b14      	ldr	r3, [pc, #80]	; (401028 <system_init_flash+0x70>)
  400fd8:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400fda:	bf94      	ite	ls
  400fdc:	4a13      	ldrls	r2, [pc, #76]	; (40102c <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  400fde:	4a14      	ldrhi	r2, [pc, #80]	; (401030 <system_init_flash+0x78>)
  400fe0:	4b14      	ldr	r3, [pc, #80]	; (401034 <system_init_flash+0x7c>)
  400fe2:	601a      	str	r2, [r3, #0]
  400fe4:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400fe6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400fea:	4b12      	ldr	r3, [pc, #72]	; (401034 <system_init_flash+0x7c>)
  400fec:	601a      	str	r2, [r3, #0]
  400fee:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400ff0:	4a11      	ldr	r2, [pc, #68]	; (401038 <system_init_flash+0x80>)
  400ff2:	4b10      	ldr	r3, [pc, #64]	; (401034 <system_init_flash+0x7c>)
  400ff4:	601a      	str	r2, [r3, #0]
  400ff6:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400ff8:	4a10      	ldr	r2, [pc, #64]	; (40103c <system_init_flash+0x84>)
  400ffa:	4b0e      	ldr	r3, [pc, #56]	; (401034 <system_init_flash+0x7c>)
  400ffc:	601a      	str	r2, [r3, #0]
  400ffe:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401000:	4a0f      	ldr	r2, [pc, #60]	; (401040 <system_init_flash+0x88>)
  401002:	4b0c      	ldr	r3, [pc, #48]	; (401034 <system_init_flash+0x7c>)
  401004:	601a      	str	r2, [r3, #0]
  401006:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401008:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40100c:	4b09      	ldr	r3, [pc, #36]	; (401034 <system_init_flash+0x7c>)
  40100e:	601a      	str	r2, [r3, #0]
  401010:	4770      	bx	lr
  401012:	bf00      	nop
  401014:	015ef3bf 	.word	0x015ef3bf
  401018:	02bde77f 	.word	0x02bde77f
  40101c:	041cdb3f 	.word	0x041cdb3f
  401020:	057bceff 	.word	0x057bceff
  401024:	06dac2bf 	.word	0x06dac2bf
  401028:	0839b67f 	.word	0x0839b67f
  40102c:	04000500 	.word	0x04000500
  401030:	04000600 	.word	0x04000600
  401034:	400e0c00 	.word	0x400e0c00
  401038:	04000100 	.word	0x04000100
  40103c:	04000200 	.word	0x04000200
  401040:	04000300 	.word	0x04000300

00401044 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401044:	4b0a      	ldr	r3, [pc, #40]	; (401070 <_sbrk+0x2c>)
  401046:	681b      	ldr	r3, [r3, #0]
  401048:	b153      	cbz	r3, 401060 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  40104a:	4b09      	ldr	r3, [pc, #36]	; (401070 <_sbrk+0x2c>)
  40104c:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40104e:	181a      	adds	r2, r3, r0
  401050:	4908      	ldr	r1, [pc, #32]	; (401074 <_sbrk+0x30>)
  401052:	4291      	cmp	r1, r2
  401054:	db08      	blt.n	401068 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  401056:	4610      	mov	r0, r2
  401058:	4a05      	ldr	r2, [pc, #20]	; (401070 <_sbrk+0x2c>)
  40105a:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40105c:	4618      	mov	r0, r3
  40105e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401060:	4a05      	ldr	r2, [pc, #20]	; (401078 <_sbrk+0x34>)
  401062:	4b03      	ldr	r3, [pc, #12]	; (401070 <_sbrk+0x2c>)
  401064:	601a      	str	r2, [r3, #0]
  401066:	e7f0      	b.n	40104a <_sbrk+0x6>
		return (caddr_t) -1;	
  401068:	f04f 30ff 	mov.w	r0, #4294967295
}
  40106c:	4770      	bx	lr
  40106e:	bf00      	nop
  401070:	20400a4c 	.word	0x20400a4c
  401074:	2045fffc 	.word	0x2045fffc
  401078:	20402ee0 	.word	0x20402ee0

0040107c <_close>:
}

extern int _close(int file)
{
	return -1;
}
  40107c:	f04f 30ff 	mov.w	r0, #4294967295
  401080:	4770      	bx	lr

00401082 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401082:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401086:	604b      	str	r3, [r1, #4]

	return 0;
}
  401088:	2000      	movs	r0, #0
  40108a:	4770      	bx	lr

0040108c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  40108c:	2001      	movs	r0, #1
  40108e:	4770      	bx	lr

00401090 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401090:	2000      	movs	r0, #0
  401092:	4770      	bx	lr

00401094 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401094:	f100 0308 	add.w	r3, r0, #8
  401098:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  40109a:	f04f 32ff 	mov.w	r2, #4294967295
  40109e:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4010a0:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4010a2:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  4010a4:	2300      	movs	r3, #0
  4010a6:	6003      	str	r3, [r0, #0]
  4010a8:	4770      	bx	lr

004010aa <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  4010aa:	2300      	movs	r3, #0
  4010ac:	6103      	str	r3, [r0, #16]
  4010ae:	4770      	bx	lr

004010b0 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  4010b0:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  4010b2:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  4010b4:	689a      	ldr	r2, [r3, #8]
  4010b6:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  4010b8:	689a      	ldr	r2, [r3, #8]
  4010ba:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  4010bc:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  4010be:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  4010c0:	6803      	ldr	r3, [r0, #0]
  4010c2:	3301      	adds	r3, #1
  4010c4:	6003      	str	r3, [r0, #0]
  4010c6:	4770      	bx	lr

004010c8 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  4010c8:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  4010ca:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  4010cc:	f1b5 3fff 	cmp.w	r5, #4294967295
  4010d0:	d002      	beq.n	4010d8 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4010d2:	f100 0208 	add.w	r2, r0, #8
  4010d6:	e002      	b.n	4010de <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
  4010d8:	6902      	ldr	r2, [r0, #16]
  4010da:	e004      	b.n	4010e6 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4010dc:	461a      	mov	r2, r3
  4010de:	6853      	ldr	r3, [r2, #4]
  4010e0:	681c      	ldr	r4, [r3, #0]
  4010e2:	42a5      	cmp	r5, r4
  4010e4:	d2fa      	bcs.n	4010dc <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  4010e6:	6853      	ldr	r3, [r2, #4]
  4010e8:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  4010ea:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  4010ec:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  4010ee:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  4010f0:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  4010f2:	6803      	ldr	r3, [r0, #0]
  4010f4:	3301      	adds	r3, #1
  4010f6:	6003      	str	r3, [r0, #0]
}
  4010f8:	bc30      	pop	{r4, r5}
  4010fa:	4770      	bx	lr

004010fc <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  4010fc:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  4010fe:	6842      	ldr	r2, [r0, #4]
  401100:	6881      	ldr	r1, [r0, #8]
  401102:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  401104:	6882      	ldr	r2, [r0, #8]
  401106:	6841      	ldr	r1, [r0, #4]
  401108:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  40110a:	685a      	ldr	r2, [r3, #4]
  40110c:	4290      	cmp	r0, r2
  40110e:	d005      	beq.n	40111c <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  401110:	2200      	movs	r2, #0
  401112:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  401114:	6818      	ldr	r0, [r3, #0]
  401116:	3801      	subs	r0, #1
  401118:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  40111a:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  40111c:	6882      	ldr	r2, [r0, #8]
  40111e:	605a      	str	r2, [r3, #4]
  401120:	e7f6      	b.n	401110 <uxListRemove+0x14>

00401122 <prvTaskExitError>:

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  401122:	f04f 0380 	mov.w	r3, #128	; 0x80
  401126:	b672      	cpsid	i
  401128:	f383 8811 	msr	BASEPRI, r3
  40112c:	f3bf 8f6f 	isb	sy
  401130:	f3bf 8f4f 	dsb	sy
  401134:	b662      	cpsie	i
  401136:	e7fe      	b.n	401136 <prvTaskExitError+0x14>

00401138 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  401138:	4806      	ldr	r0, [pc, #24]	; (401154 <prvPortStartFirstTask+0x1c>)
  40113a:	6800      	ldr	r0, [r0, #0]
  40113c:	6800      	ldr	r0, [r0, #0]
  40113e:	f380 8808 	msr	MSP, r0
  401142:	b662      	cpsie	i
  401144:	b661      	cpsie	f
  401146:	f3bf 8f4f 	dsb	sy
  40114a:	f3bf 8f6f 	isb	sy
  40114e:	df00      	svc	0
  401150:	bf00      	nop
  401152:	0000      	.short	0x0000
  401154:	e000ed08 	.word	0xe000ed08

00401158 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  401158:	f8df 000c 	ldr.w	r0, [pc, #12]	; 401168 <vPortEnableVFP+0x10>
  40115c:	6801      	ldr	r1, [r0, #0]
  40115e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401162:	6001      	str	r1, [r0, #0]
  401164:	4770      	bx	lr
  401166:	0000      	.short	0x0000
  401168:	e000ed88 	.word	0xe000ed88

0040116c <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  40116c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  401170:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  401174:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  401178:	4b05      	ldr	r3, [pc, #20]	; (401190 <pxPortInitialiseStack+0x24>)
  40117a:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  40117e:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  401182:	f06f 0302 	mvn.w	r3, #2
  401186:	f840 3c24 	str.w	r3, [r0, #-36]
}
  40118a:	3844      	subs	r0, #68	; 0x44
  40118c:	4770      	bx	lr
  40118e:	bf00      	nop
  401190:	00401123 	.word	0x00401123

00401194 <SVC_Handler>:
	__asm volatile (
  401194:	4b06      	ldr	r3, [pc, #24]	; (4011b0 <pxCurrentTCBConst2>)
  401196:	6819      	ldr	r1, [r3, #0]
  401198:	6808      	ldr	r0, [r1, #0]
  40119a:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40119e:	f380 8809 	msr	PSP, r0
  4011a2:	f3bf 8f6f 	isb	sy
  4011a6:	f04f 0000 	mov.w	r0, #0
  4011aa:	f380 8811 	msr	BASEPRI, r0
  4011ae:	4770      	bx	lr

004011b0 <pxCurrentTCBConst2>:
  4011b0:	20400a50 	.word	0x20400a50
  4011b4:	4770      	bx	lr
  4011b6:	bf00      	nop

004011b8 <vPortEnterCritical>:
  4011b8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4011bc:	b672      	cpsid	i
  4011be:	f383 8811 	msr	BASEPRI, r3
  4011c2:	f3bf 8f6f 	isb	sy
  4011c6:	f3bf 8f4f 	dsb	sy
  4011ca:	b662      	cpsie	i
	uxCriticalNesting++;
  4011cc:	4a02      	ldr	r2, [pc, #8]	; (4011d8 <vPortEnterCritical+0x20>)
  4011ce:	6813      	ldr	r3, [r2, #0]
  4011d0:	3301      	adds	r3, #1
  4011d2:	6013      	str	r3, [r2, #0]
  4011d4:	4770      	bx	lr
  4011d6:	bf00      	nop
  4011d8:	20400008 	.word	0x20400008

004011dc <vPortExitCritical>:
	uxCriticalNesting--;
  4011dc:	4a03      	ldr	r2, [pc, #12]	; (4011ec <vPortExitCritical+0x10>)
  4011de:	6813      	ldr	r3, [r2, #0]
  4011e0:	3b01      	subs	r3, #1
  4011e2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  4011e4:	b90b      	cbnz	r3, 4011ea <vPortExitCritical+0xe>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  4011e6:	f383 8811 	msr	BASEPRI, r3
  4011ea:	4770      	bx	lr
  4011ec:	20400008 	.word	0x20400008

004011f0 <PendSV_Handler>:
	__asm volatile
  4011f0:	f3ef 8009 	mrs	r0, PSP
  4011f4:	f3bf 8f6f 	isb	sy
  4011f8:	4b15      	ldr	r3, [pc, #84]	; (401250 <pxCurrentTCBConst>)
  4011fa:	681a      	ldr	r2, [r3, #0]
  4011fc:	f01e 0f10 	tst.w	lr, #16
  401200:	bf08      	it	eq
  401202:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  401206:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40120a:	6010      	str	r0, [r2, #0]
  40120c:	f84d 3d04 	str.w	r3, [sp, #-4]!
  401210:	f04f 0080 	mov.w	r0, #128	; 0x80
  401214:	b672      	cpsid	i
  401216:	f380 8811 	msr	BASEPRI, r0
  40121a:	f3bf 8f4f 	dsb	sy
  40121e:	f3bf 8f6f 	isb	sy
  401222:	b662      	cpsie	i
  401224:	f000 fef6 	bl	402014 <vTaskSwitchContext>
  401228:	f04f 0000 	mov.w	r0, #0
  40122c:	f380 8811 	msr	BASEPRI, r0
  401230:	bc08      	pop	{r3}
  401232:	6819      	ldr	r1, [r3, #0]
  401234:	6808      	ldr	r0, [r1, #0]
  401236:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40123a:	f01e 0f10 	tst.w	lr, #16
  40123e:	bf08      	it	eq
  401240:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  401244:	f380 8809 	msr	PSP, r0
  401248:	f3bf 8f6f 	isb	sy
  40124c:	4770      	bx	lr
  40124e:	bf00      	nop

00401250 <pxCurrentTCBConst>:
  401250:	20400a50 	.word	0x20400a50
  401254:	4770      	bx	lr
  401256:	bf00      	nop

00401258 <SysTick_Handler>:
{
  401258:	b508      	push	{r3, lr}
	__asm volatile
  40125a:	f3ef 8311 	mrs	r3, BASEPRI
  40125e:	f04f 0280 	mov.w	r2, #128	; 0x80
  401262:	b672      	cpsid	i
  401264:	f382 8811 	msr	BASEPRI, r2
  401268:	f3bf 8f6f 	isb	sy
  40126c:	f3bf 8f4f 	dsb	sy
  401270:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
  401272:	4b05      	ldr	r3, [pc, #20]	; (401288 <SysTick_Handler+0x30>)
  401274:	4798      	blx	r3
  401276:	b118      	cbz	r0, 401280 <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  401278:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40127c:	4b03      	ldr	r3, [pc, #12]	; (40128c <SysTick_Handler+0x34>)
  40127e:	601a      	str	r2, [r3, #0]
	__asm volatile
  401280:	2300      	movs	r3, #0
  401282:	f383 8811 	msr	BASEPRI, r3
  401286:	bd08      	pop	{r3, pc}
  401288:	00401cd5 	.word	0x00401cd5
  40128c:	e000ed04 	.word	0xe000ed04

00401290 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  401290:	4a03      	ldr	r2, [pc, #12]	; (4012a0 <vPortSetupTimerInterrupt+0x10>)
  401292:	4b04      	ldr	r3, [pc, #16]	; (4012a4 <vPortSetupTimerInterrupt+0x14>)
  401294:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  401296:	2207      	movs	r2, #7
  401298:	3b04      	subs	r3, #4
  40129a:	601a      	str	r2, [r3, #0]
  40129c:	4770      	bx	lr
  40129e:	bf00      	nop
  4012a0:	000927bf 	.word	0x000927bf
  4012a4:	e000e014 	.word	0xe000e014

004012a8 <xPortStartScheduler>:
{
  4012a8:	b508      	push	{r3, lr}
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  4012aa:	4b0c      	ldr	r3, [pc, #48]	; (4012dc <xPortStartScheduler+0x34>)
  4012ac:	681a      	ldr	r2, [r3, #0]
  4012ae:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  4012b2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  4012b4:	681a      	ldr	r2, [r3, #0]
  4012b6:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  4012ba:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  4012bc:	4b08      	ldr	r3, [pc, #32]	; (4012e0 <xPortStartScheduler+0x38>)
  4012be:	4798      	blx	r3
	uxCriticalNesting = 0;
  4012c0:	2200      	movs	r2, #0
  4012c2:	4b08      	ldr	r3, [pc, #32]	; (4012e4 <xPortStartScheduler+0x3c>)
  4012c4:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
  4012c6:	4b08      	ldr	r3, [pc, #32]	; (4012e8 <xPortStartScheduler+0x40>)
  4012c8:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  4012ca:	4a08      	ldr	r2, [pc, #32]	; (4012ec <xPortStartScheduler+0x44>)
  4012cc:	6813      	ldr	r3, [r2, #0]
  4012ce:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  4012d2:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  4012d4:	4b06      	ldr	r3, [pc, #24]	; (4012f0 <xPortStartScheduler+0x48>)
  4012d6:	4798      	blx	r3
	prvTaskExitError();
  4012d8:	4b06      	ldr	r3, [pc, #24]	; (4012f4 <xPortStartScheduler+0x4c>)
  4012da:	4798      	blx	r3
  4012dc:	e000ed20 	.word	0xe000ed20
  4012e0:	00401291 	.word	0x00401291
  4012e4:	20400008 	.word	0x20400008
  4012e8:	00401159 	.word	0x00401159
  4012ec:	e000ef34 	.word	0xe000ef34
  4012f0:	00401139 	.word	0x00401139
  4012f4:	00401123 	.word	0x00401123

004012f8 <pvPortMalloc>:
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  4012f8:	b510      	push	{r4, lr}
  4012fa:	4604      	mov	r4, r0
void *pvReturn;

	vTaskSuspendAll();
  4012fc:	4b06      	ldr	r3, [pc, #24]	; (401318 <pvPortMalloc+0x20>)
  4012fe:	4798      	blx	r3
	{
		pvReturn = malloc( xWantedSize );
  401300:	4620      	mov	r0, r4
  401302:	4b06      	ldr	r3, [pc, #24]	; (40131c <pvPortMalloc+0x24>)
  401304:	4798      	blx	r3
  401306:	4604      	mov	r4, r0
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  401308:	4b05      	ldr	r3, [pc, #20]	; (401320 <pvPortMalloc+0x28>)
  40130a:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  40130c:	b10c      	cbz	r4, 401312 <pvPortMalloc+0x1a>
		}
	}
	#endif

	return pvReturn;
}
  40130e:	4620      	mov	r0, r4
  401310:	bd10      	pop	{r4, pc}
			vApplicationMallocFailedHook();
  401312:	4b04      	ldr	r3, [pc, #16]	; (401324 <pvPortMalloc+0x2c>)
  401314:	4798      	blx	r3
	return pvReturn;
  401316:	e7fa      	b.n	40130e <pvPortMalloc+0x16>
  401318:	00401cb9 	.word	0x00401cb9
  40131c:	00403215 	.word	0x00403215
  401320:	00401e0d 	.word	0x00401e0d
  401324:	00402cab 	.word	0x00402cab

00401328 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
	if( pv )
  401328:	b148      	cbz	r0, 40133e <vPortFree+0x16>
{
  40132a:	b510      	push	{r4, lr}
  40132c:	4604      	mov	r4, r0
	{
		vTaskSuspendAll();
  40132e:	4b04      	ldr	r3, [pc, #16]	; (401340 <vPortFree+0x18>)
  401330:	4798      	blx	r3
		{
			free( pv );
  401332:	4620      	mov	r0, r4
  401334:	4b03      	ldr	r3, [pc, #12]	; (401344 <vPortFree+0x1c>)
  401336:	4798      	blx	r3
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
  401338:	4b03      	ldr	r3, [pc, #12]	; (401348 <vPortFree+0x20>)
  40133a:	4798      	blx	r3
  40133c:	bd10      	pop	{r4, pc}
  40133e:	4770      	bx	lr
  401340:	00401cb9 	.word	0x00401cb9
  401344:	00403225 	.word	0x00403225
  401348:	00401e0d 	.word	0x00401e0d

0040134c <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  40134c:	b538      	push	{r3, r4, r5, lr}
  40134e:	4604      	mov	r4, r0
  401350:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  401352:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401354:	b962      	cbnz	r2, 401370 <prvCopyDataToQueue+0x24>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  401356:	6803      	ldr	r3, [r0, #0]
  401358:	b123      	cbz	r3, 401364 <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
  40135a:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  40135c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40135e:	3301      	adds	r3, #1
  401360:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  401362:	bd38      	pop	{r3, r4, r5, pc}
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  401364:	6840      	ldr	r0, [r0, #4]
  401366:	4b18      	ldr	r3, [pc, #96]	; (4013c8 <prvCopyDataToQueue+0x7c>)
  401368:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  40136a:	2300      	movs	r3, #0
  40136c:	6063      	str	r3, [r4, #4]
  40136e:	e7f5      	b.n	40135c <prvCopyDataToQueue+0x10>
	else if( xPosition == queueSEND_TO_BACK )
  401370:	b96d      	cbnz	r5, 40138e <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  401372:	6880      	ldr	r0, [r0, #8]
  401374:	4b15      	ldr	r3, [pc, #84]	; (4013cc <prvCopyDataToQueue+0x80>)
  401376:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  401378:	68a3      	ldr	r3, [r4, #8]
  40137a:	6c22      	ldr	r2, [r4, #64]	; 0x40
  40137c:	4413      	add	r3, r2
  40137e:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  401380:	6862      	ldr	r2, [r4, #4]
  401382:	4293      	cmp	r3, r2
  401384:	d31c      	bcc.n	4013c0 <prvCopyDataToQueue+0x74>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  401386:	6823      	ldr	r3, [r4, #0]
  401388:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
  40138a:	2000      	movs	r0, #0
  40138c:	e7e6      	b.n	40135c <prvCopyDataToQueue+0x10>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  40138e:	68c0      	ldr	r0, [r0, #12]
  401390:	4b0e      	ldr	r3, [pc, #56]	; (4013cc <prvCopyDataToQueue+0x80>)
  401392:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  401394:	6c22      	ldr	r2, [r4, #64]	; 0x40
  401396:	4252      	negs	r2, r2
  401398:	68e3      	ldr	r3, [r4, #12]
  40139a:	4413      	add	r3, r2
  40139c:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  40139e:	6821      	ldr	r1, [r4, #0]
  4013a0:	428b      	cmp	r3, r1
  4013a2:	d202      	bcs.n	4013aa <prvCopyDataToQueue+0x5e>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  4013a4:	6863      	ldr	r3, [r4, #4]
  4013a6:	441a      	add	r2, r3
  4013a8:	60e2      	str	r2, [r4, #12]
		if( xPosition == queueOVERWRITE )
  4013aa:	2d02      	cmp	r5, #2
  4013ac:	d001      	beq.n	4013b2 <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
  4013ae:	2000      	movs	r0, #0
  4013b0:	e7d4      	b.n	40135c <prvCopyDataToQueue+0x10>
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  4013b2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4013b4:	b133      	cbz	r3, 4013c4 <prvCopyDataToQueue+0x78>
				--( pxQueue->uxMessagesWaiting );
  4013b6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4013b8:	3b01      	subs	r3, #1
  4013ba:	63a3      	str	r3, [r4, #56]	; 0x38
BaseType_t xReturn = pdFALSE;
  4013bc:	2000      	movs	r0, #0
  4013be:	e7cd      	b.n	40135c <prvCopyDataToQueue+0x10>
  4013c0:	2000      	movs	r0, #0
  4013c2:	e7cb      	b.n	40135c <prvCopyDataToQueue+0x10>
  4013c4:	2000      	movs	r0, #0
  4013c6:	e7c9      	b.n	40135c <prvCopyDataToQueue+0x10>
  4013c8:	00402365 	.word	0x00402365
  4013cc:	00403795 	.word	0x00403795

004013d0 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  4013d0:	b530      	push	{r4, r5, lr}
  4013d2:	b083      	sub	sp, #12
  4013d4:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  4013d6:	6d44      	ldr	r4, [r0, #84]	; 0x54
		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  4013d8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4013da:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4013dc:	429a      	cmp	r2, r3
  4013de:	d303      	bcc.n	4013e8 <prvNotifyQueueSetContainer+0x18>
	BaseType_t xReturn = pdFALSE;
  4013e0:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  4013e2:	4628      	mov	r0, r5
  4013e4:	b003      	add	sp, #12
  4013e6:	bd30      	pop	{r4, r5, pc}
  4013e8:	460a      	mov	r2, r1
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  4013ea:	a901      	add	r1, sp, #4
  4013ec:	4620      	mov	r0, r4
  4013ee:	4b0b      	ldr	r3, [pc, #44]	; (40141c <prvNotifyQueueSetContainer+0x4c>)
  4013f0:	4798      	blx	r3
  4013f2:	4605      	mov	r5, r0
			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  4013f4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4013f6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4013fa:	d003      	beq.n	401404 <prvNotifyQueueSetContainer+0x34>
				( pxQueueSetContainer->xTxLock )++;
  4013fc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4013fe:	3301      	adds	r3, #1
  401400:	64a3      	str	r3, [r4, #72]	; 0x48
  401402:	e7ee      	b.n	4013e2 <prvNotifyQueueSetContainer+0x12>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  401404:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401406:	2b00      	cmp	r3, #0
  401408:	d0eb      	beq.n	4013e2 <prvNotifyQueueSetContainer+0x12>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  40140a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40140e:	4b04      	ldr	r3, [pc, #16]	; (401420 <prvNotifyQueueSetContainer+0x50>)
  401410:	4798      	blx	r3
  401412:	2800      	cmp	r0, #0
						xReturn = pdTRUE;
  401414:	bf18      	it	ne
  401416:	2501      	movne	r5, #1
  401418:	e7e3      	b.n	4013e2 <prvNotifyQueueSetContainer+0x12>
  40141a:	bf00      	nop
  40141c:	0040134d 	.word	0x0040134d
  401420:	00402199 	.word	0x00402199

00401424 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  401424:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401426:	b172      	cbz	r2, 401446 <prvCopyDataFromQueue+0x22>
{
  401428:	b510      	push	{r4, lr}
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  40142a:	68c3      	ldr	r3, [r0, #12]
  40142c:	4413      	add	r3, r2
  40142e:	60c3      	str	r3, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  401430:	6844      	ldr	r4, [r0, #4]
  401432:	42a3      	cmp	r3, r4
  401434:	d301      	bcc.n	40143a <prvCopyDataFromQueue+0x16>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  401436:	6803      	ldr	r3, [r0, #0]
  401438:	60c3      	str	r3, [r0, #12]
  40143a:	460c      	mov	r4, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  40143c:	68c1      	ldr	r1, [r0, #12]
  40143e:	4620      	mov	r0, r4
  401440:	4b01      	ldr	r3, [pc, #4]	; (401448 <prvCopyDataFromQueue+0x24>)
  401442:	4798      	blx	r3
  401444:	bd10      	pop	{r4, pc}
  401446:	4770      	bx	lr
  401448:	00403795 	.word	0x00403795

0040144c <prvUnlockQueue>:
{
  40144c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40144e:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  401450:	4b22      	ldr	r3, [pc, #136]	; (4014dc <prvUnlockQueue+0x90>)
  401452:	4798      	blx	r3
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  401454:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401456:	2b00      	cmp	r3, #0
  401458:	dd1b      	ble.n	401492 <prvUnlockQueue+0x46>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  40145a:	4d21      	ldr	r5, [pc, #132]	; (4014e0 <prvUnlockQueue+0x94>)
						vTaskMissedYield();
  40145c:	4f21      	ldr	r7, [pc, #132]	; (4014e4 <prvUnlockQueue+0x98>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40145e:	4e22      	ldr	r6, [pc, #136]	; (4014e8 <prvUnlockQueue+0x9c>)
  401460:	e00b      	b.n	40147a <prvUnlockQueue+0x2e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401462:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401464:	b1ab      	cbz	r3, 401492 <prvUnlockQueue+0x46>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401466:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40146a:	47b0      	blx	r6
  40146c:	b978      	cbnz	r0, 40148e <prvUnlockQueue+0x42>
			--( pxQueue->xTxLock );
  40146e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401470:	3b01      	subs	r3, #1
  401472:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  401474:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401476:	2b00      	cmp	r3, #0
  401478:	dd0b      	ble.n	401492 <prvUnlockQueue+0x46>
				if( pxQueue->pxQueueSetContainer != NULL )
  40147a:	6d63      	ldr	r3, [r4, #84]	; 0x54
  40147c:	2b00      	cmp	r3, #0
  40147e:	d0f0      	beq.n	401462 <prvUnlockQueue+0x16>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  401480:	2100      	movs	r1, #0
  401482:	4620      	mov	r0, r4
  401484:	47a8      	blx	r5
  401486:	2801      	cmp	r0, #1
  401488:	d1f1      	bne.n	40146e <prvUnlockQueue+0x22>
						vTaskMissedYield();
  40148a:	47b8      	blx	r7
  40148c:	e7ef      	b.n	40146e <prvUnlockQueue+0x22>
							vTaskMissedYield();
  40148e:	47b8      	blx	r7
  401490:	e7ed      	b.n	40146e <prvUnlockQueue+0x22>
		pxQueue->xTxLock = queueUNLOCKED;
  401492:	f04f 33ff 	mov.w	r3, #4294967295
  401496:	64a3      	str	r3, [r4, #72]	; 0x48
	taskEXIT_CRITICAL();
  401498:	4b14      	ldr	r3, [pc, #80]	; (4014ec <prvUnlockQueue+0xa0>)
  40149a:	4798      	blx	r3
	taskENTER_CRITICAL();
  40149c:	4b0f      	ldr	r3, [pc, #60]	; (4014dc <prvUnlockQueue+0x90>)
  40149e:	4798      	blx	r3
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  4014a0:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4014a2:	2b00      	cmp	r3, #0
  4014a4:	dd14      	ble.n	4014d0 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4014a6:	6923      	ldr	r3, [r4, #16]
  4014a8:	b193      	cbz	r3, 4014d0 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  4014aa:	f104 0610 	add.w	r6, r4, #16
  4014ae:	4d0e      	ldr	r5, [pc, #56]	; (4014e8 <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
  4014b0:	4f0c      	ldr	r7, [pc, #48]	; (4014e4 <prvUnlockQueue+0x98>)
  4014b2:	e007      	b.n	4014c4 <prvUnlockQueue+0x78>
				--( pxQueue->xRxLock );
  4014b4:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4014b6:	3b01      	subs	r3, #1
  4014b8:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  4014ba:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4014bc:	2b00      	cmp	r3, #0
  4014be:	dd07      	ble.n	4014d0 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4014c0:	6923      	ldr	r3, [r4, #16]
  4014c2:	b12b      	cbz	r3, 4014d0 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  4014c4:	4630      	mov	r0, r6
  4014c6:	47a8      	blx	r5
  4014c8:	2800      	cmp	r0, #0
  4014ca:	d0f3      	beq.n	4014b4 <prvUnlockQueue+0x68>
					vTaskMissedYield();
  4014cc:	47b8      	blx	r7
  4014ce:	e7f1      	b.n	4014b4 <prvUnlockQueue+0x68>
		pxQueue->xRxLock = queueUNLOCKED;
  4014d0:	f04f 33ff 	mov.w	r3, #4294967295
  4014d4:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
  4014d6:	4b05      	ldr	r3, [pc, #20]	; (4014ec <prvUnlockQueue+0xa0>)
  4014d8:	4798      	blx	r3
  4014da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4014dc:	004011b9 	.word	0x004011b9
  4014e0:	004013d1 	.word	0x004013d1
  4014e4:	00402295 	.word	0x00402295
  4014e8:	00402199 	.word	0x00402199
  4014ec:	004011dd 	.word	0x004011dd

004014f0 <xQueueGenericReset>:
{
  4014f0:	b538      	push	{r3, r4, r5, lr}
  4014f2:	4604      	mov	r4, r0
  4014f4:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  4014f6:	4b18      	ldr	r3, [pc, #96]	; (401558 <xQueueGenericReset+0x68>)
  4014f8:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  4014fa:	6822      	ldr	r2, [r4, #0]
  4014fc:	6c21      	ldr	r1, [r4, #64]	; 0x40
  4014fe:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401500:	fb03 f301 	mul.w	r3, r3, r1
  401504:	18d0      	adds	r0, r2, r3
  401506:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  401508:	2000      	movs	r0, #0
  40150a:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  40150c:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  40150e:	1a5b      	subs	r3, r3, r1
  401510:	4413      	add	r3, r2
  401512:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  401514:	f04f 33ff 	mov.w	r3, #4294967295
  401518:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  40151a:	64a3      	str	r3, [r4, #72]	; 0x48
		if( xNewQueue == pdFALSE )
  40151c:	b9a5      	cbnz	r5, 401548 <xQueueGenericReset+0x58>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40151e:	6923      	ldr	r3, [r4, #16]
  401520:	b91b      	cbnz	r3, 40152a <xQueueGenericReset+0x3a>
	taskEXIT_CRITICAL();
  401522:	4b0e      	ldr	r3, [pc, #56]	; (40155c <xQueueGenericReset+0x6c>)
  401524:	4798      	blx	r3
}
  401526:	2001      	movs	r0, #1
  401528:	bd38      	pop	{r3, r4, r5, pc}
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  40152a:	f104 0010 	add.w	r0, r4, #16
  40152e:	4b0c      	ldr	r3, [pc, #48]	; (401560 <xQueueGenericReset+0x70>)
  401530:	4798      	blx	r3
  401532:	2801      	cmp	r0, #1
  401534:	d1f5      	bne.n	401522 <xQueueGenericReset+0x32>
					queueYIELD_IF_USING_PREEMPTION();
  401536:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40153a:	4b0a      	ldr	r3, [pc, #40]	; (401564 <xQueueGenericReset+0x74>)
  40153c:	601a      	str	r2, [r3, #0]
  40153e:	f3bf 8f4f 	dsb	sy
  401542:	f3bf 8f6f 	isb	sy
  401546:	e7ec      	b.n	401522 <xQueueGenericReset+0x32>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  401548:	f104 0010 	add.w	r0, r4, #16
  40154c:	4d06      	ldr	r5, [pc, #24]	; (401568 <xQueueGenericReset+0x78>)
  40154e:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  401550:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401554:	47a8      	blx	r5
  401556:	e7e4      	b.n	401522 <xQueueGenericReset+0x32>
  401558:	004011b9 	.word	0x004011b9
  40155c:	004011dd 	.word	0x004011dd
  401560:	00402199 	.word	0x00402199
  401564:	e000ed04 	.word	0xe000ed04
  401568:	00401095 	.word	0x00401095

0040156c <xQueueGenericCreate>:
{
  40156c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40156e:	4605      	mov	r5, r0
  401570:	4617      	mov	r7, r2
	if( uxItemSize == ( UBaseType_t ) 0 )
  401572:	460e      	mov	r6, r1
  401574:	b159      	cbz	r1, 40158e <xQueueGenericCreate+0x22>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401576:	fb00 f001 	mul.w	r0, r0, r1
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  40157a:	3059      	adds	r0, #89	; 0x59
  40157c:	4b0d      	ldr	r3, [pc, #52]	; (4015b4 <xQueueGenericCreate+0x48>)
  40157e:	4798      	blx	r3
	if( pxNewQueue != NULL )
  401580:	4604      	mov	r4, r0
  401582:	b118      	cbz	r0, 40158c <xQueueGenericCreate+0x20>
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  401584:	f100 0358 	add.w	r3, r0, #88	; 0x58
  401588:	6003      	str	r3, [r0, #0]
  40158a:	e006      	b.n	40159a <xQueueGenericCreate+0x2e>
  40158c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  40158e:	2058      	movs	r0, #88	; 0x58
  401590:	4b08      	ldr	r3, [pc, #32]	; (4015b4 <xQueueGenericCreate+0x48>)
  401592:	4798      	blx	r3
	if( pxNewQueue != NULL )
  401594:	4604      	mov	r4, r0
  401596:	b160      	cbz	r0, 4015b2 <xQueueGenericCreate+0x46>
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  401598:	6024      	str	r4, [r4, #0]
		pxNewQueue->uxLength = uxQueueLength;
  40159a:	63e5      	str	r5, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  40159c:	6426      	str	r6, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  40159e:	2101      	movs	r1, #1
  4015a0:	4620      	mov	r0, r4
  4015a2:	4b05      	ldr	r3, [pc, #20]	; (4015b8 <xQueueGenericCreate+0x4c>)
  4015a4:	4798      	blx	r3
			pxNewQueue->ucQueueType = ucQueueType;
  4015a6:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
			pxNewQueue->pxQueueSetContainer = NULL;
  4015aa:	2300      	movs	r3, #0
  4015ac:	6563      	str	r3, [r4, #84]	; 0x54
  4015ae:	4620      	mov	r0, r4
	return xReturn;
  4015b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
}
  4015b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4015b4:	004012f9 	.word	0x004012f9
  4015b8:	004014f1 	.word	0x004014f1

004015bc <xQueueGenericSend>:
{
  4015bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4015c0:	b085      	sub	sp, #20
  4015c2:	4604      	mov	r4, r0
  4015c4:	468a      	mov	sl, r1
  4015c6:	9201      	str	r2, [sp, #4]
  4015c8:	461f      	mov	r7, r3
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
  4015ca:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
  4015cc:	4d4a      	ldr	r5, [pc, #296]	; (4016f8 <xQueueGenericSend+0x13c>)
					vTaskSetTimeOutState( &xTimeOut );
  4015ce:	f8df 8154 	ldr.w	r8, [pc, #340]	; 401724 <xQueueGenericSend+0x168>
					portYIELD_WITHIN_API();
  4015d2:	f8df 9134 	ldr.w	r9, [pc, #308]	; 401708 <xQueueGenericSend+0x14c>
  4015d6:	e04a      	b.n	40166e <xQueueGenericSend+0xb2>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  4015d8:	463a      	mov	r2, r7
  4015da:	4651      	mov	r1, sl
  4015dc:	4620      	mov	r0, r4
  4015de:	4b47      	ldr	r3, [pc, #284]	; (4016fc <xQueueGenericSend+0x140>)
  4015e0:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  4015e2:	6d63      	ldr	r3, [r4, #84]	; 0x54
  4015e4:	b1a3      	cbz	r3, 401610 <xQueueGenericSend+0x54>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  4015e6:	4639      	mov	r1, r7
  4015e8:	4620      	mov	r0, r4
  4015ea:	4b45      	ldr	r3, [pc, #276]	; (401700 <xQueueGenericSend+0x144>)
  4015ec:	4798      	blx	r3
  4015ee:	2801      	cmp	r0, #1
  4015f0:	d005      	beq.n	4015fe <xQueueGenericSend+0x42>
				taskEXIT_CRITICAL();
  4015f2:	4b44      	ldr	r3, [pc, #272]	; (401704 <xQueueGenericSend+0x148>)
  4015f4:	4798      	blx	r3
				return pdPASS;
  4015f6:	2001      	movs	r0, #1
}
  4015f8:	b005      	add	sp, #20
  4015fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
							queueYIELD_IF_USING_PREEMPTION();
  4015fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401602:	4b41      	ldr	r3, [pc, #260]	; (401708 <xQueueGenericSend+0x14c>)
  401604:	601a      	str	r2, [r3, #0]
  401606:	f3bf 8f4f 	dsb	sy
  40160a:	f3bf 8f6f 	isb	sy
  40160e:	e7f0      	b.n	4015f2 <xQueueGenericSend+0x36>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401610:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401612:	b953      	cbnz	r3, 40162a <xQueueGenericSend+0x6e>
						else if( xYieldRequired != pdFALSE )
  401614:	2800      	cmp	r0, #0
  401616:	d0ec      	beq.n	4015f2 <xQueueGenericSend+0x36>
							queueYIELD_IF_USING_PREEMPTION();
  401618:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40161c:	4b3a      	ldr	r3, [pc, #232]	; (401708 <xQueueGenericSend+0x14c>)
  40161e:	601a      	str	r2, [r3, #0]
  401620:	f3bf 8f4f 	dsb	sy
  401624:	f3bf 8f6f 	isb	sy
  401628:	e7e3      	b.n	4015f2 <xQueueGenericSend+0x36>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  40162a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40162e:	4b37      	ldr	r3, [pc, #220]	; (40170c <xQueueGenericSend+0x150>)
  401630:	4798      	blx	r3
  401632:	2801      	cmp	r0, #1
  401634:	d1dd      	bne.n	4015f2 <xQueueGenericSend+0x36>
								queueYIELD_IF_USING_PREEMPTION();
  401636:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40163a:	4b33      	ldr	r3, [pc, #204]	; (401708 <xQueueGenericSend+0x14c>)
  40163c:	601a      	str	r2, [r3, #0]
  40163e:	f3bf 8f4f 	dsb	sy
  401642:	f3bf 8f6f 	isb	sy
  401646:	e7d4      	b.n	4015f2 <xQueueGenericSend+0x36>
					taskEXIT_CRITICAL();
  401648:	4b2e      	ldr	r3, [pc, #184]	; (401704 <xQueueGenericSend+0x148>)
  40164a:	4798      	blx	r3
					return errQUEUE_FULL;
  40164c:	2000      	movs	r0, #0
  40164e:	e7d3      	b.n	4015f8 <xQueueGenericSend+0x3c>
					vTaskSetTimeOutState( &xTimeOut );
  401650:	a802      	add	r0, sp, #8
  401652:	47c0      	blx	r8
  401654:	e017      	b.n	401686 <xQueueGenericSend+0xca>
		prvLockQueue( pxQueue );
  401656:	2300      	movs	r3, #0
  401658:	6463      	str	r3, [r4, #68]	; 0x44
  40165a:	e01d      	b.n	401698 <xQueueGenericSend+0xdc>
  40165c:	2300      	movs	r3, #0
  40165e:	64a3      	str	r3, [r4, #72]	; 0x48
  401660:	e01e      	b.n	4016a0 <xQueueGenericSend+0xe4>
				prvUnlockQueue( pxQueue );
  401662:	4620      	mov	r0, r4
  401664:	4b2a      	ldr	r3, [pc, #168]	; (401710 <xQueueGenericSend+0x154>)
  401666:	4798      	blx	r3
				( void ) xTaskResumeAll();
  401668:	4b2a      	ldr	r3, [pc, #168]	; (401714 <xQueueGenericSend+0x158>)
  40166a:	4798      	blx	r3
  40166c:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
  40166e:	47a8      	blx	r5
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  401670:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401672:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401674:	429a      	cmp	r2, r3
  401676:	d3af      	bcc.n	4015d8 <xQueueGenericSend+0x1c>
  401678:	2f02      	cmp	r7, #2
  40167a:	d0ad      	beq.n	4015d8 <xQueueGenericSend+0x1c>
				if( xTicksToWait == ( TickType_t ) 0 )
  40167c:	9b01      	ldr	r3, [sp, #4]
  40167e:	2b00      	cmp	r3, #0
  401680:	d0e2      	beq.n	401648 <xQueueGenericSend+0x8c>
				else if( xEntryTimeSet == pdFALSE )
  401682:	2e00      	cmp	r6, #0
  401684:	d0e4      	beq.n	401650 <xQueueGenericSend+0x94>
		taskEXIT_CRITICAL();
  401686:	4b1f      	ldr	r3, [pc, #124]	; (401704 <xQueueGenericSend+0x148>)
  401688:	4798      	blx	r3
		vTaskSuspendAll();
  40168a:	4b23      	ldr	r3, [pc, #140]	; (401718 <xQueueGenericSend+0x15c>)
  40168c:	4798      	blx	r3
		prvLockQueue( pxQueue );
  40168e:	47a8      	blx	r5
  401690:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401692:	f1b3 3fff 	cmp.w	r3, #4294967295
  401696:	d0de      	beq.n	401656 <xQueueGenericSend+0x9a>
  401698:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40169a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40169e:	d0dd      	beq.n	40165c <xQueueGenericSend+0xa0>
  4016a0:	4b18      	ldr	r3, [pc, #96]	; (401704 <xQueueGenericSend+0x148>)
  4016a2:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  4016a4:	a901      	add	r1, sp, #4
  4016a6:	a802      	add	r0, sp, #8
  4016a8:	4b1c      	ldr	r3, [pc, #112]	; (40171c <xQueueGenericSend+0x160>)
  4016aa:	4798      	blx	r3
  4016ac:	b9e0      	cbnz	r0, 4016e8 <xQueueGenericSend+0x12c>
	taskENTER_CRITICAL();
  4016ae:	47a8      	blx	r5
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  4016b0:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  4016b4:	6be6      	ldr	r6, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  4016b6:	4b13      	ldr	r3, [pc, #76]	; (401704 <xQueueGenericSend+0x148>)
  4016b8:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  4016ba:	45b3      	cmp	fp, r6
  4016bc:	d1d1      	bne.n	401662 <xQueueGenericSend+0xa6>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  4016be:	9901      	ldr	r1, [sp, #4]
  4016c0:	f104 0010 	add.w	r0, r4, #16
  4016c4:	4b16      	ldr	r3, [pc, #88]	; (401720 <xQueueGenericSend+0x164>)
  4016c6:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  4016c8:	4620      	mov	r0, r4
  4016ca:	4b11      	ldr	r3, [pc, #68]	; (401710 <xQueueGenericSend+0x154>)
  4016cc:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  4016ce:	4b11      	ldr	r3, [pc, #68]	; (401714 <xQueueGenericSend+0x158>)
  4016d0:	4798      	blx	r3
  4016d2:	2800      	cmp	r0, #0
  4016d4:	d1ca      	bne.n	40166c <xQueueGenericSend+0xb0>
					portYIELD_WITHIN_API();
  4016d6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4016da:	f8c9 3000 	str.w	r3, [r9]
  4016de:	f3bf 8f4f 	dsb	sy
  4016e2:	f3bf 8f6f 	isb	sy
  4016e6:	e7c1      	b.n	40166c <xQueueGenericSend+0xb0>
			prvUnlockQueue( pxQueue );
  4016e8:	4620      	mov	r0, r4
  4016ea:	4b09      	ldr	r3, [pc, #36]	; (401710 <xQueueGenericSend+0x154>)
  4016ec:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4016ee:	4b09      	ldr	r3, [pc, #36]	; (401714 <xQueueGenericSend+0x158>)
  4016f0:	4798      	blx	r3
			return errQUEUE_FULL;
  4016f2:	2000      	movs	r0, #0
  4016f4:	e780      	b.n	4015f8 <xQueueGenericSend+0x3c>
  4016f6:	bf00      	nop
  4016f8:	004011b9 	.word	0x004011b9
  4016fc:	0040134d 	.word	0x0040134d
  401700:	004013d1 	.word	0x004013d1
  401704:	004011dd 	.word	0x004011dd
  401708:	e000ed04 	.word	0xe000ed04
  40170c:	00402199 	.word	0x00402199
  401710:	0040144d 	.word	0x0040144d
  401714:	00401e0d 	.word	0x00401e0d
  401718:	00401cb9 	.word	0x00401cb9
  40171c:	00402231 	.word	0x00402231
  401720:	004020c5 	.word	0x004020c5
  401724:	00402219 	.word	0x00402219

00401728 <xQueueGenericSendFromISR>:
{
  401728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm volatile
  40172a:	f3ef 8711 	mrs	r7, BASEPRI
  40172e:	f04f 0480 	mov.w	r4, #128	; 0x80
  401732:	b672      	cpsid	i
  401734:	f384 8811 	msr	BASEPRI, r4
  401738:	f3bf 8f6f 	isb	sy
  40173c:	f3bf 8f4f 	dsb	sy
  401740:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  401742:	6b85      	ldr	r5, [r0, #56]	; 0x38
  401744:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
  401746:	42a5      	cmp	r5, r4
  401748:	d305      	bcc.n	401756 <xQueueGenericSendFromISR+0x2e>
  40174a:	2b02      	cmp	r3, #2
  40174c:	d003      	beq.n	401756 <xQueueGenericSendFromISR+0x2e>
			xReturn = errQUEUE_FULL;
  40174e:	2000      	movs	r0, #0
	__asm volatile
  401750:	f387 8811 	msr	BASEPRI, r7
}
  401754:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401756:	461d      	mov	r5, r3
  401758:	4616      	mov	r6, r2
  40175a:	4604      	mov	r4, r0
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  40175c:	461a      	mov	r2, r3
  40175e:	4b13      	ldr	r3, [pc, #76]	; (4017ac <xQueueGenericSendFromISR+0x84>)
  401760:	4798      	blx	r3
			if( pxQueue->xTxLock == queueUNLOCKED )
  401762:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401764:	f1b3 3fff 	cmp.w	r3, #4294967295
  401768:	d004      	beq.n	401774 <xQueueGenericSendFromISR+0x4c>
				++( pxQueue->xTxLock );
  40176a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40176c:	3301      	adds	r3, #1
  40176e:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  401770:	2001      	movs	r0, #1
  401772:	e7ed      	b.n	401750 <xQueueGenericSendFromISR+0x28>
					if( pxQueue->pxQueueSetContainer != NULL )
  401774:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401776:	b143      	cbz	r3, 40178a <xQueueGenericSendFromISR+0x62>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  401778:	4629      	mov	r1, r5
  40177a:	4620      	mov	r0, r4
  40177c:	4b0c      	ldr	r3, [pc, #48]	; (4017b0 <xQueueGenericSendFromISR+0x88>)
  40177e:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  401780:	b186      	cbz	r6, 4017a4 <xQueueGenericSendFromISR+0x7c>
  401782:	2801      	cmp	r0, #1
  401784:	d10e      	bne.n	4017a4 <xQueueGenericSendFromISR+0x7c>
								*pxHigherPriorityTaskWoken = pdTRUE;
  401786:	6030      	str	r0, [r6, #0]
  401788:	e7e2      	b.n	401750 <xQueueGenericSendFromISR+0x28>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  40178a:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40178c:	b90b      	cbnz	r3, 401792 <xQueueGenericSendFromISR+0x6a>
			xReturn = pdPASS;
  40178e:	2001      	movs	r0, #1
  401790:	e7de      	b.n	401750 <xQueueGenericSendFromISR+0x28>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401792:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401796:	4b07      	ldr	r3, [pc, #28]	; (4017b4 <xQueueGenericSendFromISR+0x8c>)
  401798:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  40179a:	b12e      	cbz	r6, 4017a8 <xQueueGenericSendFromISR+0x80>
  40179c:	b120      	cbz	r0, 4017a8 <xQueueGenericSendFromISR+0x80>
									*pxHigherPriorityTaskWoken = pdTRUE;
  40179e:	2001      	movs	r0, #1
  4017a0:	6030      	str	r0, [r6, #0]
  4017a2:	e7d5      	b.n	401750 <xQueueGenericSendFromISR+0x28>
			xReturn = pdPASS;
  4017a4:	2001      	movs	r0, #1
  4017a6:	e7d3      	b.n	401750 <xQueueGenericSendFromISR+0x28>
  4017a8:	2001      	movs	r0, #1
  4017aa:	e7d1      	b.n	401750 <xQueueGenericSendFromISR+0x28>
  4017ac:	0040134d 	.word	0x0040134d
  4017b0:	004013d1 	.word	0x004013d1
  4017b4:	00402199 	.word	0x00402199

004017b8 <xQueueGenericReceive>:
{
  4017b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4017bc:	b084      	sub	sp, #16
  4017be:	4604      	mov	r4, r0
  4017c0:	468a      	mov	sl, r1
  4017c2:	9201      	str	r2, [sp, #4]
  4017c4:	4699      	mov	r9, r3
BaseType_t xEntryTimeSet = pdFALSE;
  4017c6:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
  4017c8:	4d4d      	ldr	r5, [pc, #308]	; (401900 <xQueueGenericReceive+0x148>)
					vTaskSetTimeOutState( &xTimeOut );
  4017ca:	f8df 8164 	ldr.w	r8, [pc, #356]	; 401930 <xQueueGenericReceive+0x178>
					portYIELD_WITHIN_API();
  4017ce:	4f4d      	ldr	r7, [pc, #308]	; (401904 <xQueueGenericReceive+0x14c>)
  4017d0:	e054      	b.n	40187c <xQueueGenericReceive+0xc4>
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  4017d2:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  4017d4:	4651      	mov	r1, sl
  4017d6:	4620      	mov	r0, r4
  4017d8:	4b4b      	ldr	r3, [pc, #300]	; (401908 <xQueueGenericReceive+0x150>)
  4017da:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  4017dc:	f1b9 0f00 	cmp.w	r9, #0
  4017e0:	d11f      	bne.n	401822 <xQueueGenericReceive+0x6a>
					--( pxQueue->uxMessagesWaiting );
  4017e2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4017e4:	3b01      	subs	r3, #1
  4017e6:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4017e8:	6823      	ldr	r3, [r4, #0]
  4017ea:	b13b      	cbz	r3, 4017fc <xQueueGenericReceive+0x44>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4017ec:	6923      	ldr	r3, [r4, #16]
  4017ee:	b94b      	cbnz	r3, 401804 <xQueueGenericReceive+0x4c>
				taskEXIT_CRITICAL();
  4017f0:	4b46      	ldr	r3, [pc, #280]	; (40190c <xQueueGenericReceive+0x154>)
  4017f2:	4798      	blx	r3
				return pdPASS;
  4017f4:	2001      	movs	r0, #1
}
  4017f6:	b004      	add	sp, #16
  4017f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  4017fc:	4b44      	ldr	r3, [pc, #272]	; (401910 <xQueueGenericReceive+0x158>)
  4017fe:	4798      	blx	r3
  401800:	6060      	str	r0, [r4, #4]
  401802:	e7f3      	b.n	4017ec <xQueueGenericReceive+0x34>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  401804:	f104 0010 	add.w	r0, r4, #16
  401808:	4b42      	ldr	r3, [pc, #264]	; (401914 <xQueueGenericReceive+0x15c>)
  40180a:	4798      	blx	r3
  40180c:	2801      	cmp	r0, #1
  40180e:	d1ef      	bne.n	4017f0 <xQueueGenericReceive+0x38>
							queueYIELD_IF_USING_PREEMPTION();
  401810:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401814:	4b3b      	ldr	r3, [pc, #236]	; (401904 <xQueueGenericReceive+0x14c>)
  401816:	601a      	str	r2, [r3, #0]
  401818:	f3bf 8f4f 	dsb	sy
  40181c:	f3bf 8f6f 	isb	sy
  401820:	e7e6      	b.n	4017f0 <xQueueGenericReceive+0x38>
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  401822:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401824:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401826:	2b00      	cmp	r3, #0
  401828:	d0e2      	beq.n	4017f0 <xQueueGenericReceive+0x38>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40182a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40182e:	4b39      	ldr	r3, [pc, #228]	; (401914 <xQueueGenericReceive+0x15c>)
  401830:	4798      	blx	r3
  401832:	2800      	cmp	r0, #0
  401834:	d0dc      	beq.n	4017f0 <xQueueGenericReceive+0x38>
							queueYIELD_IF_USING_PREEMPTION();
  401836:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40183a:	4b32      	ldr	r3, [pc, #200]	; (401904 <xQueueGenericReceive+0x14c>)
  40183c:	601a      	str	r2, [r3, #0]
  40183e:	f3bf 8f4f 	dsb	sy
  401842:	f3bf 8f6f 	isb	sy
  401846:	e7d3      	b.n	4017f0 <xQueueGenericReceive+0x38>
					taskEXIT_CRITICAL();
  401848:	4b30      	ldr	r3, [pc, #192]	; (40190c <xQueueGenericReceive+0x154>)
  40184a:	4798      	blx	r3
					return errQUEUE_EMPTY;
  40184c:	2000      	movs	r0, #0
  40184e:	e7d2      	b.n	4017f6 <xQueueGenericReceive+0x3e>
					vTaskSetTimeOutState( &xTimeOut );
  401850:	a802      	add	r0, sp, #8
  401852:	47c0      	blx	r8
  401854:	e01b      	b.n	40188e <xQueueGenericReceive+0xd6>
		prvLockQueue( pxQueue );
  401856:	2300      	movs	r3, #0
  401858:	6463      	str	r3, [r4, #68]	; 0x44
  40185a:	e021      	b.n	4018a0 <xQueueGenericReceive+0xe8>
  40185c:	2300      	movs	r3, #0
  40185e:	64a3      	str	r3, [r4, #72]	; 0x48
  401860:	e022      	b.n	4018a8 <xQueueGenericReceive+0xf0>
						taskENTER_CRITICAL();
  401862:	47a8      	blx	r5
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  401864:	6860      	ldr	r0, [r4, #4]
  401866:	4b2c      	ldr	r3, [pc, #176]	; (401918 <xQueueGenericReceive+0x160>)
  401868:	4798      	blx	r3
						taskEXIT_CRITICAL();
  40186a:	4b28      	ldr	r3, [pc, #160]	; (40190c <xQueueGenericReceive+0x154>)
  40186c:	4798      	blx	r3
  40186e:	e02b      	b.n	4018c8 <xQueueGenericReceive+0x110>
				prvUnlockQueue( pxQueue );
  401870:	4620      	mov	r0, r4
  401872:	4b2a      	ldr	r3, [pc, #168]	; (40191c <xQueueGenericReceive+0x164>)
  401874:	4798      	blx	r3
				( void ) xTaskResumeAll();
  401876:	4b2a      	ldr	r3, [pc, #168]	; (401920 <xQueueGenericReceive+0x168>)
  401878:	4798      	blx	r3
  40187a:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
  40187c:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  40187e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401880:	2b00      	cmp	r3, #0
  401882:	d1a6      	bne.n	4017d2 <xQueueGenericReceive+0x1a>
				if( xTicksToWait == ( TickType_t ) 0 )
  401884:	9b01      	ldr	r3, [sp, #4]
  401886:	2b00      	cmp	r3, #0
  401888:	d0de      	beq.n	401848 <xQueueGenericReceive+0x90>
				else if( xEntryTimeSet == pdFALSE )
  40188a:	2e00      	cmp	r6, #0
  40188c:	d0e0      	beq.n	401850 <xQueueGenericReceive+0x98>
		taskEXIT_CRITICAL();
  40188e:	4b1f      	ldr	r3, [pc, #124]	; (40190c <xQueueGenericReceive+0x154>)
  401890:	4798      	blx	r3
		vTaskSuspendAll();
  401892:	4b24      	ldr	r3, [pc, #144]	; (401924 <xQueueGenericReceive+0x16c>)
  401894:	4798      	blx	r3
		prvLockQueue( pxQueue );
  401896:	47a8      	blx	r5
  401898:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40189a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40189e:	d0da      	beq.n	401856 <xQueueGenericReceive+0x9e>
  4018a0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4018a2:	f1b3 3fff 	cmp.w	r3, #4294967295
  4018a6:	d0d9      	beq.n	40185c <xQueueGenericReceive+0xa4>
  4018a8:	4b18      	ldr	r3, [pc, #96]	; (40190c <xQueueGenericReceive+0x154>)
  4018aa:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  4018ac:	a901      	add	r1, sp, #4
  4018ae:	a802      	add	r0, sp, #8
  4018b0:	4b1d      	ldr	r3, [pc, #116]	; (401928 <xQueueGenericReceive+0x170>)
  4018b2:	4798      	blx	r3
  4018b4:	b9e0      	cbnz	r0, 4018f0 <xQueueGenericReceive+0x138>
	taskENTER_CRITICAL();
  4018b6:	47a8      	blx	r5
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  4018b8:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  4018ba:	4b14      	ldr	r3, [pc, #80]	; (40190c <xQueueGenericReceive+0x154>)
  4018bc:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  4018be:	2e00      	cmp	r6, #0
  4018c0:	d1d6      	bne.n	401870 <xQueueGenericReceive+0xb8>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4018c2:	6823      	ldr	r3, [r4, #0]
  4018c4:	2b00      	cmp	r3, #0
  4018c6:	d0cc      	beq.n	401862 <xQueueGenericReceive+0xaa>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  4018c8:	9901      	ldr	r1, [sp, #4]
  4018ca:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4018ce:	4b17      	ldr	r3, [pc, #92]	; (40192c <xQueueGenericReceive+0x174>)
  4018d0:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  4018d2:	4620      	mov	r0, r4
  4018d4:	4b11      	ldr	r3, [pc, #68]	; (40191c <xQueueGenericReceive+0x164>)
  4018d6:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  4018d8:	4b11      	ldr	r3, [pc, #68]	; (401920 <xQueueGenericReceive+0x168>)
  4018da:	4798      	blx	r3
  4018dc:	2800      	cmp	r0, #0
  4018de:	d1cc      	bne.n	40187a <xQueueGenericReceive+0xc2>
					portYIELD_WITHIN_API();
  4018e0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4018e4:	603b      	str	r3, [r7, #0]
  4018e6:	f3bf 8f4f 	dsb	sy
  4018ea:	f3bf 8f6f 	isb	sy
  4018ee:	e7c4      	b.n	40187a <xQueueGenericReceive+0xc2>
			prvUnlockQueue( pxQueue );
  4018f0:	4620      	mov	r0, r4
  4018f2:	4b0a      	ldr	r3, [pc, #40]	; (40191c <xQueueGenericReceive+0x164>)
  4018f4:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4018f6:	4b0a      	ldr	r3, [pc, #40]	; (401920 <xQueueGenericReceive+0x168>)
  4018f8:	4798      	blx	r3
			return errQUEUE_EMPTY;
  4018fa:	2000      	movs	r0, #0
  4018fc:	e77b      	b.n	4017f6 <xQueueGenericReceive+0x3e>
  4018fe:	bf00      	nop
  401900:	004011b9 	.word	0x004011b9
  401904:	e000ed04 	.word	0xe000ed04
  401908:	00401425 	.word	0x00401425
  40190c:	004011dd 	.word	0x004011dd
  401910:	004023e9 	.word	0x004023e9
  401914:	00402199 	.word	0x00402199
  401918:	004022c1 	.word	0x004022c1
  40191c:	0040144d 	.word	0x0040144d
  401920:	00401e0d 	.word	0x00401e0d
  401924:	00401cb9 	.word	0x00401cb9
  401928:	00402231 	.word	0x00402231
  40192c:	004020c5 	.word	0x004020c5
  401930:	00402219 	.word	0x00402219

00401934 <vQueueAddToRegistry>:
	{
  401934:	b410      	push	{r4}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  401936:	4b0b      	ldr	r3, [pc, #44]	; (401964 <vQueueAddToRegistry+0x30>)
  401938:	681b      	ldr	r3, [r3, #0]
  40193a:	b153      	cbz	r3, 401952 <vQueueAddToRegistry+0x1e>
  40193c:	2301      	movs	r3, #1
  40193e:	4c09      	ldr	r4, [pc, #36]	; (401964 <vQueueAddToRegistry+0x30>)
  401940:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  401944:	b132      	cbz	r2, 401954 <vQueueAddToRegistry+0x20>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  401946:	3301      	adds	r3, #1
  401948:	2b0c      	cmp	r3, #12
  40194a:	d1f9      	bne.n	401940 <vQueueAddToRegistry+0xc>
	}
  40194c:	f85d 4b04 	ldr.w	r4, [sp], #4
  401950:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  401952:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  401954:	4a03      	ldr	r2, [pc, #12]	; (401964 <vQueueAddToRegistry+0x30>)
  401956:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  40195a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  40195e:	6058      	str	r0, [r3, #4]
				break;
  401960:	e7f4      	b.n	40194c <vQueueAddToRegistry+0x18>
  401962:	bf00      	nop
  401964:	20400c50 	.word	0x20400c50

00401968 <vQueueWaitForMessageRestricted>:
	{
  401968:	b570      	push	{r4, r5, r6, lr}
  40196a:	4604      	mov	r4, r0
  40196c:	460d      	mov	r5, r1
  40196e:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  401970:	4b0f      	ldr	r3, [pc, #60]	; (4019b0 <vQueueWaitForMessageRestricted+0x48>)
  401972:	4798      	blx	r3
  401974:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401976:	f1b3 3fff 	cmp.w	r3, #4294967295
  40197a:	d00b      	beq.n	401994 <vQueueWaitForMessageRestricted+0x2c>
  40197c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40197e:	f1b3 3fff 	cmp.w	r3, #4294967295
  401982:	d00a      	beq.n	40199a <vQueueWaitForMessageRestricted+0x32>
  401984:	4b0b      	ldr	r3, [pc, #44]	; (4019b4 <vQueueWaitForMessageRestricted+0x4c>)
  401986:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  401988:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40198a:	b14b      	cbz	r3, 4019a0 <vQueueWaitForMessageRestricted+0x38>
		prvUnlockQueue( pxQueue );
  40198c:	4620      	mov	r0, r4
  40198e:	4b0a      	ldr	r3, [pc, #40]	; (4019b8 <vQueueWaitForMessageRestricted+0x50>)
  401990:	4798      	blx	r3
  401992:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
  401994:	2300      	movs	r3, #0
  401996:	6463      	str	r3, [r4, #68]	; 0x44
  401998:	e7f0      	b.n	40197c <vQueueWaitForMessageRestricted+0x14>
  40199a:	2300      	movs	r3, #0
  40199c:	64a3      	str	r3, [r4, #72]	; 0x48
  40199e:	e7f1      	b.n	401984 <vQueueWaitForMessageRestricted+0x1c>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  4019a0:	4632      	mov	r2, r6
  4019a2:	4629      	mov	r1, r5
  4019a4:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4019a8:	4b04      	ldr	r3, [pc, #16]	; (4019bc <vQueueWaitForMessageRestricted+0x54>)
  4019aa:	4798      	blx	r3
  4019ac:	e7ee      	b.n	40198c <vQueueWaitForMessageRestricted+0x24>
  4019ae:	bf00      	nop
  4019b0:	004011b9 	.word	0x004011b9
  4019b4:	004011dd 	.word	0x004011dd
  4019b8:	0040144d 	.word	0x0040144d
  4019bc:	00402131 	.word	0x00402131

004019c0 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  4019c0:	4b08      	ldr	r3, [pc, #32]	; (4019e4 <prvResetNextTaskUnblockTime+0x24>)
  4019c2:	681b      	ldr	r3, [r3, #0]
  4019c4:	681b      	ldr	r3, [r3, #0]
  4019c6:	b13b      	cbz	r3, 4019d8 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  4019c8:	4b06      	ldr	r3, [pc, #24]	; (4019e4 <prvResetNextTaskUnblockTime+0x24>)
  4019ca:	681b      	ldr	r3, [r3, #0]
  4019cc:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  4019ce:	68db      	ldr	r3, [r3, #12]
  4019d0:	685a      	ldr	r2, [r3, #4]
  4019d2:	4b05      	ldr	r3, [pc, #20]	; (4019e8 <prvResetNextTaskUnblockTime+0x28>)
  4019d4:	601a      	str	r2, [r3, #0]
  4019d6:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  4019d8:	f04f 32ff 	mov.w	r2, #4294967295
  4019dc:	4b02      	ldr	r3, [pc, #8]	; (4019e8 <prvResetNextTaskUnblockTime+0x28>)
  4019de:	601a      	str	r2, [r3, #0]
  4019e0:	4770      	bx	lr
  4019e2:	bf00      	nop
  4019e4:	20400a54 	.word	0x20400a54
  4019e8:	20400b00 	.word	0x20400b00

004019ec <prvAddCurrentTaskToDelayedList>:
{
  4019ec:	b510      	push	{r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  4019ee:	4b0f      	ldr	r3, [pc, #60]	; (401a2c <prvAddCurrentTaskToDelayedList+0x40>)
  4019f0:	681b      	ldr	r3, [r3, #0]
  4019f2:	6058      	str	r0, [r3, #4]
	if( xTimeToWake < xTickCount )
  4019f4:	4b0e      	ldr	r3, [pc, #56]	; (401a30 <prvAddCurrentTaskToDelayedList+0x44>)
  4019f6:	681b      	ldr	r3, [r3, #0]
  4019f8:	4298      	cmp	r0, r3
  4019fa:	d30e      	bcc.n	401a1a <prvAddCurrentTaskToDelayedList+0x2e>
  4019fc:	4604      	mov	r4, r0
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4019fe:	4b0d      	ldr	r3, [pc, #52]	; (401a34 <prvAddCurrentTaskToDelayedList+0x48>)
  401a00:	6818      	ldr	r0, [r3, #0]
  401a02:	4b0a      	ldr	r3, [pc, #40]	; (401a2c <prvAddCurrentTaskToDelayedList+0x40>)
  401a04:	6819      	ldr	r1, [r3, #0]
  401a06:	3104      	adds	r1, #4
  401a08:	4b0b      	ldr	r3, [pc, #44]	; (401a38 <prvAddCurrentTaskToDelayedList+0x4c>)
  401a0a:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  401a0c:	4b0b      	ldr	r3, [pc, #44]	; (401a3c <prvAddCurrentTaskToDelayedList+0x50>)
  401a0e:	681b      	ldr	r3, [r3, #0]
  401a10:	429c      	cmp	r4, r3
  401a12:	d201      	bcs.n	401a18 <prvAddCurrentTaskToDelayedList+0x2c>
			xNextTaskUnblockTime = xTimeToWake;
  401a14:	4b09      	ldr	r3, [pc, #36]	; (401a3c <prvAddCurrentTaskToDelayedList+0x50>)
  401a16:	601c      	str	r4, [r3, #0]
  401a18:	bd10      	pop	{r4, pc}
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  401a1a:	4b09      	ldr	r3, [pc, #36]	; (401a40 <prvAddCurrentTaskToDelayedList+0x54>)
  401a1c:	6818      	ldr	r0, [r3, #0]
  401a1e:	4b03      	ldr	r3, [pc, #12]	; (401a2c <prvAddCurrentTaskToDelayedList+0x40>)
  401a20:	6819      	ldr	r1, [r3, #0]
  401a22:	3104      	adds	r1, #4
  401a24:	4b04      	ldr	r3, [pc, #16]	; (401a38 <prvAddCurrentTaskToDelayedList+0x4c>)
  401a26:	4798      	blx	r3
  401a28:	bd10      	pop	{r4, pc}
  401a2a:	bf00      	nop
  401a2c:	20400a50 	.word	0x20400a50
  401a30:	20400b48 	.word	0x20400b48
  401a34:	20400a54 	.word	0x20400a54
  401a38:	004010c9 	.word	0x004010c9
  401a3c:	20400b00 	.word	0x20400b00
  401a40:	20400a58 	.word	0x20400a58

00401a44 <xTaskGenericCreate>:
{
  401a44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401a48:	b083      	sub	sp, #12
  401a4a:	9000      	str	r0, [sp, #0]
  401a4c:	460e      	mov	r6, r1
  401a4e:	4617      	mov	r7, r2
  401a50:	9301      	str	r3, [sp, #4]
  401a52:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  401a56:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  401a5a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401a5c:	2d00      	cmp	r5, #0
  401a5e:	f000 8089 	beq.w	401b74 <xTaskGenericCreate+0x130>
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  401a62:	2058      	movs	r0, #88	; 0x58
  401a64:	4b5f      	ldr	r3, [pc, #380]	; (401be4 <xTaskGenericCreate+0x1a0>)
  401a66:	4798      	blx	r3
			if( pxNewTCB != NULL )
  401a68:	4604      	mov	r4, r0
  401a6a:	2800      	cmp	r0, #0
  401a6c:	f000 8088 	beq.w	401b80 <xTaskGenericCreate+0x13c>
				pxNewTCB->pxStack = pxStack;
  401a70:	6305      	str	r5, [r0, #48]	; 0x30
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  401a72:	00ba      	lsls	r2, r7, #2
  401a74:	21a5      	movs	r1, #165	; 0xa5
  401a76:	4628      	mov	r0, r5
  401a78:	4b5b      	ldr	r3, [pc, #364]	; (401be8 <xTaskGenericCreate+0x1a4>)
  401a7a:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  401a7c:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
  401a80:	443b      	add	r3, r7
  401a82:	6b25      	ldr	r5, [r4, #48]	; 0x30
  401a84:	eb05 0583 	add.w	r5, r5, r3, lsl #2
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  401a88:	f025 0507 	bic.w	r5, r5, #7
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  401a8c:	7833      	ldrb	r3, [r6, #0]
  401a8e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
  401a92:	7833      	ldrb	r3, [r6, #0]
  401a94:	b15b      	cbz	r3, 401aae <xTaskGenericCreate+0x6a>
  401a96:	4633      	mov	r3, r6
  401a98:	f104 0234 	add.w	r2, r4, #52	; 0x34
  401a9c:	3609      	adds	r6, #9
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  401a9e:	7859      	ldrb	r1, [r3, #1]
  401aa0:	f802 1f01 	strb.w	r1, [r2, #1]!
		if( pcName[ x ] == 0x00 )
  401aa4:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  401aa8:	b109      	cbz	r1, 401aae <xTaskGenericCreate+0x6a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  401aaa:	42b3      	cmp	r3, r6
  401aac:	d1f7      	bne.n	401a9e <xTaskGenericCreate+0x5a>
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  401aae:	2700      	movs	r7, #0
  401ab0:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
  401ab4:	465e      	mov	r6, fp
  401ab6:	2e04      	cmp	r6, #4
  401ab8:	bf28      	it	cs
  401aba:	2604      	movcs	r6, #4
	pxTCB->uxPriority = uxPriority;
  401abc:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  401abe:	64a6      	str	r6, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  401ac0:	64e7      	str	r7, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  401ac2:	f104 0804 	add.w	r8, r4, #4
  401ac6:	4640      	mov	r0, r8
  401ac8:	f8df 9170 	ldr.w	r9, [pc, #368]	; 401c3c <xTaskGenericCreate+0x1f8>
  401acc:	47c8      	blx	r9
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  401ace:	f104 0018 	add.w	r0, r4, #24
  401ad2:	47c8      	blx	r9
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  401ad4:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401ad6:	f1c6 0605 	rsb	r6, r6, #5
  401ada:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  401adc:	6264      	str	r4, [r4, #36]	; 0x24
		pxTCB->ulNotifiedValue = 0;
  401ade:	6527      	str	r7, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  401ae0:	f884 7054 	strb.w	r7, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  401ae4:	9a01      	ldr	r2, [sp, #4]
  401ae6:	9900      	ldr	r1, [sp, #0]
  401ae8:	4628      	mov	r0, r5
  401aea:	4b40      	ldr	r3, [pc, #256]	; (401bec <xTaskGenericCreate+0x1a8>)
  401aec:	4798      	blx	r3
  401aee:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  401af0:	f1ba 0f00 	cmp.w	sl, #0
  401af4:	d001      	beq.n	401afa <xTaskGenericCreate+0xb6>
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  401af6:	f8ca 4000 	str.w	r4, [sl]
		taskENTER_CRITICAL();
  401afa:	4b3d      	ldr	r3, [pc, #244]	; (401bf0 <xTaskGenericCreate+0x1ac>)
  401afc:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  401afe:	4a3d      	ldr	r2, [pc, #244]	; (401bf4 <xTaskGenericCreate+0x1b0>)
  401b00:	6813      	ldr	r3, [r2, #0]
  401b02:	3301      	adds	r3, #1
  401b04:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  401b06:	4b3c      	ldr	r3, [pc, #240]	; (401bf8 <xTaskGenericCreate+0x1b4>)
  401b08:	681b      	ldr	r3, [r3, #0]
  401b0a:	2b00      	cmp	r3, #0
  401b0c:	d03e      	beq.n	401b8c <xTaskGenericCreate+0x148>
				if( xSchedulerRunning == pdFALSE )
  401b0e:	4b3b      	ldr	r3, [pc, #236]	; (401bfc <xTaskGenericCreate+0x1b8>)
  401b10:	681b      	ldr	r3, [r3, #0]
  401b12:	b933      	cbnz	r3, 401b22 <xTaskGenericCreate+0xde>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  401b14:	4b38      	ldr	r3, [pc, #224]	; (401bf8 <xTaskGenericCreate+0x1b4>)
  401b16:	681b      	ldr	r3, [r3, #0]
  401b18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401b1a:	459b      	cmp	fp, r3
  401b1c:	d301      	bcc.n	401b22 <xTaskGenericCreate+0xde>
						pxCurrentTCB = pxNewTCB;
  401b1e:	4b36      	ldr	r3, [pc, #216]	; (401bf8 <xTaskGenericCreate+0x1b4>)
  401b20:	601c      	str	r4, [r3, #0]
			uxTaskNumber++;
  401b22:	4a37      	ldr	r2, [pc, #220]	; (401c00 <xTaskGenericCreate+0x1bc>)
  401b24:	6813      	ldr	r3, [r2, #0]
  401b26:	3301      	adds	r3, #1
  401b28:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  401b2a:	6423      	str	r3, [r4, #64]	; 0x40
			prvAddTaskToReadyList( pxNewTCB );
  401b2c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401b2e:	4a35      	ldr	r2, [pc, #212]	; (401c04 <xTaskGenericCreate+0x1c0>)
  401b30:	6811      	ldr	r1, [r2, #0]
  401b32:	2301      	movs	r3, #1
  401b34:	4083      	lsls	r3, r0
  401b36:	430b      	orrs	r3, r1
  401b38:	6013      	str	r3, [r2, #0]
  401b3a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401b3e:	4641      	mov	r1, r8
  401b40:	4b31      	ldr	r3, [pc, #196]	; (401c08 <xTaskGenericCreate+0x1c4>)
  401b42:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401b46:	4b31      	ldr	r3, [pc, #196]	; (401c0c <xTaskGenericCreate+0x1c8>)
  401b48:	4798      	blx	r3
		taskEXIT_CRITICAL();
  401b4a:	4b31      	ldr	r3, [pc, #196]	; (401c10 <xTaskGenericCreate+0x1cc>)
  401b4c:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  401b4e:	4b2b      	ldr	r3, [pc, #172]	; (401bfc <xTaskGenericCreate+0x1b8>)
  401b50:	681b      	ldr	r3, [r3, #0]
  401b52:	2b00      	cmp	r3, #0
  401b54:	d040      	beq.n	401bd8 <xTaskGenericCreate+0x194>
			if( pxCurrentTCB->uxPriority < uxPriority )
  401b56:	4b28      	ldr	r3, [pc, #160]	; (401bf8 <xTaskGenericCreate+0x1b4>)
  401b58:	681b      	ldr	r3, [r3, #0]
  401b5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401b5c:	459b      	cmp	fp, r3
  401b5e:	d93f      	bls.n	401be0 <xTaskGenericCreate+0x19c>
				taskYIELD_IF_USING_PREEMPTION();
  401b60:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401b64:	4b2b      	ldr	r3, [pc, #172]	; (401c14 <xTaskGenericCreate+0x1d0>)
  401b66:	601a      	str	r2, [r3, #0]
  401b68:	f3bf 8f4f 	dsb	sy
  401b6c:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
  401b70:	2001      	movs	r0, #1
  401b72:	e032      	b.n	401bda <xTaskGenericCreate+0x196>
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401b74:	0090      	lsls	r0, r2, #2
  401b76:	4b1b      	ldr	r3, [pc, #108]	; (401be4 <xTaskGenericCreate+0x1a0>)
  401b78:	4798      	blx	r3
		if( pxStack != NULL )
  401b7a:	4605      	mov	r5, r0
  401b7c:	b118      	cbz	r0, 401b86 <xTaskGenericCreate+0x142>
  401b7e:	e770      	b.n	401a62 <xTaskGenericCreate+0x1e>
				vPortFree( pxStack );
  401b80:	4628      	mov	r0, r5
  401b82:	4b25      	ldr	r3, [pc, #148]	; (401c18 <xTaskGenericCreate+0x1d4>)
  401b84:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  401b86:	f04f 30ff 	mov.w	r0, #4294967295
  401b8a:	e026      	b.n	401bda <xTaskGenericCreate+0x196>
				pxCurrentTCB =  pxNewTCB;
  401b8c:	4b1a      	ldr	r3, [pc, #104]	; (401bf8 <xTaskGenericCreate+0x1b4>)
  401b8e:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  401b90:	6813      	ldr	r3, [r2, #0]
  401b92:	2b01      	cmp	r3, #1
  401b94:	d1c5      	bne.n	401b22 <xTaskGenericCreate+0xde>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  401b96:	4e1c      	ldr	r6, [pc, #112]	; (401c08 <xTaskGenericCreate+0x1c4>)
  401b98:	4630      	mov	r0, r6
  401b9a:	4d20      	ldr	r5, [pc, #128]	; (401c1c <xTaskGenericCreate+0x1d8>)
  401b9c:	47a8      	blx	r5
  401b9e:	f106 0014 	add.w	r0, r6, #20
  401ba2:	47a8      	blx	r5
  401ba4:	f106 0028 	add.w	r0, r6, #40	; 0x28
  401ba8:	47a8      	blx	r5
  401baa:	f106 003c 	add.w	r0, r6, #60	; 0x3c
  401bae:	47a8      	blx	r5
  401bb0:	f106 0050 	add.w	r0, r6, #80	; 0x50
  401bb4:	47a8      	blx	r5
	vListInitialise( &xDelayedTaskList1 );
  401bb6:	4f1a      	ldr	r7, [pc, #104]	; (401c20 <xTaskGenericCreate+0x1dc>)
  401bb8:	4638      	mov	r0, r7
  401bba:	47a8      	blx	r5
	vListInitialise( &xDelayedTaskList2 );
  401bbc:	4e19      	ldr	r6, [pc, #100]	; (401c24 <xTaskGenericCreate+0x1e0>)
  401bbe:	4630      	mov	r0, r6
  401bc0:	47a8      	blx	r5
	vListInitialise( &xPendingReadyList );
  401bc2:	4819      	ldr	r0, [pc, #100]	; (401c28 <xTaskGenericCreate+0x1e4>)
  401bc4:	47a8      	blx	r5
		vListInitialise( &xTasksWaitingTermination );
  401bc6:	4819      	ldr	r0, [pc, #100]	; (401c2c <xTaskGenericCreate+0x1e8>)
  401bc8:	47a8      	blx	r5
		vListInitialise( &xSuspendedTaskList );
  401bca:	4819      	ldr	r0, [pc, #100]	; (401c30 <xTaskGenericCreate+0x1ec>)
  401bcc:	47a8      	blx	r5
	pxDelayedTaskList = &xDelayedTaskList1;
  401bce:	4b19      	ldr	r3, [pc, #100]	; (401c34 <xTaskGenericCreate+0x1f0>)
  401bd0:	601f      	str	r7, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  401bd2:	4b19      	ldr	r3, [pc, #100]	; (401c38 <xTaskGenericCreate+0x1f4>)
  401bd4:	601e      	str	r6, [r3, #0]
  401bd6:	e7a4      	b.n	401b22 <xTaskGenericCreate+0xde>
			xReturn = pdPASS;
  401bd8:	2001      	movs	r0, #1
}
  401bda:	b003      	add	sp, #12
  401bdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			xReturn = pdPASS;
  401be0:	2001      	movs	r0, #1
	return xReturn;
  401be2:	e7fa      	b.n	401bda <xTaskGenericCreate+0x196>
  401be4:	004012f9 	.word	0x004012f9
  401be8:	004038c9 	.word	0x004038c9
  401bec:	0040116d 	.word	0x0040116d
  401bf0:	004011b9 	.word	0x004011b9
  401bf4:	20400ac0 	.word	0x20400ac0
  401bf8:	20400a50 	.word	0x20400a50
  401bfc:	20400b1c 	.word	0x20400b1c
  401c00:	20400acc 	.word	0x20400acc
  401c04:	20400ad4 	.word	0x20400ad4
  401c08:	20400a5c 	.word	0x20400a5c
  401c0c:	004010b1 	.word	0x004010b1
  401c10:	004011dd 	.word	0x004011dd
  401c14:	e000ed04 	.word	0xe000ed04
  401c18:	00401329 	.word	0x00401329
  401c1c:	00401095 	.word	0x00401095
  401c20:	20400ad8 	.word	0x20400ad8
  401c24:	20400aec 	.word	0x20400aec
  401c28:	20400b08 	.word	0x20400b08
  401c2c:	20400b34 	.word	0x20400b34
  401c30:	20400b20 	.word	0x20400b20
  401c34:	20400a54 	.word	0x20400a54
  401c38:	20400a58 	.word	0x20400a58
  401c3c:	004010ab 	.word	0x004010ab

00401c40 <vTaskStartScheduler>:
{
  401c40:	b510      	push	{r4, lr}
  401c42:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  401c44:	2300      	movs	r3, #0
  401c46:	9303      	str	r3, [sp, #12]
  401c48:	9302      	str	r3, [sp, #8]
  401c4a:	9301      	str	r3, [sp, #4]
  401c4c:	9300      	str	r3, [sp, #0]
  401c4e:	2282      	movs	r2, #130	; 0x82
  401c50:	4911      	ldr	r1, [pc, #68]	; (401c98 <vTaskStartScheduler+0x58>)
  401c52:	4812      	ldr	r0, [pc, #72]	; (401c9c <vTaskStartScheduler+0x5c>)
  401c54:	4c12      	ldr	r4, [pc, #72]	; (401ca0 <vTaskStartScheduler+0x60>)
  401c56:	47a0      	blx	r4
		if( xReturn == pdPASS )
  401c58:	2801      	cmp	r0, #1
  401c5a:	d001      	beq.n	401c60 <vTaskStartScheduler+0x20>
}
  401c5c:	b004      	add	sp, #16
  401c5e:	bd10      	pop	{r4, pc}
			xReturn = xTimerCreateTimerTask();
  401c60:	4b10      	ldr	r3, [pc, #64]	; (401ca4 <vTaskStartScheduler+0x64>)
  401c62:	4798      	blx	r3
	if( xReturn == pdPASS )
  401c64:	2801      	cmp	r0, #1
  401c66:	d1f9      	bne.n	401c5c <vTaskStartScheduler+0x1c>
	__asm volatile
  401c68:	f04f 0380 	mov.w	r3, #128	; 0x80
  401c6c:	b672      	cpsid	i
  401c6e:	f383 8811 	msr	BASEPRI, r3
  401c72:	f3bf 8f6f 	isb	sy
  401c76:	f3bf 8f4f 	dsb	sy
  401c7a:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
  401c7c:	f04f 32ff 	mov.w	r2, #4294967295
  401c80:	4b09      	ldr	r3, [pc, #36]	; (401ca8 <vTaskStartScheduler+0x68>)
  401c82:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  401c84:	2201      	movs	r2, #1
  401c86:	4b09      	ldr	r3, [pc, #36]	; (401cac <vTaskStartScheduler+0x6c>)
  401c88:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  401c8a:	2200      	movs	r2, #0
  401c8c:	4b08      	ldr	r3, [pc, #32]	; (401cb0 <vTaskStartScheduler+0x70>)
  401c8e:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  401c90:	4b08      	ldr	r3, [pc, #32]	; (401cb4 <vTaskStartScheduler+0x74>)
  401c92:	4798      	blx	r3
}
  401c94:	e7e2      	b.n	401c5c <vTaskStartScheduler+0x1c>
  401c96:	bf00      	nop
  401c98:	00406118 	.word	0x00406118
  401c9c:	00401f7d 	.word	0x00401f7d
  401ca0:	00401a45 	.word	0x00401a45
  401ca4:	004024c1 	.word	0x004024c1
  401ca8:	20400b00 	.word	0x20400b00
  401cac:	20400b1c 	.word	0x20400b1c
  401cb0:	20400b48 	.word	0x20400b48
  401cb4:	004012a9 	.word	0x004012a9

00401cb8 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  401cb8:	4a02      	ldr	r2, [pc, #8]	; (401cc4 <vTaskSuspendAll+0xc>)
  401cba:	6813      	ldr	r3, [r2, #0]
  401cbc:	3301      	adds	r3, #1
  401cbe:	6013      	str	r3, [r2, #0]
  401cc0:	4770      	bx	lr
  401cc2:	bf00      	nop
  401cc4:	20400ac8 	.word	0x20400ac8

00401cc8 <xTaskGetTickCount>:
		xTicks = xTickCount;
  401cc8:	4b01      	ldr	r3, [pc, #4]	; (401cd0 <xTaskGetTickCount+0x8>)
  401cca:	6818      	ldr	r0, [r3, #0]
}
  401ccc:	4770      	bx	lr
  401cce:	bf00      	nop
  401cd0:	20400b48 	.word	0x20400b48

00401cd4 <xTaskIncrementTick>:
{
  401cd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401cd8:	4b3d      	ldr	r3, [pc, #244]	; (401dd0 <xTaskIncrementTick+0xfc>)
  401cda:	681b      	ldr	r3, [r3, #0]
  401cdc:	2b00      	cmp	r3, #0
  401cde:	d16e      	bne.n	401dbe <xTaskIncrementTick+0xea>
		++xTickCount;
  401ce0:	4b3c      	ldr	r3, [pc, #240]	; (401dd4 <xTaskIncrementTick+0x100>)
  401ce2:	681a      	ldr	r2, [r3, #0]
  401ce4:	3201      	adds	r2, #1
  401ce6:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
  401ce8:	f8d3 a000 	ldr.w	sl, [r3]
			if( xConstTickCount == ( TickType_t ) 0U )
  401cec:	f1ba 0f00 	cmp.w	sl, #0
  401cf0:	d01b      	beq.n	401d2a <xTaskIncrementTick+0x56>
			if( xConstTickCount >= xNextTaskUnblockTime )
  401cf2:	4b39      	ldr	r3, [pc, #228]	; (401dd8 <xTaskIncrementTick+0x104>)
  401cf4:	681b      	ldr	r3, [r3, #0]
  401cf6:	459a      	cmp	sl, r3
  401cf8:	d224      	bcs.n	401d44 <xTaskIncrementTick+0x70>
BaseType_t xSwitchRequired = pdFALSE;
  401cfa:	2600      	movs	r6, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  401cfc:	4b37      	ldr	r3, [pc, #220]	; (401ddc <xTaskIncrementTick+0x108>)
  401cfe:	681b      	ldr	r3, [r3, #0]
  401d00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401d02:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401d06:	4a36      	ldr	r2, [pc, #216]	; (401de0 <xTaskIncrementTick+0x10c>)
  401d08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				xSwitchRequired = pdTRUE;
  401d0c:	2b02      	cmp	r3, #2
  401d0e:	bf28      	it	cs
  401d10:	2601      	movcs	r6, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  401d12:	4b34      	ldr	r3, [pc, #208]	; (401de4 <xTaskIncrementTick+0x110>)
  401d14:	681b      	ldr	r3, [r3, #0]
  401d16:	2b00      	cmp	r3, #0
  401d18:	d04e      	beq.n	401db8 <xTaskIncrementTick+0xe4>
		if( xYieldPending != pdFALSE )
  401d1a:	4b33      	ldr	r3, [pc, #204]	; (401de8 <xTaskIncrementTick+0x114>)
  401d1c:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  401d1e:	2b00      	cmp	r3, #0
}
  401d20:	bf0c      	ite	eq
  401d22:	4630      	moveq	r0, r6
  401d24:	2001      	movne	r0, #1
  401d26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				taskSWITCH_DELAYED_LISTS();
  401d2a:	4a30      	ldr	r2, [pc, #192]	; (401dec <xTaskIncrementTick+0x118>)
  401d2c:	6811      	ldr	r1, [r2, #0]
  401d2e:	4b30      	ldr	r3, [pc, #192]	; (401df0 <xTaskIncrementTick+0x11c>)
  401d30:	6818      	ldr	r0, [r3, #0]
  401d32:	6010      	str	r0, [r2, #0]
  401d34:	6019      	str	r1, [r3, #0]
  401d36:	4a2f      	ldr	r2, [pc, #188]	; (401df4 <xTaskIncrementTick+0x120>)
  401d38:	6813      	ldr	r3, [r2, #0]
  401d3a:	3301      	adds	r3, #1
  401d3c:	6013      	str	r3, [r2, #0]
  401d3e:	4b2e      	ldr	r3, [pc, #184]	; (401df8 <xTaskIncrementTick+0x124>)
  401d40:	4798      	blx	r3
  401d42:	e7d6      	b.n	401cf2 <xTaskIncrementTick+0x1e>
  401d44:	2600      	movs	r6, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401d46:	4f29      	ldr	r7, [pc, #164]	; (401dec <xTaskIncrementTick+0x118>)
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401d48:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 401e04 <xTaskIncrementTick+0x130>
						prvAddTaskToReadyList( pxTCB );
  401d4c:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 401e08 <xTaskIncrementTick+0x134>
  401d50:	e021      	b.n	401d96 <xTaskIncrementTick+0xc2>
						xNextTaskUnblockTime = portMAX_DELAY;
  401d52:	f04f 32ff 	mov.w	r2, #4294967295
  401d56:	4b20      	ldr	r3, [pc, #128]	; (401dd8 <xTaskIncrementTick+0x104>)
  401d58:	601a      	str	r2, [r3, #0]
						break;
  401d5a:	e7cf      	b.n	401cfc <xTaskIncrementTick+0x28>
							xNextTaskUnblockTime = xItemValue;
  401d5c:	4a1e      	ldr	r2, [pc, #120]	; (401dd8 <xTaskIncrementTick+0x104>)
  401d5e:	6013      	str	r3, [r2, #0]
							break;
  401d60:	e7cc      	b.n	401cfc <xTaskIncrementTick+0x28>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  401d62:	f104 0018 	add.w	r0, r4, #24
  401d66:	47c8      	blx	r9
						prvAddTaskToReadyList( pxTCB );
  401d68:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401d6a:	f8d8 2000 	ldr.w	r2, [r8]
  401d6e:	2301      	movs	r3, #1
  401d70:	4083      	lsls	r3, r0
  401d72:	4313      	orrs	r3, r2
  401d74:	f8c8 3000 	str.w	r3, [r8]
  401d78:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401d7c:	4629      	mov	r1, r5
  401d7e:	4b18      	ldr	r3, [pc, #96]	; (401de0 <xTaskIncrementTick+0x10c>)
  401d80:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401d84:	4b1d      	ldr	r3, [pc, #116]	; (401dfc <xTaskIncrementTick+0x128>)
  401d86:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  401d88:	4b14      	ldr	r3, [pc, #80]	; (401ddc <xTaskIncrementTick+0x108>)
  401d8a:	681b      	ldr	r3, [r3, #0]
  401d8c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  401d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
  401d90:	429a      	cmp	r2, r3
  401d92:	bf28      	it	cs
  401d94:	2601      	movcs	r6, #1
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401d96:	683b      	ldr	r3, [r7, #0]
  401d98:	681b      	ldr	r3, [r3, #0]
  401d9a:	2b00      	cmp	r3, #0
  401d9c:	d0d9      	beq.n	401d52 <xTaskIncrementTick+0x7e>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  401d9e:	683b      	ldr	r3, [r7, #0]
  401da0:	68db      	ldr	r3, [r3, #12]
  401da2:	68dc      	ldr	r4, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  401da4:	6863      	ldr	r3, [r4, #4]
						if( xConstTickCount < xItemValue )
  401da6:	459a      	cmp	sl, r3
  401da8:	d3d8      	bcc.n	401d5c <xTaskIncrementTick+0x88>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401daa:	1d25      	adds	r5, r4, #4
  401dac:	4628      	mov	r0, r5
  401dae:	47c8      	blx	r9
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  401db0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  401db2:	2b00      	cmp	r3, #0
  401db4:	d1d5      	bne.n	401d62 <xTaskIncrementTick+0x8e>
  401db6:	e7d7      	b.n	401d68 <xTaskIncrementTick+0x94>
				vApplicationTickHook();
  401db8:	4b11      	ldr	r3, [pc, #68]	; (401e00 <xTaskIncrementTick+0x12c>)
  401dba:	4798      	blx	r3
  401dbc:	e7ad      	b.n	401d1a <xTaskIncrementTick+0x46>
		++uxPendedTicks;
  401dbe:	4a09      	ldr	r2, [pc, #36]	; (401de4 <xTaskIncrementTick+0x110>)
  401dc0:	6813      	ldr	r3, [r2, #0]
  401dc2:	3301      	adds	r3, #1
  401dc4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  401dc6:	4b0e      	ldr	r3, [pc, #56]	; (401e00 <xTaskIncrementTick+0x12c>)
  401dc8:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
  401dca:	2600      	movs	r6, #0
  401dcc:	e7a5      	b.n	401d1a <xTaskIncrementTick+0x46>
  401dce:	bf00      	nop
  401dd0:	20400ac8 	.word	0x20400ac8
  401dd4:	20400b48 	.word	0x20400b48
  401dd8:	20400b00 	.word	0x20400b00
  401ddc:	20400a50 	.word	0x20400a50
  401de0:	20400a5c 	.word	0x20400a5c
  401de4:	20400ac4 	.word	0x20400ac4
  401de8:	20400b4c 	.word	0x20400b4c
  401dec:	20400a54 	.word	0x20400a54
  401df0:	20400a58 	.word	0x20400a58
  401df4:	20400b04 	.word	0x20400b04
  401df8:	004019c1 	.word	0x004019c1
  401dfc:	004010b1 	.word	0x004010b1
  401e00:	00402ca9 	.word	0x00402ca9
  401e04:	004010fd 	.word	0x004010fd
  401e08:	20400ad4 	.word	0x20400ad4

00401e0c <xTaskResumeAll>:
{
  401e0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	taskENTER_CRITICAL();
  401e10:	4b2f      	ldr	r3, [pc, #188]	; (401ed0 <xTaskResumeAll+0xc4>)
  401e12:	4798      	blx	r3
		--uxSchedulerSuspended;
  401e14:	4b2f      	ldr	r3, [pc, #188]	; (401ed4 <xTaskResumeAll+0xc8>)
  401e16:	681a      	ldr	r2, [r3, #0]
  401e18:	3a01      	subs	r2, #1
  401e1a:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401e1c:	681b      	ldr	r3, [r3, #0]
  401e1e:	2b00      	cmp	r3, #0
  401e20:	d150      	bne.n	401ec4 <xTaskResumeAll+0xb8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  401e22:	4b2d      	ldr	r3, [pc, #180]	; (401ed8 <xTaskResumeAll+0xcc>)
  401e24:	681b      	ldr	r3, [r3, #0]
  401e26:	b333      	cbz	r3, 401e76 <xTaskResumeAll+0x6a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  401e28:	4e2c      	ldr	r6, [pc, #176]	; (401edc <xTaskResumeAll+0xd0>)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  401e2a:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 401f00 <xTaskResumeAll+0xf4>
					prvAddTaskToReadyList( pxTCB );
  401e2e:	4f2c      	ldr	r7, [pc, #176]	; (401ee0 <xTaskResumeAll+0xd4>)
  401e30:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 401f04 <xTaskResumeAll+0xf8>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  401e34:	6833      	ldr	r3, [r6, #0]
  401e36:	b303      	cbz	r3, 401e7a <xTaskResumeAll+0x6e>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  401e38:	68f3      	ldr	r3, [r6, #12]
  401e3a:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  401e3c:	f104 0018 	add.w	r0, r4, #24
  401e40:	47c0      	blx	r8
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401e42:	1d25      	adds	r5, r4, #4
  401e44:	4628      	mov	r0, r5
  401e46:	47c0      	blx	r8
					prvAddTaskToReadyList( pxTCB );
  401e48:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401e4a:	683a      	ldr	r2, [r7, #0]
  401e4c:	2301      	movs	r3, #1
  401e4e:	4083      	lsls	r3, r0
  401e50:	4313      	orrs	r3, r2
  401e52:	603b      	str	r3, [r7, #0]
  401e54:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401e58:	4629      	mov	r1, r5
  401e5a:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  401e5e:	4b21      	ldr	r3, [pc, #132]	; (401ee4 <xTaskResumeAll+0xd8>)
  401e60:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  401e62:	4b21      	ldr	r3, [pc, #132]	; (401ee8 <xTaskResumeAll+0xdc>)
  401e64:	681b      	ldr	r3, [r3, #0]
  401e66:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  401e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401e6a:	429a      	cmp	r2, r3
  401e6c:	d3e2      	bcc.n	401e34 <xTaskResumeAll+0x28>
						xYieldPending = pdTRUE;
  401e6e:	2201      	movs	r2, #1
  401e70:	4b1e      	ldr	r3, [pc, #120]	; (401eec <xTaskResumeAll+0xe0>)
  401e72:	601a      	str	r2, [r3, #0]
  401e74:	e7de      	b.n	401e34 <xTaskResumeAll+0x28>
BaseType_t xAlreadyYielded = pdFALSE;
  401e76:	2400      	movs	r4, #0
  401e78:	e025      	b.n	401ec6 <xTaskResumeAll+0xba>
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  401e7a:	4b1d      	ldr	r3, [pc, #116]	; (401ef0 <xTaskResumeAll+0xe4>)
  401e7c:	681b      	ldr	r3, [r3, #0]
  401e7e:	b18b      	cbz	r3, 401ea4 <xTaskResumeAll+0x98>
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  401e80:	4b1b      	ldr	r3, [pc, #108]	; (401ef0 <xTaskResumeAll+0xe4>)
  401e82:	681b      	ldr	r3, [r3, #0]
  401e84:	b173      	cbz	r3, 401ea4 <xTaskResumeAll+0x98>
						if( xTaskIncrementTick() != pdFALSE )
  401e86:	4d1b      	ldr	r5, [pc, #108]	; (401ef4 <xTaskResumeAll+0xe8>)
							xYieldPending = pdTRUE;
  401e88:	4e18      	ldr	r6, [pc, #96]	; (401eec <xTaskResumeAll+0xe0>)
						--uxPendedTicks;
  401e8a:	4c19      	ldr	r4, [pc, #100]	; (401ef0 <xTaskResumeAll+0xe4>)
  401e8c:	e004      	b.n	401e98 <xTaskResumeAll+0x8c>
  401e8e:	6823      	ldr	r3, [r4, #0]
  401e90:	3b01      	subs	r3, #1
  401e92:	6023      	str	r3, [r4, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  401e94:	6823      	ldr	r3, [r4, #0]
  401e96:	b12b      	cbz	r3, 401ea4 <xTaskResumeAll+0x98>
						if( xTaskIncrementTick() != pdFALSE )
  401e98:	47a8      	blx	r5
  401e9a:	2800      	cmp	r0, #0
  401e9c:	d0f7      	beq.n	401e8e <xTaskResumeAll+0x82>
							xYieldPending = pdTRUE;
  401e9e:	2301      	movs	r3, #1
  401ea0:	6033      	str	r3, [r6, #0]
  401ea2:	e7f4      	b.n	401e8e <xTaskResumeAll+0x82>
				if( xYieldPending == pdTRUE )
  401ea4:	4b11      	ldr	r3, [pc, #68]	; (401eec <xTaskResumeAll+0xe0>)
  401ea6:	681b      	ldr	r3, [r3, #0]
  401ea8:	2b01      	cmp	r3, #1
  401eaa:	d001      	beq.n	401eb0 <xTaskResumeAll+0xa4>
BaseType_t xAlreadyYielded = pdFALSE;
  401eac:	2400      	movs	r4, #0
  401eae:	e00a      	b.n	401ec6 <xTaskResumeAll+0xba>
					taskYIELD_IF_USING_PREEMPTION();
  401eb0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401eb4:	4b10      	ldr	r3, [pc, #64]	; (401ef8 <xTaskResumeAll+0xec>)
  401eb6:	601a      	str	r2, [r3, #0]
  401eb8:	f3bf 8f4f 	dsb	sy
  401ebc:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
  401ec0:	2401      	movs	r4, #1
  401ec2:	e000      	b.n	401ec6 <xTaskResumeAll+0xba>
BaseType_t xAlreadyYielded = pdFALSE;
  401ec4:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  401ec6:	4b0d      	ldr	r3, [pc, #52]	; (401efc <xTaskResumeAll+0xf0>)
  401ec8:	4798      	blx	r3
}
  401eca:	4620      	mov	r0, r4
  401ecc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401ed0:	004011b9 	.word	0x004011b9
  401ed4:	20400ac8 	.word	0x20400ac8
  401ed8:	20400ac0 	.word	0x20400ac0
  401edc:	20400b08 	.word	0x20400b08
  401ee0:	20400ad4 	.word	0x20400ad4
  401ee4:	004010b1 	.word	0x004010b1
  401ee8:	20400a50 	.word	0x20400a50
  401eec:	20400b4c 	.word	0x20400b4c
  401ef0:	20400ac4 	.word	0x20400ac4
  401ef4:	00401cd5 	.word	0x00401cd5
  401ef8:	e000ed04 	.word	0xe000ed04
  401efc:	004011dd 	.word	0x004011dd
  401f00:	004010fd 	.word	0x004010fd
  401f04:	20400a5c 	.word	0x20400a5c

00401f08 <vTaskDelay>:
	{
  401f08:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
  401f0a:	b940      	cbnz	r0, 401f1e <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
  401f0c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401f10:	4b12      	ldr	r3, [pc, #72]	; (401f5c <vTaskDelay+0x54>)
  401f12:	601a      	str	r2, [r3, #0]
  401f14:	f3bf 8f4f 	dsb	sy
  401f18:	f3bf 8f6f 	isb	sy
  401f1c:	bd10      	pop	{r4, pc}
  401f1e:	4604      	mov	r4, r0
			vTaskSuspendAll();
  401f20:	4b0f      	ldr	r3, [pc, #60]	; (401f60 <vTaskDelay+0x58>)
  401f22:	4798      	blx	r3
				xTimeToWake = xTickCount + xTicksToDelay;
  401f24:	4b0f      	ldr	r3, [pc, #60]	; (401f64 <vTaskDelay+0x5c>)
  401f26:	681b      	ldr	r3, [r3, #0]
  401f28:	441c      	add	r4, r3
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  401f2a:	4b0f      	ldr	r3, [pc, #60]	; (401f68 <vTaskDelay+0x60>)
  401f2c:	6818      	ldr	r0, [r3, #0]
  401f2e:	3004      	adds	r0, #4
  401f30:	4b0e      	ldr	r3, [pc, #56]	; (401f6c <vTaskDelay+0x64>)
  401f32:	4798      	blx	r3
  401f34:	b948      	cbnz	r0, 401f4a <vTaskDelay+0x42>
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  401f36:	4b0c      	ldr	r3, [pc, #48]	; (401f68 <vTaskDelay+0x60>)
  401f38:	681a      	ldr	r2, [r3, #0]
  401f3a:	490d      	ldr	r1, [pc, #52]	; (401f70 <vTaskDelay+0x68>)
  401f3c:	680b      	ldr	r3, [r1, #0]
  401f3e:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  401f40:	2201      	movs	r2, #1
  401f42:	4082      	lsls	r2, r0
  401f44:	ea23 0302 	bic.w	r3, r3, r2
  401f48:	600b      	str	r3, [r1, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  401f4a:	4620      	mov	r0, r4
  401f4c:	4b09      	ldr	r3, [pc, #36]	; (401f74 <vTaskDelay+0x6c>)
  401f4e:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
  401f50:	4b09      	ldr	r3, [pc, #36]	; (401f78 <vTaskDelay+0x70>)
  401f52:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
  401f54:	2800      	cmp	r0, #0
  401f56:	d1e1      	bne.n	401f1c <vTaskDelay+0x14>
  401f58:	e7d8      	b.n	401f0c <vTaskDelay+0x4>
  401f5a:	bf00      	nop
  401f5c:	e000ed04 	.word	0xe000ed04
  401f60:	00401cb9 	.word	0x00401cb9
  401f64:	20400b48 	.word	0x20400b48
  401f68:	20400a50 	.word	0x20400a50
  401f6c:	004010fd 	.word	0x004010fd
  401f70:	20400ad4 	.word	0x20400ad4
  401f74:	004019ed 	.word	0x004019ed
  401f78:	00401e0d 	.word	0x00401e0d

00401f7c <prvIdleTask>:
{
  401f7c:	b580      	push	{r7, lr}
			vTaskSuspendAll();
  401f7e:	f8df 8088 	ldr.w	r8, [pc, #136]	; 402008 <prvIdleTask+0x8c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  401f82:	4e19      	ldr	r6, [pc, #100]	; (401fe8 <prvIdleTask+0x6c>)
				taskYIELD();
  401f84:	f8df 9084 	ldr.w	r9, [pc, #132]	; 40200c <prvIdleTask+0x90>
  401f88:	e02a      	b.n	401fe0 <prvIdleTask+0x64>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  401f8a:	4b18      	ldr	r3, [pc, #96]	; (401fec <prvIdleTask+0x70>)
  401f8c:	681b      	ldr	r3, [r3, #0]
  401f8e:	2b01      	cmp	r3, #1
  401f90:	d81e      	bhi.n	401fd0 <prvIdleTask+0x54>
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  401f92:	682b      	ldr	r3, [r5, #0]
  401f94:	2b00      	cmp	r3, #0
  401f96:	d0f8      	beq.n	401f8a <prvIdleTask+0xe>
			vTaskSuspendAll();
  401f98:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  401f9a:	6834      	ldr	r4, [r6, #0]
			( void ) xTaskResumeAll();
  401f9c:	47b8      	blx	r7
			if( xListIsEmpty == pdFALSE )
  401f9e:	2c00      	cmp	r4, #0
  401fa0:	d0f7      	beq.n	401f92 <prvIdleTask+0x16>
				taskENTER_CRITICAL();
  401fa2:	4b13      	ldr	r3, [pc, #76]	; (401ff0 <prvIdleTask+0x74>)
  401fa4:	4798      	blx	r3
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  401fa6:	68f3      	ldr	r3, [r6, #12]
  401fa8:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401faa:	1d20      	adds	r0, r4, #4
  401fac:	4b11      	ldr	r3, [pc, #68]	; (401ff4 <prvIdleTask+0x78>)
  401fae:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  401fb0:	4a11      	ldr	r2, [pc, #68]	; (401ff8 <prvIdleTask+0x7c>)
  401fb2:	6813      	ldr	r3, [r2, #0]
  401fb4:	3b01      	subs	r3, #1
  401fb6:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  401fb8:	682b      	ldr	r3, [r5, #0]
  401fba:	3b01      	subs	r3, #1
  401fbc:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
  401fbe:	4b0f      	ldr	r3, [pc, #60]	; (401ffc <prvIdleTask+0x80>)
  401fc0:	4798      	blx	r3
			vPortFreeAligned( pxTCB->pxStack );
  401fc2:	6b20      	ldr	r0, [r4, #48]	; 0x30
  401fc4:	f8df a048 	ldr.w	sl, [pc, #72]	; 402010 <prvIdleTask+0x94>
  401fc8:	47d0      	blx	sl
		vPortFree( pxTCB );
  401fca:	4620      	mov	r0, r4
  401fcc:	47d0      	blx	sl
  401fce:	e7e0      	b.n	401f92 <prvIdleTask+0x16>
				taskYIELD();
  401fd0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  401fd4:	f8c9 3000 	str.w	r3, [r9]
  401fd8:	f3bf 8f4f 	dsb	sy
  401fdc:	f3bf 8f6f 	isb	sy
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  401fe0:	4d07      	ldr	r5, [pc, #28]	; (402000 <prvIdleTask+0x84>)
			( void ) xTaskResumeAll();
  401fe2:	4f08      	ldr	r7, [pc, #32]	; (402004 <prvIdleTask+0x88>)
  401fe4:	e7d5      	b.n	401f92 <prvIdleTask+0x16>
  401fe6:	bf00      	nop
  401fe8:	20400b34 	.word	0x20400b34
  401fec:	20400a5c 	.word	0x20400a5c
  401ff0:	004011b9 	.word	0x004011b9
  401ff4:	004010fd 	.word	0x004010fd
  401ff8:	20400ac0 	.word	0x20400ac0
  401ffc:	004011dd 	.word	0x004011dd
  402000:	20400ad0 	.word	0x20400ad0
  402004:	00401e0d 	.word	0x00401e0d
  402008:	00401cb9 	.word	0x00401cb9
  40200c:	e000ed04 	.word	0xe000ed04
  402010:	00401329 	.word	0x00401329

00402014 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  402014:	4b25      	ldr	r3, [pc, #148]	; (4020ac <vTaskSwitchContext+0x98>)
  402016:	681b      	ldr	r3, [r3, #0]
  402018:	2b00      	cmp	r3, #0
  40201a:	d12e      	bne.n	40207a <vTaskSwitchContext+0x66>
{
  40201c:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  40201e:	2200      	movs	r2, #0
  402020:	4b23      	ldr	r3, [pc, #140]	; (4020b0 <vTaskSwitchContext+0x9c>)
  402022:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  402024:	4b23      	ldr	r3, [pc, #140]	; (4020b4 <vTaskSwitchContext+0xa0>)
  402026:	681b      	ldr	r3, [r3, #0]
  402028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40202a:	681a      	ldr	r2, [r3, #0]
  40202c:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402030:	d027      	beq.n	402082 <vTaskSwitchContext+0x6e>
  402032:	4b20      	ldr	r3, [pc, #128]	; (4020b4 <vTaskSwitchContext+0xa0>)
  402034:	6818      	ldr	r0, [r3, #0]
  402036:	6819      	ldr	r1, [r3, #0]
  402038:	3134      	adds	r1, #52	; 0x34
  40203a:	4b1f      	ldr	r3, [pc, #124]	; (4020b8 <vTaskSwitchContext+0xa4>)
  40203c:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  40203e:	4b1f      	ldr	r3, [pc, #124]	; (4020bc <vTaskSwitchContext+0xa8>)
  402040:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  402042:	fab3 f383 	clz	r3, r3
  402046:	b2db      	uxtb	r3, r3
  402048:	f1c3 031f 	rsb	r3, r3, #31
  40204c:	4a1c      	ldr	r2, [pc, #112]	; (4020c0 <vTaskSwitchContext+0xac>)
  40204e:	0099      	lsls	r1, r3, #2
  402050:	18c8      	adds	r0, r1, r3
  402052:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  402056:	6844      	ldr	r4, [r0, #4]
  402058:	6864      	ldr	r4, [r4, #4]
  40205a:	6044      	str	r4, [r0, #4]
  40205c:	4419      	add	r1, r3
  40205e:	4602      	mov	r2, r0
  402060:	3208      	adds	r2, #8
  402062:	4294      	cmp	r4, r2
  402064:	d01a      	beq.n	40209c <vTaskSwitchContext+0x88>
  402066:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40206a:	4a15      	ldr	r2, [pc, #84]	; (4020c0 <vTaskSwitchContext+0xac>)
  40206c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  402070:	685b      	ldr	r3, [r3, #4]
  402072:	68da      	ldr	r2, [r3, #12]
  402074:	4b0f      	ldr	r3, [pc, #60]	; (4020b4 <vTaskSwitchContext+0xa0>)
  402076:	601a      	str	r2, [r3, #0]
  402078:	bd10      	pop	{r4, pc}
		xYieldPending = pdTRUE;
  40207a:	2201      	movs	r2, #1
  40207c:	4b0c      	ldr	r3, [pc, #48]	; (4020b0 <vTaskSwitchContext+0x9c>)
  40207e:	601a      	str	r2, [r3, #0]
  402080:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  402082:	685a      	ldr	r2, [r3, #4]
  402084:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402088:	d1d3      	bne.n	402032 <vTaskSwitchContext+0x1e>
  40208a:	689a      	ldr	r2, [r3, #8]
  40208c:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402090:	d1cf      	bne.n	402032 <vTaskSwitchContext+0x1e>
  402092:	68db      	ldr	r3, [r3, #12]
  402094:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  402098:	d1cb      	bne.n	402032 <vTaskSwitchContext+0x1e>
  40209a:	e7d0      	b.n	40203e <vTaskSwitchContext+0x2a>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  40209c:	6860      	ldr	r0, [r4, #4]
  40209e:	460a      	mov	r2, r1
  4020a0:	4907      	ldr	r1, [pc, #28]	; (4020c0 <vTaskSwitchContext+0xac>)
  4020a2:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  4020a6:	6050      	str	r0, [r2, #4]
  4020a8:	e7dd      	b.n	402066 <vTaskSwitchContext+0x52>
  4020aa:	bf00      	nop
  4020ac:	20400ac8 	.word	0x20400ac8
  4020b0:	20400b4c 	.word	0x20400b4c
  4020b4:	20400a50 	.word	0x20400a50
  4020b8:	00402c91 	.word	0x00402c91
  4020bc:	20400ad4 	.word	0x20400ad4
  4020c0:	20400a5c 	.word	0x20400a5c

004020c4 <vTaskPlaceOnEventList>:
{
  4020c4:	b538      	push	{r3, r4, r5, lr}
  4020c6:	460d      	mov	r5, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  4020c8:	4c11      	ldr	r4, [pc, #68]	; (402110 <vTaskPlaceOnEventList+0x4c>)
  4020ca:	6821      	ldr	r1, [r4, #0]
  4020cc:	3118      	adds	r1, #24
  4020ce:	4b11      	ldr	r3, [pc, #68]	; (402114 <vTaskPlaceOnEventList+0x50>)
  4020d0:	4798      	blx	r3
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4020d2:	6820      	ldr	r0, [r4, #0]
  4020d4:	3004      	adds	r0, #4
  4020d6:	4b10      	ldr	r3, [pc, #64]	; (402118 <vTaskPlaceOnEventList+0x54>)
  4020d8:	4798      	blx	r3
  4020da:	b940      	cbnz	r0, 4020ee <vTaskPlaceOnEventList+0x2a>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  4020dc:	6822      	ldr	r2, [r4, #0]
  4020de:	490f      	ldr	r1, [pc, #60]	; (40211c <vTaskPlaceOnEventList+0x58>)
  4020e0:	680b      	ldr	r3, [r1, #0]
  4020e2:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  4020e4:	2201      	movs	r2, #1
  4020e6:	4082      	lsls	r2, r0
  4020e8:	ea23 0302 	bic.w	r3, r3, r2
  4020ec:	600b      	str	r3, [r1, #0]
		if( xTicksToWait == portMAX_DELAY )
  4020ee:	f1b5 3fff 	cmp.w	r5, #4294967295
  4020f2:	d005      	beq.n	402100 <vTaskPlaceOnEventList+0x3c>
			xTimeToWake = xTickCount + xTicksToWait;
  4020f4:	4b0a      	ldr	r3, [pc, #40]	; (402120 <vTaskPlaceOnEventList+0x5c>)
  4020f6:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  4020f8:	4428      	add	r0, r5
  4020fa:	4b0a      	ldr	r3, [pc, #40]	; (402124 <vTaskPlaceOnEventList+0x60>)
  4020fc:	4798      	blx	r3
  4020fe:	bd38      	pop	{r3, r4, r5, pc}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402100:	4b03      	ldr	r3, [pc, #12]	; (402110 <vTaskPlaceOnEventList+0x4c>)
  402102:	6819      	ldr	r1, [r3, #0]
  402104:	3104      	adds	r1, #4
  402106:	4808      	ldr	r0, [pc, #32]	; (402128 <vTaskPlaceOnEventList+0x64>)
  402108:	4b08      	ldr	r3, [pc, #32]	; (40212c <vTaskPlaceOnEventList+0x68>)
  40210a:	4798      	blx	r3
  40210c:	bd38      	pop	{r3, r4, r5, pc}
  40210e:	bf00      	nop
  402110:	20400a50 	.word	0x20400a50
  402114:	004010c9 	.word	0x004010c9
  402118:	004010fd 	.word	0x004010fd
  40211c:	20400ad4 	.word	0x20400ad4
  402120:	20400b48 	.word	0x20400b48
  402124:	004019ed 	.word	0x004019ed
  402128:	20400b20 	.word	0x20400b20
  40212c:	004010b1 	.word	0x004010b1

00402130 <vTaskPlaceOnEventListRestricted>:
	{
  402130:	b570      	push	{r4, r5, r6, lr}
  402132:	460e      	mov	r6, r1
  402134:	4615      	mov	r5, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  402136:	4c11      	ldr	r4, [pc, #68]	; (40217c <vTaskPlaceOnEventListRestricted+0x4c>)
  402138:	6821      	ldr	r1, [r4, #0]
  40213a:	3118      	adds	r1, #24
  40213c:	4b10      	ldr	r3, [pc, #64]	; (402180 <vTaskPlaceOnEventListRestricted+0x50>)
  40213e:	4798      	blx	r3
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402140:	6820      	ldr	r0, [r4, #0]
  402142:	3004      	adds	r0, #4
  402144:	4b0f      	ldr	r3, [pc, #60]	; (402184 <vTaskPlaceOnEventListRestricted+0x54>)
  402146:	4798      	blx	r3
  402148:	b940      	cbnz	r0, 40215c <vTaskPlaceOnEventListRestricted+0x2c>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  40214a:	6822      	ldr	r2, [r4, #0]
  40214c:	490e      	ldr	r1, [pc, #56]	; (402188 <vTaskPlaceOnEventListRestricted+0x58>)
  40214e:	680b      	ldr	r3, [r1, #0]
  402150:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  402152:	2201      	movs	r2, #1
  402154:	4082      	lsls	r2, r0
  402156:	ea23 0302 	bic.w	r3, r3, r2
  40215a:	600b      	str	r3, [r1, #0]
			if( xWaitIndefinitely == pdTRUE )
  40215c:	2d01      	cmp	r5, #1
  40215e:	d005      	beq.n	40216c <vTaskPlaceOnEventListRestricted+0x3c>
				xTimeToWake = xTickCount + xTicksToWait;
  402160:	4b0a      	ldr	r3, [pc, #40]	; (40218c <vTaskPlaceOnEventListRestricted+0x5c>)
  402162:	6818      	ldr	r0, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  402164:	4430      	add	r0, r6
  402166:	4b0a      	ldr	r3, [pc, #40]	; (402190 <vTaskPlaceOnEventListRestricted+0x60>)
  402168:	4798      	blx	r3
  40216a:	bd70      	pop	{r4, r5, r6, pc}
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  40216c:	4b03      	ldr	r3, [pc, #12]	; (40217c <vTaskPlaceOnEventListRestricted+0x4c>)
  40216e:	6819      	ldr	r1, [r3, #0]
  402170:	3104      	adds	r1, #4
  402172:	4808      	ldr	r0, [pc, #32]	; (402194 <vTaskPlaceOnEventListRestricted+0x64>)
  402174:	4b02      	ldr	r3, [pc, #8]	; (402180 <vTaskPlaceOnEventListRestricted+0x50>)
  402176:	4798      	blx	r3
  402178:	bd70      	pop	{r4, r5, r6, pc}
  40217a:	bf00      	nop
  40217c:	20400a50 	.word	0x20400a50
  402180:	004010b1 	.word	0x004010b1
  402184:	004010fd 	.word	0x004010fd
  402188:	20400ad4 	.word	0x20400ad4
  40218c:	20400b48 	.word	0x20400b48
  402190:	004019ed 	.word	0x004019ed
  402194:	20400b20 	.word	0x20400b20

00402198 <xTaskRemoveFromEventList>:
{
  402198:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  40219a:	68c3      	ldr	r3, [r0, #12]
  40219c:	68dc      	ldr	r4, [r3, #12]
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  40219e:	f104 0518 	add.w	r5, r4, #24
  4021a2:	4628      	mov	r0, r5
  4021a4:	4b14      	ldr	r3, [pc, #80]	; (4021f8 <xTaskRemoveFromEventList+0x60>)
  4021a6:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4021a8:	4b14      	ldr	r3, [pc, #80]	; (4021fc <xTaskRemoveFromEventList+0x64>)
  4021aa:	681b      	ldr	r3, [r3, #0]
  4021ac:	b9e3      	cbnz	r3, 4021e8 <xTaskRemoveFromEventList+0x50>
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  4021ae:	1d25      	adds	r5, r4, #4
  4021b0:	4628      	mov	r0, r5
  4021b2:	4b11      	ldr	r3, [pc, #68]	; (4021f8 <xTaskRemoveFromEventList+0x60>)
  4021b4:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  4021b6:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4021b8:	4a11      	ldr	r2, [pc, #68]	; (402200 <xTaskRemoveFromEventList+0x68>)
  4021ba:	6811      	ldr	r1, [r2, #0]
  4021bc:	2301      	movs	r3, #1
  4021be:	4083      	lsls	r3, r0
  4021c0:	430b      	orrs	r3, r1
  4021c2:	6013      	str	r3, [r2, #0]
  4021c4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4021c8:	4629      	mov	r1, r5
  4021ca:	4b0e      	ldr	r3, [pc, #56]	; (402204 <xTaskRemoveFromEventList+0x6c>)
  4021cc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4021d0:	4b0d      	ldr	r3, [pc, #52]	; (402208 <xTaskRemoveFromEventList+0x70>)
  4021d2:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  4021d4:	4b0d      	ldr	r3, [pc, #52]	; (40220c <xTaskRemoveFromEventList+0x74>)
  4021d6:	681b      	ldr	r3, [r3, #0]
  4021d8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4021da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4021dc:	429a      	cmp	r2, r3
  4021de:	d908      	bls.n	4021f2 <xTaskRemoveFromEventList+0x5a>
		xYieldPending = pdTRUE;
  4021e0:	2001      	movs	r0, #1
  4021e2:	4b0b      	ldr	r3, [pc, #44]	; (402210 <xTaskRemoveFromEventList+0x78>)
  4021e4:	6018      	str	r0, [r3, #0]
  4021e6:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  4021e8:	4629      	mov	r1, r5
  4021ea:	480a      	ldr	r0, [pc, #40]	; (402214 <xTaskRemoveFromEventList+0x7c>)
  4021ec:	4b06      	ldr	r3, [pc, #24]	; (402208 <xTaskRemoveFromEventList+0x70>)
  4021ee:	4798      	blx	r3
  4021f0:	e7f0      	b.n	4021d4 <xTaskRemoveFromEventList+0x3c>
		xReturn = pdFALSE;
  4021f2:	2000      	movs	r0, #0
}
  4021f4:	bd38      	pop	{r3, r4, r5, pc}
  4021f6:	bf00      	nop
  4021f8:	004010fd 	.word	0x004010fd
  4021fc:	20400ac8 	.word	0x20400ac8
  402200:	20400ad4 	.word	0x20400ad4
  402204:	20400a5c 	.word	0x20400a5c
  402208:	004010b1 	.word	0x004010b1
  40220c:	20400a50 	.word	0x20400a50
  402210:	20400b4c 	.word	0x20400b4c
  402214:	20400b08 	.word	0x20400b08

00402218 <vTaskSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  402218:	4b03      	ldr	r3, [pc, #12]	; (402228 <vTaskSetTimeOutState+0x10>)
  40221a:	681b      	ldr	r3, [r3, #0]
  40221c:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  40221e:	4b03      	ldr	r3, [pc, #12]	; (40222c <vTaskSetTimeOutState+0x14>)
  402220:	681b      	ldr	r3, [r3, #0]
  402222:	6043      	str	r3, [r0, #4]
  402224:	4770      	bx	lr
  402226:	bf00      	nop
  402228:	20400b04 	.word	0x20400b04
  40222c:	20400b48 	.word	0x20400b48

00402230 <xTaskCheckForTimeOut>:
{
  402230:	b538      	push	{r3, r4, r5, lr}
  402232:	4604      	mov	r4, r0
  402234:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  402236:	4b12      	ldr	r3, [pc, #72]	; (402280 <xTaskCheckForTimeOut+0x50>)
  402238:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
  40223a:	4b12      	ldr	r3, [pc, #72]	; (402284 <xTaskCheckForTimeOut+0x54>)
  40223c:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
  40223e:	682b      	ldr	r3, [r5, #0]
  402240:	f1b3 3fff 	cmp.w	r3, #4294967295
  402244:	d018      	beq.n	402278 <xTaskCheckForTimeOut+0x48>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  402246:	4910      	ldr	r1, [pc, #64]	; (402288 <xTaskCheckForTimeOut+0x58>)
  402248:	6809      	ldr	r1, [r1, #0]
  40224a:	6820      	ldr	r0, [r4, #0]
  40224c:	4288      	cmp	r0, r1
  40224e:	d002      	beq.n	402256 <xTaskCheckForTimeOut+0x26>
  402250:	6861      	ldr	r1, [r4, #4]
  402252:	428a      	cmp	r2, r1
  402254:	d212      	bcs.n	40227c <xTaskCheckForTimeOut+0x4c>
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  402256:	6861      	ldr	r1, [r4, #4]
  402258:	1a50      	subs	r0, r2, r1
  40225a:	4283      	cmp	r3, r0
  40225c:	d804      	bhi.n	402268 <xTaskCheckForTimeOut+0x38>
			xReturn = pdTRUE;
  40225e:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
  402260:	4b0a      	ldr	r3, [pc, #40]	; (40228c <xTaskCheckForTimeOut+0x5c>)
  402262:	4798      	blx	r3
}
  402264:	4620      	mov	r0, r4
  402266:	bd38      	pop	{r3, r4, r5, pc}
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  402268:	1a8a      	subs	r2, r1, r2
  40226a:	4413      	add	r3, r2
  40226c:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  40226e:	4620      	mov	r0, r4
  402270:	4b07      	ldr	r3, [pc, #28]	; (402290 <xTaskCheckForTimeOut+0x60>)
  402272:	4798      	blx	r3
			xReturn = pdFALSE;
  402274:	2400      	movs	r4, #0
  402276:	e7f3      	b.n	402260 <xTaskCheckForTimeOut+0x30>
				xReturn = pdFALSE;
  402278:	2400      	movs	r4, #0
  40227a:	e7f1      	b.n	402260 <xTaskCheckForTimeOut+0x30>
			xReturn = pdTRUE;
  40227c:	2401      	movs	r4, #1
  40227e:	e7ef      	b.n	402260 <xTaskCheckForTimeOut+0x30>
  402280:	004011b9 	.word	0x004011b9
  402284:	20400b48 	.word	0x20400b48
  402288:	20400b04 	.word	0x20400b04
  40228c:	004011dd 	.word	0x004011dd
  402290:	00402219 	.word	0x00402219

00402294 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  402294:	2201      	movs	r2, #1
  402296:	4b01      	ldr	r3, [pc, #4]	; (40229c <vTaskMissedYield+0x8>)
  402298:	601a      	str	r2, [r3, #0]
  40229a:	4770      	bx	lr
  40229c:	20400b4c 	.word	0x20400b4c

004022a0 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  4022a0:	4b05      	ldr	r3, [pc, #20]	; (4022b8 <xTaskGetSchedulerState+0x18>)
  4022a2:	681b      	ldr	r3, [r3, #0]
  4022a4:	b133      	cbz	r3, 4022b4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4022a6:	4b05      	ldr	r3, [pc, #20]	; (4022bc <xTaskGetSchedulerState+0x1c>)
  4022a8:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  4022aa:	2b00      	cmp	r3, #0
  4022ac:	bf0c      	ite	eq
  4022ae:	2002      	moveq	r0, #2
  4022b0:	2000      	movne	r0, #0
  4022b2:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  4022b4:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
  4022b6:	4770      	bx	lr
  4022b8:	20400b1c 	.word	0x20400b1c
  4022bc:	20400ac8 	.word	0x20400ac8

004022c0 <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  4022c0:	2800      	cmp	r0, #0
  4022c2:	d044      	beq.n	40234e <vTaskPriorityInherit+0x8e>
	{
  4022c4:	b538      	push	{r3, r4, r5, lr}
  4022c6:	4604      	mov	r4, r0
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  4022c8:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  4022ca:	4921      	ldr	r1, [pc, #132]	; (402350 <vTaskPriorityInherit+0x90>)
  4022cc:	6809      	ldr	r1, [r1, #0]
  4022ce:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  4022d0:	428a      	cmp	r2, r1
  4022d2:	d214      	bcs.n	4022fe <vTaskPriorityInherit+0x3e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  4022d4:	6981      	ldr	r1, [r0, #24]
  4022d6:	2900      	cmp	r1, #0
  4022d8:	db05      	blt.n	4022e6 <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4022da:	491d      	ldr	r1, [pc, #116]	; (402350 <vTaskPriorityInherit+0x90>)
  4022dc:	6809      	ldr	r1, [r1, #0]
  4022de:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  4022e0:	f1c1 0105 	rsb	r1, r1, #5
  4022e4:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  4022e6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4022ea:	491a      	ldr	r1, [pc, #104]	; (402354 <vTaskPriorityInherit+0x94>)
  4022ec:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  4022f0:	6961      	ldr	r1, [r4, #20]
  4022f2:	4291      	cmp	r1, r2
  4022f4:	d004      	beq.n	402300 <vTaskPriorityInherit+0x40>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4022f6:	4a16      	ldr	r2, [pc, #88]	; (402350 <vTaskPriorityInherit+0x90>)
  4022f8:	6812      	ldr	r2, [r2, #0]
  4022fa:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  4022fc:	62e2      	str	r2, [r4, #44]	; 0x2c
  4022fe:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402300:	1d25      	adds	r5, r4, #4
  402302:	4628      	mov	r0, r5
  402304:	4b14      	ldr	r3, [pc, #80]	; (402358 <vTaskPriorityInherit+0x98>)
  402306:	4798      	blx	r3
  402308:	b970      	cbnz	r0, 402328 <vTaskPriorityInherit+0x68>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  40230a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40230c:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  402310:	4a10      	ldr	r2, [pc, #64]	; (402354 <vTaskPriorityInherit+0x94>)
  402312:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  402316:	b93a      	cbnz	r2, 402328 <vTaskPriorityInherit+0x68>
  402318:	4810      	ldr	r0, [pc, #64]	; (40235c <vTaskPriorityInherit+0x9c>)
  40231a:	6802      	ldr	r2, [r0, #0]
  40231c:	2101      	movs	r1, #1
  40231e:	fa01 f303 	lsl.w	r3, r1, r3
  402322:	ea22 0303 	bic.w	r3, r2, r3
  402326:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  402328:	4b09      	ldr	r3, [pc, #36]	; (402350 <vTaskPriorityInherit+0x90>)
  40232a:	681b      	ldr	r3, [r3, #0]
  40232c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  40232e:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  402330:	4a0a      	ldr	r2, [pc, #40]	; (40235c <vTaskPriorityInherit+0x9c>)
  402332:	6811      	ldr	r1, [r2, #0]
  402334:	2301      	movs	r3, #1
  402336:	4083      	lsls	r3, r0
  402338:	430b      	orrs	r3, r1
  40233a:	6013      	str	r3, [r2, #0]
  40233c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402340:	4629      	mov	r1, r5
  402342:	4b04      	ldr	r3, [pc, #16]	; (402354 <vTaskPriorityInherit+0x94>)
  402344:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402348:	4b05      	ldr	r3, [pc, #20]	; (402360 <vTaskPriorityInherit+0xa0>)
  40234a:	4798      	blx	r3
  40234c:	bd38      	pop	{r3, r4, r5, pc}
  40234e:	4770      	bx	lr
  402350:	20400a50 	.word	0x20400a50
  402354:	20400a5c 	.word	0x20400a5c
  402358:	004010fd 	.word	0x004010fd
  40235c:	20400ad4 	.word	0x20400ad4
  402360:	004010b1 	.word	0x004010b1

00402364 <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  402364:	2800      	cmp	r0, #0
  402366:	d033      	beq.n	4023d0 <xTaskPriorityDisinherit+0x6c>
	{
  402368:	b538      	push	{r3, r4, r5, lr}
  40236a:	4604      	mov	r4, r0
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );

			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
  40236c:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  40236e:	3a01      	subs	r2, #1
  402370:	64c2      	str	r2, [r0, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  402372:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  402374:	6ca1      	ldr	r1, [r4, #72]	; 0x48
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  402376:	4288      	cmp	r0, r1
  402378:	d02c      	beq.n	4023d4 <xTaskPriorityDisinherit+0x70>
  40237a:	bb5a      	cbnz	r2, 4023d4 <xTaskPriorityDisinherit+0x70>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40237c:	1d25      	adds	r5, r4, #4
  40237e:	4628      	mov	r0, r5
  402380:	4b15      	ldr	r3, [pc, #84]	; (4023d8 <xTaskPriorityDisinherit+0x74>)
  402382:	4798      	blx	r3
  402384:	b970      	cbnz	r0, 4023a4 <xTaskPriorityDisinherit+0x40>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  402386:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  402388:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  40238c:	4a13      	ldr	r2, [pc, #76]	; (4023dc <xTaskPriorityDisinherit+0x78>)
  40238e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  402392:	b93a      	cbnz	r2, 4023a4 <xTaskPriorityDisinherit+0x40>
  402394:	4812      	ldr	r0, [pc, #72]	; (4023e0 <xTaskPriorityDisinherit+0x7c>)
  402396:	6802      	ldr	r2, [r0, #0]
  402398:	2101      	movs	r1, #1
  40239a:	fa01 f303 	lsl.w	r3, r1, r3
  40239e:	ea22 0303 	bic.w	r3, r2, r3
  4023a2:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  4023a4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  4023a6:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4023a8:	f1c0 0305 	rsb	r3, r0, #5
  4023ac:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  4023ae:	4a0c      	ldr	r2, [pc, #48]	; (4023e0 <xTaskPriorityDisinherit+0x7c>)
  4023b0:	6811      	ldr	r1, [r2, #0]
  4023b2:	2401      	movs	r4, #1
  4023b4:	fa04 f300 	lsl.w	r3, r4, r0
  4023b8:	430b      	orrs	r3, r1
  4023ba:	6013      	str	r3, [r2, #0]
  4023bc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4023c0:	4629      	mov	r1, r5
  4023c2:	4b06      	ldr	r3, [pc, #24]	; (4023dc <xTaskPriorityDisinherit+0x78>)
  4023c4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4023c8:	4b06      	ldr	r3, [pc, #24]	; (4023e4 <xTaskPriorityDisinherit+0x80>)
  4023ca:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  4023cc:	4620      	mov	r0, r4
  4023ce:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
  4023d0:	2000      	movs	r0, #0
  4023d2:	4770      	bx	lr
  4023d4:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  4023d6:	bd38      	pop	{r3, r4, r5, pc}
  4023d8:	004010fd 	.word	0x004010fd
  4023dc:	20400a5c 	.word	0x20400a5c
  4023e0:	20400ad4 	.word	0x20400ad4
  4023e4:	004010b1 	.word	0x004010b1

004023e8 <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  4023e8:	4b05      	ldr	r3, [pc, #20]	; (402400 <pvTaskIncrementMutexHeldCount+0x18>)
  4023ea:	681b      	ldr	r3, [r3, #0]
  4023ec:	b123      	cbz	r3, 4023f8 <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  4023ee:	4b04      	ldr	r3, [pc, #16]	; (402400 <pvTaskIncrementMutexHeldCount+0x18>)
  4023f0:	681a      	ldr	r2, [r3, #0]
  4023f2:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  4023f4:	3301      	adds	r3, #1
  4023f6:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  4023f8:	4b01      	ldr	r3, [pc, #4]	; (402400 <pvTaskIncrementMutexHeldCount+0x18>)
  4023fa:	6818      	ldr	r0, [r3, #0]
	}
  4023fc:	4770      	bx	lr
  4023fe:	bf00      	nop
  402400:	20400a50 	.word	0x20400a50

00402404 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  402404:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  402406:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  402408:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  40240a:	4291      	cmp	r1, r2
  40240c:	d80c      	bhi.n	402428 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  40240e:	1ad2      	subs	r2, r2, r3
  402410:	6983      	ldr	r3, [r0, #24]
  402412:	429a      	cmp	r2, r3
  402414:	d301      	bcc.n	40241a <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  402416:	2001      	movs	r0, #1
  402418:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  40241a:	1d01      	adds	r1, r0, #4
  40241c:	4b09      	ldr	r3, [pc, #36]	; (402444 <prvInsertTimerInActiveList+0x40>)
  40241e:	6818      	ldr	r0, [r3, #0]
  402420:	4b09      	ldr	r3, [pc, #36]	; (402448 <prvInsertTimerInActiveList+0x44>)
  402422:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  402424:	2000      	movs	r0, #0
  402426:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  402428:	429a      	cmp	r2, r3
  40242a:	d203      	bcs.n	402434 <prvInsertTimerInActiveList+0x30>
  40242c:	4299      	cmp	r1, r3
  40242e:	d301      	bcc.n	402434 <prvInsertTimerInActiveList+0x30>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  402430:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  402432:	bd08      	pop	{r3, pc}
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  402434:	1d01      	adds	r1, r0, #4
  402436:	4b05      	ldr	r3, [pc, #20]	; (40244c <prvInsertTimerInActiveList+0x48>)
  402438:	6818      	ldr	r0, [r3, #0]
  40243a:	4b03      	ldr	r3, [pc, #12]	; (402448 <prvInsertTimerInActiveList+0x44>)
  40243c:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  40243e:	2000      	movs	r0, #0
  402440:	bd08      	pop	{r3, pc}
  402442:	bf00      	nop
  402444:	20400b54 	.word	0x20400b54
  402448:	004010c9 	.word	0x004010c9
  40244c:	20400b50 	.word	0x20400b50

00402450 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  402450:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  402452:	4b10      	ldr	r3, [pc, #64]	; (402494 <prvCheckForValidListAndQueue+0x44>)
  402454:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  402456:	4b10      	ldr	r3, [pc, #64]	; (402498 <prvCheckForValidListAndQueue+0x48>)
  402458:	681b      	ldr	r3, [r3, #0]
  40245a:	b113      	cbz	r3, 402462 <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  40245c:	4b0f      	ldr	r3, [pc, #60]	; (40249c <prvCheckForValidListAndQueue+0x4c>)
  40245e:	4798      	blx	r3
  402460:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  402462:	4d0f      	ldr	r5, [pc, #60]	; (4024a0 <prvCheckForValidListAndQueue+0x50>)
  402464:	4628      	mov	r0, r5
  402466:	4e0f      	ldr	r6, [pc, #60]	; (4024a4 <prvCheckForValidListAndQueue+0x54>)
  402468:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  40246a:	4c0f      	ldr	r4, [pc, #60]	; (4024a8 <prvCheckForValidListAndQueue+0x58>)
  40246c:	4620      	mov	r0, r4
  40246e:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  402470:	4b0e      	ldr	r3, [pc, #56]	; (4024ac <prvCheckForValidListAndQueue+0x5c>)
  402472:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  402474:	4b0e      	ldr	r3, [pc, #56]	; (4024b0 <prvCheckForValidListAndQueue+0x60>)
  402476:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  402478:	2200      	movs	r2, #0
  40247a:	2110      	movs	r1, #16
  40247c:	2005      	movs	r0, #5
  40247e:	4b0d      	ldr	r3, [pc, #52]	; (4024b4 <prvCheckForValidListAndQueue+0x64>)
  402480:	4798      	blx	r3
  402482:	4b05      	ldr	r3, [pc, #20]	; (402498 <prvCheckForValidListAndQueue+0x48>)
  402484:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
  402486:	2800      	cmp	r0, #0
  402488:	d0e8      	beq.n	40245c <prvCheckForValidListAndQueue+0xc>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  40248a:	490b      	ldr	r1, [pc, #44]	; (4024b8 <prvCheckForValidListAndQueue+0x68>)
  40248c:	4b0b      	ldr	r3, [pc, #44]	; (4024bc <prvCheckForValidListAndQueue+0x6c>)
  40248e:	4798      	blx	r3
  402490:	e7e4      	b.n	40245c <prvCheckForValidListAndQueue+0xc>
  402492:	bf00      	nop
  402494:	004011b9 	.word	0x004011b9
  402498:	20400b84 	.word	0x20400b84
  40249c:	004011dd 	.word	0x004011dd
  4024a0:	20400b58 	.word	0x20400b58
  4024a4:	00401095 	.word	0x00401095
  4024a8:	20400b6c 	.word	0x20400b6c
  4024ac:	20400b50 	.word	0x20400b50
  4024b0:	20400b54 	.word	0x20400b54
  4024b4:	0040156d 	.word	0x0040156d
  4024b8:	00406120 	.word	0x00406120
  4024bc:	00401935 	.word	0x00401935

004024c0 <xTimerCreateTimerTask>:
{
  4024c0:	b510      	push	{r4, lr}
  4024c2:	b084      	sub	sp, #16
	prvCheckForValidListAndQueue();
  4024c4:	4b0a      	ldr	r3, [pc, #40]	; (4024f0 <xTimerCreateTimerTask+0x30>)
  4024c6:	4798      	blx	r3
	if( xTimerQueue != NULL )
  4024c8:	4b0a      	ldr	r3, [pc, #40]	; (4024f4 <xTimerCreateTimerTask+0x34>)
  4024ca:	681b      	ldr	r3, [r3, #0]
  4024cc:	b16b      	cbz	r3, 4024ea <xTimerCreateTimerTask+0x2a>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  4024ce:	2300      	movs	r3, #0
  4024d0:	9303      	str	r3, [sp, #12]
  4024d2:	9302      	str	r3, [sp, #8]
  4024d4:	9301      	str	r3, [sp, #4]
  4024d6:	2204      	movs	r2, #4
  4024d8:	9200      	str	r2, [sp, #0]
  4024da:	f44f 7282 	mov.w	r2, #260	; 0x104
  4024de:	4906      	ldr	r1, [pc, #24]	; (4024f8 <xTimerCreateTimerTask+0x38>)
  4024e0:	4806      	ldr	r0, [pc, #24]	; (4024fc <xTimerCreateTimerTask+0x3c>)
  4024e2:	4c07      	ldr	r4, [pc, #28]	; (402500 <xTimerCreateTimerTask+0x40>)
  4024e4:	47a0      	blx	r4
}
  4024e6:	b004      	add	sp, #16
  4024e8:	bd10      	pop	{r4, pc}
BaseType_t xReturn = pdFAIL;
  4024ea:	2000      	movs	r0, #0
	return xReturn;
  4024ec:	e7fb      	b.n	4024e6 <xTimerCreateTimerTask+0x26>
  4024ee:	bf00      	nop
  4024f0:	00402451 	.word	0x00402451
  4024f4:	20400b84 	.word	0x20400b84
  4024f8:	00406128 	.word	0x00406128
  4024fc:	00402601 	.word	0x00402601
  402500:	00401a45 	.word	0x00401a45

00402504 <xTimerGenericCommand>:
{
  402504:	b530      	push	{r4, r5, lr}
  402506:	b085      	sub	sp, #20
	if( xTimerQueue != NULL )
  402508:	4c10      	ldr	r4, [pc, #64]	; (40254c <xTimerGenericCommand+0x48>)
  40250a:	6825      	ldr	r5, [r4, #0]
  40250c:	b1dd      	cbz	r5, 402546 <xTimerGenericCommand+0x42>
  40250e:	461c      	mov	r4, r3
		xMessage.xMessageID = xCommandID;
  402510:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  402512:	9201      	str	r2, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  402514:	9002      	str	r0, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  402516:	2905      	cmp	r1, #5
  402518:	dc0e      	bgt.n	402538 <xTimerGenericCommand+0x34>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  40251a:	4b0d      	ldr	r3, [pc, #52]	; (402550 <xTimerGenericCommand+0x4c>)
  40251c:	4798      	blx	r3
  40251e:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  402520:	f04f 0300 	mov.w	r3, #0
  402524:	bf0c      	ite	eq
  402526:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  402528:	461a      	movne	r2, r3
  40252a:	4669      	mov	r1, sp
  40252c:	4807      	ldr	r0, [pc, #28]	; (40254c <xTimerGenericCommand+0x48>)
  40252e:	6800      	ldr	r0, [r0, #0]
  402530:	4c08      	ldr	r4, [pc, #32]	; (402554 <xTimerGenericCommand+0x50>)
  402532:	47a0      	blx	r4
}
  402534:	b005      	add	sp, #20
  402536:	bd30      	pop	{r4, r5, pc}
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  402538:	2300      	movs	r3, #0
  40253a:	4622      	mov	r2, r4
  40253c:	4669      	mov	r1, sp
  40253e:	4628      	mov	r0, r5
  402540:	4c05      	ldr	r4, [pc, #20]	; (402558 <xTimerGenericCommand+0x54>)
  402542:	47a0      	blx	r4
  402544:	e7f6      	b.n	402534 <xTimerGenericCommand+0x30>
BaseType_t xReturn = pdFAIL;
  402546:	2000      	movs	r0, #0
	return xReturn;
  402548:	e7f4      	b.n	402534 <xTimerGenericCommand+0x30>
  40254a:	bf00      	nop
  40254c:	20400b84 	.word	0x20400b84
  402550:	004022a1 	.word	0x004022a1
  402554:	004015bd 	.word	0x004015bd
  402558:	00401729 	.word	0x00401729

0040255c <prvSampleTimeNow>:
{
  40255c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402560:	b082      	sub	sp, #8
  402562:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
  402564:	4b1f      	ldr	r3, [pc, #124]	; (4025e4 <prvSampleTimeNow+0x88>)
  402566:	4798      	blx	r3
  402568:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
  40256a:	4b1f      	ldr	r3, [pc, #124]	; (4025e8 <prvSampleTimeNow+0x8c>)
  40256c:	681b      	ldr	r3, [r3, #0]
  40256e:	4298      	cmp	r0, r3
  402570:	d310      	bcc.n	402594 <prvSampleTimeNow+0x38>
		*pxTimerListsWereSwitched = pdFALSE;
  402572:	2300      	movs	r3, #0
  402574:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
  402578:	4b1b      	ldr	r3, [pc, #108]	; (4025e8 <prvSampleTimeNow+0x8c>)
  40257a:	601f      	str	r7, [r3, #0]
}
  40257c:	4638      	mov	r0, r7
  40257e:	b002      	add	sp, #8
  402580:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  402584:	2100      	movs	r1, #0
  402586:	9100      	str	r1, [sp, #0]
  402588:	460b      	mov	r3, r1
  40258a:	4652      	mov	r2, sl
  40258c:	4620      	mov	r0, r4
  40258e:	4c17      	ldr	r4, [pc, #92]	; (4025ec <prvSampleTimeNow+0x90>)
  402590:	47a0      	blx	r4
  402592:	e001      	b.n	402598 <prvSampleTimeNow+0x3c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  402594:	4d16      	ldr	r5, [pc, #88]	; (4025f0 <prvSampleTimeNow+0x94>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402596:	4e17      	ldr	r6, [pc, #92]	; (4025f4 <prvSampleTimeNow+0x98>)
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  402598:	682b      	ldr	r3, [r5, #0]
  40259a:	681a      	ldr	r2, [r3, #0]
  40259c:	b1c2      	cbz	r2, 4025d0 <prvSampleTimeNow+0x74>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  40259e:	68db      	ldr	r3, [r3, #12]
  4025a0:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  4025a4:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4025a6:	f104 0904 	add.w	r9, r4, #4
  4025aa:	4648      	mov	r0, r9
  4025ac:	47b0      	blx	r6
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  4025ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4025b0:	4620      	mov	r0, r4
  4025b2:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  4025b4:	69e3      	ldr	r3, [r4, #28]
  4025b6:	2b01      	cmp	r3, #1
  4025b8:	d1ee      	bne.n	402598 <prvSampleTimeNow+0x3c>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  4025ba:	69a3      	ldr	r3, [r4, #24]
  4025bc:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  4025be:	459a      	cmp	sl, r3
  4025c0:	d2e0      	bcs.n	402584 <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  4025c2:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  4025c4:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  4025c6:	4649      	mov	r1, r9
  4025c8:	6828      	ldr	r0, [r5, #0]
  4025ca:	4b0b      	ldr	r3, [pc, #44]	; (4025f8 <prvSampleTimeNow+0x9c>)
  4025cc:	4798      	blx	r3
  4025ce:	e7e3      	b.n	402598 <prvSampleTimeNow+0x3c>
	pxCurrentTimerList = pxOverflowTimerList;
  4025d0:	4a0a      	ldr	r2, [pc, #40]	; (4025fc <prvSampleTimeNow+0xa0>)
  4025d2:	6810      	ldr	r0, [r2, #0]
  4025d4:	4906      	ldr	r1, [pc, #24]	; (4025f0 <prvSampleTimeNow+0x94>)
  4025d6:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  4025d8:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
  4025da:	2301      	movs	r3, #1
  4025dc:	f8c8 3000 	str.w	r3, [r8]
  4025e0:	e7ca      	b.n	402578 <prvSampleTimeNow+0x1c>
  4025e2:	bf00      	nop
  4025e4:	00401cc9 	.word	0x00401cc9
  4025e8:	20400b80 	.word	0x20400b80
  4025ec:	00402505 	.word	0x00402505
  4025f0:	20400b50 	.word	0x20400b50
  4025f4:	004010fd 	.word	0x004010fd
  4025f8:	004010c9 	.word	0x004010c9
  4025fc:	20400b54 	.word	0x20400b54

00402600 <prvTimerTask>:
{
  402600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402604:	b089      	sub	sp, #36	; 0x24
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  402606:	4e63      	ldr	r6, [pc, #396]	; (402794 <prvTimerTask+0x194>)
	vTaskSuspendAll();
  402608:	4f63      	ldr	r7, [pc, #396]	; (402798 <prvTimerTask+0x198>)
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  40260a:	4d64      	ldr	r5, [pc, #400]	; (40279c <prvTimerTask+0x19c>)
					portYIELD_WITHIN_API();
  40260c:	f8df 91b0 	ldr.w	r9, [pc, #432]	; 4027c0 <prvTimerTask+0x1c0>
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402610:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 4027c4 <prvTimerTask+0x1c4>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  402614:	6833      	ldr	r3, [r6, #0]
	if( *pxListWasEmpty == pdFALSE )
  402616:	681a      	ldr	r2, [r3, #0]
  402618:	2a00      	cmp	r2, #0
  40261a:	f000 80a9 	beq.w	402770 <prvTimerTask+0x170>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  40261e:	68db      	ldr	r3, [r3, #12]
  402620:	f8d3 a000 	ldr.w	sl, [r3]
	vTaskSuspendAll();
  402624:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  402626:	a804      	add	r0, sp, #16
  402628:	4b5d      	ldr	r3, [pc, #372]	; (4027a0 <prvTimerTask+0x1a0>)
  40262a:	4798      	blx	r3
  40262c:	4604      	mov	r4, r0
		if( xTimerListsWereSwitched == pdFALSE )
  40262e:	9b04      	ldr	r3, [sp, #16]
  402630:	2b00      	cmp	r3, #0
  402632:	d137      	bne.n	4026a4 <prvTimerTask+0xa4>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  402634:	4550      	cmp	r0, sl
  402636:	d211      	bcs.n	40265c <prvTimerTask+0x5c>
  402638:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  40263a:	ebaa 0104 	sub.w	r1, sl, r4
  40263e:	6828      	ldr	r0, [r5, #0]
  402640:	4b58      	ldr	r3, [pc, #352]	; (4027a4 <prvTimerTask+0x1a4>)
  402642:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402644:	4b58      	ldr	r3, [pc, #352]	; (4027a8 <prvTimerTask+0x1a8>)
  402646:	4798      	blx	r3
  402648:	bb70      	cbnz	r0, 4026a8 <prvTimerTask+0xa8>
					portYIELD_WITHIN_API();
  40264a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  40264e:	f8c9 3000 	str.w	r3, [r9]
  402652:	f3bf 8f4f 	dsb	sy
  402656:	f3bf 8f6f 	isb	sy
  40265a:	e025      	b.n	4026a8 <prvTimerTask+0xa8>
				( void ) xTaskResumeAll();
  40265c:	4b52      	ldr	r3, [pc, #328]	; (4027a8 <prvTimerTask+0x1a8>)
  40265e:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  402660:	6833      	ldr	r3, [r6, #0]
  402662:	68db      	ldr	r3, [r3, #12]
  402664:	f8d3 b00c 	ldr.w	fp, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402668:	f10b 0004 	add.w	r0, fp, #4
  40266c:	47c0      	blx	r8
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  40266e:	f8db 301c 	ldr.w	r3, [fp, #28]
  402672:	2b01      	cmp	r3, #1
  402674:	d004      	beq.n	402680 <prvTimerTask+0x80>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  402676:	f8db 3024 	ldr.w	r3, [fp, #36]	; 0x24
  40267a:	4658      	mov	r0, fp
  40267c:	4798      	blx	r3
  40267e:	e013      	b.n	4026a8 <prvTimerTask+0xa8>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  402680:	f8db 1018 	ldr.w	r1, [fp, #24]
  402684:	4653      	mov	r3, sl
  402686:	4622      	mov	r2, r4
  402688:	4451      	add	r1, sl
  40268a:	4658      	mov	r0, fp
  40268c:	4c47      	ldr	r4, [pc, #284]	; (4027ac <prvTimerTask+0x1ac>)
  40268e:	47a0      	blx	r4
  402690:	2801      	cmp	r0, #1
  402692:	d1f0      	bne.n	402676 <prvTimerTask+0x76>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  402694:	2100      	movs	r1, #0
  402696:	9100      	str	r1, [sp, #0]
  402698:	460b      	mov	r3, r1
  40269a:	4652      	mov	r2, sl
  40269c:	4658      	mov	r0, fp
  40269e:	4c44      	ldr	r4, [pc, #272]	; (4027b0 <prvTimerTask+0x1b0>)
  4026a0:	47a0      	blx	r4
  4026a2:	e7e8      	b.n	402676 <prvTimerTask+0x76>
			( void ) xTaskResumeAll();
  4026a4:	4b40      	ldr	r3, [pc, #256]	; (4027a8 <prvTimerTask+0x1a8>)
  4026a6:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  4026a8:	4c42      	ldr	r4, [pc, #264]	; (4027b4 <prvTimerTask+0x1b4>)
  4026aa:	e006      	b.n	4026ba <prvTimerTask+0xba>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  4026ac:	9907      	ldr	r1, [sp, #28]
  4026ae:	9806      	ldr	r0, [sp, #24]
  4026b0:	9b05      	ldr	r3, [sp, #20]
  4026b2:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  4026b4:	9b04      	ldr	r3, [sp, #16]
  4026b6:	2b00      	cmp	r3, #0
  4026b8:	da09      	bge.n	4026ce <prvTimerTask+0xce>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  4026ba:	2300      	movs	r3, #0
  4026bc:	461a      	mov	r2, r3
  4026be:	a904      	add	r1, sp, #16
  4026c0:	6828      	ldr	r0, [r5, #0]
  4026c2:	47a0      	blx	r4
  4026c4:	2800      	cmp	r0, #0
  4026c6:	d0a5      	beq.n	402614 <prvTimerTask+0x14>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  4026c8:	9b04      	ldr	r3, [sp, #16]
  4026ca:	2b00      	cmp	r3, #0
  4026cc:	dbee      	blt.n	4026ac <prvTimerTask+0xac>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  4026ce:	f8dd a018 	ldr.w	sl, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  4026d2:	f8da 3014 	ldr.w	r3, [sl, #20]
  4026d6:	b113      	cbz	r3, 4026de <prvTimerTask+0xde>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4026d8:	f10a 0004 	add.w	r0, sl, #4
  4026dc:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4026de:	a803      	add	r0, sp, #12
  4026e0:	4b2f      	ldr	r3, [pc, #188]	; (4027a0 <prvTimerTask+0x1a0>)
  4026e2:	4798      	blx	r3
			switch( xMessage.xMessageID )
  4026e4:	9b04      	ldr	r3, [sp, #16]
  4026e6:	2b09      	cmp	r3, #9
  4026e8:	d8e7      	bhi.n	4026ba <prvTimerTask+0xba>
  4026ea:	a201      	add	r2, pc, #4	; (adr r2, 4026f0 <prvTimerTask+0xf0>)
  4026ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4026f0:	00402719 	.word	0x00402719
  4026f4:	00402719 	.word	0x00402719
  4026f8:	00402719 	.word	0x00402719
  4026fc:	004026bb 	.word	0x004026bb
  402700:	00402755 	.word	0x00402755
  402704:	00402769 	.word	0x00402769
  402708:	00402719 	.word	0x00402719
  40270c:	00402719 	.word	0x00402719
  402710:	004026bb 	.word	0x004026bb
  402714:	00402755 	.word	0x00402755
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  402718:	9c05      	ldr	r4, [sp, #20]
  40271a:	f8da 1018 	ldr.w	r1, [sl, #24]
  40271e:	4623      	mov	r3, r4
  402720:	4602      	mov	r2, r0
  402722:	4421      	add	r1, r4
  402724:	4650      	mov	r0, sl
  402726:	4c21      	ldr	r4, [pc, #132]	; (4027ac <prvTimerTask+0x1ac>)
  402728:	47a0      	blx	r4
  40272a:	2801      	cmp	r0, #1
  40272c:	d1bc      	bne.n	4026a8 <prvTimerTask+0xa8>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  40272e:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  402732:	4650      	mov	r0, sl
  402734:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  402736:	f8da 301c 	ldr.w	r3, [sl, #28]
  40273a:	2b01      	cmp	r3, #1
  40273c:	d1b4      	bne.n	4026a8 <prvTimerTask+0xa8>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  40273e:	f8da 2018 	ldr.w	r2, [sl, #24]
  402742:	2100      	movs	r1, #0
  402744:	9100      	str	r1, [sp, #0]
  402746:	460b      	mov	r3, r1
  402748:	9805      	ldr	r0, [sp, #20]
  40274a:	4402      	add	r2, r0
  40274c:	4650      	mov	r0, sl
  40274e:	4c18      	ldr	r4, [pc, #96]	; (4027b0 <prvTimerTask+0x1b0>)
  402750:	47a0      	blx	r4
  402752:	e7a9      	b.n	4026a8 <prvTimerTask+0xa8>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  402754:	9905      	ldr	r1, [sp, #20]
  402756:	f8ca 1018 	str.w	r1, [sl, #24]
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  40275a:	4603      	mov	r3, r0
  40275c:	4602      	mov	r2, r0
  40275e:	4401      	add	r1, r0
  402760:	4650      	mov	r0, sl
  402762:	4c12      	ldr	r4, [pc, #72]	; (4027ac <prvTimerTask+0x1ac>)
  402764:	47a0      	blx	r4
  402766:	e79f      	b.n	4026a8 <prvTimerTask+0xa8>
					vPortFree( pxTimer );
  402768:	4650      	mov	r0, sl
  40276a:	4b13      	ldr	r3, [pc, #76]	; (4027b8 <prvTimerTask+0x1b8>)
  40276c:	4798      	blx	r3
  40276e:	e79b      	b.n	4026a8 <prvTimerTask+0xa8>
	vTaskSuspendAll();
  402770:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  402772:	a804      	add	r0, sp, #16
  402774:	4b0a      	ldr	r3, [pc, #40]	; (4027a0 <prvTimerTask+0x1a0>)
  402776:	4798      	blx	r3
  402778:	4604      	mov	r4, r0
		if( xTimerListsWereSwitched == pdFALSE )
  40277a:	9b04      	ldr	r3, [sp, #16]
  40277c:	2b00      	cmp	r3, #0
  40277e:	d191      	bne.n	4026a4 <prvTimerTask+0xa4>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  402780:	4b0e      	ldr	r3, [pc, #56]	; (4027bc <prvTimerTask+0x1bc>)
  402782:	681b      	ldr	r3, [r3, #0]
  402784:	681a      	ldr	r2, [r3, #0]
  402786:	fab2 f282 	clz	r2, r2
  40278a:	0952      	lsrs	r2, r2, #5
  40278c:	f04f 0a00 	mov.w	sl, #0
  402790:	e753      	b.n	40263a <prvTimerTask+0x3a>
  402792:	bf00      	nop
  402794:	20400b50 	.word	0x20400b50
  402798:	00401cb9 	.word	0x00401cb9
  40279c:	20400b84 	.word	0x20400b84
  4027a0:	0040255d 	.word	0x0040255d
  4027a4:	00401969 	.word	0x00401969
  4027a8:	00401e0d 	.word	0x00401e0d
  4027ac:	00402405 	.word	0x00402405
  4027b0:	00402505 	.word	0x00402505
  4027b4:	004017b9 	.word	0x004017b9
  4027b8:	00401329 	.word	0x00401329
  4027bc:	20400b54 	.word	0x20400b54
  4027c0:	e000ed04 	.word	0xe000ed04
  4027c4:	004010fd 	.word	0x004010fd

004027c8 <Green_callback>:

/************************************************************************/
/* handlers / callbacks                                                 */
/************************************************************************/
void Green_callback(void)
{
  4027c8:	b510      	push	{r4, lr}
  4027ca:	b082      	sub	sp, #8
	int8_t dado = 0;
  4027cc:	2300      	movs	r3, #0
  4027ce:	f88d 3007 	strb.w	r3, [sp, #7]
	if(!pio_get(Green_PIO, PIO_INPUT, PIO_PA19)){
  4027d2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4027d6:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4027da:	480b      	ldr	r0, [pc, #44]	; (402808 <Green_callback+0x40>)
  4027dc:	4b0b      	ldr	r3, [pc, #44]	; (40280c <Green_callback+0x44>)
  4027de:	4798      	blx	r3
  4027e0:	b170      	cbz	r0, 402800 <Green_callback+0x38>
		dado = ID_Green<<4 | 1<<0;
	}
	else{
		dado = ID_Green<<4 | 0<<0;
  4027e2:	2310      	movs	r3, #16
  4027e4:	f88d 3007 	strb.w	r3, [sp, #7]
	}
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
  4027e8:	2300      	movs	r3, #0
  4027ea:	aa02      	add	r2, sp, #8
  4027ec:	f842 3d08 	str.w	r3, [r2, #-8]!
	xQueueSendFromISR(xQueueBt, &dado, &xHigherPriorityTaskWoken);
  4027f0:	f10d 0107 	add.w	r1, sp, #7
  4027f4:	4806      	ldr	r0, [pc, #24]	; (402810 <Green_callback+0x48>)
  4027f6:	6800      	ldr	r0, [r0, #0]
  4027f8:	4c06      	ldr	r4, [pc, #24]	; (402814 <Green_callback+0x4c>)
  4027fa:	47a0      	blx	r4
}
  4027fc:	b002      	add	sp, #8
  4027fe:	bd10      	pop	{r4, pc}
		dado = ID_Green<<4 | 1<<0;
  402800:	2311      	movs	r3, #17
  402802:	f88d 3007 	strb.w	r3, [sp, #7]
  402806:	e7ef      	b.n	4027e8 <Green_callback+0x20>
  402808:	400e0e00 	.word	0x400e0e00
  40280c:	00400833 	.word	0x00400833
  402810:	20400cb0 	.word	0x20400cb0
  402814:	00401729 	.word	0x00401729

00402818 <Red_callback>:

void Red_callback(void)
{
  402818:	b510      	push	{r4, lr}
  40281a:	b082      	sub	sp, #8
	int8_t dado = 0;
  40281c:	2300      	movs	r3, #0
  40281e:	f88d 3007 	strb.w	r3, [sp, #7]
	if(!pio_get(Red_PIO, PIO_INPUT, PIO_PC31)){
  402822:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  402826:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40282a:	480b      	ldr	r0, [pc, #44]	; (402858 <Red_callback+0x40>)
  40282c:	4b0b      	ldr	r3, [pc, #44]	; (40285c <Red_callback+0x44>)
  40282e:	4798      	blx	r3
  402830:	b170      	cbz	r0, 402850 <Red_callback+0x38>
		dado = ID_Red<<4 | 1<<0;
	}
	else{
		dado = ID_Red<<4 | 0<<0;
  402832:	2320      	movs	r3, #32
  402834:	f88d 3007 	strb.w	r3, [sp, #7]
	}
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
  402838:	2300      	movs	r3, #0
  40283a:	aa02      	add	r2, sp, #8
  40283c:	f842 3d08 	str.w	r3, [r2, #-8]!
	xQueueSendFromISR(xQueueBt, &dado, &xHigherPriorityTaskWoken);
  402840:	f10d 0107 	add.w	r1, sp, #7
  402844:	4806      	ldr	r0, [pc, #24]	; (402860 <Red_callback+0x48>)
  402846:	6800      	ldr	r0, [r0, #0]
  402848:	4c06      	ldr	r4, [pc, #24]	; (402864 <Red_callback+0x4c>)
  40284a:	47a0      	blx	r4
}
  40284c:	b002      	add	sp, #8
  40284e:	bd10      	pop	{r4, pc}
		dado = ID_Red<<4 | 1<<0;
  402850:	2321      	movs	r3, #33	; 0x21
  402852:	f88d 3007 	strb.w	r3, [sp, #7]
  402856:	e7ef      	b.n	402838 <Red_callback+0x20>
  402858:	400e1200 	.word	0x400e1200
  40285c:	00400833 	.word	0x00400833
  402860:	20400cb0 	.word	0x20400cb0
  402864:	00401729 	.word	0x00401729

00402868 <Yellow_callback>:

void Yellow_callback(void)
{
  402868:	b510      	push	{r4, lr}
  40286a:	b082      	sub	sp, #8
	int8_t dado = 0;
  40286c:	2300      	movs	r3, #0
  40286e:	f88d 3007 	strb.w	r3, [sp, #7]
	if(!pio_get(Yellow_PIO, PIO_INPUT, PIO_PC30)){
  402872:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  402876:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40287a:	480b      	ldr	r0, [pc, #44]	; (4028a8 <Yellow_callback+0x40>)
  40287c:	4b0b      	ldr	r3, [pc, #44]	; (4028ac <Yellow_callback+0x44>)
  40287e:	4798      	blx	r3
  402880:	b170      	cbz	r0, 4028a0 <Yellow_callback+0x38>
		dado = ID_Yellow<<4 | 1<<0;
	}
	else{
		dado = ID_Yellow<<4 | 0<<0;
  402882:	2330      	movs	r3, #48	; 0x30
  402884:	f88d 3007 	strb.w	r3, [sp, #7]
	}
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
  402888:	2300      	movs	r3, #0
  40288a:	aa02      	add	r2, sp, #8
  40288c:	f842 3d08 	str.w	r3, [r2, #-8]!
	xQueueSendFromISR(xQueueBt, &dado, &xHigherPriorityTaskWoken);
  402890:	f10d 0107 	add.w	r1, sp, #7
  402894:	4806      	ldr	r0, [pc, #24]	; (4028b0 <Yellow_callback+0x48>)
  402896:	6800      	ldr	r0, [r0, #0]
  402898:	4c06      	ldr	r4, [pc, #24]	; (4028b4 <Yellow_callback+0x4c>)
  40289a:	47a0      	blx	r4
}
  40289c:	b002      	add	sp, #8
  40289e:	bd10      	pop	{r4, pc}
		dado = ID_Yellow<<4 | 1<<0;
  4028a0:	2331      	movs	r3, #49	; 0x31
  4028a2:	f88d 3007 	strb.w	r3, [sp, #7]
  4028a6:	e7ef      	b.n	402888 <Yellow_callback+0x20>
  4028a8:	400e1200 	.word	0x400e1200
  4028ac:	00400833 	.word	0x00400833
  4028b0:	20400cb0 	.word	0x20400cb0
  4028b4:	00401729 	.word	0x00401729

004028b8 <Blue_callback>:

void Blue_callback(void)
{
  4028b8:	b510      	push	{r4, lr}
  4028ba:	b082      	sub	sp, #8
	int8_t dado = 0;
  4028bc:	2300      	movs	r3, #0
  4028be:	f88d 3007 	strb.w	r3, [sp, #7]
	if(!pio_get(Blue_PIO, PIO_INPUT, PIO_PA0)){
  4028c2:	2201      	movs	r2, #1
  4028c4:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4028c8:	480b      	ldr	r0, [pc, #44]	; (4028f8 <Blue_callback+0x40>)
  4028ca:	4b0c      	ldr	r3, [pc, #48]	; (4028fc <Blue_callback+0x44>)
  4028cc:	4798      	blx	r3
  4028ce:	b170      	cbz	r0, 4028ee <Blue_callback+0x36>
		dado = ID_Blue<<4 | 1<<0;
	}
	else{
		dado = ID_Blue<<4 | 0<<0;
  4028d0:	2340      	movs	r3, #64	; 0x40
  4028d2:	f88d 3007 	strb.w	r3, [sp, #7]
	}
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;	
  4028d6:	2300      	movs	r3, #0
  4028d8:	aa02      	add	r2, sp, #8
  4028da:	f842 3d08 	str.w	r3, [r2, #-8]!
	xQueueSendFromISR(xQueueBt, &dado, &xHigherPriorityTaskWoken);
  4028de:	f10d 0107 	add.w	r1, sp, #7
  4028e2:	4807      	ldr	r0, [pc, #28]	; (402900 <Blue_callback+0x48>)
  4028e4:	6800      	ldr	r0, [r0, #0]
  4028e6:	4c07      	ldr	r4, [pc, #28]	; (402904 <Blue_callback+0x4c>)
  4028e8:	47a0      	blx	r4
}
  4028ea:	b002      	add	sp, #8
  4028ec:	bd10      	pop	{r4, pc}
		dado = ID_Blue<<4 | 1<<0;
  4028ee:	2341      	movs	r3, #65	; 0x41
  4028f0:	f88d 3007 	strb.w	r3, [sp, #7]
  4028f4:	e7ef      	b.n	4028d6 <Blue_callback+0x1e>
  4028f6:	bf00      	nop
  4028f8:	400e0e00 	.word	0x400e0e00
  4028fc:	00400833 	.word	0x00400833
  402900:	20400cb0 	.word	0x20400cb0
  402904:	00401729 	.word	0x00401729

00402908 <Orange_callback>:

void Orange_callback(void)
{
  402908:	b510      	push	{r4, lr}
  40290a:	b082      	sub	sp, #8
	int8_t dado = 0;
  40290c:	2300      	movs	r3, #0
  40290e:	f88d 3007 	strb.w	r3, [sp, #7]
	if(!pio_get(Orange_PIO, PIO_INPUT, PIO_PD28)){
  402912:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402916:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40291a:	480b      	ldr	r0, [pc, #44]	; (402948 <Orange_callback+0x40>)
  40291c:	4b0b      	ldr	r3, [pc, #44]	; (40294c <Orange_callback+0x44>)
  40291e:	4798      	blx	r3
  402920:	b170      	cbz	r0, 402940 <Orange_callback+0x38>
		dado = ID_Orange<<4 | 1<<0;
	}
	else{
		dado = ID_Orange<<4 | 0<<0;
  402922:	2350      	movs	r3, #80	; 0x50
  402924:	f88d 3007 	strb.w	r3, [sp, #7]
	}
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;	
  402928:	2300      	movs	r3, #0
  40292a:	aa02      	add	r2, sp, #8
  40292c:	f842 3d08 	str.w	r3, [r2, #-8]!
	xQueueSendFromISR(xQueueBt, &dado, &xHigherPriorityTaskWoken);
  402930:	f10d 0107 	add.w	r1, sp, #7
  402934:	4806      	ldr	r0, [pc, #24]	; (402950 <Orange_callback+0x48>)
  402936:	6800      	ldr	r0, [r0, #0]
  402938:	4c06      	ldr	r4, [pc, #24]	; (402954 <Orange_callback+0x4c>)
  40293a:	47a0      	blx	r4
}
  40293c:	b002      	add	sp, #8
  40293e:	bd10      	pop	{r4, pc}
		dado = ID_Orange<<4 | 1<<0;
  402940:	2351      	movs	r3, #81	; 0x51
  402942:	f88d 3007 	strb.w	r3, [sp, #7]
  402946:	e7ef      	b.n	402928 <Orange_callback+0x20>
  402948:	400e1400 	.word	0x400e1400
  40294c:	00400833 	.word	0x00400833
  402950:	20400cb0 	.word	0x20400cb0
  402954:	00401729 	.word	0x00401729

00402958 <Palhetaup_callback>:

void Palhetaup_callback(void)
{
  402958:	b510      	push	{r4, lr}
  40295a:	b082      	sub	sp, #8
	int8_t dado = 0;
  40295c:	2300      	movs	r3, #0
  40295e:	f88d 3007 	strb.w	r3, [sp, #7]
	if(!pio_get(Palhetaup_PIO, PIO_INPUT, PIO_PA3)){
  402962:	2208      	movs	r2, #8
  402964:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402968:	480b      	ldr	r0, [pc, #44]	; (402998 <Palhetaup_callback+0x40>)
  40296a:	4b0c      	ldr	r3, [pc, #48]	; (40299c <Palhetaup_callback+0x44>)
  40296c:	4798      	blx	r3
  40296e:	b170      	cbz	r0, 40298e <Palhetaup_callback+0x36>
		dado = ID_Palhetaup << 4 | 1<<0;
	}
	else{
		dado = ID_Palhetaup << 4 | 0<<0;
  402970:	2360      	movs	r3, #96	; 0x60
  402972:	f88d 3007 	strb.w	r3, [sp, #7]
	}
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
  402976:	2300      	movs	r3, #0
  402978:	aa02      	add	r2, sp, #8
  40297a:	f842 3d08 	str.w	r3, [r2, #-8]!
	xQueueSendFromISR(xQueueBt, &dado, &xHigherPriorityTaskWoken);
  40297e:	f10d 0107 	add.w	r1, sp, #7
  402982:	4807      	ldr	r0, [pc, #28]	; (4029a0 <Palhetaup_callback+0x48>)
  402984:	6800      	ldr	r0, [r0, #0]
  402986:	4c07      	ldr	r4, [pc, #28]	; (4029a4 <Palhetaup_callback+0x4c>)
  402988:	47a0      	blx	r4
}
  40298a:	b002      	add	sp, #8
  40298c:	bd10      	pop	{r4, pc}
		dado = ID_Palhetaup << 4 | 1<<0;
  40298e:	2361      	movs	r3, #97	; 0x61
  402990:	f88d 3007 	strb.w	r3, [sp, #7]
  402994:	e7ef      	b.n	402976 <Palhetaup_callback+0x1e>
  402996:	bf00      	nop
  402998:	400e0e00 	.word	0x400e0e00
  40299c:	00400833 	.word	0x00400833
  4029a0:	20400cb0 	.word	0x20400cb0
  4029a4:	00401729 	.word	0x00401729

004029a8 <Palhetadown_callback>:

void Palhetadown_callback(void)
{
  4029a8:	b510      	push	{r4, lr}
  4029aa:	b082      	sub	sp, #8
	int8_t dado = 0;
  4029ac:	2300      	movs	r3, #0
  4029ae:	f88d 3007 	strb.w	r3, [sp, #7]
	if(!pio_get(Palhetadown_PIO, PIO_INPUT, PIO_PC17)){
  4029b2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  4029b6:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4029ba:	480b      	ldr	r0, [pc, #44]	; (4029e8 <Palhetadown_callback+0x40>)
  4029bc:	4b0b      	ldr	r3, [pc, #44]	; (4029ec <Palhetadown_callback+0x44>)
  4029be:	4798      	blx	r3
  4029c0:	b170      	cbz	r0, 4029e0 <Palhetadown_callback+0x38>
		dado = ID_Palhetadown << 4 | 1<<0;
	}
	else{
		dado = ID_Palhetadown << 4 | 0<<0;
  4029c2:	2370      	movs	r3, #112	; 0x70
  4029c4:	f88d 3007 	strb.w	r3, [sp, #7]
	}
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
  4029c8:	2300      	movs	r3, #0
  4029ca:	aa02      	add	r2, sp, #8
  4029cc:	f842 3d08 	str.w	r3, [r2, #-8]!
	xQueueSendFromISR(xQueueBt, &dado, &xHigherPriorityTaskWoken);
  4029d0:	f10d 0107 	add.w	r1, sp, #7
  4029d4:	4806      	ldr	r0, [pc, #24]	; (4029f0 <Palhetadown_callback+0x48>)
  4029d6:	6800      	ldr	r0, [r0, #0]
  4029d8:	4c06      	ldr	r4, [pc, #24]	; (4029f4 <Palhetadown_callback+0x4c>)
  4029da:	47a0      	blx	r4
}
  4029dc:	b002      	add	sp, #8
  4029de:	bd10      	pop	{r4, pc}
		dado = ID_Palhetadown << 4 | 1<<0;
  4029e0:	2371      	movs	r3, #113	; 0x71
  4029e2:	f88d 3007 	strb.w	r3, [sp, #7]
  4029e6:	e7ef      	b.n	4029c8 <Palhetadown_callback+0x20>
  4029e8:	400e1200 	.word	0x400e1200
  4029ec:	00400833 	.word	0x00400833
  4029f0:	20400cb0 	.word	0x20400cb0
  4029f4:	00401729 	.word	0x00401729

004029f8 <AFEC_Callback>:

static void AFEC_Callback(void)
{
  4029f8:	b510      	push	{r4, lr}
  4029fa:	b082      	sub	sp, #8
	afec->AFEC_CSELR = afec_ch;
  4029fc:	4b0c      	ldr	r3, [pc, #48]	; (402a30 <AFEC_Callback+0x38>)
  4029fe:	2205      	movs	r2, #5
  402a00:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  402a02:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	uint8_t g_ul_value = afec_channel_get_value(AFEC0, AFEC_CHANNEL_TEMP_SENSOR)/100;
  402a04:	4a0b      	ldr	r2, [pc, #44]	; (402a34 <AFEC_Callback+0x3c>)
  402a06:	fba2 2303 	umull	r2, r3, r2, r3
	uint8_t dado = ID_Afec << 4 | (g_ul_value & 0b1111) << 0;
  402a0a:	f3c3 1343 	ubfx	r3, r3, #5, #4
  402a0e:	f063 037f 	orn	r3, r3, #127	; 0x7f
  402a12:	f88d 3007 	strb.w	r3, [sp, #7]
	
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
  402a16:	2300      	movs	r3, #0
  402a18:	aa02      	add	r2, sp, #8
  402a1a:	f842 3d08 	str.w	r3, [r2, #-8]!
	xQueueSendFromISR(xQueueBt, &dado, &xHigherPriorityTaskWoken);
  402a1e:	f10d 0107 	add.w	r1, sp, #7
  402a22:	4805      	ldr	r0, [pc, #20]	; (402a38 <AFEC_Callback+0x40>)
  402a24:	6800      	ldr	r0, [r0, #0]
  402a26:	4c05      	ldr	r4, [pc, #20]	; (402a3c <AFEC_Callback+0x44>)
  402a28:	47a0      	blx	r4
}
  402a2a:	b002      	add	sp, #8
  402a2c:	bd10      	pop	{r4, pc}
  402a2e:	bf00      	nop
  402a30:	4003c000 	.word	0x4003c000
  402a34:	51eb851f 	.word	0x51eb851f
  402a38:	20400cb0 	.word	0x20400cb0
  402a3c:	00401729 	.word	0x00401729

00402a40 <usart_serial_putchar>:
{
  402a40:	b570      	push	{r4, r5, r6, lr}
  402a42:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  402a44:	4b2a      	ldr	r3, [pc, #168]	; (402af0 <usart_serial_putchar+0xb0>)
  402a46:	4298      	cmp	r0, r3
  402a48:	d013      	beq.n	402a72 <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  402a4a:	4b2a      	ldr	r3, [pc, #168]	; (402af4 <usart_serial_putchar+0xb4>)
  402a4c:	4298      	cmp	r0, r3
  402a4e:	d019      	beq.n	402a84 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  402a50:	4b29      	ldr	r3, [pc, #164]	; (402af8 <usart_serial_putchar+0xb8>)
  402a52:	4298      	cmp	r0, r3
  402a54:	d01f      	beq.n	402a96 <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  402a56:	4b29      	ldr	r3, [pc, #164]	; (402afc <usart_serial_putchar+0xbc>)
  402a58:	4298      	cmp	r0, r3
  402a5a:	d025      	beq.n	402aa8 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  402a5c:	4b28      	ldr	r3, [pc, #160]	; (402b00 <usart_serial_putchar+0xc0>)
  402a5e:	4298      	cmp	r0, r3
  402a60:	d02b      	beq.n	402aba <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  402a62:	4b28      	ldr	r3, [pc, #160]	; (402b04 <usart_serial_putchar+0xc4>)
  402a64:	4298      	cmp	r0, r3
  402a66:	d031      	beq.n	402acc <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  402a68:	4b27      	ldr	r3, [pc, #156]	; (402b08 <usart_serial_putchar+0xc8>)
  402a6a:	4298      	cmp	r0, r3
  402a6c:	d037      	beq.n	402ade <usart_serial_putchar+0x9e>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  402a6e:	2000      	movs	r0, #0
}
  402a70:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402a72:	461e      	mov	r6, r3
  402a74:	4d25      	ldr	r5, [pc, #148]	; (402b0c <usart_serial_putchar+0xcc>)
  402a76:	4621      	mov	r1, r4
  402a78:	4630      	mov	r0, r6
  402a7a:	47a8      	blx	r5
  402a7c:	2800      	cmp	r0, #0
  402a7e:	d1fa      	bne.n	402a76 <usart_serial_putchar+0x36>
		return 1;
  402a80:	2001      	movs	r0, #1
  402a82:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402a84:	461e      	mov	r6, r3
  402a86:	4d21      	ldr	r5, [pc, #132]	; (402b0c <usart_serial_putchar+0xcc>)
  402a88:	4621      	mov	r1, r4
  402a8a:	4630      	mov	r0, r6
  402a8c:	47a8      	blx	r5
  402a8e:	2800      	cmp	r0, #0
  402a90:	d1fa      	bne.n	402a88 <usart_serial_putchar+0x48>
		return 1;
  402a92:	2001      	movs	r0, #1
  402a94:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402a96:	461e      	mov	r6, r3
  402a98:	4d1c      	ldr	r5, [pc, #112]	; (402b0c <usart_serial_putchar+0xcc>)
  402a9a:	4621      	mov	r1, r4
  402a9c:	4630      	mov	r0, r6
  402a9e:	47a8      	blx	r5
  402aa0:	2800      	cmp	r0, #0
  402aa2:	d1fa      	bne.n	402a9a <usart_serial_putchar+0x5a>
		return 1;
  402aa4:	2001      	movs	r0, #1
  402aa6:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402aa8:	461e      	mov	r6, r3
  402aaa:	4d18      	ldr	r5, [pc, #96]	; (402b0c <usart_serial_putchar+0xcc>)
  402aac:	4621      	mov	r1, r4
  402aae:	4630      	mov	r0, r6
  402ab0:	47a8      	blx	r5
  402ab2:	2800      	cmp	r0, #0
  402ab4:	d1fa      	bne.n	402aac <usart_serial_putchar+0x6c>
		return 1;
  402ab6:	2001      	movs	r0, #1
  402ab8:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  402aba:	461e      	mov	r6, r3
  402abc:	4d14      	ldr	r5, [pc, #80]	; (402b10 <usart_serial_putchar+0xd0>)
  402abe:	4621      	mov	r1, r4
  402ac0:	4630      	mov	r0, r6
  402ac2:	47a8      	blx	r5
  402ac4:	2800      	cmp	r0, #0
  402ac6:	d1fa      	bne.n	402abe <usart_serial_putchar+0x7e>
		return 1;
  402ac8:	2001      	movs	r0, #1
  402aca:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  402acc:	461e      	mov	r6, r3
  402ace:	4d10      	ldr	r5, [pc, #64]	; (402b10 <usart_serial_putchar+0xd0>)
  402ad0:	4621      	mov	r1, r4
  402ad2:	4630      	mov	r0, r6
  402ad4:	47a8      	blx	r5
  402ad6:	2800      	cmp	r0, #0
  402ad8:	d1fa      	bne.n	402ad0 <usart_serial_putchar+0x90>
		return 1;
  402ada:	2001      	movs	r0, #1
  402adc:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  402ade:	461e      	mov	r6, r3
  402ae0:	4d0b      	ldr	r5, [pc, #44]	; (402b10 <usart_serial_putchar+0xd0>)
  402ae2:	4621      	mov	r1, r4
  402ae4:	4630      	mov	r0, r6
  402ae6:	47a8      	blx	r5
  402ae8:	2800      	cmp	r0, #0
  402aea:	d1fa      	bne.n	402ae2 <usart_serial_putchar+0xa2>
		return 1;
  402aec:	2001      	movs	r0, #1
  402aee:	bd70      	pop	{r4, r5, r6, pc}
  402af0:	400e0800 	.word	0x400e0800
  402af4:	400e0a00 	.word	0x400e0a00
  402af8:	400e1a00 	.word	0x400e1a00
  402afc:	400e1c00 	.word	0x400e1c00
  402b00:	40024000 	.word	0x40024000
  402b04:	40028000 	.word	0x40028000
  402b08:	4002c000 	.word	0x4002c000
  402b0c:	00400ca5 	.word	0x00400ca5
  402b10:	00400db5 	.word	0x00400db5

00402b14 <task_afec>:
		usart_write(USART_COM, 'X');	
	}
  }
}

void task_afec(void){
  402b14:	b580      	push	{r7, lr}
  402b16:	b08a      	sub	sp, #40	; 0x28
	afec_enable(AFEC0);
  402b18:	4c1b      	ldr	r4, [pc, #108]	; (402b88 <task_afec+0x74>)
  402b1a:	4620      	mov	r0, r4
  402b1c:	4b1b      	ldr	r3, [pc, #108]	; (402b8c <task_afec+0x78>)
  402b1e:	4798      	blx	r3
	afec_get_config_defaults(&afec_cfg);
  402b20:	a804      	add	r0, sp, #16
  402b22:	4b1b      	ldr	r3, [pc, #108]	; (402b90 <task_afec+0x7c>)
  402b24:	4798      	blx	r3
	afec_init(AFEC0, &afec_cfg);
  402b26:	a904      	add	r1, sp, #16
  402b28:	4620      	mov	r0, r4
  402b2a:	4b1a      	ldr	r3, [pc, #104]	; (402b94 <task_afec+0x80>)
  402b2c:	4798      	blx	r3
	reg = afec->AFEC_MR;
  402b2e:	6863      	ldr	r3, [r4, #4]
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  402b30:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
	afec->AFEC_MR = reg;
  402b34:	6063      	str	r3, [r4, #4]
	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_5,	AFEC_Callback, 5);
  402b36:	2305      	movs	r3, #5
  402b38:	4a17      	ldr	r2, [pc, #92]	; (402b98 <task_afec+0x84>)
  402b3a:	4619      	mov	r1, r3
  402b3c:	4620      	mov	r0, r4
  402b3e:	4d17      	ldr	r5, [pc, #92]	; (402b9c <task_afec+0x88>)
  402b40:	47a8      	blx	r5
	afec_ch_get_config_defaults(&afec_ch_cfg);
  402b42:	a801      	add	r0, sp, #4
  402b44:	4b16      	ldr	r3, [pc, #88]	; (402ba0 <task_afec+0x8c>)
  402b46:	4798      	blx	r3
	afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  402b48:	2300      	movs	r3, #0
  402b4a:	f88d 3005 	strb.w	r3, [sp, #5]
	afec_ch_set_config(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, &afec_ch_cfg);
  402b4e:	aa01      	add	r2, sp, #4
  402b50:	2105      	movs	r1, #5
  402b52:	4620      	mov	r0, r4
  402b54:	4b13      	ldr	r3, [pc, #76]	; (402ba4 <task_afec+0x90>)
  402b56:	4798      	blx	r3
	afec->AFEC_CSELR = afec_ch;
  402b58:	2305      	movs	r3, #5
  402b5a:	6663      	str	r3, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  402b5c:	f44f 7300 	mov.w	r3, #512	; 0x200
  402b60:	66e3      	str	r3, [r4, #108]	; 0x6c
	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  402b62:	a802      	add	r0, sp, #8
  402b64:	4b10      	ldr	r3, [pc, #64]	; (402ba8 <task_afec+0x94>)
  402b66:	4798      	blx	r3
	afec_temp_sensor_set_config(AFEC0, &afec_temp_sensor_cfg);
  402b68:	a902      	add	r1, sp, #8
  402b6a:	4620      	mov	r0, r4
  402b6c:	4b0f      	ldr	r3, [pc, #60]	; (402bac <task_afec+0x98>)
  402b6e:	4798      	blx	r3
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  402b70:	2320      	movs	r3, #32
  402b72:	6163      	str	r3, [r4, #20]
	afec->AFEC_CR = AFEC_CR_START;
  402b74:	4627      	mov	r7, r4
  402b76:	2602      	movs	r6, #2
	config_ADC_TEMP();
	while(true){
		afec_start_software_conversion(AFEC0);
		vTaskDelay(500/portTICK_PERIOD_MS);
  402b78:	f44f 75fa 	mov.w	r5, #500	; 0x1f4
  402b7c:	4c0c      	ldr	r4, [pc, #48]	; (402bb0 <task_afec+0x9c>)
  402b7e:	603e      	str	r6, [r7, #0]
  402b80:	4628      	mov	r0, r5
  402b82:	47a0      	blx	r4
  402b84:	e7fb      	b.n	402b7e <task_afec+0x6a>
  402b86:	bf00      	nop
  402b88:	4003c000 	.word	0x4003c000
  402b8c:	004007b5 	.word	0x004007b5
  402b90:	004005e5 	.word	0x004005e5
  402b94:	00400635 	.word	0x00400635
  402b98:	004029f9 	.word	0x004029f9
  402b9c:	00400735 	.word	0x00400735
  402ba0:	00400615 	.word	0x00400615
  402ba4:	004005a1 	.word	0x004005a1
  402ba8:	0040061f 	.word	0x0040061f
  402bac:	004005d1 	.word	0x004005d1
  402bb0:	00401f09 	.word	0x00401f09

00402bb4 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  402bb4:	b5f0      	push	{r4, r5, r6, r7, lr}
  402bb6:	b083      	sub	sp, #12
  402bb8:	4605      	mov	r5, r0
  402bba:	460c      	mov	r4, r1
	uint32_t val = 0;
  402bbc:	2300      	movs	r3, #0
  402bbe:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  402bc0:	4b2a      	ldr	r3, [pc, #168]	; (402c6c <usart_serial_getchar+0xb8>)
  402bc2:	4298      	cmp	r0, r3
  402bc4:	d013      	beq.n	402bee <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  402bc6:	4b2a      	ldr	r3, [pc, #168]	; (402c70 <usart_serial_getchar+0xbc>)
  402bc8:	4298      	cmp	r0, r3
  402bca:	d018      	beq.n	402bfe <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  402bcc:	4b29      	ldr	r3, [pc, #164]	; (402c74 <usart_serial_getchar+0xc0>)
  402bce:	4298      	cmp	r0, r3
  402bd0:	d01d      	beq.n	402c0e <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  402bd2:	4b29      	ldr	r3, [pc, #164]	; (402c78 <usart_serial_getchar+0xc4>)
  402bd4:	429d      	cmp	r5, r3
  402bd6:	d022      	beq.n	402c1e <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  402bd8:	4b28      	ldr	r3, [pc, #160]	; (402c7c <usart_serial_getchar+0xc8>)
  402bda:	429d      	cmp	r5, r3
  402bdc:	d027      	beq.n	402c2e <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  402bde:	4b28      	ldr	r3, [pc, #160]	; (402c80 <usart_serial_getchar+0xcc>)
  402be0:	429d      	cmp	r5, r3
  402be2:	d02e      	beq.n	402c42 <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  402be4:	4b27      	ldr	r3, [pc, #156]	; (402c84 <usart_serial_getchar+0xd0>)
  402be6:	429d      	cmp	r5, r3
  402be8:	d035      	beq.n	402c56 <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  402bea:	b003      	add	sp, #12
  402bec:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  402bee:	461f      	mov	r7, r3
  402bf0:	4e25      	ldr	r6, [pc, #148]	; (402c88 <usart_serial_getchar+0xd4>)
  402bf2:	4621      	mov	r1, r4
  402bf4:	4638      	mov	r0, r7
  402bf6:	47b0      	blx	r6
  402bf8:	2800      	cmp	r0, #0
  402bfa:	d1fa      	bne.n	402bf2 <usart_serial_getchar+0x3e>
  402bfc:	e7e9      	b.n	402bd2 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  402bfe:	461f      	mov	r7, r3
  402c00:	4e21      	ldr	r6, [pc, #132]	; (402c88 <usart_serial_getchar+0xd4>)
  402c02:	4621      	mov	r1, r4
  402c04:	4638      	mov	r0, r7
  402c06:	47b0      	blx	r6
  402c08:	2800      	cmp	r0, #0
  402c0a:	d1fa      	bne.n	402c02 <usart_serial_getchar+0x4e>
  402c0c:	e7e4      	b.n	402bd8 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  402c0e:	461f      	mov	r7, r3
  402c10:	4e1d      	ldr	r6, [pc, #116]	; (402c88 <usart_serial_getchar+0xd4>)
  402c12:	4621      	mov	r1, r4
  402c14:	4638      	mov	r0, r7
  402c16:	47b0      	blx	r6
  402c18:	2800      	cmp	r0, #0
  402c1a:	d1fa      	bne.n	402c12 <usart_serial_getchar+0x5e>
  402c1c:	e7df      	b.n	402bde <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  402c1e:	461f      	mov	r7, r3
  402c20:	4e19      	ldr	r6, [pc, #100]	; (402c88 <usart_serial_getchar+0xd4>)
  402c22:	4621      	mov	r1, r4
  402c24:	4638      	mov	r0, r7
  402c26:	47b0      	blx	r6
  402c28:	2800      	cmp	r0, #0
  402c2a:	d1fa      	bne.n	402c22 <usart_serial_getchar+0x6e>
  402c2c:	e7da      	b.n	402be4 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  402c2e:	461e      	mov	r6, r3
  402c30:	4d16      	ldr	r5, [pc, #88]	; (402c8c <usart_serial_getchar+0xd8>)
  402c32:	a901      	add	r1, sp, #4
  402c34:	4630      	mov	r0, r6
  402c36:	47a8      	blx	r5
  402c38:	2800      	cmp	r0, #0
  402c3a:	d1fa      	bne.n	402c32 <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  402c3c:	9b01      	ldr	r3, [sp, #4]
  402c3e:	7023      	strb	r3, [r4, #0]
  402c40:	e7d3      	b.n	402bea <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  402c42:	461e      	mov	r6, r3
  402c44:	4d11      	ldr	r5, [pc, #68]	; (402c8c <usart_serial_getchar+0xd8>)
  402c46:	a901      	add	r1, sp, #4
  402c48:	4630      	mov	r0, r6
  402c4a:	47a8      	blx	r5
  402c4c:	2800      	cmp	r0, #0
  402c4e:	d1fa      	bne.n	402c46 <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  402c50:	9b01      	ldr	r3, [sp, #4]
  402c52:	7023      	strb	r3, [r4, #0]
  402c54:	e7c9      	b.n	402bea <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  402c56:	461e      	mov	r6, r3
  402c58:	4d0c      	ldr	r5, [pc, #48]	; (402c8c <usart_serial_getchar+0xd8>)
  402c5a:	a901      	add	r1, sp, #4
  402c5c:	4630      	mov	r0, r6
  402c5e:	47a8      	blx	r5
  402c60:	2800      	cmp	r0, #0
  402c62:	d1fa      	bne.n	402c5a <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  402c64:	9b01      	ldr	r3, [sp, #4]
  402c66:	7023      	strb	r3, [r4, #0]
}
  402c68:	e7bf      	b.n	402bea <usart_serial_getchar+0x36>
  402c6a:	bf00      	nop
  402c6c:	400e0800 	.word	0x400e0800
  402c70:	400e0a00 	.word	0x400e0a00
  402c74:	400e1a00 	.word	0x400e1a00
  402c78:	400e1c00 	.word	0x400e1c00
  402c7c:	40024000 	.word	0x40024000
  402c80:	40028000 	.word	0x40028000
  402c84:	4002c000 	.word	0x4002c000
  402c88:	00400cb7 	.word	0x00400cb7
  402c8c:	00400dcb 	.word	0x00400dcb

00402c90 <vApplicationStackOverflowHook>:
{
  402c90:	b508      	push	{r3, lr}
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  402c92:	460a      	mov	r2, r1
  402c94:	4601      	mov	r1, r0
  402c96:	4802      	ldr	r0, [pc, #8]	; (402ca0 <vApplicationStackOverflowHook+0x10>)
  402c98:	4b02      	ldr	r3, [pc, #8]	; (402ca4 <vApplicationStackOverflowHook+0x14>)
  402c9a:	4798      	blx	r3
  402c9c:	e7fe      	b.n	402c9c <vApplicationStackOverflowHook+0xc>
  402c9e:	bf00      	nop
  402ca0:	00406158 	.word	0x00406158
  402ca4:	004031ed 	.word	0x004031ed

00402ca8 <vApplicationTickHook>:
{
  402ca8:	4770      	bx	lr

00402caa <vApplicationMallocFailedHook>:
{
  402caa:	4770      	bx	lr

00402cac <io_init>:
void io_init(void){
  402cac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402cb0:	b082      	sub	sp, #8
	pmc_enable_periph_clk(Green_PIO_ID);
  402cb2:	200a      	movs	r0, #10
  402cb4:	4c6a      	ldr	r4, [pc, #424]	; (402e60 <io_init+0x1b4>)
  402cb6:	47a0      	blx	r4
	pmc_enable_periph_clk(Red_PIO_ID);
  402cb8:	200c      	movs	r0, #12
  402cba:	47a0      	blx	r4
	pmc_enable_periph_clk(Yellow_PIO_ID);
  402cbc:	200c      	movs	r0, #12
  402cbe:	47a0      	blx	r4
	pmc_enable_periph_clk(Blue_PIO_ID);
  402cc0:	200a      	movs	r0, #10
  402cc2:	47a0      	blx	r4
	pmc_enable_periph_clk(Orange_PIO_ID);
  402cc4:	2010      	movs	r0, #16
  402cc6:	47a0      	blx	r4
	pmc_enable_periph_clk(Palhetaup_PIO_ID);
  402cc8:	200a      	movs	r0, #10
  402cca:	47a0      	blx	r4
	pmc_enable_periph_clk(Palhetadown_PIO_ID);
  402ccc:	200c      	movs	r0, #12
  402cce:	47a0      	blx	r4
	pio_configure(Green_PIO, PIO_INPUT, Green_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  402cd0:	4d64      	ldr	r5, [pc, #400]	; (402e64 <io_init+0x1b8>)
  402cd2:	2309      	movs	r3, #9
  402cd4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  402cd8:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402cdc:	4628      	mov	r0, r5
  402cde:	4f62      	ldr	r7, [pc, #392]	; (402e68 <io_init+0x1bc>)
  402ce0:	47b8      	blx	r7
	pio_set_debounce_filter(Green_PIO, Green_IDX_MASK, 20);
  402ce2:	2214      	movs	r2, #20
  402ce4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  402ce8:	4628      	mov	r0, r5
  402cea:	4e60      	ldr	r6, [pc, #384]	; (402e6c <io_init+0x1c0>)
  402cec:	47b0      	blx	r6
	pio_configure(Red_PIO, PIO_INPUT, Red_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  402cee:	4c60      	ldr	r4, [pc, #384]	; (402e70 <io_init+0x1c4>)
  402cf0:	2309      	movs	r3, #9
  402cf2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  402cf6:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402cfa:	4620      	mov	r0, r4
  402cfc:	47b8      	blx	r7
	pio_set_debounce_filter(Red_PIO, Red_IDX_MASK, 20);
  402cfe:	2214      	movs	r2, #20
  402d00:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402d04:	4620      	mov	r0, r4
  402d06:	47b0      	blx	r6
	pio_configure(Yellow_PIO, PIO_INPUT, Yellow_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  402d08:	2309      	movs	r3, #9
  402d0a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  402d0e:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402d12:	4620      	mov	r0, r4
  402d14:	47b8      	blx	r7
	pio_set_debounce_filter(Yellow_PIO, Yellow_IDX_MASK, 20);
  402d16:	2214      	movs	r2, #20
  402d18:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  402d1c:	4620      	mov	r0, r4
  402d1e:	47b0      	blx	r6
	pio_configure(Blue_PIO, PIO_INPUT, Blue_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  402d20:	2309      	movs	r3, #9
  402d22:	2201      	movs	r2, #1
  402d24:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402d28:	4628      	mov	r0, r5
  402d2a:	47b8      	blx	r7
	pio_set_debounce_filter(Blue_PIO, Blue_IDX_MASK, 20);
  402d2c:	2214      	movs	r2, #20
  402d2e:	2101      	movs	r1, #1
  402d30:	4628      	mov	r0, r5
  402d32:	47b0      	blx	r6
	pio_configure(Orange_PIO, PIO_INPUT, Orange_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  402d34:	f8df 8164 	ldr.w	r8, [pc, #356]	; 402e9c <io_init+0x1f0>
  402d38:	2309      	movs	r3, #9
  402d3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402d3e:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402d42:	4640      	mov	r0, r8
  402d44:	47b8      	blx	r7
	pio_set_debounce_filter(Orange_PIO, Orange_IDX_MASK, 20);
  402d46:	2214      	movs	r2, #20
  402d48:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402d4c:	4640      	mov	r0, r8
  402d4e:	47b0      	blx	r6
	pio_configure(Palhetaup_PIO, PIO_INPUT, Palhetaup_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  402d50:	2309      	movs	r3, #9
  402d52:	2208      	movs	r2, #8
  402d54:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402d58:	4628      	mov	r0, r5
  402d5a:	47b8      	blx	r7
	pio_set_debounce_filter(Palhetaup_PIO, Palhetaup_IDX_MASK, 20);
  402d5c:	2214      	movs	r2, #20
  402d5e:	2108      	movs	r1, #8
  402d60:	4628      	mov	r0, r5
  402d62:	47b0      	blx	r6
	pio_configure(Palhetadown_PIO, PIO_INPUT, Palhetadown_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  402d64:	2309      	movs	r3, #9
  402d66:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  402d6a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402d6e:	4620      	mov	r0, r4
  402d70:	47b8      	blx	r7
	pio_set_debounce_filter(Palhetadown_PIO, Palhetadown_IDX_MASK, 20);
  402d72:	2214      	movs	r2, #20
  402d74:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  402d78:	4620      	mov	r0, r4
  402d7a:	47b0      	blx	r6
	pio_handler_set(Green_PIO,Green_PIO_ID,Green_IDX_MASK,PIO_IT_EDGE,Green_callback);
  402d7c:	4b3d      	ldr	r3, [pc, #244]	; (402e74 <io_init+0x1c8>)
  402d7e:	9300      	str	r3, [sp, #0]
  402d80:	2340      	movs	r3, #64	; 0x40
  402d82:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  402d86:	210a      	movs	r1, #10
  402d88:	4628      	mov	r0, r5
  402d8a:	4e3b      	ldr	r6, [pc, #236]	; (402e78 <io_init+0x1cc>)
  402d8c:	47b0      	blx	r6
	pio_handler_set(Red_PIO,Red_PIO_ID,Red_IDX_MASK,PIO_IT_EDGE,Red_callback);
  402d8e:	4b3b      	ldr	r3, [pc, #236]	; (402e7c <io_init+0x1d0>)
  402d90:	9300      	str	r3, [sp, #0]
  402d92:	2340      	movs	r3, #64	; 0x40
  402d94:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  402d98:	210c      	movs	r1, #12
  402d9a:	4620      	mov	r0, r4
  402d9c:	47b0      	blx	r6
	pio_handler_set(Yellow_PIO,Yellow_PIO_ID,Yellow_IDX_MASK,PIO_IT_EDGE,Yellow_callback);
  402d9e:	4b38      	ldr	r3, [pc, #224]	; (402e80 <io_init+0x1d4>)
  402da0:	9300      	str	r3, [sp, #0]
  402da2:	2340      	movs	r3, #64	; 0x40
  402da4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  402da8:	210c      	movs	r1, #12
  402daa:	4620      	mov	r0, r4
  402dac:	47b0      	blx	r6
	pio_handler_set(Blue_PIO,Blue_PIO_ID,Blue_IDX_MASK,PIO_IT_EDGE,Blue_callback);
  402dae:	4b35      	ldr	r3, [pc, #212]	; (402e84 <io_init+0x1d8>)
  402db0:	9300      	str	r3, [sp, #0]
  402db2:	2340      	movs	r3, #64	; 0x40
  402db4:	2201      	movs	r2, #1
  402db6:	210a      	movs	r1, #10
  402db8:	4628      	mov	r0, r5
  402dba:	47b0      	blx	r6
	pio_handler_set(Orange_PIO,Orange_PIO_ID,Orange_IDX_MASK,PIO_IT_EDGE,Orange_callback);
  402dbc:	4b32      	ldr	r3, [pc, #200]	; (402e88 <io_init+0x1dc>)
  402dbe:	9300      	str	r3, [sp, #0]
  402dc0:	2340      	movs	r3, #64	; 0x40
  402dc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402dc6:	2110      	movs	r1, #16
  402dc8:	4640      	mov	r0, r8
  402dca:	47b0      	blx	r6
	pio_handler_set(Palhetaup_PIO,Palhetaup_PIO_ID,Palhetaup_IDX_MASK,PIO_IT_EDGE,Palhetaup_callback);
  402dcc:	4b2f      	ldr	r3, [pc, #188]	; (402e8c <io_init+0x1e0>)
  402dce:	9300      	str	r3, [sp, #0]
  402dd0:	2340      	movs	r3, #64	; 0x40
  402dd2:	2208      	movs	r2, #8
  402dd4:	210a      	movs	r1, #10
  402dd6:	4628      	mov	r0, r5
  402dd8:	47b0      	blx	r6
	pio_handler_set(Palhetadown_PIO,Palhetadown_PIO_ID,Palhetadown_IDX_MASK,PIO_IT_EDGE,Palhetadown_callback);
  402dda:	4b2d      	ldr	r3, [pc, #180]	; (402e90 <io_init+0x1e4>)
  402ddc:	9300      	str	r3, [sp, #0]
  402dde:	2340      	movs	r3, #64	; 0x40
  402de0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  402de4:	210c      	movs	r1, #12
  402de6:	4620      	mov	r0, r4
  402de8:	47b0      	blx	r6
	pio_enable_interrupt(Green_PIO, Green_IDX_MASK);
  402dea:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  402dee:	4628      	mov	r0, r5
  402df0:	4e28      	ldr	r6, [pc, #160]	; (402e94 <io_init+0x1e8>)
  402df2:	47b0      	blx	r6
	pio_enable_interrupt(Red_PIO, Red_IDX_MASK);
  402df4:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402df8:	4620      	mov	r0, r4
  402dfa:	47b0      	blx	r6
	pio_enable_interrupt(Yellow_PIO, Yellow_IDX_MASK);
  402dfc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  402e00:	4620      	mov	r0, r4
  402e02:	47b0      	blx	r6
	pio_enable_interrupt(Blue_PIO, Blue_IDX_MASK);
  402e04:	2101      	movs	r1, #1
  402e06:	4628      	mov	r0, r5
  402e08:	47b0      	blx	r6
	pio_enable_interrupt(Orange_PIO, Orange_IDX_MASK);
  402e0a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402e0e:	4640      	mov	r0, r8
  402e10:	47b0      	blx	r6
	pio_enable_interrupt(Palhetaup_PIO, Palhetaup_IDX_MASK);
  402e12:	2108      	movs	r1, #8
  402e14:	4628      	mov	r0, r5
  402e16:	47b0      	blx	r6
	pio_enable_interrupt(Palhetadown_PIO, Palhetadown_IDX_MASK);
  402e18:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  402e1c:	4620      	mov	r0, r4
  402e1e:	47b0      	blx	r6
  402e20:	4b1d      	ldr	r3, [pc, #116]	; (402e98 <io_init+0x1ec>)
  402e22:	f44f 6080 	mov.w	r0, #1024	; 0x400
  402e26:	6018      	str	r0, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  402e28:	2280      	movs	r2, #128	; 0x80
  402e2a:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402e2e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  402e32:	6019      	str	r1, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  402e34:	f883 230c 	strb.w	r2, [r3, #780]	; 0x30c
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402e38:	6019      	str	r1, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  402e3a:	f883 230c 	strb.w	r2, [r3, #780]	; 0x30c
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402e3e:	6018      	str	r0, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  402e40:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402e44:	f44f 3480 	mov.w	r4, #65536	; 0x10000
  402e48:	601c      	str	r4, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  402e4a:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402e4e:	6018      	str	r0, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  402e50:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402e54:	6019      	str	r1, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  402e56:	f883 230c 	strb.w	r2, [r3, #780]	; 0x30c
}
  402e5a:	b002      	add	sp, #8
  402e5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402e60:	00400c51 	.word	0x00400c51
  402e64:	400e0e00 	.word	0x400e0e00
  402e68:	0040093d 	.word	0x0040093d
  402e6c:	00400819 	.word	0x00400819
  402e70:	400e1200 	.word	0x400e1200
  402e74:	004027c9 	.word	0x004027c9
  402e78:	00400a5d 	.word	0x00400a5d
  402e7c:	00402819 	.word	0x00402819
  402e80:	00402869 	.word	0x00402869
  402e84:	004028b9 	.word	0x004028b9
  402e88:	00402909 	.word	0x00402909
  402e8c:	00402959 	.word	0x00402959
  402e90:	004029a9 	.word	0x004029a9
  402e94:	004009ff 	.word	0x004009ff
  402e98:	e000e100 	.word	0xe000e100
  402e9c:	400e1400 	.word	0x400e1400

00402ea0 <usart_put_string>:
void usart_put_string(Usart *usart, char str[]) {
  402ea0:	b538      	push	{r3, r4, r5, lr}
  402ea2:	4605      	mov	r5, r0
  402ea4:	460c      	mov	r4, r1
  usart_serial_write_packet(usart, str, strlen(str));
  402ea6:	4608      	mov	r0, r1
  402ea8:	4b03      	ldr	r3, [pc, #12]	; (402eb8 <usart_put_string+0x18>)
  402eaa:	4798      	blx	r3
  402eac:	4602      	mov	r2, r0
  402eae:	4621      	mov	r1, r4
  402eb0:	4628      	mov	r0, r5
  402eb2:	4b02      	ldr	r3, [pc, #8]	; (402ebc <usart_put_string+0x1c>)
  402eb4:	4798      	blx	r3
  402eb6:	bd38      	pop	{r3, r4, r5, pc}
  402eb8:	00403b41 	.word	0x00403b41
  402ebc:	0040021d 	.word	0x0040021d

00402ec0 <usart_get_string>:
int usart_get_string(Usart *usart, char buffer[], int bufferlen, uint timeout_ms) {
  402ec0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402ec4:	b082      	sub	sp, #8
  402ec6:	4689      	mov	r9, r1
  while( (timecounter > 0) && (counter < bufferlen - 1)) {
  402ec8:	b1c3      	cbz	r3, 402efc <usart_get_string+0x3c>
  402eca:	4680      	mov	r8, r0
  402ecc:	461d      	mov	r5, r3
  402ece:	1e56      	subs	r6, r2, #1
  402ed0:	d01c      	beq.n	402f0c <usart_get_string+0x4c>
  402ed2:	2400      	movs	r4, #0
    if(usart_read(usart, &rx) == 0) {
  402ed4:	4f0e      	ldr	r7, [pc, #56]	; (402f10 <usart_get_string+0x50>)
      vTaskDelay(1);
  402ed6:	f8df a03c 	ldr.w	sl, [pc, #60]	; 402f14 <usart_get_string+0x54>
  402eda:	e005      	b.n	402ee8 <usart_get_string+0x28>
      timecounter--;
  402edc:	3d01      	subs	r5, #1
      vTaskDelay(1);
  402ede:	2001      	movs	r0, #1
  402ee0:	47d0      	blx	sl
  while( (timecounter > 0) && (counter < bufferlen - 1)) {
  402ee2:	b165      	cbz	r5, 402efe <usart_get_string+0x3e>
  402ee4:	42b4      	cmp	r4, r6
  402ee6:	d20a      	bcs.n	402efe <usart_get_string+0x3e>
    if(usart_read(usart, &rx) == 0) {
  402ee8:	a901      	add	r1, sp, #4
  402eea:	4640      	mov	r0, r8
  402eec:	47b8      	blx	r7
  402eee:	2800      	cmp	r0, #0
  402ef0:	d1f4      	bne.n	402edc <usart_get_string+0x1c>
      buffer[counter++] = rx;
  402ef2:	9b01      	ldr	r3, [sp, #4]
  402ef4:	f809 3004 	strb.w	r3, [r9, r4]
  402ef8:	3401      	adds	r4, #1
  402efa:	e7f2      	b.n	402ee2 <usart_get_string+0x22>
  uint32_t counter = 0;
  402efc:	2400      	movs	r4, #0
  buffer[counter] = 0x00;
  402efe:	2300      	movs	r3, #0
  402f00:	f809 3004 	strb.w	r3, [r9, r4]
}
  402f04:	4620      	mov	r0, r4
  402f06:	b002      	add	sp, #8
  402f08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  uint32_t counter = 0;
  402f0c:	4634      	mov	r4, r6
  402f0e:	e7f6      	b.n	402efe <usart_get_string+0x3e>
  402f10:	00400dcb 	.word	0x00400dcb
  402f14:	00401f09 	.word	0x00401f09

00402f18 <usart_send_command>:
void usart_send_command(Usart *usart, char buffer_rx[], int bufferlen, char buffer_tx[], int timeout) {
  402f18:	b570      	push	{r4, r5, r6, lr}
  402f1a:	4604      	mov	r4, r0
  402f1c:	460d      	mov	r5, r1
  402f1e:	4616      	mov	r6, r2
  usart_put_string(usart, buffer_tx);
  402f20:	4619      	mov	r1, r3
  402f22:	4b04      	ldr	r3, [pc, #16]	; (402f34 <usart_send_command+0x1c>)
  402f24:	4798      	blx	r3
  usart_get_string(usart, buffer_rx, bufferlen, timeout);
  402f26:	9b04      	ldr	r3, [sp, #16]
  402f28:	4632      	mov	r2, r6
  402f2a:	4629      	mov	r1, r5
  402f2c:	4620      	mov	r0, r4
  402f2e:	4c02      	ldr	r4, [pc, #8]	; (402f38 <usart_send_command+0x20>)
  402f30:	47a0      	blx	r4
  402f32:	bd70      	pop	{r4, r5, r6, pc}
  402f34:	00402ea1 	.word	0x00402ea1
  402f38:	00402ec1 	.word	0x00402ec1

00402f3c <hc05_config_server>:
void hc05_config_server(void) {
  402f3c:	b5f0      	push	{r4, r5, r6, r7, lr}
  402f3e:	b087      	sub	sp, #28
  402f40:	200d      	movs	r0, #13
  402f42:	4c17      	ldr	r4, [pc, #92]	; (402fa0 <hc05_config_server+0x64>)
  402f44:	47a0      	blx	r4
	usart_settings.baudrate = opt->baudrate;
  402f46:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  402f4a:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
  402f4c:	23c0      	movs	r3, #192	; 0xc0
  402f4e:	9301      	str	r3, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
  402f50:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402f54:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
  402f56:	2500      	movs	r5, #0
  402f58:	9503      	str	r5, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  402f5a:	9504      	str	r5, [sp, #16]
  402f5c:	200d      	movs	r0, #13
  402f5e:	47a0      	blx	r4
		usart_init_rs232(p_usart, &usart_settings,
  402f60:	4c10      	ldr	r4, [pc, #64]	; (402fa4 <hc05_config_server+0x68>)
  402f62:	4a11      	ldr	r2, [pc, #68]	; (402fa8 <hc05_config_server+0x6c>)
  402f64:	4669      	mov	r1, sp
  402f66:	4620      	mov	r0, r4
  402f68:	4b10      	ldr	r3, [pc, #64]	; (402fac <hc05_config_server+0x70>)
  402f6a:	4798      	blx	r3
		usart_enable_tx(p_usart);
  402f6c:	4620      	mov	r0, r4
  402f6e:	4f10      	ldr	r7, [pc, #64]	; (402fb0 <hc05_config_server+0x74>)
  402f70:	47b8      	blx	r7
		usart_enable_rx(p_usart);
  402f72:	4620      	mov	r0, r4
  402f74:	4e0f      	ldr	r6, [pc, #60]	; (402fb4 <hc05_config_server+0x78>)
  402f76:	47b0      	blx	r6
  usart_enable_tx(USART0);
  402f78:	4620      	mov	r0, r4
  402f7a:	47b8      	blx	r7
  usart_enable_rx(USART0);
  402f7c:	4620      	mov	r0, r4
  402f7e:	47b0      	blx	r6
  pio_configure(PIOB, PIO_PERIPH_C, (1 << 0), PIO_DEFAULT);
  402f80:	4e0d      	ldr	r6, [pc, #52]	; (402fb8 <hc05_config_server+0x7c>)
  402f82:	462b      	mov	r3, r5
  402f84:	2201      	movs	r2, #1
  402f86:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  402f8a:	4630      	mov	r0, r6
  402f8c:	4c0b      	ldr	r4, [pc, #44]	; (402fbc <hc05_config_server+0x80>)
  402f8e:	47a0      	blx	r4
  pio_configure(PIOB, PIO_PERIPH_C, (1 << 1), PIO_DEFAULT);
  402f90:	462b      	mov	r3, r5
  402f92:	2202      	movs	r2, #2
  402f94:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  402f98:	4630      	mov	r0, r6
  402f9a:	47a0      	blx	r4
}
  402f9c:	b007      	add	sp, #28
  402f9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402fa0:	00400c51 	.word	0x00400c51
  402fa4:	40024000 	.word	0x40024000
  402fa8:	08f0d180 	.word	0x08f0d180
  402fac:	00400d4d 	.word	0x00400d4d
  402fb0:	00400da1 	.word	0x00400da1
  402fb4:	00400da7 	.word	0x00400da7
  402fb8:	400e1000 	.word	0x400e1000
  402fbc:	0040093d 	.word	0x0040093d

00402fc0 <hc05_server_init>:
int hc05_server_init(void) {
  402fc0:	b5f0      	push	{r4, r5, r6, r7, lr}
  402fc2:	b0a3      	sub	sp, #140	; 0x8c
  usart_send_command(USART1, buffer_rx, 1000, "AT", 1000);
  402fc4:	4f12      	ldr	r7, [pc, #72]	; (403010 <hc05_server_init+0x50>)
  402fc6:	4e13      	ldr	r6, [pc, #76]	; (403014 <hc05_server_init+0x54>)
  402fc8:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
  402fcc:	9400      	str	r4, [sp, #0]
  402fce:	463b      	mov	r3, r7
  402fd0:	4622      	mov	r2, r4
  402fd2:	a902      	add	r1, sp, #8
  402fd4:	4630      	mov	r0, r6
  402fd6:	4d10      	ldr	r5, [pc, #64]	; (403018 <hc05_server_init+0x58>)
  402fd8:	47a8      	blx	r5
  usart_send_command(USART1, buffer_rx, 1000, "AT", 1000);
  402fda:	9400      	str	r4, [sp, #0]
  402fdc:	463b      	mov	r3, r7
  402fde:	4622      	mov	r2, r4
  402fe0:	a902      	add	r1, sp, #8
  402fe2:	4630      	mov	r0, r6
  402fe4:	47a8      	blx	r5
  usart_send_command(USART1, buffer_rx, 1000, "AT+NAMEJorg", 1000);
  402fe6:	9400      	str	r4, [sp, #0]
  402fe8:	4b0c      	ldr	r3, [pc, #48]	; (40301c <hc05_server_init+0x5c>)
  402fea:	4622      	mov	r2, r4
  402fec:	a902      	add	r1, sp, #8
  402fee:	4630      	mov	r0, r6
  402ff0:	47a8      	blx	r5
  usart_send_command(USART1, buffer_rx, 1000, "AT", 1000);
  402ff2:	9400      	str	r4, [sp, #0]
  402ff4:	463b      	mov	r3, r7
  402ff6:	4622      	mov	r2, r4
  402ff8:	a902      	add	r1, sp, #8
  402ffa:	4630      	mov	r0, r6
  402ffc:	47a8      	blx	r5
  usart_send_command(USART1, buffer_rx, 1000, "AT+PIN0000", 1000);
  402ffe:	9400      	str	r4, [sp, #0]
  403000:	4b07      	ldr	r3, [pc, #28]	; (403020 <hc05_server_init+0x60>)
  403002:	4622      	mov	r2, r4
  403004:	a902      	add	r1, sp, #8
  403006:	4630      	mov	r0, r6
  403008:	47a8      	blx	r5
}
  40300a:	b023      	add	sp, #140	; 0x8c
  40300c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40300e:	bf00      	nop
  403010:	00406130 	.word	0x00406130
  403014:	40028000 	.word	0x40028000
  403018:	00402f19 	.word	0x00402f19
  40301c:	00406134 	.word	0x00406134
  403020:	00406140 	.word	0x00406140

00403024 <task_bluetooth>:
void task_bluetooth(void){
  403024:	b580      	push	{r7, lr}
  403026:	b082      	sub	sp, #8
  xQueueBt = xQueueCreate(20, sizeof(int8_t));
  403028:	2200      	movs	r2, #0
  40302a:	2101      	movs	r1, #1
  40302c:	2014      	movs	r0, #20
  40302e:	4b15      	ldr	r3, [pc, #84]	; (403084 <task_bluetooth+0x60>)
  403030:	4798      	blx	r3
  403032:	4b15      	ldr	r3, [pc, #84]	; (403088 <task_bluetooth+0x64>)
  403034:	6018      	str	r0, [r3, #0]
  hc05_config_server();
  403036:	4b15      	ldr	r3, [pc, #84]	; (40308c <task_bluetooth+0x68>)
  403038:	4798      	blx	r3
  hc05_server_init();
  40303a:	4b15      	ldr	r3, [pc, #84]	; (403090 <task_bluetooth+0x6c>)
  40303c:	4798      	blx	r3
  io_init();
  40303e:	4b15      	ldr	r3, [pc, #84]	; (403094 <task_bluetooth+0x70>)
  403040:	4798      	blx	r3
	if (xQueueReceive(xQueueBt, &(send_char), (TickType_t) 10 / portTICK_PERIOD_MS)) {
  403042:	4f11      	ldr	r7, [pc, #68]	; (403088 <task_bluetooth+0x64>)
  403044:	4e14      	ldr	r6, [pc, #80]	; (403098 <task_bluetooth+0x74>)
		while(!usart_is_tx_ready(USART_COM));
  403046:	4c15      	ldr	r4, [pc, #84]	; (40309c <task_bluetooth+0x78>)
	int8_t send_char = 0;  
  403048:	2300      	movs	r3, #0
  40304a:	a902      	add	r1, sp, #8
  40304c:	f801 3d01 	strb.w	r3, [r1, #-1]!
	if (xQueueReceive(xQueueBt, &(send_char), (TickType_t) 10 / portTICK_PERIOD_MS)) {
  403050:	220a      	movs	r2, #10
  403052:	6838      	ldr	r0, [r7, #0]
  403054:	47b0      	blx	r6
  403056:	2800      	cmp	r0, #0
  403058:	d0f6      	beq.n	403048 <task_bluetooth+0x24>
		while(!usart_is_tx_ready(USART_COM));
  40305a:	4d11      	ldr	r5, [pc, #68]	; (4030a0 <task_bluetooth+0x7c>)
  40305c:	4620      	mov	r0, r4
  40305e:	47a8      	blx	r5
  403060:	2800      	cmp	r0, #0
  403062:	d0fb      	beq.n	40305c <task_bluetooth+0x38>
		usart_write(USART_COM, send_char);	
  403064:	f99d 1007 	ldrsb.w	r1, [sp, #7]
  403068:	4620      	mov	r0, r4
  40306a:	4b0e      	ldr	r3, [pc, #56]	; (4030a4 <task_bluetooth+0x80>)
  40306c:	4798      	blx	r3
		while(!usart_is_tx_ready(USART_COM));
  40306e:	4d0c      	ldr	r5, [pc, #48]	; (4030a0 <task_bluetooth+0x7c>)
  403070:	4620      	mov	r0, r4
  403072:	47a8      	blx	r5
  403074:	2800      	cmp	r0, #0
  403076:	d0fb      	beq.n	403070 <task_bluetooth+0x4c>
		usart_write(USART_COM, 'X');	
  403078:	2158      	movs	r1, #88	; 0x58
  40307a:	4620      	mov	r0, r4
  40307c:	4b09      	ldr	r3, [pc, #36]	; (4030a4 <task_bluetooth+0x80>)
  40307e:	4798      	blx	r3
  while(1){
  403080:	e7e2      	b.n	403048 <task_bluetooth+0x24>
  403082:	bf00      	nop
  403084:	0040156d 	.word	0x0040156d
  403088:	20400cb0 	.word	0x20400cb0
  40308c:	00402f3d 	.word	0x00402f3d
  403090:	00402fc1 	.word	0x00402fc1
  403094:	00402cad 	.word	0x00402cad
  403098:	004017b9 	.word	0x004017b9
  40309c:	40024000 	.word	0x40024000
  4030a0:	00400dad 	.word	0x00400dad
  4030a4:	00400db5 	.word	0x00400db5

004030a8 <main>:

/************************************************************************/
/* main                                                                 */
/************************************************************************/

int main(void){
  4030a8:	b500      	push	{lr}
  4030aa:	b08b      	sub	sp, #44	; 0x2c
	/* Initialize the SAM system */
	sysclk_init();
  4030ac:	4b26      	ldr	r3, [pc, #152]	; (403148 <main+0xa0>)
  4030ae:	4798      	blx	r3
	board_init();
  4030b0:	4b26      	ldr	r3, [pc, #152]	; (40314c <main+0xa4>)
  4030b2:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  4030b4:	4d26      	ldr	r5, [pc, #152]	; (403150 <main+0xa8>)
  4030b6:	4b27      	ldr	r3, [pc, #156]	; (403154 <main+0xac>)
  4030b8:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4030ba:	4a27      	ldr	r2, [pc, #156]	; (403158 <main+0xb0>)
  4030bc:	4b27      	ldr	r3, [pc, #156]	; (40315c <main+0xb4>)
  4030be:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4030c0:	4a27      	ldr	r2, [pc, #156]	; (403160 <main+0xb8>)
  4030c2:	4b28      	ldr	r3, [pc, #160]	; (403164 <main+0xbc>)
  4030c4:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  4030c6:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4030ca:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  4030cc:	23c0      	movs	r3, #192	; 0xc0
  4030ce:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  4030d0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4030d4:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  4030d6:	2400      	movs	r4, #0
  4030d8:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4030da:	9408      	str	r4, [sp, #32]
  4030dc:	200e      	movs	r0, #14
  4030de:	4b22      	ldr	r3, [pc, #136]	; (403168 <main+0xc0>)
  4030e0:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  4030e2:	4a22      	ldr	r2, [pc, #136]	; (40316c <main+0xc4>)
  4030e4:	a904      	add	r1, sp, #16
  4030e6:	4628      	mov	r0, r5
  4030e8:	4b21      	ldr	r3, [pc, #132]	; (403170 <main+0xc8>)
  4030ea:	4798      	blx	r3
		usart_enable_tx(p_usart);
  4030ec:	4628      	mov	r0, r5
  4030ee:	4b21      	ldr	r3, [pc, #132]	; (403174 <main+0xcc>)
  4030f0:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4030f2:	4628      	mov	r0, r5
  4030f4:	4b20      	ldr	r3, [pc, #128]	; (403178 <main+0xd0>)
  4030f6:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4030f8:	4e20      	ldr	r6, [pc, #128]	; (40317c <main+0xd4>)
  4030fa:	6833      	ldr	r3, [r6, #0]
  4030fc:	4621      	mov	r1, r4
  4030fe:	6898      	ldr	r0, [r3, #8]
  403100:	4d1f      	ldr	r5, [pc, #124]	; (403180 <main+0xd8>)
  403102:	47a8      	blx	r5
	setbuf(stdin, NULL);
  403104:	6833      	ldr	r3, [r6, #0]
  403106:	4621      	mov	r1, r4
  403108:	6858      	ldr	r0, [r3, #4]
  40310a:	47a8      	blx	r5
	setbuf(stdout, NULL);
  40310c:	6833      	ldr	r3, [r6, #0]
  40310e:	4621      	mov	r1, r4
  403110:	6898      	ldr	r0, [r3, #8]
  403112:	47a8      	blx	r5

	/* Initialize the console uart */
	configure_console();

	/* Create task to make led blink */
	xTaskCreate(task_bluetooth, "BLT", TASK_PROCESS_STACK_SIZE, NULL, TASK_PROCESS_STACK_PRIORITY, NULL);
  403114:	9403      	str	r4, [sp, #12]
  403116:	9402      	str	r4, [sp, #8]
  403118:	9401      	str	r4, [sp, #4]
  40311a:	9400      	str	r4, [sp, #0]
  40311c:	4623      	mov	r3, r4
  40311e:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  403122:	4918      	ldr	r1, [pc, #96]	; (403184 <main+0xdc>)
  403124:	4818      	ldr	r0, [pc, #96]	; (403188 <main+0xe0>)
  403126:	4d19      	ldr	r5, [pc, #100]	; (40318c <main+0xe4>)
  403128:	47a8      	blx	r5
    xTaskCreate(task_afec, "AFEC", TASK_AFEC_STACK_SIZE, NULL, TASK_AFEC_STACK_PRIORITY, NULL);
  40312a:	9403      	str	r4, [sp, #12]
  40312c:	9402      	str	r4, [sp, #8]
  40312e:	9401      	str	r4, [sp, #4]
  403130:	2304      	movs	r3, #4
  403132:	9300      	str	r3, [sp, #0]
  403134:	4623      	mov	r3, r4
  403136:	f44f 7200 	mov.w	r2, #512	; 0x200
  40313a:	4915      	ldr	r1, [pc, #84]	; (403190 <main+0xe8>)
  40313c:	4815      	ldr	r0, [pc, #84]	; (403194 <main+0xec>)
  40313e:	47a8      	blx	r5
	
	/* Start the scheduler. */
	vTaskStartScheduler();
  403140:	4b15      	ldr	r3, [pc, #84]	; (403198 <main+0xf0>)
  403142:	4798      	blx	r3
  403144:	e7fe      	b.n	403144 <main+0x9c>
  403146:	bf00      	nop
  403148:	004001ad 	.word	0x004001ad
  40314c:	00400381 	.word	0x00400381
  403150:	40028000 	.word	0x40028000
  403154:	20400bcc 	.word	0x20400bcc
  403158:	00402a41 	.word	0x00402a41
  40315c:	20400bc8 	.word	0x20400bc8
  403160:	00402bb5 	.word	0x00402bb5
  403164:	20400bc4 	.word	0x20400bc4
  403168:	00400c51 	.word	0x00400c51
  40316c:	08f0d180 	.word	0x08f0d180
  403170:	00400d4d 	.word	0x00400d4d
  403174:	00400da1 	.word	0x00400da1
  403178:	00400da7 	.word	0x00400da7
  40317c:	2040000c 	.word	0x2040000c
  403180:	004039a1 	.word	0x004039a1
  403184:	0040614c 	.word	0x0040614c
  403188:	00403025 	.word	0x00403025
  40318c:	00401a45 	.word	0x00401a45
  403190:	00406150 	.word	0x00406150
  403194:	00402b15 	.word	0x00402b15
  403198:	00401c41 	.word	0x00401c41

0040319c <__libc_init_array>:
  40319c:	b570      	push	{r4, r5, r6, lr}
  40319e:	4e0f      	ldr	r6, [pc, #60]	; (4031dc <__libc_init_array+0x40>)
  4031a0:	4d0f      	ldr	r5, [pc, #60]	; (4031e0 <__libc_init_array+0x44>)
  4031a2:	1b76      	subs	r6, r6, r5
  4031a4:	10b6      	asrs	r6, r6, #2
  4031a6:	bf18      	it	ne
  4031a8:	2400      	movne	r4, #0
  4031aa:	d005      	beq.n	4031b8 <__libc_init_array+0x1c>
  4031ac:	3401      	adds	r4, #1
  4031ae:	f855 3b04 	ldr.w	r3, [r5], #4
  4031b2:	4798      	blx	r3
  4031b4:	42a6      	cmp	r6, r4
  4031b6:	d1f9      	bne.n	4031ac <__libc_init_array+0x10>
  4031b8:	4e0a      	ldr	r6, [pc, #40]	; (4031e4 <__libc_init_array+0x48>)
  4031ba:	4d0b      	ldr	r5, [pc, #44]	; (4031e8 <__libc_init_array+0x4c>)
  4031bc:	1b76      	subs	r6, r6, r5
  4031be:	f003 f88b 	bl	4062d8 <_init>
  4031c2:	10b6      	asrs	r6, r6, #2
  4031c4:	bf18      	it	ne
  4031c6:	2400      	movne	r4, #0
  4031c8:	d006      	beq.n	4031d8 <__libc_init_array+0x3c>
  4031ca:	3401      	adds	r4, #1
  4031cc:	f855 3b04 	ldr.w	r3, [r5], #4
  4031d0:	4798      	blx	r3
  4031d2:	42a6      	cmp	r6, r4
  4031d4:	d1f9      	bne.n	4031ca <__libc_init_array+0x2e>
  4031d6:	bd70      	pop	{r4, r5, r6, pc}
  4031d8:	bd70      	pop	{r4, r5, r6, pc}
  4031da:	bf00      	nop
  4031dc:	004062e4 	.word	0x004062e4
  4031e0:	004062e4 	.word	0x004062e4
  4031e4:	004062ec 	.word	0x004062ec
  4031e8:	004062e4 	.word	0x004062e4

004031ec <iprintf>:
  4031ec:	b40f      	push	{r0, r1, r2, r3}
  4031ee:	b500      	push	{lr}
  4031f0:	4907      	ldr	r1, [pc, #28]	; (403210 <iprintf+0x24>)
  4031f2:	b083      	sub	sp, #12
  4031f4:	ab04      	add	r3, sp, #16
  4031f6:	6808      	ldr	r0, [r1, #0]
  4031f8:	f853 2b04 	ldr.w	r2, [r3], #4
  4031fc:	6881      	ldr	r1, [r0, #8]
  4031fe:	9301      	str	r3, [sp, #4]
  403200:	f000 fd4c 	bl	403c9c <_vfiprintf_r>
  403204:	b003      	add	sp, #12
  403206:	f85d eb04 	ldr.w	lr, [sp], #4
  40320a:	b004      	add	sp, #16
  40320c:	4770      	bx	lr
  40320e:	bf00      	nop
  403210:	2040000c 	.word	0x2040000c

00403214 <malloc>:
  403214:	4b02      	ldr	r3, [pc, #8]	; (403220 <malloc+0xc>)
  403216:	4601      	mov	r1, r0
  403218:	6818      	ldr	r0, [r3, #0]
  40321a:	f000 b80b 	b.w	403234 <_malloc_r>
  40321e:	bf00      	nop
  403220:	2040000c 	.word	0x2040000c

00403224 <free>:
  403224:	4b02      	ldr	r3, [pc, #8]	; (403230 <free+0xc>)
  403226:	4601      	mov	r1, r0
  403228:	6818      	ldr	r0, [r3, #0]
  40322a:	f001 be53 	b.w	404ed4 <_free_r>
  40322e:	bf00      	nop
  403230:	2040000c 	.word	0x2040000c

00403234 <_malloc_r>:
  403234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403238:	f101 060b 	add.w	r6, r1, #11
  40323c:	2e16      	cmp	r6, #22
  40323e:	b083      	sub	sp, #12
  403240:	4605      	mov	r5, r0
  403242:	f240 809e 	bls.w	403382 <_malloc_r+0x14e>
  403246:	f036 0607 	bics.w	r6, r6, #7
  40324a:	f100 80bd 	bmi.w	4033c8 <_malloc_r+0x194>
  40324e:	42b1      	cmp	r1, r6
  403250:	f200 80ba 	bhi.w	4033c8 <_malloc_r+0x194>
  403254:	f000 fb86 	bl	403964 <__malloc_lock>
  403258:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  40325c:	f0c0 8293 	bcc.w	403786 <_malloc_r+0x552>
  403260:	0a73      	lsrs	r3, r6, #9
  403262:	f000 80b8 	beq.w	4033d6 <_malloc_r+0x1a2>
  403266:	2b04      	cmp	r3, #4
  403268:	f200 8179 	bhi.w	40355e <_malloc_r+0x32a>
  40326c:	09b3      	lsrs	r3, r6, #6
  40326e:	f103 0039 	add.w	r0, r3, #57	; 0x39
  403272:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  403276:	00c3      	lsls	r3, r0, #3
  403278:	4fbf      	ldr	r7, [pc, #764]	; (403578 <_malloc_r+0x344>)
  40327a:	443b      	add	r3, r7
  40327c:	f1a3 0108 	sub.w	r1, r3, #8
  403280:	685c      	ldr	r4, [r3, #4]
  403282:	42a1      	cmp	r1, r4
  403284:	d106      	bne.n	403294 <_malloc_r+0x60>
  403286:	e00c      	b.n	4032a2 <_malloc_r+0x6e>
  403288:	2a00      	cmp	r2, #0
  40328a:	f280 80aa 	bge.w	4033e2 <_malloc_r+0x1ae>
  40328e:	68e4      	ldr	r4, [r4, #12]
  403290:	42a1      	cmp	r1, r4
  403292:	d006      	beq.n	4032a2 <_malloc_r+0x6e>
  403294:	6863      	ldr	r3, [r4, #4]
  403296:	f023 0303 	bic.w	r3, r3, #3
  40329a:	1b9a      	subs	r2, r3, r6
  40329c:	2a0f      	cmp	r2, #15
  40329e:	ddf3      	ble.n	403288 <_malloc_r+0x54>
  4032a0:	4670      	mov	r0, lr
  4032a2:	693c      	ldr	r4, [r7, #16]
  4032a4:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 40358c <_malloc_r+0x358>
  4032a8:	4574      	cmp	r4, lr
  4032aa:	f000 81ab 	beq.w	403604 <_malloc_r+0x3d0>
  4032ae:	6863      	ldr	r3, [r4, #4]
  4032b0:	f023 0303 	bic.w	r3, r3, #3
  4032b4:	1b9a      	subs	r2, r3, r6
  4032b6:	2a0f      	cmp	r2, #15
  4032b8:	f300 8190 	bgt.w	4035dc <_malloc_r+0x3a8>
  4032bc:	2a00      	cmp	r2, #0
  4032be:	f8c7 e014 	str.w	lr, [r7, #20]
  4032c2:	f8c7 e010 	str.w	lr, [r7, #16]
  4032c6:	f280 809d 	bge.w	403404 <_malloc_r+0x1d0>
  4032ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4032ce:	f080 8161 	bcs.w	403594 <_malloc_r+0x360>
  4032d2:	08db      	lsrs	r3, r3, #3
  4032d4:	f103 0c01 	add.w	ip, r3, #1
  4032d8:	1099      	asrs	r1, r3, #2
  4032da:	687a      	ldr	r2, [r7, #4]
  4032dc:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4032e0:	f8c4 8008 	str.w	r8, [r4, #8]
  4032e4:	2301      	movs	r3, #1
  4032e6:	408b      	lsls	r3, r1
  4032e8:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4032ec:	4313      	orrs	r3, r2
  4032ee:	3908      	subs	r1, #8
  4032f0:	60e1      	str	r1, [r4, #12]
  4032f2:	607b      	str	r3, [r7, #4]
  4032f4:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4032f8:	f8c8 400c 	str.w	r4, [r8, #12]
  4032fc:	1082      	asrs	r2, r0, #2
  4032fe:	2401      	movs	r4, #1
  403300:	4094      	lsls	r4, r2
  403302:	429c      	cmp	r4, r3
  403304:	f200 808b 	bhi.w	40341e <_malloc_r+0x1ea>
  403308:	421c      	tst	r4, r3
  40330a:	d106      	bne.n	40331a <_malloc_r+0xe6>
  40330c:	f020 0003 	bic.w	r0, r0, #3
  403310:	0064      	lsls	r4, r4, #1
  403312:	421c      	tst	r4, r3
  403314:	f100 0004 	add.w	r0, r0, #4
  403318:	d0fa      	beq.n	403310 <_malloc_r+0xdc>
  40331a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40331e:	46cc      	mov	ip, r9
  403320:	4680      	mov	r8, r0
  403322:	f8dc 300c 	ldr.w	r3, [ip, #12]
  403326:	459c      	cmp	ip, r3
  403328:	d107      	bne.n	40333a <_malloc_r+0x106>
  40332a:	e16d      	b.n	403608 <_malloc_r+0x3d4>
  40332c:	2a00      	cmp	r2, #0
  40332e:	f280 817b 	bge.w	403628 <_malloc_r+0x3f4>
  403332:	68db      	ldr	r3, [r3, #12]
  403334:	459c      	cmp	ip, r3
  403336:	f000 8167 	beq.w	403608 <_malloc_r+0x3d4>
  40333a:	6859      	ldr	r1, [r3, #4]
  40333c:	f021 0103 	bic.w	r1, r1, #3
  403340:	1b8a      	subs	r2, r1, r6
  403342:	2a0f      	cmp	r2, #15
  403344:	ddf2      	ble.n	40332c <_malloc_r+0xf8>
  403346:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40334a:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40334e:	9300      	str	r3, [sp, #0]
  403350:	199c      	adds	r4, r3, r6
  403352:	4628      	mov	r0, r5
  403354:	f046 0601 	orr.w	r6, r6, #1
  403358:	f042 0501 	orr.w	r5, r2, #1
  40335c:	605e      	str	r6, [r3, #4]
  40335e:	f8c8 c00c 	str.w	ip, [r8, #12]
  403362:	f8cc 8008 	str.w	r8, [ip, #8]
  403366:	617c      	str	r4, [r7, #20]
  403368:	613c      	str	r4, [r7, #16]
  40336a:	f8c4 e00c 	str.w	lr, [r4, #12]
  40336e:	f8c4 e008 	str.w	lr, [r4, #8]
  403372:	6065      	str	r5, [r4, #4]
  403374:	505a      	str	r2, [r3, r1]
  403376:	f000 fafb 	bl	403970 <__malloc_unlock>
  40337a:	9b00      	ldr	r3, [sp, #0]
  40337c:	f103 0408 	add.w	r4, r3, #8
  403380:	e01e      	b.n	4033c0 <_malloc_r+0x18c>
  403382:	2910      	cmp	r1, #16
  403384:	d820      	bhi.n	4033c8 <_malloc_r+0x194>
  403386:	f000 faed 	bl	403964 <__malloc_lock>
  40338a:	2610      	movs	r6, #16
  40338c:	2318      	movs	r3, #24
  40338e:	2002      	movs	r0, #2
  403390:	4f79      	ldr	r7, [pc, #484]	; (403578 <_malloc_r+0x344>)
  403392:	443b      	add	r3, r7
  403394:	f1a3 0208 	sub.w	r2, r3, #8
  403398:	685c      	ldr	r4, [r3, #4]
  40339a:	4294      	cmp	r4, r2
  40339c:	f000 813d 	beq.w	40361a <_malloc_r+0x3e6>
  4033a0:	6863      	ldr	r3, [r4, #4]
  4033a2:	68e1      	ldr	r1, [r4, #12]
  4033a4:	68a6      	ldr	r6, [r4, #8]
  4033a6:	f023 0303 	bic.w	r3, r3, #3
  4033aa:	4423      	add	r3, r4
  4033ac:	4628      	mov	r0, r5
  4033ae:	685a      	ldr	r2, [r3, #4]
  4033b0:	60f1      	str	r1, [r6, #12]
  4033b2:	f042 0201 	orr.w	r2, r2, #1
  4033b6:	608e      	str	r6, [r1, #8]
  4033b8:	605a      	str	r2, [r3, #4]
  4033ba:	f000 fad9 	bl	403970 <__malloc_unlock>
  4033be:	3408      	adds	r4, #8
  4033c0:	4620      	mov	r0, r4
  4033c2:	b003      	add	sp, #12
  4033c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033c8:	2400      	movs	r4, #0
  4033ca:	230c      	movs	r3, #12
  4033cc:	4620      	mov	r0, r4
  4033ce:	602b      	str	r3, [r5, #0]
  4033d0:	b003      	add	sp, #12
  4033d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033d6:	2040      	movs	r0, #64	; 0x40
  4033d8:	f44f 7300 	mov.w	r3, #512	; 0x200
  4033dc:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4033e0:	e74a      	b.n	403278 <_malloc_r+0x44>
  4033e2:	4423      	add	r3, r4
  4033e4:	68e1      	ldr	r1, [r4, #12]
  4033e6:	685a      	ldr	r2, [r3, #4]
  4033e8:	68a6      	ldr	r6, [r4, #8]
  4033ea:	f042 0201 	orr.w	r2, r2, #1
  4033ee:	60f1      	str	r1, [r6, #12]
  4033f0:	4628      	mov	r0, r5
  4033f2:	608e      	str	r6, [r1, #8]
  4033f4:	605a      	str	r2, [r3, #4]
  4033f6:	f000 fabb 	bl	403970 <__malloc_unlock>
  4033fa:	3408      	adds	r4, #8
  4033fc:	4620      	mov	r0, r4
  4033fe:	b003      	add	sp, #12
  403400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403404:	4423      	add	r3, r4
  403406:	4628      	mov	r0, r5
  403408:	685a      	ldr	r2, [r3, #4]
  40340a:	f042 0201 	orr.w	r2, r2, #1
  40340e:	605a      	str	r2, [r3, #4]
  403410:	f000 faae 	bl	403970 <__malloc_unlock>
  403414:	3408      	adds	r4, #8
  403416:	4620      	mov	r0, r4
  403418:	b003      	add	sp, #12
  40341a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40341e:	68bc      	ldr	r4, [r7, #8]
  403420:	6863      	ldr	r3, [r4, #4]
  403422:	f023 0803 	bic.w	r8, r3, #3
  403426:	45b0      	cmp	r8, r6
  403428:	d304      	bcc.n	403434 <_malloc_r+0x200>
  40342a:	eba8 0306 	sub.w	r3, r8, r6
  40342e:	2b0f      	cmp	r3, #15
  403430:	f300 8085 	bgt.w	40353e <_malloc_r+0x30a>
  403434:	f8df 9158 	ldr.w	r9, [pc, #344]	; 403590 <_malloc_r+0x35c>
  403438:	4b50      	ldr	r3, [pc, #320]	; (40357c <_malloc_r+0x348>)
  40343a:	f8d9 2000 	ldr.w	r2, [r9]
  40343e:	681b      	ldr	r3, [r3, #0]
  403440:	3201      	adds	r2, #1
  403442:	4433      	add	r3, r6
  403444:	eb04 0a08 	add.w	sl, r4, r8
  403448:	f000 8155 	beq.w	4036f6 <_malloc_r+0x4c2>
  40344c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  403450:	330f      	adds	r3, #15
  403452:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  403456:	f02b 0b0f 	bic.w	fp, fp, #15
  40345a:	4659      	mov	r1, fp
  40345c:	4628      	mov	r0, r5
  40345e:	f000 fa8d 	bl	40397c <_sbrk_r>
  403462:	1c41      	adds	r1, r0, #1
  403464:	4602      	mov	r2, r0
  403466:	f000 80fc 	beq.w	403662 <_malloc_r+0x42e>
  40346a:	4582      	cmp	sl, r0
  40346c:	f200 80f7 	bhi.w	40365e <_malloc_r+0x42a>
  403470:	4b43      	ldr	r3, [pc, #268]	; (403580 <_malloc_r+0x34c>)
  403472:	6819      	ldr	r1, [r3, #0]
  403474:	4459      	add	r1, fp
  403476:	6019      	str	r1, [r3, #0]
  403478:	f000 814d 	beq.w	403716 <_malloc_r+0x4e2>
  40347c:	f8d9 0000 	ldr.w	r0, [r9]
  403480:	3001      	adds	r0, #1
  403482:	bf1b      	ittet	ne
  403484:	eba2 0a0a 	subne.w	sl, r2, sl
  403488:	4451      	addne	r1, sl
  40348a:	f8c9 2000 	streq.w	r2, [r9]
  40348e:	6019      	strne	r1, [r3, #0]
  403490:	f012 0107 	ands.w	r1, r2, #7
  403494:	f000 8115 	beq.w	4036c2 <_malloc_r+0x48e>
  403498:	f1c1 0008 	rsb	r0, r1, #8
  40349c:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4034a0:	4402      	add	r2, r0
  4034a2:	3108      	adds	r1, #8
  4034a4:	eb02 090b 	add.w	r9, r2, fp
  4034a8:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4034ac:	eba1 0909 	sub.w	r9, r1, r9
  4034b0:	4649      	mov	r1, r9
  4034b2:	4628      	mov	r0, r5
  4034b4:	9301      	str	r3, [sp, #4]
  4034b6:	9200      	str	r2, [sp, #0]
  4034b8:	f000 fa60 	bl	40397c <_sbrk_r>
  4034bc:	1c43      	adds	r3, r0, #1
  4034be:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4034c2:	f000 8143 	beq.w	40374c <_malloc_r+0x518>
  4034c6:	1a80      	subs	r0, r0, r2
  4034c8:	4448      	add	r0, r9
  4034ca:	f040 0001 	orr.w	r0, r0, #1
  4034ce:	6819      	ldr	r1, [r3, #0]
  4034d0:	60ba      	str	r2, [r7, #8]
  4034d2:	4449      	add	r1, r9
  4034d4:	42bc      	cmp	r4, r7
  4034d6:	6050      	str	r0, [r2, #4]
  4034d8:	6019      	str	r1, [r3, #0]
  4034da:	d017      	beq.n	40350c <_malloc_r+0x2d8>
  4034dc:	f1b8 0f0f 	cmp.w	r8, #15
  4034e0:	f240 80fb 	bls.w	4036da <_malloc_r+0x4a6>
  4034e4:	6860      	ldr	r0, [r4, #4]
  4034e6:	f1a8 020c 	sub.w	r2, r8, #12
  4034ea:	f022 0207 	bic.w	r2, r2, #7
  4034ee:	eb04 0e02 	add.w	lr, r4, r2
  4034f2:	f000 0001 	and.w	r0, r0, #1
  4034f6:	f04f 0c05 	mov.w	ip, #5
  4034fa:	4310      	orrs	r0, r2
  4034fc:	2a0f      	cmp	r2, #15
  4034fe:	6060      	str	r0, [r4, #4]
  403500:	f8ce c004 	str.w	ip, [lr, #4]
  403504:	f8ce c008 	str.w	ip, [lr, #8]
  403508:	f200 8117 	bhi.w	40373a <_malloc_r+0x506>
  40350c:	4b1d      	ldr	r3, [pc, #116]	; (403584 <_malloc_r+0x350>)
  40350e:	68bc      	ldr	r4, [r7, #8]
  403510:	681a      	ldr	r2, [r3, #0]
  403512:	4291      	cmp	r1, r2
  403514:	bf88      	it	hi
  403516:	6019      	strhi	r1, [r3, #0]
  403518:	4b1b      	ldr	r3, [pc, #108]	; (403588 <_malloc_r+0x354>)
  40351a:	681a      	ldr	r2, [r3, #0]
  40351c:	4291      	cmp	r1, r2
  40351e:	6862      	ldr	r2, [r4, #4]
  403520:	bf88      	it	hi
  403522:	6019      	strhi	r1, [r3, #0]
  403524:	f022 0203 	bic.w	r2, r2, #3
  403528:	4296      	cmp	r6, r2
  40352a:	eba2 0306 	sub.w	r3, r2, r6
  40352e:	d801      	bhi.n	403534 <_malloc_r+0x300>
  403530:	2b0f      	cmp	r3, #15
  403532:	dc04      	bgt.n	40353e <_malloc_r+0x30a>
  403534:	4628      	mov	r0, r5
  403536:	f000 fa1b 	bl	403970 <__malloc_unlock>
  40353a:	2400      	movs	r4, #0
  40353c:	e740      	b.n	4033c0 <_malloc_r+0x18c>
  40353e:	19a2      	adds	r2, r4, r6
  403540:	f043 0301 	orr.w	r3, r3, #1
  403544:	f046 0601 	orr.w	r6, r6, #1
  403548:	6066      	str	r6, [r4, #4]
  40354a:	4628      	mov	r0, r5
  40354c:	60ba      	str	r2, [r7, #8]
  40354e:	6053      	str	r3, [r2, #4]
  403550:	f000 fa0e 	bl	403970 <__malloc_unlock>
  403554:	3408      	adds	r4, #8
  403556:	4620      	mov	r0, r4
  403558:	b003      	add	sp, #12
  40355a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40355e:	2b14      	cmp	r3, #20
  403560:	d971      	bls.n	403646 <_malloc_r+0x412>
  403562:	2b54      	cmp	r3, #84	; 0x54
  403564:	f200 80a3 	bhi.w	4036ae <_malloc_r+0x47a>
  403568:	0b33      	lsrs	r3, r6, #12
  40356a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40356e:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  403572:	00c3      	lsls	r3, r0, #3
  403574:	e680      	b.n	403278 <_malloc_r+0x44>
  403576:	bf00      	nop
  403578:	20400438 	.word	0x20400438
  40357c:	20400bb8 	.word	0x20400bb8
  403580:	20400b88 	.word	0x20400b88
  403584:	20400bb0 	.word	0x20400bb0
  403588:	20400bb4 	.word	0x20400bb4
  40358c:	20400440 	.word	0x20400440
  403590:	20400840 	.word	0x20400840
  403594:	0a5a      	lsrs	r2, r3, #9
  403596:	2a04      	cmp	r2, #4
  403598:	d95b      	bls.n	403652 <_malloc_r+0x41e>
  40359a:	2a14      	cmp	r2, #20
  40359c:	f200 80ae 	bhi.w	4036fc <_malloc_r+0x4c8>
  4035a0:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4035a4:	00c9      	lsls	r1, r1, #3
  4035a6:	325b      	adds	r2, #91	; 0x5b
  4035a8:	eb07 0c01 	add.w	ip, r7, r1
  4035ac:	5879      	ldr	r1, [r7, r1]
  4035ae:	f1ac 0c08 	sub.w	ip, ip, #8
  4035b2:	458c      	cmp	ip, r1
  4035b4:	f000 8088 	beq.w	4036c8 <_malloc_r+0x494>
  4035b8:	684a      	ldr	r2, [r1, #4]
  4035ba:	f022 0203 	bic.w	r2, r2, #3
  4035be:	4293      	cmp	r3, r2
  4035c0:	d273      	bcs.n	4036aa <_malloc_r+0x476>
  4035c2:	6889      	ldr	r1, [r1, #8]
  4035c4:	458c      	cmp	ip, r1
  4035c6:	d1f7      	bne.n	4035b8 <_malloc_r+0x384>
  4035c8:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4035cc:	687b      	ldr	r3, [r7, #4]
  4035ce:	60e2      	str	r2, [r4, #12]
  4035d0:	f8c4 c008 	str.w	ip, [r4, #8]
  4035d4:	6094      	str	r4, [r2, #8]
  4035d6:	f8cc 400c 	str.w	r4, [ip, #12]
  4035da:	e68f      	b.n	4032fc <_malloc_r+0xc8>
  4035dc:	19a1      	adds	r1, r4, r6
  4035de:	f046 0c01 	orr.w	ip, r6, #1
  4035e2:	f042 0601 	orr.w	r6, r2, #1
  4035e6:	f8c4 c004 	str.w	ip, [r4, #4]
  4035ea:	4628      	mov	r0, r5
  4035ec:	6179      	str	r1, [r7, #20]
  4035ee:	6139      	str	r1, [r7, #16]
  4035f0:	f8c1 e00c 	str.w	lr, [r1, #12]
  4035f4:	f8c1 e008 	str.w	lr, [r1, #8]
  4035f8:	604e      	str	r6, [r1, #4]
  4035fa:	50e2      	str	r2, [r4, r3]
  4035fc:	f000 f9b8 	bl	403970 <__malloc_unlock>
  403600:	3408      	adds	r4, #8
  403602:	e6dd      	b.n	4033c0 <_malloc_r+0x18c>
  403604:	687b      	ldr	r3, [r7, #4]
  403606:	e679      	b.n	4032fc <_malloc_r+0xc8>
  403608:	f108 0801 	add.w	r8, r8, #1
  40360c:	f018 0f03 	tst.w	r8, #3
  403610:	f10c 0c08 	add.w	ip, ip, #8
  403614:	f47f ae85 	bne.w	403322 <_malloc_r+0xee>
  403618:	e02d      	b.n	403676 <_malloc_r+0x442>
  40361a:	68dc      	ldr	r4, [r3, #12]
  40361c:	42a3      	cmp	r3, r4
  40361e:	bf08      	it	eq
  403620:	3002      	addeq	r0, #2
  403622:	f43f ae3e 	beq.w	4032a2 <_malloc_r+0x6e>
  403626:	e6bb      	b.n	4033a0 <_malloc_r+0x16c>
  403628:	4419      	add	r1, r3
  40362a:	461c      	mov	r4, r3
  40362c:	684a      	ldr	r2, [r1, #4]
  40362e:	68db      	ldr	r3, [r3, #12]
  403630:	f854 6f08 	ldr.w	r6, [r4, #8]!
  403634:	f042 0201 	orr.w	r2, r2, #1
  403638:	604a      	str	r2, [r1, #4]
  40363a:	4628      	mov	r0, r5
  40363c:	60f3      	str	r3, [r6, #12]
  40363e:	609e      	str	r6, [r3, #8]
  403640:	f000 f996 	bl	403970 <__malloc_unlock>
  403644:	e6bc      	b.n	4033c0 <_malloc_r+0x18c>
  403646:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40364a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40364e:	00c3      	lsls	r3, r0, #3
  403650:	e612      	b.n	403278 <_malloc_r+0x44>
  403652:	099a      	lsrs	r2, r3, #6
  403654:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403658:	00c9      	lsls	r1, r1, #3
  40365a:	3238      	adds	r2, #56	; 0x38
  40365c:	e7a4      	b.n	4035a8 <_malloc_r+0x374>
  40365e:	42bc      	cmp	r4, r7
  403660:	d054      	beq.n	40370c <_malloc_r+0x4d8>
  403662:	68bc      	ldr	r4, [r7, #8]
  403664:	6862      	ldr	r2, [r4, #4]
  403666:	f022 0203 	bic.w	r2, r2, #3
  40366a:	e75d      	b.n	403528 <_malloc_r+0x2f4>
  40366c:	f859 3908 	ldr.w	r3, [r9], #-8
  403670:	4599      	cmp	r9, r3
  403672:	f040 8086 	bne.w	403782 <_malloc_r+0x54e>
  403676:	f010 0f03 	tst.w	r0, #3
  40367a:	f100 30ff 	add.w	r0, r0, #4294967295
  40367e:	d1f5      	bne.n	40366c <_malloc_r+0x438>
  403680:	687b      	ldr	r3, [r7, #4]
  403682:	ea23 0304 	bic.w	r3, r3, r4
  403686:	607b      	str	r3, [r7, #4]
  403688:	0064      	lsls	r4, r4, #1
  40368a:	429c      	cmp	r4, r3
  40368c:	f63f aec7 	bhi.w	40341e <_malloc_r+0x1ea>
  403690:	2c00      	cmp	r4, #0
  403692:	f43f aec4 	beq.w	40341e <_malloc_r+0x1ea>
  403696:	421c      	tst	r4, r3
  403698:	4640      	mov	r0, r8
  40369a:	f47f ae3e 	bne.w	40331a <_malloc_r+0xe6>
  40369e:	0064      	lsls	r4, r4, #1
  4036a0:	421c      	tst	r4, r3
  4036a2:	f100 0004 	add.w	r0, r0, #4
  4036a6:	d0fa      	beq.n	40369e <_malloc_r+0x46a>
  4036a8:	e637      	b.n	40331a <_malloc_r+0xe6>
  4036aa:	468c      	mov	ip, r1
  4036ac:	e78c      	b.n	4035c8 <_malloc_r+0x394>
  4036ae:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4036b2:	d815      	bhi.n	4036e0 <_malloc_r+0x4ac>
  4036b4:	0bf3      	lsrs	r3, r6, #15
  4036b6:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4036ba:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4036be:	00c3      	lsls	r3, r0, #3
  4036c0:	e5da      	b.n	403278 <_malloc_r+0x44>
  4036c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4036c6:	e6ed      	b.n	4034a4 <_malloc_r+0x270>
  4036c8:	687b      	ldr	r3, [r7, #4]
  4036ca:	1092      	asrs	r2, r2, #2
  4036cc:	2101      	movs	r1, #1
  4036ce:	fa01 f202 	lsl.w	r2, r1, r2
  4036d2:	4313      	orrs	r3, r2
  4036d4:	607b      	str	r3, [r7, #4]
  4036d6:	4662      	mov	r2, ip
  4036d8:	e779      	b.n	4035ce <_malloc_r+0x39a>
  4036da:	2301      	movs	r3, #1
  4036dc:	6053      	str	r3, [r2, #4]
  4036de:	e729      	b.n	403534 <_malloc_r+0x300>
  4036e0:	f240 5254 	movw	r2, #1364	; 0x554
  4036e4:	4293      	cmp	r3, r2
  4036e6:	d822      	bhi.n	40372e <_malloc_r+0x4fa>
  4036e8:	0cb3      	lsrs	r3, r6, #18
  4036ea:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4036ee:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4036f2:	00c3      	lsls	r3, r0, #3
  4036f4:	e5c0      	b.n	403278 <_malloc_r+0x44>
  4036f6:	f103 0b10 	add.w	fp, r3, #16
  4036fa:	e6ae      	b.n	40345a <_malloc_r+0x226>
  4036fc:	2a54      	cmp	r2, #84	; 0x54
  4036fe:	d829      	bhi.n	403754 <_malloc_r+0x520>
  403700:	0b1a      	lsrs	r2, r3, #12
  403702:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  403706:	00c9      	lsls	r1, r1, #3
  403708:	326e      	adds	r2, #110	; 0x6e
  40370a:	e74d      	b.n	4035a8 <_malloc_r+0x374>
  40370c:	4b20      	ldr	r3, [pc, #128]	; (403790 <_malloc_r+0x55c>)
  40370e:	6819      	ldr	r1, [r3, #0]
  403710:	4459      	add	r1, fp
  403712:	6019      	str	r1, [r3, #0]
  403714:	e6b2      	b.n	40347c <_malloc_r+0x248>
  403716:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40371a:	2800      	cmp	r0, #0
  40371c:	f47f aeae 	bne.w	40347c <_malloc_r+0x248>
  403720:	eb08 030b 	add.w	r3, r8, fp
  403724:	68ba      	ldr	r2, [r7, #8]
  403726:	f043 0301 	orr.w	r3, r3, #1
  40372a:	6053      	str	r3, [r2, #4]
  40372c:	e6ee      	b.n	40350c <_malloc_r+0x2d8>
  40372e:	207f      	movs	r0, #127	; 0x7f
  403730:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  403734:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  403738:	e59e      	b.n	403278 <_malloc_r+0x44>
  40373a:	f104 0108 	add.w	r1, r4, #8
  40373e:	4628      	mov	r0, r5
  403740:	9300      	str	r3, [sp, #0]
  403742:	f001 fbc7 	bl	404ed4 <_free_r>
  403746:	9b00      	ldr	r3, [sp, #0]
  403748:	6819      	ldr	r1, [r3, #0]
  40374a:	e6df      	b.n	40350c <_malloc_r+0x2d8>
  40374c:	2001      	movs	r0, #1
  40374e:	f04f 0900 	mov.w	r9, #0
  403752:	e6bc      	b.n	4034ce <_malloc_r+0x29a>
  403754:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403758:	d805      	bhi.n	403766 <_malloc_r+0x532>
  40375a:	0bda      	lsrs	r2, r3, #15
  40375c:	f102 0178 	add.w	r1, r2, #120	; 0x78
  403760:	00c9      	lsls	r1, r1, #3
  403762:	3277      	adds	r2, #119	; 0x77
  403764:	e720      	b.n	4035a8 <_malloc_r+0x374>
  403766:	f240 5154 	movw	r1, #1364	; 0x554
  40376a:	428a      	cmp	r2, r1
  40376c:	d805      	bhi.n	40377a <_malloc_r+0x546>
  40376e:	0c9a      	lsrs	r2, r3, #18
  403770:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403774:	00c9      	lsls	r1, r1, #3
  403776:	327c      	adds	r2, #124	; 0x7c
  403778:	e716      	b.n	4035a8 <_malloc_r+0x374>
  40377a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40377e:	227e      	movs	r2, #126	; 0x7e
  403780:	e712      	b.n	4035a8 <_malloc_r+0x374>
  403782:	687b      	ldr	r3, [r7, #4]
  403784:	e780      	b.n	403688 <_malloc_r+0x454>
  403786:	08f0      	lsrs	r0, r6, #3
  403788:	f106 0308 	add.w	r3, r6, #8
  40378c:	e600      	b.n	403390 <_malloc_r+0x15c>
  40378e:	bf00      	nop
  403790:	20400b88 	.word	0x20400b88

00403794 <memcpy>:
  403794:	4684      	mov	ip, r0
  403796:	ea41 0300 	orr.w	r3, r1, r0
  40379a:	f013 0303 	ands.w	r3, r3, #3
  40379e:	d16d      	bne.n	40387c <memcpy+0xe8>
  4037a0:	3a40      	subs	r2, #64	; 0x40
  4037a2:	d341      	bcc.n	403828 <memcpy+0x94>
  4037a4:	f851 3b04 	ldr.w	r3, [r1], #4
  4037a8:	f840 3b04 	str.w	r3, [r0], #4
  4037ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4037b0:	f840 3b04 	str.w	r3, [r0], #4
  4037b4:	f851 3b04 	ldr.w	r3, [r1], #4
  4037b8:	f840 3b04 	str.w	r3, [r0], #4
  4037bc:	f851 3b04 	ldr.w	r3, [r1], #4
  4037c0:	f840 3b04 	str.w	r3, [r0], #4
  4037c4:	f851 3b04 	ldr.w	r3, [r1], #4
  4037c8:	f840 3b04 	str.w	r3, [r0], #4
  4037cc:	f851 3b04 	ldr.w	r3, [r1], #4
  4037d0:	f840 3b04 	str.w	r3, [r0], #4
  4037d4:	f851 3b04 	ldr.w	r3, [r1], #4
  4037d8:	f840 3b04 	str.w	r3, [r0], #4
  4037dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4037e0:	f840 3b04 	str.w	r3, [r0], #4
  4037e4:	f851 3b04 	ldr.w	r3, [r1], #4
  4037e8:	f840 3b04 	str.w	r3, [r0], #4
  4037ec:	f851 3b04 	ldr.w	r3, [r1], #4
  4037f0:	f840 3b04 	str.w	r3, [r0], #4
  4037f4:	f851 3b04 	ldr.w	r3, [r1], #4
  4037f8:	f840 3b04 	str.w	r3, [r0], #4
  4037fc:	f851 3b04 	ldr.w	r3, [r1], #4
  403800:	f840 3b04 	str.w	r3, [r0], #4
  403804:	f851 3b04 	ldr.w	r3, [r1], #4
  403808:	f840 3b04 	str.w	r3, [r0], #4
  40380c:	f851 3b04 	ldr.w	r3, [r1], #4
  403810:	f840 3b04 	str.w	r3, [r0], #4
  403814:	f851 3b04 	ldr.w	r3, [r1], #4
  403818:	f840 3b04 	str.w	r3, [r0], #4
  40381c:	f851 3b04 	ldr.w	r3, [r1], #4
  403820:	f840 3b04 	str.w	r3, [r0], #4
  403824:	3a40      	subs	r2, #64	; 0x40
  403826:	d2bd      	bcs.n	4037a4 <memcpy+0x10>
  403828:	3230      	adds	r2, #48	; 0x30
  40382a:	d311      	bcc.n	403850 <memcpy+0xbc>
  40382c:	f851 3b04 	ldr.w	r3, [r1], #4
  403830:	f840 3b04 	str.w	r3, [r0], #4
  403834:	f851 3b04 	ldr.w	r3, [r1], #4
  403838:	f840 3b04 	str.w	r3, [r0], #4
  40383c:	f851 3b04 	ldr.w	r3, [r1], #4
  403840:	f840 3b04 	str.w	r3, [r0], #4
  403844:	f851 3b04 	ldr.w	r3, [r1], #4
  403848:	f840 3b04 	str.w	r3, [r0], #4
  40384c:	3a10      	subs	r2, #16
  40384e:	d2ed      	bcs.n	40382c <memcpy+0x98>
  403850:	320c      	adds	r2, #12
  403852:	d305      	bcc.n	403860 <memcpy+0xcc>
  403854:	f851 3b04 	ldr.w	r3, [r1], #4
  403858:	f840 3b04 	str.w	r3, [r0], #4
  40385c:	3a04      	subs	r2, #4
  40385e:	d2f9      	bcs.n	403854 <memcpy+0xc0>
  403860:	3204      	adds	r2, #4
  403862:	d008      	beq.n	403876 <memcpy+0xe2>
  403864:	07d2      	lsls	r2, r2, #31
  403866:	bf1c      	itt	ne
  403868:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40386c:	f800 3b01 	strbne.w	r3, [r0], #1
  403870:	d301      	bcc.n	403876 <memcpy+0xe2>
  403872:	880b      	ldrh	r3, [r1, #0]
  403874:	8003      	strh	r3, [r0, #0]
  403876:	4660      	mov	r0, ip
  403878:	4770      	bx	lr
  40387a:	bf00      	nop
  40387c:	2a08      	cmp	r2, #8
  40387e:	d313      	bcc.n	4038a8 <memcpy+0x114>
  403880:	078b      	lsls	r3, r1, #30
  403882:	d08d      	beq.n	4037a0 <memcpy+0xc>
  403884:	f010 0303 	ands.w	r3, r0, #3
  403888:	d08a      	beq.n	4037a0 <memcpy+0xc>
  40388a:	f1c3 0304 	rsb	r3, r3, #4
  40388e:	1ad2      	subs	r2, r2, r3
  403890:	07db      	lsls	r3, r3, #31
  403892:	bf1c      	itt	ne
  403894:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403898:	f800 3b01 	strbne.w	r3, [r0], #1
  40389c:	d380      	bcc.n	4037a0 <memcpy+0xc>
  40389e:	f831 3b02 	ldrh.w	r3, [r1], #2
  4038a2:	f820 3b02 	strh.w	r3, [r0], #2
  4038a6:	e77b      	b.n	4037a0 <memcpy+0xc>
  4038a8:	3a04      	subs	r2, #4
  4038aa:	d3d9      	bcc.n	403860 <memcpy+0xcc>
  4038ac:	3a01      	subs	r2, #1
  4038ae:	f811 3b01 	ldrb.w	r3, [r1], #1
  4038b2:	f800 3b01 	strb.w	r3, [r0], #1
  4038b6:	d2f9      	bcs.n	4038ac <memcpy+0x118>
  4038b8:	780b      	ldrb	r3, [r1, #0]
  4038ba:	7003      	strb	r3, [r0, #0]
  4038bc:	784b      	ldrb	r3, [r1, #1]
  4038be:	7043      	strb	r3, [r0, #1]
  4038c0:	788b      	ldrb	r3, [r1, #2]
  4038c2:	7083      	strb	r3, [r0, #2]
  4038c4:	4660      	mov	r0, ip
  4038c6:	4770      	bx	lr

004038c8 <memset>:
  4038c8:	b470      	push	{r4, r5, r6}
  4038ca:	0786      	lsls	r6, r0, #30
  4038cc:	d046      	beq.n	40395c <memset+0x94>
  4038ce:	1e54      	subs	r4, r2, #1
  4038d0:	2a00      	cmp	r2, #0
  4038d2:	d041      	beq.n	403958 <memset+0x90>
  4038d4:	b2ca      	uxtb	r2, r1
  4038d6:	4603      	mov	r3, r0
  4038d8:	e002      	b.n	4038e0 <memset+0x18>
  4038da:	f114 34ff 	adds.w	r4, r4, #4294967295
  4038de:	d33b      	bcc.n	403958 <memset+0x90>
  4038e0:	f803 2b01 	strb.w	r2, [r3], #1
  4038e4:	079d      	lsls	r5, r3, #30
  4038e6:	d1f8      	bne.n	4038da <memset+0x12>
  4038e8:	2c03      	cmp	r4, #3
  4038ea:	d92e      	bls.n	40394a <memset+0x82>
  4038ec:	b2cd      	uxtb	r5, r1
  4038ee:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4038f2:	2c0f      	cmp	r4, #15
  4038f4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4038f8:	d919      	bls.n	40392e <memset+0x66>
  4038fa:	f103 0210 	add.w	r2, r3, #16
  4038fe:	4626      	mov	r6, r4
  403900:	3e10      	subs	r6, #16
  403902:	2e0f      	cmp	r6, #15
  403904:	f842 5c10 	str.w	r5, [r2, #-16]
  403908:	f842 5c0c 	str.w	r5, [r2, #-12]
  40390c:	f842 5c08 	str.w	r5, [r2, #-8]
  403910:	f842 5c04 	str.w	r5, [r2, #-4]
  403914:	f102 0210 	add.w	r2, r2, #16
  403918:	d8f2      	bhi.n	403900 <memset+0x38>
  40391a:	f1a4 0210 	sub.w	r2, r4, #16
  40391e:	f022 020f 	bic.w	r2, r2, #15
  403922:	f004 040f 	and.w	r4, r4, #15
  403926:	3210      	adds	r2, #16
  403928:	2c03      	cmp	r4, #3
  40392a:	4413      	add	r3, r2
  40392c:	d90d      	bls.n	40394a <memset+0x82>
  40392e:	461e      	mov	r6, r3
  403930:	4622      	mov	r2, r4
  403932:	3a04      	subs	r2, #4
  403934:	2a03      	cmp	r2, #3
  403936:	f846 5b04 	str.w	r5, [r6], #4
  40393a:	d8fa      	bhi.n	403932 <memset+0x6a>
  40393c:	1f22      	subs	r2, r4, #4
  40393e:	f022 0203 	bic.w	r2, r2, #3
  403942:	3204      	adds	r2, #4
  403944:	4413      	add	r3, r2
  403946:	f004 0403 	and.w	r4, r4, #3
  40394a:	b12c      	cbz	r4, 403958 <memset+0x90>
  40394c:	b2c9      	uxtb	r1, r1
  40394e:	441c      	add	r4, r3
  403950:	f803 1b01 	strb.w	r1, [r3], #1
  403954:	429c      	cmp	r4, r3
  403956:	d1fb      	bne.n	403950 <memset+0x88>
  403958:	bc70      	pop	{r4, r5, r6}
  40395a:	4770      	bx	lr
  40395c:	4614      	mov	r4, r2
  40395e:	4603      	mov	r3, r0
  403960:	e7c2      	b.n	4038e8 <memset+0x20>
  403962:	bf00      	nop

00403964 <__malloc_lock>:
  403964:	4801      	ldr	r0, [pc, #4]	; (40396c <__malloc_lock+0x8>)
  403966:	f001 bd4f 	b.w	405408 <__retarget_lock_acquire_recursive>
  40396a:	bf00      	nop
  40396c:	20400cc4 	.word	0x20400cc4

00403970 <__malloc_unlock>:
  403970:	4801      	ldr	r0, [pc, #4]	; (403978 <__malloc_unlock+0x8>)
  403972:	f001 bd4b 	b.w	40540c <__retarget_lock_release_recursive>
  403976:	bf00      	nop
  403978:	20400cc4 	.word	0x20400cc4

0040397c <_sbrk_r>:
  40397c:	b538      	push	{r3, r4, r5, lr}
  40397e:	4c07      	ldr	r4, [pc, #28]	; (40399c <_sbrk_r+0x20>)
  403980:	2300      	movs	r3, #0
  403982:	4605      	mov	r5, r0
  403984:	4608      	mov	r0, r1
  403986:	6023      	str	r3, [r4, #0]
  403988:	f7fd fb5c 	bl	401044 <_sbrk>
  40398c:	1c43      	adds	r3, r0, #1
  40398e:	d000      	beq.n	403992 <_sbrk_r+0x16>
  403990:	bd38      	pop	{r3, r4, r5, pc}
  403992:	6823      	ldr	r3, [r4, #0]
  403994:	2b00      	cmp	r3, #0
  403996:	d0fb      	beq.n	403990 <_sbrk_r+0x14>
  403998:	602b      	str	r3, [r5, #0]
  40399a:	bd38      	pop	{r3, r4, r5, pc}
  40399c:	20400cd8 	.word	0x20400cd8

004039a0 <setbuf>:
  4039a0:	2900      	cmp	r1, #0
  4039a2:	bf0c      	ite	eq
  4039a4:	2202      	moveq	r2, #2
  4039a6:	2200      	movne	r2, #0
  4039a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4039ac:	f000 b800 	b.w	4039b0 <setvbuf>

004039b0 <setvbuf>:
  4039b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4039b4:	4c61      	ldr	r4, [pc, #388]	; (403b3c <setvbuf+0x18c>)
  4039b6:	6825      	ldr	r5, [r4, #0]
  4039b8:	b083      	sub	sp, #12
  4039ba:	4604      	mov	r4, r0
  4039bc:	460f      	mov	r7, r1
  4039be:	4690      	mov	r8, r2
  4039c0:	461e      	mov	r6, r3
  4039c2:	b115      	cbz	r5, 4039ca <setvbuf+0x1a>
  4039c4:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4039c6:	2b00      	cmp	r3, #0
  4039c8:	d064      	beq.n	403a94 <setvbuf+0xe4>
  4039ca:	f1b8 0f02 	cmp.w	r8, #2
  4039ce:	d006      	beq.n	4039de <setvbuf+0x2e>
  4039d0:	f1b8 0f01 	cmp.w	r8, #1
  4039d4:	f200 809f 	bhi.w	403b16 <setvbuf+0x166>
  4039d8:	2e00      	cmp	r6, #0
  4039da:	f2c0 809c 	blt.w	403b16 <setvbuf+0x166>
  4039de:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4039e0:	07d8      	lsls	r0, r3, #31
  4039e2:	d534      	bpl.n	403a4e <setvbuf+0x9e>
  4039e4:	4621      	mov	r1, r4
  4039e6:	4628      	mov	r0, r5
  4039e8:	f001 f8f6 	bl	404bd8 <_fflush_r>
  4039ec:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4039ee:	b141      	cbz	r1, 403a02 <setvbuf+0x52>
  4039f0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4039f4:	4299      	cmp	r1, r3
  4039f6:	d002      	beq.n	4039fe <setvbuf+0x4e>
  4039f8:	4628      	mov	r0, r5
  4039fa:	f001 fa6b 	bl	404ed4 <_free_r>
  4039fe:	2300      	movs	r3, #0
  403a00:	6323      	str	r3, [r4, #48]	; 0x30
  403a02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403a06:	2200      	movs	r2, #0
  403a08:	61a2      	str	r2, [r4, #24]
  403a0a:	6062      	str	r2, [r4, #4]
  403a0c:	061a      	lsls	r2, r3, #24
  403a0e:	d43a      	bmi.n	403a86 <setvbuf+0xd6>
  403a10:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  403a14:	f023 0303 	bic.w	r3, r3, #3
  403a18:	f1b8 0f02 	cmp.w	r8, #2
  403a1c:	81a3      	strh	r3, [r4, #12]
  403a1e:	d01d      	beq.n	403a5c <setvbuf+0xac>
  403a20:	ab01      	add	r3, sp, #4
  403a22:	466a      	mov	r2, sp
  403a24:	4621      	mov	r1, r4
  403a26:	4628      	mov	r0, r5
  403a28:	f001 fcf2 	bl	405410 <__swhatbuf_r>
  403a2c:	89a3      	ldrh	r3, [r4, #12]
  403a2e:	4318      	orrs	r0, r3
  403a30:	81a0      	strh	r0, [r4, #12]
  403a32:	2e00      	cmp	r6, #0
  403a34:	d132      	bne.n	403a9c <setvbuf+0xec>
  403a36:	9e00      	ldr	r6, [sp, #0]
  403a38:	4630      	mov	r0, r6
  403a3a:	f7ff fbeb 	bl	403214 <malloc>
  403a3e:	4607      	mov	r7, r0
  403a40:	2800      	cmp	r0, #0
  403a42:	d06b      	beq.n	403b1c <setvbuf+0x16c>
  403a44:	89a3      	ldrh	r3, [r4, #12]
  403a46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403a4a:	81a3      	strh	r3, [r4, #12]
  403a4c:	e028      	b.n	403aa0 <setvbuf+0xf0>
  403a4e:	89a3      	ldrh	r3, [r4, #12]
  403a50:	0599      	lsls	r1, r3, #22
  403a52:	d4c7      	bmi.n	4039e4 <setvbuf+0x34>
  403a54:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403a56:	f001 fcd7 	bl	405408 <__retarget_lock_acquire_recursive>
  403a5a:	e7c3      	b.n	4039e4 <setvbuf+0x34>
  403a5c:	2500      	movs	r5, #0
  403a5e:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403a60:	2600      	movs	r6, #0
  403a62:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403a66:	f043 0302 	orr.w	r3, r3, #2
  403a6a:	2001      	movs	r0, #1
  403a6c:	60a6      	str	r6, [r4, #8]
  403a6e:	07ce      	lsls	r6, r1, #31
  403a70:	81a3      	strh	r3, [r4, #12]
  403a72:	6022      	str	r2, [r4, #0]
  403a74:	6122      	str	r2, [r4, #16]
  403a76:	6160      	str	r0, [r4, #20]
  403a78:	d401      	bmi.n	403a7e <setvbuf+0xce>
  403a7a:	0598      	lsls	r0, r3, #22
  403a7c:	d53e      	bpl.n	403afc <setvbuf+0x14c>
  403a7e:	4628      	mov	r0, r5
  403a80:	b003      	add	sp, #12
  403a82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403a86:	6921      	ldr	r1, [r4, #16]
  403a88:	4628      	mov	r0, r5
  403a8a:	f001 fa23 	bl	404ed4 <_free_r>
  403a8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403a92:	e7bd      	b.n	403a10 <setvbuf+0x60>
  403a94:	4628      	mov	r0, r5
  403a96:	f001 f8f7 	bl	404c88 <__sinit>
  403a9a:	e796      	b.n	4039ca <setvbuf+0x1a>
  403a9c:	2f00      	cmp	r7, #0
  403a9e:	d0cb      	beq.n	403a38 <setvbuf+0x88>
  403aa0:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403aa2:	2b00      	cmp	r3, #0
  403aa4:	d033      	beq.n	403b0e <setvbuf+0x15e>
  403aa6:	9b00      	ldr	r3, [sp, #0]
  403aa8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403aac:	6027      	str	r7, [r4, #0]
  403aae:	429e      	cmp	r6, r3
  403ab0:	bf1c      	itt	ne
  403ab2:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  403ab6:	81a2      	strhne	r2, [r4, #12]
  403ab8:	f1b8 0f01 	cmp.w	r8, #1
  403abc:	bf04      	itt	eq
  403abe:	f042 0201 	orreq.w	r2, r2, #1
  403ac2:	81a2      	strheq	r2, [r4, #12]
  403ac4:	b292      	uxth	r2, r2
  403ac6:	f012 0308 	ands.w	r3, r2, #8
  403aca:	6127      	str	r7, [r4, #16]
  403acc:	6166      	str	r6, [r4, #20]
  403ace:	d00e      	beq.n	403aee <setvbuf+0x13e>
  403ad0:	07d1      	lsls	r1, r2, #31
  403ad2:	d51a      	bpl.n	403b0a <setvbuf+0x15a>
  403ad4:	6e65      	ldr	r5, [r4, #100]	; 0x64
  403ad6:	4276      	negs	r6, r6
  403ad8:	2300      	movs	r3, #0
  403ada:	f015 0501 	ands.w	r5, r5, #1
  403ade:	61a6      	str	r6, [r4, #24]
  403ae0:	60a3      	str	r3, [r4, #8]
  403ae2:	d009      	beq.n	403af8 <setvbuf+0x148>
  403ae4:	2500      	movs	r5, #0
  403ae6:	4628      	mov	r0, r5
  403ae8:	b003      	add	sp, #12
  403aea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403aee:	60a3      	str	r3, [r4, #8]
  403af0:	6e65      	ldr	r5, [r4, #100]	; 0x64
  403af2:	f015 0501 	ands.w	r5, r5, #1
  403af6:	d1f5      	bne.n	403ae4 <setvbuf+0x134>
  403af8:	0593      	lsls	r3, r2, #22
  403afa:	d4c0      	bmi.n	403a7e <setvbuf+0xce>
  403afc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403afe:	f001 fc85 	bl	40540c <__retarget_lock_release_recursive>
  403b02:	4628      	mov	r0, r5
  403b04:	b003      	add	sp, #12
  403b06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403b0a:	60a6      	str	r6, [r4, #8]
  403b0c:	e7f0      	b.n	403af0 <setvbuf+0x140>
  403b0e:	4628      	mov	r0, r5
  403b10:	f001 f8ba 	bl	404c88 <__sinit>
  403b14:	e7c7      	b.n	403aa6 <setvbuf+0xf6>
  403b16:	f04f 35ff 	mov.w	r5, #4294967295
  403b1a:	e7b0      	b.n	403a7e <setvbuf+0xce>
  403b1c:	f8dd 9000 	ldr.w	r9, [sp]
  403b20:	45b1      	cmp	r9, r6
  403b22:	d004      	beq.n	403b2e <setvbuf+0x17e>
  403b24:	4648      	mov	r0, r9
  403b26:	f7ff fb75 	bl	403214 <malloc>
  403b2a:	4607      	mov	r7, r0
  403b2c:	b920      	cbnz	r0, 403b38 <setvbuf+0x188>
  403b2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403b32:	f04f 35ff 	mov.w	r5, #4294967295
  403b36:	e792      	b.n	403a5e <setvbuf+0xae>
  403b38:	464e      	mov	r6, r9
  403b3a:	e783      	b.n	403a44 <setvbuf+0x94>
  403b3c:	2040000c 	.word	0x2040000c

00403b40 <strlen>:
  403b40:	f890 f000 	pld	[r0]
  403b44:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  403b48:	f020 0107 	bic.w	r1, r0, #7
  403b4c:	f06f 0c00 	mvn.w	ip, #0
  403b50:	f010 0407 	ands.w	r4, r0, #7
  403b54:	f891 f020 	pld	[r1, #32]
  403b58:	f040 8049 	bne.w	403bee <strlen+0xae>
  403b5c:	f04f 0400 	mov.w	r4, #0
  403b60:	f06f 0007 	mvn.w	r0, #7
  403b64:	e9d1 2300 	ldrd	r2, r3, [r1]
  403b68:	f891 f040 	pld	[r1, #64]	; 0x40
  403b6c:	f100 0008 	add.w	r0, r0, #8
  403b70:	fa82 f24c 	uadd8	r2, r2, ip
  403b74:	faa4 f28c 	sel	r2, r4, ip
  403b78:	fa83 f34c 	uadd8	r3, r3, ip
  403b7c:	faa2 f38c 	sel	r3, r2, ip
  403b80:	bb4b      	cbnz	r3, 403bd6 <strlen+0x96>
  403b82:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  403b86:	fa82 f24c 	uadd8	r2, r2, ip
  403b8a:	f100 0008 	add.w	r0, r0, #8
  403b8e:	faa4 f28c 	sel	r2, r4, ip
  403b92:	fa83 f34c 	uadd8	r3, r3, ip
  403b96:	faa2 f38c 	sel	r3, r2, ip
  403b9a:	b9e3      	cbnz	r3, 403bd6 <strlen+0x96>
  403b9c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  403ba0:	fa82 f24c 	uadd8	r2, r2, ip
  403ba4:	f100 0008 	add.w	r0, r0, #8
  403ba8:	faa4 f28c 	sel	r2, r4, ip
  403bac:	fa83 f34c 	uadd8	r3, r3, ip
  403bb0:	faa2 f38c 	sel	r3, r2, ip
  403bb4:	b97b      	cbnz	r3, 403bd6 <strlen+0x96>
  403bb6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  403bba:	f101 0120 	add.w	r1, r1, #32
  403bbe:	fa82 f24c 	uadd8	r2, r2, ip
  403bc2:	f100 0008 	add.w	r0, r0, #8
  403bc6:	faa4 f28c 	sel	r2, r4, ip
  403bca:	fa83 f34c 	uadd8	r3, r3, ip
  403bce:	faa2 f38c 	sel	r3, r2, ip
  403bd2:	2b00      	cmp	r3, #0
  403bd4:	d0c6      	beq.n	403b64 <strlen+0x24>
  403bd6:	2a00      	cmp	r2, #0
  403bd8:	bf04      	itt	eq
  403bda:	3004      	addeq	r0, #4
  403bdc:	461a      	moveq	r2, r3
  403bde:	ba12      	rev	r2, r2
  403be0:	fab2 f282 	clz	r2, r2
  403be4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  403be8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  403bec:	4770      	bx	lr
  403bee:	e9d1 2300 	ldrd	r2, r3, [r1]
  403bf2:	f004 0503 	and.w	r5, r4, #3
  403bf6:	f1c4 0000 	rsb	r0, r4, #0
  403bfa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  403bfe:	f014 0f04 	tst.w	r4, #4
  403c02:	f891 f040 	pld	[r1, #64]	; 0x40
  403c06:	fa0c f505 	lsl.w	r5, ip, r5
  403c0a:	ea62 0205 	orn	r2, r2, r5
  403c0e:	bf1c      	itt	ne
  403c10:	ea63 0305 	ornne	r3, r3, r5
  403c14:	4662      	movne	r2, ip
  403c16:	f04f 0400 	mov.w	r4, #0
  403c1a:	e7a9      	b.n	403b70 <strlen+0x30>

00403c1c <__sprint_r.part.0>:
  403c1c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403c20:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  403c22:	049c      	lsls	r4, r3, #18
  403c24:	4693      	mov	fp, r2
  403c26:	d52f      	bpl.n	403c88 <__sprint_r.part.0+0x6c>
  403c28:	6893      	ldr	r3, [r2, #8]
  403c2a:	6812      	ldr	r2, [r2, #0]
  403c2c:	b353      	cbz	r3, 403c84 <__sprint_r.part.0+0x68>
  403c2e:	460e      	mov	r6, r1
  403c30:	4607      	mov	r7, r0
  403c32:	f102 0908 	add.w	r9, r2, #8
  403c36:	e919 0420 	ldmdb	r9, {r5, sl}
  403c3a:	ea5f 089a 	movs.w	r8, sl, lsr #2
  403c3e:	d017      	beq.n	403c70 <__sprint_r.part.0+0x54>
  403c40:	3d04      	subs	r5, #4
  403c42:	2400      	movs	r4, #0
  403c44:	e001      	b.n	403c4a <__sprint_r.part.0+0x2e>
  403c46:	45a0      	cmp	r8, r4
  403c48:	d010      	beq.n	403c6c <__sprint_r.part.0+0x50>
  403c4a:	4632      	mov	r2, r6
  403c4c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  403c50:	4638      	mov	r0, r7
  403c52:	f001 f8bb 	bl	404dcc <_fputwc_r>
  403c56:	1c43      	adds	r3, r0, #1
  403c58:	f104 0401 	add.w	r4, r4, #1
  403c5c:	d1f3      	bne.n	403c46 <__sprint_r.part.0+0x2a>
  403c5e:	2300      	movs	r3, #0
  403c60:	f8cb 3008 	str.w	r3, [fp, #8]
  403c64:	f8cb 3004 	str.w	r3, [fp, #4]
  403c68:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c6c:	f8db 3008 	ldr.w	r3, [fp, #8]
  403c70:	f02a 0a03 	bic.w	sl, sl, #3
  403c74:	eba3 030a 	sub.w	r3, r3, sl
  403c78:	f8cb 3008 	str.w	r3, [fp, #8]
  403c7c:	f109 0908 	add.w	r9, r9, #8
  403c80:	2b00      	cmp	r3, #0
  403c82:	d1d8      	bne.n	403c36 <__sprint_r.part.0+0x1a>
  403c84:	2000      	movs	r0, #0
  403c86:	e7ea      	b.n	403c5e <__sprint_r.part.0+0x42>
  403c88:	f001 fa0a 	bl	4050a0 <__sfvwrite_r>
  403c8c:	2300      	movs	r3, #0
  403c8e:	f8cb 3008 	str.w	r3, [fp, #8]
  403c92:	f8cb 3004 	str.w	r3, [fp, #4]
  403c96:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c9a:	bf00      	nop

00403c9c <_vfiprintf_r>:
  403c9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403ca0:	b0ad      	sub	sp, #180	; 0xb4
  403ca2:	461d      	mov	r5, r3
  403ca4:	468b      	mov	fp, r1
  403ca6:	4690      	mov	r8, r2
  403ca8:	9307      	str	r3, [sp, #28]
  403caa:	9006      	str	r0, [sp, #24]
  403cac:	b118      	cbz	r0, 403cb6 <_vfiprintf_r+0x1a>
  403cae:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403cb0:	2b00      	cmp	r3, #0
  403cb2:	f000 80f3 	beq.w	403e9c <_vfiprintf_r+0x200>
  403cb6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403cba:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  403cbe:	07df      	lsls	r7, r3, #31
  403cc0:	b281      	uxth	r1, r0
  403cc2:	d402      	bmi.n	403cca <_vfiprintf_r+0x2e>
  403cc4:	058e      	lsls	r6, r1, #22
  403cc6:	f140 80fc 	bpl.w	403ec2 <_vfiprintf_r+0x226>
  403cca:	048c      	lsls	r4, r1, #18
  403ccc:	d40a      	bmi.n	403ce4 <_vfiprintf_r+0x48>
  403cce:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403cd2:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  403cd6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  403cda:	f8ab 100c 	strh.w	r1, [fp, #12]
  403cde:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  403ce2:	b289      	uxth	r1, r1
  403ce4:	0708      	lsls	r0, r1, #28
  403ce6:	f140 80b3 	bpl.w	403e50 <_vfiprintf_r+0x1b4>
  403cea:	f8db 3010 	ldr.w	r3, [fp, #16]
  403cee:	2b00      	cmp	r3, #0
  403cf0:	f000 80ae 	beq.w	403e50 <_vfiprintf_r+0x1b4>
  403cf4:	f001 031a 	and.w	r3, r1, #26
  403cf8:	2b0a      	cmp	r3, #10
  403cfa:	f000 80b5 	beq.w	403e68 <_vfiprintf_r+0x1cc>
  403cfe:	2300      	movs	r3, #0
  403d00:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  403d04:	930b      	str	r3, [sp, #44]	; 0x2c
  403d06:	9311      	str	r3, [sp, #68]	; 0x44
  403d08:	9310      	str	r3, [sp, #64]	; 0x40
  403d0a:	9303      	str	r3, [sp, #12]
  403d0c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  403d10:	46ca      	mov	sl, r9
  403d12:	f8cd b010 	str.w	fp, [sp, #16]
  403d16:	f898 3000 	ldrb.w	r3, [r8]
  403d1a:	4644      	mov	r4, r8
  403d1c:	b1fb      	cbz	r3, 403d5e <_vfiprintf_r+0xc2>
  403d1e:	2b25      	cmp	r3, #37	; 0x25
  403d20:	d102      	bne.n	403d28 <_vfiprintf_r+0x8c>
  403d22:	e01c      	b.n	403d5e <_vfiprintf_r+0xc2>
  403d24:	2b25      	cmp	r3, #37	; 0x25
  403d26:	d003      	beq.n	403d30 <_vfiprintf_r+0x94>
  403d28:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403d2c:	2b00      	cmp	r3, #0
  403d2e:	d1f9      	bne.n	403d24 <_vfiprintf_r+0x88>
  403d30:	eba4 0508 	sub.w	r5, r4, r8
  403d34:	b19d      	cbz	r5, 403d5e <_vfiprintf_r+0xc2>
  403d36:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403d38:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403d3a:	f8ca 8000 	str.w	r8, [sl]
  403d3e:	3301      	adds	r3, #1
  403d40:	442a      	add	r2, r5
  403d42:	2b07      	cmp	r3, #7
  403d44:	f8ca 5004 	str.w	r5, [sl, #4]
  403d48:	9211      	str	r2, [sp, #68]	; 0x44
  403d4a:	9310      	str	r3, [sp, #64]	; 0x40
  403d4c:	dd7a      	ble.n	403e44 <_vfiprintf_r+0x1a8>
  403d4e:	2a00      	cmp	r2, #0
  403d50:	f040 84b0 	bne.w	4046b4 <_vfiprintf_r+0xa18>
  403d54:	9b03      	ldr	r3, [sp, #12]
  403d56:	9210      	str	r2, [sp, #64]	; 0x40
  403d58:	442b      	add	r3, r5
  403d5a:	46ca      	mov	sl, r9
  403d5c:	9303      	str	r3, [sp, #12]
  403d5e:	7823      	ldrb	r3, [r4, #0]
  403d60:	2b00      	cmp	r3, #0
  403d62:	f000 83e0 	beq.w	404526 <_vfiprintf_r+0x88a>
  403d66:	2000      	movs	r0, #0
  403d68:	f04f 0300 	mov.w	r3, #0
  403d6c:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  403d70:	f104 0801 	add.w	r8, r4, #1
  403d74:	7862      	ldrb	r2, [r4, #1]
  403d76:	4605      	mov	r5, r0
  403d78:	4606      	mov	r6, r0
  403d7a:	4603      	mov	r3, r0
  403d7c:	f04f 34ff 	mov.w	r4, #4294967295
  403d80:	f108 0801 	add.w	r8, r8, #1
  403d84:	f1a2 0120 	sub.w	r1, r2, #32
  403d88:	2958      	cmp	r1, #88	; 0x58
  403d8a:	f200 82de 	bhi.w	40434a <_vfiprintf_r+0x6ae>
  403d8e:	e8df f011 	tbh	[pc, r1, lsl #1]
  403d92:	0221      	.short	0x0221
  403d94:	02dc02dc 	.word	0x02dc02dc
  403d98:	02dc0229 	.word	0x02dc0229
  403d9c:	02dc02dc 	.word	0x02dc02dc
  403da0:	02dc02dc 	.word	0x02dc02dc
  403da4:	028902dc 	.word	0x028902dc
  403da8:	02dc0295 	.word	0x02dc0295
  403dac:	02bd00a2 	.word	0x02bd00a2
  403db0:	019f02dc 	.word	0x019f02dc
  403db4:	01a401a4 	.word	0x01a401a4
  403db8:	01a401a4 	.word	0x01a401a4
  403dbc:	01a401a4 	.word	0x01a401a4
  403dc0:	01a401a4 	.word	0x01a401a4
  403dc4:	02dc01a4 	.word	0x02dc01a4
  403dc8:	02dc02dc 	.word	0x02dc02dc
  403dcc:	02dc02dc 	.word	0x02dc02dc
  403dd0:	02dc02dc 	.word	0x02dc02dc
  403dd4:	02dc02dc 	.word	0x02dc02dc
  403dd8:	01b202dc 	.word	0x01b202dc
  403ddc:	02dc02dc 	.word	0x02dc02dc
  403de0:	02dc02dc 	.word	0x02dc02dc
  403de4:	02dc02dc 	.word	0x02dc02dc
  403de8:	02dc02dc 	.word	0x02dc02dc
  403dec:	02dc02dc 	.word	0x02dc02dc
  403df0:	02dc0197 	.word	0x02dc0197
  403df4:	02dc02dc 	.word	0x02dc02dc
  403df8:	02dc02dc 	.word	0x02dc02dc
  403dfc:	02dc019b 	.word	0x02dc019b
  403e00:	025302dc 	.word	0x025302dc
  403e04:	02dc02dc 	.word	0x02dc02dc
  403e08:	02dc02dc 	.word	0x02dc02dc
  403e0c:	02dc02dc 	.word	0x02dc02dc
  403e10:	02dc02dc 	.word	0x02dc02dc
  403e14:	02dc02dc 	.word	0x02dc02dc
  403e18:	021b025a 	.word	0x021b025a
  403e1c:	02dc02dc 	.word	0x02dc02dc
  403e20:	026e02dc 	.word	0x026e02dc
  403e24:	02dc021b 	.word	0x02dc021b
  403e28:	027302dc 	.word	0x027302dc
  403e2c:	01f502dc 	.word	0x01f502dc
  403e30:	02090182 	.word	0x02090182
  403e34:	02dc02d7 	.word	0x02dc02d7
  403e38:	02dc029a 	.word	0x02dc029a
  403e3c:	02dc00a7 	.word	0x02dc00a7
  403e40:	022e02dc 	.word	0x022e02dc
  403e44:	f10a 0a08 	add.w	sl, sl, #8
  403e48:	9b03      	ldr	r3, [sp, #12]
  403e4a:	442b      	add	r3, r5
  403e4c:	9303      	str	r3, [sp, #12]
  403e4e:	e786      	b.n	403d5e <_vfiprintf_r+0xc2>
  403e50:	4659      	mov	r1, fp
  403e52:	9806      	ldr	r0, [sp, #24]
  403e54:	f000 fdac 	bl	4049b0 <__swsetup_r>
  403e58:	bb18      	cbnz	r0, 403ea2 <_vfiprintf_r+0x206>
  403e5a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  403e5e:	f001 031a 	and.w	r3, r1, #26
  403e62:	2b0a      	cmp	r3, #10
  403e64:	f47f af4b 	bne.w	403cfe <_vfiprintf_r+0x62>
  403e68:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  403e6c:	2b00      	cmp	r3, #0
  403e6e:	f6ff af46 	blt.w	403cfe <_vfiprintf_r+0x62>
  403e72:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403e76:	07db      	lsls	r3, r3, #31
  403e78:	d405      	bmi.n	403e86 <_vfiprintf_r+0x1ea>
  403e7a:	058f      	lsls	r7, r1, #22
  403e7c:	d403      	bmi.n	403e86 <_vfiprintf_r+0x1ea>
  403e7e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403e82:	f001 fac3 	bl	40540c <__retarget_lock_release_recursive>
  403e86:	462b      	mov	r3, r5
  403e88:	4642      	mov	r2, r8
  403e8a:	4659      	mov	r1, fp
  403e8c:	9806      	ldr	r0, [sp, #24]
  403e8e:	f000 fd4d 	bl	40492c <__sbprintf>
  403e92:	9003      	str	r0, [sp, #12]
  403e94:	9803      	ldr	r0, [sp, #12]
  403e96:	b02d      	add	sp, #180	; 0xb4
  403e98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e9c:	f000 fef4 	bl	404c88 <__sinit>
  403ea0:	e709      	b.n	403cb6 <_vfiprintf_r+0x1a>
  403ea2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403ea6:	07d9      	lsls	r1, r3, #31
  403ea8:	d404      	bmi.n	403eb4 <_vfiprintf_r+0x218>
  403eaa:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  403eae:	059a      	lsls	r2, r3, #22
  403eb0:	f140 84aa 	bpl.w	404808 <_vfiprintf_r+0xb6c>
  403eb4:	f04f 33ff 	mov.w	r3, #4294967295
  403eb8:	9303      	str	r3, [sp, #12]
  403eba:	9803      	ldr	r0, [sp, #12]
  403ebc:	b02d      	add	sp, #180	; 0xb4
  403ebe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ec2:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403ec6:	f001 fa9f 	bl	405408 <__retarget_lock_acquire_recursive>
  403eca:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  403ece:	b281      	uxth	r1, r0
  403ed0:	e6fb      	b.n	403cca <_vfiprintf_r+0x2e>
  403ed2:	4276      	negs	r6, r6
  403ed4:	9207      	str	r2, [sp, #28]
  403ed6:	f043 0304 	orr.w	r3, r3, #4
  403eda:	f898 2000 	ldrb.w	r2, [r8]
  403ede:	e74f      	b.n	403d80 <_vfiprintf_r+0xe4>
  403ee0:	9608      	str	r6, [sp, #32]
  403ee2:	069e      	lsls	r6, r3, #26
  403ee4:	f100 8450 	bmi.w	404788 <_vfiprintf_r+0xaec>
  403ee8:	9907      	ldr	r1, [sp, #28]
  403eea:	06dd      	lsls	r5, r3, #27
  403eec:	460a      	mov	r2, r1
  403eee:	f100 83ef 	bmi.w	4046d0 <_vfiprintf_r+0xa34>
  403ef2:	0658      	lsls	r0, r3, #25
  403ef4:	f140 83ec 	bpl.w	4046d0 <_vfiprintf_r+0xa34>
  403ef8:	880e      	ldrh	r6, [r1, #0]
  403efa:	3104      	adds	r1, #4
  403efc:	2700      	movs	r7, #0
  403efe:	2201      	movs	r2, #1
  403f00:	9107      	str	r1, [sp, #28]
  403f02:	f04f 0100 	mov.w	r1, #0
  403f06:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  403f0a:	2500      	movs	r5, #0
  403f0c:	1c61      	adds	r1, r4, #1
  403f0e:	f000 8116 	beq.w	40413e <_vfiprintf_r+0x4a2>
  403f12:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  403f16:	9102      	str	r1, [sp, #8]
  403f18:	ea56 0107 	orrs.w	r1, r6, r7
  403f1c:	f040 8114 	bne.w	404148 <_vfiprintf_r+0x4ac>
  403f20:	2c00      	cmp	r4, #0
  403f22:	f040 835c 	bne.w	4045de <_vfiprintf_r+0x942>
  403f26:	2a00      	cmp	r2, #0
  403f28:	f040 83b7 	bne.w	40469a <_vfiprintf_r+0x9fe>
  403f2c:	f013 0301 	ands.w	r3, r3, #1
  403f30:	9305      	str	r3, [sp, #20]
  403f32:	f000 8457 	beq.w	4047e4 <_vfiprintf_r+0xb48>
  403f36:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  403f3a:	2330      	movs	r3, #48	; 0x30
  403f3c:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  403f40:	9b05      	ldr	r3, [sp, #20]
  403f42:	42a3      	cmp	r3, r4
  403f44:	bfb8      	it	lt
  403f46:	4623      	movlt	r3, r4
  403f48:	9301      	str	r3, [sp, #4]
  403f4a:	b10d      	cbz	r5, 403f50 <_vfiprintf_r+0x2b4>
  403f4c:	3301      	adds	r3, #1
  403f4e:	9301      	str	r3, [sp, #4]
  403f50:	9b02      	ldr	r3, [sp, #8]
  403f52:	f013 0302 	ands.w	r3, r3, #2
  403f56:	9309      	str	r3, [sp, #36]	; 0x24
  403f58:	d002      	beq.n	403f60 <_vfiprintf_r+0x2c4>
  403f5a:	9b01      	ldr	r3, [sp, #4]
  403f5c:	3302      	adds	r3, #2
  403f5e:	9301      	str	r3, [sp, #4]
  403f60:	9b02      	ldr	r3, [sp, #8]
  403f62:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  403f66:	930a      	str	r3, [sp, #40]	; 0x28
  403f68:	f040 8217 	bne.w	40439a <_vfiprintf_r+0x6fe>
  403f6c:	9b08      	ldr	r3, [sp, #32]
  403f6e:	9a01      	ldr	r2, [sp, #4]
  403f70:	1a9d      	subs	r5, r3, r2
  403f72:	2d00      	cmp	r5, #0
  403f74:	f340 8211 	ble.w	40439a <_vfiprintf_r+0x6fe>
  403f78:	2d10      	cmp	r5, #16
  403f7a:	f340 8490 	ble.w	40489e <_vfiprintf_r+0xc02>
  403f7e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403f80:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403f82:	4ec4      	ldr	r6, [pc, #784]	; (404294 <_vfiprintf_r+0x5f8>)
  403f84:	46d6      	mov	lr, sl
  403f86:	2710      	movs	r7, #16
  403f88:	46a2      	mov	sl, r4
  403f8a:	4619      	mov	r1, r3
  403f8c:	9c06      	ldr	r4, [sp, #24]
  403f8e:	e007      	b.n	403fa0 <_vfiprintf_r+0x304>
  403f90:	f101 0c02 	add.w	ip, r1, #2
  403f94:	f10e 0e08 	add.w	lr, lr, #8
  403f98:	4601      	mov	r1, r0
  403f9a:	3d10      	subs	r5, #16
  403f9c:	2d10      	cmp	r5, #16
  403f9e:	dd11      	ble.n	403fc4 <_vfiprintf_r+0x328>
  403fa0:	1c48      	adds	r0, r1, #1
  403fa2:	3210      	adds	r2, #16
  403fa4:	2807      	cmp	r0, #7
  403fa6:	9211      	str	r2, [sp, #68]	; 0x44
  403fa8:	e88e 00c0 	stmia.w	lr, {r6, r7}
  403fac:	9010      	str	r0, [sp, #64]	; 0x40
  403fae:	ddef      	ble.n	403f90 <_vfiprintf_r+0x2f4>
  403fb0:	2a00      	cmp	r2, #0
  403fb2:	f040 81e4 	bne.w	40437e <_vfiprintf_r+0x6e2>
  403fb6:	3d10      	subs	r5, #16
  403fb8:	2d10      	cmp	r5, #16
  403fba:	4611      	mov	r1, r2
  403fbc:	f04f 0c01 	mov.w	ip, #1
  403fc0:	46ce      	mov	lr, r9
  403fc2:	dced      	bgt.n	403fa0 <_vfiprintf_r+0x304>
  403fc4:	4654      	mov	r4, sl
  403fc6:	4661      	mov	r1, ip
  403fc8:	46f2      	mov	sl, lr
  403fca:	442a      	add	r2, r5
  403fcc:	2907      	cmp	r1, #7
  403fce:	9211      	str	r2, [sp, #68]	; 0x44
  403fd0:	f8ca 6000 	str.w	r6, [sl]
  403fd4:	f8ca 5004 	str.w	r5, [sl, #4]
  403fd8:	9110      	str	r1, [sp, #64]	; 0x40
  403fda:	f300 82ec 	bgt.w	4045b6 <_vfiprintf_r+0x91a>
  403fde:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403fe2:	f10a 0a08 	add.w	sl, sl, #8
  403fe6:	1c48      	adds	r0, r1, #1
  403fe8:	2d00      	cmp	r5, #0
  403fea:	f040 81de 	bne.w	4043aa <_vfiprintf_r+0x70e>
  403fee:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403ff0:	2b00      	cmp	r3, #0
  403ff2:	f000 81f8 	beq.w	4043e6 <_vfiprintf_r+0x74a>
  403ff6:	3202      	adds	r2, #2
  403ff8:	a90e      	add	r1, sp, #56	; 0x38
  403ffa:	2302      	movs	r3, #2
  403ffc:	2807      	cmp	r0, #7
  403ffe:	9211      	str	r2, [sp, #68]	; 0x44
  404000:	9010      	str	r0, [sp, #64]	; 0x40
  404002:	e88a 000a 	stmia.w	sl, {r1, r3}
  404006:	f340 81ea 	ble.w	4043de <_vfiprintf_r+0x742>
  40400a:	2a00      	cmp	r2, #0
  40400c:	f040 838c 	bne.w	404728 <_vfiprintf_r+0xa8c>
  404010:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404012:	2b80      	cmp	r3, #128	; 0x80
  404014:	f04f 0001 	mov.w	r0, #1
  404018:	4611      	mov	r1, r2
  40401a:	46ca      	mov	sl, r9
  40401c:	f040 81e7 	bne.w	4043ee <_vfiprintf_r+0x752>
  404020:	9b08      	ldr	r3, [sp, #32]
  404022:	9d01      	ldr	r5, [sp, #4]
  404024:	1b5e      	subs	r6, r3, r5
  404026:	2e00      	cmp	r6, #0
  404028:	f340 81e1 	ble.w	4043ee <_vfiprintf_r+0x752>
  40402c:	2e10      	cmp	r6, #16
  40402e:	4d9a      	ldr	r5, [pc, #616]	; (404298 <_vfiprintf_r+0x5fc>)
  404030:	f340 8450 	ble.w	4048d4 <_vfiprintf_r+0xc38>
  404034:	46d4      	mov	ip, sl
  404036:	2710      	movs	r7, #16
  404038:	46a2      	mov	sl, r4
  40403a:	9c06      	ldr	r4, [sp, #24]
  40403c:	e007      	b.n	40404e <_vfiprintf_r+0x3b2>
  40403e:	f101 0e02 	add.w	lr, r1, #2
  404042:	f10c 0c08 	add.w	ip, ip, #8
  404046:	4601      	mov	r1, r0
  404048:	3e10      	subs	r6, #16
  40404a:	2e10      	cmp	r6, #16
  40404c:	dd11      	ble.n	404072 <_vfiprintf_r+0x3d6>
  40404e:	1c48      	adds	r0, r1, #1
  404050:	3210      	adds	r2, #16
  404052:	2807      	cmp	r0, #7
  404054:	9211      	str	r2, [sp, #68]	; 0x44
  404056:	e88c 00a0 	stmia.w	ip, {r5, r7}
  40405a:	9010      	str	r0, [sp, #64]	; 0x40
  40405c:	ddef      	ble.n	40403e <_vfiprintf_r+0x3a2>
  40405e:	2a00      	cmp	r2, #0
  404060:	f040 829d 	bne.w	40459e <_vfiprintf_r+0x902>
  404064:	3e10      	subs	r6, #16
  404066:	2e10      	cmp	r6, #16
  404068:	f04f 0e01 	mov.w	lr, #1
  40406c:	4611      	mov	r1, r2
  40406e:	46cc      	mov	ip, r9
  404070:	dced      	bgt.n	40404e <_vfiprintf_r+0x3b2>
  404072:	4654      	mov	r4, sl
  404074:	46e2      	mov	sl, ip
  404076:	4432      	add	r2, r6
  404078:	f1be 0f07 	cmp.w	lr, #7
  40407c:	9211      	str	r2, [sp, #68]	; 0x44
  40407e:	e88a 0060 	stmia.w	sl, {r5, r6}
  404082:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  404086:	f300 8369 	bgt.w	40475c <_vfiprintf_r+0xac0>
  40408a:	f10a 0a08 	add.w	sl, sl, #8
  40408e:	f10e 0001 	add.w	r0, lr, #1
  404092:	4671      	mov	r1, lr
  404094:	e1ab      	b.n	4043ee <_vfiprintf_r+0x752>
  404096:	9608      	str	r6, [sp, #32]
  404098:	f013 0220 	ands.w	r2, r3, #32
  40409c:	f040 838c 	bne.w	4047b8 <_vfiprintf_r+0xb1c>
  4040a0:	f013 0110 	ands.w	r1, r3, #16
  4040a4:	f040 831a 	bne.w	4046dc <_vfiprintf_r+0xa40>
  4040a8:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  4040ac:	f000 8316 	beq.w	4046dc <_vfiprintf_r+0xa40>
  4040b0:	9807      	ldr	r0, [sp, #28]
  4040b2:	460a      	mov	r2, r1
  4040b4:	4601      	mov	r1, r0
  4040b6:	3104      	adds	r1, #4
  4040b8:	8806      	ldrh	r6, [r0, #0]
  4040ba:	9107      	str	r1, [sp, #28]
  4040bc:	2700      	movs	r7, #0
  4040be:	e720      	b.n	403f02 <_vfiprintf_r+0x266>
  4040c0:	9608      	str	r6, [sp, #32]
  4040c2:	f043 0310 	orr.w	r3, r3, #16
  4040c6:	e7e7      	b.n	404098 <_vfiprintf_r+0x3fc>
  4040c8:	9608      	str	r6, [sp, #32]
  4040ca:	f043 0310 	orr.w	r3, r3, #16
  4040ce:	e708      	b.n	403ee2 <_vfiprintf_r+0x246>
  4040d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4040d4:	f898 2000 	ldrb.w	r2, [r8]
  4040d8:	e652      	b.n	403d80 <_vfiprintf_r+0xe4>
  4040da:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4040de:	2600      	movs	r6, #0
  4040e0:	f818 2b01 	ldrb.w	r2, [r8], #1
  4040e4:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4040e8:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  4040ec:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4040f0:	2909      	cmp	r1, #9
  4040f2:	d9f5      	bls.n	4040e0 <_vfiprintf_r+0x444>
  4040f4:	e646      	b.n	403d84 <_vfiprintf_r+0xe8>
  4040f6:	9608      	str	r6, [sp, #32]
  4040f8:	2800      	cmp	r0, #0
  4040fa:	f040 8408 	bne.w	40490e <_vfiprintf_r+0xc72>
  4040fe:	f043 0310 	orr.w	r3, r3, #16
  404102:	069e      	lsls	r6, r3, #26
  404104:	f100 834c 	bmi.w	4047a0 <_vfiprintf_r+0xb04>
  404108:	06dd      	lsls	r5, r3, #27
  40410a:	f100 82f3 	bmi.w	4046f4 <_vfiprintf_r+0xa58>
  40410e:	0658      	lsls	r0, r3, #25
  404110:	f140 82f0 	bpl.w	4046f4 <_vfiprintf_r+0xa58>
  404114:	9d07      	ldr	r5, [sp, #28]
  404116:	f9b5 6000 	ldrsh.w	r6, [r5]
  40411a:	462a      	mov	r2, r5
  40411c:	17f7      	asrs	r7, r6, #31
  40411e:	3204      	adds	r2, #4
  404120:	4630      	mov	r0, r6
  404122:	4639      	mov	r1, r7
  404124:	9207      	str	r2, [sp, #28]
  404126:	2800      	cmp	r0, #0
  404128:	f171 0200 	sbcs.w	r2, r1, #0
  40412c:	f2c0 835d 	blt.w	4047ea <_vfiprintf_r+0xb4e>
  404130:	1c61      	adds	r1, r4, #1
  404132:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404136:	f04f 0201 	mov.w	r2, #1
  40413a:	f47f aeea 	bne.w	403f12 <_vfiprintf_r+0x276>
  40413e:	ea56 0107 	orrs.w	r1, r6, r7
  404142:	f000 824d 	beq.w	4045e0 <_vfiprintf_r+0x944>
  404146:	9302      	str	r3, [sp, #8]
  404148:	2a01      	cmp	r2, #1
  40414a:	f000 828c 	beq.w	404666 <_vfiprintf_r+0x9ca>
  40414e:	2a02      	cmp	r2, #2
  404150:	f040 825c 	bne.w	40460c <_vfiprintf_r+0x970>
  404154:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404156:	46cb      	mov	fp, r9
  404158:	0933      	lsrs	r3, r6, #4
  40415a:	f006 010f 	and.w	r1, r6, #15
  40415e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  404162:	093a      	lsrs	r2, r7, #4
  404164:	461e      	mov	r6, r3
  404166:	4617      	mov	r7, r2
  404168:	5c43      	ldrb	r3, [r0, r1]
  40416a:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  40416e:	ea56 0307 	orrs.w	r3, r6, r7
  404172:	d1f1      	bne.n	404158 <_vfiprintf_r+0x4bc>
  404174:	eba9 030b 	sub.w	r3, r9, fp
  404178:	9305      	str	r3, [sp, #20]
  40417a:	e6e1      	b.n	403f40 <_vfiprintf_r+0x2a4>
  40417c:	2800      	cmp	r0, #0
  40417e:	f040 83c0 	bne.w	404902 <_vfiprintf_r+0xc66>
  404182:	0699      	lsls	r1, r3, #26
  404184:	f100 8367 	bmi.w	404856 <_vfiprintf_r+0xbba>
  404188:	06da      	lsls	r2, r3, #27
  40418a:	f100 80f1 	bmi.w	404370 <_vfiprintf_r+0x6d4>
  40418e:	065b      	lsls	r3, r3, #25
  404190:	f140 80ee 	bpl.w	404370 <_vfiprintf_r+0x6d4>
  404194:	9a07      	ldr	r2, [sp, #28]
  404196:	6813      	ldr	r3, [r2, #0]
  404198:	3204      	adds	r2, #4
  40419a:	9207      	str	r2, [sp, #28]
  40419c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  4041a0:	801a      	strh	r2, [r3, #0]
  4041a2:	e5b8      	b.n	403d16 <_vfiprintf_r+0x7a>
  4041a4:	9807      	ldr	r0, [sp, #28]
  4041a6:	4a3d      	ldr	r2, [pc, #244]	; (40429c <_vfiprintf_r+0x600>)
  4041a8:	9608      	str	r6, [sp, #32]
  4041aa:	920b      	str	r2, [sp, #44]	; 0x2c
  4041ac:	6806      	ldr	r6, [r0, #0]
  4041ae:	2278      	movs	r2, #120	; 0x78
  4041b0:	2130      	movs	r1, #48	; 0x30
  4041b2:	3004      	adds	r0, #4
  4041b4:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4041b8:	f043 0302 	orr.w	r3, r3, #2
  4041bc:	9007      	str	r0, [sp, #28]
  4041be:	2700      	movs	r7, #0
  4041c0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4041c4:	2202      	movs	r2, #2
  4041c6:	e69c      	b.n	403f02 <_vfiprintf_r+0x266>
  4041c8:	9608      	str	r6, [sp, #32]
  4041ca:	2800      	cmp	r0, #0
  4041cc:	d099      	beq.n	404102 <_vfiprintf_r+0x466>
  4041ce:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4041d2:	e796      	b.n	404102 <_vfiprintf_r+0x466>
  4041d4:	f898 2000 	ldrb.w	r2, [r8]
  4041d8:	2d00      	cmp	r5, #0
  4041da:	f47f add1 	bne.w	403d80 <_vfiprintf_r+0xe4>
  4041de:	2001      	movs	r0, #1
  4041e0:	2520      	movs	r5, #32
  4041e2:	e5cd      	b.n	403d80 <_vfiprintf_r+0xe4>
  4041e4:	f043 0301 	orr.w	r3, r3, #1
  4041e8:	f898 2000 	ldrb.w	r2, [r8]
  4041ec:	e5c8      	b.n	403d80 <_vfiprintf_r+0xe4>
  4041ee:	9608      	str	r6, [sp, #32]
  4041f0:	2800      	cmp	r0, #0
  4041f2:	f040 8393 	bne.w	40491c <_vfiprintf_r+0xc80>
  4041f6:	4929      	ldr	r1, [pc, #164]	; (40429c <_vfiprintf_r+0x600>)
  4041f8:	910b      	str	r1, [sp, #44]	; 0x2c
  4041fa:	069f      	lsls	r7, r3, #26
  4041fc:	f100 82e8 	bmi.w	4047d0 <_vfiprintf_r+0xb34>
  404200:	9807      	ldr	r0, [sp, #28]
  404202:	06de      	lsls	r6, r3, #27
  404204:	4601      	mov	r1, r0
  404206:	f100 8270 	bmi.w	4046ea <_vfiprintf_r+0xa4e>
  40420a:	065d      	lsls	r5, r3, #25
  40420c:	f140 826d 	bpl.w	4046ea <_vfiprintf_r+0xa4e>
  404210:	3104      	adds	r1, #4
  404212:	8806      	ldrh	r6, [r0, #0]
  404214:	9107      	str	r1, [sp, #28]
  404216:	2700      	movs	r7, #0
  404218:	07d8      	lsls	r0, r3, #31
  40421a:	f140 8222 	bpl.w	404662 <_vfiprintf_r+0x9c6>
  40421e:	ea56 0107 	orrs.w	r1, r6, r7
  404222:	f000 821e 	beq.w	404662 <_vfiprintf_r+0x9c6>
  404226:	2130      	movs	r1, #48	; 0x30
  404228:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  40422c:	f043 0302 	orr.w	r3, r3, #2
  404230:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404234:	2202      	movs	r2, #2
  404236:	e664      	b.n	403f02 <_vfiprintf_r+0x266>
  404238:	9608      	str	r6, [sp, #32]
  40423a:	2800      	cmp	r0, #0
  40423c:	f040 836b 	bne.w	404916 <_vfiprintf_r+0xc7a>
  404240:	4917      	ldr	r1, [pc, #92]	; (4042a0 <_vfiprintf_r+0x604>)
  404242:	910b      	str	r1, [sp, #44]	; 0x2c
  404244:	e7d9      	b.n	4041fa <_vfiprintf_r+0x55e>
  404246:	9907      	ldr	r1, [sp, #28]
  404248:	9608      	str	r6, [sp, #32]
  40424a:	680a      	ldr	r2, [r1, #0]
  40424c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  404250:	f04f 0000 	mov.w	r0, #0
  404254:	460a      	mov	r2, r1
  404256:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  40425a:	3204      	adds	r2, #4
  40425c:	2001      	movs	r0, #1
  40425e:	9001      	str	r0, [sp, #4]
  404260:	9207      	str	r2, [sp, #28]
  404262:	9005      	str	r0, [sp, #20]
  404264:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  404268:	9302      	str	r3, [sp, #8]
  40426a:	2400      	movs	r4, #0
  40426c:	e670      	b.n	403f50 <_vfiprintf_r+0x2b4>
  40426e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404272:	f898 2000 	ldrb.w	r2, [r8]
  404276:	e583      	b.n	403d80 <_vfiprintf_r+0xe4>
  404278:	f898 2000 	ldrb.w	r2, [r8]
  40427c:	2a6c      	cmp	r2, #108	; 0x6c
  40427e:	bf03      	ittte	eq
  404280:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  404284:	f043 0320 	orreq.w	r3, r3, #32
  404288:	f108 0801 	addeq.w	r8, r8, #1
  40428c:	f043 0310 	orrne.w	r3, r3, #16
  404290:	e576      	b.n	403d80 <_vfiprintf_r+0xe4>
  404292:	bf00      	nop
  404294:	004061a4 	.word	0x004061a4
  404298:	004061b4 	.word	0x004061b4
  40429c:	00406188 	.word	0x00406188
  4042a0:	00406174 	.word	0x00406174
  4042a4:	9907      	ldr	r1, [sp, #28]
  4042a6:	680e      	ldr	r6, [r1, #0]
  4042a8:	460a      	mov	r2, r1
  4042aa:	2e00      	cmp	r6, #0
  4042ac:	f102 0204 	add.w	r2, r2, #4
  4042b0:	f6ff ae0f 	blt.w	403ed2 <_vfiprintf_r+0x236>
  4042b4:	9207      	str	r2, [sp, #28]
  4042b6:	f898 2000 	ldrb.w	r2, [r8]
  4042ba:	e561      	b.n	403d80 <_vfiprintf_r+0xe4>
  4042bc:	f898 2000 	ldrb.w	r2, [r8]
  4042c0:	2001      	movs	r0, #1
  4042c2:	252b      	movs	r5, #43	; 0x2b
  4042c4:	e55c      	b.n	403d80 <_vfiprintf_r+0xe4>
  4042c6:	9907      	ldr	r1, [sp, #28]
  4042c8:	9608      	str	r6, [sp, #32]
  4042ca:	f8d1 b000 	ldr.w	fp, [r1]
  4042ce:	f04f 0200 	mov.w	r2, #0
  4042d2:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4042d6:	1d0e      	adds	r6, r1, #4
  4042d8:	f1bb 0f00 	cmp.w	fp, #0
  4042dc:	f000 82e5 	beq.w	4048aa <_vfiprintf_r+0xc0e>
  4042e0:	1c67      	adds	r7, r4, #1
  4042e2:	f000 82c4 	beq.w	40486e <_vfiprintf_r+0xbd2>
  4042e6:	4622      	mov	r2, r4
  4042e8:	2100      	movs	r1, #0
  4042ea:	4658      	mov	r0, fp
  4042ec:	9301      	str	r3, [sp, #4]
  4042ee:	f001 f91f 	bl	405530 <memchr>
  4042f2:	9b01      	ldr	r3, [sp, #4]
  4042f4:	2800      	cmp	r0, #0
  4042f6:	f000 82e5 	beq.w	4048c4 <_vfiprintf_r+0xc28>
  4042fa:	eba0 020b 	sub.w	r2, r0, fp
  4042fe:	9205      	str	r2, [sp, #20]
  404300:	9607      	str	r6, [sp, #28]
  404302:	9302      	str	r3, [sp, #8]
  404304:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404308:	2400      	movs	r4, #0
  40430a:	e619      	b.n	403f40 <_vfiprintf_r+0x2a4>
  40430c:	f898 2000 	ldrb.w	r2, [r8]
  404310:	2a2a      	cmp	r2, #42	; 0x2a
  404312:	f108 0701 	add.w	r7, r8, #1
  404316:	f000 82e9 	beq.w	4048ec <_vfiprintf_r+0xc50>
  40431a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40431e:	2909      	cmp	r1, #9
  404320:	46b8      	mov	r8, r7
  404322:	f04f 0400 	mov.w	r4, #0
  404326:	f63f ad2d 	bhi.w	403d84 <_vfiprintf_r+0xe8>
  40432a:	f818 2b01 	ldrb.w	r2, [r8], #1
  40432e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404332:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  404336:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40433a:	2909      	cmp	r1, #9
  40433c:	d9f5      	bls.n	40432a <_vfiprintf_r+0x68e>
  40433e:	e521      	b.n	403d84 <_vfiprintf_r+0xe8>
  404340:	f043 0320 	orr.w	r3, r3, #32
  404344:	f898 2000 	ldrb.w	r2, [r8]
  404348:	e51a      	b.n	403d80 <_vfiprintf_r+0xe4>
  40434a:	9608      	str	r6, [sp, #32]
  40434c:	2800      	cmp	r0, #0
  40434e:	f040 82db 	bne.w	404908 <_vfiprintf_r+0xc6c>
  404352:	2a00      	cmp	r2, #0
  404354:	f000 80e7 	beq.w	404526 <_vfiprintf_r+0x88a>
  404358:	2101      	movs	r1, #1
  40435a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40435e:	f04f 0200 	mov.w	r2, #0
  404362:	9101      	str	r1, [sp, #4]
  404364:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404368:	9105      	str	r1, [sp, #20]
  40436a:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  40436e:	e77b      	b.n	404268 <_vfiprintf_r+0x5cc>
  404370:	9a07      	ldr	r2, [sp, #28]
  404372:	6813      	ldr	r3, [r2, #0]
  404374:	3204      	adds	r2, #4
  404376:	9207      	str	r2, [sp, #28]
  404378:	9a03      	ldr	r2, [sp, #12]
  40437a:	601a      	str	r2, [r3, #0]
  40437c:	e4cb      	b.n	403d16 <_vfiprintf_r+0x7a>
  40437e:	aa0f      	add	r2, sp, #60	; 0x3c
  404380:	9904      	ldr	r1, [sp, #16]
  404382:	4620      	mov	r0, r4
  404384:	f7ff fc4a 	bl	403c1c <__sprint_r.part.0>
  404388:	2800      	cmp	r0, #0
  40438a:	f040 8139 	bne.w	404600 <_vfiprintf_r+0x964>
  40438e:	9910      	ldr	r1, [sp, #64]	; 0x40
  404390:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404392:	f101 0c01 	add.w	ip, r1, #1
  404396:	46ce      	mov	lr, r9
  404398:	e5ff      	b.n	403f9a <_vfiprintf_r+0x2fe>
  40439a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40439c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40439e:	1c48      	adds	r0, r1, #1
  4043a0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4043a4:	2d00      	cmp	r5, #0
  4043a6:	f43f ae22 	beq.w	403fee <_vfiprintf_r+0x352>
  4043aa:	3201      	adds	r2, #1
  4043ac:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  4043b0:	2101      	movs	r1, #1
  4043b2:	2807      	cmp	r0, #7
  4043b4:	9211      	str	r2, [sp, #68]	; 0x44
  4043b6:	9010      	str	r0, [sp, #64]	; 0x40
  4043b8:	f8ca 5000 	str.w	r5, [sl]
  4043bc:	f8ca 1004 	str.w	r1, [sl, #4]
  4043c0:	f340 8108 	ble.w	4045d4 <_vfiprintf_r+0x938>
  4043c4:	2a00      	cmp	r2, #0
  4043c6:	f040 81bc 	bne.w	404742 <_vfiprintf_r+0xaa6>
  4043ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4043cc:	2b00      	cmp	r3, #0
  4043ce:	f43f ae1f 	beq.w	404010 <_vfiprintf_r+0x374>
  4043d2:	ab0e      	add	r3, sp, #56	; 0x38
  4043d4:	2202      	movs	r2, #2
  4043d6:	4608      	mov	r0, r1
  4043d8:	931c      	str	r3, [sp, #112]	; 0x70
  4043da:	921d      	str	r2, [sp, #116]	; 0x74
  4043dc:	46ca      	mov	sl, r9
  4043de:	4601      	mov	r1, r0
  4043e0:	f10a 0a08 	add.w	sl, sl, #8
  4043e4:	3001      	adds	r0, #1
  4043e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4043e8:	2b80      	cmp	r3, #128	; 0x80
  4043ea:	f43f ae19 	beq.w	404020 <_vfiprintf_r+0x384>
  4043ee:	9b05      	ldr	r3, [sp, #20]
  4043f0:	1ae4      	subs	r4, r4, r3
  4043f2:	2c00      	cmp	r4, #0
  4043f4:	dd2e      	ble.n	404454 <_vfiprintf_r+0x7b8>
  4043f6:	2c10      	cmp	r4, #16
  4043f8:	4db3      	ldr	r5, [pc, #716]	; (4046c8 <_vfiprintf_r+0xa2c>)
  4043fa:	dd1e      	ble.n	40443a <_vfiprintf_r+0x79e>
  4043fc:	46d6      	mov	lr, sl
  4043fe:	2610      	movs	r6, #16
  404400:	9f06      	ldr	r7, [sp, #24]
  404402:	f8dd a010 	ldr.w	sl, [sp, #16]
  404406:	e006      	b.n	404416 <_vfiprintf_r+0x77a>
  404408:	1c88      	adds	r0, r1, #2
  40440a:	f10e 0e08 	add.w	lr, lr, #8
  40440e:	4619      	mov	r1, r3
  404410:	3c10      	subs	r4, #16
  404412:	2c10      	cmp	r4, #16
  404414:	dd10      	ble.n	404438 <_vfiprintf_r+0x79c>
  404416:	1c4b      	adds	r3, r1, #1
  404418:	3210      	adds	r2, #16
  40441a:	2b07      	cmp	r3, #7
  40441c:	9211      	str	r2, [sp, #68]	; 0x44
  40441e:	e88e 0060 	stmia.w	lr, {r5, r6}
  404422:	9310      	str	r3, [sp, #64]	; 0x40
  404424:	ddf0      	ble.n	404408 <_vfiprintf_r+0x76c>
  404426:	2a00      	cmp	r2, #0
  404428:	d165      	bne.n	4044f6 <_vfiprintf_r+0x85a>
  40442a:	3c10      	subs	r4, #16
  40442c:	2c10      	cmp	r4, #16
  40442e:	f04f 0001 	mov.w	r0, #1
  404432:	4611      	mov	r1, r2
  404434:	46ce      	mov	lr, r9
  404436:	dcee      	bgt.n	404416 <_vfiprintf_r+0x77a>
  404438:	46f2      	mov	sl, lr
  40443a:	4422      	add	r2, r4
  40443c:	2807      	cmp	r0, #7
  40443e:	9211      	str	r2, [sp, #68]	; 0x44
  404440:	f8ca 5000 	str.w	r5, [sl]
  404444:	f8ca 4004 	str.w	r4, [sl, #4]
  404448:	9010      	str	r0, [sp, #64]	; 0x40
  40444a:	f300 8085 	bgt.w	404558 <_vfiprintf_r+0x8bc>
  40444e:	f10a 0a08 	add.w	sl, sl, #8
  404452:	3001      	adds	r0, #1
  404454:	9905      	ldr	r1, [sp, #20]
  404456:	f8ca b000 	str.w	fp, [sl]
  40445a:	440a      	add	r2, r1
  40445c:	2807      	cmp	r0, #7
  40445e:	9211      	str	r2, [sp, #68]	; 0x44
  404460:	f8ca 1004 	str.w	r1, [sl, #4]
  404464:	9010      	str	r0, [sp, #64]	; 0x40
  404466:	f340 8082 	ble.w	40456e <_vfiprintf_r+0x8d2>
  40446a:	2a00      	cmp	r2, #0
  40446c:	f040 8118 	bne.w	4046a0 <_vfiprintf_r+0xa04>
  404470:	9b02      	ldr	r3, [sp, #8]
  404472:	9210      	str	r2, [sp, #64]	; 0x40
  404474:	0758      	lsls	r0, r3, #29
  404476:	d535      	bpl.n	4044e4 <_vfiprintf_r+0x848>
  404478:	9b08      	ldr	r3, [sp, #32]
  40447a:	9901      	ldr	r1, [sp, #4]
  40447c:	1a5c      	subs	r4, r3, r1
  40447e:	2c00      	cmp	r4, #0
  404480:	f340 80e7 	ble.w	404652 <_vfiprintf_r+0x9b6>
  404484:	46ca      	mov	sl, r9
  404486:	2c10      	cmp	r4, #16
  404488:	f340 8218 	ble.w	4048bc <_vfiprintf_r+0xc20>
  40448c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40448e:	4e8f      	ldr	r6, [pc, #572]	; (4046cc <_vfiprintf_r+0xa30>)
  404490:	9f06      	ldr	r7, [sp, #24]
  404492:	f8dd b010 	ldr.w	fp, [sp, #16]
  404496:	2510      	movs	r5, #16
  404498:	e006      	b.n	4044a8 <_vfiprintf_r+0x80c>
  40449a:	1c88      	adds	r0, r1, #2
  40449c:	f10a 0a08 	add.w	sl, sl, #8
  4044a0:	4619      	mov	r1, r3
  4044a2:	3c10      	subs	r4, #16
  4044a4:	2c10      	cmp	r4, #16
  4044a6:	dd11      	ble.n	4044cc <_vfiprintf_r+0x830>
  4044a8:	1c4b      	adds	r3, r1, #1
  4044aa:	3210      	adds	r2, #16
  4044ac:	2b07      	cmp	r3, #7
  4044ae:	9211      	str	r2, [sp, #68]	; 0x44
  4044b0:	f8ca 6000 	str.w	r6, [sl]
  4044b4:	f8ca 5004 	str.w	r5, [sl, #4]
  4044b8:	9310      	str	r3, [sp, #64]	; 0x40
  4044ba:	ddee      	ble.n	40449a <_vfiprintf_r+0x7fe>
  4044bc:	bb42      	cbnz	r2, 404510 <_vfiprintf_r+0x874>
  4044be:	3c10      	subs	r4, #16
  4044c0:	2c10      	cmp	r4, #16
  4044c2:	f04f 0001 	mov.w	r0, #1
  4044c6:	4611      	mov	r1, r2
  4044c8:	46ca      	mov	sl, r9
  4044ca:	dced      	bgt.n	4044a8 <_vfiprintf_r+0x80c>
  4044cc:	4422      	add	r2, r4
  4044ce:	2807      	cmp	r0, #7
  4044d0:	9211      	str	r2, [sp, #68]	; 0x44
  4044d2:	f8ca 6000 	str.w	r6, [sl]
  4044d6:	f8ca 4004 	str.w	r4, [sl, #4]
  4044da:	9010      	str	r0, [sp, #64]	; 0x40
  4044dc:	dd51      	ble.n	404582 <_vfiprintf_r+0x8e6>
  4044de:	2a00      	cmp	r2, #0
  4044e0:	f040 819b 	bne.w	40481a <_vfiprintf_r+0xb7e>
  4044e4:	9b03      	ldr	r3, [sp, #12]
  4044e6:	9a08      	ldr	r2, [sp, #32]
  4044e8:	9901      	ldr	r1, [sp, #4]
  4044ea:	428a      	cmp	r2, r1
  4044ec:	bfac      	ite	ge
  4044ee:	189b      	addge	r3, r3, r2
  4044f0:	185b      	addlt	r3, r3, r1
  4044f2:	9303      	str	r3, [sp, #12]
  4044f4:	e04e      	b.n	404594 <_vfiprintf_r+0x8f8>
  4044f6:	aa0f      	add	r2, sp, #60	; 0x3c
  4044f8:	4651      	mov	r1, sl
  4044fa:	4638      	mov	r0, r7
  4044fc:	f7ff fb8e 	bl	403c1c <__sprint_r.part.0>
  404500:	2800      	cmp	r0, #0
  404502:	f040 813f 	bne.w	404784 <_vfiprintf_r+0xae8>
  404506:	9910      	ldr	r1, [sp, #64]	; 0x40
  404508:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40450a:	1c48      	adds	r0, r1, #1
  40450c:	46ce      	mov	lr, r9
  40450e:	e77f      	b.n	404410 <_vfiprintf_r+0x774>
  404510:	aa0f      	add	r2, sp, #60	; 0x3c
  404512:	4659      	mov	r1, fp
  404514:	4638      	mov	r0, r7
  404516:	f7ff fb81 	bl	403c1c <__sprint_r.part.0>
  40451a:	b960      	cbnz	r0, 404536 <_vfiprintf_r+0x89a>
  40451c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40451e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404520:	1c48      	adds	r0, r1, #1
  404522:	46ca      	mov	sl, r9
  404524:	e7bd      	b.n	4044a2 <_vfiprintf_r+0x806>
  404526:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404528:	f8dd b010 	ldr.w	fp, [sp, #16]
  40452c:	2b00      	cmp	r3, #0
  40452e:	f040 81d4 	bne.w	4048da <_vfiprintf_r+0xc3e>
  404532:	2300      	movs	r3, #0
  404534:	9310      	str	r3, [sp, #64]	; 0x40
  404536:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40453a:	f013 0f01 	tst.w	r3, #1
  40453e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  404542:	d102      	bne.n	40454a <_vfiprintf_r+0x8ae>
  404544:	059a      	lsls	r2, r3, #22
  404546:	f140 80de 	bpl.w	404706 <_vfiprintf_r+0xa6a>
  40454a:	065b      	lsls	r3, r3, #25
  40454c:	f53f acb2 	bmi.w	403eb4 <_vfiprintf_r+0x218>
  404550:	9803      	ldr	r0, [sp, #12]
  404552:	b02d      	add	sp, #180	; 0xb4
  404554:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404558:	2a00      	cmp	r2, #0
  40455a:	f040 8106 	bne.w	40476a <_vfiprintf_r+0xace>
  40455e:	9a05      	ldr	r2, [sp, #20]
  404560:	921d      	str	r2, [sp, #116]	; 0x74
  404562:	2301      	movs	r3, #1
  404564:	9211      	str	r2, [sp, #68]	; 0x44
  404566:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  40456a:	9310      	str	r3, [sp, #64]	; 0x40
  40456c:	46ca      	mov	sl, r9
  40456e:	f10a 0a08 	add.w	sl, sl, #8
  404572:	9b02      	ldr	r3, [sp, #8]
  404574:	0759      	lsls	r1, r3, #29
  404576:	d504      	bpl.n	404582 <_vfiprintf_r+0x8e6>
  404578:	9b08      	ldr	r3, [sp, #32]
  40457a:	9901      	ldr	r1, [sp, #4]
  40457c:	1a5c      	subs	r4, r3, r1
  40457e:	2c00      	cmp	r4, #0
  404580:	dc81      	bgt.n	404486 <_vfiprintf_r+0x7ea>
  404582:	9b03      	ldr	r3, [sp, #12]
  404584:	9908      	ldr	r1, [sp, #32]
  404586:	9801      	ldr	r0, [sp, #4]
  404588:	4281      	cmp	r1, r0
  40458a:	bfac      	ite	ge
  40458c:	185b      	addge	r3, r3, r1
  40458e:	181b      	addlt	r3, r3, r0
  404590:	9303      	str	r3, [sp, #12]
  404592:	bb72      	cbnz	r2, 4045f2 <_vfiprintf_r+0x956>
  404594:	2300      	movs	r3, #0
  404596:	9310      	str	r3, [sp, #64]	; 0x40
  404598:	46ca      	mov	sl, r9
  40459a:	f7ff bbbc 	b.w	403d16 <_vfiprintf_r+0x7a>
  40459e:	aa0f      	add	r2, sp, #60	; 0x3c
  4045a0:	9904      	ldr	r1, [sp, #16]
  4045a2:	4620      	mov	r0, r4
  4045a4:	f7ff fb3a 	bl	403c1c <__sprint_r.part.0>
  4045a8:	bb50      	cbnz	r0, 404600 <_vfiprintf_r+0x964>
  4045aa:	9910      	ldr	r1, [sp, #64]	; 0x40
  4045ac:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4045ae:	f101 0e01 	add.w	lr, r1, #1
  4045b2:	46cc      	mov	ip, r9
  4045b4:	e548      	b.n	404048 <_vfiprintf_r+0x3ac>
  4045b6:	2a00      	cmp	r2, #0
  4045b8:	f040 8140 	bne.w	40483c <_vfiprintf_r+0xba0>
  4045bc:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  4045c0:	2900      	cmp	r1, #0
  4045c2:	f000 811b 	beq.w	4047fc <_vfiprintf_r+0xb60>
  4045c6:	2201      	movs	r2, #1
  4045c8:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  4045cc:	4610      	mov	r0, r2
  4045ce:	921d      	str	r2, [sp, #116]	; 0x74
  4045d0:	911c      	str	r1, [sp, #112]	; 0x70
  4045d2:	46ca      	mov	sl, r9
  4045d4:	4601      	mov	r1, r0
  4045d6:	f10a 0a08 	add.w	sl, sl, #8
  4045da:	3001      	adds	r0, #1
  4045dc:	e507      	b.n	403fee <_vfiprintf_r+0x352>
  4045de:	9b02      	ldr	r3, [sp, #8]
  4045e0:	2a01      	cmp	r2, #1
  4045e2:	f000 8098 	beq.w	404716 <_vfiprintf_r+0xa7a>
  4045e6:	2a02      	cmp	r2, #2
  4045e8:	d10d      	bne.n	404606 <_vfiprintf_r+0x96a>
  4045ea:	9302      	str	r3, [sp, #8]
  4045ec:	2600      	movs	r6, #0
  4045ee:	2700      	movs	r7, #0
  4045f0:	e5b0      	b.n	404154 <_vfiprintf_r+0x4b8>
  4045f2:	aa0f      	add	r2, sp, #60	; 0x3c
  4045f4:	9904      	ldr	r1, [sp, #16]
  4045f6:	9806      	ldr	r0, [sp, #24]
  4045f8:	f7ff fb10 	bl	403c1c <__sprint_r.part.0>
  4045fc:	2800      	cmp	r0, #0
  4045fe:	d0c9      	beq.n	404594 <_vfiprintf_r+0x8f8>
  404600:	f8dd b010 	ldr.w	fp, [sp, #16]
  404604:	e797      	b.n	404536 <_vfiprintf_r+0x89a>
  404606:	9302      	str	r3, [sp, #8]
  404608:	2600      	movs	r6, #0
  40460a:	2700      	movs	r7, #0
  40460c:	4649      	mov	r1, r9
  40460e:	e000      	b.n	404612 <_vfiprintf_r+0x976>
  404610:	4659      	mov	r1, fp
  404612:	08f2      	lsrs	r2, r6, #3
  404614:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  404618:	08f8      	lsrs	r0, r7, #3
  40461a:	f006 0307 	and.w	r3, r6, #7
  40461e:	4607      	mov	r7, r0
  404620:	4616      	mov	r6, r2
  404622:	3330      	adds	r3, #48	; 0x30
  404624:	ea56 0207 	orrs.w	r2, r6, r7
  404628:	f801 3c01 	strb.w	r3, [r1, #-1]
  40462c:	f101 3bff 	add.w	fp, r1, #4294967295
  404630:	d1ee      	bne.n	404610 <_vfiprintf_r+0x974>
  404632:	9a02      	ldr	r2, [sp, #8]
  404634:	07d6      	lsls	r6, r2, #31
  404636:	f57f ad9d 	bpl.w	404174 <_vfiprintf_r+0x4d8>
  40463a:	2b30      	cmp	r3, #48	; 0x30
  40463c:	f43f ad9a 	beq.w	404174 <_vfiprintf_r+0x4d8>
  404640:	3902      	subs	r1, #2
  404642:	2330      	movs	r3, #48	; 0x30
  404644:	f80b 3c01 	strb.w	r3, [fp, #-1]
  404648:	eba9 0301 	sub.w	r3, r9, r1
  40464c:	9305      	str	r3, [sp, #20]
  40464e:	468b      	mov	fp, r1
  404650:	e476      	b.n	403f40 <_vfiprintf_r+0x2a4>
  404652:	9b03      	ldr	r3, [sp, #12]
  404654:	9a08      	ldr	r2, [sp, #32]
  404656:	428a      	cmp	r2, r1
  404658:	bfac      	ite	ge
  40465a:	189b      	addge	r3, r3, r2
  40465c:	185b      	addlt	r3, r3, r1
  40465e:	9303      	str	r3, [sp, #12]
  404660:	e798      	b.n	404594 <_vfiprintf_r+0x8f8>
  404662:	2202      	movs	r2, #2
  404664:	e44d      	b.n	403f02 <_vfiprintf_r+0x266>
  404666:	2f00      	cmp	r7, #0
  404668:	bf08      	it	eq
  40466a:	2e0a      	cmpeq	r6, #10
  40466c:	d352      	bcc.n	404714 <_vfiprintf_r+0xa78>
  40466e:	46cb      	mov	fp, r9
  404670:	4630      	mov	r0, r6
  404672:	4639      	mov	r1, r7
  404674:	220a      	movs	r2, #10
  404676:	2300      	movs	r3, #0
  404678:	f001 fbc6 	bl	405e08 <__aeabi_uldivmod>
  40467c:	3230      	adds	r2, #48	; 0x30
  40467e:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  404682:	4630      	mov	r0, r6
  404684:	4639      	mov	r1, r7
  404686:	2300      	movs	r3, #0
  404688:	220a      	movs	r2, #10
  40468a:	f001 fbbd 	bl	405e08 <__aeabi_uldivmod>
  40468e:	4606      	mov	r6, r0
  404690:	460f      	mov	r7, r1
  404692:	ea56 0307 	orrs.w	r3, r6, r7
  404696:	d1eb      	bne.n	404670 <_vfiprintf_r+0x9d4>
  404698:	e56c      	b.n	404174 <_vfiprintf_r+0x4d8>
  40469a:	9405      	str	r4, [sp, #20]
  40469c:	46cb      	mov	fp, r9
  40469e:	e44f      	b.n	403f40 <_vfiprintf_r+0x2a4>
  4046a0:	aa0f      	add	r2, sp, #60	; 0x3c
  4046a2:	9904      	ldr	r1, [sp, #16]
  4046a4:	9806      	ldr	r0, [sp, #24]
  4046a6:	f7ff fab9 	bl	403c1c <__sprint_r.part.0>
  4046aa:	2800      	cmp	r0, #0
  4046ac:	d1a8      	bne.n	404600 <_vfiprintf_r+0x964>
  4046ae:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4046b0:	46ca      	mov	sl, r9
  4046b2:	e75e      	b.n	404572 <_vfiprintf_r+0x8d6>
  4046b4:	aa0f      	add	r2, sp, #60	; 0x3c
  4046b6:	9904      	ldr	r1, [sp, #16]
  4046b8:	9806      	ldr	r0, [sp, #24]
  4046ba:	f7ff faaf 	bl	403c1c <__sprint_r.part.0>
  4046be:	2800      	cmp	r0, #0
  4046c0:	d19e      	bne.n	404600 <_vfiprintf_r+0x964>
  4046c2:	46ca      	mov	sl, r9
  4046c4:	f7ff bbc0 	b.w	403e48 <_vfiprintf_r+0x1ac>
  4046c8:	004061b4 	.word	0x004061b4
  4046cc:	004061a4 	.word	0x004061a4
  4046d0:	3104      	adds	r1, #4
  4046d2:	6816      	ldr	r6, [r2, #0]
  4046d4:	9107      	str	r1, [sp, #28]
  4046d6:	2201      	movs	r2, #1
  4046d8:	2700      	movs	r7, #0
  4046da:	e412      	b.n	403f02 <_vfiprintf_r+0x266>
  4046dc:	9807      	ldr	r0, [sp, #28]
  4046de:	4601      	mov	r1, r0
  4046e0:	3104      	adds	r1, #4
  4046e2:	6806      	ldr	r6, [r0, #0]
  4046e4:	9107      	str	r1, [sp, #28]
  4046e6:	2700      	movs	r7, #0
  4046e8:	e40b      	b.n	403f02 <_vfiprintf_r+0x266>
  4046ea:	680e      	ldr	r6, [r1, #0]
  4046ec:	3104      	adds	r1, #4
  4046ee:	9107      	str	r1, [sp, #28]
  4046f0:	2700      	movs	r7, #0
  4046f2:	e591      	b.n	404218 <_vfiprintf_r+0x57c>
  4046f4:	9907      	ldr	r1, [sp, #28]
  4046f6:	680e      	ldr	r6, [r1, #0]
  4046f8:	460a      	mov	r2, r1
  4046fa:	17f7      	asrs	r7, r6, #31
  4046fc:	3204      	adds	r2, #4
  4046fe:	9207      	str	r2, [sp, #28]
  404700:	4630      	mov	r0, r6
  404702:	4639      	mov	r1, r7
  404704:	e50f      	b.n	404126 <_vfiprintf_r+0x48a>
  404706:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40470a:	f000 fe7f 	bl	40540c <__retarget_lock_release_recursive>
  40470e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  404712:	e71a      	b.n	40454a <_vfiprintf_r+0x8ae>
  404714:	9b02      	ldr	r3, [sp, #8]
  404716:	9302      	str	r3, [sp, #8]
  404718:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40471c:	3630      	adds	r6, #48	; 0x30
  40471e:	2301      	movs	r3, #1
  404720:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  404724:	9305      	str	r3, [sp, #20]
  404726:	e40b      	b.n	403f40 <_vfiprintf_r+0x2a4>
  404728:	aa0f      	add	r2, sp, #60	; 0x3c
  40472a:	9904      	ldr	r1, [sp, #16]
  40472c:	9806      	ldr	r0, [sp, #24]
  40472e:	f7ff fa75 	bl	403c1c <__sprint_r.part.0>
  404732:	2800      	cmp	r0, #0
  404734:	f47f af64 	bne.w	404600 <_vfiprintf_r+0x964>
  404738:	9910      	ldr	r1, [sp, #64]	; 0x40
  40473a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40473c:	1c48      	adds	r0, r1, #1
  40473e:	46ca      	mov	sl, r9
  404740:	e651      	b.n	4043e6 <_vfiprintf_r+0x74a>
  404742:	aa0f      	add	r2, sp, #60	; 0x3c
  404744:	9904      	ldr	r1, [sp, #16]
  404746:	9806      	ldr	r0, [sp, #24]
  404748:	f7ff fa68 	bl	403c1c <__sprint_r.part.0>
  40474c:	2800      	cmp	r0, #0
  40474e:	f47f af57 	bne.w	404600 <_vfiprintf_r+0x964>
  404752:	9910      	ldr	r1, [sp, #64]	; 0x40
  404754:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404756:	1c48      	adds	r0, r1, #1
  404758:	46ca      	mov	sl, r9
  40475a:	e448      	b.n	403fee <_vfiprintf_r+0x352>
  40475c:	2a00      	cmp	r2, #0
  40475e:	f040 8091 	bne.w	404884 <_vfiprintf_r+0xbe8>
  404762:	2001      	movs	r0, #1
  404764:	4611      	mov	r1, r2
  404766:	46ca      	mov	sl, r9
  404768:	e641      	b.n	4043ee <_vfiprintf_r+0x752>
  40476a:	aa0f      	add	r2, sp, #60	; 0x3c
  40476c:	9904      	ldr	r1, [sp, #16]
  40476e:	9806      	ldr	r0, [sp, #24]
  404770:	f7ff fa54 	bl	403c1c <__sprint_r.part.0>
  404774:	2800      	cmp	r0, #0
  404776:	f47f af43 	bne.w	404600 <_vfiprintf_r+0x964>
  40477a:	9810      	ldr	r0, [sp, #64]	; 0x40
  40477c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40477e:	3001      	adds	r0, #1
  404780:	46ca      	mov	sl, r9
  404782:	e667      	b.n	404454 <_vfiprintf_r+0x7b8>
  404784:	46d3      	mov	fp, sl
  404786:	e6d6      	b.n	404536 <_vfiprintf_r+0x89a>
  404788:	9e07      	ldr	r6, [sp, #28]
  40478a:	3607      	adds	r6, #7
  40478c:	f026 0207 	bic.w	r2, r6, #7
  404790:	f102 0108 	add.w	r1, r2, #8
  404794:	e9d2 6700 	ldrd	r6, r7, [r2]
  404798:	9107      	str	r1, [sp, #28]
  40479a:	2201      	movs	r2, #1
  40479c:	f7ff bbb1 	b.w	403f02 <_vfiprintf_r+0x266>
  4047a0:	9e07      	ldr	r6, [sp, #28]
  4047a2:	3607      	adds	r6, #7
  4047a4:	f026 0607 	bic.w	r6, r6, #7
  4047a8:	e9d6 0100 	ldrd	r0, r1, [r6]
  4047ac:	f106 0208 	add.w	r2, r6, #8
  4047b0:	9207      	str	r2, [sp, #28]
  4047b2:	4606      	mov	r6, r0
  4047b4:	460f      	mov	r7, r1
  4047b6:	e4b6      	b.n	404126 <_vfiprintf_r+0x48a>
  4047b8:	9e07      	ldr	r6, [sp, #28]
  4047ba:	3607      	adds	r6, #7
  4047bc:	f026 0207 	bic.w	r2, r6, #7
  4047c0:	f102 0108 	add.w	r1, r2, #8
  4047c4:	e9d2 6700 	ldrd	r6, r7, [r2]
  4047c8:	9107      	str	r1, [sp, #28]
  4047ca:	2200      	movs	r2, #0
  4047cc:	f7ff bb99 	b.w	403f02 <_vfiprintf_r+0x266>
  4047d0:	9e07      	ldr	r6, [sp, #28]
  4047d2:	3607      	adds	r6, #7
  4047d4:	f026 0107 	bic.w	r1, r6, #7
  4047d8:	f101 0008 	add.w	r0, r1, #8
  4047dc:	9007      	str	r0, [sp, #28]
  4047de:	e9d1 6700 	ldrd	r6, r7, [r1]
  4047e2:	e519      	b.n	404218 <_vfiprintf_r+0x57c>
  4047e4:	46cb      	mov	fp, r9
  4047e6:	f7ff bbab 	b.w	403f40 <_vfiprintf_r+0x2a4>
  4047ea:	252d      	movs	r5, #45	; 0x2d
  4047ec:	4276      	negs	r6, r6
  4047ee:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  4047f2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4047f6:	2201      	movs	r2, #1
  4047f8:	f7ff bb88 	b.w	403f0c <_vfiprintf_r+0x270>
  4047fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4047fe:	b9b3      	cbnz	r3, 40482e <_vfiprintf_r+0xb92>
  404800:	4611      	mov	r1, r2
  404802:	2001      	movs	r0, #1
  404804:	46ca      	mov	sl, r9
  404806:	e5f2      	b.n	4043ee <_vfiprintf_r+0x752>
  404808:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40480c:	f000 fdfe 	bl	40540c <__retarget_lock_release_recursive>
  404810:	f04f 33ff 	mov.w	r3, #4294967295
  404814:	9303      	str	r3, [sp, #12]
  404816:	f7ff bb50 	b.w	403eba <_vfiprintf_r+0x21e>
  40481a:	aa0f      	add	r2, sp, #60	; 0x3c
  40481c:	9904      	ldr	r1, [sp, #16]
  40481e:	9806      	ldr	r0, [sp, #24]
  404820:	f7ff f9fc 	bl	403c1c <__sprint_r.part.0>
  404824:	2800      	cmp	r0, #0
  404826:	f47f aeeb 	bne.w	404600 <_vfiprintf_r+0x964>
  40482a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40482c:	e6a9      	b.n	404582 <_vfiprintf_r+0x8e6>
  40482e:	ab0e      	add	r3, sp, #56	; 0x38
  404830:	2202      	movs	r2, #2
  404832:	931c      	str	r3, [sp, #112]	; 0x70
  404834:	921d      	str	r2, [sp, #116]	; 0x74
  404836:	2001      	movs	r0, #1
  404838:	46ca      	mov	sl, r9
  40483a:	e5d0      	b.n	4043de <_vfiprintf_r+0x742>
  40483c:	aa0f      	add	r2, sp, #60	; 0x3c
  40483e:	9904      	ldr	r1, [sp, #16]
  404840:	9806      	ldr	r0, [sp, #24]
  404842:	f7ff f9eb 	bl	403c1c <__sprint_r.part.0>
  404846:	2800      	cmp	r0, #0
  404848:	f47f aeda 	bne.w	404600 <_vfiprintf_r+0x964>
  40484c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40484e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404850:	1c48      	adds	r0, r1, #1
  404852:	46ca      	mov	sl, r9
  404854:	e5a4      	b.n	4043a0 <_vfiprintf_r+0x704>
  404856:	9a07      	ldr	r2, [sp, #28]
  404858:	9903      	ldr	r1, [sp, #12]
  40485a:	6813      	ldr	r3, [r2, #0]
  40485c:	17cd      	asrs	r5, r1, #31
  40485e:	4608      	mov	r0, r1
  404860:	3204      	adds	r2, #4
  404862:	4629      	mov	r1, r5
  404864:	9207      	str	r2, [sp, #28]
  404866:	e9c3 0100 	strd	r0, r1, [r3]
  40486a:	f7ff ba54 	b.w	403d16 <_vfiprintf_r+0x7a>
  40486e:	4658      	mov	r0, fp
  404870:	9607      	str	r6, [sp, #28]
  404872:	9302      	str	r3, [sp, #8]
  404874:	f7ff f964 	bl	403b40 <strlen>
  404878:	2400      	movs	r4, #0
  40487a:	9005      	str	r0, [sp, #20]
  40487c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404880:	f7ff bb5e 	b.w	403f40 <_vfiprintf_r+0x2a4>
  404884:	aa0f      	add	r2, sp, #60	; 0x3c
  404886:	9904      	ldr	r1, [sp, #16]
  404888:	9806      	ldr	r0, [sp, #24]
  40488a:	f7ff f9c7 	bl	403c1c <__sprint_r.part.0>
  40488e:	2800      	cmp	r0, #0
  404890:	f47f aeb6 	bne.w	404600 <_vfiprintf_r+0x964>
  404894:	9910      	ldr	r1, [sp, #64]	; 0x40
  404896:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404898:	1c48      	adds	r0, r1, #1
  40489a:	46ca      	mov	sl, r9
  40489c:	e5a7      	b.n	4043ee <_vfiprintf_r+0x752>
  40489e:	9910      	ldr	r1, [sp, #64]	; 0x40
  4048a0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4048a2:	4e20      	ldr	r6, [pc, #128]	; (404924 <_vfiprintf_r+0xc88>)
  4048a4:	3101      	adds	r1, #1
  4048a6:	f7ff bb90 	b.w	403fca <_vfiprintf_r+0x32e>
  4048aa:	2c06      	cmp	r4, #6
  4048ac:	bf28      	it	cs
  4048ae:	2406      	movcs	r4, #6
  4048b0:	9405      	str	r4, [sp, #20]
  4048b2:	9607      	str	r6, [sp, #28]
  4048b4:	9401      	str	r4, [sp, #4]
  4048b6:	f8df b070 	ldr.w	fp, [pc, #112]	; 404928 <_vfiprintf_r+0xc8c>
  4048ba:	e4d5      	b.n	404268 <_vfiprintf_r+0x5cc>
  4048bc:	9810      	ldr	r0, [sp, #64]	; 0x40
  4048be:	4e19      	ldr	r6, [pc, #100]	; (404924 <_vfiprintf_r+0xc88>)
  4048c0:	3001      	adds	r0, #1
  4048c2:	e603      	b.n	4044cc <_vfiprintf_r+0x830>
  4048c4:	9405      	str	r4, [sp, #20]
  4048c6:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4048ca:	9607      	str	r6, [sp, #28]
  4048cc:	9302      	str	r3, [sp, #8]
  4048ce:	4604      	mov	r4, r0
  4048d0:	f7ff bb36 	b.w	403f40 <_vfiprintf_r+0x2a4>
  4048d4:	4686      	mov	lr, r0
  4048d6:	f7ff bbce 	b.w	404076 <_vfiprintf_r+0x3da>
  4048da:	9806      	ldr	r0, [sp, #24]
  4048dc:	aa0f      	add	r2, sp, #60	; 0x3c
  4048de:	4659      	mov	r1, fp
  4048e0:	f7ff f99c 	bl	403c1c <__sprint_r.part.0>
  4048e4:	2800      	cmp	r0, #0
  4048e6:	f43f ae24 	beq.w	404532 <_vfiprintf_r+0x896>
  4048ea:	e624      	b.n	404536 <_vfiprintf_r+0x89a>
  4048ec:	9907      	ldr	r1, [sp, #28]
  4048ee:	f898 2001 	ldrb.w	r2, [r8, #1]
  4048f2:	680c      	ldr	r4, [r1, #0]
  4048f4:	3104      	adds	r1, #4
  4048f6:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  4048fa:	46b8      	mov	r8, r7
  4048fc:	9107      	str	r1, [sp, #28]
  4048fe:	f7ff ba3f 	b.w	403d80 <_vfiprintf_r+0xe4>
  404902:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404906:	e43c      	b.n	404182 <_vfiprintf_r+0x4e6>
  404908:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40490c:	e521      	b.n	404352 <_vfiprintf_r+0x6b6>
  40490e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404912:	f7ff bbf4 	b.w	4040fe <_vfiprintf_r+0x462>
  404916:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40491a:	e491      	b.n	404240 <_vfiprintf_r+0x5a4>
  40491c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404920:	e469      	b.n	4041f6 <_vfiprintf_r+0x55a>
  404922:	bf00      	nop
  404924:	004061a4 	.word	0x004061a4
  404928:	0040619c 	.word	0x0040619c

0040492c <__sbprintf>:
  40492c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404930:	460c      	mov	r4, r1
  404932:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  404936:	8989      	ldrh	r1, [r1, #12]
  404938:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40493a:	89e5      	ldrh	r5, [r4, #14]
  40493c:	9619      	str	r6, [sp, #100]	; 0x64
  40493e:	f021 0102 	bic.w	r1, r1, #2
  404942:	4606      	mov	r6, r0
  404944:	69e0      	ldr	r0, [r4, #28]
  404946:	f8ad 100c 	strh.w	r1, [sp, #12]
  40494a:	4617      	mov	r7, r2
  40494c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  404950:	6a62      	ldr	r2, [r4, #36]	; 0x24
  404952:	f8ad 500e 	strh.w	r5, [sp, #14]
  404956:	4698      	mov	r8, r3
  404958:	ad1a      	add	r5, sp, #104	; 0x68
  40495a:	2300      	movs	r3, #0
  40495c:	9007      	str	r0, [sp, #28]
  40495e:	a816      	add	r0, sp, #88	; 0x58
  404960:	9209      	str	r2, [sp, #36]	; 0x24
  404962:	9306      	str	r3, [sp, #24]
  404964:	9500      	str	r5, [sp, #0]
  404966:	9504      	str	r5, [sp, #16]
  404968:	9102      	str	r1, [sp, #8]
  40496a:	9105      	str	r1, [sp, #20]
  40496c:	f000 fd48 	bl	405400 <__retarget_lock_init_recursive>
  404970:	4643      	mov	r3, r8
  404972:	463a      	mov	r2, r7
  404974:	4669      	mov	r1, sp
  404976:	4630      	mov	r0, r6
  404978:	f7ff f990 	bl	403c9c <_vfiprintf_r>
  40497c:	1e05      	subs	r5, r0, #0
  40497e:	db07      	blt.n	404990 <__sbprintf+0x64>
  404980:	4630      	mov	r0, r6
  404982:	4669      	mov	r1, sp
  404984:	f000 f928 	bl	404bd8 <_fflush_r>
  404988:	2800      	cmp	r0, #0
  40498a:	bf18      	it	ne
  40498c:	f04f 35ff 	movne.w	r5, #4294967295
  404990:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  404994:	065b      	lsls	r3, r3, #25
  404996:	d503      	bpl.n	4049a0 <__sbprintf+0x74>
  404998:	89a3      	ldrh	r3, [r4, #12]
  40499a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40499e:	81a3      	strh	r3, [r4, #12]
  4049a0:	9816      	ldr	r0, [sp, #88]	; 0x58
  4049a2:	f000 fd2f 	bl	405404 <__retarget_lock_close_recursive>
  4049a6:	4628      	mov	r0, r5
  4049a8:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  4049ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004049b0 <__swsetup_r>:
  4049b0:	b538      	push	{r3, r4, r5, lr}
  4049b2:	4b30      	ldr	r3, [pc, #192]	; (404a74 <__swsetup_r+0xc4>)
  4049b4:	681b      	ldr	r3, [r3, #0]
  4049b6:	4605      	mov	r5, r0
  4049b8:	460c      	mov	r4, r1
  4049ba:	b113      	cbz	r3, 4049c2 <__swsetup_r+0x12>
  4049bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4049be:	2a00      	cmp	r2, #0
  4049c0:	d038      	beq.n	404a34 <__swsetup_r+0x84>
  4049c2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4049c6:	b293      	uxth	r3, r2
  4049c8:	0718      	lsls	r0, r3, #28
  4049ca:	d50c      	bpl.n	4049e6 <__swsetup_r+0x36>
  4049cc:	6920      	ldr	r0, [r4, #16]
  4049ce:	b1a8      	cbz	r0, 4049fc <__swsetup_r+0x4c>
  4049d0:	f013 0201 	ands.w	r2, r3, #1
  4049d4:	d01e      	beq.n	404a14 <__swsetup_r+0x64>
  4049d6:	6963      	ldr	r3, [r4, #20]
  4049d8:	2200      	movs	r2, #0
  4049da:	425b      	negs	r3, r3
  4049dc:	61a3      	str	r3, [r4, #24]
  4049de:	60a2      	str	r2, [r4, #8]
  4049e0:	b1f0      	cbz	r0, 404a20 <__swsetup_r+0x70>
  4049e2:	2000      	movs	r0, #0
  4049e4:	bd38      	pop	{r3, r4, r5, pc}
  4049e6:	06d9      	lsls	r1, r3, #27
  4049e8:	d53c      	bpl.n	404a64 <__swsetup_r+0xb4>
  4049ea:	0758      	lsls	r0, r3, #29
  4049ec:	d426      	bmi.n	404a3c <__swsetup_r+0x8c>
  4049ee:	6920      	ldr	r0, [r4, #16]
  4049f0:	f042 0308 	orr.w	r3, r2, #8
  4049f4:	81a3      	strh	r3, [r4, #12]
  4049f6:	b29b      	uxth	r3, r3
  4049f8:	2800      	cmp	r0, #0
  4049fa:	d1e9      	bne.n	4049d0 <__swsetup_r+0x20>
  4049fc:	f403 7220 	and.w	r2, r3, #640	; 0x280
  404a00:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  404a04:	d0e4      	beq.n	4049d0 <__swsetup_r+0x20>
  404a06:	4628      	mov	r0, r5
  404a08:	4621      	mov	r1, r4
  404a0a:	f000 fd2f 	bl	40546c <__smakebuf_r>
  404a0e:	89a3      	ldrh	r3, [r4, #12]
  404a10:	6920      	ldr	r0, [r4, #16]
  404a12:	e7dd      	b.n	4049d0 <__swsetup_r+0x20>
  404a14:	0799      	lsls	r1, r3, #30
  404a16:	bf58      	it	pl
  404a18:	6962      	ldrpl	r2, [r4, #20]
  404a1a:	60a2      	str	r2, [r4, #8]
  404a1c:	2800      	cmp	r0, #0
  404a1e:	d1e0      	bne.n	4049e2 <__swsetup_r+0x32>
  404a20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404a24:	061a      	lsls	r2, r3, #24
  404a26:	d5dd      	bpl.n	4049e4 <__swsetup_r+0x34>
  404a28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404a2c:	81a3      	strh	r3, [r4, #12]
  404a2e:	f04f 30ff 	mov.w	r0, #4294967295
  404a32:	bd38      	pop	{r3, r4, r5, pc}
  404a34:	4618      	mov	r0, r3
  404a36:	f000 f927 	bl	404c88 <__sinit>
  404a3a:	e7c2      	b.n	4049c2 <__swsetup_r+0x12>
  404a3c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404a3e:	b151      	cbz	r1, 404a56 <__swsetup_r+0xa6>
  404a40:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404a44:	4299      	cmp	r1, r3
  404a46:	d004      	beq.n	404a52 <__swsetup_r+0xa2>
  404a48:	4628      	mov	r0, r5
  404a4a:	f000 fa43 	bl	404ed4 <_free_r>
  404a4e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404a52:	2300      	movs	r3, #0
  404a54:	6323      	str	r3, [r4, #48]	; 0x30
  404a56:	2300      	movs	r3, #0
  404a58:	6920      	ldr	r0, [r4, #16]
  404a5a:	6063      	str	r3, [r4, #4]
  404a5c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  404a60:	6020      	str	r0, [r4, #0]
  404a62:	e7c5      	b.n	4049f0 <__swsetup_r+0x40>
  404a64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  404a68:	2309      	movs	r3, #9
  404a6a:	602b      	str	r3, [r5, #0]
  404a6c:	f04f 30ff 	mov.w	r0, #4294967295
  404a70:	81a2      	strh	r2, [r4, #12]
  404a72:	bd38      	pop	{r3, r4, r5, pc}
  404a74:	2040000c 	.word	0x2040000c

00404a78 <register_fini>:
  404a78:	4b02      	ldr	r3, [pc, #8]	; (404a84 <register_fini+0xc>)
  404a7a:	b113      	cbz	r3, 404a82 <register_fini+0xa>
  404a7c:	4802      	ldr	r0, [pc, #8]	; (404a88 <register_fini+0x10>)
  404a7e:	f000 b805 	b.w	404a8c <atexit>
  404a82:	4770      	bx	lr
  404a84:	00000000 	.word	0x00000000
  404a88:	00404cf9 	.word	0x00404cf9

00404a8c <atexit>:
  404a8c:	2300      	movs	r3, #0
  404a8e:	4601      	mov	r1, r0
  404a90:	461a      	mov	r2, r3
  404a92:	4618      	mov	r0, r3
  404a94:	f001 b890 	b.w	405bb8 <__register_exitproc>

00404a98 <__sflush_r>:
  404a98:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  404a9c:	b29a      	uxth	r2, r3
  404a9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404aa2:	460d      	mov	r5, r1
  404aa4:	0711      	lsls	r1, r2, #28
  404aa6:	4680      	mov	r8, r0
  404aa8:	d43a      	bmi.n	404b20 <__sflush_r+0x88>
  404aaa:	686a      	ldr	r2, [r5, #4]
  404aac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  404ab0:	2a00      	cmp	r2, #0
  404ab2:	81ab      	strh	r3, [r5, #12]
  404ab4:	dd6f      	ble.n	404b96 <__sflush_r+0xfe>
  404ab6:	6aac      	ldr	r4, [r5, #40]	; 0x28
  404ab8:	2c00      	cmp	r4, #0
  404aba:	d049      	beq.n	404b50 <__sflush_r+0xb8>
  404abc:	2200      	movs	r2, #0
  404abe:	b29b      	uxth	r3, r3
  404ac0:	f8d8 6000 	ldr.w	r6, [r8]
  404ac4:	f8c8 2000 	str.w	r2, [r8]
  404ac8:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  404acc:	d067      	beq.n	404b9e <__sflush_r+0x106>
  404ace:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  404ad0:	075f      	lsls	r7, r3, #29
  404ad2:	d505      	bpl.n	404ae0 <__sflush_r+0x48>
  404ad4:	6869      	ldr	r1, [r5, #4]
  404ad6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  404ad8:	1a52      	subs	r2, r2, r1
  404ada:	b10b      	cbz	r3, 404ae0 <__sflush_r+0x48>
  404adc:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  404ade:	1ad2      	subs	r2, r2, r3
  404ae0:	2300      	movs	r3, #0
  404ae2:	69e9      	ldr	r1, [r5, #28]
  404ae4:	4640      	mov	r0, r8
  404ae6:	47a0      	blx	r4
  404ae8:	1c44      	adds	r4, r0, #1
  404aea:	d03c      	beq.n	404b66 <__sflush_r+0xce>
  404aec:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  404af0:	692a      	ldr	r2, [r5, #16]
  404af2:	602a      	str	r2, [r5, #0]
  404af4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  404af8:	2200      	movs	r2, #0
  404afa:	81ab      	strh	r3, [r5, #12]
  404afc:	04db      	lsls	r3, r3, #19
  404afe:	606a      	str	r2, [r5, #4]
  404b00:	d447      	bmi.n	404b92 <__sflush_r+0xfa>
  404b02:	6b29      	ldr	r1, [r5, #48]	; 0x30
  404b04:	f8c8 6000 	str.w	r6, [r8]
  404b08:	b311      	cbz	r1, 404b50 <__sflush_r+0xb8>
  404b0a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  404b0e:	4299      	cmp	r1, r3
  404b10:	d002      	beq.n	404b18 <__sflush_r+0x80>
  404b12:	4640      	mov	r0, r8
  404b14:	f000 f9de 	bl	404ed4 <_free_r>
  404b18:	2000      	movs	r0, #0
  404b1a:	6328      	str	r0, [r5, #48]	; 0x30
  404b1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404b20:	692e      	ldr	r6, [r5, #16]
  404b22:	b1ae      	cbz	r6, 404b50 <__sflush_r+0xb8>
  404b24:	682c      	ldr	r4, [r5, #0]
  404b26:	602e      	str	r6, [r5, #0]
  404b28:	0791      	lsls	r1, r2, #30
  404b2a:	bf0c      	ite	eq
  404b2c:	696b      	ldreq	r3, [r5, #20]
  404b2e:	2300      	movne	r3, #0
  404b30:	1ba4      	subs	r4, r4, r6
  404b32:	60ab      	str	r3, [r5, #8]
  404b34:	e00a      	b.n	404b4c <__sflush_r+0xb4>
  404b36:	4623      	mov	r3, r4
  404b38:	4632      	mov	r2, r6
  404b3a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  404b3c:	69e9      	ldr	r1, [r5, #28]
  404b3e:	4640      	mov	r0, r8
  404b40:	47b8      	blx	r7
  404b42:	2800      	cmp	r0, #0
  404b44:	eba4 0400 	sub.w	r4, r4, r0
  404b48:	4406      	add	r6, r0
  404b4a:	dd04      	ble.n	404b56 <__sflush_r+0xbe>
  404b4c:	2c00      	cmp	r4, #0
  404b4e:	dcf2      	bgt.n	404b36 <__sflush_r+0x9e>
  404b50:	2000      	movs	r0, #0
  404b52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404b56:	89ab      	ldrh	r3, [r5, #12]
  404b58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404b5c:	81ab      	strh	r3, [r5, #12]
  404b5e:	f04f 30ff 	mov.w	r0, #4294967295
  404b62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404b66:	f8d8 4000 	ldr.w	r4, [r8]
  404b6a:	2c1d      	cmp	r4, #29
  404b6c:	d8f3      	bhi.n	404b56 <__sflush_r+0xbe>
  404b6e:	4b19      	ldr	r3, [pc, #100]	; (404bd4 <__sflush_r+0x13c>)
  404b70:	40e3      	lsrs	r3, r4
  404b72:	43db      	mvns	r3, r3
  404b74:	f013 0301 	ands.w	r3, r3, #1
  404b78:	d1ed      	bne.n	404b56 <__sflush_r+0xbe>
  404b7a:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  404b7e:	606b      	str	r3, [r5, #4]
  404b80:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  404b84:	6929      	ldr	r1, [r5, #16]
  404b86:	81ab      	strh	r3, [r5, #12]
  404b88:	04da      	lsls	r2, r3, #19
  404b8a:	6029      	str	r1, [r5, #0]
  404b8c:	d5b9      	bpl.n	404b02 <__sflush_r+0x6a>
  404b8e:	2c00      	cmp	r4, #0
  404b90:	d1b7      	bne.n	404b02 <__sflush_r+0x6a>
  404b92:	6528      	str	r0, [r5, #80]	; 0x50
  404b94:	e7b5      	b.n	404b02 <__sflush_r+0x6a>
  404b96:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  404b98:	2a00      	cmp	r2, #0
  404b9a:	dc8c      	bgt.n	404ab6 <__sflush_r+0x1e>
  404b9c:	e7d8      	b.n	404b50 <__sflush_r+0xb8>
  404b9e:	2301      	movs	r3, #1
  404ba0:	69e9      	ldr	r1, [r5, #28]
  404ba2:	4640      	mov	r0, r8
  404ba4:	47a0      	blx	r4
  404ba6:	1c43      	adds	r3, r0, #1
  404ba8:	4602      	mov	r2, r0
  404baa:	d002      	beq.n	404bb2 <__sflush_r+0x11a>
  404bac:	89ab      	ldrh	r3, [r5, #12]
  404bae:	6aac      	ldr	r4, [r5, #40]	; 0x28
  404bb0:	e78e      	b.n	404ad0 <__sflush_r+0x38>
  404bb2:	f8d8 3000 	ldr.w	r3, [r8]
  404bb6:	2b00      	cmp	r3, #0
  404bb8:	d0f8      	beq.n	404bac <__sflush_r+0x114>
  404bba:	2b1d      	cmp	r3, #29
  404bbc:	d001      	beq.n	404bc2 <__sflush_r+0x12a>
  404bbe:	2b16      	cmp	r3, #22
  404bc0:	d102      	bne.n	404bc8 <__sflush_r+0x130>
  404bc2:	f8c8 6000 	str.w	r6, [r8]
  404bc6:	e7c3      	b.n	404b50 <__sflush_r+0xb8>
  404bc8:	89ab      	ldrh	r3, [r5, #12]
  404bca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404bce:	81ab      	strh	r3, [r5, #12]
  404bd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404bd4:	20400001 	.word	0x20400001

00404bd8 <_fflush_r>:
  404bd8:	b538      	push	{r3, r4, r5, lr}
  404bda:	460d      	mov	r5, r1
  404bdc:	4604      	mov	r4, r0
  404bde:	b108      	cbz	r0, 404be4 <_fflush_r+0xc>
  404be0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404be2:	b1bb      	cbz	r3, 404c14 <_fflush_r+0x3c>
  404be4:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  404be8:	b188      	cbz	r0, 404c0e <_fflush_r+0x36>
  404bea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  404bec:	07db      	lsls	r3, r3, #31
  404bee:	d401      	bmi.n	404bf4 <_fflush_r+0x1c>
  404bf0:	0581      	lsls	r1, r0, #22
  404bf2:	d517      	bpl.n	404c24 <_fflush_r+0x4c>
  404bf4:	4620      	mov	r0, r4
  404bf6:	4629      	mov	r1, r5
  404bf8:	f7ff ff4e 	bl	404a98 <__sflush_r>
  404bfc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  404bfe:	07da      	lsls	r2, r3, #31
  404c00:	4604      	mov	r4, r0
  404c02:	d402      	bmi.n	404c0a <_fflush_r+0x32>
  404c04:	89ab      	ldrh	r3, [r5, #12]
  404c06:	059b      	lsls	r3, r3, #22
  404c08:	d507      	bpl.n	404c1a <_fflush_r+0x42>
  404c0a:	4620      	mov	r0, r4
  404c0c:	bd38      	pop	{r3, r4, r5, pc}
  404c0e:	4604      	mov	r4, r0
  404c10:	4620      	mov	r0, r4
  404c12:	bd38      	pop	{r3, r4, r5, pc}
  404c14:	f000 f838 	bl	404c88 <__sinit>
  404c18:	e7e4      	b.n	404be4 <_fflush_r+0xc>
  404c1a:	6da8      	ldr	r0, [r5, #88]	; 0x58
  404c1c:	f000 fbf6 	bl	40540c <__retarget_lock_release_recursive>
  404c20:	4620      	mov	r0, r4
  404c22:	bd38      	pop	{r3, r4, r5, pc}
  404c24:	6da8      	ldr	r0, [r5, #88]	; 0x58
  404c26:	f000 fbef 	bl	405408 <__retarget_lock_acquire_recursive>
  404c2a:	e7e3      	b.n	404bf4 <_fflush_r+0x1c>

00404c2c <_cleanup_r>:
  404c2c:	4901      	ldr	r1, [pc, #4]	; (404c34 <_cleanup_r+0x8>)
  404c2e:	f000 bbaf 	b.w	405390 <_fwalk_reent>
  404c32:	bf00      	nop
  404c34:	00405ca1 	.word	0x00405ca1

00404c38 <std.isra.0>:
  404c38:	b510      	push	{r4, lr}
  404c3a:	2300      	movs	r3, #0
  404c3c:	4604      	mov	r4, r0
  404c3e:	8181      	strh	r1, [r0, #12]
  404c40:	81c2      	strh	r2, [r0, #14]
  404c42:	6003      	str	r3, [r0, #0]
  404c44:	6043      	str	r3, [r0, #4]
  404c46:	6083      	str	r3, [r0, #8]
  404c48:	6643      	str	r3, [r0, #100]	; 0x64
  404c4a:	6103      	str	r3, [r0, #16]
  404c4c:	6143      	str	r3, [r0, #20]
  404c4e:	6183      	str	r3, [r0, #24]
  404c50:	4619      	mov	r1, r3
  404c52:	2208      	movs	r2, #8
  404c54:	305c      	adds	r0, #92	; 0x5c
  404c56:	f7fe fe37 	bl	4038c8 <memset>
  404c5a:	4807      	ldr	r0, [pc, #28]	; (404c78 <std.isra.0+0x40>)
  404c5c:	4907      	ldr	r1, [pc, #28]	; (404c7c <std.isra.0+0x44>)
  404c5e:	4a08      	ldr	r2, [pc, #32]	; (404c80 <std.isra.0+0x48>)
  404c60:	4b08      	ldr	r3, [pc, #32]	; (404c84 <std.isra.0+0x4c>)
  404c62:	6220      	str	r0, [r4, #32]
  404c64:	61e4      	str	r4, [r4, #28]
  404c66:	6261      	str	r1, [r4, #36]	; 0x24
  404c68:	62a2      	str	r2, [r4, #40]	; 0x28
  404c6a:	62e3      	str	r3, [r4, #44]	; 0x2c
  404c6c:	f104 0058 	add.w	r0, r4, #88	; 0x58
  404c70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404c74:	f000 bbc4 	b.w	405400 <__retarget_lock_init_recursive>
  404c78:	004059e5 	.word	0x004059e5
  404c7c:	00405a09 	.word	0x00405a09
  404c80:	00405a45 	.word	0x00405a45
  404c84:	00405a65 	.word	0x00405a65

00404c88 <__sinit>:
  404c88:	b510      	push	{r4, lr}
  404c8a:	4604      	mov	r4, r0
  404c8c:	4812      	ldr	r0, [pc, #72]	; (404cd8 <__sinit+0x50>)
  404c8e:	f000 fbbb 	bl	405408 <__retarget_lock_acquire_recursive>
  404c92:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  404c94:	b9d2      	cbnz	r2, 404ccc <__sinit+0x44>
  404c96:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  404c9a:	4810      	ldr	r0, [pc, #64]	; (404cdc <__sinit+0x54>)
  404c9c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  404ca0:	2103      	movs	r1, #3
  404ca2:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  404ca6:	63e0      	str	r0, [r4, #60]	; 0x3c
  404ca8:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  404cac:	6860      	ldr	r0, [r4, #4]
  404cae:	2104      	movs	r1, #4
  404cb0:	f7ff ffc2 	bl	404c38 <std.isra.0>
  404cb4:	2201      	movs	r2, #1
  404cb6:	2109      	movs	r1, #9
  404cb8:	68a0      	ldr	r0, [r4, #8]
  404cba:	f7ff ffbd 	bl	404c38 <std.isra.0>
  404cbe:	2202      	movs	r2, #2
  404cc0:	2112      	movs	r1, #18
  404cc2:	68e0      	ldr	r0, [r4, #12]
  404cc4:	f7ff ffb8 	bl	404c38 <std.isra.0>
  404cc8:	2301      	movs	r3, #1
  404cca:	63a3      	str	r3, [r4, #56]	; 0x38
  404ccc:	4802      	ldr	r0, [pc, #8]	; (404cd8 <__sinit+0x50>)
  404cce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404cd2:	f000 bb9b 	b.w	40540c <__retarget_lock_release_recursive>
  404cd6:	bf00      	nop
  404cd8:	20400cc0 	.word	0x20400cc0
  404cdc:	00404c2d 	.word	0x00404c2d

00404ce0 <__sfp_lock_acquire>:
  404ce0:	4801      	ldr	r0, [pc, #4]	; (404ce8 <__sfp_lock_acquire+0x8>)
  404ce2:	f000 bb91 	b.w	405408 <__retarget_lock_acquire_recursive>
  404ce6:	bf00      	nop
  404ce8:	20400cd4 	.word	0x20400cd4

00404cec <__sfp_lock_release>:
  404cec:	4801      	ldr	r0, [pc, #4]	; (404cf4 <__sfp_lock_release+0x8>)
  404cee:	f000 bb8d 	b.w	40540c <__retarget_lock_release_recursive>
  404cf2:	bf00      	nop
  404cf4:	20400cd4 	.word	0x20400cd4

00404cf8 <__libc_fini_array>:
  404cf8:	b538      	push	{r3, r4, r5, lr}
  404cfa:	4c0a      	ldr	r4, [pc, #40]	; (404d24 <__libc_fini_array+0x2c>)
  404cfc:	4d0a      	ldr	r5, [pc, #40]	; (404d28 <__libc_fini_array+0x30>)
  404cfe:	1b64      	subs	r4, r4, r5
  404d00:	10a4      	asrs	r4, r4, #2
  404d02:	d00a      	beq.n	404d1a <__libc_fini_array+0x22>
  404d04:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  404d08:	3b01      	subs	r3, #1
  404d0a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  404d0e:	3c01      	subs	r4, #1
  404d10:	f855 3904 	ldr.w	r3, [r5], #-4
  404d14:	4798      	blx	r3
  404d16:	2c00      	cmp	r4, #0
  404d18:	d1f9      	bne.n	404d0e <__libc_fini_array+0x16>
  404d1a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404d1e:	f001 bae5 	b.w	4062ec <_fini>
  404d22:	bf00      	nop
  404d24:	004062fc 	.word	0x004062fc
  404d28:	004062f8 	.word	0x004062f8

00404d2c <__fputwc>:
  404d2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404d30:	b082      	sub	sp, #8
  404d32:	4680      	mov	r8, r0
  404d34:	4689      	mov	r9, r1
  404d36:	4614      	mov	r4, r2
  404d38:	f000 fb54 	bl	4053e4 <__locale_mb_cur_max>
  404d3c:	2801      	cmp	r0, #1
  404d3e:	d036      	beq.n	404dae <__fputwc+0x82>
  404d40:	464a      	mov	r2, r9
  404d42:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  404d46:	a901      	add	r1, sp, #4
  404d48:	4640      	mov	r0, r8
  404d4a:	f000 fee7 	bl	405b1c <_wcrtomb_r>
  404d4e:	1c42      	adds	r2, r0, #1
  404d50:	4606      	mov	r6, r0
  404d52:	d025      	beq.n	404da0 <__fputwc+0x74>
  404d54:	b3a8      	cbz	r0, 404dc2 <__fputwc+0x96>
  404d56:	f89d e004 	ldrb.w	lr, [sp, #4]
  404d5a:	2500      	movs	r5, #0
  404d5c:	f10d 0a04 	add.w	sl, sp, #4
  404d60:	e009      	b.n	404d76 <__fputwc+0x4a>
  404d62:	6823      	ldr	r3, [r4, #0]
  404d64:	1c5a      	adds	r2, r3, #1
  404d66:	6022      	str	r2, [r4, #0]
  404d68:	f883 e000 	strb.w	lr, [r3]
  404d6c:	3501      	adds	r5, #1
  404d6e:	42b5      	cmp	r5, r6
  404d70:	d227      	bcs.n	404dc2 <__fputwc+0x96>
  404d72:	f815 e00a 	ldrb.w	lr, [r5, sl]
  404d76:	68a3      	ldr	r3, [r4, #8]
  404d78:	3b01      	subs	r3, #1
  404d7a:	2b00      	cmp	r3, #0
  404d7c:	60a3      	str	r3, [r4, #8]
  404d7e:	daf0      	bge.n	404d62 <__fputwc+0x36>
  404d80:	69a7      	ldr	r7, [r4, #24]
  404d82:	42bb      	cmp	r3, r7
  404d84:	4671      	mov	r1, lr
  404d86:	4622      	mov	r2, r4
  404d88:	4640      	mov	r0, r8
  404d8a:	db02      	blt.n	404d92 <__fputwc+0x66>
  404d8c:	f1be 0f0a 	cmp.w	lr, #10
  404d90:	d1e7      	bne.n	404d62 <__fputwc+0x36>
  404d92:	f000 fe6b 	bl	405a6c <__swbuf_r>
  404d96:	1c43      	adds	r3, r0, #1
  404d98:	d1e8      	bne.n	404d6c <__fputwc+0x40>
  404d9a:	b002      	add	sp, #8
  404d9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404da0:	89a3      	ldrh	r3, [r4, #12]
  404da2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404da6:	81a3      	strh	r3, [r4, #12]
  404da8:	b002      	add	sp, #8
  404daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404dae:	f109 33ff 	add.w	r3, r9, #4294967295
  404db2:	2bfe      	cmp	r3, #254	; 0xfe
  404db4:	d8c4      	bhi.n	404d40 <__fputwc+0x14>
  404db6:	fa5f fe89 	uxtb.w	lr, r9
  404dba:	4606      	mov	r6, r0
  404dbc:	f88d e004 	strb.w	lr, [sp, #4]
  404dc0:	e7cb      	b.n	404d5a <__fputwc+0x2e>
  404dc2:	4648      	mov	r0, r9
  404dc4:	b002      	add	sp, #8
  404dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404dca:	bf00      	nop

00404dcc <_fputwc_r>:
  404dcc:	b530      	push	{r4, r5, lr}
  404dce:	6e53      	ldr	r3, [r2, #100]	; 0x64
  404dd0:	f013 0f01 	tst.w	r3, #1
  404dd4:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  404dd8:	4614      	mov	r4, r2
  404dda:	b083      	sub	sp, #12
  404ddc:	4605      	mov	r5, r0
  404dde:	b29a      	uxth	r2, r3
  404de0:	d101      	bne.n	404de6 <_fputwc_r+0x1a>
  404de2:	0590      	lsls	r0, r2, #22
  404de4:	d51c      	bpl.n	404e20 <_fputwc_r+0x54>
  404de6:	0490      	lsls	r0, r2, #18
  404de8:	d406      	bmi.n	404df8 <_fputwc_r+0x2c>
  404dea:	6e62      	ldr	r2, [r4, #100]	; 0x64
  404dec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  404df0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  404df4:	81a3      	strh	r3, [r4, #12]
  404df6:	6662      	str	r2, [r4, #100]	; 0x64
  404df8:	4628      	mov	r0, r5
  404dfa:	4622      	mov	r2, r4
  404dfc:	f7ff ff96 	bl	404d2c <__fputwc>
  404e00:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404e02:	07da      	lsls	r2, r3, #31
  404e04:	4605      	mov	r5, r0
  404e06:	d402      	bmi.n	404e0e <_fputwc_r+0x42>
  404e08:	89a3      	ldrh	r3, [r4, #12]
  404e0a:	059b      	lsls	r3, r3, #22
  404e0c:	d502      	bpl.n	404e14 <_fputwc_r+0x48>
  404e0e:	4628      	mov	r0, r5
  404e10:	b003      	add	sp, #12
  404e12:	bd30      	pop	{r4, r5, pc}
  404e14:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404e16:	f000 faf9 	bl	40540c <__retarget_lock_release_recursive>
  404e1a:	4628      	mov	r0, r5
  404e1c:	b003      	add	sp, #12
  404e1e:	bd30      	pop	{r4, r5, pc}
  404e20:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404e22:	9101      	str	r1, [sp, #4]
  404e24:	f000 faf0 	bl	405408 <__retarget_lock_acquire_recursive>
  404e28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404e2c:	9901      	ldr	r1, [sp, #4]
  404e2e:	b29a      	uxth	r2, r3
  404e30:	e7d9      	b.n	404de6 <_fputwc_r+0x1a>
  404e32:	bf00      	nop

00404e34 <_malloc_trim_r>:
  404e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404e36:	4f24      	ldr	r7, [pc, #144]	; (404ec8 <_malloc_trim_r+0x94>)
  404e38:	460c      	mov	r4, r1
  404e3a:	4606      	mov	r6, r0
  404e3c:	f7fe fd92 	bl	403964 <__malloc_lock>
  404e40:	68bb      	ldr	r3, [r7, #8]
  404e42:	685d      	ldr	r5, [r3, #4]
  404e44:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  404e48:	310f      	adds	r1, #15
  404e4a:	f025 0503 	bic.w	r5, r5, #3
  404e4e:	4429      	add	r1, r5
  404e50:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  404e54:	f021 010f 	bic.w	r1, r1, #15
  404e58:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  404e5c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  404e60:	db07      	blt.n	404e72 <_malloc_trim_r+0x3e>
  404e62:	2100      	movs	r1, #0
  404e64:	4630      	mov	r0, r6
  404e66:	f7fe fd89 	bl	40397c <_sbrk_r>
  404e6a:	68bb      	ldr	r3, [r7, #8]
  404e6c:	442b      	add	r3, r5
  404e6e:	4298      	cmp	r0, r3
  404e70:	d004      	beq.n	404e7c <_malloc_trim_r+0x48>
  404e72:	4630      	mov	r0, r6
  404e74:	f7fe fd7c 	bl	403970 <__malloc_unlock>
  404e78:	2000      	movs	r0, #0
  404e7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404e7c:	4261      	negs	r1, r4
  404e7e:	4630      	mov	r0, r6
  404e80:	f7fe fd7c 	bl	40397c <_sbrk_r>
  404e84:	3001      	adds	r0, #1
  404e86:	d00d      	beq.n	404ea4 <_malloc_trim_r+0x70>
  404e88:	4b10      	ldr	r3, [pc, #64]	; (404ecc <_malloc_trim_r+0x98>)
  404e8a:	68ba      	ldr	r2, [r7, #8]
  404e8c:	6819      	ldr	r1, [r3, #0]
  404e8e:	1b2d      	subs	r5, r5, r4
  404e90:	f045 0501 	orr.w	r5, r5, #1
  404e94:	4630      	mov	r0, r6
  404e96:	1b09      	subs	r1, r1, r4
  404e98:	6055      	str	r5, [r2, #4]
  404e9a:	6019      	str	r1, [r3, #0]
  404e9c:	f7fe fd68 	bl	403970 <__malloc_unlock>
  404ea0:	2001      	movs	r0, #1
  404ea2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404ea4:	2100      	movs	r1, #0
  404ea6:	4630      	mov	r0, r6
  404ea8:	f7fe fd68 	bl	40397c <_sbrk_r>
  404eac:	68ba      	ldr	r2, [r7, #8]
  404eae:	1a83      	subs	r3, r0, r2
  404eb0:	2b0f      	cmp	r3, #15
  404eb2:	ddde      	ble.n	404e72 <_malloc_trim_r+0x3e>
  404eb4:	4c06      	ldr	r4, [pc, #24]	; (404ed0 <_malloc_trim_r+0x9c>)
  404eb6:	4905      	ldr	r1, [pc, #20]	; (404ecc <_malloc_trim_r+0x98>)
  404eb8:	6824      	ldr	r4, [r4, #0]
  404eba:	f043 0301 	orr.w	r3, r3, #1
  404ebe:	1b00      	subs	r0, r0, r4
  404ec0:	6053      	str	r3, [r2, #4]
  404ec2:	6008      	str	r0, [r1, #0]
  404ec4:	e7d5      	b.n	404e72 <_malloc_trim_r+0x3e>
  404ec6:	bf00      	nop
  404ec8:	20400438 	.word	0x20400438
  404ecc:	20400b88 	.word	0x20400b88
  404ed0:	20400840 	.word	0x20400840

00404ed4 <_free_r>:
  404ed4:	2900      	cmp	r1, #0
  404ed6:	d044      	beq.n	404f62 <_free_r+0x8e>
  404ed8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404edc:	460d      	mov	r5, r1
  404ede:	4680      	mov	r8, r0
  404ee0:	f7fe fd40 	bl	403964 <__malloc_lock>
  404ee4:	f855 7c04 	ldr.w	r7, [r5, #-4]
  404ee8:	4969      	ldr	r1, [pc, #420]	; (405090 <_free_r+0x1bc>)
  404eea:	f027 0301 	bic.w	r3, r7, #1
  404eee:	f1a5 0408 	sub.w	r4, r5, #8
  404ef2:	18e2      	adds	r2, r4, r3
  404ef4:	688e      	ldr	r6, [r1, #8]
  404ef6:	6850      	ldr	r0, [r2, #4]
  404ef8:	42b2      	cmp	r2, r6
  404efa:	f020 0003 	bic.w	r0, r0, #3
  404efe:	d05e      	beq.n	404fbe <_free_r+0xea>
  404f00:	07fe      	lsls	r6, r7, #31
  404f02:	6050      	str	r0, [r2, #4]
  404f04:	d40b      	bmi.n	404f1e <_free_r+0x4a>
  404f06:	f855 7c08 	ldr.w	r7, [r5, #-8]
  404f0a:	1be4      	subs	r4, r4, r7
  404f0c:	f101 0e08 	add.w	lr, r1, #8
  404f10:	68a5      	ldr	r5, [r4, #8]
  404f12:	4575      	cmp	r5, lr
  404f14:	443b      	add	r3, r7
  404f16:	d06d      	beq.n	404ff4 <_free_r+0x120>
  404f18:	68e7      	ldr	r7, [r4, #12]
  404f1a:	60ef      	str	r7, [r5, #12]
  404f1c:	60bd      	str	r5, [r7, #8]
  404f1e:	1815      	adds	r5, r2, r0
  404f20:	686d      	ldr	r5, [r5, #4]
  404f22:	07ed      	lsls	r5, r5, #31
  404f24:	d53e      	bpl.n	404fa4 <_free_r+0xd0>
  404f26:	f043 0201 	orr.w	r2, r3, #1
  404f2a:	6062      	str	r2, [r4, #4]
  404f2c:	50e3      	str	r3, [r4, r3]
  404f2e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404f32:	d217      	bcs.n	404f64 <_free_r+0x90>
  404f34:	08db      	lsrs	r3, r3, #3
  404f36:	1c58      	adds	r0, r3, #1
  404f38:	109a      	asrs	r2, r3, #2
  404f3a:	684d      	ldr	r5, [r1, #4]
  404f3c:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  404f40:	60a7      	str	r7, [r4, #8]
  404f42:	2301      	movs	r3, #1
  404f44:	4093      	lsls	r3, r2
  404f46:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  404f4a:	432b      	orrs	r3, r5
  404f4c:	3a08      	subs	r2, #8
  404f4e:	60e2      	str	r2, [r4, #12]
  404f50:	604b      	str	r3, [r1, #4]
  404f52:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  404f56:	60fc      	str	r4, [r7, #12]
  404f58:	4640      	mov	r0, r8
  404f5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404f5e:	f7fe bd07 	b.w	403970 <__malloc_unlock>
  404f62:	4770      	bx	lr
  404f64:	0a5a      	lsrs	r2, r3, #9
  404f66:	2a04      	cmp	r2, #4
  404f68:	d852      	bhi.n	405010 <_free_r+0x13c>
  404f6a:	099a      	lsrs	r2, r3, #6
  404f6c:	f102 0739 	add.w	r7, r2, #57	; 0x39
  404f70:	00ff      	lsls	r7, r7, #3
  404f72:	f102 0538 	add.w	r5, r2, #56	; 0x38
  404f76:	19c8      	adds	r0, r1, r7
  404f78:	59ca      	ldr	r2, [r1, r7]
  404f7a:	3808      	subs	r0, #8
  404f7c:	4290      	cmp	r0, r2
  404f7e:	d04f      	beq.n	405020 <_free_r+0x14c>
  404f80:	6851      	ldr	r1, [r2, #4]
  404f82:	f021 0103 	bic.w	r1, r1, #3
  404f86:	428b      	cmp	r3, r1
  404f88:	d232      	bcs.n	404ff0 <_free_r+0x11c>
  404f8a:	6892      	ldr	r2, [r2, #8]
  404f8c:	4290      	cmp	r0, r2
  404f8e:	d1f7      	bne.n	404f80 <_free_r+0xac>
  404f90:	68c3      	ldr	r3, [r0, #12]
  404f92:	60a0      	str	r0, [r4, #8]
  404f94:	60e3      	str	r3, [r4, #12]
  404f96:	609c      	str	r4, [r3, #8]
  404f98:	60c4      	str	r4, [r0, #12]
  404f9a:	4640      	mov	r0, r8
  404f9c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404fa0:	f7fe bce6 	b.w	403970 <__malloc_unlock>
  404fa4:	6895      	ldr	r5, [r2, #8]
  404fa6:	4f3b      	ldr	r7, [pc, #236]	; (405094 <_free_r+0x1c0>)
  404fa8:	42bd      	cmp	r5, r7
  404faa:	4403      	add	r3, r0
  404fac:	d040      	beq.n	405030 <_free_r+0x15c>
  404fae:	68d0      	ldr	r0, [r2, #12]
  404fb0:	60e8      	str	r0, [r5, #12]
  404fb2:	f043 0201 	orr.w	r2, r3, #1
  404fb6:	6085      	str	r5, [r0, #8]
  404fb8:	6062      	str	r2, [r4, #4]
  404fba:	50e3      	str	r3, [r4, r3]
  404fbc:	e7b7      	b.n	404f2e <_free_r+0x5a>
  404fbe:	07ff      	lsls	r7, r7, #31
  404fc0:	4403      	add	r3, r0
  404fc2:	d407      	bmi.n	404fd4 <_free_r+0x100>
  404fc4:	f855 2c08 	ldr.w	r2, [r5, #-8]
  404fc8:	1aa4      	subs	r4, r4, r2
  404fca:	4413      	add	r3, r2
  404fcc:	68a0      	ldr	r0, [r4, #8]
  404fce:	68e2      	ldr	r2, [r4, #12]
  404fd0:	60c2      	str	r2, [r0, #12]
  404fd2:	6090      	str	r0, [r2, #8]
  404fd4:	4a30      	ldr	r2, [pc, #192]	; (405098 <_free_r+0x1c4>)
  404fd6:	6812      	ldr	r2, [r2, #0]
  404fd8:	f043 0001 	orr.w	r0, r3, #1
  404fdc:	4293      	cmp	r3, r2
  404fde:	6060      	str	r0, [r4, #4]
  404fe0:	608c      	str	r4, [r1, #8]
  404fe2:	d3b9      	bcc.n	404f58 <_free_r+0x84>
  404fe4:	4b2d      	ldr	r3, [pc, #180]	; (40509c <_free_r+0x1c8>)
  404fe6:	4640      	mov	r0, r8
  404fe8:	6819      	ldr	r1, [r3, #0]
  404fea:	f7ff ff23 	bl	404e34 <_malloc_trim_r>
  404fee:	e7b3      	b.n	404f58 <_free_r+0x84>
  404ff0:	4610      	mov	r0, r2
  404ff2:	e7cd      	b.n	404f90 <_free_r+0xbc>
  404ff4:	1811      	adds	r1, r2, r0
  404ff6:	6849      	ldr	r1, [r1, #4]
  404ff8:	07c9      	lsls	r1, r1, #31
  404ffa:	d444      	bmi.n	405086 <_free_r+0x1b2>
  404ffc:	6891      	ldr	r1, [r2, #8]
  404ffe:	68d2      	ldr	r2, [r2, #12]
  405000:	60ca      	str	r2, [r1, #12]
  405002:	4403      	add	r3, r0
  405004:	f043 0001 	orr.w	r0, r3, #1
  405008:	6091      	str	r1, [r2, #8]
  40500a:	6060      	str	r0, [r4, #4]
  40500c:	50e3      	str	r3, [r4, r3]
  40500e:	e7a3      	b.n	404f58 <_free_r+0x84>
  405010:	2a14      	cmp	r2, #20
  405012:	d816      	bhi.n	405042 <_free_r+0x16e>
  405014:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405018:	00ff      	lsls	r7, r7, #3
  40501a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40501e:	e7aa      	b.n	404f76 <_free_r+0xa2>
  405020:	10aa      	asrs	r2, r5, #2
  405022:	2301      	movs	r3, #1
  405024:	684d      	ldr	r5, [r1, #4]
  405026:	4093      	lsls	r3, r2
  405028:	432b      	orrs	r3, r5
  40502a:	604b      	str	r3, [r1, #4]
  40502c:	4603      	mov	r3, r0
  40502e:	e7b0      	b.n	404f92 <_free_r+0xbe>
  405030:	f043 0201 	orr.w	r2, r3, #1
  405034:	614c      	str	r4, [r1, #20]
  405036:	610c      	str	r4, [r1, #16]
  405038:	60e5      	str	r5, [r4, #12]
  40503a:	60a5      	str	r5, [r4, #8]
  40503c:	6062      	str	r2, [r4, #4]
  40503e:	50e3      	str	r3, [r4, r3]
  405040:	e78a      	b.n	404f58 <_free_r+0x84>
  405042:	2a54      	cmp	r2, #84	; 0x54
  405044:	d806      	bhi.n	405054 <_free_r+0x180>
  405046:	0b1a      	lsrs	r2, r3, #12
  405048:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40504c:	00ff      	lsls	r7, r7, #3
  40504e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  405052:	e790      	b.n	404f76 <_free_r+0xa2>
  405054:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405058:	d806      	bhi.n	405068 <_free_r+0x194>
  40505a:	0bda      	lsrs	r2, r3, #15
  40505c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405060:	00ff      	lsls	r7, r7, #3
  405062:	f102 0577 	add.w	r5, r2, #119	; 0x77
  405066:	e786      	b.n	404f76 <_free_r+0xa2>
  405068:	f240 5054 	movw	r0, #1364	; 0x554
  40506c:	4282      	cmp	r2, r0
  40506e:	d806      	bhi.n	40507e <_free_r+0x1aa>
  405070:	0c9a      	lsrs	r2, r3, #18
  405072:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  405076:	00ff      	lsls	r7, r7, #3
  405078:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40507c:	e77b      	b.n	404f76 <_free_r+0xa2>
  40507e:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  405082:	257e      	movs	r5, #126	; 0x7e
  405084:	e777      	b.n	404f76 <_free_r+0xa2>
  405086:	f043 0101 	orr.w	r1, r3, #1
  40508a:	6061      	str	r1, [r4, #4]
  40508c:	6013      	str	r3, [r2, #0]
  40508e:	e763      	b.n	404f58 <_free_r+0x84>
  405090:	20400438 	.word	0x20400438
  405094:	20400440 	.word	0x20400440
  405098:	20400844 	.word	0x20400844
  40509c:	20400bb8 	.word	0x20400bb8

004050a0 <__sfvwrite_r>:
  4050a0:	6893      	ldr	r3, [r2, #8]
  4050a2:	2b00      	cmp	r3, #0
  4050a4:	d073      	beq.n	40518e <__sfvwrite_r+0xee>
  4050a6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4050aa:	898b      	ldrh	r3, [r1, #12]
  4050ac:	b083      	sub	sp, #12
  4050ae:	460c      	mov	r4, r1
  4050b0:	0719      	lsls	r1, r3, #28
  4050b2:	9000      	str	r0, [sp, #0]
  4050b4:	4616      	mov	r6, r2
  4050b6:	d526      	bpl.n	405106 <__sfvwrite_r+0x66>
  4050b8:	6922      	ldr	r2, [r4, #16]
  4050ba:	b322      	cbz	r2, 405106 <__sfvwrite_r+0x66>
  4050bc:	f013 0002 	ands.w	r0, r3, #2
  4050c0:	6835      	ldr	r5, [r6, #0]
  4050c2:	d02c      	beq.n	40511e <__sfvwrite_r+0x7e>
  4050c4:	f04f 0900 	mov.w	r9, #0
  4050c8:	4fb0      	ldr	r7, [pc, #704]	; (40538c <__sfvwrite_r+0x2ec>)
  4050ca:	46c8      	mov	r8, r9
  4050cc:	46b2      	mov	sl, r6
  4050ce:	45b8      	cmp	r8, r7
  4050d0:	4643      	mov	r3, r8
  4050d2:	464a      	mov	r2, r9
  4050d4:	bf28      	it	cs
  4050d6:	463b      	movcs	r3, r7
  4050d8:	9800      	ldr	r0, [sp, #0]
  4050da:	f1b8 0f00 	cmp.w	r8, #0
  4050de:	d050      	beq.n	405182 <__sfvwrite_r+0xe2>
  4050e0:	69e1      	ldr	r1, [r4, #28]
  4050e2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4050e4:	47b0      	blx	r6
  4050e6:	2800      	cmp	r0, #0
  4050e8:	dd58      	ble.n	40519c <__sfvwrite_r+0xfc>
  4050ea:	f8da 3008 	ldr.w	r3, [sl, #8]
  4050ee:	1a1b      	subs	r3, r3, r0
  4050f0:	4481      	add	r9, r0
  4050f2:	eba8 0800 	sub.w	r8, r8, r0
  4050f6:	f8ca 3008 	str.w	r3, [sl, #8]
  4050fa:	2b00      	cmp	r3, #0
  4050fc:	d1e7      	bne.n	4050ce <__sfvwrite_r+0x2e>
  4050fe:	2000      	movs	r0, #0
  405100:	b003      	add	sp, #12
  405102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405106:	4621      	mov	r1, r4
  405108:	9800      	ldr	r0, [sp, #0]
  40510a:	f7ff fc51 	bl	4049b0 <__swsetup_r>
  40510e:	2800      	cmp	r0, #0
  405110:	f040 8133 	bne.w	40537a <__sfvwrite_r+0x2da>
  405114:	89a3      	ldrh	r3, [r4, #12]
  405116:	6835      	ldr	r5, [r6, #0]
  405118:	f013 0002 	ands.w	r0, r3, #2
  40511c:	d1d2      	bne.n	4050c4 <__sfvwrite_r+0x24>
  40511e:	f013 0901 	ands.w	r9, r3, #1
  405122:	d145      	bne.n	4051b0 <__sfvwrite_r+0x110>
  405124:	464f      	mov	r7, r9
  405126:	9601      	str	r6, [sp, #4]
  405128:	b337      	cbz	r7, 405178 <__sfvwrite_r+0xd8>
  40512a:	059a      	lsls	r2, r3, #22
  40512c:	f8d4 8008 	ldr.w	r8, [r4, #8]
  405130:	f140 8083 	bpl.w	40523a <__sfvwrite_r+0x19a>
  405134:	4547      	cmp	r7, r8
  405136:	46c3      	mov	fp, r8
  405138:	f0c0 80ab 	bcc.w	405292 <__sfvwrite_r+0x1f2>
  40513c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  405140:	f040 80ac 	bne.w	40529c <__sfvwrite_r+0x1fc>
  405144:	6820      	ldr	r0, [r4, #0]
  405146:	46ba      	mov	sl, r7
  405148:	465a      	mov	r2, fp
  40514a:	4649      	mov	r1, r9
  40514c:	f000 fa40 	bl	4055d0 <memmove>
  405150:	68a2      	ldr	r2, [r4, #8]
  405152:	6823      	ldr	r3, [r4, #0]
  405154:	eba2 0208 	sub.w	r2, r2, r8
  405158:	445b      	add	r3, fp
  40515a:	60a2      	str	r2, [r4, #8]
  40515c:	6023      	str	r3, [r4, #0]
  40515e:	9a01      	ldr	r2, [sp, #4]
  405160:	6893      	ldr	r3, [r2, #8]
  405162:	eba3 030a 	sub.w	r3, r3, sl
  405166:	44d1      	add	r9, sl
  405168:	eba7 070a 	sub.w	r7, r7, sl
  40516c:	6093      	str	r3, [r2, #8]
  40516e:	2b00      	cmp	r3, #0
  405170:	d0c5      	beq.n	4050fe <__sfvwrite_r+0x5e>
  405172:	89a3      	ldrh	r3, [r4, #12]
  405174:	2f00      	cmp	r7, #0
  405176:	d1d8      	bne.n	40512a <__sfvwrite_r+0x8a>
  405178:	f8d5 9000 	ldr.w	r9, [r5]
  40517c:	686f      	ldr	r7, [r5, #4]
  40517e:	3508      	adds	r5, #8
  405180:	e7d2      	b.n	405128 <__sfvwrite_r+0x88>
  405182:	f8d5 9000 	ldr.w	r9, [r5]
  405186:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40518a:	3508      	adds	r5, #8
  40518c:	e79f      	b.n	4050ce <__sfvwrite_r+0x2e>
  40518e:	2000      	movs	r0, #0
  405190:	4770      	bx	lr
  405192:	4621      	mov	r1, r4
  405194:	9800      	ldr	r0, [sp, #0]
  405196:	f7ff fd1f 	bl	404bd8 <_fflush_r>
  40519a:	b370      	cbz	r0, 4051fa <__sfvwrite_r+0x15a>
  40519c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4051a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4051a4:	f04f 30ff 	mov.w	r0, #4294967295
  4051a8:	81a3      	strh	r3, [r4, #12]
  4051aa:	b003      	add	sp, #12
  4051ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4051b0:	4681      	mov	r9, r0
  4051b2:	4633      	mov	r3, r6
  4051b4:	464e      	mov	r6, r9
  4051b6:	46a8      	mov	r8, r5
  4051b8:	469a      	mov	sl, r3
  4051ba:	464d      	mov	r5, r9
  4051bc:	b34e      	cbz	r6, 405212 <__sfvwrite_r+0x172>
  4051be:	b380      	cbz	r0, 405222 <__sfvwrite_r+0x182>
  4051c0:	6820      	ldr	r0, [r4, #0]
  4051c2:	6923      	ldr	r3, [r4, #16]
  4051c4:	6962      	ldr	r2, [r4, #20]
  4051c6:	45b1      	cmp	r9, r6
  4051c8:	46cb      	mov	fp, r9
  4051ca:	bf28      	it	cs
  4051cc:	46b3      	movcs	fp, r6
  4051ce:	4298      	cmp	r0, r3
  4051d0:	465f      	mov	r7, fp
  4051d2:	d904      	bls.n	4051de <__sfvwrite_r+0x13e>
  4051d4:	68a3      	ldr	r3, [r4, #8]
  4051d6:	4413      	add	r3, r2
  4051d8:	459b      	cmp	fp, r3
  4051da:	f300 80a6 	bgt.w	40532a <__sfvwrite_r+0x28a>
  4051de:	4593      	cmp	fp, r2
  4051e0:	db4b      	blt.n	40527a <__sfvwrite_r+0x1da>
  4051e2:	4613      	mov	r3, r2
  4051e4:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4051e6:	69e1      	ldr	r1, [r4, #28]
  4051e8:	9800      	ldr	r0, [sp, #0]
  4051ea:	462a      	mov	r2, r5
  4051ec:	47b8      	blx	r7
  4051ee:	1e07      	subs	r7, r0, #0
  4051f0:	ddd4      	ble.n	40519c <__sfvwrite_r+0xfc>
  4051f2:	ebb9 0907 	subs.w	r9, r9, r7
  4051f6:	d0cc      	beq.n	405192 <__sfvwrite_r+0xf2>
  4051f8:	2001      	movs	r0, #1
  4051fa:	f8da 3008 	ldr.w	r3, [sl, #8]
  4051fe:	1bdb      	subs	r3, r3, r7
  405200:	443d      	add	r5, r7
  405202:	1bf6      	subs	r6, r6, r7
  405204:	f8ca 3008 	str.w	r3, [sl, #8]
  405208:	2b00      	cmp	r3, #0
  40520a:	f43f af78 	beq.w	4050fe <__sfvwrite_r+0x5e>
  40520e:	2e00      	cmp	r6, #0
  405210:	d1d5      	bne.n	4051be <__sfvwrite_r+0x11e>
  405212:	f108 0308 	add.w	r3, r8, #8
  405216:	e913 0060 	ldmdb	r3, {r5, r6}
  40521a:	4698      	mov	r8, r3
  40521c:	3308      	adds	r3, #8
  40521e:	2e00      	cmp	r6, #0
  405220:	d0f9      	beq.n	405216 <__sfvwrite_r+0x176>
  405222:	4632      	mov	r2, r6
  405224:	210a      	movs	r1, #10
  405226:	4628      	mov	r0, r5
  405228:	f000 f982 	bl	405530 <memchr>
  40522c:	2800      	cmp	r0, #0
  40522e:	f000 80a1 	beq.w	405374 <__sfvwrite_r+0x2d4>
  405232:	3001      	adds	r0, #1
  405234:	eba0 0905 	sub.w	r9, r0, r5
  405238:	e7c2      	b.n	4051c0 <__sfvwrite_r+0x120>
  40523a:	6820      	ldr	r0, [r4, #0]
  40523c:	6923      	ldr	r3, [r4, #16]
  40523e:	4298      	cmp	r0, r3
  405240:	d802      	bhi.n	405248 <__sfvwrite_r+0x1a8>
  405242:	6963      	ldr	r3, [r4, #20]
  405244:	429f      	cmp	r7, r3
  405246:	d25d      	bcs.n	405304 <__sfvwrite_r+0x264>
  405248:	45b8      	cmp	r8, r7
  40524a:	bf28      	it	cs
  40524c:	46b8      	movcs	r8, r7
  40524e:	4642      	mov	r2, r8
  405250:	4649      	mov	r1, r9
  405252:	f000 f9bd 	bl	4055d0 <memmove>
  405256:	68a3      	ldr	r3, [r4, #8]
  405258:	6822      	ldr	r2, [r4, #0]
  40525a:	eba3 0308 	sub.w	r3, r3, r8
  40525e:	4442      	add	r2, r8
  405260:	60a3      	str	r3, [r4, #8]
  405262:	6022      	str	r2, [r4, #0]
  405264:	b10b      	cbz	r3, 40526a <__sfvwrite_r+0x1ca>
  405266:	46c2      	mov	sl, r8
  405268:	e779      	b.n	40515e <__sfvwrite_r+0xbe>
  40526a:	4621      	mov	r1, r4
  40526c:	9800      	ldr	r0, [sp, #0]
  40526e:	f7ff fcb3 	bl	404bd8 <_fflush_r>
  405272:	2800      	cmp	r0, #0
  405274:	d192      	bne.n	40519c <__sfvwrite_r+0xfc>
  405276:	46c2      	mov	sl, r8
  405278:	e771      	b.n	40515e <__sfvwrite_r+0xbe>
  40527a:	465a      	mov	r2, fp
  40527c:	4629      	mov	r1, r5
  40527e:	f000 f9a7 	bl	4055d0 <memmove>
  405282:	68a2      	ldr	r2, [r4, #8]
  405284:	6823      	ldr	r3, [r4, #0]
  405286:	eba2 020b 	sub.w	r2, r2, fp
  40528a:	445b      	add	r3, fp
  40528c:	60a2      	str	r2, [r4, #8]
  40528e:	6023      	str	r3, [r4, #0]
  405290:	e7af      	b.n	4051f2 <__sfvwrite_r+0x152>
  405292:	6820      	ldr	r0, [r4, #0]
  405294:	46b8      	mov	r8, r7
  405296:	46ba      	mov	sl, r7
  405298:	46bb      	mov	fp, r7
  40529a:	e755      	b.n	405148 <__sfvwrite_r+0xa8>
  40529c:	6962      	ldr	r2, [r4, #20]
  40529e:	6820      	ldr	r0, [r4, #0]
  4052a0:	6921      	ldr	r1, [r4, #16]
  4052a2:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4052a6:	eba0 0a01 	sub.w	sl, r0, r1
  4052aa:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4052ae:	f10a 0001 	add.w	r0, sl, #1
  4052b2:	ea4f 0868 	mov.w	r8, r8, asr #1
  4052b6:	4438      	add	r0, r7
  4052b8:	4540      	cmp	r0, r8
  4052ba:	4642      	mov	r2, r8
  4052bc:	bf84      	itt	hi
  4052be:	4680      	movhi	r8, r0
  4052c0:	4642      	movhi	r2, r8
  4052c2:	055b      	lsls	r3, r3, #21
  4052c4:	d544      	bpl.n	405350 <__sfvwrite_r+0x2b0>
  4052c6:	4611      	mov	r1, r2
  4052c8:	9800      	ldr	r0, [sp, #0]
  4052ca:	f7fd ffb3 	bl	403234 <_malloc_r>
  4052ce:	4683      	mov	fp, r0
  4052d0:	2800      	cmp	r0, #0
  4052d2:	d055      	beq.n	405380 <__sfvwrite_r+0x2e0>
  4052d4:	4652      	mov	r2, sl
  4052d6:	6921      	ldr	r1, [r4, #16]
  4052d8:	f7fe fa5c 	bl	403794 <memcpy>
  4052dc:	89a3      	ldrh	r3, [r4, #12]
  4052de:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4052e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4052e6:	81a3      	strh	r3, [r4, #12]
  4052e8:	eb0b 000a 	add.w	r0, fp, sl
  4052ec:	eba8 030a 	sub.w	r3, r8, sl
  4052f0:	f8c4 b010 	str.w	fp, [r4, #16]
  4052f4:	f8c4 8014 	str.w	r8, [r4, #20]
  4052f8:	6020      	str	r0, [r4, #0]
  4052fa:	60a3      	str	r3, [r4, #8]
  4052fc:	46b8      	mov	r8, r7
  4052fe:	46ba      	mov	sl, r7
  405300:	46bb      	mov	fp, r7
  405302:	e721      	b.n	405148 <__sfvwrite_r+0xa8>
  405304:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  405308:	42b9      	cmp	r1, r7
  40530a:	bf28      	it	cs
  40530c:	4639      	movcs	r1, r7
  40530e:	464a      	mov	r2, r9
  405310:	fb91 f1f3 	sdiv	r1, r1, r3
  405314:	9800      	ldr	r0, [sp, #0]
  405316:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405318:	fb03 f301 	mul.w	r3, r3, r1
  40531c:	69e1      	ldr	r1, [r4, #28]
  40531e:	47b0      	blx	r6
  405320:	f1b0 0a00 	subs.w	sl, r0, #0
  405324:	f73f af1b 	bgt.w	40515e <__sfvwrite_r+0xbe>
  405328:	e738      	b.n	40519c <__sfvwrite_r+0xfc>
  40532a:	461a      	mov	r2, r3
  40532c:	4629      	mov	r1, r5
  40532e:	9301      	str	r3, [sp, #4]
  405330:	f000 f94e 	bl	4055d0 <memmove>
  405334:	6822      	ldr	r2, [r4, #0]
  405336:	9b01      	ldr	r3, [sp, #4]
  405338:	9800      	ldr	r0, [sp, #0]
  40533a:	441a      	add	r2, r3
  40533c:	6022      	str	r2, [r4, #0]
  40533e:	4621      	mov	r1, r4
  405340:	f7ff fc4a 	bl	404bd8 <_fflush_r>
  405344:	9b01      	ldr	r3, [sp, #4]
  405346:	2800      	cmp	r0, #0
  405348:	f47f af28 	bne.w	40519c <__sfvwrite_r+0xfc>
  40534c:	461f      	mov	r7, r3
  40534e:	e750      	b.n	4051f2 <__sfvwrite_r+0x152>
  405350:	9800      	ldr	r0, [sp, #0]
  405352:	f000 f9a1 	bl	405698 <_realloc_r>
  405356:	4683      	mov	fp, r0
  405358:	2800      	cmp	r0, #0
  40535a:	d1c5      	bne.n	4052e8 <__sfvwrite_r+0x248>
  40535c:	9d00      	ldr	r5, [sp, #0]
  40535e:	6921      	ldr	r1, [r4, #16]
  405360:	4628      	mov	r0, r5
  405362:	f7ff fdb7 	bl	404ed4 <_free_r>
  405366:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40536a:	220c      	movs	r2, #12
  40536c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  405370:	602a      	str	r2, [r5, #0]
  405372:	e715      	b.n	4051a0 <__sfvwrite_r+0x100>
  405374:	f106 0901 	add.w	r9, r6, #1
  405378:	e722      	b.n	4051c0 <__sfvwrite_r+0x120>
  40537a:	f04f 30ff 	mov.w	r0, #4294967295
  40537e:	e6bf      	b.n	405100 <__sfvwrite_r+0x60>
  405380:	9a00      	ldr	r2, [sp, #0]
  405382:	230c      	movs	r3, #12
  405384:	6013      	str	r3, [r2, #0]
  405386:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40538a:	e709      	b.n	4051a0 <__sfvwrite_r+0x100>
  40538c:	7ffffc00 	.word	0x7ffffc00

00405390 <_fwalk_reent>:
  405390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405394:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  405398:	d01f      	beq.n	4053da <_fwalk_reent+0x4a>
  40539a:	4688      	mov	r8, r1
  40539c:	4606      	mov	r6, r0
  40539e:	f04f 0900 	mov.w	r9, #0
  4053a2:	687d      	ldr	r5, [r7, #4]
  4053a4:	68bc      	ldr	r4, [r7, #8]
  4053a6:	3d01      	subs	r5, #1
  4053a8:	d411      	bmi.n	4053ce <_fwalk_reent+0x3e>
  4053aa:	89a3      	ldrh	r3, [r4, #12]
  4053ac:	2b01      	cmp	r3, #1
  4053ae:	f105 35ff 	add.w	r5, r5, #4294967295
  4053b2:	d908      	bls.n	4053c6 <_fwalk_reent+0x36>
  4053b4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4053b8:	3301      	adds	r3, #1
  4053ba:	4621      	mov	r1, r4
  4053bc:	4630      	mov	r0, r6
  4053be:	d002      	beq.n	4053c6 <_fwalk_reent+0x36>
  4053c0:	47c0      	blx	r8
  4053c2:	ea49 0900 	orr.w	r9, r9, r0
  4053c6:	1c6b      	adds	r3, r5, #1
  4053c8:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4053cc:	d1ed      	bne.n	4053aa <_fwalk_reent+0x1a>
  4053ce:	683f      	ldr	r7, [r7, #0]
  4053d0:	2f00      	cmp	r7, #0
  4053d2:	d1e6      	bne.n	4053a2 <_fwalk_reent+0x12>
  4053d4:	4648      	mov	r0, r9
  4053d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4053da:	46b9      	mov	r9, r7
  4053dc:	4648      	mov	r0, r9
  4053de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4053e2:	bf00      	nop

004053e4 <__locale_mb_cur_max>:
  4053e4:	4b04      	ldr	r3, [pc, #16]	; (4053f8 <__locale_mb_cur_max+0x14>)
  4053e6:	4a05      	ldr	r2, [pc, #20]	; (4053fc <__locale_mb_cur_max+0x18>)
  4053e8:	681b      	ldr	r3, [r3, #0]
  4053ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  4053ec:	2b00      	cmp	r3, #0
  4053ee:	bf08      	it	eq
  4053f0:	4613      	moveq	r3, r2
  4053f2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  4053f6:	4770      	bx	lr
  4053f8:	2040000c 	.word	0x2040000c
  4053fc:	2040084c 	.word	0x2040084c

00405400 <__retarget_lock_init_recursive>:
  405400:	4770      	bx	lr
  405402:	bf00      	nop

00405404 <__retarget_lock_close_recursive>:
  405404:	4770      	bx	lr
  405406:	bf00      	nop

00405408 <__retarget_lock_acquire_recursive>:
  405408:	4770      	bx	lr
  40540a:	bf00      	nop

0040540c <__retarget_lock_release_recursive>:
  40540c:	4770      	bx	lr
  40540e:	bf00      	nop

00405410 <__swhatbuf_r>:
  405410:	b570      	push	{r4, r5, r6, lr}
  405412:	460c      	mov	r4, r1
  405414:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405418:	2900      	cmp	r1, #0
  40541a:	b090      	sub	sp, #64	; 0x40
  40541c:	4615      	mov	r5, r2
  40541e:	461e      	mov	r6, r3
  405420:	db14      	blt.n	40544c <__swhatbuf_r+0x3c>
  405422:	aa01      	add	r2, sp, #4
  405424:	f000 fc9e 	bl	405d64 <_fstat_r>
  405428:	2800      	cmp	r0, #0
  40542a:	db0f      	blt.n	40544c <__swhatbuf_r+0x3c>
  40542c:	9a02      	ldr	r2, [sp, #8]
  40542e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  405432:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  405436:	fab2 f282 	clz	r2, r2
  40543a:	0952      	lsrs	r2, r2, #5
  40543c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405440:	f44f 6000 	mov.w	r0, #2048	; 0x800
  405444:	6032      	str	r2, [r6, #0]
  405446:	602b      	str	r3, [r5, #0]
  405448:	b010      	add	sp, #64	; 0x40
  40544a:	bd70      	pop	{r4, r5, r6, pc}
  40544c:	89a2      	ldrh	r2, [r4, #12]
  40544e:	2300      	movs	r3, #0
  405450:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  405454:	6033      	str	r3, [r6, #0]
  405456:	d004      	beq.n	405462 <__swhatbuf_r+0x52>
  405458:	2240      	movs	r2, #64	; 0x40
  40545a:	4618      	mov	r0, r3
  40545c:	602a      	str	r2, [r5, #0]
  40545e:	b010      	add	sp, #64	; 0x40
  405460:	bd70      	pop	{r4, r5, r6, pc}
  405462:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405466:	602b      	str	r3, [r5, #0]
  405468:	b010      	add	sp, #64	; 0x40
  40546a:	bd70      	pop	{r4, r5, r6, pc}

0040546c <__smakebuf_r>:
  40546c:	898a      	ldrh	r2, [r1, #12]
  40546e:	0792      	lsls	r2, r2, #30
  405470:	460b      	mov	r3, r1
  405472:	d506      	bpl.n	405482 <__smakebuf_r+0x16>
  405474:	f101 0243 	add.w	r2, r1, #67	; 0x43
  405478:	2101      	movs	r1, #1
  40547a:	601a      	str	r2, [r3, #0]
  40547c:	611a      	str	r2, [r3, #16]
  40547e:	6159      	str	r1, [r3, #20]
  405480:	4770      	bx	lr
  405482:	b5f0      	push	{r4, r5, r6, r7, lr}
  405484:	b083      	sub	sp, #12
  405486:	ab01      	add	r3, sp, #4
  405488:	466a      	mov	r2, sp
  40548a:	460c      	mov	r4, r1
  40548c:	4606      	mov	r6, r0
  40548e:	f7ff ffbf 	bl	405410 <__swhatbuf_r>
  405492:	9900      	ldr	r1, [sp, #0]
  405494:	4605      	mov	r5, r0
  405496:	4630      	mov	r0, r6
  405498:	f7fd fecc 	bl	403234 <_malloc_r>
  40549c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4054a0:	b1d8      	cbz	r0, 4054da <__smakebuf_r+0x6e>
  4054a2:	9a01      	ldr	r2, [sp, #4]
  4054a4:	4f15      	ldr	r7, [pc, #84]	; (4054fc <__smakebuf_r+0x90>)
  4054a6:	9900      	ldr	r1, [sp, #0]
  4054a8:	63f7      	str	r7, [r6, #60]	; 0x3c
  4054aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4054ae:	81a3      	strh	r3, [r4, #12]
  4054b0:	6020      	str	r0, [r4, #0]
  4054b2:	6120      	str	r0, [r4, #16]
  4054b4:	6161      	str	r1, [r4, #20]
  4054b6:	b91a      	cbnz	r2, 4054c0 <__smakebuf_r+0x54>
  4054b8:	432b      	orrs	r3, r5
  4054ba:	81a3      	strh	r3, [r4, #12]
  4054bc:	b003      	add	sp, #12
  4054be:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4054c0:	4630      	mov	r0, r6
  4054c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4054c6:	f000 fc61 	bl	405d8c <_isatty_r>
  4054ca:	b1a0      	cbz	r0, 4054f6 <__smakebuf_r+0x8a>
  4054cc:	89a3      	ldrh	r3, [r4, #12]
  4054ce:	f023 0303 	bic.w	r3, r3, #3
  4054d2:	f043 0301 	orr.w	r3, r3, #1
  4054d6:	b21b      	sxth	r3, r3
  4054d8:	e7ee      	b.n	4054b8 <__smakebuf_r+0x4c>
  4054da:	059a      	lsls	r2, r3, #22
  4054dc:	d4ee      	bmi.n	4054bc <__smakebuf_r+0x50>
  4054de:	f023 0303 	bic.w	r3, r3, #3
  4054e2:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4054e6:	f043 0302 	orr.w	r3, r3, #2
  4054ea:	2101      	movs	r1, #1
  4054ec:	81a3      	strh	r3, [r4, #12]
  4054ee:	6022      	str	r2, [r4, #0]
  4054f0:	6122      	str	r2, [r4, #16]
  4054f2:	6161      	str	r1, [r4, #20]
  4054f4:	e7e2      	b.n	4054bc <__smakebuf_r+0x50>
  4054f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4054fa:	e7dd      	b.n	4054b8 <__smakebuf_r+0x4c>
  4054fc:	00404c2d 	.word	0x00404c2d

00405500 <__ascii_mbtowc>:
  405500:	b082      	sub	sp, #8
  405502:	b149      	cbz	r1, 405518 <__ascii_mbtowc+0x18>
  405504:	b15a      	cbz	r2, 40551e <__ascii_mbtowc+0x1e>
  405506:	b16b      	cbz	r3, 405524 <__ascii_mbtowc+0x24>
  405508:	7813      	ldrb	r3, [r2, #0]
  40550a:	600b      	str	r3, [r1, #0]
  40550c:	7812      	ldrb	r2, [r2, #0]
  40550e:	1c10      	adds	r0, r2, #0
  405510:	bf18      	it	ne
  405512:	2001      	movne	r0, #1
  405514:	b002      	add	sp, #8
  405516:	4770      	bx	lr
  405518:	a901      	add	r1, sp, #4
  40551a:	2a00      	cmp	r2, #0
  40551c:	d1f3      	bne.n	405506 <__ascii_mbtowc+0x6>
  40551e:	4610      	mov	r0, r2
  405520:	b002      	add	sp, #8
  405522:	4770      	bx	lr
  405524:	f06f 0001 	mvn.w	r0, #1
  405528:	e7f4      	b.n	405514 <__ascii_mbtowc+0x14>
  40552a:	bf00      	nop
  40552c:	0000      	movs	r0, r0
	...

00405530 <memchr>:
  405530:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405534:	2a10      	cmp	r2, #16
  405536:	db2b      	blt.n	405590 <memchr+0x60>
  405538:	f010 0f07 	tst.w	r0, #7
  40553c:	d008      	beq.n	405550 <memchr+0x20>
  40553e:	f810 3b01 	ldrb.w	r3, [r0], #1
  405542:	3a01      	subs	r2, #1
  405544:	428b      	cmp	r3, r1
  405546:	d02d      	beq.n	4055a4 <memchr+0x74>
  405548:	f010 0f07 	tst.w	r0, #7
  40554c:	b342      	cbz	r2, 4055a0 <memchr+0x70>
  40554e:	d1f6      	bne.n	40553e <memchr+0xe>
  405550:	b4f0      	push	{r4, r5, r6, r7}
  405552:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  405556:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40555a:	f022 0407 	bic.w	r4, r2, #7
  40555e:	f07f 0700 	mvns.w	r7, #0
  405562:	2300      	movs	r3, #0
  405564:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  405568:	3c08      	subs	r4, #8
  40556a:	ea85 0501 	eor.w	r5, r5, r1
  40556e:	ea86 0601 	eor.w	r6, r6, r1
  405572:	fa85 f547 	uadd8	r5, r5, r7
  405576:	faa3 f587 	sel	r5, r3, r7
  40557a:	fa86 f647 	uadd8	r6, r6, r7
  40557e:	faa5 f687 	sel	r6, r5, r7
  405582:	b98e      	cbnz	r6, 4055a8 <memchr+0x78>
  405584:	d1ee      	bne.n	405564 <memchr+0x34>
  405586:	bcf0      	pop	{r4, r5, r6, r7}
  405588:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40558c:	f002 0207 	and.w	r2, r2, #7
  405590:	b132      	cbz	r2, 4055a0 <memchr+0x70>
  405592:	f810 3b01 	ldrb.w	r3, [r0], #1
  405596:	3a01      	subs	r2, #1
  405598:	ea83 0301 	eor.w	r3, r3, r1
  40559c:	b113      	cbz	r3, 4055a4 <memchr+0x74>
  40559e:	d1f8      	bne.n	405592 <memchr+0x62>
  4055a0:	2000      	movs	r0, #0
  4055a2:	4770      	bx	lr
  4055a4:	3801      	subs	r0, #1
  4055a6:	4770      	bx	lr
  4055a8:	2d00      	cmp	r5, #0
  4055aa:	bf06      	itte	eq
  4055ac:	4635      	moveq	r5, r6
  4055ae:	3803      	subeq	r0, #3
  4055b0:	3807      	subne	r0, #7
  4055b2:	f015 0f01 	tst.w	r5, #1
  4055b6:	d107      	bne.n	4055c8 <memchr+0x98>
  4055b8:	3001      	adds	r0, #1
  4055ba:	f415 7f80 	tst.w	r5, #256	; 0x100
  4055be:	bf02      	ittt	eq
  4055c0:	3001      	addeq	r0, #1
  4055c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4055c6:	3001      	addeq	r0, #1
  4055c8:	bcf0      	pop	{r4, r5, r6, r7}
  4055ca:	3801      	subs	r0, #1
  4055cc:	4770      	bx	lr
  4055ce:	bf00      	nop

004055d0 <memmove>:
  4055d0:	4288      	cmp	r0, r1
  4055d2:	b5f0      	push	{r4, r5, r6, r7, lr}
  4055d4:	d90d      	bls.n	4055f2 <memmove+0x22>
  4055d6:	188b      	adds	r3, r1, r2
  4055d8:	4298      	cmp	r0, r3
  4055da:	d20a      	bcs.n	4055f2 <memmove+0x22>
  4055dc:	1884      	adds	r4, r0, r2
  4055de:	2a00      	cmp	r2, #0
  4055e0:	d051      	beq.n	405686 <memmove+0xb6>
  4055e2:	4622      	mov	r2, r4
  4055e4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4055e8:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4055ec:	4299      	cmp	r1, r3
  4055ee:	d1f9      	bne.n	4055e4 <memmove+0x14>
  4055f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4055f2:	2a0f      	cmp	r2, #15
  4055f4:	d948      	bls.n	405688 <memmove+0xb8>
  4055f6:	ea41 0300 	orr.w	r3, r1, r0
  4055fa:	079b      	lsls	r3, r3, #30
  4055fc:	d146      	bne.n	40568c <memmove+0xbc>
  4055fe:	f100 0410 	add.w	r4, r0, #16
  405602:	f101 0310 	add.w	r3, r1, #16
  405606:	4615      	mov	r5, r2
  405608:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40560c:	f844 6c10 	str.w	r6, [r4, #-16]
  405610:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405614:	f844 6c0c 	str.w	r6, [r4, #-12]
  405618:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40561c:	f844 6c08 	str.w	r6, [r4, #-8]
  405620:	3d10      	subs	r5, #16
  405622:	f853 6c04 	ldr.w	r6, [r3, #-4]
  405626:	f844 6c04 	str.w	r6, [r4, #-4]
  40562a:	2d0f      	cmp	r5, #15
  40562c:	f103 0310 	add.w	r3, r3, #16
  405630:	f104 0410 	add.w	r4, r4, #16
  405634:	d8e8      	bhi.n	405608 <memmove+0x38>
  405636:	f1a2 0310 	sub.w	r3, r2, #16
  40563a:	f023 030f 	bic.w	r3, r3, #15
  40563e:	f002 0e0f 	and.w	lr, r2, #15
  405642:	3310      	adds	r3, #16
  405644:	f1be 0f03 	cmp.w	lr, #3
  405648:	4419      	add	r1, r3
  40564a:	4403      	add	r3, r0
  40564c:	d921      	bls.n	405692 <memmove+0xc2>
  40564e:	1f1e      	subs	r6, r3, #4
  405650:	460d      	mov	r5, r1
  405652:	4674      	mov	r4, lr
  405654:	3c04      	subs	r4, #4
  405656:	f855 7b04 	ldr.w	r7, [r5], #4
  40565a:	f846 7f04 	str.w	r7, [r6, #4]!
  40565e:	2c03      	cmp	r4, #3
  405660:	d8f8      	bhi.n	405654 <memmove+0x84>
  405662:	f1ae 0404 	sub.w	r4, lr, #4
  405666:	f024 0403 	bic.w	r4, r4, #3
  40566a:	3404      	adds	r4, #4
  40566c:	4421      	add	r1, r4
  40566e:	4423      	add	r3, r4
  405670:	f002 0203 	and.w	r2, r2, #3
  405674:	b162      	cbz	r2, 405690 <memmove+0xc0>
  405676:	3b01      	subs	r3, #1
  405678:	440a      	add	r2, r1
  40567a:	f811 4b01 	ldrb.w	r4, [r1], #1
  40567e:	f803 4f01 	strb.w	r4, [r3, #1]!
  405682:	428a      	cmp	r2, r1
  405684:	d1f9      	bne.n	40567a <memmove+0xaa>
  405686:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405688:	4603      	mov	r3, r0
  40568a:	e7f3      	b.n	405674 <memmove+0xa4>
  40568c:	4603      	mov	r3, r0
  40568e:	e7f2      	b.n	405676 <memmove+0xa6>
  405690:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405692:	4672      	mov	r2, lr
  405694:	e7ee      	b.n	405674 <memmove+0xa4>
  405696:	bf00      	nop

00405698 <_realloc_r>:
  405698:	2900      	cmp	r1, #0
  40569a:	f000 8095 	beq.w	4057c8 <_realloc_r+0x130>
  40569e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4056a2:	460d      	mov	r5, r1
  4056a4:	4616      	mov	r6, r2
  4056a6:	b083      	sub	sp, #12
  4056a8:	4680      	mov	r8, r0
  4056aa:	f106 070b 	add.w	r7, r6, #11
  4056ae:	f7fe f959 	bl	403964 <__malloc_lock>
  4056b2:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4056b6:	2f16      	cmp	r7, #22
  4056b8:	f02e 0403 	bic.w	r4, lr, #3
  4056bc:	f1a5 0908 	sub.w	r9, r5, #8
  4056c0:	d83c      	bhi.n	40573c <_realloc_r+0xa4>
  4056c2:	2210      	movs	r2, #16
  4056c4:	4617      	mov	r7, r2
  4056c6:	42be      	cmp	r6, r7
  4056c8:	d83d      	bhi.n	405746 <_realloc_r+0xae>
  4056ca:	4294      	cmp	r4, r2
  4056cc:	da43      	bge.n	405756 <_realloc_r+0xbe>
  4056ce:	4bc4      	ldr	r3, [pc, #784]	; (4059e0 <_realloc_r+0x348>)
  4056d0:	6899      	ldr	r1, [r3, #8]
  4056d2:	eb09 0004 	add.w	r0, r9, r4
  4056d6:	4288      	cmp	r0, r1
  4056d8:	f000 80b4 	beq.w	405844 <_realloc_r+0x1ac>
  4056dc:	6843      	ldr	r3, [r0, #4]
  4056de:	f023 0101 	bic.w	r1, r3, #1
  4056e2:	4401      	add	r1, r0
  4056e4:	6849      	ldr	r1, [r1, #4]
  4056e6:	07c9      	lsls	r1, r1, #31
  4056e8:	d54c      	bpl.n	405784 <_realloc_r+0xec>
  4056ea:	f01e 0f01 	tst.w	lr, #1
  4056ee:	f000 809b 	beq.w	405828 <_realloc_r+0x190>
  4056f2:	4631      	mov	r1, r6
  4056f4:	4640      	mov	r0, r8
  4056f6:	f7fd fd9d 	bl	403234 <_malloc_r>
  4056fa:	4606      	mov	r6, r0
  4056fc:	2800      	cmp	r0, #0
  4056fe:	d03a      	beq.n	405776 <_realloc_r+0xde>
  405700:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405704:	f023 0301 	bic.w	r3, r3, #1
  405708:	444b      	add	r3, r9
  40570a:	f1a0 0208 	sub.w	r2, r0, #8
  40570e:	429a      	cmp	r2, r3
  405710:	f000 8121 	beq.w	405956 <_realloc_r+0x2be>
  405714:	1f22      	subs	r2, r4, #4
  405716:	2a24      	cmp	r2, #36	; 0x24
  405718:	f200 8107 	bhi.w	40592a <_realloc_r+0x292>
  40571c:	2a13      	cmp	r2, #19
  40571e:	f200 80db 	bhi.w	4058d8 <_realloc_r+0x240>
  405722:	4603      	mov	r3, r0
  405724:	462a      	mov	r2, r5
  405726:	6811      	ldr	r1, [r2, #0]
  405728:	6019      	str	r1, [r3, #0]
  40572a:	6851      	ldr	r1, [r2, #4]
  40572c:	6059      	str	r1, [r3, #4]
  40572e:	6892      	ldr	r2, [r2, #8]
  405730:	609a      	str	r2, [r3, #8]
  405732:	4629      	mov	r1, r5
  405734:	4640      	mov	r0, r8
  405736:	f7ff fbcd 	bl	404ed4 <_free_r>
  40573a:	e01c      	b.n	405776 <_realloc_r+0xde>
  40573c:	f027 0707 	bic.w	r7, r7, #7
  405740:	2f00      	cmp	r7, #0
  405742:	463a      	mov	r2, r7
  405744:	dabf      	bge.n	4056c6 <_realloc_r+0x2e>
  405746:	2600      	movs	r6, #0
  405748:	230c      	movs	r3, #12
  40574a:	4630      	mov	r0, r6
  40574c:	f8c8 3000 	str.w	r3, [r8]
  405750:	b003      	add	sp, #12
  405752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405756:	462e      	mov	r6, r5
  405758:	1be3      	subs	r3, r4, r7
  40575a:	2b0f      	cmp	r3, #15
  40575c:	d81e      	bhi.n	40579c <_realloc_r+0x104>
  40575e:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405762:	f003 0301 	and.w	r3, r3, #1
  405766:	4323      	orrs	r3, r4
  405768:	444c      	add	r4, r9
  40576a:	f8c9 3004 	str.w	r3, [r9, #4]
  40576e:	6863      	ldr	r3, [r4, #4]
  405770:	f043 0301 	orr.w	r3, r3, #1
  405774:	6063      	str	r3, [r4, #4]
  405776:	4640      	mov	r0, r8
  405778:	f7fe f8fa 	bl	403970 <__malloc_unlock>
  40577c:	4630      	mov	r0, r6
  40577e:	b003      	add	sp, #12
  405780:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405784:	f023 0303 	bic.w	r3, r3, #3
  405788:	18e1      	adds	r1, r4, r3
  40578a:	4291      	cmp	r1, r2
  40578c:	db1f      	blt.n	4057ce <_realloc_r+0x136>
  40578e:	68c3      	ldr	r3, [r0, #12]
  405790:	6882      	ldr	r2, [r0, #8]
  405792:	462e      	mov	r6, r5
  405794:	60d3      	str	r3, [r2, #12]
  405796:	460c      	mov	r4, r1
  405798:	609a      	str	r2, [r3, #8]
  40579a:	e7dd      	b.n	405758 <_realloc_r+0xc0>
  40579c:	f8d9 2004 	ldr.w	r2, [r9, #4]
  4057a0:	eb09 0107 	add.w	r1, r9, r7
  4057a4:	f002 0201 	and.w	r2, r2, #1
  4057a8:	444c      	add	r4, r9
  4057aa:	f043 0301 	orr.w	r3, r3, #1
  4057ae:	4317      	orrs	r7, r2
  4057b0:	f8c9 7004 	str.w	r7, [r9, #4]
  4057b4:	604b      	str	r3, [r1, #4]
  4057b6:	6863      	ldr	r3, [r4, #4]
  4057b8:	f043 0301 	orr.w	r3, r3, #1
  4057bc:	3108      	adds	r1, #8
  4057be:	6063      	str	r3, [r4, #4]
  4057c0:	4640      	mov	r0, r8
  4057c2:	f7ff fb87 	bl	404ed4 <_free_r>
  4057c6:	e7d6      	b.n	405776 <_realloc_r+0xde>
  4057c8:	4611      	mov	r1, r2
  4057ca:	f7fd bd33 	b.w	403234 <_malloc_r>
  4057ce:	f01e 0f01 	tst.w	lr, #1
  4057d2:	d18e      	bne.n	4056f2 <_realloc_r+0x5a>
  4057d4:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4057d8:	eba9 0a01 	sub.w	sl, r9, r1
  4057dc:	f8da 1004 	ldr.w	r1, [sl, #4]
  4057e0:	f021 0103 	bic.w	r1, r1, #3
  4057e4:	440b      	add	r3, r1
  4057e6:	4423      	add	r3, r4
  4057e8:	4293      	cmp	r3, r2
  4057ea:	db25      	blt.n	405838 <_realloc_r+0x1a0>
  4057ec:	68c2      	ldr	r2, [r0, #12]
  4057ee:	6881      	ldr	r1, [r0, #8]
  4057f0:	4656      	mov	r6, sl
  4057f2:	60ca      	str	r2, [r1, #12]
  4057f4:	6091      	str	r1, [r2, #8]
  4057f6:	f8da 100c 	ldr.w	r1, [sl, #12]
  4057fa:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4057fe:	1f22      	subs	r2, r4, #4
  405800:	2a24      	cmp	r2, #36	; 0x24
  405802:	60c1      	str	r1, [r0, #12]
  405804:	6088      	str	r0, [r1, #8]
  405806:	f200 8094 	bhi.w	405932 <_realloc_r+0x29a>
  40580a:	2a13      	cmp	r2, #19
  40580c:	d96f      	bls.n	4058ee <_realloc_r+0x256>
  40580e:	6829      	ldr	r1, [r5, #0]
  405810:	f8ca 1008 	str.w	r1, [sl, #8]
  405814:	6869      	ldr	r1, [r5, #4]
  405816:	f8ca 100c 	str.w	r1, [sl, #12]
  40581a:	2a1b      	cmp	r2, #27
  40581c:	f200 80a2 	bhi.w	405964 <_realloc_r+0x2cc>
  405820:	3508      	adds	r5, #8
  405822:	f10a 0210 	add.w	r2, sl, #16
  405826:	e063      	b.n	4058f0 <_realloc_r+0x258>
  405828:	f855 3c08 	ldr.w	r3, [r5, #-8]
  40582c:	eba9 0a03 	sub.w	sl, r9, r3
  405830:	f8da 1004 	ldr.w	r1, [sl, #4]
  405834:	f021 0103 	bic.w	r1, r1, #3
  405838:	1863      	adds	r3, r4, r1
  40583a:	4293      	cmp	r3, r2
  40583c:	f6ff af59 	blt.w	4056f2 <_realloc_r+0x5a>
  405840:	4656      	mov	r6, sl
  405842:	e7d8      	b.n	4057f6 <_realloc_r+0x15e>
  405844:	6841      	ldr	r1, [r0, #4]
  405846:	f021 0b03 	bic.w	fp, r1, #3
  40584a:	44a3      	add	fp, r4
  40584c:	f107 0010 	add.w	r0, r7, #16
  405850:	4583      	cmp	fp, r0
  405852:	da56      	bge.n	405902 <_realloc_r+0x26a>
  405854:	f01e 0f01 	tst.w	lr, #1
  405858:	f47f af4b 	bne.w	4056f2 <_realloc_r+0x5a>
  40585c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405860:	eba9 0a01 	sub.w	sl, r9, r1
  405864:	f8da 1004 	ldr.w	r1, [sl, #4]
  405868:	f021 0103 	bic.w	r1, r1, #3
  40586c:	448b      	add	fp, r1
  40586e:	4558      	cmp	r0, fp
  405870:	dce2      	bgt.n	405838 <_realloc_r+0x1a0>
  405872:	4656      	mov	r6, sl
  405874:	f8da 100c 	ldr.w	r1, [sl, #12]
  405878:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40587c:	1f22      	subs	r2, r4, #4
  40587e:	2a24      	cmp	r2, #36	; 0x24
  405880:	60c1      	str	r1, [r0, #12]
  405882:	6088      	str	r0, [r1, #8]
  405884:	f200 808f 	bhi.w	4059a6 <_realloc_r+0x30e>
  405888:	2a13      	cmp	r2, #19
  40588a:	f240 808a 	bls.w	4059a2 <_realloc_r+0x30a>
  40588e:	6829      	ldr	r1, [r5, #0]
  405890:	f8ca 1008 	str.w	r1, [sl, #8]
  405894:	6869      	ldr	r1, [r5, #4]
  405896:	f8ca 100c 	str.w	r1, [sl, #12]
  40589a:	2a1b      	cmp	r2, #27
  40589c:	f200 808a 	bhi.w	4059b4 <_realloc_r+0x31c>
  4058a0:	3508      	adds	r5, #8
  4058a2:	f10a 0210 	add.w	r2, sl, #16
  4058a6:	6829      	ldr	r1, [r5, #0]
  4058a8:	6011      	str	r1, [r2, #0]
  4058aa:	6869      	ldr	r1, [r5, #4]
  4058ac:	6051      	str	r1, [r2, #4]
  4058ae:	68a9      	ldr	r1, [r5, #8]
  4058b0:	6091      	str	r1, [r2, #8]
  4058b2:	eb0a 0107 	add.w	r1, sl, r7
  4058b6:	ebab 0207 	sub.w	r2, fp, r7
  4058ba:	f042 0201 	orr.w	r2, r2, #1
  4058be:	6099      	str	r1, [r3, #8]
  4058c0:	604a      	str	r2, [r1, #4]
  4058c2:	f8da 3004 	ldr.w	r3, [sl, #4]
  4058c6:	f003 0301 	and.w	r3, r3, #1
  4058ca:	431f      	orrs	r7, r3
  4058cc:	4640      	mov	r0, r8
  4058ce:	f8ca 7004 	str.w	r7, [sl, #4]
  4058d2:	f7fe f84d 	bl	403970 <__malloc_unlock>
  4058d6:	e751      	b.n	40577c <_realloc_r+0xe4>
  4058d8:	682b      	ldr	r3, [r5, #0]
  4058da:	6003      	str	r3, [r0, #0]
  4058dc:	686b      	ldr	r3, [r5, #4]
  4058de:	6043      	str	r3, [r0, #4]
  4058e0:	2a1b      	cmp	r2, #27
  4058e2:	d82d      	bhi.n	405940 <_realloc_r+0x2a8>
  4058e4:	f100 0308 	add.w	r3, r0, #8
  4058e8:	f105 0208 	add.w	r2, r5, #8
  4058ec:	e71b      	b.n	405726 <_realloc_r+0x8e>
  4058ee:	4632      	mov	r2, r6
  4058f0:	6829      	ldr	r1, [r5, #0]
  4058f2:	6011      	str	r1, [r2, #0]
  4058f4:	6869      	ldr	r1, [r5, #4]
  4058f6:	6051      	str	r1, [r2, #4]
  4058f8:	68a9      	ldr	r1, [r5, #8]
  4058fa:	6091      	str	r1, [r2, #8]
  4058fc:	461c      	mov	r4, r3
  4058fe:	46d1      	mov	r9, sl
  405900:	e72a      	b.n	405758 <_realloc_r+0xc0>
  405902:	eb09 0107 	add.w	r1, r9, r7
  405906:	ebab 0b07 	sub.w	fp, fp, r7
  40590a:	f04b 0201 	orr.w	r2, fp, #1
  40590e:	6099      	str	r1, [r3, #8]
  405910:	604a      	str	r2, [r1, #4]
  405912:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405916:	f003 0301 	and.w	r3, r3, #1
  40591a:	431f      	orrs	r7, r3
  40591c:	4640      	mov	r0, r8
  40591e:	f845 7c04 	str.w	r7, [r5, #-4]
  405922:	f7fe f825 	bl	403970 <__malloc_unlock>
  405926:	462e      	mov	r6, r5
  405928:	e728      	b.n	40577c <_realloc_r+0xe4>
  40592a:	4629      	mov	r1, r5
  40592c:	f7ff fe50 	bl	4055d0 <memmove>
  405930:	e6ff      	b.n	405732 <_realloc_r+0x9a>
  405932:	4629      	mov	r1, r5
  405934:	4630      	mov	r0, r6
  405936:	461c      	mov	r4, r3
  405938:	46d1      	mov	r9, sl
  40593a:	f7ff fe49 	bl	4055d0 <memmove>
  40593e:	e70b      	b.n	405758 <_realloc_r+0xc0>
  405940:	68ab      	ldr	r3, [r5, #8]
  405942:	6083      	str	r3, [r0, #8]
  405944:	68eb      	ldr	r3, [r5, #12]
  405946:	60c3      	str	r3, [r0, #12]
  405948:	2a24      	cmp	r2, #36	; 0x24
  40594a:	d017      	beq.n	40597c <_realloc_r+0x2e4>
  40594c:	f100 0310 	add.w	r3, r0, #16
  405950:	f105 0210 	add.w	r2, r5, #16
  405954:	e6e7      	b.n	405726 <_realloc_r+0x8e>
  405956:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40595a:	f023 0303 	bic.w	r3, r3, #3
  40595e:	441c      	add	r4, r3
  405960:	462e      	mov	r6, r5
  405962:	e6f9      	b.n	405758 <_realloc_r+0xc0>
  405964:	68a9      	ldr	r1, [r5, #8]
  405966:	f8ca 1010 	str.w	r1, [sl, #16]
  40596a:	68e9      	ldr	r1, [r5, #12]
  40596c:	f8ca 1014 	str.w	r1, [sl, #20]
  405970:	2a24      	cmp	r2, #36	; 0x24
  405972:	d00c      	beq.n	40598e <_realloc_r+0x2f6>
  405974:	3510      	adds	r5, #16
  405976:	f10a 0218 	add.w	r2, sl, #24
  40597a:	e7b9      	b.n	4058f0 <_realloc_r+0x258>
  40597c:	692b      	ldr	r3, [r5, #16]
  40597e:	6103      	str	r3, [r0, #16]
  405980:	696b      	ldr	r3, [r5, #20]
  405982:	6143      	str	r3, [r0, #20]
  405984:	f105 0218 	add.w	r2, r5, #24
  405988:	f100 0318 	add.w	r3, r0, #24
  40598c:	e6cb      	b.n	405726 <_realloc_r+0x8e>
  40598e:	692a      	ldr	r2, [r5, #16]
  405990:	f8ca 2018 	str.w	r2, [sl, #24]
  405994:	696a      	ldr	r2, [r5, #20]
  405996:	f8ca 201c 	str.w	r2, [sl, #28]
  40599a:	3518      	adds	r5, #24
  40599c:	f10a 0220 	add.w	r2, sl, #32
  4059a0:	e7a6      	b.n	4058f0 <_realloc_r+0x258>
  4059a2:	4632      	mov	r2, r6
  4059a4:	e77f      	b.n	4058a6 <_realloc_r+0x20e>
  4059a6:	4629      	mov	r1, r5
  4059a8:	4630      	mov	r0, r6
  4059aa:	9301      	str	r3, [sp, #4]
  4059ac:	f7ff fe10 	bl	4055d0 <memmove>
  4059b0:	9b01      	ldr	r3, [sp, #4]
  4059b2:	e77e      	b.n	4058b2 <_realloc_r+0x21a>
  4059b4:	68a9      	ldr	r1, [r5, #8]
  4059b6:	f8ca 1010 	str.w	r1, [sl, #16]
  4059ba:	68e9      	ldr	r1, [r5, #12]
  4059bc:	f8ca 1014 	str.w	r1, [sl, #20]
  4059c0:	2a24      	cmp	r2, #36	; 0x24
  4059c2:	d003      	beq.n	4059cc <_realloc_r+0x334>
  4059c4:	3510      	adds	r5, #16
  4059c6:	f10a 0218 	add.w	r2, sl, #24
  4059ca:	e76c      	b.n	4058a6 <_realloc_r+0x20e>
  4059cc:	692a      	ldr	r2, [r5, #16]
  4059ce:	f8ca 2018 	str.w	r2, [sl, #24]
  4059d2:	696a      	ldr	r2, [r5, #20]
  4059d4:	f8ca 201c 	str.w	r2, [sl, #28]
  4059d8:	3518      	adds	r5, #24
  4059da:	f10a 0220 	add.w	r2, sl, #32
  4059de:	e762      	b.n	4058a6 <_realloc_r+0x20e>
  4059e0:	20400438 	.word	0x20400438

004059e4 <__sread>:
  4059e4:	b510      	push	{r4, lr}
  4059e6:	460c      	mov	r4, r1
  4059e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4059ec:	f000 f9f6 	bl	405ddc <_read_r>
  4059f0:	2800      	cmp	r0, #0
  4059f2:	db03      	blt.n	4059fc <__sread+0x18>
  4059f4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4059f6:	4403      	add	r3, r0
  4059f8:	6523      	str	r3, [r4, #80]	; 0x50
  4059fa:	bd10      	pop	{r4, pc}
  4059fc:	89a3      	ldrh	r3, [r4, #12]
  4059fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  405a02:	81a3      	strh	r3, [r4, #12]
  405a04:	bd10      	pop	{r4, pc}
  405a06:	bf00      	nop

00405a08 <__swrite>:
  405a08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405a0c:	4616      	mov	r6, r2
  405a0e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  405a12:	461f      	mov	r7, r3
  405a14:	05d3      	lsls	r3, r2, #23
  405a16:	460c      	mov	r4, r1
  405a18:	4605      	mov	r5, r0
  405a1a:	d507      	bpl.n	405a2c <__swrite+0x24>
  405a1c:	2200      	movs	r2, #0
  405a1e:	2302      	movs	r3, #2
  405a20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405a24:	f000 f9c4 	bl	405db0 <_lseek_r>
  405a28:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405a2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405a30:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  405a34:	81a2      	strh	r2, [r4, #12]
  405a36:	463b      	mov	r3, r7
  405a38:	4632      	mov	r2, r6
  405a3a:	4628      	mov	r0, r5
  405a3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405a40:	f000 b8a4 	b.w	405b8c <_write_r>

00405a44 <__sseek>:
  405a44:	b510      	push	{r4, lr}
  405a46:	460c      	mov	r4, r1
  405a48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405a4c:	f000 f9b0 	bl	405db0 <_lseek_r>
  405a50:	89a3      	ldrh	r3, [r4, #12]
  405a52:	1c42      	adds	r2, r0, #1
  405a54:	bf0e      	itee	eq
  405a56:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  405a5a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  405a5e:	6520      	strne	r0, [r4, #80]	; 0x50
  405a60:	81a3      	strh	r3, [r4, #12]
  405a62:	bd10      	pop	{r4, pc}

00405a64 <__sclose>:
  405a64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405a68:	f000 b908 	b.w	405c7c <_close_r>

00405a6c <__swbuf_r>:
  405a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405a6e:	460d      	mov	r5, r1
  405a70:	4614      	mov	r4, r2
  405a72:	4606      	mov	r6, r0
  405a74:	b110      	cbz	r0, 405a7c <__swbuf_r+0x10>
  405a76:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405a78:	2b00      	cmp	r3, #0
  405a7a:	d04b      	beq.n	405b14 <__swbuf_r+0xa8>
  405a7c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405a80:	69a3      	ldr	r3, [r4, #24]
  405a82:	60a3      	str	r3, [r4, #8]
  405a84:	b291      	uxth	r1, r2
  405a86:	0708      	lsls	r0, r1, #28
  405a88:	d539      	bpl.n	405afe <__swbuf_r+0x92>
  405a8a:	6923      	ldr	r3, [r4, #16]
  405a8c:	2b00      	cmp	r3, #0
  405a8e:	d036      	beq.n	405afe <__swbuf_r+0x92>
  405a90:	b2ed      	uxtb	r5, r5
  405a92:	0489      	lsls	r1, r1, #18
  405a94:	462f      	mov	r7, r5
  405a96:	d515      	bpl.n	405ac4 <__swbuf_r+0x58>
  405a98:	6822      	ldr	r2, [r4, #0]
  405a9a:	6961      	ldr	r1, [r4, #20]
  405a9c:	1ad3      	subs	r3, r2, r3
  405a9e:	428b      	cmp	r3, r1
  405aa0:	da1c      	bge.n	405adc <__swbuf_r+0x70>
  405aa2:	3301      	adds	r3, #1
  405aa4:	68a1      	ldr	r1, [r4, #8]
  405aa6:	1c50      	adds	r0, r2, #1
  405aa8:	3901      	subs	r1, #1
  405aaa:	60a1      	str	r1, [r4, #8]
  405aac:	6020      	str	r0, [r4, #0]
  405aae:	7015      	strb	r5, [r2, #0]
  405ab0:	6962      	ldr	r2, [r4, #20]
  405ab2:	429a      	cmp	r2, r3
  405ab4:	d01a      	beq.n	405aec <__swbuf_r+0x80>
  405ab6:	89a3      	ldrh	r3, [r4, #12]
  405ab8:	07db      	lsls	r3, r3, #31
  405aba:	d501      	bpl.n	405ac0 <__swbuf_r+0x54>
  405abc:	2d0a      	cmp	r5, #10
  405abe:	d015      	beq.n	405aec <__swbuf_r+0x80>
  405ac0:	4638      	mov	r0, r7
  405ac2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405ac4:	6e61      	ldr	r1, [r4, #100]	; 0x64
  405ac6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  405aca:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  405ace:	81a2      	strh	r2, [r4, #12]
  405ad0:	6822      	ldr	r2, [r4, #0]
  405ad2:	6661      	str	r1, [r4, #100]	; 0x64
  405ad4:	6961      	ldr	r1, [r4, #20]
  405ad6:	1ad3      	subs	r3, r2, r3
  405ad8:	428b      	cmp	r3, r1
  405ada:	dbe2      	blt.n	405aa2 <__swbuf_r+0x36>
  405adc:	4621      	mov	r1, r4
  405ade:	4630      	mov	r0, r6
  405ae0:	f7ff f87a 	bl	404bd8 <_fflush_r>
  405ae4:	b940      	cbnz	r0, 405af8 <__swbuf_r+0x8c>
  405ae6:	6822      	ldr	r2, [r4, #0]
  405ae8:	2301      	movs	r3, #1
  405aea:	e7db      	b.n	405aa4 <__swbuf_r+0x38>
  405aec:	4621      	mov	r1, r4
  405aee:	4630      	mov	r0, r6
  405af0:	f7ff f872 	bl	404bd8 <_fflush_r>
  405af4:	2800      	cmp	r0, #0
  405af6:	d0e3      	beq.n	405ac0 <__swbuf_r+0x54>
  405af8:	f04f 37ff 	mov.w	r7, #4294967295
  405afc:	e7e0      	b.n	405ac0 <__swbuf_r+0x54>
  405afe:	4621      	mov	r1, r4
  405b00:	4630      	mov	r0, r6
  405b02:	f7fe ff55 	bl	4049b0 <__swsetup_r>
  405b06:	2800      	cmp	r0, #0
  405b08:	d1f6      	bne.n	405af8 <__swbuf_r+0x8c>
  405b0a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405b0e:	6923      	ldr	r3, [r4, #16]
  405b10:	b291      	uxth	r1, r2
  405b12:	e7bd      	b.n	405a90 <__swbuf_r+0x24>
  405b14:	f7ff f8b8 	bl	404c88 <__sinit>
  405b18:	e7b0      	b.n	405a7c <__swbuf_r+0x10>
  405b1a:	bf00      	nop

00405b1c <_wcrtomb_r>:
  405b1c:	b5f0      	push	{r4, r5, r6, r7, lr}
  405b1e:	4606      	mov	r6, r0
  405b20:	b085      	sub	sp, #20
  405b22:	461f      	mov	r7, r3
  405b24:	b189      	cbz	r1, 405b4a <_wcrtomb_r+0x2e>
  405b26:	4c10      	ldr	r4, [pc, #64]	; (405b68 <_wcrtomb_r+0x4c>)
  405b28:	4d10      	ldr	r5, [pc, #64]	; (405b6c <_wcrtomb_r+0x50>)
  405b2a:	6824      	ldr	r4, [r4, #0]
  405b2c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  405b2e:	2c00      	cmp	r4, #0
  405b30:	bf08      	it	eq
  405b32:	462c      	moveq	r4, r5
  405b34:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  405b38:	47a0      	blx	r4
  405b3a:	1c43      	adds	r3, r0, #1
  405b3c:	d103      	bne.n	405b46 <_wcrtomb_r+0x2a>
  405b3e:	2200      	movs	r2, #0
  405b40:	238a      	movs	r3, #138	; 0x8a
  405b42:	603a      	str	r2, [r7, #0]
  405b44:	6033      	str	r3, [r6, #0]
  405b46:	b005      	add	sp, #20
  405b48:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405b4a:	460c      	mov	r4, r1
  405b4c:	4906      	ldr	r1, [pc, #24]	; (405b68 <_wcrtomb_r+0x4c>)
  405b4e:	4a07      	ldr	r2, [pc, #28]	; (405b6c <_wcrtomb_r+0x50>)
  405b50:	6809      	ldr	r1, [r1, #0]
  405b52:	6b49      	ldr	r1, [r1, #52]	; 0x34
  405b54:	2900      	cmp	r1, #0
  405b56:	bf08      	it	eq
  405b58:	4611      	moveq	r1, r2
  405b5a:	4622      	mov	r2, r4
  405b5c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  405b60:	a901      	add	r1, sp, #4
  405b62:	47a0      	blx	r4
  405b64:	e7e9      	b.n	405b3a <_wcrtomb_r+0x1e>
  405b66:	bf00      	nop
  405b68:	2040000c 	.word	0x2040000c
  405b6c:	2040084c 	.word	0x2040084c

00405b70 <__ascii_wctomb>:
  405b70:	b121      	cbz	r1, 405b7c <__ascii_wctomb+0xc>
  405b72:	2aff      	cmp	r2, #255	; 0xff
  405b74:	d804      	bhi.n	405b80 <__ascii_wctomb+0x10>
  405b76:	700a      	strb	r2, [r1, #0]
  405b78:	2001      	movs	r0, #1
  405b7a:	4770      	bx	lr
  405b7c:	4608      	mov	r0, r1
  405b7e:	4770      	bx	lr
  405b80:	238a      	movs	r3, #138	; 0x8a
  405b82:	6003      	str	r3, [r0, #0]
  405b84:	f04f 30ff 	mov.w	r0, #4294967295
  405b88:	4770      	bx	lr
  405b8a:	bf00      	nop

00405b8c <_write_r>:
  405b8c:	b570      	push	{r4, r5, r6, lr}
  405b8e:	460d      	mov	r5, r1
  405b90:	4c08      	ldr	r4, [pc, #32]	; (405bb4 <_write_r+0x28>)
  405b92:	4611      	mov	r1, r2
  405b94:	4606      	mov	r6, r0
  405b96:	461a      	mov	r2, r3
  405b98:	4628      	mov	r0, r5
  405b9a:	2300      	movs	r3, #0
  405b9c:	6023      	str	r3, [r4, #0]
  405b9e:	f7fa fbc7 	bl	400330 <_write>
  405ba2:	1c43      	adds	r3, r0, #1
  405ba4:	d000      	beq.n	405ba8 <_write_r+0x1c>
  405ba6:	bd70      	pop	{r4, r5, r6, pc}
  405ba8:	6823      	ldr	r3, [r4, #0]
  405baa:	2b00      	cmp	r3, #0
  405bac:	d0fb      	beq.n	405ba6 <_write_r+0x1a>
  405bae:	6033      	str	r3, [r6, #0]
  405bb0:	bd70      	pop	{r4, r5, r6, pc}
  405bb2:	bf00      	nop
  405bb4:	20400cd8 	.word	0x20400cd8

00405bb8 <__register_exitproc>:
  405bb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405bbc:	4d2c      	ldr	r5, [pc, #176]	; (405c70 <__register_exitproc+0xb8>)
  405bbe:	4606      	mov	r6, r0
  405bc0:	6828      	ldr	r0, [r5, #0]
  405bc2:	4698      	mov	r8, r3
  405bc4:	460f      	mov	r7, r1
  405bc6:	4691      	mov	r9, r2
  405bc8:	f7ff fc1e 	bl	405408 <__retarget_lock_acquire_recursive>
  405bcc:	4b29      	ldr	r3, [pc, #164]	; (405c74 <__register_exitproc+0xbc>)
  405bce:	681c      	ldr	r4, [r3, #0]
  405bd0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  405bd4:	2b00      	cmp	r3, #0
  405bd6:	d03e      	beq.n	405c56 <__register_exitproc+0x9e>
  405bd8:	685a      	ldr	r2, [r3, #4]
  405bda:	2a1f      	cmp	r2, #31
  405bdc:	dc1c      	bgt.n	405c18 <__register_exitproc+0x60>
  405bde:	f102 0e01 	add.w	lr, r2, #1
  405be2:	b176      	cbz	r6, 405c02 <__register_exitproc+0x4a>
  405be4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405be8:	2401      	movs	r4, #1
  405bea:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  405bee:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  405bf2:	4094      	lsls	r4, r2
  405bf4:	4320      	orrs	r0, r4
  405bf6:	2e02      	cmp	r6, #2
  405bf8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  405bfc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  405c00:	d023      	beq.n	405c4a <__register_exitproc+0x92>
  405c02:	3202      	adds	r2, #2
  405c04:	f8c3 e004 	str.w	lr, [r3, #4]
  405c08:	6828      	ldr	r0, [r5, #0]
  405c0a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  405c0e:	f7ff fbfd 	bl	40540c <__retarget_lock_release_recursive>
  405c12:	2000      	movs	r0, #0
  405c14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405c18:	4b17      	ldr	r3, [pc, #92]	; (405c78 <__register_exitproc+0xc0>)
  405c1a:	b30b      	cbz	r3, 405c60 <__register_exitproc+0xa8>
  405c1c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405c20:	f7fd faf8 	bl	403214 <malloc>
  405c24:	4603      	mov	r3, r0
  405c26:	b1d8      	cbz	r0, 405c60 <__register_exitproc+0xa8>
  405c28:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  405c2c:	6002      	str	r2, [r0, #0]
  405c2e:	2100      	movs	r1, #0
  405c30:	6041      	str	r1, [r0, #4]
  405c32:	460a      	mov	r2, r1
  405c34:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  405c38:	f04f 0e01 	mov.w	lr, #1
  405c3c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  405c40:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  405c44:	2e00      	cmp	r6, #0
  405c46:	d0dc      	beq.n	405c02 <__register_exitproc+0x4a>
  405c48:	e7cc      	b.n	405be4 <__register_exitproc+0x2c>
  405c4a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  405c4e:	430c      	orrs	r4, r1
  405c50:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  405c54:	e7d5      	b.n	405c02 <__register_exitproc+0x4a>
  405c56:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  405c5a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  405c5e:	e7bb      	b.n	405bd8 <__register_exitproc+0x20>
  405c60:	6828      	ldr	r0, [r5, #0]
  405c62:	f7ff fbd3 	bl	40540c <__retarget_lock_release_recursive>
  405c66:	f04f 30ff 	mov.w	r0, #4294967295
  405c6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405c6e:	bf00      	nop
  405c70:	20400848 	.word	0x20400848
  405c74:	00406170 	.word	0x00406170
  405c78:	00403215 	.word	0x00403215

00405c7c <_close_r>:
  405c7c:	b538      	push	{r3, r4, r5, lr}
  405c7e:	4c07      	ldr	r4, [pc, #28]	; (405c9c <_close_r+0x20>)
  405c80:	2300      	movs	r3, #0
  405c82:	4605      	mov	r5, r0
  405c84:	4608      	mov	r0, r1
  405c86:	6023      	str	r3, [r4, #0]
  405c88:	f7fb f9f8 	bl	40107c <_close>
  405c8c:	1c43      	adds	r3, r0, #1
  405c8e:	d000      	beq.n	405c92 <_close_r+0x16>
  405c90:	bd38      	pop	{r3, r4, r5, pc}
  405c92:	6823      	ldr	r3, [r4, #0]
  405c94:	2b00      	cmp	r3, #0
  405c96:	d0fb      	beq.n	405c90 <_close_r+0x14>
  405c98:	602b      	str	r3, [r5, #0]
  405c9a:	bd38      	pop	{r3, r4, r5, pc}
  405c9c:	20400cd8 	.word	0x20400cd8

00405ca0 <_fclose_r>:
  405ca0:	b570      	push	{r4, r5, r6, lr}
  405ca2:	b159      	cbz	r1, 405cbc <_fclose_r+0x1c>
  405ca4:	4605      	mov	r5, r0
  405ca6:	460c      	mov	r4, r1
  405ca8:	b110      	cbz	r0, 405cb0 <_fclose_r+0x10>
  405caa:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405cac:	2b00      	cmp	r3, #0
  405cae:	d03c      	beq.n	405d2a <_fclose_r+0x8a>
  405cb0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405cb2:	07d8      	lsls	r0, r3, #31
  405cb4:	d505      	bpl.n	405cc2 <_fclose_r+0x22>
  405cb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405cba:	b92b      	cbnz	r3, 405cc8 <_fclose_r+0x28>
  405cbc:	2600      	movs	r6, #0
  405cbe:	4630      	mov	r0, r6
  405cc0:	bd70      	pop	{r4, r5, r6, pc}
  405cc2:	89a3      	ldrh	r3, [r4, #12]
  405cc4:	0599      	lsls	r1, r3, #22
  405cc6:	d53c      	bpl.n	405d42 <_fclose_r+0xa2>
  405cc8:	4621      	mov	r1, r4
  405cca:	4628      	mov	r0, r5
  405ccc:	f7fe fee4 	bl	404a98 <__sflush_r>
  405cd0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  405cd2:	4606      	mov	r6, r0
  405cd4:	b133      	cbz	r3, 405ce4 <_fclose_r+0x44>
  405cd6:	69e1      	ldr	r1, [r4, #28]
  405cd8:	4628      	mov	r0, r5
  405cda:	4798      	blx	r3
  405cdc:	2800      	cmp	r0, #0
  405cde:	bfb8      	it	lt
  405ce0:	f04f 36ff 	movlt.w	r6, #4294967295
  405ce4:	89a3      	ldrh	r3, [r4, #12]
  405ce6:	061a      	lsls	r2, r3, #24
  405ce8:	d422      	bmi.n	405d30 <_fclose_r+0x90>
  405cea:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405cec:	b141      	cbz	r1, 405d00 <_fclose_r+0x60>
  405cee:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405cf2:	4299      	cmp	r1, r3
  405cf4:	d002      	beq.n	405cfc <_fclose_r+0x5c>
  405cf6:	4628      	mov	r0, r5
  405cf8:	f7ff f8ec 	bl	404ed4 <_free_r>
  405cfc:	2300      	movs	r3, #0
  405cfe:	6323      	str	r3, [r4, #48]	; 0x30
  405d00:	6c61      	ldr	r1, [r4, #68]	; 0x44
  405d02:	b121      	cbz	r1, 405d0e <_fclose_r+0x6e>
  405d04:	4628      	mov	r0, r5
  405d06:	f7ff f8e5 	bl	404ed4 <_free_r>
  405d0a:	2300      	movs	r3, #0
  405d0c:	6463      	str	r3, [r4, #68]	; 0x44
  405d0e:	f7fe ffe7 	bl	404ce0 <__sfp_lock_acquire>
  405d12:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405d14:	2200      	movs	r2, #0
  405d16:	07db      	lsls	r3, r3, #31
  405d18:	81a2      	strh	r2, [r4, #12]
  405d1a:	d50e      	bpl.n	405d3a <_fclose_r+0x9a>
  405d1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405d1e:	f7ff fb71 	bl	405404 <__retarget_lock_close_recursive>
  405d22:	f7fe ffe3 	bl	404cec <__sfp_lock_release>
  405d26:	4630      	mov	r0, r6
  405d28:	bd70      	pop	{r4, r5, r6, pc}
  405d2a:	f7fe ffad 	bl	404c88 <__sinit>
  405d2e:	e7bf      	b.n	405cb0 <_fclose_r+0x10>
  405d30:	6921      	ldr	r1, [r4, #16]
  405d32:	4628      	mov	r0, r5
  405d34:	f7ff f8ce 	bl	404ed4 <_free_r>
  405d38:	e7d7      	b.n	405cea <_fclose_r+0x4a>
  405d3a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405d3c:	f7ff fb66 	bl	40540c <__retarget_lock_release_recursive>
  405d40:	e7ec      	b.n	405d1c <_fclose_r+0x7c>
  405d42:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405d44:	f7ff fb60 	bl	405408 <__retarget_lock_acquire_recursive>
  405d48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405d4c:	2b00      	cmp	r3, #0
  405d4e:	d1bb      	bne.n	405cc8 <_fclose_r+0x28>
  405d50:	6e66      	ldr	r6, [r4, #100]	; 0x64
  405d52:	f016 0601 	ands.w	r6, r6, #1
  405d56:	d1b1      	bne.n	405cbc <_fclose_r+0x1c>
  405d58:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405d5a:	f7ff fb57 	bl	40540c <__retarget_lock_release_recursive>
  405d5e:	4630      	mov	r0, r6
  405d60:	bd70      	pop	{r4, r5, r6, pc}
  405d62:	bf00      	nop

00405d64 <_fstat_r>:
  405d64:	b538      	push	{r3, r4, r5, lr}
  405d66:	460b      	mov	r3, r1
  405d68:	4c07      	ldr	r4, [pc, #28]	; (405d88 <_fstat_r+0x24>)
  405d6a:	4605      	mov	r5, r0
  405d6c:	4611      	mov	r1, r2
  405d6e:	4618      	mov	r0, r3
  405d70:	2300      	movs	r3, #0
  405d72:	6023      	str	r3, [r4, #0]
  405d74:	f7fb f985 	bl	401082 <_fstat>
  405d78:	1c43      	adds	r3, r0, #1
  405d7a:	d000      	beq.n	405d7e <_fstat_r+0x1a>
  405d7c:	bd38      	pop	{r3, r4, r5, pc}
  405d7e:	6823      	ldr	r3, [r4, #0]
  405d80:	2b00      	cmp	r3, #0
  405d82:	d0fb      	beq.n	405d7c <_fstat_r+0x18>
  405d84:	602b      	str	r3, [r5, #0]
  405d86:	bd38      	pop	{r3, r4, r5, pc}
  405d88:	20400cd8 	.word	0x20400cd8

00405d8c <_isatty_r>:
  405d8c:	b538      	push	{r3, r4, r5, lr}
  405d8e:	4c07      	ldr	r4, [pc, #28]	; (405dac <_isatty_r+0x20>)
  405d90:	2300      	movs	r3, #0
  405d92:	4605      	mov	r5, r0
  405d94:	4608      	mov	r0, r1
  405d96:	6023      	str	r3, [r4, #0]
  405d98:	f7fb f978 	bl	40108c <_isatty>
  405d9c:	1c43      	adds	r3, r0, #1
  405d9e:	d000      	beq.n	405da2 <_isatty_r+0x16>
  405da0:	bd38      	pop	{r3, r4, r5, pc}
  405da2:	6823      	ldr	r3, [r4, #0]
  405da4:	2b00      	cmp	r3, #0
  405da6:	d0fb      	beq.n	405da0 <_isatty_r+0x14>
  405da8:	602b      	str	r3, [r5, #0]
  405daa:	bd38      	pop	{r3, r4, r5, pc}
  405dac:	20400cd8 	.word	0x20400cd8

00405db0 <_lseek_r>:
  405db0:	b570      	push	{r4, r5, r6, lr}
  405db2:	460d      	mov	r5, r1
  405db4:	4c08      	ldr	r4, [pc, #32]	; (405dd8 <_lseek_r+0x28>)
  405db6:	4611      	mov	r1, r2
  405db8:	4606      	mov	r6, r0
  405dba:	461a      	mov	r2, r3
  405dbc:	4628      	mov	r0, r5
  405dbe:	2300      	movs	r3, #0
  405dc0:	6023      	str	r3, [r4, #0]
  405dc2:	f7fb f965 	bl	401090 <_lseek>
  405dc6:	1c43      	adds	r3, r0, #1
  405dc8:	d000      	beq.n	405dcc <_lseek_r+0x1c>
  405dca:	bd70      	pop	{r4, r5, r6, pc}
  405dcc:	6823      	ldr	r3, [r4, #0]
  405dce:	2b00      	cmp	r3, #0
  405dd0:	d0fb      	beq.n	405dca <_lseek_r+0x1a>
  405dd2:	6033      	str	r3, [r6, #0]
  405dd4:	bd70      	pop	{r4, r5, r6, pc}
  405dd6:	bf00      	nop
  405dd8:	20400cd8 	.word	0x20400cd8

00405ddc <_read_r>:
  405ddc:	b570      	push	{r4, r5, r6, lr}
  405dde:	460d      	mov	r5, r1
  405de0:	4c08      	ldr	r4, [pc, #32]	; (405e04 <_read_r+0x28>)
  405de2:	4611      	mov	r1, r2
  405de4:	4606      	mov	r6, r0
  405de6:	461a      	mov	r2, r3
  405de8:	4628      	mov	r0, r5
  405dea:	2300      	movs	r3, #0
  405dec:	6023      	str	r3, [r4, #0]
  405dee:	f7fa fa81 	bl	4002f4 <_read>
  405df2:	1c43      	adds	r3, r0, #1
  405df4:	d000      	beq.n	405df8 <_read_r+0x1c>
  405df6:	bd70      	pop	{r4, r5, r6, pc}
  405df8:	6823      	ldr	r3, [r4, #0]
  405dfa:	2b00      	cmp	r3, #0
  405dfc:	d0fb      	beq.n	405df6 <_read_r+0x1a>
  405dfe:	6033      	str	r3, [r6, #0]
  405e00:	bd70      	pop	{r4, r5, r6, pc}
  405e02:	bf00      	nop
  405e04:	20400cd8 	.word	0x20400cd8

00405e08 <__aeabi_uldivmod>:
  405e08:	b953      	cbnz	r3, 405e20 <__aeabi_uldivmod+0x18>
  405e0a:	b94a      	cbnz	r2, 405e20 <__aeabi_uldivmod+0x18>
  405e0c:	2900      	cmp	r1, #0
  405e0e:	bf08      	it	eq
  405e10:	2800      	cmpeq	r0, #0
  405e12:	bf1c      	itt	ne
  405e14:	f04f 31ff 	movne.w	r1, #4294967295
  405e18:	f04f 30ff 	movne.w	r0, #4294967295
  405e1c:	f000 b97a 	b.w	406114 <__aeabi_idiv0>
  405e20:	f1ad 0c08 	sub.w	ip, sp, #8
  405e24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  405e28:	f000 f806 	bl	405e38 <__udivmoddi4>
  405e2c:	f8dd e004 	ldr.w	lr, [sp, #4]
  405e30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405e34:	b004      	add	sp, #16
  405e36:	4770      	bx	lr

00405e38 <__udivmoddi4>:
  405e38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405e3c:	468c      	mov	ip, r1
  405e3e:	460d      	mov	r5, r1
  405e40:	4604      	mov	r4, r0
  405e42:	9e08      	ldr	r6, [sp, #32]
  405e44:	2b00      	cmp	r3, #0
  405e46:	d151      	bne.n	405eec <__udivmoddi4+0xb4>
  405e48:	428a      	cmp	r2, r1
  405e4a:	4617      	mov	r7, r2
  405e4c:	d96d      	bls.n	405f2a <__udivmoddi4+0xf2>
  405e4e:	fab2 fe82 	clz	lr, r2
  405e52:	f1be 0f00 	cmp.w	lr, #0
  405e56:	d00b      	beq.n	405e70 <__udivmoddi4+0x38>
  405e58:	f1ce 0c20 	rsb	ip, lr, #32
  405e5c:	fa01 f50e 	lsl.w	r5, r1, lr
  405e60:	fa20 fc0c 	lsr.w	ip, r0, ip
  405e64:	fa02 f70e 	lsl.w	r7, r2, lr
  405e68:	ea4c 0c05 	orr.w	ip, ip, r5
  405e6c:	fa00 f40e 	lsl.w	r4, r0, lr
  405e70:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  405e74:	0c25      	lsrs	r5, r4, #16
  405e76:	fbbc f8fa 	udiv	r8, ip, sl
  405e7a:	fa1f f987 	uxth.w	r9, r7
  405e7e:	fb0a cc18 	mls	ip, sl, r8, ip
  405e82:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  405e86:	fb08 f309 	mul.w	r3, r8, r9
  405e8a:	42ab      	cmp	r3, r5
  405e8c:	d90a      	bls.n	405ea4 <__udivmoddi4+0x6c>
  405e8e:	19ed      	adds	r5, r5, r7
  405e90:	f108 32ff 	add.w	r2, r8, #4294967295
  405e94:	f080 8123 	bcs.w	4060de <__udivmoddi4+0x2a6>
  405e98:	42ab      	cmp	r3, r5
  405e9a:	f240 8120 	bls.w	4060de <__udivmoddi4+0x2a6>
  405e9e:	f1a8 0802 	sub.w	r8, r8, #2
  405ea2:	443d      	add	r5, r7
  405ea4:	1aed      	subs	r5, r5, r3
  405ea6:	b2a4      	uxth	r4, r4
  405ea8:	fbb5 f0fa 	udiv	r0, r5, sl
  405eac:	fb0a 5510 	mls	r5, sl, r0, r5
  405eb0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  405eb4:	fb00 f909 	mul.w	r9, r0, r9
  405eb8:	45a1      	cmp	r9, r4
  405eba:	d909      	bls.n	405ed0 <__udivmoddi4+0x98>
  405ebc:	19e4      	adds	r4, r4, r7
  405ebe:	f100 33ff 	add.w	r3, r0, #4294967295
  405ec2:	f080 810a 	bcs.w	4060da <__udivmoddi4+0x2a2>
  405ec6:	45a1      	cmp	r9, r4
  405ec8:	f240 8107 	bls.w	4060da <__udivmoddi4+0x2a2>
  405ecc:	3802      	subs	r0, #2
  405ece:	443c      	add	r4, r7
  405ed0:	eba4 0409 	sub.w	r4, r4, r9
  405ed4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405ed8:	2100      	movs	r1, #0
  405eda:	2e00      	cmp	r6, #0
  405edc:	d061      	beq.n	405fa2 <__udivmoddi4+0x16a>
  405ede:	fa24 f40e 	lsr.w	r4, r4, lr
  405ee2:	2300      	movs	r3, #0
  405ee4:	6034      	str	r4, [r6, #0]
  405ee6:	6073      	str	r3, [r6, #4]
  405ee8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405eec:	428b      	cmp	r3, r1
  405eee:	d907      	bls.n	405f00 <__udivmoddi4+0xc8>
  405ef0:	2e00      	cmp	r6, #0
  405ef2:	d054      	beq.n	405f9e <__udivmoddi4+0x166>
  405ef4:	2100      	movs	r1, #0
  405ef6:	e886 0021 	stmia.w	r6, {r0, r5}
  405efa:	4608      	mov	r0, r1
  405efc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405f00:	fab3 f183 	clz	r1, r3
  405f04:	2900      	cmp	r1, #0
  405f06:	f040 808e 	bne.w	406026 <__udivmoddi4+0x1ee>
  405f0a:	42ab      	cmp	r3, r5
  405f0c:	d302      	bcc.n	405f14 <__udivmoddi4+0xdc>
  405f0e:	4282      	cmp	r2, r0
  405f10:	f200 80fa 	bhi.w	406108 <__udivmoddi4+0x2d0>
  405f14:	1a84      	subs	r4, r0, r2
  405f16:	eb65 0503 	sbc.w	r5, r5, r3
  405f1a:	2001      	movs	r0, #1
  405f1c:	46ac      	mov	ip, r5
  405f1e:	2e00      	cmp	r6, #0
  405f20:	d03f      	beq.n	405fa2 <__udivmoddi4+0x16a>
  405f22:	e886 1010 	stmia.w	r6, {r4, ip}
  405f26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405f2a:	b912      	cbnz	r2, 405f32 <__udivmoddi4+0xfa>
  405f2c:	2701      	movs	r7, #1
  405f2e:	fbb7 f7f2 	udiv	r7, r7, r2
  405f32:	fab7 fe87 	clz	lr, r7
  405f36:	f1be 0f00 	cmp.w	lr, #0
  405f3a:	d134      	bne.n	405fa6 <__udivmoddi4+0x16e>
  405f3c:	1beb      	subs	r3, r5, r7
  405f3e:	0c3a      	lsrs	r2, r7, #16
  405f40:	fa1f fc87 	uxth.w	ip, r7
  405f44:	2101      	movs	r1, #1
  405f46:	fbb3 f8f2 	udiv	r8, r3, r2
  405f4a:	0c25      	lsrs	r5, r4, #16
  405f4c:	fb02 3318 	mls	r3, r2, r8, r3
  405f50:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  405f54:	fb0c f308 	mul.w	r3, ip, r8
  405f58:	42ab      	cmp	r3, r5
  405f5a:	d907      	bls.n	405f6c <__udivmoddi4+0x134>
  405f5c:	19ed      	adds	r5, r5, r7
  405f5e:	f108 30ff 	add.w	r0, r8, #4294967295
  405f62:	d202      	bcs.n	405f6a <__udivmoddi4+0x132>
  405f64:	42ab      	cmp	r3, r5
  405f66:	f200 80d1 	bhi.w	40610c <__udivmoddi4+0x2d4>
  405f6a:	4680      	mov	r8, r0
  405f6c:	1aed      	subs	r5, r5, r3
  405f6e:	b2a3      	uxth	r3, r4
  405f70:	fbb5 f0f2 	udiv	r0, r5, r2
  405f74:	fb02 5510 	mls	r5, r2, r0, r5
  405f78:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  405f7c:	fb0c fc00 	mul.w	ip, ip, r0
  405f80:	45a4      	cmp	ip, r4
  405f82:	d907      	bls.n	405f94 <__udivmoddi4+0x15c>
  405f84:	19e4      	adds	r4, r4, r7
  405f86:	f100 33ff 	add.w	r3, r0, #4294967295
  405f8a:	d202      	bcs.n	405f92 <__udivmoddi4+0x15a>
  405f8c:	45a4      	cmp	ip, r4
  405f8e:	f200 80b8 	bhi.w	406102 <__udivmoddi4+0x2ca>
  405f92:	4618      	mov	r0, r3
  405f94:	eba4 040c 	sub.w	r4, r4, ip
  405f98:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405f9c:	e79d      	b.n	405eda <__udivmoddi4+0xa2>
  405f9e:	4631      	mov	r1, r6
  405fa0:	4630      	mov	r0, r6
  405fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405fa6:	f1ce 0420 	rsb	r4, lr, #32
  405faa:	fa05 f30e 	lsl.w	r3, r5, lr
  405fae:	fa07 f70e 	lsl.w	r7, r7, lr
  405fb2:	fa20 f804 	lsr.w	r8, r0, r4
  405fb6:	0c3a      	lsrs	r2, r7, #16
  405fb8:	fa25 f404 	lsr.w	r4, r5, r4
  405fbc:	ea48 0803 	orr.w	r8, r8, r3
  405fc0:	fbb4 f1f2 	udiv	r1, r4, r2
  405fc4:	ea4f 4518 	mov.w	r5, r8, lsr #16
  405fc8:	fb02 4411 	mls	r4, r2, r1, r4
  405fcc:	fa1f fc87 	uxth.w	ip, r7
  405fd0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  405fd4:	fb01 f30c 	mul.w	r3, r1, ip
  405fd8:	42ab      	cmp	r3, r5
  405fda:	fa00 f40e 	lsl.w	r4, r0, lr
  405fde:	d909      	bls.n	405ff4 <__udivmoddi4+0x1bc>
  405fe0:	19ed      	adds	r5, r5, r7
  405fe2:	f101 30ff 	add.w	r0, r1, #4294967295
  405fe6:	f080 808a 	bcs.w	4060fe <__udivmoddi4+0x2c6>
  405fea:	42ab      	cmp	r3, r5
  405fec:	f240 8087 	bls.w	4060fe <__udivmoddi4+0x2c6>
  405ff0:	3902      	subs	r1, #2
  405ff2:	443d      	add	r5, r7
  405ff4:	1aeb      	subs	r3, r5, r3
  405ff6:	fa1f f588 	uxth.w	r5, r8
  405ffa:	fbb3 f0f2 	udiv	r0, r3, r2
  405ffe:	fb02 3310 	mls	r3, r2, r0, r3
  406002:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406006:	fb00 f30c 	mul.w	r3, r0, ip
  40600a:	42ab      	cmp	r3, r5
  40600c:	d907      	bls.n	40601e <__udivmoddi4+0x1e6>
  40600e:	19ed      	adds	r5, r5, r7
  406010:	f100 38ff 	add.w	r8, r0, #4294967295
  406014:	d26f      	bcs.n	4060f6 <__udivmoddi4+0x2be>
  406016:	42ab      	cmp	r3, r5
  406018:	d96d      	bls.n	4060f6 <__udivmoddi4+0x2be>
  40601a:	3802      	subs	r0, #2
  40601c:	443d      	add	r5, r7
  40601e:	1aeb      	subs	r3, r5, r3
  406020:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  406024:	e78f      	b.n	405f46 <__udivmoddi4+0x10e>
  406026:	f1c1 0720 	rsb	r7, r1, #32
  40602a:	fa22 f807 	lsr.w	r8, r2, r7
  40602e:	408b      	lsls	r3, r1
  406030:	fa05 f401 	lsl.w	r4, r5, r1
  406034:	ea48 0303 	orr.w	r3, r8, r3
  406038:	fa20 fe07 	lsr.w	lr, r0, r7
  40603c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  406040:	40fd      	lsrs	r5, r7
  406042:	ea4e 0e04 	orr.w	lr, lr, r4
  406046:	fbb5 f9fc 	udiv	r9, r5, ip
  40604a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40604e:	fb0c 5519 	mls	r5, ip, r9, r5
  406052:	fa1f f883 	uxth.w	r8, r3
  406056:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40605a:	fb09 f408 	mul.w	r4, r9, r8
  40605e:	42ac      	cmp	r4, r5
  406060:	fa02 f201 	lsl.w	r2, r2, r1
  406064:	fa00 fa01 	lsl.w	sl, r0, r1
  406068:	d908      	bls.n	40607c <__udivmoddi4+0x244>
  40606a:	18ed      	adds	r5, r5, r3
  40606c:	f109 30ff 	add.w	r0, r9, #4294967295
  406070:	d243      	bcs.n	4060fa <__udivmoddi4+0x2c2>
  406072:	42ac      	cmp	r4, r5
  406074:	d941      	bls.n	4060fa <__udivmoddi4+0x2c2>
  406076:	f1a9 0902 	sub.w	r9, r9, #2
  40607a:	441d      	add	r5, r3
  40607c:	1b2d      	subs	r5, r5, r4
  40607e:	fa1f fe8e 	uxth.w	lr, lr
  406082:	fbb5 f0fc 	udiv	r0, r5, ip
  406086:	fb0c 5510 	mls	r5, ip, r0, r5
  40608a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40608e:	fb00 f808 	mul.w	r8, r0, r8
  406092:	45a0      	cmp	r8, r4
  406094:	d907      	bls.n	4060a6 <__udivmoddi4+0x26e>
  406096:	18e4      	adds	r4, r4, r3
  406098:	f100 35ff 	add.w	r5, r0, #4294967295
  40609c:	d229      	bcs.n	4060f2 <__udivmoddi4+0x2ba>
  40609e:	45a0      	cmp	r8, r4
  4060a0:	d927      	bls.n	4060f2 <__udivmoddi4+0x2ba>
  4060a2:	3802      	subs	r0, #2
  4060a4:	441c      	add	r4, r3
  4060a6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4060aa:	eba4 0408 	sub.w	r4, r4, r8
  4060ae:	fba0 8902 	umull	r8, r9, r0, r2
  4060b2:	454c      	cmp	r4, r9
  4060b4:	46c6      	mov	lr, r8
  4060b6:	464d      	mov	r5, r9
  4060b8:	d315      	bcc.n	4060e6 <__udivmoddi4+0x2ae>
  4060ba:	d012      	beq.n	4060e2 <__udivmoddi4+0x2aa>
  4060bc:	b156      	cbz	r6, 4060d4 <__udivmoddi4+0x29c>
  4060be:	ebba 030e 	subs.w	r3, sl, lr
  4060c2:	eb64 0405 	sbc.w	r4, r4, r5
  4060c6:	fa04 f707 	lsl.w	r7, r4, r7
  4060ca:	40cb      	lsrs	r3, r1
  4060cc:	431f      	orrs	r7, r3
  4060ce:	40cc      	lsrs	r4, r1
  4060d0:	6037      	str	r7, [r6, #0]
  4060d2:	6074      	str	r4, [r6, #4]
  4060d4:	2100      	movs	r1, #0
  4060d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4060da:	4618      	mov	r0, r3
  4060dc:	e6f8      	b.n	405ed0 <__udivmoddi4+0x98>
  4060de:	4690      	mov	r8, r2
  4060e0:	e6e0      	b.n	405ea4 <__udivmoddi4+0x6c>
  4060e2:	45c2      	cmp	sl, r8
  4060e4:	d2ea      	bcs.n	4060bc <__udivmoddi4+0x284>
  4060e6:	ebb8 0e02 	subs.w	lr, r8, r2
  4060ea:	eb69 0503 	sbc.w	r5, r9, r3
  4060ee:	3801      	subs	r0, #1
  4060f0:	e7e4      	b.n	4060bc <__udivmoddi4+0x284>
  4060f2:	4628      	mov	r0, r5
  4060f4:	e7d7      	b.n	4060a6 <__udivmoddi4+0x26e>
  4060f6:	4640      	mov	r0, r8
  4060f8:	e791      	b.n	40601e <__udivmoddi4+0x1e6>
  4060fa:	4681      	mov	r9, r0
  4060fc:	e7be      	b.n	40607c <__udivmoddi4+0x244>
  4060fe:	4601      	mov	r1, r0
  406100:	e778      	b.n	405ff4 <__udivmoddi4+0x1bc>
  406102:	3802      	subs	r0, #2
  406104:	443c      	add	r4, r7
  406106:	e745      	b.n	405f94 <__udivmoddi4+0x15c>
  406108:	4608      	mov	r0, r1
  40610a:	e708      	b.n	405f1e <__udivmoddi4+0xe6>
  40610c:	f1a8 0802 	sub.w	r8, r8, #2
  406110:	443d      	add	r5, r7
  406112:	e72b      	b.n	405f6c <__udivmoddi4+0x134>

00406114 <__aeabi_idiv0>:
  406114:	4770      	bx	lr
  406116:	bf00      	nop
  406118:	454c4449 	.word	0x454c4449
  40611c:	00000000 	.word	0x00000000
  406120:	51726d54 	.word	0x51726d54
  406124:	00000000 	.word	0x00000000
  406128:	20726d54 	.word	0x20726d54
  40612c:	00637653 	.word	0x00637653
  406130:	00005441 	.word	0x00005441
  406134:	4e2b5441 	.word	0x4e2b5441
  406138:	4a454d41 	.word	0x4a454d41
  40613c:	0067726f 	.word	0x0067726f
  406140:	502b5441 	.word	0x502b5441
  406144:	30304e49 	.word	0x30304e49
  406148:	00003030 	.word	0x00003030
  40614c:	00544c42 	.word	0x00544c42
  406150:	43454641 	.word	0x43454641
  406154:	00000000 	.word	0x00000000
  406158:	63617473 	.word	0x63617473
  40615c:	766f206b 	.word	0x766f206b
  406160:	6c667265 	.word	0x6c667265
  406164:	2520776f 	.word	0x2520776f
  406168:	73252078 	.word	0x73252078
  40616c:	00000a0d 	.word	0x00000a0d

00406170 <_global_impure_ptr>:
  406170:	20400010 33323130 37363534 42413938     ..@ 0123456789AB
  406180:	46454443 00000000 33323130 37363534     CDEF....01234567
  406190:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  4061a0:	0000296c                                l)..

004061a4 <blanks.7217>:
  4061a4:	20202020 20202020 20202020 20202020                     

004061b4 <zeroes.7218>:
  4061b4:	30303030 30303030 30303030 30303030     0000000000000000
  4061c4:	00000043 49534f50 00000058 0000002e     C...POSIX.......

004061d4 <_ctype_>:
  4061d4:	20202000 20202020 28282020 20282828     .         ((((( 
  4061e4:	20202020 20202020 20202020 20202020                     
  4061f4:	10108820 10101010 10101010 10101010      ...............
  406204:	04040410 04040404 10040404 10101010     ................
  406214:	41411010 41414141 01010101 01010101     ..AAAAAA........
  406224:	01010101 01010101 01010101 10101010     ................
  406234:	42421010 42424242 02020202 02020202     ..BBBBBB........
  406244:	02020202 02020202 02020202 10101010     ................
  406254:	00000020 00000000 00000000 00000000      ...............
	...

004062d8 <_init>:
  4062d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4062da:	bf00      	nop
  4062dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4062de:	bc08      	pop	{r3}
  4062e0:	469e      	mov	lr, r3
  4062e2:	4770      	bx	lr

004062e4 <__init_array_start>:
  4062e4:	00404a79 	.word	0x00404a79

004062e8 <__frame_dummy_init_array_entry>:
  4062e8:	00400165                                e.@.

004062ec <_fini>:
  4062ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4062ee:	bf00      	nop
  4062f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4062f2:	bc08      	pop	{r3}
  4062f4:	469e      	mov	lr, r3
  4062f6:	4770      	bx	lr

004062f8 <__fini_array_start>:
  4062f8:	00400141 	.word	0x00400141
