# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../RAM_32_bit.srcs/sources_1/new/main.sv" \
"../../../../RAM_32_bit.srcs/sim_1/new/test_bench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
