<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v</data>
            <data>Verilog</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:1s</data>
            <data>0h:0m:1s</data>
            <data>0h:0m:4s</data>
            <data>137</data>
            <data>WINDOWS 10 x86_64</data>
            <data>AMD Ryzen 5 5600H with Radeon Graphics</data>
            <data>16</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="4">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v(line number: 6)] Analyzing module fir_guide (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v(line number: 1)] Analyzing module mult_cell (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 1)] Analyzing module mult_man (library work)</data>
        </row>
        <row>
            <data message="4">Module &quot;fir_guide&quot; is set as top module.</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v(line number: 6)] Elaborating module fir_guide</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v(line number: 78)] Elaborating instance u_mult_paral</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 1)] Elaborating module mult_man</data>
        </row>
        <row>
            <data message="4">Module instance {fir_guide.u_mult_paral} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 23)] Elaborating instance u_mult_step0</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell</data>
        </row>
        <row>
            <data message="4">Module instance {fir_guide.u_mult_paral.u_mult_step0} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell</data>
        </row>
        <row>
            <data message="4">Module instance {fir_guide.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell</data>
        </row>
        <row>
            <data message="4">Module instance {fir_guide.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell</data>
        </row>
        <row>
            <data message="4">Module instance {fir_guide.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell</data>
        </row>
        <row>
            <data message="4">Module instance {fir_guide.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell</data>
        </row>
        <row>
            <data message="4">Module instance {fir_guide.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell</data>
        </row>
        <row>
            <data message="4">Module instance {fir_guide.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell</data>
        </row>
        <row>
            <data message="4">Module instance {fir_guide.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell</data>
        </row>
        <row>
            <data message="4">Module instance {fir_guide.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell</data>
        </row>
        <row>
            <data message="4">Module instance {fir_guide.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell</data>
        </row>
        <row>
            <data message="4">Module instance {fir_guide.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell</data>
        </row>
        <row>
            <data message="4">Module instance {fir_guide.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v(line number: 78)] Elaborating instance u_mult_paral</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 1)] Elaborating module mult_man</data>
        </row>
        <row>
            <data message="4">Module instance {fir_guide.u_mult_paral} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v(line number: 78)] Elaborating instance u_mult_paral</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 1)] Elaborating module mult_man</data>
        </row>
        <row>
            <data message="4">Module instance {fir_guide.u_mult_paral} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v(line number: 78)] Elaborating instance u_mult_paral</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 1)] Elaborating module mult_man</data>
        </row>
        <row>
            <data message="4">Module instance {fir_guide.u_mult_paral} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v(line number: 78)] Elaborating instance u_mult_paral</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 1)] Elaborating module mult_man</data>
        </row>
        <row>
            <data message="4">Module instance {fir_guide.u_mult_paral} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v(line number: 78)] Elaborating instance u_mult_paral</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 1)] Elaborating module mult_man</data>
        </row>
        <row>
            <data message="4">Module instance {fir_guide.u_mult_paral} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v(line number: 78)] Elaborating instance u_mult_paral</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 1)] Elaborating module mult_man</data>
        </row>
        <row>
            <data message="4">Module instance {fir_guide.u_mult_paral} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v(line number: 78)] Elaborating instance u_mult_paral</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 1)] Elaborating module mult_man</data>
        </row>
        <row>
            <data message="4">Module instance {fir_guide.u_mult_paral} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N24 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N31 (bmsWIDEMUX).</data>
        </row>
    </table>
    <general_container id="compile_settings">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL50H-6FBG484</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>fir_guide</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>SystemVerilog</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Allow Duplicate Modules</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_fir	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>