
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009909                       # Number of seconds simulated
sim_ticks                                  9909062163                       # Number of ticks simulated
final_tick                               522518265051                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 187251                       # Simulator instruction rate (inst/s)
host_op_rate                                   235140                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 234713                       # Simulator tick rate (ticks/s)
host_mem_usage                               67370456                       # Number of bytes of host memory used
host_seconds                                 42217.82                       # Real time elapsed on the host
sim_insts                                  7905322140                       # Number of instructions simulated
sim_ops                                    9927098650                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       357120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       356480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       103680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       103552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        81920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       103680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        81792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       103680                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1330560                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       483072                       # Number of bytes written to this memory
system.physmem.bytes_written::total            483072                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2790                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2785                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          810                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          809                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          640                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          810                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          639                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          810                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10395                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3774                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3774                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       452111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     36039738                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       439194                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     35975150                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       503781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10463150                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       516699                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10450232                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       490864                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      8267180                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       503781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     10463150                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       490864                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      8254262                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       503781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     10463150                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               134277087                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       452111                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       439194                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       503781                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       516699                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       490864                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       503781                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       490864                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       503781                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3901076                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          48750527                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               48750527                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          48750527                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       452111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     36039738                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       439194                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     35975150                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       503781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10463150                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       516699                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10450232                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       490864                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      8267180                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       503781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     10463150                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       490864                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      8254262                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       503781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     10463150                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              183027614                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus0.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         1759112                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1586833                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        93991                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       652021                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          627567                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           96891                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         4170                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     18639748                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11059203                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            1759112                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       724458                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2186640                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         295699                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1282362                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1071461                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        94270                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     22308118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.581613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.899155                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20121478     90.20%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           77837      0.35%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          160652      0.72%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           66772      0.30%     91.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          362402      1.62%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          323435      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           62373      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          131135      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1002034      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     22308118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074028                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.465401                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        18515878                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1407638                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2178376                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         7087                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        199133                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       154701                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      12966371                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1448                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        199133                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        18536874                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1241124                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        99969                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2166176                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        64836                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      12958529                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           59                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         28616                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        22944                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          788                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     15220431                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     61027058                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     61027058                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     13472728                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         1747694                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1515                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          770                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           159236                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      3054670                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1544684                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        14187                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        75758                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          12931895                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1517                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12423333                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         7180                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1012794                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      2437296                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     22308118                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.556897                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.352272                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17877676     80.14%     80.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1335501      5.99%     86.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1090898      4.89%     91.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       471792      2.11%     93.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       594846      2.67%     95.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       570813      2.56%     98.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       324961      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        25603      0.11%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        16028      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     22308118                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31477     11.21%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        242333     86.28%     97.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7063      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      7796791     62.76%     62.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       108291      0.87%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          744      0.01%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2976895     23.96%     87.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      1540612     12.40%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12423333                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.522807                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             280873                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022609                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     47442837                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     13946576                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12316354                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12704206                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22290                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       120327                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          371                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10369                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1101                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        199133                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1201387                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        18677                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     12933423                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          152                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      3054670                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1544684                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          769                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         12415                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          371                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        53998                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        55963                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       109961                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12335842                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2967145                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        87491                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   11                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             4507575                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1616539                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           1540430                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.519125                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12316761                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12316354                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          6653466                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         13120025                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.518305                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507123                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11751451                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1183416                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1498                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        95823                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22108985                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.531524                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.353446                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17841043     80.70%     80.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1562196      7.07%     87.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       731696      3.31%     91.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       721308      3.26%     94.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       196678      0.89%     95.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       833966      3.77%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        62762      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        45863      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       113473      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22108985                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11751451                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               4468658                       # Number of memory references committed
system.switch_cpus0.commit.loads              2934343                       # Number of loads committed
system.switch_cpus0.commit.membars                748                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1551996                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         10449671                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       113801                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       113473                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            34930353                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           26068900                       # The number of ROB writes
system.switch_cpus0.timesIdled                 406899                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1454622                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11751451                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.376273                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.376273                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.420827                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.420827                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60978327                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       14307029                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       15434135                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1496                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus1.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1761163                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1588761                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        94488                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       652756                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          628057                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           96961                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         4163                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     18653566                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11070128                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1761163                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       725018                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2188768                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         297814                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1254682                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1072684                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        94749                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     22297988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.582496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.900508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        20109220     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           77933      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          160537      0.72%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           66900      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          362965      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          323388      1.45%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           62532      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          131321      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1003192      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     22297988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074114                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.465861                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        18531326                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1378353                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2180457                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         7109                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        200737                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       154805                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      12980028                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1446                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        200737                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        18552061                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1213254                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        99058                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2168469                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        64403                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      12972294                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         28208                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        22791                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          971                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     15238651                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     61089433                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     61089433                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     13477037                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         1761608                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         1512                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          768                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           158540                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      3056781                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      1544864                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14179                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        75400                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          12945628                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1515                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         12431938                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         7354                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1023591                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      2463728                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     22297988                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.557536                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.352712                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     17863103     80.11%     80.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1337572      6.00%     86.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1091517      4.90%     91.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       473064      2.12%     93.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       595899      2.67%     95.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       570459      2.56%     98.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       324449      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        25845      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        16080      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     22297988                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          31468     11.21%     11.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        242099     86.26%     97.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         7085      2.52%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      7804396     62.78%     62.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       108414      0.87%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          744      0.01%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2977583     23.95%     87.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      1540801     12.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      12431938                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.523169                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             280652                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022575                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     47449870                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     13971096                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12323816                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      12712590                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        22099                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       122176                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          363                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        10389                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         1099                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        200737                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1173790                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        18521                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     12947150                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          142                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      3056781                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      1544864                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          767                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         12370                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          363                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        54261                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        56358                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       110619                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     12343608                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2967492                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        88330                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             4508093                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1617376                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           1540601                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.519452                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12324231                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12323816                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          6657639                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         13133195                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.518619                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.506932                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10002475                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11754486                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1194076                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1498                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        96335                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     22097251                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.531943                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.353933                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     17827566     80.68%     80.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1563527      7.08%     87.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       731816      3.31%     91.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       721744      3.27%     94.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       196860      0.89%     95.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       833218      3.77%     98.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        62944      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        45707      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       113869      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     22097251                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10002475                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11754486                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               4469076                       # Number of memory references committed
system.switch_cpus1.commit.loads              2934601                       # Number of loads committed
system.switch_cpus1.commit.membars                748                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1552430                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10452396                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       113860                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       113869                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            34931918                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           26097898                       # The number of ROB writes
system.switch_cpus1.timesIdled                 407220                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1464752                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10002475                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11754486                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10002475                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.375686                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.375686                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.420931                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.420931                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61011817                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       14318627                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       15445194                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1496                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1928344                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1578202                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       190520                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       789704                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          756837                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          198226                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8617                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     18553631                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              10784973                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1928344                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       955063                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2249509                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         522137                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        510862                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles          456                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          1137129                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       190479                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     21643638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.612064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.954284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        19394129     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          104117      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          166200      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          224576      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          232313      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          195839      0.90%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          109980      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          163149      0.75%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1053335      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     21643638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081150                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.453861                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        18364456                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       702368                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2245209                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2663                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        328939                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       316903                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          230                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      13235185                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1347                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        328939                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        18414958                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         136910                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       449189                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2197978                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       115661                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      13229839                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         16414                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        49951                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     18457031                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     61544404                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     61544404                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     15952699                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2504332                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3265                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1694                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           345885                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1240555                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       669548                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         7838                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       219295                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          13213214                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3276                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         12529468                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1901                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1494346                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3595929                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          114                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     21643638                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.578898                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.266964                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     16298489     75.30%     75.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2232608     10.32%     85.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1119727      5.17%     90.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       816686      3.77%     94.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       647304      2.99%     97.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       264500      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       166120      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        86720      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        11484      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     21643638                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2594     12.30%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          8077     38.31%     50.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        10415     49.39%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10538888     84.11%     84.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       187068      1.49%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1568      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1134728      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       667216      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      12529468                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.527274                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              21086                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001683                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     46725561                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     14710898                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12339001                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      12550554                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        25630                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       204313                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        10340                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        328939                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         109390                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        11810                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     13216510                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          579                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1240555                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       669548                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1697                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10014                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       110140                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       108078                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       218218                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     12354855                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1067076                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       174613                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1734230                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1754422                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            667154                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.519926                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              12339133                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             12339001                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7084152                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         19098583                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.519258                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.370926                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9299335                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11442449                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1774073                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3162                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       192700                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     21314699                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.536834                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.378063                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     16580972     77.79%     77.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2366305     11.10%     88.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       876207      4.11%     93.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       417280      1.96%     94.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       375988      1.76%     96.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       202899      0.95%     97.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       163321      0.77%     98.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        80299      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       251428      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     21314699                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9299335                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11442449                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1695450                       # Number of memory references committed
system.switch_cpus2.commit.loads              1036242                       # Number of loads committed
system.switch_cpus2.commit.membars               1578                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1649982                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10309487                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       235586                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       251428                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            34279728                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           26762001                       # The number of ROB writes
system.switch_cpus2.timesIdled                 283571                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2119102                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9299335                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11442449                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9299335                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.555316                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.555316                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.391341                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.391341                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        55598318                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       17190037                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       12263918                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3158                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1928117                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1577872                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       190353                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       788847                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          756079                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          197881                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8586                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     18544715                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              10782217                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1928117                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       953960                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2248606                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         521280                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        523804                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1136755                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       190432                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     21645595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.611804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.953952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        19396989     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          104180      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          165649      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          224808      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          232171      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          196300      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          108657      0.50%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          163896      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1052945      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     21645595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081140                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.453745                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        18355212                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       715176                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2244324                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2638                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        328242                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       317001                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          230                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      13230770                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1350                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        328242                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        18405678                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         138540                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       460132                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2197084                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       115916                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      13225473                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         16744                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        49931                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     18452959                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     61520675                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     61520675                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15950528                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2502417                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3225                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1655                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           345703                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1239598                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       669461                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         7903                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       241790                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          13208964                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3236                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         12526592                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1864                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1492179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3584531                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           74                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     21645595                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.578713                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.265263                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     16283462     75.23%     75.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2252576     10.41%     85.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1127355      5.21%     90.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       811205      3.75%     94.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       642625      2.97%     97.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       264249      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       166087      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        86864      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        11172      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     21645595                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2558     12.13%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          8122     38.51%     50.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        10412     49.36%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     10537017     84.12%     84.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       187113      1.49%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1568      0.01%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1133669      9.05%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       667225      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      12526592                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.527153                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              21092                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001684                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     46721735                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14704443                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     12336762                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      12547684                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        25397                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       203472                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        10324                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        328242                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         110922                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        11703                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     13212222                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          879                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1239598                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       669461                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1657                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          9886                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       109558                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       108393                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       217951                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     12352528                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1066779                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       174064                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1733941                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1754538                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            667162                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.519828                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              12336882                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             12336762                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7083301                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         19094315                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.519164                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.370964                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9298105                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11440950                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1771266                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3162                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       192538                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     21317352                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.536697                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.375079                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     16570148     77.73%     77.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2379556     11.16%     88.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       874151      4.10%     92.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       417842      1.96%     94.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       384846      1.81%     96.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       203617      0.96%     97.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       157345      0.74%     98.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        80749      0.38%     98.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       249098      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     21317352                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9298105                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11440950                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1695260                       # Number of memory references committed
system.switch_cpus3.commit.loads              1036123                       # Number of loads committed
system.switch_cpus3.commit.membars               1578                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1649755                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10308154                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       235559                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       249098                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            34280405                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           26752701                       # The number of ROB writes
system.switch_cpus3.timesIdled                 283159                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2117145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9298105                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11440950                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9298105                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.555654                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.555654                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.391289                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.391289                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        55586193                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       17188239                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       12260986                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3158                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2126294                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1770743                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       195400                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       804749                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          774686                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          228146                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9047                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     18490645                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11666211                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2126294                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1002832                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2429937                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         545708                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        947777                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1150269                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       186668                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     22216893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.645434                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.017384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        19786956     89.06%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          148302      0.67%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          186589      0.84%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          299400      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          125422      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          160318      0.72%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          188265      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           86143      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1235498      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     22216893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.089480                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.490946                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        18381573                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      1067679                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2418147                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1233                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        348253                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       323068                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      14259485                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1585                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        348253                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        18400755                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          60044                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       955344                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2400201                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        52289                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      14170654                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          7673                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        36178                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     19790413                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     65889771                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     65889771                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     16510762                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3279614                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3386                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1747                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           183990                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1329087                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       692785                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         7878                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       157961                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          13830994                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3398                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13253400                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        14345                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1706361                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3494874                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           95                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     22216893                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.596546                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.318713                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     16601674     74.73%     74.73% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2561434     11.53%     86.25% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1045699      4.71%     90.96% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       587437      2.64%     93.61% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       794541      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       246332      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       240171      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       129433      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        10172      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     22216893                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          91734     78.96%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         12605     10.85%     89.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        11845     10.20%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11165690     84.25%     84.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       180820      1.36%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1638      0.01%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1214867      9.17%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       690385      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13253400                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.557739                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             116184                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008766                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     48854215                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     15540832                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     12905662                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13369584                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         9894                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       255998                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           82                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        10757                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        348253                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          45907                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         5736                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     13834397                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        10786                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1329087                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       692785                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1748                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          4945                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           82                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       115154                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       110482                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       225636                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13021019                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1194697                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       232374                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1884961                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1840363                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            690264                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.547959                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              12905760                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             12905662                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7730959                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         20773651                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.543105                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372152                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      9605737                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     11836527                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1997883                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3303                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       196838                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     21868640                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.541256                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.360942                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     16856862     77.08%     77.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2540565     11.62%     88.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       923218      4.22%     92.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       459047      2.10%     95.02% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       419608      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       176065      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       174820      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        82932      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       235523      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     21868640                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      9605737                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      11836527                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1755114                       # Number of memory references committed
system.switch_cpus4.commit.loads              1073086                       # Number of loads committed
system.switch_cpus4.commit.membars               1648                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1715498                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         10656950                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       244466                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       235523                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            35467462                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           28017114                       # The number of ROB writes
system.switch_cpus4.timesIdled                 283052                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1545847                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            9605737                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             11836527                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      9605737                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.473807                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.473807                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.404235                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.404235                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        58586499                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       18034895                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13185103                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3300                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1928318                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1578180                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       190518                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       789693                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          756826                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          198224                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         8617                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     18553391                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              10784875                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1928318                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       955050                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2249486                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         522135                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        515193                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.MiscStallCycles          458                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines          1137115                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       190476                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     21647708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.611943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.954110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        19398222     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          104116      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          166197      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          224572      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          232312      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          195838      0.90%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          109979      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          163146      0.75%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1053326      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     21647708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081149                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.453857                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        18364231                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       706689                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2245183                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         2663                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        328939                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       316899                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          230                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      13235034                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1347                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        328939                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        18414733                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         139251                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       451151                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2197953                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       115678                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      13229684                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         16444                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        49945                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     18456820                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     61543695                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     61543695                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     15952496                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2504324                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3265                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1694                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           345890                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1240542                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       669545                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         7840                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       219293                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          13213059                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3276                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         12529296                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1908                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1494335                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3596022                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          114                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     21647708                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.578782                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.266862                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     16302632     75.31%     75.31% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2232582     10.31%     85.62% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1119701      5.17%     90.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       816671      3.77%     94.57% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       647304      2.99%     97.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       264502      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       166116      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        86723      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        11477      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     21647708                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           2596     12.31%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          8075     38.29%     50.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        10416     49.40%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     10538740     84.11%     84.11% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       187068      1.49%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1568      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1134711      9.06%     94.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       667209      5.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      12529296                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.527266                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              21087                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001683                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     46729295                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     14710732                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     12338822                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      12550383                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        25624                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       204312                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        10343                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        328939                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         111755                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        11807                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     13216355                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          578                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1240542                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       669545                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1697                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         10019                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       110139                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       108076                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       218215                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     12354677                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1067057                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       174619                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1734204                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1754395                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            667147                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.519918                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              12338953                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             12338822                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7084058                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         19098309                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.519251                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.370926                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      9299221                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     11442307                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1774060                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3162                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       192698                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     21318769                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.536725                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.377933                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     16585048     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2366302     11.10%     88.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       876229      4.11%     93.01% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       417286      1.96%     94.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       375982      1.76%     96.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       202897      0.95%     97.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       163314      0.77%     98.44% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        80296      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       251415      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     21318769                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      9299221                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      11442307                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1695432                       # Number of memory references committed
system.switch_cpus5.commit.loads              1036230                       # Number of loads committed
system.switch_cpus5.commit.membars               1578                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1649959                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         10309362                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       235584                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       251415                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            34283656                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           26761691                       # The number of ROB writes
system.switch_cpus5.timesIdled                 283567                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2115032                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            9299221                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             11442307                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      9299221                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.555347                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.555347                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.391336                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.391336                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        55597521                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       17189794                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       12263798                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3158                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2124966                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1769646                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       195284                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       804216                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          774165                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          228001                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9041                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     18478419                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11658807                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2124966                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1002166                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2428377                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         545404                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        962111                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.MiscStallCycles          529                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines          1149526                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       186559                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     22217797                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.645000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.016779                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        19789420     89.07%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          148202      0.67%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          186445      0.84%     90.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          299211      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          125350      0.56%     92.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          160216      0.72%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          188138      0.85%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           86083      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1234732      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     22217797                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.089424                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.490634                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        18369950                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      1081944                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2416595                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1234                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        348066                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       322858                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14250488                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1585                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        348066                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        18389119                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          60051                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       969632                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2398662                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        52260                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14161722                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          7672                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        36156                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     19777815                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     65848129                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     65848129                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     16499725                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3278040                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3383                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1746                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           183898                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1328276                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       692329                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         7873                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       157862                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          13822146                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3395                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13244770                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        14339                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1705555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3493220                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           95                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     22217797                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.596133                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.318359                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     16606305     74.74%     74.74% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2559697     11.52%     86.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1045003      4.70%     90.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       587032      2.64%     93.61% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       794060      3.57%     97.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       246164      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       240005      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       129367      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        10164      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     22217797                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          91689     78.96%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         12596     10.85%     89.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        11835     10.19%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     11158421     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       180708      1.36%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1636      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1214082      9.17%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       689923      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13244770                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.557376                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             116120                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008767                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     48837796                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15531175                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     12897242                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      13360890                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         9890                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       255871                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           82                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        10753                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        348066                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          45906                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         5737                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     13825546                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        10781                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1328276                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       692329                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1747                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          4945                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           82                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       115071                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       110428                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       225499                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13012538                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1193944                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       232232                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1883746                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1839170                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            689802                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.547603                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              12897340                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             12897242                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7725896                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         20759993                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.542751                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372153                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9599295                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     11828639                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1996878                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3299                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       196721                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     21869731                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.540868                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.360535                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     16861321     77.10%     77.10% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2538829     11.61%     88.71% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       922614      4.22%     92.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       458751      2.10%     95.02% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       419323      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       175946      0.80%     97.75% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       174698      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        82873      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       235376      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     21869731                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9599295                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      11828639                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1753956                       # Number of memory references committed
system.switch_cpus6.commit.loads              1072392                       # Number of loads committed
system.switch_cpus6.commit.membars               1646                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1714367                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         10649845                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       244306                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       235376                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            35459807                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           27999177                       # The number of ROB writes
system.switch_cpus6.timesIdled                 282886                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1544943                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9599295                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             11828639                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9599295                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.475467                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.475467                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.403964                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.403964                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        58548333                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       18023041                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       13176701                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3296                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1928037                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1577938                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       190485                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       789581                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          756719                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          198202                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         8617                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     18550754                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              10783337                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1928037                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       954921                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2249170                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         522052                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        520061                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.MiscStallCycles          429                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines          1136948                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       190444                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     21649544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.611805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.953910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        19400374     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          104100      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          166175      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          224541      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          232282      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          195813      0.90%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          109961      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          163122      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1053176      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     21649544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081137                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.453792                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        18361578                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       711548                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2244865                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2661                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        328889                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       316859                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          230                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      13233135                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1347                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        328889                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        18412068                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         137781                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       457501                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2197644                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       115658                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      13227796                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         16434                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        49938                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     18454106                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     61534951                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     61534951                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     15950138                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2503968                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3265                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1694                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           345837                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1240385                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       669467                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         7842                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       219269                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          13211180                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3276                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         12527505                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1908                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1494129                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3595598                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          114                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     21649544                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.578650                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.266751                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     16305230     75.31%     75.31% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2232271     10.31%     85.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1119549      5.17%     90.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       816546      3.77%     94.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       647204      2.99%     97.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       264459      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       166094      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        86705      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        11486      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     21649544                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2595     12.31%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          8075     38.30%     50.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        10415     49.40%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     10537185     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       187040      1.49%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1568      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1134580      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       667132      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      12527505                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.527191                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              21085                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001683                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     46727547                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     14708647                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     12337053                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      12548590                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        25627                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       204286                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        10343                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        328889                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         110243                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        11821                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     13214476                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          578                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1240385                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       669467                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1697                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         10027                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       110120                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       108056                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       218176                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     12352903                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1066926                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       174602                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1733995                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1754142                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            667069                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.519843                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              12337184                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             12337053                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7083028                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         19095484                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.519176                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.370927                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      9297887                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     11440681                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1773807                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3162                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       192665                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     21320655                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.536601                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.377798                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     16587613     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2365962     11.10%     88.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       876091      4.11%     93.01% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       417230      1.96%     94.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       375941      1.76%     96.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       202868      0.95%     97.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       163287      0.77%     98.44% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        80283      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       251380      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     21320655                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      9297887                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      11440681                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1695223                       # Number of memory references committed
system.switch_cpus7.commit.loads              1036099                       # Number of loads committed
system.switch_cpus7.commit.membars               1578                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1649717                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         10307912                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       235554                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       251380                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            34283698                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           26757883                       # The number of ROB writes
system.switch_cpus7.timesIdled                 283534                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2113196                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            9297887                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             11440681                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      9297887                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.555714                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.555714                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.391280                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.391280                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        55589629                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       17187237                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       12262098                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3158                       # number of misc regfile writes
system.l20.replacements                          2825                       # number of replacements
system.l20.tagsinuse                      4095.913784                       # Cycle average of tags in use
system.l20.total_refs                          316424                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6921                       # Sample count of references to valid blocks.
system.l20.avg_refs                         45.719405                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           11.631311                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    27.563280                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1355.170550                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2701.548643                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002840                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.006729                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.330852                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.659558                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999979                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4478                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4479                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1898                       # number of Writeback hits
system.l20.Writeback_hits::total                 1898                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            6                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4484                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4485                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4484                       # number of overall hits
system.l20.overall_hits::total                   4485                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2790                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2825                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2790                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2825                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2790                       # number of overall misses
system.l20.overall_misses::total                 2825                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     35633903                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1439250290                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1474884193                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     35633903                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1439250290                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1474884193                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     35633903                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1439250290                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1474884193                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7268                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7304                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1898                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1898                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            6                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7274                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7310                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7274                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7310                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.383875                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.386774                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.383558                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.386457                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.383558                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.386457                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1018111.514286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 515860.318996                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 522082.900177                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1018111.514286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 515860.318996                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 522082.900177                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1018111.514286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 515860.318996                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 522082.900177                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 626                       # number of writebacks
system.l20.writebacks::total                      626                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2790                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2825                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2790                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2825                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2790                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2825                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     33120903                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1238872295                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1271993198                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     33120903                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1238872295                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1271993198                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     33120903                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1238872295                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1271993198                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.383875                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.386774                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.383558                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.386457                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.383558                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.386457                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 946311.514286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 444040.249104                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 450263.078938                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 946311.514286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 444040.249104                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 450263.078938                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 946311.514286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 444040.249104                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 450263.078938                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2819                       # number of replacements
system.l21.tagsinuse                      4095.919443                       # Cycle average of tags in use
system.l21.total_refs                          316424                       # Total number of references to valid blocks.
system.l21.sampled_refs                          6915                       # Sample count of references to valid blocks.
system.l21.avg_refs                         45.759074                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           11.637184                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    27.238507                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1355.022424                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          2702.021328                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002841                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.006650                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.330816                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.659673                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999980                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4476                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4477                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1900                       # number of Writeback hits
system.l21.Writeback_hits::total                 1900                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            6                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4482                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4483                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4482                       # number of overall hits
system.l21.overall_hits::total                   4483                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           34                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2785                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2819                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           34                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2785                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2819                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           34                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2785                       # number of overall misses
system.l21.overall_misses::total                 2819                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     31481878                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1416629654                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1448111532                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     31481878                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1416629654                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1448111532                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     31481878                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1416629654                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1448111532                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           35                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         7261                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               7296                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1900                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1900                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            6                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           35                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         7267                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                7302                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           35                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         7267                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               7302                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.383556                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.386376                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.383239                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.386059                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.383239                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.386059                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 925937.588235                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 508664.148654                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 513696.889677                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 925937.588235                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 508664.148654                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 513696.889677                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 925937.588235                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 508664.148654                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 513696.889677                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 627                       # number of writebacks
system.l21.writebacks::total                      627                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2785                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2819                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2785                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2819                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2785                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2819                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     29027928                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1215639027                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1244666955                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     29027928                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1215639027                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1244666955                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     29027928                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1215639027                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1244666955                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.383556                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.386376                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.383239                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.386059                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.383239                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.386059                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 853762.588235                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 436495.162298                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 441527.830791                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 853762.588235                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 436495.162298                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 441527.830791                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 853762.588235                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 436495.162298                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 441527.830791                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           850                       # number of replacements
system.l22.tagsinuse                      4095.343185                       # Cycle average of tags in use
system.l22.total_refs                          257614                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4946                       # Sample count of references to valid blocks.
system.l22.avg_refs                         52.085321                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           79.570263                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    34.485908                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   400.732610                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3580.554403                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019426                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.008419                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.097835                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.874159                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999840                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3038                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3040                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             953                       # number of Writeback hits
system.l22.Writeback_hits::total                  953                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3053                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3055                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3053                       # number of overall hits
system.l22.overall_hits::total                   3055                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          810                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  849                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          810                       # number of demand (read+write) misses
system.l22.demand_misses::total                   849                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          810                       # number of overall misses
system.l22.overall_misses::total                  849                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     50966702                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    371131455                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      422098157                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     50966702                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    371131455                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       422098157                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     50966702                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    371131455                       # number of overall miss cycles
system.l22.overall_miss_latency::total      422098157                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           41                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3848                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3889                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          953                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              953                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           15                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           41                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3863                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3904                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           41                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3863                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3904                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.210499                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.218308                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.209682                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.217469                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.209682                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.217469                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1306838.512821                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 458186.981481                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 497170.974087                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1306838.512821                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 458186.981481                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 497170.974087                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1306838.512821                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 458186.981481                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 497170.974087                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 429                       # number of writebacks
system.l22.writebacks::total                      429                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          810                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             849                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          810                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              849                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          810                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             849                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     48166502                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    312973455                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    361139957                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     48166502                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    312973455                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    361139957                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     48166502                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    312973455                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    361139957                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.210499                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.218308                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.209682                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.217469                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.209682                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.217469                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1235038.512821                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 386386.981481                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 425370.974087                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1235038.512821                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 386386.981481                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 425370.974087                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1235038.512821                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 386386.981481                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 425370.974087                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           850                       # number of replacements
system.l23.tagsinuse                      4095.343687                       # Cycle average of tags in use
system.l23.total_refs                          257614                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4946                       # Sample count of references to valid blocks.
system.l23.avg_refs                         52.085321                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           79.570234                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    33.834764                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   400.436274                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3581.502415                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019426                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.008260                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.097763                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.874390                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999840                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3038                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3040                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             953                       # number of Writeback hits
system.l23.Writeback_hits::total                  953                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3053                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3055                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3053                       # number of overall hits
system.l23.overall_hits::total                   3055                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          809                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  849                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          809                       # number of demand (read+write) misses
system.l23.demand_misses::total                   849                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          809                       # number of overall misses
system.l23.overall_misses::total                  849                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     35397658                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    372962618                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      408360276                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     35397658                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    372962618                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       408360276                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     35397658                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    372962618                       # number of overall miss cycles
system.l23.overall_miss_latency::total      408360276                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         3847                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               3889                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          953                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              953                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           15                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         3862                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                3904                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         3862                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               3904                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.210294                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.218308                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.209477                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.217469                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.209477                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.217469                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 884941.450000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 461016.833127                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 480989.724382                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 884941.450000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 461016.833127                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 480989.724382                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 884941.450000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 461016.833127                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 480989.724382                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 430                       # number of writebacks
system.l23.writebacks::total                      430                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          809                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             849                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          809                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              849                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          809                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             849                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     32525085                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    314834978                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    347360063                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     32525085                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    314834978                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    347360063                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     32525085                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    314834978                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    347360063                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.210294                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.218308                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.209477                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.217469                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.209477                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.217469                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 813127.125000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 389165.609394                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 409140.239105                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 813127.125000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 389165.609394                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 409140.239105                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 813127.125000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 389165.609394                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 409140.239105                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           678                       # number of replacements
system.l24.tagsinuse                      4095.549595                       # Cycle average of tags in use
system.l24.total_refs                          245925                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4774                       # Sample count of references to valid blocks.
system.l24.avg_refs                         51.513406                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          124.229461                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    33.890712                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   325.867402                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3611.562020                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.030329                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.008274                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.079557                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.881729                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999890                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         2819                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   2821                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             892                       # number of Writeback hits
system.l24.Writeback_hits::total                  892                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           12                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   12                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         2831                       # number of demand (read+write) hits
system.l24.demand_hits::total                    2833                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         2831                       # number of overall hits
system.l24.overall_hits::total                   2833                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          640                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  678                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          640                       # number of demand (read+write) misses
system.l24.demand_misses::total                   678                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          640                       # number of overall misses
system.l24.overall_misses::total                  678                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     55452764                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    290855659                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      346308423                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     55452764                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    290855659                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       346308423                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     55452764                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    290855659                       # number of overall miss cycles
system.l24.overall_miss_latency::total      346308423                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           40                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         3459                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               3499                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          892                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              892                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           12                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               12                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           40                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         3471                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                3511                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           40                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         3471                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               3511                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.950000                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.185025                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.193770                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.950000                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.184385                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.193107                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.950000                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.184385                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.193107                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 1459283.263158                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 454461.967187                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 510779.384956                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 1459283.263158                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 454461.967187                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 510779.384956                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 1459283.263158                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 454461.967187                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 510779.384956                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 402                       # number of writebacks
system.l24.writebacks::total                      402                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          640                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             678                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          640                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              678                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          640                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             678                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     52722985                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    244884965                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    297607950                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     52722985                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    244884965                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    297607950                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     52722985                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    244884965                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    297607950                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.185025                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.193770                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.950000                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.184385                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.193107                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.950000                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.184385                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.193107                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1387446.973684                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 382632.757812                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 438949.778761                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 1387446.973684                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 382632.757812                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 438949.778761                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 1387446.973684                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 382632.757812                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 438949.778761                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           850                       # number of replacements
system.l25.tagsinuse                      4095.343002                       # Cycle average of tags in use
system.l25.total_refs                          257613                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4946                       # Sample count of references to valid blocks.
system.l25.avg_refs                         52.085119                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           79.570287                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    34.486092                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   400.734497                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3580.552127                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.019426                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.008419                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.097836                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.874158                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999840                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         3037                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   3039                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             953                       # number of Writeback hits
system.l25.Writeback_hits::total                  953                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           15                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         3052                       # number of demand (read+write) hits
system.l25.demand_hits::total                    3054                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         3052                       # number of overall hits
system.l25.overall_hits::total                   3054                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           39                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          811                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  850                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           39                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          811                       # number of demand (read+write) misses
system.l25.demand_misses::total                   850                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           39                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          811                       # number of overall misses
system.l25.overall_misses::total                  850                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     48608013                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    371361718                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      419969731                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     48608013                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    371361718                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       419969731                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     48608013                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    371361718                       # number of overall miss cycles
system.l25.overall_miss_latency::total      419969731                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           41                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         3848                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               3889                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          953                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              953                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           15                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           41                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         3863                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                3904                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           41                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         3863                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               3904                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.951220                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.210759                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.218565                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.951220                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.209940                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.217725                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.951220                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.209940                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.217725                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1246359.307692                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 457905.940814                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 494082.036471                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1246359.307692                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 457905.940814                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 494082.036471                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1246359.307692                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 457905.940814                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 494082.036471                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 429                       # number of writebacks
system.l25.writebacks::total                      429                       # number of writebacks
system.l25.ReadReq_mshr_hits::switch_cpus5.data            1                       # number of ReadReq MSHR hits
system.l25.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l25.demand_mshr_hits::switch_cpus5.data            1                       # number of demand (read+write) MSHR hits
system.l25.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l25.overall_mshr_hits::switch_cpus5.data            1                       # number of overall MSHR hits
system.l25.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          810                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             849                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          810                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              849                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          810                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             849                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     45807813                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    312793638                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    358601451                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     45807813                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    312793638                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    358601451                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     45807813                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    312793638                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    358601451                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.210499                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.218308                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.951220                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.209682                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.217469                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.951220                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.209682                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.217469                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1174559.307692                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 386164.985185                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 422380.978799                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1174559.307692                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 386164.985185                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 422380.978799                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1174559.307692                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 386164.985185                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 422380.978799                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           677                       # number of replacements
system.l26.tagsinuse                      4095.549079                       # Cycle average of tags in use
system.l26.total_refs                          245924                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4773                       # Sample count of references to valid blocks.
system.l26.avg_refs                         51.523989                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          124.229562                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    33.881302                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   325.528587                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3611.909627                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.030329                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.008272                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.079475                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.881814                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999890                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         2818                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   2820                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             892                       # number of Writeback hits
system.l26.Writeback_hits::total                  892                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           12                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   12                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         2830                       # number of demand (read+write) hits
system.l26.demand_hits::total                    2832                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         2830                       # number of overall hits
system.l26.overall_hits::total                   2832                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           38                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          640                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  678                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           38                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          640                       # number of demand (read+write) misses
system.l26.demand_misses::total                   678                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           38                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          640                       # number of overall misses
system.l26.overall_misses::total                  678                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     56903851                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    293964725                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      350868576                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     56903851                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    293964725                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       350868576                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     56903851                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    293964725                       # number of overall miss cycles
system.l26.overall_miss_latency::total      350868576                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           40                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         3458                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               3498                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          892                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              892                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           12                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               12                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           40                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         3470                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                3510                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           40                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         3470                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               3510                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.950000                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.185078                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.193825                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.950000                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.184438                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.193162                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.950000                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.184438                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.193162                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1497469.763158                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 459319.882812                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 517505.274336                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1497469.763158                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 459319.882812                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 517505.274336                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1497469.763158                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 459319.882812                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 517505.274336                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 402                       # number of writebacks
system.l26.writebacks::total                      402                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          640                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             678                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          640                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              678                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          640                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             678                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     54175336                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    248049742                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    302225078                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     54175336                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    248049742                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    302225078                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     54175336                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    248049742                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    302225078                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.185078                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.193825                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.950000                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.184438                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.193162                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.950000                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.184438                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.193162                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1425666.736842                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 387577.721875                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 445759.702065                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1425666.736842                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 387577.721875                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 445759.702065                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1425666.736842                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 387577.721875                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 445759.702065                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           850                       # number of replacements
system.l27.tagsinuse                      4095.343322                       # Cycle average of tags in use
system.l27.total_refs                          257613                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4946                       # Sample count of references to valid blocks.
system.l27.avg_refs                         52.085119                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           79.570811                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    34.485712                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   400.729637                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3580.557162                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019426                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.008419                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.097834                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.874159                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999840                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         3037                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   3039                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             953                       # number of Writeback hits
system.l27.Writeback_hits::total                  953                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         3052                       # number of demand (read+write) hits
system.l27.demand_hits::total                    3054                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         3052                       # number of overall hits
system.l27.overall_hits::total                   3054                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          811                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  850                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          811                       # number of demand (read+write) misses
system.l27.demand_misses::total                   850                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          811                       # number of overall misses
system.l27.overall_misses::total                  850                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     50190313                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    372617302                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      422807615                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     50190313                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    372617302                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       422807615                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     50190313                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    372617302                       # number of overall miss cycles
system.l27.overall_miss_latency::total      422807615                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           41                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         3848                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               3889                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          953                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              953                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           41                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         3863                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                3904                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           41                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         3863                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               3904                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.210759                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.218565                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.209940                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.217725                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.951220                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.209940                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.217725                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1286931.102564                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 459454.133169                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 497420.723529                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1286931.102564                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 459454.133169                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 497420.723529                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1286931.102564                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 459454.133169                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 497420.723529                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 429                       # number of writebacks
system.l27.writebacks::total                      429                       # number of writebacks
system.l27.ReadReq_mshr_hits::switch_cpus7.data            1                       # number of ReadReq MSHR hits
system.l27.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l27.demand_mshr_hits::switch_cpus7.data            1                       # number of demand (read+write) MSHR hits
system.l27.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l27.overall_mshr_hits::switch_cpus7.data            1                       # number of overall MSHR hits
system.l27.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          810                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             849                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          810                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              849                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          810                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             849                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     47389314                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    314015389                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    361404703                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     47389314                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    314015389                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    361404703                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     47389314                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    314015389                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    361404703                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.210499                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.218308                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.209682                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.217469                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.951220                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.209682                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.217469                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1215110.615385                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 387673.319753                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 425682.806832                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1215110.615385                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 387673.319753                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 425682.806832                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1215110.615385                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 387673.319753                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 425682.806832                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               570.934270                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001079303                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1728979.797927                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    29.637150                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   541.297120                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.047495                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.867463                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.914959                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1071413                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1071413                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1071413                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1071413                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1071413                       # number of overall hits
system.cpu0.icache.overall_hits::total        1071413                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     46494964                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     46494964                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     46494964                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     46494964                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     46494964                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     46494964                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1071461                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1071461                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1071461                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1071461                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1071461                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1071461                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 968645.083333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 968645.083333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 968645.083333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 968645.083333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 968645.083333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 968645.083333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     35999576                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     35999576                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     35999576                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     35999576                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     35999576                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     35999576                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 999988.222222                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 999988.222222                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 999988.222222                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 999988.222222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 999988.222222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 999988.222222                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7274                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               393102961                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7530                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              52204.908499                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   110.797614                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   145.202386                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.432803                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.567197                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2799459                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2799459                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      1532776                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1532776                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          752                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          752                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          748                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          748                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      4332235                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4332235                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      4332235                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4332235                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        26290                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        26290                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           20                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        26310                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         26310                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        26310                       # number of overall misses
system.cpu0.dcache.overall_misses::total        26310                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6846739718                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6846739718                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1571664                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1571664                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6848311382                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6848311382                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6848311382                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6848311382                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2825749                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2825749                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      4358545                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4358545                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      4358545                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4358545                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009304                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009304                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006036                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006036                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006036                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006036                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 260431.331989                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 260431.331989                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 78583.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78583.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 260293.096997                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 260293.096997                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 260293.096997                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 260293.096997                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1898                       # number of writebacks
system.cpu0.dcache.writebacks::total             1898                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        19022                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        19022                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           14                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        19036                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        19036                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        19036                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        19036                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7268                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7268                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7274                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7274                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7274                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7274                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1768666630                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1768666630                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1769051230                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1769051230                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1769051230                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1769051230                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002572                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002572                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001669                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001669                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001669                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001669                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 243349.839020                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 243349.839020                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 243201.983778                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 243201.983778                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 243201.983778                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 243201.983778                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     2                       # number of replacements
system.cpu1.icache.tagsinuse               570.517359                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001080530                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   578                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1731973.235294                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    29.220829                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   541.296530                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.046828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.867462                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.914291                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1072640                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1072640                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1072640                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1072640                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1072640                       # number of overall hits
system.cpu1.icache.overall_hits::total        1072640                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.cpu1.icache.overall_misses::total           44                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     39637162                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     39637162                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     39637162                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     39637162                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     39637162                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     39637162                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1072684                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1072684                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1072684                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1072684                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1072684                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1072684                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 900844.590909                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 900844.590909                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 900844.590909                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 900844.590909                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 900844.590909                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 900844.590909                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     31851374                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     31851374                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     31851374                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     31851374                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     31851374                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     31851374                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 910039.257143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 910039.257143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 910039.257143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 910039.257143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 910039.257143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 910039.257143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7267                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               393103692                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7523                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              52253.581284                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   110.803446                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   145.196554                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.432826                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.567174                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2800027                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2800027                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      1532938                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1532938                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          753                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          753                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          748                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          748                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      4332965                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4332965                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      4332965                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4332965                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        26173                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        26173                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           18                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           18                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        26191                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         26191                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        26191                       # number of overall misses
system.cpu1.dcache.overall_misses::total        26191                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6739285724                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6739285724                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1391888                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1391888                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6740677612                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6740677612                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6740677612                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6740677612                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2826200                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2826200                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      1532956                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1532956                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      4359156                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4359156                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      4359156                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4359156                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009261                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009261                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000012                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006008                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006008                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006008                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006008                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 257489.998242                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 257489.998242                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 77327.111111                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 77327.111111                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 257366.179680                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 257366.179680                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 257366.179680                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 257366.179680                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1900                       # number of writebacks
system.cpu1.dcache.writebacks::total             1900                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        18912                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        18912                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        18924                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        18924                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        18924                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        18924                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7261                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7261                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7267                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7267                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7267                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7267                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1745696697                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1745696697                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1746081297                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1746081297                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1746081297                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1746081297                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002569                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002569                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001667                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001667                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001667                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001667                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 240420.974659                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 240420.974659                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 240275.395211                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 240275.395211                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 240275.395211                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 240275.395211                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               511.266279                       # Cycle average of tags in use
system.cpu2.icache.total_refs               971587439                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1882921.393411                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.266279                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.058119                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.819337                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1137077                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1137077                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1137077                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1137077                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1137077                       # number of overall hits
system.cpu2.icache.overall_hits::total        1137077                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           51                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           51                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           51                       # number of overall misses
system.cpu2.icache.overall_misses::total           51                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     56641919                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     56641919                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     56641919                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     56641919                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     56641919                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     56641919                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1137128                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1137128                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1137128                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1137128                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1137128                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1137128                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000045                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000045                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1110625.862745                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1110625.862745                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1110625.862745                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1110625.862745                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1110625.862745                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1110625.862745                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       200212                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs       200212                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     51457262                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     51457262                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     51457262                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     51457262                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     51457262                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     51457262                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1255055.170732                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1255055.170732                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1255055.170732                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1255055.170732                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1255055.170732                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1255055.170732                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3863                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148050965                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4119                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35943.424375                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   222.939157                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    33.060843                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.870856                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.129144                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       780304                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         780304                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       656088                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        656088                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1677                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1677                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1579                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1579                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1436392                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1436392                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1436392                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1436392                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        12169                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        12169                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           86                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        12255                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         12255                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        12255                       # number of overall misses
system.cpu2.dcache.overall_misses::total        12255                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2301255512                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2301255512                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6885449                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6885449                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2308140961                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2308140961                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2308140961                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2308140961                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       792473                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       792473                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       656174                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       656174                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1579                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1579                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1448647                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1448647                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1448647                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1448647                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015356                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015356                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000131                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008460                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008460                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008460                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008460                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 189108.021366                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 189108.021366                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 80063.360465                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 80063.360465                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 188342.795675                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 188342.795675                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 188342.795675                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 188342.795675                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          953                       # number of writebacks
system.cpu2.dcache.writebacks::total              953                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8321                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8321                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           71                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8392                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8392                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8392                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8392                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3848                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3848                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3863                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3863                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3863                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3863                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    575675947                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    575675947                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       961500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       961500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    576637447                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    576637447                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    576637447                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    576637447                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004856                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004856                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002667                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002667                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002667                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002667                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 149603.936331                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 149603.936331                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 149271.925188                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 149271.925188                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 149271.925188                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 149271.925188                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               510.411987                       # Cycle average of tags in use
system.cpu3.icache.total_refs               971587069                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1879278.663443                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    35.411987                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.056750                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.817968                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1136707                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1136707                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1136707                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1136707                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1136707                       # number of overall hits
system.cpu3.icache.overall_hits::total        1136707                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           48                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           48                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           48                       # number of overall misses
system.cpu3.icache.overall_misses::total           48                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     41658483                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     41658483                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     41658483                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     41658483                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     41658483                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     41658483                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1136755                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1136755                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1136755                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1136755                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1136755                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1136755                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 867885.062500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 867885.062500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 867885.062500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 867885.062500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 867885.062500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 867885.062500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     35884690                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     35884690                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     35884690                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     35884690                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     35884690                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     35884690                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000037                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000037                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 854397.380952                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 854397.380952                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 854397.380952                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 854397.380952                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 854397.380952                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 854397.380952                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3862                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148050814                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4118                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35952.116076                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   222.967342                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    33.032658                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.870966                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.129034                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       780264                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         780264                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       656017                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        656017                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1637                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1637                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1579                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1579                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1436281                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1436281                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1436281                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1436281                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12222                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12222                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           86                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12308                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12308                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12308                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12308                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2274523260                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2274523260                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      6972571                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      6972571                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2281495831                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2281495831                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2281495831                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2281495831                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       792486                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       792486                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       656103                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       656103                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1579                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1579                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1448589                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1448589                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1448589                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1448589                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015422                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015422                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000131                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008497                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008497                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008497                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008497                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 186100.741286                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 186100.741286                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 81076.406977                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 81076.406977                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 185366.902096                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 185366.902096                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 185366.902096                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 185366.902096                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          953                       # number of writebacks
system.cpu3.dcache.writebacks::total              953                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8375                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8375                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           71                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8446                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8446                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8446                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8446                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3847                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3847                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3862                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3862                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3862                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3862                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    577534795                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    577534795                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       961500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       961500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    578496295                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    578496295                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    578496295                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    578496295                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004854                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004854                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002666                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002666                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002666                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002666                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 150126.018976                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 150126.018976                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 149791.894096                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 149791.894096                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 149791.894096                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 149791.894096                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               490.802274                       # Cycle average of tags in use
system.cpu4.icache.total_refs               974733776                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1969159.143434                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    35.802274                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.057375                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.786542                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1150215                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1150215                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1150215                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1150215                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1150215                       # number of overall hits
system.cpu4.icache.overall_hits::total        1150215                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           54                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           54                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           54                       # number of overall misses
system.cpu4.icache.overall_misses::total           54                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     77774385                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     77774385                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     77774385                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     77774385                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     77774385                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     77774385                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1150269                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1150269                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1150269                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1150269                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1150269                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1150269                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000047                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000047                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 1440266.388889                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 1440266.388889                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 1440266.388889                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 1440266.388889                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 1440266.388889                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 1440266.388889                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           14                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           14                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     55901557                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     55901557                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     55901557                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     55901557                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     55901557                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     55901557                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1397538.925000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 1397538.925000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 1397538.925000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 1397538.925000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 1397538.925000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 1397538.925000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  3471                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               144341066                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  3727                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              38728.485645                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   219.615012                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    36.384988                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.857871                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.142129                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       915057                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         915057                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       678648                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        678648                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1717                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1717                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1650                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1650                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1593705                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1593705                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1593705                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1593705                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         8963                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         8963                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           48                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           48                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         9011                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          9011                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         9011                       # number of overall misses
system.cpu4.dcache.overall_misses::total         9011                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1249528506                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1249528506                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      3881836                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      3881836                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1253410342                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1253410342                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1253410342                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1253410342                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       924020                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       924020                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       678696                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       678696                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1602716                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1602716                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1602716                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1602716                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009700                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009700                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000071                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000071                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005622                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005622                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005622                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005622                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 139409.629142                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 139409.629142                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 80871.583333                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 80871.583333                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 139097.807347                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 139097.807347                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 139097.807347                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 139097.807347                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          892                       # number of writebacks
system.cpu4.dcache.writebacks::total              892                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         5504                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         5504                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           36                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         5540                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         5540                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         5540                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         5540                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         3459                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         3459                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           12                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         3471                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         3471                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         3471                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         3471                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    479891918                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    479891918                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       816752                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       816752                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    480708670                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    480708670                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    480708670                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    480708670                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003743                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003743                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002166                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002166                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002166                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002166                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 138737.183579                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 138737.183579                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 68062.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 68062.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 138492.846442                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 138492.846442                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 138492.846442                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 138492.846442                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               511.266407                       # Cycle average of tags in use
system.cpu5.icache.total_refs               971587425                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1882921.366279                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    36.266407                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.058119                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.819337                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1137063                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1137063                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1137063                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1137063                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1137063                       # number of overall hits
system.cpu5.icache.overall_hits::total        1137063                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           51                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           51                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           51                       # number of overall misses
system.cpu5.icache.overall_misses::total           51                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     53724241                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     53724241                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     53724241                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     53724241                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     53724241                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     53724241                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1137114                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1137114                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1137114                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1137114                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1137114                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1137114                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000045                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000045                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1053416.490196                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1053416.490196                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1053416.490196                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1053416.490196                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1053416.490196                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1053416.490196                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs       201031                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs       201031                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           10                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           10                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           41                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           41                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           41                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     49081431                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     49081431                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     49081431                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     49081431                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     49081431                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     49081431                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1197108.073171                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1197108.073171                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1197108.073171                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1197108.073171                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1197108.073171                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1197108.073171                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  3863                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               148050951                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  4119                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              35943.420976                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   222.936164                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    33.063836                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.870844                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.129156                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       780296                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         780296                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       656082                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        656082                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1677                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1677                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1579                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1579                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1436378                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1436378                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1436378                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1436378                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        12170                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        12170                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           86                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        12256                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         12256                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        12256                       # number of overall misses
system.cpu5.dcache.overall_misses::total        12256                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   2299597570                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   2299597570                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      6969053                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      6969053                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   2306566623                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   2306566623                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   2306566623                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   2306566623                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       792466                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       792466                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       656168                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       656168                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1579                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1579                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1448634                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1448634                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1448634                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1448634                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015357                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015357                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000131                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008460                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008460                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008460                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008460                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 188956.250616                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 188956.250616                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 81035.500000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 81035.500000                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 188198.973809                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 188198.973809                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 188198.973809                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 188198.973809                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          953                       # number of writebacks
system.cpu5.dcache.writebacks::total              953                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         8322                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         8322                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           71                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         8393                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         8393                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         8393                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         8393                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         3848                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         3848                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         3863                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         3863                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         3863                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         3863                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    575864059                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    575864059                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       971274                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       971274                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    576835333                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    576835333                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    576835333                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    576835333                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004856                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004856                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002667                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002667                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002667                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002667                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 149652.821985                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 149652.821985                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64751.600000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64751.600000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 149323.151178                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 149323.151178                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 149323.151178                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 149323.151178                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               490.792453                       # Cycle average of tags in use
system.cpu6.icache.total_refs               974733032                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1969157.640404                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    35.792453                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.057360                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.786526                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1149471                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1149471                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1149471                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1149471                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1149471                       # number of overall hits
system.cpu6.icache.overall_hits::total        1149471                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           54                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           54                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           54                       # number of overall misses
system.cpu6.icache.overall_misses::total           54                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     83963974                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     83963974                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     83963974                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     83963974                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     83963974                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     83963974                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1149525                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1149525                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1149525                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1149525                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1149525                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1149525                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000047                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000047                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1554888.407407                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1554888.407407                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1554888.407407                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1554888.407407                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1554888.407407                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1554888.407407                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs       233365                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs       233365                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           14                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           14                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     57402721                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     57402721                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     57402721                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     57402721                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     57402721                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     57402721                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1435068.025000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1435068.025000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1435068.025000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1435068.025000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1435068.025000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1435068.025000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  3469                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               144340021                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  3725                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              38748.998926                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   219.557127                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    36.442873                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.857645                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.142355                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       914477                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         914477                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       678187                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        678187                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1715                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1715                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1648                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1648                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1592664                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1592664                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1592664                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1592664                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         8962                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         8962                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           48                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           48                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         9010                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          9010                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         9010                       # number of overall misses
system.cpu6.dcache.overall_misses::total         9010                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   1254129493                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1254129493                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      3881608                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      3881608                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1258011101                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1258011101                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1258011101                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1258011101                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       923439                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       923439                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       678235                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       678235                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1648                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1648                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1601674                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1601674                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1601674                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1601674                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009705                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009705                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000071                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000071                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005625                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005625                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005625                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005625                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 139938.573198                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 139938.573198                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 80866.833333                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 80866.833333                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 139623.873585                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 139623.873585                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 139623.873585                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 139623.873585                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          892                       # number of writebacks
system.cpu6.dcache.writebacks::total              892                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         5504                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         5504                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           36                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         5540                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         5540                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         5540                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         5540                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         3458                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         3458                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         3470                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         3470                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         3470                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         3470                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    482914920                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    482914920                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       816726                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       816726                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    483731646                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    483731646                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    483731646                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    483731646                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003745                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003745                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002166                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002166                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002166                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002166                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 139651.509543                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 139651.509543                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 68060.500000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 68060.500000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 139403.932565                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 139403.932565                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 139403.932565                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 139403.932565                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               511.265912                       # Cycle average of tags in use
system.cpu7.icache.total_refs               971587258                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1882921.042636                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    36.265912                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.058118                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.819336                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1136896                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1136896                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1136896                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1136896                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1136896                       # number of overall hits
system.cpu7.icache.overall_hits::total        1136896                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           51                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           51                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           51                       # number of overall misses
system.cpu7.icache.overall_misses::total           51                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     55378805                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     55378805                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     55378805                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     55378805                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     55378805                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     55378805                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1136947                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1136947                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1136947                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1136947                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1136947                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1136947                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000045                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000045                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1085858.921569                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1085858.921569                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1085858.921569                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1085858.921569                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1085858.921569                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1085858.921569                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs       189045                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs       189045                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     50659370                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     50659370                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     50659370                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     50659370                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     50659370                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     50659370                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1235594.390244                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1235594.390244                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1235594.390244                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1235594.390244                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1235594.390244                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1235594.390244                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  3863                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               148050781                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4119                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              35943.379704                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   222.938286                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    33.061714                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.870853                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.129147                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       780204                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         780204                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       656004                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        656004                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1677                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1677                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1579                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1579                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1436208                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1436208                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1436208                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1436208                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        12170                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        12170                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           86                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        12256                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         12256                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        12256                       # number of overall misses
system.cpu7.dcache.overall_misses::total        12256                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   2285039993                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   2285039993                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      6899373                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      6899373                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   2291939366                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   2291939366                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   2291939366                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   2291939366                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       792374                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       792374                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       656090                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       656090                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1579                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1579                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1448464                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1448464                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1448464                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1448464                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015359                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015359                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000131                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008461                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008461                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008461                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008461                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 187760.065160                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 187760.065160                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 80225.267442                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 80225.267442                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 187005.496573                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 187005.496573                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 187005.496573                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 187005.496573                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          953                       # number of writebacks
system.cpu7.dcache.writebacks::total              953                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         8322                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         8322                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           71                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         8393                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         8393                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         8393                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         8393                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         3848                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         3848                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         3863                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         3863                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         3863                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         3863                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    577124586                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    577124586                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       961500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       961500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    578086086                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    578086086                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    578086086                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    578086086                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004856                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004856                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002667                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002667                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002667                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002667                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 149980.401767                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 149980.401767                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 149646.928812                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 149646.928812                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 149646.928812                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 149646.928812                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
