# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../tpu_transmit.ip_user_files/ipstatic/hdl" --include "../../../../../tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock" \
"tb_func_synth.v" \

sv xil_defaultlib  --include "../../../../../tpu_transmit.ip_user_files/ipstatic/hdl" --include "../../../../../tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock" \
"../../../../../tpu_transmit.srcs/sim_1/new/th.sv" \

# Do not sort compile order
nosort
