#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Oct 25 09:19:53 2024
# Process ID: 30152
# Current directory: E:/project/single/Digital_System_Design/II/project_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31020 E:\project\single\Digital_System_Design\II\project_4\project_4.xpr
# Log file: E:/project/single/Digital_System_Design/II/project_4/vivado.log
# Journal file: E:/project/single/Digital_System_Design/II/project_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/project/single/Digital_System_Design/II/project_4/project_4.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Coe_File {E:/project/single/Digital_System_Design/II/project_4/test3.coe}] [get_ips BRAM]
generate_target all [get_files  E:/project/single/Digital_System_Design/II/project_4/project_4.srcs/sources_1/ip/BRAM_1/BRAM.xci]
catch { config_ip_cache -export [get_ips -all BRAM] }
export_ip_user_files -of_objects [get_files E:/project/single/Digital_System_Design/II/project_4/project_4.srcs/sources_1/ip/BRAM_1/BRAM.xci] -no_script -sync -force -quiet
reset_run BRAM_synth_1
launch_runs -jobs 16 BRAM_synth_1
export_simulation -of_objects [get_files E:/project/single/Digital_System_Design/II/project_4/project_4.srcs/sources_1/ip/BRAM_1/BRAM.xci] -directory E:/project/single/Digital_System_Design/II/project_4/project_4.ip_user_files/sim_scripts -ip_user_files_dir E:/project/single/Digital_System_Design/II/project_4/project_4.ip_user_files -ipstatic_source_dir E:/project/single/Digital_System_Design/II/project_4/project_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/project/single/Digital_System_Design/II/project_4/project_4.cache/compile_simlib/modelsim} {questa=E:/project/single/Digital_System_Design/II/project_4/project_4.cache/compile_simlib/questa} {riviera=E:/project/single/Digital_System_Design/II/project_4/project_4.cache/compile_simlib/riviera} {activehdl=E:/project/single/Digital_System_Design/II/project_4/project_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
