# Micro-CUDA ISA v1.5 æ­£å¼ç‰ˆè§„æ ¼ä¹¦

**æ¶æ„ä»£å·**: Micro-Cluster (MC)  
**æ ¸å¿ƒé€»è¾‘**: True SIMT (Single Instruction, Multiple Threads)  
**ç¡¬ä½“åˆ†å±‚**: Layer 1 (AMB82) â†’ Layer 2 (ESP32-S3) â†’ Layer 3 (RP2040)

---

## ğŸ¯ v1.5 æ ¸å¿ƒæ›´æ–°

### Lane-Awareness (é€šé“æ„ŸçŸ¥)

ä»"åŒæ­¥å¹¿æ’­é˜µåˆ—"è¿›åŒ–ä¸º**çœŸæ­£çš„ SIMT æ¶æ„**ã€‚

**å…³é”®ç‰¹æ€§**:

- æ¯ä¸ª RP2040 (Lane) å…·å¤‡ç‹¬ç‰¹èº«ä»½ (`SR_LANEID`)
- æ”¯æŒ Per-Lane å†…å­˜è®¿é—® (LDL/STL)
- å®ç° Data Parallelism

---

## 1. æ‰§è¡Œæ¨¡å‹

### 1.1 é›†ç¾¤å…¨å±€è§†å›¾

```
Grid / Kernel: Single Stream (Managed by AMB82 Master)
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
SM0 (%smid=0) [Physical: ESP32-S3 Node 0]
 â”œâ”€ CTA0 (%ctaid=0)  -> Logical Block 0
 â”‚   â”œâ”€ SMSP0 (%warpid=0) -> Warp Scheduler 0
 â”‚   â”‚   â”œâ”€ Lane 0 (%laneid=0)  [Physical: RP2040 Core 0]
 â”‚   â”‚   â”œâ”€ Lane 1 (%laneid=1)  [Physical: RP2040 Core 1]
 â”‚   â”‚   â””â”€ ... (Up to Warp Size)
 â”‚   â””â”€ SMSP1 (%warpid=1)
 â””â”€ ...
```

**æœ¯è¯­**:

- **Warp**: æœ€å°è°ƒåº¦å•ä½ï¼ˆæŒ‡ä»¤ç”± ESP32 å¹¿æ’­ï¼ŒWarp å†…æ‰€æœ‰ Lane åŒæ­¥æ¥æ”¶ï¼‰
- **Lane**: æœ€å°æ‰§è¡Œå•ä½ï¼ˆRP2040ï¼Œé€šè¿‡ `SR_LANEID` åŒºåˆ†ï¼‰

### 1.2 å¯„å­˜å™¨æ–‡ä»¶

æ¯ä¸ª RP2040 ç‹¬ç«‹æ‹¥æœ‰ï¼š

| ç±»å‹      | å‰ç¼€ | æ•°é‡ | å®½åº¦   | ç”¨é€”                           |
| --------- | ---- | ---- | ------ | ------------------------------ |
| General   | R    | 32   | 32-bit | é€šç”¨æ•´æ•°ã€åœ°å€ã€ç´¢å¼•           |
| Float     | F    | 32   | 32-bit | FP32 æµ®ç‚¹æ•°                    |
| Predicate | P    | 8    | 1-bit  | æ¡ä»¶æ——æ ‡ï¼ˆç”¨äº Maskingï¼‰       |
| System    | SR   | 32   | 32-bit | ç³»ç»ŸçŠ¶æ€ï¼ˆ**åŒ…å« SR_LANEID**ï¼‰ |

### 1.3 æŒ‡ä»¤ç¼–ç ï¼ˆ32-bit å›ºå®šï¼‰

```
[31:24 OPCODE] [23:16 DEST] [15:8 SRC1] [7:0 SRC2/IMM]
```

---

## 2. å®Œæ•´æŒ‡ä»¤é›†

### Group 1: ç³»ç»Ÿæ§åˆ¶ (0x00-0x0F)

| Hex  | Mnemonic     | Operands | åŠŸèƒ½              |
| ---- | ------------ | -------- | ----------------- |
| 0x00 | **NOP**      | -        | ç©ºæŒ‡ä»¤            |
| 0x01 | **EXIT**     | -        | ç»ˆæ­¢ Kernel       |
| 0x02 | **BRA**      | Imm      | æ— æ¡ä»¶è·³è½¬        |
| 0x03 | **BR.Z**     | Imm, Pn  | æ¡ä»¶è·³è½¬          |
| 0x05 | **BAR.SYNC** | Id       | Warp Barrier åŒæ­¥ |
| 0x07 | **YIELD**    | -        | è®©å‡ºæ—¶é—´ç‰‡        |

### Group 2: æ•´æ•°è¿ç®— (0x10-0x2F)

| Hex  | Mnemonic     | Operands   | Flags | åŠŸèƒ½             |
| ---- | ------------ | ---------- | ----- | ---------------- |
| 0x10 | **MOV**      | Rd, Imm    | -     | è½½å…¥ç«‹å³å€¼       |
| 0x11 | **IADD**     | Rd, Ra, Rb | Z, C  | æ•´æ•°åŠ æ³•         |
| 0x12 | **ISUB**     | Rd, Ra, Rb | Z, C  | æ•´æ•°å‡æ³•         |
| 0x13 | **IMUL**     | Rd, Ra, Rb | -     | æ•´æ•°ä¹˜æ³•         |
| 0x17 | **AND**      | Rd, Ra, Rb | Z     | ä½å…ƒ AND         |
| 0x1A | **ISETP.EQ** | Pn, Ra, Rb | Pn    | æ•´æ•°æ¯”è¾ƒï¼ˆç›¸ç­‰ï¼‰ |
| 0x1C | **ISETP.GT** | Pn, Ra, Rb | Pn    | æ•´æ•°æ¯”è¾ƒï¼ˆå¤§äºï¼‰ |
| 0x1D | **SHL**      | Rd, Ra, Rb | -     | å·¦ç§»             |
| 0x1E | **SHR**      | Rd, Ra, Rb | -     | å³ç§»             |

### Group 3: æµ®ç‚¹ä¸ AI (0x30-0x5F)

| Hex  | Mnemonic     | Operands   | æè¿°                 | åœºæ™¯        |
| ---- | ------------ | ---------- | -------------------- | ----------- |
| 0x30 | **FADD**     | Fd, Fa, Fb | FP32 åŠ æ³•            | Bias        |
| 0x31 | **FSUB**     | Fd, Fa, Fb | FP32 å‡æ³•            | -           |
| 0x32 | **FMUL**     | Fd, Fa, Fb | FP32 ä¹˜æ³•            | Scaling     |
| 0x34 | **FFMA**     | Fd, Fa, Fb | $Fd = Fa Ã— Fb + Fd$  | MAC         |
| 0x40 | **HMMA.I8**  | Rd, Ra, Rb | 4-way SIMD INT8 ç‚¹ç§¯ | LLM Quant   |
| 0x50 | **SFU.RCP**  | Fd, Fa     | $1.0 / Fa$           | Softmax     |
| 0x53 | **SFU.GELU** | Fd, Fa     | GELU Activation      | Transformer |
| 0x54 | **SFU.RELU** | Fd, Fa     | ReLU: $\max(0, Fa)$  | CNN         |

### Group 4: å†…å­˜ä¸ SIMT å¯»å€ (0x60-0x7F) â­

**æ ¸å¿ƒæ›´æ–°åŒºåŸŸ**ï¼šåŒºåˆ†"å¹¿æ’­è½½å…¥"ä¸"SIMT è½½å…¥"

#### Uniform Operationsï¼ˆæ‰€æœ‰ Lane ç›¸åŒåœ°å€ï¼‰

| Hex  | Mnemonic | Operands  | è¡Œä¸º                           |
| ---- | -------- | --------- | ------------------------------ |
| 0x60 | **LDG**  | Rd, [Ra]  | æ‰€æœ‰ Lane è¯»å–ç›¸åŒåœ°å€ï¼ˆå¹¿æ’­ï¼‰ |
| 0x61 | **STG**  | [Ra], Rd  | æ‰€æœ‰ Lane å†™å…¥ç›¸åŒåœ°å€         |
| 0x62 | **LDS**  | Rd, [Imm] | ä» Shared Memory è¯»å–          |

#### SIMT Operationsï¼ˆæ¯ä¸ª Lane ä¸åŒåœ°å€ï¼‰**[NEW in v1.5]**

| Hex  | Mnemonic | Operands    | è¡Œä¸ºé€»è¾‘                                                                                       |
| ---- | -------- | ----------- | ---------------------------------------------------------------------------------------------- |
| 0x65 | **LDL**  | Rd, [Ra]    | **Lane-Based Load**<br>æ¯ä¸ª Lane è®¡ç®—ï¼š`Addr = Ra + SR_LANEID * 4`<br>ç¡¬ä»¶è‡ªåŠ¨æ·»åŠ  Lane Offset |
| 0x67 | **STL**  | [Ra], Rd    | **Lane-Based Store**<br>æ¯ä¸ª Lane å†™å…¥ï¼š`Addr = Ra + SR_LANEID * 4`                            |
| 0x64 | **LDX**  | Rd, [Ra+Rb] | **Indexed SIMT Load**<br>æ¯ä¸ª Lane è®¡ç®—ï¼š`Addr = Ra + Rb`<br>ï¼ˆRb æ˜¯ Lane ç§æœ‰å¯„å­˜å™¨ï¼‰         |
| 0x66 | **STX**  | [Ra+Rb], Rd | **Indexed SIMT Store**<br>Scatter Write                                                        |

#### Atomic Operations

| Hex  | Mnemonic     | åŠŸèƒ½       |
| ---- | ------------ | ---------- |
| 0x70 | **ATOM.ADD** | Atomic Add |

### Group 5: ç³»ç»Ÿå¯„å­˜å™¨ (0xF0-0xFF) â­

| Hex  | Mnemonic  | Operands | åŠŸèƒ½                               |
| ---- | --------- | -------- | ---------------------------------- |
| 0xF0 | **S2R**   | Rd, SRn  | System to Registerï¼ˆè¯»å–ç³»ç»ŸçŠ¶æ€ï¼‰ |
| 0xF1 | **R2S**   | SRn, Rd  | Register to System                 |
| 0xF2 | **TRACE** | Imm      | å‘é€ Trace ID                      |

---

## 3. ç³»ç»Ÿå¯„å­˜å™¨æ˜ å°„ï¼ˆSRï¼‰

**ç‰©ç†åŸºç¡€**ï¼šæ‰€æœ‰ RP2040 åœ¨ç¡¬ä»¶åˆå§‹åŒ–æ—¶è¢«åˆ†é…å›ºå®š ID

| SR Index | åç§°          | å®šä¹‰ä¸ç”¨é€”                                                         |
| -------- | ------------- | ------------------------------------------------------------------ |
| **SR_0** | SR_TID        | Local Thread ID (Physical Core ID)                                 |
| **SR_1** | SR_CTAID      | Block ID (Logical Job ID)                                          |
| **SR_2** | **SR_LANEID** | **[NEW] Lane Index (0..WarpSize-1)**<br>ç”¨äº `LDL` æŒ‡ä»¤è®¡ç®— Offset |
| **SR_3** | SR_WARPSIZE   | Warp Sizeï¼ˆé€šå¸¸ä¸º 8ï¼‰                                              |
| **SR_6** | SR_GPU_UTIL   | Core è´Ÿè½½ç‡                                                        |
| **SR_8** | SR_WARP_ID    | Warp IDï¼Œç”¨äºåŒæ­¥                                                  |
| **SR_9** | SR_SM_ID      | SM ID (ESP32 Node ID)                                              |

---

## 4. å®æˆ˜èŒƒä¾‹ï¼šParallel Attention (Q/K/V)

### åœºæ™¯

- Warp Size = 8 (8 Lanes)
- Q, K, V æ•°ç»„å­˜æ”¾åœ¨ VRAM è¿ç»­åœ°å€
- **ç›®æ ‡**ï¼šLane $i$ è¯»å– $Q[i], K[i], V[i]$ å¹¶å¹¶è¡Œè®¡ç®—

### ç¨‹åºä»£ç 

```assembly
; === Initialization ===
; 1. è·å–å½“å‰ Lane ID (0~7)
S2R   R31, SR_LANEID     ; R31 = My Lane ID

; 2. è®¾å®š Q/K/V çš„åŸºåº•åœ°å€
MOV   R0, 0x10          ; R0 = Base of Q (0x1000 >> 8)
MOV   R1, 0x20          ; R1 = Base of K
MOV   R2, 0x30          ; R2 = Base of V

; === SIMT Loadingï¼ˆå…³é”®ï¼‰===
; ç¡¬ä»¶ä¼šæ‰§è¡Œ: Effective_Addr = Base + LaneID * 4
LDL   R10, [R0]         ; R10 = Q[lane]
LDL   R11, [R1]         ; R11 = K[lane]
LDL   R12, [R2]         ; R12 = V[lane]

; === Parallel Execution ===
; æ¯ä¸ª Lane çš„ R10, R11, R12 éƒ½ä¸åŒ
IMUL  R20, R10, R11     ; R20 = Q[i] * K[i] (Attention Score)
IADD  R21, R20, R12     ; R21 = Score + V[i]

; === Write Back ===
MOV   R3, 0x40          ; R3 = Result base
STL   [R3], R21         ; Store Result[lane]

EXIT
```

### ç¡¬ä»¶è¡Œä¸ºè§£æ

æ‰§è¡Œ `LDL R10, [R0]` æ—¶ï¼š

1. **ESP32 (SM)**ï¼šå‘é€æŒ‡ä»¤ `0x650A0000`
2. **RP2040 (Lane 0)**ï¼š
   - è¯»å– `R0 (0x1000)`
   - è¯»å– `SR_LANEID (0)`
   - è®¡ç®—åœ°å€ `0x1000 + 0*4 = 0x1000`
   - æ‰§è¡Œ Load
3. **RP2040 (Lane 1)**ï¼š
   - è¯»å– `R0 (0x1000)`
   - è¯»å– `SR_LANEID (1)`
   - è®¡ç®—åœ°å€ `0x1000 + 1*4 = 0x1004`
   - æ‰§è¡Œ Load
4. **ç»“æœ**ï¼š1 ä¸ª Cycle å†…ï¼Œæ‰€æœ‰ Lane å®Œæˆä¸åŒçš„å†…å­˜è®¿é—®

---

## 5. æ‰§è¡Œç»“æœç¤ºä¾‹

### è¾“å…¥æ•°æ®ï¼ˆVRAMï¼‰

```
0x1000: Q[0]=2, Q[1]=3, Q[2]=4, ..., Q[7]=9
0x2000: K[0]=3, K[1]=4, K[2]=5, ..., K[7]=10
0x3000: V[0]=4, V[1]=5, V[2]=6, ..., V[7]=11
```

### æ‰§è¡Œç»“æœï¼ˆæ¯ä¸ª Lane ä¸åŒï¼‰

| Lane | Q(R10) | K(R11) | V(R12) | Attn(R20) | Final(R21) |
| ---- | ------ | ------ | ------ | --------- | ---------- |
| 0    | 2      | 3      | 4      | 6         | 10         |
| 1    | 3      | 4      | 5      | 12        | 17         |
| 2    | 4      | 5      | 6      | 20        | 26         |
| 3    | 5      | 6      | 7      | 30        | 37         |
| 4    | 6      | 7      | 8      | 42        | 50         |
| 5    | 7      | 8      | 9      | 56        | 65         |
| 6    | 8      | 9      | 10     | 72        | 82         |
| 7    | 9      | 10     | 11     | 90        | 101        |

---

## 6. å®ç°æ–‡ä»¶æ¸…å•

### ESP32 å›ºä»¶

- `instructions_v15.h` - ISA å®šä¹‰
- `vm_simd_v15.h` - SIMD å¼•æ“å¤´æ–‡ä»¶
- `vm_simd_v15.cpp` - SIMD æ‰§è¡Œé€»è¾‘ï¼ˆå« SIMT å†…å­˜æ“ä½œï¼‰

### Python å·¥å…·

- `program_loader_v15.py` - æŒ‡ä»¤ç¼–ç å™¨
- `demo_parallel_attention_v15.py` - Parallel Attention æ¼”ç¤º

---

## 7. ä¸ v1.0 å¯¹æ¯”

| ç‰¹æ€§       | v1.0              | v1.5             |
| ---------- | ----------------- | ---------------- |
| å†…å­˜æ¨¡å‹   | å¹¿æ’­ï¼ˆBroadcastï¼‰ | SIMTï¼ˆPer-Laneï¼‰ |
| Lane èº«ä»½  | æ—                 | SR_LANEID        |
| Q/K/V åŠ è½½ | éœ€ Host è½®è¯¢      | å•æ¡ LDL æŒ‡ä»¤    |
| æ•°æ®å¹¶è¡Œ   | ä¸æ”¯æŒ            | å®Œå…¨æ”¯æŒ         |
| æ¶æ„       | åŒæ­¥é˜µåˆ—          | True SIMT        |

---

## 8. ç¼–ç¨‹æ¨¡å‹

### æ—§æ¨¡å‹ï¼ˆv1.0ï¼‰

```python
# Host éœ€è¦å¾ªç¯æ§åˆ¶
for lane_id in range(8):
    load_q(lane_id)
    load_k(lane_id)
    compute(lane_id)
```

### æ–°æ¨¡å‹ï¼ˆv1.5ï¼‰

```assembly
; å•æ¡æŒ‡ä»¤ï¼Œå¹¶è¡Œæ‰§è¡Œ
LDL R10, [R0]  ; æ‰€æœ‰ Lane åŒæ—¶åŠ è½½ä¸åŒçš„ Q
LDL R11, [R1]  ; æ‰€æœ‰ Lane åŒæ—¶åŠ è½½ä¸åŒçš„ K
IMUL R20, R10, R11  ; æ‰€æœ‰ Lane åŒæ—¶è®¡ç®—
```

**ä¼˜åŠ¿**ï¼š

- âœ… å‡å°‘ Host å¼€é”€
- âœ… çœŸæ­£çš„ç¡¬ä»¶å¹¶è¡Œ
- âœ… ç¬¦åˆ GPU ç¼–ç¨‹èŒƒå¼

---

## 9. ä¸‹ä¸€æ­¥

1. **ç¼–è¯‘å›ºä»¶**ï¼šä¸Šä¼ åˆ° ESP32
2. **è¿è¡Œæ¼”ç¤º**ï¼š`python demo_parallel_attention_v15.py`
3. **æ‰©å±•åº”ç”¨**ï¼šå®ç°å®Œæ•´çš„ Multi-Head Attention

---

**Micro-CUDA ISA v1.5 æ­£å¼å‘å¸ƒï¼ç°åœ¨æ”¯æŒçœŸæ­£çš„ Data Parallelismï¼**
