{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 30 14:55:07 2009 " "Info: Processing started: Mon Mar 30 14:55:07 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lcd_v -c lcd_v --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lcd_v -c lcd_v --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "mclk " "Info: Assuming node \"mclk\" is an undefined clock" {  } { { "lcd_v.bdf" "" { Schematic "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd_v.bdf" { { 48 -96 72 64 "mclk" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "mclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "23 " "Warning: Found 23 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clk_int " "Info: Detected ripple clock \"lcd:inst1\|clk_int\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 91 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clk_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "div16:inst\|count\[3\] " "Info: Detected ripple clock \"div16:inst\|count\[3\]\" as buffer" {  } { { "DIV16.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/DIV16.v" 12 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "div16:inst\|count\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[9\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[9\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[10\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[10\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[11\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[11\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[8\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[8\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[6\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[6\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[7\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[7\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[5\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[5\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[4\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[4\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[14\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[14\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[12\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[12\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[15\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[15\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[13\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[13\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[2\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[2\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[1\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[1\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[0\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[0\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkcnt\[3\] " "Info: Detected ripple clock \"lcd:inst1\|clkcnt\[3\]\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkcnt\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "lcd:inst1\|Equal0~156 " "Info: Detected gated clock \"lcd:inst1\|Equal0~156\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 75 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|Equal0~156" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "lcd:inst1\|Equal0~155 " "Info: Detected gated clock \"lcd:inst1\|Equal0~155\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 75 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|Equal0~155" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "lcd:inst1\|Equal0~157 " "Info: Detected gated clock \"lcd:inst1\|Equal0~157\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 75 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|Equal0~157" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "lcd:inst1\|Equal0~154 " "Info: Detected gated clock \"lcd:inst1\|Equal0~154\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 75 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|Equal0~154" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd:inst1\|clkdiv " "Info: Detected ripple clock \"lcd:inst1\|clkdiv\" as buffer" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 84 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd:inst1\|clkdiv" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "mclk register lcd:inst1\|lcd_e register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[9\] 57.62 MHz 17.354 ns Internal " "Info: Clock \"mclk\" has Internal fmax of 57.62 MHz between source register \"lcd:inst1\|lcd_e\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[9\]\" (period= 17.354 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.911 ns + Longest register register " "Info: + Longest register to register delay is 0.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcd:inst1\|lcd_e 1 REG LCFF_X32_Y16_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y16_N5; Fanout = 3; REG Node = 'lcd:inst1\|lcd_e'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd:inst1|lcd_e } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.460 ns) 0.911 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[9\] 2 REG LCFF_X32_Y16_N3 3 " "Info: 2: + IC(0.451 ns) + CELL(0.460 ns) = 0.911 ns; Loc. = LCFF_X32_Y16_N3; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[9\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { lcd:inst1|lcd_e sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[9] } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 50.49 % ) " "Info: Total cell delay = 0.460 ns ( 50.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.451 ns ( 49.51 % ) " "Info: Total interconnect delay = 0.451 ns ( 49.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { lcd:inst1|lcd_e sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.911 ns" { lcd:inst1|lcd_e {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[9] {} } { 0.000ns 0.451ns } { 0.000ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.502 ns - Smallest " "Info: - Smallest clock skew is -7.502 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mclk destination 3.190 ns + Shortest register " "Info: + Shortest clock path from clock \"mclk\" to destination register is 3.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns mclk 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'mclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { mclk } "NODE_NAME" } } { "lcd_v.bdf" "" { Schematic "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd_v.bdf" { { 48 -96 72 64 "mclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.312 ns mclk~clkctrl 2 COMB CLKCTRL_G14 387 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.312 ns; Loc. = CLKCTRL_G14; Fanout = 387; COMB Node = 'mclk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { mclk mclk~clkctrl } "NODE_NAME" } } { "lcd_v.bdf" "" { Schematic "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd_v.bdf" { { 48 -96 72 64 "mclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.666 ns) 3.190 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[9\] 3 REG LCFF_X32_Y16_N3 3 " "Info: 3: + IC(1.212 ns) + CELL(0.666 ns) = 3.190 ns; Loc. = LCFF_X32_Y16_N3; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[9\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.878 ns" { mclk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[9] } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 54.73 % ) " "Info: Total cell delay = 1.746 ns ( 54.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.444 ns ( 45.27 % ) " "Info: Total interconnect delay = 1.444 ns ( 45.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.190 ns" { mclk mclk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.190 ns" { mclk {} mclk~combout {} mclk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[9] {} } { 0.000ns 0.000ns 0.232ns 1.212ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mclk source 10.692 ns - Longest register " "Info: - Longest clock path from clock \"mclk\" to source register is 10.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns mclk 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'mclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { mclk } "NODE_NAME" } } { "lcd_v.bdf" "" { Schematic "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd_v.bdf" { { 48 -96 72 64 "mclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.970 ns) 3.603 ns div16:inst\|count\[3\] 2 REG LCFF_X31_Y16_N15 18 " "Info: 2: + IC(1.553 ns) + CELL(0.970 ns) = 3.603 ns; Loc. = LCFF_X31_Y16_N15; Fanout = 18; REG Node = 'div16:inst\|count\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.523 ns" { mclk div16:inst|count[3] } "NODE_NAME" } } { "DIV16.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/DIV16.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.970 ns) 5.184 ns lcd:inst1\|clkcnt\[1\] 3 REG LCFF_X30_Y16_N3 3 " "Info: 3: + IC(0.611 ns) + CELL(0.970 ns) = 5.184 ns; Loc. = LCFF_X30_Y16_N3; Fanout = 3; REG Node = 'lcd:inst1\|clkcnt\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { div16:inst|count[3] lcd:inst1|clkcnt[1] } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.370 ns) 6.683 ns lcd:inst1\|Equal0~154 4 COMB LCCOMB_X29_Y16_N6 1 " "Info: 4: + IC(1.129 ns) + CELL(0.370 ns) = 6.683 ns; Loc. = LCCOMB_X29_Y16_N6; Fanout = 1; COMB Node = 'lcd:inst1\|Equal0~154'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { lcd:inst1|clkcnt[1] lcd:inst1|Equal0~154 } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.614 ns) 7.679 ns lcd:inst1\|Equal0 5 COMB LCCOMB_X29_Y16_N4 2 " "Info: 5: + IC(0.382 ns) + CELL(0.614 ns) = 7.679 ns; Loc. = LCCOMB_X29_Y16_N4; Fanout = 2; COMB Node = 'lcd:inst1\|Equal0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { lcd:inst1|Equal0~154 lcd:inst1|Equal0 } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 8.980 ns lcd:inst1\|clkdiv 6 REG LCFF_X29_Y16_N3 3 " "Info: 6: + IC(0.331 ns) + CELL(0.970 ns) = 8.980 ns; Loc. = LCFF_X29_Y16_N3; Fanout = 3; REG Node = 'lcd:inst1\|clkdiv'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { lcd:inst1|Equal0 lcd:inst1|clkdiv } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.666 ns) 10.692 ns lcd:inst1\|lcd_e 7 REG LCFF_X32_Y16_N5 3 " "Info: 7: + IC(1.046 ns) + CELL(0.666 ns) = 10.692 ns; Loc. = LCFF_X32_Y16_N5; Fanout = 3; REG Node = 'lcd:inst1\|lcd_e'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { lcd:inst1|clkdiv lcd:inst1|lcd_e } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.640 ns ( 52.75 % ) " "Info: Total cell delay = 5.640 ns ( 52.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.052 ns ( 47.25 % ) " "Info: Total interconnect delay = 5.052 ns ( 47.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.692 ns" { mclk div16:inst|count[3] lcd:inst1|clkcnt[1] lcd:inst1|Equal0~154 lcd:inst1|Equal0 lcd:inst1|clkdiv lcd:inst1|lcd_e } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.692 ns" { mclk {} mclk~combout {} div16:inst|count[3] {} lcd:inst1|clkcnt[1] {} lcd:inst1|Equal0~154 {} lcd:inst1|Equal0 {} lcd:inst1|clkdiv {} lcd:inst1|lcd_e {} } { 0.000ns 0.000ns 1.553ns 0.611ns 1.129ns 0.382ns 0.331ns 1.046ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.370ns 0.614ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.190 ns" { mclk mclk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.190 ns" { mclk {} mclk~combout {} mclk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[9] {} } { 0.000ns 0.000ns 0.232ns 1.212ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.692 ns" { mclk div16:inst|count[3] lcd:inst1|clkcnt[1] lcd:inst1|Equal0~154 lcd:inst1|Equal0 lcd:inst1|clkdiv lcd:inst1|lcd_e } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.692 ns" { mclk {} mclk~combout {} div16:inst|count[3] {} lcd:inst1|clkcnt[1] {} lcd:inst1|Equal0~154 {} lcd:inst1|Equal0 {} lcd:inst1|clkdiv {} lcd:inst1|lcd_e {} } { 0.000ns 0.000ns 1.553ns 0.611ns 1.129ns 0.382ns 0.331ns 1.046ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.370ns 0.614ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 3 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 3 -1 0 } } { "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { lcd:inst1|lcd_e sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.911 ns" { lcd:inst1|lcd_e {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[9] {} } { 0.000ns 0.451ns } { 0.000ns 0.460ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.190 ns" { mclk mclk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.190 ns" { mclk {} mclk~combout {} mclk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[9] {} } { 0.000ns 0.000ns 0.232ns 1.212ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.692 ns" { mclk div16:inst|count[3] lcd:inst1|clkcnt[1] lcd:inst1|Equal0~154 lcd:inst1|Equal0 lcd:inst1|clkdiv lcd:inst1|lcd_e } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.692 ns" { mclk {} mclk~combout {} div16:inst|count[3] {} lcd:inst1|clkcnt[1] {} lcd:inst1|Equal0~154 {} lcd:inst1|Equal0 {} lcd:inst1|clkdiv {} lcd:inst1|lcd_e {} } { 0.000ns 0.000ns 1.553ns 0.611ns 1.129ns 0.382ns 0.331ns 1.046ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.370ns 0.614ns 0.970ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA\|Q\[0\] register sld_hub:sld_hub_inst\|hub_tdo_reg 107.37 MHz 9.314 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 107.37 MHz between source register \"sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA\|Q\[0\]\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\" (period= 9.314 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.395 ns + Longest register register " "Info: + Longest register to register delay is 4.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA\|Q\[0\] 1 REG LCFF_X34_Y23_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y23_N25; Fanout = 4; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA\|Q\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0] } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.651 ns) 2.251 ns sld_hub:sld_hub_inst\|hub_tdo_reg~586 2 COMB LCCOMB_X35_Y23_N4 3 " "Info: 2: + IC(1.600 ns) + CELL(0.651 ns) = 2.251 ns; Loc. = LCCOMB_X35_Y23_N4; Fanout = 3; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~586'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.251 ns" { sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0] sld_hub:sld_hub_inst|hub_tdo_reg~586 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.366 ns) 3.028 ns sld_hub:sld_hub_inst\|hub_tdo_reg~590 3 COMB LCCOMB_X35_Y23_N20 1 " "Info: 3: + IC(0.411 ns) + CELL(0.366 ns) = 3.028 ns; Loc. = LCCOMB_X35_Y23_N20; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~590'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~586 sld_hub:sld_hub_inst|hub_tdo_reg~590 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.319 ns) 3.726 ns sld_hub:sld_hub_inst\|hub_tdo_reg~593 4 COMB LCCOMB_X35_Y23_N2 1 " "Info: 4: + IC(0.379 ns) + CELL(0.319 ns) = 3.726 ns; Loc. = LCCOMB_X35_Y23_N2; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~593'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~590 sld_hub:sld_hub_inst|hub_tdo_reg~593 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.202 ns) 4.287 ns sld_hub:sld_hub_inst\|hub_tdo_reg~597 5 COMB LCCOMB_X35_Y23_N6 1 " "Info: 5: + IC(0.359 ns) + CELL(0.202 ns) = 4.287 ns; Loc. = LCCOMB_X35_Y23_N6; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~597'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~593 sld_hub:sld_hub_inst|hub_tdo_reg~597 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.395 ns sld_hub:sld_hub_inst\|hub_tdo_reg 6 REG LCFF_X35_Y23_N7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.395 ns; Loc. = LCFF_X35_Y23_N7; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~597 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.646 ns ( 37.45 % ) " "Info: Total cell delay = 1.646 ns ( 37.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.749 ns ( 62.55 % ) " "Info: Total interconnect delay = 2.749 ns ( 62.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.395 ns" { sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0] sld_hub:sld_hub_inst|hub_tdo_reg~586 sld_hub:sld_hub_inst|hub_tdo_reg~590 sld_hub:sld_hub_inst|hub_tdo_reg~593 sld_hub:sld_hub_inst|hub_tdo_reg~597 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.395 ns" { sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0] {} sld_hub:sld_hub_inst|hub_tdo_reg~586 {} sld_hub:sld_hub_inst|hub_tdo_reg~590 {} sld_hub:sld_hub_inst|hub_tdo_reg~593 {} sld_hub:sld_hub_inst|hub_tdo_reg~597 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 1.600ns 0.411ns 0.379ns 0.359ns 0.000ns } { 0.000ns 0.651ns 0.366ns 0.319ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.660 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.816 ns) + CELL(0.000 ns) 3.816 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 435 " "Info: 2: + IC(3.816 ns) + CELL(0.000 ns) = 3.816 ns; Loc. = CLKCTRL_G0; Fanout = 435; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.816 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.666 ns) 5.660 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X35_Y23_N7 2 " "Info: 3: + IC(1.178 ns) + CELL(0.666 ns) = 5.660 ns; Loc. = LCFF_X35_Y23_N7; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.844 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 11.77 % ) " "Info: Total cell delay = 0.666 ns ( 11.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.994 ns ( 88.23 % ) " "Info: Total interconnect delay = 4.994 ns ( 88.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.660 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.660 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.816ns 1.178ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.658 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.816 ns) + CELL(0.000 ns) 3.816 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 435 " "Info: 2: + IC(3.816 ns) + CELL(0.000 ns) = 3.816 ns; Loc. = CLKCTRL_G0; Fanout = 435; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.816 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.666 ns) 5.658 ns sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA\|Q\[0\] 3 REG LCFF_X34_Y23_N25 4 " "Info: 3: + IC(1.176 ns) + CELL(0.666 ns) = 5.658 ns; Loc. = LCFF_X34_Y23_N25; Fanout = 4; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA\|Q\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.842 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0] } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 11.77 % ) " "Info: Total cell delay = 0.666 ns ( 11.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.992 ns ( 88.23 % ) " "Info: Total interconnect delay = 4.992 ns ( 88.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.658 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.658 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0] {} } { 0.000ns 3.816ns 1.176ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.660 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.660 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.816ns 1.178ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.658 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.658 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0] {} } { 0.000ns 3.816ns 1.176ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.395 ns" { sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0] sld_hub:sld_hub_inst|hub_tdo_reg~586 sld_hub:sld_hub_inst|hub_tdo_reg~590 sld_hub:sld_hub_inst|hub_tdo_reg~593 sld_hub:sld_hub_inst|hub_tdo_reg~597 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.395 ns" { sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0] {} sld_hub:sld_hub_inst|hub_tdo_reg~586 {} sld_hub:sld_hub_inst|hub_tdo_reg~590 {} sld_hub:sld_hub_inst|hub_tdo_reg~593 {} sld_hub:sld_hub_inst|hub_tdo_reg~597 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 1.600ns 0.411ns 0.379ns 0.359ns 0.000ns } { 0.000ns 0.651ns 0.366ns 0.319ns 0.202ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.660 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.660 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.816ns 1.178ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.658 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.658 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0] {} } { 0.000ns 3.816ns 1.176ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "mclk 14 " "Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock \"mclk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lcd:inst1\|lcd_e lcd:inst1\|lcd_e mclk 487 ps " "Info: Found hold time violation between source  pin or register \"lcd:inst1\|lcd_e\" and destination pin or register \"lcd:inst1\|lcd_e\" for clock \"mclk\" (Hold time is 487 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.986 ns + Largest " "Info: + Largest clock skew is 0.986 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mclk destination 10.692 ns + Longest register " "Info: + Longest clock path from clock \"mclk\" to destination register is 10.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns mclk 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'mclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { mclk } "NODE_NAME" } } { "lcd_v.bdf" "" { Schematic "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd_v.bdf" { { 48 -96 72 64 "mclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.970 ns) 3.603 ns div16:inst\|count\[3\] 2 REG LCFF_X31_Y16_N15 18 " "Info: 2: + IC(1.553 ns) + CELL(0.970 ns) = 3.603 ns; Loc. = LCFF_X31_Y16_N15; Fanout = 18; REG Node = 'div16:inst\|count\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.523 ns" { mclk div16:inst|count[3] } "NODE_NAME" } } { "DIV16.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/DIV16.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.970 ns) 5.184 ns lcd:inst1\|clkcnt\[1\] 3 REG LCFF_X30_Y16_N3 3 " "Info: 3: + IC(0.611 ns) + CELL(0.970 ns) = 5.184 ns; Loc. = LCFF_X30_Y16_N3; Fanout = 3; REG Node = 'lcd:inst1\|clkcnt\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { div16:inst|count[3] lcd:inst1|clkcnt[1] } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.370 ns) 6.683 ns lcd:inst1\|Equal0~154 4 COMB LCCOMB_X29_Y16_N6 1 " "Info: 4: + IC(1.129 ns) + CELL(0.370 ns) = 6.683 ns; Loc. = LCCOMB_X29_Y16_N6; Fanout = 1; COMB Node = 'lcd:inst1\|Equal0~154'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { lcd:inst1|clkcnt[1] lcd:inst1|Equal0~154 } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.614 ns) 7.679 ns lcd:inst1\|Equal0 5 COMB LCCOMB_X29_Y16_N4 2 " "Info: 5: + IC(0.382 ns) + CELL(0.614 ns) = 7.679 ns; Loc. = LCCOMB_X29_Y16_N4; Fanout = 2; COMB Node = 'lcd:inst1\|Equal0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { lcd:inst1|Equal0~154 lcd:inst1|Equal0 } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 8.980 ns lcd:inst1\|clkdiv 6 REG LCFF_X29_Y16_N3 3 " "Info: 6: + IC(0.331 ns) + CELL(0.970 ns) = 8.980 ns; Loc. = LCFF_X29_Y16_N3; Fanout = 3; REG Node = 'lcd:inst1\|clkdiv'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { lcd:inst1|Equal0 lcd:inst1|clkdiv } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.666 ns) 10.692 ns lcd:inst1\|lcd_e 7 REG LCFF_X32_Y16_N5 3 " "Info: 7: + IC(1.046 ns) + CELL(0.666 ns) = 10.692 ns; Loc. = LCFF_X32_Y16_N5; Fanout = 3; REG Node = 'lcd:inst1\|lcd_e'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { lcd:inst1|clkdiv lcd:inst1|lcd_e } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.640 ns ( 52.75 % ) " "Info: Total cell delay = 5.640 ns ( 52.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.052 ns ( 47.25 % ) " "Info: Total interconnect delay = 5.052 ns ( 47.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.692 ns" { mclk div16:inst|count[3] lcd:inst1|clkcnt[1] lcd:inst1|Equal0~154 lcd:inst1|Equal0 lcd:inst1|clkdiv lcd:inst1|lcd_e } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.692 ns" { mclk {} mclk~combout {} div16:inst|count[3] {} lcd:inst1|clkcnt[1] {} lcd:inst1|Equal0~154 {} lcd:inst1|Equal0 {} lcd:inst1|clkdiv {} lcd:inst1|lcd_e {} } { 0.000ns 0.000ns 1.553ns 0.611ns 1.129ns 0.382ns 0.331ns 1.046ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.370ns 0.614ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mclk source 9.706 ns - Shortest register " "Info: - Shortest clock path from clock \"mclk\" to source register is 9.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns mclk 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'mclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { mclk } "NODE_NAME" } } { "lcd_v.bdf" "" { Schematic "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd_v.bdf" { { 48 -96 72 64 "mclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.970 ns) 3.603 ns div16:inst\|count\[3\] 2 REG LCFF_X31_Y16_N15 18 " "Info: 2: + IC(1.553 ns) + CELL(0.970 ns) = 3.603 ns; Loc. = LCFF_X31_Y16_N15; Fanout = 18; REG Node = 'div16:inst\|count\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.523 ns" { mclk div16:inst|count[3] } "NODE_NAME" } } { "DIV16.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/DIV16.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.970 ns) 5.184 ns lcd:inst1\|clkcnt\[9\] 3 REG LCFF_X30_Y16_N19 3 " "Info: 3: + IC(0.611 ns) + CELL(0.970 ns) = 5.184 ns; Loc. = LCFF_X30_Y16_N19; Fanout = 3; REG Node = 'lcd:inst1\|clkcnt\[9\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { div16:inst|count[3] lcd:inst1|clkcnt[9] } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.202 ns) 6.125 ns lcd:inst1\|Equal0~156 4 COMB LCCOMB_X29_Y16_N18 1 " "Info: 4: + IC(0.739 ns) + CELL(0.202 ns) = 6.125 ns; Loc. = LCCOMB_X29_Y16_N18; Fanout = 1; COMB Node = 'lcd:inst1\|Equal0~156'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { lcd:inst1|clkcnt[9] lcd:inst1|Equal0~156 } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 6.693 ns lcd:inst1\|Equal0 5 COMB LCCOMB_X29_Y16_N4 2 " "Info: 5: + IC(0.362 ns) + CELL(0.206 ns) = 6.693 ns; Loc. = LCCOMB_X29_Y16_N4; Fanout = 2; COMB Node = 'lcd:inst1\|Equal0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { lcd:inst1|Equal0~156 lcd:inst1|Equal0 } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 7.994 ns lcd:inst1\|clkdiv 6 REG LCFF_X29_Y16_N3 3 " "Info: 6: + IC(0.331 ns) + CELL(0.970 ns) = 7.994 ns; Loc. = LCFF_X29_Y16_N3; Fanout = 3; REG Node = 'lcd:inst1\|clkdiv'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { lcd:inst1|Equal0 lcd:inst1|clkdiv } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.666 ns) 9.706 ns lcd:inst1\|lcd_e 7 REG LCFF_X32_Y16_N5 3 " "Info: 7: + IC(1.046 ns) + CELL(0.666 ns) = 9.706 ns; Loc. = LCFF_X32_Y16_N5; Fanout = 3; REG Node = 'lcd:inst1\|lcd_e'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { lcd:inst1|clkdiv lcd:inst1|lcd_e } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.064 ns ( 52.17 % ) " "Info: Total cell delay = 5.064 ns ( 52.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.642 ns ( 47.83 % ) " "Info: Total interconnect delay = 4.642 ns ( 47.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.706 ns" { mclk div16:inst|count[3] lcd:inst1|clkcnt[9] lcd:inst1|Equal0~156 lcd:inst1|Equal0 lcd:inst1|clkdiv lcd:inst1|lcd_e } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.706 ns" { mclk {} mclk~combout {} div16:inst|count[3] {} lcd:inst1|clkcnt[9] {} lcd:inst1|Equal0~156 {} lcd:inst1|Equal0 {} lcd:inst1|clkdiv {} lcd:inst1|lcd_e {} } { 0.000ns 0.000ns 1.553ns 0.611ns 0.739ns 0.362ns 0.331ns 1.046ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.202ns 0.206ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.692 ns" { mclk div16:inst|count[3] lcd:inst1|clkcnt[1] lcd:inst1|Equal0~154 lcd:inst1|Equal0 lcd:inst1|clkdiv lcd:inst1|lcd_e } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.692 ns" { mclk {} mclk~combout {} div16:inst|count[3] {} lcd:inst1|clkcnt[1] {} lcd:inst1|Equal0~154 {} lcd:inst1|Equal0 {} lcd:inst1|clkdiv {} lcd:inst1|lcd_e {} } { 0.000ns 0.000ns 1.553ns 0.611ns 1.129ns 0.382ns 0.331ns 1.046ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.370ns 0.614ns 0.970ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.706 ns" { mclk div16:inst|count[3] lcd:inst1|clkcnt[9] lcd:inst1|Equal0~156 lcd:inst1|Equal0 lcd:inst1|clkdiv lcd:inst1|lcd_e } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.706 ns" { mclk {} mclk~combout {} div16:inst|count[3] {} lcd:inst1|clkcnt[9] {} lcd:inst1|Equal0~156 {} lcd:inst1|Equal0 {} lcd:inst1|clkdiv {} lcd:inst1|lcd_e {} } { 0.000ns 0.000ns 1.553ns 0.611ns 0.739ns 0.362ns 0.331ns 1.046ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.202ns 0.206ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 3 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns - Shortest register register " "Info: - Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcd:inst1\|lcd_e 1 REG LCFF_X32_Y16_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y16_N5; Fanout = 3; REG Node = 'lcd:inst1\|lcd_e'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd:inst1|lcd_e } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns lcd:inst1\|lcd_e~15 2 COMB LCCOMB_X32_Y16_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X32_Y16_N4; Fanout = 1; COMB Node = 'lcd:inst1\|lcd_e~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { lcd:inst1|lcd_e lcd:inst1|lcd_e~15 } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns lcd:inst1\|lcd_e 3 REG LCFF_X32_Y16_N5 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X32_Y16_N5; Fanout = 3; REG Node = 'lcd:inst1\|lcd_e'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { lcd:inst1|lcd_e~15 lcd:inst1|lcd_e } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { lcd:inst1|lcd_e lcd:inst1|lcd_e~15 lcd:inst1|lcd_e } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { lcd:inst1|lcd_e {} lcd:inst1|lcd_e~15 {} lcd:inst1|lcd_e {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 3 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.692 ns" { mclk div16:inst|count[3] lcd:inst1|clkcnt[1] lcd:inst1|Equal0~154 lcd:inst1|Equal0 lcd:inst1|clkdiv lcd:inst1|lcd_e } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.692 ns" { mclk {} mclk~combout {} div16:inst|count[3] {} lcd:inst1|clkcnt[1] {} lcd:inst1|Equal0~154 {} lcd:inst1|Equal0 {} lcd:inst1|clkdiv {} lcd:inst1|lcd_e {} } { 0.000ns 0.000ns 1.553ns 0.611ns 1.129ns 0.382ns 0.331ns 1.046ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.370ns 0.614ns 0.970ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.706 ns" { mclk div16:inst|count[3] lcd:inst1|clkcnt[9] lcd:inst1|Equal0~156 lcd:inst1|Equal0 lcd:inst1|clkdiv lcd:inst1|lcd_e } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.706 ns" { mclk {} mclk~combout {} div16:inst|count[3] {} lcd:inst1|clkcnt[9] {} lcd:inst1|Equal0~156 {} lcd:inst1|Equal0 {} lcd:inst1|clkdiv {} lcd:inst1|lcd_e {} } { 0.000ns 0.000ns 1.553ns 0.611ns 0.739ns 0.362ns 0.331ns 1.046ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.202ns 0.206ns 0.970ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { lcd:inst1|lcd_e lcd:inst1|lcd_e~15 lcd:inst1|lcd_e } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { lcd:inst1|lcd_e {} lcd:inst1|lcd_e~15 {} lcd:inst1|lcd_e {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[12\] rst mclk 6.263 ns register " "Info: tsu for register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[12\]\" (data pin = \"rst\", clock pin = \"mclk\") is 6.263 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.493 ns + Longest pin register " "Info: + Longest pin to register delay is 9.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns rst 1 PIN PIN_AA3 25 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AA3; Fanout = 25; PIN Node = 'rst'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "lcd_v.bdf" "" { Schematic "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd_v.bdf" { { 64 -96 72 80 "rst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(8.089 ns) + CELL(0.460 ns) 9.493 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[12\] 2 REG LCFF_X31_Y16_N25 3 " "Info: 2: + IC(8.089 ns) + CELL(0.460 ns) = 9.493 ns; Loc. = LCFF_X31_Y16_N25; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.549 ns" { rst sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[12] } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.404 ns ( 14.79 % ) " "Info: Total cell delay = 1.404 ns ( 14.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.089 ns ( 85.21 % ) " "Info: Total interconnect delay = 8.089 ns ( 85.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.493 ns" { rst sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.493 ns" { rst {} rst~combout {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[12] {} } { 0.000ns 0.000ns 8.089ns } { 0.000ns 0.944ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mclk destination 3.190 ns - Shortest register " "Info: - Shortest clock path from clock \"mclk\" to destination register is 3.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns mclk 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'mclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { mclk } "NODE_NAME" } } { "lcd_v.bdf" "" { Schematic "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd_v.bdf" { { 48 -96 72 64 "mclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.312 ns mclk~clkctrl 2 COMB CLKCTRL_G14 387 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.312 ns; Loc. = CLKCTRL_G14; Fanout = 387; COMB Node = 'mclk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { mclk mclk~clkctrl } "NODE_NAME" } } { "lcd_v.bdf" "" { Schematic "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd_v.bdf" { { 48 -96 72 64 "mclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.666 ns) 3.190 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[12\] 3 REG LCFF_X31_Y16_N25 3 " "Info: 3: + IC(1.212 ns) + CELL(0.666 ns) = 3.190 ns; Loc. = LCFF_X31_Y16_N25; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.878 ns" { mclk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[12] } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 54.73 % ) " "Info: Total cell delay = 1.746 ns ( 54.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.444 ns ( 45.27 % ) " "Info: Total interconnect delay = 1.444 ns ( 45.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.190 ns" { mclk mclk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.190 ns" { mclk {} mclk~combout {} mclk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[12] {} } { 0.000ns 0.000ns 0.232ns 1.212ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.493 ns" { rst sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.493 ns" { rst {} rst~combout {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[12] {} } { 0.000ns 0.000ns 8.089ns } { 0.000ns 0.944ns 0.460ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.190 ns" { mclk mclk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.190 ns" { mclk {} mclk~combout {} mclk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[12] {} } { 0.000ns 0.000ns 0.232ns 1.212ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "mclk data\[7\] lcd:inst1\|data\[0\]~en 22.266 ns register " "Info: tco from clock \"mclk\" to destination pin \"data\[7\]\" through register \"lcd:inst1\|data\[0\]~en\" is 22.266 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mclk source 14.738 ns + Longest register " "Info: + Longest clock path from clock \"mclk\" to source register is 14.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns mclk 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'mclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { mclk } "NODE_NAME" } } { "lcd_v.bdf" "" { Schematic "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd_v.bdf" { { 48 -96 72 64 "mclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.970 ns) 3.603 ns div16:inst\|count\[3\] 2 REG LCFF_X31_Y16_N15 18 " "Info: 2: + IC(1.553 ns) + CELL(0.970 ns) = 3.603 ns; Loc. = LCFF_X31_Y16_N15; Fanout = 18; REG Node = 'div16:inst\|count\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.523 ns" { mclk div16:inst|count[3] } "NODE_NAME" } } { "DIV16.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/DIV16.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.970 ns) 5.184 ns lcd:inst1\|clkcnt\[1\] 3 REG LCFF_X30_Y16_N3 3 " "Info: 3: + IC(0.611 ns) + CELL(0.970 ns) = 5.184 ns; Loc. = LCFF_X30_Y16_N3; Fanout = 3; REG Node = 'lcd:inst1\|clkcnt\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { div16:inst|count[3] lcd:inst1|clkcnt[1] } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.370 ns) 6.683 ns lcd:inst1\|Equal0~154 4 COMB LCCOMB_X29_Y16_N6 1 " "Info: 4: + IC(1.129 ns) + CELL(0.370 ns) = 6.683 ns; Loc. = LCCOMB_X29_Y16_N6; Fanout = 1; COMB Node = 'lcd:inst1\|Equal0~154'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { lcd:inst1|clkcnt[1] lcd:inst1|Equal0~154 } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.614 ns) 7.679 ns lcd:inst1\|Equal0 5 COMB LCCOMB_X29_Y16_N4 2 " "Info: 5: + IC(0.382 ns) + CELL(0.614 ns) = 7.679 ns; Loc. = LCCOMB_X29_Y16_N4; Fanout = 2; COMB Node = 'lcd:inst1\|Equal0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { lcd:inst1|Equal0~154 lcd:inst1|Equal0 } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 8.980 ns lcd:inst1\|clkdiv 6 REG LCFF_X29_Y16_N3 3 " "Info: 6: + IC(0.331 ns) + CELL(0.970 ns) = 8.980 ns; Loc. = LCFF_X29_Y16_N3; Fanout = 3; REG Node = 'lcd:inst1\|clkdiv'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { lcd:inst1|Equal0 lcd:inst1|clkdiv } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.970 ns) 10.351 ns lcd:inst1\|clk_int 7 REG LCFF_X29_Y16_N23 2 " "Info: 7: + IC(0.401 ns) + CELL(0.970 ns) = 10.351 ns; Loc. = LCFF_X29_Y16_N23; Fanout = 2; REG Node = 'lcd:inst1\|clk_int'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { lcd:inst1|clkdiv lcd:inst1|clk_int } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.540 ns) + CELL(0.000 ns) 12.891 ns lcd:inst1\|clk_int~clkctrl 8 COMB CLKCTRL_G1 23 " "Info: 8: + IC(2.540 ns) + CELL(0.000 ns) = 12.891 ns; Loc. = CLKCTRL_G1; Fanout = 23; COMB Node = 'lcd:inst1\|clk_int~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.540 ns" { lcd:inst1|clk_int lcd:inst1|clk_int~clkctrl } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.181 ns) + CELL(0.666 ns) 14.738 ns lcd:inst1\|data\[0\]~en 9 REG LCFF_X34_Y15_N13 16 " "Info: 9: + IC(1.181 ns) + CELL(0.666 ns) = 14.738 ns; Loc. = LCFF_X34_Y15_N13; Fanout = 16; REG Node = 'lcd:inst1\|data\[0\]~en'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.847 ns" { lcd:inst1|clk_int~clkctrl lcd:inst1|data[0]~en } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.610 ns ( 44.85 % ) " "Info: Total cell delay = 6.610 ns ( 44.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.128 ns ( 55.15 % ) " "Info: Total interconnect delay = 8.128 ns ( 55.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.738 ns" { mclk div16:inst|count[3] lcd:inst1|clkcnt[1] lcd:inst1|Equal0~154 lcd:inst1|Equal0 lcd:inst1|clkdiv lcd:inst1|clk_int lcd:inst1|clk_int~clkctrl lcd:inst1|data[0]~en } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.738 ns" { mclk {} mclk~combout {} div16:inst|count[3] {} lcd:inst1|clkcnt[1] {} lcd:inst1|Equal0~154 {} lcd:inst1|Equal0 {} lcd:inst1|clkdiv {} lcd:inst1|clk_int {} lcd:inst1|clk_int~clkctrl {} lcd:inst1|data[0]~en {} } { 0.000ns 0.000ns 1.553ns 0.611ns 1.129ns 0.382ns 0.331ns 0.401ns 2.540ns 1.181ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.370ns 0.614ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 157 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.224 ns + Longest register pin " "Info: + Longest register to pin delay is 7.224 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcd:inst1\|data\[0\]~en 1 REG LCFF_X34_Y15_N13 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y15_N13; Fanout = 16; REG Node = 'lcd:inst1\|data\[0\]~en'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd:inst1|data[0]~en } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.008 ns) + CELL(3.216 ns) 7.224 ns data\[7\] 2 PIN PIN_V15 0 " "Info: 2: + IC(4.008 ns) + CELL(3.216 ns) = 7.224 ns; Loc. = PIN_V15; Fanout = 0; PIN Node = 'data\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.224 ns" { lcd:inst1|data[0]~en data[7] } "NODE_NAME" } } { "lcd_v.bdf" "" { Schematic "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd_v.bdf" { { 176 432 608 192 "data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.216 ns ( 44.52 % ) " "Info: Total cell delay = 3.216 ns ( 44.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.008 ns ( 55.48 % ) " "Info: Total interconnect delay = 4.008 ns ( 55.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.224 ns" { lcd:inst1|data[0]~en data[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.224 ns" { lcd:inst1|data[0]~en {} data[7] {} } { 0.000ns 4.008ns } { 0.000ns 3.216ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.738 ns" { mclk div16:inst|count[3] lcd:inst1|clkcnt[1] lcd:inst1|Equal0~154 lcd:inst1|Equal0 lcd:inst1|clkdiv lcd:inst1|clk_int lcd:inst1|clk_int~clkctrl lcd:inst1|data[0]~en } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.738 ns" { mclk {} mclk~combout {} div16:inst|count[3] {} lcd:inst1|clkcnt[1] {} lcd:inst1|Equal0~154 {} lcd:inst1|Equal0 {} lcd:inst1|clkdiv {} lcd:inst1|clk_int {} lcd:inst1|clk_int~clkctrl {} lcd:inst1|data[0]~en {} } { 0.000ns 0.000ns 1.553ns 0.611ns 1.129ns 0.382ns 0.331ns 0.401ns 2.540ns 1.181ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.370ns 0.614ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.224 ns" { lcd:inst1|data[0]~en data[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.224 ns" { lcd:inst1|data[0]~en {} data[7] {} } { 0.000ns 4.008ns } { 0.000ns 3.216ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 3.026 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 3.026 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.026 ns) 3.026 ns altera_reserved_tdo 2 PIN PIN_L5 0 " "Info: 2: + IC(0.000 ns) + CELL(3.026 ns) = 3.026 ns; Loc. = PIN_L5; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.026 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.026 ns ( 100.00 % ) " "Info: Total cell delay = 3.026 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.026 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.026 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 3.026ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "lcd:inst1\|lcd_rs rst mclk 5.627 ns register " "Info: th for register \"lcd:inst1\|lcd_rs\" (data pin = \"rst\", clock pin = \"mclk\") is 5.627 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mclk destination 14.740 ns + Longest register " "Info: + Longest clock path from clock \"mclk\" to destination register is 14.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns mclk 1 CLK PIN_W12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'mclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { mclk } "NODE_NAME" } } { "lcd_v.bdf" "" { Schematic "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd_v.bdf" { { 48 -96 72 64 "mclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.970 ns) 3.603 ns div16:inst\|count\[3\] 2 REG LCFF_X31_Y16_N15 18 " "Info: 2: + IC(1.553 ns) + CELL(0.970 ns) = 3.603 ns; Loc. = LCFF_X31_Y16_N15; Fanout = 18; REG Node = 'div16:inst\|count\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.523 ns" { mclk div16:inst|count[3] } "NODE_NAME" } } { "DIV16.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/DIV16.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.970 ns) 5.184 ns lcd:inst1\|clkcnt\[1\] 3 REG LCFF_X30_Y16_N3 3 " "Info: 3: + IC(0.611 ns) + CELL(0.970 ns) = 5.184 ns; Loc. = LCFF_X30_Y16_N3; Fanout = 3; REG Node = 'lcd:inst1\|clkcnt\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { div16:inst|count[3] lcd:inst1|clkcnt[1] } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.370 ns) 6.683 ns lcd:inst1\|Equal0~154 4 COMB LCCOMB_X29_Y16_N6 1 " "Info: 4: + IC(1.129 ns) + CELL(0.370 ns) = 6.683 ns; Loc. = LCCOMB_X29_Y16_N6; Fanout = 1; COMB Node = 'lcd:inst1\|Equal0~154'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { lcd:inst1|clkcnt[1] lcd:inst1|Equal0~154 } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.614 ns) 7.679 ns lcd:inst1\|Equal0 5 COMB LCCOMB_X29_Y16_N4 2 " "Info: 5: + IC(0.382 ns) + CELL(0.614 ns) = 7.679 ns; Loc. = LCCOMB_X29_Y16_N4; Fanout = 2; COMB Node = 'lcd:inst1\|Equal0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { lcd:inst1|Equal0~154 lcd:inst1|Equal0 } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 8.980 ns lcd:inst1\|clkdiv 6 REG LCFF_X29_Y16_N3 3 " "Info: 6: + IC(0.331 ns) + CELL(0.970 ns) = 8.980 ns; Loc. = LCFF_X29_Y16_N3; Fanout = 3; REG Node = 'lcd:inst1\|clkdiv'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { lcd:inst1|Equal0 lcd:inst1|clkdiv } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.970 ns) 10.351 ns lcd:inst1\|clk_int 7 REG LCFF_X29_Y16_N23 2 " "Info: 7: + IC(0.401 ns) + CELL(0.970 ns) = 10.351 ns; Loc. = LCFF_X29_Y16_N23; Fanout = 2; REG Node = 'lcd:inst1\|clk_int'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { lcd:inst1|clkdiv lcd:inst1|clk_int } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.540 ns) + CELL(0.000 ns) 12.891 ns lcd:inst1\|clk_int~clkctrl 8 COMB CLKCTRL_G1 23 " "Info: 8: + IC(2.540 ns) + CELL(0.000 ns) = 12.891 ns; Loc. = CLKCTRL_G1; Fanout = 23; COMB Node = 'lcd:inst1\|clk_int~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.540 ns" { lcd:inst1|clk_int lcd:inst1|clk_int~clkctrl } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.666 ns) 14.740 ns lcd:inst1\|lcd_rs 9 REG LCFF_X35_Y15_N1 3 " "Info: 9: + IC(1.183 ns) + CELL(0.666 ns) = 14.740 ns; Loc. = LCFF_X35_Y15_N1; Fanout = 3; REG Node = 'lcd:inst1\|lcd_rs'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { lcd:inst1|clk_int~clkctrl lcd:inst1|lcd_rs } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.610 ns ( 44.84 % ) " "Info: Total cell delay = 6.610 ns ( 44.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.130 ns ( 55.16 % ) " "Info: Total interconnect delay = 8.130 ns ( 55.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.740 ns" { mclk div16:inst|count[3] lcd:inst1|clkcnt[1] lcd:inst1|Equal0~154 lcd:inst1|Equal0 lcd:inst1|clkdiv lcd:inst1|clk_int lcd:inst1|clk_int~clkctrl lcd:inst1|lcd_rs } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.740 ns" { mclk {} mclk~combout {} div16:inst|count[3] {} lcd:inst1|clkcnt[1] {} lcd:inst1|Equal0~154 {} lcd:inst1|Equal0 {} lcd:inst1|clkdiv {} lcd:inst1|clk_int {} lcd:inst1|clk_int~clkctrl {} lcd:inst1|lcd_rs {} } { 0.000ns 0.000ns 1.553ns 0.611ns 1.129ns 0.382ns 0.331ns 0.401ns 2.540ns 1.183ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.370ns 0.614ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 3 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.419 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns rst 1 PIN PIN_AA3 25 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AA3; Fanout = 25; PIN Node = 'rst'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "lcd_v.bdf" "" { Schematic "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd_v.bdf" { { 64 -96 72 80 "rst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.620 ns) + CELL(0.855 ns) 9.419 ns lcd:inst1\|lcd_rs 2 REG LCFF_X35_Y15_N1 3 " "Info: 2: + IC(7.620 ns) + CELL(0.855 ns) = 9.419 ns; Loc. = LCFF_X35_Y15_N1; Fanout = 3; REG Node = 'lcd:inst1\|lcd_rs'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.475 ns" { rst lcd:inst1|lcd_rs } "NODE_NAME" } } { "lcd.v" "" { Text "E:/code/EP2C35_NEW/S6_LCD_V/proj/lcd.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.799 ns ( 19.10 % ) " "Info: Total cell delay = 1.799 ns ( 19.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.620 ns ( 80.90 % ) " "Info: Total interconnect delay = 7.620 ns ( 80.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.419 ns" { rst lcd:inst1|lcd_rs } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.419 ns" { rst {} rst~combout {} lcd:inst1|lcd_rs {} } { 0.000ns 0.000ns 7.620ns } { 0.000ns 0.944ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.740 ns" { mclk div16:inst|count[3] lcd:inst1|clkcnt[1] lcd:inst1|Equal0~154 lcd:inst1|Equal0 lcd:inst1|clkdiv lcd:inst1|clk_int lcd:inst1|clk_int~clkctrl lcd:inst1|lcd_rs } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.740 ns" { mclk {} mclk~combout {} div16:inst|count[3] {} lcd:inst1|clkcnt[1] {} lcd:inst1|Equal0~154 {} lcd:inst1|Equal0 {} lcd:inst1|clkdiv {} lcd:inst1|clk_int {} lcd:inst1|clk_int~clkctrl {} lcd:inst1|lcd_rs {} } { 0.000ns 0.000ns 1.553ns 0.611ns 1.129ns 0.382ns 0.331ns 0.401ns 2.540ns 1.183ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.370ns 0.614ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.419 ns" { rst lcd:inst1|lcd_rs } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.419 ns" { rst {} rst~combout {} lcd:inst1|lcd_rs {} } { 0.000ns 0.000ns 7.620ns } { 0.000ns 0.944ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "126 " "Info: Allocated 126 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 30 14:55:10 2009 " "Info: Processing ended: Mon Mar 30 14:55:10 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
