{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567319889312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567319889317 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 01 00:38:09 2019 " "Processing started: Sun Sep 01 00:38:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567319889317 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567319889317 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGAController -c VGAController " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGAController -c VGAController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567319889317 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1567319889812 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1567319889812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsync_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vsync_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vsync_generator " "Found entity 1: vsync_generator" {  } { { "vsync_generator.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/vsync_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567319898561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567319898561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/VGA_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567319898563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567319898563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vdisplayareaverificator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vdisplayareaverificator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vdisplayareaverificator " "Found entity 1: vdisplayareaverificator" {  } { { "vdisplayareaverificator.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/vdisplayareaverificator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567319898566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567319898566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Restador " "Found entity 1: Restador" {  } { { "Restador.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/Restador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567319898569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567319898569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nBitCounter " "Found entity 1: nBitCounter" {  } { { "nBitCounter.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/nBitCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567319898572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567319898572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hsync_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hsync_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hsync_generator " "Found entity 1: hsync_generator" {  } { { "hsync_generator.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/hsync_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567319898575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567319898575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdisplayareaverificator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdisplayareaverificator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hdisplayareaverificator " "Found entity 1: hdisplayareaverificator" {  } { { "hdisplayareaverificator.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/hdisplayareaverificator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567319898578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567319898578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayareaverificator.sv 1 1 " "Found 1 design units, including 1 entities, in source file displayareaverificator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displayAreaVerificator " "Found entity 1: displayAreaVerificator" {  } { { "displayAreaVerificator.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/displayAreaVerificator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567319898581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567319898581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "Comparador.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/Comparador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567319898584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567319898584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/clockDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567319898587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567319898587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567319898589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567319898589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controllertb.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controllertb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_ControllerTB " "Found entity 1: VGA_ControllerTB" {  } { { "VGA_ControllerTB.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/VGA_ControllerTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567319898593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567319898593 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1567319898623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:controller " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:controller\"" {  } { { "main.sv" "controller" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/main.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567319898647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider VGA_Controller:controller\|clockDivider:cd1 " "Elaborating entity \"clockDivider\" for hierarchy \"VGA_Controller:controller\|clockDivider:cd1\"" {  } { { "VGA_Controller.sv" "cd1" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/VGA_Controller.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567319898648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hsync_generator VGA_Controller:controller\|hsync_generator:hsg " "Elaborating entity \"hsync_generator\" for hierarchy \"VGA_Controller:controller\|hsync_generator:hsg\"" {  } { { "VGA_Controller.sv" "hsg" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/VGA_Controller.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567319898650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitCounter VGA_Controller:controller\|hsync_generator:hsg\|nBitCounter:nb1 " "Elaborating entity \"nBitCounter\" for hierarchy \"VGA_Controller:controller\|hsync_generator:hsg\|nBitCounter:nb1\"" {  } { { "hsync_generator.sv" "nb1" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/hsync_generator.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567319898652 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 nBitCounter.sv(14) " "Verilog HDL assignment warning at nBitCounter.sv(14): truncated value with size 32 to match size of target (10)" {  } { { "nBitCounter.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/nBitCounter.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567319898652 "|VGA_Controller|hsync_generator:hsg|nBitCounter:nb1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador VGA_Controller:controller\|hsync_generator:hsg\|Comparador:c1 " "Elaborating entity \"Comparador\" for hierarchy \"VGA_Controller:controller\|hsync_generator:hsg\|Comparador:c1\"" {  } { { "hsync_generator.sv" "c1" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/hsync_generator.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567319898653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Restador VGA_Controller:controller\|hsync_generator:hsg\|Comparador:c1\|Restador:forloop\[0\].i2 " "Elaborating entity \"Restador\" for hierarchy \"VGA_Controller:controller\|hsync_generator:hsg\|Comparador:c1\|Restador:forloop\[0\].i2\"" {  } { { "Comparador.sv" "forloop\[0\].i2" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/Comparador.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567319898655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vsync_generator VGA_Controller:controller\|vsync_generator:vsg " "Elaborating entity \"vsync_generator\" for hierarchy \"VGA_Controller:controller\|vsync_generator:vsg\"" {  } { { "VGA_Controller.sv" "vsg" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/VGA_Controller.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567319898666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayAreaVerificator VGA_Controller:controller\|displayAreaVerificator:dav " "Elaborating entity \"displayAreaVerificator\" for hierarchy \"VGA_Controller:controller\|displayAreaVerificator:dav\"" {  } { { "VGA_Controller.sv" "dav" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/VGA_Controller.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567319898678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdisplayareaverificator VGA_Controller:controller\|displayAreaVerificator:dav\|hdisplayareaverificator:hdv " "Elaborating entity \"hdisplayareaverificator\" for hierarchy \"VGA_Controller:controller\|displayAreaVerificator:dav\|hdisplayareaverificator:hdv\"" {  } { { "displayAreaVerificator.sv" "hdv" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/displayAreaVerificator.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567319898680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vdisplayareaverificator VGA_Controller:controller\|displayAreaVerificator:dav\|vdisplayareaverificator:vdv " "Elaborating entity \"vdisplayareaverificator\" for hierarchy \"VGA_Controller:controller\|displayAreaVerificator:dav\|vdisplayareaverificator:vdv\"" {  } { { "displayAreaVerificator.sv" "vdv" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/displayAreaVerificator.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567319898693 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/main.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567319899178 "|main|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/main.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567319899178 "|main|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] VCC " "Pin \"VGA_R\[2\]\" is stuck at VCC" {  } { { "main.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/main.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567319899178 "|main|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/main.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567319899178 "|main|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/main.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567319899178 "|main|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] VCC " "Pin \"VGA_R\[5\]\" is stuck at VCC" {  } { { "main.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/main.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567319899178 "|main|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] VCC " "Pin \"VGA_R\[6\]\" is stuck at VCC" {  } { { "main.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/main.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567319899178 "|main|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/main.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567319899178 "|main|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/main.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567319899178 "|main|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/main.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567319899178 "|main|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/main.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567319899178 "|main|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] VCC " "Pin \"VGA_G\[3\]\" is stuck at VCC" {  } { { "main.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/main.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567319899178 "|main|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] VCC " "Pin \"VGA_G\[4\]\" is stuck at VCC" {  } { { "main.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/main.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567319899178 "|main|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] VCC " "Pin \"VGA_G\[5\]\" is stuck at VCC" {  } { { "main.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/main.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567319899178 "|main|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/main.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567319899178 "|main|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/main.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567319899178 "|main|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/main.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567319899178 "|main|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/main.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567319899178 "|main|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/main.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567319899178 "|main|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] VCC " "Pin \"VGA_B\[3\]\" is stuck at VCC" {  } { { "main.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/main.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567319899178 "|main|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/main.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567319899178 "|main|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/main.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567319899178 "|main|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] VCC " "Pin \"VGA_B\[6\]\" is stuck at VCC" {  } { { "main.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/main.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567319899178 "|main|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] VCC " "Pin \"VGA_B\[7\]\" is stuck at VCC" {  } { { "main.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/main.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567319899178 "|main|VGA_B[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1567319899178 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1567319899244 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1567319899579 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567319899579 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_Clock " "No output dependent on input pin \"VGA_Clock\"" {  } { { "main.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/VGAController/main.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567319899658 "|main|VGA_Clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1567319899658 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1567319899658 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1567319899658 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1567319899658 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1567319899658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567319899685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 01 00:38:19 2019 " "Processing ended: Sun Sep 01 00:38:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567319899685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567319899685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567319899685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567319899685 ""}
