// Seed: 2544795484
module module_0 (
    id_1,
    id_2
);
  input id_2;
  input id_1;
  assign id_2 = id_2;
  type_5 id_3 (.id_0(1));
  assign id_3 = id_3;
  type_6(
      id_2, id_1
  );
  logic id_4 = 1 - 1'd0;
endmodule
`timescale 1ps / 1 ps
module module_1 ();
  generate
    assign id_2[1] = 1'd0 ? ~1'b0 : id_2;
  endgenerate
endmodule
