
*** Running vivado
    with args -log lab1_better_axil_conv2D_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab1_better_axil_conv2D_0_0.tcl


****** Vivado v2024.1.2 (64-bit)
  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Tue May 20 15:06:11 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source lab1_better_axil_conv2D_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1363.934 ; gain = 25.836 ; free physical = 325 ; free virtual = 3317
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ares/Desktop/CO-Proj/Labs/Lab1/vitis_better/conv_op_ip/axil_conv2D/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ares/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: lab1_better_axil_conv2D_0_0
Command: synth_design -top lab1_better_axil_conv2D_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Device 21-9227] Part: xc7z010clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16245
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2127.641 ; gain = 412.746 ; free physical = 124 ; free virtual = 1843
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab1_better_axil_conv2D_0_0' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ip/lab1_better_axil_conv2D_0_0/synth/lab1_better_axil_conv2D_0_0.vhd:81]
	Parameter C_S_AXI_BUS1_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_S_AXI_BUS1_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axil_conv2D' declared at '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D.vhd:11' bound to instance 'U0' of component 'axil_conv2D' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ip/lab1_better_axil_conv2D_0_0/synth/lab1_better_axil_conv2D_0_0.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axil_conv2D' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D.vhd:39]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axil_conv2D_BUS1_s_axi' declared at '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_BUS1_s_axi.vhd:12' bound to instance 'BUS1_s_axi_U' of component 'axil_conv2D_BUS1_s_axi' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D.vhd:547]
INFO: [Synth 8-638] synthesizing module 'axil_conv2D_BUS1_s_axi' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_BUS1_s_axi.vhd:101]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter MEM_TYPE bound to: 2P - type: string 
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'axil_conv2D_BUS1_s_axi_ram' declared at '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_BUS1_s_axi.vhd:762' bound to instance 'int_weights' of component 'axil_conv2D_BUS1_s_axi_ram' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_BUS1_s_axi.vhd:220]
INFO: [Synth 8-638] synthesizing module 'axil_conv2D_BUS1_s_axi_ram' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_BUS1_s_axi.vhd:785]
INFO: [Synth 8-256] done synthesizing module 'axil_conv2D_BUS1_s_axi_ram' (0#1) [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_BUS1_s_axi.vhd:785]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter MEM_TYPE bound to: 2P - type: string 
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5808 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'axil_conv2D_BUS1_s_axi_ram' declared at '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_BUS1_s_axi.vhd:762' bound to instance 'int_image_in' of component 'axil_conv2D_BUS1_s_axi_ram' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_BUS1_s_axi.vhd:241]
INFO: [Synth 8-638] synthesizing module 'axil_conv2D_BUS1_s_axi_ram__parameterized1' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_BUS1_s_axi.vhd:785]
INFO: [Synth 8-256] done synthesizing module 'axil_conv2D_BUS1_s_axi_ram__parameterized1' (0#1) [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_BUS1_s_axi.vhd:785]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter MEM_TYPE bound to: S2P - type: string 
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5547 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'axil_conv2D_BUS1_s_axi_ram' declared at '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_BUS1_s_axi.vhd:762' bound to instance 'int_image_out' of component 'axil_conv2D_BUS1_s_axi_ram' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_BUS1_s_axi.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axil_conv2D_BUS1_s_axi_ram__parameterized3' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_BUS1_s_axi.vhd:785]
INFO: [Synth 8-256] done synthesizing module 'axil_conv2D_BUS1_s_axi_ram__parameterized3' (0#1) [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_BUS1_s_axi.vhd:785]
INFO: [Synth 8-256] done synthesizing module 'axil_conv2D_BUS1_s_axi' (0#1) [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_BUS1_s_axi.vhd:101]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'axil_conv2D_mul_8ns_8s_16_1_1' declared at '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mul_8ns_8s_16_1_1.vhd:7' bound to instance 'mul_8ns_8s_16_1_1_U1' of component 'axil_conv2D_mul_8ns_8s_16_1_1' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D.vhd:589]
INFO: [Synth 8-638] synthesizing module 'axil_conv2D_mul_8ns_8s_16_1_1' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mul_8ns_8s_16_1_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'axil_conv2D_mul_8ns_8s_16_1_1' (0#1) [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mul_8ns_8s_16_1_1.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'axil_conv2D_mul_8ns_8s_16_1_1' declared at '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mul_8ns_8s_16_1_1.vhd:7' bound to instance 'mul_8ns_8s_16_1_1_U2' of component 'axil_conv2D_mul_8ns_8s_16_1_1' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D.vhd:601]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'axil_conv2D_mul_8ns_8s_16_1_1' declared at '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mul_8ns_8s_16_1_1.vhd:7' bound to instance 'mul_8ns_8s_16_1_1_U3' of component 'axil_conv2D_mul_8ns_8s_16_1_1' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D.vhd:613]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 2 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 7 - type: integer 
	Parameter din3_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1' declared at '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1.vhd:72' bound to instance 'ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U4' of component 'axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D.vhd:625]
INFO: [Synth 8-638] synthesizing module 'axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1.vhd:94]
INFO: [Synth 8-3491] module 'axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0' declared at '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1.vhd:15' bound to instance 'axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U' of component 'axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1.vhd:110]
INFO: [Synth 8-638] synthesizing module 'axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0' (0#1) [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1' (0#1) [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1.vhd:94]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1' declared at '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1.vhd:66' bound to instance 'mac_muladd_7ns_7ns_7ns_13_4_1_U5' of component 'axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D.vhd:644]
INFO: [Synth 8-638] synthesizing module 'axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1.vhd:86]
INFO: [Synth 8-3491] module 'axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1_DSP48_0' declared at '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1.vhd:14' bound to instance 'axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1_DSP48_0_U' of component 'axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1_DSP48_0' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1.vhd:103]
INFO: [Synth 8-638] synthesizing module 'axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1_DSP48_0' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1_DSP48_0' (0#1) [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1' (0#1) [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1.vhd:86]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1' declared at '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.vhd:66' bound to instance 'mac_muladd_8ns_8s_16s_17_4_1_U6' of component 'axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D.vhd:661]
INFO: [Synth 8-638] synthesizing module 'axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.vhd:86]
INFO: [Synth 8-3491] module 'axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0' declared at '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.vhd:14' bound to instance 'axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U' of component 'axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.vhd:103]
INFO: [Synth 8-638] synthesizing module 'axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0' (0#1) [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1' (0#1) [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.vhd:86]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1' declared at '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.vhd:66' bound to instance 'mac_muladd_8ns_8s_16s_17_4_1_U7' of component 'axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D.vhd:678]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1' declared at '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.vhd:66' bound to instance 'mac_muladd_8ns_8s_16s_17_4_1_U8' of component 'axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D.vhd:695]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1' declared at '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1.vhd:66' bound to instance 'mac_muladd_8ns_8s_17s_18_4_1_U9' of component 'axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D.vhd:712]
INFO: [Synth 8-638] synthesizing module 'axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1.vhd:86]
INFO: [Synth 8-3491] module 'axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0' declared at '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1.vhd:14' bound to instance 'axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U' of component 'axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1.vhd:103]
INFO: [Synth 8-638] synthesizing module 'axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0' (0#1) [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1' (0#1) [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1.vhd:86]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1' declared at '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1.vhd:66' bound to instance 'mac_muladd_8ns_8s_17s_18_4_1_U10' of component 'axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D.vhd:729]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1' declared at '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1.vhd:66' bound to instance 'mac_muladd_8ns_8s_17s_18_4_1_U11' of component 'axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D.vhd:746]
INFO: [Synth 8-3491] module 'axil_conv2D_flow_control_loop_delay_pipe' declared at '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_flow_control_loop_delay_pipe.vhd:13' bound to instance 'flow_control_loop_delay_pipe_U' of component 'axil_conv2D_flow_control_loop_delay_pipe' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D.vhd:763]
INFO: [Synth 8-638] synthesizing module 'axil_conv2D_flow_control_loop_delay_pipe' [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_flow_control_loop_delay_pipe.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'axil_conv2D_flow_control_loop_delay_pipe' (0#1) [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_flow_control_loop_delay_pipe.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'axil_conv2D' (0#1) [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'lab1_better_axil_conv2D_0_0' (0#1) [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ip/lab1_better_axil_conv2D_0_0/synth/lab1_better_axil_conv2D_0_0.vhd:81]
WARNING: [Synth 8-3848] Net q0 in module/entity axil_conv2D_BUS1_s_axi_ram__parameterized3 does not have driver. [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_BUS1_s_axi.vhd:775]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_BUS1_s_axi.vhd:464]
WARNING: [Synth 8-6014] Unused sequential element int_image_out_shift0_reg was removed.  [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_BUS1_s_axi.vhd:746]
WARNING: [Synth 8-7129] Port ap_done_int in module axil_conv2D_flow_control_loop_delay_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[31] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[30] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[29] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[28] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[27] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[26] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[25] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[24] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[23] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[22] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[21] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[20] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[19] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[18] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[17] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[16] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[15] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[14] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[13] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[12] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[11] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[10] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[9] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[8] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[7] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[6] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[5] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[4] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[3] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[2] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[1] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[0] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we1[3] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we1[2] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we1[1] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we1[0] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[31] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[30] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[29] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[28] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[27] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[26] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[25] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[24] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[23] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[22] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[21] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[20] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[19] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[18] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[17] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[16] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[15] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[14] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[13] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[12] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[11] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[10] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[9] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[8] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[7] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[6] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[5] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[4] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[3] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[2] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[1] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[0] in module axil_conv2D_BUS1_s_axi_ram__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[3] in module axil_conv2D_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[2] in module axil_conv2D_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[1] in module axil_conv2D_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[0] in module axil_conv2D_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[31] in module axil_conv2D_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[30] in module axil_conv2D_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[29] in module axil_conv2D_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[28] in module axil_conv2D_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[27] in module axil_conv2D_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[26] in module axil_conv2D_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[25] in module axil_conv2D_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[24] in module axil_conv2D_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[23] in module axil_conv2D_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[22] in module axil_conv2D_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[21] in module axil_conv2D_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[20] in module axil_conv2D_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[19] in module axil_conv2D_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[18] in module axil_conv2D_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[17] in module axil_conv2D_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[16] in module axil_conv2D_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[15] in module axil_conv2D_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[14] in module axil_conv2D_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[13] in module axil_conv2D_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[12] in module axil_conv2D_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[11] in module axil_conv2D_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[10] in module axil_conv2D_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[9] in module axil_conv2D_BUS1_s_axi_ram__parameterized1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 2221.609 ; gain = 506.715 ; free physical = 132 ; free virtual = 1590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 2236.453 ; gain = 521.559 ; free physical = 119 ; free virtual = 1551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 2236.453 ; gain = 521.559 ; free physical = 119 ; free virtual = 1551
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2236.453 ; gain = 0.000 ; free physical = 96 ; free virtual = 1338
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ip/lab1_better_axil_conv2D_0_0/constraints/axil_conv2D_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ip/lab1_better_axil_conv2D_0_0/constraints/axil_conv2D_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.runs/lab1_better_axil_conv2D_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.runs/lab1_better_axil_conv2D_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2387.203 ; gain = 0.000 ; free physical = 127 ; free virtual = 1372
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2387.203 ; gain = 0.000 ; free physical = 117 ; free virtual = 1370
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:01:06 . Memory (MB): peak = 2387.203 ; gain = 672.309 ; free physical = 130 ; free virtual = 1066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:01:06 . Memory (MB): peak = 2387.203 ; gain = 672.309 ; free physical = 130 ; free virtual = 1066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.runs/lab1_better_axil_conv2D_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:01:08 . Memory (MB): peak = 2387.203 ; gain = 672.309 ; free physical = 160 ; free virtual = 1068
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '13' bits. [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1.vhd:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '13' bits. [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1.vhd:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_reg_reg' and it is trimmed from '18' to '13' bits. [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1.vhd:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'ad_reg_reg' and it is trimmed from '25' to '13' bits. [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1.vhd:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '13' bits. [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1.vhd:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '13' bits. [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_reg_reg' and it is trimmed from '18' to '13' bits. [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1.vhd:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '25' to '13' bits. [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1.vhd:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '17' bits. [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.vhd:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '17' bits. [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_reg_reg' and it is trimmed from '18' to '17' bits. [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.vhd:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '25' to '17' bits. [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.vhd:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '18' bits. [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1.vhd:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '18' bits. [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '25' to '18' bits. [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1.vhd:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln41_reg_1404_reg' and it is trimmed from '16' to '8' bits. [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D.vhd:1170]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln41_2_reg_1326_reg' and it is trimmed from '16' to '8' bits. [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D.vhd:1011]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln41_1_reg_1343_reg' and it is trimmed from '16' to '8' bits. [/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.gen/sources_1/bd/lab1_better/ipshared/e23c/hdl/vhdl/axil_conv2D.vhd:1145]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6841] Block RAM (write_p1.mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
WARNING: [Synth 8-6841] Block RAM (write_p0.mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:01:11 . Memory (MB): peak = 2387.203 ; gain = 672.309 ; free physical = 128 ; free virtual = 1060
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/mul_8ns_8s_16_1_1_U2' (axil_conv2D_mul_8ns_8s_16_1_1) to 'U0/mul_8ns_8s_16_1_1_U3'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 3     
	   2 Input   15 Bit       Adders := 4     
	   2 Input   14 Bit       Adders := 4     
	   2 Input   13 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   3 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 7     
	               21 Bit    Registers := 9     
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 7     
	               16 Bit    Registers := 3     
	               13 Bit    Registers := 7     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 38    
+---RAMs : 
	             181K Bit	(5808 X 32 bit)          RAMs := 1     
	             173K Bit	(5547 X 32 bit)          RAMs := 1     
	               96 Bit	(3 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 22    
	   2 Input   21 Bit        Muxes := 6     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 8     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   5 Input    3 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_ln41_1_reg_1349_reg, operation Mode is: (A2*B2)'.
DSP Report: register weights_load_1_reg_1238_reg is absorbed into DSP mul_ln41_1_reg_1349_reg.
DSP Report: register mul_ln41_1_reg_1349_reg is absorbed into DSP mul_ln41_1_reg_1349_reg.
DSP Report: register mul_ln41_1_reg_1349_reg is absorbed into DSP mul_ln41_1_reg_1349_reg.
DSP Report: operator mul_8ns_8s_16_1_1_U1/tmp_product is absorbed into DSP mul_ln41_1_reg_1349_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_16s_17_4_1_U6/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register weights_load_2_reg_1214_reg is absorbed into DSP mac_muladd_8ns_8s_16s_17_4_1_U6/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_17_4_1_U6/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_17_4_1_U6/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_17_4_1_U6/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_17_4_1_U6/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_17_4_1_U6/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_17_4_1_U6/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_17_4_1_U6/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_17_4_1_U6/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_17_4_1_U6/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_17_4_1_U6/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_16s_17_4_1_U6/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_16s_17_4_1_U6/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_16s_17_4_1_U6/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_16s_17_4_1_U6/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_17s_18_4_1_U9/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register weights_load_reg_1364_reg is absorbed into DSP mac_muladd_8ns_8s_17s_18_4_1_U9/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_17s_18_4_1_U9/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8s_17s_18_4_1_U9/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_17s_18_4_1_U9/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_17s_18_4_1_U9/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_17s_18_4_1_U9/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_17s_18_4_1_U9/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln41_reg_1399_reg is absorbed into DSP mac_muladd_8ns_8s_17s_18_4_1_U9/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_17s_18_4_1_U9/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_17s_18_4_1_U9/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_17s_18_4_1_U9/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_17s_18_4_1_U9/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_17s_18_4_1_U9/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_17s_18_4_1_U9/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_17s_18_4_1_U9/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_17s_18_4_1_U9/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_8ns_8s_16_1_1_U2/tmp_product, operation Mode is: A2*B''.
DSP Report: register weights_load_1_reg_1238_reg is absorbed into DSP mul_8ns_8s_16_1_1_U2/tmp_product.
DSP Report: register mul_8ns_8s_16_1_1_U2/tmp_product is absorbed into DSP mul_8ns_8s_16_1_1_U2/tmp_product.
DSP Report: register sext_ln41_1_reg_1343_reg is absorbed into DSP mul_8ns_8s_16_1_1_U2/tmp_product.
DSP Report: operator mul_8ns_8s_16_1_1_U2/tmp_product is absorbed into DSP mul_8ns_8s_16_1_1_U2/tmp_product.
DSP Report: Generating DSP mac_muladd_8ns_8s_16s_17_4_1_U7/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_16s_17_4_1_U7/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_17_4_1_U7/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_17_4_1_U7/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_17_4_1_U7/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_ln42_1_reg_1379_reg is absorbed into DSP mac_muladd_8ns_8s_16s_17_4_1_U7/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sext_ln41_2_reg_1326_reg is absorbed into DSP mac_muladd_8ns_8s_16s_17_4_1_U7/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_17_4_1_U7/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_17_4_1_U7/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_17_4_1_U7/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_17_4_1_U7/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_17_4_1_U7/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_17_4_1_U7/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_16s_17_4_1_U7/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_16s_17_4_1_U7/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_16s_17_4_1_U7/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_16s_17_4_1_U7/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_17s_18_4_1_U10/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_17s_18_4_1_U10/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_17s_18_4_1_U10/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_17s_18_4_1_U10/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_17s_18_4_1_U10/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln42_3_reg_1421_reg is absorbed into DSP mac_muladd_8ns_8s_17s_18_4_1_U10/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sext_ln41_reg_1404_reg is absorbed into DSP mac_muladd_8ns_8s_17s_18_4_1_U10/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_17s_18_4_1_U10/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8s_17s_18_4_1_U10/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_17s_18_4_1_U10/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_17s_18_4_1_U10/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_17s_18_4_1_U10/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_17s_18_4_1_U10/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_17s_18_4_1_U10/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_17s_18_4_1_U10/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_17s_18_4_1_U10/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_17s_18_4_1_U10/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_ln43_1_reg_1394_reg is absorbed into DSP mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sext_ln41_2_reg_1326_reg is absorbed into DSP mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_17_4_1_U7/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_17s_18_4_1_U11/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register mac_muladd_8ns_8s_17s_18_4_1_U11/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_17s_18_4_1_U11/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_17s_18_4_1_U11/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_17s_18_4_1_U11/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register add_ln43_3_reg_1431_reg is absorbed into DSP mac_muladd_8ns_8s_17s_18_4_1_U11/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sext_ln41_reg_1404_reg is absorbed into DSP mac_muladd_8ns_8s_17s_18_4_1_U11/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_17s_18_4_1_U10/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8s_17s_18_4_1_U11/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_17s_18_4_1_U11/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_17s_18_4_1_U11/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_17s_18_4_1_U11/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_17s_18_4_1_U11/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_17s_18_4_1_U11/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8s_17s_18_4_1_U11/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_17s_18_4_1_U11/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8s_17s_18_4_1_U11/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U4/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+A)*(B:0x58)')')'.
DSP Report: register ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U4/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U4/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U4/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U4/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U4/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U4/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U4/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U4/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U4/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U4/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U4/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/m is absorbed into DSP ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U4/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U4/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/ad is absorbed into DSP ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U4/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_7ns_7ns_7ns_13_4_1_U5/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*(B:0x56)')')'.
DSP Report: register mac_muladd_7ns_7ns_7ns_13_4_1_U5/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_7ns_7ns_7ns_13_4_1_U5/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_7ns_7ns_7ns_13_4_1_U5/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_7ns_7ns_7ns_13_4_1_U5/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_7ns_7ns_7ns_13_4_1_U5/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_7ns_7ns_7ns_13_4_1_U5/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_7ns_7ns_7ns_13_4_1_U5/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_7ns_7ns_7ns_13_4_1_U5/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_7ns_7ns_7ns_13_4_1_U5/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_7ns_7ns_7ns_13_4_1_U5/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_7ns_7ns_7ns_13_4_1_U5/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_7ns_7ns_7ns_13_4_1_U5/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_7ns_7ns_7ns_13_4_1_U5/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_7ns_7ns_7ns_13_4_1_U5/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-6841] Block RAM (BUS1_s_axi_U/int_image_in/write_p1.mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
WARNING: [Synth 8-6841] Block RAM (BUS1_s_axi_U/int_image_out/write_p0.mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:27 . Memory (MB): peak = 2387.203 ; gain = 672.309 ; free physical = 121 ; free virtual = 957
---------------------------------------------------------------------------------
 Sort Area is  mac_muladd_7ns_7ns_7ns_13_4_1_U5/axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg_f : 0 0 : 1370 1370 : Used 1 time 0
 Sort Area is  mac_muladd_8ns_8s_17s_18_4_1_U10/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg_a : 0 0 : 1067 1067 : Used 1 time 0
 Sort Area is  mac_muladd_8ns_8s_17s_18_4_1_U11/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg_c : 0 0 : 1067 1067 : Used 1 time 0
 Sort Area is  mac_muladd_8ns_8s_17s_18_4_1_U9/axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1_DSP48_0_U/p_reg_reg_4 : 0 0 : 1067 1067 : Used 1 time 0
 Sort Area is  mac_muladd_8ns_8s_16s_17_4_1_U7/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_8 : 0 0 : 1014 1014 : Used 1 time 0
 Sort Area is  mac_muladd_8ns_8s_16s_17_4_1_U8/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_b : 0 0 : 1014 1014 : Used 1 time 0
 Sort Area is  mac_muladd_8ns_8s_16s_17_4_1_U6/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_2 : 0 0 : 998 998 : Used 1 time 0
 Sort Area is  ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U4/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg_d : 0 0 : 903 903 : Used 1 time 0
 Sort Area is  mul_ln41_1_reg_1349_reg_0 : 0 0 : 535 535 : Used 1 time 0
 Sort Area is  mul_8ns_8s_16_1_1_U2/tmp_product_6 : 0 0 : 527 527 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|U0          | BUS1_s_axi_U/int_image_in/write_p1.mem_reg  | 5 K x 32(READ_FIRST)   | W | R | 5 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|U0          | BUS1_s_axi_U/int_image_out/write_p0.mem_reg | 5 K x 32(READ_FIRST)   | W |   | 5 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                                | Inference | Size (Depth x Width) | Primitives     | 
+------------+-------------------------------------------+-----------+----------------------+----------------+
|U0          | BUS1_s_axi_U/int_weights/write_p1.mem_reg | Implied   | 4 x 32               | RAM16X1D x 32  | 
+------------+-------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                              | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|axil_conv2D                                              | (A2*B2)'                | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|axil_conv2D                                              | (C+(A''*B'')')'         | 17     | 8      | 16     | -      | 17     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|axil_conv2D                                              | (C'+(A''*B'')')'        | 18     | 8      | 17     | -      | 18     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|axil_conv2D                                              | A2*B''                  | 9      | 8      | -      | -      | 17     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|axil_conv2D                                              | (C'+(A''*B'')')'        | 17     | 8      | 16     | -      | 17     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|axil_conv2D                                              | (C'+(A''*B'')')'        | 18     | 8      | 17     | -      | 18     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|axil_conv2D                                              | (C'+(A''*B'')')'        | 17     | 8      | 16     | -      | 17     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|axil_conv2D                                              | (C'+(A''*B'')')'        | 18     | 8      | 17     | -      | 18     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0 | (C+((D+A)*(B:0x58)')')' | 8      | 13     | 8      | 3      | 13     | 0    | 1    | 0    | 0    | 1     | 1    | 1    | 
|axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1_DSP48_0        | (C+(A''*(B:0x56)')')'   | 13     | 13     | 8      | -      | 13     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
+---------------------------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:41 . Memory (MB): peak = 2387.203 ; gain = 672.309 ; free physical = 244 ; free virtual = 866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:45 . Memory (MB): peak = 2387.203 ; gain = 672.309 ; free physical = 278 ; free virtual = 904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|U0          | BUS1_s_axi_U/int_image_in/write_p1.mem_reg  | 5 K x 32(READ_FIRST)   | W | R | 5 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|U0          | BUS1_s_axi_U/int_image_out/write_p0.mem_reg | 5 K x 32(READ_FIRST)   | W |   | 5 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+-------------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                                | Inference | Size (Depth x Width) | Primitives     | 
+------------+-------------------------------------------+-----------+----------------------+----------------+
|U0          | BUS1_s_axi_U/int_weights/write_p1.mem_reg | Implied   | 4 x 32               | RAM16X1D x 32  | 
+------------+-------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/BUS1_s_axi_U/int_image_in/write_p1.mem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/BUS1_s_axi_U/int_image_out/write_p0.mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/BUS1_s_axi_U/int_image_out/write_p0.mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/BUS1_s_axi_U/int_image_out/write_p0.mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/BUS1_s_axi_U/int_image_out/write_p0.mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/BUS1_s_axi_U/int_image_out/write_p0.mem_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/BUS1_s_axi_U/int_image_out/write_p0.mem_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/BUS1_s_axi_U/int_image_out/write_p0.mem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/BUS1_s_axi_U/int_image_out/write_p0.mem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:01:46 . Memory (MB): peak = 2387.203 ; gain = 672.309 ; free physical = 278 ; free virtual = 904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:53 . Memory (MB): peak = 2387.203 ; gain = 672.309 ; free physical = 258 ; free virtual = 902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:53 . Memory (MB): peak = 2387.203 ; gain = 672.309 ; free physical = 258 ; free virtual = 902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:53 . Memory (MB): peak = 2387.203 ; gain = 672.309 ; free physical = 258 ; free virtual = 903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:53 . Memory (MB): peak = 2387.203 ; gain = 672.309 ; free physical = 258 ; free virtual = 905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:54 . Memory (MB): peak = 2387.203 ; gain = 672.309 ; free physical = 257 ; free virtual = 906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:54 . Memory (MB): peak = 2387.203 ; gain = 672.309 ; free physical = 257 ; free virtual = 906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                              | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|axil_conv2D                                              | (A'*B')'          | 8      | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0 | (C+((D+A)'*B')')' | 7      | 7      | 7      | 2      | 13     | 0    | 1    | 1    | 1    | 1     | 1    | 1    | 
|axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1_DSP48_0        | (C'+(A''*B')')'   | 7      | 7      | 7      | -      | 13     | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|axil_conv2D                                              | (C+(A''*B'')')'   | 8      | 18     | 48     | -      | 17     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|axil_conv2D                                              | (C'+(A''*B'')')'  | 8      | 18     | 48     | -      | 17     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|axil_conv2D                                              | (C'+(A''*B'')')'  | 8      | 18     | 48     | -      | 17     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|axil_conv2D                                              | (C'+(A''*B'')')'  | 8      | 18     | 48     | -      | 18     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|axil_conv2D                                              | (C'+(A''*B'')')'  | 8      | 18     | 48     | -      | 18     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|axil_conv2D                                              | (C'+(A''*B'')')'  | 8      | 18     | 48     | -      | 18     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|axil_conv2D                                              | A'*B''            | 8      | 18     | -      | -      | 17     | 1    | 2    | -    | -    | -     | 0    | 0    | 
+---------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    75|
|2     |DSP48E1  |    10|
|8     |LUT1     |    47|
|9     |LUT2     |   119|
|10    |LUT3     |    93|
|11    |LUT4     |   170|
|12    |LUT5     |   145|
|13    |LUT6     |   189|
|14    |RAM16X1D |    32|
|15    |RAMB36E1 |    16|
|16    |FDRE     |   492|
|17    |FDSE     |     5|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:54 . Memory (MB): peak = 2387.203 ; gain = 672.309 ; free physical = 254 ; free virtual = 909
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:32 . Memory (MB): peak = 2387.203 ; gain = 521.559 ; free physical = 245 ; free virtual = 909
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:56 . Memory (MB): peak = 2387.211 ; gain = 672.309 ; free physical = 245 ; free virtual = 909
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2387.211 ; gain = 0.000 ; free physical = 240 ; free virtual = 911
INFO: [Netlist 29-17] Analyzing 133 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2387.211 ; gain = 0.000 ; free physical = 715 ; free virtual = 1419
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances

Synth Design complete | Checksum: baf0f9bc
INFO: [Common 17-83] Releasing license: Synthesis
101 Infos, 128 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:02:15 . Memory (MB): peak = 2387.211 ; gain = 1002.496 ; free physical = 713 ; free virtual = 1422
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1688.787; main = 1382.400; forked = 357.172
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3427.559; main = 2387.207; forked = 1040.352
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2411.215 ; gain = 0.000 ; free physical = 713 ; free virtual = 1428
INFO: [Common 17-1381] The checkpoint '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.runs/lab1_better_axil_conv2D_0_0_synth_1/lab1_better_axil_conv2D_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP lab1_better_axil_conv2D_0_0, cache-ID = c8ab1a2165794ba2
INFO: [Coretcl 2-1174] Renamed 23 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2411.215 ; gain = 0.000 ; free physical = 655 ; free virtual = 1403
INFO: [Common 17-1381] The checkpoint '/home/ares/Desktop/CO-Proj/Labs/Lab1/lab_1better_vivado/lab_1better_vivado.runs/lab1_better_axil_conv2D_0_0_synth_1/lab1_better_axil_conv2D_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file lab1_better_axil_conv2D_0_0_utilization_synth.rpt -pb lab1_better_axil_conv2D_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 20 15:09:25 2025...
