$date
	Mon Feb 26 15:15:54 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 4 $ q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#10
$dumpvars
b1 $
0#
0"
b1 !
$end
#15
b10 !
b10 $
1"
#20
0"
#25
b100 !
b100 $
1"
#30
0"
#35
b1000 !
b1000 $
1"
#40
0"
#45
b1 !
b1 $
1"
#50
0"
#55
b10 !
b10 $
1"
#60
0"
