<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: User interrupts for STM32 G4 series</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__CM3__nvic__defines__irqs.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">User interrupts for STM32 G4 series<div class="ingroups"><a class="el" href="group__CM3__defines.html">CM3 Defines</a> &raquo; <a class="el" href="group__CM3__nvic__defines.html">Cortex-M NVIC Defines</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for User interrupts for STM32 G4 series:</div>
<div class="dyncontent">
<div class="center"><img src="group__CM3__nvic__defines__irqs.png" border="0" usemap="#agroup____CM3____nvic____defines____irqs" alt=""/></div>
<map name="agroup____CM3____nvic____defines____irqs" id="agroup____CM3____nvic____defines____irqs">
<area shape="rect" href="group__CM3__nvic__defines.html" title="libopencm3 Cortex Nested Vectored Interrupt Controller" alt="" coords="5,13,176,38"/>
<area shape="rect" title=" " alt="" coords="224,5,365,45"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga641965f6b9e53cf17ea72c1d3e659aff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga641965f6b9e53cf17ea72c1d3e659aff">NVIC_WWDG_IRQ</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga641965f6b9e53cf17ea72c1d3e659aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75bc2b9f83bb6fd3194686cc203c8aef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga75bc2b9f83bb6fd3194686cc203c8aef">NVIC_PVD_IRQ</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga75bc2b9f83bb6fd3194686cc203c8aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd58ab595ec7cf9952751929c1ddebe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaacd58ab595ec7cf9952751929c1ddebe">NVIC_RTC_TAMP_CSS_IRQ</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaacd58ab595ec7cf9952751929c1ddebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58f9dced149e7cd485f14b33458cf26e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga58f9dced149e7cd485f14b33458cf26e">NVIC_RTC_WKUP_IRQ</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga58f9dced149e7cd485f14b33458cf26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeefe8073a5858048d96f19f1c411f571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaeefe8073a5858048d96f19f1c411f571">NVIC_FLASH_IRQ</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaeefe8073a5858048d96f19f1c411f571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe5c5c77472e09a23c30813762ce6de2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gabe5c5c77472e09a23c30813762ce6de2">NVIC_RCC_IRQ</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gabe5c5c77472e09a23c30813762ce6de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f8e2976c268c36904be1228f88bf742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga8f8e2976c268c36904be1228f88bf742">NVIC_EXTI0_IRQ</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga8f8e2976c268c36904be1228f88bf742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafce451f5f9d90f888d4f7dbc7d9d1b3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gafce451f5f9d90f888d4f7dbc7d9d1b3d">NVIC_EXTI1_IRQ</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gafce451f5f9d90f888d4f7dbc7d9d1b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa9331db3c6885a9a8bcdfbd72e6999e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gafa9331db3c6885a9a8bcdfbd72e6999e">NVIC_EXTI2_IRQ</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gafa9331db3c6885a9a8bcdfbd72e6999e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4af71b42148e214e5953c3c41cb2d3f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga4af71b42148e214e5953c3c41cb2d3f5">NVIC_EXTI3_IRQ</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga4af71b42148e214e5953c3c41cb2d3f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36de89aec4f8e82516b6547ef84114f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga36de89aec4f8e82516b6547ef84114f5">NVIC_EXTI4_IRQ</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga36de89aec4f8e82516b6547ef84114f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5733a4fe236b6e63c59e7190b5674bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gae5733a4fe236b6e63c59e7190b5674bd">NVIC_DMA1_CHANNEL1_IRQ</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gae5733a4fe236b6e63c59e7190b5674bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e4188fdd9274e29724f55b373f17917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga6e4188fdd9274e29724f55b373f17917">NVIC_DMA1_CHANNEL2_IRQ</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga6e4188fdd9274e29724f55b373f17917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac75c829c7dd5c8a3502967354b311917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gac75c829c7dd5c8a3502967354b311917">NVIC_DMA1_CHANNEL3_IRQ</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gac75c829c7dd5c8a3502967354b311917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32f459933cd63f80fa65fc794e8f7428"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga32f459933cd63f80fa65fc794e8f7428">NVIC_DMA1_CHANNEL4_IRQ</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga32f459933cd63f80fa65fc794e8f7428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6764fae7693868a7acccf8bba7552833"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga6764fae7693868a7acccf8bba7552833">NVIC_DMA1_CHANNEL5_IRQ</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga6764fae7693868a7acccf8bba7552833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1516d929b8b02cc21a2d484e10b1514"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gab1516d929b8b02cc21a2d484e10b1514">NVIC_DMA1_CHANNEL6_IRQ</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gab1516d929b8b02cc21a2d484e10b1514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a515d490d4cd88b0b34e89e8ceca20f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga5a515d490d4cd88b0b34e89e8ceca20f">NVIC_DMA1_CHANNEL7_IRQ</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga5a515d490d4cd88b0b34e89e8ceca20f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad72d3aab6ac1488323dc064c4523f0dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gad72d3aab6ac1488323dc064c4523f0dc">NVIC_ADC12_IRQ</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gad72d3aab6ac1488323dc064c4523f0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga848fb875a1afdd324029589ddb97fd37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga848fb875a1afdd324029589ddb97fd37">NVIC_USB_HP_IRQ</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga848fb875a1afdd324029589ddb97fd37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga605840ceaeb4e2b754e98e0433d31d3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga605840ceaeb4e2b754e98e0433d31d3d">NVIC_USB_LP_IRQ</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga605840ceaeb4e2b754e98e0433d31d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80ddc38bb503af82c05fd477a9c88ba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga80ddc38bb503af82c05fd477a9c88ba7">NVIC_FDCAN1_INTR1_IRQ</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga80ddc38bb503af82c05fd477a9c88ba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e15fd95ff82cdf6ca6946397c43d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga07e15fd95ff82cdf6ca6946397c43d8e">NVIC_FDCAN1_INTR0_IRQ</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga07e15fd95ff82cdf6ca6946397c43d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a1d395e323d8c2b12aad7804c9dfff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga02a1d395e323d8c2b12aad7804c9dfff">NVIC_EXTI9_5_IRQ</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:ga02a1d395e323d8c2b12aad7804c9dfff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga795ad13353ae5583532663844cfeeb3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga795ad13353ae5583532663844cfeeb3f">NVIC_TIM1_BRK_TIM15_IRQ</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga795ad13353ae5583532663844cfeeb3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35183e2b1f3d379f11648119bf358bf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga35183e2b1f3d379f11648119bf358bf9">NVIC_TIM1_UP_TIM16_IRQ</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:ga35183e2b1f3d379f11648119bf358bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa107a1990ebae23db0601df680dd8afc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaa107a1990ebae23db0601df680dd8afc">NVIC_TIM1_TRG_TIM17_IRQ</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:gaa107a1990ebae23db0601df680dd8afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1165591628dac653b24190fa4ba33e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaa1165591628dac653b24190fa4ba33e9">NVIC_TIM1_CC_IRQ</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:gaa1165591628dac653b24190fa4ba33e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga603b1515c321bb05f5e3b9cf8ab3e457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga603b1515c321bb05f5e3b9cf8ab3e457">NVIC_TIM2_IRQ</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga603b1515c321bb05f5e3b9cf8ab3e457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6737861bf387040ad4eed85bc819cda9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga6737861bf387040ad4eed85bc819cda9">NVIC_TIM3_IRQ</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:ga6737861bf387040ad4eed85bc819cda9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a3c925266477504d5e98ca8a3efcdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga67a3c925266477504d5e98ca8a3efcdb">NVIC_TIM4_IRQ</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga67a3c925266477504d5e98ca8a3efcdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f3893d9615ab33525058f971cfc3a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gad8f3893d9615ab33525058f971cfc3a8">NVIC_I2C1_EV_IRQ</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:gad8f3893d9615ab33525058f971cfc3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06c54c6b93c3e1d582e8f1feb9ed9bbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga06c54c6b93c3e1d582e8f1feb9ed9bbc">NVIC_I2C1_ER_IRQ</a>&#160;&#160;&#160;32</td></tr>
<tr class="separator:ga06c54c6b93c3e1d582e8f1feb9ed9bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf98e9219274c1bc6db9f35adfc762c4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaf98e9219274c1bc6db9f35adfc762c4a">NVIC_I2C2_EV_IRQ</a>&#160;&#160;&#160;33</td></tr>
<tr class="separator:gaf98e9219274c1bc6db9f35adfc762c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa341f6604585f3d269e1598bfd45119f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaa341f6604585f3d269e1598bfd45119f">NVIC_I2C2_ER_IRQ</a>&#160;&#160;&#160;34</td></tr>
<tr class="separator:gaa341f6604585f3d269e1598bfd45119f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa566ccef412683674023b8efafc6ea06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaa566ccef412683674023b8efafc6ea06">NVIC_SPI1_IRQ</a>&#160;&#160;&#160;35</td></tr>
<tr class="separator:gaa566ccef412683674023b8efafc6ea06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0576639d843f10d786af686c91edfa04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga0576639d843f10d786af686c91edfa04">NVIC_SPI2_IRQ</a>&#160;&#160;&#160;36</td></tr>
<tr class="separator:ga0576639d843f10d786af686c91edfa04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1017897ad38787de92f90354bcaa6b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga1017897ad38787de92f90354bcaa6b43">NVIC_USART1_IRQ</a>&#160;&#160;&#160;37</td></tr>
<tr class="separator:ga1017897ad38787de92f90354bcaa6b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga702094b52f34c73f184f097638599be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga702094b52f34c73f184f097638599be7">NVIC_USART2_IRQ</a>&#160;&#160;&#160;38</td></tr>
<tr class="separator:ga702094b52f34c73f184f097638599be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfba852263804648a192192995777473"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gadfba852263804648a192192995777473">NVIC_USART3_IRQ</a>&#160;&#160;&#160;39</td></tr>
<tr class="separator:gadfba852263804648a192192995777473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabef8ca19335a9ee1b0dda029fd58927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaabef8ca19335a9ee1b0dda029fd58927">NVIC_EXTI15_10_IRQ</a>&#160;&#160;&#160;40</td></tr>
<tr class="separator:gaabef8ca19335a9ee1b0dda029fd58927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga726962a8b47d5dc1ae9cb99257fd16e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga726962a8b47d5dc1ae9cb99257fd16e1">NVIC_RTC_ALARM_IRQ</a>&#160;&#160;&#160;41</td></tr>
<tr class="separator:ga726962a8b47d5dc1ae9cb99257fd16e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd173782bc5d0402ec4e75b362f854c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gafd173782bc5d0402ec4e75b362f854c2">NVIC_USB_WAKEUP_IRQ</a>&#160;&#160;&#160;42</td></tr>
<tr class="separator:gafd173782bc5d0402ec4e75b362f854c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fc506e33467672cb75e41f8b9321eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga96fc506e33467672cb75e41f8b9321eb">NVIC_TIM8_BRK_IRQ</a>&#160;&#160;&#160;43</td></tr>
<tr class="separator:ga96fc506e33467672cb75e41f8b9321eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac64b66b5bc4e235d731aea398aa14920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gac64b66b5bc4e235d731aea398aa14920">NVIC_TIM8_UP_IRQ</a>&#160;&#160;&#160;44</td></tr>
<tr class="separator:gac64b66b5bc4e235d731aea398aa14920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d3294daaada3c99a23c66e8df5bfadf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga4d3294daaada3c99a23c66e8df5bfadf">NVIC_TIM8_TRG_IRQ</a>&#160;&#160;&#160;45</td></tr>
<tr class="separator:ga4d3294daaada3c99a23c66e8df5bfadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e123d5a3999b661004779a9049013a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga9e123d5a3999b661004779a9049013a8">NVIC_TIM8_CC_IRQ</a>&#160;&#160;&#160;46</td></tr>
<tr class="separator:ga9e123d5a3999b661004779a9049013a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a77d69664891936b47ee242c006c155"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga1a77d69664891936b47ee242c006c155">NVIC_ADC3_IRQ</a>&#160;&#160;&#160;47</td></tr>
<tr class="separator:ga1a77d69664891936b47ee242c006c155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga774e2bb10bfe72f4bdd1bf0f2d6351da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga774e2bb10bfe72f4bdd1bf0f2d6351da">NVIC_FSMC_IRQ</a>&#160;&#160;&#160;48</td></tr>
<tr class="separator:ga774e2bb10bfe72f4bdd1bf0f2d6351da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace5fd270f0c4672e4e4dfa3a3ec21428"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gace5fd270f0c4672e4e4dfa3a3ec21428">NVIC_LPTIM1_IRQ</a>&#160;&#160;&#160;49</td></tr>
<tr class="separator:gace5fd270f0c4672e4e4dfa3a3ec21428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f69b1b7ee941c8389e26af84edda564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga0f69b1b7ee941c8389e26af84edda564">NVIC_TIM5_IRQ</a>&#160;&#160;&#160;50</td></tr>
<tr class="separator:ga0f69b1b7ee941c8389e26af84edda564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e0678b02be4b6c6d707e34d5bdeee6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga01e0678b02be4b6c6d707e34d5bdeee6">NVIC_SPI3_IRQ</a>&#160;&#160;&#160;51</td></tr>
<tr class="separator:ga01e0678b02be4b6c6d707e34d5bdeee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bcf1012a3a6152bae6efef2ab9352c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga6bcf1012a3a6152bae6efef2ab9352c1">NVIC_UART4_IRQ</a>&#160;&#160;&#160;52</td></tr>
<tr class="separator:ga6bcf1012a3a6152bae6efef2ab9352c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78631530f316c5a1052a4ff98e9ca72a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga78631530f316c5a1052a4ff98e9ca72a">NVIC_UART5_IRQ</a>&#160;&#160;&#160;53</td></tr>
<tr class="separator:ga78631530f316c5a1052a4ff98e9ca72a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a3465c7bb5aa80434bf33ea9b54a56b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga1a3465c7bb5aa80434bf33ea9b54a56b">NVIC_TIM6_DAC13UNDER_IRQ</a>&#160;&#160;&#160;54</td></tr>
<tr class="separator:ga1a3465c7bb5aa80434bf33ea9b54a56b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga303c86515c603fad50bf4762138a2d11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga303c86515c603fad50bf4762138a2d11">NVIC_TIM7_DAC24UNDER_IRQ</a>&#160;&#160;&#160;55</td></tr>
<tr class="separator:ga303c86515c603fad50bf4762138a2d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33941d7ae650eff793b6e218572b1a52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga33941d7ae650eff793b6e218572b1a52">NVIC_DMA2_CHANNEL1_IRQ</a>&#160;&#160;&#160;56</td></tr>
<tr class="separator:ga33941d7ae650eff793b6e218572b1a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb0be679ef234be19a20ddfd88ee79e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga5eb0be679ef234be19a20ddfd88ee79e">NVIC_DMA2_CHANNEL2_IRQ</a>&#160;&#160;&#160;57</td></tr>
<tr class="separator:ga5eb0be679ef234be19a20ddfd88ee79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga308f988de4b513fd201be34a09536543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga308f988de4b513fd201be34a09536543">NVIC_DMA2_CHANNEL3_IRQ</a>&#160;&#160;&#160;58</td></tr>
<tr class="separator:ga308f988de4b513fd201be34a09536543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4a2d1ab11cfa165616cc5e4fdf91e65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaa4a2d1ab11cfa165616cc5e4fdf91e65">NVIC_DMA2_CHANNEL4_IRQ</a>&#160;&#160;&#160;59</td></tr>
<tr class="separator:gaa4a2d1ab11cfa165616cc5e4fdf91e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad196f770af180ca4e16dcd3f94738617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gad196f770af180ca4e16dcd3f94738617">NVIC_DMA2_CHANNEL5_IRQ</a>&#160;&#160;&#160;60</td></tr>
<tr class="separator:gad196f770af180ca4e16dcd3f94738617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga501b16a91cab7e0580677149afb661a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga501b16a91cab7e0580677149afb661a7">NVIC_ADC4_IRQ</a>&#160;&#160;&#160;61</td></tr>
<tr class="separator:ga501b16a91cab7e0580677149afb661a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab284dbdba2150decc5e14deec2a1668f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gab284dbdba2150decc5e14deec2a1668f">NVIC_ADC5_IRQ</a>&#160;&#160;&#160;62</td></tr>
<tr class="separator:gab284dbdba2150decc5e14deec2a1668f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef1eb1154470105afccda99c428b2e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaef1eb1154470105afccda99c428b2e85">NVIC_UCPD1_IRQ</a>&#160;&#160;&#160;63</td></tr>
<tr class="separator:gaef1eb1154470105afccda99c428b2e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26b2c0a144a3e04c17ab9868a04dc4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga26b2c0a144a3e04c17ab9868a04dc4c9">NVIC_COMP123_IRQ</a>&#160;&#160;&#160;64</td></tr>
<tr class="separator:ga26b2c0a144a3e04c17ab9868a04dc4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98a49ced875f32719c3deb517f8ff1b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga98a49ced875f32719c3deb517f8ff1b8">NVIC_COMP456_IRQ</a>&#160;&#160;&#160;65</td></tr>
<tr class="separator:ga98a49ced875f32719c3deb517f8ff1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ed1b4ee2e578d350f2d112459aeca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gad3ed1b4ee2e578d350f2d112459aeca9">NVIC_COMP7_IRQ</a>&#160;&#160;&#160;66</td></tr>
<tr class="separator:gad3ed1b4ee2e578d350f2d112459aeca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga760920b5d3a236926bceb40fb6b66841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga760920b5d3a236926bceb40fb6b66841">NVIC_HRTIM_MASTER_IRQ</a>&#160;&#160;&#160;67</td></tr>
<tr class="separator:ga760920b5d3a236926bceb40fb6b66841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e5a7a97c7fc5727e675b5f74ba97067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga6e5a7a97c7fc5727e675b5f74ba97067">NVIC_HRTIM_TIMA_IRQ</a>&#160;&#160;&#160;68</td></tr>
<tr class="separator:ga6e5a7a97c7fc5727e675b5f74ba97067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a5668b08d7ba185907685c1020f471a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga0a5668b08d7ba185907685c1020f471a">NVIC_HRTIM_TIMB_IRQ</a>&#160;&#160;&#160;69</td></tr>
<tr class="separator:ga0a5668b08d7ba185907685c1020f471a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c05208f5c5b958e1aff82f339d373b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga10c05208f5c5b958e1aff82f339d373b">NVIC_HRTIM_TIMC_IRQ</a>&#160;&#160;&#160;70</td></tr>
<tr class="separator:ga10c05208f5c5b958e1aff82f339d373b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aca5c7894f15abdb699258816048082"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga6aca5c7894f15abdb699258816048082">NVIC_HRTIM_TIMD_IRQ</a>&#160;&#160;&#160;71</td></tr>
<tr class="separator:ga6aca5c7894f15abdb699258816048082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f81c3128d09830bd6e61dc61753c28b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga3f81c3128d09830bd6e61dc61753c28b">NVIC_HRTIM_TIME_IRQ</a>&#160;&#160;&#160;72</td></tr>
<tr class="separator:ga3f81c3128d09830bd6e61dc61753c28b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19ec5cc77c33656d0dffe5f3d6e1bf80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga19ec5cc77c33656d0dffe5f3d6e1bf80">NVIC_HRTIM_FAULT_IRQ</a>&#160;&#160;&#160;73</td></tr>
<tr class="separator:ga19ec5cc77c33656d0dffe5f3d6e1bf80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13d25b637754685c85e0f2d39c648f8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga13d25b637754685c85e0f2d39c648f8a">NVIC_HRTIM_TIMF_IRQ</a>&#160;&#160;&#160;74</td></tr>
<tr class="separator:ga13d25b637754685c85e0f2d39c648f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38d128c70d5be541d1a283e74cf93aee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga38d128c70d5be541d1a283e74cf93aee">NVIC_CRS_IRQ</a>&#160;&#160;&#160;75</td></tr>
<tr class="separator:ga38d128c70d5be541d1a283e74cf93aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0b8199005602d1129eb045cc4140bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gac0b8199005602d1129eb045cc4140bac">NVIC_SAI_IRQ</a>&#160;&#160;&#160;76</td></tr>
<tr class="separator:gac0b8199005602d1129eb045cc4140bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1fa9381058b8cab143170d012919fec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaf1fa9381058b8cab143170d012919fec">NVIC_TIM20_BRK_IRQ</a>&#160;&#160;&#160;77</td></tr>
<tr class="separator:gaf1fa9381058b8cab143170d012919fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dad1c465966a7deee35938197c390d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga6dad1c465966a7deee35938197c390d9">NVIC_TIM20_UP_IRQ</a>&#160;&#160;&#160;78</td></tr>
<tr class="separator:ga6dad1c465966a7deee35938197c390d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f8e5d870385e93a7f5c7dd0e5031184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga1f8e5d870385e93a7f5c7dd0e5031184">NVIC_TIM20_TRG_IRQ</a>&#160;&#160;&#160;79</td></tr>
<tr class="separator:ga1f8e5d870385e93a7f5c7dd0e5031184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac578c37460e86550e51b27c52bf768b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gac578c37460e86550e51b27c52bf768b7">NVIC_TIM20_CC_IRQ</a>&#160;&#160;&#160;80</td></tr>
<tr class="separator:gac578c37460e86550e51b27c52bf768b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43b46aad3d0804bc154ff689ff30e112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga43b46aad3d0804bc154ff689ff30e112">NVIC_FPU_IRQ</a>&#160;&#160;&#160;81</td></tr>
<tr class="separator:ga43b46aad3d0804bc154ff689ff30e112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e55148a8fb8eeab0795037c38e034f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga0e55148a8fb8eeab0795037c38e034f8">NVIC_I2C4_EV_IRQ</a>&#160;&#160;&#160;82</td></tr>
<tr class="separator:ga0e55148a8fb8eeab0795037c38e034f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2ba3ce1cf0398eb6cd1bca6a2ffe549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaa2ba3ce1cf0398eb6cd1bca6a2ffe549">NVIC_I2C4_ER_IRQ</a>&#160;&#160;&#160;83</td></tr>
<tr class="separator:gaa2ba3ce1cf0398eb6cd1bca6a2ffe549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2298c79a2de4ee13cdaa55ab7126406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gae2298c79a2de4ee13cdaa55ab7126406">NVIC_SPI4_IRQ</a>&#160;&#160;&#160;84</td></tr>
<tr class="separator:gae2298c79a2de4ee13cdaa55ab7126406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d6f13e48378eb69c4b06af07a3d0fad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga4d6f13e48378eb69c4b06af07a3d0fad">NVIC_AES_IRQ</a>&#160;&#160;&#160;85</td></tr>
<tr class="separator:ga4d6f13e48378eb69c4b06af07a3d0fad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0865ceb64649a1a235fc1d583077eb6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga0865ceb64649a1a235fc1d583077eb6e">NVIC_FDCAN2_INTR0_IRQ</a>&#160;&#160;&#160;86</td></tr>
<tr class="separator:ga0865ceb64649a1a235fc1d583077eb6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60d83fac95510ae1880838fecd034ae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga60d83fac95510ae1880838fecd034ae5">NVIC_FDCAN2_INTR1_IRQ</a>&#160;&#160;&#160;87</td></tr>
<tr class="separator:ga60d83fac95510ae1880838fecd034ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a59a21f60b9177b0086fef2c433fef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaf7a59a21f60b9177b0086fef2c433fef">NVIC_FDCAN3_INTR0_IRQ</a>&#160;&#160;&#160;88</td></tr>
<tr class="separator:gaf7a59a21f60b9177b0086fef2c433fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab68c0e84bbb0fa422e347c539a3b69be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gab68c0e84bbb0fa422e347c539a3b69be">NVIC_FDCAN3_INTR1_IRQ</a>&#160;&#160;&#160;89</td></tr>
<tr class="separator:gab68c0e84bbb0fa422e347c539a3b69be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52b908ecce5f22d5a8b609e1c9e3805e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga52b908ecce5f22d5a8b609e1c9e3805e">NVIC_RNG_IRQ</a>&#160;&#160;&#160;90</td></tr>
<tr class="separator:ga52b908ecce5f22d5a8b609e1c9e3805e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a21be59826980459aabdb3089e90f71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga0a21be59826980459aabdb3089e90f71">NVIC_LPUART_IRQ</a>&#160;&#160;&#160;91</td></tr>
<tr class="separator:ga0a21be59826980459aabdb3089e90f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba23cd3a7894607ef6596c923c0c2c07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaba23cd3a7894607ef6596c923c0c2c07">NVIC_I2C3_EV_IRQ</a>&#160;&#160;&#160;92</td></tr>
<tr class="separator:gaba23cd3a7894607ef6596c923c0c2c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd653d12bffe371b726aa7edc485d98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga5cd653d12bffe371b726aa7edc485d98">NVIC_I2C3_ER_IRQ</a>&#160;&#160;&#160;93</td></tr>
<tr class="separator:ga5cd653d12bffe371b726aa7edc485d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ff16f17bbec116dd93dd5b66a42c821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga6ff16f17bbec116dd93dd5b66a42c821">NVIC_DMAMUX_OVR_IRQ</a>&#160;&#160;&#160;94</td></tr>
<tr class="separator:ga6ff16f17bbec116dd93dd5b66a42c821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226cae352990b0ef1ac6b8f5e83ecc41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga226cae352990b0ef1ac6b8f5e83ecc41">NVIC_QUADSPI_IRQ</a>&#160;&#160;&#160;95</td></tr>
<tr class="separator:ga226cae352990b0ef1ac6b8f5e83ecc41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada87fd1e9602238598b87c24db26dfef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gada87fd1e9602238598b87c24db26dfef">NVIC_DMA1_CHANNEL8_IRQ</a>&#160;&#160;&#160;96</td></tr>
<tr class="separator:gada87fd1e9602238598b87c24db26dfef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga024938bdf34c9801667b7e25da7183ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga024938bdf34c9801667b7e25da7183ec">NVIC_DMA2_CHANNEL6_IRQ</a>&#160;&#160;&#160;97</td></tr>
<tr class="separator:ga024938bdf34c9801667b7e25da7183ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga188bb8b3790935dfff48686ecb63b827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga188bb8b3790935dfff48686ecb63b827">NVIC_DMA2_CHANNEL7_IRQ</a>&#160;&#160;&#160;98</td></tr>
<tr class="separator:ga188bb8b3790935dfff48686ecb63b827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc02b372cd378a4c4ba96d55bd612a46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gafc02b372cd378a4c4ba96d55bd612a46">NVIC_DMA2_CHANNEL8_IRQ</a>&#160;&#160;&#160;99</td></tr>
<tr class="separator:gafc02b372cd378a4c4ba96d55bd612a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6e4b9d2858dc95f8972e7cbbd11920f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gae6e4b9d2858dc95f8972e7cbbd11920f">NVIC_CORDIC_IRQ</a>&#160;&#160;&#160;100</td></tr>
<tr class="separator:gae6e4b9d2858dc95f8972e7cbbd11920f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a593d29df917e3e16d09fc9e60f5ff1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga0a593d29df917e3e16d09fc9e60f5ff1">NVIC_FMAC_IRQ</a>&#160;&#160;&#160;101</td></tr>
<tr class="separator:ga0a593d29df917e3e16d09fc9e60f5ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5735bab073d7a2c893b4c0b85fc5357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gab5735bab073d7a2c893b4c0b85fc5357">NVIC_IRQ_COUNT</a>&#160;&#160;&#160;102</td></tr>
<tr class="separator:gab5735bab073d7a2c893b4c0b85fc5357"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gad72d3aab6ac1488323dc064c4523f0dc" name="gad72d3aab6ac1488323dc064c4523f0dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad72d3aab6ac1488323dc064c4523f0dc">&#9670;&nbsp;</a></span>NVIC_ADC12_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ADC12_IRQ&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00034">34</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga1a77d69664891936b47ee242c006c155" name="ga1a77d69664891936b47ee242c006c155"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a77d69664891936b47ee242c006c155">&#9670;&nbsp;</a></span>NVIC_ADC3_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ADC3_IRQ&#160;&#160;&#160;47</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00063">63</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga501b16a91cab7e0580677149afb661a7" name="ga501b16a91cab7e0580677149afb661a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga501b16a91cab7e0580677149afb661a7">&#9670;&nbsp;</a></span>NVIC_ADC4_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ADC4_IRQ&#160;&#160;&#160;61</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00077">77</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gab284dbdba2150decc5e14deec2a1668f" name="gab284dbdba2150decc5e14deec2a1668f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab284dbdba2150decc5e14deec2a1668f">&#9670;&nbsp;</a></span>NVIC_ADC5_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ADC5_IRQ&#160;&#160;&#160;62</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00078">78</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga4d6f13e48378eb69c4b06af07a3d0fad" name="ga4d6f13e48378eb69c4b06af07a3d0fad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d6f13e48378eb69c4b06af07a3d0fad">&#9670;&nbsp;</a></span>NVIC_AES_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_AES_IRQ&#160;&#160;&#160;85</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00101">101</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga26b2c0a144a3e04c17ab9868a04dc4c9" name="ga26b2c0a144a3e04c17ab9868a04dc4c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26b2c0a144a3e04c17ab9868a04dc4c9">&#9670;&nbsp;</a></span>NVIC_COMP123_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_COMP123_IRQ&#160;&#160;&#160;64</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00080">80</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga98a49ced875f32719c3deb517f8ff1b8" name="ga98a49ced875f32719c3deb517f8ff1b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98a49ced875f32719c3deb517f8ff1b8">&#9670;&nbsp;</a></span>NVIC_COMP456_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_COMP456_IRQ&#160;&#160;&#160;65</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00081">81</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gad3ed1b4ee2e578d350f2d112459aeca9" name="gad3ed1b4ee2e578d350f2d112459aeca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3ed1b4ee2e578d350f2d112459aeca9">&#9670;&nbsp;</a></span>NVIC_COMP7_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_COMP7_IRQ&#160;&#160;&#160;66</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00082">82</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gae6e4b9d2858dc95f8972e7cbbd11920f" name="gae6e4b9d2858dc95f8972e7cbbd11920f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6e4b9d2858dc95f8972e7cbbd11920f">&#9670;&nbsp;</a></span>NVIC_CORDIC_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_CORDIC_IRQ&#160;&#160;&#160;100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00116">116</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga38d128c70d5be541d1a283e74cf93aee" name="ga38d128c70d5be541d1a283e74cf93aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38d128c70d5be541d1a283e74cf93aee">&#9670;&nbsp;</a></span>NVIC_CRS_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_CRS_IRQ&#160;&#160;&#160;75</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00091">91</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gae5733a4fe236b6e63c59e7190b5674bd" name="gae5733a4fe236b6e63c59e7190b5674bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5733a4fe236b6e63c59e7190b5674bd">&#9670;&nbsp;</a></span>NVIC_DMA1_CHANNEL1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_CHANNEL1_IRQ&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00027">27</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga6e4188fdd9274e29724f55b373f17917" name="ga6e4188fdd9274e29724f55b373f17917"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e4188fdd9274e29724f55b373f17917">&#9670;&nbsp;</a></span>NVIC_DMA1_CHANNEL2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_CHANNEL2_IRQ&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00028">28</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gac75c829c7dd5c8a3502967354b311917" name="gac75c829c7dd5c8a3502967354b311917"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac75c829c7dd5c8a3502967354b311917">&#9670;&nbsp;</a></span>NVIC_DMA1_CHANNEL3_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_CHANNEL3_IRQ&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00029">29</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga32f459933cd63f80fa65fc794e8f7428" name="ga32f459933cd63f80fa65fc794e8f7428"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32f459933cd63f80fa65fc794e8f7428">&#9670;&nbsp;</a></span>NVIC_DMA1_CHANNEL4_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_CHANNEL4_IRQ&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00030">30</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga6764fae7693868a7acccf8bba7552833" name="ga6764fae7693868a7acccf8bba7552833"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6764fae7693868a7acccf8bba7552833">&#9670;&nbsp;</a></span>NVIC_DMA1_CHANNEL5_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_CHANNEL5_IRQ&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00031">31</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gab1516d929b8b02cc21a2d484e10b1514" name="gab1516d929b8b02cc21a2d484e10b1514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1516d929b8b02cc21a2d484e10b1514">&#9670;&nbsp;</a></span>NVIC_DMA1_CHANNEL6_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_CHANNEL6_IRQ&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00032">32</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga5a515d490d4cd88b0b34e89e8ceca20f" name="ga5a515d490d4cd88b0b34e89e8ceca20f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a515d490d4cd88b0b34e89e8ceca20f">&#9670;&nbsp;</a></span>NVIC_DMA1_CHANNEL7_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_CHANNEL7_IRQ&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00033">33</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gada87fd1e9602238598b87c24db26dfef" name="gada87fd1e9602238598b87c24db26dfef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada87fd1e9602238598b87c24db26dfef">&#9670;&nbsp;</a></span>NVIC_DMA1_CHANNEL8_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_CHANNEL8_IRQ&#160;&#160;&#160;96</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00112">112</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga33941d7ae650eff793b6e218572b1a52" name="ga33941d7ae650eff793b6e218572b1a52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33941d7ae650eff793b6e218572b1a52">&#9670;&nbsp;</a></span>NVIC_DMA2_CHANNEL1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA2_CHANNEL1_IRQ&#160;&#160;&#160;56</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00072">72</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga5eb0be679ef234be19a20ddfd88ee79e" name="ga5eb0be679ef234be19a20ddfd88ee79e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5eb0be679ef234be19a20ddfd88ee79e">&#9670;&nbsp;</a></span>NVIC_DMA2_CHANNEL2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA2_CHANNEL2_IRQ&#160;&#160;&#160;57</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00073">73</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga308f988de4b513fd201be34a09536543" name="ga308f988de4b513fd201be34a09536543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga308f988de4b513fd201be34a09536543">&#9670;&nbsp;</a></span>NVIC_DMA2_CHANNEL3_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA2_CHANNEL3_IRQ&#160;&#160;&#160;58</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00074">74</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gaa4a2d1ab11cfa165616cc5e4fdf91e65" name="gaa4a2d1ab11cfa165616cc5e4fdf91e65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4a2d1ab11cfa165616cc5e4fdf91e65">&#9670;&nbsp;</a></span>NVIC_DMA2_CHANNEL4_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA2_CHANNEL4_IRQ&#160;&#160;&#160;59</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00075">75</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gad196f770af180ca4e16dcd3f94738617" name="gad196f770af180ca4e16dcd3f94738617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad196f770af180ca4e16dcd3f94738617">&#9670;&nbsp;</a></span>NVIC_DMA2_CHANNEL5_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA2_CHANNEL5_IRQ&#160;&#160;&#160;60</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00076">76</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga024938bdf34c9801667b7e25da7183ec" name="ga024938bdf34c9801667b7e25da7183ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga024938bdf34c9801667b7e25da7183ec">&#9670;&nbsp;</a></span>NVIC_DMA2_CHANNEL6_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA2_CHANNEL6_IRQ&#160;&#160;&#160;97</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00113">113</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga188bb8b3790935dfff48686ecb63b827" name="ga188bb8b3790935dfff48686ecb63b827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga188bb8b3790935dfff48686ecb63b827">&#9670;&nbsp;</a></span>NVIC_DMA2_CHANNEL7_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA2_CHANNEL7_IRQ&#160;&#160;&#160;98</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00114">114</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gafc02b372cd378a4c4ba96d55bd612a46" name="gafc02b372cd378a4c4ba96d55bd612a46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc02b372cd378a4c4ba96d55bd612a46">&#9670;&nbsp;</a></span>NVIC_DMA2_CHANNEL8_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA2_CHANNEL8_IRQ&#160;&#160;&#160;99</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00115">115</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga6ff16f17bbec116dd93dd5b66a42c821" name="ga6ff16f17bbec116dd93dd5b66a42c821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ff16f17bbec116dd93dd5b66a42c821">&#9670;&nbsp;</a></span>NVIC_DMAMUX_OVR_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMAMUX_OVR_IRQ&#160;&#160;&#160;94</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00110">110</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga8f8e2976c268c36904be1228f88bf742" name="ga8f8e2976c268c36904be1228f88bf742"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f8e2976c268c36904be1228f88bf742">&#9670;&nbsp;</a></span>NVIC_EXTI0_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EXTI0_IRQ&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00022">22</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gaabef8ca19335a9ee1b0dda029fd58927" name="gaabef8ca19335a9ee1b0dda029fd58927"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabef8ca19335a9ee1b0dda029fd58927">&#9670;&nbsp;</a></span>NVIC_EXTI15_10_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EXTI15_10_IRQ&#160;&#160;&#160;40</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00056">56</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gafce451f5f9d90f888d4f7dbc7d9d1b3d" name="gafce451f5f9d90f888d4f7dbc7d9d1b3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafce451f5f9d90f888d4f7dbc7d9d1b3d">&#9670;&nbsp;</a></span>NVIC_EXTI1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EXTI1_IRQ&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00023">23</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gafa9331db3c6885a9a8bcdfbd72e6999e" name="gafa9331db3c6885a9a8bcdfbd72e6999e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa9331db3c6885a9a8bcdfbd72e6999e">&#9670;&nbsp;</a></span>NVIC_EXTI2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EXTI2_IRQ&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00024">24</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga4af71b42148e214e5953c3c41cb2d3f5" name="ga4af71b42148e214e5953c3c41cb2d3f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4af71b42148e214e5953c3c41cb2d3f5">&#9670;&nbsp;</a></span>NVIC_EXTI3_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EXTI3_IRQ&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00025">25</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga36de89aec4f8e82516b6547ef84114f5" name="ga36de89aec4f8e82516b6547ef84114f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36de89aec4f8e82516b6547ef84114f5">&#9670;&nbsp;</a></span>NVIC_EXTI4_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EXTI4_IRQ&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00026">26</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga02a1d395e323d8c2b12aad7804c9dfff" name="ga02a1d395e323d8c2b12aad7804c9dfff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02a1d395e323d8c2b12aad7804c9dfff">&#9670;&nbsp;</a></span>NVIC_EXTI9_5_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EXTI9_5_IRQ&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00039">39</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga07e15fd95ff82cdf6ca6946397c43d8e" name="ga07e15fd95ff82cdf6ca6946397c43d8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07e15fd95ff82cdf6ca6946397c43d8e">&#9670;&nbsp;</a></span>NVIC_FDCAN1_INTR0_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_FDCAN1_INTR0_IRQ&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00038">38</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga80ddc38bb503af82c05fd477a9c88ba7" name="ga80ddc38bb503af82c05fd477a9c88ba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80ddc38bb503af82c05fd477a9c88ba7">&#9670;&nbsp;</a></span>NVIC_FDCAN1_INTR1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_FDCAN1_INTR1_IRQ&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00037">37</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga0865ceb64649a1a235fc1d583077eb6e" name="ga0865ceb64649a1a235fc1d583077eb6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0865ceb64649a1a235fc1d583077eb6e">&#9670;&nbsp;</a></span>NVIC_FDCAN2_INTR0_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_FDCAN2_INTR0_IRQ&#160;&#160;&#160;86</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00102">102</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga60d83fac95510ae1880838fecd034ae5" name="ga60d83fac95510ae1880838fecd034ae5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60d83fac95510ae1880838fecd034ae5">&#9670;&nbsp;</a></span>NVIC_FDCAN2_INTR1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_FDCAN2_INTR1_IRQ&#160;&#160;&#160;87</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00103">103</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gaf7a59a21f60b9177b0086fef2c433fef" name="gaf7a59a21f60b9177b0086fef2c433fef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7a59a21f60b9177b0086fef2c433fef">&#9670;&nbsp;</a></span>NVIC_FDCAN3_INTR0_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_FDCAN3_INTR0_IRQ&#160;&#160;&#160;88</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00104">104</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gab68c0e84bbb0fa422e347c539a3b69be" name="gab68c0e84bbb0fa422e347c539a3b69be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab68c0e84bbb0fa422e347c539a3b69be">&#9670;&nbsp;</a></span>NVIC_FDCAN3_INTR1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_FDCAN3_INTR1_IRQ&#160;&#160;&#160;89</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00105">105</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gaeefe8073a5858048d96f19f1c411f571" name="gaeefe8073a5858048d96f19f1c411f571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeefe8073a5858048d96f19f1c411f571">&#9670;&nbsp;</a></span>NVIC_FLASH_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_FLASH_IRQ&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00020">20</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga0a593d29df917e3e16d09fc9e60f5ff1" name="ga0a593d29df917e3e16d09fc9e60f5ff1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a593d29df917e3e16d09fc9e60f5ff1">&#9670;&nbsp;</a></span>NVIC_FMAC_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_FMAC_IRQ&#160;&#160;&#160;101</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00117">117</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga43b46aad3d0804bc154ff689ff30e112" name="ga43b46aad3d0804bc154ff689ff30e112"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43b46aad3d0804bc154ff689ff30e112">&#9670;&nbsp;</a></span>NVIC_FPU_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_FPU_IRQ&#160;&#160;&#160;81</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00097">97</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga774e2bb10bfe72f4bdd1bf0f2d6351da" name="ga774e2bb10bfe72f4bdd1bf0f2d6351da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga774e2bb10bfe72f4bdd1bf0f2d6351da">&#9670;&nbsp;</a></span>NVIC_FSMC_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_FSMC_IRQ&#160;&#160;&#160;48</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00064">64</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga19ec5cc77c33656d0dffe5f3d6e1bf80" name="ga19ec5cc77c33656d0dffe5f3d6e1bf80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19ec5cc77c33656d0dffe5f3d6e1bf80">&#9670;&nbsp;</a></span>NVIC_HRTIM_FAULT_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_HRTIM_FAULT_IRQ&#160;&#160;&#160;73</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00089">89</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga760920b5d3a236926bceb40fb6b66841" name="ga760920b5d3a236926bceb40fb6b66841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga760920b5d3a236926bceb40fb6b66841">&#9670;&nbsp;</a></span>NVIC_HRTIM_MASTER_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_HRTIM_MASTER_IRQ&#160;&#160;&#160;67</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00083">83</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga6e5a7a97c7fc5727e675b5f74ba97067" name="ga6e5a7a97c7fc5727e675b5f74ba97067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e5a7a97c7fc5727e675b5f74ba97067">&#9670;&nbsp;</a></span>NVIC_HRTIM_TIMA_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_HRTIM_TIMA_IRQ&#160;&#160;&#160;68</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00084">84</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga0a5668b08d7ba185907685c1020f471a" name="ga0a5668b08d7ba185907685c1020f471a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a5668b08d7ba185907685c1020f471a">&#9670;&nbsp;</a></span>NVIC_HRTIM_TIMB_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_HRTIM_TIMB_IRQ&#160;&#160;&#160;69</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00085">85</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga10c05208f5c5b958e1aff82f339d373b" name="ga10c05208f5c5b958e1aff82f339d373b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10c05208f5c5b958e1aff82f339d373b">&#9670;&nbsp;</a></span>NVIC_HRTIM_TIMC_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_HRTIM_TIMC_IRQ&#160;&#160;&#160;70</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00086">86</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga6aca5c7894f15abdb699258816048082" name="ga6aca5c7894f15abdb699258816048082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6aca5c7894f15abdb699258816048082">&#9670;&nbsp;</a></span>NVIC_HRTIM_TIMD_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_HRTIM_TIMD_IRQ&#160;&#160;&#160;71</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00087">87</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga3f81c3128d09830bd6e61dc61753c28b" name="ga3f81c3128d09830bd6e61dc61753c28b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f81c3128d09830bd6e61dc61753c28b">&#9670;&nbsp;</a></span>NVIC_HRTIM_TIME_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_HRTIM_TIME_IRQ&#160;&#160;&#160;72</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00088">88</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga13d25b637754685c85e0f2d39c648f8a" name="ga13d25b637754685c85e0f2d39c648f8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13d25b637754685c85e0f2d39c648f8a">&#9670;&nbsp;</a></span>NVIC_HRTIM_TIMF_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_HRTIM_TIMF_IRQ&#160;&#160;&#160;74</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00090">90</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga06c54c6b93c3e1d582e8f1feb9ed9bbc" name="ga06c54c6b93c3e1d582e8f1feb9ed9bbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06c54c6b93c3e1d582e8f1feb9ed9bbc">&#9670;&nbsp;</a></span>NVIC_I2C1_ER_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_I2C1_ER_IRQ&#160;&#160;&#160;32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00048">48</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gad8f3893d9615ab33525058f971cfc3a8" name="gad8f3893d9615ab33525058f971cfc3a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8f3893d9615ab33525058f971cfc3a8">&#9670;&nbsp;</a></span>NVIC_I2C1_EV_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_I2C1_EV_IRQ&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00047">47</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gaa341f6604585f3d269e1598bfd45119f" name="gaa341f6604585f3d269e1598bfd45119f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa341f6604585f3d269e1598bfd45119f">&#9670;&nbsp;</a></span>NVIC_I2C2_ER_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_I2C2_ER_IRQ&#160;&#160;&#160;34</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00050">50</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gaf98e9219274c1bc6db9f35adfc762c4a" name="gaf98e9219274c1bc6db9f35adfc762c4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf98e9219274c1bc6db9f35adfc762c4a">&#9670;&nbsp;</a></span>NVIC_I2C2_EV_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_I2C2_EV_IRQ&#160;&#160;&#160;33</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00049">49</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga5cd653d12bffe371b726aa7edc485d98" name="ga5cd653d12bffe371b726aa7edc485d98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cd653d12bffe371b726aa7edc485d98">&#9670;&nbsp;</a></span>NVIC_I2C3_ER_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_I2C3_ER_IRQ&#160;&#160;&#160;93</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00109">109</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gaba23cd3a7894607ef6596c923c0c2c07" name="gaba23cd3a7894607ef6596c923c0c2c07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba23cd3a7894607ef6596c923c0c2c07">&#9670;&nbsp;</a></span>NVIC_I2C3_EV_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_I2C3_EV_IRQ&#160;&#160;&#160;92</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00108">108</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gaa2ba3ce1cf0398eb6cd1bca6a2ffe549" name="gaa2ba3ce1cf0398eb6cd1bca6a2ffe549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2ba3ce1cf0398eb6cd1bca6a2ffe549">&#9670;&nbsp;</a></span>NVIC_I2C4_ER_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_I2C4_ER_IRQ&#160;&#160;&#160;83</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00099">99</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga0e55148a8fb8eeab0795037c38e034f8" name="ga0e55148a8fb8eeab0795037c38e034f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e55148a8fb8eeab0795037c38e034f8">&#9670;&nbsp;</a></span>NVIC_I2C4_EV_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_I2C4_EV_IRQ&#160;&#160;&#160;82</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00098">98</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gab5735bab073d7a2c893b4c0b85fc5357" name="gab5735bab073d7a2c893b4c0b85fc5357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5735bab073d7a2c893b4c0b85fc5357">&#9670;&nbsp;</a></span>NVIC_IRQ_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ_COUNT&#160;&#160;&#160;102</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00119">119</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gace5fd270f0c4672e4e4dfa3a3ec21428" name="gace5fd270f0c4672e4e4dfa3a3ec21428"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace5fd270f0c4672e4e4dfa3a3ec21428">&#9670;&nbsp;</a></span>NVIC_LPTIM1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_LPTIM1_IRQ&#160;&#160;&#160;49</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00065">65</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga0a21be59826980459aabdb3089e90f71" name="ga0a21be59826980459aabdb3089e90f71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a21be59826980459aabdb3089e90f71">&#9670;&nbsp;</a></span>NVIC_LPUART_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_LPUART_IRQ&#160;&#160;&#160;91</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00107">107</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga75bc2b9f83bb6fd3194686cc203c8aef" name="ga75bc2b9f83bb6fd3194686cc203c8aef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75bc2b9f83bb6fd3194686cc203c8aef">&#9670;&nbsp;</a></span>NVIC_PVD_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PVD_IRQ&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00017">17</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga226cae352990b0ef1ac6b8f5e83ecc41" name="ga226cae352990b0ef1ac6b8f5e83ecc41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga226cae352990b0ef1ac6b8f5e83ecc41">&#9670;&nbsp;</a></span>NVIC_QUADSPI_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_QUADSPI_IRQ&#160;&#160;&#160;95</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00111">111</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gabe5c5c77472e09a23c30813762ce6de2" name="gabe5c5c77472e09a23c30813762ce6de2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe5c5c77472e09a23c30813762ce6de2">&#9670;&nbsp;</a></span>NVIC_RCC_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_RCC_IRQ&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00021">21</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga52b908ecce5f22d5a8b609e1c9e3805e" name="ga52b908ecce5f22d5a8b609e1c9e3805e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52b908ecce5f22d5a8b609e1c9e3805e">&#9670;&nbsp;</a></span>NVIC_RNG_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_RNG_IRQ&#160;&#160;&#160;90</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00106">106</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga726962a8b47d5dc1ae9cb99257fd16e1" name="ga726962a8b47d5dc1ae9cb99257fd16e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga726962a8b47d5dc1ae9cb99257fd16e1">&#9670;&nbsp;</a></span>NVIC_RTC_ALARM_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_RTC_ALARM_IRQ&#160;&#160;&#160;41</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00057">57</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gaacd58ab595ec7cf9952751929c1ddebe" name="gaacd58ab595ec7cf9952751929c1ddebe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacd58ab595ec7cf9952751929c1ddebe">&#9670;&nbsp;</a></span>NVIC_RTC_TAMP_CSS_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_RTC_TAMP_CSS_IRQ&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00018">18</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga58f9dced149e7cd485f14b33458cf26e" name="ga58f9dced149e7cd485f14b33458cf26e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58f9dced149e7cd485f14b33458cf26e">&#9670;&nbsp;</a></span>NVIC_RTC_WKUP_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_RTC_WKUP_IRQ&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00019">19</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gac0b8199005602d1129eb045cc4140bac" name="gac0b8199005602d1129eb045cc4140bac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0b8199005602d1129eb045cc4140bac">&#9670;&nbsp;</a></span>NVIC_SAI_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SAI_IRQ&#160;&#160;&#160;76</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00092">92</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gaa566ccef412683674023b8efafc6ea06" name="gaa566ccef412683674023b8efafc6ea06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa566ccef412683674023b8efafc6ea06">&#9670;&nbsp;</a></span>NVIC_SPI1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SPI1_IRQ&#160;&#160;&#160;35</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00051">51</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga0576639d843f10d786af686c91edfa04" name="ga0576639d843f10d786af686c91edfa04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0576639d843f10d786af686c91edfa04">&#9670;&nbsp;</a></span>NVIC_SPI2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SPI2_IRQ&#160;&#160;&#160;36</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00052">52</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga01e0678b02be4b6c6d707e34d5bdeee6" name="ga01e0678b02be4b6c6d707e34d5bdeee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01e0678b02be4b6c6d707e34d5bdeee6">&#9670;&nbsp;</a></span>NVIC_SPI3_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SPI3_IRQ&#160;&#160;&#160;51</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00067">67</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gae2298c79a2de4ee13cdaa55ab7126406" name="gae2298c79a2de4ee13cdaa55ab7126406"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2298c79a2de4ee13cdaa55ab7126406">&#9670;&nbsp;</a></span>NVIC_SPI4_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SPI4_IRQ&#160;&#160;&#160;84</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00100">100</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga795ad13353ae5583532663844cfeeb3f" name="ga795ad13353ae5583532663844cfeeb3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga795ad13353ae5583532663844cfeeb3f">&#9670;&nbsp;</a></span>NVIC_TIM1_BRK_TIM15_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM1_BRK_TIM15_IRQ&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00040">40</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gaa1165591628dac653b24190fa4ba33e9" name="gaa1165591628dac653b24190fa4ba33e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1165591628dac653b24190fa4ba33e9">&#9670;&nbsp;</a></span>NVIC_TIM1_CC_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM1_CC_IRQ&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00043">43</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gaa107a1990ebae23db0601df680dd8afc" name="gaa107a1990ebae23db0601df680dd8afc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa107a1990ebae23db0601df680dd8afc">&#9670;&nbsp;</a></span>NVIC_TIM1_TRG_TIM17_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM1_TRG_TIM17_IRQ&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00042">42</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga35183e2b1f3d379f11648119bf358bf9" name="ga35183e2b1f3d379f11648119bf358bf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35183e2b1f3d379f11648119bf358bf9">&#9670;&nbsp;</a></span>NVIC_TIM1_UP_TIM16_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM1_UP_TIM16_IRQ&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00041">41</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gaf1fa9381058b8cab143170d012919fec" name="gaf1fa9381058b8cab143170d012919fec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1fa9381058b8cab143170d012919fec">&#9670;&nbsp;</a></span>NVIC_TIM20_BRK_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM20_BRK_IRQ&#160;&#160;&#160;77</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00093">93</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gac578c37460e86550e51b27c52bf768b7" name="gac578c37460e86550e51b27c52bf768b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac578c37460e86550e51b27c52bf768b7">&#9670;&nbsp;</a></span>NVIC_TIM20_CC_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM20_CC_IRQ&#160;&#160;&#160;80</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00096">96</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga1f8e5d870385e93a7f5c7dd0e5031184" name="ga1f8e5d870385e93a7f5c7dd0e5031184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f8e5d870385e93a7f5c7dd0e5031184">&#9670;&nbsp;</a></span>NVIC_TIM20_TRG_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM20_TRG_IRQ&#160;&#160;&#160;79</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00095">95</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga6dad1c465966a7deee35938197c390d9" name="ga6dad1c465966a7deee35938197c390d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dad1c465966a7deee35938197c390d9">&#9670;&nbsp;</a></span>NVIC_TIM20_UP_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM20_UP_IRQ&#160;&#160;&#160;78</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00094">94</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga603b1515c321bb05f5e3b9cf8ab3e457" name="ga603b1515c321bb05f5e3b9cf8ab3e457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga603b1515c321bb05f5e3b9cf8ab3e457">&#9670;&nbsp;</a></span>NVIC_TIM2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM2_IRQ&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00044">44</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga6737861bf387040ad4eed85bc819cda9" name="ga6737861bf387040ad4eed85bc819cda9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6737861bf387040ad4eed85bc819cda9">&#9670;&nbsp;</a></span>NVIC_TIM3_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM3_IRQ&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00045">45</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga67a3c925266477504d5e98ca8a3efcdb" name="ga67a3c925266477504d5e98ca8a3efcdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67a3c925266477504d5e98ca8a3efcdb">&#9670;&nbsp;</a></span>NVIC_TIM4_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM4_IRQ&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00046">46</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga0f69b1b7ee941c8389e26af84edda564" name="ga0f69b1b7ee941c8389e26af84edda564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f69b1b7ee941c8389e26af84edda564">&#9670;&nbsp;</a></span>NVIC_TIM5_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM5_IRQ&#160;&#160;&#160;50</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00066">66</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga1a3465c7bb5aa80434bf33ea9b54a56b" name="ga1a3465c7bb5aa80434bf33ea9b54a56b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a3465c7bb5aa80434bf33ea9b54a56b">&#9670;&nbsp;</a></span>NVIC_TIM6_DAC13UNDER_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM6_DAC13UNDER_IRQ&#160;&#160;&#160;54</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00070">70</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga303c86515c603fad50bf4762138a2d11" name="ga303c86515c603fad50bf4762138a2d11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga303c86515c603fad50bf4762138a2d11">&#9670;&nbsp;</a></span>NVIC_TIM7_DAC24UNDER_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM7_DAC24UNDER_IRQ&#160;&#160;&#160;55</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00071">71</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga96fc506e33467672cb75e41f8b9321eb" name="ga96fc506e33467672cb75e41f8b9321eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96fc506e33467672cb75e41f8b9321eb">&#9670;&nbsp;</a></span>NVIC_TIM8_BRK_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM8_BRK_IRQ&#160;&#160;&#160;43</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00059">59</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga9e123d5a3999b661004779a9049013a8" name="ga9e123d5a3999b661004779a9049013a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e123d5a3999b661004779a9049013a8">&#9670;&nbsp;</a></span>NVIC_TIM8_CC_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM8_CC_IRQ&#160;&#160;&#160;46</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00062">62</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga4d3294daaada3c99a23c66e8df5bfadf" name="ga4d3294daaada3c99a23c66e8df5bfadf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d3294daaada3c99a23c66e8df5bfadf">&#9670;&nbsp;</a></span>NVIC_TIM8_TRG_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM8_TRG_IRQ&#160;&#160;&#160;45</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00061">61</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gac64b66b5bc4e235d731aea398aa14920" name="gac64b66b5bc4e235d731aea398aa14920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac64b66b5bc4e235d731aea398aa14920">&#9670;&nbsp;</a></span>NVIC_TIM8_UP_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM8_UP_IRQ&#160;&#160;&#160;44</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00060">60</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga6bcf1012a3a6152bae6efef2ab9352c1" name="ga6bcf1012a3a6152bae6efef2ab9352c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bcf1012a3a6152bae6efef2ab9352c1">&#9670;&nbsp;</a></span>NVIC_UART4_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_UART4_IRQ&#160;&#160;&#160;52</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00068">68</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga78631530f316c5a1052a4ff98e9ca72a" name="ga78631530f316c5a1052a4ff98e9ca72a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78631530f316c5a1052a4ff98e9ca72a">&#9670;&nbsp;</a></span>NVIC_UART5_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_UART5_IRQ&#160;&#160;&#160;53</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00069">69</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gaef1eb1154470105afccda99c428b2e85" name="gaef1eb1154470105afccda99c428b2e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef1eb1154470105afccda99c428b2e85">&#9670;&nbsp;</a></span>NVIC_UCPD1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_UCPD1_IRQ&#160;&#160;&#160;63</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00079">79</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga1017897ad38787de92f90354bcaa6b43" name="ga1017897ad38787de92f90354bcaa6b43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1017897ad38787de92f90354bcaa6b43">&#9670;&nbsp;</a></span>NVIC_USART1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_USART1_IRQ&#160;&#160;&#160;37</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00053">53</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga702094b52f34c73f184f097638599be7" name="ga702094b52f34c73f184f097638599be7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga702094b52f34c73f184f097638599be7">&#9670;&nbsp;</a></span>NVIC_USART2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_USART2_IRQ&#160;&#160;&#160;38</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00054">54</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gadfba852263804648a192192995777473" name="gadfba852263804648a192192995777473"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfba852263804648a192192995777473">&#9670;&nbsp;</a></span>NVIC_USART3_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_USART3_IRQ&#160;&#160;&#160;39</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00055">55</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga848fb875a1afdd324029589ddb97fd37" name="ga848fb875a1afdd324029589ddb97fd37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga848fb875a1afdd324029589ddb97fd37">&#9670;&nbsp;</a></span>NVIC_USB_HP_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_USB_HP_IRQ&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00035">35</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga605840ceaeb4e2b754e98e0433d31d3d" name="ga605840ceaeb4e2b754e98e0433d31d3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga605840ceaeb4e2b754e98e0433d31d3d">&#9670;&nbsp;</a></span>NVIC_USB_LP_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_USB_LP_IRQ&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00036">36</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="gafd173782bc5d0402ec4e75b362f854c2" name="gafd173782bc5d0402ec4e75b362f854c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd173782bc5d0402ec4e75b362f854c2">&#9670;&nbsp;</a></span>NVIC_USB_WAKEUP_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_USB_WAKEUP_IRQ&#160;&#160;&#160;42</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00058">58</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
<a id="ga641965f6b9e53cf17ea72c1d3e659aff" name="ga641965f6b9e53cf17ea72c1d3e659aff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga641965f6b9e53cf17ea72c1d3e659aff">&#9670;&nbsp;</a></span>NVIC_WWDG_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_WWDG_IRQ&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g4_2nvic_8h_source.html#l00016">16</a> of file <a class="el" href="stm32_2g4_2nvic_8h_source.html">stm32/g4/nvic.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:12:22 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
