Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Jan 21 10:31:29 2025
| Host         : Mayer-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     87          
LUTAR-1    Warning           LUT drives async reset alert    42          
TIMING-18  Warning           Missing input or output delay   3           
TIMING-20  Warning           Non-clocked latch               20          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (183)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (198)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (183)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: btn[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Segment_data_reg[9]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk_div_u1/clkout_r_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: clk_div_u2/clkout_r_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clk_div_u3/clkout_r_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk_div_u4/clkout_r_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_div_u5/clkout_r_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: drv_mcp3202_u0/ap_vaild_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: drv_uart_u0/ap_vaild_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: hl_sel_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (198)
--------------------------------------------------
 There are 198 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.834        0.000                      0                   52        0.155        0.000                      0                   52       41.160        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.834        0.000                      0                   52        0.155        0.000                      0                   52       41.160        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.834ns  (required time - arrival time)
  Source:                 clk_div_u4/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 1.221ns (29.139%)  route 2.969ns (70.861%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.632     5.176    clk_div_u4/CLK
    SLICE_X58Y36         FDCE                                         r  clk_div_u4/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDCE (Prop_fdce_C_Q)         0.419     5.595 r  clk_div_u4/cnter_reg[1]/Q
                         net (fo=6, routed)           1.189     6.784    clk_div_u4/cnter_reg_n_0_[1]
    SLICE_X58Y36         LUT5 (Prop_lut5_I1_O)        0.326     7.110 r  clk_div_u4/cnter[0]_i_2/O
                         net (fo=2, routed)           0.436     7.546    clk_div_u4/cnter[0]_i_2_n_0
    SLICE_X58Y37         LUT6 (Prop_lut6_I4_O)        0.327     7.873 r  clk_div_u4/cnter[9]_i_2/O
                         net (fo=10, routed)          0.770     8.643    clk_div_u4/cnter[9]_i_2_n_0
    SLICE_X58Y36         LUT3 (Prop_lut3_I0_O)        0.149     8.792 r  clk_div_u4/cnter[1]_i_1__0/O
                         net (fo=1, routed)           0.574     9.366    clk_div_u4/cnter[1]
    SLICE_X58Y36         FDCE                                         r  clk_div_u4/cnter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513    88.208    clk_div_u4/CLK
    SLICE_X58Y36         FDCE                                         r  clk_div_u4/cnter_reg[1]/C
                         clock pessimism              0.298    88.506    
                         clock uncertainty           -0.035    88.471    
    SLICE_X58Y36         FDCE (Setup_fdce_C_D)       -0.270    88.201    clk_div_u4/cnter_reg[1]
  -------------------------------------------------------------------
                         required time                         88.201    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                 78.834    

Slack (MET) :             79.630ns  (required time - arrival time)
  Source:                 clk_div_u4/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/clkout_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 1.196ns (32.577%)  route 2.475ns (67.423%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.632     5.176    clk_div_u4/CLK
    SLICE_X58Y36         FDCE                                         r  clk_div_u4/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDCE (Prop_fdce_C_Q)         0.419     5.595 r  clk_div_u4/cnter_reg[1]/Q
                         net (fo=6, routed)           1.189     6.784    clk_div_u4/cnter_reg_n_0_[1]
    SLICE_X58Y36         LUT5 (Prop_lut5_I1_O)        0.326     7.110 r  clk_div_u4/cnter[0]_i_2/O
                         net (fo=2, routed)           0.436     7.546    clk_div_u4/cnter[0]_i_2_n_0
    SLICE_X58Y37         LUT6 (Prop_lut6_I4_O)        0.327     7.873 r  clk_div_u4/cnter[9]_i_2/O
                         net (fo=10, routed)          0.850     8.723    clk_div_u4/cnter[9]_i_2_n_0
    SLICE_X59Y36         LUT2 (Prop_lut2_I0_O)        0.124     8.847 r  clk_div_u4/clkout_r_i_1__0/O
                         net (fo=1, routed)           0.000     8.847    clk_div_u4/clkout_r_i_1__0_n_0
    SLICE_X59Y36         FDCE                                         r  clk_div_u4/clkout_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513    88.208    clk_div_u4/CLK
    SLICE_X59Y36         FDCE                                         r  clk_div_u4/clkout_r_reg/C
                         clock pessimism              0.276    88.484    
                         clock uncertainty           -0.035    88.449    
    SLICE_X59Y36         FDCE (Setup_fdce_C_D)        0.029    88.478    clk_div_u4/clkout_r_reg
  -------------------------------------------------------------------
                         required time                         88.478    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                 79.630    

Slack (MET) :             79.635ns  (required time - arrival time)
  Source:                 clk_div_u4/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 1.196ns (32.641%)  route 2.468ns (67.359%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.209 - 83.330 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.632     5.176    clk_div_u4/CLK
    SLICE_X58Y36         FDCE                                         r  clk_div_u4/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDCE (Prop_fdce_C_Q)         0.419     5.595 r  clk_div_u4/cnter_reg[1]/Q
                         net (fo=6, routed)           1.189     6.784    clk_div_u4/cnter_reg_n_0_[1]
    SLICE_X58Y36         LUT5 (Prop_lut5_I1_O)        0.326     7.110 r  clk_div_u4/cnter[0]_i_2/O
                         net (fo=2, routed)           0.436     7.546    clk_div_u4/cnter[0]_i_2_n_0
    SLICE_X58Y37         LUT6 (Prop_lut6_I4_O)        0.327     7.873 r  clk_div_u4/cnter[9]_i_2/O
                         net (fo=10, routed)          0.843     8.716    clk_div_u4/cnter[9]_i_2_n_0
    SLICE_X58Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.840 r  clk_div_u4/cnter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.840    clk_div_u4/cnter[9]
    SLICE_X58Y37         FDCE                                         r  clk_div_u4/cnter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.514    88.209    clk_div_u4/CLK
    SLICE_X58Y37         FDCE                                         r  clk_div_u4/cnter_reg[9]/C
                         clock pessimism              0.273    88.482    
                         clock uncertainty           -0.035    88.447    
    SLICE_X58Y37         FDCE (Setup_fdce_C_D)        0.029    88.476    clk_div_u4/cnter_reg[9]
  -------------------------------------------------------------------
                         required time                         88.476    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                 79.635    

Slack (MET) :             79.651ns  (required time - arrival time)
  Source:                 clk_div_u1/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 1.911ns (51.349%)  route 1.811ns (48.651%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.633     5.177    clk_div_u1/clkout_r_reg_0
    SLICE_X62Y36         FDCE                                         r  clk_div_u1/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.419     5.596 r  clk_div_u1/cnter_reg[1]/Q
                         net (fo=2, routed)           0.848     6.444    clk_div_u1/cnter_reg_n_0_[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.275 r  clk_div_u1/cnter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.275    clk_div_u1/cnter0_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.389 r  clk_div_u1/cnter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.389    clk_div_u1/cnter0_carry__0_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.611 r  clk_div_u1/cnter0_carry__1/O[0]
                         net (fo=1, routed)           0.963     8.574    clk_div_u1/data0[9]
    SLICE_X60Y36         LUT2 (Prop_lut2_I1_O)        0.325     8.899 r  clk_div_u1/cnter[9]_i_1__0/O
                         net (fo=1, routed)           0.000     8.899    clk_div_u1/cnter[9]
    SLICE_X60Y36         FDCE                                         r  clk_div_u1/cnter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513    88.208    clk_div_u1/clkout_r_reg_0
    SLICE_X60Y36         FDCE                                         r  clk_div_u1/cnter_reg[9]/C
                         clock pessimism              0.259    88.467    
                         clock uncertainty           -0.035    88.432    
    SLICE_X60Y36         FDCE (Setup_fdce_C_D)        0.118    88.550    clk_div_u1/cnter_reg[9]
  -------------------------------------------------------------------
                         required time                         88.550    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                 79.651    

Slack (MET) :             79.667ns  (required time - arrival time)
  Source:                 clk_div_u1/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 2.025ns (54.634%)  route 1.681ns (45.366%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.209 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.633     5.177    clk_div_u1/clkout_r_reg_0
    SLICE_X62Y36         FDCE                                         r  clk_div_u1/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.419     5.596 r  clk_div_u1/cnter_reg[1]/Q
                         net (fo=2, routed)           0.848     6.444    clk_div_u1/cnter_reg_n_0_[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.275 r  clk_div_u1/cnter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.275    clk_div_u1/cnter0_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.389 r  clk_div_u1/cnter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.389    clk_div_u1/cnter0_carry__0_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  clk_div_u1/cnter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.503    clk_div_u1/cnter0_carry__1_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.725 r  clk_div_u1/cnter0_carry__2/O[0]
                         net (fo=1, routed)           0.834     8.558    clk_div_u1/data0[13]
    SLICE_X60Y37         LUT2 (Prop_lut2_I1_O)        0.325     8.883 r  clk_div_u1/cnter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.883    clk_div_u1/cnter[13]
    SLICE_X60Y37         FDCE                                         r  clk_div_u1/cnter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.514    88.209    clk_div_u1/clkout_r_reg_0
    SLICE_X60Y37         FDCE                                         r  clk_div_u1/cnter_reg[13]/C
                         clock pessimism              0.259    88.468    
                         clock uncertainty           -0.035    88.433    
    SLICE_X60Y37         FDCE (Setup_fdce_C_D)        0.118    88.551    clk_div_u1/cnter_reg[13]
  -------------------------------------------------------------------
                         required time                         88.551    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                 79.667    

Slack (MET) :             79.686ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 2.075ns (57.271%)  route 1.548ns (42.729%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.619     5.163    clk_div_u5/CLK
    SLICE_X59Y26         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.456     5.619 r  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.598     6.217    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.854 r  clk_div_u5/cnter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.854    clk_div_u5/cnter0_carry_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.971 r  clk_div_u5/cnter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.971    clk_div_u5/cnter0_carry__0_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.088 r  clk_div_u5/cnter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.088    clk_div_u5/cnter0_carry__1_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.205 r  clk_div_u5/cnter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.205    clk_div_u5/cnter0_carry__2_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.322 r  clk_div_u5/cnter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.322    clk_div_u5/cnter0_carry__3_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.541 r  clk_div_u5/cnter0_carry__4/O[0]
                         net (fo=1, routed)           0.950     8.491    clk_div_u5/cnter0_carry__4_n_7
    SLICE_X59Y29         LUT6 (Prop_lut6_I5_O)        0.295     8.786 r  clk_div_u5/cnter[21]_i_1/O
                         net (fo=1, routed)           0.000     8.786    clk_div_u5/cnter[21]
    SLICE_X59Y29         FDCE                                         r  clk_div_u5/cnter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.507    88.202    clk_div_u5/CLK
    SLICE_X59Y29         FDCE                                         r  clk_div_u5/cnter_reg[21]/C
                         clock pessimism              0.273    88.475    
                         clock uncertainty           -0.035    88.440    
    SLICE_X59Y29         FDCE (Setup_fdce_C_D)        0.032    88.472    clk_div_u5/cnter_reg[21]
  -------------------------------------------------------------------
                         required time                         88.472    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                 79.686    

Slack (MET) :             79.743ns  (required time - arrival time)
  Source:                 clk_div_u1/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 1.887ns (52.586%)  route 1.701ns (47.414%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.633     5.177    clk_div_u1/clkout_r_reg_0
    SLICE_X62Y36         FDCE                                         r  clk_div_u1/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.419     5.596 r  clk_div_u1/cnter_reg[1]/Q
                         net (fo=2, routed)           0.848     6.444    clk_div_u1/cnter_reg_n_0_[1]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.275 r  clk_div_u1/cnter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.275    clk_div_u1/cnter0_carry_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.609 r  clk_div_u1/cnter0_carry__0/O[1]
                         net (fo=1, routed)           0.854     8.462    clk_div_u1/data0[6]
    SLICE_X60Y36         LUT2 (Prop_lut2_I1_O)        0.303     8.765 r  clk_div_u1/cnter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     8.765    clk_div_u1/cnter[6]
    SLICE_X60Y36         FDCE                                         r  clk_div_u1/cnter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513    88.208    clk_div_u1/clkout_r_reg_0
    SLICE_X60Y36         FDCE                                         r  clk_div_u1/cnter_reg[6]/C
                         clock pessimism              0.259    88.467    
                         clock uncertainty           -0.035    88.432    
    SLICE_X60Y36         FDCE (Setup_fdce_C_D)        0.077    88.509    clk_div_u1/cnter_reg[6]
  -------------------------------------------------------------------
                         required time                         88.509    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                 79.743    

Slack (MET) :             79.797ns  (required time - arrival time)
  Source:                 clk_div_u4/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 1.196ns (34.110%)  route 2.310ns (65.890%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.632     5.176    clk_div_u4/CLK
    SLICE_X58Y36         FDCE                                         r  clk_div_u4/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDCE (Prop_fdce_C_Q)         0.419     5.595 r  clk_div_u4/cnter_reg[1]/Q
                         net (fo=6, routed)           1.189     6.784    clk_div_u4/cnter_reg_n_0_[1]
    SLICE_X58Y36         LUT5 (Prop_lut5_I1_O)        0.326     7.110 r  clk_div_u4/cnter[0]_i_2/O
                         net (fo=2, routed)           0.436     7.546    clk_div_u4/cnter[0]_i_2_n_0
    SLICE_X58Y37         LUT6 (Prop_lut6_I4_O)        0.327     7.873 r  clk_div_u4/cnter[9]_i_2/O
                         net (fo=10, routed)          0.685     8.558    clk_div_u4/cnter[9]_i_2_n_0
    SLICE_X59Y36         LUT6 (Prop_lut6_I0_O)        0.124     8.682 r  clk_div_u4/cnter[7]_i_1/O
                         net (fo=1, routed)           0.000     8.682    clk_div_u4/cnter[7]
    SLICE_X59Y36         FDCE                                         r  clk_div_u4/cnter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513    88.208    clk_div_u4/CLK
    SLICE_X59Y36         FDCE                                         r  clk_div_u4/cnter_reg[7]/C
                         clock pessimism              0.276    88.484    
                         clock uncertainty           -0.035    88.449    
    SLICE_X59Y36         FDCE (Setup_fdce_C_D)        0.031    88.480    clk_div_u4/cnter_reg[7]
  -------------------------------------------------------------------
                         required time                         88.480    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                 79.797    

Slack (MET) :             79.799ns  (required time - arrival time)
  Source:                 clk_div_u4/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 1.196ns (34.126%)  route 2.309ns (65.874%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.632     5.176    clk_div_u4/CLK
    SLICE_X58Y36         FDCE                                         r  clk_div_u4/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDCE (Prop_fdce_C_Q)         0.419     5.595 r  clk_div_u4/cnter_reg[1]/Q
                         net (fo=6, routed)           1.189     6.784    clk_div_u4/cnter_reg_n_0_[1]
    SLICE_X58Y36         LUT5 (Prop_lut5_I1_O)        0.326     7.110 r  clk_div_u4/cnter[0]_i_2/O
                         net (fo=2, routed)           0.436     7.546    clk_div_u4/cnter[0]_i_2_n_0
    SLICE_X58Y37         LUT6 (Prop_lut6_I4_O)        0.327     7.873 r  clk_div_u4/cnter[9]_i_2/O
                         net (fo=10, routed)          0.683     8.557    clk_div_u4/cnter[9]_i_2_n_0
    SLICE_X59Y36         LUT4 (Prop_lut4_I0_O)        0.124     8.681 r  clk_div_u4/cnter[5]_i_1/O
                         net (fo=1, routed)           0.000     8.681    clk_div_u4/cnter[5]
    SLICE_X59Y36         FDCE                                         r  clk_div_u4/cnter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513    88.208    clk_div_u4/CLK
    SLICE_X59Y36         FDCE                                         r  clk_div_u4/cnter_reg[5]/C
                         clock pessimism              0.276    88.484    
                         clock uncertainty           -0.035    88.449    
    SLICE_X59Y36         FDCE (Setup_fdce_C_D)        0.031    88.480    clk_div_u4/cnter_reg[5]
  -------------------------------------------------------------------
                         required time                         88.480    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                 79.799    

Slack (MET) :             79.815ns  (required time - arrival time)
  Source:                 clk_div_u4/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 1.224ns (34.648%)  route 2.309ns (65.352%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.632     5.176    clk_div_u4/CLK
    SLICE_X58Y36         FDCE                                         r  clk_div_u4/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDCE (Prop_fdce_C_Q)         0.419     5.595 r  clk_div_u4/cnter_reg[1]/Q
                         net (fo=6, routed)           1.189     6.784    clk_div_u4/cnter_reg_n_0_[1]
    SLICE_X58Y36         LUT5 (Prop_lut5_I1_O)        0.326     7.110 r  clk_div_u4/cnter[0]_i_2/O
                         net (fo=2, routed)           0.436     7.546    clk_div_u4/cnter[0]_i_2_n_0
    SLICE_X58Y37         LUT6 (Prop_lut6_I4_O)        0.327     7.873 r  clk_div_u4/cnter[9]_i_2/O
                         net (fo=10, routed)          0.683     8.557    clk_div_u4/cnter[9]_i_2_n_0
    SLICE_X59Y36         LUT5 (Prop_lut5_I0_O)        0.152     8.709 r  clk_div_u4/cnter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.709    clk_div_u4/cnter[6]
    SLICE_X59Y36         FDCE                                         r  clk_div_u4/cnter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513    88.208    clk_div_u4/CLK
    SLICE_X59Y36         FDCE                                         r  clk_div_u4/cnter_reg[6]/C
                         clock pessimism              0.276    88.484    
                         clock uncertainty           -0.035    88.449    
    SLICE_X59Y36         FDCE (Setup_fdce_C_D)        0.075    88.524    clk_div_u4/cnter_reg[6]
  -------------------------------------------------------------------
                         required time                         88.524    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                 79.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.492%)  route 0.074ns (28.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.590     1.494    clk_div_u4/CLK
    SLICE_X58Y36         FDCE                                         r  clk_div_u4/cnter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDCE (Prop_fdce_C_Q)         0.141     1.635 r  clk_div_u4/cnter_reg[4]/Q
                         net (fo=6, routed)           0.074     1.709    clk_div_u4/cnter_reg_n_0_[4]
    SLICE_X59Y36         LUT6 (Prop_lut6_I4_O)        0.045     1.754 r  clk_div_u4/cnter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.754    clk_div_u4/cnter[7]
    SLICE_X59Y36         FDCE                                         r  clk_div_u4/cnter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     2.008    clk_div_u4/CLK
    SLICE_X59Y36         FDCE                                         r  clk_div_u4/cnter_reg[7]/C
                         clock pessimism             -0.501     1.507    
    SLICE_X59Y36         FDCE (Hold_fdce_C_D)         0.092     1.599    clk_div_u4/cnter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 clk_div_u3/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u3/cnter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.585     1.489    clk_div_u3/CLK
    SLICE_X65Y27         FDCE                                         r  clk_div_u3/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.128     1.617 f  clk_div_u3/cnter_reg[1]/Q
                         net (fo=3, routed)           0.068     1.684    clk_div_u3/cnter[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.099     1.783 r  clk_div_u3/cnter[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.783    clk_div_u3/cnter[0]_i_1__3_n_0
    SLICE_X65Y27         FDCE                                         r  clk_div_u3/cnter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.853     2.002    clk_div_u3/CLK
    SLICE_X65Y27         FDCE                                         r  clk_div_u3/cnter_reg[0]/C
                         clock pessimism             -0.513     1.489    
    SLICE_X65Y27         FDCE (Hold_fdce_C_D)         0.092     1.581    clk_div_u3/cnter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.067%)  route 0.152ns (44.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.590     1.494    clk_div_u4/CLK
    SLICE_X59Y36         FDCE                                         r  clk_div_u4/cnter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDCE (Prop_fdce_C_Q)         0.141     1.635 r  clk_div_u4/cnter_reg[7]/Q
                         net (fo=5, routed)           0.152     1.786    clk_div_u4/cnter_reg_n_0_[7]
    SLICE_X58Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.831 r  clk_div_u4/cnter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    clk_div_u4/cnter[0]
    SLICE_X58Y37         FDCE                                         r  clk_div_u4/cnter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.860     2.009    clk_div_u4/CLK
    SLICE_X58Y37         FDCE                                         r  clk_div_u4/cnter_reg[0]/C
                         clock pessimism             -0.499     1.510    
    SLICE_X58Y37         FDCE (Hold_fdce_C_D)         0.092     1.602    clk_div_u4/cnter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.905%)  route 0.153ns (45.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.590     1.494    clk_div_u4/CLK
    SLICE_X59Y36         FDCE                                         r  clk_div_u4/cnter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDCE (Prop_fdce_C_Q)         0.141     1.635 r  clk_div_u4/cnter_reg[7]/Q
                         net (fo=5, routed)           0.153     1.787    clk_div_u4/cnter_reg_n_0_[7]
    SLICE_X58Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.832 r  clk_div_u4/cnter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.832    clk_div_u4/cnter[9]
    SLICE_X58Y37         FDCE                                         r  clk_div_u4/cnter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.860     2.009    clk_div_u4/CLK
    SLICE_X58Y37         FDCE                                         r  clk_div_u4/cnter_reg[9]/C
                         clock pessimism             -0.499     1.510    
    SLICE_X58Y37         FDCE (Hold_fdce_C_D)         0.091     1.601    clk_div_u4/cnter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_u4/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/clkout_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.590     1.494    clk_div_u4/CLK
    SLICE_X59Y36         FDCE                                         r  clk_div_u4/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDCE (Prop_fdce_C_Q)         0.141     1.635 r  clk_div_u4/clkout_r_reg/Q
                         net (fo=9, routed)           0.168     1.803    clk_div_u4/CLK_UART
    SLICE_X59Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.848 r  clk_div_u4/clkout_r_i_1__0/O
                         net (fo=1, routed)           0.000     1.848    clk_div_u4/clkout_r_i_1__0_n_0
    SLICE_X59Y36         FDCE                                         r  clk_div_u4/clkout_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     2.008    clk_div_u4/CLK
    SLICE_X59Y36         FDCE                                         r  clk_div_u4/clkout_r_reg/C
                         clock pessimism             -0.514     1.494    
    SLICE_X59Y36         FDCE (Hold_fdce_C_D)         0.091     1.585    clk_div_u4/clkout_r_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.693%)  route 0.174ns (48.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.590     1.494    clk_div_u4/CLK
    SLICE_X58Y36         FDCE                                         r  clk_div_u4/cnter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDCE (Prop_fdce_C_Q)         0.141     1.635 r  clk_div_u4/cnter_reg[2]/Q
                         net (fo=5, routed)           0.174     1.808    clk_div_u4/cnter_reg_n_0_[2]
    SLICE_X58Y36         LUT6 (Prop_lut6_I2_O)        0.045     1.853 r  clk_div_u4/cnter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.853    clk_div_u4/cnter[4]
    SLICE_X58Y36         FDCE                                         r  clk_div_u4/cnter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     2.008    clk_div_u4/CLK
    SLICE_X58Y36         FDCE                                         r  clk_div_u4/cnter_reg[4]/C
                         clock pessimism             -0.514     1.494    
    SLICE_X58Y36         FDCE (Hold_fdce_C_D)         0.092     1.586    clk_div_u4/cnter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 clk_div_u3/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u3/clkout_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.585     1.489    clk_div_u3/CLK
    SLICE_X65Y27         FDCE                                         r  clk_div_u3/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  clk_div_u3/clkout_r_reg/Q
                         net (fo=26, routed)          0.183     1.812    clk_div_u3/CLK_ADC
    SLICE_X65Y27         LUT3 (Prop_lut3_I2_O)        0.045     1.857 r  clk_div_u3/clkout_r_i_1/O
                         net (fo=1, routed)           0.000     1.857    clk_div_u3/clkout_r_i_1_n_0
    SLICE_X65Y27         FDCE                                         r  clk_div_u3/clkout_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.853     2.002    clk_div_u3/CLK
    SLICE_X65Y27         FDCE                                         r  clk_div_u3/clkout_r_reg/C
                         clock pessimism             -0.513     1.489    
    SLICE_X65Y27         FDCE (Hold_fdce_C_D)         0.091     1.580    clk_div_u3/clkout_r_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 clk_div_u3/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u3/cnter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.230ns (58.969%)  route 0.160ns (41.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.585     1.489    clk_div_u3/CLK
    SLICE_X65Y27         FDCE                                         r  clk_div_u3/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.128     1.617 f  clk_div_u3/cnter_reg[1]/Q
                         net (fo=3, routed)           0.160     1.777    clk_div_u3/cnter[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.102     1.879 r  clk_div_u3/cnter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.879    clk_div_u3/cnter[1]_i_1_n_0
    SLICE_X65Y27         FDCE                                         r  clk_div_u3/cnter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.853     2.002    clk_div_u3/CLK
    SLICE_X65Y27         FDCE                                         r  clk_div_u3/cnter_reg[1]/C
                         clock pessimism             -0.513     1.489    
    SLICE_X65Y27         FDCE (Hold_fdce_C_D)         0.107     1.596    clk_div_u3/cnter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.187ns (44.512%)  route 0.233ns (55.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.591     1.495    clk_div_u4/CLK
    SLICE_X58Y37         FDCE                                         r  clk_div_u4/cnter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  clk_div_u4/cnter_reg[0]/Q
                         net (fo=7, routed)           0.233     1.869    clk_div_u4/cnter_reg_n_0_[0]
    SLICE_X58Y36         LUT5 (Prop_lut5_I3_O)        0.046     1.915 r  clk_div_u4/cnter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.915    clk_div_u4/cnter[3]
    SLICE_X58Y36         FDCE                                         r  clk_div_u4/cnter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     2.008    clk_div_u4/CLK
    SLICE_X58Y36         FDCE                                         r  clk_div_u4/cnter_reg[3]/C
                         clock pessimism             -0.499     1.509    
    SLICE_X58Y36         FDCE (Hold_fdce_C_D)         0.107     1.616    clk_div_u4/cnter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 clk_div_u1/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/clkout_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.816%)  route 0.211ns (53.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.591     1.495    clk_div_u1/clkout_r_reg_0
    SLICE_X62Y36         FDCE                                         r  clk_div_u1/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  clk_div_u1/clkout_r_reg/Q
                         net (fo=13, routed)          0.211     1.847    clk_div_u1/CLK
    SLICE_X62Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.892 r  clk_div_u1/clkout_r_i_1__1/O
                         net (fo=1, routed)           0.000     1.892    clk_div_u1/clkout_r_i_1__1_n_0
    SLICE_X62Y36         FDCE                                         r  clk_div_u1/clkout_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     2.010    clk_div_u1/clkout_r_reg_0
    SLICE_X62Y36         FDCE                                         r  clk_div_u1/clkout_r_reg/C
                         clock pessimism             -0.515     1.495    
    SLICE_X62Y36         FDCE (Hold_fdce_C_D)         0.091     1.586    clk_div_u1/clkout_r_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.306    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X62Y36   clk_div_u1/clkout_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X60Y37   clk_div_u1/cnter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X60Y37   clk_div_u1/cnter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X60Y37   clk_div_u1/cnter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X60Y37   clk_div_u1/cnter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X60Y37   clk_div_u1/cnter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X62Y36   clk_div_u1/cnter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X62Y36   clk_div_u1/cnter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X62Y36   clk_div_u1/cnter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X62Y36   clk_div_u1/clkout_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X62Y36   clk_div_u1/clkout_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X60Y37   clk_div_u1/cnter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X60Y37   clk_div_u1/cnter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X60Y37   clk_div_u1/cnter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X60Y37   clk_div_u1/cnter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X60Y37   clk_div_u1/cnter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X60Y37   clk_div_u1/cnter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X60Y37   clk_div_u1/cnter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X60Y37   clk_div_u1/cnter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X62Y36   clk_div_u1/clkout_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X62Y36   clk_div_u1/clkout_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X60Y37   clk_div_u1/cnter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X60Y37   clk_div_u1/cnter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X60Y37   clk_div_u1/cnter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X60Y37   clk_div_u1/cnter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X60Y37   clk_div_u1/cnter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X60Y37   clk_div_u1/cnter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X60Y37   clk_div_u1/cnter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X60Y37   clk_div_u1/cnter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           213 Endpoints
Min Delay           213 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Segment_data_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pio45
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.026ns  (logic 4.698ns (46.862%)  route 5.328ns (53.138%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         LDCE                         0.000     0.000 r  Segment_data_reg[1]_LDC/G
    SLICE_X63Y35         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Segment_data_reg[1]_LDC/Q
                         net (fo=1, routed)           0.806     1.365    drv_uart_u0/Segment_data_reg[1]_C_0
    SLICE_X63Y35         LUT3 (Prop_lut3_I1_O)        0.124     1.489 r  drv_uart_u0/Segment_data[1]_C_i_1/O
                         net (fo=5, routed)           1.244     2.734    segment_u0/Segment_data[1]
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.124     2.858 r  segment_u0/pio38_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.826     3.684    segment_u0/cur_num_r__23[1]
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.152     3.836 r  segment_u0/pio45_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.451     6.287    pio45_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.739    10.026 r  pio45_OBUF_inst/O
                         net (fo=0)                   0.000    10.026    pio45
    U7                                                                r  pio45 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pio41
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.667ns  (logic 4.681ns (48.422%)  route 4.986ns (51.578%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         LDCE                         0.000     0.000 r  Segment_data_reg[1]_LDC/G
    SLICE_X63Y35         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Segment_data_reg[1]_LDC/Q
                         net (fo=1, routed)           0.806     1.365    drv_uart_u0/Segment_data_reg[1]_C_0
    SLICE_X63Y35         LUT3 (Prop_lut3_I1_O)        0.124     1.489 r  drv_uart_u0/Segment_data[1]_C_i_1/O
                         net (fo=5, routed)           1.244     2.734    segment_u0/Segment_data[1]
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.124     2.858 r  segment_u0/pio38_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.824     3.682    segment_u0/cur_num_r__23[1]
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.152     3.834 r  segment_u0/pio41_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.111     5.945    pio41_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.722     9.667 r  pio41_OBUF_inst/O
                         net (fo=0)                   0.000     9.667    pio41
    U5                                                                r  pio41 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[8]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pio48
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.495ns  (logic 4.699ns (49.486%)  route 4.796ns (50.514%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         LDCE                         0.000     0.000 r  Segment_data_reg[8]_LDC/G
    SLICE_X63Y37         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Segment_data_reg[8]_LDC/Q
                         net (fo=1, routed)           0.806     1.365    drv_uart_u0/Segment_data_reg[8]_C_0
    SLICE_X63Y37         LUT3 (Prop_lut3_I1_O)        0.124     1.489 r  drv_uart_u0/Segment_data[8]_C_i_1/O
                         net (fo=5, routed)           1.174     2.664    segment_u0/Segment_data[4]
    SLICE_X63Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.788 r  segment_u0/pio38_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.865     3.653    segment_u0/cur_num_r__23[0]
    SLICE_X65Y31         LUT4 (Prop_lut4_I0_O)        0.153     3.806 r  segment_u0/pio48_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.950     5.756    pio48_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.739     9.495 r  pio48_OBUF_inst/O
                         net (fo=0)                   0.000     9.495    pio48
    V8                                                                r  pio48 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            pio39
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.458ns  (logic 4.435ns (46.893%)  route 5.023ns (53.107%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         LDCE                         0.000     0.000 r  Segment_data_reg[1]_LDC/G
    SLICE_X63Y35         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Segment_data_reg[1]_LDC/Q
                         net (fo=1, routed)           0.806     1.365    drv_uart_u0/Segment_data_reg[1]_C_0
    SLICE_X63Y35         LUT3 (Prop_lut3_I1_O)        0.124     1.489 f  drv_uart_u0/Segment_data[1]_C_i_1/O
                         net (fo=5, routed)           1.244     2.734    segment_u0/Segment_data[1]
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.124     2.858 f  segment_u0/pio38_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.824     3.682    segment_u0/cur_num_r__23[1]
    SLICE_X65Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.806 r  segment_u0/pio39_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.148     5.954    pio39_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.458 r  pio39_OBUF_inst/O
                         net (fo=0)                   0.000     9.458    pio39
    V5                                                                r  pio39 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Segment_data_reg[3]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.392ns  (logic 1.580ns (16.826%)  route 7.811ns (83.174%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         7.090     8.547    drv_mcp3202_u0/btn_IBUF[0]
    SLICE_X62Y29         LUT3 (Prop_lut3_I0_O)        0.124     8.671 f  drv_mcp3202_u0/Segment_data_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.721     9.392    drv_mcp3202_u0_n_18
    SLICE_X63Y28         FDPE                                         f  Segment_data_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Segment_data_reg[5]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.383ns  (logic 1.608ns (17.140%)  route 7.774ns (82.860%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         6.960     8.416    drv_mcp3202_u0/btn_IBUF[0]
    SLICE_X63Y28         LUT3 (Prop_lut3_I2_O)        0.152     8.568 f  drv_mcp3202_u0/Segment_data_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.814     9.383    drv_mcp3202_u0_n_8
    SLICE_X64Y27         FDCE                                         f  Segment_data_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            uart_data_reg[6]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.372ns  (logic 1.580ns (16.860%)  route 7.792ns (83.140%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         7.129     8.585    drv_uart_u0/btn_IBUF[0]
    SLICE_X61Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.709 f  drv_uart_u0/uart_data_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.663     9.372    drv_uart_u0_n_27
    SLICE_X58Y29         FDPE                                         f  uart_data_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Segment_data_reg[5]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.316ns  (logic 1.580ns (16.963%)  route 7.736ns (83.037%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         6.960     8.416    drv_mcp3202_u0/btn_IBUF[0]
    SLICE_X63Y28         LUT3 (Prop_lut3_I0_O)        0.124     8.540 f  drv_mcp3202_u0/Segment_data_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.776     9.316    drv_mcp3202_u0_n_20
    SLICE_X64Y31         FDPE                                         f  Segment_data_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            Segment_data_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.299ns  (logic 1.608ns (17.295%)  route 7.690ns (82.705%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         7.090     8.547    drv_mcp3202_u0/btn_IBUF[0]
    SLICE_X62Y29         LUT3 (Prop_lut3_I2_O)        0.152     8.699 f  drv_mcp3202_u0/Segment_data_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.600     9.299    drv_mcp3202_u0_n_10
    SLICE_X62Y29         LDCE                                         f  Segment_data_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            uart_data_reg[5]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.275ns  (logic 1.580ns (17.037%)  route 7.695ns (82.963%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         6.887     8.343    drv_uart_u0/btn_IBUF[0]
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.467 f  drv_uart_u0/uart_data_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.808     9.275    drv_uart_u0_n_30
    SLICE_X58Y31         FDCE                                         f  uart_data_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Segment_data_reg[11]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            Segment_data_reg[11]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE                         0.000     0.000 r  Segment_data_reg[11]_C/C
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Segment_data_reg[11]_C/Q
                         net (fo=1, routed)           0.087     0.228    drv_uart_u0/Segment_data_reg[11]_C_1
    SLICE_X64Y28         LUT3 (Prop_lut3_I2_O)        0.045     0.273 r  drv_uart_u0/Segment_data[11]_C_i_1/O
                         net (fo=5, routed)           0.000     0.273    Segment_data[11]
    SLICE_X64Y28         FDPE                                         r  Segment_data_reg[11]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[3]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            Segment_data_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDPE                         0.000     0.000 r  Segment_data_reg[3]_P/C
    SLICE_X63Y28         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Segment_data_reg[3]_P/Q
                         net (fo=1, routed)           0.097     0.238    drv_uart_u0/Segment_data_reg[3]_C
    SLICE_X62Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.283 r  drv_uart_u0/Segment_data[3]_C_i_1/O
                         net (fo=5, routed)           0.000     0.283    Segment_data[3]
    SLICE_X62Y28         FDCE                                         r  Segment_data_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[9]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Segment_data_reg[9]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.203ns (69.975%)  route 0.087ns (30.025%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         LDCE                         0.000     0.000 r  Segment_data_reg[9]_LDC/G
    SLICE_X65Y37         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Segment_data_reg[9]_LDC/Q
                         net (fo=1, routed)           0.087     0.245    drv_uart_u0/Segment_data_reg[9]_C_0
    SLICE_X64Y37         LUT3 (Prop_lut3_I1_O)        0.045     0.290 r  drv_uart_u0/Segment_data[9]_C_i_1/O
                         net (fo=5, routed)           0.000     0.290    Segment_data[9]
    SLICE_X64Y37         FDPE                                         r  Segment_data_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_data_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            uart_data_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.203ns (69.975%)  route 0.087ns (30.025%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         LDCE                         0.000     0.000 r  uart_data_reg[1]_LDC/G
    SLICE_X61Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_data_reg[1]_LDC/Q
                         net (fo=1, routed)           0.087     0.245    drv_uart_u0/uart_data_reg[1]_C_0
    SLICE_X60Y33         LUT3 (Prop_lut3_I1_O)        0.045     0.290 r  drv_uart_u0/uart_data[1]_C_i_1/O
                         net (fo=4, routed)           0.000     0.290    uart_data[1]
    SLICE_X60Y33         FDCE                                         r  uart_data_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drv_uart_u0/FSM_sequential_fsm_statu_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            drv_uart_u0/cnter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.186ns (61.108%)  route 0.118ns (38.892%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDCE                         0.000     0.000 r  drv_uart_u0/FSM_sequential_fsm_statu_reg[2]/C
    SLICE_X58Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  drv_uart_u0/FSM_sequential_fsm_statu_reg[2]/Q
                         net (fo=10, routed)          0.118     0.259    drv_uart_u0/fsm_statu[2]
    SLICE_X59Y34         LUT6 (Prop_lut6_I4_O)        0.045     0.304 r  drv_uart_u0/cnter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.304    drv_uart_u0/cnter[2]_i_1_n_0
    SLICE_X59Y34         FDCE                                         r  drv_uart_u0/cnter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_u2/cnter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_u2/cnter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.635%)  route 0.137ns (42.365%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDCE                         0.000     0.000 r  clk_div_u2/cnter_reg[0]/C
    SLICE_X65Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_div_u2/cnter_reg[0]/Q
                         net (fo=8, routed)           0.137     0.278    clk_div_u2/cnter_reg_n_0_[0]
    SLICE_X64Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.323 r  clk_div_u2/cnter[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.323    clk_div_u2/cnter[4]
    SLICE_X64Y35         FDCE                                         r  clk_div_u2/cnter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drv_mcp3202_u0/FSM_sequential_fsm_statu_reg[0]_inv/C
                            (rising edge-triggered cell FDPE)
  Destination:            drv_mcp3202_u0/FSM_sequential_fsm_statu_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.246ns (73.470%)  route 0.089ns (26.530%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDPE                         0.000     0.000 r  drv_mcp3202_u0/FSM_sequential_fsm_statu_reg[0]_inv/C
    SLICE_X64Y34         FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  drv_mcp3202_u0/FSM_sequential_fsm_statu_reg[0]_inv/Q
                         net (fo=24, routed)          0.089     0.237    drv_mcp3202_u0/fsm_statu[0]
    SLICE_X64Y34         LUT6 (Prop_lut6_I2_O)        0.098     0.335 r  drv_mcp3202_u0/FSM_sequential_fsm_statu[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.335    drv_mcp3202_u0/FSM_sequential_fsm_statu[1]_i_1__0_n_0
    SLICE_X64Y34         FDCE                                         r  drv_mcp3202_u0/FSM_sequential_fsm_statu_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_u2/cnter_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_u2/cnter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.728%)  route 0.154ns (45.272%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDCE                         0.000     0.000 r  clk_div_u2/cnter_reg[7]/C
    SLICE_X65Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_div_u2/cnter_reg[7]/Q
                         net (fo=3, routed)           0.154     0.295    clk_div_u2/cnter_reg_n_0_[7]
    SLICE_X65Y35         LUT4 (Prop_lut4_I0_O)        0.045     0.340 r  clk_div_u2/cnter[7]_i_1__1/O
                         net (fo=1, routed)           0.000     0.340    clk_div_u2/cnter[7]
    SLICE_X65Y35         FDCE                                         r  clk_div_u2/cnter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drv_uart_u0/FSM_sequential_fsm_statu_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            drv_uart_u0/FSM_sequential_fsm_statu_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.634%)  route 0.154ns (45.366%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDCE                         0.000     0.000 r  drv_uart_u0/FSM_sequential_fsm_statu_reg[1]/C
    SLICE_X59Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  drv_uart_u0/FSM_sequential_fsm_statu_reg[1]/Q
                         net (fo=9, routed)           0.154     0.295    drv_uart_u0/fsm_statu[1]
    SLICE_X58Y34         LUT5 (Prop_lut5_I3_O)        0.045     0.340 r  drv_uart_u0/FSM_sequential_fsm_statu[0]_i_1/O
                         net (fo=1, routed)           0.000     0.340    drv_uart_u0/FSM_sequential_fsm_statu[0]_i_1_n_0
    SLICE_X58Y34         FDCE                                         r  drv_uart_u0/FSM_sequential_fsm_statu_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drv_uart_u0/FSM_sequential_fsm_statu_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            drv_uart_u0/FSM_sequential_fsm_statu_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.474%)  route 0.155ns (45.526%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDCE                         0.000     0.000 r  drv_uart_u0/FSM_sequential_fsm_statu_reg[1]/C
    SLICE_X59Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  drv_uart_u0/FSM_sequential_fsm_statu_reg[1]/Q
                         net (fo=9, routed)           0.155     0.296    drv_uart_u0/fsm_statu[1]
    SLICE_X58Y34         LUT6 (Prop_lut6_I3_O)        0.045     0.341 r  drv_uart_u0/FSM_sequential_fsm_statu[2]_i_1/O
                         net (fo=1, routed)           0.000     0.341    drv_uart_u0/FSM_sequential_fsm_statu[2]_i_1_n_0
    SLICE_X58Y34         FDCE                                         r  drv_uart_u0/FSM_sequential_fsm_statu_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_u3/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.731ns  (logic 4.104ns (47.001%)  route 4.628ns (52.999%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.621     5.165    clk_div_u3/CLK
    SLICE_X65Y27         FDCE                                         r  clk_div_u3/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.456     5.621 r  clk_div_u3/clkout_r_reg/Q
                         net (fo=26, routed)          0.959     6.580    clk_div_u3/CLK_ADC
    SLICE_X62Y32         LUT2 (Prop_lut2_I0_O)        0.124     6.704 r  clk_div_u3/adc_clk_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.668    10.373    adc_clk_OBUF
    J19                  OBUF (Prop_obuf_I_O)         3.524    13.896 r  adc_clk_OBUF_inst/O
                         net (fo=0)                   0.000    13.896    adc_clk
    J19                                                               r  adc_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_u3/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.136ns  (logic 1.411ns (44.983%)  route 1.726ns (55.017%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.585     1.489    clk_div_u3/CLK
    SLICE_X65Y27         FDCE                                         r  clk_div_u3/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     1.630 r  clk_div_u3/clkout_r_reg/Q
                         net (fo=26, routed)          0.375     2.005    clk_div_u3/CLK_ADC
    SLICE_X62Y32         LUT2 (Prop_lut2_I0_O)        0.045     2.050 r  clk_div_u3/adc_clk_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.350     3.400    adc_clk_OBUF
    J19                  OBUF (Prop_obuf_I_O)         1.225     4.625 r  adc_clk_OBUF_inst/O
                         net (fo=0)                   0.000     4.625    adc_clk
    J19                                                               r  adc_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.032ns  (logic 1.456ns (16.123%)  route 7.576ns (83.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         7.576     9.032    clk_div_u5/btn_IBUF[0]
    SLICE_X59Y29         FDCE                                         f  clk_div_u5/cnter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.507     4.872    clk_div_u5/CLK
    SLICE_X59Y29         FDCE                                         r  clk_div_u5/cnter_reg[16]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.032ns  (logic 1.456ns (16.123%)  route 7.576ns (83.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         7.576     9.032    clk_div_u5/btn_IBUF[0]
    SLICE_X59Y29         FDCE                                         f  clk_div_u5/cnter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.507     4.872    clk_div_u5/CLK
    SLICE_X59Y29         FDCE                                         r  clk_div_u5/cnter_reg[18]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.032ns  (logic 1.456ns (16.123%)  route 7.576ns (83.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         7.576     9.032    clk_div_u5/btn_IBUF[0]
    SLICE_X59Y29         FDCE                                         f  clk_div_u5/cnter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.507     4.872    clk_div_u5/CLK
    SLICE_X59Y29         FDCE                                         r  clk_div_u5/cnter_reg[19]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.032ns  (logic 1.456ns (16.123%)  route 7.576ns (83.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         7.576     9.032    clk_div_u5/btn_IBUF[0]
    SLICE_X59Y29         FDCE                                         f  clk_div_u5/cnter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.507     4.872    clk_div_u5/CLK
    SLICE_X59Y29         FDCE                                         r  clk_div_u5/cnter_reg[21]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.883ns  (logic 1.456ns (16.393%)  route 7.427ns (83.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         7.427     8.883    clk_div_u5/btn_IBUF[0]
    SLICE_X61Y26         FDCE                                         f  clk_div_u5/cnter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.503     4.868    clk_div_u5/CLK
    SLICE_X61Y26         FDCE                                         r  clk_div_u5/cnter_reg[11]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.883ns  (logic 1.456ns (16.393%)  route 7.427ns (83.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         7.427     8.883    clk_div_u5/btn_IBUF[0]
    SLICE_X61Y26         FDCE                                         f  clk_div_u5/cnter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.503     4.868    clk_div_u5/CLK
    SLICE_X61Y26         FDCE                                         r  clk_div_u5/cnter_reg[5]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.883ns  (logic 1.456ns (16.393%)  route 7.427ns (83.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         7.427     8.883    clk_div_u5/btn_IBUF[0]
    SLICE_X61Y26         FDCE                                         f  clk_div_u5/cnter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.503     4.868    clk_div_u5/CLK
    SLICE_X61Y26         FDCE                                         r  clk_div_u5/cnter_reg[6]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.883ns  (logic 1.456ns (16.393%)  route 7.427ns (83.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         7.427     8.883    clk_div_u5/btn_IBUF[0]
    SLICE_X61Y26         FDCE                                         f  clk_div_u5/cnter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.503     4.868    clk_div_u5/CLK
    SLICE_X61Y26         FDCE                                         r  clk_div_u5/cnter_reg[7]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.784ns  (logic 1.456ns (16.577%)  route 7.328ns (83.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         7.328     8.784    clk_div_u5/btn_IBUF[0]
    SLICE_X59Y26         FDCE                                         f  clk_div_u5/cnter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.503     4.868    clk_div_u5/CLK
    SLICE_X59Y26         FDCE                                         r  clk_div_u5/cnter_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u5/cnter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.784ns  (logic 1.456ns (16.577%)  route 7.328ns (83.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         7.328     8.784    clk_div_u5/btn_IBUF[0]
    SLICE_X59Y26         FDCE                                         f  clk_div_u5/cnter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.503     4.868    clk_div_u5/CLK
    SLICE_X59Y26         FDCE                                         r  clk_div_u5/cnter_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u4/cnter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.434ns  (logic 0.224ns (9.215%)  route 2.210ns (90.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         2.210     2.434    clk_div_u4/btn_IBUF[0]
    SLICE_X58Y37         FDCE                                         f  clk_div_u4/cnter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.860     2.009    clk_div_u4/CLK
    SLICE_X58Y37         FDCE                                         r  clk_div_u4/cnter_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u4/cnter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.434ns  (logic 0.224ns (9.215%)  route 2.210ns (90.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         2.210     2.434    clk_div_u4/btn_IBUF[0]
    SLICE_X58Y37         FDCE                                         f  clk_div_u4/cnter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.860     2.009    clk_div_u4/CLK
    SLICE_X58Y37         FDCE                                         r  clk_div_u4/cnter_reg[8]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u4/cnter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.434ns  (logic 0.224ns (9.215%)  route 2.210ns (90.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         2.210     2.434    clk_div_u4/btn_IBUF[0]
    SLICE_X58Y37         FDCE                                         f  clk_div_u4/cnter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.860     2.009    clk_div_u4/CLK
    SLICE_X58Y37         FDCE                                         r  clk_div_u4/cnter_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u4/clkout_r_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.492ns  (logic 0.224ns (8.998%)  route 2.268ns (91.002%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         2.268     2.492    clk_div_u4/btn_IBUF[0]
    SLICE_X59Y36         FDCE                                         f  clk_div_u4/clkout_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     2.008    clk_div_u4/CLK
    SLICE_X59Y36         FDCE                                         r  clk_div_u4/clkout_r_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u4/cnter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.492ns  (logic 0.224ns (8.998%)  route 2.268ns (91.002%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         2.268     2.492    clk_div_u4/btn_IBUF[0]
    SLICE_X59Y36         FDCE                                         f  clk_div_u4/cnter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     2.008    clk_div_u4/CLK
    SLICE_X59Y36         FDCE                                         r  clk_div_u4/cnter_reg[5]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u4/cnter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.492ns  (logic 0.224ns (8.998%)  route 2.268ns (91.002%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         2.268     2.492    clk_div_u4/btn_IBUF[0]
    SLICE_X59Y36         FDCE                                         f  clk_div_u4/cnter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     2.008    clk_div_u4/CLK
    SLICE_X59Y36         FDCE                                         r  clk_div_u4/cnter_reg[6]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u4/cnter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.492ns  (logic 0.224ns (8.998%)  route 2.268ns (91.002%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         2.268     2.492    clk_div_u4/btn_IBUF[0]
    SLICE_X59Y36         FDCE                                         f  clk_div_u4/cnter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     2.008    clk_div_u4/CLK
    SLICE_X59Y36         FDCE                                         r  clk_div_u4/cnter_reg[7]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u4/cnter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.497ns  (logic 0.224ns (8.983%)  route 2.273ns (91.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         2.273     2.497    clk_div_u4/btn_IBUF[0]
    SLICE_X58Y36         FDCE                                         f  clk_div_u4/cnter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     2.008    clk_div_u4/CLK
    SLICE_X58Y36         FDCE                                         r  clk_div_u4/cnter_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u4/cnter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.497ns  (logic 0.224ns (8.983%)  route 2.273ns (91.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         2.273     2.497    clk_div_u4/btn_IBUF[0]
    SLICE_X58Y36         FDCE                                         f  clk_div_u4/cnter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     2.008    clk_div_u4/CLK
    SLICE_X58Y36         FDCE                                         r  clk_div_u4/cnter_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u4/cnter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.497ns  (logic 0.224ns (8.983%)  route 2.273ns (91.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=144, routed)         2.273     2.497    clk_div_u4/btn_IBUF[0]
    SLICE_X58Y36         FDCE                                         f  clk_div_u4/cnter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     2.008    clk_div_u4/CLK
    SLICE_X58Y36         FDCE                                         r  clk_div_u4/cnter_reg[3]/C





