<module name="CPSW0_NUSS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CPSW_NUSS_VBUSP_CPSW_NUSS_IDVER_REG" acronym="CPSW_NUSS_VBUSP_CPSW_NUSS_IDVER_REG" offset="0x0" width="32" description="ID Version Register">
		<bitfield id="IDENT" width="16" begin="31" end="16" resetval="0x27552" description="Identification value" range="31 - 16" rwaccess="R"/> 
		<bitfield id="RTL_VER" width="5" begin="15" end="11" resetval="0x0" description="RTL version value" range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJOR_VER" width="3" begin="10" end="8" resetval="0x1" description="Major version value" range="10 - 8" rwaccess="R"/> 
		<bitfield id="MINOR_VER" width="8" begin="7" end="0" resetval="0x3" description="Minor version value" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_SYNCE_COUNT_REG" acronym="CPSW_NUSS_VBUSP_SYNCE_COUNT_REG" offset="0x4" width="32" description="SyncE Count Register">
		<bitfield id="SYNCE_CNT" width="32" begin="31" end="0" resetval="0x0" description="Sync E Count Value" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_SYNCE_MUX_REG" acronym="CPSW_NUSS_VBUSP_SYNCE_MUX_REG" offset="0x8" width="32" description="SyncE Mux Register">
		<bitfield id="SYNCE_SEL" width="6" begin="5" end="0" resetval="0x0" description="Sync E Select Value" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_CONTROL_REG" acronym="CPSW_NUSS_VBUSP_CONTROL_REG" offset="0xC" width="32" description="Control Register">
		<bitfield id="EEE_PHY_ONLY" width="1" begin="1" end="1" resetval="0x0" description="Energy Efficient Enable Phy Only Mode: 0=The low power indicate state includes gating off the CPPI_GCLK to the CPSW, 1=The low power indicate state does not gate the clock to the CPSW" range="1" rwaccess="R/W"/> 
		<bitfield id="EEE_EN" width="1" begin="0" end="0" resetval="0x0" description="Energy Efficient Ethernet Enable: 0=EEE is disabled, 1=EEE is enabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_SGMII_NON_FIBER_MODE_REG" acronym="CPSW_NUSS_VBUSP_SGMII_NON_FIBER_MODE_REG" offset="0x10" width="32" description="SGMII NON FIBER Mode Register">
		<bitfield id="SGMII_NON_FIBER_MODE" width="2" begin="1" end="0" resetval="0x3" description="This register bit goes to the CPSGMII mode input only" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_SERDES_RESET_ISO_REG" acronym="CPSW_NUSS_VBUSP_SERDES_RESET_ISO_REG" offset="0x14" width="32" description="SyncE Mux Register">
		<bitfield id="SERDES_RESET_ISO" width="2" begin="1" end="0" resetval="0x0" description="These bits control whether the SERDES ignores the hard reset for isolation or not" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_SUBSSYSTEM_STATUS_REG" acronym="CPSW_NUSS_VBUSP_SUBSSYSTEM_STATUS_REG" offset="0x1C" width="32" description="Subsystem Status Register">
		<bitfield id="EEE_CLKSTOP_ACK" width="1" begin="0" end="0" resetval="0x0" description="Energy Efficient Ethernet clockstop acknowledge from CPSW" range="0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_SUBSYSTEM_CONFIG_REG" acronym="CPSW_NUSS_VBUSP_SUBSYSTEM_CONFIG_REG" offset="0x20" width="32" description="Subsystem Configuration Register">
		<bitfield id="XGMII" width="8" begin="27" end="20" resetval="0x0" description="The Number of XGMII Ports included in the CPSW_NUSS" range="27 - 20" rwaccess="R"/> 
		<bitfield id="QSGMII" width="1" begin="19" end="19" resetval="0x0" description="QSGMII is included in the CPSW_NUSS" range="19" rwaccess="R"/> 
		<bitfield id="SGMII" width="1" begin="18" end="18" resetval="0x1" description="SGMII  is included in the CPSW_NUSS" range="18" rwaccess="R"/> 
		<bitfield id="RGMII" width="1" begin="17" end="17" resetval="0x1" description="RGMII  is included in the CPSW_NUSS" range="17" rwaccess="R"/> 
		<bitfield id="RMII" width="1" begin="16" end="16" resetval="0x1" description="RMII   is included in the CPSW_NUSS" range="16" rwaccess="R"/> 
		<bitfield id="NUM_GENF" width="5" begin="12" end="8" resetval="0x2" description="The number of CPTS GENF outputs" range="12 - 8" rwaccess="R"/> 
		<bitfield id="NUM_PORTS" width="8" begin="7" end="0" resetval="0x3" description="The total number of ports including the host port 0" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_RGMII1_STATUS_REG" acronym="CPSW_NUSS_VBUSP_RGMII1_STATUS_REG" offset="0x30" width="32" description="RGMII1 Status Register">
		<bitfield id="FULLDUPLEX" width="1" begin="3" end="3" resetval="0x0" description="Rgmii1 full dulex: 0=Half-duplex, 1=Full-duplex" range="3" rwaccess="R"/> 
		<bitfield id="SPEED" width="2" begin="2" end="1" resetval="0x0" description="Rgmii1 speed: 00=10Mbps, 01=100Mbps, 10=1000Mbps, 11=reserved" range="2 - 1" rwaccess="R"/> 
		<bitfield id="LINK" width="1" begin="0" end="0" resetval="0x0" description="Rgmii1 link indicator:   0=Link is down, 1=Link is up" range="0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_RGMII2_STATUS_REG" acronym="CPSW_NUSS_VBUSP_RGMII2_STATUS_REG" offset="0x34" width="32" description="RGMII2 Status Register">
		<bitfield id="FULLDUPLEX" width="1" begin="3" end="3" resetval="0x0" description="Rgmii2 full dulex: 0=Half-duplex, 1=Full-duplex" range="3" rwaccess="R"/> 
		<bitfield id="SPEED" width="2" begin="2" end="1" resetval="0x0" description="Rgmii2 speed: 00=10Mbps, 01=100Mbps, 10=1000Mbps, 11=reserved" range="2 - 1" rwaccess="R"/> 
		<bitfield id="LINK" width="1" begin="0" end="0" resetval="0x0" description="Rgmii2 link indicator:   0=Link is down, 1=Link is up" range="0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_SGMII_IDVER_REG" acronym="CPSW_NUSS_VBUSP_SGMII_IDVER_REG" offset="0x100" width="32" description="SGMII IDVER register">
		<bitfield id="TX_IDENT" width="16" begin="31" end="16" resetval="0x20162" description="MODULE value" range="31 - 16" rwaccess="R"/> 
		<bitfield id="RTL_VER" width="5" begin="15" end="11" resetval="0x2" description="RTL version value" range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJOR_VER" width="3" begin="10" end="8" resetval="0x1" description="Major version value" range="10 - 8" rwaccess="R"/> 
		<bitfield id="MINOR_VER" width="8" begin="7" end="0" resetval="0x2" description="Minor version value" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_SOFT_RESET_REG" acronym="CPSW_NUSS_VBUSP_SOFT_RESET_REG" offset="0x104" width="32" description="SGMII Soft Reset Register">
		<bitfield id="RT_SOFT_RESET" width="1" begin="1" end="1" resetval="0x0" description="Transmit and receive software reset" range="1" rwaccess="R/W"/> 
		<bitfield id="SOFT_RESET" width="1" begin="0" end="0" resetval="0x0" description="Software reset" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_CONTROL_REG" acronym="CPSW_NUSS_VBUSP_CONTROL_REG" offset="0x110" width="32" description="SGMII Control Register">
		<bitfield id="TEST_PATTERN_EN" width="1" begin="6" end="6" resetval="0x0" description="Test pattern enable" range="6" rwaccess="R/W"/> 
		<bitfield id="MASTER" width="1" begin="5" end="5" resetval="0x0" description="Master mode" range="5" rwaccess="R/W"/> 
		<bitfield id="LOOPBACK" width="1" begin="4" end="4" resetval="0x0" description="Loopback mode" range="4" rwaccess="R/W"/> 
		<bitfield id="MR_NP_LOADED" width="1" begin="3" end="3" resetval="0x0" description="Next page loaded" range="3" rwaccess="R/W"/> 
		<bitfield id="FAST_LINK_TIMER" width="1" begin="2" end="2" resetval="0x0" description="Fast link timer" range="2" rwaccess="R/W"/> 
		<bitfield id="MR_AN_RESTART" width="1" begin="1" end="1" resetval="0x0" description="Auto-negotiation restart" range="1" rwaccess="R/W"/> 
		<bitfield id="MR_AN_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Auto-negotiation enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_STATUS_REG" acronym="CPSW_NUSS_VBUSP_STATUS_REG" offset="0x114" width="32" description="SGMII Status Register">
		<bitfield id="FIB_SIG_DETECT" width="1" begin="5" end="5" resetval="0x0" description="Fiber signal detect" range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock" range="4" rwaccess="R"/> 
		<bitfield id="MR_PAGE_RX" width="1" begin="3" end="3" resetval="0x0" description="Next page received" range="3" rwaccess="R"/> 
		<bitfield id="MR_AN_COMPLETE" width="1" begin="2" end="2" resetval="0x0" description="Auto-negotiation complete" range="2" rwaccess="R"/> 
		<bitfield id="AN_ERROR" width="1" begin="1" end="1" resetval="0x0" description="Auto-negotiation error" range="1" rwaccess="R"/> 
		<bitfield id="LINK" width="1" begin="0" end="0" resetval="0x0" description="Link indicator" range="0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_MR_ADV_ABILITY_REG" acronym="CPSW_NUSS_VBUSP_MR_ADV_ABILITY_REG" offset="0x118" width="32" description="SGMII MR Advertized Ability Register">
		<bitfield id="MR_ADV_ABILITY" width="16" begin="15" end="0" resetval="0x0" description="Advertised ability" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_MR_NP_TX_REG" acronym="CPSW_NUSS_VBUSP_MR_NP_TX_REG" offset="0x11C" width="32" description="SGMII Next Pate Transmit Register">
		<bitfield id="MR_NP_TX" width="16" begin="15" end="0" resetval="0x0" description="Next page transmit" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_MR_LP_ADV_ABILITY_REG" acronym="CPSW_NUSS_VBUSP_MR_LP_ADV_ABILITY_REG" offset="0x120" width="32" description="SGMII Link Partner Advertized Ability Register">
		<bitfield id="MR_LP_ADV_ABILITY" width="16" begin="15" end="0" resetval="0x0" description="Link partner advertised ability" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_MR_LP_NP_RX_REG" acronym="CPSW_NUSS_VBUSP_MR_LP_NP_RX_REG" offset="0x124" width="32" description="SGMII Link Partner Next Page Receive Register">
		<bitfield id="MR_LP_NP_RX" width="16" begin="15" end="0" resetval="0x0" description="Link Partner Next Page Received" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_DIAG_CLEAR_REG" acronym="CPSW_NUSS_VBUSP_DIAG_CLEAR_REG" offset="0x140" width="32" description="SGMII Diagnostics Clear Register">
		<bitfield id="DIAG_CLEAR" width="1" begin="0" end="0" resetval="0x0" description="Diagnostics clear" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_DIAG_CONTROL_REG" acronym="CPSW_NUSS_VBUSP_DIAG_CONTROL_REG" offset="0x144" width="32" description="SGMII Diagnostics Control Register">
		<bitfield id="DIAG_SM_SEL" width="3" begin="6" end="4" resetval="0x0" description="Diagnostic select" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="DIAG_EDGE_SEL" width="2" begin="1" end="0" resetval="0x0" description="Diagnostics hold signals edge select" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_DIAG_STATUS_REG" acronym="CPSW_NUSS_VBUSP_DIAG_STATUS_REG" offset="0x148" width="32" description="SGMII Diagnostics Status Register">
		<bitfield id="DIAG_STATUS" width="16" begin="15" end="0" resetval="0x0" description="Diagnostics status" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_MDIO_VERSION_REG" acronym="CPSW_NUSS_VBUSP_MDIO_VERSION_REG" offset="0xF00" width="32" description="MDIO Version Register">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x0" description="Scheme" range="31 - 30" rwaccess="R"/> 
		<bitfield id="BU" width="2" begin="29" end="28" resetval="0x0" description="bu" range="29 - 28" rwaccess="R"/> 
		<bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x7" description="Module ID" range="27 - 16" rwaccess="R"/> 
		<bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x1" description="RTL version" range="15 - 11" rwaccess="R"/> 
		<bitfield id="REVMAJ" width="3" begin="10" end="8" resetval="0x1" description="Major version" range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom version" range="7 - 6" rwaccess="R"/> 
		<bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x7" description="Minor version" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_CONTROL_REG" acronym="CPSW_NUSS_VBUSP_CONTROL_REG" offset="0xF04" width="32" description="MDIO Control Register">
		<bitfield id="IDLE" width="1" begin="31" end="31" resetval="0x1" description="MDIO state machine idle" range="31" rwaccess="R"/> 
		<bitfield id="ENABLE" width="1" begin="30" end="30" resetval="0x0" description="Enable control" range="30" rwaccess="R/W"/> 
		<bitfield id="HIGHEST_USER_CHANNEL" width="5" begin="28" end="24" resetval="0x1" description="Highest user channel" range="28 - 24" rwaccess="R"/> 
		<bitfield id="PREAMBLE" width="1" begin="20" end="20" resetval="0x0" description="Preamble disable" range="20" rwaccess="R/W"/> 
		<bitfield id="FAULT" width="1" begin="19" end="19" resetval="0x0" description="Fault indicator" range="19" rwaccess="R/W"/> 
		<bitfield id="FAULT_DETECT_ENABLE" width="1" begin="18" end="18" resetval="0x0" description="Fault detect enable" range="18" rwaccess="R/W"/> 
		<bitfield id="INT_TEST_ENABLE" width="1" begin="17" end="17" resetval="0x0" description="Interrupt test enable" range="17" rwaccess="R/W"/> 
		<bitfield id="CLKDIV" width="16" begin="15" end="0" resetval="0x255" description="Clock divider" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALIVE_REG" acronym="CPSW_NUSS_VBUSP_ALIVE_REG" offset="0xF08" width="32" description="MDIO Alive Register">
		<bitfield id="ALIVE" width="32" begin="31" end="0" resetval="0x0" description="MDIO alive" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_LINK_REG" acronym="CPSW_NUSS_VBUSP_LINK_REG" offset="0xF0C" width="32" description="MDIO Link Register">
		<bitfield id="LINK" width="32" begin="31" end="0" resetval="0x0" description="MDIO link state" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_LINK_INT_RAW_REG" acronym="CPSW_NUSS_VBUSP_LINK_INT_RAW_REG" offset="0xF10" width="32" description="MDIO Link Interrupt Raw Register">
		<bitfield id="LINKINTRAW" width="2" begin="1" end="0" resetval="0x0" description="MDIO link change event raw value" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_LINK_INT_MASKED_REG" acronym="CPSW_NUSS_VBUSP_LINK_INT_MASKED_REG" offset="0xF14" width="32" description="MDIO Link Interrupt Masked Register">
		<bitfield id="LINKINTMASKED" width="2" begin="1" end="0" resetval="0x0" description="MDIO link change interrupt masked value" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_LINK_INT_MASK_SET_REG" acronym="CPSW_NUSS_VBUSP_LINK_INT_MASK_SET_REG" offset="0xF18" width="32" description="MDIO Link Interrupt Mask Set Register">
		<bitfield id="LINKINTMASKSET" width="1" begin="0" end="0" resetval="0x0" description="MDIO link interrupt mask set" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_LINK_INT_MASK_CLEAR_REG" acronym="CPSW_NUSS_VBUSP_LINK_INT_MASK_CLEAR_REG" offset="0xF1C" width="32" description="MDIO Link Interrupt Mask Clear Register">
		<bitfield id="LINKINTMASKCLR" width="1" begin="0" end="0" resetval="0x0" description="MDIO link interrupt mask clear" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_USER_INT_RAW_REG" acronym="CPSW_NUSS_VBUSP_USER_INT_RAW_REG" offset="0xF20" width="32" description="MDIO User Interrupt Raw Register">
		<bitfield id="USERINTRAW" width="2" begin="1" end="0" resetval="0x0" description="User interrupt raw" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_USER_INT_MASKED_REG" acronym="CPSW_NUSS_VBUSP_USER_INT_MASKED_REG" offset="0xF24" width="32" description="MDIO User Interrupt Masked Register">
		<bitfield id="USERINTMASKED" width="2" begin="1" end="0" resetval="0x0" description="User interrupt masked" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_USER_INT_MASK_SET_REG" acronym="CPSW_NUSS_VBUSP_USER_INT_MASK_SET_REG" offset="0xF28" width="32" description="MDIO User Interrupt Mask Set Register">
		<bitfield id="USERINTMASKSET" width="2" begin="1" end="0" resetval="0x0" description="MDIO user interrupt mask set" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_USER_INT_MASK_CLEAR_REG" acronym="CPSW_NUSS_VBUSP_USER_INT_MASK_CLEAR_REG" offset="0xF2C" width="32" description="MDIO User Interrupt Mask Clear Register">
		<bitfield id="USERINTMASKCLR" width="2" begin="1" end="0" resetval="0x0" description="MDIO user interrupt mask clear" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_MANUAL_IF_REG" acronym="CPSW_NUSS_VBUSP_MANUAL_IF_REG" offset="0xF30" width="32" description="MDIO Manual Interface  Register">
		<bitfield id="MDIO_MDCLK_O" width="1" begin="2" end="2" resetval="0x0" description="MDIO Clock Output" range="2" rwaccess="R/W"/> 
		<bitfield id="MDIO_OE" width="1" begin="1" end="1" resetval="0x0" description="MDIO Output Enable" range="1" rwaccess="R/W"/> 
		<bitfield id="MDIO_PIN" width="1" begin="0" end="0" resetval="0x0" description="MDIO Pin" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_POLL_REG" acronym="CPSW_NUSS_VBUSP_POLL_REG" offset="0xF34" width="32" description="MDIO Poll Register">
		<bitfield id="MANUALMODE" width="1" begin="31" end="31" resetval="0x0" description="MDIO Manual Mode" range="31" rwaccess="R/W"/> 
		<bitfield id="STATECHANGEMODE" width="1" begin="30" end="30" resetval="0x0" description="MDIO State Change Mode" range="30" rwaccess="R/W"/> 
		<bitfield id="IPG" width="8" begin="7" end="0" resetval="0x0" description="MDIO IPG" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_POLL_EN_REG" acronym="CPSW_NUSS_VBUSP_POLL_EN_REG" offset="0xF38" width="32" description="MDIO Poll Enable Register">
		<bitfield id="POLL_EN" width="32" begin="31" end="0" resetval="0x4294967295" description="MDIO Poll Enable" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_CLAUS45_REG" acronym="CPSW_NUSS_VBUSP_CLAUS45_REG" offset="0xF3C" width="32" description="MDIO Clause45 Register">
		<bitfield id="CLAUSE45" width="32" begin="31" end="0" resetval="0x0" description="MDIO Clause 45" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_USER_ADDR0_REG" acronym="CPSW_NUSS_VBUSP_USER_ADDR0_REG" offset="0xF40" width="32" description="MDIO Address 0 Register">
		<bitfield id="USER_ADDR0" width="16" begin="15" end="0" resetval="0x0" description="MDIO USER Address 0" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_USER_ADDR1_REG" acronym="CPSW_NUSS_VBUSP_USER_ADDR1_REG" offset="0xF44" width="32" description="MDIO Address 1 Register">
		<bitfield id="USER_ADDR1" width="16" begin="15" end="0" resetval="0x0" description="MDIO USER Address 1" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_REVISION" acronym="CPSW_NUSS_VBUSP_REVISION" offset="0x1000" width="32" description="Revision Register">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="31 - 30" rwaccess="R"/> 
		<bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="BU" range="29 - 28" rwaccess="R"/> 
		<bitfield id="FUNCTION" width="12" begin="27" end="16" resetval="0x1680" description="Module ID" range="27 - 16" rwaccess="R"/> 
		<bitfield id="RTLVER" width="5" begin="15" end="11" resetval="0x20" description="RTL revisions" range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJREV" width="3" begin="10" end="8" resetval="0x2" description="Major revision" range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom revision" range="7 - 6" rwaccess="R"/> 
		<bitfield id="MINREV" width="6" begin="5" end="0" resetval="0x0" description="Minor revision" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_eoi_reg" acronym="CPSW_NUSS_VBUSP_eoi_reg" offset="0x1010" width="32" description="End of Interrupt Register">
		<bitfield id="EOI_VECTOR" width="8" begin="7" end="0" resetval="0x0" description="End of Interrupt Vector" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_intr_vector_reg" acronym="CPSW_NUSS_VBUSP_intr_vector_reg" offset="0x1014" width="32" description="Interrupt Vector Register">
		<bitfield id="INTR_VECTOR" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector Register" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_enable_reg_out_pulse_0" acronym="CPSW_NUSS_VBUSP_enable_reg_out_pulse_0" offset="0x1100" width="32" description="Enable Register 0">
		<bitfield id="ENABLE_OUT_PULSE_EN_STAT_PENDA" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for out_pulse_en_stat_penda" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_OUT_PULSE_EN_MDIO_PENDA" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for out_pulse_en_mdio_penda" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_OUT_PULSE_EN_EVNT_PENDA" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for out_pulse_en_evnt_penda" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_enable_clr_reg_out_pulse_0" acronym="CPSW_NUSS_VBUSP_enable_clr_reg_out_pulse_0" offset="0x1300" width="32" description="Enable Clear Register 0">
		<bitfield id="ENABLE_OUT_PULSE_EN_STAT_PENDA_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for out_pulse_en_stat_penda" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_OUT_PULSE_EN_MDIO_PENDA_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for out_pulse_en_mdio_penda" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_OUT_PULSE_EN_EVNT_PENDA_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for out_pulse_en_evnt_penda" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_status_reg_out_pulse_0" acronym="CPSW_NUSS_VBUSP_status_reg_out_pulse_0" offset="0x1500" width="32" description="Status Register 0">
		<bitfield id="STATUS_OUT_PULSE_STAT_PENDA" width="1" begin="2" end="2" resetval="0x0" description="Status for out_pulse_en_stat_penda" range="2" rwaccess="R"/> 
		<bitfield id="STATUS_OUT_PULSE_MDIO_PENDA" width="1" begin="1" end="1" resetval="0x0" description="Status for out_pulse_en_mdio_penda" range="1" rwaccess="R"/> 
		<bitfield id="STATUS_OUT_PULSE_EVNT_PENDA" width="1" begin="0" end="0" resetval="0x0" description="Status for out_pulse_en_evnt_penda" range="0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_intr_vector_reg_out_pulse" acronym="CPSW_NUSS_VBUSP_intr_vector_reg_out_pulse" offset="0x1A80" width="32" description="Interrupt Vector for out_pulse">
		<bitfield id="INTR_VECTOR_OUT_PULSE" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_CPSW_ID_VER_REG" acronym="CPSW_NUSS_VBUSP_CPSW_ID_VER_REG" offset="0x20000" width="32" description="CPSW ID Version">
		<bitfield id="IDENT" width="16" begin="31" end="16" resetval="0x27560" description="Identification Value" range="31 - 16" rwaccess="R"/> 
		<bitfield id="RTL_VER" width="5" begin="15" end="11" resetval="0x0" description="RTL Version Value" range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJOR_VER" width="3" begin="10" end="8" resetval="0x1" description="Major Version Value" range="10 - 8" rwaccess="R"/> 
		<bitfield id="MINOR_VER" width="8" begin="7" end="0" resetval="0x3" description="Minor Version Value" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_CONTROL_REG" acronym="CPSW_NUSS_VBUSP_CONTROL_REG" offset="0x20004" width="32" description="CPSW Switch Control">
		<bitfield id="ECC_CRC_MODE" width="1" begin="31" end="31" resetval="0x0" description="ECC CRC Mode" range="31" rwaccess="R/W"/> 
		<bitfield id="CUT_THRU_ENABLE" width="1" begin="19" end="19" resetval="0x0" description="Cut-Thru enable" range="19" rwaccess="R/W"/> 
		<bitfield id="EST_ENABLE" width="1" begin="18" end="18" resetval="0x0" description="Intersperced Express Traffic enable" range="18" rwaccess="R/W"/> 
		<bitfield id="IET_ENABLE" width="1" begin="17" end="17" resetval="0x0" description="Intersperced Express Traffic enable" range="17" rwaccess="R/W"/> 
		<bitfield id="EEE_ENABLE" width="1" begin="16" end="16" resetval="0x0" description="Energy Efficient Ethernet enable" range="16" rwaccess="R/W"/> 
		<bitfield id="P0_RX_PASS_CRC_ERR" width="1" begin="15" end="15" resetval="0x0" description="Port 0 Pass Received CRC errors" range="15" rwaccess="R/W"/> 
		<bitfield id="P0_RX_PAD" width="1" begin="14" end="14" resetval="0x0" description="Port 0 Receive Short Packet Pad" range="14" rwaccess="R/W"/> 
		<bitfield id="P0_TX_CRC_REMOVE" width="1" begin="13" end="13" resetval="0x0" description="Port 0 Transmit CRC remove" range="13" rwaccess="R/W"/> 
		<bitfield id="P0_TX_CRC_TYPE" width="1" begin="12" end="12" resetval="0x0" description="Port 0 Transmit CRC Type" range="12" rwaccess="R/W"/> 
		<bitfield id="P8_PASS_PRI_TAGGED" width="1" begin="11" end="11" resetval="0x0" description="Port 8 Pass Priority Tagged" range="11" rwaccess="R/W"/> 
		<bitfield id="P7_PASS_PRI_TAGGED" width="1" begin="10" end="10" resetval="0x0" description="Port 7 Pass Priority Tagged" range="10" rwaccess="R/W"/> 
		<bitfield id="P6_PASS_PRI_TAGGED" width="1" begin="9" end="9" resetval="0x0" description="Port 6 Pass Priority Tagged" range="9" rwaccess="R/W"/> 
		<bitfield id="P5_PASS_PRI_TAGGED" width="1" begin="8" end="8" resetval="0x0" description="Port 5 Pass Priority Tagged" range="8" rwaccess="R/W"/> 
		<bitfield id="P4_PASS_PRI_TAGGED" width="1" begin="7" end="7" resetval="0x0" description="Port 4 Pass Priority Tagged" range="7" rwaccess="R/W"/> 
		<bitfield id="P3_PASS_PRI_TAGGED" width="1" begin="6" end="6" resetval="0x0" description="Port 3 Pass Priority Tagged" range="6" rwaccess="R/W"/> 
		<bitfield id="P2_PASS_PRI_TAGGED" width="1" begin="5" end="5" resetval="0x0" description="Port 2 Pass Priority Tagged" range="5" rwaccess="R/W"/> 
		<bitfield id="P1_PASS_PRI_TAGGED" width="1" begin="4" end="4" resetval="0x0" description="Port 1 Pass Priority Tagged" range="4" rwaccess="R/W"/> 
		<bitfield id="P0_PASS_PRI_TAGGED" width="1" begin="3" end="3" resetval="0x0" description="Port 0 Pass Priority Tagged" range="3" rwaccess="R/W"/> 
		<bitfield id="P0_ENABLE" width="1" begin="2" end="2" resetval="0x0" description="Port 0 Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="VLAN_AWARE" width="1" begin="1" end="1" resetval="0x0" description="VLAN Aware Mode" range="1" rwaccess="R/W"/> 
		<bitfield id="S_CN_SWITCH" width="1" begin="0" end="0" resetval="0x0" description="VLAN Aware Mode" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_EM_CONTROL_REG" acronym="CPSW_NUSS_VBUSP_EM_CONTROL_REG" offset="0x20010" width="32" description="CPSW Emulation Control">
		<bitfield id="SOFT" width="1" begin="1" end="1" resetval="0x0" description="Emulation Soft Bit" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description="Emulation Free Bit" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_STAT_PORT_EN_REG" acronym="CPSW_NUSS_VBUSP_STAT_PORT_EN_REG" offset="0x20014" width="32" description="CPSW Statistics Port Enable">
		<bitfield id="P8_STAT_EN" width="1" begin="8" end="8" resetval="0x0" description="Port 8 Statistics Enable" range="8" rwaccess="R/W"/> 
		<bitfield id="P7_STAT_EN" width="1" begin="7" end="7" resetval="0x0" description="Port 7 Statistics Enable" range="7" rwaccess="R/W"/> 
		<bitfield id="P6_STAT_EN" width="1" begin="6" end="6" resetval="0x0" description="Port 6 Statistics Enable" range="6" rwaccess="R/W"/> 
		<bitfield id="P5_STAT_EN" width="1" begin="5" end="5" resetval="0x0" description="Port 5 Statistics Enable" range="5" rwaccess="R/W"/> 
		<bitfield id="P4_STAT_EN" width="1" begin="4" end="4" resetval="0x0" description="Port 4 Statistics Enable" range="4" rwaccess="R/W"/> 
		<bitfield id="P3_STAT_EN" width="1" begin="3" end="3" resetval="0x0" description="Port 3 Statistics Enable" range="3" rwaccess="R/W"/> 
		<bitfield id="P2_STAT_EN" width="1" begin="2" end="2" resetval="0x0" description="Port 2 Statistics Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="P1_STAT_EN" width="1" begin="1" end="1" resetval="0x0" description="Port 1 Statistics Enable" range="1" rwaccess="R/W"/> 
		<bitfield id="P0_STAT_EN" width="1" begin="0" end="0" resetval="0x0" description="Port 0 Statistics Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PTYPE_REG" acronym="CPSW_NUSS_VBUSP_PTYPE_REG" offset="0x20018" width="32" description="CPSW Transmit Priority Type">
		<bitfield id="P8_PTYPE_ESC" width="1" begin="16" end="16" resetval="0x0" description="Port 8 Priority Type Escalate" range="16" rwaccess="R/W"/> 
		<bitfield id="P7_PTYPE_ESC" width="1" begin="15" end="15" resetval="0x0" description="Port 7 Priority Type Escalate" range="15" rwaccess="R/W"/> 
		<bitfield id="P6_PTYPE_ESC" width="1" begin="14" end="14" resetval="0x0" description="Port 6 Priority Type Escalate" range="14" rwaccess="R/W"/> 
		<bitfield id="P5_PTYPE_ESC" width="1" begin="13" end="13" resetval="0x0" description="Port 5 Priority Type Escalate" range="13" rwaccess="R/W"/> 
		<bitfield id="P4_PTYPE_ESC" width="1" begin="12" end="12" resetval="0x0" description="Port 4 Priority Type Escalate" range="12" rwaccess="R/W"/> 
		<bitfield id="P3_PTYPE_ESC" width="1" begin="11" end="11" resetval="0x0" description="Port 3 Priority Type Escalate" range="11" rwaccess="R/W"/> 
		<bitfield id="P2_PTYPE_ESC" width="1" begin="10" end="10" resetval="0x0" description="Port 2 Priority Type Escalate" range="10" rwaccess="R/W"/> 
		<bitfield id="P1_PTYPE_ESC" width="1" begin="9" end="9" resetval="0x0" description="Port 1 Priority Type Escalate" range="9" rwaccess="R/W"/> 
		<bitfield id="P0_PTYPE_ESC" width="1" begin="8" end="8" resetval="0x0" description="Port 0 Priority Type Escalate" range="8" rwaccess="R/W"/> 
		<bitfield id="ESC_PRI_LD_VAL" width="5" begin="4" end="0" resetval="0x0" description="Escalate Priority Load Value" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_SOFT_IDLE_REG" acronym="CPSW_NUSS_VBUSP_SOFT_IDLE_REG" offset="0x2001C" width="32" description="CPSW Software Idle">
		<bitfield id="SOFT_IDLE" width="1" begin="0" end="0" resetval="0x0" description="Software Idle" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_THRU_RATE_REG" acronym="CPSW_NUSS_VBUSP_THRU_RATE_REG" offset="0x20020" width="32" description="CPSW Thru Rate">
		<bitfield id="SL_RX_THRU_RATE" width="4" begin="15" end="12" resetval="0x3" description="Switch FIFO receive through rate" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="P0_RX_THRU_RATE" width="4" begin="3" end="0" resetval="0x1" description="CPPI FIFO receive through rate" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_GAP_THRESH_REG" acronym="CPSW_NUSS_VBUSP_GAP_THRESH_REG" offset="0x20024" width="32" description="CPSW Transmit FIFO Short Gap Threshold">
		<bitfield id="GAP_THRESH" width="5" begin="4" end="0" resetval="0x11" description="Short Gap Threshold" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_EEE_PRESCALE_REG" acronym="CPSW_NUSS_VBUSP_EEE_PRESCALE_REG" offset="0x2002C" width="32" description="CPSW Energy Efficient Ethernet Prescale Value">
		<bitfield id="EEE_PRESCALE" width="12" begin="11" end="0" resetval="0x0" description="Energy Efficient Ethernet Pre-scale count load value" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_G_OFLOW_THRESH_SET_REG" acronym="CPSW_NUSS_VBUSP_TX_G_OFLOW_THRESH_SET_REG" offset="0x20030" width="32" description="CPSW PFC Tx Global Out Flow Threshold Set">
		<bitfield id="PRI7" width="4" begin="31" end="28" resetval="0x15" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 7" range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="PRI6" width="4" begin="27" end="24" resetval="0x15" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 6" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI5" width="4" begin="23" end="20" resetval="0x15" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 5" range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="PRI4" width="4" begin="19" end="16" resetval="0x15" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 4" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI3" width="4" begin="15" end="12" resetval="0x15" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 3" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="PRI2" width="4" begin="11" end="8" resetval="0x15" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 2" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI1" width="4" begin="7" end="4" resetval="0x15" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 1" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="PRI0" width="4" begin="3" end="0" resetval="0x15" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_G_OFLOW_THRESH_CLR_REG" acronym="CPSW_NUSS_VBUSP_TX_G_OFLOW_THRESH_CLR_REG" offset="0x20034" width="32" description="CPSW PFC Tx Global Out Flow Threshold Clear">
		<bitfield id="PRI7" width="4" begin="31" end="28" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 7" range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="PRI6" width="4" begin="27" end="24" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 6" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI5" width="4" begin="23" end="20" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 5" range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="PRI4" width="4" begin="19" end="16" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 4" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI3" width="4" begin="15" end="12" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 3" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="PRI2" width="4" begin="11" end="8" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 2" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI1" width="4" begin="7" end="4" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 1" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="PRI0" width="4" begin="3" end="0" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_G_BUF_THRESH_SET_L_REG" acronym="CPSW_NUSS_VBUSP_TX_G_BUF_THRESH_SET_L_REG" offset="0x20038" width="32" description="CPSW PFC Global Tx Buffer Threshold Set Low">
		<bitfield id="PRI3" width="8" begin="31" end="24" resetval="0x255" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 3" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI2" width="8" begin="23" end="16" resetval="0x255" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 2" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI1" width="8" begin="15" end="8" resetval="0x255" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI0" width="8" begin="7" end="0" resetval="0x255" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_G_BUF_THRESH_SET_H_REG" acronym="CPSW_NUSS_VBUSP_TX_G_BUF_THRESH_SET_H_REG" offset="0x2003C" width="32" description="CPSW PFC Global Tx Buffer Threshold Set High">
		<bitfield id="PRI7" width="8" begin="31" end="24" resetval="0x255" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 7" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI6" width="8" begin="23" end="16" resetval="0x255" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 6" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI5" width="8" begin="15" end="8" resetval="0x255" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 5" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI4" width="8" begin="7" end="0" resetval="0x255" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 4" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_G_BUF_THRESH_CLR_L_REG" acronym="CPSW_NUSS_VBUSP_TX_G_BUF_THRESH_CLR_L_REG" offset="0x20040" width="32" description="CPSW PFC Global Tx Buffer Threshold Clear Low">
		<bitfield id="PRI3" width="8" begin="31" end="24" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 3" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI2" width="8" begin="23" end="16" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 2" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI1" width="8" begin="15" end="8" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI0" width="8" begin="7" end="0" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_G_BUF_THRESH_CLR_H_REG" acronym="CPSW_NUSS_VBUSP_TX_G_BUF_THRESH_CLR_H_REG" offset="0x20044" width="32" description="CPSW PFC Global Tx Buffer Threshold Clear High">
		<bitfield id="PRI7" width="8" begin="31" end="24" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 7" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI6" width="8" begin="23" end="16" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 6" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI5" width="8" begin="15" end="8" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 5" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI4" width="8" begin="7" end="0" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 4" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_VLAN_LTYPE_REG" acronym="CPSW_NUSS_VBUSP_VLAN_LTYPE_REG" offset="0x20050" width="32" description="VLAN Length/type">
		<bitfield id="VLAN_LTYPE_OUTER" width="16" begin="31" end="16" resetval="0x34984" description="Outer VLAN LType" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="VLAN_LTYPE_INNER" width="16" begin="15" end="0" resetval="0x33024" description="Inner VLAN LType" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_EST_TS_DOMAIN_REG" acronym="CPSW_NUSS_VBUSP_EST_TS_DOMAIN_REG" offset="0x20054" width="32" description="Enhanced Scheduled Traffic Host Event Domain">
		<bitfield id="EST_TS_DOMAIN" width="8" begin="7" end="0" resetval="0x0" description="Enhanced Scheduled Traffic Host Event Domain" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_CUT_THRESHOLD_REG" acronym="CPSW_NUSS_VBUSP_CUT_THRESHOLD_REG" offset="0x20058" width="32" description="Cut-thru Threshold">
		<bitfield id="CUT_THRESH" width="4" begin="3" end="0" resetval="0x0" description="Cut-thru Threshold" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_FREQUENCY_REG" acronym="CPSW_NUSS_VBUSP_FREQUENCY_REG" offset="0x2005C" width="32" description="CPSW CPPI_CLK Frequency in Mhz">
		<bitfield id="CUT_THRESH" width="10" begin="9" end="0" resetval="0x0" description="CPSW CPPI_CLK Frequency in Mhz" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_IET_HOLD_CNT_LD_VAL_REG" acronym="CPSW_NUSS_VBUSP_IET_HOLD_CNT_LD_VAL_REG" offset="0x20060" width="32" description="IET Hold Count Load Value">
		<bitfield id="IET_HOLD_CNT_LD_VAL" width="8" begin="7" end="0" resetval="0x100" description="IET_HOLD_CNT_LD_VAL" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_PRI0_MAXLEN_REG" acronym="CPSW_NUSS_VBUSP_TX_PRI0_MAXLEN_REG" offset="0x20100" width="32" description="Transmit Priority 0 Maximum Length">
		<bitfield id="TX_PRI0_MAXLEN" width="14" begin="13" end="0" resetval="0x2024" description="Transmit Priority 0 Maximum Length" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_PRI1_MAXLEN_REG" acronym="CPSW_NUSS_VBUSP_TX_PRI1_MAXLEN_REG" offset="0x20104" width="32" description="Transmit Priority 1 Maximum Length">
		<bitfield id="TX_PRI1_MAXLEN" width="14" begin="13" end="0" resetval="0x2024" description="Transmit Priority 1 Maximum Length" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_PRI2_MAXLEN_REG" acronym="CPSW_NUSS_VBUSP_TX_PRI2_MAXLEN_REG" offset="0x20108" width="32" description="Transmit Priority 2 Maximum Length">
		<bitfield id="TX_PRI2_MAXLEN" width="14" begin="13" end="0" resetval="0x2024" description="Transmit Priority 2 Maximum Length" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_PRI3_MAXLEN_REG" acronym="CPSW_NUSS_VBUSP_TX_PRI3_MAXLEN_REG" offset="0x2010C" width="32" description="Transmit Priority 3 Maximum Length">
		<bitfield id="TX_PRI3_MAXLEN" width="14" begin="13" end="0" resetval="0x2024" description="Transmit Priority 3 Maximum Length" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_PRI4_MAXLEN_REG" acronym="CPSW_NUSS_VBUSP_TX_PRI4_MAXLEN_REG" offset="0x20110" width="32" description="Transmit Priority 4 Maximum Length">
		<bitfield id="TX_PRI4_MAXLEN" width="14" begin="13" end="0" resetval="0x2024" description="Transmit Priority 4 Maximum Length" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_PRI5_MAXLEN_REG" acronym="CPSW_NUSS_VBUSP_TX_PRI5_MAXLEN_REG" offset="0x20114" width="32" description="Transmit Priority 5 Maximum Length">
		<bitfield id="TX_PRI5_MAXLEN" width="14" begin="13" end="0" resetval="0x2024" description="Transmit Priority 5 Maximum Length" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_PRI6_MAXLEN_REG" acronym="CPSW_NUSS_VBUSP_TX_PRI6_MAXLEN_REG" offset="0x20118" width="32" description="Transmit Priority 6 Maximum Length">
		<bitfield id="TX_PRI6_MAXLEN" width="14" begin="13" end="0" resetval="0x2024" description="Transmit Priority 6 Maximum Length" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_PRI7_MAXLEN_REG" acronym="CPSW_NUSS_VBUSP_TX_PRI7_MAXLEN_REG" offset="0x2011C" width="32" description="Transmit Priority 7 Maximum Length">
		<bitfield id="TX_PRI7_MAXLEN" width="14" begin="13" end="0" resetval="0x2024" description="Transmit Priority 7 Maximum Length" range="13 - 0" rwaccess="R/W"/>
	</register>
</module>