Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 02:47:37 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_491_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 Delay1No11_instance/Y_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Product19_4_impl_instance/SignificandMultiplication/RR__0/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 2.151ns (65.182%)  route 1.149ns (34.818%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns = ( 6.387 - 4.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.094ns (routing 0.921ns, distribution 1.173ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.836ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=38705, routed)       2.094     3.031    Delay1No11_instance/clk_IBUF_BUFG
    SLICE_X107Y313       FDCE                                         r  Delay1No11_instance/Y_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y313       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.109 f  Delay1No11_instance/Y_reg[20]/Q
                         net (fo=1, routed)           1.111     4.220    Product19_4_impl_instance/SignificandMultiplication/RR/A[20]
    DSP48E2_X16Y121      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.192     4.412 r  Product19_4_impl_instance/SignificandMultiplication/RR/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     4.412    Product19_4_impl_instance/SignificandMultiplication/RR/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X16Y121      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.076     4.488 r  Product19_4_impl_instance/SignificandMultiplication/RR/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     4.488    Product19_4_impl_instance/SignificandMultiplication/RR/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X16Y121      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[39])
                                                      0.505     4.993 f  Product19_4_impl_instance/SignificandMultiplication/RR/DSP_MULTIPLIER_INST/U[39]
                         net (fo=1, routed)           0.000     4.993    Product19_4_impl_instance/SignificandMultiplication/RR/DSP_MULTIPLIER.U<39>
    DSP48E2_X16Y121      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[39]_U_DATA[39])
                                                      0.047     5.040 r  Product19_4_impl_instance/SignificandMultiplication/RR/DSP_M_DATA_INST/U_DATA[39]
                         net (fo=1, routed)           0.000     5.040    Product19_4_impl_instance/SignificandMultiplication/RR/DSP_M_DATA.U_DATA<39>
    DSP48E2_X16Y121      DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[39]_ALU_OUT[47])
                                                      0.585     5.625 f  Product19_4_impl_instance/SignificandMultiplication/RR/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.625    Product19_4_impl_instance/SignificandMultiplication/RR/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y121      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.747 r  Product19_4_impl_instance/SignificandMultiplication/RR/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     5.785    Product19_4_impl_instance/SignificandMultiplication/RR__0/PCIN[47]
    DSP48E2_X16Y122      DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     6.331 r  Product19_4_impl_instance/SignificandMultiplication/RR__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.331    Product19_4_impl_instance/SignificandMultiplication/RR__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X16Y122      DSP_OUTPUT                                   r  Product19_4_impl_instance/SignificandMultiplication/RR__0/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=38705, routed)       1.740     6.387    Product19_4_impl_instance/SignificandMultiplication/RR__0/CLK
    DSP48E2_X16Y122      DSP_OUTPUT                                   r  Product19_4_impl_instance/SignificandMultiplication/RR__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.429     6.815    
                         clock uncertainty           -0.035     6.780    
    DSP48E2_X16Y122      DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[0])
                                                      0.015     6.795    Product19_4_impl_instance/SignificandMultiplication/RR__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          6.795    
                         arrival time                          -6.331    
  -------------------------------------------------------------------
                         slack                                  0.463    




