#defaultlanguage:vhdl
#OPTIONS:"|-layerid|0|-orig_srs|/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/impl1/synwork/memory_mapped_periphery_test_impl1_comp.srs|-top|spi_interface|-prodtype|synplify_pro|-fixsmult|-infer_seqShift|-nram|-sdff_counter|-divnmod|-nostructver|-lattice|-encrypt|-pro|-lite|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-work_is_curlib|0|-ignore_undefined_lib|-lib|work|-lib|work|-lib|work|-lib|work"
#CUR:"/home/bernd/opt/lscc/diamond/3.14/synpbase/linux_a_64/c_vhdl":1727108826
#CUR:"/home/bernd/opt/lscc/diamond/3.14/synpbase/lib/vhd/location.map":1727108814
#CUR:"/home/bernd/opt/lscc/diamond/3.14/synpbase/lib/vhd/std.vhd":1727108814
#CUR:"/home/bernd/opt/lscc/diamond/3.14/synpbase/lib/vhd/snps_haps_pkg.vhd":1727108814
#CUR:"/home/bernd/opt/lscc/diamond/3.14/synpbase/lib/vhd/std1164.vhd":1727108814
#CUR:"/home/bernd/opt/lscc/diamond/3.14/synpbase/lib/vhd/numeric.vhd":1727108814
#CUR:"/home/bernd/opt/lscc/diamond/3.14/synpbase/lib/vhd/umr_capim.vhd":1727108814
#CUR:"/home/bernd/opt/lscc/diamond/3.14/synpbase/lib/vhd/arith.vhd":1727108814
#CUR:"/home/bernd/opt/lscc/diamond/3.14/synpbase/lib/vhd/unsigned.vhd":1727108814
#CUR:"/home/bernd/opt/lscc/diamond/3.14/synpbase/lib/vhd/hyperents.vhd":1727108814
#CUR:"/home/bernd/opt/lscc/diamond/3.14/cae_library/synthesis/vhdl/xp2.vhd":1614209900
#CUR:"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":1732476622
#CUR:"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/pll.vhd":1732347037
#CUR:"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/toplevel.vhd":1732464832
0 "/home/bernd/opt/lscc/diamond/3.14/cae_library/synthesis/vhdl/xp2.vhd" vhdl
1 "/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd" vhdl
2 "/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/pll.vhd" vhdl
3 "/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/toplevel.vhd" vhdl

# Dependency Lists (Uses list)
0 -1
1 -1
2 0 
3 2 

# Dependency Lists (Users Of)
0 2 
1 -1
2 3 
3 -1

# Design Unit to File Association
arch work spi_interface rtl 1
module work spi_interface 1
config work structure_con 2
arch work pll structure 2
module work pll 2
arch work toplevel rtl 3
module work toplevel 3

#identified top module
top_module spi_interface


# Configuration files used
