Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 25 09:32:54 2025
| Host         : Laptoptycles running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     169         
DPIR-1     Warning           Asynchronous driver check       35          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-18  Warning           Missing input or output delay   5           
TIMING-20  Warning           Non-clocked latch               35          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (511)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (443)
5. checking no_input_delay (5)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (511)
--------------------------
 There are 79 register/latch pins with no clock driven by root clock pin: ff0/BUFFER_WRITE_TRIGGER_OUT_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ff1/temp_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff14/temp_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: ff2a/temp_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff0/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff1/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff2/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff3/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff4/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ff4/ff5/tick_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: ff6/buffer_size_reg[0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: ff6/buffer_size_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (443)
--------------------------------------------------
 There are 443 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.749        0.000                      0                  504        0.177        0.000                      0                  504        4.500        0.000                       0                   337  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.749        0.000                      0                  504        0.177        0.000                      0                  504        4.500        0.000                       0                   337  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.749ns  (required time - arrival time)
  Source:                 ff17/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff17/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 3.043ns (49.789%)  route 3.069ns (50.211%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.628     5.231    ff17/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y73         FDRE                                         r  ff17/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     5.749 r  ff17/debounce_counter_reg[1]/Q
                         net (fo=2, routed)           0.666     6.415    ff17/debounce_counter_reg[1]
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.052 r  ff17/DEBOUNCED_OUT0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.052    ff17/DEBOUNCED_OUT0_carry_i_10_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.169 r  ff17/DEBOUNCED_OUT0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.009     7.178    ff17/DEBOUNCED_OUT0_carry_i_9_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.295 r  ff17/DEBOUNCED_OUT0_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.295    ff17/DEBOUNCED_OUT0_carry__0_i_3_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.412 r  ff17/DEBOUNCED_OUT0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.412    ff17/DEBOUNCED_OUT0_carry__0_i_9_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.529 r  ff17/DEBOUNCED_OUT0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.529    ff17/DEBOUNCED_OUT0_carry__1_i_4_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.646 r  ff17/DEBOUNCED_OUT0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.646    ff17/DEBOUNCED_OUT0_carry__1_i_9_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.969 f  ff17/DEBOUNCED_OUT0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.946     8.915    ff17/p_0_in[26]
    SLICE_X13Y78         LUT2 (Prop_lut2_I0_O)        0.306     9.221 r  ff17/DEBOUNCED_OUT0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.221    ff17/DEBOUNCED_OUT0_carry__2_i_7_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.771 r  ff17/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           1.069    10.840    ff17/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X8Y78          LUT3 (Prop_lut3_I1_O)        0.124    10.964 r  ff17/DEBOUNCED_OUT_i_1/O
                         net (fo=1, routed)           0.379    11.343    ff17/DEBOUNCED_OUT_i_1_n_0
    SLICE_X9Y78          FDRE                                         r  ff17/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.512    14.935    ff17/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  ff17/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X9Y78          FDRE (Setup_fdre_C_D)       -0.067    15.091    ff17/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -11.343    
  -------------------------------------------------------------------
                         slack                                  3.749    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 ff19/debounce_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff19/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 2.979ns (47.930%)  route 3.236ns (52.070%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.630     5.233    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y77         FDRE                                         r  ff19/debounce_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  ff19/debounce_counter_reg[0]/Q
                         net (fo=4, routed)           0.646     6.397    ff19/debounce_counter_reg[0]
    SLICE_X11Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.977 r  ff19/DEBOUNCED_OUT0_carry_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     6.977    ff19/DEBOUNCED_OUT0_carry_i_10__1_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.091 r  ff19/DEBOUNCED_OUT0_carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.091    ff19/DEBOUNCED_OUT0_carry_i_9__1_n_0
    SLICE_X11Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.205 r  ff19/DEBOUNCED_OUT0_carry__0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.205    ff19/DEBOUNCED_OUT0_carry__0_i_3__1_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.319 r  ff19/DEBOUNCED_OUT0_carry__0_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.319    ff19/DEBOUNCED_OUT0_carry__0_i_9__1_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.433 r  ff19/DEBOUNCED_OUT0_carry__1_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     7.433    ff19/DEBOUNCED_OUT0_carry__1_i_4__1_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  ff19/DEBOUNCED_OUT0_carry__1_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.547    ff19/DEBOUNCED_OUT0_carry__1_i_9__1_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.881 f  ff19/DEBOUNCED_OUT0_carry__2_i_10__1/O[1]
                         net (fo=2, routed)           0.972     8.853    ff19/p_0_in[26]
    SLICE_X13Y82         LUT2 (Prop_lut2_I0_O)        0.303     9.156 r  ff19/DEBOUNCED_OUT0_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000     9.156    ff19/DEBOUNCED_OUT0_carry__2_i_7__1_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.706 r  ff19/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           1.618    11.324    ff19/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X6Y76          LUT3 (Prop_lut3_I1_O)        0.124    11.448 r  ff19/DEBOUNCED_OUT_i_1__1/O
                         net (fo=1, routed)           0.000    11.448    ff19/DEBOUNCED_OUT_i_1__1_n_0
    SLICE_X6Y76          FDRE                                         r  ff19/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.588    15.011    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  ff19/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X6Y76          FDRE (Setup_fdre_C_D)        0.077    15.311    ff19/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -11.448    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 ff18/debounce_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff18/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 2.962ns (50.229%)  route 2.935ns (49.771%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.707     5.310    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  ff18/debounce_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  ff18/debounce_counter_reg[0]/Q
                         net (fo=4, routed)           0.955     6.783    ff18/debounce_counter_reg[0]
    SLICE_X7Y77          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.363 r  ff18/DEBOUNCED_OUT0_carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.363    ff18/DEBOUNCED_OUT0_carry_i_10__0_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.477 r  ff18/DEBOUNCED_OUT0_carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.477    ff18/DEBOUNCED_OUT0_carry_i_9__0_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.591 r  ff18/DEBOUNCED_OUT0_carry__0_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.591    ff18/DEBOUNCED_OUT0_carry__0_i_3__0_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.705 r  ff18/DEBOUNCED_OUT0_carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.705    ff18/DEBOUNCED_OUT0_carry__0_i_9__0_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.819 r  ff18/DEBOUNCED_OUT0_carry__1_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.819    ff18/DEBOUNCED_OUT0_carry__1_i_4__0_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.933 r  ff18/DEBOUNCED_OUT0_carry__1_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.933    ff18/DEBOUNCED_OUT0_carry__1_i_9__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.267 f  ff18/DEBOUNCED_OUT0_carry__2_i_10__0/O[1]
                         net (fo=2, routed)           1.042     9.309    ff18/p_0_in[26]
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.303     9.612 r  ff18/DEBOUNCED_OUT0_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     9.612    ff18/DEBOUNCED_OUT0_carry__2_i_7__0_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.145 r  ff18/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           0.938    11.083    ff18/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X5Y82          LUT3 (Prop_lut3_I1_O)        0.124    11.207 r  ff18/DEBOUNCED_OUT_i_1__0/O
                         net (fo=1, routed)           0.000    11.207    ff18/DEBOUNCED_OUT_i_1__0_n_0
    SLICE_X5Y82          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.595    15.018    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y82          FDRE (Setup_fdre_C_D)        0.031    15.289    ff18/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                         -11.207    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 ff20/debounce_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff20/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 2.917ns (52.544%)  route 2.635ns (47.456%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.707     5.310    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  ff20/debounce_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  ff20/debounce_counter_reg[0]/Q
                         net (fo=4, routed)           0.794     6.560    ff20/debounce_counter_reg[0]
    SLICE_X1Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.140 r  ff20/DEBOUNCED_OUT0_carry_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     7.140    ff20/DEBOUNCED_OUT0_carry_i_10__2_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.254 r  ff20/DEBOUNCED_OUT0_carry_i_9__2/CO[3]
                         net (fo=1, routed)           0.009     7.263    ff20/DEBOUNCED_OUT0_carry_i_9__2_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  ff20/DEBOUNCED_OUT0_carry__0_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.377    ff20/DEBOUNCED_OUT0_carry__0_i_3__2_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  ff20/DEBOUNCED_OUT0_carry__0_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     7.491    ff20/DEBOUNCED_OUT0_carry__0_i_9__2_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  ff20/DEBOUNCED_OUT0_carry__1_i_4__2/CO[3]
                         net (fo=1, routed)           0.000     7.605    ff20/DEBOUNCED_OUT0_carry__1_i_4__2_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.719 r  ff20/DEBOUNCED_OUT0_carry__1_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     7.719    ff20/DEBOUNCED_OUT0_carry__1_i_9__2_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.053 f  ff20/DEBOUNCED_OUT0_carry__2_i_10__2/O[1]
                         net (fo=2, routed)           0.956     9.009    ff20/p_0_in[26]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.303     9.312 r  ff20/DEBOUNCED_OUT0_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     9.312    ff20/DEBOUNCED_OUT0_carry__2_i_7__2_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.862 r  ff20/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           0.875    10.737    ff20/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X6Y76          LUT3 (Prop_lut3_I1_O)        0.124    10.861 r  ff20/DEBOUNCED_OUT_i_1__2/O
                         net (fo=1, routed)           0.000    10.861    ff20/DEBOUNCED_OUT_i_1__2_n_0
    SLICE_X6Y76          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.588    15.011    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X6Y76          FDRE (Setup_fdre_C_D)        0.081    15.315    ff20/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  4.454    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 ff21/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff21/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.976ns (53.722%)  route 2.564ns (46.278%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.705     5.308    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  ff21/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  ff21/debounce_counter_reg[1]/Q
                         net (fo=2, routed)           0.824     6.588    ff21/debounce_counter_reg[1]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.244 r  ff21/DEBOUNCED_OUT0_carry_i_10__3/CO[3]
                         net (fo=1, routed)           0.009     7.253    ff21/DEBOUNCED_OUT0_carry_i_10__3_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.367 r  ff21/DEBOUNCED_OUT0_carry_i_9__3/CO[3]
                         net (fo=1, routed)           0.000     7.367    ff21/DEBOUNCED_OUT0_carry_i_9__3_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.481 r  ff21/DEBOUNCED_OUT0_carry__0_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     7.481    ff21/DEBOUNCED_OUT0_carry__0_i_3__3_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.595 r  ff21/DEBOUNCED_OUT0_carry__0_i_9__3/CO[3]
                         net (fo=1, routed)           0.000     7.595    ff21/DEBOUNCED_OUT0_carry__0_i_9__3_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.709 r  ff21/DEBOUNCED_OUT0_carry__1_i_4__3/CO[3]
                         net (fo=1, routed)           0.000     7.709    ff21/DEBOUNCED_OUT0_carry__1_i_4__3_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.823 r  ff21/DEBOUNCED_OUT0_carry__1_i_9__3/CO[3]
                         net (fo=1, routed)           0.000     7.823    ff21/DEBOUNCED_OUT0_carry__1_i_9__3_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.157 f  ff21/DEBOUNCED_OUT0_carry__2_i_10__3/O[1]
                         net (fo=2, routed)           0.973     9.130    ff21/p_0_in[26]
    SLICE_X2Y79          LUT2 (Prop_lut2_I0_O)        0.303     9.433 r  ff21/DEBOUNCED_OUT0_carry__2_i_7__3/O
                         net (fo=1, routed)           0.000     9.433    ff21/DEBOUNCED_OUT0_carry__2_i_7__3_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.966 r  ff21/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           0.757    10.723    ff21/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X2Y75          LUT3 (Prop_lut3_I1_O)        0.124    10.847 r  ff21/DEBOUNCED_OUT_i_1__3/O
                         net (fo=1, routed)           0.000    10.847    ff21/DEBOUNCED_OUT_i_1__3_n_0
    SLICE_X2Y75          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.588    15.011    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X2Y75          FDRE (Setup_fdre_C_D)        0.077    15.311    ff21/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.847    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             5.337ns  (required time - arrival time)
  Source:                 ff15/shift_counter_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff15/binary_reg[19]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.308ns  (logic 0.845ns (19.616%)  route 3.463ns (80.384%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 19.950 - 15.000 ) 
    Source Clock Delay      (SCD):    5.327ns = ( 10.327 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.724    10.327    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  ff15/shift_counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.422    10.749 r  ff15/shift_counter_reg[0]/Q
                         net (fo=7, routed)           0.663    11.412    ff15/shift_counter[0]
    SLICE_X4Y88          LUT2 (Prop_lut2_I0_O)        0.299    11.711 f  ff15/shift_counter[4]_i_3/O
                         net (fo=1, routed)           0.658    12.369    ff15/shift_counter[4]_i_3_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I2_O)        0.124    12.493 r  ff15/shift_counter[4]_i_1/O
                         net (fo=57, routed)          2.141    14.634    ff15/shift_counter[4]_i_1_n_0
    SLICE_X11Y95         FDCE                                         r  ff15/binary_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.527    19.950    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y95         FDCE                                         r  ff15/binary_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.259    20.209    
                         clock uncertainty           -0.035    20.173    
    SLICE_X11Y95         FDCE (Setup_fdce_C_CE)      -0.202    19.971    ff15/binary_reg[19]
  -------------------------------------------------------------------
                         required time                         19.971    
                         arrival time                         -14.634    
  -------------------------------------------------------------------
                         slack                                  5.337    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 ff15/shift_counter_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff15/binary_reg[20]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.283ns  (logic 0.845ns (19.728%)  route 3.438ns (80.272%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 19.947 - 15.000 ) 
    Source Clock Delay      (SCD):    5.327ns = ( 10.327 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.724    10.327    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  ff15/shift_counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.422    10.749 r  ff15/shift_counter_reg[0]/Q
                         net (fo=7, routed)           0.663    11.412    ff15/shift_counter[0]
    SLICE_X4Y88          LUT2 (Prop_lut2_I0_O)        0.299    11.711 f  ff15/shift_counter[4]_i_3/O
                         net (fo=1, routed)           0.658    12.369    ff15/shift_counter[4]_i_3_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I2_O)        0.124    12.493 r  ff15/shift_counter[4]_i_1/O
                         net (fo=57, routed)          2.117    14.610    ff15/shift_counter[4]_i_1_n_0
    SLICE_X12Y95         FDCE                                         r  ff15/binary_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.524    19.947    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y95         FDCE                                         r  ff15/binary_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.259    20.206    
                         clock uncertainty           -0.035    20.170    
    SLICE_X12Y95         FDCE (Setup_fdce_C_CE)      -0.164    20.006    ff15/binary_reg[20]
  -------------------------------------------------------------------
                         required time                         20.006    
                         arrival time                         -14.610    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 ff15/shift_counter_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff15/binary_reg[21]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.283ns  (logic 0.845ns (19.728%)  route 3.438ns (80.272%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 19.947 - 15.000 ) 
    Source Clock Delay      (SCD):    5.327ns = ( 10.327 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.724    10.327    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  ff15/shift_counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.422    10.749 r  ff15/shift_counter_reg[0]/Q
                         net (fo=7, routed)           0.663    11.412    ff15/shift_counter[0]
    SLICE_X4Y88          LUT2 (Prop_lut2_I0_O)        0.299    11.711 f  ff15/shift_counter[4]_i_3/O
                         net (fo=1, routed)           0.658    12.369    ff15/shift_counter[4]_i_3_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I2_O)        0.124    12.493 r  ff15/shift_counter[4]_i_1/O
                         net (fo=57, routed)          2.117    14.610    ff15/shift_counter[4]_i_1_n_0
    SLICE_X12Y95         FDCE                                         r  ff15/binary_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.524    19.947    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y95         FDCE                                         r  ff15/binary_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.259    20.206    
                         clock uncertainty           -0.035    20.170    
    SLICE_X12Y95         FDCE (Setup_fdce_C_CE)      -0.164    20.006    ff15/binary_reg[21]
  -------------------------------------------------------------------
                         required time                         20.006    
                         arrival time                         -14.610    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 ff15/shift_counter_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff15/binary_reg[22]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.283ns  (logic 0.845ns (19.728%)  route 3.438ns (80.272%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 19.947 - 15.000 ) 
    Source Clock Delay      (SCD):    5.327ns = ( 10.327 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.724    10.327    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  ff15/shift_counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.422    10.749 r  ff15/shift_counter_reg[0]/Q
                         net (fo=7, routed)           0.663    11.412    ff15/shift_counter[0]
    SLICE_X4Y88          LUT2 (Prop_lut2_I0_O)        0.299    11.711 f  ff15/shift_counter[4]_i_3/O
                         net (fo=1, routed)           0.658    12.369    ff15/shift_counter[4]_i_3_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I2_O)        0.124    12.493 r  ff15/shift_counter[4]_i_1/O
                         net (fo=57, routed)          2.117    14.610    ff15/shift_counter[4]_i_1_n_0
    SLICE_X12Y95         FDCE                                         r  ff15/binary_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.524    19.947    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y95         FDCE                                         r  ff15/binary_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.259    20.206    
                         clock uncertainty           -0.035    20.170    
    SLICE_X12Y95         FDCE (Setup_fdce_C_CE)      -0.164    20.006    ff15/binary_reg[22]
  -------------------------------------------------------------------
                         required time                         20.006    
                         arrival time                         -14.610    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 ff15/shift_counter_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff15/binary_reg[23]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.283ns  (logic 0.845ns (19.728%)  route 3.438ns (80.272%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 19.947 - 15.000 ) 
    Source Clock Delay      (SCD):    5.327ns = ( 10.327 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.724    10.327    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  ff15/shift_counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.422    10.749 r  ff15/shift_counter_reg[0]/Q
                         net (fo=7, routed)           0.663    11.412    ff15/shift_counter[0]
    SLICE_X4Y88          LUT2 (Prop_lut2_I0_O)        0.299    11.711 f  ff15/shift_counter[4]_i_3/O
                         net (fo=1, routed)           0.658    12.369    ff15/shift_counter[4]_i_3_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I2_O)        0.124    12.493 r  ff15/shift_counter[4]_i_1/O
                         net (fo=57, routed)          2.117    14.610    ff15/shift_counter[4]_i_1_n_0
    SLICE_X12Y95         FDCE                                         r  ff15/binary_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.524    19.947    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y95         FDCE                                         r  ff15/binary_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.259    20.206    
                         clock uncertainty           -0.035    20.170    
    SLICE_X12Y95         FDCE (Setup_fdce_C_CE)      -0.164    20.006    ff15/binary_reg[23]
  -------------------------------------------------------------------
                         required time                         20.006    
                         arrival time                         -14.610    
  -------------------------------------------------------------------
                         slack                                  5.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ff15/binary_reg[25]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff15/binary_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.288ns  (logic 0.191ns (66.350%)  route 0.097ns (33.650%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns = ( 7.039 - 5.000 ) 
    Source Clock Delay      (SCD):    1.522ns = ( 6.522 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.603     6.522    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  ff15/binary_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.146     6.668 r  ff15/binary_reg[25]/Q
                         net (fo=1, routed)           0.097     6.765    ff15/in3[26]
    SLICE_X4Y95          LUT4 (Prop_lut4_I1_O)        0.045     6.810 r  ff15/binary[26]_i_1/O
                         net (fo=1, routed)           0.000     6.810    ff15/binary[26]_i_1_n_0
    SLICE_X4Y95          FDCE                                         r  ff15/binary_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.874     7.039    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  ff15/binary_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.535    
    SLICE_X4Y95          FDCE (Hold_fdce_C_D)         0.098     6.633    ff15/binary_reg[26]
  -------------------------------------------------------------------
                         required time                         -6.633    
                         arrival time                           6.810    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ff15/binary_reg[18]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff15/binary_reg[19]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns = ( 7.011 - 5.000 ) 
    Source Clock Delay      (SCD):    1.494ns = ( 6.494 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.575     6.494    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y95         FDCE                                         r  ff15/binary_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDCE (Prop_fdce_C_Q)         0.167     6.661 r  ff15/binary_reg[18]/Q
                         net (fo=1, routed)           0.082     6.743    ff15/in3[19]
    SLICE_X11Y95         LUT4 (Prop_lut4_I1_O)        0.045     6.788 r  ff15/binary[19]_i_1/O
                         net (fo=1, routed)           0.000     6.788    ff15/binary[19]_i_1_n_0
    SLICE_X11Y95         FDCE                                         r  ff15/binary_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.846     7.011    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y95         FDCE                                         r  ff15/binary_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.507    
    SLICE_X11Y95         FDCE (Hold_fdce_C_D)         0.098     6.605    ff15/binary_reg[19]
  -------------------------------------------------------------------
                         required time                         -6.605    
                         arrival time                           6.788    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ff15/bcds_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff15/bcds_out_reg_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.227ns  (logic 0.151ns (66.629%)  route 0.076ns (33.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 6.996 - 5.000 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 6.482 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.563     6.482    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y76          FDCE                                         r  ff15/bcds_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDCE (Prop_fdce_C_Q)         0.151     6.633 r  ff15/bcds_reg[4]/Q
                         net (fo=5, routed)           0.076     6.709    ff15/L[4]
    SLICE_X9Y76          FDCE                                         r  ff15/bcds_out_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.831     6.996    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y76          FDCE                                         r  ff15/bcds_out_reg_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.495    
    SLICE_X9Y76          FDCE (Hold_fdce_C_D)         0.025     6.520    ff15/bcds_out_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.520    
                         arrival time                           6.709    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ff15/bcds_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff15/bcds_out_reg_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.306ns  (logic 0.146ns (47.776%)  route 0.160ns (52.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 6.995 - 5.000 ) 
    Source Clock Delay      (SCD):    1.481ns = ( 6.481 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.562     6.481    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y75          FDCE                                         r  ff15/bcds_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.146     6.627 r  ff15/bcds_reg[7]/Q
                         net (fo=5, routed)           0.160     6.787    ff15/L[7]
    SLICE_X9Y74          FDCE                                         r  ff15/bcds_out_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.830     6.995    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y74          FDCE                                         r  ff15/bcds_out_reg_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.515    
    SLICE_X9Y74          FDCE (Hold_fdce_C_D)         0.079     6.594    ff15/bcds_out_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.594    
                         arrival time                           6.787    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ff15/bcds_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff15/bcds_out_reg_reg[19]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.306ns  (logic 0.167ns (54.626%)  route 0.139ns (45.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 6.998 - 5.000 ) 
    Source Clock Delay      (SCD):    1.484ns = ( 6.484 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.565     6.484    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y72         FDCE                                         r  ff15/bcds_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDCE (Prop_fdce_C_Q)         0.167     6.651 r  ff15/bcds_reg[19]/Q
                         net (fo=5, routed)           0.139     6.790    ff15/bcds_reg_n_0_[19]
    SLICE_X9Y72          FDCE                                         r  ff15/bcds_out_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.833     6.998    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDCE                                         r  ff15/bcds_out_reg_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.518    
    SLICE_X9Y72          FDCE (Hold_fdce_C_D)         0.077     6.595    ff15/bcds_out_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -6.595    
                         arrival time                           6.790    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ff15/bcds_reg[23]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff15/bcds_out_reg_reg[23]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.306ns  (logic 0.167ns (54.637%)  route 0.139ns (45.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 6.996 - 5.000 ) 
    Source Clock Delay      (SCD):    1.484ns = ( 6.484 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.565     6.484    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y72         FDCE                                         r  ff15/bcds_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDCE (Prop_fdce_C_Q)         0.167     6.651 r  ff15/bcds_reg[23]/Q
                         net (fo=4, routed)           0.139     6.790    ff15/bcds_reg_n_0_[23]
    SLICE_X9Y73          FDCE                                         r  ff15/bcds_out_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.831     6.996    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDCE                                         r  ff15/bcds_out_reg_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.516    
    SLICE_X9Y73          FDCE (Hold_fdce_C_D)         0.077     6.593    ff15/bcds_out_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -6.593    
                         arrival time                           6.790    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ff15/bcds_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff15/bcds_out_reg_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.290ns  (logic 0.167ns (57.565%)  route 0.123ns (42.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 6.996 - 5.000 ) 
    Source Clock Delay      (SCD):    1.481ns = ( 6.481 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.562     6.481    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y75         FDCE                                         r  ff15/bcds_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDCE (Prop_fdce_C_Q)         0.167     6.648 r  ff15/bcds_reg[13]/Q
                         net (fo=5, routed)           0.123     6.771    ff15/bcds_reg_n_0_[13]
    SLICE_X11Y76         FDCE                                         r  ff15/bcds_out_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.831     6.996    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y76         FDCE                                         r  ff15/bcds_out_reg_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.495    
    SLICE_X11Y76         FDCE (Hold_fdce_C_D)         0.077     6.572    ff15/bcds_out_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -6.572    
                         arrival time                           6.771    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ff15/bcds_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff15/bcds_out_reg_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.248ns  (logic 0.133ns (53.544%)  route 0.115ns (46.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 6.996 - 5.000 ) 
    Source Clock Delay      (SCD):    1.481ns = ( 6.481 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.562     6.481    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y75          FDCE                                         r  ff15/bcds_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDCE (Prop_fdce_C_Q)         0.133     6.614 r  ff15/bcds_reg[8]/Q
                         net (fo=5, routed)           0.115     6.730    ff15/bcds_reg_n_0_[8]
    SLICE_X9Y76          FDCE                                         r  ff15/bcds_out_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.831     6.996    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y76          FDCE                                         r  ff15/bcds_out_reg_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.495    
    SLICE_X9Y76          FDCE (Hold_fdce_C_D)         0.025     6.520    ff15/bcds_out_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.520    
                         arrival time                           6.730    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ff15/FSM_onehot_state_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff15/FSM_onehot_state_reg[0]/D
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.288ns  (logic 0.146ns (50.692%)  route 0.142ns (49.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 7.037 - 5.000 ) 
    Source Clock Delay      (SCD):    1.519ns = ( 6.519 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.600     6.519    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  ff15/FSM_onehot_state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.146     6.665 r  ff15/FSM_onehot_state_reg[2]/Q
                         net (fo=26, routed)          0.142     6.807    ff15/bcds_out_reg_next
    SLICE_X3Y86          FDPE                                         r  ff15/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.872     7.037    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDPE                                         r  ff15/FSM_onehot_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.517     6.519    
    SLICE_X3Y86          FDPE (Hold_fdpe_C_D)         0.077     6.596    ff15/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.596    
                         arrival time                           6.807    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ff15/bcds_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff15/bcds_out_reg_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.306ns  (logic 0.167ns (54.587%)  route 0.139ns (45.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 6.996 - 5.000 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 6.482 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.563     6.482    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y76          FDCE                                         r  ff15/bcds_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDCE (Prop_fdce_C_Q)         0.167     6.649 r  ff15/bcds_reg[1]/Q
                         net (fo=5, routed)           0.139     6.788    ff15/bcds_reg_n_0_[1]
    SLICE_X10Y76         FDCE                                         r  ff15/bcds_out_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.831     6.996    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y76         FDCE                                         r  ff15/bcds_out_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.516    
    SLICE_X10Y76         FDCE (Hold_fdce_C_D)         0.056     6.572    ff15/bcds_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.572    
                         arrival time                           6.788    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y83    ff1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y85    ff1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y85    ff1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y86    ff1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y86    ff1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y86    ff1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y86    ff1/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y87    ff1/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y87    ff1/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y83    ff1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y83    ff1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y85    ff1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y85    ff1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y85    ff1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y85    ff1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y86    ff1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y86    ff1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y86    ff1/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y86    ff1/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y83    ff1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y83    ff1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y85    ff1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y85    ff1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y85    ff1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y85    ff1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y86    ff1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y86    ff1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y86    ff1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y86    ff1/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           470 Endpoints
Min Delay           470 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff4/ff1/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.472ns  (logic 17.149ns (67.325%)  route 8.323ns (32.675%))
  Logic Levels:           8  (DSP48E1=6 FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[2]/C
    SLICE_X12Y71         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  ff4/ff1/count_reg[2]/Q
                         net (fo=8, routed)           0.744     1.222    ff5/BCD_BUS_OUT[7]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[8])
                                                      4.018     5.240 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.438     5.678    ff5/plusOp_n_97
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_C[8]_P[1])
                                                      1.820     7.498 r  ff5/plusOp__0/P[1]
                         net (fo=1, routed)           0.867     8.365    ff5/plusOp__0_n_104
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_C[1]_P[3])
                                                      1.820    10.185 r  ff5/plusOp__1/P[3]
                         net (fo=1, routed)           0.867    11.052    ff5/plusOp__1_n_102
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_C[3]_P[18])
                                                      1.820    12.872 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.310    ff5/plusOp__2_n_87
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_C[18]_P[1])
                                                      1.820    15.130 r  ff5/plusOp__3/P[1]
                         net (fo=1, routed)           0.958    16.088    ff5/plusOp__3_n_104
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[1]_P[2])
                                                      1.820    17.908 r  ff5/plusOp__4/P[2]
                         net (fo=3, routed)           4.011    21.919    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    25.472 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.472    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.316ns  (logic 17.116ns (67.610%)  route 8.200ns (32.390%))
  Logic Levels:           8  (DSP48E1=6 FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[2]/C
    SLICE_X12Y71         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  ff4/ff1/count_reg[2]/Q
                         net (fo=8, routed)           0.744     1.222    ff5/BCD_BUS_OUT[7]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[8])
                                                      4.018     5.240 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.438     5.678    ff5/plusOp_n_97
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_C[8]_P[1])
                                                      1.820     7.498 r  ff5/plusOp__0/P[1]
                         net (fo=1, routed)           0.867     8.365    ff5/plusOp__0_n_104
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_C[1]_P[3])
                                                      1.820    10.185 r  ff5/plusOp__1/P[3]
                         net (fo=1, routed)           0.867    11.052    ff5/plusOp__1_n_102
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_C[3]_P[18])
                                                      1.820    12.872 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.310    ff5/plusOp__2_n_87
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_C[18]_P[1])
                                                      1.820    15.130 r  ff5/plusOp__3/P[1]
                         net (fo=1, routed)           0.958    16.088    ff5/plusOp__3_n_104
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[1]_P[0])
                                                      1.820    17.908 r  ff5/plusOp__4/P[0]
                         net (fo=3, routed)           3.888    21.796    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    25.316 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.316    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.191ns  (logic 17.131ns (68.006%)  route 8.060ns (31.994%))
  Logic Levels:           8  (DSP48E1=6 FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[2]/C
    SLICE_X12Y71         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  ff4/ff1/count_reg[2]/Q
                         net (fo=8, routed)           0.744     1.222    ff5/BCD_BUS_OUT[7]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[8])
                                                      4.018     5.240 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.438     5.678    ff5/plusOp_n_97
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_C[8]_P[1])
                                                      1.820     7.498 r  ff5/plusOp__0/P[1]
                         net (fo=1, routed)           0.867     8.365    ff5/plusOp__0_n_104
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_C[1]_P[3])
                                                      1.820    10.185 r  ff5/plusOp__1/P[3]
                         net (fo=1, routed)           0.867    11.052    ff5/plusOp__1_n_102
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_C[3]_P[18])
                                                      1.820    12.872 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.310    ff5/plusOp__2_n_87
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_C[18]_P[1])
                                                      1.820    15.130 r  ff5/plusOp__3/P[1]
                         net (fo=1, routed)           0.958    16.088    ff5/plusOp__3_n_104
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[1]_P[1])
                                                      1.820    17.908 r  ff5/plusOp__4/P[1]
                         net (fo=3, routed)           3.748    21.656    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    25.191 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.191    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.620ns  (logic 17.147ns (69.644%)  route 7.474ns (30.356%))
  Logic Levels:           8  (DSP48E1=6 FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[2]/C
    SLICE_X12Y71         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  ff4/ff1/count_reg[2]/Q
                         net (fo=8, routed)           0.744     1.222    ff5/BCD_BUS_OUT[7]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[8])
                                                      4.018     5.240 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.438     5.678    ff5/plusOp_n_97
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_C[8]_P[1])
                                                      1.820     7.498 r  ff5/plusOp__0/P[1]
                         net (fo=1, routed)           0.867     8.365    ff5/plusOp__0_n_104
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_C[1]_P[3])
                                                      1.820    10.185 r  ff5/plusOp__1/P[3]
                         net (fo=1, routed)           0.867    11.052    ff5/plusOp__1_n_102
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_C[3]_P[18])
                                                      1.820    12.872 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.310    ff5/plusOp__2_n_87
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_C[18]_P[1])
                                                      1.820    15.130 r  ff5/plusOp__3/P[1]
                         net (fo=1, routed)           0.958    16.088    ff5/plusOp__3_n_104
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[1]_P[3])
                                                      1.820    17.908 r  ff5/plusOp__4/P[3]
                         net (fo=3, routed)           3.162    21.070    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    24.620 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.620    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.464ns  (logic 17.148ns (70.094%)  route 7.316ns (29.906%))
  Logic Levels:           8  (DSP48E1=6 FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[2]/C
    SLICE_X12Y71         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  ff4/ff1/count_reg[2]/Q
                         net (fo=8, routed)           0.744     1.222    ff5/BCD_BUS_OUT[7]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[8])
                                                      4.018     5.240 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.438     5.678    ff5/plusOp_n_97
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_C[8]_P[1])
                                                      1.820     7.498 r  ff5/plusOp__0/P[1]
                         net (fo=1, routed)           0.867     8.365    ff5/plusOp__0_n_104
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_C[1]_P[3])
                                                      1.820    10.185 r  ff5/plusOp__1/P[3]
                         net (fo=1, routed)           0.867    11.052    ff5/plusOp__1_n_102
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_C[3]_P[18])
                                                      1.820    12.872 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.310    ff5/plusOp__2_n_87
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_C[18]_P[1])
                                                      1.820    15.130 r  ff5/plusOp__3/P[1]
                         net (fo=1, routed)           0.958    16.088    ff5/plusOp__3_n_104
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      1.820    17.908 r  ff5/plusOp__4/P[4]
                         net (fo=3, routed)           3.004    20.912    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    24.464 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    24.464    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.141ns  (logic 17.148ns (71.034%)  route 6.993ns (28.966%))
  Logic Levels:           8  (DSP48E1=6 FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[2]/C
    SLICE_X12Y71         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  ff4/ff1/count_reg[2]/Q
                         net (fo=8, routed)           0.744     1.222    ff5/BCD_BUS_OUT[7]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[8])
                                                      4.018     5.240 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.438     5.678    ff5/plusOp_n_97
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_C[8]_P[1])
                                                      1.820     7.498 r  ff5/plusOp__0/P[1]
                         net (fo=1, routed)           0.867     8.365    ff5/plusOp__0_n_104
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_C[1]_P[3])
                                                      1.820    10.185 r  ff5/plusOp__1/P[3]
                         net (fo=1, routed)           0.867    11.052    ff5/plusOp__1_n_102
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_C[3]_P[18])
                                                      1.820    12.872 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.310    ff5/plusOp__2_n_87
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_C[18]_P[1])
                                                      1.820    15.130 r  ff5/plusOp__3/P[1]
                         net (fo=1, routed)           0.958    16.088    ff5/plusOp__3_n_104
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[1]_P[10])
                                                      1.820    17.908 r  ff5/plusOp__4/P[10]
                         net (fo=3, routed)           2.681    20.589    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    24.141 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000    24.141    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.018ns  (logic 17.150ns (71.405%)  route 6.868ns (28.595%))
  Logic Levels:           8  (DSP48E1=6 FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[2]/C
    SLICE_X12Y71         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  ff4/ff1/count_reg[2]/Q
                         net (fo=8, routed)           0.744     1.222    ff5/BCD_BUS_OUT[7]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[8])
                                                      4.018     5.240 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.438     5.678    ff5/plusOp_n_97
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_C[8]_P[1])
                                                      1.820     7.498 r  ff5/plusOp__0/P[1]
                         net (fo=1, routed)           0.867     8.365    ff5/plusOp__0_n_104
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_C[1]_P[3])
                                                      1.820    10.185 r  ff5/plusOp__1/P[3]
                         net (fo=1, routed)           0.867    11.052    ff5/plusOp__1_n_102
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_C[3]_P[18])
                                                      1.820    12.872 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.310    ff5/plusOp__2_n_87
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_C[18]_P[1])
                                                      1.820    15.130 r  ff5/plusOp__3/P[1]
                         net (fo=1, routed)           0.958    16.088    ff5/plusOp__3_n_104
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[1]_P[13])
                                                      1.820    17.908 r  ff5/plusOp__4/P[13]
                         net (fo=3, routed)           2.556    20.464    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    24.018 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    24.018    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.018ns  (logic 17.165ns (71.467%)  route 6.853ns (28.533%))
  Logic Levels:           8  (DSP48E1=6 FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[2]/C
    SLICE_X12Y71         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  ff4/ff1/count_reg[2]/Q
                         net (fo=8, routed)           0.744     1.222    ff5/BCD_BUS_OUT[7]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[8])
                                                      4.018     5.240 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.438     5.678    ff5/plusOp_n_97
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_C[8]_P[1])
                                                      1.820     7.498 r  ff5/plusOp__0/P[1]
                         net (fo=1, routed)           0.867     8.365    ff5/plusOp__0_n_104
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_C[1]_P[3])
                                                      1.820    10.185 r  ff5/plusOp__1/P[3]
                         net (fo=1, routed)           0.867    11.052    ff5/plusOp__1_n_102
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_C[3]_P[18])
                                                      1.820    12.872 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.310    ff5/plusOp__2_n_87
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_C[18]_P[1])
                                                      1.820    15.130 r  ff5/plusOp__3/P[1]
                         net (fo=1, routed)           0.958    16.088    ff5/plusOp__3_n_104
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[1]_P[15])
                                                      1.820    17.908 r  ff5/plusOp__4/P[15]
                         net (fo=3, routed)           2.541    20.449    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    24.018 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    24.018    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.852ns  (logic 17.166ns (71.970%)  route 6.686ns (28.030%))
  Logic Levels:           8  (DSP48E1=6 FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[2]/C
    SLICE_X12Y71         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  ff4/ff1/count_reg[2]/Q
                         net (fo=8, routed)           0.744     1.222    ff5/BCD_BUS_OUT[7]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[8])
                                                      4.018     5.240 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.438     5.678    ff5/plusOp_n_97
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_C[8]_P[1])
                                                      1.820     7.498 r  ff5/plusOp__0/P[1]
                         net (fo=1, routed)           0.867     8.365    ff5/plusOp__0_n_104
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_C[1]_P[3])
                                                      1.820    10.185 r  ff5/plusOp__1/P[3]
                         net (fo=1, routed)           0.867    11.052    ff5/plusOp__1_n_102
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_C[3]_P[18])
                                                      1.820    12.872 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.310    ff5/plusOp__2_n_87
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_C[18]_P[1])
                                                      1.820    15.130 r  ff5/plusOp__3/P[1]
                         net (fo=1, routed)           0.958    16.088    ff5/plusOp__3_n_104
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[1]_P[14])
                                                      1.820    17.908 r  ff5/plusOp__4/P[14]
                         net (fo=3, routed)           2.374    20.282    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    23.852 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    23.852    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.821ns  (logic 17.150ns (71.997%)  route 6.670ns (28.003%))
  Logic Levels:           8  (DSP48E1=6 FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[2]/C
    SLICE_X12Y71         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  ff4/ff1/count_reg[2]/Q
                         net (fo=8, routed)           0.744     1.222    ff5/BCD_BUS_OUT[7]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[8])
                                                      4.018     5.240 r  ff5/plusOp/P[8]
                         net (fo=1, routed)           0.438     5.678    ff5/plusOp_n_97
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_C[8]_P[1])
                                                      1.820     7.498 r  ff5/plusOp__0/P[1]
                         net (fo=1, routed)           0.867     8.365    ff5/plusOp__0_n_104
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_C[1]_P[3])
                                                      1.820    10.185 r  ff5/plusOp__1/P[3]
                         net (fo=1, routed)           0.867    11.052    ff5/plusOp__1_n_102
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_C[3]_P[18])
                                                      1.820    12.872 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.438    13.310    ff5/plusOp__2_n_87
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_C[18]_P[1])
                                                      1.820    15.130 r  ff5/plusOp__3/P[1]
                         net (fo=1, routed)           0.958    16.088    ff5/plusOp__3_n_104
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[1]_P[9])
                                                      1.820    17.908 r  ff5/plusOp__4/P[9]
                         net (fo=3, routed)           2.359    20.266    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554    23.821 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    23.821    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff4/ff0/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff0/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE                         0.000     0.000 r  ff4/ff0/tick_reg__0/C
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ff4/ff0/tick_reg__0/Q
                         net (fo=1, routed)           0.051     0.215    ff4/ff0/tick_reg__0_n_0
    SLICE_X13Y72         LUT2 (Prop_lut2_I0_O)        0.045     0.260 r  ff4/ff0/tick_i_1/O
                         net (fo=1, routed)           0.000     0.260    ff4/ff0/tick_i_1_n_0
    SLICE_X13Y72         FDRE                                         r  ff4/ff0/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff1/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDRE                         0.000     0.000 r  ff4/ff1/tick_reg__0/C
    SLICE_X14Y71         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ff4/ff1/tick_reg__0/Q
                         net (fo=1, routed)           0.082     0.246    ff4/ff1/tick_reg__0_n_0
    SLICE_X15Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.291 r  ff4/ff1/tick_i_1__0/O
                         net (fo=1, routed)           0.000     0.291    ff4/ff1/tick_i_1__0_n_0
    SLICE_X15Y71         FDRE                                         r  ff4/ff1/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff13/current_rand_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff13/current_rand_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  ff13/current_rand_reg[5]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ff13/current_rand_reg[5]/Q
                         net (fo=3, routed)           0.070     0.198    ff13/Q[5]
    SLICE_X5Y86          LUT4 (Prop_lut4_I0_O)        0.099     0.297 r  ff13/p_0_out/O
                         net (fo=1, routed)           0.000     0.297    ff13/p_0_out__0[7]
    SLICE_X5Y86          FDRE                                         r  ff13/current_rand_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff5/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff5/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.209ns (70.236%)  route 0.089ns (29.764%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDCE                         0.000     0.000 r  ff4/ff5/count_reg[3]/C
    SLICE_X12Y67         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ff4/ff5/count_reg[3]/Q
                         net (fo=7, routed)           0.089     0.253    ff4/ff5/Q[3]
    SLICE_X13Y67         LUT6 (Prop_lut6_I3_O)        0.045     0.298 r  ff4/ff5/tick__0_i_1__4/O
                         net (fo=1, routed)           0.000     0.298    ff4/ff5/tick__0_i_1__4_n_0
    SLICE_X13Y67         FDRE                                         r  ff4/ff5/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff0/current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.191ns (62.492%)  route 0.115ns (37.508%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE                         0.000     0.000 r  ff0/current_state_reg[3]/C
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ff0/current_state_reg[3]/Q
                         net (fo=25, routed)          0.115     0.261    ff0/current_state_reg_n_0_[3]
    SLICE_X6Y73          LUT6 (Prop_lut6_I4_O)        0.045     0.306 r  ff0/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.306    ff0/p_1_in[0]
    SLICE_X6Y73          FDRE                                         r  ff0/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff13/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff13/current_rand_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.149%)  route 0.171ns (54.851%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE                         0.000     0.000 r  ff13/current_rand_reg[4]/C
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[4]/Q
                         net (fo=3, routed)           0.171     0.312    ff13/Q[4]
    SLICE_X5Y85          FDRE                                         r  ff13/current_rand_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff1/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.191ns (60.917%)  route 0.123ns (39.083%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDRE                         0.000     0.000 r  ff4/ff1/tick_reg/C
    SLICE_X15Y71         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ff4/ff1/tick_reg/Q
                         net (fo=9, routed)           0.123     0.269    ff4/ff1/tick_1
    SLICE_X14Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.314 r  ff4/ff1/tick__0_i_1__0/O
                         net (fo=1, routed)           0.000     0.314    ff4/ff1/tick__0_i_1__0_n_0
    SLICE_X14Y71         FDRE                                         r  ff4/ff1/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff9/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff9/TIMER_FINISHED_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.209ns (64.423%)  route 0.115ns (35.577%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE                         0.000     0.000 r  ff9/count_reg[2]/C
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  ff9/count_reg[2]/Q
                         net (fo=5, routed)           0.115     0.279    ff9/count_reg[2]
    SLICE_X3Y72          LUT6 (Prop_lut6_I3_O)        0.045     0.324 r  ff9/TIMER_FINISHED_i_1/O
                         net (fo=1, routed)           0.000     0.324    ff9/TIMER_FINISHED_i_1_n_0
    SLICE_X3Y72          FDCE                                         r  ff9/TIMER_FINISHED_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/next_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff0/current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.212ns (64.777%)  route 0.115ns (35.223%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE                         0.000     0.000 r  ff0/next_state_reg[2]/C
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ff0/next_state_reg[2]/Q
                         net (fo=2, routed)           0.115     0.282    ff0/next_state_reg_n_0_[2]
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.045     0.327 r  ff0/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.327    ff0/p_1_in[2]
    SLICE_X7Y73          FDRE                                         r  ff0/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff0/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff0/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.276%)  route 0.145ns (43.724%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDCE                         0.000     0.000 r  ff4/ff0/count_reg[3]/C
    SLICE_X13Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff4/ff0/count_reg[3]/Q
                         net (fo=7, routed)           0.145     0.286    ff4/ff0/Q[3]
    SLICE_X12Y72         LUT6 (Prop_lut6_I3_O)        0.045     0.331 r  ff4/ff0/tick__0_i_1/O
                         net (fo=1, routed)           0.000     0.331    ff4/ff0/tick__0_i_1_n_0
    SLICE_X12Y72         FDRE                                         r  ff4/ff0/tick_reg__0/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff15/bcds_out_reg_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.066ns  (logic 1.412ns (23.278%)  route 4.654ns (76.722%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.629    10.232    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y76         FDCE                                         r  ff15/bcds_out_reg_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDCE (Prop_fdce_C_Q)         0.524    10.756 r  ff15/bcds_out_reg_reg[14]/Q
                         net (fo=1, routed)           0.821    11.576    ff15/BCD_8_DIGIT_OUT[17]
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  ff15/g0_b7_i_34/O
                         net (fo=2, routed)           1.156    12.857    ff3/g0_b7_i_13_1
    SLICE_X9Y72          LUT6 (Prop_lut6_I5_O)        0.124    12.981 r  ff3/g0_b7_i_25/O
                         net (fo=1, routed)           0.000    12.981    ff3/g0_b7_i_25_n_0
    SLICE_X9Y72          MUXF7 (Prop_muxf7_I1_O)      0.217    13.198 r  ff3/g0_b7_i_13/O
                         net (fo=1, routed)           1.171    14.369    ff0/g0_b0_1
    SLICE_X4Y71          LUT6 (Prop_lut6_I5_O)        0.299    14.668 r  ff0/g0_b7_i_4/O
                         net (fo=8, routed)           0.986    15.654    ff3/SEGMENT_LIGHT_OUT_reg[7][1]
    SLICE_X4Y69          LUT6 (Prop_lut6_I4_O)        0.124    15.778 r  ff3/g0_b0/O
                         net (fo=1, routed)           0.519    16.298    ff12/ff1/D[0]
    SLICE_X4Y69          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff15/bcds_out_reg_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.995ns  (logic 1.412ns (23.552%)  route 4.583ns (76.448%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.629    10.232    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y76         FDCE                                         r  ff15/bcds_out_reg_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDCE (Prop_fdce_C_Q)         0.524    10.756 r  ff15/bcds_out_reg_reg[14]/Q
                         net (fo=1, routed)           0.821    11.576    ff15/BCD_8_DIGIT_OUT[17]
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  ff15/g0_b7_i_34/O
                         net (fo=2, routed)           1.156    12.857    ff3/g0_b7_i_13_1
    SLICE_X9Y72          LUT6 (Prop_lut6_I5_O)        0.124    12.981 r  ff3/g0_b7_i_25/O
                         net (fo=1, routed)           0.000    12.981    ff3/g0_b7_i_25_n_0
    SLICE_X9Y72          MUXF7 (Prop_muxf7_I1_O)      0.217    13.198 r  ff3/g0_b7_i_13/O
                         net (fo=1, routed)           1.171    14.369    ff0/g0_b0_1
    SLICE_X4Y71          LUT6 (Prop_lut6_I5_O)        0.299    14.668 r  ff0/g0_b7_i_4/O
                         net (fo=8, routed)           0.840    15.508    ff3/SEGMENT_LIGHT_OUT_reg[7][1]
    SLICE_X4Y70          LUT6 (Prop_lut6_I4_O)        0.124    15.632 r  ff3/g0_b2/O
                         net (fo=1, routed)           0.595    16.227    ff12/ff1/D[2]
    SLICE_X4Y70          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff15/bcds_out_reg_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.934ns  (logic 1.412ns (23.795%)  route 4.522ns (76.205%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.629    10.232    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y76         FDCE                                         r  ff15/bcds_out_reg_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y76         FDCE (Prop_fdce_C_Q)         0.524    10.756 r  ff15/bcds_out_reg_reg[14]/Q
                         net (fo=1, routed)           0.821    11.576    ff15/BCD_8_DIGIT_OUT[17]
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  ff15/g0_b7_i_34/O
                         net (fo=2, routed)           1.156    12.857    ff3/g0_b7_i_13_1
    SLICE_X9Y72          LUT6 (Prop_lut6_I5_O)        0.124    12.981 r  ff3/g0_b7_i_25/O
                         net (fo=1, routed)           0.000    12.981    ff3/g0_b7_i_25_n_0
    SLICE_X9Y72          MUXF7 (Prop_muxf7_I1_O)      0.217    13.198 r  ff3/g0_b7_i_13/O
                         net (fo=1, routed)           1.171    14.369    ff0/g0_b0_1
    SLICE_X4Y71          LUT6 (Prop_lut6_I5_O)        0.299    14.668 r  ff0/g0_b7_i_4/O
                         net (fo=8, routed)           0.989    15.657    ff3/SEGMENT_LIGHT_OUT_reg[7][1]
    SLICE_X4Y69          LUT6 (Prop_lut6_I4_O)        0.124    15.781 r  ff3/g0_b1/O
                         net (fo=1, routed)           0.385    16.166    ff12/ff1/D[1]
    SLICE_X4Y69          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff15/bcds_out_reg_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.867ns  (logic 1.079ns (18.391%)  route 4.788ns (81.609%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.628    10.231    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y76          FDCE                                         r  ff15/bcds_out_reg_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDCE (Prop_fdce_C_Q)         0.459    10.690 r  ff15/bcds_out_reg_reg[12]/Q
                         net (fo=1, routed)           0.656    11.346    ff15/BCD_8_DIGIT_OUT[15]
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124    11.470 r  ff15/g0_b7_i_30/O
                         net (fo=2, routed)           1.266    12.736    ff3/g0_b7_i_7_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.124    12.860 r  ff3/g0_b7_i_18/O
                         net (fo=1, routed)           0.670    13.529    ff0/g0_b7_i_2_1
    SLICE_X8Y72          LUT5 (Prop_lut5_I2_O)        0.124    13.653 r  ff0/g0_b7_i_7/O
                         net (fo=1, routed)           0.890    14.543    ff0/g0_b7_i_7_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I5_O)        0.124    14.667 r  ff0/g0_b7_i_2/O
                         net (fo=8, routed)           0.837    15.503    ff3/SEGMENT_LIGHT_OUT_reg[7][0]
    SLICE_X2Y71          LUT6 (Prop_lut6_I2_O)        0.124    15.627 r  ff3/g0_b3/O
                         net (fo=1, routed)           0.470    16.098    ff12/ff1/D[3]
    SLICE_X2Y71          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff15/bcds_out_reg_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.748ns  (logic 1.079ns (18.771%)  route 4.669ns (81.229%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.628    10.231    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y76          FDCE                                         r  ff15/bcds_out_reg_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDCE (Prop_fdce_C_Q)         0.459    10.690 r  ff15/bcds_out_reg_reg[12]/Q
                         net (fo=1, routed)           0.656    11.346    ff15/BCD_8_DIGIT_OUT[15]
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124    11.470 r  ff15/g0_b7_i_30/O
                         net (fo=2, routed)           1.266    12.736    ff3/g0_b7_i_7_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.124    12.860 r  ff3/g0_b7_i_18/O
                         net (fo=1, routed)           0.670    13.529    ff0/g0_b7_i_2_1
    SLICE_X8Y72          LUT5 (Prop_lut5_I2_O)        0.124    13.653 r  ff0/g0_b7_i_7/O
                         net (fo=1, routed)           0.890    14.543    ff0/g0_b7_i_7_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I5_O)        0.124    14.667 r  ff0/g0_b7_i_2/O
                         net (fo=8, routed)           0.809    15.475    ff3/SEGMENT_LIGHT_OUT_reg[7][0]
    SLICE_X4Y70          LUT6 (Prop_lut6_I2_O)        0.124    15.599 r  ff3/g0_b5/O
                         net (fo=1, routed)           0.379    15.979    ff12/ff1/D[5]
    SLICE_X4Y70          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff15/bcds_out_reg_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.702ns  (logic 1.079ns (18.923%)  route 4.623ns (81.077%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.628    10.231    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y76          FDCE                                         r  ff15/bcds_out_reg_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDCE (Prop_fdce_C_Q)         0.459    10.690 r  ff15/bcds_out_reg_reg[12]/Q
                         net (fo=1, routed)           0.656    11.346    ff15/BCD_8_DIGIT_OUT[15]
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124    11.470 r  ff15/g0_b7_i_30/O
                         net (fo=2, routed)           1.266    12.736    ff3/g0_b7_i_7_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.124    12.860 r  ff3/g0_b7_i_18/O
                         net (fo=1, routed)           0.670    13.529    ff0/g0_b7_i_2_1
    SLICE_X8Y72          LUT5 (Prop_lut5_I2_O)        0.124    13.653 r  ff0/g0_b7_i_7/O
                         net (fo=1, routed)           0.890    14.543    ff0/g0_b7_i_7_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I5_O)        0.124    14.667 r  ff0/g0_b7_i_2/O
                         net (fo=8, routed)           0.804    15.471    ff3/SEGMENT_LIGHT_OUT_reg[7][0]
    SLICE_X4Y70          LUT6 (Prop_lut6_I2_O)        0.124    15.595 r  ff3/g0_b7/O
                         net (fo=1, routed)           0.338    15.933    ff12/ff1/D[7]
    SLICE_X4Y70          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff15/bcds_out_reg_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.613ns  (logic 1.079ns (19.224%)  route 4.534ns (80.776%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.628    10.231    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y76          FDCE                                         r  ff15/bcds_out_reg_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDCE (Prop_fdce_C_Q)         0.459    10.690 r  ff15/bcds_out_reg_reg[12]/Q
                         net (fo=1, routed)           0.656    11.346    ff15/BCD_8_DIGIT_OUT[15]
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124    11.470 r  ff15/g0_b7_i_30/O
                         net (fo=2, routed)           1.266    12.736    ff3/g0_b7_i_7_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.124    12.860 r  ff3/g0_b7_i_18/O
                         net (fo=1, routed)           0.670    13.529    ff0/g0_b7_i_2_1
    SLICE_X8Y72          LUT5 (Prop_lut5_I2_O)        0.124    13.653 r  ff0/g0_b7_i_7/O
                         net (fo=1, routed)           0.890    14.543    ff0/g0_b7_i_7_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I5_O)        0.124    14.667 r  ff0/g0_b7_i_2/O
                         net (fo=8, routed)           0.466    15.132    ff3/SEGMENT_LIGHT_OUT_reg[7][0]
    SLICE_X2Y71          LUT6 (Prop_lut6_I2_O)        0.124    15.256 r  ff3/g0_b6/O
                         net (fo=1, routed)           0.587    15.844    ff12/ff1/D[6]
    SLICE_X2Y71          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff15/bcds_out_reg_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.394ns  (logic 1.079ns (20.005%)  route 4.315ns (79.995%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.628    10.231    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y76          FDCE                                         r  ff15/bcds_out_reg_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDCE (Prop_fdce_C_Q)         0.459    10.690 r  ff15/bcds_out_reg_reg[12]/Q
                         net (fo=1, routed)           0.656    11.346    ff15/BCD_8_DIGIT_OUT[15]
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124    11.470 r  ff15/g0_b7_i_30/O
                         net (fo=2, routed)           1.266    12.736    ff3/g0_b7_i_7_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.124    12.860 r  ff3/g0_b7_i_18/O
                         net (fo=1, routed)           0.670    13.529    ff0/g0_b7_i_2_1
    SLICE_X8Y72          LUT5 (Prop_lut5_I2_O)        0.124    13.653 r  ff0/g0_b7_i_7/O
                         net (fo=1, routed)           0.890    14.543    ff0/g0_b7_i_7_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I5_O)        0.124    14.667 r  ff0/g0_b7_i_2/O
                         net (fo=8, routed)           0.834    15.500    ff3/SEGMENT_LIGHT_OUT_reg[7][0]
    SLICE_X2Y71          LUT6 (Prop_lut6_I2_O)        0.124    15.624 r  ff3/g0_b4/O
                         net (fo=1, routed)           0.000    15.624    ff12/ff1/D[4]
    SLICE_X2Y71          LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff18/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/clk_cycle_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.314ns  (logic 1.304ns (24.537%)  route 4.010ns (75.463%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.715     5.318    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  ff18/DEBOUNCED_OUT_reg/Q
                         net (fo=11, routed)          0.954     6.728    ff0/fsm_state_change_triggers[0]
    SLICE_X7Y75          LUT6 (Prop_lut6_I2_O)        0.124     6.852 r  ff0/last_triggers[5]_i_4/O
                         net (fo=1, routed)           0.808     7.660    ff0/last_triggers[5]_i_4_n_0
    SLICE_X7Y76          LUT2 (Prop_lut2_I1_O)        0.124     7.784 f  ff0/last_triggers[5]_i_2/O
                         net (fo=6, routed)           0.973     8.757    ff17/BUFFER_WRITE_TRIGGER_OUT_reg
    SLICE_X7Y74          LUT2 (Prop_lut2_I1_O)        0.150     8.907 r  ff17/clk_cycle_count[1]_i_4/O
                         net (fo=1, routed)           0.602     9.509    ff0/clk_cycle_count_reg[0]_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I1_O)        0.326     9.835 r  ff0/clk_cycle_count[1]_i_3/O
                         net (fo=2, routed)           0.673    10.508    ff0/clk_cycle_count[1]_i_3_n_0
    SLICE_X6Y75          LUT6 (Prop_lut6_I4_O)        0.124    10.632 r  ff0/clk_cycle_count[0]_i_1/O
                         net (fo=1, routed)           0.000    10.632    ff0/clk_cycle_count[0]_i_1_n_0
    SLICE_X6Y75          FDRE                                         r  ff0/clk_cycle_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff18/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/clk_cycle_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.056ns  (logic 1.304ns (25.793%)  route 3.752ns (74.207%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.715     5.318    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  ff18/DEBOUNCED_OUT_reg/Q
                         net (fo=11, routed)          0.954     6.728    ff0/fsm_state_change_triggers[0]
    SLICE_X7Y75          LUT6 (Prop_lut6_I2_O)        0.124     6.852 r  ff0/last_triggers[5]_i_4/O
                         net (fo=1, routed)           0.808     7.660    ff0/last_triggers[5]_i_4_n_0
    SLICE_X7Y76          LUT2 (Prop_lut2_I1_O)        0.124     7.784 f  ff0/last_triggers[5]_i_2/O
                         net (fo=6, routed)           0.973     8.757    ff17/BUFFER_WRITE_TRIGGER_OUT_reg
    SLICE_X7Y74          LUT2 (Prop_lut2_I1_O)        0.150     8.907 r  ff17/clk_cycle_count[1]_i_4/O
                         net (fo=1, routed)           0.602     9.509    ff0/clk_cycle_count_reg[0]_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I1_O)        0.326     9.835 r  ff0/clk_cycle_count[1]_i_3/O
                         net (fo=2, routed)           0.414    10.249    ff0/clk_cycle_count[1]_i_3_n_0
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.124    10.373 r  ff0/clk_cycle_count[1]_i_1/O
                         net (fo=1, routed)           0.000    10.373    ff0/clk_cycle_count[1]_i_1_n_0
    SLICE_X8Y75          FDRE                                         r  ff0/clk_cycle_count_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff20/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.164ns (49.219%)  route 0.169ns (50.781%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.591     1.510    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  ff20/DEBOUNCED_OUT_reg/Q
                         net (fo=6, routed)           0.169     1.844    ff0/fsm_state_change_triggers[2]
    SLICE_X7Y74          FDRE                                         r  ff0/last_triggers_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff19/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.164ns (43.923%)  route 0.209ns (56.077%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.591     1.510    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  ff19/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  ff19/DEBOUNCED_OUT_reg/Q
                         net (fo=10, routed)          0.209     1.884    ff0/fsm_state_change_triggers[1]
    SLICE_X7Y74          FDRE                                         r  ff0/last_triggers_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff18/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.141ns (33.084%)  route 0.285ns (66.916%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.597     1.516    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  ff18/DEBOUNCED_OUT_reg/Q
                         net (fo=11, routed)          0.285     1.943    ff0/fsm_state_change_triggers[0]
    SLICE_X7Y75          FDRE                                         r  ff0/last_triggers_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff21/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.164ns (36.363%)  route 0.287ns (63.637%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.591     1.510    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  ff21/DEBOUNCED_OUT_reg/Q
                         net (fo=5, routed)           0.287     1.961    ff0/fsm_state_change_triggers[3]
    SLICE_X7Y74          FDRE                                         r  ff0/last_triggers_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff17/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.596ns  (logic 0.141ns (23.656%)  route 0.455ns (76.344%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.565     1.484    ff17/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  ff17/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  ff17/DEBOUNCED_OUT_reg/Q
                         net (fo=17, routed)          0.455     2.080    ff0/DEBOUNCED_OUT
    SLICE_X7Y75          FDRE                                         r  ff0/last_triggers_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff17/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/BUFFER_WRITE_TRIGGER_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.632ns  (logic 0.298ns (47.172%)  route 0.334ns (52.828%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.565     1.484    ff17/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  ff17/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  ff17/DEBOUNCED_OUT_reg/Q
                         net (fo=17, routed)          0.239     1.865    ff17/DEBOUNCED_OUT
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.044     1.909 r  ff17/BUFFER_WRITE_TRIGGER_OUT_i_2/O
                         net (fo=1, routed)           0.094     2.003    ff0/BUFFER_WRITE_TRIGGER_OUT_reg_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I0_O)        0.113     2.116 r  ff0/BUFFER_WRITE_TRIGGER_OUT_i_1/O
                         net (fo=1, routed)           0.000     2.116    ff0/BUFFER_WRITE_TRIGGER_OUT_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  ff0/BUFFER_WRITE_TRIGGER_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff14/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.186ns (30.925%)  route 0.415ns (69.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.597     1.516    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  ff14/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  ff14/temp_reg/Q
                         net (fo=10, routed)          0.415     2.073    ff0/CLK
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.045     2.118 r  ff0/CLK_VAR_HZ_SWITCHABLE_OUT_i_1/O
                         net (fo=1, routed)           0.000     2.118    ff0/CLK_VAR_HZ_SWITCHABLE_OUT_i_1_n_0
    SLICE_X4Y73          FDRE                                         r  ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff17/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.186ns (28.559%)  route 0.465ns (71.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.565     1.484    ff17/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  ff17/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  ff17/DEBOUNCED_OUT_reg/Q
                         net (fo=17, routed)          0.465     2.091    ff0/DEBOUNCED_OUT
    SLICE_X6Y73          LUT6 (Prop_lut6_I5_O)        0.045     2.136 r  ff0/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.136    ff0/p_1_in[0]
    SLICE_X6Y73          FDRE                                         r  ff0/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff17/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.664ns  (logic 0.231ns (34.779%)  route 0.433ns (65.221%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.565     1.484    ff17/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  ff17/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  ff17/DEBOUNCED_OUT_reg/Q
                         net (fo=17, routed)          0.379     2.005    ff0/DEBOUNCED_OUT
    SLICE_X6Y73          LUT6 (Prop_lut6_I3_O)        0.045     2.050 r  ff0/current_state[1]_i_2/O
                         net (fo=1, routed)           0.054     2.104    ff0/current_state[1]_i_2_n_0
    SLICE_X6Y73          LUT3 (Prop_lut3_I2_O)        0.045     2.149 r  ff0/current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.149    ff0/p_1_in[1]
    SLICE_X6Y73          FDRE                                         r  ff0/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff18/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.655ns  (logic 0.231ns (35.255%)  route 0.424ns (64.745%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.597     1.516    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 f  ff18/DEBOUNCED_OUT_reg/Q
                         net (fo=11, routed)          0.234     1.891    ff0/fsm_state_change_triggers[0]
    SLICE_X6Y75          LUT4 (Prop_lut4_I3_O)        0.045     1.936 f  ff0/next_state[2]_i_4/O
                         net (fo=3, routed)           0.190     2.127    ff0/next_state[2]_i_4_n_0
    SLICE_X6Y74          LUT6 (Prop_lut6_I5_O)        0.045     2.172 r  ff0/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.172    ff0/next_state[2]_i_1_n_0
    SLICE_X6Y74          FDRE                                         r  ff0/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           306 Endpoints
Min Delay           306 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/binary_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.959ns  (logic 3.514ns (22.018%)  route 12.445ns (77.982%))
  Logic Levels:           19  (CARRY4=7 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[1]/C
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ff6/NUMBER_1_OUT_reg[1]/Q
                         net (fo=16, routed)          1.965     2.483    ff6/NUMBER_1_OUT[1]
    SLICE_X9Y88          LUT3 (Prop_lut3_I1_O)        0.124     2.607 r  ff6/sum__0_carry_i_2/O
                         net (fo=1, routed)           0.614     3.221    ff7/binary[0]_i_3_0[1]
    SLICE_X8Y88          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.625 r  ff7/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.625    ff7/sum__0_carry_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.742 r  ff7/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.742    ff7/sum__0_carry__0_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.859 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.859    ff7/sum__0_carry__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.976 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.976    ff7/sum__0_carry__2_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.093 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.093    ff7/sum__0_carry__3_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.210 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.210    ff7/sum__0_carry__4_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.439 r  ff7/sum__0_carry__5/CO[2]
                         net (fo=14, routed)          1.044     5.483    ff7/sum[26]
    SLICE_X9Y95          LUT6 (Prop_lut6_I3_O)        0.310     5.793 r  ff7/binary[19]_i_8/O
                         net (fo=5, routed)           1.459     7.252    ff7/binary[19]_i_8_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I3_O)        0.124     7.376 r  ff7/binary[15]_i_8/O
                         net (fo=4, routed)           0.848     8.224    ff7/binary[15]_i_8_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.124     8.348 r  ff7/binary[14]_i_6/O
                         net (fo=6, routed)           1.125     9.473    ff7/binary[14]_i_6_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I1_O)        0.124     9.597 r  ff7/binary[9]_i_8/O
                         net (fo=4, routed)           0.958    10.555    ff7/binary[9]_i_8_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.124    10.679 r  ff7/binary[7]_i_8/O
                         net (fo=5, routed)           0.983    11.662    ff7/binary[7]_i_8_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I1_O)        0.124    11.786 r  ff7/binary[4]_i_8/O
                         net (fo=6, routed)           0.903    12.689    ff7/binary[4]_i_8_n_0
    SLICE_X5Y87          LUT5 (Prop_lut5_I0_O)        0.150    12.839 r  ff7/binary[3]_i_6/O
                         net (fo=2, routed)           1.028    13.867    ff7/binary[3]_i_6_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I1_O)        0.326    14.193 r  ff7/binary[3]_i_3/O
                         net (fo=1, routed)           0.838    15.031    ff7/binary[3]_i_3_n_0
    SLICE_X10Y87         LUT5 (Prop_lut5_I0_O)        0.124    15.155 r  ff7/binary[3]_i_2/O
                         net (fo=1, routed)           0.680    15.835    ff15/binary_reg[3]_0
    SLICE_X10Y87         LUT4 (Prop_lut4_I2_O)        0.124    15.959 r  ff15/binary[3]_i_1/O
                         net (fo=1, routed)           0.000    15.959    ff15/binary[3]_i_1_n_0
    SLICE_X10Y87         FDCE                                         r  ff15/binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.523     9.946    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y87         FDCE                                         r  ff15/binary_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/binary_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.513ns  (logic 3.286ns (21.182%)  route 12.227ns (78.818%))
  Logic Levels:           19  (CARRY4=7 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[1]/C
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ff6/NUMBER_1_OUT_reg[1]/Q
                         net (fo=16, routed)          1.965     2.483    ff6/NUMBER_1_OUT[1]
    SLICE_X9Y88          LUT3 (Prop_lut3_I1_O)        0.124     2.607 r  ff6/sum__0_carry_i_2/O
                         net (fo=1, routed)           0.614     3.221    ff7/binary[0]_i_3_0[1]
    SLICE_X8Y88          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.625 r  ff7/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.625    ff7/sum__0_carry_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.742 r  ff7/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.742    ff7/sum__0_carry__0_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.859 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.859    ff7/sum__0_carry__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.976 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.976    ff7/sum__0_carry__2_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.093 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.093    ff7/sum__0_carry__3_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.210 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.210    ff7/sum__0_carry__4_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.439 r  ff7/sum__0_carry__5/CO[2]
                         net (fo=14, routed)          1.044     5.483    ff7/sum[26]
    SLICE_X9Y95          LUT6 (Prop_lut6_I3_O)        0.310     5.793 r  ff7/binary[19]_i_8/O
                         net (fo=5, routed)           1.459     7.252    ff7/binary[19]_i_8_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I3_O)        0.124     7.376 r  ff7/binary[15]_i_8/O
                         net (fo=4, routed)           0.848     8.224    ff7/binary[15]_i_8_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.124     8.348 r  ff7/binary[14]_i_6/O
                         net (fo=6, routed)           1.125     9.473    ff7/binary[14]_i_6_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I1_O)        0.124     9.597 r  ff7/binary[9]_i_8/O
                         net (fo=4, routed)           0.958    10.555    ff7/binary[9]_i_8_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.124    10.679 r  ff7/binary[7]_i_8/O
                         net (fo=5, routed)           0.939    11.618    ff7/binary[7]_i_8_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.124    11.742 r  ff7/binary[3]_i_8/O
                         net (fo=5, routed)           0.989    12.731    ff7/binary[3]_i_8_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I1_O)        0.124    12.855 r  ff7/binary[2]_i_6/O
                         net (fo=3, routed)           0.600    13.455    ff7/binary[2]_i_6_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I1_O)        0.124    13.579 r  ff7/binary[2]_i_3/O
                         net (fo=1, routed)           1.019    14.598    ff7/binary[2]_i_3_n_0
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.124    14.722 r  ff7/binary[2]_i_2/O
                         net (fo=1, routed)           0.667    15.389    ff15/binary_reg[2]_0
    SLICE_X9Y87          LUT4 (Prop_lut4_I2_O)        0.124    15.513 r  ff15/binary[2]_i_1/O
                         net (fo=1, routed)           0.000    15.513    ff15/binary[2]_i_1_n_0
    SLICE_X9Y87          FDCE                                         r  ff15/binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.520     9.943    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y87          FDCE                                         r  ff15/binary_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/binary_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.471ns  (logic 3.906ns (25.247%)  route 11.565ns (74.753%))
  Logic Levels:           20  (CARRY4=7 FDRE=1 LUT3=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[1]/C
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ff6/NUMBER_1_OUT_reg[1]/Q
                         net (fo=16, routed)          1.965     2.483    ff6/NUMBER_1_OUT[1]
    SLICE_X9Y88          LUT3 (Prop_lut3_I1_O)        0.124     2.607 r  ff6/sum__0_carry_i_2/O
                         net (fo=1, routed)           0.614     3.221    ff7/binary[0]_i_3_0[1]
    SLICE_X8Y88          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.625 r  ff7/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.625    ff7/sum__0_carry_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.742 r  ff7/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.742    ff7/sum__0_carry__0_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.859 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.859    ff7/sum__0_carry__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.976 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.976    ff7/sum__0_carry__2_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.093 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.093    ff7/sum__0_carry__3_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.210 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.210    ff7/sum__0_carry__4_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.439 r  ff7/sum__0_carry__5/CO[2]
                         net (fo=14, routed)          1.044     5.483    ff7/sum[26]
    SLICE_X9Y95          LUT6 (Prop_lut6_I3_O)        0.310     5.793 r  ff7/binary[19]_i_8/O
                         net (fo=5, routed)           1.459     7.252    ff7/binary[19]_i_8_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I3_O)        0.124     7.376 r  ff7/binary[15]_i_8/O
                         net (fo=4, routed)           0.848     8.224    ff7/binary[15]_i_8_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.124     8.348 r  ff7/binary[14]_i_6/O
                         net (fo=6, routed)           1.125     9.473    ff7/binary[14]_i_6_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I1_O)        0.124     9.597 r  ff7/binary[9]_i_8/O
                         net (fo=4, routed)           0.958    10.555    ff7/binary[9]_i_8_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.124    10.679 r  ff7/binary[7]_i_8/O
                         net (fo=5, routed)           0.983    11.662    ff7/binary[7]_i_8_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I1_O)        0.124    11.786 r  ff7/binary[4]_i_8/O
                         net (fo=6, routed)           0.903    12.689    ff7/binary[4]_i_8_n_0
    SLICE_X5Y87          LUT5 (Prop_lut5_I0_O)        0.150    12.839 r  ff7/binary[3]_i_6/O
                         net (fo=2, routed)           0.625    13.464    ff7/binary[3]_i_6_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.326    13.790 r  ff7/binary[1]_i_7/O
                         net (fo=1, routed)           0.656    14.446    ff7/binary[1]_i_7_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I2_O)        0.124    14.570 r  ff7/binary[1]_i_5/O
                         net (fo=1, routed)           0.000    14.570    ff0/binary_reg[1]_0
    SLICE_X7Y87          MUXF7 (Prop_muxf7_I1_O)      0.217    14.787 r  ff0/binary_reg[1]_i_3/O
                         net (fo=1, routed)           0.385    15.172    ff15/binary_reg[1]_1
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.299    15.471 r  ff15/binary[1]_i_1/O
                         net (fo=1, routed)           0.000    15.471    ff15/binary[1]_i_1_n_0
    SLICE_X9Y87          FDCE                                         r  ff15/binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.520     9.943    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y87          FDCE                                         r  ff15/binary_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/binary_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.470ns  (logic 3.286ns (21.242%)  route 12.184ns (78.758%))
  Logic Levels:           19  (CARRY4=7 FDRE=1 LUT3=1 LUT6=10)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[1]/C
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ff6/NUMBER_1_OUT_reg[1]/Q
                         net (fo=16, routed)          1.965     2.483    ff6/NUMBER_1_OUT[1]
    SLICE_X9Y88          LUT3 (Prop_lut3_I1_O)        0.124     2.607 r  ff6/sum__0_carry_i_2/O
                         net (fo=1, routed)           0.614     3.221    ff7/binary[0]_i_3_0[1]
    SLICE_X8Y88          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.625 r  ff7/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.625    ff7/sum__0_carry_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.742 r  ff7/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.742    ff7/sum__0_carry__0_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.859 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.859    ff7/sum__0_carry__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.976 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.976    ff7/sum__0_carry__2_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.093 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.093    ff7/sum__0_carry__3_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.210 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.210    ff7/sum__0_carry__4_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.439 r  ff7/sum__0_carry__5/CO[2]
                         net (fo=14, routed)          1.044     5.483    ff7/sum[26]
    SLICE_X9Y95          LUT6 (Prop_lut6_I3_O)        0.310     5.793 r  ff7/binary[19]_i_8/O
                         net (fo=5, routed)           1.459     7.252    ff7/binary[19]_i_8_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I3_O)        0.124     7.376 r  ff7/binary[15]_i_8/O
                         net (fo=4, routed)           0.848     8.224    ff7/binary[15]_i_8_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.124     8.348 r  ff7/binary[14]_i_6/O
                         net (fo=6, routed)           1.125     9.473    ff7/binary[14]_i_6_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I1_O)        0.124     9.597 r  ff7/binary[9]_i_8/O
                         net (fo=4, routed)           0.958    10.555    ff7/binary[9]_i_8_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.124    10.679 r  ff7/binary[7]_i_8/O
                         net (fo=5, routed)           0.939    11.618    ff7/binary[7]_i_8_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.124    11.742 r  ff7/binary[3]_i_8/O
                         net (fo=5, routed)           0.984    12.726    ff7/binary[3]_i_8_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I5_O)        0.124    12.850 r  ff7/binary[0]_i_9/O
                         net (fo=1, routed)           0.812    13.663    ff7/binary[0]_i_9_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I4_O)        0.124    13.787 r  ff7/binary[0]_i_5/O
                         net (fo=1, routed)           0.417    14.204    ff7/binary[0]_i_5_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I2_O)        0.124    14.328 r  ff7/binary[0]_i_3/O
                         net (fo=1, routed)           1.018    15.346    ff0/binary_reg[0]_1
    SLICE_X9Y87          LUT6 (Prop_lut6_I4_O)        0.124    15.470 r  ff0/binary[0]_i_1/O
                         net (fo=1, routed)           0.000    15.470    ff15/D[0]
    SLICE_X9Y87          FDCE                                         r  ff15/binary_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.520     9.943    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y87          FDCE                                         r  ff15/binary_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/binary_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.123ns  (logic 3.162ns (20.908%)  route 11.961ns (79.092%))
  Logic Levels:           18  (CARRY4=7 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[1]/C
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ff6/NUMBER_1_OUT_reg[1]/Q
                         net (fo=16, routed)          1.965     2.483    ff6/NUMBER_1_OUT[1]
    SLICE_X9Y88          LUT3 (Prop_lut3_I1_O)        0.124     2.607 r  ff6/sum__0_carry_i_2/O
                         net (fo=1, routed)           0.614     3.221    ff7/binary[0]_i_3_0[1]
    SLICE_X8Y88          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.625 r  ff7/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.625    ff7/sum__0_carry_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.742 r  ff7/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.742    ff7/sum__0_carry__0_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.859 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.859    ff7/sum__0_carry__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.976 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.976    ff7/sum__0_carry__2_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.093 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.093    ff7/sum__0_carry__3_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.210 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.210    ff7/sum__0_carry__4_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.439 r  ff7/sum__0_carry__5/CO[2]
                         net (fo=14, routed)          1.044     5.483    ff7/sum[26]
    SLICE_X9Y95          LUT6 (Prop_lut6_I3_O)        0.310     5.793 r  ff7/binary[19]_i_8/O
                         net (fo=5, routed)           1.459     7.252    ff7/binary[19]_i_8_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I3_O)        0.124     7.376 r  ff7/binary[15]_i_8/O
                         net (fo=4, routed)           0.848     8.224    ff7/binary[15]_i_8_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.124     8.348 r  ff7/binary[14]_i_6/O
                         net (fo=6, routed)           1.125     9.473    ff7/binary[14]_i_6_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I1_O)        0.124     9.597 r  ff7/binary[9]_i_8/O
                         net (fo=4, routed)           0.958    10.555    ff7/binary[9]_i_8_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.124    10.679 r  ff7/binary[7]_i_8/O
                         net (fo=5, routed)           0.988    11.667    ff7/binary[7]_i_8_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124    11.791 r  ff7/binary[5]_i_6/O
                         net (fo=7, routed)           1.038    12.829    ff7/binary[5]_i_6_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I1_O)        0.124    12.953 r  ff7/binary[5]_i_3/O
                         net (fo=1, routed)           1.054    14.008    ff7/binary[5]_i_3_n_0
    SLICE_X11Y87         LUT5 (Prop_lut5_I0_O)        0.124    14.132 r  ff7/binary[5]_i_2/O
                         net (fo=1, routed)           0.867    14.999    ff15/binary_reg[5]_0
    SLICE_X10Y87         LUT4 (Prop_lut4_I2_O)        0.124    15.123 r  ff15/binary[5]_i_1/O
                         net (fo=1, routed)           0.000    15.123    ff15/binary[5]_i_1_n_0
    SLICE_X10Y87         FDCE                                         r  ff15/binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.523     9.946    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y87         FDCE                                         r  ff15/binary_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/binary_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.008ns  (logic 3.516ns (23.427%)  route 11.492ns (76.573%))
  Logic Levels:           19  (CARRY4=7 FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[1]/C
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ff6/NUMBER_1_OUT_reg[1]/Q
                         net (fo=16, routed)          1.965     2.483    ff6/NUMBER_1_OUT[1]
    SLICE_X9Y88          LUT3 (Prop_lut3_I1_O)        0.124     2.607 r  ff6/sum__0_carry_i_2/O
                         net (fo=1, routed)           0.614     3.221    ff7/binary[0]_i_3_0[1]
    SLICE_X8Y88          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.625 r  ff7/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.625    ff7/sum__0_carry_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.742 r  ff7/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.742    ff7/sum__0_carry__0_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.859 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.859    ff7/sum__0_carry__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.976 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.976    ff7/sum__0_carry__2_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.093 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.093    ff7/sum__0_carry__3_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.210 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.210    ff7/sum__0_carry__4_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.439 r  ff7/sum__0_carry__5/CO[2]
                         net (fo=14, routed)          1.044     5.483    ff7/sum[26]
    SLICE_X9Y95          LUT6 (Prop_lut6_I3_O)        0.310     5.793 r  ff7/binary[19]_i_8/O
                         net (fo=5, routed)           1.459     7.252    ff7/binary[19]_i_8_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I3_O)        0.124     7.376 r  ff7/binary[15]_i_8/O
                         net (fo=4, routed)           0.848     8.224    ff7/binary[15]_i_8_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.124     8.348 r  ff7/binary[14]_i_6/O
                         net (fo=6, routed)           1.125     9.473    ff7/binary[14]_i_6_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I1_O)        0.124     9.597 r  ff7/binary[9]_i_8/O
                         net (fo=4, routed)           0.958    10.555    ff7/binary[9]_i_8_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.124    10.679 r  ff7/binary[7]_i_8/O
                         net (fo=5, routed)           0.988    11.667    ff7/binary[7]_i_8_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124    11.791 r  ff7/binary[5]_i_6/O
                         net (fo=7, routed)           0.689    12.480    ff7/binary[5]_i_6_n_0
    SLICE_X3Y88          LUT3 (Prop_lut3_I0_O)        0.152    12.632 r  ff7/binary[4]_i_6/O
                         net (fo=1, routed)           0.154    12.786    ff7/binary[4]_i_6_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I1_O)        0.326    13.112 r  ff7/binary[4]_i_3/O
                         net (fo=1, routed)           0.837    13.949    ff7/binary[4]_i_3_n_0
    SLICE_X11Y88         LUT5 (Prop_lut5_I0_O)        0.124    14.073 r  ff7/binary[4]_i_2/O
                         net (fo=1, routed)           0.811    14.884    ff15/binary_reg[4]_0
    SLICE_X10Y87         LUT4 (Prop_lut4_I2_O)        0.124    15.008 r  ff15/binary[4]_i_1/O
                         net (fo=1, routed)           0.000    15.008    ff15/binary[4]_i_1_n_0
    SLICE_X10Y87         FDCE                                         r  ff15/binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.523     9.946    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y87         FDCE                                         r  ff15/binary_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/binary_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.657ns  (logic 3.252ns (23.811%)  route 10.405ns (76.189%))
  Logic Levels:           18  (CARRY4=7 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[1]/C
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ff6/NUMBER_1_OUT_reg[1]/Q
                         net (fo=16, routed)          1.965     2.483    ff6/NUMBER_1_OUT[1]
    SLICE_X9Y88          LUT3 (Prop_lut3_I1_O)        0.124     2.607 r  ff6/sum__0_carry_i_2/O
                         net (fo=1, routed)           0.614     3.221    ff7/binary[0]_i_3_0[1]
    SLICE_X8Y88          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.625 r  ff7/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.625    ff7/sum__0_carry_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.742 r  ff7/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.742    ff7/sum__0_carry__0_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.859 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.859    ff7/sum__0_carry__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.976 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.976    ff7/sum__0_carry__2_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.093 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.093    ff7/sum__0_carry__3_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.210 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.210    ff7/sum__0_carry__4_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.533 r  ff7/sum__0_carry__5/O[1]
                         net (fo=13, routed)          1.288     5.821    ff7/sum[25]
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.306     6.127 r  ff7/binary[19]_i_7/O
                         net (fo=5, routed)           0.808     6.935    ff7/binary[19]_i_7_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.124     7.059 r  ff7/binary[15]_i_7/O
                         net (fo=4, routed)           0.873     7.932    ff7/binary[15]_i_7_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I3_O)        0.124     8.056 r  ff7/binary[12]_i_7/O
                         net (fo=4, routed)           1.014     9.069    ff7/binary[12]_i_7_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I3_O)        0.124     9.193 r  ff7/binary[9]_i_7/O
                         net (fo=4, routed)           0.814    10.008    ff7/binary[9]_i_7_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I5_O)        0.124    10.132 r  ff7/binary[7]_i_7/O
                         net (fo=5, routed)           1.038    11.170    ff7/binary[7]_i_7_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I2_O)        0.124    11.294 r  ff7/binary[6]_i_5/O
                         net (fo=1, routed)           0.660    11.954    ff7/binary[6]_i_5_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I0_O)        0.124    12.078 r  ff7/binary[6]_i_3/O
                         net (fo=1, routed)           1.166    13.244    ff7/binary[6]_i_3_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I0_O)        0.124    13.368 r  ff7/binary[6]_i_2/O
                         net (fo=1, routed)           0.165    13.533    ff15/binary_reg[6]_0
    SLICE_X8Y87          LUT4 (Prop_lut4_I2_O)        0.124    13.657 r  ff15/binary[6]_i_1/O
                         net (fo=1, routed)           0.000    13.657    ff15/binary[6]_i_1_n_0
    SLICE_X8Y87          FDCE                                         r  ff15/binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.520     9.943    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y87          FDCE                                         r  ff15/binary_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/binary_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.429ns  (logic 3.388ns (25.229%)  route 10.041ns (74.771%))
  Logic Levels:           18  (CARRY4=7 FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[1]/C
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ff6/NUMBER_1_OUT_reg[1]/Q
                         net (fo=16, routed)          1.965     2.483    ff6/NUMBER_1_OUT[1]
    SLICE_X9Y88          LUT3 (Prop_lut3_I1_O)        0.124     2.607 r  ff6/sum__0_carry_i_2/O
                         net (fo=1, routed)           0.614     3.221    ff7/binary[0]_i_3_0[1]
    SLICE_X8Y88          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.625 r  ff7/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.625    ff7/sum__0_carry_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.742 r  ff7/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.742    ff7/sum__0_carry__0_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.859 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.859    ff7/sum__0_carry__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.976 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.976    ff7/sum__0_carry__2_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.093 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.093    ff7/sum__0_carry__3_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.210 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.210    ff7/sum__0_carry__4_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.439 r  ff7/sum__0_carry__5/CO[2]
                         net (fo=14, routed)          1.044     5.483    ff7/sum[26]
    SLICE_X9Y95          LUT6 (Prop_lut6_I3_O)        0.310     5.793 r  ff7/binary[19]_i_8/O
                         net (fo=5, routed)           1.459     7.252    ff7/binary[19]_i_8_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I3_O)        0.124     7.376 r  ff7/binary[15]_i_8/O
                         net (fo=4, routed)           0.848     8.224    ff7/binary[15]_i_8_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.124     8.348 r  ff7/binary[14]_i_6/O
                         net (fo=6, routed)           1.125     9.473    ff7/binary[14]_i_6_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I1_O)        0.124     9.597 r  ff7/binary[9]_i_8/O
                         net (fo=4, routed)           0.733    10.330    ff7/binary[9]_i_8_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I1_O)        0.124    10.454 r  ff7/binary[8]_i_6/O
                         net (fo=6, routed)           0.986    11.441    ff7/binary[8]_i_6_n_0
    SLICE_X2Y88          LUT3 (Prop_lut3_I0_O)        0.146    11.587 r  ff7/binary[7]_i_6/O
                         net (fo=1, routed)           0.663    12.249    ff7/binary[7]_i_6_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I1_O)        0.328    12.577 r  ff7/binary[7]_i_3/O
                         net (fo=1, routed)           0.301    12.878    ff7/binary[7]_i_3_n_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I0_O)        0.124    13.002 r  ff7/binary[7]_i_2/O
                         net (fo=1, routed)           0.303    13.305    ff15/binary_reg[7]_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I2_O)        0.124    13.429 r  ff15/binary[7]_i_1/O
                         net (fo=1, routed)           0.000    13.429    ff15/binary[7]_i_1_n_0
    SLICE_X4Y88          FDCE                                         r  ff15/binary_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.600    10.023    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  ff15/binary_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/binary_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.668ns  (logic 3.266ns (25.781%)  route 9.402ns (74.219%))
  Logic Levels:           17  (CARRY4=7 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[1]/C
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ff6/NUMBER_1_OUT_reg[1]/Q
                         net (fo=16, routed)          1.965     2.483    ff6/NUMBER_1_OUT[1]
    SLICE_X9Y88          LUT3 (Prop_lut3_I1_O)        0.124     2.607 r  ff6/sum__0_carry_i_2/O
                         net (fo=1, routed)           0.614     3.221    ff7/binary[0]_i_3_0[1]
    SLICE_X8Y88          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     3.625 r  ff7/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.625    ff7/sum__0_carry_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.742 r  ff7/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.742    ff7/sum__0_carry__0_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.859 r  ff7/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.859    ff7/sum__0_carry__1_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.976 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.976    ff7/sum__0_carry__2_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.093 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.093    ff7/sum__0_carry__3_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.210 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.210    ff7/sum__0_carry__4_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.439 r  ff7/sum__0_carry__5/CO[2]
                         net (fo=14, routed)          1.044     5.483    ff7/sum[26]
    SLICE_X9Y95          LUT6 (Prop_lut6_I3_O)        0.310     5.793 r  ff7/binary[19]_i_8/O
                         net (fo=5, routed)           1.459     7.252    ff7/binary[19]_i_8_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I3_O)        0.124     7.376 r  ff7/binary[15]_i_8/O
                         net (fo=4, routed)           0.848     8.224    ff7/binary[15]_i_8_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I1_O)        0.124     8.348 r  ff7/binary[14]_i_6/O
                         net (fo=6, routed)           1.125     9.473    ff7/binary[14]_i_6_n_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I1_O)        0.124     9.597 r  ff7/binary[9]_i_8/O
                         net (fo=4, routed)           1.020    10.617    ff7/binary[9]_i_8_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I2_O)        0.148    10.765 r  ff7/binary[9]_i_6/O
                         net (fo=1, routed)           0.469    11.235    ff7/binary[9]_i_6_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.328    11.563 r  ff7/binary[9]_i_3/O
                         net (fo=1, routed)           0.437    12.000    ff7/binary[9]_i_3_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I0_O)        0.124    12.124 r  ff7/binary[9]_i_2/O
                         net (fo=1, routed)           0.421    12.544    ff15/binary_reg[9]_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I2_O)        0.124    12.668 r  ff15/binary[9]_i_1/O
                         net (fo=1, routed)           0.000    12.668    ff15/binary[9]_i_1_n_0
    SLICE_X4Y88          FDCE                                         r  ff15/binary_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.600    10.023    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  ff15/binary_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/binary_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.520ns  (logic 3.997ns (31.926%)  route 8.523ns (68.074%))
  Logic Levels:           15  (CARRY4=8 FDRE=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[2]/C
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[2]/Q
                         net (fo=14, routed)          2.049     2.505    ff6/NUMBER_1_OUT[2]
    SLICE_X6Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.629 r  ff6/temp_max1_carry_i_7/O
                         net (fo=1, routed)           0.000     2.629    ff7/temp_max1_carry__0_0[1]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.162 r  ff7/temp_max1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.162    ff7/temp_max1_carry_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.279 r  ff7/temp_max1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.279    ff7/temp_max1_carry__0_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  ff7/temp_max1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.396    ff7/temp_max1_carry__1_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.650 r  ff7/temp_max1_carry__2/CO[0]
                         net (fo=63, routed)          2.081     5.730    ff6/CO[0]
    SLICE_X12Y86         LUT6 (Prop_lut6_I2_O)        0.367     6.097 r  ff6/output_max1_carry_i_12/O
                         net (fo=1, routed)           0.161     6.258    ff6/output_max1_carry_i_12_n_0
    SLICE_X12Y86         LUT6 (Prop_lut6_I5_O)        0.124     6.382 r  ff6/output_max1_carry_i_4/O
                         net (fo=1, routed)           0.793     7.176    ff7/output_max1_carry__0_0[0]
    SLICE_X10Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.726 r  ff7/output_max1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.726    ff7/output_max1_carry_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.843 r  ff7/output_max1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.843    ff7/output_max1_carry__0_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.960 r  ff7/output_max1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.960    ff7/output_max1_carry__1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.214 r  ff7/output_max1_carry__2/CO[0]
                         net (fo=25, routed)          2.326    10.540    ff6/binary_reg[0][0]
    SLICE_X6Y89          LUT5 (Prop_lut5_I3_O)        0.395    10.935 r  ff6/binary[12]_i_4/O
                         net (fo=1, routed)           0.812    11.747    ff7/binary_reg[12]
    SLICE_X4Y90          LUT5 (Prop_lut5_I1_O)        0.348    12.095 r  ff7/binary[12]_i_2/O
                         net (fo=1, routed)           0.300    12.396    ff15/binary_reg[12]_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I2_O)        0.124    12.520 r  ff15/binary[12]_i_1/O
                         net (fo=1, routed)           0.000    12.520    ff15/binary[12]_i_1_n_0
    SLICE_X3Y90          FDCE                                         r  ff15/binary_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.603    10.026    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  ff15/binary_reg[12]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/bcds_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.167ns (44.586%)  route 0.208ns (55.414%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.167     0.167 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.208     0.375    ff15/AR[0]
    SLICE_X9Y75          FDCE                                         f  ff15/bcds_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.830     6.995    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y75          FDCE                                         r  ff15/bcds_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/bcds_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.167ns (44.586%)  route 0.208ns (55.414%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.167     0.167 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.208     0.375    ff15/AR[0]
    SLICE_X9Y75          FDCE                                         f  ff15/bcds_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.830     6.995    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y75          FDCE                                         r  ff15/bcds_reg[11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/bcds_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.167ns (44.586%)  route 0.208ns (55.414%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.167     0.167 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.208     0.375    ff15/AR[0]
    SLICE_X9Y75          FDCE                                         f  ff15/bcds_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.830     6.995    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y75          FDCE                                         r  ff15/bcds_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/bcds_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.167ns (44.586%)  route 0.208ns (55.414%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.167     0.167 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.208     0.375    ff15/AR[0]
    SLICE_X9Y75          FDCE                                         f  ff15/bcds_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.830     6.995    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y75          FDCE                                         r  ff15/bcds_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/bcds_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.167ns (44.586%)  route 0.208ns (55.414%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.167     0.167 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.208     0.375    ff15/AR[0]
    SLICE_X9Y75          FDCE                                         f  ff15/bcds_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.830     6.995    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y75          FDCE                                         r  ff15/bcds_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/bcds_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.167ns (44.586%)  route 0.208ns (55.414%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.167     0.167 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.208     0.375    ff15/AR[0]
    SLICE_X9Y75          FDCE                                         f  ff15/bcds_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.830     6.995    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y75          FDCE                                         r  ff15/bcds_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/bcds_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.167ns (44.586%)  route 0.208ns (55.414%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.167     0.167 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.208     0.375    ff15/AR[0]
    SLICE_X9Y75          FDCE                                         f  ff15/bcds_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.830     6.995    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y75          FDCE                                         r  ff15/bcds_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/bcds_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.167ns (44.586%)  route 0.208ns (55.414%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.167     0.167 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.208     0.375    ff15/AR[0]
    SLICE_X9Y75          FDCE                                         f  ff15/bcds_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.830     6.995    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y75          FDCE                                         r  ff15/bcds_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/bcds_out_reg_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.167ns (39.513%)  route 0.256ns (60.487%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.167     0.167 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.256     0.423    ff15/AR[0]
    SLICE_X9Y73          FDCE                                         f  ff15/bcds_out_reg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.831     6.996    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDCE                                         r  ff15/bcds_out_reg_reg[23]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/bcds_out_reg_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.167ns (39.210%)  route 0.259ns (60.790%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.167     0.167 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.259     0.426    ff15/AR[0]
    SLICE_X9Y74          FDCE                                         f  ff15/bcds_out_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.830     6.995    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y74          FDCE                                         r  ff15/bcds_out_reg_reg[11]/C  (IS_INVERTED)





