$date
	Thu Aug 17 14:09:18 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! t_x $end
$var reg 1 " t_a $end
$var reg 1 # t_b $end
$scope module a1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ x $end
$var wire 1 % y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
z$
0#
0"
z!
$end
#10
0%
1#
#20
0#
1"
#30
1#
#40
1%
0#
0"
