<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695582573481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695582573482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 00:39:33 2023 " "Processing started: Mon Sep 25 00:39:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695582573482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695582573482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd_adder -c bcd_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcd_adder -c bcd_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695582573482 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695582573613 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695582573613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/arunnats/Repos/verilog_ld_lab/bcd_adder.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/arunnats/Repos/verilog_ld_lab/bcd_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_adder " "Found entity 1: bcd_adder" {  } { { "../bcd_adder.v" "" { Text "/home/arunnats/Repos/verilog_ld_lab/bcd_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695582579663 ""} { "Info" "ISGN_ENTITY_NAME" "2 four_bit_adder " "Found entity 2: four_bit_adder" {  } { { "../bcd_adder.v" "" { Text "/home/arunnats/Repos/verilog_ld_lab/bcd_adder.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695582579663 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder " "Found entity 3: adder" {  } { { "../bcd_adder.v" "" { Text "/home/arunnats/Repos/verilog_ld_lab/bcd_adder.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695582579663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695582579663 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"reg\";  expecting an identifier (\"reg\" is a reserved keyword ) bcd_adder_test.v(3) " "Verilog HDL syntax error at bcd_adder_test.v(3) near text: \"reg\";  expecting an identifier (\"reg\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../Four_bit_adder/bcd_adder_test.v" "" { Text "/home/arunnats/Repos/verilog_ld_lab/Four_bit_adder/bcd_adder_test.v" 3 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1695582579663 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "bcd_adder_test bcd_adder_test.v(1) " "Ignored design unit \"bcd_adder_test\" at bcd_adder_test.v(1) due to previous errors" {  } { { "../Four_bit_adder/bcd_adder_test.v" "" { Text "/home/arunnats/Repos/verilog_ld_lab/Four_bit_adder/bcd_adder_test.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1695582579664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/arunnats/Repos/verilog_ld_lab/Four_bit_adder/bcd_adder_test.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/arunnats/Repos/verilog_ld_lab/Four_bit_adder/bcd_adder_test.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695582579664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_adder_tesbench.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_adder_tesbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_adder_testbench " "Found entity 1: bcd_adder_testbench" {  } { { "bcd_adder_tesbench.v" "" { Text "/home/arunnats/Repos/verilog_ld_lab/bcd_adder/bcd_adder_tesbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695582579664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695582579664 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695582579700 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 25 00:39:39 2023 " "Processing ended: Mon Sep 25 00:39:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695582579700 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695582579700 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695582579700 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695582579700 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696871679271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696871679271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  9 22:44:39 2023 " "Processing started: Mon Oct  9 22:44:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696871679271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696871679271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd_adder -c bcd_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcd_adder -c bcd_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696871679271 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696871679781 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696871679781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hiaru/documents/github/verilog_ld_lab/bcd_adder.v 3 3 " "Found 3 design units, including 3 entities, in source file /users/hiaru/documents/github/verilog_ld_lab/bcd_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_adder " "Found entity 1: bcd_adder" {  } { { "../bcd_adder.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/bcd_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696871688894 ""} { "Info" "ISGN_ENTITY_NAME" "2 four_bit_adder " "Found entity 2: four_bit_adder" {  } { { "../bcd_adder.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/bcd_adder.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696871688894 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder " "Found entity 3: adder" {  } { { "../bcd_adder.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/bcd_adder.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696871688894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696871688894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_adder_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_adder_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_adder_testbench " "Found entity 1: bcd_adder_testbench" {  } { { "bcd_adder_testbench.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/bcd_adder/bcd_adder_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696871688896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696871688896 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bcd_adder " "Elaborating entity \"bcd_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696871688934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_adder four_bit_adder:add0 " "Elaborating entity \"four_bit_adder\" for hierarchy \"four_bit_adder:add0\"" {  } { { "../bcd_adder.v" "add0" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/bcd_adder.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696871688936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder four_bit_adder:add0\|adder:add1 " "Elaborating entity \"adder\" for hierarchy \"four_bit_adder:add0\|adder:add1\"" {  } { { "../bcd_adder.v" "add1" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/bcd_adder.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696871688937 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696871689330 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696871689721 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696871689721 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696871689756 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696871689756 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696871689756 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696871689756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696871689773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  9 22:44:49 2023 " "Processing ended: Mon Oct  9 22:44:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696871689773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696871689773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696871689773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696871689773 ""}
>>>>>>> a587b8a649afc5469da72daa0545d64ff1653cf8
