LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.all;
USE  IEEE.STD_LOGIC_ARITH.all;
USE  IEEE.STD_LOGIC_UNSIGNED.all;

entity pipes is 
	port (clk : in std_logic;
		pixel_row, pixel_col : in std
	
	);

end entity pipes

architecture arc of pipes is 






end architecture arc