<stg><name>threshold_Pipeline_VITIS_LOOP_61_1</name>


<trans_list>

<trans id="40" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %over_thresh = alloca i32 1

]]></Node>
<StgValue><ssdm name="over_thresh"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i32 0, i32 %over_thresh

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body:0 %i_1 = load i9 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body:2 %icmp_ln61 = icmp_eq  i9 %i_1, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body:4 %add_ln61 = add i9 %i_1, i9 1

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:5 %br_ln61 = br i1 %icmp_ln61, void %for.body.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="9">
<![CDATA[
for.body.split:2 %trunc_ln1695 = trunc i9 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln1695"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="8">
<![CDATA[
for.body.split:3 %zext_ln1695 = zext i8 %trunc_ln1695

]]></Node>
<StgValue><ssdm name="zext_ln1695"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="3" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split:4 %appear_addr = getelementptr i3 %appear, i32 0, i32 %zext_ln1695

]]></Node>
<StgValue><ssdm name="appear_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="8">
<![CDATA[
for.body.split:5 %appear_load = load i8 %appear_addr

]]></Node>
<StgValue><ssdm name="appear_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split:9 %store_ln61 = store i9 %add_ln61, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end.exitStub:0 %over_thresh_load_1 = load i32 %over_thresh

]]></Node>
<StgValue><ssdm name="over_thresh_load_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %over_thresh_out, i32 %over_thresh_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0">
<![CDATA[
for.end.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split:0 %over_thresh_load = load i32 %over_thresh

]]></Node>
<StgValue><ssdm name="over_thresh_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:1 %specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln59"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="8">
<![CDATA[
for.body.split:5 %appear_load = load i8 %appear_addr

]]></Node>
<StgValue><ssdm name="appear_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.split:6 %icmp_ln1695 = icmp_ugt  i3 %appear_load, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln1695"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:7 %add_ln63 = add i32 %over_thresh_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split:8 %over_thresh_1 = select i1 %icmp_ln1695, i32 %add_ln63, i32 %over_thresh_load

]]></Node>
<StgValue><ssdm name="over_thresh_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split:10 %store_ln61 = store i32 %over_thresh_1, i32 %over_thresh

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
for.body.split:11 %br_ln61 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="41" name="appear" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="appear"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="42" name="over_thresh_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="over_thresh_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="44" from="StgValue_43" to="over_thresh" fromId="43" toId="5">
</dataflow>
<dataflow id="45" from="StgValue_43" to="i" fromId="43" toId="6">
</dataflow>
<dataflow id="47" from="StgValue_46" to="store_ln0" fromId="46" toId="7">
</dataflow>
<dataflow id="48" from="i" to="store_ln0" fromId="6" toId="7">
</dataflow>
<dataflow id="50" from="StgValue_49" to="store_ln0" fromId="49" toId="8">
</dataflow>
<dataflow id="51" from="over_thresh" to="store_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="52" from="i" to="i_1" fromId="6" toId="10">
</dataflow>
<dataflow id="54" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="53" toId="11">
</dataflow>
<dataflow id="56" from="StgValue_55" to="specpipeline_ln0" fromId="55" toId="11">
</dataflow>
<dataflow id="57" from="StgValue_49" to="specpipeline_ln0" fromId="49" toId="11">
</dataflow>
<dataflow id="58" from="StgValue_43" to="specpipeline_ln0" fromId="43" toId="11">
</dataflow>
<dataflow id="59" from="StgValue_49" to="specpipeline_ln0" fromId="49" toId="11">
</dataflow>
<dataflow id="61" from="p_str" to="specpipeline_ln0" fromId="60" toId="11">
</dataflow>
<dataflow id="62" from="i_1" to="icmp_ln61" fromId="10" toId="12">
</dataflow>
<dataflow id="64" from="StgValue_63" to="icmp_ln61" fromId="63" toId="12">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="65" toId="13">
</dataflow>
<dataflow id="68" from="StgValue_67" to="empty" fromId="67" toId="13">
</dataflow>
<dataflow id="69" from="StgValue_67" to="empty" fromId="67" toId="13">
</dataflow>
<dataflow id="70" from="StgValue_67" to="empty" fromId="67" toId="13">
</dataflow>
<dataflow id="71" from="i_1" to="add_ln61" fromId="10" toId="14">
</dataflow>
<dataflow id="73" from="StgValue_72" to="add_ln61" fromId="72" toId="14">
</dataflow>
<dataflow id="74" from="icmp_ln61" to="br_ln61" fromId="12" toId="15">
</dataflow>
<dataflow id="75" from="i_1" to="trunc_ln1695" fromId="10" toId="16">
</dataflow>
<dataflow id="76" from="trunc_ln1695" to="zext_ln1695" fromId="16" toId="17">
</dataflow>
<dataflow id="77" from="appear" to="appear_addr" fromId="41" toId="18">
</dataflow>
<dataflow id="78" from="StgValue_49" to="appear_addr" fromId="49" toId="18">
</dataflow>
<dataflow id="79" from="zext_ln1695" to="appear_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="80" from="appear_addr" to="appear_load" fromId="18" toId="19">
</dataflow>
<dataflow id="81" from="add_ln61" to="store_ln61" fromId="14" toId="20">
</dataflow>
<dataflow id="82" from="i" to="store_ln61" fromId="6" toId="20">
</dataflow>
<dataflow id="83" from="over_thresh" to="over_thresh_load" fromId="5" toId="21">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecLoopName" to="specloopname_ln59" fromId="84" toId="22">
</dataflow>
<dataflow id="87" from="empty_10" to="specloopname_ln59" fromId="86" toId="22">
</dataflow>
<dataflow id="88" from="appear_addr" to="appear_load" fromId="18" toId="23">
</dataflow>
<dataflow id="89" from="appear_load" to="icmp_ln1695" fromId="23" toId="24">
</dataflow>
<dataflow id="91" from="StgValue_90" to="icmp_ln1695" fromId="90" toId="24">
</dataflow>
<dataflow id="92" from="over_thresh_load" to="add_ln63" fromId="21" toId="25">
</dataflow>
<dataflow id="93" from="StgValue_43" to="add_ln63" fromId="43" toId="25">
</dataflow>
<dataflow id="94" from="icmp_ln1695" to="over_thresh_1" fromId="24" toId="26">
</dataflow>
<dataflow id="95" from="add_ln63" to="over_thresh_1" fromId="25" toId="26">
</dataflow>
<dataflow id="96" from="over_thresh_load" to="over_thresh_1" fromId="21" toId="26">
</dataflow>
<dataflow id="97" from="over_thresh_1" to="store_ln61" fromId="26" toId="27">
</dataflow>
<dataflow id="98" from="over_thresh" to="store_ln61" fromId="5" toId="27">
</dataflow>
<dataflow id="99" from="over_thresh" to="over_thresh_load_1" fromId="5" toId="29">
</dataflow>
<dataflow id="101" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="100" toId="30">
</dataflow>
<dataflow id="102" from="over_thresh_out" to="write_ln0" fromId="42" toId="30">
</dataflow>
<dataflow id="103" from="over_thresh_load_1" to="write_ln0" fromId="29" toId="30">
</dataflow>
<dataflow id="104" from="icmp_ln61" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
