Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/Xilinx_Shared/cody_repo/cs152b/lab2/lab2_TB_isim_beh.exe -prj /home/ise/Xilinx_Shared/cody_repo/cs152b/lab2/lab2_TB_beh.prj work.lab2_TB work.glbl 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/Xilinx_Shared/cody_repo/cs152b/lab2/Clock.v" into library work
Analyzing Verilog file "/home/ise/Xilinx_Shared/cody_repo/cs152b/lab2/TimerFunctions.v" into library work
Analyzing Verilog file "/home/ise/Xilinx_Shared/cody_repo/cs152b/lab2/lab2.v" into library work
Analyzing Verilog file "/home/ise/Xilinx_Shared/cody_repo/cs152b/lab2/lab2_TB.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1330 - "/home/ise/Xilinx_Shared/cody_repo/cs152b/lab2/lab2_TB.v" Line 233: Function set_inputs has no return value assignment
Completed static elaboration
Fuse Memory Usage: 95052 KB
Fuse CPU Usage: 450 ms
Compiling module Clock
Compiling module TimerFunctions
Compiling module lab2
Compiling module lab2_TB
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable /home/ise/Xilinx_Shared/cody_repo/cs152b/lab2/lab2_TB_isim_beh.exe
Fuse Memory Usage: 98456 KB
Fuse CPU Usage: 470 ms
GCC CPU Usage: 280 ms
