// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/16/2022 19:45:20"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module image_rom (
	clk_50,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_CLK,
	VGA_SYNC_N,
	VGA_BLANK_N,
	VGA_VS,
	VGA_HS);
input 	clk_50;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_CLK;
output 	VGA_SYNC_N;
output 	VGA_BLANK_N;
output 	VGA_VS;
output 	VGA_HS;

// Design Ports Information
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk_50~input_o ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \clk_divider|altpll_component|auto_generated|fb_clkin ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk ;
wire \clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ;
wire \HC|Add0~37_sumout ;
wire \HC|LessThan0~0_combout ;
wire \HC|Add0~26 ;
wire \HC|Add0~21_sumout ;
wire \HC|LessThan0~1_combout ;
wire \HC|Add0~38 ;
wire \HC|Add0~33_sumout ;
wire \HC|Add0~34 ;
wire \HC|Add0~29_sumout ;
wire \HC|Add0~30 ;
wire \HC|Add0~17_sumout ;
wire \HC|Add0~18 ;
wire \HC|Add0~9_sumout ;
wire \HC|Add0~10 ;
wire \HC|Add0~13_sumout ;
wire \HC|Add0~14 ;
wire \HC|Add0~5_sumout ;
wire \HC|Add0~6 ;
wire \HC|Add0~1_sumout ;
wire \HC|Add0~2 ;
wire \HC|Add0~25_sumout ;
wire \IR|always0~1_combout ;
wire \VC|Add0~37_sumout ;
wire \VC|Add0~18 ;
wire \VC|Add0~13_sumout ;
wire \HC|enable_v_counter~q ;
wire \VC|Add0~14 ;
wire \VC|Add0~21_sumout ;
wire \VC|LessThan0~0_combout ;
wire \VC|Add0~22 ;
wire \VC|Add0~25_sumout ;
wire \VC|LessThan0~1_combout ;
wire \VC|Add0~38 ;
wire \VC|Add0~33_sumout ;
wire \VC|Add0~34 ;
wire \VC|Add0~29_sumout ;
wire \VC|Add0~30 ;
wire \VC|Add0~1_sumout ;
wire \VC|Add0~2 ;
wire \VC|Add0~5_sumout ;
wire \VC|Add0~6 ;
wire \VC|Add0~9_sumout ;
wire \VC|Add0~10 ;
wire \VC|Add0~17_sumout ;
wire \IR|LessThan3~0_combout ;
wire \VGA|LessThan5~0_combout ;
wire \VGA|always1~0_combout ;
wire \VGA|VGA_BLANK_N~q ;
wire \RC|LessThan4~0_combout ;
wire \IR|always0~0_combout ;
wire \RC|Add0~13_sumout ;
wire \RC|LessThan4~1_combout ;
wire \RC|Q[2]~0_combout ;
wire \RC|Add0~14 ;
wire \RC|Add0~17_sumout ;
wire \RC|Add0~18 ;
wire \RC|Add0~21_sumout ;
wire \RC|Add0~22 ;
wire \RC|Add0~25_sumout ;
wire \RC|Add0~26 ;
wire \RC|Add0~29_sumout ;
wire \RC|Add0~30 ;
wire \RC|Add0~33_sumout ;
wire \RC|Q[5]~DUPLICATE_q ;
wire \RC|Add0~34 ;
wire \RC|Add0~37_sumout ;
wire \RC|Add0~38 ;
wire \RC|Add0~41_sumout ;
wire \RC|Add0~42 ;
wire \RC|Add0~45_sumout ;
wire \RC|Add0~46 ;
wire \RC|Add0~49_sumout ;
wire \RC|Add0~50 ;
wire \RC|Add0~53_sumout ;
wire \RC|Add0~54 ;
wire \RC|Add0~57_sumout ;
wire \RC|Add0~58 ;
wire \RC|Add0~61_sumout ;
wire \RC|Add0~62 ;
wire \RC|Add0~5_sumout ;
wire \RC|Add0~6 ;
wire \RC|Add0~1_sumout ;
wire \ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ;
wire \RC|Add0~2 ;
wire \RC|Add0~9_sumout ;
wire \RC|Q[15]~DUPLICATE_q ;
wire \IR|R[0]~0_combout ;
wire \IR|R[0]~1_combout ;
wire \IR|R[0]~2_combout ;
wire \IR|R[0]~3_combout ;
wire \RC|Q[1]~DUPLICATE_q ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~2_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~1_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \IR|R[0]~5_combout ;
wire \ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~0_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \IR|R[0]~4_combout ;
wire \ROM1|altsyncram_component|auto_generated|rden_decode|w_anode547w[3]~0_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \IR|R[0]~6_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \IR|R[1]~7_combout ;
wire \IR|R[1]~8_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \IR|R[2]~9_combout ;
wire \IR|R[2]~10_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \IR|R[3]~11_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \IR|R[3]~12_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \IR|R[4]~13_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \IR|R[4]~14_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \IR|R[5]~15_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \IR|R[5]~16_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \IR|R[6]~17_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \IR|R[6]~18_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \IR|R[7]~19_combout ;
wire \IR|R[7]~20_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \IR|G[0]~0_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \IR|G[0]~1_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \IR|G[1]~2_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \IR|G[1]~3_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \IR|G[2]~4_combout ;
wire \IR|G[2]~5_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \IR|G[3]~6_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \IR|G[3]~7_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \IR|G[4]~8_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \IR|G[4]~9_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \IR|G[5]~10_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \IR|G[5]~11_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \IR|G[6]~12_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \IR|G[6]~13_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \IR|G[7]~14_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \IR|G[7]~15_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \IR|B[0]~0_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \IR|B[0]~1_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \IR|B[1]~2_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \IR|B[1]~3_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \IR|B[2]~4_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \IR|B[2]~5_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \IR|B[3]~6_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \IR|B[3]~7_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \IR|B[4]~8_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \IR|B[4]~9_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \IR|B[5]~10_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \IR|B[5]~11_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \IR|B[6]~12_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \IR|B[6]~13_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \IR|B[7]~14_combout ;
wire \ROM1|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \IR|B[7]~15_combout ;
wire \VGA|always1~1_combout ;
wire \VGA|VGA_VS~q ;
wire \VGA|always1~2_combout ;
wire \VGA|VGA_HS~q ;
wire [9:0] \VC|v_counter ;
wire [9:0] \HC|h_counter ;
wire [15:0] \RC|Q ;
wire [2:0] \ROM1|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \ROM1|altsyncram_component|auto_generated|rden_decode|w_anode496w ;

wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [7:0] \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \ROM1|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \ROM1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6  = \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\IR|R[0]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\IR|R[1]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\IR|R[2]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\IR|R[3]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\IR|R[4]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\IR|R[5]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\IR|R[6]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\IR|R[7]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\IR|G[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\IR|G[1]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\IR|G[2]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\IR|G[3]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\IR|G[4]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\IR|G[5]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\IR|G[6]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\IR|G[7]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\IR|B[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\IR|B[1]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\IR|B[2]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\IR|B[3]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\IR|B[4]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\IR|B[5]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\IR|B[6]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\IR|B[7]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|VGA_BLANK_N~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\VGA|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGA|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk_50~input (
	.i(clk_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk_50~input_o ));
// synopsys translate_off
defparam \clk_50~input .bus_hold = "false";
defparam \clk_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\clk_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\clk_divider|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\clk_divider|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\clk_divider|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\clk_divider|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\clk_divider|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\clk_divider|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\clk_divider|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\clk_divider|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk ),
	.shiftdone0o());
// synopsys translate_off
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \clk_divider|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 (
	.inclk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk ),
	.ena(vcc),
	.outclk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .clock_type = "global clock";
defparam \clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .disable_mode = "low";
defparam \clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .ena_register_mode = "always enabled";
defparam \clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .ena_register_power_up = "high";
defparam \clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N30
cyclonev_lcell_comb \HC|Add0~37 (
// Equation(s):
// \HC|Add0~37_sumout  = SUM(( \HC|h_counter [0] ) + ( VCC ) + ( !VCC ))
// \HC|Add0~38  = CARRY(( \HC|h_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\HC|h_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\HC|Add0~37_sumout ),
	.cout(\HC|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \HC|Add0~37 .extended_lut = "off";
defparam \HC|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \HC|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N6
cyclonev_lcell_comb \HC|LessThan0~0 (
// Equation(s):
// \HC|LessThan0~0_combout  = ( \HC|h_counter [1] & ( (\HC|h_counter [3] & (\HC|h_counter [4] & (\HC|h_counter [0] & \HC|h_counter [2]))) ) )

	.dataa(!\HC|h_counter [3]),
	.datab(!\HC|h_counter [4]),
	.datac(!\HC|h_counter [0]),
	.datad(!\HC|h_counter [2]),
	.datae(gnd),
	.dataf(!\HC|h_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HC|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HC|LessThan0~0 .extended_lut = "off";
defparam \HC|LessThan0~0 .lut_mask = 64'h0000000000010001;
defparam \HC|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N54
cyclonev_lcell_comb \HC|Add0~25 (
// Equation(s):
// \HC|Add0~25_sumout  = SUM(( \HC|h_counter [8] ) + ( GND ) + ( \HC|Add0~2  ))
// \HC|Add0~26  = CARRY(( \HC|h_counter [8] ) + ( GND ) + ( \HC|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\HC|h_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HC|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HC|Add0~25_sumout ),
	.cout(\HC|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \HC|Add0~25 .extended_lut = "off";
defparam \HC|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \HC|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N57
cyclonev_lcell_comb \HC|Add0~21 (
// Equation(s):
// \HC|Add0~21_sumout  = SUM(( \HC|h_counter [9] ) + ( GND ) + ( \HC|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\HC|h_counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HC|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HC|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HC|Add0~21 .extended_lut = "off";
defparam \HC|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \HC|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N59
dffeas \HC|h_counter[9] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\HC|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\HC|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HC|h_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \HC|h_counter[9] .is_wysiwyg = "true";
defparam \HC|h_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N27
cyclonev_lcell_comb \HC|LessThan0~1 (
// Equation(s):
// \HC|LessThan0~1_combout  = ( \HC|h_counter [6] & ( \HC|h_counter [9] & ( \HC|h_counter [8] ) ) ) # ( !\HC|h_counter [6] & ( \HC|h_counter [9] & ( (\HC|h_counter [8] & (((\HC|h_counter [7]) # (\HC|LessThan0~0_combout )) # (\HC|h_counter [5]))) ) ) )

	.dataa(!\HC|h_counter [8]),
	.datab(!\HC|h_counter [5]),
	.datac(!\HC|LessThan0~0_combout ),
	.datad(!\HC|h_counter [7]),
	.datae(!\HC|h_counter [6]),
	.dataf(!\HC|h_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HC|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HC|LessThan0~1 .extended_lut = "off";
defparam \HC|LessThan0~1 .lut_mask = 64'h0000000015555555;
defparam \HC|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N31
dffeas \HC|h_counter[0] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\HC|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\HC|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HC|h_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \HC|h_counter[0] .is_wysiwyg = "true";
defparam \HC|h_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N33
cyclonev_lcell_comb \HC|Add0~33 (
// Equation(s):
// \HC|Add0~33_sumout  = SUM(( \HC|h_counter [1] ) + ( GND ) + ( \HC|Add0~38  ))
// \HC|Add0~34  = CARRY(( \HC|h_counter [1] ) + ( GND ) + ( \HC|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\HC|h_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HC|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HC|Add0~33_sumout ),
	.cout(\HC|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \HC|Add0~33 .extended_lut = "off";
defparam \HC|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \HC|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N35
dffeas \HC|h_counter[1] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\HC|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\HC|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HC|h_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \HC|h_counter[1] .is_wysiwyg = "true";
defparam \HC|h_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N36
cyclonev_lcell_comb \HC|Add0~29 (
// Equation(s):
// \HC|Add0~29_sumout  = SUM(( \HC|h_counter [2] ) + ( GND ) + ( \HC|Add0~34  ))
// \HC|Add0~30  = CARRY(( \HC|h_counter [2] ) + ( GND ) + ( \HC|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\HC|h_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HC|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HC|Add0~29_sumout ),
	.cout(\HC|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \HC|Add0~29 .extended_lut = "off";
defparam \HC|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \HC|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N38
dffeas \HC|h_counter[2] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\HC|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\HC|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HC|h_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \HC|h_counter[2] .is_wysiwyg = "true";
defparam \HC|h_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N39
cyclonev_lcell_comb \HC|Add0~17 (
// Equation(s):
// \HC|Add0~17_sumout  = SUM(( \HC|h_counter [3] ) + ( GND ) + ( \HC|Add0~30  ))
// \HC|Add0~18  = CARRY(( \HC|h_counter [3] ) + ( GND ) + ( \HC|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\HC|h_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HC|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HC|Add0~17_sumout ),
	.cout(\HC|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \HC|Add0~17 .extended_lut = "off";
defparam \HC|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \HC|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N40
dffeas \HC|h_counter[3] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\HC|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\HC|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HC|h_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \HC|h_counter[3] .is_wysiwyg = "true";
defparam \HC|h_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N42
cyclonev_lcell_comb \HC|Add0~9 (
// Equation(s):
// \HC|Add0~9_sumout  = SUM(( \HC|h_counter [4] ) + ( GND ) + ( \HC|Add0~18  ))
// \HC|Add0~10  = CARRY(( \HC|h_counter [4] ) + ( GND ) + ( \HC|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\HC|h_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HC|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HC|Add0~9_sumout ),
	.cout(\HC|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \HC|Add0~9 .extended_lut = "off";
defparam \HC|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \HC|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N44
dffeas \HC|h_counter[4] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\HC|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\HC|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HC|h_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \HC|h_counter[4] .is_wysiwyg = "true";
defparam \HC|h_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N45
cyclonev_lcell_comb \HC|Add0~13 (
// Equation(s):
// \HC|Add0~13_sumout  = SUM(( \HC|h_counter [5] ) + ( GND ) + ( \HC|Add0~10  ))
// \HC|Add0~14  = CARRY(( \HC|h_counter [5] ) + ( GND ) + ( \HC|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\HC|h_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HC|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HC|Add0~13_sumout ),
	.cout(\HC|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \HC|Add0~13 .extended_lut = "off";
defparam \HC|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \HC|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N47
dffeas \HC|h_counter[5] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\HC|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\HC|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HC|h_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \HC|h_counter[5] .is_wysiwyg = "true";
defparam \HC|h_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N48
cyclonev_lcell_comb \HC|Add0~5 (
// Equation(s):
// \HC|Add0~5_sumout  = SUM(( \HC|h_counter [6] ) + ( GND ) + ( \HC|Add0~14  ))
// \HC|Add0~6  = CARRY(( \HC|h_counter [6] ) + ( GND ) + ( \HC|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\HC|h_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HC|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HC|Add0~5_sumout ),
	.cout(\HC|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \HC|Add0~5 .extended_lut = "off";
defparam \HC|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \HC|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N49
dffeas \HC|h_counter[6] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\HC|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\HC|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HC|h_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \HC|h_counter[6] .is_wysiwyg = "true";
defparam \HC|h_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N51
cyclonev_lcell_comb \HC|Add0~1 (
// Equation(s):
// \HC|Add0~1_sumout  = SUM(( \HC|h_counter [7] ) + ( GND ) + ( \HC|Add0~6  ))
// \HC|Add0~2  = CARRY(( \HC|h_counter [7] ) + ( GND ) + ( \HC|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\HC|h_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\HC|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\HC|Add0~1_sumout ),
	.cout(\HC|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \HC|Add0~1 .extended_lut = "off";
defparam \HC|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \HC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N53
dffeas \HC|h_counter[7] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\HC|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\HC|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HC|h_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \HC|h_counter[7] .is_wysiwyg = "true";
defparam \HC|h_counter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y72_N56
dffeas \HC|h_counter[8] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\HC|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\HC|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HC|h_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \HC|h_counter[8] .is_wysiwyg = "true";
defparam \HC|h_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N3
cyclonev_lcell_comb \IR|always0~1 (
// Equation(s):
// \IR|always0~1_combout  = ( !\HC|h_counter [9] & ( !\HC|h_counter [8] ) )

	.dataa(!\HC|h_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HC|h_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|always0~1 .extended_lut = "off";
defparam \IR|always0~1 .lut_mask = 64'hAAAAAAAA00000000;
defparam \IR|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N30
cyclonev_lcell_comb \VC|Add0~37 (
// Equation(s):
// \VC|Add0~37_sumout  = SUM(( \VC|v_counter [0] ) + ( VCC ) + ( !VCC ))
// \VC|Add0~38  = CARRY(( \VC|v_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VC|v_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VC|Add0~37_sumout ),
	.cout(\VC|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VC|Add0~37 .extended_lut = "off";
defparam \VC|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \VC|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N48
cyclonev_lcell_comb \VC|Add0~17 (
// Equation(s):
// \VC|Add0~17_sumout  = SUM(( \VC|v_counter [6] ) + ( GND ) + ( \VC|Add0~10  ))
// \VC|Add0~18  = CARRY(( \VC|v_counter [6] ) + ( GND ) + ( \VC|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VC|v_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VC|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VC|Add0~17_sumout ),
	.cout(\VC|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VC|Add0~17 .extended_lut = "off";
defparam \VC|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VC|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N51
cyclonev_lcell_comb \VC|Add0~13 (
// Equation(s):
// \VC|Add0~13_sumout  = SUM(( \VC|v_counter [7] ) + ( GND ) + ( \VC|Add0~18  ))
// \VC|Add0~14  = CARRY(( \VC|v_counter [7] ) + ( GND ) + ( \VC|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VC|v_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VC|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VC|Add0~13_sumout ),
	.cout(\VC|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VC|Add0~13 .extended_lut = "off";
defparam \VC|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VC|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N25
dffeas \HC|enable_v_counter (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HC|LessThan0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HC|enable_v_counter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \HC|enable_v_counter .is_wysiwyg = "true";
defparam \HC|enable_v_counter .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y72_N52
dffeas \VC|v_counter[7] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\VC|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VC|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\HC|enable_v_counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VC|v_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VC|v_counter[7] .is_wysiwyg = "true";
defparam \VC|v_counter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N54
cyclonev_lcell_comb \VC|Add0~21 (
// Equation(s):
// \VC|Add0~21_sumout  = SUM(( \VC|v_counter [8] ) + ( GND ) + ( \VC|Add0~14  ))
// \VC|Add0~22  = CARRY(( \VC|v_counter [8] ) + ( GND ) + ( \VC|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VC|v_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VC|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VC|Add0~21_sumout ),
	.cout(\VC|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VC|Add0~21 .extended_lut = "off";
defparam \VC|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VC|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N56
dffeas \VC|v_counter[8] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\VC|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VC|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\HC|enable_v_counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VC|v_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VC|v_counter[8] .is_wysiwyg = "true";
defparam \VC|v_counter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N21
cyclonev_lcell_comb \VC|LessThan0~0 (
// Equation(s):
// \VC|LessThan0~0_combout  = ( !\VC|v_counter [8] & ( \VC|v_counter [3] & ( (!\VC|v_counter [2] & (!\VC|v_counter [7] & !\VC|v_counter [6])) ) ) ) # ( !\VC|v_counter [8] & ( !\VC|v_counter [3] & ( (!\VC|v_counter [7] & !\VC|v_counter [6]) ) ) )

	.dataa(!\VC|v_counter [2]),
	.datab(gnd),
	.datac(!\VC|v_counter [7]),
	.datad(!\VC|v_counter [6]),
	.datae(!\VC|v_counter [8]),
	.dataf(!\VC|v_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VC|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VC|LessThan0~0 .extended_lut = "off";
defparam \VC|LessThan0~0 .lut_mask = 64'hF0000000A0000000;
defparam \VC|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N57
cyclonev_lcell_comb \VC|Add0~25 (
// Equation(s):
// \VC|Add0~25_sumout  = SUM(( \VC|v_counter [9] ) + ( GND ) + ( \VC|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VC|v_counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VC|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VC|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VC|Add0~25 .extended_lut = "off";
defparam \VC|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VC|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N58
dffeas \VC|v_counter[9] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\VC|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VC|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\HC|enable_v_counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VC|v_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VC|v_counter[9] .is_wysiwyg = "true";
defparam \VC|v_counter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N24
cyclonev_lcell_comb \VC|LessThan0~1 (
// Equation(s):
// \VC|LessThan0~1_combout  = ( \VC|v_counter [5] & ( \VC|v_counter [9] ) ) # ( !\VC|v_counter [5] & ( \VC|v_counter [9] & ( (!\VC|LessThan0~0_combout ) # (\VC|v_counter [4]) ) ) )

	.dataa(gnd),
	.datab(!\VC|v_counter [4]),
	.datac(!\VC|LessThan0~0_combout ),
	.datad(gnd),
	.datae(!\VC|v_counter [5]),
	.dataf(!\VC|v_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VC|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VC|LessThan0~1 .extended_lut = "off";
defparam \VC|LessThan0~1 .lut_mask = 64'h00000000F3F3FFFF;
defparam \VC|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N32
dffeas \VC|v_counter[0] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\VC|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VC|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\HC|enable_v_counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VC|v_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VC|v_counter[0] .is_wysiwyg = "true";
defparam \VC|v_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N33
cyclonev_lcell_comb \VC|Add0~33 (
// Equation(s):
// \VC|Add0~33_sumout  = SUM(( \VC|v_counter [1] ) + ( GND ) + ( \VC|Add0~38  ))
// \VC|Add0~34  = CARRY(( \VC|v_counter [1] ) + ( GND ) + ( \VC|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VC|v_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VC|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VC|Add0~33_sumout ),
	.cout(\VC|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VC|Add0~33 .extended_lut = "off";
defparam \VC|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VC|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N35
dffeas \VC|v_counter[1] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\VC|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VC|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\HC|enable_v_counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VC|v_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VC|v_counter[1] .is_wysiwyg = "true";
defparam \VC|v_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N36
cyclonev_lcell_comb \VC|Add0~29 (
// Equation(s):
// \VC|Add0~29_sumout  = SUM(( \VC|v_counter [2] ) + ( GND ) + ( \VC|Add0~34  ))
// \VC|Add0~30  = CARRY(( \VC|v_counter [2] ) + ( GND ) + ( \VC|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VC|v_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VC|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VC|Add0~29_sumout ),
	.cout(\VC|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VC|Add0~29 .extended_lut = "off";
defparam \VC|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VC|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N38
dffeas \VC|v_counter[2] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\VC|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VC|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\HC|enable_v_counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VC|v_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VC|v_counter[2] .is_wysiwyg = "true";
defparam \VC|v_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N39
cyclonev_lcell_comb \VC|Add0~1 (
// Equation(s):
// \VC|Add0~1_sumout  = SUM(( \VC|v_counter [3] ) + ( GND ) + ( \VC|Add0~30  ))
// \VC|Add0~2  = CARRY(( \VC|v_counter [3] ) + ( GND ) + ( \VC|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VC|v_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VC|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VC|Add0~1_sumout ),
	.cout(\VC|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VC|Add0~1 .extended_lut = "off";
defparam \VC|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N41
dffeas \VC|v_counter[3] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\VC|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VC|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\HC|enable_v_counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VC|v_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VC|v_counter[3] .is_wysiwyg = "true";
defparam \VC|v_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N42
cyclonev_lcell_comb \VC|Add0~5 (
// Equation(s):
// \VC|Add0~5_sumout  = SUM(( \VC|v_counter [4] ) + ( GND ) + ( \VC|Add0~2  ))
// \VC|Add0~6  = CARRY(( \VC|v_counter [4] ) + ( GND ) + ( \VC|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VC|v_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VC|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VC|Add0~5_sumout ),
	.cout(\VC|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VC|Add0~5 .extended_lut = "off";
defparam \VC|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VC|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N43
dffeas \VC|v_counter[4] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\VC|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VC|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\HC|enable_v_counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VC|v_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VC|v_counter[4] .is_wysiwyg = "true";
defparam \VC|v_counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N45
cyclonev_lcell_comb \VC|Add0~9 (
// Equation(s):
// \VC|Add0~9_sumout  = SUM(( \VC|v_counter [5] ) + ( GND ) + ( \VC|Add0~6  ))
// \VC|Add0~10  = CARRY(( \VC|v_counter [5] ) + ( GND ) + ( \VC|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VC|v_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VC|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VC|Add0~9_sumout ),
	.cout(\VC|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VC|Add0~9 .extended_lut = "off";
defparam \VC|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VC|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N47
dffeas \VC|v_counter[5] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\VC|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VC|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\HC|enable_v_counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VC|v_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VC|v_counter[5] .is_wysiwyg = "true";
defparam \VC|v_counter[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y72_N50
dffeas \VC|v_counter[6] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\VC|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VC|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\HC|enable_v_counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VC|v_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VC|v_counter[6] .is_wysiwyg = "true";
defparam \VC|v_counter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N9
cyclonev_lcell_comb \IR|LessThan3~0 (
// Equation(s):
// \IR|LessThan3~0_combout  = ( \VC|v_counter [3] & ( (\VC|v_counter [6] & \VC|v_counter [7]) ) ) # ( !\VC|v_counter [3] & ( (\VC|v_counter [6] & (\VC|v_counter [7] & ((\VC|v_counter [4]) # (\VC|v_counter [5])))) ) )

	.dataa(!\VC|v_counter [6]),
	.datab(!\VC|v_counter [5]),
	.datac(!\VC|v_counter [4]),
	.datad(!\VC|v_counter [7]),
	.datae(gnd),
	.dataf(!\VC|v_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|LessThan3~0 .extended_lut = "off";
defparam \IR|LessThan3~0 .lut_mask = 64'h0015001500550055;
defparam \IR|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N6
cyclonev_lcell_comb \VGA|LessThan5~0 (
// Equation(s):
// \VGA|LessThan5~0_combout  = (\VC|v_counter [6] & (\VC|v_counter [5] & (\VC|v_counter [8] & \VC|v_counter [7])))

	.dataa(!\VC|v_counter [6]),
	.datab(!\VC|v_counter [5]),
	.datac(!\VC|v_counter [8]),
	.datad(!\VC|v_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan5~0 .extended_lut = "off";
defparam \VGA|LessThan5~0 .lut_mask = 64'h0001000100010001;
defparam \VGA|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N0
cyclonev_lcell_comb \VGA|always1~0 (
// Equation(s):
// \VGA|always1~0_combout  = ( \HC|h_counter [9] & ( (!\HC|h_counter [8] & (!\VC|v_counter [9] & (!\HC|h_counter [7] & !\VGA|LessThan5~0_combout ))) ) ) # ( !\HC|h_counter [9] & ( (!\VC|v_counter [9] & !\VGA|LessThan5~0_combout ) ) )

	.dataa(!\HC|h_counter [8]),
	.datab(!\VC|v_counter [9]),
	.datac(!\HC|h_counter [7]),
	.datad(!\VGA|LessThan5~0_combout ),
	.datae(gnd),
	.dataf(!\HC|h_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always1~0 .extended_lut = "off";
defparam \VGA|always1~0 .lut_mask = 64'hCC00CC0080008000;
defparam \VGA|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N1
dffeas \VGA|VGA_BLANK_N (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\VGA|always1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VGA_BLANK_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VGA_BLANK_N .is_wysiwyg = "true";
defparam \VGA|VGA_BLANK_N .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N30
cyclonev_lcell_comb \RC|LessThan4~0 (
// Equation(s):
// \RC|LessThan4~0_combout  = ( !\VC|v_counter [9] & ( !\VC|v_counter [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VC|v_counter [9]),
	.dataf(!\VC|v_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RC|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RC|LessThan4~0 .extended_lut = "off";
defparam \RC|LessThan4~0 .lut_mask = 64'hFFFF000000000000;
defparam \RC|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N9
cyclonev_lcell_comb \IR|always0~0 (
// Equation(s):
// \IR|always0~0_combout  = ( \HC|h_counter [7] & ( (\HC|h_counter [6] & (((\HC|h_counter [5]) # (\HC|h_counter [4])) # (\HC|h_counter [3]))) ) )

	.dataa(!\HC|h_counter [3]),
	.datab(!\HC|h_counter [4]),
	.datac(!\HC|h_counter [5]),
	.datad(!\HC|h_counter [6]),
	.datae(gnd),
	.dataf(!\HC|h_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|always0~0 .extended_lut = "off";
defparam \IR|always0~0 .lut_mask = 64'h00000000007F007F;
defparam \IR|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N0
cyclonev_lcell_comb \RC|Add0~13 (
// Equation(s):
// \RC|Add0~13_sumout  = SUM(( \RC|Q [0] ) + ( VCC ) + ( !VCC ))
// \RC|Add0~14  = CARRY(( \RC|Q [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RC|Q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\RC|Add0~13_sumout ),
	.cout(\RC|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \RC|Add0~13 .extended_lut = "off";
defparam \RC|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \RC|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N48
cyclonev_lcell_comb \RC|LessThan4~1 (
// Equation(s):
// \RC|LessThan4~1_combout  = ( \RC|LessThan4~0_combout  & ( \IR|LessThan3~0_combout  ) ) # ( !\RC|LessThan4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IR|LessThan3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RC|LessThan4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RC|LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RC|LessThan4~1 .extended_lut = "off";
defparam \RC|LessThan4~1 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \RC|LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N54
cyclonev_lcell_comb \RC|Q[2]~0 (
// Equation(s):
// \RC|Q[2]~0_combout  = ( \IR|always0~0_combout  & ( (!\RC|LessThan4~0_combout ) # (\IR|LessThan3~0_combout ) ) ) # ( !\IR|always0~0_combout  & ( (!\RC|LessThan4~0_combout ) # ((\IR|always0~1_combout ) # (\IR|LessThan3~0_combout )) ) )

	.dataa(!\RC|LessThan4~0_combout ),
	.datab(gnd),
	.datac(!\IR|LessThan3~0_combout ),
	.datad(!\IR|always0~1_combout ),
	.datae(gnd),
	.dataf(!\IR|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RC|Q[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RC|Q[2]~0 .extended_lut = "off";
defparam \RC|Q[2]~0 .lut_mask = 64'hAFFFAFFFAFAFAFAF;
defparam \RC|Q[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N1
dffeas \RC|Q[0] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RC|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RC|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RC|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RC|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RC|Q[0] .is_wysiwyg = "true";
defparam \RC|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N3
cyclonev_lcell_comb \RC|Add0~17 (
// Equation(s):
// \RC|Add0~17_sumout  = SUM(( \RC|Q [1] ) + ( GND ) + ( \RC|Add0~14  ))
// \RC|Add0~18  = CARRY(( \RC|Q [1] ) + ( GND ) + ( \RC|Add0~14  ))

	.dataa(!\RC|Q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RC|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RC|Add0~17_sumout ),
	.cout(\RC|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \RC|Add0~17 .extended_lut = "off";
defparam \RC|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \RC|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N5
dffeas \RC|Q[1] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RC|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RC|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RC|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RC|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RC|Q[1] .is_wysiwyg = "true";
defparam \RC|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N6
cyclonev_lcell_comb \RC|Add0~21 (
// Equation(s):
// \RC|Add0~21_sumout  = SUM(( \RC|Q [2] ) + ( GND ) + ( \RC|Add0~18  ))
// \RC|Add0~22  = CARRY(( \RC|Q [2] ) + ( GND ) + ( \RC|Add0~18  ))

	.dataa(gnd),
	.datab(!\RC|Q [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RC|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RC|Add0~21_sumout ),
	.cout(\RC|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \RC|Add0~21 .extended_lut = "off";
defparam \RC|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \RC|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N8
dffeas \RC|Q[2] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RC|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RC|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RC|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RC|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RC|Q[2] .is_wysiwyg = "true";
defparam \RC|Q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N9
cyclonev_lcell_comb \RC|Add0~25 (
// Equation(s):
// \RC|Add0~25_sumout  = SUM(( \RC|Q [3] ) + ( GND ) + ( \RC|Add0~22  ))
// \RC|Add0~26  = CARRY(( \RC|Q [3] ) + ( GND ) + ( \RC|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RC|Q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RC|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RC|Add0~25_sumout ),
	.cout(\RC|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \RC|Add0~25 .extended_lut = "off";
defparam \RC|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RC|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N11
dffeas \RC|Q[3] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RC|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RC|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RC|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RC|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RC|Q[3] .is_wysiwyg = "true";
defparam \RC|Q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N12
cyclonev_lcell_comb \RC|Add0~29 (
// Equation(s):
// \RC|Add0~29_sumout  = SUM(( \RC|Q [4] ) + ( GND ) + ( \RC|Add0~26  ))
// \RC|Add0~30  = CARRY(( \RC|Q [4] ) + ( GND ) + ( \RC|Add0~26  ))

	.dataa(gnd),
	.datab(!\RC|Q [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RC|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RC|Add0~29_sumout ),
	.cout(\RC|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \RC|Add0~29 .extended_lut = "off";
defparam \RC|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \RC|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N14
dffeas \RC|Q[4] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RC|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RC|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RC|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RC|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RC|Q[4] .is_wysiwyg = "true";
defparam \RC|Q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N15
cyclonev_lcell_comb \RC|Add0~33 (
// Equation(s):
// \RC|Add0~33_sumout  = SUM(( \RC|Q[5]~DUPLICATE_q  ) + ( GND ) + ( \RC|Add0~30  ))
// \RC|Add0~34  = CARRY(( \RC|Q[5]~DUPLICATE_q  ) + ( GND ) + ( \RC|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RC|Q[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RC|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RC|Add0~33_sumout ),
	.cout(\RC|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \RC|Add0~33 .extended_lut = "off";
defparam \RC|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RC|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N17
dffeas \RC|Q[5]~DUPLICATE (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RC|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RC|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RC|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RC|Q[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RC|Q[5]~DUPLICATE .is_wysiwyg = "true";
defparam \RC|Q[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N18
cyclonev_lcell_comb \RC|Add0~37 (
// Equation(s):
// \RC|Add0~37_sumout  = SUM(( \RC|Q [6] ) + ( GND ) + ( \RC|Add0~34  ))
// \RC|Add0~38  = CARRY(( \RC|Q [6] ) + ( GND ) + ( \RC|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RC|Q [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RC|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RC|Add0~37_sumout ),
	.cout(\RC|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \RC|Add0~37 .extended_lut = "off";
defparam \RC|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RC|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N20
dffeas \RC|Q[6] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RC|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RC|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RC|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RC|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RC|Q[6] .is_wysiwyg = "true";
defparam \RC|Q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N21
cyclonev_lcell_comb \RC|Add0~41 (
// Equation(s):
// \RC|Add0~41_sumout  = SUM(( \RC|Q [7] ) + ( GND ) + ( \RC|Add0~38  ))
// \RC|Add0~42  = CARRY(( \RC|Q [7] ) + ( GND ) + ( \RC|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RC|Q [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RC|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RC|Add0~41_sumout ),
	.cout(\RC|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \RC|Add0~41 .extended_lut = "off";
defparam \RC|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RC|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N22
dffeas \RC|Q[7] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RC|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RC|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RC|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RC|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RC|Q[7] .is_wysiwyg = "true";
defparam \RC|Q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N24
cyclonev_lcell_comb \RC|Add0~45 (
// Equation(s):
// \RC|Add0~45_sumout  = SUM(( \RC|Q [8] ) + ( GND ) + ( \RC|Add0~42  ))
// \RC|Add0~46  = CARRY(( \RC|Q [8] ) + ( GND ) + ( \RC|Add0~42  ))

	.dataa(gnd),
	.datab(!\RC|Q [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RC|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RC|Add0~45_sumout ),
	.cout(\RC|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \RC|Add0~45 .extended_lut = "off";
defparam \RC|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \RC|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N25
dffeas \RC|Q[8] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RC|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RC|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RC|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RC|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RC|Q[8] .is_wysiwyg = "true";
defparam \RC|Q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N27
cyclonev_lcell_comb \RC|Add0~49 (
// Equation(s):
// \RC|Add0~49_sumout  = SUM(( \RC|Q [9] ) + ( GND ) + ( \RC|Add0~46  ))
// \RC|Add0~50  = CARRY(( \RC|Q [9] ) + ( GND ) + ( \RC|Add0~46  ))

	.dataa(!\RC|Q [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RC|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RC|Add0~49_sumout ),
	.cout(\RC|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \RC|Add0~49 .extended_lut = "off";
defparam \RC|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \RC|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N29
dffeas \RC|Q[9] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RC|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RC|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RC|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RC|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RC|Q[9] .is_wysiwyg = "true";
defparam \RC|Q[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N30
cyclonev_lcell_comb \RC|Add0~53 (
// Equation(s):
// \RC|Add0~53_sumout  = SUM(( \RC|Q [10] ) + ( GND ) + ( \RC|Add0~50  ))
// \RC|Add0~54  = CARRY(( \RC|Q [10] ) + ( GND ) + ( \RC|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RC|Q [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RC|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RC|Add0~53_sumout ),
	.cout(\RC|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \RC|Add0~53 .extended_lut = "off";
defparam \RC|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RC|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N31
dffeas \RC|Q[10] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RC|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RC|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RC|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RC|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RC|Q[10] .is_wysiwyg = "true";
defparam \RC|Q[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N33
cyclonev_lcell_comb \RC|Add0~57 (
// Equation(s):
// \RC|Add0~57_sumout  = SUM(( \RC|Q [11] ) + ( GND ) + ( \RC|Add0~54  ))
// \RC|Add0~58  = CARRY(( \RC|Q [11] ) + ( GND ) + ( \RC|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RC|Q [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RC|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RC|Add0~57_sumout ),
	.cout(\RC|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \RC|Add0~57 .extended_lut = "off";
defparam \RC|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RC|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N34
dffeas \RC|Q[11] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RC|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RC|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RC|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RC|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RC|Q[11] .is_wysiwyg = "true";
defparam \RC|Q[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N36
cyclonev_lcell_comb \RC|Add0~61 (
// Equation(s):
// \RC|Add0~61_sumout  = SUM(( \RC|Q [12] ) + ( GND ) + ( \RC|Add0~58  ))
// \RC|Add0~62  = CARRY(( \RC|Q [12] ) + ( GND ) + ( \RC|Add0~58  ))

	.dataa(gnd),
	.datab(!\RC|Q [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RC|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RC|Add0~61_sumout ),
	.cout(\RC|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \RC|Add0~61 .extended_lut = "off";
defparam \RC|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \RC|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N37
dffeas \RC|Q[12] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RC|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RC|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RC|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RC|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RC|Q[12] .is_wysiwyg = "true";
defparam \RC|Q[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N39
cyclonev_lcell_comb \RC|Add0~5 (
// Equation(s):
// \RC|Add0~5_sumout  = SUM(( \RC|Q [13] ) + ( GND ) + ( \RC|Add0~62  ))
// \RC|Add0~6  = CARRY(( \RC|Q [13] ) + ( GND ) + ( \RC|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RC|Q [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RC|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RC|Add0~5_sumout ),
	.cout(\RC|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \RC|Add0~5 .extended_lut = "off";
defparam \RC|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RC|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N41
dffeas \RC|Q[13] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RC|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RC|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RC|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RC|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RC|Q[13] .is_wysiwyg = "true";
defparam \RC|Q[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N42
cyclonev_lcell_comb \RC|Add0~1 (
// Equation(s):
// \RC|Add0~1_sumout  = SUM(( \RC|Q [14] ) + ( GND ) + ( \RC|Add0~6  ))
// \RC|Add0~2  = CARRY(( \RC|Q [14] ) + ( GND ) + ( \RC|Add0~6  ))

	.dataa(gnd),
	.datab(!\RC|Q [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RC|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RC|Add0~1_sumout ),
	.cout(\RC|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \RC|Add0~1 .extended_lut = "off";
defparam \RC|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \RC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N43
dffeas \RC|Q[14] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RC|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RC|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RC|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RC|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RC|Q[14] .is_wysiwyg = "true";
defparam \RC|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y67_N31
dffeas \ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RC|Q [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE .is_wysiwyg = "true";
defparam \ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y67_N41
dffeas \ROM1|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RC|Q [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM1|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \ROM1|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y71_N47
dffeas \RC|Q[15] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RC|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RC|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RC|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RC|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RC|Q[15] .is_wysiwyg = "true";
defparam \RC|Q[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N45
cyclonev_lcell_comb \RC|Add0~9 (
// Equation(s):
// \RC|Add0~9_sumout  = SUM(( \RC|Q [15] ) + ( GND ) + ( \RC|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RC|Q [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\RC|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\RC|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RC|Add0~9 .extended_lut = "off";
defparam \RC|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \RC|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N46
dffeas \RC|Q[15]~DUPLICATE (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RC|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RC|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RC|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RC|Q[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RC|Q[15]~DUPLICATE .is_wysiwyg = "true";
defparam \RC|Q[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y72_N2
dffeas \ROM1|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RC|Q[15]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM1|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \ROM1|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N3
cyclonev_lcell_comb \IR|R[0]~0 (
// Equation(s):
// \IR|R[0]~0_combout  = (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (!\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & !\ROM1|altsyncram_component|auto_generated|address_reg_a [2]))

	.dataa(!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datab(!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(!\ROM1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[0]~0 .extended_lut = "off";
defparam \IR|R[0]~0 .lut_mask = 64'h4400440044004400;
defparam \IR|R[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N12
cyclonev_lcell_comb \IR|R[0]~1 (
// Equation(s):
// \IR|R[0]~1_combout  = ( !\IR|always0~0_combout  & ( !\IR|R[0]~0_combout  & ( (\IR|always0~1_combout  & (!\IR|LessThan3~0_combout  & (\VGA|VGA_BLANK_N~q  & \RC|LessThan4~0_combout ))) ) ) )

	.dataa(!\IR|always0~1_combout ),
	.datab(!\IR|LessThan3~0_combout ),
	.datac(!\VGA|VGA_BLANK_N~q ),
	.datad(!\RC|LessThan4~0_combout ),
	.datae(!\IR|always0~0_combout ),
	.dataf(!\IR|R[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[0]~1 .extended_lut = "off";
defparam \IR|R[0]~1 .lut_mask = 64'h0004000000000000;
defparam \IR|R[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N0
cyclonev_lcell_comb \IR|R[0]~2 (
// Equation(s):
// \IR|R[0]~2_combout  = (!\ROM1|altsyncram_component|auto_generated|address_reg_a [2] & ((!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ) # (\ROM1|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datab(!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(!\ROM1|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[0]~2 .extended_lut = "off";
defparam \IR|R[0]~2 .lut_mask = 64'hBB00BB00BB00BB00;
defparam \IR|R[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N15
cyclonev_lcell_comb \IR|R[0]~3 (
// Equation(s):
// \IR|R[0]~3_combout  = ( !\IR|always0~0_combout  & ( !\IR|R[0]~2_combout  & ( (\IR|always0~1_combout  & (!\IR|LessThan3~0_combout  & (\RC|LessThan4~0_combout  & \VGA|VGA_BLANK_N~q ))) ) ) )

	.dataa(!\IR|always0~1_combout ),
	.datab(!\IR|LessThan3~0_combout ),
	.datac(!\RC|LessThan4~0_combout ),
	.datad(!\VGA|VGA_BLANK_N~q ),
	.datae(!\IR|always0~0_combout ),
	.dataf(!\IR|R[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[0]~3 .extended_lut = "off";
defparam \IR|R[0]~3 .lut_mask = 64'h0004000000000000;
defparam \IR|R[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N57
cyclonev_lcell_comb \ROM1|altsyncram_component|auto_generated|rden_decode|w_anode496w[3] (
// Equation(s):
// \ROM1|altsyncram_component|auto_generated|rden_decode|w_anode496w [3] = ( !\RC|Q [13] & ( (!\RC|Q [15] & !\RC|Q [14]) ) )

	.dataa(gnd),
	.datab(!\RC|Q [15]),
	.datac(!\RC|Q [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RC|Q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode496w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|rden_decode|w_anode496w[3] .extended_lut = "off";
defparam \ROM1|altsyncram_component|auto_generated|rden_decode|w_anode496w[3] .lut_mask = 64'hC0C0C0C000000000;
defparam \ROM1|altsyncram_component|auto_generated|rden_decode|w_anode496w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N4
dffeas \RC|Q[1]~DUPLICATE (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RC|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RC|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RC|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RC|Q[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RC|Q[1]~DUPLICATE .is_wysiwyg = "true";
defparam \RC|Q[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y55_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode496w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a16 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "19E3A69B9BE8790221CD88A7F18FFB50035D517B0165C83215A8D335B95602B14965F648EC62AEE7A6B8309268D8043737F059334D1C6B001B4F730E0116785BA372FBA6A78AC2F98CF4DE9B85617D8A465FEE775582FB9C4778001A100E1237C6C0AE8B9809E8C3846CAB9BF70AB9C00437B5D57D7089DC0E73000064C465F2BC13C432DFB044071E9D317A6A00CA2BB02B18F9FBE44154DE63856FBE532BFAC26C1465398CD0883C608CAF15D61E6DF5ABEB39CF40599B32D854F237989F50464E536E1871018040EEC16ECF8F50511B56400C7C58F7629BD4BF799D47ECC205DB8FF42A237BB6A5308EA222797D787441E12EAB4898B33C6AA6AD815C3776";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "2055950F4F57175A0DC28D8C600F711C3CAF4786377F4BA9E7C88913946533ED9B34B984270DC8927C781064565C0C8D6D5DAD937541C508B64B16A68FED587829E0BFF69581C0980A4529AD542A007D5CC52B1688ADE3A2800476595574CAB36509F552DA44C3CAF73BBAA3D426FD3635B19C432AE81CC0AC7E9658D7BD9242C2F65E93AB75C2D1F2DCE5338EABC41C6C1A8E429B587C41679A94B51BFECC59F48F870F94A57E13AB3EDCA169741FFC7A1F2CAA7D297AA50717774474AF9230C7B27F4256B30C4CF125FCCA1707B5CCF31722D7FF88AE5D0F7FB63B5143BAD60470388F3B4E3A1EFD74B42BE209DD520CBFD8ACFD5C5BAAF9D771BBEB7526FA";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "27AFE596044DFAB56621AEFAF22CF4CAF9FC3AF328427F8B12107D0508C4190024F2660C46EF6C9B84F99970704066AFF0CD8783395ECB7007E21C79F5AACFA08A34DB7A28F7850DD096F4139DE4F2FB08B810B78E76ABE9DE8CB95F6016760970CACDB152372B7D085764870E7E67865D43CB437E7052800F2031987EFEC2F974B9D0F8D941919A00F0C33601459BC340057CAF57A17DB0847DC37EC4325EBEB914CABA71D78D5FCE681714B461A8E439A521FBC43203F1E065E5575246DB77F3867C2E6F2330B0FE110E1A535E01682FF99E8EBB314601DDF0F5440B98BC916532E21DC54E1BC1DCBEAFFCFE73206459D556E85D604C674C5E39A49AE3160D";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "E703A76FF9E1288CD1FBA4D3A4F0B47D70A3B872D0AF59307F98740B2E1DE00D232BA3D9736DDB5936BA020642F6367151F48BB3FE6197E749D0E37A6C0B26B34EF670CA77C73919ACF3463A3FE1039C689A96C529F18B6E9E2EEB7C7740EF92161276E08AF818EE406B1C95053D85D7888CE5B845718EDED951DC6F6E6D81E0F98233EF4F0F55A8CC4D1D91ADBB057A3DAFE98D5B4EE80F860D6C066F3F96D7BAED92F3AE1B519D244EAC5A83BBDFF87070406C00FD59CEBC7C3D436B1696E94133FCD14FAA788DAB6A303105F0739749397519BA26C4880EE3FE3B1AB54BA648295CFF8AE62AACE1DF430EB92522EF752B433D9AF73A53837F3F2DD144F1E6";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N33
cyclonev_lcell_comb \ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~2 (
// Equation(s):
// \ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~2_combout  = ( !\RC|Q [14] & ( (!\RC|Q[15]~DUPLICATE_q  & \RC|Q [13]) ) )

	.dataa(!\RC|Q[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\RC|Q [13]),
	.datad(gnd),
	.datae(!\RC|Q [14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~2 .extended_lut = "off";
defparam \ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~2 .lut_mask = 64'h0A0A00000A0A0000;
defparam \ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a40 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 16;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "B0E6C1821901AC56361290641A570891F1798F847F2A186B3A0EF1B3F29FE305CDD670717CFC9DEDF7B0BDE75E674BE1E6DDB276ED2B6F20DE1DF85D279304BC9871C87BE9B4ADB49FF7509E0E01113F2B40B564F10F99341D027FC0F0A7F5CA289E48DF8E1C1BA218B144860952BF65E0A728C85E7541766785C810F3AB1AC17E830C0770B651CE0ADADBD7B3F04EBBF96F1812495389D86D038E3125EF5A6E2C1C288EC350F66B9FA2AF530B64DDFDAB4E41B3CA7EF5756E9575BADF312DE27B7EE49436B847B7DECFE22000DD6B1FFBA1C9172D864ED41B94F975A36FBAEDD69923F91160C5DF2ED19BE137CC35B9D8318F57565390FAF585215BC9622B8B";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "4614D51BCB477DDA1DFA9DAE87D0DC1000616BCCEA7580DA2561580902D909C932C6F75FC056E273E226C79C6236749E09797288E8BB277D9D83E14748B1B8E73A317C508993A5078B26B673B9A1ED7A435BB70E887A9B0495D44E83D7DCDD8C1894EEB120D749FC6614F6343BE1ACD4B47DC57906696C3D4A8331BAD70B7B22EF3AA191BE989FE81368EF7272F69E8C6BEC67F874E78EBEEC41FB4A8E5792ACE68431219AA2F564E9CB6B69FA1C6F0CA1EA58CD4407C72541EE67773FCEA9314E2DF53893C1586C41DC620F3C52988139BEF9FAF38C01CE4AFBECB378FBDA89B5590B7DB1E25F44231C41FD8944AA0F0066C38972BF5A1B6EE8F799F95020A0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "1B02BC36FF972F5705F6F8741A3B9C1696A4BADAF9938BE5A3DB2A464AD413AD0826E4BB7148409417F28BBB1DC808D49CDAB64EB400A71D2EEDFA5CEF839DBF1559A554774B928B36CBA70640FC96E931A4860B9E1AE49192D19834003A8C43C61DFDFDD4327BA30C81B6B892F9CC8B4190E79F21CC5460465ABE2F0478679647918F079DF3979C6D0687A2AF5014472ED6DB76BB7D172A1DB873328031F6E3D16F040D4A0EF31153C7A8482A8DB708CBA6CF363A1691B58B5F77194D31023DB2343CBF0D96A3D6CDD743A69C0F2039ABEEC1841682DDEBC4FED6988D7C4D0D909840C3BEF368A7670ACDDBE41A853E70DC753C755F7CB08A3E683A3EB81902";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "DD0552D3A90E0815967A79555ABA6F8829405E780B779DCCE2FB4CAA6F528E4A2F1F4685372F505BF5F970D77520169B90ECCD900C59DB8813D4B7D25BAC8530DA1D1653B8E70EE6D74DE72276DC58EF5B6B5A4CFD7FD1DF02E37CE645C59972B1951E38D28EC6C214DEF31E869BD058F8712D363593BAC3839D50CCD10E09B8B84F26A0CB9D784BC354CAE0D4797E1B5B6AC1B99E18F7A69AA97CFB11A3F31CD31C1B172BEA4E1F53502C569A32DC226057ACADF92F9867B7E89644110C0418985DF0F49DB3CD83FAFC0B48B9D65238C8F2091532B63AEC1F0771DD84FCE6E0BA2436E68B020B606BAC47B75B683C5E7364EE245E6D07F6660C423DFFB2F160";
// synopsys translate_on

// Location: FF_X33_Y67_N32
dffeas \ROM1|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\RC|Q [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM1|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \ROM1|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N57
cyclonev_lcell_comb \ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~1 (
// Equation(s):
// \ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~1_combout  = (!\RC|Q[15]~DUPLICATE_q  & (\RC|Q [13] & \RC|Q [14]))

	.dataa(!\RC|Q[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\RC|Q [13]),
	.datad(!\RC|Q [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~1 .extended_lut = "off";
defparam \ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~1 .lut_mask = 64'h000A000A000A000A;
defparam \ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y67_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a88 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 16;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = "54DB3CFF747EAD55BC048888875339252AF9615A71D2A32547B9B503429120370A1D45EE182026DB1B7C970FED97227662EC33A66A29E7E5BBD464FA704299904A9D23FD80A94C38E8CBFE2CC1A6CB2AC6775D865635B49FCC3852E4E6F1504F7CEFADFAA4D4343EB49F7C0C001BA24E58EFC42A29ED0A0D11DA408C28F413BD964B540B3D944F67945C5BE35CFD7E4EBDCF56561B869052389CD82081B75C2BC78B642A1DB34D07A0A9A27AF4A6B3085B52C40F25315866349B7045474EB7610EEDA92A0E0AE68F3CC2A1054AF103CF4F3F1BB96221F2F37459DFEDF0840C48BE45D6695F72877B63656DE82E33C3E790EA7AA3443C0C49B6A08627C4A3ED4B";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = "92308E38FA4A9E0209C661F570EEEBE6E354B167DDDB6ACDA993A789943E87228D5AE7C78E69526968AA3AFE59CD30A037753FF66A352A254640486CE1EFA35DE094F14FE0DD91D17097DEEC29E8E3478698A538152B3225119B25691538DC108A27A796B8E434ADFEF06E16650B190C3BFC1F7416CCE7D4F9950286D3FA31ECF21069228042A5378934FB1788130B43EF460B1F7BD91F39CAD057E5EE74EB180E7100CA8A6EFF42A4BE5736968FB3BCB7AB7420C3D962B02C5C2F8EB5CA73FEC5D4460ED2E0C808C584574BC4A0988E7BDAC570CDE8A7C86ED63CF8A6C41386EE9D1778764CCAD6608D471D5FF8552B357FFC0F9A8BA4A391A5A768DA09BE3D";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = "F8A1C1BEA60760299E47778436F70D5E77EA970C9437E4F0ADB3EB6C3AFC724CA5FCF08C46E231CAD179FEE91D94A8CEA867D84E3527024FCB1320080B14D2BC8D9B3DFCBFE5B4A2EF118A6C25A7F4FECDA5F9AF800DF0108617C3A0FCA748FBA75D47348CAB1A8F55A872662AE25CF5E57846A333382AEFB594E37A33135BF37A0F292960F9A64529BF20CDB644CCFA885B629C219E91A89322B7DAAB45420A405933D855BA1DB4C668A725C06025B62A12574238B47E6D631646EBAC8EC400DA9FA57D633C479EBA11E466E87892D0C664082F31CC47F6D5E1EB41BE90F39251307D700E42010DE30736376563FDCA5E413A43CAD6B56ED5123D6E34BCACE0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = "0EC95B6E56D7187813A30AA3A4E67B4A3DB191023A4F66760A7984E0AF206CD75DB46E70BB82C9FA4FBE3AEB92E136C09600A2D1A867727E890DA7007EA6FA23BFA548BAB7DDA162C4435804525549E1F1941637FF22B6FA0A086E02BA7FF8DEE45305430704ACE62BDB00FF89FE3042565382F1AEF7D8D343B5C844D3A902595145C075ECF7B88F7C1D7BB6085F0081FA1452E4BD0E65FEF7CE9321DAA900E7FA988F151FCA5B66547A980499795B355DE2D8C94AD69A2F5B9B734288A7691FFD918DB399BA6EA68FECC87C385B89646CD10AE1DF6B60962815E3139B2B4181340892AA2C44386F38ADED49650EDAD1325BB3AD228C90256A4D159B280D377B";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N48
cyclonev_lcell_comb \IR|R[0]~5 (
// Equation(s):
// \IR|R[0]~5_combout  = ( \ROM1|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( ((!\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM1|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # 
// (\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM1|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) # (\ROM1|altsyncram_component|auto_generated|address_reg_a [1]) ) ) # ( 
// !\ROM1|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( (!\ROM1|altsyncram_component|auto_generated|address_reg_a [1] & ((!\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # (\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM1|altsyncram_component|auto_generated|ram_block1a40~portadataout ))))) ) )

	.dataa(!\ROM1|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datab(!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\ROM1|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datad(!\ROM1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(gnd),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[0]~5 .extended_lut = "off";
defparam \IR|R[0]~5 .lut_mask = 64'h4700470047FF47FF;
defparam \IR|R[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N54
cyclonev_lcell_comb \ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~0 (
// Equation(s):
// \ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~0_combout  = (!\RC|Q[15]~DUPLICATE_q  & (!\RC|Q [13] & \RC|Q [14]))

	.dataa(!\RC|Q[15]~DUPLICATE_q ),
	.datab(!\RC|Q [13]),
	.datac(gnd),
	.datad(!\RC|Q [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~0 .extended_lut = "off";
defparam \ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~0 .lut_mask = 64'h0088008800880088;
defparam \ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y55_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a64 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 16;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "773ED66058865A6F60F67DF639E000FAAF6D3B86F07947C02D962028927753E756A4E2469B434B5AB40EE997D6ED1635E6183BCDC6FEDB11385B5475A1EECDD36B226590B7519DFDBCEEA7C0A822B6C177D7EDBDE9E062F45E9E5B2E5B7EAF26232B822A4CCB84CA6A02211AE2E4FD0B1F1F23B614914741A5F5CF2BAD41F3FD456A10EE5C8707B2C18F38F781A666427262C9B681E44FC0F51EF6AF1BCC04A2D77D60D886B59AB5CB289F1810D36D3AB8C3CBCBBCF3BCF1D5C485650F3F3C1BABCE610188099C7E9DF9F459E3725404887B679DDF1396325B7457D7BE08DB57C7E8E802BB3449DEA5F0B9C8EBC1F856C6C571502D869C6668E35CA0A7F7F588";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "40E1F00690D167E8CF8CA257B7D76D2015DBFBA8C6C2A07BFB4111B6A4CE59EFE6FF79A936715E9F38FA85BAC322BD2BBE18C4BFDCF74FCEEDB50FEDA9859BD6AA748444EB9A5423C7FA7B55D16C48811DAB072EF3C89279C877767F832C3CA205DD813F34F9DCD8F37B054B7E3589AE3A6F6F65D790D17472603EBA2CAB122D99510F8C1D334D5A968104F05208A0A4BE5921C5BD903B68D907B0BC00943689525EB4985EDFD6D19ACC756716AC400B6191BF48FACF3E76CAD6BB02B67F51C3FF15BC1B2A582757A43232EFB3AB8B09500313544CCC6F29B6D0487EB6F3440C7EEA8F415D91563128D668BEE03090CF30A0EF98D61812299EE58AF94BD5C490";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "50BAC9C1B2176FB8CFDBD37612D83403B7926C6C4477E44E7D7109AF1215BDBFBBF75CF6C685EA9876D7B03F2A81833E7901B4FEF98B00180272CB5A806FB892FA77547E0614E18B57BD90874BDA070A84319DBD20B47A07F01C318ABBC75348E2EFCD510D6187173F0BF75A8041F50831BA1E7B90D492D978E1086DC8E0B5AA9570C3135CF357ED2377AEB974F50FE247AA930F71C325F46D8115B0B998E2EF9AA7FAC3845C1F07E88D73BC25A30CC451B87B5568C7498C86F40862DEDC7F489849881B6052300A4E9A91871ED4C3C3B418D286ADD632E6451F6B820C06DF8AFAE33E4B8EC3F78D27D97B72AA687393F767207C92AD96136E0DCF5A7C670390";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "36C5468BC443868FE1EC149C114C788A5102F545B21944CA94D910894183ACC56B6911DEFFEF14224149F36464B1A9ACDB5244264C544CDE623C84F4B32C193B80B43748E6757F86782ADE186C2BD78A8399FB1CDE0AB785E1D7082577B307422A9BCE09AA0258F6D62EDE1F23CEFB1B977A3D7EEA44789389D30F21F1A3E28A9A5A7908E42549D7CB74180BD27CCDAE213B24175070B6AF21BC3932CA11397D54F1657C9EA802321CAF31F2C24FA2AC974592018F53DAFAA74538107ADAA7819B1B555E53C27DE6DC8AC8C6518054159AAA1ACF8DDEF8C9ED8CB59A5069674662108D5C77D5AD37AF5050D5A7CC6BF0A92AEB801571F1DCB6D0AEE35CEC8973";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N45
cyclonev_lcell_comb \IR|R[0]~4 (
// Equation(s):
// \IR|R[0]~4_combout  = ( !\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & ( !\ROM1|altsyncram_component|auto_generated|address_reg_a [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ROM1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[0]~4 .extended_lut = "off";
defparam \IR|R[0]~4 .lut_mask = 64'hF0F0F0F000000000;
defparam \IR|R[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N51
cyclonev_lcell_comb \ROM1|altsyncram_component|auto_generated|rden_decode|w_anode547w[3]~0 (
// Equation(s):
// \ROM1|altsyncram_component|auto_generated|rden_decode|w_anode547w[3]~0_combout  = ( !\RC|Q [13] & ( (\RC|Q [15] & !\RC|Q [14]) ) )

	.dataa(gnd),
	.datab(!\RC|Q [15]),
	.datac(!\RC|Q [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RC|Q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode547w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|rden_decode|w_anode547w[3]~0 .extended_lut = "off";
defparam \ROM1|altsyncram_component|auto_generated|rden_decode|w_anode547w[3]~0 .lut_mask = 64'h3030303000000000;
defparam \ROM1|altsyncram_component|auto_generated|rden_decode|w_anode547w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y65_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode547w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a112 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 16;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a112 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070A2C2BD7D4817C4940BF7CECE4BC52935B98EC634244D4B3F23E7E4B7D890DC72683B75D495167ABA50E30CE294BB1B006C926A0AFF44FB48783B1B2C1BFE9F0E8B3BC41792A9A8D40BE1159DA6BA84F65FFDCC08EC27FC8CF2B14C5F3E86B9A03FD50041DE6E066769E2328F84CB4B473212881E4A727FDF293E791344A811E9B312FD112291D7";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = "FB95513BE3126DFF65278F0971C8A130FA4AFE5B9429F438ED16492FC2183D15B308E810B12014B55AA6B97C3EB8657CC8607CFFC950C15FB6363FDC385AA5DAB1F3FBF9A595CDE90F0885E129076077C58274F54FDE6198622CE788ADA0BCC0302BE1F3F83736C0B235E525163C91C64E4C82AEE24FC74FE9867890487C245C8B9B5711F8F1AC45D293E8B51D635A743468348E475B84782B608E357302F6A93453228051676EED9327F74D438D647EE4770FDE0A6C5D52284D71138571538644CDDCCA8D8ADC15E9BB248E9F5F8C49F68C8EF8E99966ACEF8455DD66BCB46963CA1C931C72083DDDC38F6F790567CA2871AF50CE20C51E55658A47A2C9100D";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = "CCC00C184DDA6DB787BEB7550DE3F281F8FDD44F8489BB4C548B9912221CDDA3F198D65836A48FCC3D73E1544AF33646253629FA7894C3516798B4FB2EE291EB23E5EDFEAD8EA377545EB52F70EE830E143828DAA07A57B2130B70D54E243240F38AA10EFC9B223D0A789419EB71E58AFD6CC776576D0395207E4FE001108924A6BDDB049D8954E326297AEA63334CE2EFBCD90E3016C19346BC4AE1B177F6BF271D5C4348977F828F7AB92DD835B9806609B2E54D2649DC83CA53ADEB24F31D45227659094DB862BE47E800857E6A5616A128E34B3620EBE3ADCD43D5F471F57BD4AE96E8216F3EBA52355AD77B912C78FBE8818942EE37606281FBE7AD53B6";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = "D1B32114E186DDE57FFA0186758830B47EC2AE1EFFF03EFFBEE73B80E8504EE6E6CCC8BEAB40E93D37D9528D527C41D20F830AD1991E856303148D11C580C4344F31C62125EBD9099E32929DF089A25E54DC70CB92DBE445B896850948F34981E3F8F316390140F1E804F8C17276417A0389D2E910F8A699FB8FC1AB668272251E264E711C66C81B75F339D33027CF69AA22E236F87F38F0C67168586D4D9052F20FEC492E6A3D202F00A20DE52CBBF12A6ACC5D8F2B18C036E43AD5C675BC95E9837BF5A474E9338CF8D64B91D1DCDCC053D9A909A06CBFA0FB74E727A191CDEB622189B49C7DC48CF6956872B39DEB505E757D9BD89EF92088FBF585358C93";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N36
cyclonev_lcell_comb \IR|R[0]~6 (
// Equation(s):
// \IR|R[0]~6_combout  = ( \IR|R[0]~4_combout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ( (!\IR|R[0]~1_combout  & (\IR|R[0]~3_combout  & ((\ROM1|altsyncram_component|auto_generated|ram_block1a64~portadataout )))) # 
// (\IR|R[0]~1_combout  & (((\IR|R[0]~5_combout )) # (\IR|R[0]~3_combout ))) ) ) ) # ( !\IR|R[0]~4_combout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ( (!\IR|R[0]~1_combout  & (\IR|R[0]~3_combout  & 
// ((\ROM1|altsyncram_component|auto_generated|ram_block1a64~portadataout )))) # (\IR|R[0]~1_combout  & (!\IR|R[0]~3_combout  & (\IR|R[0]~5_combout ))) ) ) ) # ( \IR|R[0]~4_combout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a112~portadataout  
// & ( (!\IR|R[0]~1_combout  & (\IR|R[0]~3_combout  & ((\ROM1|altsyncram_component|auto_generated|ram_block1a64~portadataout )))) # (\IR|R[0]~1_combout  & (!\IR|R[0]~3_combout  & (\IR|R[0]~5_combout ))) ) ) ) # ( !\IR|R[0]~4_combout  & ( 
// !\ROM1|altsyncram_component|auto_generated|ram_block1a112~portadataout  & ( (!\IR|R[0]~1_combout  & (\IR|R[0]~3_combout  & ((\ROM1|altsyncram_component|auto_generated|ram_block1a64~portadataout )))) # (\IR|R[0]~1_combout  & (!\IR|R[0]~3_combout  & 
// (\IR|R[0]~5_combout ))) ) ) )

	.dataa(!\IR|R[0]~1_combout ),
	.datab(!\IR|R[0]~3_combout ),
	.datac(!\IR|R[0]~5_combout ),
	.datad(!\ROM1|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datae(!\IR|R[0]~4_combout ),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[0]~6 .extended_lut = "off";
defparam \IR|R[0]~6 .lut_mask = 64'h0426042604261537;
defparam \IR|R[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y63_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode547w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a113 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 17;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a113 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B6C09602FC6264DA8B4F285FF90F50ABF274077A07DA7DB718D15BE6C4661AF765BEFA048BA34B7253AF2770182154CB0061C017FBA20E5E3BFB498088AEC011A18AD35436219B18BF9D220D76C4CF2A2E2331771F06136FB431F9745527D3B245DF4910F95E42B0E2AD5CF417586D54D5EA97EF511797D779A5A8A70B3AC6B35ED1C939B357AA27";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = "D22E439D442C76E9BB1FE515B438A2D2D0FAF7AF44C72DF38CECF01320ADBB26B103D4647F770C820C3F1F3269F760F2079A4859AFA3F7C7352361E496303ED85ADA15661D9E1AA9E235D7CC260A34DB6096051E7A34491724F8A7AB054B41D655CACF8DD182AA93E5DFD59416476C564BC9DD70E9D861E2CB954546BBB916E299F3BF92C54EBF030DBE0AC208297DED57D52989175299FA5C6AC00975640884A11FDDEDA757C4C3C8A15E0378AEF5E156ECE750958F1B2FD7DB4314142A185343CC84EBB834E69B3F6B7ECE624980651C1EE41362C1804FA2A2D16A054FA5D09B6B613C2AE623B4D3D03DF721169093E48C47F968A5F05F5F407D4993F6EE50";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = "6C7F3753FBBF030EB9C39118D5B8C455C568B679381D33594EC2FC072FC438263D1484DD1C49295F4D9B21415F1CC51B32FEB201F13F2D7843DCD01753C3BFCC6B36E85B075A0193276B42BDF5D38A4FB9C03C84749AA24842AFE48D18663EF70916A8377367281BD5E937B038FC2CB033BF548F0D1E7B72C49BE636DDF1743844D74A9825B4E8E8A438B2FD308E628310029966588907B6CDC8210197432FC2D3C58C0DEFA4263CB2B98B6363626A8346A3A164E32176767E8FBB4A465D15EC2F7447CD9228689816CE37398764FED88EE97F639EE073AEC1DA9BA5EBFB4EF1F584FF3F4CAB014B9418F99E807571C688AEDB83D5F8D29A77BB15FAFF34300F";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = "01751A24E5DA3ADD58C61D33C4B4AEE91BD352C9E6107DB5CB1E95A79110E7AF2CB4BF77542F7FAF28D1B67A88BF6E10B0EA18ADB40FA3F1F5A093EE1D0EBE86A2D4ACE21E412AF8CCC5521753F2552149E5F0E380D40ADCB16BA1A55FAC40C0AF38A8DD7EAC2F1B17F07E37AB1BDC10D02F2BE16794061473981204FB8C62C4429EEC698C87B7F7EB6C38E5C9E40AA6D33AD26027E867DEDA9148D63CA07727334C1358F763E4358FC3A07480CE9257B69775E9A1BD180B690519E13E0B805C5B4AAFFFA394C75918CE9C94E215135E0D0DD5419C3721FFC20553B770389722B717C9D3895547B6330757B80AAB4F73B5F78CF92E8AF101A7F9ACDFC5B9E90C";
// synopsys translate_on

// Location: M10K_X14_Y64_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a65 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 17;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "616897A9C29CA446DA2B08081F499B95149DA5834DD6F671DED6695753F57BBC65D87233F493BAC498356371324DFFD622ABCF69C3074676BA83C9436EFF202E12FE5FA5A74BCACE88E71643951FD6411C12EC0ECB1DA6759245A0A5223E19007DFF44BBA4AA051CC87B968147BDF3294BE925F8CE2905F402065FAE9B23CB94790878B97C7541E0ABA3D4C7A8BF05DD179B2DA5BAB120AC6DA7282321569FAE580C5C50241E23229B56E0925B27E156E6DB3BFEC8BCB8FD2F5A1D11DD06E41B6E49A67D8DDC024E20784E682FCA2346FCF7AB5BFE765B03F265D1B2F60A99D724EBFECC44427F45F6E4BD52677AFF05A1121F238F61D3E47AF9E657E0D6299B";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "E04889ED85B78283BC1E052E43728700D5D6046A83DDF449A60C4361D3AD6B0C359663A34B947FAF006EB43AA9D79DDBD27A268405CAAF051D1081C12F41DEEFBEF8ADDD06D54317AC43CA2D83DF3A1788AB42D8D4AB5AE0CC76F8026FB6EBE5114964D1046EC10D3F7D5E06C8B7B25FC2B49B68CE687BA0128E025912DB72120DFD92913213F7C2A2E323E29C6DAC1D51F19826420A38DF30046B856ED00A0C000C6207D2641ACF7C153687AFDF8E19B64A8853F70FF1D0051E6CCF2F12659E6422C3A4E123E74A6FDFA3E2591FD1C7419BF0D939B3D9B23639D70CE95137EA7044B112C9B76717FE93639402F45039A3A38336D73F8A11150DBC0D73CAEAD7";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "9D5E2B383ADEA0185F631C4BC8DC2A8F1AD5DDCE70C314C00B632868891E120B0D126063A0A3D54380D553E1DF50EB75D3C44B0679867FF7A4482E4D14901FD1A355F2847E6220FB8614E2A7187A8F82E24AC915ECEC2C615879E85A57BE373C9154CC9BF5F849423EA513988338996937EA7C9DEA7EF0604B98A8BA754A54E7017093D898E3E5A0CAA12B9277914FE6CF6868A7A39165176EF5E5FB942D1E740C064DBA37D1B387E048A9D3BB0FAE3271EAE9640C5D22FCF7DE49662679B7B67FEC1FFCF2AF5129AB695AC435D0142AFDF93B77032E2574B93FEC61533B85958CD5FE8B3536240173A6465E72ABF99A6CC51BF04CDA0279D9AAC3509CDD0086";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "CF79B4F8363EB3BE5B48414FFBE8665BB024E09F1AEB07C5BC7F1D3C1F92A21396008561B7E4347E57064D6A489E543C8D9E87F5C3F8274B1511E4EF4D080C29D27ED5A2A0F58F86067A33C6CE8B33CCDD2F6DBAAB44F47F0A80EF6D6746B6D4C59809A7EAC6920197453EB08775E413F2A44C926CFBE8E8ADE64A102094ABFE136D12E1A1AE7A71ED682F9DEABDF7C860B9298C3C7DBAAFC47E8D93DE0917F5102697550582B4C3D30DD2D71402746F2876063BDFF861A8EC36D00C2AF57E997EDEC6892429AAA530ECF35F193E872D98B113EF828398F9F57874560D52B44EAF5F219D80EA81DB33B13B19BFC3917793DEFD808FA39CC0ECE2DB406C1CFC26";
// synopsys translate_on

// Location: M10K_X26_Y57_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode496w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a17 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "A30448318160F1AE08CF3E1E51661E60DB5DC0A13B81F9DB6CB336B0E7F341EF63B5C11A855B36F98322848DFD2407C45B9513E7DC3AA3F3B24F620AC0E4565D1A3E7978E0B602FE0CF280515196E1B7DAF012F86CC1F8B02AC0FFE604BDBD3FF8FE6F8454E57141EFBF55AC9CD9C3D5EEB8060BC5813025F983FE29EF1109C23297A4A0EFC562F8D93022A9605854FF9FD41F07F3D714E73D3824D7805031073A0C1548DDB8F4C54F86C830102FFCB4A3C30ABB41EAE4E387650C154F80FF4931E6077C2073063CF9D2B423A04802407726DF2535DEB483D6DF85B29BC7EFE4B966B8173580D8FD47AA86CFAF1CC37ECCF9E34C9D667F7CD993CF6E4DEF8482";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "715A404741561A0E055A96E416078DE3C01AF6D7E152B388F56A0B1FA99886668F4E2463070AA19483B80AB6876A43E80CB0D73E1E3EB3AA03CCCDFD1A4F116C9A1F3FF5D516CCD175A49199BBE938D62E52F1C8BBFAC398B888007E28551E8745BE646BBFEA31CB11980A200791401C351B6803D0C23516E57D5DC149FDB7B3845FB2D4BE73C0A965E3001F8F4FC13506F1AAA6A1B57C3573E84313736283F64E33818FBEB91FF2260A7CC51EB95DFC2750A61BE57260DB251B19C47D7FE37F312F0C10C693AD5E703957DFA9CFDCC786BBD919FFF93F9FF0892B027703D63588703EA720CC0ECEF874D76989FE25EC7FC04923016118A2472BF03AA7C9A666";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "156C7B1A14D2003543DE00F633C06F8B3309D8F0292406FE712AF62B1D83700024FD980DBD078017C1C31FA4704124208FAD267EA777ACA007BFE381FE165FC00040FF224DF00341DF4B854773EB9A8130FFEF480FD49777E00444855F1E700F4ECE695990CADCF6229F9800007FDB81F31C0BF805665DE80C1F03F4507B8810188A3F000001FEE2004E4DAFBAFCDB8A1809C307BA3CC32B344BCA7004021FC1411CA60D9893059546F01AABCB82F18E5A005365543E03FE0785FB9EAC3924912C180C2FA02EA83F77B0A527CF17FF6F90001F7140F8A9FAB02B2B040AC8F38E0E0DA3114CE2643FFF014FFF01CFE0786963766CF448D66E0240C166C3419FF0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "1FFC001FFE0038A2552B285DDD5C4EC747E8E4327DBA6BB7801F80083FE00022173B66C65FABBE1774AA57D4760475090E001433F87E07E7E2F4161E02A19499DECB4D6247DF366F870C06023FC1FC1FEF5832789A7C28CCD09DA3B27677DFCCE6F87907CEFFDF107FECA04A320CF0A5A985649FEFA23FBF7C9E4F180F9FFFFF01FFFCB7227EDCA482F513172483111DFE4862C5142F1FFFF80F93F8B391FEB06F51770FAC0492E087CD27F0F7DCFE07FF804F93F955586C3F0D69458496EB2B204BFAB1CFDAD12647F4003EFA03A6D859638604CBDB70A75D451BF504778C4E60385F000FFFF3B301D1FC124F962C6DF13E853A6EEE0FA66540382E2044FFF7";
// synopsys translate_on

// Location: M10K_X38_Y60_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a89 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 17;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = "54E6BC2B746B70D70E133CD87F9097ED31512F0D5DA10D47D0132AE3355B9DBD8DD7A57E381F3C79D79CACDC74DD68F17CB81B9EB8673A34D61CD4444998042CF5E8A6AB6064968D88EAE2EEA81CA4E5DAE824B33650F10B48C36B9BF6C1A1949B0E5012CC55AC4D860CAF8872C58D1689A317A89D27E5801AAFD816EF24B82C61F063B311D4EF2C6A5A197DDDFE2C1B3AD64E54ED6EA7FBE07FE2307C2A0761A93CC5992093DF65290883E3A9D01FA164E45F82AEDDDEA2F6C3952B311FCA6868BD9D6D5F78E95805F1408CD6915789886AC291AFCAC5BC8DAECEA7B949DB599236D5AD1AF9282B6F7C43AF335518A9901F41EB3AFBC6B1397259BFD6FBF2AF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = "8067A040F054ECB859F114BE47AF688EB576119EF77BB343F838B84FE78A41544645A6939840EB7DF48A925300B8EB7505155BF497052CF86838B9057755B47180C3B34D5FF9920E6B3A78C3E1FF8A9B62C216BB2EC7D48EA338EABCC581DFA71A0E29556F3B6DE6645CBC729A472A2DA59FB098678097899466D42B248F34907705D226651650D582A4EA6FF8EAC051E586AB404A21932A504338F3EAEA3BC23C386034DC8321BFFDA9EA6BDBC84304BCD795135104EBBB43BBE41288404C53FC817CCCEA2750A1D6DCD721772033D92A675466ADB5456FA602FB0759725C5473C59C96D5754387E0D3B503B65A436E88CCB8C7D018277857E5243F2122671A";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = "A1643F4A7647F86A47C6D09A09B2CEEDD0118329A45026B3B9929DBC61827A74B15922F083B1759C19E207CADCF5F931CF9A26A521A6E2B82DE6914701E5B66874C06D07691093F46A0611FD7847324210490D93DD8BAAC01A75670D825731E5F50E8F439D9242797D9E87FEA20D08D121227935DE87E441B16403CAC0AB7DF1E1E82006EBFDD475E63B378DABA681BD8580015A7F4CF2209B5A45EBFEB02FB60C54397D044FB45B17B4630BB23F29B51560BC66722C2778A17F94E8BFA74D384C1B52866F8247727499945FD52AC52844D786A955C7FE70720C7A273D8EFB18C1BD08F6D3C1D87FBDAC0175C43AC9014EA0A8796C042AC56ABFDB01D78D5DCC";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = "C4245F8BA5B2DB1892F9C45FA71A5B950F75C3C68B37CBC067E197833725FE00773593A03186431E653A2445F11EC190AE53808A73E798986D1416956E30C62D4BF0601C31CBC7E12304C4C66F7EC0233F5DBA0D574BA7E69F99E5D6792D6DC0F2F7C2813875DFA8CE6343ACC5708875AA2D0E8B2F385343E553EEF580A781AEAD3AD9EF50126AB823C3E6E5E61E14796A9F7E0D020A4C22996B800CB6297797FF44BDD32BC6AD6D5EEA3BAFDD019CEA1FE0CB1994D7A9EF9E481ED2D02F7D2A09EC03BE883C8E16870AD807FAD35727F072A867682ADF54A21BD9BF321A05203850E7CA65D765AFA33BBBE8B607DDD44691FC99148544EF89FCFE9A6FC8D0FA";
// synopsys translate_on

// Location: M10K_X41_Y61_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a41 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 17;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "848650B56EF7E0992A6F303CA30706D8AFE035D82432FFCE3FBF00A65FA008E25DA6986BC1AF0ABA18AEC8ACD0818E76C1045C32B70A803C3D4416821A616CEC2A0DCE5DA8A128C5EB0DCDC3F853223FF734B8BCB0A7B43B5B655E26CC0EC35A39C9BBA50C11837FE689383F892E297C13453BC394E9F8DD0044E8547D73F3E2C0019C671679929D98D7744C5F9C6389F6B2959C991DF7331D43FE11121CC0C1C2244F73D5D5E14B099B28910A966EFB6138FE309ECB9A070EFC0EEDEEDD4F4A6998FAC80B05A61A39CE33BFCE1F0EAED2A482E06A7F2C092A46A87995A0050E10391E4A1E6A7B42CEB1C5D9F5FD5A32367E5E0FD7A0C60619891493DA7C6711";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "99E9472FCE2ACED76BAFDC30D71AE253FDBB93CFCA360259A6DE183A3812C32C5A7F8E33CBEE0C71B67F72EF1E8E78E3B862F6F87F65825AE2C3E62A30152DFAA9FBF91551C11D940C34D104F9425A5981DF23A94B6C4512F4800085BFAF3D235C10A11DC6034FDB8879F3E6B8B3F8342FAB87CF06FACFFE9FE539F640F2CEFC8A655217ADFC3678BB81E07D0E06304FFA9EDDF133B85D0A82FA8DBD0B63FFFBFCF3DD85E47E07B74E3AA44DE36C5CD5D13A65897E3FB626A9A864BF31B7DF160A4E3387D3F971434D71561FB90600B63B97AC5582380E0912430F680593E0DC3D02A0DCA5A4A6664B30F7062E9B0FB1FEC1D3AE89FA33ECFAA828369501A32B";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "C254D9067138355CF4B121BCDFD9F9D76FDE6F019B58C59885FCD55C1A22084196077E7720FDC1F9C60D982ACF0A1230BE1A57CCC48EE793E7E4FE451D927D80E9C6306B9F4326CD66E7DACFADAD9DF1C103DEFFB7EFF201ADED82DF32AA19DB87094C7C752CC080C77828A67D514E3481AFFD83D5EC077A0E7820C3F5E5C39419AD0E5F4303CA4B92807FBC93894D9A6857EDAEE524D5CD473C21BCAA4D1981CEA003FD14373755006A50B5BDB381B5884069DF515E1A8BFBB8B8077BCE350B052691B5BB9E9DB64D4647BC36B2A284D6EC593809F72716CBE1A98F6BE84069289116FADFE26AFE8068C60ED801F13406B22ADB2031DF7AF7C6DC48C1B51830";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "D7BC3F9E955071F284BED6241E94E2C0E7365912590F817AE53D29E31BEED0D1E784FA591C31FF06914B771910FF7074B06E05CF14D1D9D31F205F691FB50D9525C5EB4FA23C06CE439A25C5C30458878F0FA363C49CA52EAD5BA93B6199E99C1B3B8E9E4D2C3A1AD449E3E6F0409CA8DC04DB14DD1A9C3DF155C6ABA1EBF81311FC658CE96D028E571C9D41274F81A72541965A367E2D22966CEFE6DA2B2E636FB4661A50D753D49501F274025F3DA2677335634D35C2C03161D5F8BCE44C8B97EBADEDEDB4E1FCFB63C21CF9B0974669CCC3D35756E52BA4DB762D5E8976C605BC6CBA3CF04842C5AD696829501D461CC2A0529E99FC4E7813B227C0BD8263";
// synopsys translate_on

// Location: MLABCELL_X34_Y63_N33
cyclonev_lcell_comb \IR|R[1]~7 (
// Equation(s):
// \IR|R[1]~7_combout  = ( \ROM1|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (((\ROM1|altsyncram_component|auto_generated|ram_block1a17~portadataout )) # 
// (\ROM1|altsyncram_component|auto_generated|address_reg_a [0]))) # (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (((\ROM1|altsyncram_component|auto_generated|ram_block1a89~portadataout )))) ) ) # ( 
// !\ROM1|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (!\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (((\ROM1|altsyncram_component|auto_generated|ram_block1a89~portadataout )))) ) )

	.dataa(!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datab(!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\ROM1|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(!\ROM1|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datae(!\ROM1|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[1]~7 .extended_lut = "off";
defparam \IR|R[1]~7 .lut_mask = 64'h085D2A7F085D2A7F;
defparam \IR|R[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N24
cyclonev_lcell_comb \IR|R[1]~8 (
// Equation(s):
// \IR|R[1]~8_combout  = ( \IR|R[0]~4_combout  & ( \IR|R[0]~3_combout  & ( (!\IR|R[0]~1_combout  & ((\ROM1|altsyncram_component|auto_generated|ram_block1a65~portadataout ))) # (\IR|R[0]~1_combout  & 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a113~portadataout )) ) ) ) # ( !\IR|R[0]~4_combout  & ( \IR|R[0]~3_combout  & ( (\ROM1|altsyncram_component|auto_generated|ram_block1a65~portadataout  & !\IR|R[0]~1_combout ) ) ) ) # ( 
// \IR|R[0]~4_combout  & ( !\IR|R[0]~3_combout  & ( (\IR|R[0]~1_combout  & \IR|R[1]~7_combout ) ) ) ) # ( !\IR|R[0]~4_combout  & ( !\IR|R[0]~3_combout  & ( (\IR|R[0]~1_combout  & \IR|R[1]~7_combout ) ) ) )

	.dataa(!\ROM1|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datab(!\ROM1|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datac(!\IR|R[0]~1_combout ),
	.datad(!\IR|R[1]~7_combout ),
	.datae(!\IR|R[0]~4_combout ),
	.dataf(!\IR|R[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[1]~8 .extended_lut = "off";
defparam \IR|R[1]~8 .lut_mask = 64'h000F000F30303535;
defparam \IR|R[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y71_N16
dffeas \RC|Q[5] (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\RC|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RC|LessThan4~1_combout ),
	.sload(gnd),
	.ena(\RC|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RC|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RC|Q[5] .is_wysiwyg = "true";
defparam \RC|Q[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y75_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a66 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 18;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "C4A7F783811C107D6A33F1041918BFEA661337BD86703B7E5516CEE6E3D776B19DEFDDFAF139CE2B8DA577173D96D0F915C79D61689303DDFE925E60ED070141EA65B730933A5080BE88992DFB57EDDAE31DEE30888F100ED784F5EFE1EC727A01AF84B51351922112104193DB3CBE89795733197FA689737A873AA6B710A02C50758A5FED367DBC4E946D7A299FC238936D7181C60618B40247E51E76858ED84206D89453ECF240D390619C855FCF9EE3783EB18B1216B1E7C7F4EDB8DCBD63C37168FB8E64FAEA178B400C034CD074C9C61614658992F5AB4BF020460B3E706EEC0A05E36E64BE938969BFF660F932F8ABCA153BE020AF90F5480A1B39CC4E";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "E9F8DEA524EA7B71EAB9AF4C9DD44700CABE5E5C86BBCAE2E700009A404A583C48783333E1CE1E6F0049309305FF7BA08D4F0F85DA9BBA014F94C09D3B4799906E007502A35DBB7175444DCA35535B2A726D9A31CABB8F6588B60033FE73C91AFEADE550579B52CBC4EC0956E9DD25FA319EBC903A6D2CCE89DA97F6CE6DCE7BB614BDAE8A3D4AEA2879F754E01C3CC0A88A6CC98E753D31D1CD9D33ACA14FE1CD8877D48B783E3A50B54D46FCC2847457995660F8616FA475B24D2F564B86B8B9A5C230BE884F1D1E77C16F8A3B255B33E235CCAB166DC38B13D3903CA261569EC17D51CA0AE868BF5CED061A849E19C3E681586EBAF4B35DC7BB56EDEB7047";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "5631409088F91E9E3783BAE2B8E71DEC89AC53766DEB59EA4201D9B216ABE04CF50D80D186573C00E98CC9C021CA0D0CFF6CB81F32DB12D337B80CEF0DEC10CFA8ABCE4F7E8DE6CF5BE9A2CCC9F83858A153399912620946B7FE06C30101B0FC09B2A34A0D3B705018499A1883A4FD71D499C64A2816F1DFBC1BBA94A338A5AA562A54FD1F012C6CA85459B1C8DB301F5F9843E76EACF637E678ECCB46CE002DB22CF931FAEE1D07E42D273B23CFDCDF9B8BFEE68069B30252C1331DCA786C61E0185D77E6D2868458F853B3FE77A74CFCAB45808AFA4E9E5C9FEADCFE2348F4B80A6452A7497C51BBFEED2E9FCE181E4EDA6C082A4565186CE013B5E524A90E";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "A871F5A52EAEBF4F2FD1328FF8DA58BDCD954D905D41F6ACC329E1E33EF9564B67154B3E181A936EA181FC2FC214AB799A1DAA96DFC16B50B89BDCF832E80CBC223132C5A9AF3980CA147B2D021BFA8198AF20EB401637FF65A36A1AC547F77C0B1D1DEA836BB30AD29781862135001C0C1578D7971DE97E957F16EBCC9B72FCE889D4C064550EC3F162457B49A58AA31482394225B0A2BFF9A3F36EDE03947A9FC7F501313A2954CE7FEC7592278DAFCF879E5EA6678FBDFC381FFC8125CF5276EA2106B1FC8E38C0F0FC20E033F03D45EFE3F07CF7E0424BA5F6038FF6EE4700B83E1E5FE5C643C52B069E403E96DF9B4AB53C142630A44B8DE47F8CAC2EA0";
// synopsys translate_on

// Location: M10K_X26_Y79_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode547w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a114 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 18;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a114 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008DDF29FFFC4C5EEC80E23D19F70F2859E4D0B186D81062EA5F698C836B335C36A6D45FC6676C62A224C9DE08012D88E3856371D2038F85E3261A25310750B1DC8075B9712F392E223EDE1AE7F798F1C7C5382063F4456A0EDF1003C3A2645258C50CEEF5385E07ED6D291678492292A829F3B010C03D40EE25608C98F935A139B86AF27B3FC19134";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = "92677DBDFBEA397D12F6B5A8CC056E77DB152B8C721CB2F02334BDD499F65077FBCC76A141CD015C1D949AE670D4BD48F646E9F037894BC83615AC8DB180F8A5870207A83E27E17448CA7E58BB38528FCBBE05FB2E5FE8287DFE19F03FBE2123F2D403EA791FFC4AD44888CF2C94B0507F5429B715F30B7E8F49311B6AA8B596C447F0DDEC27EB3476B096C1481A5360F8E9744F0FDBFBE908A762A53625BDF089028E93471BDC37C8F04414C9AA705F0169A27DB8730F875F56227964EBD9CFC1D55CF734EBF6EAC0098F3B5E5E562ED34DB14A726A128E6199A6473E5310EC8184A5C49348D8334C32FB4CF18FB5059E6DD625D651EBB5F0C120FA8B77528C";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = "7F0CAF14979F0AEA0C9F64F9A26F10DF845A26E7E5F597C012FD9CA7347857A44BCB48FCE7CC995AF84BDAF9DEBC2214A1D0DC0070ED6274DA9AED654A14AA609D55A3042B2A3DCFFEED39D1D630D4EFE195452C4E06CC93640D804C80B3CCEC4F92D0AA93F65ED6CD574D362D361D1C7A32D4C02E63393E684E47C7A913DAC0F431C45AD33722141BBA487D1200CD1CE8710CE21F7B01846E9FF055127151419F87F0A0B76DC13ACD3F7CD71CF9D781409021AB807D8D9485DD720B539772879E94E2D5313270A2D751619F29D04D75ACE98713E611393FAAAF1B19B1985DA9842E60BDE7F7267DE5DA1C8D4170E1E6B9438477708221566BDECF744167ADCE";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = "92749E42A29DC88D5675582E413305949D3DE0B77DC666F13F130CB68B680D71537D706C0E2CD3769843F5F78765FC40F88F1414BDE36362968DBF8E298AAE6091444F1CA0866F917019479EE610E936262CDC14C4BB2ED5F221C949427B86EF1D794C0A998A9084FEE4C7CDA447A08AEBDF56083FF1A956D57A8E4B3AE6381B7BDA9E09E99247CB73AE710E9B3FF8B7109813A36F3CF9647EC1D848BD0E0337F37B86619BEA75CC13501A61C095C3D6C4BA13C248582A50F1F1825DE3506D4A8F61384350D884AA5E0EB9835F7EAAA28CC1FDCCCC773B94EF537218C3C3152689B90FB41D6251F0E69B30BAEB92A5244B0723F8706B1BA173CD2919A905DBC6";
// synopsys translate_on

// Location: M10K_X14_Y76_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a90 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 18;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = "32E4D40B3F7419521D7E7E57FF0A7E0037DB4DBD99AF291A8CC8F58433C7DD01FB02DC821FFF16374C9A802DA919648C67BB69590B4DFE43041BAD18DE7BFC3E331738473321182CD45E623B993887EBEE2AFAC17F2C0DFF9A33A65293F0A91865B3164B69395305E02F98B2E6EF8320FFCD37784CB74BEE1C23C09874A6BA5C6294842A4236AACCC063215F720FB360FFD8C574A0050041F5B79620C121AB760494C62F0E4A458F6CABFC239BFF1D1E74940B35472D3D8165FA7463BA006740838A7AF3C6946B7F058D5B3A341A76548870F75037B8D43A0E94B1D1E0D335826172D6217F5272DFC2DC37C70C8DED680A2A4C7BB696FE055F9A93DE75AC524A";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = "D9327E01EFE434DA08552AF903F70CC21BBAA92BE07A1563F17F4AC2873B4D2440922BF1639F8A00EB60B19637760ED427C5DDFEC005916CC62372A6CD0646A06DED9E3596D44B428A5D5CDC17226A27B5F35270A8542D87A4AFB9391202F9B1EF0F2C0819E9E532063BE7D3D0C7538055D15CBE3D3E03F844D8B3AE117B1D75452598C7D4B0FB9AC26E2355687B7647FD9135D2B61985F7087E5D37BA7971F585533FF2CB2B8485F991C1BE33A21765838AC85D45AD4D357A0408CCD1A583FA8A360D11E47782534003BD2341990C70997539FB514663398A9EC15327E1A02E063B60E2095EACC7BC163809A7F5EAF86202D987D794E80C325763E3D0DC8123";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = "7113142AF5E236B482B1832B7266DD68140950D08BE7D953EE65F3B7132F1BF25118FD41C7290DDE9C8406A63DFA71C3AC62309327DD190584388863F8BE06F000ED2A03DF2D8E78AFBB9C1999CBC5F515AA0B04CA8A1341074BA9CD016C311479BC4B07366D84C069AFBA42E3EE36F3BC0D76BB5F0074EF3F79528E03ACE26DC0CD4EF1ABD1CEFE215BDCCD7F070370E1657A8D6B0D68298C4AC5F472C4A04E7200A5B2AB82DA70C01796757EC52CED26824BBD4471C1603660B3BD02B5C447F1C090DA0A50A2FF6D3311BC3683C5DA2396E04717753A0B0D62CEE3EE94A7923FAE2A608C2AA896F5BB1AB80CB5A633B457556AE1C0CBDC5580ED2D17B6039A";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = "F7EA0CA051B9737402469B6DB0CC2C1402904175B883BB023E3AC9DE45191689025607D9B755FA819335FE2C46E32B370E29195C87E4E1948C56D5B1F3308591580C67919CC85BC741BCA6A38EA053111B7AC98EBA5FB3A0E8DF8C1F4B5DE96430A7EE75D77F80EDA01F526D2226B53B9E1242D8F904D2C0AA977AABE888D94C88C20C81437A46FA45990321A1F133CBE9177C7CB5E2A2C851F9009090D9AD8B6422A929E341AD1B4BEDA242BDF6E3E0E41B2C7DA6449A0D46F8422A5B00F85172318C1D519C9F5784F0474203D163E59C4DC3E6006350E93193C0142EEA27AD6A06F92DEC3275C96B24818744ED284084E071BC558F1F8480FE891D18FC561B";
// synopsys translate_on

// Location: M10K_X41_Y74_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode496w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a18 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "C23CD8C8A27717B79D0486FE0726D9483619C010C3FE00CAC1C22E684D47A165F9D494E47C88DF61FFD3D69FFC07F8054B75623F450CF6F4AAF20B19FFEF2E5C9A0185B5BFBE05000C5756621F459586842D4CE863FFE67A13E3E00B20FBE43800FE3748670E1103BC1E50077B47FFFE88B0A42086F49BEFF603FE1728678E900ABB639747BB2EFFCE48EBB4619E6B3840661FFFF6386785E44507D4DBE882DFFEEFEA041268B7555014C93FEFFD00C7C382F96482248B00FFCC379798CC6FCB2D7605B97F8CFD0083E1322A8016DB5435FC1F4B50EFA995ECB4C43E4D78101D0185A1C98C80D4DB145A7B14D50C06063D8F7680FC76800004030939068C84D2";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "D4F9EEFBB9628438F67B2F048748F8000006071953EEC88943E5ED4EB843F7F480DFD97F0FC90D63003806C71968CAFB0C2300F4B13CE3ADF5CE993D43729357DA003FF3E619E4F493046926C7473B906163E5FF87888EFADA90007FFB661194769A84ED3FEDCFCB8D1942C26FF0EE5FCB55C803FF392619F284BE60AD7D85AF423105AD23D82128280004778FF03C2609E303C3A097FC322C2F00D9D78E282331A3800AFEBEE00E340DED2C802344FC3D0FC2009B07D4BE02EC9FC4756FFC800F340FE160E790DEF03EC9D469189B7745A2081FFFFD3FE000073403887F6670DAF03F993884B13DCD53B3C28FFFFAFF80004734019E66D651C0F03B98123F49";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "C88BC340085FFFFBFC0000F124009EF63DBB3CF0291BD5E927CFB83B4D7D7FFFDB00000DFC2800EEFC792943704118193585C75E53324927F8400001FFFE7000FF7D9188BDF0013E27FBAD85EB038F815F0000000FF77F5000FB7D7B94D670093F3D9E0612D09FF4FF600000007FFC7FA0E0FC792008ADF8097FF42F0083A7DFEC7280000001FFFDFFC1D1D4398C422FE807BFF447DB7F62939A0EF004021FFFFEE34191FE11AFBD640812FFFEC67342C6586CDE343E03FFFFFA00619000C2BCFE8B042A7FBCE0E3328FEFDEB4C7FF6FFFFFE0007F906FC6E16973F41544E770E7459C9E670E7FFFFFFFF000007F8910445F2856FC65A83650337B18BF9B0FFF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFE00000B888C8062BEFF7ACAE39CA6E9BB601705FA7FFFFFFF7C000004018097EB45D276FA8A4FF2E238E06EA958FFFFFCC078007E77F1B2D6ED82A888CE73528BD903F3AED988FF9FDC03E001FEF98D9346065B03B06D46BD6C1903FEA14380FF8310020007FEFC090709AB5DF41782A881171207FABF3DF3FF000000001FFFFC7B04AC6B2C9D5983F7002C4BFFF5845565FF00000000FFFFFC422386ADDDBDD080F50756787CE9FBAFD28E00000004FFFFE9965ABFACED6FC0B605B7B4CF3FD8E5AE883380000003FFFFC3BE532DEC6F44412C7FFB30B13FB00DDFA997FC7A0000FFFFC3BFAEA7D32FBB836DF3F7A64D3F6FFAB56807FC7D00044FFF8";
// synopsys translate_on

// Location: M10K_X14_Y78_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a42 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 18;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "970604C5F0001EB469D731A7F70CDDA48C5D0BEF43C150A2CE70006C9E40081B7EBA313831FD4DD148A964F07903F1A7CA3040300DB6003C071261AFA44A87608855F1835DB8EAFBD3507C43FB26463FFF0BBB286F20793CDEF7884CEEDB8DF837ECC6C50FEAD5BFFF79019BAB4133CC93C5CCA177F8EF9A9D15F39101FC09D37FFE7C0A765F10FB0CC942EF6B878E49357CA29B1B5E0008227C01F191C9FFFFCD7C9136D8F5E862854E47158F14B0F819D88030430A48C6811C9BB34E24FFCD76F8414323850623F83F2C3FFE85D74B0748E1BB4EBFD77170CC462FB32F850E67F8FD1BE067E1979293D5E298AF8A1715F5C27E765FC1841F2EF83F847F925A";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "E3749680A96D482B69FE9C11AD1CE129863D5C27D7F7FC4F91C36A4CC6AA61EB85C0DD8F90058534B4047BB011817F03E8F6471EAFDA7A73CA2876FAAFCB237608DA026761C082180FE4A10484B77F4AFAA3F617AFA00158DAE0C27ADACFFC9F90137B0710F05DC178BD901E8B98DFC9BEE00736FBB28FFDBF093E4DEC0BCE4E46260900F96B862FA465FD7F01FBA28FF9BF29FDBF3058DC7585B8694297DC6DFB0CE16D7FF1FA458FF99E11FCCB9BEDDBE9B33A7D8D28B86EEBEBF96E7860EA0E8FF08113FE4CE00EE2F1C072DAD0A5307B0B900AE0F060EAFF0FF8FEF3FE0957B7EE213BE3E04F6C449A22E4512EC1E6B7656FF803F3F12AEA04D434F79A2F";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "DC0490DAF9F10C9D04E79E591FF801D7F69FDD35FC5EBDB17D030B15DAA06F7082062A06565DC001C7F6A9C60AF26C5002508FA6938738613D11FEE90AC15D8001C7C76068A22F7A6631585A94B49041FE6310FF3308B3A1800183187C310816AE81385612CA1199F7816A3EFF865F904180018219BE78720AD09EF7F905FBCAF749F1AAAAFCDAE61080004082113BF2EA5E05D1FD7325C26CC83A3EB1ADE0584E300002E0062707BA778754D83F3DA28E7AFD3C68266DA014E8200087F8062F2945C8745013C9B4BBADFAFA20CBDA28E117FF20000E2204EFF189C30226631A8C56448668439A02F596AC14E0000CC684DF9DF61750211D0E5BF948604D19F8";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "A215DD9BA260000D89BC9E07E02718DFB511371D527F867EFA0243AE4A85E0201D79FC990FCCD7FE1A9E1BE0A99B0FF101B06E4212019A60E012FAFD9837FCBC3D01A0F2E01B3421C877CD746F01C07240F010AA791AABEF5219E188DE8DCAD8E88A0331FD47E17BE9B7FC15FA7D1876D5A965860B02D3E49C2CC9021DDE0AF87861284F1AB77C88AF2F30F116051A3F6C105EF2973C4CB2E17BC1CDE3D8757F07F13520F223B4B1558F43B276E20CC04D04583DA739F9F53D1E65978E118F555501466D8B4FFE0003A381047B76147C9D43837E8E8C6953517155A6BF5B07580047B5BEE852FE837C39B74F50A3FE30D80F1E100B1BED325C0049F87F4C82CE";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N0
cyclonev_lcell_comb \IR|R[2]~9 (
// Equation(s):
// \IR|R[2]~9_combout  = ( \ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ( \ROM1|altsyncram_component|auto_generated|address_reg_a [0] & ( \ROM1|altsyncram_component|auto_generated|ram_block1a90~portadataout  ) ) ) # ( 
// !\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ( \ROM1|altsyncram_component|auto_generated|address_reg_a [0] & ( \ROM1|altsyncram_component|auto_generated|ram_block1a42~portadataout  ) ) ) # ( 
// \ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ( !\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & ( \ROM1|altsyncram_component|auto_generated|ram_block1a90~portadataout  ) ) ) # ( 
// !\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ( !\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & ( \ROM1|altsyncram_component|auto_generated|ram_block1a18~portadataout  ) ) )

	.dataa(!\ROM1|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datab(!\ROM1|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datac(!\ROM1|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datad(gnd),
	.datae(!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[2]~9 .extended_lut = "off";
defparam \IR|R[2]~9 .lut_mask = 64'h333355550F0F5555;
defparam \IR|R[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N36
cyclonev_lcell_comb \IR|R[2]~10 (
// Equation(s):
// \IR|R[2]~10_combout  = ( \IR|R[2]~9_combout  & ( \IR|R[0]~3_combout  & ( (!\IR|R[0]~1_combout  & (((\ROM1|altsyncram_component|auto_generated|ram_block1a66~portadataout )))) # (\IR|R[0]~1_combout  & (\IR|R[0]~4_combout  & 
// ((\ROM1|altsyncram_component|auto_generated|ram_block1a114~portadataout )))) ) ) ) # ( !\IR|R[2]~9_combout  & ( \IR|R[0]~3_combout  & ( (!\IR|R[0]~1_combout  & (((\ROM1|altsyncram_component|auto_generated|ram_block1a66~portadataout )))) # 
// (\IR|R[0]~1_combout  & (\IR|R[0]~4_combout  & ((\ROM1|altsyncram_component|auto_generated|ram_block1a114~portadataout )))) ) ) ) # ( \IR|R[2]~9_combout  & ( !\IR|R[0]~3_combout  & ( \IR|R[0]~1_combout  ) ) )

	.dataa(!\IR|R[0]~4_combout ),
	.datab(!\ROM1|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datac(!\ROM1|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datad(!\IR|R[0]~1_combout ),
	.datae(!\IR|R[2]~9_combout ),
	.dataf(!\IR|R[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[2]~10 .extended_lut = "off";
defparam \IR|R[2]~10 .lut_mask = 64'h000000FF33053305;
defparam \IR|R[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y74_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a67 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 19;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "69247D7C189D05355A3C0075FED592725AEE513807C0F9086F801A2E5C390E4B2EDFE002A2CDD721F8CB8EE0B807703F00AFAD072739F24D5BC9FF8010824E536B82B8CDA0BC40C03E98FF1FF7300848D7D3283F087B73A8C8673F99986A8C6601AFD8DF0FA7B00DD6BC4BB93C3C614029FDB56838DE8BDC64078FB6DF1F271C41A1753B57E87CC98D39C9CD5279F26BCC61FE56CE40074BDFFBB7B02D4120FB90F959DA7F1E95F7ECCF6460404F5A193806466253435CFE17C4A426D09236F4775C6F678F41FA0C481401E81DD5F95860278E81E9F3D61A14737BBF69F475F307580341BB739E49C0E7C6A39A8A0A10A8B4F186164000984199D00783F0C6FA";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "2BB79E823BEA408BFBA024F2F8CDA70057D120509383B2C01A7A0F239D0D570307EA88C8757C9FAF008257BC09F283CDAD907A93F5BBE120E2535B42D05222258E00E23CBD89F88BF912DC0C939B273F3BC259512270D13B292600FE7A3E2DFB0611563193B8DE07E13A6C5DBE8BFAA637DED0000695DE04F8CF1283CBD099F5E87B472C9562DDEF477A4C670002AE860AF8AF5D130C78E859163FE75411CD691497C873138000F892147CE7AED70400C02C4BBF12D35E840CF1E4F09193F806F912CF329FE5DF2F85680FEB8DFC8F39B40376536C8671FC80EE8A79B094F6C1A440A2FEDC399B9C1C607641CB461019FC6308ED9C31102CDCBD7DBB7DBD942C";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "11925B29C6BF6F180FFC77EFF302C20A907DBF36716BB5E4FF23147EA55B425FFD03FF305255FCB6022C3A3F7FC8A44B8860A7152BF1C8A887F80DF0FC10613FAC121E398133E6059D9D3A4CC250A6C8B2A3F99EA11E8CF30FDC0AF954004FFD449B8EBCD1EC2BAE876D23E77C43039F9907CC2A2236F045FBB526B97552B365BB99D141E000E3139E79879D54177FFD08FE2D5037CC1437D1311421B8F001E381547DC811602B7819885DA87536213ED9257D70708E3C01CE4311E9F983124A0002AC8129B45BF7DCD0ADB048A8C78F0398830F51798CAE575FEE04CD01B28E465E319D6963F661C3FE230632655817F6556FF216888F27E622F406AB2DB4CC";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "B07E0B9C15486F2EECE095D009EFD33CCBD94F336A1F455FC74E01E0FD8E72F4C6EA0899A80FE36C8D3512A2E4932EEFCD674B773FC31364907FE0B399380A1D6BFBBAEAC5C00377790CF5B61D04013785BF142833AD37FCE0632DA0FB590A52EA784A29CC60F3F1AF807F8B4F86321FFCD88840F6930A4F76EABEB425E3FD00F1F57E7FE2220CA7FE9E6C73153FA50343C52EDDCDB77D4FFE31BF13A1F9D3BDDFF80BE53E2AA7F0EFA8DC6E8F83C8EFF007DE1E6D0006BBFD7FE003262B0AB85E590065CA83AF3140FF004040903039E3BF7C0002F2272D4B30AD1238938436E4903FE060F8BA43F8CF59600000AB50748F1D9B064D2785DF14E07FF3338785";
// synopsys translate_on

// Location: M10K_X26_Y75_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a91 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 19;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = "501BC37306A44A8FA9DC602000C4175EE2A428861E9FE1480422825F97CEE7AD266A92CB0000D0164923A9D0AE1E1C68702BDAA62A17FB0A9B36869F52F403D8163B7382DCF41F557979601C404AADEB7380D6453EF27A07E01614030FCF881F1EFA1FFBBCDE7F3BE6892D57222D897D0839122D992CE7BE1FDDD89591FA111C24F6BA8217346FA78E93555A1A97036BAE5F3AEC64A12F51A558F661ABB73F36BA87A3A90B713B15F89BBF1D410CEADA255C5CB759786B3FF62DE9C8AB0B349818FFEBDE370327E2143DC8073633C4AB37FA4E46F04EE32C7E18D141D02A87B8E5AFCACAE7332CAB4943FF16794A69D30C7EDAD4C0E4152D56186BEF4FF3B31B";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = "5B7921FD0224BEB2C3597065EE214F0109D47C2494F4D262164EB1E27B4CA1728C5113FAE5DC8451081F28EFB7C8F01CE62DBD455EFBCA4E8D967127DC7D35CE61602A908B4EEC3E1A3E2B6F44BFB587B1DA3A711FDE45350E1F0148B1C48E89738E0E3440ACFDFDC280E39A5148D9466756784093736987AF123E0C3BAEB8C896E6EA493D91605F00DED4664394CE7BBD26408C9C1C245ABA6BBCC98B8510744873F6C8EC265ADB6F207C1033CC1541DA06158F7EB07940EE499207EB76216AA4D3B0842BD7E402979A0CC88EF1BC2248FB49E9146054ECF07F1E1B90CFFFE4032FFA21EBC65CF6170CA339F0F1622B58FD032F33BF27FFF2C9CD991FEAF117";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = "3120DEA9B7C84B3A123F37D623738117F7F94E971907EB32DD9E2B82B8C6285B016F23376E2EF3A0A7E7FEA76BE901E9915F30754634E92638CB22C2F3D4614C35776FFF5B8AA900C47D37564B8E3421D63ABA383A31465EACDB8FCDFF2E7ADB01D7CDA91C3D35246F1C2D833C2F556A0852CEFFDFFF9454A301920CAE8F3C0928A030AEC50EF6CD4354A0F4A787FFC92460031ACDA1CF239A8A9905EC80DFFA8B4DF74076339EFE5C4A5206780980CE24B8BFAF7417039E9F3D10F1C61C7118F70EF26A0CBBEB520F5CCBAFB9D6CFBF6B27A555FAA51DD70F978D3D06999423530DB7EB9FAE47170DDE05E200B1365D7A39F1CA6116F0BDD6D34C4CAE93A816";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = "9EB2042FFA4CF3E3C1B27664E5AF31E2FDAE92C6B95797B9E328339F8D5691D74DE43609CDB6048614CAE8BE409E8BE97BE1A0799B6F5F0C529B8B5C65317F29C9DB9CA92FCAAD9EDACA62B011831855C96455DD9E51BBC7AF55E3E42277EB778B7E7E620AA78779FDA47A828A8E9AFD17804A27CFF6B0C5912CB780FCDBDF03F632BE4BC05C9E98C2C0C7E51F9E1D70E904FF33FDFB5BF2061976BB7BF7C37F1F4C1BE2233F318A5BEDB81CB041775DFA28AE3A591BEFBB7E030735BC200662DD828C1802B38FE537FE084A3820B00EBB38109951B27001C0B1BA9F29703BDFDFB0FF70C42C91739BB67414BAED12700701F57FDF677758FC89381F98BC283B";
// synopsys translate_on

// Location: M10K_X26_Y74_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode496w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a19 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FC3C506F4DA357E404138391C58C75C7F08E3FFFFC0007AB13FC3EF0C0E1AA6D0A30DC00725D1910C008B46003F80004EA1B7C3F94CF3E97AEDBD9A800009406612002448041F8000C1D267C1F979A4C958028C5300003E28AB32006E07803C000FE3B30780F91D668C6AB682AD0001D9B50CE200F9E0C280003FE1910780F0ED943AC2328550100112085760026485C08021FFFF10078063F57678B972FAA40023845C6F12885D4C804463FFFFC00F802B511FFC01C5F558037223A85490F0BD77E06A6BFFFFC00FC01B2717FFAA6F49D00E8FC9725BF87C17348B5C6FFFFFC01F843F57B7F3D5EB4A8005A753B69F4FDA5BD847CBF7FFFFC03F0C1CBDB7B22";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "5FB0820347C8F8626FB91C4E8FBAF3FFFFFE07E0E60DBF77BF53E05E456AC83A7927BAD62A80F773FFC7FE07E080DEF7F3E2D7F110C1855204223542C385143E77FFC00F07E03EFFEFFBD6BFC180C60D522C1CFD7F8CF4F89353FF800787E06C7256FBE67FD2E0351F25F475EBF00B97FF56A7FC0007C7E001038C7F84FDBDA03D44EFE42C401FCC4FFFF578700003C7F0016332FFF5FC2B219769E874A09FE05D3C7FF761400001C7F00C15F8FF40FC3C425B2FA9AB1CF01F57E03B8E50000000C7F000797F5C3EF03DC20DACE8C8B3866358E0000600000000C7FC007F635382F03D82EEF0E83FDA238AA570000140000040C7FE007E11EAD8F03983C8D598";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "0495433A88A00000800000F0C7FF00FEC5B29BF02B03CE05D01B90EB370740000000000DFCCFFF00FCE24D3F7043000823A20CCDFB05CF3800000001FFFE9FFF007C9D304DF003000C53620616D38A7F200000000FF7FF9FFF007C12E268700B00086F40133DBFFE53400000007FFFFF3FFF00781ACD67F80B00045320FC65DFF6D600000001FFFFFF7FDE0838DD617DF803800E01E780E157EC59F004021FFFFFFF7F9E0C10DDEB11F816801721F781C19F8892C43E03FFFFFFFF7F9FF201CE7692FC360015A717B180081731E7FF6FFFFFFFFF7F9FE201CEEC450C3A8081777383801875167FFFFFFFFFFFFF7F8F0D8350E30FF462F1FC37678700DBEE27FF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFFFFFFF388E3FC138208914CEF0A49857CE01AB9247FFFFFFFFFFFFFF801EE841EC735AF760FC044DAFFE0754206FFFFFFFFFFFF818801EFD31A7F63A56014265F54FFF3CA6596FFFFFFFFFFFE010E71EFBCFFD87F9B253677FCB4FFFF34FCEEFFFFFFFFFFF8010FF1EF9AF5258077CEE07F6949FFFCD4B922FFFFFFFFFFE0000F83EDE676E506E9FA8ECFB747FFF92D6A937FFFFFFFFF00000F83E8F433D4F770FB8348F4B87CF2A9CEFF8FFFFFFFFB00000E17C9C4332C9340FE8E7A4F403FED51346AA3FFFFFFFC00000C3FC147B394D101E285FE088E3FDAA66929A7FFFFFFFF00000C3F92479FD46B03AD0FB6F73E3FBAACC8A827FFFFFFFBB0000";
// synopsys translate_on

// Location: M10K_X41_Y77_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a43 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 19;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "E7F9ECD4000002BB2026930A1C053B878C1456F07FFF9F7B249FFFF4EF00080175F671CAB7EE05D547AB59415AFFFFC7CF88FFCE45C0003C06BC771FD74F442F7BA5FD3F2FEA96FFE37C043C06EF863FFF03089B3FCA9BA21E80247F162F1CC63FF0EDDFF0062E3FFFF907A2D2BFD9C77404CD016C5818AE031BFCE07E0007CC7FFFFC1D9D006F1D093581ADE99E01E2BBBDA19CE1600007E07FFFF18046802004A0E1417EF16B1FAE8E52CC8CE9C0F80638FFCFC39953B8A010CD5AF97BACC576150076D686F8C3F8001FC001B9928BFF831A5DF5F8FF7809ABF181436A86F087F801C40061478E928EE5CA2C7E0CED13B8F5C8AA007A87E1CFF002407FF01A";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "195348FC577C8BFDA104C3D91701E0C287C19FF7C1F7FFBBABED96208658EB554712BAA01A4E8AC07707833FEF827FFC1EE4361993A69B8DEFDD1B82C0154E5BF02B03867E3F801FF01464F7D469E6C8949069538EE01670530024031CF003801FEC14E20650418FFF69D340EF9E3FEE2781071A033CF003800EC02C1D22F18232EFA07A3E4798D050609D7F08033CF007800E0160D1D971E831ADBF7483C7F16F33DF9C7FD80379F007801E0052EE4BA670200DCDB8B247F2017268647FF80B77700F81EC0051C43689D80CB93E3D1407E1E8C265BFFF880B817007FF0C0161B93E2CB9F7FE2D1BB0F8E1E34D3E12FFCED48ED007FC0C000FF02D7E8B47811F";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "995617613EA1A81FFA2FE293E007FE2807935B31B95A2197BE11885665400E6582F9A60499423FFE3807CAF397E275907AADBD5B68BFFFFFE7FF01670C0BE27FFE3807B9274792F6466F09158C08AC7E01BA1B00560C3D9E7FFE7C1FBD0E8CA38FD11016D0C7C7A7F801D33A8050D6077E7FFE7C1E0105BC5326D4F39C4B7CC1600E01D4EA8000891F7FFFFF7C1EF4FE28CE9FEEFC61CC3EA3B13C3E9276003C6E3FFFFFFFF838F494A930E8E33F4938CB29D1D7879AB0800DCF3FFFFFEFF830CCC41B3C611C519B385A699168FBFAF1E00CBA3FFFFE37F8F00479B000DD47AC954198C1F383FB4ABF211803FFFFFC18F8E06C03B005238F41C9654A7FFC19FF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "BCB0B3FBA67FFFFC7EC0E1580A5807979990714380007C7EFFD5022640D9FFFFFCFE80E6580BA803A592E2FEF1C2800A05BDC14DF1E9B4FFFFF1FC81E66403EBC34095CEF805548039818F0D330BAF2C4FFFF1EC81E76C13466767C74804CF947879FF19AAA3E81EDEB7FFF5BC81E4E93EE3FC8FCB5EDD64A57C3BFA5836C4E88D9E680FF93980F5D6EBF70F006153F6E1493E091071B325EF15FEC803F8F9823D18E1F0F21A11C4C884EBFE0E840F485870463E88C1F939D13A4857748E5B243CBA1CF037003FFCDD80F9DAFA19E87C31BEC6E5C66C991B20D0E4212EC70677FFF78CC1323311FC7D119337BB6D9071482221A9E085A30163FFFFFF80195311";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N15
cyclonev_lcell_comb \IR|R[3]~11 (
// Equation(s):
// \IR|R[3]~11_combout  = ( \ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a91~portadataout  ) ) ) # ( 
// !\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( (\ROM1|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a19~portadataout ) ) ) ) # ( \ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( 
// \ROM1|altsyncram_component|auto_generated|ram_block1a91~portadataout  ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a19~portadataout  & !\ROM1|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\ROM1|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datab(gnd),
	.datac(!\ROM1|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datad(!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[3]~11 .extended_lut = "off";
defparam \IR|R[3]~11 .lut_mask = 64'h0F0055550FFF5555;
defparam \IR|R[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y78_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode547w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a115 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 19;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a115 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007203FFFF0705D8F07F66BC0C0A8AFCCC79F6CEA6AB675739F53B0D80ABD60B68773F72B6C14847DEDEC11E2C9C722F6A99F3C738F6F9F83BDCBD2A2B5B843F7FFF5ED2FFBE9E975D08FF90CE71F00490743E1A0E2D9F18756EFFB858597E0CF8B95F00C286FB41DE82E85BCB8F4689FD1C26FFC1ED087AAB3A78E80070E17DD78FBFC50A2C87946";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = "3F8DD46A7EB1FE96F6403C6EFC033FCF5D1F60707AF6301D6C2D7D6D47D6A0377E54343051830307C3D50A6E00F1C6681D971C50E55F3F70C72A00B3A8AF45835751E8781B87FA316C147B252A26DE413137E95B0F258045032CDC09E03DE1FDE030121C623803C6483FA92A7E7B27B80523E7680D037D9EF329B90B7DD2A6F8C2C59EEB087DA0731ECA615C5207AE988FF0FF0F04B436F27E618B124D84FCB80BCAFA601FD1C30B30CFB8394FACC94AD17B61668844487FDF4CBA74E46F49C026652300B961F90F7F9534611C07E0A82CD3BC1A69EC670FE07647B00001BDF2E7A71E96E126C7D1E80C50E2607FBE926EFC200638CED96AE34BDF52301131E3";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = "9DD65E98716F733BB24DEC11841DCF6062EBF29000DB513CE11D6710B8118BD8A5084C2C17C87B43E67D6B4CEC09775244A11CFFD9762EAF433BE868BE076A690F7FBD6F127C09A3F22E901D066E9E7F6AC65E8443F2AF127C0C3DE9EFA2C0EC731EDEAA1F24551EE54AC9EC9513F4BFBA3E571C8B88CF12EFABDF78DD1F3CBC7B9BC9532D7F033EFC3A7CFE1B014C18F6FF074460450F7AC32039DBE44D1F26FE3DFEEFBDE9A47EC3D1F957FAC0418FB88941A1D0C9C14A6FF74BF4ADDCF745B9DDD5DE1779602099A9218BF5D6C7B1126E8F48000E40BCA25ACE209D88945184898918F0FE1E3811A6A073C6739E58BB5312FAEFAFB9166BCEC8999DAB757B";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = "2B6166015537FA52B097B9B0E7A6BA351E0DFEF8981B0BC9BF94E94E1C9D97E320020FA4B09160D024DDF2E1F8987FD8E16FA8194CEC8F2467AC8061DD34075BDD7157FD31F890FBE6506B17BBF196CBDBCBE8C8295394728B78EBD6BD30F812E17A70032E33E19B6B063A7B4E6A6ED078B368F7E00E08E80044A3FF31E843C1F01E1FF541C24A0B49726C6A61C007646C4E4E3B0F13B187C0611C5A3F65FE5A3435558D7E162203F22C4C1918DED8D7078477DCDFA6AF539C05D9185FF91E8B0899040B1A6F3BA8CF0F86C7A7F34845CCDC1E2A8655930AED808E840B4E671911F60E8EDD01B48C5D7B4E42CF27DF948B2AC00724036A828C028E1E9FC50034";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N48
cyclonev_lcell_comb \IR|R[3]~12 (
// Equation(s):
// \IR|R[3]~12_combout  = ( \ROM1|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ( \IR|R[0]~3_combout  & ( (!\IR|R[0]~1_combout  & (\ROM1|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # (\IR|R[0]~1_combout  & 
// ((\IR|R[0]~4_combout ))) ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ( \IR|R[0]~3_combout  & ( (\ROM1|altsyncram_component|auto_generated|ram_block1a67~portadataout  & !\IR|R[0]~1_combout ) ) ) ) # ( 
// \ROM1|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ( !\IR|R[0]~3_combout  & ( (\IR|R[0]~1_combout  & \IR|R[3]~11_combout ) ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ( !\IR|R[0]~3_combout  & ( 
// (\IR|R[0]~1_combout  & \IR|R[3]~11_combout ) ) ) )

	.dataa(!\ROM1|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datab(!\IR|R[0]~1_combout ),
	.datac(!\IR|R[0]~4_combout ),
	.datad(!\IR|R[3]~11_combout ),
	.datae(!\ROM1|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.dataf(!\IR|R[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[3]~12 .extended_lut = "off";
defparam \IR|R[3]~12 .lut_mask = 64'h0033003344444747;
defparam \IR|R[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y59_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a92 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 20;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = "F7266016F099CB413AEB5E0000001018F39FC17FE0801E7FE2A5A630823F586E6079EACD0000101011EB9B305BE0031F47D77B067298005C7C71FD67F5F00018106293D60155E0023F439413C00E6017AC9CB03CC16DF8000810669BD300ABE0007D22961E927F3C192621B09E52D0FC07CD100FB5E51FAEE000DFA9C586DBACD70AD723B00BD1B84E0CE5585D5FF3EDAFA0007BDC9549D44CF709B50E1080C91E479BFD083DF3FF718B40007E730BFB07AD86C96BBA580009F221D0A908183AE3316BA1007E60ED1122B98E49D984D88005E030E068E83008FF9C61E008FE0FF1BA8BE9434C35D3984000DC844850E03070B67DA0F811FD66C6D3CE34CBCCEE";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = "F3A8A002E39A3D07C8417A930CA17003FA48D18F3124E79C1AEF28A200F25E31EAD023EB1C8EC05E1FFBCAB5A952BCE51877606C7E007B1F03B3F007C00B86007E1FF9C95497D9DAEB000D3C6C5EC07AC1033DF01FC0008620311EAA65A4DED7C967103936C41C203FE8B40BD05FC602263070A061F73DAD68C95F100292D4321A19665053906FC309A7187803E20552E6F9989F001E9E96798E0340954F607BD272A300F02BEF7DE8E0BF9ACC1009DA1631E701A01E2BF871D2F3930DF8100E19C879EFA1881803491623F240B65E478460D2999F8B3890878272B17F9C00180C62763FF2882335F5802090709B87567B04104BCFE338000CC1A0771FF38E64";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = "C3C378281F4025D8DCE3C917D85EBAA808064730F707F233217DC284382C886979324EC84E0BFE10A8180120591701F20190B5CC043C28F02773DCD90380F397F23890009BD85700F701DE6744D43C23DC3473C0246D502160E4183200CDA84701E631C828B5122C6B50334BC0EB6A17C297FDF82000646CE701E870C9B0C2FA34EC84311DE03CB625DF627EC8780030CC2403EAF1CBF65F911E96EC3108E0B27AC8A6DE7DDC61E1B81616078171CAF0A6AD038B689883E1B88B7E98BCF89EE5E8FC667E0F79A39873E1BC17944A987F3B3E1EFC29F0FC1CFBFC760B3A9ECAD399F240983F89FBC1EB11DDA50EBFF6FE3DF60C372B3AFC86EF19330C3A2B87FB";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = "8820D31283F905316635F0621B1523F8028F19BBC7153B97FBDE831C7B33BD51A630B1FAFC49A585E004AF35BF600D1839F85E4F7F8F2791878F117B95CF20DCD41006FE3430B20019C7F967DE5BD5BD350328CEF1B5BC4842D3F0062469135A593D7EFCC60E5BB491396EFE8CF17C01F472C9A00FE0FB3FDF3DBDBF71C624DFB92D2CF5B460E17C3F193D66801C99A017A985BDC27E460DD3073D4EF48B8140F3232F9563003C739B1381423D83664801FF120C333C12CA01F32FD7C960007C1703738C1EBF0D7A0401DF4604291402ED87F3A075CB3001FE9C81626B222C7D600500E7DC00C04519CA03F77E6E673007FEB90A23ACBA5CFDE20FE0877C00D8";
// synopsys translate_on

// Location: M10K_X49_Y58_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode496w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a20 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "FFC2FF68B3767AB0034F83F0D13592800C500000000000A41FFFC0DFD72AC67AA40C4C0070149A93C0055B0000000004441F7FC1FAA46813119C38980001BCDCC820011C900000000C01067FE1F9CA48EA1F4F231000024DBA44E0061FE0180000FE05007FF1FD7770832B4FE630001FD8B84DE0046F98080003FE09007FF1EAA36387834FCCE0001CBD417900C137E830001FFFF0007FF9CE1B07E7934F99C002327B744E4844A41004053FFFFC00FFFD4733FFF4506F3380073BABCDF10F09074600ABBFFFFC00FFFF5E73FFE68C64730047FE17844D87DC0B80318BFFFFFC01FFFDA3C7FFFBCA24660187F72A1ED6FD9D8103BC327FFFFC03FFFEF767FFED";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "F4205E037DBD5EEBE40603CC0008F0FFFFFE07FFF8027FFFEE8830FE01C6823DEF9C793013067475FFFFFE07FFC4CE9FFFF31020B0014D0207F56EC03C0613F673FFFFFF07FFD2F3AFFFD30010A001AE4217FD8B0070F8F93B0BFFFFFF07FFF071AEFFC20011A0010A000677600FF3E7FF4897FFFFFF07FFFC00507FA10253E0020901B56037FFF18FFFF22FFFFFFF07FFFE9CD73FB103C8618186069E11CFE0603FFFFF6FFFFFFF07FFF3B3AE3F0603C3C3C188263740400066FFFFFF1FFFFFFF07FFFF84269C440FC3C3C108671737C81C6EFFFFFF3FFFFFFF07FFFF80DE90380FC383E505E7D4B2A47CC9FFFFFF7FFFFFBF07FFFF81BB87BA0FC783C10B47";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "E8736CFCD0FFFFFFFFFFFF0F07FFFF01B9C87A0FD703C7004FEC72ACF9B8FFFFFFFFFFF2030FFFFF03BC7AE28FBF000A349FF7C1A4F96F7FFFFFFFFE00011FFFFF83DE37D00FFF000E621FF802BC7361DFFFFFFFF008001FFFFF83430FDD8FF7000C4EBFEC068807439FFFFFFF8000003FFFFF875CCDDC07F700045FBF001FD00725DFFFFFFE0000007FDFFFC79E31C407FF800A5FC0001C480FD42FFBFDE00000007F9FFFEF9E71D407EE8015BFF0003FF00F9E1BC1FC000000007F9FF3FF9FF86E03CA002BDFF0307F00190FF80090000000007F9FE3FF9FEE8B03CCC0D08F90007FD07B3D800000000000007F8F01FF0FE285F3AC9F9D8F9000FF13F1C800";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "000000000000388E01FF67E004F31180BD073001FE33E13800000000000000001E167FA3B086105FA0FD806001F867C33000000000000000001E1DBFA01046309F3CE3A8C000C0C81B3000000000000000001E108FDD90C7737F1CF19CC0000397FA3000000000000000001E10CFCFC83FFEFE7FF1CF80000E6C4EF000000000000000003E3E87E1C83C9DB01CFA8C00001C98201800000000000000003E7F83FCC7530DB00CFF5878303320206F00000000000000017C7F83FE472C0DF0DFDFD3FC00E6636113C000000000000003FCF783FF43101CF03FFFA7FC01CC87C9338000000000000003F8E781FF41B03C20FB712FFC03330FA92B80000000000000";
// synopsys translate_on

// Location: M10K_X49_Y62_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a44 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 20;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "17FFAB1B000002E55FCB923C09F23ED78CA4C0207FFFE01C1CBFFFE309000802AB89BF8B07C7F26527A9744159FFFFF800F83FFE5206003C06A98880E71FCFD24F45FBC70C767EFFFC8785FFFE38063FFF07FF040073484BE343B87CDA0DAC3E3FFF0538FFFE303FFFF902FFC440296305F9C9957D460A71FF1FFF047FFFFFC07FFFFC0EED0000137C6BFDE9A59E07CCBFC3BF9F037FFFFFE07FFFF18F25808004CD5C7D380E0B1EC88E61E38F01FF07FFF8FFFFC2872F002016E2AC751D37C932B58069F18700FC07FFFFFFFF804F8100100B7DFDB5FF2372E24081ECF98700F807FE3FFF9F3C733F7F5A24BA1985FBD4D78671E3EC298701F00FFC3F800ED6";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "63D7C0D02F75A4C4E638601E19320C298701E0103D0800066FD0C6071E288D623CDA40201D6B1C701D0703C0187C8000053844507FC2506B1722CB812019AD03B011030780007FE0000F76725BE168DF113368FB8D60187824401A031F00007FE00009637470415A17A45E668B9D7FF02E74070E033F00007FF00019F6DB400FEDE7D0F0A02B9DBFE072687F10033F00007FF00112411FD0183565C1F1BBDBFC50DFE3697FC8037E00007FE0003701FEFA783E29873AEDB3FED0A1C70B7FE80B7C80007E00003227C297B0159DAA29B733FF2E01CC74FF781BF90000000001ECEAF5E761DA5B523384FCFF5AECDFFAFFDED7FD80000000004BAFD493426244BA";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "AAA7607F3FBF4FE1FE1FE5E200000000079EF1FC7D593E71DB2AA326FFFFF1067CFF1E07ED60000000077CE7E776FEEFFAFA26E10BBF40008601FF5F0FF2C000000007CEE1B5B9FF79E1D38609F7BC000083E3FFC80FCE400000001F9559EC78CF1EF1DF86A238BF8000C3C2FF0ED9E8000000001F9F91BA5E22E70E7A99DFC03F7000C712FF9770E0000000001FCD9BE2C2420B031F1A16E01FBFC18407FFE38EC0000000003FF3B193CCD709C0D2313167F798008A5FBFF00FC0000018003FF3D5D7CF1A9A9E73299ED861B0FBB25F3FF983C00001D800FFC7F9C72BD7B0307331D5BFF603FB72473FFABB000003FF00FFFBF2CF7110FA6038DD5EFFFC19FF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "2FB69FF91B800003FF00FF7BF66FFDA321E170CF157FFC7DFE3102965E41000003FF00FF73F78FFE7CE31B81FF0C7FF800BC2111F0327000000FFF01FFD3F58FFF3CF2AA380185FFF8050CFC9CF8DDE030000FEF01FFD7F5467F1CAC09FED344C7F8049BC67C18FCC0F8000B7F01FCDBF0E07C7DD7845B7B07C3F8055BB17F181E006FF0077E00FCBBE5F380F265569B767BE1F8107C3FD71F6E004FFC07BE023C3DEBF48DF605CC72BE06A1FEFFF3D3BF8FCFC08FFE06BE10F9EBCBF4FFC8ED0C39023E20FFC00362570607041FFF82BE3181D4ACE4F94B113010E3A1A0F88800584B00060C1FFF83BE3F013BE0087087E3E01693A0E0FFA400300000084C1F";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N3
cyclonev_lcell_comb \IR|R[4]~13 (
// Equation(s):
// \IR|R[4]~13_combout  = ( \ROM1|altsyncram_component|auto_generated|address_reg_a [0] & ( \ROM1|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ) # 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a92~portadataout ) ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & ( \ROM1|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( 
// (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((\ROM1|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a92~portadataout )) ) ) ) # ( \ROM1|altsyncram_component|auto_generated|address_reg_a [0] & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( 
// (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & \ROM1|altsyncram_component|auto_generated|ram_block1a92~portadataout ) ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\ROM1|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((\ROM1|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # 
// (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\ROM1|altsyncram_component|auto_generated|ram_block1a92~portadataout )) ) ) )

	.dataa(!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\ROM1|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datad(!\ROM1|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datae(!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[4]~13 .extended_lut = "off";
defparam \IR|R[4]~13 .lut_mask = 64'h05AF050505AFAFAF;
defparam \IR|R[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y62_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode547w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a116 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 20;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a116 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000078FFBFFFF9FFA70FA0058ABF88EC303C07E05EED24A58603E0833237F5DB7F2E67D01AC01355E440180FF83CFDA1D1048E00BF33FA307DFC0D0BD052494B5FF5C00E0ECC23D9198C1B6FF8F007DFFFCFF80F81F0182C4A1555C007066017DE071CE9FFFC308FC80233D0818CE81800A00441C0021F20071E302EFF7FFF25731107FC00689EA81718";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = "264B47C7813F3007367E374F03FF0D30E0E0E00056BA98175A7252E7E019FFC707244B325E00FF113038FCF600FB5870130A3072D7D0F4FFC7647CC03B507C7F55300B9B2387FD6ED413C61B2CCEC1C6DF07EDE64F7EB07CFF1ABC04E241E1FEAFC411954C08A6C1C3E021C2825F1E607CFFFB8C025E81FEFFA4451B75C596C3C1C770F989834FEEC0F9FF53A0000100FFFE54731F02605049608CF07D9702BFA674F9FF1839C00000FFFFD5B3B752A0F96860C8F87F090060B35473FB3429C010053FFFAB93E636D0783C60C87FFF8C0360631467F0EC7FE01807FFFFA8CFE68D1038A0E8E4FFEE080360116EFFA73C3FFC0007FF3F31C5E791683C93F0F2FF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = "E20200E01068FC2CCC1EFC1987FE3FA5BDEF0CE80E45F0FF7FE22B48C010447F29AC1FF407CFFABC0BD4EF7434266071F83FE323F0780E443C33A83FF607ED99F08C1CEB6EE406E4D1CF9FE225D11F0F60B8779C1DFEAFF584F3C8786BBC6CF334B11F6DE005B0610F70B1D7554DF8BFCDC2ABE2326BF7B6E33EF07F3EE01DB9806BE2A3D68F5DFAFFC58283E73C2FE5DEF39FF37FBEF01EBAC05FE20796BF5939FE0111C210D81D3233FBDE697FBE701E79F1E9F34E161E5438B80020E2099A9C2013DDAC68BFDF601F1BA3906D08263E5C70BC0070FE403DDE2EDD9C1FCC1E7B701F0052C9AFB026FE0C003870803F446D561A198E2FCE6C31300F0CCD7EAF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = "B346FE8FC402F9400F0956F613508E32C7FE01000F025D3C23A7CEFE97CC07E0A000113336430AC639860F00000F6E9B7E778FDEFCF7DF07844C8021AA964534C7690003C0000EECC71F77983CF0EFDFF3CCA3C961983615A263E00000C0000EE027AFF3B03CE0EFEFD87E2AFB53D5121D8063F5A00070000DC09C78C7707CC08F9EC07922DFC3EEBB1B1163FD20001800065B2B8CE161F8C19E9C4475064053EAEB3E8373F2C0000C00074A6E0B7347F881985CC1E6023F51F75336F275FEA810060004480F2DE15FF081287FF38D825491F177A0C935FCAC180100047C049DAA77F08132FFF789DCF4B3FBB3834032FF4E0000A0043C839BE867E0803AFFF7";
// synopsys translate_on

// Location: M10K_X38_Y53_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a68 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 20;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "3EDC0E13F36358A63A3FFEF8142633475EFE590FF86FFD008D3DF21F97F201FB90BFFFFD40EE2146761FFEB80FF8CFFF088FB08F1F3723C33FC7BFFFFF3B8FA8E24DBFFCB80FBFBF9E80DF000F0FF4E8CEE863FFF7F8F43B2004C53EFB100F9CFE8F80DF005F8FEC6E1BA1F63FC3EA30660D91D97EFA179F9A7807A6DF003F03AA7E9A7D31DF83AB8C5E0D71CDFFF6547F990037CE40007FC00D07755D30DF069BFBB62E67F737F79CDF94003F4F44186FC137E3BF550FAFF2D694B80ED641B7F48D2F9F8F3FFA179817C1B7FFF9134FFFEFFD8CB84DA46B57F48EBF87FF0BF31F9813C0388078FBCFA3FAF9885B8513D7B777F65FAFFF73C389E0038317350E";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "37EFDD53C59A5C04E81F8776FF0DF8FFA057104085839324741E5F53F989345880F8FDE377695D50FF02F790F1F18336602836CFF5BD796DBC90C8DDF355215F71FFE6FF8051FB830ECF8C14CE3245657EDA98DBDCF3D73D4039FFFE3D30C1F887BECE112FE471A0677AF49C51D0E32E399D1FFFFE7B05F8F84FED89CA1FE657B07F5F5C5CE2126A5073D387FFFE5277ECF86FC7089E27C07817F7571C5CBE76F4F073CFE3FFFE062BEE7E26AECFFF07FC25FC32EA1913BEF10EE4438FE3FFFE05543637FE1DC0E10F681CC3F6735915723075D84F7181FF7E0708D2BAF1B7C065C3B077EF6B5A5A16D35AB593F8E819FF1E076C0873F09FDC5D7FB49FF165D8";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "421B10B5B4BAE067FFFF0FE15FFF67E07FFCDF767937E617EA6112ACB9BAE04002FFFF0FC86203D1E033F8FFF3CED7F912A0FE159F9FBF503807F3FF03C262004DE261FCFFB3E6B9511AEC804F33B6B0243C0660BF018BA80029E28733FFFFFD74790E8D946CFCEEFFCF3C0000FF00FD420021F966890FFBFF80C0837B12A4F8F7C7397E00001F007ECC0074F790000079FAD017221F5A62E8F5DA3F3F00001F80F20D07F2A638000397784C2E42D21C88A8F9D959CFC0003E40F78B07FE36790003B2F89CBD056EF60D48B39619C7F0007800FA8487F3966D1FE80237FCBEC2283289A8E0D5BA01FC01E001F658E7EC766D2FFE11F6F433B2631AAD78E0F7BE";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "C07FFF830D460F71E8E02D97F5CD36A459A4705EE618F638137001E00385AE8FD9F04825BFF7197830DFB5398B46D9BE58490C08003F08AD1FF0057825C7F7F5B0118C29BA0908E10198A947FFFFFF0B4EE0FC3FF83148022D1F30895D100ADB9D02C7E97062F3FF01A7407D21FC3DE002C8C078DE192048FE1D827415FC0000FF82C2401F007480000101AA6A1B054947555FC375803FF0003F40F7000E1045A000004EB5FE3ED6CDE86A97816004EFFFF81E21E2000CB84500000027CE2D0F6009E5CE7381993180FFFF801F8A303DE0070000017EBFFA4C38E9F71B6385CE82303FFF804F9673FFE0A7000000B46FF80C08B1F261D7843702207FFFC0F793";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N6
cyclonev_lcell_comb \IR|R[4]~14 (
// Equation(s):
// \IR|R[4]~14_combout  = ( \IR|R[0]~1_combout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( (!\IR|R[0]~3_combout  & (\IR|R[4]~13_combout )) # (\IR|R[0]~3_combout  & 
// (((\ROM1|altsyncram_component|auto_generated|ram_block1a116~portadataout  & \IR|R[0]~4_combout )))) ) ) ) # ( !\IR|R[0]~1_combout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( \IR|R[0]~3_combout  ) ) ) # ( 
// \IR|R[0]~1_combout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( (!\IR|R[0]~3_combout  & (\IR|R[4]~13_combout )) # (\IR|R[0]~3_combout  & (((\ROM1|altsyncram_component|auto_generated|ram_block1a116~portadataout  & 
// \IR|R[0]~4_combout )))) ) ) )

	.dataa(!\IR|R[4]~13_combout ),
	.datab(!\IR|R[0]~3_combout ),
	.datac(!\ROM1|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datad(!\IR|R[0]~4_combout ),
	.datae(!\IR|R[0]~1_combout ),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[4]~14 .extended_lut = "off";
defparam \IR|R[4]~14 .lut_mask = 64'h0000444733334447;
defparam \IR|R[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y67_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a45 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 21;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "F7FF901F0000024C403253F10E0DFAB073E4BFDF80000020037FFF980F000802CD40616BFC080CBF5056A43ED80000001F07FFFE3806003C06CC0020B762680D32760628F7FE0100001FFBFFFE10063FFF058200805AFFAC0DB9DF833DF78C01C0000DFFFFFE303FFFF90903C0C0257E360F30F683BD780000E000047FFFFFC07FFFFC0187C0C01135320FD29661FCE240004060037FFFFFE07FFFF180CE004000E9FD8F40B7F4F4A27180007001FFFFFFF8FFFFC28068804012E47A8F6497C6FC8A7F8FF07800FFFFFFFFFFFF8180BD006005767ECFE1E342FC807E08187800FFFFFFFFFFFF030D5200201FB3B43FF157CE38001C08187801FFFFFFFFFFFE11";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "7F1C3F201FB12B7FE9BFFFE1E0EC08187801FFF7FEFFFFFE6EA169FFF61889C31FD97FBFE1F120780CF803FFFFFFFFFFFCF8A4AFF7FA386FD383CDFF5FE1D203C008FC07FFFFFFFFFFFDCC253FED91C027E7BDC4739FE074078009FC1FFFFFFFFFFFF89F61304C3D0027BF3AB463800030060709FC3FFFFFFFFFFFFAB2C6E007E0101B98CBFC6300007E0E7F07FC3FFFFFFFFFFEF1835C60183212029A97EC03401FF30E7FD7FC7FFFFFFFFFFFF40031A2603F920AD25BCC01C03FF30C7FC7F47CFFFFFFFFFFF41825C84019CE33D3CCCC00EE1FF3F8FF27F4FDFFFFFFFFFE6BA40D5AC1E3E46FC3740F00BDF3E002FF4114FC3FFFFFFFFFC6E620F98383D4CF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "488303808040F001FE8018F2BFFFFFFFF850353AFF5A3FF003C8E302808000F800FF81F8F7BFFFFFFFF834A2A4FAFEFFFA0CCCAF0CC000007801FFC0F0FD7FFFFFFFF83A10C6BEFE7FE1A6EC9BF8C300007C03FF42F0E63FFFFFFFE06F340FC10E1FF085ECD180C080003C02FF4020EF7FFFFFFFE06CC351FF0307FE4B6557404000003802FFB000FFFFFFFFFFE02A57E93F83F3FF126294602040007807FFE80EFFFFFFFFFFC0047F2C1D9C0DFFC4CAAFE0186000721FBFF40FFFFFFFFFFFC0003BD83D2B631FF2DA95C7F6C0FB821F3FFB83FFFFFFE7FF003407C899DF503EF072AC800603FB42073FF983FFFFFFFFFF000C0DC08CFAF921073E3CFFFC19FF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "20489FF883FFFFFFFFFF008C0DF003803E198EBC77FFFC7FFE0EFC8641C1FFFFFFFFFF008C0B1001FC7C15FE0C657FF803BC1EE1F013F0FFFFFFFFFE000C0D7000FC7F763AF46A7FF8038C03DFF841E0FFFFFFEFFE00040FB980FC6C1582362E5FF8009801BFF840C07FFFFFFFFE03080F1F83FC301DE796CE7FF80058307FF84000EFFFFFFFFF03481E0FFFF192515D97B47FF8107C3FF7FF2000CFFFFF7FFDC3E81A0CFFF1F2C3F6FE173FFEFFFFC3FFFFE0008FFFFF7FEFC7AF3A0CFFC7E203DA7E56BFFFFFFFC3C7FFD0001FFFFF7FCFFF80E91CF93B0E0FD85FAEFFFECFFFDFCFFFEE001FFFFE7FCF7F0076F870401C1FED0F5E5FFFE7FFFFFFFFF8C01F";
// synopsys translate_on

// Location: M10K_X26_Y71_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a93 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 21;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = "88061FD3F581CEC038F96E000000105E7C023178007FFF7FEA8A865F53FAC16AE178F9FF000010105F7404017C00FFFF77EAF4C65D1FFAC07AF1FC7CE7F00018107D644D007600FFFF73E9A4807117FD60FA707C7CF7F8000810796C4900AA00FFFF32F281D400C7FD607B707E7E5BFC000D10704A7280AF00FFDFB87199DEC3E7FFB03970FFFF73CE000558200C6692AF00FE7FFC31129B43E7FE922570FFFF73C7838908002460438B80FC7FFF0B877D43E6FFD835387FFF9DE1C09508002565816BC0FC7FEE31ED7447C67F4811B87FFFDEF0E050E020257821E1FFF0FF8E7617FE57877F6C1EB8BFFFCBFC4842E0205179E0A0FFE9FD1EF57593530FFFA6";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = "1298DFFFED7E3C08C8615D7050E17FF3F8198215564307FFB60298DDFFF5FF301CD003E5FC50405FFFF81D72C7E44305FFD30CDC41FFFCBF804DF007C3FF38407FFFF83EA3488EC10BFFDB0CDC01FFF831C2D9F01FC7F778403E1F881ADBFD66C00FFFEB005C4137FC38E76BD05FC2F5F8107FB001289DABF7D01FFFE9844C0DE7FC3E41A7907FC1FD58187F6C029890FCFFD09FFFF5864E7FF2FE1F81F7006FC28DD40CFF2C0E8E21D7FFD2FFFFF4C04E0FF97F1F8053006FC208300BFF060F4198A7FFD3FFFFF6C24E3FFCFF9FC05A006FC30E9A017F8687A154EF97AFFFFFFAE32E3FFC9F6FE9E8002F828F18023E82064D36FF678FFFFF3B602F1FFCDFF7";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = "EDEC402785B78519D02A03CF1FBF67EFFFFFBD712F07FC73D1F0F4B83796FF8399339B07A7DE9E6FAFFFFFDD39AF01FC81E4C07A383390FBC29BFF63008199074F4FFFFFE6B82F00F901E40F4AA0339BDFC1DBFFFB0F3DB8FB7EFFFFFFF298AF01FA01F247BE5023D353C1EBFFF845F7BF8F7F8FFFFFFADCCF01F100F2C7FD3823500BC0EDFF3C0AD3119A7E8FFFFFFF5C0C03E641F2827E500940124078FF38E8A259B8FE1FFFFFFF4E7E07D821F382264000689A2031FF380D549FFCFE1FFC0FFFAE760F9DE3E30101800473982027B9319DC2DFFAF91FF807FFA7169F47C3E28100F80C67B85830521F36F3AFFEFA3FF001FFC736FF826FE2800C3E086FF9";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = "4A14DFC51E356FFEFAB7F060FFD327FE0427E201FF17187FF82AB21D3E1F79F773D237FCFC7FF393FC054FC6037E091BF7F8219D1BAFCF9C73C5C27FF1FF3FEBD3E8052FC607FE001BC1F83256139C5D1C779548FFF1BFCFE9D81005278F04BE193F7FFE1806138E751A7C34F0FFF801F7F9CC600DBF21003F3DBFBEFE18021340E73DFFF180FFF80019F4E7801CE6410029F1BFFEF198021F00F737FFFAC07FF31FCFF4E3003E349A00AE4CBFFFF594003F01FF7E0FF108FFF31FE7FCE0007E1102012BBCBDF3EDDC001741FF6A67E73CFFF39F3DFEF001FEC08201D89C2D83EDDE000FC3FF2CE6FFBFF3F701C37AF007FE530C035C014D036ED0006F03FF37";
// synopsys translate_on

// Location: M10K_X41_Y56_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode496w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a21 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FFFF3F98FF3E5D3000C07C0F4EEB8DDFFC87FFFFFFFFFFE01FFFFF3F30EF9E9DC003C3FF8F7DCBAEBFFC1FFFFFFFFFFBE01F7FFE3F62EF990DE00787FFFECFB3E05FFF1C9FFFFFFFF3D1067FFE3E47CF71A9701F0FFFFC85B9CADFFE000FFFFFFF01EE007FFE3ECCFF79E9701E0FFFE11D43D71FFC006FEFFFFC01F9007FFE2D82FC7879703C1FFFE13A8EE17FFF000FFFFFE0000F007FFE2914F8285170783FFDC379DBDCF7FB841FFBFDC0000300FFFE29380017C270F07FF8C33BD3F6F0F70779FFD8C0000300FFFE306C0001A27BF0FF800097BDC0783C03FFCFF880000301FFFE73D00001863BE1FD8209B319EB027D81FFC3C880000303FFFF03D8001C";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "CC3FC1FE7C81600B2BFFFFCCFFF70900000107FFFF07C0001CB83FC1FC7AC3460947F9F003FFFB8E00000107FFFEC1500010503F8FFE3E8378020FC00007EFF98C00000007FFE0F0700030801F9FFE3C437807970000FF07FCFC00000007FFF870510021001F9FFFDC017987580003F800BF7800000007FFFE00178063001F9FFDF8013B4C480001F0000FF000000007FFFF00C9C07300081E7E5C00E63FC01F81C00000F000000007FFFFCF6640C200003C3CE7203B1FCFFF87000000E000000007FFFFFC16E3C200003C38E6601B5EBFFF8F000000C000000007FFFFFFC6EF8600007C1C73E018780FFF0E0000008000000007FFFFFF83FF8600007C3DF9C0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "0FFE77FF1F0000000000000007FFFFFF81F8060000FC3AF5C00FF48FFE3F800000000000000FFFFFFF80781E0000FFF7C00007C297FE6F400000000000001FFFFFFFA0303C0000FFF58200000F87FC61E00000000000001FFFFFFF3C003C0000FFF38E80000687F843E00000000000003FFFFFFF3F323C0000FFFB9F000007CFF807E00000000000007FDFFFFFBFFE3C00007FF19FC000004FF027C00000000000007F9FFFFFBFFE2C00017FE43FF00000FFF065E00000000000007F9FF3FFBFFF060011FFCFFFF030006FE0C4000000000000007F9FE3FFBFEF0700093F1FFFF000005F80B8000000000000007F8F01FF3FE303F02D4023FFF000001C007000";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "000000000000388E01FF1FE103F03FACC3FFF000003C004000000000000000001E007F9FF101F05F9303FFE0000078004000000000000000001E023F9FF081F0DF001FDFC00000F0184000000000000000001E0F0FC27080F39F000FFFC00003E7F94000000000000000001E0F0FC03840FF0E000FFF80000F8FC14000000000000000003E0107E038439E400305FC00001F1F9FA000000000000000003E0003FC3F6F0E400300B800003C3F9FB000000000000000017C0003FE3F3C0E00C000300000F87CDFDC0000000000000003FC0803FF3F101F000000600001F0F847DC0000000000000003F81801FF3FB03F000480E00003C3F067CC00000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N0
cyclonev_lcell_comb \IR|R[5]~15 (
// Equation(s):
// \IR|R[5]~15_combout  = ( \ROM1|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ) # (\ROM1|altsyncram_component|auto_generated|ram_block1a45~portadataout )) ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( 
// \ROM1|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) ) ) ) # ( \ROM1|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( 
// ((\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & \ROM1|altsyncram_component|auto_generated|ram_block1a45~portadataout )) # (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( 
// !\ROM1|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a45~portadataout  & !\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q )) ) ) )

	.dataa(!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\ROM1|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datac(!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\ROM1|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[5]~15 .extended_lut = "off";
defparam \IR|R[5]~15 .lut_mask = 64'h10101F1FB0B0BFBF;
defparam \IR|R[5]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y79_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode547w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a117 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 21;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a117 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC07FFFF8FFE0F0600C010896EFC00407FFFF0F1F73F803FFFCD2BFFFF87F9EB83016298802E780040FFFDF181E31F88FFFC09355DFF9FF7D043016088008F600020FFFFC3AC617E3F007FFF83FFFCFFFFF86101A18804C56000107FFE87DE0040E00033BFC10002FFFFF8F181904444C4200011FFFE869C027F00000C37DE6FF87FFC78718199C";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = "4247460000BFFFF8F98636700000C37F7BFF1FFFB183281C580257E61FE07FF8F1FB8332400000CB7FDDFE19FF08C0681E4C0257762FF83FF8E1A301BBE07C008F7FF37EFC7804E0041F36010B7F3FC43F3862C18FFF407C0086F3FEE5FE1E02600C1FF6412B7F3FC21FDE49C19FFF407C0047E3FF9FFE0101638D1517C0A50F3FC60F064E808F9FE0F80067E7FFFFFF0001338F112160E1979F8F0F825B013FDFA0F8002FF63FFFFF0000B20FB165E060BF9FCF0780D6007FCFE070000FE63FF7FAC000180FF1157060ED9FCF800076007FCFE060008FE01FFFF800005803F19BF0606F1FE7000034007FEF900047DFE003E7F800002903F08BB820710FF300";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = "003E00FFEF90FFCF1FC003FE7800000D83F88C58303B0FFF80001B00FFEF98FFCE7FC003F830040017CBF8CDFC10198FFFC0001FF07FF1B8FFDCDFE001F81006000B8BF8E24C10980FF060001BF01FF09C7F983BC0015008030003CFF854FCE0084FE010001BF07FFE8C7E187AC003400001000581F80076E0020F80000003F9FFFA0C7C18F0C001000001000287FC12E6F0230F80000001FBFFFE1C7818E0C000000000000241EC1A2BF8630780000001F95E5E0C3018E1C4000400100001436C1803DC1107C0000000F8B46F803038C1CC000000000001602E12019C11A3E0000000F9E737C80038018C00007080000021A606058E39A190000000FDBE83C0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = "0378018FC400F8400001B0060F088E24A000000000F3BEC3C007F0019FCC07E020000110060F0CC62AA0000000009F1861840FE003FFCF07840C8011D8260B26C76820000000011DC510841FC00FFFCFC3CC80C49188061BA263E920000000011D05B8043FC01FFFEFC07E04C903EC12138063FD00000000023C6564007F803FFF9EC06D00A383C613110263F5800000000030C354007E003FFF9C4011041393F60315B273F680000000002A82102258007FFFDCC1A1041E11E32315C371FAC8000000002A83127250007FEFFFF388803D91FB0585C131FACC000000002E88027078007FFFFFF7A8440F33F18186C030F96E000020007E0C003068007FFFFFF7";
// synopsys translate_on

// Location: M10K_X41_Y57_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a69 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 21;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "9FFA63E3F300CA7EFA3FFE1418014441CF013FD000FF04FFB2DFCC01E7F30006CE7FFFFF20F00418718E019ED000BF06FF707F9F000F33C0F9117FFFFF83F000F2503E03DED000FF817F20FF8F000478C2D1DF7FFFFBC7C408F4DC3E075ED0037F907F20FFAF800C7E0E720D7FFFE3DF9C0D4FC67E065EC004FF005920FFFF00183F87CE0FBFFF91B3CC1D25C7FF0E7DA002FF0831BFFF9FC00907F1B50EBFFE6C87E41E03F1B70FFCE00BFF00B0BFE7F7C1B3E27E5D009FF1ED74D43E9271B70FFDD008700005FFE7E7C213FF7FFB40201F5B80CC3FB0FB170FFF401000000CFFE7EBC333FFFCB3C05FF64384647F26FFB70FF7E00000003C79FFEB8377FBFF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "9FE05E44478461FFCC3F870EF49220000028F01F7383B3E7EE1E40B10E4F0961FFDC7BE30F68B3C0000208705E0F83E7E1F7AEC09BBF3F1947EFFCDDF32F2EAC0000E60060FE07834FC0F29CC11A8CBB0B65E7ECF8F3AF3EB3C000FE00D1EE07879FC1AF5FE25E7FBB0B7BE3E8DEE35E3E23E000FE00F3EF07CE9F8616BFE259FFA32E7BE3F20FEA707C37F800FE01C7FF07EF9F0710B7E452B8232E73E3A68E0CF07C1FFC00FE0187F783E5FEC00A8FF401F0262366E1077E83247C3FFC00FE0281FBC9FF45C01E8F7039F3E7A268E20B9CF618708FFE00FE0099CCC4F777C014C43067CFC3926BE03EA276597F87E600FE00EC05C7F26FDC2CFFC0E7DE8D88";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "71E2CD53F77AE0000000FFE0E7FE3FEE1FFC7FF67B8FF90CB843ED9BE1FBE4C0000000FFC177FFE3E63FF97FB3CE0CB509F3DFE7786BF80680000000FFC07BFFFFFE7FF9FFF3E42D3109A1F5B2F456F72780000040FF8AFFFFFFE8FF07FFBFFEF81118A8E011F81EF00E80000000FFF9FBFFEFDD1E7FFFBFFC701014A46BD9F00FC014C0000000FFFBF3FFF3BA90FFFE32FD700B91C767DBD00DE1CC800000007FF1BBFFF17C38FFFE5CFFE023B38723B2F005E0F0B0000001BFF0FFFFFE0278FFF92FFF60B9D809E374B04FA603B8000007FFF9637FFF8E7CE017EEFED8B04B116337B01FA7017E00001FFFF09B7FFFD67CF005E6F708307B266733F01F8701";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "FF80007FFD03B8FFEFA03C68023A7E02585A66617090090FAA7FFE1FFF7C05703FFEC83C4000020EE21C5683F35730412FCA0FFFFFFFF84AF00FFFF83CB00096D7C0EC5643F34D98FF6F6E07FFFFFFF891600FD7F83C80008A9CD0B106A3F15EF0FE34160062F3FFFF84C003C1FC3C0000641790C342D3B0FAB07E0FFA800000FFFFC1C000007C800001C91C700A53F2B9CBF03F05878000003F7FF08002107D800001ED09C10F33F61674F87F1FF71000001EBFE10003B87D0000001FA0000FB6721EE4CC7F87DE7F0000009F86303BE03F0000004E000C4FDE120DA2D47BC13F6FC000008F8E73FFC03F0000008C40020FD1C20DF4DC7BFF7FFF800000C78F";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N6
cyclonev_lcell_comb \IR|R[5]~16 (
// Equation(s):
// \IR|R[5]~16_combout  = ( \ROM1|altsyncram_component|auto_generated|ram_block1a117~portadataout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( (!\IR|R[0]~3_combout  & (\IR|R[0]~1_combout  & (\IR|R[5]~15_combout ))) # 
// (\IR|R[0]~3_combout  & ((!\IR|R[0]~1_combout ) # ((\IR|R[0]~4_combout )))) ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|ram_block1a117~portadataout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( (!\IR|R[0]~3_combout 
//  & (\IR|R[0]~1_combout  & \IR|R[5]~15_combout )) # (\IR|R[0]~3_combout  & (!\IR|R[0]~1_combout )) ) ) ) # ( \ROM1|altsyncram_component|auto_generated|ram_block1a117~portadataout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a69~portadataout  & 
// ( (\IR|R[0]~1_combout  & ((!\IR|R[0]~3_combout  & (\IR|R[5]~15_combout )) # (\IR|R[0]~3_combout  & ((\IR|R[0]~4_combout ))))) ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|ram_block1a117~portadataout  & ( 
// !\ROM1|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( (!\IR|R[0]~3_combout  & (\IR|R[0]~1_combout  & \IR|R[5]~15_combout )) ) ) )

	.dataa(!\IR|R[0]~3_combout ),
	.datab(!\IR|R[0]~1_combout ),
	.datac(!\IR|R[5]~15_combout ),
	.datad(!\IR|R[0]~4_combout ),
	.datae(!\ROM1|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[5]~16 .extended_lut = "off";
defparam \IR|R[5]~16 .lut_mask = 64'h0202021346464657;
defparam \IR|R[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y76_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a94 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 22;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = "8039FFEC0C7F363EC70771FFFFFFEFE18F03FF7FFF0000801D90B9FFEC063E961E8707F0FFFFEFEFE08F01FF7FFF0000881DC0F9FFE0063F060E0383F80FFFE7EFC08F41FF77FF00008C1F80FFFFF8031F460F8383F807FFF7EFC08745FFABFF0000CD0D80EFFFF8031F870F8181DC03FFF2EFC0876CFFAFFF0020478E80EBFFF8018FE70F8000FC31FFFAA7C0836C00AFFF018003CE00F37FF8018FD30F8000FC387C76F7C0AB6E808BFF038000F480677FF900C7D30700007E1E3F7EF7C02B6E406BFF038011FE82047FF980C7EB8700003F0F1FBF1FE02B774061FF070071F790AB1FF880E3E98700003F03B7BF1FE07F770020FF0602F9F7B1A7FFF00061";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = "E58700001F81C3FF37A17777A0217F0C07FFF3C10FEFF80071F58700000F80CFFF2FE3E6FBA0005F0007FFF3811FEFFA0030F7C3800007C07FFE0FE7C6F8C0007F0007FF838077EFF40038F7C3C00007CE3DE60FFFC2F0C0003FE077FF8280FFEFF00018FBC3C33803C718F42FBFC0F0C0107FFFFEDF80D0FFFFE000187BC3840403C1BE786F9FC1FAE0187F6FFDFFAD93FFFF60000C7BC1880301E07E38FF9FC0FA6800FF2FF1FF1FBFFFFD00000C3DC1C00180E07FBCFF9FC0FE6C05FF07F1713FDFFFDC00000E3DC1C00080603FBDFF9FC0FF24067F877933BBDFEFF00000061DE1C000FF901E1FFFDF81F78601BE43F91FFBFFFFF00000071EE0E000C048";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = "1E1FBFDF84FFDA181003FCB91EFFFF300000030EE0F8000C1E0F0F7FCF85F7FC19330BFFD9F473FF3000000306E0FE007E070F87FFCF80F7FC1BFF87F8FFF4F4FFF00000018760FF00FE0780B77FCF83D3FE1BFFF1F579EF98FF700000018760FE01FE038043EFDFC34FFE0BFFECF9D3FFF8FEF0000001C360FE00FF030003C7DFC01FFF0DFF3D7AD35FFDFFF0000000C3A3FC0E3E030181EFF7C00FFF80FF389AEA5FFDFF60000000C1B1F81B9E0301D9FFFFE8077FCDFF383F7E8FF9FF6003F00061B1F0023C0380FE7FFBF0071FC038301FFF8FF9FE6007F80060D160380C0300FF07F3E02797C0101036FFAFF9FC400FFE0020D10079800300F3C1F7E006";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = "EC08DF081EFD6FFFFCC80F9F0030C001F9C0030000E8E7F006748C1C001FF97FFFECC8070380106003F988070081F6E7F0061FE91891CF9C7163E3800E00C0182007F808070001FFE7C006345BD891DD1C76538F000E403018200FF9000E0001E6C37E001DCBD8BFF5187E333F0007FE0808301FF1303E0000C243BE001DFBD8FFE73AFFF23F0007FFE60C187FE0307E00560E43FE001DFBD8FFF730FFF8FF800CFFF00C1CFFC030E40067BF43FF0419FFF8FFFF300FF1F6800CFFF8041FFF8011FC0077FF43FF0C19FFD0BFFF2807E7F3000C7F06060FFE00917C013FFFD3FF0C1FFFC03FFF2C07FFFC0C08FFDD860FF800F2F00133FFB3FF0E1FFFE0FFFF3F";
// synopsys translate_on

// Location: M10K_X14_Y77_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a46 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 22;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "F7FFB01F000002FC4003EC10B00302C3FFE4FFBFFFFFFF3FFFFFFFB00F000802FC0001F41030020703FFE47FA7FFFFFF1FFFFFFE3006003C06FFC040F89470028487FFEFFF81FFFFFF1FFFFFFE30063FFF02FBC0407D8E300284AFFFFCFFF3FFFFFF0DFFFFFE003FFFF9077E00003E83D8020407FFFF787FFFFFFF047FFFFFC07FFFFC007680001EC3EC0207F7FFFF607FFFFFFF037FFFFFE07FFFF1806D800007123602C777FFF3207FFFFFFF01FFFFFFF8FFFFC2007D00001319130283C7C7EF3F7FF00FFF00FFFFFFFFFFFF80809A00000188E50223A35ADF7FBFF007FF00FFFFFFFFFFFF00C13C000000CC76C21357D9FF7FDFF007FF01FFFFFFFFFFFE10";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "C3B80000004E6C42133FDFFEFFFFF007FF01FFF7FFFFFFFE6E40B00006073626E227FF9FFE7F5F8003FF03FFFFFFFFFFFCF84500000207B0355E3FFF3FFE1EFC0007FF07FFFFFFFFFFFDFCC400120037D8149C37FF7FFF9DF80007FF1FFFFFFFFFFFF9FF020FB200F7C80CF177FF7FFFCDF80707FF3FFFFFFFFFFFFBCEC3DFF01FF7EC0B17F7FF7FFF8DF07F0FFF3FFFFFFFFFFFF3FF5FEFE7CFF7F40BC7F7FF3FE000F07FCFFF7FFFFFFFFFFFF7FFFFB59FC077F40A8FF7FFBFC000F07FDFFF7CFFFFFFFFFFF7FFE7A83FE1B3CC0B0BF7FF91E00000FF1FE7FA7FFFFFFFFFEF97FDF1FE03DB800B8BF7FF80000002FF3FEBFBBFFFFFFFFFCD1BFD3FFC03CB04";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00E8FBFF80000001FE7FFFF5FFFFFFFFFFDB0FEEFEA43FF00A00D8FAFF80000000FF7FFFF0FFFFFFFFFFFB5CFF7C00FFFA0D04E4F0FF00000001FF3FFFF0BFFFFFFFFFFF666FC0807FE18704BC00FF00000003FF3DFFE6BFFFFFFFFFF762A780B01FF0C704BC00FF80000002FF3FFFEF7FFFFFFFFFF5B9BB9E5C07FE7B852E407F00000002FF8FFFFFFFFFFFFFFFF7C72B9E6C03FF1F866B603F00000007FFE7F1FFFFFFFFFFFFFBFF0F9C2BF1FFC70646601F0000021FBFF3F0FFFFFFFFFFFFEBFF67BCD6FC1FF3066C400600FB821F3FF87CFFFFFFE7FFFFFFFF7FB828CFC0F08E7E000603FB42073FF87CFFFFFFFFFFFFF7FFEFFC03071E0082E67FFC19FF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "20009FF87CFFFFFFFFFFFFF7FFDFFF803FF60002EF7FFC7FFE000086403EFFFFFFFFFFFFF7FB9FFFFC001C0102FF7FF801BC0001F00C0FFFFFFFFFFFFFF7FBFFFFFC0004C50AFDFFF8018C001FF83E1FFFFFFFEFFFFFF7FFFFFFFC13E0FD08FBDFF80098003FF83F3FFFFFFFFFFFFFFBFFFFFFFC0FE27C083BDFF80058307FF83FFFEFFFFFFFFFFFFBFFFFFFF00FAF0709EDDFF8107C3FF7FF1FFFCFFFFFFFFFFFF9FBFCFFF00F3FD701CD9FFEFFFFC3FFFFDFFF8FFFFFFFFFFFE9FBFCFFC01FFFE9011EDFFFFFFFC3C7FFCFFF1FFFFFFFFFFFE3E9FCF904FFFFEC00BEDFFECFFFDFCFFFE1FF1FFFFFFFFF7F2060F8703FFFFFE670BE5FFE67FFFFFFFFF83F1F";
// synopsys translate_on

// Location: M10K_X49_Y74_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode496w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a22 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "FFFFFFF8FF3E4030003FFFFFB8F03F5FFD07FFFFFFFFFF9F1FFFFFFFF0EF9E1000003FFFFF82D45D7FFC1FFFFFFFFFFFDF1F7FFFFFE0EF9F3000007FFFFF05DC3DBFFF1C9FFFFFFFFFCE067FFFFFC1CFFF808000FFFFFF02FC237FFE000FFFFFFFFFE0007FFFFFC1FFFFE08001FFFFFE18FC3FBFFC000FEFFFFFFFF9007FFFEF87FFFFE08003FFFFFE397018BFFF000FFFFFFFFFFF007FFFEF13FFEFC08007FFFFFC79203AFFFF841FFFFDFFFFFF00FFFFEF33FFF7E1800FFFFFFC3B202DFFFF077FFFF8FFFFFF00FFFFFE67FFFFC1800FFFFFFF14C12DFFFC03FFFFF8FFFFFF01FFFFFFC7FFFF01C01FFE01FE3B652FFFFD81FFFFF8FFFFFF03FFFFFFCFFFFC";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "C3C03FFC7C7E7AF7DBFFFFCCFFFFF9FFFFFF07FFFFFFCFFFFC87C03FFE793C7FF6EFF9F003FFFFFFFFFFFF07FFFF3FDFFFF02FC07FFFBBFC7FFDC7C00007FFFFFFFFFFFF07FFFF0FFFFFF07FE07FFFFBBC7FF8470000FFFFFFFFFFFFFF07FFFF8FDFFFE0FFE07FFEDBFE7FF8900003FFFFFFFFFFFFFF07FFFFFFA7FFE0FFE07FFEDBFE3F73900001FFFFFFFFFFFFFF07FFFFFFBDFFF0FFF7FFFCFDFF0620100001FFFFFFFFFFFFFF07FFFFFF1F7FC1FFFFFFFC6EDFC300100007FFFFFFFFFFFFFF07FFFFFC0FFFC1FFFFFFFC7E9FE30050000FFFFFFFFFFFFFFF07FFFFFFC0FF81FFFFFFF8F71FE017D0000FFFFFFFFFFFFFFF07FFFFFF83FF81FFFFFFF8F73F";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "F009A0001FFFFFFFFFFFFFFF07FFFFFF81F801FFFFFFFBFF3FF00168003FFFFFFFFFFFFFFF0FFFFFFF807801FFFFFFF9FB7FF83570006F7FFFFFFFFFFFFF1FFFFFFF803003FFFFFFFBFF7FFFF1700061FFFFFFFFFFFFFF1FFFFFFF000003FFFFFFFFF0FFFFFF700043FFFFFFFFFFFFFF3FFFFFFF000003FFFFFFFFE07FFFF9300007FFFFFFFFFFFFFF7FDFFFFF800003FFFFFFFFE03FFFFFA00007FFFFFFFFFFFFFF7F9FFFFF800003FFFFFFFBC00FFFFFA00007FFFFFFFFFFFFFF7F9FF3FF800001FFE7FFF0000FCFFFD00007FFFFFFFFFFFFFF7F9FE3FF801000FFEBFFE0000FFFFFA0003FFFFFFFFFFFFFFF7F8F01FF001C000FCC3FC0000FFFFFE0007FFF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFF388E01FF001E000FDF9300000FFFFFC0007FFFFFFFFFFFFFFF001E007F800E000F9F8000001FFFFF80007FFFFFFFFFFFFFFF001E003F800F000F1F0000003FFFFF00187FFFFFFFFFFFFFFF001E000FC00F000C1F0000003FFFFC07F87FFFFFFFFFFFFFFF001E000FC00780000E0000007FFFF00FC07FFFFFFFFFFFFFFF003E0007E007806000000003FFFFE01F803FFFFFFFFFFFFFFF003E0003FC0080F000000007FFFFC03F803FFFFFFFFFFFFFFF017C0003FE00C3F000C0000FFFFF007FC01FFFFFFFFFFFFFFF03FC0003FF00EFE00000001FFFFE00FFC01FFFFFFFFFFFFFFF03F80001FF004FC00000001FFFFC03FFE00FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N27
cyclonev_lcell_comb \IR|R[6]~17 (
// Equation(s):
// \IR|R[6]~17_combout  = ( \ROM1|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ) # 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a94~portadataout ) ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (!\ROM1|altsyncram_component|auto_generated|address_reg_a [0])) # (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// ((\ROM1|altsyncram_component|auto_generated|ram_block1a94~portadataout ))) ) ) ) # ( \ROM1|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\ROM1|altsyncram_component|auto_generated|address_reg_a [0])) # (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// ((\ROM1|altsyncram_component|auto_generated|ram_block1a94~portadataout ))) ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a94~portadataout  & \ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ) ) ) )

	.dataa(!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\ROM1|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datac(gnd),
	.datad(!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datae(!\ROM1|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[6]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[6]~17 .extended_lut = "off";
defparam \IR|R[6]~17 .lut_mask = 64'h00335533AA33FF33;
defparam \IR|R[6]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y76_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode547w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a118 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 22;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a118 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFE0FFE003CFF8F0EFFFFC07FFC00C0003FFFC0000128000037F813FF011CFF870E7FFFC0FFFC01A0003FF70000013C00007FF02EFF011EFF878F7FFFE0FFFE03C0005FC0000000000003BFF0077F019EFF87C57FFFF07FFE0700005F000003BFFF00037FF8077F818F7FC7C43FFFF1FFFE0600026000000FC8E0FFFCFFFC07BF81967";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = "FE7F47FFFFBFFFF0E00636800000FC8F87FF9FFFF07C381C23FE6FE7FFFFFFFFF1C00332A00000FC8FE3FF3FFFF83F881E33FE6FF7EFFFFFFFE18001BB007C00F88FFCFC7FFFFC1FF41F0BFF37FFFFC7FF3FE3800FFF007C00F90FFF18FFFFFE1FF41F89BF37FFFFC3FFFFC3001FFF007C00B81FFFE1FFFFFF1FF51F093FBBCFFFC7FFFFCE000FFF80F800B81FFFFFFFFFFF0FF71F0C9FFFC7FF8FFFFFDE003FFF80F800F00FFFFFFFFFFF8FF7BF409FFFE3FFCFFFFFDC007FFFC07000F01FFFF7FFFFFF87F7FF040FFFE1FFCFFFFFFC007FFFC06000701FFFFFFFFFFFC7F7FF804FFFE1FFE7FFFFFC007FFFC00007601FFFE7FFFFFFE6F7FF8407FFF1FFF3FF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = "FFFE00FFFFC0000F603FFFFFFFFFFFE277F78327FFFFFFFFFFFFFB00FFFFC0000F003FFFFFFFFFFFF037F7C223FFFFFFFFFFFFFFF07FFFE0001F001FFFFFFFFFFFF877F7E593FF7FFFFFFFFFFFF01FFFE0001FC03FFFFFFFFFFFF837F7F3131FFFFFFFFFFFFFF07FFFE0001F803FFFFFFFFFFFFC7BF7F0191FFDFFFFFFFFFFF9FFFBE0001F003FFFFFFFFFFFFE7BF3F1090FFCFFFFFFFFFFFBFFFFF0001F003FFFFFFFFFFFFE3DF3F9CC07BCFFFFFFFFFFF91FFFF0001F003BFFFFFFFFFFFF3DF3FBE423FEFFFFFFFFFFF847FFF0003F0033FFFFFFFFFFFF1EF1F9E663FE7FFFFFFFFFF80BFFF8003F0073FFFF8F7FFFFF1EF9F9E671DE7FFFFFFFFFFC40FFF8";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = "037F00703BFF07BFFFFE8F79F8E371D77FFFFFFFFFF2C17FF807FF006033F81FDFFFFE8FB9F8E339DB7FFFFFFFFFFEE7BFFC0FFF000030F87BF37FFE47F9F8CB3899FFFFFFFFFFFC3AFFFC1FFF0000303C337F3FFE47D9E85F9C19FFFFFFFFFFFCFA4FFC3FFF0000103F81FF3B7C23FDE87D9C0DFFFFFFFFFFFDFA07FC7FFF0000613F9EF373FC21ECE8FD9C0DFFFFFFFFFFF1FC27FC7FFF000063BFF0F7F3EC11F4EC7D8C0EFFFFFFFFFFE5FD23FE5FFF0000233E61FFFFEE10F8EC3D8E06F7FFFFFFFFE5FC03FE5FFF0010000C48FFFD6E08FA7C3FCE06F3FFFFFFFFE1FF03FE7FFF00000008087BFFCC087C7E3ECF0771FFFFDFFFC1FF03FE6FFF00000008";
// synopsys translate_on

// Location: M10K_X14_Y75_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a70 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 22;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "1FFE62140CFFC74205C000F7E0033FBFB1FF1F1FFFE0FDFFBFDFCE01200CFFFE12000001E70003378FF1FF9E1FFF80FFFFFFFFAF0008CC3FF8E70000018C0007D5BFC1FF9E1FFF807FFFFFFFAF000B873ECF83000004180007D33BC1FF1E1FFF007FFFFFFFAF800381F81F0100001DA00002D23F81FE1E1FFC00FFFFFFFFAF0017C073360180007F403002FA3E00FE7C3FF800FFFFFFFFAFC016F80F6F008001FE001801F80E48FFFCFFF800FFFFFFFFE7C02C1D82ED00800FFA0B0801698E48FFFDFFF800FFFFFFFFEFC1AC0082CF401FFF9C7F00004A84E8FFFFFFF000FFFFFFFFEFC08C0003CBC03FFB3C7F8000CA8048FFF7FFE000FFFFF9FFEF83480000";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "C7E03E48387F8600004078FEF19FE000FFFFF01FFB83CC18008E4056D030FF860010461CFF659FC000FDFFF01FFF83981E010EC05420C0FF800010040CFF238C000019FFE01FFF83B03F017CC0D7BC00FD800010210C7F3F80000001FFF00FFF87603FC0DFE1936000FD800010E91CFE3F80000001FFF00FFFCF607FE15FE193C000F9800016F195707FF0000001FFD00FFFEE60FFE3C7E392E000F980006AE07CF07FC0000001FF9807FFE6413FF1F7F3C56001FD84008A607DE47F80000001FF9C03F9FCFA3FFD7777CCE3C1FD82010E0077D87F80000001FF97C0F4F4F83FF1B8378DEF85DD8A02060277D87F80000001FFE3FC73F5F023E280031BDF03CF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "80063D10F7F960000000001FE8013FE9E003C0098037BE03EF90047F86FBE340000000003F600043E9C007000C326EFE06E70D0CFB83F80080000000003E64002FF18004000C187AFE06A70E09FFF6F027800000000076E4001FF700F00000005FFE07A70B8BFFFEF00F800000000005C0001FE6FE00000000BFF70C2F8D8BEFFFC011C00000000007C2000FCD9000000200B7F40E078909FFFDC00180000000000F88000F9A380003C1007FD40D47C549FFFDC00E80000000000F890001FE7800032180EF4E274F05CC3FFF867D8000000000070080007E7C000600865F4F3747858F3FFF877D00000000000E180000367C000400843FCF1EC9818E7FFF877D";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "8000000002FE384010603C3000081B3FA73E7981CE1FFF0F9F0000000003FC702001C83C3000001F3FE337BC03E83FFF0FD37000000007F8F01003F83C0000949C1F733E7C03F29FFF0FEF7800000007F1E0080FF83C000088881F7E3CFC03209FFE07FF7F9D0C000067C00221FC3C0000CAD81F3C35FC03005FFE07FFFFFFFF00003FC000007C800001CBD07FF429FC0232DFFF0587FFFFFFC0800F8004107D800001E5B1FFF028F802815FFF0007BFFFFFE1C01F0006B87D00000037F00FF0297C0231EFFF801FBFFFFFFFE07E3039E03F0000007E400FB0317C0375E7FFC03FEFFFFFFFF07E73FFD03F000000BC4003F0307C031E67FFFF7FEFFFFFFFF87F";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N30
cyclonev_lcell_comb \IR|R[6]~18 (
// Equation(s):
// \IR|R[6]~18_combout  = ( \IR|R[0]~4_combout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( (!\IR|R[0]~1_combout  & (((\IR|R[0]~3_combout )))) # (\IR|R[0]~1_combout  & ((!\IR|R[0]~3_combout  & (\IR|R[6]~17_combout )) # 
// (\IR|R[0]~3_combout  & ((\ROM1|altsyncram_component|auto_generated|ram_block1a118~portadataout ))))) ) ) ) # ( !\IR|R[0]~4_combout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( (!\IR|R[0]~1_combout  & ((\IR|R[0]~3_combout 
// ))) # (\IR|R[0]~1_combout  & (\IR|R[6]~17_combout  & !\IR|R[0]~3_combout )) ) ) ) # ( \IR|R[0]~4_combout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( (\IR|R[0]~1_combout  & ((!\IR|R[0]~3_combout  & (\IR|R[6]~17_combout 
// )) # (\IR|R[0]~3_combout  & ((\ROM1|altsyncram_component|auto_generated|ram_block1a118~portadataout ))))) ) ) ) # ( !\IR|R[0]~4_combout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( (\IR|R[6]~17_combout  & 
// (\IR|R[0]~1_combout  & !\IR|R[0]~3_combout )) ) ) )

	.dataa(!\IR|R[6]~17_combout ),
	.datab(!\IR|R[0]~1_combout ),
	.datac(!\ROM1|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datad(!\IR|R[0]~3_combout ),
	.datae(!\IR|R[0]~4_combout ),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[6]~18 .extended_lut = "off";
defparam \IR|R[6]~18 .lut_mask = 64'h1100110311CC11CF;
defparam \IR|R[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y73_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a71 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 23;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "E0019C0800003F81FFFFFF080000F8000000E0E0001F0200402031FE18000001E1FFFFFE180000F800000061E0007F0000000070FFF0000007F8FFFFFE7000003800000061E0007F0000000070FFF000013FFCFFFFFFE0000038000000E1E000FF00000000707FF00007FFFEFFFFFFC000003C000001E1E003FF0000000070FFE0000CFFFE7FFFFF8000001C00000183C007FF00000000703FE00000FEFF7FFFFF0000001C000000030007FF00000000183FC00001FEFF7FFFFC0000001C000000020007FF00000000183FC00001FCBFFFFFE00000001D00000000000FFF000000001C3FC00001FC3FFFFC000000001D00000008001FFF000006001C7C800001";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "F81FE1B0000000001F8000010E601FFF00000FE00C7C000001F1BFEC20000000000F8000009E603FFF00000FE0007C000000F13FEE40000000000FE20000DC73FFFF00001FE0007C000000E33FEC43C00000000FC60000C07FFFFF00000FF00078000000E01FEC9FC00000000F060001C07FFFFF00000FF00030000000E01FEC3FC0000000090E008F800FFFFF00002FF00010000000781FED7FC0000000111F830F803FFFFF000067F80018000000780FFAFFC0000000719FFE1B807FFFFF000063FC0600000000F88FF3FC00000400F1FF8827807FFFFF0000603F0F0800000E7FCFF3F000200401F9FD8827807FFFFF000010038C0800001F7FFFE7E00030";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "0E01FEEF08079FFFFFFF00001000C01000003FFFFFCFC000100E03FC7F041FBFFFFFFF000098003C100000FFFFFD9F0000180203FC7C07FF7FFFFFFF0001980010000003FFFFFF9C0000580307F8090FD87FFFFFFF000118000000000FFFFFFFB80000580707F0010FF07FFFFFFF00023C00000001FFFFFFFF780803D80707F0003FEE3FFFFFFF00003C0000006FFFFFFDFF780801F80787E0023FFE7FFFFFFF000076000001C7FFFC3EFFF00800F80387C0023FFF7FFFFFFF00007600000187FFFCDE7FF00000F00383C00079FE7FFFFFFF0000FF00000183FFF9FF79E00000F803C0C00078FEFFFFFFFF0001E780000983FFFBFF7BC00001F003C1800078FE";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "7FFFFFFF0001C780001FC3FFFFF7E7C00001800381E000F07CFFFFFFFF00038FC00037C3FFFFFFE7C00008400181C000F03CFFFFFFFF00070FE00007C3FFFF6B6FE000018001816000F010FFFFFFFF000E1FF00007C3FFFF777FE000030001816001F800FFFFFFFF00183FFC1E03C3FFFF373FE0000E000001E001F8007FFFFFFF00003FFFFF837FFFFE363F80001E000001E000FA787FFFFFFF00007FFFEF827FFFFE1A7E00001F000103E000FFF87FFFFFFF0000FFFF4782FFFFFFC87FF0001F800103F0007FE07FFFFFFF0001CFC61FC0FFFFFF81FFF0000F800003F8003FC01FFFFFFF00018C003FC0FFFFFF43BFFC000F800003F80000801FFFFFFF0000";
// synopsys translate_on

// Location: M10K_X38_Y78_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode547w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a119 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 23;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a119 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFE001F001FFFF0070F100003F8003FF3FFFFFFFFFFFFED7FFFFC807FC00FEFF0078F180003F0003FE7FFFFFFFFFFFFEC3FFFF800FFF00FEFF00787080001F0001FC7FFFBFFFFFFFFFFFFFFF000FFF80FE7F00783A80000F8001F8FFFFBFFFFFFC4000FFFC0007FF807E7F80383BC0000E0001F9FFFD9FFFFFF0000000000003FFC07E6F8";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = "0180B8000040000F1FF9C9FFFFFF0000000000000FFFC7E3FC018018000000000E3FFCCDFFFFFF00000000000007FFF7E1FC018008100000001E7FFE44FF83FF00000000000003FFFBE0FC00C000003800C01C7FF000FF83FF00000000000001FFFBE07E00C000003C00003CFFE000FF83FF00000000000000FFFAE0FE0040300038000031FFF0007F07FF00000000000000FFF8E0FF0000380070000021FFC0007F07FF000000000000007FF840BF00001C0030000023FF80003F8FFF000000080000007FF800FB80001E0030000003FF80003F9FFF000000000000003FF8007F80001E0018000003FF80003FFFF8000000180000001FF8007FC0000E000C00";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = "0001FF00003FFFF0000000000000001FF8007FC000000000000004FF00003FFFF0000000000000000FF8003FC0000000000000000F80001FFFE00000000000000007F8001FE0000000000000000FE0001FFFE00000000000000007F8000FE0000000000000000F80001FFFE00000000000000003FC000FE0000000000000000600041FFFE00000000000000001FC000FF0000000000000000400000FFFE00000000000000001FE0007F00000000000000006E0000FFFE00000000000000000FE0007F80000000000000007F8000FFFC00000000000000000FF0007F80000000000000007FC0007FFC00000000000000000FF0007F80000000000000003FF0007";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = "FC8000000000000000007F8007FC000800000000000DFF8007F80000000000000000007FC007FC0004000000000001FFC003F00000000000000000003FC007FC0006000000000003FFE003E00000000000000000003FE007FC0006000000000003FFF003C00000000000000004801FE007FE0002000000000003FFF803800000000000000C0C001FF007FE000200000000000FFFF8038000000000000E080C000FF803FE000100000000001FFFFC01A000000000001E0000000FFC03FE000100000000001FFFFC01A000000000003700020007FC03FE000100000000001FFFFC018000000000007780000007FE01FF000080000000003FFFFC01900000000000";
// synopsys translate_on

// Location: M10K_X38_Y74_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode496w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a23 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "0000000700C1BFCFFFFFFFFFF3007EE003F800000000007FE00000000F1061FFFFFFFFFFFFF9203EC003E000000000003FE08000001F1060FFFFFFFFFFFFF8201EC000E360000000003FF98000003E30007FFFFFFFFFFFFC001C8001FFF0000000001FFF8000003E00001FFFFFFFFFFFE60000C003FFF01000000006FF8000107C00001FFFFFFFFFFFC60007C000FFF00000000000FF800010EC00103FFFFFFFFFFF86000700007BE00002000000FF000010CC00083FFFFFFFFFFFC4001E0000F8800007000000FF0000019800007FFFFFFFFFFFEB021E0003FC000007000000FE000000380000FFFFFFFFFFFFC7821C00027E000007000000FC000000300003";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "3FFFFFFF83FF87003C000033000006000000F80000003000037FFFFFFF87FF800038060FFC000000000000F800000020000FFFFFFFFFC7FF8000383FFFF8000000000000F800000000000FFFFFFFFFC7FF800038FFFF00000000000000F800000020001FFFFFFFFFE7FF80003FFFFC00000000000000F800000078001FFFFFFFFFE7FFC0803FFFFE00000000000000F80000007E000FFFFFFFFFE3FFF9C03FFFFE00000000000000F8000000FF803FFFFFFFFFF1FFFCE03FFFF800000000000000F8000003FF003FFFFFFFFFF1FFFCE03FFFF000000000000000F80000003F007FFFFFFFFFF8FFFFE03FFFF000000000000000F80000007C007FFFFFFFFFF8FF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "FFF01FFFE000000000000000F80000007E07FFFFFFFFFDF8FFFFFE17FFC000000000000000F00000007F87FFFFFFFFFFFCFFFFFE0FFF9080000000000000E00000007FCFFFFFFFFFFFFCFFFFFE0FFF9E00000000000000E0000000FFFFFFFFFFFFFFFF7FFFF80FFFBC00000000000000C0000000FFFFFFFFFFFFFFFFFFFFFE0FFFF800000000000000802000007FFFFFFFFFFFFFFFFFFFFF1FFFF800000000000000806000007FFFFFFFFFFFFFFFFFFFFF1FFFF80000000000000080600C007FFFFFFFFFFFFFFFFFFFFFBFFFF80000000000000080601C007FFFFFFFF7FFFFFFFFFFFFFFFFC0000000000000008070FE00FFFFFFFFF3FFFFFFFFFFFFFFFF8000";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "000000000000C771FE00FFFFFFFFE07FFFFFFFFFFFFFFF8000000000000000FFE1FF807FFFFFFFE07FFFFFFFFFFFFFFF8000000000000000FFE1FFC07FFFFFFFE0FFFFFFFFFFFFFFE78000000000000000FFE1FFF03FFFFFFFE0FFFFFFFFFFFFF8078000000000000000FFE1FFF03FFFFFFFF1FFFFFFFFFFFFF03F8000000000000000FFC1FFF81FFFFFFFFFFFFFFFFFFFFFE07FC000000000000000FFC1FFFC03FFFFFFFFFFFFFFFFFFFFC07FC000000000000000FE83FFFC01FFFFFFFF3FFFFFFFFFFF803FE000000000000000FC03FFFC00FFFFFFFFFFFFFFFFFFFF003FE000000000000000FC07FFFE00FFFFFFFFFFFFFFFFFFFC001FF000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y78_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a47 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 23;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "08007FE0FFFFFD03BFFC000FC000077C001B007FFFFFFFC00000007FF0FFF7FD03FFFE000FC00102FC001B807FFFFFFFE0000001FFF9FFC3F903FFFF000F800103F80010007FFFFFFFE0000001FFF9C000FF07FFFF8007C00103F00003007FFFFFFFF2000001FFC00006FF87FFFFC007E00183F8000387FFFFFFFFFB8000003F800003FF8FFFFFE003F001807800039FFFFFFFFFFC8000001F80000E7F9FFFFFF801F80180F8000FDFFFFFFFFFFE0000000700003DFF9FFFFFEC00FC01C0F8381FC0FFFFFFFFFF0000000000007FFF7FFFFFFE001A01C0DCBD3F807FFFFFFFFF000000000000FFFEFFFFFFFF000B01E0A83FFF803FFFFFFFFE000000000001EF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "FCFFFFFFFF801381F0C03FFF001FFFFFFFFE00080000000191FFFFFFF9FFC019C1F0807FFF80FFFFFFFFFC00000000000307FBFFFFFDFFC008E1F000FFFFE1FFFFFFFFF800000000000203FBFFFFFFFFE00863F800FFFFE3FFFFFFFFE000000000000600FFFFFFFFFFF0000FF800FFFFF3FFF8FFFFC0000000000004013C3FFFFFFFF0040FF800FFFFF3FF80FFFFC000000000000C00A01FFFFFFFF8040FF800FFFFFFFF803FFF8000000000000800004FFFFFFFF80507F8007FFFFFFF803FFF83000000000008001877FFFE7FF00407F8007FFFFFFF00FFFF0780000000001078023FFFFC3FF00407F8007FFFFFFD00FFFF07C00000000033FC03FFFFFC3FF0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "0717FC007FFFFFFE01FFFF0FC00000000027FE11FFFFC00FF40707FD007FFFFFFF00FFFF0FC00000000007FF18FFFF0005F20313FF00FFFFFFFE00FFFF0FC00000000007FF987F7F801E780373FF00FFFFFFFC00FFFF19C0000000000EFFD87F7FE00F38037BFF007FFFFFFD00FFFF1080000000000E7ECC61BFF8018402F9BF80FFFFFFFD007FFF0000000000000C38DC619FFC00E001FD9FC0FFFFFFF8001FFF0000000000000C00F863C7FE003801FD9FE0FFFFFDE0400FFF0000000000001C00B843E1FFE00C01FFBFF9FF047DE0C007FF0000001800000800B047F03FFF0F01FFFFF9FC04BDF8C007FF00000000000008003003FC00FFFF01FF8003E600";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "DFFF6007FF000000000000080020007FC00FFF01FE80038001FFFF79BFFF0000000000000804600003FFE3FE01FE8007FE43FFFE0FFFFF0000000000000806000003FFF9FE01FE0007FE73FFE007FFFF0000001000000800000003FFFE7E01FC2007FF67FFC007FFFF0000000000000400000003FFFF3E01FC2007FFA7CF8007FFFF100000000000040000000FFFFFBE001E2007EF83C00800FFFF300000000000060403000FFFFF8F003E600100003C00003FFF700000000000160403003FFFFFC780EF600000003C38003FFFE000000000001F160306FFFFFFE7805F600130002030001FFFE00000000080DF9F078FFFFFFFF3807FE001980000000007FFE0";
// synopsys translate_on

// Location: M10K_X49_Y75_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a95 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 23;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = "7FC0000003FE01FF000080000000003FFFFC008000000000007F40000001FF01FF000000000000003FFFFE008000000000003F00000001FF81FF000000000000003FFFBE008800000000007F00000000FF81FF000000000000003FFFBE005400000000007F00000000FFC0FF000020000000003FFF9F005000000000007F040000007FC0FF000000000000003FFF9FFF500000000000FF0C8000007FE0FF000000000000003FDF9FFF7400000000007F988000003FE0FF800000000000003FDF9FFF9400000000007FFB8000003FF07F800000000000001FDF8FFF9E00000000086F77E000001FF07F800000000000001F8F8FFFDF00000000080E7FE000001F";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = "F87F800000000000001E8F8FFFDE800000000C3EFFF000000FF87F800000000000001C1F07FFFFA00000000C7EFFF000000FF83F80000000000000183F07FFFF800000007CFFFFF0000007F83F80000000000000003F0FFFFFC00000007DFFFFF0000007FC3F80C00000000000003F0FFFEF800000007FFFFFE0000007FC3FC3F80000000000003E07FFE7809000007FFFFFE0000003FC3FC7FC0000000000003F07FFFF00D00000FFFFFFE0000003FE3FFFFE0000000000003F07FFFE00F8008EFFFFFFE0000001FE3FFFFF0000000000003F07FFFF807800CCFFFFFFC0000001FE1FFFFF0000000000007F0FFFFFC13C00E0F7FFFFC0000000FF1FFFFF3F80";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = "000000007B0FFFE7EF1C0040E7FFFFC0000000FF1FFFFFFFE0000000007B0FFFE6CC0400000FFFFFC0000000FF1FFFFFFFF8000000007F0FFFE4000007000FFBFF800000007F9FFFFFFFF8000000007C2FFFE4000002861FFFFF800000007F9FFFFFFFFC000000003CBFFFF40010062C1FFFFF000000003F9FFFFFFFFC000000003FFFFFF200C2052CBFFFFF000000003FDFFFF1FFFC000000003FFFFFFF00C70515BFFFFF800000003FCFFFE7FFFC0000000017FFFFFE00C7C0817FFFFF800000001FCFFFFFDFFC000000000FFFFFFFC7CFE0007FFFFF800000001FEFFFFFFFFC000000001FDFEFFFEFEFC9005FFFFF800000001FEFFFFFFFFC000000001FFF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = "F7FF20FFE1029FFFFF000000000FFFFFFFFFFC000000000FFFFF7FE3FFE0068FFFFF000000000FFFFFFFF7F8000000000FFFFFF6E77E30638FFFFC0000000007FFFFFFF7F8000000003FFFCFA4276E22E389EFF00000000007FFFFFEFFF00000000081FFE63427400AE781CFC00000000007FFFFFECFC00000000041FFE604270018C7000FC00000000003FFFFFFCF800020000001FFE604270008CF0007000000000003FFFFFFCF000070000000FBE600070000CFF00E010000000003FFFFFFEE0000F0000000F3E6002F0000D7F81800000000F801FFFFFF6E0000F0000000F3E0003F0000D3F800000000003E01FFFFFF0C0000F8000000F1E0001F0000C0";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N6
cyclonev_lcell_comb \IR|R[7]~19 (
// Equation(s):
// \IR|R[7]~19_combout  = ( \ROM1|altsyncram_component|auto_generated|ram_block1a95~portadataout  & ( \ROM1|altsyncram_component|auto_generated|address_reg_a [0] & ( (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ) # 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a47~portadataout ) ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|ram_block1a95~portadataout  & ( \ROM1|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a47~portadataout  & !\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( \ROM1|altsyncram_component|auto_generated|ram_block1a95~portadataout  & ( 
// !\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & ( (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ) # (\ROM1|altsyncram_component|auto_generated|ram_block1a23~portadataout ) ) ) ) # ( 
// !\ROM1|altsyncram_component|auto_generated|ram_block1a95~portadataout  & ( !\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & ( (\ROM1|altsyncram_component|auto_generated|ram_block1a23~portadataout  & 
// !\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ) ) ) )

	.dataa(!\ROM1|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datab(!\ROM1|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datac(!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\ROM1|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.dataf(!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[7]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[7]~19 .extended_lut = "off";
defparam \IR|R[7]~19 .lut_mask = 64'h50505F5F30303F3F;
defparam \IR|R[7]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N42
cyclonev_lcell_comb \IR|R[7]~20 (
// Equation(s):
// \IR|R[7]~20_combout  = ( \IR|R[0]~4_combout  & ( \IR|R[0]~3_combout  & ( (!\IR|R[0]~1_combout  & (\ROM1|altsyncram_component|auto_generated|ram_block1a71~portadataout )) # (\IR|R[0]~1_combout  & 
// ((\ROM1|altsyncram_component|auto_generated|ram_block1a119~portadataout ))) ) ) ) # ( !\IR|R[0]~4_combout  & ( \IR|R[0]~3_combout  & ( (\ROM1|altsyncram_component|auto_generated|ram_block1a71~portadataout  & !\IR|R[0]~1_combout ) ) ) ) # ( 
// \IR|R[0]~4_combout  & ( !\IR|R[0]~3_combout  & ( (\IR|R[0]~1_combout  & \IR|R[7]~19_combout ) ) ) ) # ( !\IR|R[0]~4_combout  & ( !\IR|R[0]~3_combout  & ( (\IR|R[0]~1_combout  & \IR|R[7]~19_combout ) ) ) )

	.dataa(!\ROM1|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datab(!\IR|R[0]~1_combout ),
	.datac(!\ROM1|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datad(!\IR|R[7]~19_combout ),
	.datae(!\IR|R[0]~4_combout ),
	.dataf(!\IR|R[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|R[7]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|R[7]~20 .extended_lut = "off";
defparam \IR|R[7]~20 .lut_mask = 64'h0033003344444747;
defparam \IR|R[7]~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y72_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode547w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a104 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BA2C555AEE703765B85501F2ED5162FF6917CDEBC213416B525683047D91C8751EF5C6A4FC5C6E89708F541FA50E6C40BBDC4BA750A317EB2E12A0F1253DA1EB03599561653A7A1A304D7216FBF6611CD0C461F4E74EC7F5EBED2183F66A0F28AA657FBD0747C3398B8E4A10E54BB0EA575E431E261786768B388759433172FEDA659C8E7A60A62D";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = "6E1A956988157047029AEE1CAE3D8DBF23BC6762FAAF434629606C444726B451B1A16F999A9B29157E69D4504E7E878F575524AA53C9539E975FE715502E3CA4AC6AB20EA8952F6C758B5683A0B46A652B4E38D06BA00B668E945A6BD85F465D03C4BC53C1F9F8A4C8F2B1E03AC97D133D8C4874F839BE121E0EEC9B0E62C865083C150D4C87E8F915FF98ABC8E81A708598171BC9A7C4A6FBA9AAF552834414C7F20989957A555E225BD6B5769F3CECC917DA6A8E9B889E314A64413A2FF1F802B17DAF2252C3FD065C05DF13E74866662E966337137218E8AC9F329CF976D44DE6776E0D88107819FD74C65D0B2E961C0B9CC084DA2A37FD61F4A89027B5C6";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = "D2DDA71201DA5C97A6CD0D167566BC8440774D9EC1673B73A2C5B7CD4F5C6D65C55320FAC94A98E7EC0748A6D59A364F54CFAFC41085A9A74364E72B6F42FF96D12E42C442EBBC8BC1329BEEC8A7A47C0FACB6D92427EA7CB75CA575A8BE5C545CF43CCF90A84494F4CAEF344A0615ACF71204241EA229EA19CF3BE9F67BFD9B5ECCCE895A6E5625B3CC06A94A33C462545EFAA5D7D4F18D676EE16BE84AD184A2DBC152D244D67258C6F019C858BBD4DB7BCAA7372236F79F87EA23740EA964FFADB87E084D99C9D4523C1B6899F3EB755A1D2278BFEFE744A05EF34B3C35918F98874A4B672D499B013994539DC28A29C747EE27CFAC7CB06E6D88FFDAF96D";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = "590BF414395B935E62792D5DD94A428B2AE0B5E6F3020E1C76616CEC98D880EC763763E76F5BA47476A2B2B9A9961827B8A110164CA38E754F65561FEEC9F6420D1A984F4AAC1C337CAFA6516BA7D2964A617AEE26E01555234322A64F3292B78D76401200C4F8C676A710143571B171D08469AE052C771465941DF82CFD15505A9022158E3B3C0989F6C4C89AB627DB949B0AD3D2A98653798686EC7FFE47307CC48EFDA33CB6CE4B578D176EB4AB094FCFFB169C0F32835423949E0509BF8B05E57383CD88612BEA1F02C02B82A5C641BF349905DD39D3901E623AE506251A47CB2163EC04F42DCF191514A8F9D35003165A67E58A28F7C148CF2CED71A193";
// synopsys translate_on

// Location: M10K_X14_Y72_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode496w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "5C67A356C7C2C2A2201E2D56B9E0BDECFCFC167BBD9A333B934751322A90388B7D80C118E67447572E143C07AAC7FBC8CB5434A8FAD536D22E9EF34B40715D46FADA59C2F1C07503EEB866949FC99B6F040692A14446ED8034F90C50D3847C0A3D84863FFC9C9CFDC02DA5842BDA39CFB0D4AD8EA880ADBBFBFD2627ECA59B7BB6949FF24FD17500FBDF2548F5FCE38491EC38B1FD09249517B83BF33449AC0CC618D3D85299A58EE4ED69668FDDC22622069E7A29DD7BC933B5081FF8CD674C4A6D2B46646C80A4C076C62DC0C0931958F89B2F295786CEF1C1460801C38A2F39DBBF3D39CC28FF26A89E7C259B6911F76C482E3DA8524FF17BBBF4B093E811";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "4DCE1B2D6577692EB1484EE446297315704CD7BF5C1498225BFB9045067095BB5826045FABE3B03E45F9E3F547D04D6AA3FF07F7EFD55A8BE3A3D08E6A933BA2EEA46034C48725B994FA21C53D2192EC73DA0452B4D22D11874B9987CC44D4724D754ADD22673BBCFE86187172A28705E49830A47C5A87F9A934FAAF5F6592FBA3F95A9A1BC95E75C458B36F61877CAF69D3FC969201F84CFD8A7D2E6A5F28C3C136FEAB8DDE160D6B77C738157826FC7813FB1C10A95FBAD43AE6C0767E69D3127AFB21ABD600FEF51B9001FFFE12D0857BC258FE07A182CFFA78CD656CB8B509703E85DF4AFDD4A4DDF5173401F65674241D78C3955F12B2D1F194A5377E04";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "011212F82DD3800B40F1E3FA463BB0BE2D9D94F36E46F046533AE27EBA03C5FFC30E2E0E44FF1BC78E827B29F3976C2E09E5B200DA6B620BF01CE672F0242F1FF9B7FE16B4379BCCD9BBF6CD25F31DB8274FE7170BE63DC1E1F1BFD8454077F4BACD02912C91A2B7B400837982F63DBB217C3EC5EE1073CBFF1D3E240D6478A176BF0F1F05D041E6BF765CE726135EF703EADCE8E9832C07280CE9C03B462ECBD72F5607B94167DDC86BFA164ECE93450A2F0AB027A1CFB37F589CCA0C2BCD291EF90BC29F42BCE899AEDF1E0F0391EA4EC32C729EA92112B4CD3A6BDAEB3061843C9F0961350BF8DC7C9DE1D323B408A45D5AB8FAE0CAB2066051DBCE86688F";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "CE13A3AA0478D80E8AC9C9CAB56B3FB669AA00B309B45A06FE3DF40E90381E55BAFE5534FB0D81F3756B9DE2968D7C5611F2C58135DF28722840FE0354C2845A7FB0C35C3C2730080257403E1F97BC3F1DC42E3E4AF36C009F1FF8C9C9AF2FA11A385708E0EA2E51F7D526988A0CA53949F6DB00191EC05E836B7EEE3F3F81F103ADE16F56E35A48D0210EB11CAF1EA23D83C560C65CF871B1FE83766DB9903456F03CB2E0A431E7844FFF26E0B89DF20F43BD8A50D3192A0C81DA59733633AB5D6AFE72E980B39DE75F47E7820E4F957D260EE86C028B5006CC1A2D14D1E74F191B25E186B0D5A9A90C4E97DF5BC9119A47B3E99C3C8B5A13F5BCD27EBB6E15";
// synopsys translate_on

// Location: M10K_X14_Y68_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a80 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = "0CE0B60E663F72963EE7D7AF7E25F008DFC2413E5A0236A50AE2406F1F0D8B7C19B49595F7FC4A6C9773BCD0A178ACDE50AF00AFC9E9F8CCFCB4256D610560292E475D5E514EB227511745289E4B23FA9A096E028000337A181273C84B31F4B0D5D4AB98E50A1952CAC2D6EB6E7A65C7AE413B230609995CFF8096A6A2F23EBEFB7BF170612F34699D095D736A7544667C32B1F2629B272CFB5B41409BEF34B5341541342B7121378CBA6F96A22E8AD5EAC25F98A82770B8636DB7E1CBB03CC86E5D9F0556F04A38C759B0C9FE87679F6247896337A55C90DAE7AD25F11E26E6B8AC1288FC274B205E08AE329DD7736E8C3B546ED575FB3CF332E68AD4EF4975";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = "B7D93BB01E8568B980035B4E6DC07EA100EB05F1ECB4EC0C2A673679731B049C2756A44923C6E6A9828399C2EAD1ECEB717E4AFE34025AF66BD9B2CF7ED744F1600B0E02599621FFFF7259024149C75054B8E4D8C13CBF7F3578D099F40D888E841CB26AE5FC79E053CE8D21587A34B842257A63965606D077382EABD849E92D8037F1202C35885C683D17E8D48873FC90F5587C5EA78149BD089CA1E8C7D437737AE772176750476C0140818F46144E83E08E0E94E647EF74B1A8CEDC90D9539DDAF73CCA048A2B2C9B49E32900C125E2688EDF9F9EF85819501E438A838B596C1CB4D3C7D1F9CC317EFEA8B462B46CB9646B266E080165B991E812681172DB";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = "5DF858AD29F85EAAB434C9E6AFEAE02F37CC053B6F57AB81F32DCA861B86557FE855E40D3F6F1A256481F11F05C6E8260E51D645F1D4F8715FC7B3E7EAA50939C0D24DFC6B81BCDB09D8A9DC8234047D12CD34E368134FDF78929CA1FB4D1FFEF7BD8A68E92B06F0D53B99DE5DDE27299D61E92E057E771FBE21125F8A154D3FFBB15DED905E7E10D6F52347D29988BED302EF7F82E806E2EC2E1E4AEFC6F5C95619724D63B1289DD75B8570F0831D8F1288249D20F6AFB0D98F456CDF295DF7E88B90A915F8C70C524CF96C79F302195713E69F58DA2C10595EAE5922700A6C40FD201DD0BA56C2502F65F6E25C63DC25AE783E53596279820E6FBEEC2A735C";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "B7F5DCF81FD8F25AAE76E6CBF2435E82F26D8FB6005F0023439E7614D61C1CFC5A398914492B38FB084C4E27BADC026E222A651384656EF29842B472B3F61F50B04B4FBAFCB3FE6E7334A0D80F839DFCA37617B19DA20FC29380AEB9FDD57015DF313A9734E5E7ADF44779A8666739123F0E99CFAC9631383EF34259A54B6D7ACF1D23F1F3C07257AE25D26C7627CBB1A35A095404ECBCA9C2B553224FDB45B0F982079D38976724C4ACB7D0E1CC4C5D789E170CDD35A64D65734FDEEA699992A972511D4FA7492B07F91DCE97D868C0F90AF040B238CC131AD279CA08D6588B8905DF2A68BE762FB797A872D60AD8A60E59422FF24DEF115C86B7E23ACC3D29";
// synopsys translate_on

// Location: M10K_X49_Y70_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a32 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "998755561F0F29DBA02CA834D5C2FFE6F4E6AC7F6628D91F057CA10C6B3BE899E96FE1A522D988DB7284F9C7A1FF1B0AA33F84D53DDAFF00752F2613E459CFB99DAD07EB0B9B46C0D21356105EE34E8013D8AEFCDC2D6DE1209E19630E275B3836A2EB69013982A044705F77C582C319073407D36C69BA40BE591D1888871A1446FDA06635ADECA465D3F5AC18359CE83E5E329F611787C1826E74CF3155F373F66AD226CB4154DF97D30B66DAA4F5E25AD08D8230D1CBC0BF7A1FC9F432084A3680FDD137FFDCA6C42EB98C4B4C139AE097B4EA981A6D6B5A83E20BC545FEC296242760B117C26D2E342138BE9C5C32365607A6C765ABFC82F196835E2B9B50";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "1E4430AEFA45C2C72046E1D2CA2B1A010408C037D73C22FEE67F2287CAD224BA67D889DE63DB9442A8E08B0309F992D9552216A651013FC8D477CB85D82C80F641E6FF9BF8254CCE97F04152EA7DC216F5EFBBB6FFF936835796E380991ED3134A1D63A4CAC2F97C870D9079EDB1AE086B91DAC20D7FEC1910C307C90552240B51AEBCF72E3271436F6AAE4DE8FF91CC5FA8F772F44DADF844285FC525372175C290A1F8E311E68F29DCF74B735D5D183D5D0B16B255FFB5EE5AEF33A495D9AE1F287EF6933E4BF6A93DFB2A9737729F6D9DEEFF8A1C6146D3CD851261613B68C8E10E8C1D5FAB7CE3277DA9CC545B9BF128B73962068DFA4DCE3DD750B0883F";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "88CC5B6BB796D45AC5CC6835487339C15617EE373C0549CDEC324FEB753EE7753623018E0A9850850A334787AAC24489ADFFC4A32A10610C930EDBB0E6F810AC555EDA27E2C6963FC734F2737B640A2982F23C086A63D0D0D1F59A7A9DAED7759DFD85ACC5B8497ACA87BCBA88264D758133E69D04AEA46BA83178A4098DB7A21741C2C39547EE0CA87AAFC23D9EBB97BDD997000BC954E1373ADFE932F52FD84EAD153D4A38920EAA67C7C9CAEA19138C93631CAF019C9534AADD0D30A73DAB68114B3D7E52779BFB5EC114DCBBF13A80AB152C2284F1FDCBCF6F1F189B99DA364B0A85EB2E72D6DB2D65D05E0AB56743F101EAC73DA1B0B84C6718E6F434FB";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "293644D255C9A8A7774694C70C8B936F935D4046994E7F4ED15669F1E3E8C84F2A0500184A8327CAFB545B88A3BE3916B757F91862BA766B32ED8F13200D34A35820C82E5D41BB0C016DF7CC95E0FB6CF900A84C994029A2561F33C35DD7C802746AC637847F09D09F80F1018B074AE91566113D08FF71CC2CCDAFDF6AA22E0DB99DFBD8CDC0DF884E9F58F474B8019390B03026F2B0B1F37DC2C491A7FC2F3DC90D928D4E521DCB8DA586457C38836E893273B228231D3C1DC92BBD593FD13550A7579C50929B8B7F842750BA19D63F28CD06943121B71C09F31F1239E16717179F449C1B01492327BD35F1890A05E98487CA4B56569406DEFCDD3F0101F948";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N3
cyclonev_lcell_comb \IR|G[0]~0 (
// Equation(s):
// \IR|G[0]~0_combout  = ( \ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a80~portadataout  ) ) ) # ( 
// !\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (\ROM1|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a8~portadataout ) ) ) ) # ( \ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( 
// \ROM1|altsyncram_component|auto_generated|ram_block1a80~portadataout  ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a8~portadataout  & !\ROM1|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\ROM1|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(gnd),
	.datac(!\ROM1|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datad(!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[0]~0 .extended_lut = "off";
defparam \IR|G[0]~0 .lut_mask = 64'h55000F0F55FF0F0F;
defparam \IR|G[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y69_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a56 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "567767815B4EA833D68D761F44FCADEB36115AA6A3DEFC3D02F0934F33A7AE4A50DC9553D09100FCB023DBD380A85DF73B408768A4411950AFE988B82D5ED39F9A6479B138D2250370CAA1DF52307C5798B1B3BD98ABBED6A366303253C1DD4439FA66DCFECA6C869532765D871AED2466938C7AA86857A671EA9D52E098E6D1348D315844D0716483A82B11B71A9E465FF9E4206A973A2140F8581B3CAD79E81BC956BCDE7FDD2D9E9DB84D5C6FDDA86D2C43740F5CA79AD49846BB55CDD0FC586B4500B6582C733ED031412BFFF500B02BCC13CA48B14529B3521D3746121B4645E8EF423244EE696E4A166671B1AE1A014BC054382A3124784E39386A338B";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "9B9D21F2E1B0D3767D00B7EE238848A7831A01C633C5BC881E4F2BD4721192509AF232FA3F21DD6C78C80A7043A64960C70CF1CB70B9D1D05BECDF60F40BCAB3BA71054AD998755B4879EDA4B598EE4F9A48066D0BFCCC6369CF354E2AEB14D20356FB0C6D0BE02734790E7709D62E4EB070CE044EFEC34790299E20BC9CC6C5C98C7C30AAE1C542F9340269E6A429EECD7C58D60DAFC5D9CCA0FD9CA9EA2236D00083DDD71AA83023B33B9E9A7D7809FE69C2528A82DB96A822D00A729C4E8364CA9F580262B5DC1FA40BC0365D3C25D8706A8A7EEED553573C0423D4C73A9960508ACF811F15A17706C9CDBB57F773DF9392F5A90445AF2851178549A61E25";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "DF1EFAF350BFD3883D74E00FCCCF0FD7E007A5C5BCB226BD1168AAA43C41157473CEB7CF4F7AB25EAC01377D44B410FF8DEE6F202CC1C837DA37C8D8676CAFEAB1E24C3D21D8C6C82962F76CF6940FFFF3FD11A9DC19E57FDDEC3A133D87394D38EF8015CB99192BFA5D7DAF37B844C8F703F8E1CA9BFDDBB5BD7B0371319365F085726427C02E684497466F1A7A4306327ECA06DA2504C15156EDC96663097BB5006C0E244EAB0FFFF8FE0530982946C485061CB81B71512F39187CA5F76D36376CBD109BDA19C30EEAF0A34AC5D55334C44C02FA4DBA65E79F09E12E5CF4F7B867F3308DF685224990F03C0AAEF87E6652D0F9E1C1400885DB5355FE4D24A7";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "D27A3D5C996C995981FACA186ACD214785BDDE874E8C583F83B0969BA7EC1A87722D8E67F7F8754BD00977060AC697CD58E1482CF1DF2843C859ADFBF6A415CBE3FB30CE321ECFFC81DF20BF678C066F14A3E51476C0A836C4B910E1AE92D012FDD859ADF37FCBD40B82B254937A1C7B83492FFE9571431D04E4D0958AB7951FB378355EA4459AA000DEB98E4D292904E2E15D68DF4AD564A3D23155CE9BE309A6947C77EB1E19C2AB03D11FC55136F3491A06716CEB34C8110F0E1B0E964B05952CC73CF9D5AAC9705AC5FF9D792894A10C5EE38D5F9662217041A35F68783C1ADFD25D1CA656E06F53F181270CBA707F811C3F340F6C891DB77D7D9D51F2CE";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N6
cyclonev_lcell_comb \IR|G[0]~1 (
// Equation(s):
// \IR|G[0]~1_combout  = ( \IR|R[0]~1_combout  & ( \IR|R[0]~3_combout  & ( (\IR|R[0]~4_combout  & \ROM1|altsyncram_component|auto_generated|ram_block1a104~portadataout ) ) ) ) # ( !\IR|R[0]~1_combout  & ( \IR|R[0]~3_combout  & ( 
// \ROM1|altsyncram_component|auto_generated|ram_block1a56~portadataout  ) ) ) # ( \IR|R[0]~1_combout  & ( !\IR|R[0]~3_combout  & ( \IR|G[0]~0_combout  ) ) )

	.dataa(!\IR|R[0]~4_combout ),
	.datab(!\ROM1|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datac(!\IR|G[0]~0_combout ),
	.datad(!\ROM1|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datae(!\IR|R[0]~1_combout ),
	.dataf(!\IR|R[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[0]~1 .extended_lut = "off";
defparam \IR|G[0]~1 .lut_mask = 64'h00000F0F00FF1111;
defparam \IR|G[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y72_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a81 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 9;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = "34201DF04D0D5E454AFB0A10FF7FC6E023F88A8C749B705F96EC920E3A3BB0442C8C0A2A581FF7CB25738F31B254C3302988550A17C0A18B5DE9C242FE1E9C12CBC8F84A6708D4CAAD031CB590E5035C159897CA4CE57588A0DB42FBDD6B5FD4D274FEB83CEF414E29DF9C2F42B7C07CD1CFD7F8CF164EB1942E36586571C9909B19AA5A781142329B33C687881741A0389B6EF2EC21C824D6A18677B3E5ED37141BD0C2FB08D2750313E3E1D636D618233A0EEA139EFC609EBA1FB2F95A3AC70F62568901EC3C7FE98AF4DEAA31A173211B65A4674504E5B46E0D3D454E2AD46AF97FC086FFFCAA3190BB95ABD5F1EC967A9AAF3F091E24C1A222CE1C765BCC";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = "08389DAB0AC63F9CE53AF88BD03B2CA38565F5B4159E217B15F696B1F3778C3C05EF09732B1603ADE436EA7D209D1191EA96CCD20A038C488E3505094BBAD2EDB6C83BA46645289F8B7A1D7D6EA0C14C4ABB9AED3621E8EFBD721F08FAC9B7EA379611619FCD3189DF4D5A3A0D8BC8C3401DAAD3710B53FC9147DB8CC6D3D21967E9C7BB152CD8458758E5B7A260FE5BDE194D704E66776CB48659E50F18447C258995D790A7F33E67A2FA374E614D113AC70240BE6D4353EF2BDD997EFA87D95EFBC8EC94B82B85A9A19EDDA65E72B6E3E3B19FFFA1D2570625EF93910EE3DCBDEA364518DBF0A98AAE6B7EEC9B6C8B1B13B8D7782BD7DE4DA800960B26EB3B";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = "DBDCF22D8E9DD31A93F0634B664BD4005C3DEAF694802D5C4516B4B71EFF68DEB5C55904BEA5FEE911B20D13F7E40917AE60055961195C80EC3DF11CBC41B29C110C1506AC577E25767FD680AFD8D6773E63066AA77AD6E86FCA23F380B2202D3DB432AD80ED63EE0A097CE3ADFC79DFE1F6DB0ABA878EF06F4C3896CAD95A45F3A1F1D1F04E0D4C3F70759761C4A503F5555C6800A9F3C2CD47FA0F6140A90DF88FA31A865C0E3F23D4B6B69CEFBD75E66E58361971651B0B4373DEE6A8B218296723E07304D057A04B389D155544F884C8ED9C56C2388314AC24A7D0D1C61BA4E3F51A8B4453B3946F723854F9D5F0BE8BDE14F41656F2D85B9A0CB684CDC3";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = "E82BDF73154AEFAEA76D50CF61A2FE3FE62527AA74607C633DD4BE476B90D4975C919AA2DFEDD2E7C86700B2D8205FEFB922CFC147D1E2B21E65D0EA5BA39694E1549FAC8EECE87DA522A5046EE38E6869144F68209A03BFBCB8CA15F7D6E91DED3392AC6E2223EA968D5817FB5C5D738BF46A44F69E40EE456B25B61E85477BBAC9D8DE153A75A88B9678D711D18B72618723E718CADF2E5ECF788F120FBB22CA3C71E9AD5150EDB06DD1699341D36D40B764EF6C9FA73405F4F11CB9E8E5CDF3FD3C108E15714E28FB399207736523046786525F6F9E5F4F34195B5350A10EDD3CE32BBA8BF8BF09F2E0E79DC42F8DB56E21A4A3F1195FB1F2A8C0B32B0E88";
// synopsys translate_on

// Location: M10K_X14_Y73_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode496w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "E041FF6E8EE40A1B10B50411C25CCFA004F7F87EC61BCBB5FC786286228C5C707A6D94E781F2473DCFE455E7C103FC0E14C33B30297EBF1191CCBB197E1568D8B2C41471AE007FFC7030CE1B114F8DCEC9A67288027E0DABD3098FE2030864F7C1C7B7C83312CA5C7CD4377D9146380E24885D71CBFA69D40E1E39E0EF3B158E63A60898B5534C00109C1C6C00E54FC3717620C004FE3E1C409E22D0CE8AFF3CC5072B6AD7AF496858FFC8470FDF3C3C0BDE53251BE77BFC78CBCF5E0B0BE833F8FEE519F8737D18FC0ABB00C0B704260D7F5AB639D5C68632628ADFEF43E00281E3773F50CCC9236B67733928FA854B013EEA3C7ECFD38FF383CB082250CCC7";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "589795A230FD882D71B45B377770F4167FBDE79F5B441B0EE405006E0404AA80D5D3BDEE4EC172C8F9F02EE79F233B320E1B4C08B9C408D2F6517DEF2319B0EBBDC78032F71F4F31F98EA6813BB78471927E13068BA7BCED21EC1E07FD771C228B1EEECEDD99378117FE68FFB1ED91A60655B4F87F8636182188882E0E9BCF175A0ABAA92CBF4E5F4860B7C781F87B36081F6DE6218287F0D61484493F4F742033A73EF90E1FE7FCB204181595150587E73F8ACF767A37AB32C378FF88F07E1C0EB30033B6E3A1FE0FE37E0BC359614F6B221483000381FCF3F1B33069992315BA8FC26A19B1B3307E5FB3CD3801F89F87C7FCB33C0F8129650A0FEC7BD414AB";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "DF5BD6404663FFF03F1E7C0697C40EC0052F2E0FFCDBDBDDA7CFC65E4F32760003F030F0032FE400C07C27490F94D81ABA4DD0A41A2BDAB4005F0783003CAFE000C08CBD22CF98BF2ECBCF0E694703BE684FF8180C06436FFE08C03D5E060FFBFB3C8CCE3ED455B60550FC81F3F83F3F7F1FCCFAAB964BD7FF7DFA023D87D7F8087B6FE0061FE1F8C00ECF7D3BD75180E7E0BCFCAA1873A9D01DC71FC3F8310BE7802EB7951DBA5AFF0FF4D6703564035677E27DD83E0FC07F9F1389B47A1DE42D47F7E45FE30B4CBB50A7C0B4EBEEF78EFC7071C1E09FD0AF6B59EFE767D86E98BA20F65A6F8C00E07FE101D04FED90822486CFEED4439D986C94A5433EACF0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "0FE3FC2C07F86826DDE793A8B6A79E471CAE66C87285A0CB003E07F0E03FFF922E6FE78829043E4892416C36F1881D8DD202FA0EC61F378C44AA6E9F3ABCEF42C67A555FD3E0C515FE9407C010183FC0E17C853F90BED4D3E9C748E0B740E034FFFB180F00F4307E0025BF4C9A7E5688B7FA3137F6D11FC0D77F8908303FF1C1FC3C0EB03AA8860D9D8D89175781C5E201205C8C0860FF9E3E00FE18B61B3AAC778D13254EFFD76FF832BF8DD5BB21FC307C41F61D655E5B0132E0F267CF547B4F0C050C9B095821FB607807FE0B6BD746E3B2E8520A8290B10FEC0B06C7AD2B61E3C19807F0DE4DCE8E65C871FBF7D04E3F5FFD943156693085C70380BFE616";
// synopsys translate_on

// Location: M10K_X49_Y72_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a33 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "FF8770F7E0F707032BDEE3BF20FE8606AF1548EF8030EE0C5F5380CE0F4407914F6C0A14040CBA339D485B9560001C131B3463922027000FF032008E378876A7F47938E45D4739071B322770E550DF000C3EE80BE38E7F3465A54E786CCF4707C7476689FF3B5D9FBFE02F3BC641B483CEF9292A177F29BC01EFE58C6586E76BC102600491DDFC2AFB0FBE8C8CF8B1E5B59DDDF94700010009E07C3F9F43CF8F896C36415D25520D6A49D6A1FEFC61197B307EFEACD677BF40C89E1A0FF4EE68298183F8CCFEDD24CDECF00106C51B601865EFFC1D728D6831A4AA7BFED0FDC23FEDE8173D3992898DEB653678DC22351506A9FF62DD8AFE82C67D23DB4CD743";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "FD1E98F25973C172DB11A3E025B907DA0702281C1931436AE2CEC673B993931B4A0A071F84CB03F403020D2CF379F16657B939B909B0067E129798FF9FC9AF0859F602126F104856E45E945ED6D0B894B5AB521B927ED8A2D3E7047D2B10484C161F0AD692410F698C644CF67FAC1010BA911CDDFDD430444C91F94B81CE5A693CA316C64111D3C36F99BF7117FD413028E77782B5C70C1401EE29360C36BC0D68C03F6E822FE5AF31CA51E380DDC833F434D7A361522BCFA78E8D82E319CFFD3A33C82E5FC33156BF7096DF5A6A6FD7D2B953D277A782B9E0241697DF27FD48BFBC7227C8E7C5800758E4356D36BF1DF8EC018EF434E631338E4EEFB0005D48";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "5ED169CAD8A77F98F914E0E8EFF6F226308F75C35BC5593E4312D81F477FF99D34C3257133DFC6062C02DE93B5E6F6C7626A508AB698010E9BC31CDF17EA5F925E38D9935D3D3F3520DDDB7715B7BAF6032ACA707A880ADFBFF67C62D0BB2D0B4A5146164163D73432F846398FC05E8D7F7FE77E27A45A5C711AAA91466F67223439BC12F8FB8E66A9067FC3FEA953AC553B8918C64E8498AFC06600E89DCC21D6160CFD0BFEB90775C56A3355E971742B6081070028C91823C4461CF357F9511CB192A11AA91841C6C9AB24C735E3B330D507661E62DAF910CF0EEC9EA5F6526F6F093C06B0F2DDAD6C131AB43673717D22DA1A50ADEBC448DBFEC57F06C0B0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "9994456622527663050122F617DC8AD68F033A75CB001B8062D93D034B8353DEE684E122E3186639DD28F0AC7336CE9B0A9E04326E74335311EE0B723DB5C408D5760530233D20C07B9E3E7B25ECE0F3FCE3AF4BFA1F59F80ACA5F1D107582F3CC111A847A421089A2C3FF0DC8FE1775FF2DD6E73679C6F1BAD3A4028F598373C0004F18012CF34DDC86113DDED800C86FBEB0D29C119F539369E1ACC001A20F23FE61021117C8AD8973DDB305E2B3E324B42AADE93FE11BF7D9BAEDA4984255DAC5F2DA799125F3473C46F47DF11641CA7E04C0A9401BF7454E9A2BC8CCF50017C449A3135FEDC2424E60F4799EFD14C3AF79E0A1070A7F3AFF541841F07FF5";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N15
cyclonev_lcell_comb \IR|G[1]~2 (
// Equation(s):
// \IR|G[1]~2_combout  = ( \ROM1|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ) # 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a81~portadataout ) ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( 
// (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\ROM1|altsyncram_component|auto_generated|address_reg_a [0])) # (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// ((\ROM1|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) ) ) ) # ( \ROM1|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( 
// (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (!\ROM1|altsyncram_component|auto_generated|address_reg_a [0])) # (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// ((\ROM1|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a81~portadataout  & \ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ) ) ) )

	.dataa(!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\ROM1|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datac(gnd),
	.datad(!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datae(!\ROM1|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[1]~2 .extended_lut = "off";
defparam \IR|G[1]~2 .lut_mask = 64'h0033AA335533FF33;
defparam \IR|G[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y77_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode547w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a105 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FDE26B28C8F277D06840EC2384818E0F1A4C6369D6EA64672B6E9EED09311270A558CFC17060EE527A2165EB8630C793A8714AD89150B24E2B1218CEA48CA0DC60F8B55834C633CF86EB740FF127402A289CAE461064CEB397D41DCC18A76B4058E68E27E92FB61E9DCC190E144D8A633B00750E30F38BA7653837BE463BCAA42CD14B7275C47EF4";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = "197BABE49FCDC0897158AEF61FFBAE0153330EF5576A1D0344A73D98A60D72A28721C01A5DA56B12D5AA8A90C8AE408AF1BCCEA7112DA1F7C5110C14B997946106966D47811FBF363047EAD2BB5CA837467FF3E6255625024B697FFEFF9C2B55E629A47115B5119563CD046179F08C3D93D65AEAFE6E559EE5DF10BAF0B5355168B3CA8A83F18E79D50C151502DED057154D4A49E9F211777DBBDCD5D09F34D3C2DECD7250058A9E6B27BC491D413FC04A47DBB23AA60B91EE9457112E0AED949FA7BA6FF21C171A90A8ED0BCBD3CEC4DE36F8D8C552BB41257B922BFE879BB71D10B59011EF91BEEA4FC77F720158B5EF78956963A5E75701C332538F60C7A8";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = "6C76991858042FEF45DEF6F5BD194653859F0864C45ABBEBFD84CDD5FE979E53CC0BFBD41ACDA0B14757D55B1A5B0FE0F9BC2E000B7D69782965EFC96B350FB55AB6202643DB63106ED30FEF5F11B2B96EE2277E332E64625AB930274941688D8E380454ED7F273CC5848F7995E801320FB510FFB7E4210FE81A113E4E86301048890FDFDCCD4FC98607CD3CA730D344E1CCAD1278C98A264CFA8B065E2FC1773802ECC1C6BD956DA09317298BF13B4E64CAD3D12107EC24944A422306BD511C3E035680CE30F1D749DDFF1C730C4E4D9EE42DA387BE272550B41A909191A2F9970D8BAD60B7F9E295DA74FDBDFC7F337379DA4CD403394E2488D89FF0818366";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = "76F18B9C8E591CA3AA058C12A73A781CFEE2CFFA837552A64867212CF67551120C01FBDD34B226606CF2F3DDD1BAD6F5ED6E9627BEE2899BEDFD82C03FED555F2DD04200FE359EC5D10912F420C9BB4420A2F2801D0B317953208AFC7CED313A94ECAE2CBA2A8B99458DBE7E12037D098A1AD5602F46D6C921E1E715FEC567ACCB0AF357BF2B5B89E1CAC6882005C36D61DADF7A11A0079D9A00F58111C86107D2398C60CCBFF71A53C1D39F3AEFBAD6F56F52822953EEB20A3F006A56459D1CA746C7C7E55C477F09E8E73F4349EE2B351F3973C35234AFBBED44B6BB5BFCD4E5C0CE5BEB4E43A0E2D7EC8EEE640F268A83B9E77792B157A3847CC6A5BB9FCF";
// synopsys translate_on

// Location: M10K_X41_Y68_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a57 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "9405768DDB87DBABD1998E2D02F78C5ACD7DC027B76FE33004C8E85ADD8921F3AD5848525EBE6E3F4098BD670A2181ACB396938D882C2C2182F8D66FC528CA714BB9B93480E5DA4D44AC8CB64174ECF15BC6421DD02E28FE49C7AF80DBCD0F19E576DB79C63AC724EDFC2FB40AD9FAC1526B50F0C303964C2AF34942693C6D6A278C51117262DDE23330761EE883FF766326F602B715C2B51AA7B9EFDA4478B64B1FEFB65738A8F34EC845E1779BE19B176F5AF1B556E4B4C746C3E9FFA3EE514096F57D2801270C27AAC6FC1BDD9EBBE8A3FBA6044E4C3015B5C5B069DB4CDF9AEE96875DF037181BDF3D023BFE550A31F4BEA5EAC6005898EA34ABE715703A";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "6714D577A6FF82AF92079A31D2BDE7D68808AFEC65DB48CCC2E3EDAD130CA72B9069B0C79747C33EDE4BD8B0899BDD75F0A403E012B3B69B3B1D9E36156FB61ACDFF1F3258FEF5CB5351F82F9E89742093011629D49D6D633A86F8D5302CC837CA9B94EF991D567EA06684F215B8F69A3B7699E6D87CB4980303EBC74FC6DF80F897E182EB083C29A71D4878369EDECF78AF4C3680EBED06686430C6F892C99FE1F4CB123CD71DDDC84D4D0331ACAAA8644EA000CAABD73386C3DDDEB75192DFFEFB08E1F4046E443AD86A858288F1D6473BA47A5809FC7CC76CE9E7ED4F6890185358B4E7085B299E98B33A993B6160B037EF7E36ECF901DF83D2E1B198506A";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "5B3D6A97B2B9503A6E97BF02E4BB12E45569AA4A5DD239BCE7A569C50158F2C1E9BB26EA72F2B632B0128DA0987B9A252957E86BCFBBBB433D034304FF4B8BC61A89D51FA0A63169E6B4CF7E24DACB0E120718B30477E16BAB921B8D8CFFE13B11D7BA920C7509BF9FAB39D2B8E497164E7583FB1664012B8CE2DF3507C20FB5A023F72843B3A69A105DF7CFDE47C3040CC3D071216F126B7D426724E93424D7394DAB4BAB4299BFF606E59686F1CF1F1365050E0465EA4D4805B72DFBD2682008FD4AE2464E819C2B2D24A55FF8794AFD1CF7FCEB5A1E322160F3ECB07C179150D6D4E4BDE1F682DAED1D15532E064AB836201ABD147A5585B477F85948E702";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "EEAB4E61FC3AF32C39C8933FF943AB873863FEC87C71FCDE9C5DDBD55816231674D2BCF6901BBC831DF28D45C8057358202F8AD9E408046DB6CB1AD4E180091F0A95E138CF372CD124632CBDB7AB0039591EB04568BB3809B3FA933C7C1EBB83F780DC442A74F2E0BF0A716AB9500CFB81A7E153BAAF8114438F09CC175BAA16E2E12EE23D7C8DC1FBF86F05552B1F4D45FB2E0C12F97BFA20435A4F1DA58B2CCF040C42E38DE4D905898955758C497F8E1E618ABEE71556B0000E070163DE3D0521C96C56A5280FA07CF85FE196DF6DA21EDEFF80157147816C582A6B6E6DEBE9C8039EA0639770153D6FBEDF06A0D731265EAE3A08BDB96D92E681E19E1AB1";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N48
cyclonev_lcell_comb \IR|G[1]~3 (
// Equation(s):
// \IR|G[1]~3_combout  = ( \ROM1|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (!\IR|R[0]~3_combout  & (\IR|G[1]~2_combout  & ((\IR|R[0]~1_combout )))) # 
// (\IR|R[0]~3_combout  & (((!\IR|R[0]~1_combout ) # (\IR|R[0]~4_combout )))) ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (!\IR|R[0]~3_combout 
//  & (\IR|G[1]~2_combout  & \IR|R[0]~1_combout )) # (\IR|R[0]~3_combout  & ((!\IR|R[0]~1_combout ))) ) ) ) # ( \ROM1|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a57~portadataout  
// & ( (\IR|R[0]~1_combout  & ((!\IR|R[0]~3_combout  & (\IR|G[1]~2_combout )) # (\IR|R[0]~3_combout  & ((\IR|R[0]~4_combout ))))) ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( 
// !\ROM1|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( (!\IR|R[0]~3_combout  & (\IR|G[1]~2_combout  & \IR|R[0]~1_combout )) ) ) )

	.dataa(!\IR|R[0]~3_combout ),
	.datab(!\IR|G[1]~2_combout ),
	.datac(!\IR|R[0]~4_combout ),
	.datad(!\IR|R[0]~1_combout ),
	.datae(!\ROM1|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[1]~3 .extended_lut = "off";
defparam \IR|G[1]~3 .lut_mask = 64'h0022002755225527;
defparam \IR|G[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y63_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode547w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a106 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000084003F78F72389180F350AA17A208629D3EE3573C6258C75BCE7D0F981A8A332787B81FD8CC20E2796D48A6196B1C51DDD70FAFA0383420C510D4B88005D40DFA7D2112A6FEDD908D01D8DE50698DF363C373F3D0B30ACD5C420EAF59CD229D7A9858BDC2F8A5EF3B0F72E8A1541524B3E453602DE12FBA745030924413BB4C557C48C5C926DED22";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = "DB4FAC1BFD940ECA23B7C8B880074D3661A32A7860CE0DF0219713DBAE9186BC20BB8775703CE8E3840D5DC130D9FF7F04820DABC5348F2709BE2D955E96A17CEC4A92A9ADA7C7F50507A50AFD78A96827D9C0BE88DA39C356808DB65AD9E3A2E9D1B3D3CEE9C0CF5D90FE8047D1E5085542F6BBEB71EAEE86CCBFA5130E639C9484993C86ACF7A5C24683594D44D10C4AEE5BA0E49244497D16E4816AE4B6AC02B978819A5447299460075FDAFB0808929FF697C105E62A7017D88B4E2D73337E41B02F3E34E4DBB7B9D7B6B6EBE880ED564D04ECF820915CE71BC77F3F91591F37D9BA64BCDFD989CE4F0AA67D3D318F8643CA17911B7E5124019475F9A9F9";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = "9DEEEDAB26DECAEB968C121E7D08D09AFFCCA6D2C9F4911FDC19476CEBA5BF051B96FCDA2C339CD501BC0C102EADDEBA1B6532D2D010BC996DA346636118D5CAF22C40AB70AB1BECCA22F0F32F7BE126EF6B1EFC132DC0EC9CE3F0C7627F4E8C7D346AC8F32E7B2C880205E7557A02F3B5C068DAAD082FE272B8A1309E7101EA5F5E201A2107FB87007D84C10A039F25D031915EE08CF509F364EF326416CFBAC39D1161E2EA6698A729EA43F2A07AB15A480D26B3E3EA6ADB32A62377EAF5016DAFBE89E12D4179B04871E0AFDCAD93426C8B9FFE3FC8B6BC86ACC3CC39E25195900A8758F2D2421326D78368037FC232D387D2D0D89375D0CBB01A785EEA2A";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = "6CA76678B0ABD3DFFB4C102F769102009F10E70217409E0115F21FC53654E332E3FE0546AF3AAF617BCCF6FCA10E49CFC9EDDC91CC629592F21D396A232A093C46F833FD6A650397EB4C25A149E2E3B8D7DA24D9EE6036369AD669CF813B71215EFA7429DA37F7F15E08D90680B237AAB9FAF63DE4805CC1317655F1392FC2DD22045CB4A406CA7B22D06A6526B80028A18D251898673DDAB8056ECD6DC5B1025B2EEA0D31C20819B1798ED8220747757829269973A5B27AF606F6B7DA499E632C9EBB8AF9CF80BA7C752793642FFB8EDAED3DA07109DBFED1BC9B9EB30EE6C0B93D733265439606F679048278AEBB42AB64D8180F93C875CDDDD0F58F16267F";
// synopsys translate_on

// Location: M10K_X38_Y58_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a58 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "1933A2BB9E13381A5FAE09F6FC287749F6EFF39BE2806A1E0EFB6BC1B38FAAF1C757D05A0F16815394B27B65AF752E4DBC483C0F0C30BE442B53AF4FF1A11886E83670E23F4C37FE2A3CF088BB7BC53ED8A507429FDFBB1F748014CA92714AF4FEF2E398DE61B418BFB7B838E3603BBDBA8348A73B0DC2C8D67C9ECD10BCA4CFE7162842B94C9C6CF2772FA1907A838998DA7820C0AAAEC510A7CFDC2D80493941D8DE9D0B6358730C23F3F1CFF715479ABBDF08D82F4510D1A2082C42828220BD7916E3CFEFD943186B2C42EE707720A0B6EF2FD3EDDF62A16668EDC66F577A8CF86E67E7DED901312F223DAA6FD9C417A18FFEF0E8AE8609DB7846E09BDCAF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "61E1350DA81CB1F68747970F90EE2EA6B53A89E800408536A09F76F94E6E7FB664BF780FD1DBC8809EC89FEEBD88C059C3DECE9F05CB2055C4CA61320DB415FDCFFF30F05E44F542E7EF74BD6A73174E373F9A1C1DA5A52BAEE9FCDCEBA9FAF6CEFC3954A97BFFCD80BF3F219DD839563909100423C808F6F73BB08EAD3B7A678FE490FCE6774BEFB114D387C6815CFDB0DBC7D7CDD6121A57E7DF318F1D1988720D15DFF3E407B57BAD79B638E03326442FB3C6A043E360E8BFB64C73CC1C0DC70A39715B54B544B7D82387BDDF82A024580B2A7837C39ECD3DBD00775A2235DD2E1451370EE7C7E7458519472227131E75FD00B46872CB4465E8878B4EA269";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "DFC2BFCEDACCC5AA79189AA6DCBAB26FF324717FF67E479051A8BFB8E7752BD5F66837D9C20271CC2271A540E3FDAD1944E59532202D562A15FE38E666922EDE461FBCB4204DFA6359A1FD407E71902952ADF640C4F18A54E78A0FB998FFE6FFF81699CCA0F446F5FB706B08C1EC7B617B73A383B277FC6972B04A996E39E726E6DDA89480019EF6BC08721A3654BCFD08B1F8A96849F7A0EEEA408F5B47E3CF8369DE8212A19400099ED558F4E956B255CFE1470CFCB3BCD8809BB5CD8F31C1000AED9DAC53C6ED0FDB5685AE1B3BECFCB3C18874DDA89C360006F6D9CBF45014238A27548D233893034C6C0FDF2201CC2E40017D2FE624AF8B16B31F404C64";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "34CC7D232DBE383291F4B467EC64331353B5F693DF34B6BA78D6E30CC2FCB89D1A74088BA7F4A3C329EE16C04511101B7E38A4FEEC32270516570558A5FFF4E1D80A734E3BC504067E2239962AE7CA3BA4D1A6AEF0E947FF901E31B289A54744C3D2D7D80C74B4CA5B2790D9F36077047EE2800158149FAAB878227FD1E38FEF08AB813E6833AD6C0005462BB26D231FF9F9DAC66D951FF0206E5122A393E84DC004000DCEB6E750BE14F34C322A09400FE1BF4E8398FF1DD0400E015B27F794AFD030976788A6883F80FF9F08030019417C9EFF83863619BECDAE746FE8B78E191FFC1FC0212690070B3B7FFF030D38EB13B9856005573DFC147FFE01E04628";
// synopsys translate_on

// Location: M10K_X26_Y61_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a82 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 10;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = "2E163BC4FF0E434322AB4E600063D79E41907A83678B1C355F19CCF0769CC146FBF109F7C0005BDEC4F9BCD2FF67C9FB1D591265DC72A477C08F97FA49F0039DDEBE82BED29FE722AB6F9E56F007335FA48359B700AA8A00F7CE020207846DE76D104A6AA12ADC387223F8B0D246D5C107A6CA9C225D931CE7A20EAB8DDCC504067203AF07C3A8C591DD60DA9376326C1EE3E60A960DCD009ACD63839D69990645C4AE00F26C7F39C21013234EF933B7ADDF51AEC0DB9412AA11CA4040F372D938A6F093CD600B06BDB5FF7F37CBBC6FB0CEF186A028C3F7304531305BDD6E1A72B12FFADCEE836093C0F1FB610A2337E920449D106BFB8DCBEC8577A1A3D801";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = "EB6B5FA6DFDA36A2A752D63F80F4F7DDCB8BF7011D9B6948418A9D0CF0D88F294FBD4FE43D681D1FF91D2E22B75DA2E8D88095257F004B3D4A67F5607BC9671FA450FFA9BA5426C8FB2AE22349DCA09F894B953D56DF1887AF02CCCE3240A70BEF062BBF5835091C62AC90635D411DE88807A967F2BEFCBD47D4992F3EF8C7095E03C15EAA9D6D5B0DA2512A25D01715B5885EE4B90E20ABC23E994AA62B45C6FC5A1A5A3C3583BC0EADC1CE2B4C3CD519C53D020B723B8AD97471CBCA6B224D958191218637467489F8AA008A5CB221DEC2F18CF1830944B8F11A4FD7898C287CA08EBCFE93291216B8D5FCA7240DE6FFA2D9A34788F6142FA4DACDD72775FD";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = "E3C8BE900B8E1377C3C820113452DDC7AC01CC56AC602F3FAE1C13BAB2A7466169ECDB05595BAC5D27BC00066ACC763A123AE50E60238E625E02A9A497ECBB1A3E86720423D2647E453C408C56872D44E8467AB2F90EB2E0BFD91E7105F40F5E7EFD819422B7B301A86D4E36C2EBC355180DED5ED102BB01654E8365B029211A1432D5CE9B61DB9C0A5CD85F08A921FA0E755130D5930F74118811035DD023F3A1CDA1BB2035A6A224A807645D1A8682A76100088ED45D017500E8B54BBF3720D60BFF1E1A75BAC4831CA60319704D2FA0460CC54E7EF9B88FFFCC2C20E5A4FD6402DDF33F03F3FB25699630EB5FA521EAC9CEADA6F19DED0D3FE72D831C1D39";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = "E82BA018206C93E4322968CEA7CB982AEFF09B3C8DD71FBD516AA87C8F9C3435214C82A1BED73C79026EB26B9F632DC97F7761AB6DAA6E68F9C4FE561BB06C6FE354056DA60DC1DB8184F3AD386025F89A24ED5107946214F76609D9536E0BEB60A4037BAE25C42742E0CD19B7F53F05D8EFBDE3E4BD240CC582F579704EEB5047B499C7399D8C7A36C0F9FF4FDF5F64078EDCB481BD508078EE07276B022A2E748168DB9FAF61DCAE0D35CA35E521D8293344476B3AF4379CC211882138809139FF1B24EBB2579F876CF156CA4782325519DF85F2432EE26EE88496871F34251898949CFE8E55A9FCB31AAA54E0910F398EDE7BB577256775601D6B743E0AF8";
// synopsys translate_on

// Location: M10K_X26_Y60_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a34 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "5F872C337FFF0389883D42404225885F32A1CCEFFFC0F06A9DDF8045E07FFF9687A0542C6C1CA489F7C4D3C73FFFE01CF7699F915BE4FFFFF5AAFE01D9203368523438B27FA0FFF81C6FF58FFD17C3FFFFF8897B802CC256205227C4BC9820FFF804ADD500C6F780001FF28B3F408DA289F7A6FBD9BCD943FFF00625C1860137C0001FE67BC2BC6ED69A76F7625480B687E3E0026D5FFF0077E07C007056001F8316B98090BC8EE930F3E1C003EC3E077B87FF019E331F80FFC482F5A85737269D8ABFEFFC03DD38C3EF7801FE98F70C07EBE336704C832859D8611BEFCC01C307E3ED803E0A736EA81FA513413D9DF9F4FD117A83EE660083A7F7EE9470C629";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "060570EDD7968F0C0AF51C000F1AEC36F8030FF7FFEE7C4A760E61FC085FE87BD600C74006FDFC7016FC0EF018FBF27F95B20A6721CCB43483E59326200E6F6011E3FC1DCF0CCB5B0415714B362FEF67365F038A38801F992447E5FE335FC6C3941F4889E9BFE5C593A5EE54D315001F11641F33FE67BFC2C315FF76B97FCE65107FD4B7EA77468370084A7E1FFE62BFFA6013FD3C4F56062C2329CC4AB46F496FE0330BFC17E6CCBE3A31D3FE0C563990D41E4DA3FBD648E931D3B388E1D7FEBA3C3A1F5FFFF518131B561691C6110309F00601C0730377E65A986DC1A7FDB6517C8E47F2729F62E80215D8ECDB041FD77E48B00DF8E7FF41EB4428F2DA0C06";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "7E01F2137FB9181AFF3363B0300E03E7FAD02EC750BD991C79464271D5C0009936FC12FDA6203E07EFF9F1125E6901FF1B61683F410E410E1DFDE0CAFB5CA07E5FFF2193262908433FB2BA26F3FFA53FFD7CF38022F35B407FF7FF8273188CF2569ED7853ACB382DBD0138C30F6E299EC0FFE7FFC70EC531E0683372F8FCF2220F3E013B077C0B763E01FFC3FF4FFA78A451F5153E8635475FC607FF1499F00B992803FD0BFF5FC496293643AF17322DBD1033E8005B8F2026086803F01FFE1FD84F97D49B775FD38839A70297CEF4FDE0F1BD4801E110FE1F1F08529AAFE263ECCCE3FC0A3F0D28B74C75F8D801F0867E3F1BFBB6AA5AE098C77D07FFFAFE00";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "2D4ED463D99C01E0F67E3F2BEFC78687EF5678A98C7FE7F801D2C14841229C21E1869E3937ED9E04868E2533898E8067FFDCDE8261D7E31CEFE10D8C3B65F0B9EDAFDEE1C68A3C6007F03DF9461B70D34FFFA18D041B31E7279849BFDC0FCBC81C07F45E579C08E3638BFF030D001A9BDA91EC96E5E25599321FA3FED5C8BC6F72014B1803C90D0862A7A3CD38F74BA1920FDFF11823DF84F0EA010800038BFF447D3B340ECA2EDB5AC9A8B0FC44FFC818CF9B4180C00353ED2296DF1EF79723366CECF5E86F7E00599C80D50110E983A221C2F668FA089F2FDE12795FEC063017F7C73FDEC11CFD81A6833D84C816F2AF9D587206FB9E0012FFEBE07E15D10C";
// synopsys translate_on

// Location: M10K_X14_Y57_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode496w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "FF80E63EFB0AC5670ADCFE8049C0541FFF0DFF8107E404E10D7F82479409E28E142723FFF15EC2237001DAF80004000E61293FC13D8C474ACA5756577E11A945458012F8800078007FBA361FE14E2D7CD7279ABAAE7E0E8A7DDD4FF1C3787CF801F84B303FE2F32848BFC594552E38134FC7C2FFFB9461C7F01FC006103FE3D6EAC6BBFA94FADC00215AD847FF3C4F9BD6023F0003003FE1EE559DE262A1A97CC728BA2513D033FE371AC6780FDC003FF79D7E00AF3C2156F8B4EA8EEAC4F0C30D880506407FFC00FFFE1688C09F6D5AAAF8804AC7CB5B761218BD976603FFFE01FCC54710CCD5615EB2F1A7DDB9B55E011B4A44FC36D3F00F03F4CBE570CCCC";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "A836ECA1C3F5E46ED5FD47820F8A8417800307E0F009580F520CF141067E404FE1FB83272D888584FE002107E085F5F10E2C18F907C17BC01BD28DB0E3E33495ADF8003107E0C3D0130E417EF9CF8258C02FF0667F8436FDB5C3E007FC87E3F2FD328E5BBFC22F8199C3F665A7E065CFF9A96F007FFEC7E7DE843B8EBB7FF40FC5FA15E03748BE646F80B94801FF87C7F7E30269A0DC7FE80E46D6865CA0C81FA1383EF9901FF803C3FBE115D803207FFD8DA7785F535F5BF0AB80FFFB407FE001C3FFCC64C21C5E7FFD0C2C1D97A8A9F51CB003FFFC81FF03F0C3FF9E00FAB1227FFC1C394697CFE8B475403FFE015FF807FCC3FFFE000836D9FFFE1C3F9627";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "FBCF45C50F7C0000BFE07FFEE7FFFF0179CE82FFFE3C375D2FE4461DCAC5B80003FFC0FFFFCFFFFF015F3B28FF963FF8DBDDE46519E3DDD8001FF803FFC3CFFFFF01302559FF9A7FFEAF9FF0756CF441F04FFFE00FF9808FFFFF01B15277FFFA7BF7937FC0CA984256A0FFFE03FFC03FBF1FFF015E95222FFAFDF1AD1207C9B00AD88FFFF81FFE00FFBE2FF2C1019BAE0FE57CF956987F9AA8165F1FFC003FF407FFBE679CE30856F107F55668E30C7F3F87F554CFC00FFF801FEF086409E30E889EF7FDDFA947A4C73E97E8F5CC00FFF1007F8F007073EE50D3211FDB5C66E714C67FA790AFF000FF8001FE2F80748CBECC5CF8EEF34D9A7774EC7E642B7700";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "0FFC002FF80787F7BF3F57B8B707DEC966D8CEF8FCD1D36C003FF800FFC000EFCF32473BCBC68720D8BA4FAEF071B62EFC02FFF007E0C0007CCF2CD747BB05D401474D554FE0064E27F807FFE01FC000017CCA6928878BA93B5044698B5FE0394431700FFF003F8000053F92C3A8EC3817FEFF8FF7B4BFC0E5C432A03FC001FE003C0F3FA0CFA4DD231A8FA8CCF9746201CAC939F87F001FC000FE1F38263C86B4AC2E27F8948F4B80032A9657243E003F8001FE1E7965AF3AFEEEA067E7ECA4F4F00655ADFFF53E037F8007FE0C73ED33A0FD62E00E6270E08BF00DAD9AF7D67E03FE0007F0D871FBA382CFF50BFBC0CA6A67F1996B649BDEFA07FC00BFE618";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N12
cyclonev_lcell_comb \IR|G[2]~4 (
// Equation(s):
// \IR|G[2]~4_combout  = ( \ROM1|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ) # 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a82~portadataout ) ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (!\ROM1|altsyncram_component|auto_generated|address_reg_a [0])) # (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// ((\ROM1|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) ) ) ) # ( \ROM1|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\ROM1|altsyncram_component|auto_generated|address_reg_a [0])) # (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// ((\ROM1|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & \ROM1|altsyncram_component|auto_generated|ram_block1a82~portadataout ) ) ) )

	.dataa(!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datac(!\ROM1|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datad(gnd),
	.datae(!\ROM1|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[2]~4 .extended_lut = "off";
defparam \IR|G[2]~4 .lut_mask = 64'h030347478B8BCFCF;
defparam \IR|G[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N18
cyclonev_lcell_comb \IR|G[2]~5 (
// Equation(s):
// \IR|G[2]~5_combout  = ( \ROM1|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( \IR|G[2]~4_combout  & ( (!\IR|R[0]~1_combout  & (((\IR|R[0]~3_combout )))) # (\IR|R[0]~1_combout  & ((!\IR|R[0]~3_combout ) # ((\IR|R[0]~4_combout  & 
// \ROM1|altsyncram_component|auto_generated|ram_block1a106~portadataout )))) ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( \IR|G[2]~4_combout  & ( (\IR|R[0]~1_combout  & ((!\IR|R[0]~3_combout ) # ((\IR|R[0]~4_combout  
// & \ROM1|altsyncram_component|auto_generated|ram_block1a106~portadataout )))) ) ) ) # ( \ROM1|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( !\IR|G[2]~4_combout  & ( (\IR|R[0]~3_combout  & ((!\IR|R[0]~1_combout ) # ((\IR|R[0]~4_combout 
//  & \ROM1|altsyncram_component|auto_generated|ram_block1a106~portadataout )))) ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( !\IR|G[2]~4_combout  & ( (\IR|R[0]~1_combout  & (\IR|R[0]~4_combout  & 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a106~portadataout  & \IR|R[0]~3_combout ))) ) ) )

	.dataa(!\IR|R[0]~1_combout ),
	.datab(!\IR|R[0]~4_combout ),
	.datac(!\ROM1|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datad(!\IR|R[0]~3_combout ),
	.datae(!\ROM1|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.dataf(!\IR|G[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[2]~5 .extended_lut = "off";
defparam \IR|G[2]~5 .lut_mask = 64'h000100AB550155AB;
defparam \IR|G[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y60_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a35 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "1F8754107FFF0358A7D7611892A186F57037624FFFFF0005C51F802C1EFFFF975E83DF3E95FE21B00942181B3FFFFFE0D541BF90A81DFFFFF6AE41DFA6D06763391ABE4053FFFFFFE04D9CBFFCE839FFFFF94F44FFD3C5A9686EFCFCE8597FFFFFF8DD4EFFFE007FFFFFFF63003F73604DB8EF88E7A07D3FFFFFF8C2DE79FF103FFFFFE84D40839AB60D399A23E17628BBFFFFFC826000FFD01F83FFF0ED80A041B51D4F0B23727968FFFFFFFC03C000845000007E712C80602AD7A9C73F76CC29A13FF003FC2340C0102801FE41330600701B496E27A5AACD1033DBF7C3FE3C87E011AFC006AA5874007AF2682246E3697681D263F7E1FF7CC7F813B07F3387";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "70740F3030063FD6DD978001596BF7F1FFFC4FF0031F805DF80E580FE03061C1CEE4BBA00675CF87F1FFF0BFF0040C7FC480A948F1F867998D1149C6A00F42DF9E11FFE170FC37A3FBC340DB99E51113F88C2B58DE801F64F87813FFC2603E3FE7E0D2AD123FE02777D9EAF741DB801FEDF9E007FF86C03E3FE600D8197BAE650FFFE9EDBE8199C37FE3F38007FF82C0061FE403960DAD961427EDFA736249902FFFC4F3001FE70EC0060E1C002B4A3F72F41FADDDC25181333FE04C7301EFF738400600600075154DD6861BF59AB2B30123F9E00004032FF778E003C1D8025BDBAF1E67E3FB0B2AFF04A7C00C1FF81F4FA17A0003FF1801F2B4A2BEB31BD564";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "2C52FF21FFBF1FE4FF8F82C34001FC1800B1FC25BCFFE6FD9DAC53FE2BBFFF9EC8FF8FFEC9E001F8100092E9D4FB7F00F998A6F2FB1EFEF19E01FF45FC880001A00000FB44E4CBFFC07121E17307074000FF03FF61FC83C0000800025E051A391EE036F8483AFF88C000FF03F0A1F01800001800071353E17D6A3C0E1122AE5D2B4000FC078058063000003C000F76F3B554D2E6019ECBD88035F800F89E00101F300002F4001F34632C0D900A00EF34358FE2F000F390C02A0F70000FF0001F0C3EFEC0A07A603211939F1FE7FF87A0C0F48670001FE7001F07078EC264667D1CA1EE03F23FFE6FB88C7343E0000FE7803F27F91727316859C15D3CFFFEFFFF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "F907246142E0001FF7803F33FC0783BC5007866D687FFFF97DE400305F63E0001F870039BBF2160242F0D73E7FAAFFFFFF61C05C60241360001F0E003939FB700362B37700003DFFFFFE43F8A7F8AD33F0005FCE0019A5EB99E6C49C05FCD2A7C3FFF2A26E5FF81DE38C00FF0E001949CB0C7D8DE37B1963C0C05FFAA3873F9F6C01CCE7FF8E010A32940B830AFB46D6E5C5A00FE7001FF70F84010FFFFF4C03429416087E361BC7127B46600380FFD3FF0074018FFFFF5C00C625300CF040EE0E5EA2C94801BFFFE24B00F2011FFFFEADA53D6A281007CF1E3E6E3B5B6C05F1E858083FD9C113FFFEC9A9FC7CC0880E207EB85FF752BE024B0030007FFFB113";
// synopsys translate_on

// Location: M10K_X26_Y59_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a83 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 11;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = "FF3D1899CCD50560FF035E00006FD0A9857D1CFC874433E18ED96C47767BFA61D8222DC6C00043D8A4AD7BCDCD874681DD9388019E1A9C0AD0596E644B70002DD8DFA432FCBF07A4C10F044876EDD141B9A308013668F8072DD85C4C093E2F07E18274DB8CF4C3066E054FA9C711C5BC0FC1D8E1F812094F072388B654225E6A547BFEA0E94392A89F0EE7D8C270268ACE83E418AAA3E72441666201CD09DC2CB1E79BDBF84F2C0A68E3C3E0178CD156EBD94BA2FE5B9CDE22E243D8D6F81DB417490341CA3A46031004E270EB0397F77FAB0AD0F072E8D8894EADE18FD5B2C929B8CEED63FBFC7167BF7820844858C4D0D1542D818DE0394696AB3B33F45D81";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = "820F805C34D0BD1D6C42756F3201B8FC7C54B0A73D04C38DFE329B600C88507B7F7C4F66DC0221EEFC5253350A886C69CD40C5FB9EFE0C6E062C745F228B0A61D70ADDED511DB8AA7BEF3FB4B39D3FDF91135E7C79A43A4A814D5884535ACBB36FEEEE007E075ACFFD5494DADC40A7590D01D39E268B69F4B40E57E21E90C53169DD3B50A19C6CE7DF8579CC94663034DD2E25A97A11B8EDC5D6C4BE8F7D546A416DA167D8E1A12A96307C2C5CEE0C6EFD832B6C9342118A6340F7B56B0CE8A613453CA445E8640BC11DE61494508E5F8E71C0F3F92CCC41021C3F0B58880FF204301BDC15624A2FE8A47CCF0FAAA86C822DE26BA3BF3817E89FEB5AE0CDEEC6";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = "1F046424BC2F8CBE2DD46C6DEA579D7827F25C1EFAFFC4011EF2DDB83E32FF913644F28880B5771D3827FDCFF6BAFFD7FCAE9D433E37110F8554DD79868555AC9389C7FE46278AFF91FE90A747BA335BDB8D54C2348116AFCAC37141FC020B52FF2982D25F365627D72293ACE0C0FE054C5EC771A1FE01FB70CF2B86D741C12B3FA37291DE600A20D01FACE666F1DC4505A3DE4626D7460BDB0FB1CDD01B208F422A6B40F747372F5BFD81F8B8ACD246A4D5BFBA8938D00146D1F7E9841541A03E0D8299E3442C924611E5ACAC21A85516E67D208BA21E5481531F2EF9076961B2406288ACB9027DCDB770F78D113E5F6B9F34C418D61B65A9A9C6CC3A97BB78";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = "FF9B6047E2A8F37CE3655CDE41835037E1B92987831597FB2B47BDE106AF609753F0402187ECCF06E267534920008F31850D3603B3173586EC9192E4F14F3BA0917400CECD30F3865FCD89646A1F2EA7DF6A876B6562089DCF8C181E0D983692DB7A8F85EC841FCCA34514C97ABDF8444EA008C03A79B3347B39BE0A814C888F948F451339DEDCE93B9EB1C44060E21A3B858F396B005AC3971C09DFFACDC73DFB750D8E4080037E0137F51438CF1C504FC06E5C636745B17DF7C0D79E27811DDD81A698ACB93D1A0C4FC6545C5B7C85307FF438047C21FC718273E2406429D30A0B27AFE6105CCA033BFACAE5208C20C1F0C6CD01B356CA04E209B36FDED8C4";
// synopsys translate_on

// Location: M10K_X49_Y60_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode496w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "FFFF89F84C5BBBD4F9B3FFF0DEE5EEBFF062000007FFFF51137FFC2996A533594FE36FFFF11B4ADD7FFBFF000007FFF1B10F3FFE33A7AEFB7967CECF7E10A8DDCA7FEE1890007FFF805B061FFD72D8B7549922999E7E0E3F8B5A70083CE064FFFE003A003FFCCF62AF474724331E381D40136740006FF9DFFFE00010003FFDC3B2190D6A24363C003C9DA547C0C3306BE7BFC00000003FFCE4446061A23064FCC7323E55A460C08E27FBFA800FDC003FFC78820021D0B0CDF887F39A824200010FCFFD74007FFC00FFFD7548C0A70E9199FA27FC02AEBA060E033FED5403FFFE01FFEB52E0CCC7F49191F5A4FFAD3E120107CB7C43CD53FFFF03FFE9DA40CCD6";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "63D9A3A740C844137602407F7FF70B17FFFF07FFF50D280E5FFBDF1F060E220BDF207E1FEEF98B06FFFFDF07FFCFE8600E0FE7D75FC44A420BC2867FE3FDCC8821FFFFCF07FFEDFC700E33BFD75F80E2C21BF099FF87C703E11BFFF80307FFFEFB410E1A7FEE9F8020C20A78DFE00608001E17FF800107FFFF838DCE5BFFEDBFC3C911B173F801867000B61FFE000007FFFF9FF20078FFF4BFC2EF0096315FFFC3C03EF90FE0000003FFFFF215A0A6FFFC7E655EF06743A3F0CD00FFFB1F80000003FFFFDC962384FFFCFFE26470372B1900D903FFFFBE0003F003FFFFFFA02D18FFFDFFF50570148E7009963FFFFF600007FC03FFFFFF53B3BAFFFDFFF60BE0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "133B9839A87FFFFFC0007FFE07FFFFFF418463FFFDFFF55EE00823503347BFFFFC0000FFFF0FFFFFFF6048F5FF95FFF0EC4207E91412805FFFE00003FFFF0FFFFFFF3F32DDFF99FFF2CC80006060069EDFB000000FFFFF0FFFFFFF21AFD5FFF9FBFFDC4000CC7004B8DF000003FFFFC03F1FFFFF7CA5D9FFF9FDFFF2A007C5400CD3D000001FFFFF003E0FF3FF725145FFE3FCF3A1187F8170182CC000003FFFF8003E0791FF7BD82CFFF3D67D40FC7F0157F8E410000FFFFFE000080405FF7F8E120FF7DFC0801CFF0137F1F7F000FFFFFF800000000DFE6FC2B307F3BFAE600CFE0017E1EC0000FFFFFE000000047EBE63C17DE6C3D006706CFC0077CE4800";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "0FFFFFD0000000067E3F706732EFFE4FC2F8DEF800E61EB0003FFFFF000000000EE0875827826FA07B067F9EF001D8322002FFFFF8000000830EFC671F97C30F60C33CF73FE00797C22007FFFFE0000001830EF0B0A057078580C018233FE03E6834A00FFFFFC0000005C01E52B0DC6FEF8310800E307FC0F99791F03FFFFE00003C0FC03E5F38C3689B724FC30773E201F36EDF107FFFE00000FE1FC03E8F38F5E4E5DA0F7300A78003CCD8F7A83FFFC00001FE1F817C9CBCFE26579A0823202C000799311F863FFC800007FE0F83FC1424FF260FF30DCF0058000E36E3D3B47FFC000007F0DF81F96404CF330402DF358ED0019E4D87AFB4FFF80000BFE61F";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N54
cyclonev_lcell_comb \IR|G[3]~6 (
// Equation(s):
// \IR|G[3]~6_combout  = ( \ROM1|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( ((!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( 
// \ROM1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a35~portadataout ))) ) ) ) # ( \ROM1|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// ((\ROM1|altsyncram_component|auto_generated|ram_block1a35~portadataout  & \ROM1|altsyncram_component|auto_generated|address_reg_a [0])) # (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( 
// !\ROM1|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a35~portadataout  & \ROM1|altsyncram_component|auto_generated|address_reg_a [0])) ) ) )

	.dataa(!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datab(!\ROM1|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datac(!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(!\ROM1|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[3]~6 .extended_lut = "off";
defparam \IR|G[3]~6 .lut_mask = 64'h02025757A2A2F7F7;
defparam \IR|G[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y58_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a59 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "BB0AFB77F061D9BE704FF1712B4E32F3C891110BFB4F2C8042AF20E8BB8D59F6CF701FA353E468F9F05F95F51B795FEC18D06A16A465D0D2D0D2A07001D12F73C9D2BF8C2D55B8BF81D0607A18D7FC0FB37C0980E002B54442E3E7BDAB0A517CFFA17B783E6853E0C2A9DD76E3800C257CB5724E7C7B6D527C7FAD97D87CFC180C8554BC755F1CBCE5FD3F4B45FDA2BBA27CFF5C7FEC6E9588B020598771263BD6388B50939C3EB7EEC27BFE45BDACF7D7A6FACCEAE9361F3D4277B3D16385F754CC9667F00F2FB2A7E3A3D2BD1C2173467395D0481EEA8B16CB087F6F8F1A0310AFF8A138BC3ECB39F6CB4653044C3840B6D57F3D4731E2707C1FEC60EB093F";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "4BDED7A76877016918D83443FA4180C6E58A764FE2C06B4B85E22FE546D26BC8E8B10DE47472C25F1E3DFBEF0E7A402C7ECCFD9739A3364202E300AFF6E23FD84FFF0BC066970D42568C069E87907D6609D8B0BA85762F26E90FFCF5863C230CCE5F33C89D64D36C180D7C90CFE5E2B23F53E005F974F60B0FF716F36C6127C3DFE82F921F7809EA211667FFF97C8E910507719B11544911E6E830878362A81165871B5FF0077D32C1038741CEF434D92F8053FC2A1BA1AA1AAB957EE3C3E0FB41500A8BDBD96CF04D07EF9831334BA351E69FCA2EC03FE03D3C976605DE8C736306FBB507C5824E638D08796F734917E00E88AA2F9573B33D42C2B726703F82";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "49613A0FF3CE29CC13E08857F0B8B06D071DE0801253B94C6D3600130CADB8C9FFE1C7C7EE810F08245F9EC00C0CBC3C73701D052A4FB03FD9FFF80861CDA6C1DA1EA38A20C002825215F471C8B986DDCB09F0FE6BF0F242E04E0344D0FFA00623593D837EC433E34F93CDF8FF737E6324706787B4D7FC6A0A8AB9B9C8E9543FEB97A0C6FFFF81FE71CC71D55E92FFFDAC0AE2B6A374A79457C31E2A72781FC07FEE410610082A7FF91A87AF4679D79987BF4476E5893C03C77C6D230405C44BFFFE5D8997009AE85A4A168999453D8F038F7CF8E62434C87FFFFDCD85D7B8A937AC4D073B673A3CE3FF3CFB7DFAFE76707EDFF9ED8E7D3126CCBC0BCF6AFE8C";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "B8F07CE0EE175F5E7D60D8F813D945ACC36BCEC413343803E798FC03C1F099D8FE15C8E0780F45F93BD23EFADE78494807DEC8FF1C0120848628DBD8C6B003C67824DEA017C2FE58647F7ED822E031B86ABF97CC78CE8001D7E8949140914A5281FE75CA4F890F31188ECFCFA3F8240001C9D7116E67CC01B7A405703D038FFFF14AE0C1E5DEB52800020385C934CDAF80B8F242725160002071A0ED807837B5480402B31E05207DA7A0C65BEE6C4AFFF0003F51921801E3E8000E01190C3C7CF1AF234A8D3D872E7FFF001F6F5708021F255EFF808D372B0BA68D2438A44A46E3AFFFE0000B99A0071F66FFFF00EC37C7469D0E277D7F73BC7BCFFFFE005C7C";
// synopsys translate_on

// Location: M10K_X14_Y63_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode547w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a107 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000073F80870CBC0360F8D84E78F0F4F1EF1C8E2C76DB3209F9C0557F6D8B0B3C5D40886315EF61BC5016181622BFCA901AAE703694505DE27034C08874AA3A99D21016193618ED3585E06E030CE0C1C03AC077E8BCE5EEF2F6E50FA6F986D25D7D2582F3FC3FC442DF23076DCDACBF635B551317F760DDFB6B06360167BF05F41FDF3E0F959FC41C49";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = "F5256DB46C64FFD3FFB8FD608000127F3F3C88FFAADB5D11EB6D1299199946B09421B96D5FC3E804BBDF4F943F0DFA2715D2D9E2276B9787311999A4E5263CFC5BA147F93538063FE91722C6EFF3871F46B1A0628EE44F7EDE4D2C65BF639C00F6F1A23685ED77E33D6FA889023E33EF6CDEF19C37E38211052AF7AC95A4C3186279E63AC08268B3A77D9F81AA232E87500F5D4FE4AC42F9B5E1774278AC093818CF7B9F472A000307C80738A9FD79F2DCB0A1D4783F78800004DF0711A291301846802F7F0DFBE1D013EEF9ACA7F7D9C1262C871C03CEE17C015C1AFFC3D6E085C8FD396B9ADFE673C69736FDFEC9239EFE31CC0711D8C0E23500ABF9779CE1";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = "E21A5B3316B58CC529BEEE17F903F0D5E16F9B4EE595170365E2151673A7B8863AD38C261FFB8536FE196EF2E3FCB9861CBFC11113E6939A6E1D659C972F3FF4DDD61DCCC2B2CD463623930030C8414BBAEC03F3EED3AF7EE3FFC1E68C8F0F7EC37C4F0C00121EB36BD509E2D2E7FEFC3FFF7CE40E08A8E51F1D49BF39000396505BE793E220E27FCC7FF97DF506DFED0903F3A47F3C000FD338C8E677E4D0A67B81FFAE7F10A2BF6832073D76BF89C05F40D1FFFEB40C218B627FDCB9360AC6D86D7E688BE35E8EC05F32349A53B81D4117A06C03108E49375270D74FEEB9FE6FA01CE0BF494D3A2D81646882011043CCC391641E7C4EFC0739A00D533C7490";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = "C7ED0188805E11501B9A79B11E5976477FF30AE2050482BA72F495031C5967E5F0001AC4914CE80726B70F1B610D8072518EE86502EE199BCA8C00339FF569AB8CACAC0389F50E823AB0CAE94D1E8EBB2652FECCB7A38D7F5EB5B36800C8C12DBDC78022D3BB1ECE132C1D40883BA9D1D74E823BC00024712F2BBF0934F63B3DE1CC4EF4FBDE339B21B1B706BC340010D985A8FC980CE6E3784BB5C69D16585B9441AE35917210180C61879FD3FA7AF601E986F4D1C0F4EC93CFE1A9B01E70942C001385BA3039F8FE03E1048C1D77AAC7F2DA66F89E6594C02C00D2B41DDBB941FF81F552D9CD03BBF2DA66CF4626E3553018008794BF819A30BE05600FFAB4";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N30
cyclonev_lcell_comb \IR|G[3]~7 (
// Equation(s):
// \IR|G[3]~7_combout  = ( \IR|R[0]~1_combout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( (!\IR|R[0]~3_combout  & (\IR|G[3]~6_combout )) # (\IR|R[0]~3_combout  & ((\IR|R[0]~4_combout ))) ) ) ) # ( !\IR|R[0]~1_combout  & ( 
// \ROM1|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( (\ROM1|altsyncram_component|auto_generated|ram_block1a59~portadataout  & \IR|R[0]~3_combout ) ) ) ) # ( \IR|R[0]~1_combout  & ( 
// !\ROM1|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( (\IR|G[3]~6_combout  & !\IR|R[0]~3_combout ) ) ) ) # ( !\IR|R[0]~1_combout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a59~portadataout  & \IR|R[0]~3_combout ) ) ) )

	.dataa(!\IR|G[3]~6_combout ),
	.datab(!\IR|R[0]~4_combout ),
	.datac(!\ROM1|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datad(!\IR|R[0]~3_combout ),
	.datae(!\IR|R[0]~1_combout ),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[3]~7 .extended_lut = "off";
defparam \IR|G[3]~7 .lut_mask = 64'h000F5500000F5533;
defparam \IR|G[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y56_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a60 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "685217081300B220CFF001FF7B358CB922F04E2C3C6015B77011DE27EC6AF80CD1CFE002E6D8364181F1F02A2CBEC0D5AF2035BE639B2931B9091F800033B02997A240E1A2663F80FF774007A8300024F5D5C23F0007A66021773AC1E7A6627E009F84580198301DABD26E71DC0016C984CC07208062C5637A00923058136CF8173E80CEF0801C4F27DD72AE3601AF25C37800E99068114578AAEC6536F1A03992630713180841BE7D0370001AA166085F9F47512CF6D7B009DE882F71598E489E6C9760003503C3C81B9C419FFBDC93B9E7F20D963F2104A80C9FFE780FD82010C0049C707C7BB4893DFDBC08D83E9580488B98BE503F743FE020041FC433A9";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "D0506E66140E9C9D8440688FFCEE00F9B745F0501E3F822400F1C02E73421D119D3504181F7D7EFFE1B37C30F0063F2E2D1B7B704C877634B59E1400088D397B3000E53C8158013D8C5D553B6102D4BA7599CE8F06089B2843F0033BBAFACC03B0B48A20FAC242F3E07187CF6EE31C5E331FFFFB0705D5FC0081A5890800A257700C710BC014E415C11FD7FFFF020DBEE600C1DD0ABE18F459A014511EC09C086A2710DFF0078331F2FA02C07EEC3F80E43833DDDC9C419F6B989B6DD3C00087429CF1075AA5E3D688E0096FE87D954031CCBFA651080000033AADCB0A5B8FF0D9027814D8695580835BD3CF600381100002F8DE2844736CFCE142C095C0D8DB";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "9806B9FCC675A188080087F6AB47286518FCC0C01F337C186FEE411A78DF5B01FFE407C027C000E624607CC0C00827867537D04E3C2BC82DE1FFFA0F600DC2C0200EC07D20C0037CFC3E2D8808DD96C99EB1F0FEF0F079EEE0340383B4FFE006C0D330328703B3EFCC9CF1F8FF007E9D34700D90F2B7FC6E0165F70D4D934267E7A751F8FFFF80FE0D70703535917FFF2F01AD4B0890C143D7C7013F7C7FFFC0FF19F501F35639FFFEB98324136AFDAD66170106D64E3FFFC07C18C303FA0479FFFC4C81C40F127CC1CE1E42D705FE0FFF807C023983C3B04CFFFBF5C844B3C0E2A7C9CF0CD7F3BF03FF03F8BA69C18C704DDFF5EC45FA3F565617EB275930FD";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "3F007C1FE512D0E1F9E0EBCFF7D9989A55A874118F4C73F3F61F00003FF6C08801E448FBCFF3352D5719C1C90DF968A31E940F0003FF2B8756001DD8FFFFFE675C3BCD70A98F5099231BC01FDD1FFF347B6F87F478F7FFFAD4F3A79856B004B7D4E446088FFFFFFF99A8BFC3B2783DFFFF603F56566C74C702A7E343FD038FFFFF0853FFE2DF3D73FFFE4C17659B5E2DC6828BA107DAC000207F401AFFF23FBD77FBFF8B09EFBF932D86A1A2E11C7C4000003F207167F2FFB8BFF1FE7922C68B092984D87A838EE00000001F50C8C7F9FF7CA1007FF46FE60C9FE580B941C1D138C0000000FC9A1FF8DF7E8000FDDFEFEA84391982D59AF033780000000017E9";
// synopsys translate_on

// Location: M10K_X14_Y60_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a84 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 12;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = "A7E2A775C947CA2034307DFFFFB82F01F1822E80F8C0004DE0872A2F03FAA22AB8B5BFC63FFFAC2705C986CE83F8C09C35FF0087D99D7EA33AB87B7BE38FFFFA271EC888FFC1F8A09D8BF02C7694CCBD1159B97ABD7A07FFDA279E40BF3ED3F8E13D2D966172C0C59F51E5193D3C9BC3FFF6277F20BA07F0F822618C457D5BB1178AA8E559BF7FBFE0FFF0273D2C9913F0FCE5535151722DE91F92AAD859A37A14F87C5007D1789BF2FCFCE234FCE50C11A97AD2557ACC21BC7FDC3F0307E0308EF07C5FCC584EF36ADB900153563EAF8075674F1FA71F0014C3F1DE10D95938CAD35BEABC53AAAAAF80073BC3B7BD1B2020D0503E0EF3F8F511CD02733071AB";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = "54A7000310A1C3F5138228FBBC7E3FF3BC4712B2F05709E1D55837A00385F0C76A03AF5060ACBE0FEBE15D845D33AF0F21D5A357FE0180807E200B9F19E7CC7E1705B6D6255E814D1503EA8F57BCC0596E3D0603AF9B550CDE8E406D6BDFC5CDDA9803EACB537B18396B389423AF9D146E1E0CA08032C2A978CA8103F4419377763DA8BE886393DE1CC6660F4B82CAE9C6F19B419BF567BBB41A3D0E6E08DB81DF734A781F264CAF71E0BF897F8FF925ABF0CD1F4323848D90DE8B8E7C0F1689FA3A79CF8A5F87FAA1ABC1E64FD4A3A5FD805E81A03B4F3F86F7B2A127DBF013FE93A9E3E6F3400202DF9C50F057356D3A25C6CFDFEB2FE8197D5AE9FFF680FA";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = "1210A7DC10703A20CEC1A24A587EA6AFD808BD4EC9FFF63E30021943C6183814A0096F43FEE2FF8D2FD8047EAF49FFE47F35BF01C3C73A481D00FE1B865993D0E84FB802BEAF49FFE6FF1B68B51BCF79480F40FDEEACFFB123E497BE035EA759FFCF831BFB40AFD3F9601E90FFC44A6FE290FC477E01EF57BBCFC1871BFD0007DFDD381FF07FC85B0CBF65FC777E03F753BBDF82C71BFD802FE7A7111FEC3FCB5714D2D97D66B9515BAB9BFF00CF1AFBD917FB9E599FA01F0002E398B9F862B8C91DA9E3FC3DBF1AF91E67EF9481EFC5518E3B2699F2FDE38F888605C3F9A29E3AF9FF07E7988257D4405D890BEFF3FFD1B1F74115C5E3E6B6337FF3C1D398B9";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = "2DF600B2BFDDCD32475F3546A316FDC7E30E333D00E8C398F8AD7080B867DD91AA377E56FD5D8AFA0A6104733A41F6E04CFEE6212C3F3B727B911F920A01C6CA63640688F73FC1FFE53278C6022473ABCA0464559B0F0C3B657DE81E01EF3E61E6C4EF7ECCF82403EC86247403130DC6A7F574603EE9E43BA0C640D77F6CF620185F94775E1F021D8739B4B8C07C4BDE38E60A40B67278FE2C7CCBF84AE87F420FADA4A2BF807E37BF3C23BD42736E7C7038ABB7A1B3733F401591081A9F81E117FEBEFB4D4003742C703859BF8B81A7A90419A0B7AA9FFF818CF27E34D9D3F1742A3878C9FF615BB98C0103BB4EF29FFE0089D57D8745A2759F2E3CE041B7E3";
// synopsys translate_on

// Location: M10K_X14_Y58_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode496w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a12 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFE4F26CFD13A6FF870000F4BC4035FFDD7FFFFF80000B11F7FFEEF0F9569829FE0E0000E76B853BFF71FFFFFF80000510F3FFEDF9D97101A87C1C081EED9E129FFFE189FFF8000002B061FFF9CB98655EEC2878181F0C4870FFFF8000F9B00000014003FFE1D258F71F2C40F01C7E186E7333FF8000E380000000F003FFF137B9F1B1FC40E03FFC11BE136FFFF000C0800000000003FFF32EFFF938FC01C0338C3392872FFFF8E380AC7000FDC003FFF37C5FFF17DC03C0778031BF35DFFFF0FF01E0C807FFC00FFFF2BA73F505DE078048800850F53F9FE03C0008C83FFFE01FFF0D12F3338D3E0700818013549CBFEFFCB83800553FFFF03FFE7072F3335";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "27E0605883C172E113FFBFFF80000617FFFF07FF8B0327F1B347E0C0FB3D237C2273FFFFEF067000FFFFFF07FFE3EFCFF1E3BFE0C0397C437836AFFFE3FE037021FFFFFF07FFC3F3CFF1EF7FE0C07F34C37C0D97FF87F8001903FFFFFF07FFF6F8DFF1C6FFF1807FD4C37187F7E007F0000007FFFFFF07FFFE800FF1C6FFF3803F7E113F538800078000B02FFFFFFF07FFFE80527FC5FFFC803DDF00E620B80002003EF96FFFFFFF03FFFFEE42FF9DFFFC001877707B03640F0E00FFFB1FFFFFFF03FFFFEA473FBDFFFC001F2E703B6FB6FF1E03FFFFBFFFFC0F03FFFFFF9F3D79FFFC000CF2F018745FFE183FFFFF7FFFF80303FFFFFF3C3079FFFC000FF960";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "1CF0D7FE307FFFFFFFFF800107FFFFFF3E03E1FFFC000FAA600FEFFFFC783FFFFFFFFF00000FFFFFFF3F87E3FF94000308C007EAA7FCFF9FFFFFFFFC00000FFFFFFF7FCFC3FF9800030C00006ECFF8FF1FFFFFFFF000000FFFFFFF61FFCBFFF804041FC000CED7F8FF1FFFFFFC0000003F1FFFFF2085C7FFF802003FC007C1DFF0DC1FFFFFE00000003E0FF3FF2C21C3FFE003003FD87F834FE0081FFFFFC00000003E0791FF2420FBFFF0298C7FFC7F005800001FFFF000000000080401FF2070E9FFE4200FFFFCFF00F80033FFFF0000000000000001FE203CC8FFFA00319FFCFE00380057FFFF0000000000000400BE203E841EFE00218F9CFC00780E0FFF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "F000000000000006003F301ECE1FC1E381073EF800F81EBFFFC00000000000000E1F07381EFE1FFFC801807EF001E03EBFFD000000000000000E1C873F8F7F3FBFC30388FFE007E7FEBFF8000000000001000E10C09FCFBF7E1FC007DCFFE03F8FCCBFF0000000000005001E32C0C3E7BF7C1F8001CFFFC0FE1870BFC0000000003C0F003E3FC0C0E7D8FC0FC0008FE201FC70405F8000000000FE1F003E7FC0F463C3FC0FF0001F8003F0E0480FC000000001FE1F017C7FC0FE61EFFC0FE0201C0007E1C14027C000000007FE0F03FCF7D8FF61FFFC0FC00038000FC703B0278000000007F0DF01F8E7F8CF70FFFCDF000E30019F8E07982700000000BFE61F";
// synopsys translate_on

// Location: M10K_X38_Y61_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a36 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 12;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "5078C4260000FF2A3FE4C25D75024B96F07FA950000000C6C1C07F940F000069A67FDFCF37E70245B6C1E85D00000000C507C06F90020000090C7F9FD7812C43AC73B907D8400000006C598003D0000000023C7FBFEA9A4A404EA7FC30D3C0000000EF590001F00000000982BF3FE1487CD0E883FEE1F300000000F1400000F00000001ECFFFBFE085AB503FEBFFF17440000000F8800000300000000F8F7FBFFADDADE0BD181DEEB400000000FD000000300000010E33FFFFF7F2F720AC69FF961940000000FE00C0001801FE3FCEB8FFFFFDF496A058B5882F7CE407C000FF07E0019FFFFE7B3B15FFFFF332A10018A0A83E9DFC07E000FF07F0038F800ED2";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "423FFFFFF0932A2036D77FFF6F2407F000FF8FE00300004579ACCFE7EFF06941B02EBF7FF8A44007F000FF3FE800007FCFCAAE3FF5FFEC2B52C71D7ADFF051001FF000FE7FFC0003FFCA7D9ABFE9FF00012B2724E27FE010007FF000FC7FFE0007FFCF90643FE9E7080C565C3DE37FE01001FFF000F8FFFE0007FFCE2086EE6D000018544D35E3BC800E03FFF000FCFFFE0007FC8578184614201204D3B7FDE390000403FFF018F0FFFE001FFF94518162B41F9E0F53A3FDC000000003FE2000C77FFE007FFF593313D7461C4A14206CFDC0C0000C07FCE01083FFFFC1FFFEE110170D87FC20062A98F4C4800C1FFFE0C000867FFFFFFFFE6CC0271C33E43077";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "34A40040FFBF1FFF00801A0DFFFFFFFFFEF9F10239FE0001F2B4FE06C07FFF9FFF0080000A3FFFFFFFFEE9C39D72FE0005FBB47C03217FFF9FFE00C0000E7FFFFFFFFF513640317E000F78F57807387FFFFFFC00E1001ABFFFFFFFFDBD73633EDF0009399D90FF30FFFFFFFC0061000F7FFFFFFFF8F7C607E2EBC001CE9B687FF37FFFFFF80038063FFFFFFFFFF093B0C31223F8006D7DF3FF987FFFFF6000081F3FFFFFFFFFE0EBD2C7228C0C001790007FD57FFFFC6000260F7FFFFFF7FFE0FFEEB18D8603800E8C39FF1EF800784000F3877FFFFFFFFFE0D8FE99F7F88E7E039C347FF7C00090400C70C3FFFFFFE7FFC0E80B285D0765793FC0F180010000";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "B6F80460C3FFFFFFF7FFC0C803A87E7C9F97FE60E6800001808FFE0040E3FFFFFF87FFC7C000F9FE3E7F013F72B5000000803FE06017F37FFFFF0FFFC7CA0EFFFF1E7FFC010B3D0000070007C7F861F3FFFFFFCFFFE6C21AFFFE3C7C1F81C9A4A0000141819FF841E30FFFFF4FFFE7A23BFC7C7C1079E468D4A0000900003FFF20014FFFFF0FFFF66771F800F908410468AD800000401FF7FFA0018FFFFECFF6BE85F5FB81F1F8C0EF4415400000FFC3FFFFD0018FFFFF9FE33E60EFFB0FCFE001B221F8A8017FFFC3CFFF20011FFFFE2FD37E7008F7FFBF0001FD78C76C0417FFDFCFC037C11FFFFE6FB77E58F007FE600007A304617E001DFFFFFF800F711F";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N39
cyclonev_lcell_comb \IR|G[4]~8 (
// Equation(s):
// \IR|G[4]~8_combout  = ( \ROM1|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ) # 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a84~portadataout ) ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\ROM1|altsyncram_component|auto_generated|address_reg_a [0])) # (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// ((\ROM1|altsyncram_component|auto_generated|ram_block1a84~portadataout ))) ) ) ) # ( \ROM1|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (!\ROM1|altsyncram_component|auto_generated|address_reg_a [0])) # (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// ((\ROM1|altsyncram_component|auto_generated|ram_block1a84~portadataout ))) ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a84~portadataout  & \ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ) ) ) )

	.dataa(!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(!\ROM1|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datad(!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datae(!\ROM1|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[4]~8 .extended_lut = "off";
defparam \IR|G[4]~8 .lut_mask = 64'h000FAA0F550FFF0F;
defparam \IR|G[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y62_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode547w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a108 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000078FFBFFFF0BFE48058107B607E6B501F1FF19E637BF1F1FE0087729A74D43FC8205805026CFF73B00E1FF9FCB5DB31E37070BDB06A1E1E7F02E05809B4B4A7FFF01E1ECDC0E13816040FFFF000DFC03EFF04786C1EE5349185FF87FE61322F6826F47C03370C61E099F896446C1EF81B4811E8237F2003E77336711800248EE39F40F053422C1DE2";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = "1B018367DE7B303BC7C5FE4080002D0FBE3F0C8019719514A64D7989605139407CB9C3FE5FFFE8118FED47B64004A3D712F30FE57B007A78C1479DC47F59C3FC5D9FC3677E0002916D106127CDDC90FB39C1E33FCE3FB081DE3B93E6FAFE20025035B5E337F917C0FC3020CB7E5F9EF083DEEB13FFBFFD00055B33BDE21EC1A841FF503886FF8FBED8839F120FFFFEF8D00E0C03FDACDF439F40F8D878B0FF3FCF30879F1817FFFFF82007AD03E46D6F69D54058503F267BBF8370FF1F749ECFF7F8582F5587E4C7BFE5DC406893FFA239B9E348FC1CE48E83F6E00A7F9695E691376687587CF7FFC43918C92800119DA001FE300BD1EFDDE6A5573241C07EE5";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = "FFC5FC3CE1208F164DA001E0010410DA2CEA05D900C3A0FC6FFFC7317C582487CCB7A001F0038157E444EB46280968B1E03DFFCE15877400EFC927A000F007F2DFFA4C6B2E582923B1C396FFE00101FC006FCBEFA2007066F8FFF38E6B117C0C72B38FCCFFE38BBFFA1A0E2B17A2016037FC7CF9CA6B274C0CE9863FFB7FE2AADFDA2A9C2B9FA200507FFC7DFEC2BC70C00CAF037FFCFFEDAA3F6E2BF82F7FE60455FFEE7FFC249C721E0234C13FF97FBFB80E482378273FCF1DB7FFDF3FFF64DC732E0A96509FFABFBE0ADF659B30367F4B87B3FF8F8FFE57D666012D99D01FFABFFE185DB799F216FF4BC733FCFFC3FE92D7660E2D889407FD7FFF809583D8";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = "B7F6FF07474AED3FFBFEA9F7350C379197F3F5DDF69804019487E6FF979E67E5DFFFEE6CF735A72EAA9FFFEB7EFE104FE00C8F86FEF3D7BC31D3FFDE5777349D2E311FFFF09AFF94CF500CAECEFEEB91EBE175369A37F722FC1320DFFFF2EEDC00C3D828BC7CFEA469CE5CC56F6E0BE382CD173D57FFF8BEDD9D128138983CFC926F9F7076CFFE111B829595B027FFFCAE7C8C56E00E98FCF98E2ADE4B7A4E5E052B9C8783FAE3E7FED67F6558D42E88FEE81171CFD81A8C560AB39D720AF6A3CBFE1C7F053AD06C807EE035EB0185C858B61281DD4228F087CBFFF54F91FBE03781FEF06DE8C7759EFBB2044FCB62297347E7FFAC6F01F1042581FAE03DC6F7";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N42
cyclonev_lcell_comb \IR|G[4]~9 (
// Equation(s):
// \IR|G[4]~9_combout  = ( \IR|R[0]~3_combout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( (!\IR|R[0]~1_combout  & (\ROM1|altsyncram_component|auto_generated|ram_block1a60~portadataout )) # (\IR|R[0]~1_combout  & 
// ((\IR|R[0]~4_combout ))) ) ) ) # ( !\IR|R[0]~3_combout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( (\IR|G[4]~8_combout  & \IR|R[0]~1_combout ) ) ) ) # ( \IR|R[0]~3_combout  & ( 
// !\ROM1|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( (\ROM1|altsyncram_component|auto_generated|ram_block1a60~portadataout  & !\IR|R[0]~1_combout ) ) ) ) # ( !\IR|R[0]~3_combout  & ( 
// !\ROM1|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( (\IR|G[4]~8_combout  & \IR|R[0]~1_combout ) ) ) )

	.dataa(!\ROM1|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datab(!\IR|G[4]~8_combout ),
	.datac(!\IR|R[0]~1_combout ),
	.datad(!\IR|R[0]~4_combout ),
	.datae(!\IR|R[0]~3_combout ),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[4]~9 .extended_lut = "off";
defparam \IR|G[4]~9 .lut_mask = 64'h030350500303505F;
defparam \IR|G[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y62_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode547w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a109 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a109 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC07FFFFE401F00380BB19711837008E000407C4BFBFE0000F892B7FFFCC03840381CD99B10C33005E00020AF87FDFC0070C010D5FFFB80F010381459CB50633013E00020DD11F9F80FFFFFFF3FC03D00F4001C1208CB40593F81000012536BDA07FFFF3CFF90004E007E301C110CE0C8DD3FE08000138F77C97EFFFFC3F0F7E0BF002F381C1284";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = "64896D383D00000337FE007F7FFFC3703BC07F00073DED1B043091FB3030C0000D41FE81400017CBF00CB94F80039C1F194032058B200A80013E3DFA00E0000387F03B1A83C0018EDD18EA182954A007E00190FEF14040002187F018FD01C001CFC5B86A0929D2E0034020B0BE60A0C0002147F0003E00E004C647B06B0113CB6000B038B87E703060006027E8000100200EC477F0724011C46000607883FE40402000602FF0000000100765F7F0B7E091C86020083F00FBC0482000E00F70000800002F33F3F02BB018C06010A3FF85F9C0283003E08F6000180002BFB1E3F0747058816000D3FFC3F9E02810FFE1DE6000180002D1D8EBF050105CC1E000F5";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = "FFC3F9C000188FE79E6000180101D0C87BF872B80E43A0006DFFCF3180103887EF64600000038217EC33F830282669A00037FFC211F8003CEFEE5060000007F0DFF633F81D880667A00396FFE2067E001CEFEC5862000066F8FFF7B1F80A1C1335A00FC9FFE004C0040C8FCC7862000037FC7CFBB5F82FC4033C903FFB7FE004A0242C1FCCF06200207FFC7DFDB96C6D08033F907FFE7FED0440103C7FC8A0660021FFEE7FFD9B6C65DA01BD503FF9FFFF07B0002C7FC8C04F0003FFCF3FFED92C64DA092D501FFBBFFF061000147FD880CF9803FF8F8FFEC92665F50C0FD01FFAFFFF0616001E3DD800CFD803FCFFC3FE4C2765FC0C06D407F9FFFE0E500017";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = "3838008FD848FC7FFBFE668734FA061AD7F3F15FF60EC1C0133838009FC067E47FFFEE234734521637D7FFFD5FFE0E98600F303801FBC19F801FFFCE30873450162757FFFEFFFE8A19100F107001FB81D3C014F20E102736010B2617FFFBAFFC8221982F004001F401D05C2EC92E181396310B3A9FFFFE2FFD02F11D3B004003F000C06410A3BE08E3967909BB7FFFFCBFFD9D80580D008007E840C02510139E0CFB9A490DF17BFFFF37FFD0E4180F008017E012C187148D16067F9B3C84F53BEFFE37FFD0C43E0F00801FE40801808839B61679DB3CA6F51BEFFF3FFFF0041E0401000FAC08C720060B320233C91CA6769BFFFF8FFFC00EF80401001FFC06F7";
// synopsys translate_on

// Location: M10K_X41_Y62_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a37 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "4FFFF439000000C68007C3CE463E2A9C0F98167FFFFFFFD8C27FFFB4090000024B40218FE3483F2FFC3E2FA17FFFFFFFF580BFFFB006000000DA0060E7E3087F0A7C4628243FFFFFFF68627FFFF00000000796004072780C7CCBC8031C243FFFFFFFFA40FFFFC000000007B3C0C0317EEEECEECC011F8EFFFFFFFFFBBFFFFFF0000000012F00400EBEBA6C3C9C000FD5FFFFFFFFFDFFFFFFF000000000D4804000F8597C7DFFE01B95FFFFFFFFFEFFFFFFF0000000805E000000F484BC38AFF86F81FFFFFFFFFFFF3FFFF801FE008189000000776B7C3B1FD7DFBFFFF83FFFFFF81FFE7FFFFE04C55A00000CB3959C165FF9FF9FFFF81FFFFFF80FFC7FFFFE2E";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "FAF800000F1391DC1628DFFE8F1FF80FFFFFF017FCFFFFBC7976F000100FC9DABC0040DFFF449FF80FFFFFC01FFFFF803CC3FD400A0013CFCBA52E81BFFF81FFE00FFFFF8003FFFC0038F77E001E00F7D7E3F937017FFFF3FF800FFFFF8001FFF8003A7F97001E18FFF7B22416007FFFE1FE000FFFFF0001FFF8003AD6FE7196FFFFEBB065BE00FFFFF1FC000FFFFF0001FFF80074875C79FBDFFFFBB493F600FFFFF7FC000FFFFF0001FFE000704250CD3BE07BF6B53BF600FFFFF3FC001FFFFF8001FF8000350824B819E033E5D517F6003FFFF3F8001FFFF880003E0000A88C0E4578001BE1DD2FFF043FF3E000003FC3F9C0000000002ABE0315CC000B8A";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "CB33FB804040E000007FFDF88000000001328D38FE00000003CB65FA8080006000007FFFFAC000000000747DB2FD0000010D4B5BFC4000006000003FFFFE80000000006A604781800001844A18F84000000000001CFFFD40000000001761DCFE600000A32239004080000000001EFFF080000000002EBFB4BEF400004BA08F0043000000000007F9C000000000003C671C0E3C00001EE4858020000000000007E0C00000000000083D683E13F00003ED7B0018000000000021F08000000800001C1160BC4CFC0002FD5C00E80000C00000F0788000001800002C01508E07A180007D728006000000000C703C0000001800000C04D003059CC600BD7100000001";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "500004603C0000000800000C0C5001FCE000001D6100000181800000401C0000007800018C0B6001FE0010C18F2A80000500000060080C800000F0000184010000FE0003FCFFAD400003000007F81E0C00000030000084050001FC03E27C3F7180000440001FF83E1C7000003000008C040383FC0F873C9FE0C00008C0003FFF1FFE300000B00101480E07FFF807BFA69E8FC00000401FF7FF9FFE7000007007016E0E07FFF0073F863FFA400000FFC3FFFFCFFE700001600F01DB1607FFC01FFFE35F6F4801FFFFC3CFFFEFFEE00001503F013AE90FFF80FFFFC8C7318C06D7FFDFCFFFF03EE00001101F019CD0FFFE1FFFFFF18B615E03D3FFFFFFFFFF0EE0";
// synopsys translate_on

// Location: M10K_X38_Y59_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode496w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "0001105E30C7DA7FF80FFFFFBBABE2DFFF4FFFFFFFFFFF8EE0800130FE7BC7521FE01FFFFF806BD1FFF91FFFFFFFFFFFCEF0C001217C79710A07C03FFFFF0592DFBFFE189FFFFFFFFFE4F9E000217A78B45E02807FFFFF023CDDFFF8000FFFFFFFFFF0FFC00122E270C0060400FFFFFE02F4E47FF8000FFFFFFFFFFFFFC00028FC60448E0401FFFFFE198EE77FFF000FFFFFFFFFFFFFC0000DF800642E0003FFFFFC3901ECFFFF8E3FE53FFFF023FFC00019F00011BC0003FFFFFC1B4269FFFF0FFFEEFCFF8003FF000011E00000DC0007FFC7FF058ED3FFFE03FFF0FCFC0001FE000223E00009F0000FFEB9FE3A88E7FFFFCBFFFFFDAC0000FC001003E0000B";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "E0001FFEFEBE78E23BFFFFFFFFFFFFE80000F8001006E0000FC0003FFE47DC77ED3BFFFFEFFFFFFF000000F8003DE020001F80003FFE47BC73E697FFE3FFFFFFDE000000F80011F020001F00003FFE4F3C73FF97FF87FFFFFEFC000000F80002F800003E00007FFF2B3C7FFFC7E007FFFFFFF8000000F800028030003E00007FFC07EE3F6FC80007FFFF4FF0000000F8000000B0003C00037FFE82FF061FF80003FFC106F0000000FC00004137807C0003FFFCB18F833CE0000FFF0004E0000000FC00000E36C07C0003FFFAE08FC32680001FFC000040000000FC00000079C2F80003FFFC710FE00C58001FC0000080000000FC000000FFCFF80003FFFBF91F";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "E00EE8003F80000000000000F8000000FFFFE00003FFFAF71FF015D0007FC0000000000000F0000000FFFFE0006BFFFFF4BFF8169800FFE0000000000000F0000000FFFFC00067FFF9F07FFF9DD800FFE0000000000000F0000000E1FFC00007FFFBE0BFFF36C000FFE0000000000000C0E00000E085C00007FFFFC03FF839D000DFE0000000000000C1F00C00E001C0001FFFFFC027807C50000FE0000000000000C1F86E00E000F8000FFFF3800380FF400007E0000000000000F7FBFE00E000F80003FFF0000300FF60003400000000000000FFFFFE01E000F80019FFC0000301FF80007800000000000000FFFBFF41E000FC011E3FC0000303FF800E7000";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "000000000000FFF9FFC0F000FE001FD000000107FF001EC000000000000000FFF1FFF8F800FE003FC80000010FFE003EC000000000000000FFF1FCF8FF807F003FC30000001FF807FEC000000000000001FFF1F0FF7FC03F001FC00000001FC00FFCC000000000000005FFE1F2FF3FE03F001F800000003F001FF0C000000000003C0FFFC1FFFF3FE018000FC000001DFE007FC0600000000000FE1FFFC1FFFF0BE000000FF000007FFC00FFC0300000000001FE1FFE83FFFF01E000000FE02003FFF801FEC0380000000007FE0FFC03F7FF00E000000FC00007FFF007FC70380000000007F0DFFE07E7FF30F00000DF000E0FFE600FF8783800000000BFE61F";
// synopsys translate_on

// Location: M10K_X49_Y61_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a85 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = "D8065FD1CB38C91EB33691FFFF8BFFC00EFE0E01003FF085EAAA0E4FD3F99C6986333B08FFFFFBFFC406FCCF02003F70D5EA8FC7FF1FFD9CF98679FB0CFFFFEBFFDE07FBFE02005F40C3E9B736FB37FC8E388679BF0D7FFFE3FFDE87FB3E02001E80C0F29F74BFFFFECE7C867CBDA47FFFF7FFBFE7F7800100DD0041F11B5ECF07FA671CC67F3E8C3FFFF1FFBFE3F5FF00001A9000B51B6B4717F26714C67F3E863FFFDFFFFFE3F5FE00801DB48C017C794762F2338643FFBE621FFFC1FFDFEBF2FE806037F83FDDF8544E487331DA60FFFF211FFFE7FFDFEBB0BF801F22787183397E56C47399C660FFFF101FFFFDFFFF8FA01F400F0DFB983B675F57C47198";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = "EE607FFF019FFFF5FFFD87821F403F03F8194F195663F1E1CCEA705FFF881FFF63FFD096000F800F1FF48B8D67A553F1E1CC733041FF804FFE21FFC0FF878FC017FFF2397DC8CED3E1E3E6733003FFDD4FFF1FFFE07B134F600F5FB1157FE46EC168E3E6373086EFF94FFF9FFFE07C13CFE00FB07F6BA0ABE7D161E3F239B0CB7BFF8FFF0FFFF03E1A67800F6FFC9FC2DCFFD001FBF319983C1CFDA9EFCFDFF03C7C638C1F27F2DDC9D7FFC07FEFFB1B98300E7EC4E3C78FE03DF9E38A0F07724258A7FFF27FE7F99D9800077F0763E7FFE03CF605C14F0679A414FF97ABFFF3FD8C9800076C53E3E2FFFC3D7F81C02CC3D99B36FF6F8FFFF9FCC5D8000720B3";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = "F3F0E7FC7DF7C0C1C009DDBF9FBF63EFFFF8FCC0D800078020F2E9C3FE7DF7E8C0019BF817D69E622FFFFC7E605800070038FF79C3FF7EC7E160FFA37AC87900477FFFFE3E60D80006001C6FFD9BF73FC7F160FFFB71BAF8FF7EF7FFFF1E6048000C7C1C7CFCBFF7BF6FE0A0FFD37BE3FF887F37FFFF8F3028300F781C7EFC3FFBBF2FE0E07F08B2F251987E07FFFFC730682011B81C7FFE3FEB9F4EE0783F09DC6A3DBEFE87BF1F4398080027501D7BFF17FB864660321F803C49EFFAFE83BA1F0198080066001D791FE7EF8C6E101D9201851E0FFFF903840B801C280198303D79FFFFEF886D901BCD9F0EF6EFF8FA0389F5C20C0C031DD03C7FFFFFDB8826";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = "C9F400C50235EFFFFA070DBFE00E04061B583C3DFFFFDB880671F1027F33393F77D2860C03FC0616099A187C3AFFFFF83C0019CAC77E37FE79CBC3060900DE060F73FAE0F83BFFFFFCFE060070074D37D606ADC60F15F06F030BE7E2F9F0393FFFFDF100093207429BDC07EA7C1F1FC71B8307DFC349C4385FFFFDE1008904039938EAD765E01E1F802683803F834B9E380FFBFDC1019D0403023CC8DA7541BE159DCB11807F83CF3F3C69F1FF800D99800F120891B377C37C09B1EFC1807E00EEFFBF6851FF801DC980075400B781A1C37C019F83C18000002EF3FFF441FC701DCBC037D800531BB841F41380DDE18000019DC6FF7744EE749ECFC00FC000D0";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N51
cyclonev_lcell_comb \IR|G[5]~10 (
// Equation(s):
// \IR|G[5]~10_combout  = ( \ROM1|altsyncram_component|auto_generated|address_reg_a [0] & ( \ROM1|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( (\ROM1|altsyncram_component|auto_generated|ram_block1a37~portadataout ) # 
// (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & ( \ROM1|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a13~portadataout ) # (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ) ) ) ) # ( \ROM1|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\ROM1|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & \ROM1|altsyncram_component|auto_generated|ram_block1a37~portadataout ) ) ) ) # ( 
// !\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// \ROM1|altsyncram_component|auto_generated|ram_block1a13~portadataout ) ) ) )

	.dataa(!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datab(!\ROM1|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datac(!\ROM1|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(gnd),
	.datae(!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[5]~10 .extended_lut = "off";
defparam \IR|G[5]~10 .lut_mask = 64'h0A0A22225F5F7777;
defparam \IR|G[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y58_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a61 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "63EB91FC03007771C00000EB0CFD70F86EF0DECFC0FF0200C02633E0E81BF80208C00002DE1FF939F07FF0FECFC0BFC208000251E0C0C9F078E8800000703FFCB7E27FE0BE87C0FFA050400057F00B4CF3CB82800002607FF4D7E6FEE0BE83837FA0D0580077F013C608137240000901FF70DDE0FE67FC8384FF08A0580063F803617036F1401C2BA7CED277F1FFA7DC0383FF218068006AF8B30FC36DF060389A7814F267F9FFB79C038FFF3FF16000387E68C06E4FF7F004D4FB24B207FFFF979C9797FF7F03E400147DC07F7CCBF39FEF57FD15FC24FFBF87FFFF97F02E83F7001B7CC403FECFF903F4BBFA9FFC357FFF07FFBFAFC0FB1C17C01BFF98005F";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "87B001A7BBFF59FD37FFFF07FF8FDF00C1381FE005FFDC186F6FA06123F9FF99FD06FDFF177EAEC00033000FA001FF881E2857B0ED6B0DF6FFFF2619FF873EA80000E7003F0002FF883D8547A0E54BC5F7E7FFAD19FF872FB00000FF820610007F587A4167A1A29FC7F7FBFEEB37FF0E3EA00000FF043C10007F18792B5FC1A49FCBF7FFFEF3EC7F5118300000FE0C4008003E00F8EF6FD3A96FDBD7F7FE7319E6D71C000FF8FF30480C003CA11C34F7D3EBDC13DEE5FF718B84AF704C3FFFFF40060206A4BA1FC9F7E7E2D0365FE3FEFDAFFDB66087FFFFFF3833238FA2800FCE7A6793E07667F0FEC2DCBD377C86EFFFFEF861DA0F8EF003CFBD0F83A0E773";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "FA7D96E2B43FE18807FF7FF658018794E0039FBFE25781E5C5CF7B4C543EFBC1FFE3F83FE6E8000DDD8002BF7FF1B4CC8D9CFC7A9C74382E41FFF9F09FCDE2C00DED0006DF7FFCDC20CCDCF47DB18939FC01F0FE000FFAA6E009F6007B005FFB9C29CBDAFBF57BE03FAE41F8FF0081F9E070104A718803D1FB5019F868F3F4E7E078EE40FFFF8001F8CC700C856F00005BFF9017C837E734E7C0D0C0C07FFFC000F804000E23C7000246FB4807CA7AA7F3E702D60BB03FFFC083F8800001CF87000013F1B805CAF3C3996600577A800FFF8083F9A4800077820006023F20BEC2E1E7F8F700577CC003FF0007F85C80002F82200403B18C3358F573F97744F07E";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "C0007C001D522000015F06300043A3665157F173DA7432F394E00000000D20F80005370630048BE282195E027DB7304216F8F0000000D825A6001827020004C587F1AC5EC2FFFA10D913B0E0000000CB3B5F8BE3870200016D6C48A03F637FB9B01A43C8F0000000E7903FC0B387C00000402888421EF77C38301F43FDFC70000077C03FE0DFC2F80000F7198A0B1DA67CB3541F08203FFFDF80FFF8FFF43FC2C00000E6523B0F1DAE3C01EC1F0C707FFFFFC03FF1FFF6FFC780000046B0D90F19EA3C28C47F8EF03FFFFFE01FC5FFF9FF438000004B00040FB7AA3D4AD63FDFC6AFFFFFFF4F89CFFFCF4180000003800E078E723E00C40FC0862FFFFFFFA7E4";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N24
cyclonev_lcell_comb \IR|G[5]~11 (
// Equation(s):
// \IR|G[5]~11_combout  = ( \IR|R[0]~4_combout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (!\IR|R[0]~1_combout  & (((\IR|R[0]~3_combout )))) # (\IR|R[0]~1_combout  & ((!\IR|R[0]~3_combout  & ((\IR|G[5]~10_combout ))) # 
// (\IR|R[0]~3_combout  & (\ROM1|altsyncram_component|auto_generated|ram_block1a109~portadataout )))) ) ) ) # ( !\IR|R[0]~4_combout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (!\IR|R[0]~1_combout  & ((\IR|R[0]~3_combout 
// ))) # (\IR|R[0]~1_combout  & (\IR|G[5]~10_combout  & !\IR|R[0]~3_combout )) ) ) ) # ( \IR|R[0]~4_combout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (\IR|R[0]~1_combout  & ((!\IR|R[0]~3_combout  & ((\IR|G[5]~10_combout 
// ))) # (\IR|R[0]~3_combout  & (\ROM1|altsyncram_component|auto_generated|ram_block1a109~portadataout )))) ) ) ) # ( !\IR|R[0]~4_combout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (\IR|R[0]~1_combout  & 
// (\IR|G[5]~10_combout  & !\IR|R[0]~3_combout )) ) ) )

	.dataa(!\IR|R[0]~1_combout ),
	.datab(!\ROM1|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datac(!\IR|G[5]~10_combout ),
	.datad(!\IR|R[0]~3_combout ),
	.datae(!\IR|R[0]~4_combout ),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[5]~11 .extended_lut = "off";
defparam \IR|G[5]~11 .lut_mask = 64'h0500051105AA05BB;
defparam \IR|G[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y73_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode547w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a110 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFF8183FF07003700FFFFFC07C33FBFFFFFF0012800007FFF87FF81C1FF870033007FFFFE0BDBBFFFFFF8F0010C00005FFF01FF81C1FF870033013FFFFE0F90DFDFFF0000000003FCBFFF40FFC1E0FF870213F81FFFFF27365FFF800003FFFF00017FFFE07FC1F0FF878213FE0FFFFF3E771FE800000FC0F0FFFCFFFFF03FC1F87";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = "FC39113FFC7FFFF3E7FCFE800000FC8FC7FF9FFFFF01FD1F87FC29853FF07FFFFDC1FEFFA00000FC0FF3FE3FFFFF801F1FC3FE3D852FFA3FFEFF9DFE7F000000F80FFCFC7FFFFF800D1FE3FE35D2BFFF3FFE73BEFF7F000000F80FFF00FFFFFFC005BFE3FF35D0FFFF1FDF733E7FBF800000B80FFFC1FFFFFBC187BFE3FF1FC87FFF9FC77E7E7FBF800000F817FFFFFFFFF1C387FFF2BF1FC47FFFCF877EFE7FCF800000F00FFFFFFFFFF8E207FFFF9F9FC07FFFCFC0FCFBFFCFC00000F00FFFFFFFFFD0F007FFEFCF9FC07FFF64007DF9FFEFC00000701FFFFFFFFDC07007FFF44FDF817FFF34003FF9FFEFC00001601FFFFFFFFDEE380FFFF02FDFC1FFFF16";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = "003FF9FFE7C07007601FFFFFFEFFEF380FF7F0A7CFC3BFFF9E003F31FFF7E0780F081FFFFFFC7FE81C07F7F037EFE9BFFFCE003E11FFF7E0100F881FFFFFF80F200E07F7F817EFE7BFFC6F001E007FFFE0100F801DFFFF9907000F87F7F813FFF7BFF035001E00FFFFE0700F801DFFFFC803830787F7DFCBFFFF9FC007801E00FFFFC0600F001DFFFF8003820383F39C0FFFFC9F80028013007FFFD0000F0019FFFE0011800383F39C1DFFFEDFC0078001005FFFD0000F0030FFFC0030C001C1F39C1DF7EEDFE005C00101E7FFE0001F00307FFC00707001C1F99C16F3EE5FE005C00101EBFFE8001F00303FFC03003C01C0F89C1FF3E75BF806C00101EEFFE8";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = "003F00703FB703800401E0F8CC1BF9F3580C0EE00901FF7FE8003F00603F981B800011E078CC13F9D3580006E00101E7BFF4003F00043E607FE00031F038CC11F9D1D80007600181E6FFF4007F00047E3C3FEB0DF1F038CE01FCD0D80007700381FE6FD4007F000BFE3FA3FF3B51F81C6E01FCC8D80002F00281EE66C4007F000FFF3F97E373C1F80C6E01FE48780002F00203EF23F000FF0017FF3FE0E3F3E1FC0C6631FE087C000178004F8F23F200FF001FEF3E41EF6DE9FE046700FF0C3C100138004F8F03F200FF001BF7FE40F7F949EE022700DF0C1C1000B8004F8F03FA01FF0013F7388039FBCDFE023700DF8E1C000008007F8F03FA01FF0003F908";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode496w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a14 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "0001C07E001FC58007FFFFFFFCF05D60008000000000007F000001E0FE011F3DE01FFFFFFFFF740C4000E000000000003F000001E1FC011F35F83FFFFFFFFBDC224001E760000000001F000001E1F8009BC1FD7FFFFFFFFF783E0007FFF0000000000F000001E3E000C7C9FBFFFFFFFFFDF81F8007FFF00000000000000001E3F8004781FBFFFFFFFFE7701E8000FFF00000000000000001E7F8006431FFFFFFFFFFC6FE1B000071C00000000000000001FFF00031C3FFFFFFFFFFE4BDA60000F0000E03000000000001FFE0001FA3FFFFFFFFFFFAF33C0001FC000003000000000003FFE0000F0FFFFFFC3BFFC3152C00003400000200000000001FFFE00000";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "1FFFFFFCFE7F830FCC00000000000000000000001FFFE000003FFFFFFC7C3F840ACC00001000000000000000003E1FE000007FFFFFFFFBFF800148001C0000000000000000001E0FE00000FFFFFFFFBBFF80044800780000000000000000000507C00001FFFFFFFEFBFF8008181FF8000000000000000000037F800001FFFFFFFEDDFFC09017FFF800000000000000000000FF8C0003FFFFFFFC7FFFF9C027FFFC000000000000000000007F0E8003FFFFFFFC7EFFFCC03FFFF0000000000000000000000E0F0003FFFFFFFE7EFFFCD05FFFE00000000000000000000000060007FFFFFFF8F7FFFFE387FFE00000000000000000000000000007FFFFFFFAF7FF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FFF927FFC0000000000000000000000000001FFFFFFFFBFDFFFFF037FF80000000000000000000000000001FFFFFFFF9FB7FFFF577FF00000000000000000000000000003FFFFFFFFFFD7FFFF337FF0000000000000000000000001E003FFFFFFFFFFEFFFFFF3FFF0000000000000000000000001F7A3FFFFFFFFFFF7FFFFF3FFF2000000000000000000000001FFE3FFFFFFFFFFFFFFFFFAFFFF000000000000000000000001FFF07FFFFFFFFFFFFFFFF1FFFF800000000000000000000001FFF07FFFFFFFFFFFFFFFFDFFFC800000000000000000000001FFF07FFE7FFFFFFFFFFFFFFFF8000000000000000000000001FFF03FFE1FFFFFFFFFFFFFFF18000";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "000000000000000000000FFF01FFE03FFFFFFFFFFFFFE100000000000000000000000007FF01FFC037FFFFFFFFFFFFC1000000000000000000000300007F80FFC03CFFFFFFFFFFF801000000000000000100000F00003FC0FFE03FFFFFFFFFFFF003000000000000000500000D00001FC0FFE07FFFFFFFFFFFE00F0000000000003C0F00000000001FE7FFF03FFFFFFFFFFF803F800000000000FE1F00000000001FFFFFF00FFFFFFFFFFF003FC00000000001FE1F00000000001FFFFFF01FDFFFFFFFFE003FC00000000007FE0F00000800001FFFFFF03FFFFFFFFFF8000FC00000000007F0DF00001800000FFFFF20FFF1FFFFFFF00007C000000000BFE61F";
// synopsys translate_on

// Location: M10K_X41_Y59_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a86 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 14;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = "8039FFEE37013700CFCE1E00004C007F8F03F001FF000FFA1D9031EFEC07809780CFC70F00002C007B8F013103FF000FEA1DB0F87FE00380878087870F00000C00618F050103FF003FFC1F80497FF80380478087C30F80001400618F05C103FF007FFF0D804F7FF801C0438083C3878000040040AF0CFF01FF00FFFF8E006BFF1805E023C080C18FC0000A0040AF0E0000FF01EFFFCE00437F180DE003C080C187C000260000AF0E0100FF03CB73FE03637F7D0DF011C08041E3E0003E00002F0D01007F0387F1DE87247E7F8CF011E08000E1E0001800002F0D40001F0787FF83962B1EFB8C7809E08000F0E0000200202F0DE0800F06078733A127FFFB8E78";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = "09E00000F0E0000A00202F06E0803F0C040773C50FEFFE1E3C0DF000007860009C00200F04F0400F000C0381015EEFFE1E3C04F00000787001DE00200683700017000E01018077EFFE1C1E04F04000257000E000000613F0000FA07D050298F7EFF71C1E04F041F00570006000000213F0000FFFFF239DD0FFFFFE1C0E0270477C03B0007000100018F8000F6FFE03BDB3FFFFFE040F02780C1F03B010302010027AFC001F27FE013FBFFFEF8010070278300F81D81C38701002FF7C040F07FE8CBFDFFFDD8018078078000780D81C18001003F7FE064F07FEC8FBDFEFF4000C03817800079FBC1C1D000C0377FE03AC43FF62FBFFF7F0000603C1380007E0CC";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = "0C0F180C037FFF000021FF661EFFFF30000703C0380007803F0D063C0E037FFF00010BF836FC73FFB0000381E0B80007003F00863C0F014FFE80FFC7F94874F3FFF00001C1E0B80006001F9002640F004FFE80FFF1FA04EF98FF780000E1E038000C001F8003400F80FFFF40FFC4FC3C7FFFFE78000070F058000F001F8003C00780BFFF007F09752D9FFFFF78000038F058001F801F8001C017809FFF803F09B1959FFDFF7840E0BC7838003C401F8400E807819FFFCC1F0031941FFDFF7C4610FE78380064201F86E0181383BFFFE2110000C07FF9FE7C7C0C7FFC380180303F8600001387BFEFE0021001001FFFFC7C79F63FFC1C0304103F8000002787DF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = "F608000801021FFFFC78FDFF1FFE1C0602983FC380002787FFFE0E01000006CFFFECF9F8FF83FE1E0803987FC600000403FFFFF4030000018767E3F9FDFFE1FE0F7002C8FFC780000001FFFF8403018021F94387F0F1FFF0FF0FE003D9FFC7C0000000FFF60403038023F807BFE0F9C7FC7F07C00379FBC7E0000000FFF600079F000728823FE1F9803F7F8000037BE1C7B0040000FFE60007FE000725827FC1F1820FFF800003FFC0C3660E0200F3E60007FE004E4C89FE03F18E0FFF800001FF0041F7BE0200E3F6000FAC00407E59CF83F1807BFF800001BF0C00F3BE0270E3F4000F380080E440420FF3803EFF8000017E3802F8BB107461F0001FC00000";
// synopsys translate_on

// Location: M10K_X41_Y71_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a38 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 14;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "40003BC0FFFFFCFEBFF9FC3E87C1F2E00000003FFFFFFF1F3FC0007BF0FFFFFD7E3FFE90130FC1F7800010017FFFFFFF15FF80007FF9FFFFFF7DFFFF48150F81F4800010007FFFFFFF887E00003FFFFFFFFF7FFFFFA58E0F82B6B00003007FFFFFFF084000003FFFFFFFFF7E7FFFD2830F0296300003007FFFFFFF000000000FFFFFFFFFFEFFFFFF416B8247F000038A7FFFFFFF000000000FFFFFFFFF7FFFFFFB02318246700007CA7FFFFFFF000000000FFFFFFFFF6DFFFFFD0998C207D0001FC17FFFFFFF0000000007FE01FFFE9FFFFFFE88E04227C0383FBFBFFFFFFF00000000000001FFFF3FFFFFFF4C76221E401FFF1FDFFFFFFF00000000000001C1";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "FE9FFFFFFFAC7C2206003FFF0F1FFFFFFF00000800000003F8C7BFFFFFFFB63E6210803FFF847FFFFFFF00000000000003C44DBFF7FFFFD03D5B10007FFFE0FFFFFFFF00000000000006F2ED7FF3FFFFF81C9F1800FFFFE1FFFFFFFF00000000000005FC627FF3FFF7E80DF43800FFFFF3FFFFFFFF00000000000007F603DFF3FFF7FC0F9278007FFFF3FFFFFFFF0000000000000BFF1FEFE7FFF7F40FC7F8007FFFFBFFFFFFFF0000000000000BBFDFF7CFFFF7FC0FCFF8007FFFFFFFFFFFFF0000000000000EFFE7983FFFFFF60FEBF8007FFFFFFFFFFFE707000000000097B7FFF4FFFFFFFE07F3F8047FFFFFFFFFFFFF0780000000001D7BFE3BFFFFFFFB";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "07EBFC003FFFFFFFFFFFFF07C0000000018B7FEEFFFFFFFFF5079FFD007FFFFFFFFFFFFF05C000000000CBFEEB7EFFFFFEF387B5FF80FFFFFFFFFFFFFF01C0000000004FFFE9FE7FFFFE7A87CDFF80FFFFFFFFFFFFFF00800000000016FEB0813FFFFF1CC784FF807FFFFFFFFFFFFF0000000000003478F8815FFFFF84C786FF83FFFFFFFFFFFFFF0000000000002418D821AFFFFFEC83927FC0FFFFFFFFFFFFFF00000000000034008801D7FFFFFB032EFFE0FFFFFFFFFFDFFF00000000000030008883EDFFFFFC0314FFF1FFFF3FFFFF0FFF0000000000003000A081F79FFFFF830CFFF9FFFF3FFFF38FFF00000000000030002000F9FC3FFF8317FFFFFFFE";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "0FFFFB9FFF0000000000003000200003000FFF8307FFFFFD7E7FFFFFBFFF000000000001B004000001FFE3FF01457FFFF97FFFFF9FFFFF000000000001B006000001FFFAFF0140BFFFF87FFFF807FFFF000000000000B000000003FFFD7F010A3FFFFB3FFFE007FFFF000000000000B800000003FFFEBF01CB7FFFF73FFFC000FFFF0000008001007800000007FFFF5E01627FFFFFBFE008007FFF000000C007007C0000000FFFFFA78035FFFFFF003C00003FFF000001C00F00780000003FFFFFF100F7B7FE00003C30001FFF000001C03F00591E00007FFFFFFC00EFF3F8C8002030000FFF000001C03F003CC70001FFFFFFEA70DF61FC400000000000FF00";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N57
cyclonev_lcell_comb \IR|G[6]~12 (
// Equation(s):
// \IR|G[6]~12_combout  = ( \ROM1|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (((\ROM1|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # 
// (\ROM1|altsyncram_component|auto_generated|address_reg_a [0]))) # (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (((\ROM1|altsyncram_component|auto_generated|ram_block1a86~portadataout )))) ) ) # ( 
// !\ROM1|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (!\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (((\ROM1|altsyncram_component|auto_generated|ram_block1a86~portadataout )))) ) )

	.dataa(!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datab(!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\ROM1|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(!\ROM1|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datae(gnd),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[6]~12 .extended_lut = "off";
defparam \IR|G[6]~12 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \IR|G[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y71_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a62 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "84020C17F3000FBFC000011CF000FF0790F021F0001F00000000021E37FBF801EFC0000339E004F60F81F001F0007FC0080000201F37F9F007F3800001FFC004701D81E041F8007F60504000200FFF7CF03FFF8000023F800C301901E041FC00FF60D05800200FEFFE07FF8DC00001BE000C321F016003FC03FFF8B058003007EF3F0FFF0FC01C1158300E180E00A003FC07FFE1B0680030075B0FC0FE0EE0386C87F80E180600B003FC07FFFFD1600000019BC06DFC08F003EB07D80E1800009003680FFFFF63E000080393FF7DFC0C001F9403E8023A80408000000FFFFEE3F0000C03B7FFFFF806FFF97C05E0022800008000401FFFFFFFF0000C003FFFFE";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "F80FE0287C00E6032800008000703FFFFEFFF00008007FFFFE901FC57C3C0066032842009080713FFFCCFFE04000006FFFF6A00FC7FCF809000128260000C077FFFF18FFE0E00000CFFDFBE01FCDFFF8080001A1260000D07FFFFF007DE1E00000DFFA7FC01FCFFFF8080001E3CE0081C07FFFFF00FBF3E000019FF937E01FCBDFF0080001F71D800EE00FFFFF01F3D7F000019FF8F3700FC38FE0280001FFF99E08E03FFFFF00CFDFF00001BFFC3BF80FCF7FE0210600FFEBFE80803FFFFF00BF9DFC0003BFFFC3780FCEFFC1A00A01FDEF8181807FFFFF00C7BF1C04018FFFC57D87DDDF81B80101C0DF8100807FFFFF0107EFF98005FFFFDEFFF31BFF01BC";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "09838CFE88001E77FFFF0009EFFF4003FFFFBF7FF967BE03AA1D873C5B00043E001FFF0019F7FFB00BFFFE7FBFFDDECF02FB0E86780007D03E0007FF0033FD3FD003FFFDFFBFFDABEF03FB0F84798006007E0F01FF0006FD1FE01FFFF7FFBFFFDFEE07F5098CF3E000403E0700FF0005DB8FF01BF07FFFBFFFFFF60467050DF7E000003F00007F0005F18FFC3700FFFE32FB37FC363711CDE7C020003F80003F0007B3FFFE6600FFFFDD7B7FFC353F5DCEC70026007FC0003F0007F6FFFFCC00FFFA8FF96FF655BF39A7060027007FF0007F000743FFFFF001FFFFEEF7474F4FA71DA7070027007FFC00FF00069B7FFFE001FFFFF6F5BFCFC61B8DA687400000";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "7FFF83FF02EFB7BFFEC001FFFBB6EA3FAFC3F78D86843203887FFFFFFF03FB77DFFB0001FFFB029FDFE7C00381AEA002E6807FFFFFFF07B2E9EFE40001FFFBA697DF73C10303FF1000E3807FFFFFFF0755C074100001FFFEAEEFEF7FC003837E9001BBC87FFFFFFF0063803D6C0003FFFEFAFFEFBDC00783FE4000BBFD7FFFFFFF803F801F200007FFFECDDE0FF4C457837EE000F0007FFFFFFF8007800FC0003FFFFEA7FC3FF0C457C2FC4000F3803FFFFFFF400F000F00007FFFFFB7FF2FF0C013C2F5E00071007FFFFFFF603C000600807FFFFFBF7FF7F07613C3F5E00020009FFFFFFF7078000030807FFFFE3FBFF3F87E83C1FE600000001FFFFFFF381C";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N30
cyclonev_lcell_comb \IR|G[6]~13 (
// Equation(s):
// \IR|G[6]~13_combout  = ( \IR|G[6]~12_combout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (!\IR|R[0]~1_combout  & (((\IR|R[0]~3_combout )))) # (\IR|R[0]~1_combout  & ((!\IR|R[0]~3_combout ) # ((\IR|R[0]~4_combout  & 
// \ROM1|altsyncram_component|auto_generated|ram_block1a110~portadataout )))) ) ) ) # ( !\IR|G[6]~12_combout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (\IR|R[0]~3_combout  & ((!\IR|R[0]~1_combout ) # ((\IR|R[0]~4_combout  
// & \ROM1|altsyncram_component|auto_generated|ram_block1a110~portadataout )))) ) ) ) # ( \IR|G[6]~12_combout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (\IR|R[0]~1_combout  & ((!\IR|R[0]~3_combout ) # 
// ((\IR|R[0]~4_combout  & \ROM1|altsyncram_component|auto_generated|ram_block1a110~portadataout )))) ) ) ) # ( !\IR|G[6]~12_combout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( (\IR|R[0]~4_combout  & (\IR|R[0]~1_combout  & 
// (\IR|R[0]~3_combout  & \ROM1|altsyncram_component|auto_generated|ram_block1a110~portadataout ))) ) ) )

	.dataa(!\IR|R[0]~4_combout ),
	.datab(!\IR|R[0]~1_combout ),
	.datac(!\IR|R[0]~3_combout ),
	.datad(!\ROM1|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datae(!\IR|G[6]~12_combout ),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[6]~13 .extended_lut = "off";
defparam \IR|G[6]~13 .lut_mask = 64'h000130310C0D3C3D;
defparam \IR|G[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a39 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 15;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "BFFFFFFFFFFFFF017FFE0001F800077FFFFFFFFFFFFFFFE0003FFFFFFFFFFFFF81FFFF600CF000027FFFFFFEFFFFFFFFEA007FFFFFFFFFFFFF83FFFFB00EF00003FFFFFFFFFFFFFFFFF781FFFFFFFFFFFFFF83FFFFD807F00101FFFFFFFFFFFFFFFFF7BFFFFFFFFFFFFFFF87FFFFEC07F00101FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFF003F401807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFC01FE0180FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFE007F01C0FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF001F81C0FFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF800BC1E1BFFFFFE03FFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "FDFFFFFFFFC003C1F9FFFFFFF0FFFFFFFFFFFFFFFFFFFFFF87F9FFFFFFFFC001C1FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF3FF3FFFFFFFFE000E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FF3FFFFFFFFE00060FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFF0000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC09FC3FFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00E01FFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00200FFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001867FFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7878003BFFFFFFF00007FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFF3FC01FFFFFFFFF4";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "0017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE77FE11FFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF37FF1CFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FF9E7FFFFFFFFF0033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFCF7FFFFFFFFF007BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFCF7FBFFFFFFF0079FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFEFFFDFFFFFF3006DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFEFFFFFFC00C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFF7FF3FFFFFF00EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFF7FF87FFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFE03FFFF00EEFFFFFFFF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFF00FEFFFFFEFFFFFFFFFFFFFFFFFFFFFFFE4FFFFFFFFFFFFFFE00FEFFFFFEFFFFFFFFFFFFFFFFFFFFFFFE4FFFFFFFFFFFFDFE00FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFFFFFFFFFFFEFE00FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFFF7E003C3FFFFFFFFFFFFFFFFFFFFFFF7FFEFF87FFFFFFFFFFFFBF001C3FFFFFFFFFFFFFFFFFFFFFFF3FF8FF83FFFFFFFFFFFFDF000E3FFFFFFFFFFFFFFFFFFFFFFE3FF0FF87FFFFFFFFFFFFCF800E7FFFFFFFFFFFFFFFFFFFFFFE3FC0FF87F7FFFFFFFFFFE7801E7FFF3FFFFFFFFFFFFFFFFFFE3FC0FFC33FFFFFFFFFFFF7803EFFFFBFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y72_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode496w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFE3F81FFE03FFFFFFFFFFFF3003EFFFFFFFFFFFFFFFFFFFFFFFE1F01FEE0FFFFFFFFFFFFF9803EFFFFFFFFFFFFFFFFFFFFFFFE1E03FEE0FFFFFFFFFFFFFC201CFFFFFFFFFFFFFFFFFFFFFFFE1E07FF603FFFFFFFFFFFFC8000FFFFFFFFFFFFFFFFFFFFFFFE1C1FFF383FFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFE1C07FFB87FFFFFFFFFFFFE0001FFFFFFFFFFFFFFFFFFFFFFFE1807FF9BDFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFE000FFFCE3FFFFFFFFFFFFF001FFFFFFFFFF1FFFFFFFFFFFFFE001FFFE07FFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFC001FFFF0FFFFFFFFC7FFFFE21FFFFFFFFFFFFFFFFFFFFFFFE0001FFFFF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFF01FFFFF03FFFFFFFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFF83FFFBF43FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFF87FFFFFC3FFFFFFFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFFC7FFFFF83FFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFC7FFFFF03FFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFE3FFFFE03FFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFE1FFFFE01FFFFFFFFFFFFFFFFFFFFFFFFF80FF7FFFFFFFFFFFE1FFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFDF1FFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF8FF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF8FFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80F20FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4019E0";
// synopsys translate_on

// Location: M10K_X49_Y69_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a87 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 15;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = "7FC0000000FE00FF0001E0000030003FFFFC01FE00000000007FC01000007F007F0000F0000010003FFFFE00FC00000000007F000000007F007F0000F0000010003FFFFE00FC00000000007F800000007F807F0000F0000008003FFFFE00FC00000000007F800000003F807F000078000008003FDFFF00FE0000000000FF8400E0001FC03F000070000004003FDFFFFFFF0000000000FF9C80E0001FE03F000078000000003FDFFFFFFF0000000000FF9C8080000FE03F00001C000000003FDFFFFFFF80000000207FFB8180000FE01F00001E000000003FDFFFFFFFE00000007C6FF7E1000007F01F00000F000000001FDFFFFFFFF0000078CC1EFFE0000007";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = "F01F80000F000000001FDFFDFFFFC00003F88C3EFFF0000003F00F800007800000001FFFFFFFFFF00003FC7EFEFFF0000003F80F800007800000001FFF7CFFFFE80001FEFEFFFFF0000001F80F800002800000001FFFECFFFFF00002FAFDFFFFF0000001F80F800002800000001FFFECFFFFF00000DC7FFFFFE0000001FC0F808000400000000FFFE7FFFFF09001FC7FFFFFE0000000FC07C3E000400000000FFF87FFFFE0D801FEFFFFFFF0000000FC07CFF000200000000FFF06FFFFF0F801FFFFFFFFE00000007E07FFF800200000000FFF0FFFFFB0F801FFFFFFFFC00000007E07FFF8000000000003FF8FFFFFD33C00FDF7FFFFC00000003E07FFF81F00";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = "00000003FF8FFFFFFF1E00D9E7FFFFC00000003F07FFF87FC000000001FF8FFFFFFE0407C90FFFFFC00000001F07FFF8FFC000000000FFBFFFFF000007B78FFFFF800000001F07FFF9FFE000000000FFBFFFFF000007FF1FFFFF800000001F87FFF3FFE0000000007F9FFFFF003807FF9FFFFF800000000F87FFF0FFE0000000007FDFFFFF80F60FFFFFFFFF800000000F87FFE07FE0000000007FFFFFFFC0F60FFFFFFFFF8000000007C7FFC3BFE0000000007FFFFFFFE0FFCFFFFFFFFF8001E00007C7FF9BDFE0000000007FDFFFFFEFFFFFFFFFFFFF8003F00003C7FE7FCFC0000000007FDFFFFFFFEFFFFFFFFFFF8006080003E3FCFBEFC0000000007FFF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = "FFFFFFFFFFFFFFFFFF8002000001E3F9FDE7C0000000007FFFFFFFFFFFFFFFFFFFFF0007000001E1F7FDE78001800003FFFFFFFFFFFFFFFFFFFFFC0006000001F08FFD370000000003FFFFFFFFFFFE7FFFFFFFF8000E000000F01FFC260000000003FFFFFFFFFFFC7FFFFFFFC00006380000F83FFC860000000003FFFFFFFFFF60FFFFFFFFC000067FC0007FFFFC840000600003FFFFFFFFFF01FFFFFFFF80000E7FF0007FFFFC000000F00001FFFFFFFFFF01FFFFFFFE01800E7FF0007FFFFE000000F00001FFFFFFFFFF03FFFFFFFE30000E7FFC007FFFFE400001F800018FFFFFFFFF07FFFFFFFFBC000C7FFF007FFFFE000001F800018BFFFFFFFF3FFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N54
cyclonev_lcell_comb \IR|G[7]~14 (
// Equation(s):
// \IR|G[7]~14_combout  = ( \ROM1|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( ((!\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM1|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # 
// (\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM1|altsyncram_component|auto_generated|ram_block1a39~portadataout ))) # (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ) ) ) # ( 
// !\ROM1|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((!\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM1|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM1|altsyncram_component|auto_generated|ram_block1a39~portadataout )))) ) )

	.dataa(!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datab(!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\ROM1|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datad(!\ROM1|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datae(gnd),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[7]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[7]~14 .extended_lut = "off";
defparam \IR|G[7]~14 .lut_mask = 64'h028A028A57DF57DF;
defparam \IR|G[7]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y57_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a63 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "FFFDFE080CFFFFC03FFFFE000003F800010FFFFFFFFFFFFFFFFFFDFF180407FFF03FFFFC000003F800000FFFFFFFFF3FF7FFFFFFFFF8060FFFFC7FFFFE000003F800001FFFFFFFFF1FAFBFFFFFFFF0830FFFFC7FFFFDC00003F800001FFFFFFFFF1F2FA7FFFFFFF001FFFFFE3FFFFFC00003FC00009FFFFFFFFF074FA7FFFFFFF0C0FFFFFE3FE3FF800001FC00005FFFFFFFFF1E4F97FFFFFFE4F03FFFFF1FC7FF000001FC00004FFFFFFFFF000E9FFFFFFFE43F93FFFF0FFFFC000001FC00006FFFFFFFFF009C1FFFFFFFEC0083FFFFFFFFE8000001DD00007FFFFFFFFF011C0FFFFFFFC80001FFFFFFFE00000001DF80007FFFFFFFFF00000FFFFFFFC00001";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "FFFFFFD000000000DF80007FFFFFFFFF00000FFFFFFF800001FFFFFE8000000000DF80006FFFFFFFFF00001FFFFFFF900001FFFFFE0000000000DFC0007FFFFFFFFF00001FFFFFFF300200FFFFFE00000000005EC0007FFFFFFFFF00001FFFFFFF200580FFFFFC00000000001C00007FFFFFFFFF00000FFFFFFE6006C0FFFFFC2000000000080200FFFFFFFFFF00002FFFFFFE600700FFFFFC7000000000000601FFFFFFFFFF000027FFFFFE4003C07FFFF0E00000000000147F7FFFFFFFFF000063FFFFFC40003CFFFFF1E00000040002107E7FFFFFFFFF000040FFFFFC70003EFFFFE3E000000E003F207EFFFFFFFFFF00001007FFF800003F7FFFE7C00000";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "06007F017FFFFFFFFFFF00001000FFF800007FFFFF8FC000100200FFA7FFFFFFFFFFFF000018007FF00001FFFFFE0F3000000301FFFFFFFFFFFFFFFF000018003FF00003FFFFFE1C1000000303FE7FFFFFFFFFFFFF000118001FE0000FFFFFFC381000080703FC1FFFFFFFFFFFFF00023C000FE40FFFFFFFFC380803980F83F81FFFFFFFFFFFFF00023E0003C8FFFFFFFDFC780801C80F83F83FFFFFFFFFFFFF00007E000199FFFFFC3EFCF00800C00381F8FFF9FFFFFFFFFF00007F000033FFFFFDFE7EF008204007C0F9FFF8FFFFFFFFFF0000FF00000FFFFFF9FF78F800305803C0F8FFF8FFFFFFFFFF0001E780001FFFFFFBFF7A400039E003C1F8BFFFFF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "FFFFFFFF0001CFC0003FFFFFFFFF77C0003C0803E1FBCDFC7FFFFFFFFF00078FE000FFFFFFFFFF67E0003FFC03C1DFFDF97FFFFFFFFF004F1FF003FFFFFFFF7B6FE0003FFC0181EFFFFC7FFFFFFFFF008E3FF80FFFFFFFFF731FF0003FFC01816FFFFC37FFFFFFFF001C7FFE1FFFFFFFFF371FF0003FF80001FFFFFC02FFFFFFFF00007FFFFFFFFFFFFF323FF0003BF80001FFFFFFFFFFFFFFFF00007FFFFFFFFFFFFF583FC0003BF80103FFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFC87FF0003FFC0103FFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFC0FFF80009FC0003FFFFFFFF7FFFFFFF8007FFFFFFFFFFFFFFC07FFC0001FC0003FFFFFFFFFFFFFFFFC003";
// synopsys translate_on

// Location: M10K_X38_Y73_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode547w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a111 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a111 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF800000007E7C00F8FFC8FF000003F83FC07FFFFFFFFED7FFFF800078007E3E0078FFCCFF800001F427C03FFFFFFFFEF3FFFF8000FE007E3E0078FFCCFEC00001F06FE03FFFFFFFFFFFFFFF0000BF003E1F0078FFEC07E00000D8C9E01FFFFFFC0000FFFE00001F803E0F00787FEC01F00000C188E01FFFFFF00000000000000FC03E078";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = "03C6FEC00380000C180301FFFFFF00000000000000FE02E07803C67EC00F8000023E0100FFFFFF000000000000007FE0E03C01C27ED005C00000620180FFFFFF000000000000007FF2E01C01C22F4000C0000C410080FFFFFF000000000000003FFA401C00C22F0000E0000CC180407FFFFF000000000000003FF8401C00E03780006000018180407FFFFF000000000000003FF8000D00E03B80003000010180307FFFFF000000000000001FF8000000603F80003000030400303FFFFF000000000000000FF8001000603F80001800020600103FFFFF000000000000000FF8000B80207E80000800000600103FFFFE0000000000000007F0000FC0203E000008";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = "00000600183FFFF80000000000000007F0000F40303C4000000000CE00081FFFF00000000000000003F8000FC010164000000001EE00081FFFF00000000000000001F80007E010184000000001FF80001FFFF00000000000000000780007E000084000020001FF00001FFFF000000000000000007800003000006000000001FF00001FFFF000000000000000007C0003F000006000010000FF80000FFFF000000000000000007C0003E000002000000000FFE0000FFFF000000000000000003E0003E000102000000000FFF8000FFFE000000000000000003E0003E800102000000000FFFC0007FFE000000000000000003F0003E000182000000000FFFF0007";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = "FFC000000000000000001F0003E4000C2000000000FFFF8007FFC000000000000000001F8003EC000C2000000000FFFFC003FFC000000000000000000FC003EE000E20000000007FFFE003FF8000000000000000000FC001FE000F20000000007FFFF003FF80000000000000048007E001FE000720000100007FFFF803FF8000000000080C0C0007F001FE000780000100007FFFFC03FF00000000001E0C0C0003F001FE000780000080003FFFFC01FF00000000003E00120001F800FF0003C00000C0003FFFFC01FF00000000003F00060001FC00FF0003E0000040003FFFFC01FE00000000007FC0040001FC00FF0001E0000070003FFFFC01FE0000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N36
cyclonev_lcell_comb \IR|G[7]~15 (
// Equation(s):
// \IR|G[7]~15_combout  = ( \IR|R[0]~4_combout  & ( \IR|R[0]~1_combout  & ( (!\IR|R[0]~3_combout  & (\IR|G[7]~14_combout )) # (\IR|R[0]~3_combout  & ((\ROM1|altsyncram_component|auto_generated|ram_block1a111~portadataout ))) ) ) ) # ( !\IR|R[0]~4_combout  & 
// ( \IR|R[0]~1_combout  & ( (\IR|G[7]~14_combout  & !\IR|R[0]~3_combout ) ) ) ) # ( \IR|R[0]~4_combout  & ( !\IR|R[0]~1_combout  & ( (\ROM1|altsyncram_component|auto_generated|ram_block1a63~portadataout  & \IR|R[0]~3_combout ) ) ) ) # ( !\IR|R[0]~4_combout  
// & ( !\IR|R[0]~1_combout  & ( (\ROM1|altsyncram_component|auto_generated|ram_block1a63~portadataout  & \IR|R[0]~3_combout ) ) ) )

	.dataa(!\IR|G[7]~14_combout ),
	.datab(!\ROM1|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datac(!\IR|R[0]~3_combout ),
	.datad(!\ROM1|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datae(!\IR|R[0]~4_combout ),
	.dataf(!\IR|R[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|G[7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|G[7]~15 .extended_lut = "off";
defparam \IR|G[7]~15 .lut_mask = 64'h030303035050505F;
defparam \IR|G[7]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y77_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a24 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "5FA18EC2E3024AFA5FDB07A6EF6253151BDE942DB7B5E3D8E6B02A65815D74E0176329CED1FBBB70BF8831EC3C8CA7A9ADBFA0525A56E31CB32A9511AA20579A64C1A1950B7AF1A09CDD152D01994E1C6F5D4897B3772D6A90C903C7B432A8EB2E63326F3983819314E2456AFA32EC0CF5B099C32B913393FD4D3E4207FCF88563D5B05BCE7CDB05AE442EF19CB2A8D3A920716E99EFEE19797E7CC07A613FD61D863345F084B550A24A6A3F7345661DED4F7CF9BBE6683FBA279B57A1944DE11839FA41FB02F0E8CAC8E202C2EAB44078C08BC04F60A770042F29034ADEC0FDF6CED39BDBE76F07780F521912AA00B9AA567FA86111FFCBBDAFC398A6C66834";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "B08DA2E05DFAF2D092A34FA3C378009B3626FA31FF20257BFC31CEDAF453067E9CB3FF3FFA94D46C09DA465F72029D2DE663430C2C6017A36A2CB29656368A83D25848456CBAB4A10AED3206B4B01FB7B4CF297196194606C776FDF36E5E02A6E9650C45422604DEA5CB31AFD70A70D14DC8FB841E205261E04C190C7B41659F03F626B07A9D687AD960008C590C0E9CF252E3EDC41C0AFA3AA6044A68C3C6A8300FD0792452057121E328F9EBCD26CAC6FEE292FBDB203F7031D3B3144319E0D1239945622F181E79EB7E81B4AA43A50D8F7BC857DB864EB21CC37F13AD0A7D3F13D01F77F40CBB1E05AEBD9C06BF5E48D5C56650FCB4C59D607251EAE96BCD";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "39E666B05802583C692500D897A37E794614BF0C78D259DD3155620FC9F436910E26050639F7BBF01209629BBC51EE098320A10D0C75008A4BBB9DB2EA99FF701D5EC6A9405FD2FC0277445728B6B4580BF9A9804472BDFF7D111FBCE01EDAF0702817BEEA910F3CF53A30C99925D6753E9B8290EE8CFADCF0DEEE0940F5D95EEEFCF0076041AB270E7D7012BE7C906BDA6A8433C0D6E06827D37A0816D33585E00BCBE6FA8B29104C723F60196D900572F2DF956FA7B0F110F8C3D2E50FD9F51C8ACF4EA59013E14D3DF4AF9A67AE0FB0F2E2DCC1E854B051730B7A2D44B2A6923E1C6F50629D83779B7D5D2DEEEA99FA01A28782B2413E29FC8D420E5BF2A0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "9BBDE513BC4B4EE910A52CE24D9776137080BAD44B7197C131C84F51200076C0D404F3E3BB47B1AF3BC38070F4462CF98AA2DDAFE1976D055FF0DBDAA5703E39A0DE80DBCBBBEC7C3A8A6850535B8C99542611B05B6D2B85A490DEB5D780BBE447039F65E3631937613B1D142DC9FF5A93B00A7939F379906AFEF0152188151997E15B76DE04002CF5A6001D6592E4A05A757D074B7F946D0DC3B3AEE038028BBE59D3965440D90FE79E58BBF5BF0CCDFA7A13D0F4F507F9EE231C094D05E4AEC14E4FB509C74C149EF1C07F64F391C2E9EEDA4569660F03DD12F1C2B30C8307E8563B98BE72C9877AD434873F096405610E4E230CA78B860D03050145A83081";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode496w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "9D3AC8A4436267584BA2A0F89047A98F2599B6634B9205C07A2DBD5A967A3261A728106029F57D1A0DF96B5CF076DCCB9995DEC4F29618A1EF8702997E8BD933468A58F831A6F35A4031D34466B54DA7961D19AE3CB502838D970C7808E0430878FF8ED8476621EC10C0746220E3D2289F3F3367E14F525364C0F869DB0F45707A89FA2F65AAF3E518358DFD6A27A1166EDA61CF15C6926504B182CE077B5180A3B11D2E29F287E0805C691F7E263DD22CAAFFB6DAAB77A94E641603C1358B618F08E368E7FE7A5B40FF05D2271F25DCD59BC782EB739F02757035156192207EC65F6CC008A32645172FB1F2C5900F434ED902E55A76430F9F85FFD3071FB079";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "83AA1F61A514FDAC45581B99926C359C704ACBE940A91C2D5534D4D6BA55CF613CAFEC2E55F942B2D1CF45CBE9EFB65AAFC2A5E8DBFE81068BA854193F0A36F2FE2E646228836FBAAC56646CC74F7C802EAFE8A89E3FC4F6228C33C3A0A8F261F88DD5D98006D46461C2815EE5E2408E11A9AA188FC2EAF619C9F7B15A93E74CADD80C06001D188BCDB8AFB880EF87D36ACC1B30D22007B00851777CDD23E29AC2B01E209B01907211659FBCAC1B9F07B2BAE938EECD8F34CDA71807172E4F8CBC15F910890B09D48EF458E1085DAFA894A73CBC1C8A8080300215CDBE36C17DBF0FC461A06E2334181842A830105958BBE3E3804F113FD1CEF50E4611EF8917";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "A4A97F4E4F141F5719EE1C44B33B263ADC26550CFB81A70C46C66AA8B1C49500848831F15B139B697A7FA1B00C8183CA3D0E91200133FEB01CE0C1830F1B3F4273CB4943F70C04A0BE0D6284EDF0A69F30A61C1F3C79C0A2A973C22E3B0D081BE5AF4B68B47FEFF46A407001E171C51EF8F732BCFE17ECFC1923EFBB9681A792DFDAF0D006DFCE10C1D94F81DE9795526C030356D643BD79D12364B605502020E310EA990721BE0CFE8432A90B49DC4D7B4064B9271BADCF88D0280AF9C3C2DD6205847D932A570234D9E3AA0621EE70703DC1024EA1D829236218E445EAC5FFB9C3FC3CC78F8C07C303E2F8C383A1CE65EB466ED4449D8630BB54248C15ACF3";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "3E1C5CF6F07BD00D2DC31A98FEF9CF38D6CFA08A1039DC0981FDF3E13727FFC5F937235EF63219C228BC4A4206ED2C5D720F074F4E1058034AD99C3C4CB6EE2FC071C0B3BC0FDC6F4000BCF3D741028F073B3A971FD544F23CCBC308054F2F00999730ECF0B9094D7F89DE1305A27E7A581943B2ED91193E40D85FE0C73D9FF09D9BFCD66075CD13F299006956DE884DBC94AD2325CCFE30FEB355E9A51B2584FDFDDD932397364B9F2F5789C81F1DF11F76FE01432B10B228C3266B91724905936FF2CD6ADCE035E1FE49D87405DC2459974A8C58D411A453271C0472BD864312C33E78700E2EBE9A24DEA4DDFE1FD3134C573C982D3DB0396C832DB00F79EA";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a72 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "CC5B3993C9BE6CBBCF5065A70040CD68A70711D56B6566AE08B8BFD8D21905CE96D7C7C3EDFBED41F7B937F661162E2B833E10136C2CB7EC5E1FC4FCC3C7796B1F6176D219033C4989F477FB030D4DD62BF9304ABDC62270C853C89F0E36363FDACC0CB389A10F1577F89BAF408EC6807CDC5D5FD5DDE72AC0623347C9BEE7762625B4A78976C97E4D619D0D8254AFA74FD28A61BE5CC0C89AF0CA0D48E3BAC260CC0A440772D42480E79C4DCD601FA37D67FAB6BA5B0C5978F0B35ED2F068C090B33749E5AAAC6914AE0AD3BE9DE89976D323302B35E3790BD228056CE0C463D484243429530409CD8A5F2B68CFB3B2B856E32CD5494836C07BCFA68BAE2945";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "A9D12554528682E4ADE35A32CA8F425EE002B37E9640CA6F524147486438E4C27F83A4E65F7B39A3BEAFC63EF46A267670444157E09C71596B163DA3BA428B825F504AAFC8BCAC2856318ECD7213FCB8F87A73D5689803FE408E1A44382AB89A11EFECB3E25559FB6810F836BFEBD17AF9378B1F3F3F4BF9F6B015BB7C38CC8068B22EBCE8ACACB979852C3F97CBFAFD8AD1CC0DC06A978A616214779135E8113CCA74711FBDE208A045B9EB3D71FF0B38AC979DCAA64E998FCB960A4BCD829CED0F7ACDDDFDD4E0DC7DEE17C7CDB5568693D1440187FB325E07A7FC3B2B4DE2FEFD33D08A757BF23732189B863E6B918F9BB9D662A44A37919712B4B15D7BB6";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "A8DDEF43DD347426616AE565AB6EC1F6D5E873368E737174FED5EA8875A3B9D0ADD19560204BD3780367FB90E320E56ABA140D43E3A5CDA91D738F9439C2EE40E59BA9FF92B56E13D490E45EDD13752F3A81ED971D4D46067AE2867A743AC3DE57F10C451BA538494E43497E957287C425F64319C27AD29B45D536FDDCF77D48EEA0798F7F7BCC1DC724929EA467E7BA8A3C2A15A77CBCF1288336EF844556E7DA5D39FBECF8AE769A4DB98C493E22E23473AC26412FB1F78799D71445427FF57B0ADB4974D6BB926DFD8CA1DF15CAB168A5D2443227DAA05E31A1BDF6245B3B7A973BB635798AB0C6996AF73694CF1D7F9028B95F901D3D5DE41E90A74AF5CC";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "9A379070B849EB37B2C22A490A18DE869F614D8592C4CCB56E06C48CD31304FDCB5E5F8825755E0A901FEA4CE1C6AFC9D530725AE6AC0A0C890B420607C2638BF929ED283F17F89F02D397351424BAB10727DBCAB25B7861DCA199099AA793B935DD124A891242F35A718C0437564A4A6542BC8848DE1D7917864F493CF74CF922CB1D8F9D286F9BF054A66E70AE9F2199352BD51BB43606D82BDAC44E5791546BE3F3F731B0DA51ABB735D4B1B7BC0E2E11854DC8BA8477A9E62DC23C2798154F3091F7736F807B906739BEE3083036B017A382FA2F1B628DA9556EDB6EE9017840CC18AA5920E5EBDF030A252D5B348053C896E7BEC128F68F9653280E78FD";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N15
cyclonev_lcell_comb \IR|B[0]~0 (
// Equation(s):
// \IR|B[0]~0_combout  = ( \ROM1|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\ROM1|altsyncram_component|auto_generated|ram_block1a24~portadataout )) # 
// (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((\ROM1|altsyncram_component|auto_generated|ram_block1a72~portadataout ))) ) ) # ( !\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\ROM1|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// ((\ROM1|altsyncram_component|auto_generated|ram_block1a72~portadataout ))) ) )

	.dataa(!\ROM1|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datab(!\ROM1|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(!\ROM1|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datad(!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[0]~0 .extended_lut = "off";
defparam \IR|B[0]~0 .lut_mask = 64'h330F330F550F550F;
defparam \IR|B[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y54_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a48 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "5023F173AE35661130934E79B5E8487855F7824F4BE9915C758EB7F8B042FC74B10943014032BFFA4B35AAFC65F1F693D843BB63241820D74CAE9FC3B8FC8F120CBC763BA119DD9B55E0787AE55B879B737F060FF77835920AA7AA5811BE5A91AD9FFEA39F3AF37FE839B9B4CCCE19AD57C5D60FA1B43A893195693E2187B7CDDB48263F384534FE3A8F39AFE0DD241BED1AD9DBA177F8B672FDD8B456A94125FB3C8D2D3BB7ABA104640BDD9519A40970402ABF391B121741F3820B0F1DD32E4A0142FA9C571720D78B2D906D928B3E6364B161374720AD642E74F77D0910460F74411CACEA51F3A344313B1697A2C5E3B741472D070E7B3156B1154463EC96";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "29D4CD387611D89D2BBFCE47AA6DAD105BABFE9178253A67BB7D904CB30D88F63AD8DE396633B9789FAD44B67AC6AF0730613A1891610D6A887679C99D440A4E2866E724D0DE3963F4BD2F94B159E8F4A83EA763F31A0E529AFD70602CA7D7528AD52AEEA940D94BE84817724E39679A589CB6F4B3CEF7D56E729F85DAE277888BEA1EED462B53B5049F4B4320B3EFF271E743DA0A905785172E6BF02E46BDC9D852331FB0CA0D25D0FCECBB29C51DE0F9410A0389C14EAD776E1907EB688C3EA59549786DDE5DD6CDE1028EA6E988375477425BE65247B1F96B6B4B76C3B1D72A1EC6D0296D0B7A7C2943B143651BC370D200DE3BB1C403549824AC2ACE90AE";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "D67937CE1E60DD81F766D10B40C19CC05794D3978DDEDDBC6FD11F5F1B6A2A9D4E739EA60087B928D01BFDDD24986FBB91C39A02CFB96B4EBEDF0DBB824F74A688B145B80315C5D222E4C20BA6F682F0DDA996B79186E580E2C2981A7B2CC4C644EDA09654F113C325C9516BCE7EBAC1A85316D63937F7667A0FF8B60AEA177BF23143CC5D8C56C1C497BFDE63AFA7F7D5B18D6DC4D0D2D4FE0974CDE86845021A07F6FCD5F2ECA5FD39C2E10C4C1EAF8099707993A5730E602F22AAF19415069FF44A3892F4D497420A077A1085CBAB551E5E011C199C8AF5903B441FC20F168ACA671501B460855B0302CF018F30077E303CB9F14F1CB7AD333973A9EF6AC1";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "2E8714323B3019955F3A9A300B422ADE5437EF5B1BBF117387F7C1E8842397823379ED67F57B17B7F7BFA687C6E615A7C4F3F02FF0F9B42767D258E2F7740C4E0403288C37940C4FD305B0407AD5B3590FC408B1E19580E24E86D2CC9CBE437C02590EEFE37A30F25679DDAAA0EC520FBE04F7E3DE65C0241EA7E92AAE4715A34C26974A9D105F48470EB429FA85655F0A19B3B5383281303FE632384AD94A4E9531F6B36099543E05959C4479FAED1898F11CDBC79B575C3067FA1FFA391D5ED7C7593F66DF99DCC7C0BDF41F9FC3803985B39F836F3854299997D83B9AFAE6BB777DE19E4AD4E0A4CE04765F89BFB6EA950D303F9C662404D9A53F7F17612D";
// synopsys translate_on

// Location: M10K_X49_Y68_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode547w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a96 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C4F83797C0B2B4C205CC7B1E56D203F1869BB0E07D6FCA844F29BC6E9C035C7D2F05CD8E87FDEE3D1E24483F40B6D423709AA3FCD787327684CC53FC7BC2B03478539FEF173698FAD3EAA2229888BE58E4C7E7FAA0BC814DE990AEB4409708DF9BCE8681638C9EDC833BFD6D79A529ED11919480236CD7F062307675F9DD6D24142129689B85D1C";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = "50AC5F0DC862DFEB012521135CD8315DA4FEA69E5B0DB8E9CB7E7241B2A2257AADB1E99E817EE7AFA05890B7C5C4128D01265FCE127CDB46FD61CD649AF721BCD4CC2E9F9D864B2E798B53639AF6116D0C3665149025FAF1A6C963D3B1F0CF7129DD9B1883CE5456153831FCAE7D218B6F04DCB362CC5163DA0B59651D4B29FD8FE3A9E48097672D36D9058D4555E489C47B299716B1EB13213DE058148446A831300752ABE4E9C480D9585292453E76BD63343FCE4E7AEA7D85C66803F6798631FEDE3DDD8F258484FB78E4C55C85F391A4162CF8E10216D727FB7306CB1F1630FAF43F5C6445888FD21C00547A9C0117E0BFC074B5200101EEF2FCC08AD69B";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = "37125D402A830311BD0215D840908D3F619CE124533720A8BDEA6F00597AF2655F524D84CFF432E2B90EEC42F1677DA18EF3091C4E30BF6685D967ED6799501D619E8C5AF966E9DD3CB36B4680A125F243DC42646D434AA39E2A3C138E9B252F3349A664831E25EC697351BF55DD6360437239A58A9A9C338F10784F420AF81A3FBDFC106E3FCBE3C8D87132AFAB4816F40E2853DA5322B8F7769F8224B451EF66541041E70A55EF89E84E5C16B7E904DA93B1B7B9717BA029EDF72D78B5B4433846E42F75F4F92C99E449CEF56EF39453A29C6E99F71CFA46235963B69FA6286FF4F8BBFCA4EBFC55E56D047D54008B2C932BA7310B426E38DA292E4F4C2A57";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = "69C9988D2C37F9B5081A6875CD4B722535BF27DA2299B2D206A81793F46CB73D196CE8D31E1313A52ED16D004F6A946B081CC32763141B5D29FCEFD49211EF90E7702EF1561615D57B3A8B80C064294F4494B77616B07DFB23533A287F04649B9DE13B3776497E25E1CE4928291F8DA28A313D130D2C3AB07DA7966462E7965D7D839459997BA26F364DE63E68DB26722F803B77E9C9126866FBE746322BCC56B45F7C111FF6C9D0248C10B92EADFBCF668E6D320AD0D5DADD857E9D57955156900E1247FEC58D28DE007C806A2D2E23029D4A3499BF95FADF5F9E663118FD7F24E9C45E1AE148B39D5FA94D81FE881E7738FA1A88122CEEB2138B5B85BE1D41";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N18
cyclonev_lcell_comb \IR|B[0]~1 (
// Equation(s):
// \IR|B[0]~1_combout  = ( \IR|R[0]~4_combout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( (!\IR|R[0]~3_combout  & (\IR|B[0]~0_combout  & (\IR|R[0]~1_combout ))) # (\IR|R[0]~3_combout  & 
// (((\ROM1|altsyncram_component|auto_generated|ram_block1a48~portadataout ) # (\IR|R[0]~1_combout )))) ) ) ) # ( !\IR|R[0]~4_combout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( (!\IR|R[0]~3_combout  & (\IR|B[0]~0_combout  
// & (\IR|R[0]~1_combout ))) # (\IR|R[0]~3_combout  & (((!\IR|R[0]~1_combout  & \ROM1|altsyncram_component|auto_generated|ram_block1a48~portadataout )))) ) ) ) # ( \IR|R[0]~4_combout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a96~portadataout  
// & ( (!\IR|R[0]~3_combout  & (\IR|B[0]~0_combout  & (\IR|R[0]~1_combout ))) # (\IR|R[0]~3_combout  & (((!\IR|R[0]~1_combout  & \ROM1|altsyncram_component|auto_generated|ram_block1a48~portadataout )))) ) ) ) # ( !\IR|R[0]~4_combout  & ( 
// !\ROM1|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( (!\IR|R[0]~3_combout  & (\IR|B[0]~0_combout  & (\IR|R[0]~1_combout ))) # (\IR|R[0]~3_combout  & (((!\IR|R[0]~1_combout  & 
// \ROM1|altsyncram_component|auto_generated|ram_block1a48~portadataout )))) ) ) )

	.dataa(!\IR|R[0]~3_combout ),
	.datab(!\IR|B[0]~0_combout ),
	.datac(!\IR|R[0]~1_combout ),
	.datad(!\ROM1|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datae(!\IR|R[0]~4_combout ),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[0]~1 .extended_lut = "off";
defparam \IR|B[0]~1 .lut_mask = 64'h0252025202520757;
defparam \IR|B[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode547w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a97 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000823929BE521B9BF85768EC52EC4E04B64B010E37B3EA4DF8B5D8168287664FE5088E9DE12280A8BDD16753659B74EC9B81F4B94E16028BF68F4DAB530A406E48A1B9A1C2672430392ADE04DAF10C44A432AF77C35EC6CA53F5A2CA8663FD91D5F9FD98EDF9C4341EF03D48661C6093AF188AC54D4DF67902C4A2C3B82AC99BE8E6478A76DC7570";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = "05BECA88D6D089889E39C88FFBBB13C3F6357DE5606005B5EC55EF0C851C4843701D40C35493E2B3CB8EEECDD977735A1F7C64589B72B7C8F087D4283CC8AD7E569CF659FE563382DEAF4C6A00681EB25E689E4AA318A1213DE00FD9DD8B3BA1722AA85D0903D01DA56B6D66E434D9502718E55666F524E6DC9711CDB8217CE42465B6AB30156A2CB88EC71AD772C93742B2DCFFDFA636740BA56A5496353E0304A869D81ECE9BB5E48CDB0C4F163B7BD80BFD5A91A506CB8F51EE8CB5DAA26D09F1AA414AF5209380B554FC8D7CA5ECC4EBFEC58B8DDED28C8E338523F4FB3F289C06C8844D59D804D5EB26E9D4735E18716D47ED3F65873C869A4F09BD7BD0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = "AB4F28240096D2AF6E897C8E1874B89556A0F921F5F9660F75E69B9F72C0C6A8D285867DDB077AC6BE656C7A999EA8157F1CE700487B015E9722C3B86B67F1ED5BFAE17DAE1904BDD69841E066A529CB210680BA1DAECFDF43FC452AE85284B60A3CF682E33AA5BC8857DA00B010460C577F9302677FA68DFD25E3A95E89A3094E08886C887CDCDBC70649F3DC40535CAAAD0CCA13352D966C3E092E47ACE068D90B5D54FF663394D1AF1BDA01A507ABE04F9B20FEFBAC65F85D38522BE15719E79F9DBE3293406BF0482667518BEAF0CD7CB1E3228DCA6FC0E3B1187F062720C9DE7BCC7552ACFF21AF00C44499A54DBCA94125369F57D022956F7959CC8641";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = "F90192DD474BC10E8B5E746D02D10EDAC17A04DD656560B34289F12EC8D83A914844E6394B2C777C2ABB9904283E53D50BA3E8958E5AE6A8BB5B2C418446ABD1FCC52CF30228615FDA2E535223CF4F71017C2248B4B656A245D6DD63899058EA7C95C3039554C3C5EF52F56F88D748D1914CF0437CA135F1C48A8C0318706E2D8A8391D3F5BA831CF4D752A9B9AB30B21920BD78171025265005DC0805FA4FE8F19D2D0A4E80D1E9981039C567583A4566B65C70E90717C7ABAC1985BD983E41DCA6CA7DFB45B4A4304D428F65E0087999943BB7741C42E47FD221BA44AFF9C4C695CDCF37C29D4D1DE633D445F6BD0E0BCC6600A6663B9B7FD84F12BCEDD2BE";
// synopsys translate_on

// Location: M10K_X14_Y66_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a73 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "2A078C123A9F2CFE3E592F2F00CC2969598563C385E983DD9522DBF6C90A7A74B9F9DAE817FBB128D72F36262ADC53016647908A918E5091DCD53AA77CCB7F5B341C3AE6D0D9D69B6B33ACB52339B12EF04AF4F43A1EF47B8F240570548C26D4A0B75F467AB6CAF17599C458163A451D7CA12A86AE4948680B3763432B05C91D908077EE671605F072B16D3EF20D59592FDB3812AB82B03D84A56BC60D340510154B56902D47CAC80F003090946BCDACF5DDF977A1AB11AB41666AFC288CF277F55955C0D346D40BF7FEDD0A9E54C01364CC125AC0EAB2983732B9FBE6D70AA8897A7CA41B62A76E49EEF824D425838A6DFFF48C19136AA83EE441671BBBA7C6";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "4341BCFF59E2056C4A810BB2B250DBC2C1AB28DC64A929B5311FDFA3FA93009D0374D72B380D378CA6F84E166504DA07C6BBC163059AAAB39C6F0024D3E05AAF6B5FFC7DF5CD101EFE724035AC363F4C698758E8B0519D39267C9630848CD0F02B514E823CC4AF9FC49EA6D2AAB916BFBB08734CE0C81592FBE17A9FD4B4B2AF0692115F39FCD53FAEF1A6C354E63D544EEDCEB0FA779640B77B1FEE00B8AC4672033E0A2D8288991268CCE9ED21EC479264EC2CEEE0F8D959432CED398398A9B2407F9F03A17BC9D93720D30C66197B9F5628FE177F8AB9710511262D951E6E6840BA5E425192BA70605903567B78BCDC7BBD519DA6CA71623265915B1DE42A";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "9D268D52E4ED50C8A8623D3125267D229C1505207247556A1722174A5B2CCCEB3537908444913A455C100605B42CE293986363F4719B26B8E19417C4D265234003A17105AAA865937F3997AB747F83E43202A0179112F3EC852C07AD89BF9314AADEB6ED09AF478AB1D525F84FF4E2A6E4775D75DC02A93D551356B68AED20DA04CAAAD49739402DA2ECA932C70355A95597DE61802B8A26FC89903733EB12F889DBF385A06B09D6C26033FA140E25BBCB8393CE7C2B6E09C0AB1461CB403E198EE14FB0CAC46FFD0EE41C280C29DFFF31BE964A73A45E04D82C868390182047A6C38FC5CA5E3CF7181F3A5B7206B92464C4E026BF18BC0A3B433C795FDAE892";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "BA9C87913BDB3AB6634747F614EE30CC7CC89BDF1817295D3B804ED58946B4A4D275CFC120B2C0B42FF96F67C6292D947ECCDD9724E3CAA0F3DFCA1594DDE55E656BE6493222E235BDEDAC1D47D3BE359AB93515E391DB19D4FE94DE9D1E9B35B6BA56447AF25FAF263155109BA05FB7C798E97B7AA5340582F9D8946225E3B193BE2016FE49AC0ACCA81A376E9F148A6A6DB1BBD1913A5B39E6CE1F3DA1F42F3BBCEE36348E49573B648320CB9883E03FCE1D01C80981AC275C05779C0A1BCA609CEE89B203AC7C9749466321BDD3B8B4898FCDFC167F39DADA804D8EE39274EF8BACE0A3D2681E7E5582AF7FDBEEC93568E1FC40AFBADBB72FED6A5F516088";
// synopsys translate_on

// Location: M10K_X26_Y56_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode496w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "823A58C89B40BAF8DFB9855FBA8C1A6CE77859983C14C1705B1E3C61C8E1831BA73FC407465D0857EE20D28F33F2C003C9853F060E1775E358E8B7190605A3C1CECBBF681E71FBC4403EDAA782B256B4A3739F77004CE20A8871E78FCF7FC0F000FF9BDFA781A5DE29F981BEA77CF1DA2F2D7684E5FCD64A8000FFE6DBEF826326EA9810BCF18FE0DD4BA1B64C237EE7E4D961F0EDC77382D6945D7914B9BD3CA33A83B7E51C87F05FAB7C9F8003FE33CB71669237D7623E3550184E01BDF0780F342823780079BC331F156AFF8D6CB68B7DE783F5CC5DF2740BC88CAA6DC07DB82C3BC27A7F3EE14A6379678364089A0FF9830B48F2BC03FEF80000A6C77F5F";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FF1F0DEB53F6A147D66340650995F560607EF000575104F20B440D4E649332FF044D3321A636CFCAA04F7BF000927D75F1F0E91188404579C1B01B5004FC336D8C0E7C7D3000E6CC365904922CD8C73B9193FFAFFE8838F1A4A01FFFFC3001D875009B533FD2D3DFB83C896ABE4EEFF7F0096A27F3FCF001EEBC775FB2FFC6635A51EEA2D5F8D661EDF80158FFBFFED8D5F29854DED97FA3A78F93EFE95E2DA63D41FE208BFFFF8F1ADB90C396A9817FB32648201F56001E25F99FFF135FBFF0031BFF12BFCF7455FEF4C604B68E3743A078713FFCFBBFFFC0011BCF0CAF0821677FFCDE49EE4C27826474BE3FF0BB7FFC03E00C4F71BC6781AEFE7CBFC16048";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "278AB4846817FFB8FFF01FFC1C3B66B91BDED1FCF8BD867581678C9FCE44D7FFFB7FC1FEE7101B7EB9FC8992FC82BC2B1300E110E73EA197EF3FFE03F0E83082F4890E61DAFB037F71174CF8174FA89EBF4FFBE03F800021C0F480D81FB6FFE77FE86740C01A6BF8A4DF8FFE017E041E63E8B8C2096CE21BE0BFC80B47005572F9D3CF3FF81FF01001472083E20092F1FBF81FDA479C03D0783C078FFA803FC0E210664F7D3C287C1A7BF5BF918F6783E7E07840DFE02DF008D000164F44190ECC5973FA9FCE07FBB2C1B3D2EA3E007F803FC0021E1778C60CDFE493DDFD1BFF4587C0773453F007FC03FEF0C31016D13DD8C25A2FDC4039CF416C0037E43703";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "3FE05FFEF3FB07DA3F22F656F123FC488100983A0041EDCE01FE03FF2E6FFF93901C7111FDEA7BF85483823806E1CF9CFC0FF80FFE2F67FC7AA38541900ACB7FFCC2B6CA4C0FC78819CCBCCC1FC07DF0F839FF88F38D0B207CF74376581F2F0F11E4F8FCCF3989F080701D11B488C1CA2B194E0013C4F93E7CEFE0F8FFC01FF36000001AE19D1FD35135806CC15907CCBCF8C89D59FF0630FE4C4401CB7636DE2354CD00667030479FAFA7113F883E013FB80000023128F25730D081807E203F8B0FF30E73BB973A007FB0100006EA1A059AB2F8F7DC1E645E90EC07BCC673B470C07F8070000CAF97CCB6F0F8FE18DF040B33EC1F31DE65F672002E0000000C";
// synopsys translate_on

// Location: M10K_X38_Y66_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a25 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "B715EA457C8A4774DC308B63DCEC1A6D229C714E7FF7E3B8DEEFF407356318E6F61CF6BFD87D49517DF4CE235E8CE7B9AB559FA68D7D1F10F6C45D7766ABBC05B2B27134AAFB03E09C90E19F118460FC81B9F4EF9389BADB4473D3A751C44713E003D63A1F90AD4FF403B3B98772F6225540718DE098845001A002700B43161CDFF581EA1203DB23C7281BADAD2ECD6E2CC0A09BCB87D421631F83C0E3EFC0566360AEDE9732C6B4CE4211028DED4739CE11008770E43D00CE16425EF227FABA1A910E2604FCEC35D98D6E03C083E8BF003F8091B3A361CE35D9AC82EF60FEFE79DA883F1ED72374048F73F959F2291479ED3EB630DDE0FAB088DC834B9B4CED";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "331A67CBFCD61778586FCE5FD7E01C25372852EDF682B96150F05011D3F4A3DC096DF49E07FC487CB70358D0C171C381C777E1700153E79429D8831C57CEB12DC266915933AAFFB7B1C436E5DFA3E618ACBF816FE5FEBFC67837E41D553E54E3B07FA56BBC296E521E6244C424641F0E5BBFFC7BFC141DD0A399E64B2FA72BF6EFDC2ABA6529981F24777FF02F0F0F9018B0FE00BB1F8C144254D61FB59897247FF1F47EC006077F89D97962065645E9770FE0DE6EE6700C34AE215B1B800FF3888BB56F3FED8759AACDAB863D71754F103DE40981D40059B7BBAB00CDDD10CD6B26EA42FA0247CB2516E5641F8B00005998403711CED4F519FF7FB8E6124651";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "168FFD921FFC9F1C01DC8BA047A4C391F69B2DA3F33620C47EFA367A9B4FC81E0E07DCFE9E3785FA33CECF3757776A019AB636F175289F70DE3B9FEC10675F3DE23F3BAAF1675088000C5317418743200FFEEBFFA1823CDF2CEDFFE319CF77990428090E585D7FD787FFFEFBE0EFA6A2FE401CF8F037FAABBD05EE03DE7826C1687F0FE9FF806487D0FCCC0CFCE0A00779A40103C009DAC3E06B3BFFF7FC30707F6B39D804C9B08603E7AA3EDDEDB72F6E53BD781094C0F0E89F9B31DBF0D9E4BB0D2D37C05B3FEE2343900A63EF49EF30098367209E7BB1E76882D68ADF302174ED151F76FEFC9487FF04C7C62E9E077BE77D8DA668DE892507DEA38046FA5D";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "AA41FB0F8182CE9CEE5FCCC9EAD6A0AFBC1AE596CA3017F4CEB3B1DC10806BA13538EF031DEDB0302C58647359E09FF9F0A5BE0F9FA4E008A111F24B406E217604D8AE808378D38FFEF4604E1CA521A517FAF1F24B88F007F435F4F851F9C0025EFFEAC401BC07511D0B1CF437DB3BD9316DDE0DE4EF868CD35F0BFCE0787807901DE4C1F1172D7ECD6A4313EB9128E84BADAE084493E39803944DF9FF337559A643D4DC1B3ECB5DA29F6100F0FFF3280601A62EE5F5011DE8182072CD9C14752BF44AFEF8FC42149CA8BFF812FE90408CAFC6E72100106B04AE3D1E0FACFD65FFA630676A00E2807981F4D0C7287314C72619FE33B14BFEFDFCCC1F825870B2";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N24
cyclonev_lcell_comb \IR|B[1]~2 (
// Equation(s):
// \IR|B[1]~2_combout  = ( \ROM1|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ) # 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a73~portadataout ) ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( 
// (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((\ROM1|altsyncram_component|auto_generated|address_reg_a [0]))) # (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a73~portadataout )) ) ) ) # ( \ROM1|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( 
// (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]))) # (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a73~portadataout )) ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( 
// (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & \ROM1|altsyncram_component|auto_generated|ram_block1a73~portadataout ) ) ) )

	.dataa(!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datab(!\ROM1|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datac(!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(!\ROM1|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[1]~2 .extended_lut = "off";
defparam \IR|B[1]~2 .lut_mask = 64'h1111B1B11B1BBBBB;
defparam \IR|B[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y73_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a49 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "625AC7DB2EDD84ABC2D599A6C919B1ABDA4C82BF84063340ED6D363F40B5F474CC70A85AFEF25DFA5CCAAA663BE66F2637E3AD44548AE3A08706B15F6734269411CA8AF5A0FBCB0B1D10054571678DFD4630336E1D19E7EA75E5830F59F29EB661E99801D7265EEA997E17A9FA5D1004F1698E84061E818D3989CDAC8CDC67DF87BAF756D20A9EF6C334CCA8C8EA10E30929C2DBF88A969873F364C506033292055B4A6DADE8B7210A88D851FBCE9AA4771051360D827283B929FC5B81CE9CC775165F8D10EF5CEEAC7EE6B86928BD91B16510D9F1DD5AA38F3312A38DA7592BB74FE8E21BD7EFCC8D936779635B2CDF4FD65D072231439793FE4BC479677F0D";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "C0AAA61CB32C241F50F313B5105AA73EAA9A56EB343E0A4EDB1C8CB0B15A3E978213E86737B0B8D521B56A313DF750439662D28BA70A16640D39D60EC7CB819D5E017A04C6F43E1EE8BA9481B7CB906BC10DAF125EED2196F02D02EE3428C9A33EE5B7A67B460C0FFC05FB69E1BA79DA5188A0F99AE560F49132ECEE2D8941B1C59DAD8B4040AF9D81165439327966F5919B7DDD7664F4DC60618BFA7A3B04A4D91F660365EC58F80A9CFC535B84373A5340664E80CA0AA521982C1F37CDEEE46335B4B9E622FE1EA3DE09496E14D184C5FD6A1198DE0820F8FEC11DC4BAF9F74C2A30AA19944366D7C8F2AB0A4F29A4693985B868AC84FF2BC74DC9D671E287";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "AC1EB416301D75F3A26F9F711042235888A9AC67D9D6C5AA0F1F30451FF060ACDAB1F0A97A8DAE1F3C2B591F0778F4BAD1599BA8A49FC5D65126BEA34E9BE2DF383084DC7D4F3DAFBA99FA10A89764F19B4F26C462B36D154EB8E2C98FD362B4A7A7874093A025E99D0A616B72744DEEFD21F51CBC37FB8F01A1FAB7AE535BF9DD35743E67308E7D839F23EA62EDA00568CA58ABCC1EA75AC0BC252EAE30EEA65365F2384C1EFEE008D898307056456E9B30C7CA2D062B2B4B33E6FA81539D1B7FFC8E1E90ABEA0672DF8AFCBA944C223A1496210743437CA870714811A2D5852EBEADCD1A53BDD0F4081202CD1B1CFAC615B017FC32DB0DF5416EC6D6B350FC";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "3E107C2D6D3A603B5ECD90E016339172B33C334353744911E79A0D0ED8A71990D500F5F63DE8F1CA97DD59607A000D4F74F102D901D9E18C65135173EFF4058301521DDFD5E01BF5F86BD97D6C5A4BBC895ABCA655D0C00A9D1DC06EBA2A38E864802582658EA7BBACA5BCCB872717004532BE896AABE87DB1431D94209464E85E571A662099208038F3BEED15F685565580C35051009FC0333CB68819E67F12D6C40B117C609DA994BAEAD07561009898FCDBE6E8072192DF780E017031F52A5EFEB2325A94B17CD03F40131A9BC4A7FCCEE39F830DDEB58B4E1FB049ED56FE1248BFFE61F0B87014FD7E3FFF8446D1C8240F7336D3C8E3BCA3CEFFFFDF8D8B";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N30
cyclonev_lcell_comb \IR|B[1]~3 (
// Equation(s):
// \IR|B[1]~3_combout  = ( \IR|R[0]~1_combout  & ( \IR|R[0]~3_combout  & ( (\IR|R[0]~4_combout  & \ROM1|altsyncram_component|auto_generated|ram_block1a97~portadataout ) ) ) ) # ( !\IR|R[0]~1_combout  & ( \IR|R[0]~3_combout  & ( 
// \ROM1|altsyncram_component|auto_generated|ram_block1a49~portadataout  ) ) ) # ( \IR|R[0]~1_combout  & ( !\IR|R[0]~3_combout  & ( \IR|B[1]~2_combout  ) ) )

	.dataa(!\IR|R[0]~4_combout ),
	.datab(!\ROM1|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datac(!\IR|B[1]~2_combout ),
	.datad(!\ROM1|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datae(!\IR|R[0]~1_combout ),
	.dataf(!\IR|R[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[1]~3 .extended_lut = "off";
defparam \IR|B[1]~3 .lut_mask = 64'h00000F0F00FF1111;
defparam \IR|B[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a50 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "5E2224D76FE972F994E61065F966D51B2F9D2A19CB80DE7B0FC59E94D819160CDE96CC6D992B7A3E3C2CD999B75210FD374371E57079AE1474686E9BB0FA32F4B4305F5115E4474409C0C0F36BFC38DF15D1E5D0A656C3551B23937EE46B914A1EC1ABD7E25BE376D23BC757E3699D6D94A17941F7A51180B87EDD15BC87355510F4AC8B3BBCD7A370FF183825BFD913D1C3BC0F348B14AA8116539A4F7C3323681532F4C9AD17462E59E021DB4A897227CC7F71CCD1E6E416F0F203A50A9EF6CA428BEC1F92B0497419CF16346B9E8AC41E9FF06278D6FC778E932AFDCFF51FDD23E39A869526798248D3B0F6BB133A8807EE7DBB166E1606836003FD4C8ADC";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "D3C760F87CBD4B0CFF60D3B3C37A91A1BC02809FDEC751F62D13B9D843B2BB4FAFFE3B1B3DF279D1C030077640FA8627ECD4C5851C3B30E1EA12CF59EB534EB83E004A6B07873E842A693FDF9C355A080FC5DD58A8F3D56B6F3301F7527E0D02D476659DEB6C744FBFEF2CC471546A4004FF410260016F1A0038B26262D42FD0F82FEF132FFC948387003BF8C103E4502000E558888C8C9DE66FEE0A87FE16EE246EE7EFEC0F06A9DC3B834920388F20728C91B45CA3103C667D54AB73DBF02965003D4FA4752A8C2C8F7D58198DEBDAE282E1E7C41E383EF1DD1C6065E2EE32637AE442D98FFD56DEDAB10B2967506C76F239E2F9D2F9F0FAFD7AEFF540B986";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "3E79D3A5E5F8761C0A707A5226409ED5F07A2E37F87A736AD7F01050594FA8062899E05ADF071F06B01B385F5BFABFCD9A728F05F2683C202A00844D800775AFFDE09BB87F53F8F68D7197F8C5504AB86E5A100650B08510D6E137C87BFFE0F581D7626A5D853647DEF8D4607F9CF36B89EBEC228657FE2B767E43E2927945FA436D97157CFDBE731A74D5DBB685E000C2756EBFEFF937806B097B9F8ABFDD9E2101B2CE5A01F560061833BA3CBB93DD60AD0B3821C54CE6D8C27BD0749D68E6FFFA94BE6E73D6366CC534B55981CAB3F6B3E0B2533866DE1D707DAA864AF5BD54DC155E506C511A98054E99C375E37470FE3004AADCB8C6690C7C7567743451";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "74E78E9C565F2CC197EAC2000E130D79211687A8193CAD8A8954F1E5BDA79D95858080102DE1696A95D1B830754DCAEEC22DACFE143C608433495F8943440C6E61677454B6F2B516636621D66149CE142641A80A6B10C00033527EBB59B27A06B1D063EFC9FCEF8EFA19DC502ABA5400064E396FB7831B781181E2900167FB182B2C143E6A6F5D420003483C0D6FA2149D8ACA0C44B6600030CD289FA7DD903C5004030451C6109A901AE38F438460A76703E7F74AF8E321BD800E005476C27A176B7AAAEC0A37F15FFFFFEF158C18652389839F80C078AC42BFCC9C0D87366C9ADFFFFFFF97549078DB2CBFFF8074F823EAD395D9E430E8FE1C3FFFFFDFBED0";
// synopsys translate_on

// Location: M10K_X14_Y70_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a74 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "061BA077BF2FAFBB298D22B0FF1801A94F5FFEC909E6BEDDD22BD4FCAD27D21829B74D387804110131772C01331856FD1861B6E0474BAF2EAFF9925E66BC809515AF12B387FE183D8FD472065A6204D4E8FC18F8B0AF8F87C715AE5CEAC2A718439263054F6936841BCDD1D19885CD038B251D24487BB1F90C953523C4FE88C108F4431A31E8281041DEDA1929024C319C5CBF07751F595CF348D5673BC8F4420CD0E84D09802D7DC2923F383AFF27A0507B5C480ADE04E74DC17C20DA88C7BB50F7825F3271599C3C3BD5F238A280FE036C2F0B3F6DAEC5F5D9035400296121FF2BD4196D65FED15229332FD4A24FB6A5CAAB1A978D9DAC04F580233BC03419";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "5AA2DC027E2C73FBDA29348D96A7E086F099433433B079F65FD75CBD01292EA293C23C37EF6497D1CB5B605C8D6F7E5F378CE00C85601092AB2582FCE59D29460D21AA093B430FA71A65F61BB1B560A46F66C542CCEF31528E679E54C266ABB6A859BBDBE165BBE446579C2300F0EFED7EF65ACB450333B6D5183FD1B805DFDD5F53D3F94F82F4C606A8D8E7104F02E38E272AE2D98CFF97F9595F34CFDC027682DD554BD5FA3CCDC93B32AFF4841F9927C9DECF6AD321177FBF4CE35D94C99D58F02A1ED7997671F5428A0DE6FC3D68C979F306BF4130823A9222A36107AF2E7805A4A5E3F7AF7252577B960236C4CDD68CA1C66F9617D93FB47CEDC701D1D0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "80D60869172970A854959C636B47FC17D40FD2068FE0889DD903C1A97873E1DE77EBCB617727379DDF8401F53AAD7FC1024034F5C5B058D1C1DCD9A2B026742546ABEE04C0D2DD93BB7C3E71E7C5B09A57CB059710FE94410340C68105B80456834185AAF9D0C7A04752BFFDBC74EF83B37FDA8DF106FAD82CA23445CE4282B3A4F470B1F9C863D9A13C1E57456A7076EA96ACD3D56F09CAD695C8BE32080F8372CBD096F24FA6324AF222930DFB66AA83172BAA7B93B41EC87118DD4A972B276014D53EECAACABE0D3665B3AE8CFB61D671AF6DAED8A0005AFB500920D39CCA9C26D1D0CBCDB2D99D256DEEC3AC5B3CE30FCBC18BF728E72ADDE1603FF7772C";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "3E857BC82243D3CB261A8DF562C516E6F42245DA612FB5FA18C63E3C76FC95597FB3BCD5A4C02ABA35F43D214543307C9AE1B49F046E7813A663C25B971EB563E37FE1CC9001B3A4391A5A68E74F3EE0120E8EE0E4B702FB30661C167348A758831C8B01D428EB4E391BC0EA7FA4EB90C624FFD8ACF4B438D77EDA1EB831F885CE32AD40F644305753532C7F215173B23B7B8EFE552BC41D0586658357B2FCE58C9521B63701EB773A30066F2EEABCEBCC0316E8EFB70D5AE12CF37D8AE29A91309CB999EE2C6E5A9A76FF16F898F392D7801B89C0A093C2EE1C96F3BDD72E74DB9B3580E2C38D4359D20567F3718295398E637D368909DD34569EA9F8FA3C7F";
// synopsys translate_on

// Location: M10K_X14_Y61_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a26 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "5779C60AFF8A41D2340B5FECC2CAB0F07B559F4FFFF7E30B9E8F7874927F18E17BC0003BC36C2BC9A3A77230A08CE7B9AB09FF79C320FF10F7E65CA8DC99B1477403306DAD8403E09C3F9AFF6084DCFC01F9C2C0EC2AB31E6FF1445783C08003E0032CBDFF9E5B3FF403F1FC800D0FEB84C85B557282B41001E0025F853FE1A43FF581E0A680E48EF78EA0512C1DCE70EC00E003F0CFC3C118FFFFC0EBC200E9F8030AA3E044E9C8748E000201EF07FA0FB8FF00F0E4120061FB0839879CEB5FD42E4E000000FD86380E56033E5CA2E6006073D5A7165DA624602262080000FF58390DF81CCDDFF5268F2C0522133F57A5706013E01A0004B110370C74E3AFD1";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "6297E7F403B030FF39AAF00000D01BC0C820C21607ACC1B9CE6D87FBD80BDBD4A51DE6E00070507BC0FC403FD8FC3DC1F88D9817E54C1FED110E60BCE80043E1CD81FE40E0667CC5C07DDFCF4849E1FC96B147BE5C6000CE800803FE471E3260CA7F35B59C1089CDF47B5A17CED6600043000007FF07DFCA60E5FE82E3DA60181FDC284BE8474E2000698000070F0C5FF270E3FFC584A849CA0CC008AB26116AC001FF80000E077C4E331993FFFAF87F07061F406619C5BD790001F2E00007F3FF4C775E3FECAAABE1B96E78627A4AE8FD758009F2200047B7C14CF9C13D039DC6BB0A7E002C5028C8F811241FF00000472D80F8EA3774C6EB27EC09DE0452AA";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "E5930283FFFFE01C01C30430D85DCBF1C52B59A69A8E00C59B9D0A0244FFFFE00E07C3FF22087C03F3CC68532E83960187D689340441BFFF203B9FE1FF4D60FC03FFFF1BB12A9D740002CDB5D987A1BFF000EBFFE7FD6F00EC01FFFF44CBF53A5C2801FD1491FF21B80000FBFFE179B341C000F8FF795EBD808FEE00D0EC82FF3DC00011FFFFE2F87703C000FCFF7A651858E303C05F497B5F2CC40007FFCFF3805C07C000C9BF40A9F3A4E521ED94429D8C3A800047FF0FFB60CC0FC018D9FB1F50F22174DC3FE3034A0FE903EF4FF0CFF87CA81F8188B1F8638AC8392FE221F2F485008F7EFC47F800FC38281181E67BF84275299D576A9DFF616F004AFB7D";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "03FE00FF7E2C3183FF7FF3D202901FA503CF1C34263017F2FF13FE23F07FCC7F0B3F9FFE9E02C71D5A22DC7155333FF9F51EFFB000681FAFFF0FFCBBFC47CD071DF5102805F3731FFEFA9FBE60009E7EE7FE0F3CBBF5CDF46C8ECE6CF4F8BC545FFFECBBFFC000CEFE331C0A3939C6E3FA7339781B87D483ECFFFFF03F8780004FFEB8000F19E1C2AFE85408E5E39BBB44540FFFB7A00000004FFE7000CF99CF4237DCD7F70AC2BB285BFE2F0FC0401002006FFFF40AFED197A7C21AC20A7C12E7576ACFD7034014A0908017FFEE6FBE204E5CFCE317F6A4CE9E65A6977302DBFF86000019FFEE7F87289322B5F6EB0E9F1C383649615401FBFFCC0000070FBE";
// synopsys translate_on

// Location: M10K_X38_Y70_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode496w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "7FC5A1E1D3A4FECC3AE87E88F40F75100DF5FFF80010014F76FFC041C14288FF18E553FF709ED83A7002F3FFF00AC0038694FFF9F5B9AC1346B792B6FE0106AA6CF400081FF003C04010DDE7FD522C7EDC8A570D6FFC0306EDC93808300FC00000FF8BDFE7FD681EEF73017672EFF01B3FA0C738E20026620000FFE0DBEFFF1F4415511974559FE01E7A09C070230007D49961FFFDC7F3FCBDC420D52970B77CA33CFB491F0087801FEEBA9FFFFFFFF3F6749A9264BDC96AFC381F78B02E00780F3FFBE77FFF87FFF3FE4256FFA0102A56F9B58371B4D0027403FFF8A77FFF83FFFFDDE62AFFFF488ECEF01502707F640FF983FF78F7FFFC01FFFFC1D947FFA1";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "5CCE9CE0DC77D2A9E87F7FFDFFFDF3FF9F81FFFFA7F41CFE5DCBCCA1E241BC91D5D5C0DFE7CFCFFB7FB080FFFF8103B4FFC086C8E7C6593EA479BD9F03FFCFEFFFF183803FFFFB1FA55F303FDD67C22DFEE2183D0187FF0FE7A7E000003FFFDB89231F157FF00FC00CFFF6A543DE1FF80FE9EDC00000FFFFFC7B6F5F557FE39FC640FF3DD95031E1F207F9D7000000DFFFFC07AA7E7FFFB4DE44327F0F137F9E01FE01DF940000001FFF9E4F692801FFB19C2671FFA7CFA1E201E000ECE00000001FFF12879B23B17EF63C2EC47FC4BDC80781C00304400000001FCF00D96DBD23FFFE3C2FD77FC786D78F4FC00F04800003E00C4F0FC36385E0FE7E7C28857F";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "C79E97FF8FE8000000001FFC1C3B18C71C0BCEFCFA7E6C8E7F8797C3FF84E800000001FFFF101B00C71F3593FC827FE2153F01098B3F202800000003FFF7300208F7F089E3F802FFFC1EBF001ED3AF00A00000003FFFFF200008FEEF11A9F802FFEC7E3F000003FF10E00000017FFBE160004CFEFDCAE5E805BFC83798000DC2FE23E000001FFFEFFE40F071FEF2D6EC08051FDE79E0000A303FFFA000003FFF1DEF61D0F33CFBF5CA080DBF9FF080001EB07FFBE0002DFFF72FFF01D0CC18DFC99708059FF1F804313FB3FDD9C0007FFFC03FFD0198CB011FC5B18821FFE00002003F47FB840007FFFC010F3C0F99B3C307DEFCE8223FC0000683FFC7FBB803";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "3FFFA0010C040FD1603EC1CE750403DB000087C5FF81F37001FFFC00C190000FE15D40402DA73407CC800207F91E0FE3400FFFF001C0800086CECD0B4068460003C3810203F0380FE770BCFFE03F800000C7B0C0744D28C94300C3018000D0F01E0340FCFFC676000000E3A1C40F3FD23FE6B180000006C180F01F40FFFFE00C000000E741ED1E2CC7157F93C05800334300F07FA1FFF9CF00004401F650271F00CBFCFF99F03040605007E17FD03FFEC0000000033E4521870049B07F81E03F84F00C0F83BFD83FFF80001000070F4456650245E023E1E45F8FF3F83F078FD87F3F800070000F4F2BA7650045F1E720000F0FF3E03E1FEDD87FFFD00000000F";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N39
cyclonev_lcell_comb \IR|B[2]~4 (
// Equation(s):
// \IR|B[2]~4_combout  = ( \ROM1|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ) # 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a74~portadataout ) ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (!\ROM1|altsyncram_component|auto_generated|address_reg_a [0])) # (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// ((\ROM1|altsyncram_component|auto_generated|ram_block1a74~portadataout ))) ) ) ) # ( \ROM1|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\ROM1|altsyncram_component|auto_generated|address_reg_a [0])) # (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & 
// ((\ROM1|altsyncram_component|auto_generated|ram_block1a74~portadataout ))) ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a74~portadataout  & \ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ) ) ) )

	.dataa(!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(!\ROM1|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datad(!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datae(!\ROM1|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[2]~4 .extended_lut = "off";
defparam \IR|B[2]~4 .lut_mask = 64'h000F550FAA0FFF0F;
defparam \IR|B[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y70_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode547w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a98 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a98 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004200086319C1D90D8B4B5B3A1980606A7F57E052D260C0E7F5690E4FCBEB8D118D8216C0908C45714E48D6FC65E2F0A1DFE4EDD627CD23329D09D04389FB2A9774ACDBDF187ECB731CCFEE50B015084C7DB38AF4B0C20C9065EDD0F9EC576D77298BE07316F9D0A8E34F4C7AE41B75FE3325CE911CE34E3B9F01C8BF83554C156207B9394B42F21";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = "33E5C1D403E679176A69FDDB1787DE96B2A1438751BE358A27E3C0114F06CFF4124978DE43B4A14C70117308DFF8566F1604FF826E46712FC0983CEE240ADB3DBAE895AA4FD9FF1C6BB45EC0D51C8E921E904B1544A673AB3C84759727A47C7CB1FBA06FF7D552CCEB14C85602FAD7D0AAA4F55373C7C58F23E81AECE39EC245DD27E0D83FD0E8727C0DA3F447CCC1B281C274A4F45956F17DDCE344EC5F983B531393BA6CCB4703672C23156CF7C99ADE3C5C3C47C7E8100F5261ECFC0722A31C3E56015E28DE3ACF1B754C21CB42A2BB8F456E94F67A047C7B2412A395CAC14D0F24352CF59C1E4788CF654AB56A7FBC8F3BDC0B51C89AC113553BEAE8D332";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = "392FA0B76141CCB470AF938FD80D96CBB240FB082DA8711DABFC902AE3BD59861614789BCCFB0EEB53E30F88F515819305DCFC048DA088D7D1E6E2D381D83BEBEC00DF1C18D13654D24367FCE3A272A0BBA0D924121D6F3D89F246858C0695B303C418B5FFD89342CC9444E6ED33551FEDFCEC27B99BC387629E58B182F7647958FC6290F1C72B80D475FA0CE833D3D8386038B063B8577C361CDF6097A2FFE24019803E8197227706DBC604B447BC973ED063F822CCB5DBB308DE7F96840C25140F78ED6B722312C7BE520B35D2D455F3601BBFC2B35603CD1733B029A02513FCA18DFCC2AED801E4F393A4271C033041C3974FE56B66C5CB5E508D466CDF75";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = "3A90864B133EFD3DA581C893035D31CCCDFFFFC084557657ACC5C8261F89220CC5A2F2AA156CEF48EC9A07E5D09D947E0C025B6C3F4914F6D13A13E0549DFBB8AE3098F062009CE58E6D0ECCB6647A4438D5F341E53F7DCD9B12B353FF2B50140B0A60EAB89A710058A3D06E5A55EA79D18E4318D7DEA519127A2120FDACC413C57630476B00819A5DB808D72030CF7A195685D57CDF7C643FB39EB6F7C3F6512470A72EA1F05E07FDC04C4AA6578F4CE67E6E114CF30C150C4F3C10DAD91CBB0BDD4208CDA8111148C8B961C71929B49457F2096FF930FEA191DE2608043DC1E8224E3870E12429047BB6C5949245E0AA4741FFF60A8754D5C58B1E91F0A813";
// synopsys translate_on

// Location: LABCELL_X31_Y70_N42
cyclonev_lcell_comb \IR|B[2]~5 (
// Equation(s):
// \IR|B[2]~5_combout  = ( \IR|R[0]~4_combout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( (!\IR|R[0]~3_combout  & (((\IR|R[0]~1_combout  & \IR|B[2]~4_combout )))) # (\IR|R[0]~3_combout  & (((\IR|R[0]~1_combout )) # 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) ) ) ) # ( !\IR|R[0]~4_combout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( (!\IR|R[0]~3_combout  & (((\IR|R[0]~1_combout  & \IR|B[2]~4_combout )))) 
// # (\IR|R[0]~3_combout  & (\ROM1|altsyncram_component|auto_generated|ram_block1a50~portadataout  & (!\IR|R[0]~1_combout ))) ) ) ) # ( \IR|R[0]~4_combout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( (!\IR|R[0]~3_combout  & 
// (((\IR|R[0]~1_combout  & \IR|B[2]~4_combout )))) # (\IR|R[0]~3_combout  & (\ROM1|altsyncram_component|auto_generated|ram_block1a50~portadataout  & (!\IR|R[0]~1_combout ))) ) ) ) # ( !\IR|R[0]~4_combout  & ( 
// !\ROM1|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( (!\IR|R[0]~3_combout  & (((\IR|R[0]~1_combout  & \IR|B[2]~4_combout )))) # (\IR|R[0]~3_combout  & (\ROM1|altsyncram_component|auto_generated|ram_block1a50~portadataout  & 
// (!\IR|R[0]~1_combout ))) ) ) )

	.dataa(!\IR|R[0]~3_combout ),
	.datab(!\ROM1|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datac(!\IR|R[0]~1_combout ),
	.datad(!\IR|B[2]~4_combout ),
	.datae(!\IR|R[0]~4_combout ),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[2]~5 .extended_lut = "off";
defparam \IR|B[2]~5 .lut_mask = 64'h101A101A101A151F;
defparam \IR|B[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y66_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode496w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "0001B0E6216DAC980667FFF8FE952DA00145FFF80010013F9E000070D6285AE5201CCFFF70FB513F000C13FFF002C003BF640000E4846A2AB438718FFE01F6D83A0000081FF003C0400F201803D0BE7824F498E31FFC03FF94A64008000FC00000FF84201801F18270F662B9EE1FF01BC6549F80E00006620000FFE0241003EEC860B9AABBCC7FE01F872538E0230007D49961FFFD380C025DAC003882BF8CFCA33F069B760087801FEAF89FFFFF000C0220029262F28F19FC001F846A5A00780F3FE4607FFFFF000C020516FF9D4DCE31FB15838A7FC0027403FFFBA07FFFFF00000043DAFFF9DBEE21F5AF0385ECF40FF983FF78F0FFFFFF000019027FFFE9";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FBEE43E55C370676307F7FFDFFFDF1FFFFFF000015FD3CFE4E87EC5FE132DF0C3B69FFFFE7FFCFFBFFFFFF000031EA44FFD33FE85FC570FF121F21E0FFFFFFEFFFFFFFFFC0002DF2545F137FECDFC0B1FF14025E007FFFFFE7A7FFFFFFC0002FFB601F33FFE1BFC132FF080023C1FFFFFFE9EFFFFFFF000001F8AE9F32FFF1BFC2B2FFC016400FE1FFFFF9DFFFFFFF20000380281E3AFFBCBFC0F27FF0ED507E01FFFFFF9FFFFFFFE0006170C5C844FFB07FE6497FF85CB7E001FFFFFFFFFFFFFFE000ED48C6C04CFEF5FFE3727FF872800001FFFFFFFFFFFFFFE030FF00D4C29EFFFDFFE40AFFF86360000FFFFFFFFFFFFC1FF3B0FE00DBFD9DFE7DFFE1127F";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "F87BE8000FFFFFFFFFFFE003E3C4FF00A0783DFCF9FFE60C7FF8754C0004FFFFFFFFFE0000EFE4FF00A03271FC81FFEC15BFFEF91CC0203FFFFFFFFC0000CFFDFF00BF0621F801FFFC1CBFFFF05C5000BFFFFFFFC00000DFFFFF01AFEE63F801FFE87C7FFFF5CC0000FFFFFFFE8000009FFFFF01A1CF23F803BFC83E5FFFFFFD0003FFFFFFE0000000BFFFF201ACA73BF8031FDE7F7FFFFE1FC007BFFFFFC00000009FDFF2C3A40521F803BF9FFFFFFFFE7F8003FFFFD200000000FFDFC1E7803114F8039FFFFFFFCFFFDC0003FFFF8000000000FF9FC5FF4039347803FFFFFFFFFFFF580007FFF80000000000FF9F8DFF403C7A1801FFFFFFFFFFFFF8003FFC";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "C00000000000FFDF1E3E403E73100037FFFF7FFFFFFE007FFE000000000000FFFF3D80C01C211000337FFDFFFFFFF0007FF0000000000000FEF1A270C0180120003C7FFDFFFFFFF0007F43000000000000FFC1AF7BCD18C7C0003CFFFFFFFFFFE0007F03000000000000FFC0AB0FFFCA0780007FFFFFFFFFFF00007F00000000000000FF80A21FFFCF6E00003FA7FFFFFFFF00003E00000000004401FF91681FFFC7D800000FCFBFFFFFF801001FC00000000000033F836C07FFC7A800001FC07FFFFFF003801FC00000001000070F82C807FDC3F000001BA07FFFFFC007801F8000000070000F0FC69807FFC3F00000FFF0FFFFFFC01FE21F8000000000000F";
// synopsys translate_on

// Location: M10K_X49_Y59_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a75 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "EDA0E8BE8FE867E40ED943BFFF8BF9A93A8030E4F1DF5E6A71E7DC2B34606737E6D915F3FFFFCEF9B852811127E02F60CC180CC038BC5FC51037921C75FFFFC2EDDC474080A3E046024F93E40406B829326037BFFA77FFFFFAEDD161750029E01CA6338ACFF25EACFFE8B1F739EFCEBFF834E59885611516F0C98C0AA6A446469B99997FD7DCACB6FFF014E5FD557DE3F1A042DA1F7EA32CAE782876B2164B57B91FE3A4F5BDA540ADDC4006F4C8BA2D58CF1EF0CDB412C0DEAC1FE77074DCA74C5C5CE101B2E82476348C3BF03B5CE8C036C1BBEF895EFE8B5BAB4E73093B203A9B17DF3F69C4A7A86807F16CEF9556FEAE756A2E111C19B062BA122627A99D";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "D508FC03B6727FAA36DA7C6CE21E7C0F0D4D91A77CE91EA9E260541F035861BE113EEF2C1FA12E1E02B518C32A753F01694EA274DB01C4AC38CA7ECFA38EA57F9ED5B472AD6849890C8938AFC46A4007DE27E63ECFAD3A5C9FB915F9DF75668EFDD503235D806620052729AA7EFFA8517C8F801D35BB0DCB48A727221F571A4E923107AF587EEBAFDFC2F70B4DDD44ECFC406C75AA10A51A0B6EBC85D0D18E79AD6F826019D22211BE9F85D6C6560FA73A74151EF25DAD6760A179BE6998C2267C8D43317511EC0E547A19EBAF745F080370A1FD746AFC370A97F804ABE2CFE80054DA23F6662831B7F368C4ADFB64126B64394C5D95D312E48FAF9B1F147179";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "73055168C3C6D328BCDA89DF558665A70FF24C2E190014FEC9E00AED70C02613A7B068C25E2D7FC32F9FFD31D63B0016036DAD3CC5B0E18E0A170DD81EA8A195FDEBD7FE9B17EB6C2A012DA3109DB86160110637EF8DB3FD89841631FC34133A7C6A793BFD75E1AC20A830463CB45C1A00C7F24DA1FE7FEB107C5F791AFF4268BCDF0023B2186CF4D44771ED14738C7E0941708DD9BAB382E5958E7BE26BFE34760AA34B1593369F8EF98563AF53B3947C3A138FFAD249FE761D39C20D8ED5A476E624990FC9E32B30C7781F9CEE4286724E320F7F4D3E6CC16F730CF91D74C32BBA613067DEDCD9895A49D54A2F613952A101B872D63363236A3A80437BFAE0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "D3F153EC947239309CBF946D5C86D8F3F7636A99FF3929E2AC997D1F9ABE9FF5F6C835425C2FFC47D7F48E4A8701393CFC49BBC6EAD0B7A973EA4AF5091EF3A3115FE20EDAC1C0225DFD559E730B5138567B7B4D949517B05F0C0C1B3D9F42425158F44736302F08BC153EC7E50D389A58E088D830313CC609259AF0EA6E26615535D3C9A1811DDE2144BF846060CAE1C172CD3CB3EE5FCAE966764A8A6E4DFA83D56090088089F5FACD60172E1B7741DDC74F70914D1F441D2371AE10DD9B1C541F459272ADDDA12851EF6150710440127E2FCFF2E8CCFCF1438B073887AE7724381398D360E033F6F1F058C18372CEC1F0B93D03BB50DE3528391F4843EBF0";
// synopsys translate_on

// Location: M10K_X49_Y63_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a27 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "28FE662D8075BC17F3D37F0ED568E67E5390665000081C5B3A70FFAC7480E71A1E63FF26AA71A84620D119C33F7318469DDFC0FF98E200EF0BD1E3BFA965658601DB45C3CCFFFC1F6335B540FF9BC503FE0225BFBFD08386856E5AE3A561FFFC1FFC366F0061C7000BFC0786BF3FF013AAA2693265623BAFFE1FFD672100006C000A7E1293BFFFFBEFE8E2801245F0C253FF1FFCED0FC0012800003F1CF0FFFFC14D6F02ABA9DBF40671FFFDFEFE07F80FA800000F9BEA7FFFE9A36E62D942ED981E71FFFFFFFC07F80FEE03FE3F5DD5FFFFFB968582F6176D70B33DF7FFFFFF3FF80E57E0C35BB1C770FFFF550DEBD16C56E0C39FE7FFFFB1DFF80FD0FC1AB2";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "D564183FFFB9112BCE35E000A84FE7FFFF209DF0079F01EDD0C4A8143FFFFD9941EB42800167CF87FFFF40A0300201FE2F8F692802BFFBD73AF4D059A00093DE3FFFFF41401E0306002D3F1670161FFCB7F0C3D4998000D7FFFFFFFF465E0E1F0C7F62951BE01E3FF460171E7C9B80004BFFFFFFFF069FC61F09FE5443847003FFDC2208971593000075FFFFFF0F0E9FF60F0BFC5F78B90021FCC401387DE5B34001F7FFFFFE077E8FF70623FFD49E8C2261FFC8630B67C1A2C001FFFFFFFFFBFE8FF3407FECF1F5DBBEC1FFE86F0B0C01A78009F3FFFFBFBFFA8FFBC1BD00C0EC28DB21FFEC45E3C804A4641FFFFFFFBFDFFDBFF9F874C4EC0CE02D01FFB4E2";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "F54F05A4FFFFFFE3FE3FE1CC1FFC33F1C56263D7B701FF3BFC4D3602E83FFFFFF1F83FFFCE1FFC03F3CD69D5277581FE7EF18DDD07C9BFFFFFC4601FFF8EFFFC03FFFEBC1C9E5B83FFFE99D84187F9BFFFFF140019FFB13FEC01FFFF6117A7FFA3D7FF7F705B7F613FFFFF04001FFF2BFFC000F8FF388781433011FFFE1ED77F2CFFFFFE00001F7F67FFC000FCFF16A4B57B9CFC3FF89BC17F987FFFF800000FFF6FFFC000C9BF4C5A46431BFE12746C097FDBFFFFF8000007FFEFFFC008D9FF272EA62D1D5FC01DE8ADFFE8FC1030000007FFCFFF8010B1FF578446AD1459DE0FEB867FFC810298000003FFCFFF80187BFF53F8DE79259C62012332FFB10483";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "74000000FFCFFF80007FFE73F2E7FD9D5F780206EE4FE80E036400000FFF8FFF00C0FFFFB7FB87FCC6831B8E5623C0060C420040001FFF4FFF0000FBFC67FD07FC4C808AFC8D90200101800180007FFF47FE0000FBFC69F064FDBDE311F910CD600015400000003FFF831C01C1F9FECDF4707AFBF7025A9373200007400000003FFFC0000061E0FFB5E25385E3F70696D7AE900000C00000003FFF00000061CDBF58C0D38D06C7074B1B29500000400002001FFF040000E190FE9888C7FA0C0F1F5AD626C00140148080800FFF0E0001905B9D2C460FF2603F7E3E42DC6002C1FF86000007FF0E0000F06602AE1F9B0240FFF8160153C001F1FFCC000000FF5E";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N3
cyclonev_lcell_comb \IR|B[3]~6 (
// Equation(s):
// \IR|B[3]~6_combout  = ( \ROM1|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (((\ROM1|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # 
// (\ROM1|altsyncram_component|auto_generated|address_reg_a [0]))) # (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (((\ROM1|altsyncram_component|auto_generated|ram_block1a75~portadataout )))) ) ) # ( 
// !\ROM1|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (!\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (((\ROM1|altsyncram_component|auto_generated|ram_block1a75~portadataout )))) ) )

	.dataa(!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datab(!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\ROM1|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(!\ROM1|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datae(gnd),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[3]~6 .extended_lut = "off";
defparam \IR|B[3]~6 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \IR|B[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y54_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a51 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "B28E7A2C6E7BA5A3CF07E16C3A0769B44C1C8DBF3F50E187F02F785A472402FF41CF0F8EDBF09588F40C18DD96B63001D7BCA94CDB47155D4220DF1C3F3A329CABFA8F92D74D44C04120BF12D8D43DD32226B67F386DF1CB9EE4E83E827CD982807100AF2D89D78D63E588B21C71E5EB9EA3E2FC76C6ECE5C180246B4447B30A1C3654C476E0E7C77F05ADC4D0FFE7D076FA80D4DC48B8FEB1ED721A6EF393C077859FCB85EE36FD8F94FC019E1B73342BF48F385776D777FCB82C74E9CBE73677C946E41FD8517CF60BE3C7846275F3DECFB17045B3CB4957B64441EDF0D2AC86D205FFD4248CFFEF161A87F2B0F014B7577B25092F8EB115A3D5E185C8155E";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "17973AA701BBAE7D65DFB3B3BEFE6E3FA45DE0F5EE83DC246FE7B11C3303B8AE5EF5FF03BC80A671FF37BC686AF283C449FBCF888C7757E0E3CE54FDE358231381FFBFEE41323E83A7B2FFFFBA27225B81C34363BCF3D5056BC0FF2951E234028E4756D2BB4AE31FE381DB43A6B563D01693FFFE06F23919005DAE91AB782A64FFEF81D60C6589020A10AFF8000029390F00787913B440FC7E802E24CA9257E02F0366AFE3F00319E11C00B112142FDC7827B03586C6B21EF2973F0623C7FFA5E1640D80797819A65BA8E9984874D373A71E5C3A8DE1F83FF5FEA4F70F199C0EC485E383B939C84FB37E04A4F0176E047FF48A18EF4BDD880663429346DECF37";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "3A90F954A9FEB8666E7FF705033FD072C006B1881076F72CB134D861D9ACE148088FFFF9E8C2809A395B0420EC0BFC43F169C7409E5C6565CC0083F1F9FB30603A2E3F86806C0060ED59A15109F8096058EC0F041F4EF7AE31163CB750001F0C8CA74D4EE204805042B466678163818B74181234024801938BAD4772117807E4486203467C038180B40A0C3B0BFC9FFF548BED465A5B6E867C024EB1A33FC38100650A05BE4E8D9FFEC140AC3077BF12C1B6023671B18FE1C7010E860C1BEC0F000E8BCA24DE6D2AF8E18F365F6A4CC3F18F42CB9E078E4A538F80CF783406FBF6E2279F9460BD1CE0033E60BC40407A3A4ACFFB6E68650D3B67E221D7B29779";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "B8F8027CBEF5B460BA5279FFF5B30B559E5C36A00F8482CABD98FE1C7CD05FB7849EB8FEF21FD9D86CFCEA1BB0D808C05DD7C8FFF3FC57A3A8DF7D3CFCBBF318F2835CCB1BB1DAD0D48BDF986047CEA826206C2EBC853FF91B4F3A1B8914397ECED45C298E011F8E25AE3C3342FDBDFFF875F0FEA9C4BFBB52C718A81B07FFF80E52C77E182E5F49FFFEE8B9C4D2682DD885131BE5954000300CCE737FC9DF9EE7FBFEFCCC4520D15B9FBE64787447C000000026DDE7ED3FDD7FF1FE5F0C3C0AE40D9C1A213A6E0FE0000000D8DEF7E3DFA93C607F5E3F8F47EBAAF90F0FF225C3300000000D925FFF0F6E80007F20B7C7A9AA487B980ED445E7500000202DAE";
// synopsys translate_on

// Location: M10K_X49_Y64_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode547w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a99 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000873F8000359FE31FB87E81180A3CF1F9B8808405C9F3F00F80457F6B75F63F73FFB86343929514900BF814E0EE1B99F35E0032913E211C3C1BEFBD7CCCCCA8C81009F1B050CEDF24C5B0FE0CEBC0C0FCF83C1F9F29EDCAA8110FA1F39F3FF78275197FFF2FBA0FD1EAC8187F9E205873D8EF00F761CE0702BCF400DC0701AA24209383D6608C03DE";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = "E782048F9386C93C31D1FF274F8000A071C15E874B176D866271AA2EA8998FFF3344C1DC40726008C0309AA31FF5945712DD17C46DF9E54FFFA5365EBE69FA7C495CBC07149FFA2947B30F39E5C2418E9E3FAFFD46BFFEDA7C495BBB1A3A7FFED907B66B3BD0DC039C8F9FBF7D5F1E9EDB7CF6CB40A578EFFF162FFC453AC04603192F07B04C8F3FBCF97F855DDCC1CB2FFC6133EEDFDF4A5803137303E5DEBC8780F566DA41FFF49FBBFCE043EF84EF69D4836FA800A45B708FC0E6638133DFE58739FED163E5DE2FE50F9BA65C00045930E3B08A67E50783EE87F55C26F9E6EA77BF9ACBDE3418005F10FBEC8CEB086E00FE27F06E2CA1E42B87B25A57CE00";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = "3924D338F7FC40B13C5D107823F84F22A1E5E01FC0E3DF0135FCBF517C4F981F0CCA4C182004F8DC1C60EBCDDAE169BF079EFC2C73BF63B4CE235ECC0830041A300AF8FB929AE03BFE1C8BFCC30A3F73D69F3A1C2E0C3FE0010189DC6BE43640B1EC2084FFDB620F59FDBF1CCD6E444F907803C27478053C102968C1C57FFECE2F79DA7F1D4F724187887A830878305AF113222883F0FFE186A77EC9F84BAF76200A007C820718144F2E3F656C87F3BFE080524FD07056FF2BD0687FDFC20478144AF070466E4373FFE1D237EFF27606BF97C44FFF1FE002B9177A1E938A3B23F8BFE1A69976E2B8C67FA46B4BE06F7E010C9772C8A0E05BF3D21FE195716364";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = "43329E5B26B101939E01F6172DEBB86CDA03F5DFE8B874E9FC46AA3E75C0A0F893E0E04F57195CE05A4C01FCDFF0AD4011FCBCF63E0377183909FFD25BF78ADBCB5B08F07E0FF3E3AF60F0980465B2BA021BC9B2960437AEAB52D583FF377FF299FFCC10C99C61E076F1A3F415066D539EBB75E8C7FFBABEF394E0F804E93800A4C4D10AE1698203BF9056674DA3FFFD3EF2A3684C24B9580195CCDF0D7DB43236DB87F6E08AA3FFFF1FFAC0C17A529918013EE5D2FCF3F54201AFA770FF0867F7FEADF81300E89ACD340687C901894BFA1A1B16D85E1C6CA7FFFF4DF88DD04828CCB206AF3AC7E5A0FDF822DD5A5C13AD577FFF89FACF3B7A1894E08F104A94";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N6
cyclonev_lcell_comb \IR|B[3]~7 (
// Equation(s):
// \IR|B[3]~7_combout  = ( \ROM1|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( (!\IR|R[0]~1_combout  & (((\IR|R[0]~3_combout )))) # (\IR|R[0]~1_combout  & 
// ((!\IR|R[0]~3_combout  & ((\IR|B[3]~6_combout ))) # (\IR|R[0]~3_combout  & (\IR|R[0]~4_combout )))) ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a99~portadataout  
// & ( (\IR|R[0]~1_combout  & ((!\IR|R[0]~3_combout  & ((\IR|B[3]~6_combout ))) # (\IR|R[0]~3_combout  & (\IR|R[0]~4_combout )))) ) ) ) # ( \ROM1|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// !\ROM1|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( (!\IR|R[0]~1_combout  & ((\IR|R[0]~3_combout ))) # (\IR|R[0]~1_combout  & (\IR|B[3]~6_combout  & !\IR|R[0]~3_combout )) ) ) ) # ( 
// !\ROM1|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( (\IR|R[0]~1_combout  & (\IR|B[3]~6_combout  & !\IR|R[0]~3_combout )) ) ) )

	.dataa(!\IR|R[0]~1_combout ),
	.datab(!\IR|R[0]~4_combout ),
	.datac(!\IR|B[3]~6_combout ),
	.datad(!\IR|R[0]~3_combout ),
	.datae(!\ROM1|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[3]~7 .extended_lut = "off";
defparam \IR|B[3]~7 .lut_mask = 64'h050005AA051105BB;
defparam \IR|B[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y71_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a28 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "B00019C68000005BD01F2254F6486E507C5486C000000022FAA0005BF9800003198000333EB6096E6AFDD00080000000721900007FE0000002D8C040218F9E24528A7DC008C0000000C398C0007FC40000078980401459DB2634F37F838CC0000000D18600000F0000000F9E40C01E43CA23B4FBFC07BE000000008A6100001C0000000D9C40001ED056A3F95B9C056980000000070FC0011800000000BF0000056BC6C39A9A381BED800000000207F80F9800000001CC800009250683EDD85247C7800000000287F80FDE03FE0082DA0000029DA7E3CB1CAC4F7C80000000007FF80FCFFF3F254D90000001DA3F6AD176E85F1C400000004E1FF00FCF000603";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "7918000000D5B90AD2465FFECFE0000000DF1FE0068001E4E65E90080000095F10C3873FFE47E0000000BF3FE80101FFE48465C004000813E9C9FA9D1FFF2300000000BE7FFE0007FFE6FEE980080003791BE0CF1D7FFF2400000000B861FE000F80E8670F0004000391A391DF1F7FFFA000000000F8E03E000E01CB2FFF8004002BC59DABF61F7FFF88000000F0F0E00E000C00CB2E53C0100333FABF1A763FBFFE08000001F880F00F003C0046ECBEA238003392BD97FE3F3FFE0C0000000400F00F404013D3ECD8CEC0001F8A9E43FE38BFF60000000050077007C1C2FE2CE22C41000013B31C4BF7385BE00000000020040007FF8B3A8537F8A600000D0C";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "0A60FB388000000000001806A003FC0E3B908CCFDF0000020C0273FBF08000000000000003E003FC0C334B6823F98000030C42B0F87140000000000000064003FC000120F9B25E800001A512B8784140000000000300270013FE0000E6FE0E4100000046524100C1400000000001002C803FFF0700870023C1400000307CB9004C0000000000000078003FFF0300838C23D9900000149E12004E8000000000000070003FFF3640B7CA25817C00000323C8802500000000000000F0003FFF2600D8EE29A33C2000031FD5000000000000000000F0007FE74E00B87E491B176800001FA080000000C000000000F0007FFF8400A80FF084FCFAA0001F0B00000001";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "4000000000F0007FFF800008017803826060018A1800000403B000000000F000FFFF0000C40F1803C183FA00DAC48000070200000000007000FFFF04031C05F803C3808C020AEF0000000000000000007801FFFF04021E0E9B0383E011060BF8800008800000000000BCE3FFBE0601F60F8F8607F000A408ABA0000C4000000000007FFFFF7E1F01721BAFFC1FF001E5C893A00000800000000000FFFFFE3E3B01F7392FFCFEC000AFA42C600000400002000000FBFFFFFE7CC1C3E93FF9FC0000BE81DE000100148080800000F1FFFFFF86215659FFF1E00001FF4143400337FF8600000000F1FFFF9FCEFF3B98FB01C00007FE8260200183FFCC00000000E1";
// synopsys translate_on

// Location: M10K_X41_Y66_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode496w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFBFCE7D2B291801E000070874C2400E3DFFF800100100E1FFFF5FBFEE9EE8C003C0008F0F3A91C00113FFF002C00380FBFFFFFB7CEEBFB1C00F8001FE0EF8E9C000081FF003C04000FFFFFCED7FFE6A69E01F0003FC003857C008000FC00000FF80FFFFFECC41FF4A31C01E000FE400E853C0E00006620000FFE0FFFFFCCCCFFFCF21C03C001FE001E17160230007E4D961FFFDFFFFFCDCBFFFE3E1C07C035CC001FFF20087801FF4389FFFFFFFFFFCE0316DA0C1F0F803FFE001CA8200780F3FED607FFFFFFFFFFCD449005E23F1F0059A7C04007A027403FFF4A07FFFFFFFFFEFCECD000B87F1E00B00FC04E6140FF983FF78F0FFFFFFFFFFFAF8E0001F";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "C7F1C0189F080E06D87F7FFDFFFDF1FFFFFFFFFF9E0CE301BCBFF3C01D3080020ED1FFFFE7FFCFFBFFFFFFFFFFD2123B00307FF7C03976000419F1FFFFFFFFEFFFFFFFFFFFFFFC0E2BA0F0FFF3C03F76000405DFFFFFFFFFE7A7FFFFFFFFFFF8071FE0F0FFFF803FD5000C07FC3FFFFFFFE9EFFFFFFFFFFFFF07A1E0F1FFFF803E77000003B7FFE1FFFFF9DFFFFFFFFFFFFE7F99A1F9FFBC803FD2800020B7FE01FFFFFF9FFFFFFFFFFFFF9E52B7C3FFB00019698000206FE001FFFFFFFFFFFFFFFFFFFFE6B7FFC3FEF4001F23800006580001FFFFFFFFFFFFFFFFFFFFFFC4FF81FFFC001DF700000FB0000FFFFFFFFFFFFFFFFFFFFFFFC3FD83FE7C0019F600";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "000118000FFFFFFFFFFFFFFFFFFFFFFF807803FCF8001EF500000C000004FFFFFFFFFFFFFFFFFFFFFF80300FFC800013EE40000F5800203FFFFFFFFFFFFFFFFFFFFF80001FF8000001E3C0000E000000BFFFFFFFFFFFFFFFFFFFFF90001FF800001380000007180000FFFFFFFFFFFFFFFFFFFFFF9E301FF8004037C0600001000003FFFFFFFFFFFFFFFFFFF3FF9F7807F800E02180400002700007BFFFFFFFFFFFFFFFDFF3FF9FFA07F800406000000001400003FFFFFFFFFFFFFFFFDFC1FFBFFE13F800600000000000C00003FFFFFFFFFFFFFFFF9FC1FF3FFE33F800000000000000800007FFFFFFFFFFFFFFFF9F81FF3FFF79F80000000000000000003FFF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "FFFFFFFFFFFFFFDF003E3FFF70F00000000000000000007FFFFFFFFFFFFFFFFFFF02003FFD20F00000000000000000007FFFFFFFFFFFFFFFFEFF9F803FF880E00000000000000000007FFFFFFFFFFFFFFFFFFF9F8032F880C00000000000000000007FFFFFFFFFFFFFFFFFFF9FF0003A40800000000000000000007FFFFFFFFFFFFFFFFFFF9FE0003F43000000000000000000003FFFFFFFFFFFBBFEFFEF1FE0003FE4000000000000000001001FFFFFFFFFFFFFFC3FFF1FF8003FB8000000000000000003801FFFFFFFFFEFFFF80FFE3FF8003FF0000000000000000007801FFFFFFFFF8FFFF00FFE7FF8003FF000000000000000001FE01FFFFFFFFFFFFFF0";
// synopsys translate_on

// Location: M10K_X49_Y71_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a76 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "8FD9872D8A921560BBEDA240002006117415FEDEFE3FC21484ED25D74EE2DA8560EB680100001006216417FE2FFFFFF33C9420D9BFE03D59857068E42C00002802206C597FADFFFF9D8715B07999F81D6CE57105C6968000000221465DFEFFFFFFB9D31C8A0BC1500EA694B184536A4007CA02211245F3DCFFFF7A6B2C7D6CCF5468B65AB1C39256400FEC02405E4EE2DFFFFFD8E674F41C76F7F8D30AB040E9E5201C700241A24C8FFFFFFF983F04B111B6EF705B2EB040218F20183B030068415C7F3FFFD77EDE0CEEADA4B0698658C00193A4102E01207C5B0BDFA1F6DD87C5216FEDB321ADD5586800C1E3103A0900017FAB1FE1E9FC5258AEAE8D0FE1B4";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "F9587C00EC61801F01048F7FC27F80F1BC1AD99DD9B62B21D6E50CBF00FBF041FA0120D767D1BFE0E95334CB7796381861DA792CBF00773047E2012076E7B17FE0F09C8EB17C3DC011E1EA78AC5E807EB019FE01207C54E0DFC1F778BDA7ADA676C8E3E936AC1CC83EB810B401107B16A09FF35A6F6478B4B3752EE3F53AB67E180E58115001107E1B3CE7F3F062142B962E6D56EBF59CB6408D02FC3E9871807F77947BE10E01BD02DF38560867FA9A9673E680DA3E28F8807F047078603F4492412FEC85B187FACBD627F2A0083EADFC907F0AD67400498BBE9D4B24DE7003FAC8563FFB08FC12158C9859FFDC7BC101E15A539FD7E3EC117D61571F196E02";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "1217BE985ABFB3344CF03CB12B325287F808BD61D700193F09130B2E8858B7EB2082603B88E33F126FF8044CB077001B83889FB506485917E618015EA307B8166BBBB80226B0B7003301C81C855E405AEFE4C837E45720FBDCE5B6FE0362B0E6007201CC01017E5C5AFFC3C83CE4D9E62164D67D7E01915824006A01ED0302C7588267C048186FE27A903BC4E5FC03C9586400FCE1CD4400CB79A93CC3081E3D2B4CBA24E462B981D5A86403E863C547812DFB953462C61E7FD8A9FDC3B2E2BE99EBAC1C0F4983CDC5F8FFFF8610026A927E76AC8EA89DF3CC5CF5A43C1E4BA3CD47FE0FAFCA01204B2978887A49BF5FF9A9F87AD63A3C181B8D47FF80B3E620";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "D9CFEC30CBBB5D32C33DCDE0BDD202F80A938DE400C0F1E67B8BC5E052E2BB497257BB4F7CDE6A05E00F578DFCC0C6E4FA38C1CDFDA0FF494B4ABC7381E1EF291C901A471DFDC1DFE5F52E6A36D8A17B419E8AF6FA95E46F150213E3EE10FD01EEE4F33EE9F1F8B2BFD1C7A4D9E2049CBB858B87C13E18F960C266F39779E3F666378CAEF9C1C322019E8A871F83B4BFF8D40642F29E59C3F298768BADE17C8269B5B702807F08C145FF618250FA8649C3C0367008C9DE7C42DB2E27C240641EE1E3FE782F51FE8E084FE8747000865AD985D490B4C24000FE3375FF445A5275880A0FB7D46010F67CBC039440AC604001FF50C2F9CF403234880E07373C6800";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N42
cyclonev_lcell_comb \IR|B[4]~8 (
// Equation(s):
// \IR|B[4]~8_combout  = ( \ROM1|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( ((!\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM1|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # 
// (\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM1|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) # (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ) ) ) # ( 
// !\ROM1|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((!\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM1|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM1|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) ) )

	.dataa(!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datab(!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\ROM1|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datad(!\ROM1|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datae(gnd),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[4]~8 .extended_lut = "off";
defparam \IR|B[4]~8 .lut_mask = 64'h028A028A57DF57DF;
defparam \IR|B[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y75_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode547w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a100 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000078FFBFFFC7601B1F87F6F40893C02FF0400040135601FFF0008772980026C0345F87E5560881E84FF8000420E3C409FC2000BDB1443E03C0F6FF82E9F604AEF4CFF801B030CFF627F980FEF00BDFC0FB00F39780FAE700A51CC079039E1FADEA77ED7FFF3737ECE0570079CB81F1EB17B00CC0DD81CE1F9FCBF58FBFFF248503BFC303AEDE83F1F3";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = "83F7B6484E06C90F3784FE40C07F2D8F4EFE5B0747BA427527C3FD166FAE4FFF0E3D835F600E1F19CFDDF59D9FF34870E77DC5D8661FE7CFFFAA4B8E3E17F9035DC37F6120DFF966C847CDE1DCF30F855E3F97E2867F41F9033BC07DFA405FFDB6C0467BF2FE691F82CFFF82C21FBFA1F903EF50BF3A80EFFEB3C00E72FAEC7D1F000FFF89228F3F63FB00165A233F037FFED4480C0DBFEF651F0397FFC6203FC7FFF30110D6000B079FFF55B80D151F6EE31F0FEFFF8024BF87AFE20055BC00124727FF8B980F25DFE7F81F97D7FF86263FEF8F8607E588001847FF7FAD800F070FE77007C7CBE7C0261FCFDF7C0CB5C0001007F3BFC4800D52AFA3321FC3FB";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = "C6E07A3FE7D73F595DE1100803F81FF7E00D9BC7F19A1F01D0037CB27FF7FB7FF7B7E0181007FB9FFBD807B4E7D1905F07E303E3F23FE3F3BFD43560080007F9FFF148178A17F08F9E1FF90320A4BFF3D7FFCC2BA20C0FE7F9FFFC6807E84BE08B8C3F7B0039E08FD9E5FFC82AA2442FF784FFFA4417FF9BF30488FE3C801CED8FF9F0FFC9D0A200A7FF86FFF6441FB5F7F3A748FC0F001CE8C7FFE27FDB50A6802BFF82FFFB421BAA15FDD3CCF80EC01F6673FFE33FCFE0EF204B8031FFFB221BAE2BFDF04E7C89401F29C3FFF979CFC0CBB84C0070FFFCA1189ACB9E088F3C02401F27DA7EFB702F80BBE44C0310FFFFA1189A1D8E706FFC2B201F45177F7D";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = "B31B6134E4FE03007FFF5018DB198E60EFFC00001F1DEA3FF8B7F3C1A22ADF02801F1E5858CB02D67EEFFE0FA00EBDEC9FFC8F87C13093E07F48003E085849BCD56CEF0F86900E75188FFC8F879B71DFCC5FE00DFA2C784DAC49FAA400C5900E85141FF8AE5F9F2003223FE32BBA446C7D8D6AF2600043000F8C1827F88E3FFE9B1931A9EE587E16087D346AFE040003900F952FC3FE9E7FFE23903FDCEE246E223C6A846D75C4000148072BC183DEBEFFFE64ED3F28EA6BDE0B786AF275F9041801F0077DA7379CBE7DFEFA2E7E1266464E116222C2B69F64180098073D74B7EEBEFFFEFE9E7817FBD60E05A420C0B6DCE4800054050F7463DDBFFF7FF1B1E8";
// synopsys translate_on

// Location: M10K_X41_Y75_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a52 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "19E6771786F892B14007FE1354F881FD221CCB0E078FFE48000FCE379FE971FD79400FF19F03E9008DE2181B070E0FFE580049FC37770B333EF1401FC1E906E9EF9A7110516DBC3F9E5700E5B833CD35ADE94A403F85C897EA4F364101F8C5FBFFFEC700E7E8300F98B6528EC07E1EDEE753B1248807FB61FC7FEA9783FFA0B81E1B1AF60D20F8751BDE5F0D370106DFB3FC7F099C1388F149FE5EEE240C33FE531DF41DB2184906F3B3F3FEBF1B1120780DFF1CE15E0BD7F746B89C1DC98E49063871E3E0DA23A9B8041FF7E780F803262BE98C840FBA86E8C62B5FFA00267CF05C0A0677C5E6B40FFDED460CD40F0B40E8830A89100E5AC84C261E02AFEB85";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "B007DB4E46464C8268C06C4B83C8003F89F01F0615003FE78718014F5644470880F8C6FC449682F1FF84985F730D0027DC909030F91F101F2A80D8801C2019BB7FFF1AD35F9BC1006B9192A001166A587E3E81DCE50CA904C3FFFF10EB6729FD01F3330E44D050AFFC7E3C8158E59C2C035FFFFE0186831DFF8FFA77529FB4540FF07E34CD156A7D7C0667F800012CC115FF9180F7F21F205B3FF9FF205F37E6E77C7A4FE0008138051AFDECC1F3C187BC3C8FEBDF3A5F7E9C4DF80A93C000A363650AF89EBBF8608BD01617A65D261F62533FFCBC8807C0F3F952D5721C0BFE2A83C018265669B31CD1249FFBA8000380F2FB31E5BF1C17FE31C2B4CD0017B1";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "CA998A0899F9D0001980F0F796FE33992FFE20C01907B434A0DF9EBD2218E2A0088400F826307F8BDBC4FD80800C4FBAEA20F3816A43904D70008201F80EA01FFFD380780040013FAE6A227186101F9125F000051FFE7C520FF3D780C0004004238B79F87E8C304FBEC5B86000FFFF15CA07FBF67E40000600074F77DEFB8DB047AF8CB87C007FFF8D4C03F88E7C00034500AFFB69C9A1CDF007A14E6C3FC07FFF100303FD157C800466078BD52284C98E1807F1D3C60FE03F7F1A1403E1C3FF00060083BB0F580F070BC833E0910F03F07F7E01BE000C85E6000211CA5B0B025B43CE68139F309F0000FEF83B0480748DE100081987840F9606E38F90319198";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "BF0001FCF5113C407BFDD5000835B634150250A5E30301CB169F0003FCF6632FA46FFFE000085B706C19BE53B16D0741EE5C8F000FFC7BCC2FCF643FD20005154C074C8E5333B18F508C409F9FBFCE37AD4FEBC1BF980005B14332138FE2B8224B3088188FFFFF8EBDB5C3F2DCBF9400002DE8471798B3B90B65E03FF887FFF80E9C7481F8F01FAC0000AFC09EB9024998EC89E01D984000300CCE090039E05E000001BAA4505F0EA5DB640580147480000000C63D801BC05E400000C0ED397D1075DAF645C216F080000000A042301E000D400000C9D89DB48BB0DB3241CA0322A00000001894400020888000036AD015D234F259623CF82386E00000008668";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N18
cyclonev_lcell_comb \IR|B[4]~9 (
// Equation(s):
// \IR|B[4]~9_combout  = ( \ROM1|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\IR|R[0]~3_combout  & (\IR|B[4]~8_combout  & ((\IR|R[0]~1_combout )))) # 
// (\IR|R[0]~3_combout  & (((!\IR|R[0]~1_combout ) # (\IR|R[0]~4_combout )))) ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\IR|R[0]~3_combout 
//  & (\IR|B[4]~8_combout  & \IR|R[0]~1_combout )) # (\IR|R[0]~3_combout  & ((!\IR|R[0]~1_combout ))) ) ) ) # ( \ROM1|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a52~portadataout  
// & ( (\IR|R[0]~1_combout  & ((!\IR|R[0]~3_combout  & (\IR|B[4]~8_combout )) # (\IR|R[0]~3_combout  & ((\IR|R[0]~4_combout ))))) ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( 
// !\ROM1|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\IR|R[0]~3_combout  & (\IR|B[4]~8_combout  & \IR|R[0]~1_combout )) ) ) )

	.dataa(!\IR|R[0]~3_combout ),
	.datab(!\IR|B[4]~8_combout ),
	.datac(!\IR|R[0]~4_combout ),
	.datad(!\IR|R[0]~1_combout ),
	.datae(!\ROM1|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[4]~9 .extended_lut = "off";
defparam \IR|B[4]~9 .lut_mask = 64'h0022002755225527;
defparam \IR|B[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y73_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a53 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "EFD993E7E5078F80C007FEEB57FA89FC6FE3BFD0009FFFB7FFF101F1E7E20FFCB0C00FFF4623FB80FC6FE7AFD8017FFFA7FFF243F047028F01D4C01FFF9A46FB6FFA7EEFA6B2037FBFAFFFFC17F00D119C1FC0C03FFFE11FF92FE67EFF8E22077FDF2FFFE827F00F18103F02407FF6CCFFF091E4FEF98F8206FF675FFFD87FF81EDF713F0060FFDC83CFFC95F1FFF9DC7003FF3E7C7B8F1F39FEA645FC0173FEE51DE7FC27F9FFF9FD300FFF80AB752FF7FD7F0120EC0337F2E8C4F7FC6FFFFFF9FB7017FFA5F3CE2FF7FC77E763C803D9E76202F7FE5F7FFF79F84017FF097F1787FBFD77FA65C80FC3F4C401EFFEDDFFFF7CF876EFF1E0DC17C7EBFFEFF074";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "C00785BFC400F7FEBFFFFF7C7497DFC0C9C81FA7F3FFFFE06F80010113C40077FE2FBFFF7B7DEECE0037804F23FFFFE7C1273000ED9B140015FE0FD9FF7FF4E80000FDC37F43FFFFE38EC04001E13D9C0001FF0FF9FFFEF0B00000FFC35ED1FFFFEB0DA0E043A010380003FF0F33FF7FF2A00001FF8628F1FFFFE20EC64021A61038000BF30AE67F7FF1E007FFFF2C1EE9FFF1C00F10E827AA70300017E108FF617F91D01FFFFF3852ECFDE1C00FFA7033EC50302007E1011FBFFFE18C3FFFDF6170F2FE03F807E7F41FF4C031A201E11FBCFFFF6387FFFF0FF971C9FDE3F801E7FB8F99C061B603E232F87FF89F07FFFF0EFB401C35E7F001EFBD3FCFA0E1FE";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "18E455E279FB300007FF0FF75E0117E7E0019FBFE45B09C2ED1EE5AAD7F8E7600883FF07E6C60029EFC0037F7FF1ECC8066C1FFB59A3F042400081FE07CFCE002DEF8005FFFFFEEC70852685FAB7FFF004400004E001FEA80015FF8037FFFFF9BC79866E837977BFFE844060000000F916000DD6013FFFB9FB50A98C068B797FBFEF80407C00000078FE0005CE037FFC33FF9017B600DFF8DFFFCF00503FC00000F07000009C037FFA1E7BCC05FD04FF3BDFFFDF0E380FE00080FAE20001F801FFFA5FF39C05D70EFFF88FCFDFFEB003F00081F8C5800CF000FFFFE63D240E8F46BFBE8FEF9F7EE000000107F8B70070E008FFF5E733F6039E2A9BBDA7CF916A";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "C00000030D50C3C003C01CFFF3AB25EC113A16DFFAF7FFCB94E00000030DA050640E003DFFF7D73391189CD3CDBBB7BFCFD8F00000038822903F7FC01DFFFEBF67C92CB013CF33F7AF8FC0E0000031CB61601BEFC06FFFFB242CCD23B502C7E1DBEF8FF8F0000071C399000EE0C065FFFF4BCF9803B443C44171FFBFF8F80007F163C4400700604BFFFE5AFEEB0B3FF1E4CE55FFF260BFFFCFF3F1F9000600617FFFFED8B994AF12B9E77FE9FFFC783FFFFFFF39FD800600607FFFFF40721F8F0F79E63EC1FDFEE03FFFFFFF5FC4300000313FFFFFC0A76607BC7CE6FCC9FDEFC26FFFFFFFAF82700010307FFFFCA12FE40388FC67BAF8FFE0062FFFFFFFF7E5";
// synopsys translate_on

// Location: M10K_X41_Y67_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode496w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFF5F6EFE283818001FFFFFF41BE2FFF38A0007FFEFFEFFFFFFFF9FFEEEB9B000003FFFFFF6DB91FFF6EC000FFD3FFC7FFFFFFF3EFDEE3EA000007FFFFFFCABDFFFFFF7E00FFC3FBFFFFFFFFF3FFDFFEE380000FFFFFFFD87D5BFF7FFF03FFFFF007FFFFFFF3DC3FFF2000001FFFFFFFD7FC4FF1FFFF99DFFFF001FFFFFFF3BCBFF1CC00003FFFFFFFE0EE1DFDCFFF80B269E0002FFFFFF2FBBFFC7800003FFFFFFFE0DEDFF787FE01107600000FFFFFF0637FFD0600007FFFFFFFEED29FF87F0C0011F800000FFFFFF3A47FFEF40000FFED7FFF9B6DDFD8BFC000F5F800000FFFFF232C7FFFA80001FFDB9FFF8FED3F0067C00870F000000FFFFE904EFFFFF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "C0003FFEE27FF7F4D780800200020E000000FFFFF505EFFFFC80003FFC4B7FF5F9EE000018003004000000FFFFD20DEFFFF000003FFE4FFFF3F5FE000000001000000000FFFFD201FFFFF000003FFE4FFFF7FBF0000000001858000000FFFFF400DFFFF000007FFF2BFFF3F7E0000000001610000000FFFFFC001FFFF000007FFD0FFFFFFFF0001E00000620000000FFFFFF80FA7FF800437FFE8FFFFFFFC001FE00000060000000FFFFFFA137FFC0004FFFFCA7FFFFFFD01FFE00000000000000FFFFFFF676FFC0010BFFFAECFFFFCFC7FFFE00000000000000FFFFFFFFC2FF800003FFFC71FFFFFFF7FFF000000000000000FFFFFFFFC3FD800183FFFDF0FF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFFFCFFFF000000000000000FFFFFFFF8078000307FFFBFDFFFFF7CFFFFB00000000000000FFFFFFFF803000037FFFFFFC7FFFF7DFFFDFC0000000000000FFFFFFFF80000007FFFFFBFC7FFFFDD7FFFF40000000000000FFFFFFFF80000007FFFFFFFF7FFFFFD7FFFF00000000000000FFFFFFFF80000007FFFFFFFFBFFFF9CFFFFC00000000000000FFFFF3FF80000007FFFFFFFFBFFFFD5FFFF840000000000000FFDFF3FF80000007FFFFFFFFFFFFFF5FFFFC00000000000000FFDFC1FF80001007FFFFFFFFFFFFFF5FFFFC00000000000000FF9FC1FF00003007FFFFFFFFFFFFFFBFFFF800000000000000FF9F81FF00007807FFFFFFFFFFFFFFFFFFC000";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "000000000000FFDF003E0000700FFFFFFFFFFFFFFFFFFF8000000000000000FFFF00000002200FFFFFFFFFFFFFFFFFFF8000000000000000FEFF80000007001FFFFFFFFFFFFFFFFFFF8000000000000000FFFF80000007003FFFFFFFFFFFFFFFFFFF8000000000000000FFFF80000005807FFFFFFFFFFFFFFFFFFF8000000000000000FFFF8000000080FFFFFFFFFFFFFFFFFFFFC000000000000000FFFF0000000003FFFFFFFFFFFFFFFFFEFFE0000000000000003FFF0000000047FFFFFFFFFFFFFFFFFC7FE0000000000000000FFE000000000FFFFFFFFFFFFFFFFFF87FE0000000000000000FFE000000000FFFFFFFFFFFFFFFFFE01FE000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y69_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a29 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "10003008FFFFFF916FE303C8B87696E47FD3067FFFFFFF1CF9200030077FFFFFD2FFFE43E97836A194FDD7807FFFFFFF309840003019FFFFFD8BBFFF31EC983BA3F47DC00F3FFFFFFF0423C000303BFFFFFF97FFFF98799C3B809C7F83073FFFFFFF1519000030FFFFFFFFAFFFFFD0756B3F85BC7C01CFFFFFFFFF0A61000003FFFFFFFF7F7FFFEEFAE83F818C1C03E1FFFFFFFF050FC00107FFFFFFFFE5FFFFFA6C199FC37C580BA5FFFFFFFF0307F80F87FFFFFFFE96FFFFF626045FC50C682FB8FFFFFFFF0087F80FC1FC01FFFF5BFFFFFD174B9FE438739FC03FFFFFFF007FF80FC00000FEFEDBFFFFFE930B57D71839BF601FFFFFFF001FF00FC00001EE";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "FBFFFFFFFF1180B7D2381FFFF03FFFFFFF001FE8068001E37F20BFE7FFFFA9C59DC1785FFFF89FFFFFFF003FE00001FFE3C6B97FFBFFF7E7E2ADC3E2BFFFDDFFFFFFFF007FFE0007FFE275683FFFFFF7D7F339F7E27FFFEBFFFFFFFF007FFE000FFFE418FEBFFBFFF7FBF267D7E07FFFFDFFFFFFFF00FFFE000FFFC7027FBFF7FFFFF3D8267FE07FFFFFFFFFFFFF00FFFE000FFFC3042F9FF7FFF7FFF8BBFFC0FFFFF3FFFFFFFF00FFFF003FFFCAEEAE6D87FFF7FBF85FF7C0FFFFF3FFFFFFFF00FFFF407FFF4FE4DC70FFFFF3F1FAA7F7C07FFFFFFFFFFFFF007FFFC1FFFF5C7A26D67FFFFBEFF8EFFFC0BFFFFFFFFFFFC303BFFFFFFFFF5D79FBD2FFFFFBFD";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "F803FBC03FFFFFFFFFFFFF01FFFFFFFFFE457DD738FFFFFDF0787DFE80FFFFFFFFFFFFFF02FFFFFFFFFECAFE257F7FFFFCF6F8D3FF017FFFFFFFFFFFFF06BFFFFFFFFFB7662B60FFFFFEFEA898FF017FFFFFFFFFFCFF27BFFFFFFFFF86608740BFFFFF1AA878FF017FFFFFFFFFFEFF2FFFFFFFFFFFE578EB801FFFFF84241E7FCC7FFFFFFFFFFFFF7FFFFFFFFFFFF794C3185FFFFFF186857FAE7FFFFFFFFFFFFF7FFFFFFFFFFFD3CABF4093FFFFFC7EB37FD77FFFFFFFFFFFFFFFFFFFFFFFFFC3EEA720CEFFFFFC7E98FFF8FFFF3FFFFFFFFFFFFFFFE7FFFFD3FEDF78EF27FFFFFEF2FFF5FFFF3FFFFFFFFFFFFFFFFFFFFFD3FFDF7C06F99FFF7E7BFFFFFFFF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "EFFFFFFFFFFFFFFFFFFFFFD3F3DFFF807F97FE7F79FFFFF87D4FFFFFFFFFFFFFFFFFFFFED7FB9FFFC07C15FEAF6AFFFFFDFDFFFFFFFFFF7FFFFFFFFFFE5FFBFFFFC07F74FDFF6F3FFFFC7FFFFFFFFFFF7FFFFFFFFFFF57FEFFFF801FEDFDFF29BFFFF73FFFFFFFFFFFBFFFFF7FFFFF93FFFFFE000FFEFDFFCBDFFFF37FFFFFFFFFFFFFFFFF3FFEFF57FBFFFC000FFFE6BE9DDFFFFF3FFFFFFFFFFFFFFFFFBFF1FF91F9FFFC013FFFF67FD25FFFFFBFFFFDFFFFFFFFFFFE7FEC3FC7E1FFF803FFFFD37F697FFE3FEB7F7F7FFFFFFFFFFF7FCE7F22C9FFF01FFFFFD0FF31BFFEC80079FFFFFFFFFFFFFF7FAE7DE048FB003FFFFFF88F617FFC4C0033FFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y76_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q [5],\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a77 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = "701F9FFF8982FCE138FB33FFFF8BFFB670E3FE410000317CF78A1B9FDFE1C3FCE1F87B31FFFFEBFFBE70E1FFA200001C24F6ABDFDF3FFCC17CF1F97F34FFFFEBFFBE78A6FE2200004D27F63F3FFF0FFCE0DCF1FC7D9EFFFFE3FFBF78A7FE2200001D23FE357BBFFFFE60EC71FC7ECA7FFFFFFFBF38BA7001000001325F9B723F07F8704671BFBEDA7FFFFDFFFF7CBB1F01000093DECF9F634E17F83036703FFF693FFFFBFFFF84B973008001B37F3FDD094E16703822703FFFED3FFFF9FFFFC4B3A2804007F07E2FFC105C0930181A383FFFBFBFFFEFFFDFD4ABB5803F037A0659695D3C08A19C133897FFD6FFFFFFFFDFD08CB5400107F87AF4B6D3C434218C";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = "173883FFEF7FFFFFFFDFD885DD400003FF8A81E48EC43021CE0F3CC0FFF37FFFF3FFFFE904DE80001FE335354452441E61C60B1CC0FFF7BFFFE3FFFFE9803EC0000FF6060791B05C1EE1E60B9C41FFFBBFFFFFFFFFE714BF6001E8A78ED99BD0EAD6E3E7039C020FFFFFFFBFFFEFE6147F6003E8F1A49FDE7CFBB0E3F3078E05E3FDDFFEDFFFEFE0195F00039C700E2FE5F1B3E8EBF3858E77F1FF5BFF5FFFEFE27BF78401FE3301C587FF990067F9818E4FF8FE3DFFEFFFEFE27D938A00FFF70F9CEAFFF831E7F9C3CE3FFCDF2FFFEFFFFFE378538900FE71C9D181B7A27FE3F9C0CE3FFC60EFF3F7FFF7C270798480BE18E57AC3AB43FFF1FCE0CF1F1E5FB3";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "F3F7FFF7C07831C2432FC1E4EAFF3B67FFF8FCE1CF001E7FE9F3FBEFF7C27003C04C97C7B52E9FB0EFFFFC7C706F001C83F0FFCDC7F7C05003F8016544D5208AB8CBFFFE3E706F003D01F07FFDDFF7C22001E8370A20E15D2BC2C6FFFF3E70EE007E01F07EFDFFFBC21001E83C1FA3BF4A8DED0DFFFF9F382C007101F07CFEFFFB42C800E81891532C31B57F85FFFFCF382C00EC41F07FFEFFFA689002701EC273B6539E7E03BF9FC7986C03C823F87FFF3FF87C9002741E8005D748BD7C03BDEFE39C140FADC3F07DFFFFFC7D90023B10818FD249F67903C477F19C141FC7D3F07FFFFFEC39902817C58731864FF5FA0399FDF8CE363F06ABF07FFFFFF811C0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "023800CF2D06DFF87A47BD9EFCCE06FE05ABF0FDFFFFFA11F9EA3602ED11862F3412C73C837E6613FC05E7F0FF7FFFFF09F98016077F08D48589248773003F2713E80197E0FABFFFFE0CFF2384237E00C06AB3470E7FF80F1309F00127E0F89FFFFF0EFF23C2037C4038324CBE0EE69F03838C40027FDCF81FFFFD0E7EA3E40B3EC8F671683E1EE401E089870000FF3FF99FFFFD0E7383C40F81897BB2B6433FE58A380180000A0E7FFD09F3FD067793C037058FFF86FD82FDF31FC801C0001E0EFFFC1863FC027FD24017738FFFFEFF20FFF7BF8301C000FE5DF1FC0C43FF8B7FD4007FCF9FFFE44B0DF7F73F9C81C001FEEDDBFA8740FFCB7CD000EFFF97FF";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N45
cyclonev_lcell_comb \IR|B[5]~10 (
// Equation(s):
// \IR|B[5]~10_combout  = ( \ROM1|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( ((!\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & (\ROM1|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # 
// (\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM1|altsyncram_component|auto_generated|ram_block1a29~portadataout )))) # (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ) ) ) # ( 
// !\ROM1|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((!\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # (\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & ((\ROM1|altsyncram_component|auto_generated|ram_block1a29~portadataout ))))) ) )

	.dataa(!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datab(!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\ROM1|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(!\ROM1|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datae(gnd),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[5]~10 .extended_lut = "off";
defparam \IR|B[5]~10 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \IR|B[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y66_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode547w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a101 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFC07FFFF900041F8012C4070C001FF800003FE1B004000000F892B7FFDA000F9F800366070E003FFC00041F047C0A000000C011D1DFFA000FEF800BE60327003FFA01B00F0028260180FEFFF43FC0FC000F978009F70725E03FF8039E002416750EFFFF3CCC1C00080007CB8000F31034F03F3D01CE081000F4F07FFFC3F1F7C03C0381C480016B";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = "8032F8303E86C9080801FF803FFFC3F07B002C07408380047BC03A781F9E0FFF001A015EA001FFC3B01C09461FF0C0600631C41A181FEF4FFF90400FBE1FF8FF87B0071A831FF8E0000739E01F8C0F833E3F8B0106BFFFF8FF87B001FD019FFC7008061DF21D861F818FFF86419F5F3FF8FF43B0003E000FFE71880E14FA0D821F009FFF81008F4F3FF8FF23B80000030FFE33880E2CFF0E821F0357FFC400BFB7DFF0FF2F300000078FFF32080F207F0E001F0FA7FF81003FB78FE1FF2E5000080727FFB8080F147F87001F87FFFF82003FD78F81F88E60001007F7BF9C080F19BF870C07C7DBFFC0001FD7CF03F0DE20001807F2FFDC480D097F83081FC3EF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = "FFE0043FFFC7FFE18E21101003F9DFEF880D895FC18E1F01FDFFF44C7FEFE3FFE76420180007F89FF7C80F8D1FC18F1F07F5FFE00C3FEBCB7FE74020080007F9FFF7C81F827FE0841E1FFFFFE0593FF3CB7FEF98620C0FE7F9FFFBC80FE4EFE0868C3FFAFFF9950FD9E97FEF4062440FF7FCFFF9C01FF06FF00208FFFFFFFC380FF9FC7FEEB0620087FFFEFFFDC41FF2C7F00108FFFD7FFD7907FFFC7FECA066400BFFFEFFFEC01FEA27FC608CFFFF7FFF7343FFEC7FE8006F404BFFFFFFFEE21FEA23FC508E7FFAFFFEF473FFF43FE8004F984FFFFFFFFE601FFE039E004F3FFABFFE2E3C7EFC3FC8000FC04FFFFFFFFF611FFE018E700FFFFBFFFE8CED7F72";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = "3CDC008FC0FFFFFFFFFF309FFF058E748FFFF15FFEB48C3FFB383C008BCCFFFEFFFFFE381FFF0CC6688FFFF9DFFE74B4FFFF3038001DDDFFFF77FFFE385FFFAEC7688FFFF8FFFE0CE5FFFF30380065D1CFDFFFFFFE1C5FFBAE43F987FFFEBFFEFCF9E7FF1060007A79E3FFF3F6BE5C6FEB8E63F847FFFD2FFF7DFD43FB104001F26EF1E3FFDBBE0E1FEB0763F487FFFFAFFFFEAF27FD000001C60FFFD3F3A7BE2E17F9B761F487FFFE3FFFA50323DF0080019360FFA6FBFE1E070BF9C371FC47FFFFD7FFF423019F00820131EB7F84FFDF1E1707F9C330FA47FFFF37FFFA7001ED0000012DA97FE07FCF3E0387F9C130FA67FFFFDFFF887083DC01000033B0FF";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N24
cyclonev_lcell_comb \IR|B[5]~11 (
// Equation(s):
// \IR|B[5]~11_combout  = ( \IR|B[5]~10_combout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( (!\IR|R[0]~3_combout  & (\IR|R[0]~1_combout )) # (\IR|R[0]~3_combout  & ((!\IR|R[0]~1_combout  & 
// ((\ROM1|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # (\IR|R[0]~1_combout  & (\IR|R[0]~4_combout )))) ) ) ) # ( !\IR|B[5]~10_combout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( (\IR|R[0]~3_combout 
//  & ((!\IR|R[0]~1_combout  & ((\ROM1|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # (\IR|R[0]~1_combout  & (\IR|R[0]~4_combout )))) ) ) ) # ( \IR|B[5]~10_combout  & ( 
// !\ROM1|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( (!\IR|R[0]~3_combout  & (\IR|R[0]~1_combout )) # (\IR|R[0]~3_combout  & (!\IR|R[0]~1_combout  & \ROM1|altsyncram_component|auto_generated|ram_block1a53~portadataout )) ) ) ) # ( 
// !\IR|B[5]~10_combout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( (\IR|R[0]~3_combout  & (!\IR|R[0]~1_combout  & \ROM1|altsyncram_component|auto_generated|ram_block1a53~portadataout )) ) ) )

	.dataa(!\IR|R[0]~3_combout ),
	.datab(!\IR|R[0]~1_combout ),
	.datac(!\IR|R[0]~4_combout ),
	.datad(!\ROM1|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datae(!\IR|B[5]~10_combout ),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[5]~11 .extended_lut = "off";
defparam \IR|B[5]~11 .lut_mask = 64'h0044226601452367;
defparam \IR|B[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y55_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a54 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "FC9FF217E7007F3FC007FF1CD806760391FF8EE0007FFFFFFFFBCFF127E30003DFC00FFE393C07770391FF8EE000FFFFFFFFFBEFF0470380FFE7C01FFE767907180581FF86C000FF7FFFFFFDBFF00D1183FF83C03FFFF9E007181981FF8EC000FF3FFFFFEFAFF00F180FFF03C07FF77F000F821B01FF8EC003FF9FEFFFCFAF381E1F0FFE01E0FFC57C3003860E00FFDDB007FFFFCC7B8FAF39FE06C3FE01F3FE09E21803A40600FFFC3007FF7FDB7127E7FC7F0063FC03F7F1C3030803EC0000FFF8700FFF7F93E827EFFDF7E761FC03C01FBC010801FD8000FFF8400FFFFF9FF007EFFCF7FFE5F80FFFF938000001FF8000FFF8001FFFFF3FF007EFFFEFFFF5";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "F807A03038000001DF8000FFF0603FFFF63FF047FBFFFFE7FEF001656C38000001DFC000FFF0713FFFC87FA0C3FFFFE7C1FEE00047ECE8000001FFE600FFF077FFFF003CA0E3FFFFE380FEE000CDDFE0000000FFC6007FF07FFFFF003CA1E1FFFFE3003EC041CDFFC0000000FFCE00FFF27FFFFF0079E7E1FFFFE2001EE023CBDFC0000000FF1F807FF01FFFFF00D3D7F1FFF1C0001C7023C19FC0000000FF1F9F7FF03FFFFF00C7D7F0FDE1C0000F7837CB7FC0000400FFFF81FFE07FFFFF009EF3FCF803F8001B7817DAFFC0000A00FFFFFFFFE07FFFFF0006F03E7403F8001DFC07D5DF80000201F0FFFFF880FFFFFF0104E003B007F0001EFFC357FF0000";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "0903CDFEF9F80FFFFFFF0008E600D007E0007F7FFB6FBE01120D039FD8F8E01FF77FFF0019FE00740FC000FFBFFD96CB01930D073B83F0403FFF7FFF0031FE00100F8003FFBFFD8BEF03D90E067FFFF0043FFFFBFF0002FA00081F800FFFBFFDFFEE02990984F7FFFE843F9FFFFF0005FA00001600FFFFFFFFFFE602F10D04EFFFEF803F83FFFF0005F000000E00FFFE3AFB37FC01FF0905FFFFCF003FC03FFF000FB600001C00FFFFDDFBFFFE00BB05C6DFFFDF007FF01FFF0005F70001F800FFF88FFB6FF620B105C78FFFDF807FFC0FFF000763000CF001FFFFEEF747FF70F905810FFF9F007FFFFFFF0006D38070E009FFFFF6F7B7FF7931058207FF9104";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "7FFFFFFF02EDB78003C01DFFFBD6EE3DEFFDE901C607FFCB887FFFFFFF03FBFFC40E003DFFFB528FDDE77FEC01C627FFCFC07FFFFFFF07B7EFEF7C001DFFFBFEF7EFF37E6C03CEF7FF8FC07FFFFFFF074FDFF3E0000DFFFEEEEFEFFC7DFD031EDBFF8FF87FFFFFFF0062BFFCDF0007FFFEF53FEFFC71FC03BF01FFBFF87FFFFFFF803BBFFFFF8037FFFEC73F0FF4E7FE0332E1FFF0007FFFFFFF80067FFFFF803FFFFEBF5E14F0C6BE018241FFF3807FFFFFFF40037FFFFF803FFFFFB7BFEFF0C67E00C3E1FFF1007FFFFFFF603DCFFFFFC17FFFFFBFFFF7F87E7F01C1E9FFE0021FFFFFFF30718FFFFFC07FFFFE1FBFF9FC7E7F80C458FFE0061FFFFFFF381C";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a78 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "80207FC0778303E1C7073C00004C0076FF020041FF000F7B0890207FE01FC303E107873E00002C007EFF000123FF000F3B0990E07FC003C183F107833B00000C007EF7010123FF003F380980407FF003E083F1038399000014007FF7010123FF007F3C0180447FF801E0C3F10381CD80000C007FB7048F01FF00FF3D80804BFF1807F061F10041DD800006003FF3040001FF01EFF98084537E1807F021F08000EEC00006003F2B060000FF03CFF0C082637E198FF831F080006EC00006003FEB0C01007F038FF1F083067C3FCFF811F880007E400010003FFB0640003F078789DE862E3C3FDE7C18F8800037000000003FFF02408001060405F770A76C3BDE7C";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "18F880001F800000003FF7032080000C0475F221876C3FDE3E08FC80000B80000C001FE6032040000008CFF2C10CEC1F9E3E0CFC80000FC0001C001FE683400000000DFB823146EC1F1E1E0C7C000007C00000001FE217400001007C7583A367CEDF1C1F047C41F003C00040001FE017C00003B7FD5D8286E7DFBF1C0F047E43FC03E00020001FE019E00003FC7EFB9294FFDFFF140F867E4FFE01E00020001FE079680001FE3EFCB9B0FFFFFF9807827E7FFF01E00010001FE07B6C0400FFFAFD3B95FFDFCE1807C23E3FFF00F00010000FE07FAC0600FFFEFD3ADFCFFD801C07C13E3FFF9F100C08000FC1778603007FFEFBBBFF67BC000E03E13F1F1FBFCC";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "0C08000FC177CE01801FFF5F06FFE738000703E13F001FFFF60C04100FC17FFC00000FFF6FD5726F70000383F09F001F83FF0002380FC05FFC180183FC07D47C47740001C1F09F003F01FF8002200FC26FFE0837F1FC1DB0977F790000C1F09E007E01FF80020007C26FFE083CF8787C7F9D7E72000060F85C007F01FF80010007C27FFF0818FE31FDBFC97EFA000030F85C00F3C1FF80010007E82FFD801EFF91FD9DFA7F7C406038785C03F463FF8000C007FC2FFD881EFFF3FCDFFBFF7C43F01C7C2C0FEDE3FF82000003FC2FFDC411FFE1FC1FFEFE7C3C780E7C2C1FC7F3FF80000013F82FC7E002FFEFFC1FFFFC7C79FE073E2E3F063BFF80000007F01F";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "E40000FFE3FC0FFCFC787DFF033E1EFE063BFF03800007F006740801FFF37CDFFBECF8F8FF819E1FFC067FFF03000003F8067FE003FFFB3EFF7BC0F8F5FFC0DF1FF803DFFF07C00003FC00C40007FFFB3EF5D987F1F1FFF0EF0FF002FFFF07A00003FE00C5C407FFFC16FCAB3FF1E09FFC7F8FC0034FE307400003FE01C5E007F9FFF03E0E3FE1E001FF77870003CFC007600003FE01E5C0077FFF7BEFC07FC1E1803FFF80000BFF8003E60C03FE05E5C00FFBFFFFEFEDFE83F3000FFFC0001FFF0002E79C03FE0DE4400F8FFFFF8FEFFF03F7807BFFC000FFEE0E02FBBC01FF0DE0000F3FFFFFEFEFFE0FF7007EFFC001FF1E3C0670BF01FF0DE0001FFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y64_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a30 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "0FFFFFF07FFFFCEFFFFD3C3E3F81E6807FD0063FFFFFFFDF079FFFFFF8FFFFFD6EBFFF1C1B3FC1F780FDD0007FFFFFFFD0E73FFFFFFFFFFFFF7C7FFF8E199FC1FF007DC0087FFFFFFFE03E3FFFFFFFFFFFFF7E7FFFC78F9FC1FEA07F80007FFFFFFFE200FFFFFFFFFFFFFF727FFFF38A0BC1FF007C03007FFFFFFFF19EFFFFFFFFFFFFFFEEFFFFFF0528C1FAF01C039E7FFFFFFFF8F03FFEFFFFFFFFFF5EFFFFFB9230E1F8701807DA7FFFFFFFFCF807F07FFFFFFFFFEDFFFFFDD91961FEF0001FC07FFFFFFFFF7807F03FFFFFFFFECDFFFFFEE8E021FFC0183F807FFFFFFFFF8007F03FFFFFFFFFBFFFFFFF6CFCA1D3401FFF803FFFFFFFFFE00FF03FFFFFC1";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "FF9FFFFFFFAE7C61CE003FFF001FFFFFFFFFE01FF97FFE1FFEC7FFFFFFFFF63B43DD803FFF807FFFFFFFFFC01FFFFE001FC04DBFF7FFFFD81D53DC007FFFE0FFFFFFFFFF8001FFF8001EF2FF7FF3FFFFF80C9FD800FFFFF1FFFFFFFFFF8001FFF0001FFC6AFFF3FFFFEC0DF7F800FFFFF3FFFFFFFFFF0001FFF0003EE5025FF3FFF7F427D03800FFFFF3FFFFFFFFFF0001FFF0003CFFBC6FE7FFFFF407CFF8007FFFFFFFFFFFFFFF0000FFC000391371D7CFFFFFF807EBF8007FFFFFFFFFFFFFFF0000BF80003C1B3FF8DFFFFFF2059BF8007FFFFFFFFFFFE7FF80003E000033D5DF06FFFFFFFE07C3F8007FFFFFFFFFFFFFFFC00000000038FA06D9FFFFFFF9";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "07DBFC007FFFFFFFFFFFFFFFC000000001BFFF39FFFFFFFFF6879FFD007FFFFFFFFFFFFFFDC000000000F1FF4A7EFFFFFFFA873DFF81FFFFFFFFFFFFFFF9C0000000000BFF95BF7FFFFF7AC74DFF81FFFFFFFFFFFFFFD8C00000000007FFF0FF7FFFFFBDC7C4FF81FFFFFFFFFFFFFFD0000000000036FFF4FFBFFFFFCF4396FF8CFFFFFFFFFFFFFF800000000000247BDC678FFFFFE2E192FFCEFFFFFFFFFFFFFF8000000000002435D87FD7FFFFF881AEFFE7FFFFFFFFFFFFFF0000000000003411C81FEDFFFFFE8194FFF1FFFFFFFFFFFFFF0000001800002401A007F71FFFFF818CFFFBFFFF3FFFFFFFFF00000000000024002003F8F87FFF011DFFFFFFFE";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "1FFFFFFFFF000000000000240C20007F800FFF811FFFFFFCFEFFFFFFFFFF000000000000A00460003FFFE3FE01057FFFF97FFFFFFFFFFF800000000000280600003FFFF9FF0102FFFFFB7FFFFFFFFFFF800000000000280100007FFFFF7F01023FFFFB7FFFFFFFFFFF400000000000A8000001FFFFFFBF01C07FFFFFBFFFFFFFFFFF0000000000006C040003FFFFFF5E01727FFFFFFFFFFFFFFFFF0000008001006C060003FFFFFFA78035FFFFFFFFFFFFFFFFFF000000C00C007E160007FFFFFFD100F7BFFFFFFFFFFFFFFFFF000001C00E005E3E000FFFFFFFF400EFFFFCDFFFFFFFFFFFFF000001C02E001FCF04FFFFFFFFEB70DF7FFE53FFFFFFFFFFFF00";
// synopsys translate_on

// Location: M10K_X49_Y65_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode496w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "0001C06E00F7E7E7FFFFFFFFF7605D7FFCC7FFFFFFFFFFFF000001C0FE10479FFFFFFFFFFFFF644C7FF9FFFFFFFFFFFFFF000001E0FC10519FFFFFFFFFFFFAF4227FFFFFFFFFFFFFFFFF000001E1FC0081E7FFFFFFFFFFFD78367FFFFFFFFFFFFFFFFF000001E1C000C5CFFFFFFFFFFFFF703F3FFFFFFFFFFFFFFFFF000001E3C800478FFFFFFFFFFFFEF018BFFFFFFFFFFFFFFFFF000001E7B800643FFFFFFFFFFFFFFE1BFFFFFFFFEFFFFFFFFF000001E63000309FFFFFFFFFFFFFAFE7FFFFFFFFF0FFFFFFFF000001FE400010BFFFFFFFEFFFFEFB33FFFFFFFFF0FFFFFFFF000003FEC0000D7FFFFFFD3BFFFB133FFFFFFFFFFFFFFFFFFF000017FCE00000";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "3FFFFFFCFEFFFDEB0FFFFFFFFFFFFFFFFFFF00001BFDE000037FFFFFFE783FFFEE1FFFFFFFFFFFFFFFFFFF000013FFE0000FFFFFFFFFFBFFFBE62FFFFFFFFFFFFFFFFFFF00001FFFE0000FFFFFFFFFBBFFFBF82FFFFFFFFFFFFFFFFFFF000007FFC0000FFFFFFFFEFBFFFFF03FFFFFFFFFFFFFFFFFFF000001FF80000FFFFFFFFEDDFFFFF02FFFFFFFFFFFFFFFFFFF000000FF840007FFFFFFFC7FFFFFC02FFFFFFFFFFFFFFFFFFF0000003F0E803FFFFFFFFC6EFFFFC02FFFFFFFFFFFFFFFFFFF000000060F003FFFFFFFFE7EFFFFF01FFFFFFFFFFFFFFFFFFF000000003F007FFFFFFFF8F7FFFFE02FFFFFFFFFFFFFFFFFFF000000003C027FFFFFFFF8FEFF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FFF827FFFFFFFFFFFFFFFFFF000000007F87FFFFFFFFFBFFFFFFF027FFFFFFFFFFFFFFFFFF000000007FCFFFFFFFFFF9FBFFFFF437FFFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFD7FFFF33FFFFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFE7FFFFE3FFFFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFF7FFFFF2FFFFFFFFFFFFFFFFFFF00000C007FFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFF00200C007FFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFF00203E007FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00603E00FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00607E00FFFF87FFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFF0020FFC1FFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N0
cyclonev_lcell_comb \IR|B[6]~12 (
// Equation(s):
// \IR|B[6]~12_combout  = ( \ROM1|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & ((!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\ROM1|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) # (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (((\ROM1|altsyncram_component|auto_generated|ram_block1a78~portadataout )))) ) ) # ( 
// !\ROM1|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\ROM1|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) # (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (((\ROM1|altsyncram_component|auto_generated|ram_block1a78~portadataout )))) ) )

	.dataa(!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datab(!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\ROM1|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datad(!\ROM1|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datae(gnd),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[6]~12 .extended_lut = "off";
defparam \IR|B[6]~12 .lut_mask = 64'h052705278DAF8DAF;
defparam \IR|B[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y64_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode547w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a102 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006FFFFE07FEEFBFFFFFFFFFFFFFFFFFD87FFFFFFFF0012800005FFFFE07FFF79FFFFFFFFFFFFFBFFFDC7F5FFFFFF0011C00005FFFFF07FF7F9FFDFFFFFFBFE4FFFFBE3DBFE7F010000003F0BFFFF987FF7F8FFDDFFFFF9FC61FFD7F38AF000003FFFFC0017FFFFCC7FFFFCEFCCFFFFFDFE31FFF7F90A000000FC0E0FFFCFFC7FC77FFEFC";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = "7FCEFFFFFEF936FFEFFD01000000FC0F87FF9FF8BF83FFFBFC3FC67FF07E7000FFDFFFA1000000FC0FE3FE3FE00FC07FF9FE3BE67FF01F70007FDFF1C11FF800F80FF8FC7FE007E00FF8FE1FE3FFF07F21C07CBFF9C0FFF800F80FFE00FFE003F00FF9FE0DE3FFE07F9000757FE0E0BFF800B80FFFC1FFF001F00FF1F705F3FFE0FF90007F7EF0F0BFF800F807FFFFFCF001F00FF1FF00F1FFE0FCD8003AFEC0785FF000F00FFFFFF87000F00FF0FF80F1FFE0F068007DFFC0784FE000F00FFFFFF8D800780FF0FB8078FFE07838007FFFC0384F8000701FFFFFF808C07C0FF0FFC078FFF8383C003FFFE0380F0000601FFFFFF80DC03C0FF2FBC07CFBE03C1C";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = "001FFFC018070001601EEFFFFC07E01F8FF279E03E7BE0FE0E000FFF8018230007081FE7FFF807600FCFF07DE03E79E0F80E001FFFC01C230007881FF7FFF806000FCFE07A601F7CE1E006001FF9C00C23000FC01DF3F018060007CFF01CF01F7EF3C0070007F1F02601000F901DBBF008030007C7E00FF00FFE770003000279F00610000F001DFF7800010003C7E00EF80FFF770003800379F80010000F0019FFF400010001C3E0163803BFF300018001731C0010000F0010FFB400000001E3E0163C03BFF180058001F0840000000F00307FB000000001E1E0061C61EFF0C005C00121D38108000F007027B000000000E1E0061E7197F00004C00103C18088";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = "001F0070270000000000F0E0071E719770000EE00133D14000003F00742F0001000001F860071F399B700006600133C32004003F00E63E0000800001F86007BF3899700007600103C21004003F008E3E3020000001FC6007AFBC09780003600183E20804007F008FFE1C000C0DC1BC70078F9C08B80003F00083E20404007F000FFF0E1C0C2BC1FE1007079C0CF80001F00001C00400007F001F9F00320C57C1DE1807879E0CF800017000108C002200FF001FFD0061041FE1FF0C07C38E04780000F80044AC026200FF001FF78040803FE1EF0407C3CF06780000B8004EFF021200FF0013B78040403FC1FF8607C1CF0678000058004EFF002201FF000FBF00";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N12
cyclonev_lcell_comb \IR|B[6]~13 (
// Equation(s):
// \IR|B[6]~13_combout  = ( \ROM1|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( \IR|R[0]~1_combout  & ( (!\IR|R[0]~3_combout  & ((\IR|B[6]~12_combout ))) # (\IR|R[0]~3_combout  & (\IR|R[0]~4_combout )) ) ) ) # ( 
// !\ROM1|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( \IR|R[0]~1_combout  & ( (\IR|B[6]~12_combout  & !\IR|R[0]~3_combout ) ) ) ) # ( \ROM1|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( !\IR|R[0]~1_combout  & ( 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a54~portadataout  & \IR|R[0]~3_combout ) ) ) ) # ( !\ROM1|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( !\IR|R[0]~1_combout  & ( 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a54~portadataout  & \IR|R[0]~3_combout ) ) ) )

	.dataa(!\ROM1|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datab(!\IR|R[0]~4_combout ),
	.datac(!\IR|B[6]~12_combout ),
	.datad(!\IR|R[0]~3_combout ),
	.datae(!\ROM1|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.dataf(!\IR|R[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[6]~13 .extended_lut = "off";
defparam \IR|B[6]~13 .lut_mask = 64'h005500550F000F33;
defparam \IR|B[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y64_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode547w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a103 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF80000000001000000000000000000027803FFFFFFFFED7FFFF80000000000800000000000000000023803FFFFFFFFEE3FFFF80000000000000000000004000000041C01FFFFFFFFFFFFFFF00000600000000002000006000000080C01FFFFFFC00003FFE00000300000000003000002000000080601FFFFFF0000000000000038000000";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = "0001000001000000100200FFFFFF000000000000007C0000000001800001800000200000FFFFFF000000000000003F8000000001800000800000200000E007FF000000000000001FF000000000000000C000004000000007FF000000000000000FF0000000000000006000088000004007FF000000000000000FF0000800000000006000008100004007FF000000000000000FF000000000000000200001010000200FFF000000000000000FF000000000000000100002000000301FFF0000000000000007F000000000000000000000000000307FFF0000000000000003F00000000000000000000000000030FFFF0000000000000003F00004000004000000";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = "000000000038FFFE000000000000000070000600000400000000000000001CFFF8000000000000000030000200000600000000000000001CFFF8000000000000000030000580000300000000000600001CFFF0000000000000000030000300000100000000000E00001EFFF0000000000000000038000000000180000000018600000FFFF0000000000000000038000100000080000000008600000FFFF000000000000000003C0001C0000000000000008CE0000FFFF000000000000000001C0001C0000000000000000FF8000FFFF000000000000000001E0001E000100000000000DFEC0007FFF000001800000000001E0001E000080000000000FFFE0007";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = "FFE000001800000000000F0000E000080000000000CFFF8007FFC00000100000000000078000E000040000000000CFFFC003FFC000000000000000000780004000060000000000FFFFE003FFC0000000000000000003800050000600000000007FFFF003FF80000000000000000003800070000700000000007FFFF803FF80000000000000040001E000F8000300000000007FFFF803FF80000060000C00080001E00078000300000080007FFFFC01FF00000002001E00000000F0003C000380000000003BDFFC01FF00000000003F00000000F8003C00018000004000318FFC01FF00000040003F8000000078003E00018000002000318FFC01FE0000004000";
// synopsys translate_on

// Location: M10K_X14_Y65_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode496w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFE3F91FFC01FFFFFFFFFFFFB803EFFFFFFFFFFFFFFFFFFFFFFFE3F01FFE07FFFFFFFFFFFF9803EFFFFFFFFFFFFFFFFFFFFFFFE1F03FFE07FFFFFFFFFFFFD001CFFFFFFFFFFFFFFFFFFFFFFFE1E03FF701FFFFFFFFFFFFE8008FFFFFFFFFFFFFFFFFFFFFFFE1E3FFF383FFFFFFFFFFFFE8000FFFFFFFFFFFFFFFFFFFFFFFE1C37FFB87FFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFE1847FF9BDFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFE19CFFFCF3FFFFFFFFFFFFF101FFFFFFFFFFFFFFFFFFFFFFFFE01BFFFE07FFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFC013FFFF0FFFFFFFEC7FFFFE00FFFFFFFFFFFFFFFFFFFFFFFE0031FFFFF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFF01FFFBF03FFFFFFFFFFFFFFFFFFFFFFFE0021FFFFFFFFFFFFF87FFFBF43FFFFFFFFFFFFFFFFFFFFFFFEC001FFFFFFFFFFFFF87FFFFFC1FFFFFFFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFFC7FFFFFC1FFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFC7FFFFF81FFFFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFE3FFFFE01FFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFE1FFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFC0FF7FFFFFFFFFFFF1FFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFDF1FFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF8FFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y67_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a79 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = "7FC00000007C001E0000C000003000098FFC01BE00000080007FC00000003C001E0000C000001000018FFE00DC000000C0007F000000003E000E0000C000001000018FFE00DC000000C0007F800000001F000E00006000000800008FFE00DC000000C0007F800000001F000E0000300000000000CFFF00FE000000C0007F8400E0000F800E00002000000000008FFFFFFE00000000007B8C81E0000FC00F0000100000000000DFFFFFFF00000000007F9C81E00007C00F00001000000000001FFFFFFF80000000007FF983C00007E00700000000000000000FFDFFFFC0000070207FF3C3C00003E00700000800000000000FFDFFFFFE0003F8080F7FF3C00003";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = "E00700000000000000000FFCFFFFFF0003F80C1E7FF3C00001F00300000400000000001FFCFFFFFF0007F80C3EFFF3E00001F00300000000000000001F7CFFFFFF0003FC7CCEFFF3E00001F00380000000000000001FE8FFFFFE0003FA7CDCFFF1200000F80380000000000000001FE8FFFFFC0002FA7DF9FFE0400000F80180000000000000001FE6FFFFFC0381FC7DFBFFE0000000780180000000000000001F86FFFFFE01C1FE7FFFFFE00000007C0180000000000000001F86FFFFFF0001FEFFFFFFE00000003C01C0000000000000001F87FFFFFF0001FEFFFFFFC00000003E01C0000000000000003F8FFFFFFF0001FCF7FFFFC00000001E00E0E00000";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "000000003F8FFFFFFF0000F8F7FFFFC00000001E00FFE00000000000003F8FFFFFFF0000D80EFFFF800000000F00FFE07C00000000003FAFFFE7FE0003F80FF3FF800000000F00FFC0FE00000000003D9FFFF7C80003FE0FF8FF800000000F01FF81FE00000000003D9FFFF7C30007FF9FFAFF800000000783FF80FE00000000003D9FFFF7E7000FFFDFFEFF000000000783FF003E000000000017DFFFFFE1000FFFFFFDFF800000000783FC039C000000000003DFFFFFE1000FFFBFFCFF8000000003C3F0121C000000000003DFFFFFEF001FFFFFF9FF8003800003C3E0380C000000000007DFFFFFFF001FFFFFF8FF8006000001C1C0F9C400000000000FFF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "FFFFFF001FFFFFFFFF8002000001E101F9C400000000000FFFFFFFFF000FFFFFFFFF0007000001E003F980000080000007FFFFFFFF0007FFFFF7FF000E000000E007FC20000000000003FFFFFFFF0007FFFF67F8000E000000F00FFC00000040000001FFFE3FFF0003EFFF77C0001F600000703FFC800000E0000001FFFE1FFF00000FFFF7C0001FFE000078FFFC000000E0000001FFFE3FFF0000847FFF80001E7FC0007FFFF4000000F0000001FBFE3FFF0000007FF201000CFFF0003FFFE0000001F0000001F3FFBFFF0000007FF00000087FFC003FFF00000001F0000000F3FFFFFF0000001FF0000008FFFF003FFE00000001F8000000F3FFFFFF000000";
// synopsys translate_on

// Location: M10K_X41_Y65_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a31 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "FFFFFFFFFFFFFF003FFEC001C000037F802FF9FFFFFFFFE0007FFFFFFFFFFFFF817FFFE004C000027F022FFFFFFFFFFFEF00FFFFFFFFFFFFFF83FFFFF006600000FF823FF7FFFFFFFFFFC1FFFFFFFFFFFFFF83FFFFF806600001FF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFEC07F40000FF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFF003F700047FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFC01FF0004FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFE00FF8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFF001FC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFF8003C02CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "FCFFFFFFFFC003C03DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81F9FFFFFFFFC000E03EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FF3FFFFFFFFE000E03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FF3FFFFFFFFE000603FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03F77FFFFFFFF000083FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC18FC3FFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00401FFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000073FFFFFFC0067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8380039FFFFFFF00037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FC013FFFFFFFF6";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "0037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE73FE00FFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF37FF9CFFFFFFFFFF0003FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFCE7FFFFFFFFF0033FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF3FFFFFFFFF003BFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFCF3FFFFFFFFF8069FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFCFFFEFBFFFFFFFFF006DFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFCFFFEFBFEFFFFFFF0045FFF8FFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFF3FFFFFF006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFF8FFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFF07FFFF80E6FFFFFFFF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFF00E6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFF00FEFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFE00FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFEFE00FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFFF7E003C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFBF000C3FFFFFFFFFFFFFFFFFFFFFFF7FFEFF83FFFFFFFFFFFFDF000E3FFFFFFFFFFFFFFFFFFFFFFF3FF3FF81FFFFFFFFFFFFEF800E7FFFFFFFFFFFFFFFFFFFFFFE3FF1FF81F7FFFFFFFFFFEF801E7FFF3FFFFFFFFFFFFFFFFFFE3FD1FFC037FFFFFFFFFFF7803EFFFFBFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N42
cyclonev_lcell_comb \IR|B[7]~14 (
// Equation(s):
// \IR|B[7]~14_combout  = ( \ROM1|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (((\ROM1|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # 
// (\ROM1|altsyncram_component|auto_generated|address_reg_a [0]))) # (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (((\ROM1|altsyncram_component|auto_generated|ram_block1a79~portadataout )))) ) ) # ( 
// !\ROM1|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( (!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (!\ROM1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ROM1|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q  & (((\ROM1|altsyncram_component|auto_generated|ram_block1a79~portadataout )))) ) )

	.dataa(!\ROM1|altsyncram_component|auto_generated|address_reg_a[1]~DUPLICATE_q ),
	.datab(!\ROM1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\ROM1|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(!\ROM1|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datae(gnd),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[7]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[7]~14 .extended_lut = "off";
defparam \IR|B[7]~14 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \IR|B[7]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y63_N0
cyclonev_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\ROM1|altsyncram_component|auto_generated|rden_decode|w_anode514w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\RC|Q [12],\RC|Q [11],\RC|Q [10],\RC|Q [9],\RC|Q [8],\RC|Q [7],\RC|Q [6],\RC|Q[5]~DUPLICATE_q ,\RC|Q [4],\RC|Q [3],\RC|Q [2],\RC|Q[1]~DUPLICATE_q ,\RC|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a55 .init_file = "rom_init.mif";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "rom:ROM1|altsyncram:altsyncram_component|altsyncram_qhg1:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 40000;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 24;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "07600C0818FFFFC03FF800002001F800000071FFFFFF00000006300E181CFFFFE03FF00000C000F800000071FFFFFF00000006300FB8FC7FFFF83FE000018000F000000079FFFFFF00000002600FF2EE7FFFFC3FC000060000F000000071FFFFFF00000010700FF0E7FFFFFC3F80098000007C00000071FFFFFF0000003070C7E1E0FFFFFE1F003B8000007800000023CFFFFF0003847070C601F93FFFFE0C01FE0000005800000003CFFFFF00048ED8180380FF9FFFFC080FFC00000010000000078FFFFF000C17D8180388189FFFFC3FFFC00000000000000007BFFFFF00000FF81C0388001BFFF03FFE000000000000000007FFFFFF00000FF81C0010000B";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "FFF87FC000000000000000000FFFFFFF00000FF80C00001801FFFEFE8000000000000000000FFFFFFF00001FFC0000183E01FFFFFE0000000000000000000FFFFFFF00001FFC00001C7F01FFFFFE0000000000000000000FFFFFFF00001FFE00001CFFC1FFBFFE0000000000000000000DFFFFFF00001FFE00001DFFE1FFDFFC2000000000000000800FFFFFFF00002FFE000E3FFFE3FFDFFC6000000000000000800FFFFFFF00002FFF021E3FFFF0FFCFF0E00000000000007E001FFFFFFF00000FFF07FC07FFFCFFEFE1E000000400000000001FFFFFFF00000FFF8FFC07FFFE7FFFE3E000000C000F0000077FFFFFFF00001FFFCFF80FFFFF7FFFA3C00000";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "06003E010607FFFFFFFF000019FFEFF81FFFFFFFFF87C0000002007C27071FFFFFFFFF000019FFFFF03FFFFFFFFE0F3400000200FC7C0FBFFFFFFFFF000019FFFFF07FFFFFFFFE1C1000000301F8000FFBFFFFFFFF00011DFFFFE07FFFFFFFFE181001000703F800017BFFFFFFFF00023DFFFFE9FFFFFFFFFC381801080783F000107FFFFFFFFF00023FFFFFF1FFFFFFFDFC780800000783E00030FFFFFFFFFF00007FFFFFE3FFFFFC3EFC700800400381E00020FFFFFFFFFF00007FFFFE07FFFFFDFE7CF008004003807000207FFFFFFFFF0000FFFFF30FFFFFF9FF78F800000003C0F00060FFFFFFFFFF0001EFFF8F1FF7FFFBFF78480000C003C1F8006EFF";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "FFFFFFFF0003CFFFFC3FE3FFFFFF73C20000000381F800347FFFFFFFFF00078FFBF1FFC3FFFFAF67E20000000381D800303FFFFFFFFF004F1FF083FFE3FFFF630FF000018001810800703FFFFFFFFF009E3FFC1FFFF3FFFF731FF0000200018124007007FFFFFFFF001C7FFF3FFFFBFFFF321FF0000E000000FE004007FFFFFFFF00007FFFFFFFFFFFFF301FF00018000001FE000FFFFFFFFFFF0000FFFFFFFFFFFFFF403FEB0039400001FE000FFFFFFFFFFF8000FFFFFFFFFFFFFFC87FF00039800101FE000FFFFFFFFFFF8003FFFFFFFEFFFFFFC07FF80001800003F6001FFDFFFFFFFFC00FFFFFFFFFFFFFFFC07FFE0001800003E7001FF9FFFFFFFFC003";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N18
cyclonev_lcell_comb \IR|B[7]~15 (
// Equation(s):
// \IR|B[7]~15_combout  = ( \IR|R[0]~4_combout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (!\IR|R[0]~1_combout  & (((\IR|R[0]~3_combout )))) # (\IR|R[0]~1_combout  & ((!\IR|R[0]~3_combout  & ((\IR|B[7]~14_combout ))) # 
// (\IR|R[0]~3_combout  & (\ROM1|altsyncram_component|auto_generated|ram_block1a103~portadataout )))) ) ) ) # ( !\IR|R[0]~4_combout  & ( \ROM1|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (!\IR|R[0]~1_combout  & ((\IR|R[0]~3_combout 
// ))) # (\IR|R[0]~1_combout  & (\IR|B[7]~14_combout  & !\IR|R[0]~3_combout )) ) ) ) # ( \IR|R[0]~4_combout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (\IR|R[0]~1_combout  & ((!\IR|R[0]~3_combout  & ((\IR|B[7]~14_combout 
// ))) # (\IR|R[0]~3_combout  & (\ROM1|altsyncram_component|auto_generated|ram_block1a103~portadataout )))) ) ) ) # ( !\IR|R[0]~4_combout  & ( !\ROM1|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( (\IR|B[7]~14_combout  & 
// (\IR|R[0]~1_combout  & !\IR|R[0]~3_combout )) ) ) )

	.dataa(!\ROM1|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datab(!\IR|B[7]~14_combout ),
	.datac(!\IR|R[0]~1_combout ),
	.datad(!\IR|R[0]~3_combout ),
	.datae(!\IR|R[0]~4_combout ),
	.dataf(!\ROM1|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|B[7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|B[7]~15 .extended_lut = "off";
defparam \IR|B[7]~15 .lut_mask = 64'h0300030503F003F5;
defparam \IR|B[7]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y72_N12
cyclonev_lcell_comb \VGA|always1~1 (
// Equation(s):
// \VGA|always1~1_combout  = ( \VC|v_counter [4] & ( \VC|v_counter [9] ) ) # ( !\VC|v_counter [4] & ( \VC|v_counter [9] ) ) # ( \VC|v_counter [4] & ( !\VC|v_counter [9] ) ) # ( !\VC|v_counter [4] & ( !\VC|v_counter [9] & ( ((!\VC|v_counter [3]) # 
// ((!\VC|v_counter [1]) # (!\VGA|LessThan5~0_combout ))) # (\VC|v_counter [2]) ) ) )

	.dataa(!\VC|v_counter [2]),
	.datab(!\VC|v_counter [3]),
	.datac(!\VC|v_counter [1]),
	.datad(!\VGA|LessThan5~0_combout ),
	.datae(!\VC|v_counter [4]),
	.dataf(!\VC|v_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always1~1 .extended_lut = "off";
defparam \VGA|always1~1 .lut_mask = 64'hFFFDFFFFFFFFFFFF;
defparam \VGA|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y72_N13
dffeas \VGA|VGA_VS (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\VGA|always1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VGA_VS .is_wysiwyg = "true";
defparam \VGA|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N18
cyclonev_lcell_comb \VGA|always1~2 (
// Equation(s):
// \VGA|always1~2_combout  = ( \HC|h_counter [6] & ( \HC|h_counter [9] & ( ((!\HC|h_counter [7]) # ((\HC|h_counter [5] & \HC|h_counter [4]))) # (\HC|h_counter [8]) ) ) ) # ( !\HC|h_counter [6] & ( \HC|h_counter [9] & ( ((!\HC|h_counter [7]) # 
// ((!\HC|h_counter [5] & !\HC|h_counter [4]))) # (\HC|h_counter [8]) ) ) ) # ( \HC|h_counter [6] & ( !\HC|h_counter [9] ) ) # ( !\HC|h_counter [6] & ( !\HC|h_counter [9] ) )

	.dataa(!\HC|h_counter [8]),
	.datab(!\HC|h_counter [5]),
	.datac(!\HC|h_counter [7]),
	.datad(!\HC|h_counter [4]),
	.datae(!\HC|h_counter [6]),
	.dataf(!\HC|h_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always1~2 .extended_lut = "off";
defparam \VGA|always1~2 .lut_mask = 64'hFFFFFFFFFDF5F5F7;
defparam \VGA|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N20
dffeas \VGA|VGA_HS (
	.clk(\clk_divider|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\VGA|always1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VGA_HS .is_wysiwyg = "true";
defparam \VGA|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y65_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
