################################################################################
#                            DONOT REMOVE THIS FILE
# Unified simulation database file for selected simulation model for IP
#
# File: ssm.db (Tue Jan  7 10:39:20 2025)
#
# This file is generated by the unified simulation automation and contains the
# selected simulation model information for the IP/BD instances.
#                            DONOT REMOVE THIS FILE
################################################################################
fifo_fifo_generator_0_0,rtl
uart_ctrl_baudrate_generator_0_0,rtl
uart_ctrl_uart_rx_1_0,rtl
uart_ctrl_uart_tx_0_0,rtl
uart_fifo_axi_axi_lite_slave_0_0,rtl
uart_fifo_axi_baudrate_generator_0,rtl
uart_fifo_axi_fifo_rx_0,rtl
uart_fifo_axi_fifo_tx_0,rtl
uart_fifo_axi_hw_axi_lite_slave_0,rtl
uart_fifo_axi_hw_baudrate_generator_0,rtl
uart_fifo_axi_hw_fifo_rx_0,rtl
uart_fifo_axi_hw_fifo_tx_0,rtl
uart_fifo_axi_hw_inst_1_axi_lite_slave_0,rtl
uart_fifo_axi_hw_inst_1_baudrate_generator_0,rtl
uart_fifo_axi_hw_inst_1_fifo_rx_0,rtl
uart_fifo_axi_hw_inst_1_fifo_tx_0,rtl
uart_fifo_axi_hw_inst_1_not_rst_0,rtl
uart_fifo_axi_hw_inst_1_uart_rx_0,rtl
uart_fifo_axi_hw_inst_1_uart_tx_0,rtl
uart_fifo_axi_hw_not_rst_0,rtl
uart_fifo_axi_hw_uart_rx_0,rtl
uart_fifo_axi_hw_uart_tx_0,rtl
uart_fifo_axi_uart_rx_0,rtl
uart_fifo_axi_uart_tx_0,rtl
uart_fifo_axi_util_vector_logic_0_0,rtl
uart_fifo_baudrate_generator_0_0,rtl
uart_fifo_fifo_generator_0_0,rtl
uart_fifo_fifo_tx_0,rtl
uart_fifo_uart_rx_0_0,rtl
uart_fifo_uart_tx_1_0,rtl
zynq_uart_fifo_axi_auto_pc_0,rtl
zynq_uart_fifo_axi_processing_system7_0_0,rtl
zynq_uart_fifo_axi_ps7_0_axi_periph_0,rtl
zynq_uart_fifo_axi_rst_ps7_0_50M_0,rtl
