

================================================================
== Synthesis Summary Report of 'main'
================================================================
+ General Information: 
    * Date:           Mon Aug 12 18:58:01 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        vecTrans3
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |              Modules             |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |         |        |           |           |     |
    |              & Loops             |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP  |     FF    |    LUT    | URAM|
    +----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |+ main                            |  Timing|  -1.26|   103011|  5.151e+05|         -|   103012|     -|        no|   6 (2%)|  5 (2%)|  985 (~0%)|  1661 (3%)|    -|
    | + main_Pipeline_VITIS_LOOP_13_2  |  Timing|  -1.17|     2002|  1.001e+04|         -|     2002|     -|        no|        -|       -|   25 (~0%)|   62 (~0%)|    -|
    |  o VITIS_LOOP_13_2               |       -|   3.65|     2000|  1.000e+04|         2|        1|  2000|       yes|        -|       -|          -|          -|    -|
    | + main_Pipeline_VITIS_LOOP_4_1   |  Timing|  -1.26|   101006|  5.050e+05|         -|   101006|     -|        no|  2 (~0%)|  5 (2%)|  954 (~0%)|  1518 (2%)|    -|
    |  o VITIS_LOOP_4_1                |      II|   3.65|   101004|  5.050e+05|       106|      101|  1000|       yes|        -|       -|          -|          -|    -|
    +----------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+-----------+----------+
| Port      | Direction | Bitwidth |
+-----------+-----------+----------+
| ap_return | out       | 32       |
+-----------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                  | DSP | Pragma | Variable | Op   | Impl    | Latency |
+---------------------------------------+-----+--------+----------+------+---------+---------+
| + main                                | 5   |        |          |      |         |         |
|  + main_Pipeline_VITIS_LOOP_13_2      | 0   |        |          |      |         |         |
|    add_ln13_fu_62_p2                  |     |        | add_ln13 | add  | fabric  | 0       |
|  + main_Pipeline_VITIS_LOOP_4_1       | 5   |        |          |      |         |         |
|    add_ln4_fu_150_p2                  |     |        | add_ln4  | add  | fabric  | 0       |
|    fadd_32ns_32ns_32_10_full_dsp_1_U2 | 2   |        | add_i_i  | fadd | fulldsp | 9       |
|    fmul_32ns_32ns_32_8_max_dsp_1_U3   | 3   |        | mul_i_i  | fmul | maxdsp  | 7       |
|    fadd_32ns_32ns_32_10_full_dsp_1_U2 | 2   |        | add1_i_i | fadd | fulldsp | 9       |
|    fmul_32ns_32ns_32_8_max_dsp_1_U3   | 3   |        | mul2_i_i | fmul | maxdsp  | 7       |
|    fadd_32ns_32ns_32_10_full_dsp_1_U2 | 2   |        | add3_i_i | fadd | fulldsp | 9       |
|    fmul_32ns_32ns_32_8_max_dsp_1_U3   | 3   |        | mul4_i_i | fmul | maxdsp  | 7       |
|    fadd_32ns_32ns_32_10_full_dsp_1_U2 | 2   |        | add5_i_i | fadd | fulldsp | 9       |
|    fmul_32ns_32ns_32_8_max_dsp_1_U3   | 3   |        | mul6_i_i | fmul | maxdsp  | 7       |
|    fadd_32ns_32ns_32_10_full_dsp_1_U2 | 2   |        | add7_i_i | fadd | fulldsp | 9       |
|    fmul_32ns_32ns_32_8_max_dsp_1_U3   | 3   |        | mul8_i_i | fmul | maxdsp  | 7       |
|    fadd_32ns_32ns_32_10_full_dsp_1_U2 | 2   |        | add9_i_i | fadd | fulldsp | 9       |
+---------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Storage Report
================================================================
+---------------------------------+--------------+------+------+------+--------+----------+------+---------+------------------+
| Name                            | Usage        | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                                 |              |      |      |      |        |          |      |         | Banks            |
+---------------------------------+--------------+------+------+------+--------+----------+------+---------+------------------+
| + main                          |              |      | 6    | 0    |        |          |      |         |                  |
|   A_U                           | ram_1p array |      | 4    |      |        | A        | auto | 1       | 32, 2000, 1      |
|  + main_Pipeline_VITIS_LOOP_4_1 |              |      | 2    | 0    |        |          |      |         |                  |
|    in_r_U                       | rom_1p       |      | 1    |      |        | in_r     | auto | 1       | 10, 1000, 1      |
|    out_r_U                      | rom_1p       |      | 1    |      |        | out_r    | auto | 1       | 10, 1000, 1      |
+---------------------------------+--------------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

