
.\files\threadx.out:	file format elf32-littlearm

Disassembly of section .vectors:

00000000 <_vectors>:
       0: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x20 <reset_addr>
       4: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x24 <undefined_addr>
       8: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x28 <svc_addr>
       c: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x2c <prefetch_abort_addr>
      10: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x30 <data_abort_addr>
      14: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x34 <reserved_addr>
      18: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x38 <irq_addr>
      1c: e59ff018     	ldr	pc, [pc, #0x18]         @ 0x3c <fiq_addr>

00000020 <reset_addr>:
      20: 94 52 0b 70  	.word	0x700b5294

00000024 <undefined_addr>:
      24: c1 45 0b 70  	.word	0x700b45c1

00000028 <svc_addr>:
      28: 00 49 0b 70  	.word	0x700b4900

0000002c <prefetch_abort_addr>:
      2c: 01 46 0b 70  	.word	0x700b4601

00000030 <data_abort_addr>:
      30: 00 47 0b 70  	.word	0x700b4700

00000034 <reserved_addr>:
      34: 81 45 0b 70  	.word	0x700b4581

00000038 <irq_addr>:
      38: 00 48 0b 70  	.word	0x700b4800

0000003c <fiq_addr>:
      3c: 11 44 0b 70  	.word	0x700b4411

Disassembly of section .text.hwi:

700b3d00 <HwiP_enableInt>:
700b3d00: b580         	push	{r7, lr}
700b3d02: b084         	sub	sp, #0x10
700b3d04: 9003         	str	r0, [sp, #0xc]
700b3d06: f7ff ff43    	bl	0x700b3b90 <Hwip_dataAndInstructionBarrier> @ imm = #-0x17a
700b3d0a: f646 10ac    	movw	r0, #0x69ac
700b3d0e: f2c7 000b    	movt	r0, #0x700b
700b3d12: 6801         	ldr	r1, [r0]
700b3d14: 9803         	ldr	r0, [sp, #0xc]
700b3d16: f400 70f0    	and	r0, r0, #0x1e0
700b3d1a: 4408         	add	r0, r1
700b3d1c: f500 6081    	add.w	r0, r0, #0x408
700b3d20: 9002         	str	r0, [sp, #0x8]
700b3d22: 9803         	ldr	r0, [sp, #0xc]
700b3d24: f000 001f    	and	r0, r0, #0x1f
700b3d28: 9001         	str	r0, [sp, #0x4]
700b3d2a: 9901         	ldr	r1, [sp, #0x4]
700b3d2c: 2001         	movs	r0, #0x1
700b3d2e: 4088         	lsls	r0, r1
700b3d30: 9902         	ldr	r1, [sp, #0x8]
700b3d32: 6008         	str	r0, [r1]
700b3d34: b004         	add	sp, #0x10
700b3d36: bd80         	pop	{r7, pc}
700b3d38: bf00         	nop
700b3d3a: bf00         	nop
700b3d3c: bf00         	nop
700b3d3e: bf00         	nop

700b3d40 <HwiP_disableInt>:
700b3d40: b580         	push	{r7, lr}
700b3d42: b084         	sub	sp, #0x10
700b3d44: 9003         	str	r0, [sp, #0xc]
700b3d46: 2000         	movs	r0, #0x0
700b3d48: 9000         	str	r0, [sp]
700b3d4a: f646 10ac    	movw	r0, #0x69ac
700b3d4e: f2c7 000b    	movt	r0, #0x700b
700b3d52: 6801         	ldr	r1, [r0]
700b3d54: 9803         	ldr	r0, [sp, #0xc]
700b3d56: f400 70f0    	and	r0, r0, #0x1e0
700b3d5a: 4408         	add	r0, r1
700b3d5c: f200 400c    	addw	r0, r0, #0x40c
700b3d60: 9002         	str	r0, [sp, #0x8]
700b3d62: 9803         	ldr	r0, [sp, #0xc]
700b3d64: f000 001f    	and	r0, r0, #0x1f
700b3d68: 9001         	str	r0, [sp, #0x4]
700b3d6a: 9802         	ldr	r0, [sp, #0x8]
700b3d6c: 6800         	ldr	r0, [r0]
700b3d6e: 9901         	ldr	r1, [sp, #0x4]
700b3d70: 40c8         	lsrs	r0, r1
700b3d72: 07c0         	lsls	r0, r0, #0x1f
700b3d74: b118         	cbz	r0, 0x700b3d7e <HwiP_disableInt+0x3e> @ imm = #0x6
700b3d76: e7ff         	b	0x700b3d78 <HwiP_disableInt+0x38> @ imm = #-0x2
700b3d78: 2001         	movs	r0, #0x1
700b3d7a: 9000         	str	r0, [sp]
700b3d7c: e7ff         	b	0x700b3d7e <HwiP_disableInt+0x3e> @ imm = #-0x2
700b3d7e: 9901         	ldr	r1, [sp, #0x4]
700b3d80: 2001         	movs	r0, #0x1
700b3d82: 4088         	lsls	r0, r1
700b3d84: 9902         	ldr	r1, [sp, #0x8]
700b3d86: 6008         	str	r0, [r1]
700b3d88: f7ff ff02    	bl	0x700b3b90 <Hwip_dataAndInstructionBarrier> @ imm = #-0x1fc
700b3d8c: 9800         	ldr	r0, [sp]
700b3d8e: b004         	add	sp, #0x10
700b3d90: bd80         	pop	{r7, pc}
700b3d92: bf00         	nop
700b3d94: bf00         	nop
700b3d96: bf00         	nop
700b3d98: bf00         	nop
700b3d9a: bf00         	nop
700b3d9c: bf00         	nop
700b3d9e: bf00         	nop

700b3da0 <HwiP_restoreInt>:
700b3da0: b580         	push	{r7, lr}
700b3da2: b082         	sub	sp, #0x8
700b3da4: 9001         	str	r0, [sp, #0x4]
700b3da6: 9100         	str	r1, [sp]
700b3da8: 9800         	ldr	r0, [sp]
700b3daa: b120         	cbz	r0, 0x700b3db6 <HwiP_restoreInt+0x16> @ imm = #0x8
700b3dac: e7ff         	b	0x700b3dae <HwiP_restoreInt+0xe> @ imm = #-0x2
700b3dae: 9801         	ldr	r0, [sp, #0x4]
700b3db0: f7ff ffa6    	bl	0x700b3d00 <HwiP_enableInt> @ imm = #-0xb4
700b3db4: e003         	b	0x700b3dbe <HwiP_restoreInt+0x1e> @ imm = #0x6
700b3db6: 9801         	ldr	r0, [sp, #0x4]
700b3db8: f7ff ffc2    	bl	0x700b3d40 <HwiP_disableInt> @ imm = #-0x7c
700b3dbc: e7ff         	b	0x700b3dbe <HwiP_restoreInt+0x1e> @ imm = #-0x2
700b3dbe: b002         	add	sp, #0x8
700b3dc0: bd80         	pop	{r7, pc}
700b3dc2: bf00         	nop
700b3dc4: bf00         	nop
700b3dc6: bf00         	nop
700b3dc8: bf00         	nop
700b3dca: bf00         	nop
700b3dcc: bf00         	nop
700b3dce: bf00         	nop

700b3dd0 <HwiP_clearInt>:
700b3dd0: b083         	sub	sp, #0xc
700b3dd2: 9002         	str	r0, [sp, #0x8]
700b3dd4: f646 10ac    	movw	r0, #0x69ac
700b3dd8: f2c7 000b    	movt	r0, #0x700b
700b3ddc: 6801         	ldr	r1, [r0]
700b3dde: 9802         	ldr	r0, [sp, #0x8]
700b3de0: f400 70f0    	and	r0, r0, #0x1e0
700b3de4: 4408         	add	r0, r1
700b3de6: f200 4004    	addw	r0, r0, #0x404
700b3dea: 9001         	str	r0, [sp, #0x4]
700b3dec: 9802         	ldr	r0, [sp, #0x8]
700b3dee: f000 001f    	and	r0, r0, #0x1f
700b3df2: 9000         	str	r0, [sp]
700b3df4: 9900         	ldr	r1, [sp]
700b3df6: 2001         	movs	r0, #0x1
700b3df8: 4088         	lsls	r0, r1
700b3dfa: 9901         	ldr	r1, [sp, #0x4]
700b3dfc: 6008         	str	r0, [r1]
700b3dfe: b003         	add	sp, #0xc
700b3e00: 4770         	bx	lr
700b3e02: bf00         	nop
700b3e04: bf00         	nop
700b3e06: bf00         	nop
700b3e08: bf00         	nop
700b3e0a: bf00         	nop
700b3e0c: bf00         	nop
700b3e0e: bf00         	nop

700b3e10 <HwiP_post>:
700b3e10: b580         	push	{r7, lr}
700b3e12: b084         	sub	sp, #0x10
700b3e14: 9003         	str	r0, [sp, #0xc]
700b3e16: f646 10ac    	movw	r0, #0x69ac
700b3e1a: f2c7 000b    	movt	r0, #0x700b
700b3e1e: 6801         	ldr	r1, [r0]
700b3e20: 9803         	ldr	r0, [sp, #0xc]
700b3e22: f400 70f0    	and	r0, r0, #0x1e0
700b3e26: 4408         	add	r0, r1
700b3e28: f500 6080    	add.w	r0, r0, #0x400
700b3e2c: 9002         	str	r0, [sp, #0x8]
700b3e2e: 9803         	ldr	r0, [sp, #0xc]
700b3e30: f000 001f    	and	r0, r0, #0x1f
700b3e34: 9001         	str	r0, [sp, #0x4]
700b3e36: 9901         	ldr	r1, [sp, #0x4]
700b3e38: 2001         	movs	r0, #0x1
700b3e3a: 4088         	lsls	r0, r1
700b3e3c: 9902         	ldr	r1, [sp, #0x8]
700b3e3e: 6008         	str	r0, [r1]
700b3e40: f7ff fea6    	bl	0x700b3b90 <Hwip_dataAndInstructionBarrier> @ imm = #-0x2b4
700b3e44: b004         	add	sp, #0x10
700b3e46: bd80         	pop	{r7, pc}
700b3e48: bf00         	nop
700b3e4a: bf00         	nop
700b3e4c: bf00         	nop
700b3e4e: bf00         	nop

700b3e50 <HwiP_Params_init>:
700b3e50: b081         	sub	sp, #0x4
700b3e52: 9000         	str	r0, [sp]
700b3e54: 9900         	ldr	r1, [sp]
700b3e56: 2000         	movs	r0, #0x0
700b3e58: 6008         	str	r0, [r1]
700b3e5a: 9900         	ldr	r1, [sp]
700b3e5c: 6048         	str	r0, [r1, #0x4]
700b3e5e: 9900         	ldr	r1, [sp]
700b3e60: 6088         	str	r0, [r1, #0x8]
700b3e62: 9900         	ldr	r1, [sp]
700b3e64: 8188         	strh	r0, [r1, #0xc]
700b3e66: 9a00         	ldr	r2, [sp]
700b3e68: 210f         	movs	r1, #0xf
700b3e6a: 7391         	strb	r1, [r2, #0xe]
700b3e6c: 9900         	ldr	r1, [sp]
700b3e6e: 73c8         	strb	r0, [r1, #0xf]
700b3e70: 9900         	ldr	r1, [sp]
700b3e72: 7408         	strb	r0, [r1, #0x10]
700b3e74: b001         	add	sp, #0x4
700b3e76: 4770         	bx	lr
700b3e78: bf00         	nop
700b3e7a: bf00         	nop
700b3e7c: bf00         	nop
700b3e7e: bf00         	nop

700b3e80 <HwiP_construct>:
700b3e80: b580         	push	{r7, lr}
700b3e82: b084         	sub	sp, #0x10
700b3e84: 9003         	str	r0, [sp, #0xc]
700b3e86: 9102         	str	r1, [sp, #0x8]
700b3e88: 9803         	ldr	r0, [sp, #0xc]
700b3e8a: 9001         	str	r0, [sp, #0x4]
700b3e8c: 2001         	movs	r0, #0x1
700b3e8e: f001 fa97    	bl	0x700b53c0 <_DebugP_assertNoLog> @ imm = #0x152e
700b3e92: 9802         	ldr	r0, [sp, #0x8]
700b3e94: 6840         	ldr	r0, [r0, #0x4]
700b3e96: 2800         	cmp	r0, #0x0
700b3e98: bf18         	it	ne
700b3e9a: 2001         	movne	r0, #0x1
700b3e9c: f001 fa90    	bl	0x700b53c0 <_DebugP_assertNoLog> @ imm = #0x1520
700b3ea0: 9802         	ldr	r0, [sp, #0x8]
700b3ea2: 6801         	ldr	r1, [r0]
700b3ea4: 2000         	movs	r0, #0x0
700b3ea6: 9000         	str	r0, [sp]
700b3ea8: f5b1 7f80    	cmp.w	r1, #0x100
700b3eac: bf38         	it	lo
700b3eae: 2001         	movlo	r0, #0x1
700b3eb0: f001 fa86    	bl	0x700b53c0 <_DebugP_assertNoLog> @ imm = #0x150c
700b3eb4: 9800         	ldr	r0, [sp]
700b3eb6: 9902         	ldr	r1, [sp, #0x8]
700b3eb8: 7b89         	ldrb	r1, [r1, #0xe]
700b3eba: 2910         	cmp	r1, #0x10
700b3ebc: bf38         	it	lo
700b3ebe: 2001         	movlo	r0, #0x1
700b3ec0: f001 fa7e    	bl	0x700b53c0 <_DebugP_assertNoLog> @ imm = #0x14fc
700b3ec4: 9802         	ldr	r0, [sp, #0x8]
700b3ec6: 6800         	ldr	r0, [r0]
700b3ec8: f7ff ff3a    	bl	0x700b3d40 <HwiP_disableInt> @ imm = #-0x18c
700b3ecc: 9802         	ldr	r0, [sp, #0x8]
700b3ece: 6800         	ldr	r0, [r0]
700b3ed0: f7ff ff7e    	bl	0x700b3dd0 <HwiP_clearInt> @ imm = #-0x104
700b3ed4: 9902         	ldr	r1, [sp, #0x8]
700b3ed6: 6808         	ldr	r0, [r1]
700b3ed8: 7bc9         	ldrb	r1, [r1, #0xf]
700b3eda: f000 f841    	bl	0x700b3f60 <HwiP_setAsFIQ> @ imm = #0x82
700b3ede: 9902         	ldr	r1, [sp, #0x8]
700b3ee0: 6808         	ldr	r0, [r1]
700b3ee2: 7b89         	ldrb	r1, [r1, #0xe]
700b3ee4: f000 f86c    	bl	0x700b3fc0 <HwiP_setPri> @ imm = #0xd8
700b3ee8: 9902         	ldr	r1, [sp, #0x8]
700b3eea: 6808         	ldr	r0, [r1]
700b3eec: 7c09         	ldrb	r1, [r1, #0x10]
700b3eee: f000 f87f    	bl	0x700b3ff0 <HwiP_setAsPulse> @ imm = #0xfe
700b3ef2: 9802         	ldr	r0, [sp, #0x8]
700b3ef4: 7bc0         	ldrb	r0, [r0, #0xf]
700b3ef6: b148         	cbz	r0, 0x700b3f0c <HwiP_construct+0x8c> @ imm = #0x12
700b3ef8: e7ff         	b	0x700b3efa <HwiP_construct+0x7a> @ imm = #-0x2
700b3efa: 9802         	ldr	r0, [sp, #0x8]
700b3efc: 6800         	ldr	r0, [r0]
700b3efe: f244 4111    	movw	r1, #0x4411
700b3f02: f2c7 010b    	movt	r1, #0x700b
700b3f06: f000 f8a3    	bl	0x700b4050 <HwiP_setVecAddr> @ imm = #0x146
700b3f0a: e008         	b	0x700b3f1e <HwiP_construct+0x9e> @ imm = #0x10
700b3f0c: 9802         	ldr	r0, [sp, #0x8]
700b3f0e: 6800         	ldr	r0, [r0]
700b3f10: f644 0100    	movw	r1, #0x4800
700b3f14: f2c7 010b    	movt	r1, #0x700b
700b3f18: f000 f89a    	bl	0x700b4050 <HwiP_setVecAddr> @ imm = #0x134
700b3f1c: e7ff         	b	0x700b3f1e <HwiP_construct+0x9e> @ imm = #-0x2
700b3f1e: 9802         	ldr	r0, [sp, #0x8]
700b3f20: 6802         	ldr	r2, [r0]
700b3f22: 6840         	ldr	r0, [r0, #0x4]
700b3f24: f648 710c    	movw	r1, #0x8f0c
700b3f28: f2c7 0108    	movt	r1, #0x7008
700b3f2c: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700b3f30: 9802         	ldr	r0, [sp, #0x8]
700b3f32: 6802         	ldr	r2, [r0]
700b3f34: 6880         	ldr	r0, [r0, #0x8]
700b3f36: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b3f3a: f8c1 0400    	str.w	r0, [r1, #0x400]
700b3f3e: 9802         	ldr	r0, [sp, #0x8]
700b3f40: 6800         	ldr	r0, [r0]
700b3f42: 9901         	ldr	r1, [sp, #0x4]
700b3f44: 6008         	str	r0, [r1]
700b3f46: 9802         	ldr	r0, [sp, #0x8]
700b3f48: 6800         	ldr	r0, [r0]
700b3f4a: f7ff fed9    	bl	0x700b3d00 <HwiP_enableInt> @ imm = #-0x24e
700b3f4e: 2000         	movs	r0, #0x0
700b3f50: b004         	add	sp, #0x10
700b3f52: bd80         	pop	{r7, pc}
700b3f54: bf00         	nop
700b3f56: bf00         	nop
700b3f58: bf00         	nop
700b3f5a: bf00         	nop
700b3f5c: bf00         	nop
700b3f5e: bf00         	nop

700b3f60 <HwiP_setAsFIQ>:
700b3f60: b084         	sub	sp, #0x10
700b3f62: 9003         	str	r0, [sp, #0xc]
700b3f64: 9102         	str	r1, [sp, #0x8]
700b3f66: f646 10ac    	movw	r0, #0x69ac
700b3f6a: f2c7 000b    	movt	r0, #0x700b
700b3f6e: 6801         	ldr	r1, [r0]
700b3f70: 9803         	ldr	r0, [sp, #0xc]
700b3f72: f400 70f0    	and	r0, r0, #0x1e0
700b3f76: 4408         	add	r0, r1
700b3f78: f500 6083    	add.w	r0, r0, #0x418
700b3f7c: 9001         	str	r0, [sp, #0x4]
700b3f7e: 9803         	ldr	r0, [sp, #0xc]
700b3f80: f000 001f    	and	r0, r0, #0x1f
700b3f84: 9000         	str	r0, [sp]
700b3f86: 9802         	ldr	r0, [sp, #0x8]
700b3f88: b148         	cbz	r0, 0x700b3f9e <HwiP_setAsFIQ+0x3e> @ imm = #0x12
700b3f8a: e7ff         	b	0x700b3f8c <HwiP_setAsFIQ+0x2c> @ imm = #-0x2
700b3f8c: 9900         	ldr	r1, [sp]
700b3f8e: 2001         	movs	r0, #0x1
700b3f90: fa00 f201    	lsl.w	r2, r0, r1
700b3f94: 9901         	ldr	r1, [sp, #0x4]
700b3f96: 6808         	ldr	r0, [r1]
700b3f98: 4310         	orrs	r0, r2
700b3f9a: 6008         	str	r0, [r1]
700b3f9c: e008         	b	0x700b3fb0 <HwiP_setAsFIQ+0x50> @ imm = #0x10
700b3f9e: 9900         	ldr	r1, [sp]
700b3fa0: 2001         	movs	r0, #0x1
700b3fa2: fa00 f201    	lsl.w	r2, r0, r1
700b3fa6: 9901         	ldr	r1, [sp, #0x4]
700b3fa8: 6808         	ldr	r0, [r1]
700b3faa: 4390         	bics	r0, r2
700b3fac: 6008         	str	r0, [r1]
700b3fae: e7ff         	b	0x700b3fb0 <HwiP_setAsFIQ+0x50> @ imm = #-0x2
700b3fb0: b004         	add	sp, #0x10
700b3fb2: 4770         	bx	lr
700b3fb4: bf00         	nop
700b3fb6: bf00         	nop
700b3fb8: bf00         	nop
700b3fba: bf00         	nop
700b3fbc: bf00         	nop
700b3fbe: bf00         	nop

700b3fc0 <HwiP_setPri>:
700b3fc0: b083         	sub	sp, #0xc
700b3fc2: 9002         	str	r0, [sp, #0x8]
700b3fc4: 9101         	str	r1, [sp, #0x4]
700b3fc6: f646 10ac    	movw	r0, #0x69ac
700b3fca: f2c7 000b    	movt	r0, #0x700b
700b3fce: 6800         	ldr	r0, [r0]
700b3fd0: 9902         	ldr	r1, [sp, #0x8]
700b3fd2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b3fd6: f500 5080    	add.w	r0, r0, #0x1000
700b3fda: 9000         	str	r0, [sp]
700b3fdc: 9801         	ldr	r0, [sp, #0x4]
700b3fde: f000 000f    	and	r0, r0, #0xf
700b3fe2: 9900         	ldr	r1, [sp]
700b3fe4: 6008         	str	r0, [r1]
700b3fe6: b003         	add	sp, #0xc
700b3fe8: 4770         	bx	lr
700b3fea: bf00         	nop
700b3fec: bf00         	nop
700b3fee: bf00         	nop

700b3ff0 <HwiP_setAsPulse>:
700b3ff0: b084         	sub	sp, #0x10
700b3ff2: 9003         	str	r0, [sp, #0xc]
700b3ff4: 9102         	str	r1, [sp, #0x8]
700b3ff6: f646 10ac    	movw	r0, #0x69ac
700b3ffa: f2c7 000b    	movt	r0, #0x700b
700b3ffe: 6801         	ldr	r1, [r0]
700b4000: 9803         	ldr	r0, [sp, #0xc]
700b4002: f400 70f0    	and	r0, r0, #0x1e0
700b4006: 4408         	add	r0, r1
700b4008: f200 401c    	addw	r0, r0, #0x41c
700b400c: 9001         	str	r0, [sp, #0x4]
700b400e: 9803         	ldr	r0, [sp, #0xc]
700b4010: f000 001f    	and	r0, r0, #0x1f
700b4014: 9000         	str	r0, [sp]
700b4016: 9802         	ldr	r0, [sp, #0x8]
700b4018: b148         	cbz	r0, 0x700b402e <HwiP_setAsPulse+0x3e> @ imm = #0x12
700b401a: e7ff         	b	0x700b401c <HwiP_setAsPulse+0x2c> @ imm = #-0x2
700b401c: 9900         	ldr	r1, [sp]
700b401e: 2001         	movs	r0, #0x1
700b4020: fa00 f201    	lsl.w	r2, r0, r1
700b4024: 9901         	ldr	r1, [sp, #0x4]
700b4026: 6808         	ldr	r0, [r1]
700b4028: 4310         	orrs	r0, r2
700b402a: 6008         	str	r0, [r1]
700b402c: e008         	b	0x700b4040 <HwiP_setAsPulse+0x50> @ imm = #0x10
700b402e: 9900         	ldr	r1, [sp]
700b4030: 2001         	movs	r0, #0x1
700b4032: fa00 f201    	lsl.w	r2, r0, r1
700b4036: 9901         	ldr	r1, [sp, #0x4]
700b4038: 6808         	ldr	r0, [r1]
700b403a: 4390         	bics	r0, r2
700b403c: 6008         	str	r0, [r1]
700b403e: e7ff         	b	0x700b4040 <HwiP_setAsPulse+0x50> @ imm = #-0x2
700b4040: b004         	add	sp, #0x10
700b4042: 4770         	bx	lr
700b4044: bf00         	nop
700b4046: bf00         	nop
700b4048: bf00         	nop
700b404a: bf00         	nop
700b404c: bf00         	nop
700b404e: bf00         	nop

700b4050 <HwiP_setVecAddr>:
700b4050: b083         	sub	sp, #0xc
700b4052: 9002         	str	r0, [sp, #0x8]
700b4054: 9101         	str	r1, [sp, #0x4]
700b4056: f646 10ac    	movw	r0, #0x69ac
700b405a: f2c7 000b    	movt	r0, #0x700b
700b405e: 6800         	ldr	r0, [r0]
700b4060: 9902         	ldr	r1, [sp, #0x8]
700b4062: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b4066: f500 5000    	add.w	r0, r0, #0x2000
700b406a: 9000         	str	r0, [sp]
700b406c: 9801         	ldr	r0, [sp, #0x4]
700b406e: f020 0003    	bic	r0, r0, #0x3
700b4072: 9900         	ldr	r1, [sp]
700b4074: 6008         	str	r0, [r1]
700b4076: b003         	add	sp, #0xc
700b4078: 4770         	bx	lr
700b407a: bf00         	nop
700b407c: bf00         	nop
700b407e: bf00         	nop

700b4080 <HwiP_destruct>:
700b4080: b580         	push	{r7, lr}
700b4082: b084         	sub	sp, #0x10
700b4084: 9003         	str	r0, [sp, #0xc]
700b4086: 9803         	ldr	r0, [sp, #0xc]
700b4088: 9002         	str	r0, [sp, #0x8]
700b408a: 9802         	ldr	r0, [sp, #0x8]
700b408c: 6800         	ldr	r0, [r0]
700b408e: f7ff fe57    	bl	0x700b3d40 <HwiP_disableInt> @ imm = #-0x352
700b4092: 9802         	ldr	r0, [sp, #0x8]
700b4094: 6800         	ldr	r0, [r0]
700b4096: f7ff fe9b    	bl	0x700b3dd0 <HwiP_clearInt> @ imm = #-0x2ca
700b409a: 9802         	ldr	r0, [sp, #0x8]
700b409c: 6800         	ldr	r0, [r0]
700b409e: 2100         	movs	r1, #0x0
700b40a0: 9101         	str	r1, [sp, #0x4]
700b40a2: f7ff ff5d    	bl	0x700b3f60 <HwiP_setAsFIQ> @ imm = #-0x146
700b40a6: 9802         	ldr	r0, [sp, #0x8]
700b40a8: 6800         	ldr	r0, [r0]
700b40aa: 210f         	movs	r1, #0xf
700b40ac: f7ff ff88    	bl	0x700b3fc0 <HwiP_setPri> @ imm = #-0xf0
700b40b0: 9901         	ldr	r1, [sp, #0x4]
700b40b2: 9802         	ldr	r0, [sp, #0x8]
700b40b4: 6800         	ldr	r0, [r0]
700b40b6: f7ff ff9b    	bl	0x700b3ff0 <HwiP_setAsPulse> @ imm = #-0xca
700b40ba: 9802         	ldr	r0, [sp, #0x8]
700b40bc: 6800         	ldr	r0, [r0]
700b40be: f644 0100    	movw	r1, #0x4800
700b40c2: f2c7 010b    	movt	r1, #0x700b
700b40c6: f7ff ffc3    	bl	0x700b4050 <HwiP_setVecAddr> @ imm = #-0x7a
700b40ca: 9801         	ldr	r0, [sp, #0x4]
700b40cc: 9902         	ldr	r1, [sp, #0x8]
700b40ce: 680a         	ldr	r2, [r1]
700b40d0: f648 710c    	movw	r1, #0x8f0c
700b40d4: f2c7 0108    	movt	r1, #0x7008
700b40d8: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700b40dc: 9a02         	ldr	r2, [sp, #0x8]
700b40de: 6812         	ldr	r2, [r2]
700b40e0: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b40e4: f8c1 0400    	str.w	r0, [r1, #0x400]
700b40e8: b004         	add	sp, #0x10
700b40ea: bd80         	pop	{r7, pc}
700b40ec: bf00         	nop
700b40ee: bf00         	nop

700b40f0 <HwiP_init>:
700b40f0: b580         	push	{r7, lr}
700b40f2: b084         	sub	sp, #0x10
700b40f4: f000 eabe    	blx	0x700b4674 <HwiP_disable> @ imm = #0x57c
700b40f8: f000 eac4    	blx	0x700b4684 <HwiP_disableFIQ> @ imm = #0x588
700b40fc: f646 10ac    	movw	r0, #0x69ac
700b4100: f2c7 000b    	movt	r0, #0x700b
700b4104: 6800         	ldr	r0, [r0]
700b4106: 2800         	cmp	r0, #0x0
700b4108: bf18         	it	ne
700b410a: 2001         	movne	r0, #0x1
700b410c: f001 f958    	bl	0x700b53c0 <_DebugP_assertNoLog> @ imm = #0x12b0
700b4110: f648 710c    	movw	r1, #0x8f0c
700b4114: f2c7 0108    	movt	r1, #0x7008
700b4118: 2000         	movs	r0, #0x0
700b411a: f8c1 0800    	str.w	r0, [r1, #0x800]
700b411e: f8c1 0804    	str.w	r0, [r1, #0x804]
700b4122: 9003         	str	r0, [sp, #0xc]
700b4124: e7ff         	b	0x700b4126 <HwiP_init+0x36> @ imm = #-0x2
700b4126: 9803         	ldr	r0, [sp, #0xc]
700b4128: 28ff         	cmp	r0, #0xff
700b412a: d81d         	bhi	0x700b4168 <HwiP_init+0x78> @ imm = #0x3a
700b412c: e7ff         	b	0x700b412e <HwiP_init+0x3e> @ imm = #-0x2
700b412e: 9a03         	ldr	r2, [sp, #0xc]
700b4130: f648 710c    	movw	r1, #0x8f0c
700b4134: f2c7 0108    	movt	r1, #0x7008
700b4138: 2000         	movs	r0, #0x0
700b413a: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700b413e: 9a03         	ldr	r2, [sp, #0xc]
700b4140: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b4144: f8c1 0400    	str.w	r0, [r1, #0x400]
700b4148: 9803         	ldr	r0, [sp, #0xc]
700b414a: 210f         	movs	r1, #0xf
700b414c: f7ff ff38    	bl	0x700b3fc0 <HwiP_setPri> @ imm = #-0x190
700b4150: 9803         	ldr	r0, [sp, #0xc]
700b4152: f644 0100    	movw	r1, #0x4800
700b4156: f2c7 010b    	movt	r1, #0x700b
700b415a: f7ff ff79    	bl	0x700b4050 <HwiP_setVecAddr> @ imm = #-0x10e
700b415e: e7ff         	b	0x700b4160 <HwiP_init+0x70> @ imm = #-0x2
700b4160: 9803         	ldr	r0, [sp, #0xc]
700b4162: 3001         	adds	r0, #0x1
700b4164: 9003         	str	r0, [sp, #0xc]
700b4166: e7de         	b	0x700b4126 <HwiP_init+0x36> @ imm = #-0x44
700b4168: 2000         	movs	r0, #0x0
700b416a: 9003         	str	r0, [sp, #0xc]
700b416c: e7ff         	b	0x700b416e <HwiP_init+0x7e> @ imm = #-0x2
700b416e: 9803         	ldr	r0, [sp, #0xc]
700b4170: 2807         	cmp	r0, #0x7
700b4172: d838         	bhi	0x700b41e6 <HwiP_init+0xf6> @ imm = #0x70
700b4174: e7ff         	b	0x700b4176 <HwiP_init+0x86> @ imm = #-0x2
700b4176: f646 11ac    	movw	r1, #0x69ac
700b417a: f2c7 010b    	movt	r1, #0x700b
700b417e: 6808         	ldr	r0, [r1]
700b4180: 9a03         	ldr	r2, [sp, #0xc]
700b4182: f002 020f    	and	r2, r2, #0xf
700b4186: eb00 1042    	add.w	r0, r0, r2, lsl #5
700b418a: f200 400c    	addw	r0, r0, #0x40c
700b418e: 9002         	str	r0, [sp, #0x8]
700b4190: 9a02         	ldr	r2, [sp, #0x8]
700b4192: f04f 30ff    	mov.w	r0, #0xffffffff
700b4196: 6010         	str	r0, [r2]
700b4198: 680a         	ldr	r2, [r1]
700b419a: 9b03         	ldr	r3, [sp, #0xc]
700b419c: f003 030f    	and	r3, r3, #0xf
700b41a0: eb02 1243    	add.w	r2, r2, r3, lsl #5
700b41a4: f202 4204    	addw	r2, r2, #0x404
700b41a8: 9202         	str	r2, [sp, #0x8]
700b41aa: 9a02         	ldr	r2, [sp, #0x8]
700b41ac: 6010         	str	r0, [r2]
700b41ae: 6808         	ldr	r0, [r1]
700b41b0: 9a03         	ldr	r2, [sp, #0xc]
700b41b2: f002 020f    	and	r2, r2, #0xf
700b41b6: eb00 1042    	add.w	r0, r0, r2, lsl #5
700b41ba: f200 401c    	addw	r0, r0, #0x41c
700b41be: 9002         	str	r0, [sp, #0x8]
700b41c0: 9a02         	ldr	r2, [sp, #0x8]
700b41c2: 2000         	movs	r0, #0x0
700b41c4: 6010         	str	r0, [r2]
700b41c6: 6809         	ldr	r1, [r1]
700b41c8: 9a03         	ldr	r2, [sp, #0xc]
700b41ca: f002 020f    	and	r2, r2, #0xf
700b41ce: eb01 1142    	add.w	r1, r1, r2, lsl #5
700b41d2: f501 6183    	add.w	r1, r1, #0x418
700b41d6: 9102         	str	r1, [sp, #0x8]
700b41d8: 9902         	ldr	r1, [sp, #0x8]
700b41da: 6008         	str	r0, [r1]
700b41dc: e7ff         	b	0x700b41de <HwiP_init+0xee> @ imm = #-0x2
700b41de: 9803         	ldr	r0, [sp, #0xc]
700b41e0: 3001         	adds	r0, #0x1
700b41e2: 9003         	str	r0, [sp, #0xc]
700b41e4: e7c3         	b	0x700b416e <HwiP_init+0x7e> @ imm = #-0x7a
700b41e6: f000 f81b    	bl	0x700b4220 <HwiP_getIRQVecAddr> @ imm = #0x36
700b41ea: f247 11e4    	movw	r1, #0x71e4
700b41ee: f2c7 0108    	movt	r1, #0x7008
700b41f2: 9100         	str	r1, [sp]
700b41f4: 6008         	str	r0, [r1]
700b41f6: f000 f823    	bl	0x700b4240 <HwiP_getFIQVecAddr> @ imm = #0x46
700b41fa: 9900         	ldr	r1, [sp]
700b41fc: 6008         	str	r0, [r1]
700b41fe: 2000         	movs	r0, #0x0
700b4200: 9001         	str	r0, [sp, #0x4]
700b4202: f000 f82d    	bl	0x700b4260 <HwiP_ackIRQ> @ imm = #0x5a
700b4206: 9801         	ldr	r0, [sp, #0x4]
700b4208: f000 f83a    	bl	0x700b4280 <HwiP_ackFIQ> @ imm = #0x74
700b420c: f000 ea56    	blx	0x700b46bc <HwiP_enableVIC> @ imm = #0x4ac
700b4210: f000 ea48    	blx	0x700b46a4 <HwiP_enableFIQ> @ imm = #0x490
700b4214: b004         	add	sp, #0x10
700b4216: bd80         	pop	{r7, pc}
700b4218: bf00         	nop
700b421a: bf00         	nop
700b421c: bf00         	nop
700b421e: bf00         	nop

700b4220 <HwiP_getIRQVecAddr>:
700b4220: b081         	sub	sp, #0x4
700b4222: f646 10ac    	movw	r0, #0x69ac
700b4226: f2c7 000b    	movt	r0, #0x700b
700b422a: 6800         	ldr	r0, [r0]
700b422c: 3018         	adds	r0, #0x18
700b422e: 9000         	str	r0, [sp]
700b4230: 9800         	ldr	r0, [sp]
700b4232: 6800         	ldr	r0, [r0]
700b4234: b001         	add	sp, #0x4
700b4236: 4770         	bx	lr
700b4238: bf00         	nop
700b423a: bf00         	nop
700b423c: bf00         	nop
700b423e: bf00         	nop

700b4240 <HwiP_getFIQVecAddr>:
700b4240: b081         	sub	sp, #0x4
700b4242: f646 10ac    	movw	r0, #0x69ac
700b4246: f2c7 000b    	movt	r0, #0x700b
700b424a: 6800         	ldr	r0, [r0]
700b424c: 301c         	adds	r0, #0x1c
700b424e: 9000         	str	r0, [sp]
700b4250: 9800         	ldr	r0, [sp]
700b4252: 6800         	ldr	r0, [r0]
700b4254: b001         	add	sp, #0x4
700b4256: 4770         	bx	lr
700b4258: bf00         	nop
700b425a: bf00         	nop
700b425c: bf00         	nop
700b425e: bf00         	nop

700b4260 <HwiP_ackIRQ>:
700b4260: b082         	sub	sp, #0x8
700b4262: 9001         	str	r0, [sp, #0x4]
700b4264: f646 10ac    	movw	r0, #0x69ac
700b4268: f2c7 000b    	movt	r0, #0x700b
700b426c: 6800         	ldr	r0, [r0]
700b426e: 3018         	adds	r0, #0x18
700b4270: 9000         	str	r0, [sp]
700b4272: 9801         	ldr	r0, [sp, #0x4]
700b4274: 9900         	ldr	r1, [sp]
700b4276: 6008         	str	r0, [r1]
700b4278: b002         	add	sp, #0x8
700b427a: 4770         	bx	lr
700b427c: bf00         	nop
700b427e: bf00         	nop

700b4280 <HwiP_ackFIQ>:
700b4280: b082         	sub	sp, #0x8
700b4282: 9001         	str	r0, [sp, #0x4]
700b4284: f646 10ac    	movw	r0, #0x69ac
700b4288: f2c7 000b    	movt	r0, #0x700b
700b428c: 6800         	ldr	r0, [r0]
700b428e: 301c         	adds	r0, #0x1c
700b4290: 9000         	str	r0, [sp]
700b4292: 9801         	ldr	r0, [sp, #0x4]
700b4294: 9900         	ldr	r1, [sp]
700b4296: 6008         	str	r0, [r1]
700b4298: b002         	add	sp, #0x8
700b429a: 4770         	bx	lr
700b429c: bf00         	nop
700b429e: bf00         	nop

700b42a0 <HwiP_inISR>:
700b42a0: b580         	push	{r7, lr}
700b42a2: b082         	sub	sp, #0x8
700b42a4: f000 ea1a    	blx	0x700b46dc <HwiP_getCPSR> @ imm = #0x434
700b42a8: f000 001f    	and	r0, r0, #0x1f
700b42ac: 9001         	str	r0, [sp, #0x4]
700b42ae: 2000         	movs	r0, #0x0
700b42b0: 9000         	str	r0, [sp]
700b42b2: 9801         	ldr	r0, [sp, #0x4]
700b42b4: 281f         	cmp	r0, #0x1f
700b42b6: d003         	beq	0x700b42c0 <HwiP_inISR+0x20> @ imm = #0x6
700b42b8: e7ff         	b	0x700b42ba <HwiP_inISR+0x1a> @ imm = #-0x2
700b42ba: 2001         	movs	r0, #0x1
700b42bc: 9000         	str	r0, [sp]
700b42be: e7ff         	b	0x700b42c0 <HwiP_inISR+0x20> @ imm = #-0x2
700b42c0: 9800         	ldr	r0, [sp]
700b42c2: b002         	add	sp, #0x8
700b42c4: bd80         	pop	{r7, pc}
		...
700b42ce: 0000         	movs	r0, r0

700b42d0 <HwiP_irq_handler_c>:
700b42d0: b580         	push	{r7, lr}
700b42d2: b086         	sub	sp, #0x18
700b42d4: a804         	add	r0, sp, #0x10
700b42d6: f000 f843    	bl	0x700b4360 <HwiP_getIRQ> @ imm = #0x86
700b42da: 9005         	str	r0, [sp, #0x14]
700b42dc: 9805         	ldr	r0, [sp, #0x14]
700b42de: bb68         	cbnz	r0, 0x700b433c <HwiP_irq_handler_c+0x6c> @ imm = #0x5a
700b42e0: e7ff         	b	0x700b42e2 <HwiP_irq_handler_c+0x12> @ imm = #-0x2
700b42e2: 9804         	ldr	r0, [sp, #0x10]
700b42e4: f000 f864    	bl	0x700b43b0 <HwiP_isPulse> @ imm = #0xc8
700b42e8: 9003         	str	r0, [sp, #0xc]
700b42ea: 9803         	ldr	r0, [sp, #0xc]
700b42ec: b120         	cbz	r0, 0x700b42f8 <HwiP_irq_handler_c+0x28> @ imm = #0x8
700b42ee: e7ff         	b	0x700b42f0 <HwiP_irq_handler_c+0x20> @ imm = #-0x2
700b42f0: 9804         	ldr	r0, [sp, #0x10]
700b42f2: f7ff fd6d    	bl	0x700b3dd0 <HwiP_clearInt> @ imm = #-0x526
700b42f6: e7ff         	b	0x700b42f8 <HwiP_irq_handler_c+0x28> @ imm = #-0x2
700b42f8: 9904         	ldr	r1, [sp, #0x10]
700b42fa: f648 700c    	movw	r0, #0x8f0c
700b42fe: f2c7 0008    	movt	r0, #0x7008
700b4302: f850 1021    	ldr.w	r1, [r0, r1, lsl #2]
700b4306: 9102         	str	r1, [sp, #0x8]
700b4308: 9904         	ldr	r1, [sp, #0x10]
700b430a: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b430e: f8d0 0400    	ldr.w	r0, [r0, #0x400]
700b4312: 9001         	str	r0, [sp, #0x4]
700b4314: 9802         	ldr	r0, [sp, #0x8]
700b4316: b120         	cbz	r0, 0x700b4322 <HwiP_irq_handler_c+0x52> @ imm = #0x8
700b4318: e7ff         	b	0x700b431a <HwiP_irq_handler_c+0x4a> @ imm = #-0x2
700b431a: 9902         	ldr	r1, [sp, #0x8]
700b431c: 9801         	ldr	r0, [sp, #0x4]
700b431e: 4788         	blx	r1
700b4320: e7ff         	b	0x700b4322 <HwiP_irq_handler_c+0x52> @ imm = #-0x2
700b4322: f000 e9a8    	blx	0x700b4674 <HwiP_disable> @ imm = #0x350
700b4326: 9803         	ldr	r0, [sp, #0xc]
700b4328: b920         	cbnz	r0, 0x700b4334 <HwiP_irq_handler_c+0x64> @ imm = #0x8
700b432a: e7ff         	b	0x700b432c <HwiP_irq_handler_c+0x5c> @ imm = #-0x2
700b432c: 9804         	ldr	r0, [sp, #0x10]
700b432e: f7ff fd4f    	bl	0x700b3dd0 <HwiP_clearInt> @ imm = #-0x562
700b4332: e7ff         	b	0x700b4334 <HwiP_irq_handler_c+0x64> @ imm = #-0x2
700b4334: 9804         	ldr	r0, [sp, #0x10]
700b4336: f000 f85b    	bl	0x700b43f0 <HwiP_ackIRQ> @ imm = #0xb6
700b433a: e00c         	b	0x700b4356 <HwiP_irq_handler_c+0x86> @ imm = #0x18
700b433c: f648 710c    	movw	r1, #0x8f0c
700b4340: f2c7 0108    	movt	r1, #0x7008
700b4344: f8d1 0800    	ldr.w	r0, [r1, #0x800]
700b4348: 3001         	adds	r0, #0x1
700b434a: f8c1 0800    	str.w	r0, [r1, #0x800]
700b434e: 2000         	movs	r0, #0x0
700b4350: f000 f84e    	bl	0x700b43f0 <HwiP_ackIRQ> @ imm = #0x9c
700b4354: e7ff         	b	0x700b4356 <HwiP_irq_handler_c+0x86> @ imm = #-0x2
700b4356: b006         	add	sp, #0x18
700b4358: bd80         	pop	{r7, pc}
700b435a: bf00         	nop
700b435c: bf00         	nop
700b435e: bf00         	nop

700b4360 <HwiP_getIRQ>:
700b4360: b084         	sub	sp, #0x10
700b4362: 9003         	str	r0, [sp, #0xc]
700b4364: f04f 30ff    	mov.w	r0, #0xffffffff
700b4368: 9001         	str	r0, [sp, #0x4]
700b436a: 9903         	ldr	r1, [sp, #0xc]
700b436c: 2000         	movs	r0, #0x0
700b436e: 6008         	str	r0, [r1]
700b4370: f646 10ac    	movw	r0, #0x69ac
700b4374: f2c7 000b    	movt	r0, #0x700b
700b4378: 6800         	ldr	r0, [r0]
700b437a: 3020         	adds	r0, #0x20
700b437c: 9002         	str	r0, [sp, #0x8]
700b437e: 9802         	ldr	r0, [sp, #0x8]
700b4380: 6800         	ldr	r0, [r0]
700b4382: 9000         	str	r0, [sp]
700b4384: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b4388: 0600         	lsls	r0, r0, #0x18
700b438a: 2800         	cmp	r0, #0x0
700b438c: d507         	bpl	0x700b439e <HwiP_getIRQ+0x3e> @ imm = #0xe
700b438e: e7ff         	b	0x700b4390 <HwiP_getIRQ+0x30> @ imm = #-0x2
700b4390: f89d 0000    	ldrb.w	r0, [sp]
700b4394: 9903         	ldr	r1, [sp, #0xc]
700b4396: 6008         	str	r0, [r1]
700b4398: 2000         	movs	r0, #0x0
700b439a: 9001         	str	r0, [sp, #0x4]
700b439c: e7ff         	b	0x700b439e <HwiP_getIRQ+0x3e> @ imm = #-0x2
700b439e: 9801         	ldr	r0, [sp, #0x4]
700b43a0: b004         	add	sp, #0x10
700b43a2: 4770         	bx	lr
700b43a4: bf00         	nop
700b43a6: bf00         	nop
700b43a8: bf00         	nop
700b43aa: bf00         	nop
700b43ac: bf00         	nop
700b43ae: bf00         	nop

700b43b0 <HwiP_isPulse>:
700b43b0: b083         	sub	sp, #0xc
700b43b2: 9002         	str	r0, [sp, #0x8]
700b43b4: f646 10ac    	movw	r0, #0x69ac
700b43b8: f2c7 000b    	movt	r0, #0x700b
700b43bc: 6801         	ldr	r1, [r0]
700b43be: 9802         	ldr	r0, [sp, #0x8]
700b43c0: f400 70f0    	and	r0, r0, #0x1e0
700b43c4: 4408         	add	r0, r1
700b43c6: f200 401c    	addw	r0, r0, #0x41c
700b43ca: 9001         	str	r0, [sp, #0x4]
700b43cc: 9802         	ldr	r0, [sp, #0x8]
700b43ce: f000 001f    	and	r0, r0, #0x1f
700b43d2: 9000         	str	r0, [sp]
700b43d4: 9801         	ldr	r0, [sp, #0x4]
700b43d6: 6800         	ldr	r0, [r0]
700b43d8: 9900         	ldr	r1, [sp]
700b43da: 40c8         	lsrs	r0, r1
700b43dc: f000 0001    	and	r0, r0, #0x1
700b43e0: b003         	add	sp, #0xc
700b43e2: 4770         	bx	lr
700b43e4: bf00         	nop
700b43e6: bf00         	nop
700b43e8: bf00         	nop
700b43ea: bf00         	nop
700b43ec: bf00         	nop
700b43ee: bf00         	nop

700b43f0 <HwiP_ackIRQ>:
700b43f0: b082         	sub	sp, #0x8
700b43f2: 9001         	str	r0, [sp, #0x4]
700b43f4: f646 10ac    	movw	r0, #0x69ac
700b43f8: f2c7 000b    	movt	r0, #0x700b
700b43fc: 6800         	ldr	r0, [r0]
700b43fe: 3018         	adds	r0, #0x18
700b4400: 9000         	str	r0, [sp]
700b4402: 9801         	ldr	r0, [sp, #0x4]
700b4404: 9900         	ldr	r1, [sp]
700b4406: 6008         	str	r0, [r1]
700b4408: b002         	add	sp, #0x8
700b440a: 4770         	bx	lr
700b440c: bf00         	nop
700b440e: bf00         	nop

700b4410 <HwiP_fiq_handler>:
700b4410: b5df         	push	{r0, r1, r2, r3, r4, r6, r7, lr}
700b4412: af06         	add	r7, sp, #0x18
700b4414: b086         	sub	sp, #0x18
700b4416: 466c         	mov	r4, sp
700b4418: f36f 0402    	bfc	r4, #0, #3
700b441c: 46a5         	mov	sp, r4
700b441e: f000 f867    	bl	0x700b44f0 <HwiP_getFIQVecAddr> @ imm = #0xce
700b4422: f247 18e0    	movw	r8, #0x71e0
700b4426: f2c7 0808    	movt	r8, #0x7008
700b442a: f8c8 0000    	str.w	r0, [r8]
700b442e: a804         	add	r0, sp, #0x10
700b4430: f000 f86e    	bl	0x700b4510 <HwiP_getFIQ> @ imm = #0xdc
700b4434: 9005         	str	r0, [sp, #0x14]
700b4436: f8dd 8014    	ldr.w	r8, [sp, #0x14]
700b443a: f1b8 0f00    	cmp.w	r8, #0x0
700b443e: d13b         	bne	0x700b44b8 <HwiP_fiq_handler+0xa8> @ imm = #0x76
700b4440: e7ff         	b	0x700b4442 <HwiP_fiq_handler+0x32> @ imm = #-0x2
700b4442: 9804         	ldr	r0, [sp, #0x10]
700b4444: f7ff ffb4    	bl	0x700b43b0 <HwiP_isPulse> @ imm = #-0x98
700b4448: 9003         	str	r0, [sp, #0xc]
700b444a: f8dd 800c    	ldr.w	r8, [sp, #0xc]
700b444e: f1b8 0f00    	cmp.w	r8, #0x0
700b4452: d004         	beq	0x700b445e <HwiP_fiq_handler+0x4e> @ imm = #0x8
700b4454: e7ff         	b	0x700b4456 <HwiP_fiq_handler+0x46> @ imm = #-0x2
700b4456: 9804         	ldr	r0, [sp, #0x10]
700b4458: f7ff fcba    	bl	0x700b3dd0 <HwiP_clearInt> @ imm = #-0x68c
700b445c: e7ff         	b	0x700b445e <HwiP_fiq_handler+0x4e> @ imm = #-0x2
700b445e: f8dd 9010    	ldr.w	r9, [sp, #0x10]
700b4462: f648 780c    	movw	r8, #0x8f0c
700b4466: f2c7 0808    	movt	r8, #0x7008
700b446a: f858 9029    	ldr.w	r9, [r8, r9, lsl #2]
700b446e: f8cd 9008    	str.w	r9, [sp, #0x8]
700b4472: f8dd 9010    	ldr.w	r9, [sp, #0x10]
700b4476: eb08 0889    	add.w	r8, r8, r9, lsl #2
700b447a: f8d8 8400    	ldr.w	r8, [r8, #0x400]
700b447e: f8cd 8004    	str.w	r8, [sp, #0x4]
700b4482: f8dd 8008    	ldr.w	r8, [sp, #0x8]
700b4486: f1b8 0f00    	cmp.w	r8, #0x0
700b448a: d005         	beq	0x700b4498 <HwiP_fiq_handler+0x88> @ imm = #0xa
700b448c: e7ff         	b	0x700b448e <HwiP_fiq_handler+0x7e> @ imm = #-0x2
700b448e: f8dd 8008    	ldr.w	r8, [sp, #0x8]
700b4492: 9801         	ldr	r0, [sp, #0x4]
700b4494: 47c0         	blx	r8
700b4496: e7ff         	b	0x700b4498 <HwiP_fiq_handler+0x88> @ imm = #-0x2
700b4498: f000 e8f4    	blx	0x700b4684 <HwiP_disableFIQ> @ imm = #0x1e8
700b449c: f8dd 800c    	ldr.w	r8, [sp, #0xc]
700b44a0: f1b8 0f00    	cmp.w	r8, #0x0
700b44a4: d104         	bne	0x700b44b0 <HwiP_fiq_handler+0xa0> @ imm = #0x8
700b44a6: e7ff         	b	0x700b44a8 <HwiP_fiq_handler+0x98> @ imm = #-0x2
700b44a8: 9804         	ldr	r0, [sp, #0x10]
700b44aa: f7ff fc91    	bl	0x700b3dd0 <HwiP_clearInt> @ imm = #-0x6de
700b44ae: e7ff         	b	0x700b44b0 <HwiP_fiq_handler+0xa0> @ imm = #-0x2
700b44b0: 9804         	ldr	r0, [sp, #0x10]
700b44b2: f000 f855    	bl	0x700b4560 <HwiP_ackFIQ> @ imm = #0xaa
700b44b6: e00d         	b	0x700b44d4 <HwiP_fiq_handler+0xc4> @ imm = #0x1a
700b44b8: f648 790c    	movw	r9, #0x8f0c
700b44bc: f2c7 0908    	movt	r9, #0x7008
700b44c0: f8d9 8804    	ldr.w	r8, [r9, #0x804]
700b44c4: f108 0801    	add.w	r8, r8, #0x1
700b44c8: f8c9 8804    	str.w	r8, [r9, #0x804]
700b44cc: 2000         	movs	r0, #0x0
700b44ce: f000 f847    	bl	0x700b4560 <HwiP_ackFIQ> @ imm = #0x8e
700b44d2: e7ff         	b	0x700b44d4 <HwiP_fiq_handler+0xc4> @ imm = #-0x2
700b44d4: f1a7 0418    	sub.w	r4, r7, #0x18
700b44d8: 46a5         	mov	sp, r4
700b44da: e8bd 40df    	pop.w	{r0, r1, r2, r3, r4, r6, r7, lr}
700b44de: f3de 8f04    	subs	pc, lr, #0x4
700b44e2: bf00         	nop
700b44e4: bf00         	nop
700b44e6: bf00         	nop
700b44e8: bf00         	nop
700b44ea: bf00         	nop
700b44ec: bf00         	nop
700b44ee: bf00         	nop

700b44f0 <HwiP_getFIQVecAddr>:
700b44f0: b081         	sub	sp, #0x4
700b44f2: f646 10ac    	movw	r0, #0x69ac
700b44f6: f2c7 000b    	movt	r0, #0x700b
700b44fa: 6800         	ldr	r0, [r0]
700b44fc: 301c         	adds	r0, #0x1c
700b44fe: 9000         	str	r0, [sp]
700b4500: 9800         	ldr	r0, [sp]
700b4502: 6800         	ldr	r0, [r0]
700b4504: b001         	add	sp, #0x4
700b4506: 4770         	bx	lr
700b4508: bf00         	nop
700b450a: bf00         	nop
700b450c: bf00         	nop
700b450e: bf00         	nop

700b4510 <HwiP_getFIQ>:
700b4510: b084         	sub	sp, #0x10
700b4512: 9003         	str	r0, [sp, #0xc]
700b4514: f04f 30ff    	mov.w	r0, #0xffffffff
700b4518: 9001         	str	r0, [sp, #0x4]
700b451a: 9903         	ldr	r1, [sp, #0xc]
700b451c: 2000         	movs	r0, #0x0
700b451e: 6008         	str	r0, [r1]
700b4520: f646 10ac    	movw	r0, #0x69ac
700b4524: f2c7 000b    	movt	r0, #0x700b
700b4528: 6800         	ldr	r0, [r0]
700b452a: 3024         	adds	r0, #0x24
700b452c: 9002         	str	r0, [sp, #0x8]
700b452e: 9802         	ldr	r0, [sp, #0x8]
700b4530: 6800         	ldr	r0, [r0]
700b4532: 9000         	str	r0, [sp]
700b4534: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b4538: 0600         	lsls	r0, r0, #0x18
700b453a: 2800         	cmp	r0, #0x0
700b453c: d508         	bpl	0x700b4550 <HwiP_getFIQ+0x40> @ imm = #0x10
700b453e: e7ff         	b	0x700b4540 <HwiP_getFIQ+0x30> @ imm = #-0x2
700b4540: 9800         	ldr	r0, [sp]
700b4542: f36f 209f    	bfc	r0, #10, #22
700b4546: 9903         	ldr	r1, [sp, #0xc]
700b4548: 6008         	str	r0, [r1]
700b454a: 2000         	movs	r0, #0x0
700b454c: 9001         	str	r0, [sp, #0x4]
700b454e: e7ff         	b	0x700b4550 <HwiP_getFIQ+0x40> @ imm = #-0x2
700b4550: 9801         	ldr	r0, [sp, #0x4]
700b4552: b004         	add	sp, #0x10
700b4554: 4770         	bx	lr
700b4556: bf00         	nop
700b4558: bf00         	nop
700b455a: bf00         	nop
700b455c: bf00         	nop
700b455e: bf00         	nop

700b4560 <HwiP_ackFIQ>:
700b4560: b082         	sub	sp, #0x8
700b4562: 9001         	str	r0, [sp, #0x4]
700b4564: f646 10ac    	movw	r0, #0x69ac
700b4568: f2c7 000b    	movt	r0, #0x700b
700b456c: 6800         	ldr	r0, [r0]
700b456e: 301c         	adds	r0, #0x1c
700b4570: 9000         	str	r0, [sp]
700b4572: 9801         	ldr	r0, [sp, #0x4]
700b4574: 9900         	ldr	r1, [sp]
700b4576: 6008         	str	r0, [r1]
700b4578: b002         	add	sp, #0x8
700b457a: 4770         	bx	lr
700b457c: bf00         	nop
700b457e: bf00         	nop

700b4580 <HwiP_reserved_handler>:
700b4580: b5d0         	push	{r4, r6, r7, lr}
700b4582: af02         	add	r7, sp, #0x8
700b4584: b082         	sub	sp, #0x8
700b4586: 466c         	mov	r4, sp
700b4588: f36f 0402    	bfc	r4, #0, #3
700b458c: 46a5         	mov	sp, r4
700b458e: f04f 0e01    	mov.w	lr, #0x1
700b4592: f8cd e004    	str.w	lr, [sp, #0x4]
700b4596: e7ff         	b	0x700b4598 <HwiP_reserved_handler+0x18> @ imm = #-0x2
700b4598: f8dd e004    	ldr.w	lr, [sp, #0x4]
700b459c: f1be 0f00    	cmp.w	lr, #0x0
700b45a0: d001         	beq	0x700b45a6 <HwiP_reserved_handler+0x26> @ imm = #0x2
700b45a2: e7ff         	b	0x700b45a4 <HwiP_reserved_handler+0x24> @ imm = #-0x2
700b45a4: e7f8         	b	0x700b4598 <HwiP_reserved_handler+0x18> @ imm = #-0x10
700b45a6: f1a7 0408    	sub.w	r4, r7, #0x8
700b45aa: 46a5         	mov	sp, r4
700b45ac: e8bd 40d0    	pop.w	{r4, r6, r7, lr}
700b45b0: f3de 8f00    	subs	pc, lr, #0x0
700b45b4: bf00         	nop
700b45b6: bf00         	nop
700b45b8: bf00         	nop
700b45ba: bf00         	nop
700b45bc: bf00         	nop
700b45be: bf00         	nop

700b45c0 <HwiP_undefined_handler>:
700b45c0: b5d0         	push	{r4, r6, r7, lr}
700b45c2: af02         	add	r7, sp, #0x8
700b45c4: b082         	sub	sp, #0x8
700b45c6: 466c         	mov	r4, sp
700b45c8: f36f 0402    	bfc	r4, #0, #3
700b45cc: 46a5         	mov	sp, r4
700b45ce: f04f 0e01    	mov.w	lr, #0x1
700b45d2: f8cd e004    	str.w	lr, [sp, #0x4]
700b45d6: e7ff         	b	0x700b45d8 <HwiP_undefined_handler+0x18> @ imm = #-0x2
700b45d8: f8dd e004    	ldr.w	lr, [sp, #0x4]
700b45dc: f1be 0f00    	cmp.w	lr, #0x0
700b45e0: d001         	beq	0x700b45e6 <HwiP_undefined_handler+0x26> @ imm = #0x2
700b45e2: e7ff         	b	0x700b45e4 <HwiP_undefined_handler+0x24> @ imm = #-0x2
700b45e4: e7f8         	b	0x700b45d8 <HwiP_undefined_handler+0x18> @ imm = #-0x10
700b45e6: f1a7 0408    	sub.w	r4, r7, #0x8
700b45ea: 46a5         	mov	sp, r4
700b45ec: e8bd 40d0    	pop.w	{r4, r6, r7, lr}
700b45f0: f3de 8f00    	subs	pc, lr, #0x0
700b45f4: bf00         	nop
700b45f6: bf00         	nop
700b45f8: bf00         	nop
700b45fa: bf00         	nop
700b45fc: bf00         	nop
700b45fe: bf00         	nop

700b4600 <HwiP_prefetch_abort_handler>:
700b4600: b5d0         	push	{r4, r6, r7, lr}
700b4602: af02         	add	r7, sp, #0x8
700b4604: b082         	sub	sp, #0x8
700b4606: 466c         	mov	r4, sp
700b4608: f36f 0402    	bfc	r4, #0, #3
700b460c: 46a5         	mov	sp, r4
700b460e: f04f 0e01    	mov.w	lr, #0x1
700b4612: f8cd e004    	str.w	lr, [sp, #0x4]
700b4616: e7ff         	b	0x700b4618 <HwiP_prefetch_abort_handler+0x18> @ imm = #-0x2
700b4618: f8dd e004    	ldr.w	lr, [sp, #0x4]
700b461c: f1be 0f00    	cmp.w	lr, #0x0
700b4620: d001         	beq	0x700b4626 <HwiP_prefetch_abort_handler+0x26> @ imm = #0x2
700b4622: e7ff         	b	0x700b4624 <HwiP_prefetch_abort_handler+0x24> @ imm = #-0x2
700b4624: e7f8         	b	0x700b4618 <HwiP_prefetch_abort_handler+0x18> @ imm = #-0x10
700b4626: f1a7 0408    	sub.w	r4, r7, #0x8
700b462a: 46a5         	mov	sp, r4
700b462c: e8bd 40d0    	pop.w	{r4, r6, r7, lr}
700b4630: f3de 8f04    	subs	pc, lr, #0x4
700b4634: bf00         	nop
700b4636: bf00         	nop
700b4638: bf00         	nop
700b463a: bf00         	nop
700b463c: bf00         	nop
700b463e: bf00         	nop

700b4640 <HwiP_data_abort_handler_c>:
700b4640: b5d0         	push	{r4, r6, r7, lr}
700b4642: af02         	add	r7, sp, #0x8
700b4644: b082         	sub	sp, #0x8
700b4646: 466c         	mov	r4, sp
700b4648: f36f 0402    	bfc	r4, #0, #3
700b464c: 46a5         	mov	sp, r4
700b464e: f04f 0e01    	mov.w	lr, #0x1
700b4652: f8cd e004    	str.w	lr, [sp, #0x4]
700b4656: e7ff         	b	0x700b4658 <HwiP_data_abort_handler_c+0x18> @ imm = #-0x2
700b4658: f8dd e004    	ldr.w	lr, [sp, #0x4]
700b465c: f1be 0f00    	cmp.w	lr, #0x0
700b4660: d001         	beq	0x700b4666 <HwiP_data_abort_handler_c+0x26> @ imm = #0x2
700b4662: e7ff         	b	0x700b4664 <HwiP_data_abort_handler_c+0x24> @ imm = #-0x2
700b4664: e7f8         	b	0x700b4658 <HwiP_data_abort_handler_c+0x18> @ imm = #-0x10
700b4666: f1a7 0408    	sub.w	r4, r7, #0x8
700b466a: 46a5         	mov	sp, r4
700b466c: e8bd 40d0    	pop.w	{r4, r6, r7, lr}
700b4670: f3de 8f04    	subs	pc, lr, #0x4

700b4674 <HwiP_disable>:
700b4674: e10f0000     	mrs	r0, apsr
700b4678: e380c080     	orr	r12, r0, #128
700b467c: e129f00c     	msr	CPSR_fc, r12
700b4680: e12fff1e     	bx	lr

700b4684 <HwiP_disableFIQ>:
700b4684: e10f0000     	mrs	r0, apsr
700b4688: e380c040     	orr	r12, r0, #64
700b468c: e129f00c     	msr	CPSR_fc, r12
700b4690: e12fff1e     	bx	lr

700b4694 <HwiP_enable>:
700b4694: e10f0000     	mrs	r0, apsr
700b4698: e3c0c080     	bic	r12, r0, #128
700b469c: e129f00c     	msr	CPSR_fc, r12
700b46a0: e12fff1e     	bx	lr

700b46a4 <HwiP_enableFIQ>:
700b46a4: e10f0000     	mrs	r0, apsr
700b46a8: e3c0c040     	bic	r12, r0, #64
700b46ac: e129f00c     	msr	CPSR_fc, r12
700b46b0: e12fff1e     	bx	lr

700b46b4 <HwiP_restore>:
700b46b4: e129f000     	msr	CPSR_fc, r0
700b46b8: e12fff1e     	bx	lr

700b46bc <HwiP_enableVIC>:
700b46bc: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b46c0: e3800401     	orr	r0, r0, #16777216
700b46c4: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b46c8: e12fff1e     	bx	lr

700b46cc <HwiP_disableVIC>:
700b46cc: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b46d0: e3c00401     	bic	r0, r0, #16777216
700b46d4: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b46d8: e12fff1e     	bx	lr

700b46dc <HwiP_getCPSR>:
700b46dc: e10f0000     	mrs	r0, apsr
700b46e0: e12fff1e     	bx	lr
		...

700b4700 <HwiP_data_abort_handler>:
700b4700: e92d101f     	push	{r0, r1, r2, r3, r4, r12}
700b4704: e14f0000     	mrs	r0, spsr
700b4708: e2001020     	and	r1, r0, #32
700b470c: e3510000     	cmp	r1, #0
700b4710: 0a000000     	beq	0x700b4718 <ARM_STATE>  @ imm = #0x0
700b4714: e24ee002     	sub	lr, lr, #2

700b4718 <ARM_STATE>:
700b4718: e24ee004     	sub	lr, lr, #4

700b471c <END>:
700b471c: e52de004     	str	lr, [sp, #-0x4]!
700b4720: e14fe000     	mrs	lr, spsr
700b4724: e52de004     	str	lr, [sp, #-0x4]!
700b4728: e59f1014     	ldr	r1, [pc, #0x14]         @ 0x700b4744 <HwiP_data_abort_handler_const>
700b472c: e12fff31     	blx	r1
700b4730: e49de004     	ldr	lr, [sp], #4
700b4734: e16ff00e     	msr	SPSR_fsxc, lr
700b4738: e49de004     	ldr	lr, [sp], #4
700b473c: e8bd101f     	pop	{r0, r1, r2, r3, r4, r12}
700b4740: e1b0f00e     	movs	pc, lr

700b4744 <HwiP_data_abort_handler_const>:
700b4744: 41 46 0b 70  	.word	0x700b4641
700b4748: 00 f0 20 e3  	.word	0xe320f000
700b474c: 00 f0 20 e3  	.word	0xe320f000
700b4750: 00 f0 20 e3  	.word	0xe320f000
700b4754: 00 f0 20 e3  	.word	0xe320f000
700b4758: 00 f0 20 e3  	.word	0xe320f000
700b475c: 00 f0 20 e3  	.word	0xe320f000
700b4760: 00 f0 20 e3  	.word	0xe320f000
700b4764: 00 f0 20 e3  	.word	0xe320f000
700b4768: 00 f0 20 e3  	.word	0xe320f000
700b476c: 00 f0 20 e3  	.word	0xe320f000
700b4770: 00 f0 20 e3  	.word	0xe320f000
700b4774: 00 f0 20 e3  	.word	0xe320f000
700b4778: 00 f0 20 e3  	.word	0xe320f000
700b477c: 00 f0 20 e3  	.word	0xe320f000
700b4780: 00 f0 20 e3  	.word	0xe320f000
700b4784: 00 f0 20 e3  	.word	0xe320f000
700b4788: 00 f0 20 e3  	.word	0xe320f000
700b478c: 00 f0 20 e3  	.word	0xe320f000
700b4790: 00 f0 20 e3  	.word	0xe320f000
700b4794: 00 f0 20 e3  	.word	0xe320f000
700b4798: 00 f0 20 e3  	.word	0xe320f000
700b479c: 00 f0 20 e3  	.word	0xe320f000
700b47a0: 00 f0 20 e3  	.word	0xe320f000
700b47a4: 00 f0 20 e3  	.word	0xe320f000
700b47a8: 00 f0 20 e3  	.word	0xe320f000
700b47ac: 00 f0 20 e3  	.word	0xe320f000
700b47b0: 00 f0 20 e3  	.word	0xe320f000
700b47b4: 00 f0 20 e3  	.word	0xe320f000
700b47b8: 00 f0 20 e3  	.word	0xe320f000
700b47bc: 00 f0 20 e3  	.word	0xe320f000
700b47c0: 00 f0 20 e3  	.word	0xe320f000
700b47c4: 00 f0 20 e3  	.word	0xe320f000
700b47c8: 00 f0 20 e3  	.word	0xe320f000
700b47cc: 00 f0 20 e3  	.word	0xe320f000
700b47d0: 00 f0 20 e3  	.word	0xe320f000
700b47d4: 00 f0 20 e3  	.word	0xe320f000
700b47d8: 00 f0 20 e3  	.word	0xe320f000
700b47dc: 00 f0 20 e3  	.word	0xe320f000
700b47e0: 00 f0 20 e3  	.word	0xe320f000
700b47e4: 00 f0 20 e3  	.word	0xe320f000
700b47e8: 00 f0 20 e3  	.word	0xe320f000
700b47ec: 00 f0 20 e3  	.word	0xe320f000
700b47f0: 00 f0 20 e3  	.word	0xe320f000
700b47f4: 00 f0 20 e3  	.word	0xe320f000
700b47f8: 00 f0 20 e3  	.word	0xe320f000
700b47fc: 00 f0 20 e3  	.word	0xe320f000

700b4800 <HwiP_irq_handler>:
700b4800: eaffecfa     	b	0x700afbf0 <_tx_thread_context_save> @ imm = #-0x4c18

700b4804 <__tx_irq_processing_return>:
700b4804: fafffeb1     	blx	0x700b42d0 <HwiP_irq_handler_c> @ imm = #-0x53c
700b4808: eaffd611     	b	0x700aa054 <_tx_thread_context_restore> @ imm = #-0xa7bc
700b480c: eafffffe     	b	0x700b480c <__tx_irq_processing_return+0x8> @ imm = #-0x8
700b4810: e320f000     	nop
700b4814: e320f000     	nop
700b4818: e320f000     	nop
700b481c: e320f000     	nop
700b4820: e320f000     	nop
700b4824: e320f000     	nop
700b4828: e320f000     	nop
700b482c: e320f000     	nop
700b4830: e320f000     	nop
700b4834: e320f000     	nop
700b4838: e320f000     	nop
700b483c: e320f000     	nop
700b4840: e320f000     	nop
700b4844: e320f000     	nop
700b4848: e320f000     	nop
700b484c: e320f000     	nop
700b4850: e320f000     	nop
700b4854: e320f000     	nop
700b4858: e320f000     	nop
700b485c: e320f000     	nop
700b4860: e320f000     	nop
700b4864: e320f000     	nop
700b4868: e320f000     	nop
700b486c: e320f000     	nop
700b4870: e320f000     	nop
700b4874: e320f000     	nop
700b4878: e320f000     	nop
700b487c: e320f000     	nop
700b4880: e320f000     	nop
700b4884: e320f000     	nop
700b4888: e320f000     	nop
700b488c: e320f000     	nop
700b4890: e320f000     	nop
700b4894: e320f000     	nop
700b4898: e320f000     	nop
700b489c: e320f000     	nop
700b48a0: e320f000     	nop
700b48a4: e320f000     	nop
700b48a8: e320f000     	nop
700b48ac: e320f000     	nop
700b48b0: e320f000     	nop
700b48b4: e320f000     	nop
700b48b8: e320f000     	nop
700b48bc: e320f000     	nop
700b48c0: e320f000     	nop
700b48c4: e320f000     	nop
700b48c8: e320f000     	nop
700b48cc: e320f000     	nop
700b48d0: e320f000     	nop
700b48d4: e320f000     	nop
700b48d8: e320f000     	nop
700b48dc: e320f000     	nop
700b48e0: e320f000     	nop
700b48e4: e320f000     	nop
700b48e8: e320f000     	nop
700b48ec: e320f000     	nop
700b48f0: e320f000     	nop
700b48f4: e320f000     	nop
700b48f8: e320f000     	nop
700b48fc: e320f000     	nop

700b4900 <HwiP_svc_handler>:
700b4900: e320f000     	nop
700b4904: eafffffe     	b	0x700b4904 <HwiP_svc_handler+0x4> @ imm = #-0x8
700b4908: e320f000     	nop
700b490c: e12fff1e     	bx	lr
700b4910: e320f000     	nop
700b4914: e320f000     	nop
700b4918: e320f000     	nop
700b491c: e320f000     	nop
700b4920: e320f000     	nop
700b4924: e320f000     	nop
700b4928: e320f000     	nop
700b492c: e320f000     	nop
700b4930: e320f000     	nop
700b4934: e320f000     	nop
700b4938: e320f000     	nop
700b493c: e320f000     	nop
700b4940: e320f000     	nop
700b4944: e320f000     	nop
700b4948: e320f000     	nop
700b494c: e320f000     	nop
700b4950: e320f000     	nop
700b4954: e320f000     	nop
700b4958: e320f000     	nop
700b495c: e320f000     	nop
700b4960: e320f000     	nop
700b4964: e320f000     	nop
700b4968: e320f000     	nop
700b496c: e320f000     	nop
700b4970: e320f000     	nop
700b4974: e320f000     	nop
700b4978: e320f000     	nop
700b497c: e320f000     	nop
700b4980: e320f000     	nop
700b4984: e320f000     	nop
700b4988: e320f000     	nop
700b498c: e320f000     	nop
700b4990: e320f000     	nop
700b4994: e320f000     	nop
700b4998: e320f000     	nop
700b499c: e320f000     	nop
700b49a0: e320f000     	nop
700b49a4: e320f000     	nop
700b49a8: e320f000     	nop
700b49ac: e320f000     	nop
700b49b0: e320f000     	nop
700b49b4: e320f000     	nop
700b49b8: e320f000     	nop
700b49bc: e320f000     	nop
700b49c0: e320f000     	nop
700b49c4: e320f000     	nop
700b49c8: e320f000     	nop
700b49cc: e320f000     	nop
700b49d0: e320f000     	nop
700b49d4: e320f000     	nop
700b49d8: e320f000     	nop
700b49dc: e320f000     	nop
700b49e0: e320f000     	nop
700b49e4: e320f000     	nop
700b49e8: e320f000     	nop
700b49ec: e320f000     	nop
700b49f0: e320f000     	nop
700b49f4: e320f000     	nop
700b49f8: e320f000     	nop
700b49fc: e320f000     	nop

700b4a00 <_tx_initialize_low_level>:
700b4a00: e320f000     	nop
700b4a04: e12fff1e     	bx	lr
		...

Disassembly of section .text.cache:

700b4b00 <CacheP_disableL1d>:
700b4b00: e92d4eff     	push	{r0, r1, r2, r3, r4, r5, r6, r7, r9, r10, r11, lr}
700b4b04: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b4b08: e3c00004     	bic	r0, r0, #4
700b4b0c: f57ff04f     	dsb	sy
700b4b10: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b4b14: e3040d2c     	movw	r0, #0x4d2c
700b4b18: e347000b     	movt	r0, #0x700b
700b4b1c: e12fff30     	blx	r0
700b4b20: e8bd4eff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r9, r10, r11, lr}
700b4b24: e12fff1e     	bx	lr

700b4b28 <CacheP_disableL1p>:
700b4b28: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b4b2c: e3c00a01     	bic	r0, r0, #4096
700b4b30: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b4b34: ee071f15     	mcr	p15, #0x0, r1, c7, c5, #0x0
700b4b38: f57ff06f     	isb	sy
700b4b3c: e12fff1e     	bx	lr

700b4b40 <CacheP_enableL1d>:
700b4b40: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b4b44: e3800004     	orr	r0, r0, #4
700b4b48: f57ff04f     	dsb	sy
700b4b4c: ee0f1f15     	mcr	p15, #0x0, r1, c15, c5, #0x0
700b4b50: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b4b54: e12fff1e     	bx	lr

700b4b58 <CacheP_enableL1p>:
700b4b58: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b4b5c: e3800a01     	orr	r0, r0, #4096
700b4b60: ee071f15     	mcr	p15, #0x0, r1, c7, c5, #0x0
700b4b64: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b4b68: f57ff06f     	isb	sy
700b4b6c: e12fff1e     	bx	lr

700b4b70 <CacheP_invL1d>:
700b4b70: e52d4004     	str	r4, [sp, #-0x4]!
700b4b74: e0801001     	add	r1, r0, r1
700b4b78: e59f3024     	ldr	r3, [pc, #0x24]         @ 0x700b4ba4 <l1dCacheLineSizeInvL1dAddr>
700b4b7c: e5933000     	ldr	r3, [r3]
700b4b80: e2434001     	sub	r4, r3, #1
700b4b84: e1c00004     	bic	r0, r0, r4

700b4b88 <invL1dCache_loop>:
700b4b88: ee070f36     	mcr	p15, #0x0, r0, c7, c6, #0x1
700b4b8c: e0800003     	add	r0, r0, r3
700b4b90: e1500001     	cmp	r0, r1
700b4b94: 3afffffb     	blo	0x700b4b88 <invL1dCache_loop> @ imm = #-0x14
700b4b98: f57ff04f     	dsb	sy
700b4b9c: e49d4004     	ldr	r4, [sp], #4
700b4ba0: e12fff1e     	bx	lr

700b4ba4 <l1dCacheLineSizeInvL1dAddr>:
700b4ba4: 0c 66 0b 70  	.word	0x700b660c

700b4ba8 <CacheP_invL1p>:
700b4ba8: e52d4004     	str	r4, [sp, #-0x4]!
700b4bac: e0801001     	add	r1, r0, r1
700b4bb0: e59f3028     	ldr	r3, [pc, #0x28]         @ 0x700b4be0 <l1pCacheLineSizeAddr>
700b4bb4: e5933000     	ldr	r3, [r3]
700b4bb8: e2434001     	sub	r4, r3, #1
700b4bbc: e1c00004     	bic	r0, r0, r4

700b4bc0 <invL1pCache_loop>:
700b4bc0: ee070f35     	mcr	p15, #0x0, r0, c7, c5, #0x1
700b4bc4: e0800003     	add	r0, r0, r3
700b4bc8: e1500001     	cmp	r0, r1
700b4bcc: 3afffffb     	blo	0x700b4bc0 <invL1pCache_loop> @ imm = #-0x14
700b4bd0: f57ff04f     	dsb	sy
700b4bd4: f57ff06f     	isb	sy
700b4bd8: e49d4004     	ldr	r4, [sp], #4
700b4bdc: e12fff1e     	bx	lr

700b4be0 <l1pCacheLineSizeAddr>:
700b4be0: 10 66 0b 70  	.word	0x700b6610

700b4be4 <CacheP_invL1dAll>:
700b4be4: ee0f0f15     	mcr	p15, #0x0, r0, c15, c5, #0x0
700b4be8: e12fff1e     	bx	lr

700b4bec <CacheP_invL1pAll>:
700b4bec: ee070f15     	mcr	p15, #0x0, r0, c7, c5, #0x0
700b4bf0: e12fff1e     	bx	lr

700b4bf4 <CacheP_wb>:
700b4bf4: e92d0030     	push	{r4, r5}
700b4bf8: f57ff05f     	dmb	sy
700b4bfc: e0801001     	add	r1, r0, r1
700b4c00: e59f4024     	ldr	r4, [pc, #0x24]         @ 0x700b4c2c <l1dCacheLineSizeWbAddr>
700b4c04: e5944000     	ldr	r4, [r4]
700b4c08: e2445001     	sub	r5, r4, #1
700b4c0c: e1c00005     	bic	r0, r0, r5

700b4c10 <writeback>:
700b4c10: ee070f3a     	mcr	p15, #0x0, r0, c7, c10, #0x1
700b4c14: e0800004     	add	r0, r0, r4
700b4c18: e1500001     	cmp	r0, r1
700b4c1c: 3afffffb     	blo	0x700b4c10 <writeback>  @ imm = #-0x14
700b4c20: f57ff04f     	dsb	sy
700b4c24: e8bd0030     	pop	{r4, r5}
700b4c28: e12fff1e     	bx	lr

700b4c2c <l1dCacheLineSizeWbAddr>:
700b4c2c: 0c 66 0b 70  	.word	0x700b660c

700b4c30 <CacheP_wbInv>:
700b4c30: e92d0030     	push	{r4, r5}
700b4c34: f57ff05f     	dmb	sy
700b4c38: e0801001     	add	r1, r0, r1
700b4c3c: e59f4024     	ldr	r4, [pc, #0x24]         @ 0x700b4c68 <l1dCacheLineSizeWbInvAddr>
700b4c40: e5944000     	ldr	r4, [r4]
700b4c44: e2445001     	sub	r5, r4, #1
700b4c48: e1c00005     	bic	r0, r0, r5

700b4c4c <writebackInv>:
700b4c4c: ee070f3e     	mcr	p15, #0x0, r0, c7, c14, #0x1
700b4c50: e0800004     	add	r0, r0, r4
700b4c54: e1500001     	cmp	r0, r1
700b4c58: 3afffffb     	blo	0x700b4c4c <writebackInv> @ imm = #-0x14
700b4c5c: f57ff04f     	dsb	sy
700b4c60: e8bd0030     	pop	{r4, r5}
700b4c64: e12fff1e     	bx	lr

700b4c68 <l1dCacheLineSizeWbInvAddr>:
700b4c68: 0c 66 0b 70  	.word	0x700b660c

700b4c6c <CacheP_wbAll>:
700b4c6c: e92d4eff     	push	{r0, r1, r2, r3, r4, r5, r6, r7, r9, r10, r11, lr}
700b4c70: f57ff05f     	dmb	sy
700b4c74: ee300f30     	mrc	p15, #0x1, r0, c0, c0, #0x1
700b4c78: e2103407     	ands	r3, r0, #117440512
700b4c7c: e1a03ba3     	lsr	r3, r3, #23
700b4c80: 0a00001d     	beq	0x700b4cfc <wbafinished> @ imm = #0x74
700b4c84: e3a0a000     	mov	r10, #0

700b4c88 <wbaloop1>:
700b4c88: e08a20aa     	add	r2, r10, r10, lsr #1
700b4c8c: e1a01230     	lsr	r1, r0, r2
700b4c90: e2011007     	and	r1, r1, #7
700b4c94: e3510002     	cmp	r1, #2
700b4c98: ba000014     	blt	0x700b4cf0 <wbaskip>    @ imm = #0x50
700b4c9c: e10f6000     	mrs	r6, apsr
700b4ca0: f10c0080     	cpsid	i
700b4ca4: ee40af10     	mcr	p15, #0x2, r10, c0, c0, #0x0
700b4ca8: f57ff06f     	isb	sy
700b4cac: ee301f10     	mrc	p15, #0x1, r1, c0, c0, #0x0
700b4cb0: e121f006     	msr	CPSR_c, r6
700b4cb4: e2012007     	and	r2, r1, #7
700b4cb8: e2822004     	add	r2, r2, #4
700b4cbc: e30043ff     	movw	r4, #0x3ff
700b4cc0: e01441a1     	ands	r4, r4, r1, lsr #3
700b4cc4: e16f5f14     	clz	r5, r4
700b4cc8: e3077fff     	movw	r7, #0x7fff
700b4ccc: e01776a1     	ands	r7, r7, r1, lsr #13

700b4cd0 <wbaloop2>:
700b4cd0: e1a09004     	mov	r9, r4

700b4cd4 <wbaloop3>:
700b4cd4: e18ab519     	orr	r11, r10, r9, lsl r5
700b4cd8: e18bb217     	orr	r11, r11, r7, lsl r2
700b4cdc: ee07bf5a     	mcr	p15, #0x0, r11, c7, c10, #0x2
700b4ce0: e2599001     	subs	r9, r9, #1
700b4ce4: aafffffa     	bge	0x700b4cd4 <wbaloop3>   @ imm = #-0x18
700b4ce8: e2577001     	subs	r7, r7, #1
700b4cec: aafffff7     	bge	0x700b4cd0 <wbaloop2>   @ imm = #-0x24

700b4cf0 <wbaskip>:
700b4cf0: e28aa002     	add	r10, r10, #2
700b4cf4: e153000a     	cmp	r3, r10
700b4cf8: caffffe2     	bgt	0x700b4c88 <wbaloop1>   @ imm = #-0x78

700b4cfc <wbafinished>:
700b4cfc: e3a0a000     	mov	r10, #0
700b4d00: ee40af10     	mcr	p15, #0x2, r10, c0, c0, #0x0
700b4d04: f57ff04f     	dsb	sy
700b4d08: f57ff06f     	isb	sy
700b4d0c: e8bd4eff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r9, r10, r11, lr}
700b4d10: e12fff1e     	bx	lr

700b4d14 <CacheP_wbInvAll>:
700b4d14: e92d4eff     	push	{r0, r1, r2, r3, r4, r5, r6, r7, r9, r10, r11, lr}
700b4d18: e3040d2c     	movw	r0, #0x4d2c
700b4d1c: e347000b     	movt	r0, #0x700b
700b4d20: e12fff30     	blx	r0
700b4d24: e8bd4eff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r9, r10, r11, lr}
700b4d28: e12fff1e     	bx	lr

700b4d2c <CacheP_wbInvAllAsm>:
700b4d2c: f57ff05f     	dmb	sy
700b4d30: ee300f30     	mrc	p15, #0x1, r0, c0, c0, #0x1
700b4d34: e2103407     	ands	r3, r0, #117440512
700b4d38: e1a03ba3     	lsr	r3, r3, #23
700b4d3c: 0a00001d     	beq	0x700b4db8 <finished>   @ imm = #0x74
700b4d40: e3a0a000     	mov	r10, #0

700b4d44 <loop1>:
700b4d44: e08a20aa     	add	r2, r10, r10, lsr #1
700b4d48: e1a01230     	lsr	r1, r0, r2
700b4d4c: e2011007     	and	r1, r1, #7
700b4d50: e3510002     	cmp	r1, #2
700b4d54: ba000014     	blt	0x700b4dac <skip>       @ imm = #0x50
700b4d58: e10f6000     	mrs	r6, apsr
700b4d5c: f10c0080     	cpsid	i
700b4d60: ee40af10     	mcr	p15, #0x2, r10, c0, c0, #0x0
700b4d64: f57ff06f     	isb	sy
700b4d68: ee301f10     	mrc	p15, #0x1, r1, c0, c0, #0x0
700b4d6c: e121f006     	msr	CPSR_c, r6
700b4d70: e2012007     	and	r2, r1, #7
700b4d74: e2822004     	add	r2, r2, #4
700b4d78: e30043ff     	movw	r4, #0x3ff
700b4d7c: e01441a1     	ands	r4, r4, r1, lsr #3
700b4d80: e16f5f14     	clz	r5, r4
700b4d84: e3077fff     	movw	r7, #0x7fff
700b4d88: e01776a1     	ands	r7, r7, r1, lsr #13

700b4d8c <loop2>:
700b4d8c: e1a09004     	mov	r9, r4

700b4d90 <loop3>:
700b4d90: e18ab519     	orr	r11, r10, r9, lsl r5
700b4d94: e18bb217     	orr	r11, r11, r7, lsl r2
700b4d98: ee07bf5e     	mcr	p15, #0x0, r11, c7, c14, #0x2
700b4d9c: e2599001     	subs	r9, r9, #1
700b4da0: aafffffa     	bge	0x700b4d90 <loop3>      @ imm = #-0x18
700b4da4: e2577001     	subs	r7, r7, #1
700b4da8: aafffff7     	bge	0x700b4d8c <loop2>      @ imm = #-0x24

700b4dac <skip>:
700b4dac: e28aa002     	add	r10, r10, #2
700b4db0: e153000a     	cmp	r3, r10
700b4db4: caffffe2     	bgt	0x700b4d44 <loop1>      @ imm = #-0x78

700b4db8 <finished>:
700b4db8: e3a0a000     	mov	r10, #0
700b4dbc: ee40af10     	mcr	p15, #0x2, r10, c0, c0, #0x0
700b4dc0: f57ff04f     	dsb	sy
700b4dc4: f57ff06f     	isb	sy
700b4dc8: e12fff1e     	bx	lr

700b4dcc <CacheP_getEnabled>:
700b4dcc: e3a00000     	mov	r0, #0
700b4dd0: ee111f10     	mrc	p15, #0x0, r1, c1, c0, #0x0
700b4dd4: e3110a01     	tst	r1, #4096
700b4dd8: 12800001     	addne	r0, r0, #1
700b4ddc: e3110004     	tst	r1, #4
700b4de0: 12800002     	addne	r0, r0, #2
700b4de4: ee111f30     	mrc	p15, #0x0, r1, c1, c0, #0x1
700b4de8: e3110002     	tst	r1, #2
700b4dec: 0a000003     	beq	0x700b4e00 <getEnabledDone> @ imm = #0xc
700b4df0: e3100001     	tst	r0, #1
700b4df4: 12800004     	addne	r0, r0, #4
700b4df8: e3100002     	tst	r0, #2
700b4dfc: 12800008     	addne	r0, r0, #8

700b4e00 <getEnabledDone>:
700b4e00: e12fff1e     	bx	lr

700b4e04 <CacheP_getCacheLevelInfo>:
700b4e04: ee400f10     	mcr	p15, #0x2, r0, c0, c0, #0x0
700b4e08: ee300f10     	mrc	p15, #0x1, r0, c0, c0, #0x0
700b4e0c: e12fff1e     	bx	lr

700b4e10 <CacheP_configForceWrThru>:
700b4e10: ee111f30     	mrc	p15, #0x0, r1, c1, c0, #0x1
700b4e14: e3500000     	cmp	r0, #0
700b4e18: 0a000001     	beq	0x700b4e24 <FWT_disable> @ imm = #0x4
700b4e1c: e3811c02     	orr	r1, r1, #512
700b4e20: ea000000     	b	0x700b4e28 <FWT_exit>   @ imm = #0x0

700b4e24 <FWT_disable>:
700b4e24: e3c11c02     	bic	r1, r1, #512

700b4e28 <FWT_exit>:
700b4e28: ee011f30     	mcr	p15, #0x0, r1, c1, c0, #0x1
700b4e2c: e12fff1e     	bx	lr

700b4e30 <CacheP_setDLFO>:
700b4e30: ee111f30     	mrc	p15, #0x0, r1, c1, c0, #0x1
700b4e34: e3811a02     	orr	r1, r1, #8192
700b4e38: ee011f30     	mcr	p15, #0x0, r1, c1, c0, #0x1
700b4e3c: e12fff1e     	bx	lr

700b4e40 <CacheP_init>:
700b4e40: b580         	push	{r7, lr}
700b4e42: b084         	sub	sp, #0x10
700b4e44: 2000         	movs	r0, #0x0
700b4e46: f7ff efde    	blx	0x700b4e04 <CacheP_getCacheLevelInfo> @ imm = #-0x44
700b4e4a: 9003         	str	r0, [sp, #0xc]
700b4e4c: 9803         	ldr	r0, [sp, #0xc]
700b4e4e: f000 0007    	and	r0, r0, #0x7
700b4e52: 1c81         	adds	r1, r0, #0x2
700b4e54: 2004         	movs	r0, #0x4
700b4e56: 9001         	str	r0, [sp, #0x4]
700b4e58: 4088         	lsls	r0, r1
700b4e5a: 3820         	subs	r0, #0x20
700b4e5c: fab0 f080    	clz	r0, r0
700b4e60: 0940         	lsrs	r0, r0, #0x5
700b4e62: f000 faad    	bl	0x700b53c0 <_DebugP_assertNoLog> @ imm = #0x55a
700b4e66: 2001         	movs	r0, #0x1
700b4e68: f7ff efcc    	blx	0x700b4e04 <CacheP_getCacheLevelInfo> @ imm = #-0x68
700b4e6c: 4601         	mov	r1, r0
700b4e6e: 9801         	ldr	r0, [sp, #0x4]
700b4e70: 9103         	str	r1, [sp, #0xc]
700b4e72: 9903         	ldr	r1, [sp, #0xc]
700b4e74: f001 0107    	and	r1, r1, #0x7
700b4e78: 3102         	adds	r1, #0x2
700b4e7a: 4088         	lsls	r0, r1
700b4e7c: 3820         	subs	r0, #0x20
700b4e7e: fab0 f080    	clz	r0, r0
700b4e82: 0940         	lsrs	r0, r0, #0x5
700b4e84: f000 fa9c    	bl	0x700b53c0 <_DebugP_assertNoLog> @ imm = #0x538
700b4e88: f7ff efa0    	blx	0x700b4dcc <CacheP_getEnabled> @ imm = #-0xc0
700b4e8c: 9002         	str	r0, [sp, #0x8]
700b4e8e: 9802         	ldr	r0, [sp, #0x8]
700b4e90: b120         	cbz	r0, 0x700b4e9c <CacheP_init+0x5c> @ imm = #0x8
700b4e92: e7ff         	b	0x700b4e94 <CacheP_init+0x54> @ imm = #-0x2
700b4e94: 200f         	movs	r0, #0xf
700b4e96: f000 f81b    	bl	0x700b4ed0 <CacheP_disable> @ imm = #0x36
700b4e9a: e7ff         	b	0x700b4e9c <CacheP_init+0x5c> @ imm = #-0x2
700b4e9c: f245 70dc    	movw	r0, #0x57dc
700b4ea0: f2c7 000b    	movt	r0, #0x700b
700b4ea4: 6800         	ldr	r0, [r0]
700b4ea6: b158         	cbz	r0, 0x700b4ec0 <CacheP_init+0x80> @ imm = #0x16
700b4ea8: e7ff         	b	0x700b4eaa <CacheP_init+0x6a> @ imm = #-0x2
700b4eaa: f245 70dc    	movw	r0, #0x57dc
700b4eae: f2c7 000b    	movt	r0, #0x700b
700b4eb2: 6840         	ldr	r0, [r0, #0x4]
700b4eb4: f7ff efac    	blx	0x700b4e10 <CacheP_configForceWrThru> @ imm = #-0xa8
700b4eb8: 200f         	movs	r0, #0xf
700b4eba: f000 f831    	bl	0x700b4f20 <CacheP_enable> @ imm = #0x62
700b4ebe: e7ff         	b	0x700b4ec0 <CacheP_init+0x80> @ imm = #-0x2
700b4ec0: b004         	add	sp, #0x10
700b4ec2: bd80         	pop	{r7, pc}
700b4ec4: bf00         	nop
700b4ec6: bf00         	nop
700b4ec8: bf00         	nop
700b4eca: bf00         	nop
700b4ecc: bf00         	nop
700b4ece: bf00         	nop

700b4ed0 <CacheP_disable>:
700b4ed0: b580         	push	{r7, lr}
700b4ed2: b084         	sub	sp, #0x10
700b4ed4: 9003         	str	r0, [sp, #0xc]
700b4ed6: f7ff ef7a    	blx	0x700b4dcc <CacheP_getEnabled> @ imm = #-0x10c
700b4eda: 9002         	str	r0, [sp, #0x8]
700b4edc: 9902         	ldr	r1, [sp, #0x8]
700b4ede: 9803         	ldr	r0, [sp, #0xc]
700b4ee0: 4008         	ands	r0, r1
700b4ee2: 0780         	lsls	r0, r0, #0x1e
700b4ee4: 2800         	cmp	r0, #0x0
700b4ee6: d509         	bpl	0x700b4efc <CacheP_disable+0x2c> @ imm = #0x12
700b4ee8: e7ff         	b	0x700b4eea <CacheP_disable+0x1a> @ imm = #-0x2
700b4eea: f7ff ebc4    	blx	0x700b4674 <HwiP_disable> @ imm = #-0x878
700b4eee: 9001         	str	r0, [sp, #0x4]
700b4ef0: f7ff ee06    	blx	0x700b4b00 <CacheP_disableL1d> @ imm = #-0x3f4
700b4ef4: 9801         	ldr	r0, [sp, #0x4]
700b4ef6: f7ff ebde    	blx	0x700b46b4 <HwiP_restore> @ imm = #-0x844
700b4efa: e7ff         	b	0x700b4efc <CacheP_disable+0x2c> @ imm = #-0x2
700b4efc: 9902         	ldr	r1, [sp, #0x8]
700b4efe: 9803         	ldr	r0, [sp, #0xc]
700b4f00: 4008         	ands	r0, r1
700b4f02: 07c0         	lsls	r0, r0, #0x1f
700b4f04: b148         	cbz	r0, 0x700b4f1a <CacheP_disable+0x4a> @ imm = #0x12
700b4f06: e7ff         	b	0x700b4f08 <CacheP_disable+0x38> @ imm = #-0x2
700b4f08: f7ff ebb4    	blx	0x700b4674 <HwiP_disable> @ imm = #-0x898
700b4f0c: 9001         	str	r0, [sp, #0x4]
700b4f0e: f7ff ee0c    	blx	0x700b4b28 <CacheP_disableL1p> @ imm = #-0x3e8
700b4f12: 9801         	ldr	r0, [sp, #0x4]
700b4f14: f7ff ebce    	blx	0x700b46b4 <HwiP_restore> @ imm = #-0x864
700b4f18: e7ff         	b	0x700b4f1a <CacheP_disable+0x4a> @ imm = #-0x2
700b4f1a: b004         	add	sp, #0x10
700b4f1c: bd80         	pop	{r7, pc}
700b4f1e: bf00         	nop

700b4f20 <CacheP_enable>:
700b4f20: b580         	push	{r7, lr}
700b4f22: b082         	sub	sp, #0x8
700b4f24: 9001         	str	r0, [sp, #0x4]
700b4f26: f7ff ef52    	blx	0x700b4dcc <CacheP_getEnabled> @ imm = #-0x15c
700b4f2a: 43c0         	mvns	r0, r0
700b4f2c: 9000         	str	r0, [sp]
700b4f2e: 9900         	ldr	r1, [sp]
700b4f30: 9801         	ldr	r0, [sp, #0x4]
700b4f32: 4008         	ands	r0, r1
700b4f34: 0780         	lsls	r0, r0, #0x1e
700b4f36: 2800         	cmp	r0, #0x0
700b4f38: d503         	bpl	0x700b4f42 <CacheP_enable+0x22> @ imm = #0x6
700b4f3a: e7ff         	b	0x700b4f3c <CacheP_enable+0x1c> @ imm = #-0x2
700b4f3c: f7ff ee00    	blx	0x700b4b40 <CacheP_enableL1d> @ imm = #-0x400
700b4f40: e7ff         	b	0x700b4f42 <CacheP_enable+0x22> @ imm = #-0x2
700b4f42: 9900         	ldr	r1, [sp]
700b4f44: 9801         	ldr	r0, [sp, #0x4]
700b4f46: 4008         	ands	r0, r1
700b4f48: 07c0         	lsls	r0, r0, #0x1f
700b4f4a: b118         	cbz	r0, 0x700b4f54 <CacheP_enable+0x34> @ imm = #0x6
700b4f4c: e7ff         	b	0x700b4f4e <CacheP_enable+0x2e> @ imm = #-0x2
700b4f4e: f7ff ee04    	blx	0x700b4b58 <CacheP_enableL1p> @ imm = #-0x3f8
700b4f52: e7ff         	b	0x700b4f54 <CacheP_enable+0x34> @ imm = #-0x2
700b4f54: b002         	add	sp, #0x8
700b4f56: bd80         	pop	{r7, pc}
700b4f58: bf00         	nop
700b4f5a: bf00         	nop
700b4f5c: bf00         	nop
700b4f5e: bf00         	nop

700b4f60 <CacheP_inv>:
700b4f60: b580         	push	{r7, lr}
700b4f62: b084         	sub	sp, #0x10
700b4f64: 9003         	str	r0, [sp, #0xc]
700b4f66: 9102         	str	r1, [sp, #0x8]
700b4f68: 9201         	str	r2, [sp, #0x4]
700b4f6a: f89d 0004    	ldrb.w	r0, [sp, #0x4]
700b4f6e: 07c0         	lsls	r0, r0, #0x1f
700b4f70: b128         	cbz	r0, 0x700b4f7e <CacheP_inv+0x1e> @ imm = #0xa
700b4f72: e7ff         	b	0x700b4f74 <CacheP_inv+0x14> @ imm = #-0x2
700b4f74: 9803         	ldr	r0, [sp, #0xc]
700b4f76: 9902         	ldr	r1, [sp, #0x8]
700b4f78: f7ff ee16    	blx	0x700b4ba8 <CacheP_invL1p> @ imm = #-0x3d4
700b4f7c: e7ff         	b	0x700b4f7e <CacheP_inv+0x1e> @ imm = #-0x2
700b4f7e: f89d 0004    	ldrb.w	r0, [sp, #0x4]
700b4f82: 0780         	lsls	r0, r0, #0x1e
700b4f84: 2800         	cmp	r0, #0x0
700b4f86: d505         	bpl	0x700b4f94 <CacheP_inv+0x34> @ imm = #0xa
700b4f88: e7ff         	b	0x700b4f8a <CacheP_inv+0x2a> @ imm = #-0x2
700b4f8a: 9803         	ldr	r0, [sp, #0xc]
700b4f8c: 9902         	ldr	r1, [sp, #0x8]
700b4f8e: f7ff edf0    	blx	0x700b4b70 <CacheP_invL1d> @ imm = #-0x420
700b4f92: e7ff         	b	0x700b4f94 <CacheP_inv+0x34> @ imm = #-0x2
700b4f94: b004         	add	sp, #0x10
700b4f96: bd80         	pop	{r7, pc}
		...

Disassembly of section .text.mpu:

700b4fa0 <MpuP_RegionAttrs_init>:
700b4fa0: b081         	sub	sp, #0x4
700b4fa2: 9000         	str	r0, [sp]
700b4fa4: 9900         	ldr	r1, [sp]
700b4fa6: 2000         	movs	r0, #0x0
700b4fa8: 7108         	strb	r0, [r1, #0x4]
700b4faa: 9a00         	ldr	r2, [sp]
700b4fac: 2102         	movs	r1, #0x2
700b4fae: 7191         	strb	r1, [r2, #0x6]
700b4fb0: 9900         	ldr	r1, [sp]
700b4fb2: 7148         	strb	r0, [r1, #0x5]
700b4fb4: 9a00         	ldr	r2, [sp]
700b4fb6: 2101         	movs	r1, #0x1
700b4fb8: 70d1         	strb	r1, [r2, #0x3]
700b4fba: 9900         	ldr	r1, [sp]
700b4fbc: 7048         	strb	r0, [r1, #0x1]
700b4fbe: 9900         	ldr	r1, [sp]
700b4fc0: 7088         	strb	r0, [r1, #0x2]
700b4fc2: 9900         	ldr	r1, [sp]
700b4fc4: 7008         	strb	r0, [r1]
700b4fc6: 9900         	ldr	r1, [sp]
700b4fc8: 71c8         	strb	r0, [r1, #0x7]
700b4fca: b001         	add	sp, #0x4
700b4fcc: 4770         	bx	lr
700b4fce: bf00         	nop

700b4fd0 <MpuP_setRegion>:
700b4fd0: b580         	push	{r7, lr}
700b4fd2: b08a         	sub	sp, #0x28
700b4fd4: 9009         	str	r0, [sp, #0x24]
700b4fd6: 9108         	str	r1, [sp, #0x20]
700b4fd8: 9207         	str	r2, [sp, #0x1c]
700b4fda: 9306         	str	r3, [sp, #0x18]
700b4fdc: 9807         	ldr	r0, [sp, #0x1c]
700b4fde: 9000         	str	r0, [sp]
700b4fe0: 9909         	ldr	r1, [sp, #0x24]
700b4fe2: 2000         	movs	r0, #0x0
700b4fe4: 2910         	cmp	r1, #0x10
700b4fe6: bf38         	it	lo
700b4fe8: 2001         	movlo	r0, #0x1
700b4fea: f000 f9e9    	bl	0x700b53c0 <_DebugP_assertNoLog> @ imm = #0x3d2
700b4fee: 9800         	ldr	r0, [sp]
700b4ff0: f000 001f    	and	r0, r0, #0x1f
700b4ff4: 9000         	str	r0, [sp]
700b4ff6: 9806         	ldr	r0, [sp, #0x18]
700b4ff8: 7801         	ldrb	r1, [r0]
700b4ffa: 79c0         	ldrb	r0, [r0, #0x7]
700b4ffc: 0200         	lsls	r0, r0, #0x8
700b4ffe: 9a00         	ldr	r2, [sp]
700b5000: f002 021f    	and	r2, r2, #0x1f
700b5004: ea40 0042    	orr.w	r0, r0, r2, lsl #1
700b5008: f001 0101    	and	r1, r1, #0x1
700b500c: 4408         	add	r0, r1
700b500e: 9004         	str	r0, [sp, #0x10]
700b5010: 9808         	ldr	r0, [sp, #0x20]
700b5012: 9900         	ldr	r1, [sp]
700b5014: 1c4a         	adds	r2, r1, #0x1
700b5016: 2101         	movs	r1, #0x1
700b5018: 4091         	lsls	r1, r2
700b501a: 4249         	rsbs	r1, r1, #0
700b501c: 4008         	ands	r0, r1
700b501e: 9005         	str	r0, [sp, #0x14]
700b5020: 9806         	ldr	r0, [sp, #0x18]
700b5022: f000 f81d    	bl	0x700b5060 <MpuP_getAttrs> @ imm = #0x3a
700b5026: 9003         	str	r0, [sp, #0xc]
700b5028: f000 f84a    	bl	0x700b50c0 <MpuP_isEnable> @ imm = #0x94
700b502c: 9002         	str	r0, [sp, #0x8]
700b502e: f000 f84f    	bl	0x700b50d0 <MpuP_disable> @ imm = #0x9e
700b5032: f7ff eb20    	blx	0x700b4674 <HwiP_disable> @ imm = #-0x9c0
700b5036: 9001         	str	r0, [sp, #0x4]
700b5038: 9809         	ldr	r0, [sp, #0x24]
700b503a: 9905         	ldr	r1, [sp, #0x14]
700b503c: 9a04         	ldr	r2, [sp, #0x10]
700b503e: 9b03         	ldr	r3, [sp, #0xc]
700b5040: f000 e90c    	blx	0x700b525c <MpuP_setRegionAsm> @ imm = #0x218
700b5044: 9801         	ldr	r0, [sp, #0x4]
700b5046: f7ff eb36    	blx	0x700b46b4 <HwiP_restore> @ imm = #-0x994
700b504a: 9802         	ldr	r0, [sp, #0x8]
700b504c: b118         	cbz	r0, 0x700b5056 <MpuP_setRegion+0x86> @ imm = #0x6
700b504e: e7ff         	b	0x700b5050 <MpuP_setRegion+0x80> @ imm = #-0x2
700b5050: f000 f85e    	bl	0x700b5110 <MpuP_enable> @ imm = #0xbc
700b5054: e7ff         	b	0x700b5056 <MpuP_setRegion+0x86> @ imm = #-0x2
700b5056: b00a         	add	sp, #0x28
700b5058: bd80         	pop	{r7, pc}
700b505a: bf00         	nop
700b505c: bf00         	nop
700b505e: bf00         	nop

700b5060 <MpuP_getAttrs>:
700b5060: b580         	push	{r7, lr}
700b5062: b082         	sub	sp, #0x8
700b5064: 9001         	str	r0, [sp, #0x4]
700b5066: f8dd c004    	ldr.w	r12, [sp, #0x4]
700b506a: f89c 2001    	ldrb.w	r2, [r12, #0x1]
700b506e: f89c 1002    	ldrb.w	r1, [r12, #0x2]
700b5072: f89c 3003    	ldrb.w	r3, [r12, #0x3]
700b5076: f89c 0004    	ldrb.w	r0, [r12, #0x4]
700b507a: f000 0001    	and	r0, r0, #0x1
700b507e: 0300         	lsls	r0, r0, #0xc
700b5080: f89c e006    	ldrb.w	lr, [r12, #0x6]
700b5084: f00e 0e07    	and	lr, lr, #0x7
700b5088: ea40 200e    	orr.w	r0, r0, lr, lsl #8
700b508c: f89c c005    	ldrb.w	r12, [r12, #0x5]
700b5090: f00c 0c07    	and	r12, r12, #0x7
700b5094: ea40 00cc    	orr.w	r0, r0, r12, lsl #3
700b5098: f003 0301    	and	r3, r3, #0x1
700b509c: ea40 0083    	orr.w	r0, r0, r3, lsl #2
700b50a0: f002 0201    	and	r2, r2, #0x1
700b50a4: ea40 0042    	orr.w	r0, r0, r2, lsl #1
700b50a8: f001 0101    	and	r1, r1, #0x1
700b50ac: 4408         	add	r0, r1
700b50ae: 9000         	str	r0, [sp]
700b50b0: 9800         	ldr	r0, [sp]
700b50b2: b002         	add	sp, #0x8
700b50b4: bd80         	pop	{r7, pc}
700b50b6: bf00         	nop
700b50b8: bf00         	nop
700b50ba: bf00         	nop
700b50bc: bf00         	nop
700b50be: bf00         	nop

700b50c0 <MpuP_isEnable>:
700b50c0: b580         	push	{r7, lr}
700b50c2: f000 e8c2    	blx	0x700b5248 <MpuP_isEnableAsm> @ imm = #0x184
700b50c6: bd80         	pop	{r7, pc}
700b50c8: bf00         	nop
700b50ca: bf00         	nop
700b50cc: bf00         	nop
700b50ce: bf00         	nop

700b50d0 <MpuP_disable>:
700b50d0: b580         	push	{r7, lr}
700b50d2: b082         	sub	sp, #0x8
700b50d4: f7ff fff4    	bl	0x700b50c0 <MpuP_isEnable> @ imm = #-0x18
700b50d8: b1a0         	cbz	r0, 0x700b5104 <MpuP_disable+0x34> @ imm = #0x28
700b50da: e7ff         	b	0x700b50dc <MpuP_disable+0xc> @ imm = #-0x2
700b50dc: f7ff eaca    	blx	0x700b4674 <HwiP_disable> @ imm = #-0xa6c
700b50e0: 9000         	str	r0, [sp]
700b50e2: f7ff ee74    	blx	0x700b4dcc <CacheP_getEnabled> @ imm = #-0x318
700b50e6: 9001         	str	r0, [sp, #0x4]
700b50e8: 9801         	ldr	r0, [sp, #0x4]
700b50ea: f7ff fef1    	bl	0x700b4ed0 <CacheP_disable> @ imm = #-0x21e
700b50ee: f3bf 8f4f    	dsb	sy
700b50f2: f000 e882    	blx	0x700b51f8 <MpuP_disableAsm> @ imm = #0x104
700b50f6: 9801         	ldr	r0, [sp, #0x4]
700b50f8: f7ff ff12    	bl	0x700b4f20 <CacheP_enable> @ imm = #-0x1dc
700b50fc: 9800         	ldr	r0, [sp]
700b50fe: f7ff eada    	blx	0x700b46b4 <HwiP_restore> @ imm = #-0xa4c
700b5102: e7ff         	b	0x700b5104 <MpuP_disable+0x34> @ imm = #-0x2
700b5104: b002         	add	sp, #0x8
700b5106: bd80         	pop	{r7, pc}
700b5108: bf00         	nop
700b510a: bf00         	nop
700b510c: bf00         	nop
700b510e: bf00         	nop

700b5110 <MpuP_enable>:
700b5110: b580         	push	{r7, lr}
700b5112: b082         	sub	sp, #0x8
700b5114: f7ff ffd4    	bl	0x700b50c0 <MpuP_isEnable> @ imm = #-0x58
700b5118: b9e0         	cbnz	r0, 0x700b5154 <MpuP_enable+0x44> @ imm = #0x38
700b511a: e7ff         	b	0x700b511c <MpuP_enable+0xc> @ imm = #-0x2
700b511c: f7ff eaaa    	blx	0x700b4674 <HwiP_disable> @ imm = #-0xaac
700b5120: 9000         	str	r0, [sp]
700b5122: f7ff ee54    	blx	0x700b4dcc <CacheP_getEnabled> @ imm = #-0x358
700b5126: 9001         	str	r0, [sp, #0x4]
700b5128: f89d 0004    	ldrb.w	r0, [sp, #0x4]
700b512c: 0780         	lsls	r0, r0, #0x1e
700b512e: b120         	cbz	r0, 0x700b513a <MpuP_enable+0x2a> @ imm = #0x8
700b5130: e7ff         	b	0x700b5132 <MpuP_enable+0x22> @ imm = #-0x2
700b5132: 2003         	movs	r0, #0x3
700b5134: f7ff fecc    	bl	0x700b4ed0 <CacheP_disable> @ imm = #-0x268
700b5138: e7ff         	b	0x700b513a <MpuP_enable+0x2a> @ imm = #-0x2
700b513a: f000 e872    	blx	0x700b5220 <MpuP_enableAsm> @ imm = #0xe4
700b513e: 9801         	ldr	r0, [sp, #0x4]
700b5140: f7ff feee    	bl	0x700b4f20 <CacheP_enable> @ imm = #-0x224
700b5144: f3bf 8f4f    	dsb	sy
700b5148: f3bf 8f6f    	isb	sy
700b514c: 9800         	ldr	r0, [sp]
700b514e: f7ff eab2    	blx	0x700b46b4 <HwiP_restore> @ imm = #-0xa9c
700b5152: e7ff         	b	0x700b5154 <MpuP_enable+0x44> @ imm = #-0x2
700b5154: b002         	add	sp, #0x8
700b5156: bd80         	pop	{r7, pc}
700b5158: bf00         	nop
700b515a: bf00         	nop
700b515c: bf00         	nop
700b515e: bf00         	nop

700b5160 <MpuP_init>:
700b5160: b580         	push	{r7, lr}
700b5162: b082         	sub	sp, #0x8
700b5164: f7ff ffac    	bl	0x700b50c0 <MpuP_isEnable> @ imm = #-0xa8
700b5168: b118         	cbz	r0, 0x700b5172 <MpuP_init+0x12> @ imm = #0x6
700b516a: e7ff         	b	0x700b516c <MpuP_init+0xc> @ imm = #-0x2
700b516c: f7ff ffb0    	bl	0x700b50d0 <MpuP_disable> @ imm = #-0xa0
700b5170: e7ff         	b	0x700b5172 <MpuP_init+0x12> @ imm = #-0x2
700b5172: f000 e84e    	blx	0x700b5210 <MpuP_disableBRAsm> @ imm = #0x9c
700b5176: f245 70e4    	movw	r0, #0x57e4
700b517a: f2c7 000b    	movt	r0, #0x700b
700b517e: 6801         	ldr	r1, [r0]
700b5180: 2000         	movs	r0, #0x0
700b5182: 9000         	str	r0, [sp]
700b5184: 2910         	cmp	r1, #0x10
700b5186: bf38         	it	lo
700b5188: 2001         	movlo	r0, #0x1
700b518a: f000 f919    	bl	0x700b53c0 <_DebugP_assertNoLog> @ imm = #0x232
700b518e: 9800         	ldr	r0, [sp]
700b5190: 9001         	str	r0, [sp, #0x4]
700b5192: e7ff         	b	0x700b5194 <MpuP_init+0x34> @ imm = #-0x2
700b5194: 9801         	ldr	r0, [sp, #0x4]
700b5196: f245 71e4    	movw	r1, #0x57e4
700b519a: f2c7 010b    	movt	r1, #0x700b
700b519e: 6809         	ldr	r1, [r1]
700b51a0: 4288         	cmp	r0, r1
700b51a2: d212         	bhs	0x700b51ca <MpuP_init+0x6a> @ imm = #0x24
700b51a4: e7ff         	b	0x700b51a6 <MpuP_init+0x46> @ imm = #-0x2
700b51a6: 9801         	ldr	r0, [sp, #0x4]
700b51a8: f245 71f0    	movw	r1, #0x57f0
700b51ac: f2c7 010b    	movt	r1, #0x700b
700b51b0: eb01 1300    	add.w	r3, r1, r0, lsl #4
700b51b4: 0102         	lsls	r2, r0, #0x4
700b51b6: 5889         	ldr	r1, [r1, r2]
700b51b8: 685a         	ldr	r2, [r3, #0x4]
700b51ba: 3308         	adds	r3, #0x8
700b51bc: f7ff ff08    	bl	0x700b4fd0 <MpuP_setRegion> @ imm = #-0x1f0
700b51c0: e7ff         	b	0x700b51c2 <MpuP_init+0x62> @ imm = #-0x2
700b51c2: 9801         	ldr	r0, [sp, #0x4]
700b51c4: 3001         	adds	r0, #0x1
700b51c6: 9001         	str	r0, [sp, #0x4]
700b51c8: e7e4         	b	0x700b5194 <MpuP_init+0x34> @ imm = #-0x38
700b51ca: f245 70e4    	movw	r0, #0x57e4
700b51ce: f2c7 000b    	movt	r0, #0x700b
700b51d2: 6840         	ldr	r0, [r0, #0x4]
700b51d4: b118         	cbz	r0, 0x700b51de <MpuP_init+0x7e> @ imm = #0x6
700b51d6: e7ff         	b	0x700b51d8 <MpuP_init+0x78> @ imm = #-0x2
700b51d8: f000 e82e    	blx	0x700b5238 <MpuP_enableBRAsm> @ imm = #0x5c
700b51dc: e7ff         	b	0x700b51de <MpuP_init+0x7e> @ imm = #-0x2
700b51de: f245 70e4    	movw	r0, #0x57e4
700b51e2: f2c7 000b    	movt	r0, #0x700b
700b51e6: 6880         	ldr	r0, [r0, #0x8]
700b51e8: b118         	cbz	r0, 0x700b51f2 <MpuP_init+0x92> @ imm = #0x6
700b51ea: e7ff         	b	0x700b51ec <MpuP_init+0x8c> @ imm = #-0x2
700b51ec: f7ff ff90    	bl	0x700b5110 <MpuP_enable> @ imm = #-0xe0
700b51f0: e7ff         	b	0x700b51f2 <MpuP_init+0x92> @ imm = #-0x2
700b51f2: b002         	add	sp, #0x8
700b51f4: bd80         	pop	{r7, pc}
700b51f6: 0000         	movs	r0, r0

700b51f8 <MpuP_disableAsm>:
700b51f8: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b51fc: e3c00001     	bic	r0, r0, #1
700b5200: f57ff04f     	dsb	sy
700b5204: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b5208: f57ff06f     	isb	sy
700b520c: e12fff1e     	bx	lr

700b5210 <MpuP_disableBRAsm>:
700b5210: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b5214: e3c00802     	bic	r0, r0, #131072
700b5218: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b521c: e12fff1e     	bx	lr

700b5220 <MpuP_enableAsm>:
700b5220: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b5224: e3800001     	orr	r0, r0, #1
700b5228: f57ff04f     	dsb	sy
700b522c: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b5230: f57ff06f     	isb	sy
700b5234: e12fff1e     	bx	lr

700b5238 <MpuP_enableBRAsm>:
700b5238: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b523c: e3800802     	orr	r0, r0, #131072
700b5240: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b5244: e12fff1e     	bx	lr

700b5248 <MpuP_isEnableAsm>:
700b5248: e3a00000     	mov	r0, #0
700b524c: ee111f10     	mrc	p15, #0x0, r1, c1, c0, #0x0
700b5250: e3110001     	tst	r1, #1
700b5254: 13a00001     	movne	r0, #1
700b5258: e12fff1e     	bx	lr

700b525c <MpuP_setRegionAsm>:
700b525c: ee060f12     	mcr	p15, #0x0, r0, c6, c2, #0x0
700b5260: ee061f11     	mcr	p15, #0x0, r1, c6, c1, #0x0
700b5264: ee062f51     	mcr	p15, #0x0, r2, c6, c1, #0x2
700b5268: ee063f91     	mcr	p15, #0x0, r3, c6, c1, #0x4
700b526c: e12fff1e     	bx	lr

Disassembly of section .text.boot:

700b5270 <_c_int00_sbl>:
700b5270: ee101fb0     	mrc	p15, #0x0, r1, c0, c0, #0x5
700b5274: e7df141f     	bfc	r1, #8, #24
700b5278: e3510000     	cmp	r1, #0
700b527c: 1a000001     	bne	0x700b5288 <_sblLoopForever> @ imm = #0x4
700b5280: e59f1008     	ldr	r1, [pc, #0x8]          @ 0x700b5290 <_c_int00_addr>
700b5284: e12fff31     	blx	r1

700b5288 <_sblLoopForever>:
700b5288: e320f003     	wfi
700b528c: eafffffd     	b	0x700b5288 <_sblLoopForever> @ imm = #-0xc

700b5290 <_c_int00_addr>:
700b5290: 94 52 0b 70  	.word	0x700b5294

700b5294 <_c_int00>:
700b5294: e10f0000     	mrs	r0, apsr
700b5298: e38000c0     	orr	r0, r0, #192
700b529c: e129f000     	msr	CPSR_fc, r0
700b52a0: ee110f50     	mrc	p15, #0x0, r0, c1, c0, #0x2
700b52a4: e3a0360f     	mov	r3, #15728640
700b52a8: e1800003     	orr	r0, r0, r3
700b52ac: ee010f50     	mcr	p15, #0x0, r0, c1, c0, #0x2
700b52b0: e3a00101     	mov	r0, #1073741824
700b52b4: eee80a10     	vmsr	fpexc, r0
700b52b8: e10f0000     	mrs	r0, apsr
700b52bc: e3c0001f     	bic	r0, r0, #31
700b52c0: e3800011     	orr	r0, r0, #17
700b52c4: e129f000     	msr	CPSR_fc, r0
700b52c8: e59fd0d4     	ldr	sp, [pc, #0xd4]         @ 0x700b53a4 <c_FIQ_STACK_END>
700b52cc: e10f0000     	mrs	r0, apsr
700b52d0: e3c0001f     	bic	r0, r0, #31
700b52d4: e3800012     	orr	r0, r0, #18
700b52d8: e129f000     	msr	CPSR_fc, r0
700b52dc: e59fd0bc     	ldr	sp, [pc, #0xbc]         @ 0x700b53a0 <c_IRQ_STACK_END>
700b52e0: e10f0000     	mrs	r0, apsr
700b52e4: e3c0001f     	bic	r0, r0, #31
700b52e8: e3800013     	orr	r0, r0, #19
700b52ec: e129f000     	msr	CPSR_fc, r0
700b52f0: e59fd0b0     	ldr	sp, [pc, #0xb0]         @ 0x700b53a8 <c_SVC_STACK_END>
700b52f4: e10f0000     	mrs	r0, apsr
700b52f8: e3c0001f     	bic	r0, r0, #31
700b52fc: e3800017     	orr	r0, r0, #23
700b5300: e129f000     	msr	CPSR_fc, r0
700b5304: e59fd0a0     	ldr	sp, [pc, #0xa0]         @ 0x700b53ac <c_ABORT_STACK_END>
700b5308: e10f0000     	mrs	r0, apsr
700b530c: e3c0001f     	bic	r0, r0, #31
700b5310: e380001b     	orr	r0, r0, #27
700b5314: e129f000     	msr	CPSR_fc, r0
700b5318: e59fd090     	ldr	sp, [pc, #0x90]         @ 0x700b53b0 <c_UNDEFINED_STACK_END>
700b531c: e10f0000     	mrs	r0, apsr
700b5320: e3c0001f     	bic	r0, r0, #31
700b5324: e380001f     	orr	r0, r0, #31
700b5328: e129f000     	msr	CPSR_fc, r0
700b532c: e59fd068     	ldr	sp, [pc, #0x68]         @ 0x700b539c <c_STACK_END>
700b5330: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b5334: e3c00004     	bic	r0, r0, #4
700b5338: e3c00a01     	bic	r0, r0, #4096
700b533c: f57ff04f     	dsb	sy
700b5340: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b5344: f57ff06f     	isb	sy
700b5348: ee111f30     	mrc	p15, #0x0, r1, c1, c0, #0x1
700b534c: e3811008     	orr	r1, r1, #8
700b5350: e3811020     	orr	r1, r1, #32
700b5354: ee011f30     	mcr	p15, #0x0, r1, c1, c0, #0x1
700b5358: ee0f0f15     	mcr	p15, #0x0, r0, c15, c5, #0x0
700b535c: ee070f15     	mcr	p15, #0x0, r0, c7, c5, #0x0
700b5360: ee110f10     	mrc	p15, #0x0, r0, c1, c0, #0x0
700b5364: e3800004     	orr	r0, r0, #4
700b5368: e3800a01     	orr	r0, r0, #4096
700b536c: f57ff04f     	dsb	sy
700b5370: ee010f10     	mcr	p15, #0x0, r0, c1, c0, #0x0
700b5374: f57ff06f     	isb	sy
700b5378: fa000028     	blx	0x700b5420 <__mpu_init> @ imm = #0xa0
700b537c: fa00001b     	blx	0x700b53f0 <_system_pre_init> @ imm = #0x6c
700b5380: e3500000     	cmp	r0, #0
700b5384: 0a000000     	beq	0x700b538c <bypass_auto_init> @ imm = #0x0
700b5388: ebfff091     	bl	0x700b15d4 <__TI_auto_init_nobinit_nopinit> @ imm = #-0x3dbc

700b538c <bypass_auto_init>:
700b538c: fafffa1f     	blx	0x700b3c10 <main>       @ imm = #-0x1784
700b5390: e3a00001     	mov	r0, #1
700b5394: eb000025     	bl	0x700b5430 <abort>      @ imm = #0x94

700b5398 <L1>:
700b5398: eafffffe     	b	0x700b5398 <L1>         @ imm = #-0x8

700b539c <c_STACK_END>:
700b539c: 00 ea 09 70  	.word	0x7009ea00

700b53a0 <c_IRQ_STACK_END>:
700b53a0: d0 6a 0b 70  	.word	0x700b6ad0

700b53a4 <c_FIQ_STACK_END>:
700b53a4: d0 6b 0b 70  	.word	0x700b6bd0

700b53a8 <c_SVC_STACK_END>:
700b53a8: d0 7b 0b 70  	.word	0x700b7bd0

700b53ac <c_ABORT_STACK_END>:
700b53ac: d0 7c 0b 70  	.word	0x700b7cd0

700b53b0 <c_UNDEFINED_STACK_END>:
700b53b0: d0 7d 0b 70  	.word	0x700b7dd0
700b53b4: 00 00 00 00  	.word	0x00000000
700b53b8: 00 00 00 00  	.word	0x00000000
700b53bc: 00 00 00 00  	.word	0x00000000

700b53c0 <_DebugP_assertNoLog>:
700b53c0: b580         	push	{r7, lr}
700b53c2: b082         	sub	sp, #0x8
700b53c4: 9001         	str	r0, [sp, #0x4]
700b53c6: 9801         	ldr	r0, [sp, #0x4]
700b53c8: b950         	cbnz	r0, 0x700b53e0 <_DebugP_assertNoLog+0x20> @ imm = #0x14
700b53ca: e7ff         	b	0x700b53cc <_DebugP_assertNoLog+0xc> @ imm = #-0x2
700b53cc: 2001         	movs	r0, #0x1
700b53ce: 9000         	str	r0, [sp]
700b53d0: f7ff e950    	blx	0x700b4674 <HwiP_disable> @ imm = #-0xd60
700b53d4: e7ff         	b	0x700b53d6 <_DebugP_assertNoLog+0x16> @ imm = #-0x2
700b53d6: 9800         	ldr	r0, [sp]
700b53d8: b108         	cbz	r0, 0x700b53de <_DebugP_assertNoLog+0x1e> @ imm = #0x2
700b53da: e7ff         	b	0x700b53dc <_DebugP_assertNoLog+0x1c> @ imm = #-0x2
700b53dc: e7fb         	b	0x700b53d6 <_DebugP_assertNoLog+0x16> @ imm = #-0xa
700b53de: e7ff         	b	0x700b53e0 <_DebugP_assertNoLog+0x20> @ imm = #-0x2
700b53e0: b002         	add	sp, #0x8
700b53e2: bd80         	pop	{r7, pc}
		...

700b53f0 <_system_pre_init>:
700b53f0: b580         	push	{r7, lr}
700b53f2: b082         	sub	sp, #0x8
700b53f4: f240 0000    	movw	r0, #0x0
700b53f8: f2c7 0008    	movt	r0, #0x7008
700b53fc: f64a 2100    	movw	r1, #0xaa00
700b5400: f2c7 0108    	movt	r1, #0x7008
700b5404: 1a09         	subs	r1, r1, r0
700b5406: 9101         	str	r1, [sp, #0x4]
700b5408: 9901         	ldr	r1, [sp, #0x4]
700b540a: f7ea e814    	blx	0x7009f434 <__aeabi_memclr8> @ imm = #-0x15fd8
700b540e: 2001         	movs	r0, #0x1
700b5410: b002         	add	sp, #0x8
700b5412: bd80         	pop	{r7, pc}
		...

700b5420 <__mpu_init>:
; {
700b5420: b580         	push	{r7, lr}
;     MpuP_init();
700b5422: f7ff fe9d    	bl	0x700b5160 <MpuP_init>  @ imm = #-0x2c6
;     CacheP_init();
700b5426: e8bd 4080    	pop.w	{r7, lr}
700b542a: f7ff bd09    	b.w	0x700b4e40 <CacheP_init> @ imm = #-0x5ee
700b542e: 0000         	movs	r0, r0

Disassembly of section .text:abort:

700b5430 <abort>:
700b5430: e320f000     	nop
700b5434: eafffffe     	b	0x700b5434 <abort+0x4>  @ imm = #-0x8

Disassembly of section .text:

7009ea00 <_vsnprintf>:
7009ea00: e92d 43f0    	push.w	{r4, r5, r6, r7, r8, r9, lr}
7009ea04: b0c1         	sub	sp, #0x104
7009ea06: f8dd c120    	ldr.w	r12, [sp, #0x120]
7009ea0a: f8cd c100    	str.w	r12, [sp, #0x100]
7009ea0e: 903f         	str	r0, [sp, #0xfc]
7009ea10: 913e         	str	r1, [sp, #0xf8]
7009ea12: 923d         	str	r2, [sp, #0xf4]
7009ea14: 933c         	str	r3, [sp, #0xf0]
7009ea16: 2000         	movs	r0, #0x0
7009ea18: 9037         	str	r0, [sp, #0xdc]
7009ea1a: 983e         	ldr	r0, [sp, #0xf8]
7009ea1c: b930         	cbnz	r0, 0x7009ea2c <_vsnprintf+0x2c> @ imm = #0xc
7009ea1e: e7ff         	b	0x7009ea20 <_vsnprintf+0x20> @ imm = #-0x2
7009ea20: f643 20b1    	movw	r0, #0x3ab1
7009ea24: f2c7 000b    	movt	r0, #0x700b
7009ea28: 903f         	str	r0, [sp, #0xfc]
7009ea2a: e7ff         	b	0x7009ea2c <_vsnprintf+0x2c> @ imm = #-0x2
7009ea2c: e7ff         	b	0x7009ea2e <_vsnprintf+0x2e> @ imm = #-0x2
7009ea2e: 983c         	ldr	r0, [sp, #0xf0]
7009ea30: 7800         	ldrb	r0, [r0]
7009ea32: 2800         	cmp	r0, #0x0
7009ea34: f000 84e3    	beq.w	0x7009f3fe <_vsnprintf+0x9fe> @ imm = #0x9c6
7009ea38: e7ff         	b	0x7009ea3a <_vsnprintf+0x3a> @ imm = #-0x2
7009ea3a: 983c         	ldr	r0, [sp, #0xf0]
7009ea3c: 7800         	ldrb	r0, [r0]
7009ea3e: 2825         	cmp	r0, #0x25
7009ea40: d00e         	beq	0x7009ea60 <_vsnprintf+0x60> @ imm = #0x1c
7009ea42: e7ff         	b	0x7009ea44 <_vsnprintf+0x44> @ imm = #-0x2
7009ea44: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
7009ea48: 983c         	ldr	r0, [sp, #0xf0]
7009ea4a: 7800         	ldrb	r0, [r0]
7009ea4c: 993e         	ldr	r1, [sp, #0xf8]
7009ea4e: 9a37         	ldr	r2, [sp, #0xdc]
7009ea50: 1c53         	adds	r3, r2, #0x1
7009ea52: 9337         	str	r3, [sp, #0xdc]
7009ea54: 9b3d         	ldr	r3, [sp, #0xf4]
7009ea56: 47e0         	blx	r12
7009ea58: 983c         	ldr	r0, [sp, #0xf0]
7009ea5a: 3001         	adds	r0, #0x1
7009ea5c: 903c         	str	r0, [sp, #0xf0]
7009ea5e: e7e6         	b	0x7009ea2e <_vsnprintf+0x2e> @ imm = #-0x34
7009ea60: 983c         	ldr	r0, [sp, #0xf0]
7009ea62: 3001         	adds	r0, #0x1
7009ea64: 903c         	str	r0, [sp, #0xf0]
7009ea66: e7ff         	b	0x7009ea68 <_vsnprintf+0x68> @ imm = #-0x2
7009ea68: 2000         	movs	r0, #0x0
7009ea6a: 903b         	str	r0, [sp, #0xec]
7009ea6c: e7ff         	b	0x7009ea6e <_vsnprintf+0x6e> @ imm = #-0x2
7009ea6e: 983c         	ldr	r0, [sp, #0xf0]
7009ea70: 7800         	ldrb	r0, [r0]
7009ea72: 3820         	subs	r0, #0x20
7009ea74: 4601         	mov	r1, r0
7009ea76: 912a         	str	r1, [sp, #0xa8]
7009ea78: 2810         	cmp	r0, #0x10
7009ea7a: d83d         	bhi	0x7009eaf8 <_vsnprintf+0xf8> @ imm = #0x7a
7009ea7c: 992a         	ldr	r1, [sp, #0xa8]
7009ea7e: e8df f001    	tbb	[pc, r1]
7009ea82: 27 3b 3b 31  	.word	0x313b3b27
7009ea86: 3b 3b 3b 3b  	.word	0x3b3b3b3b
7009ea8a: 3b 3b 3b 1d  	.word	0x1d3b3b3b
7009ea8e: 3b 13 3b 3b  	.word	0x3b3b133b
7009ea92: 09 00        	.short	0x0009
7009ea94: 983b         	ldr	r0, [sp, #0xec]
7009ea96: f040 0001    	orr	r0, r0, #0x1
7009ea9a: 903b         	str	r0, [sp, #0xec]
7009ea9c: 983c         	ldr	r0, [sp, #0xf0]
7009ea9e: 3001         	adds	r0, #0x1
7009eaa0: 903c         	str	r0, [sp, #0xf0]
7009eaa2: 2001         	movs	r0, #0x1
7009eaa4: 9038         	str	r0, [sp, #0xe0]
7009eaa6: e02a         	b	0x7009eafe <_vsnprintf+0xfe> @ imm = #0x54
7009eaa8: 983b         	ldr	r0, [sp, #0xec]
7009eaaa: f040 0002    	orr	r0, r0, #0x2
7009eaae: 903b         	str	r0, [sp, #0xec]
7009eab0: 983c         	ldr	r0, [sp, #0xf0]
7009eab2: 3001         	adds	r0, #0x1
7009eab4: 903c         	str	r0, [sp, #0xf0]
7009eab6: 2001         	movs	r0, #0x1
7009eab8: 9038         	str	r0, [sp, #0xe0]
7009eaba: e020         	b	0x7009eafe <_vsnprintf+0xfe> @ imm = #0x40
7009eabc: 983b         	ldr	r0, [sp, #0xec]
7009eabe: f040 0004    	orr	r0, r0, #0x4
7009eac2: 903b         	str	r0, [sp, #0xec]
7009eac4: 983c         	ldr	r0, [sp, #0xf0]
7009eac6: 3001         	adds	r0, #0x1
7009eac8: 903c         	str	r0, [sp, #0xf0]
7009eaca: 2001         	movs	r0, #0x1
7009eacc: 9038         	str	r0, [sp, #0xe0]
7009eace: e016         	b	0x7009eafe <_vsnprintf+0xfe> @ imm = #0x2c
7009ead0: 983b         	ldr	r0, [sp, #0xec]
7009ead2: f040 0008    	orr	r0, r0, #0x8
7009ead6: 903b         	str	r0, [sp, #0xec]
7009ead8: 983c         	ldr	r0, [sp, #0xf0]
7009eada: 3001         	adds	r0, #0x1
7009eadc: 903c         	str	r0, [sp, #0xf0]
7009eade: 2001         	movs	r0, #0x1
7009eae0: 9038         	str	r0, [sp, #0xe0]
7009eae2: e00c         	b	0x7009eafe <_vsnprintf+0xfe> @ imm = #0x18
7009eae4: 983b         	ldr	r0, [sp, #0xec]
7009eae6: f040 0010    	orr	r0, r0, #0x10
7009eaea: 903b         	str	r0, [sp, #0xec]
7009eaec: 983c         	ldr	r0, [sp, #0xf0]
7009eaee: 3001         	adds	r0, #0x1
7009eaf0: 903c         	str	r0, [sp, #0xf0]
7009eaf2: 2001         	movs	r0, #0x1
7009eaf4: 9038         	str	r0, [sp, #0xe0]
7009eaf6: e002         	b	0x7009eafe <_vsnprintf+0xfe> @ imm = #0x4
7009eaf8: 2000         	movs	r0, #0x0
7009eafa: 9038         	str	r0, [sp, #0xe0]
7009eafc: e7ff         	b	0x7009eafe <_vsnprintf+0xfe> @ imm = #-0x2
7009eafe: e7ff         	b	0x7009eb00 <_vsnprintf+0x100> @ imm = #-0x2
7009eb00: 9838         	ldr	r0, [sp, #0xe0]
7009eb02: 2800         	cmp	r0, #0x0
7009eb04: d1b3         	bne	0x7009ea6e <_vsnprintf+0x6e> @ imm = #-0x9a
7009eb06: e7ff         	b	0x7009eb08 <_vsnprintf+0x108> @ imm = #-0x2
7009eb08: 2000         	movs	r0, #0x0
7009eb0a: 903a         	str	r0, [sp, #0xe8]
7009eb0c: 983c         	ldr	r0, [sp, #0xf0]
7009eb0e: 7800         	ldrb	r0, [r0]
7009eb10: f014 f816    	bl	0x700b2b40 <_is_digit>  @ imm = #0x1402c
7009eb14: b128         	cbz	r0, 0x7009eb22 <_vsnprintf+0x122> @ imm = #0xa
7009eb16: e7ff         	b	0x7009eb18 <_vsnprintf+0x118> @ imm = #-0x2
7009eb18: a83c         	add	r0, sp, #0xf0
7009eb1a: f013 fd21    	bl	0x700b2560 <_atoi>      @ imm = #0x13a42
7009eb1e: 903a         	str	r0, [sp, #0xe8]
7009eb20: e01e         	b	0x7009eb60 <_vsnprintf+0x160> @ imm = #0x3c
7009eb22: 983c         	ldr	r0, [sp, #0xf0]
7009eb24: 7800         	ldrb	r0, [r0]
7009eb26: 282a         	cmp	r0, #0x2a
7009eb28: d119         	bne	0x7009eb5e <_vsnprintf+0x15e> @ imm = #0x32
7009eb2a: e7ff         	b	0x7009eb2c <_vsnprintf+0x12c> @ imm = #-0x2
7009eb2c: 9840         	ldr	r0, [sp, #0x100]
7009eb2e: 1d01         	adds	r1, r0, #0x4
7009eb30: 9140         	str	r1, [sp, #0x100]
7009eb32: 6800         	ldr	r0, [r0]
7009eb34: 9036         	str	r0, [sp, #0xd8]
7009eb36: 9836         	ldr	r0, [sp, #0xd8]
7009eb38: f1b0 3fff    	cmp.w	r0, #0xffffffff
7009eb3c: dc08         	bgt	0x7009eb50 <_vsnprintf+0x150> @ imm = #0x10
7009eb3e: e7ff         	b	0x7009eb40 <_vsnprintf+0x140> @ imm = #-0x2
7009eb40: 983b         	ldr	r0, [sp, #0xec]
7009eb42: f040 0002    	orr	r0, r0, #0x2
7009eb46: 903b         	str	r0, [sp, #0xec]
7009eb48: 9836         	ldr	r0, [sp, #0xd8]
7009eb4a: 4240         	rsbs	r0, r0, #0
7009eb4c: 903a         	str	r0, [sp, #0xe8]
7009eb4e: e002         	b	0x7009eb56 <_vsnprintf+0x156> @ imm = #0x4
7009eb50: 9836         	ldr	r0, [sp, #0xd8]
7009eb52: 903a         	str	r0, [sp, #0xe8]
7009eb54: e7ff         	b	0x7009eb56 <_vsnprintf+0x156> @ imm = #-0x2
7009eb56: 983c         	ldr	r0, [sp, #0xf0]
7009eb58: 3001         	adds	r0, #0x1
7009eb5a: 903c         	str	r0, [sp, #0xf0]
7009eb5c: e7ff         	b	0x7009eb5e <_vsnprintf+0x15e> @ imm = #-0x2
7009eb5e: e7ff         	b	0x7009eb60 <_vsnprintf+0x160> @ imm = #-0x2
7009eb60: 2000         	movs	r0, #0x0
7009eb62: 9039         	str	r0, [sp, #0xe4]
7009eb64: 983c         	ldr	r0, [sp, #0xf0]
7009eb66: 7800         	ldrb	r0, [r0]
7009eb68: 282e         	cmp	r0, #0x2e
7009eb6a: d12e         	bne	0x7009ebca <_vsnprintf+0x1ca> @ imm = #0x5c
7009eb6c: e7ff         	b	0x7009eb6e <_vsnprintf+0x16e> @ imm = #-0x2
7009eb6e: 983b         	ldr	r0, [sp, #0xec]
7009eb70: f440 6080    	orr	r0, r0, #0x400
7009eb74: 903b         	str	r0, [sp, #0xec]
7009eb76: 983c         	ldr	r0, [sp, #0xf0]
7009eb78: 3001         	adds	r0, #0x1
7009eb7a: 903c         	str	r0, [sp, #0xf0]
7009eb7c: 983c         	ldr	r0, [sp, #0xf0]
7009eb7e: 7800         	ldrb	r0, [r0]
7009eb80: f013 ffde    	bl	0x700b2b40 <_is_digit>  @ imm = #0x13fbc
7009eb84: b128         	cbz	r0, 0x7009eb92 <_vsnprintf+0x192> @ imm = #0xa
7009eb86: e7ff         	b	0x7009eb88 <_vsnprintf+0x188> @ imm = #-0x2
7009eb88: a83c         	add	r0, sp, #0xf0
7009eb8a: f013 fce9    	bl	0x700b2560 <_atoi>      @ imm = #0x139d2
7009eb8e: 9039         	str	r0, [sp, #0xe4]
7009eb90: e01a         	b	0x7009ebc8 <_vsnprintf+0x1c8> @ imm = #0x34
7009eb92: 983c         	ldr	r0, [sp, #0xf0]
7009eb94: 7800         	ldrb	r0, [r0]
7009eb96: 282a         	cmp	r0, #0x2a
7009eb98: d115         	bne	0x7009ebc6 <_vsnprintf+0x1c6> @ imm = #0x2a
7009eb9a: e7ff         	b	0x7009eb9c <_vsnprintf+0x19c> @ imm = #-0x2
7009eb9c: 9840         	ldr	r0, [sp, #0x100]
7009eb9e: 1d01         	adds	r1, r0, #0x4
7009eba0: 9140         	str	r1, [sp, #0x100]
7009eba2: 6800         	ldr	r0, [r0]
7009eba4: 9035         	str	r0, [sp, #0xd4]
7009eba6: 9835         	ldr	r0, [sp, #0xd4]
7009eba8: 2801         	cmp	r0, #0x1
7009ebaa: db03         	blt	0x7009ebb4 <_vsnprintf+0x1b4> @ imm = #0x6
7009ebac: e7ff         	b	0x7009ebae <_vsnprintf+0x1ae> @ imm = #-0x2
7009ebae: 9835         	ldr	r0, [sp, #0xd4]
7009ebb0: 9029         	str	r0, [sp, #0xa4]
7009ebb2: e002         	b	0x7009ebba <_vsnprintf+0x1ba> @ imm = #0x4
7009ebb4: 2000         	movs	r0, #0x0
7009ebb6: 9029         	str	r0, [sp, #0xa4]
7009ebb8: e7ff         	b	0x7009ebba <_vsnprintf+0x1ba> @ imm = #-0x2
7009ebba: 9829         	ldr	r0, [sp, #0xa4]
7009ebbc: 9039         	str	r0, [sp, #0xe4]
7009ebbe: 983c         	ldr	r0, [sp, #0xf0]
7009ebc0: 3001         	adds	r0, #0x1
7009ebc2: 903c         	str	r0, [sp, #0xf0]
7009ebc4: e7ff         	b	0x7009ebc6 <_vsnprintf+0x1c6> @ imm = #-0x2
7009ebc6: e7ff         	b	0x7009ebc8 <_vsnprintf+0x1c8> @ imm = #-0x2
7009ebc8: e7ff         	b	0x7009ebca <_vsnprintf+0x1ca> @ imm = #-0x2
7009ebca: 983c         	ldr	r0, [sp, #0xf0]
7009ebcc: 7800         	ldrb	r0, [r0]
7009ebce: 3868         	subs	r0, #0x68
7009ebd0: 4601         	mov	r1, r0
7009ebd2: 9128         	str	r1, [sp, #0xa0]
7009ebd4: 2812         	cmp	r0, #0x12
7009ebd6: d84e         	bhi	0x7009ec76 <_vsnprintf+0x276> @ imm = #0x9c
7009ebd8: 9928         	ldr	r1, [sp, #0xa0]
7009ebda: e8df f001    	tbb	[pc, r1]
7009ebde: 1f 4c 3c 4c  	.word	0x4c3c4c1f
7009ebe2: 0a 4c 4c 4c  	.word	0x4c4c4c0a
7009ebe6: 4c 4c 4c 4c  	.word	0x4c4c4c4c
7009ebea: 34 4c 4c 4c  	.word	0x4c4c4c34
7009ebee: 4c 4c 44 00  	.word	0x00444c4c
7009ebf2: 983b         	ldr	r0, [sp, #0xec]
7009ebf4: f440 7080    	orr	r0, r0, #0x100
7009ebf8: 903b         	str	r0, [sp, #0xec]
7009ebfa: 983c         	ldr	r0, [sp, #0xf0]
7009ebfc: 3001         	adds	r0, #0x1
7009ebfe: 903c         	str	r0, [sp, #0xf0]
7009ec00: 983c         	ldr	r0, [sp, #0xf0]
7009ec02: 7800         	ldrb	r0, [r0]
7009ec04: 286c         	cmp	r0, #0x6c
7009ec06: d108         	bne	0x7009ec1a <_vsnprintf+0x21a> @ imm = #0x10
7009ec08: e7ff         	b	0x7009ec0a <_vsnprintf+0x20a> @ imm = #-0x2
7009ec0a: 983b         	ldr	r0, [sp, #0xec]
7009ec0c: f440 7000    	orr	r0, r0, #0x200
7009ec10: 903b         	str	r0, [sp, #0xec]
7009ec12: 983c         	ldr	r0, [sp, #0xf0]
7009ec14: 3001         	adds	r0, #0x1
7009ec16: 903c         	str	r0, [sp, #0xf0]
7009ec18: e7ff         	b	0x7009ec1a <_vsnprintf+0x21a> @ imm = #-0x2
7009ec1a: e02d         	b	0x7009ec78 <_vsnprintf+0x278> @ imm = #0x5a
7009ec1c: 983b         	ldr	r0, [sp, #0xec]
7009ec1e: f040 0080    	orr	r0, r0, #0x80
7009ec22: 903b         	str	r0, [sp, #0xec]
7009ec24: 983c         	ldr	r0, [sp, #0xf0]
7009ec26: 3001         	adds	r0, #0x1
7009ec28: 903c         	str	r0, [sp, #0xf0]
7009ec2a: 983c         	ldr	r0, [sp, #0xf0]
7009ec2c: 7800         	ldrb	r0, [r0]
7009ec2e: 2868         	cmp	r0, #0x68
7009ec30: d108         	bne	0x7009ec44 <_vsnprintf+0x244> @ imm = #0x10
7009ec32: e7ff         	b	0x7009ec34 <_vsnprintf+0x234> @ imm = #-0x2
7009ec34: 983b         	ldr	r0, [sp, #0xec]
7009ec36: f040 0040    	orr	r0, r0, #0x40
7009ec3a: 903b         	str	r0, [sp, #0xec]
7009ec3c: 983c         	ldr	r0, [sp, #0xf0]
7009ec3e: 3001         	adds	r0, #0x1
7009ec40: 903c         	str	r0, [sp, #0xf0]
7009ec42: e7ff         	b	0x7009ec44 <_vsnprintf+0x244> @ imm = #-0x2
7009ec44: e018         	b	0x7009ec78 <_vsnprintf+0x278> @ imm = #0x30
7009ec46: 983b         	ldr	r0, [sp, #0xec]
7009ec48: f440 7080    	orr	r0, r0, #0x100
7009ec4c: 903b         	str	r0, [sp, #0xec]
7009ec4e: 983c         	ldr	r0, [sp, #0xf0]
7009ec50: 3001         	adds	r0, #0x1
7009ec52: 903c         	str	r0, [sp, #0xf0]
7009ec54: e010         	b	0x7009ec78 <_vsnprintf+0x278> @ imm = #0x20
7009ec56: 983b         	ldr	r0, [sp, #0xec]
7009ec58: f440 7000    	orr	r0, r0, #0x200
7009ec5c: 903b         	str	r0, [sp, #0xec]
7009ec5e: 983c         	ldr	r0, [sp, #0xf0]
7009ec60: 3001         	adds	r0, #0x1
7009ec62: 903c         	str	r0, [sp, #0xf0]
7009ec64: e008         	b	0x7009ec78 <_vsnprintf+0x278> @ imm = #0x10
7009ec66: 983b         	ldr	r0, [sp, #0xec]
7009ec68: f440 7080    	orr	r0, r0, #0x100
7009ec6c: 903b         	str	r0, [sp, #0xec]
7009ec6e: 983c         	ldr	r0, [sp, #0xf0]
7009ec70: 3001         	adds	r0, #0x1
7009ec72: 903c         	str	r0, [sp, #0xf0]
7009ec74: e000         	b	0x7009ec78 <_vsnprintf+0x278> @ imm = #0x0
7009ec76: e7ff         	b	0x7009ec78 <_vsnprintf+0x278> @ imm = #-0x2
7009ec78: 983c         	ldr	r0, [sp, #0xf0]
7009ec7a: 7800         	ldrb	r0, [r0]
7009ec7c: 3825         	subs	r0, #0x25
7009ec7e: 4601         	mov	r1, r0
7009ec80: 9127         	str	r1, [sp, #0x9c]
7009ec82: 2853         	cmp	r0, #0x53
7009ec84: f200 83ab    	bhi.w	0x7009f3de <_vsnprintf+0x9de> @ imm = #0x756
7009ec88: 9927         	ldr	r1, [sp, #0x9c]
7009ec8a: e8df f011    	tbh	[pc, r1, lsl #1]
7009ec8e: 9b 03 a8 03  	.word	0x03a8039b
7009ec92: a8 03 a8 03  	.word	0x03a803a8
7009ec96: a8 03 a8 03  	.word	0x03a803a8
7009ec9a: a8 03 a8 03  	.word	0x03a803a8
7009ec9e: a8 03 a8 03  	.word	0x03a803a8
7009eca2: a8 03 a8 03  	.word	0x03a803a8
7009eca6: a8 03 a8 03  	.word	0x03a803a8
7009ecaa: a8 03 a8 03  	.word	0x03a803a8
7009ecae: a8 03 a8 03  	.word	0x03a803a8
7009ecb2: a8 03 a8 03  	.word	0x03a803a8
7009ecb6: a8 03 a8 03  	.word	0x03a803a8
7009ecba: a8 03 a8 03  	.word	0x03a803a8
7009ecbe: a8 03 a8 03  	.word	0x03a803a8
7009ecc2: a8 03 a8 03  	.word	0x03a803a8
7009ecc6: a8 03 a8 03  	.word	0x03a803a8
7009ecca: a8 03 a8 03  	.word	0x03a803a8
7009ecce: 5e 02 32 02  	.word	0x0232025e
7009ecd2: 5e 02 a8 03  	.word	0x03a8025e
7009ecd6: a8 03 a8 03  	.word	0x03a803a8
7009ecda: a8 03 a8 03  	.word	0x03a803a8
7009ecde: a8 03 a8 03  	.word	0x03a803a8
7009ece2: a8 03 a8 03  	.word	0x03a803a8
7009ece6: a8 03 a8 03  	.word	0x03a803a8
7009ecea: a8 03 a8 03  	.word	0x03a803a8
7009ecee: a8 03 a8 03  	.word	0x03a803a8
7009ecf2: a8 03 54 00  	.word	0x005403a8
7009ecf6: a8 03 a8 03  	.word	0x03a803a8
7009ecfa: a8 03 a8 03  	.word	0x03a803a8
7009ecfe: a8 03 a8 03  	.word	0x03a803a8
7009ed02: a8 03 a8 03  	.word	0x03a803a8
7009ed06: a8 03 54 00  	.word	0x005403a8
7009ed0a: 9e 02 54 00  	.word	0x0054029e
7009ed0e: 5e 02 32 02  	.word	0x0232025e
7009ed12: 5e 02 a8 03  	.word	0x03a8025e
7009ed16: 54 00 a8 03  	.word	0x03a80054
7009ed1a: a8 03 a8 03  	.word	0x03a803a8
7009ed1e: a8 03 a8 03  	.word	0x03a803a8
7009ed22: 54 00 6e 03  	.word	0x036e0054
7009ed26: a8 03 a8 03  	.word	0x03a803a8
7009ed2a: e2 02 a8 03  	.word	0x03a802e2
7009ed2e: 54 00 a8 03  	.word	0x03a80054
7009ed32: a8 03 54 00  	.word	0x005403a8
7009ed36: 983c         	ldr	r0, [sp, #0xf0]
7009ed38: 7800         	ldrb	r0, [r0]
7009ed3a: 2878         	cmp	r0, #0x78
7009ed3c: d005         	beq	0x7009ed4a <_vsnprintf+0x34a> @ imm = #0xa
7009ed3e: e7ff         	b	0x7009ed40 <_vsnprintf+0x340> @ imm = #-0x2
7009ed40: 983c         	ldr	r0, [sp, #0xf0]
7009ed42: 7800         	ldrb	r0, [r0]
7009ed44: 2858         	cmp	r0, #0x58
7009ed46: d103         	bne	0x7009ed50 <_vsnprintf+0x350> @ imm = #0x6
7009ed48: e7ff         	b	0x7009ed4a <_vsnprintf+0x34a> @ imm = #-0x2
7009ed4a: 2010         	movs	r0, #0x10
7009ed4c: 9034         	str	r0, [sp, #0xd0]
7009ed4e: e018         	b	0x7009ed82 <_vsnprintf+0x382> @ imm = #0x30
7009ed50: 983c         	ldr	r0, [sp, #0xf0]
7009ed52: 7800         	ldrb	r0, [r0]
7009ed54: 286f         	cmp	r0, #0x6f
7009ed56: d103         	bne	0x7009ed60 <_vsnprintf+0x360> @ imm = #0x6
7009ed58: e7ff         	b	0x7009ed5a <_vsnprintf+0x35a> @ imm = #-0x2
7009ed5a: 2008         	movs	r0, #0x8
7009ed5c: 9034         	str	r0, [sp, #0xd0]
7009ed5e: e00f         	b	0x7009ed80 <_vsnprintf+0x380> @ imm = #0x1e
7009ed60: 983c         	ldr	r0, [sp, #0xf0]
7009ed62: 7800         	ldrb	r0, [r0]
7009ed64: 2862         	cmp	r0, #0x62
7009ed66: d103         	bne	0x7009ed70 <_vsnprintf+0x370> @ imm = #0x6
7009ed68: e7ff         	b	0x7009ed6a <_vsnprintf+0x36a> @ imm = #-0x2
7009ed6a: 2002         	movs	r0, #0x2
7009ed6c: 9034         	str	r0, [sp, #0xd0]
7009ed6e: e006         	b	0x7009ed7e <_vsnprintf+0x37e> @ imm = #0xc
7009ed70: 200a         	movs	r0, #0xa
7009ed72: 9034         	str	r0, [sp, #0xd0]
7009ed74: 983b         	ldr	r0, [sp, #0xec]
7009ed76: f020 0010    	bic	r0, r0, #0x10
7009ed7a: 903b         	str	r0, [sp, #0xec]
7009ed7c: e7ff         	b	0x7009ed7e <_vsnprintf+0x37e> @ imm = #-0x2
7009ed7e: e7ff         	b	0x7009ed80 <_vsnprintf+0x380> @ imm = #-0x2
7009ed80: e7ff         	b	0x7009ed82 <_vsnprintf+0x382> @ imm = #-0x2
7009ed82: 983c         	ldr	r0, [sp, #0xf0]
7009ed84: 7800         	ldrb	r0, [r0]
7009ed86: 2858         	cmp	r0, #0x58
7009ed88: d105         	bne	0x7009ed96 <_vsnprintf+0x396> @ imm = #0xa
7009ed8a: e7ff         	b	0x7009ed8c <_vsnprintf+0x38c> @ imm = #-0x2
7009ed8c: 983b         	ldr	r0, [sp, #0xec]
7009ed8e: f040 0020    	orr	r0, r0, #0x20
7009ed92: 903b         	str	r0, [sp, #0xec]
7009ed94: e7ff         	b	0x7009ed96 <_vsnprintf+0x396> @ imm = #-0x2
7009ed96: 983c         	ldr	r0, [sp, #0xf0]
7009ed98: 7800         	ldrb	r0, [r0]
7009ed9a: 2869         	cmp	r0, #0x69
7009ed9c: d00a         	beq	0x7009edb4 <_vsnprintf+0x3b4> @ imm = #0x14
7009ed9e: e7ff         	b	0x7009eda0 <_vsnprintf+0x3a0> @ imm = #-0x2
7009eda0: 983c         	ldr	r0, [sp, #0xf0]
7009eda2: 7800         	ldrb	r0, [r0]
7009eda4: 2864         	cmp	r0, #0x64
7009eda6: d005         	beq	0x7009edb4 <_vsnprintf+0x3b4> @ imm = #0xa
7009eda8: e7ff         	b	0x7009edaa <_vsnprintf+0x3aa> @ imm = #-0x2
7009edaa: 983b         	ldr	r0, [sp, #0xec]
7009edac: f020 000c    	bic	r0, r0, #0xc
7009edb0: 903b         	str	r0, [sp, #0xec]
7009edb2: e7ff         	b	0x7009edb4 <_vsnprintf+0x3b4> @ imm = #-0x2
7009edb4: f89d 00ed    	ldrb.w	r0, [sp, #0xed]
7009edb8: 0740         	lsls	r0, r0, #0x1d
7009edba: 2800         	cmp	r0, #0x0
7009edbc: d505         	bpl	0x7009edca <_vsnprintf+0x3ca> @ imm = #0xa
7009edbe: e7ff         	b	0x7009edc0 <_vsnprintf+0x3c0> @ imm = #-0x2
7009edc0: 983b         	ldr	r0, [sp, #0xec]
7009edc2: f020 0001    	bic	r0, r0, #0x1
7009edc6: 903b         	str	r0, [sp, #0xec]
7009edc8: e7ff         	b	0x7009edca <_vsnprintf+0x3ca> @ imm = #-0x2
7009edca: 983c         	ldr	r0, [sp, #0xf0]
7009edcc: 7800         	ldrb	r0, [r0]
7009edce: 2869         	cmp	r0, #0x69
7009edd0: d006         	beq	0x7009ede0 <_vsnprintf+0x3e0> @ imm = #0xc
7009edd2: e7ff         	b	0x7009edd4 <_vsnprintf+0x3d4> @ imm = #-0x2
7009edd4: 983c         	ldr	r0, [sp, #0xf0]
7009edd6: 7800         	ldrb	r0, [r0]
7009edd8: 2864         	cmp	r0, #0x64
7009edda: f040 80e9    	bne.w	0x7009efb0 <_vsnprintf+0x5b0> @ imm = #0x1d2
7009edde: e7ff         	b	0x7009ede0 <_vsnprintf+0x3e0> @ imm = #-0x2
7009ede0: f89d 00ed    	ldrb.w	r0, [sp, #0xed]
7009ede4: 0780         	lsls	r0, r0, #0x1e
7009ede6: 2800         	cmp	r0, #0x0
7009ede8: d550         	bpl	0x7009ee8c <_vsnprintf+0x48c> @ imm = #0xa0
7009edea: e7ff         	b	0x7009edec <_vsnprintf+0x3ec> @ imm = #-0x2
7009edec: 9840         	ldr	r0, [sp, #0x100]
7009edee: 3007         	adds	r0, #0x7
7009edf0: f020 0107    	bic	r1, r0, #0x7
7009edf4: f101 0008    	add.w	r0, r1, #0x8
7009edf8: 9040         	str	r0, [sp, #0x100]
7009edfa: 6808         	ldr	r0, [r1]
7009edfc: 6849         	ldr	r1, [r1, #0x4]
7009edfe: 9133         	str	r1, [sp, #0xcc]
7009ee00: 9032         	str	r0, [sp, #0xc8]
7009ee02: 983f         	ldr	r0, [sp, #0xfc]
7009ee04: 9023         	str	r0, [sp, #0x8c]
7009ee06: 983e         	ldr	r0, [sp, #0xf8]
7009ee08: 9024         	str	r0, [sp, #0x90]
7009ee0a: 9837         	ldr	r0, [sp, #0xdc]
7009ee0c: 9025         	str	r0, [sp, #0x94]
7009ee0e: 983d         	ldr	r0, [sp, #0xf4]
7009ee10: 9026         	str	r0, [sp, #0x98]
7009ee12: 9932         	ldr	r1, [sp, #0xc8]
7009ee14: 9833         	ldr	r0, [sp, #0xcc]
7009ee16: 3901         	subs	r1, #0x1
7009ee18: f170 0000    	sbcs	r0, r0, #0x0
7009ee1c: db05         	blt	0x7009ee2a <_vsnprintf+0x42a> @ imm = #0xa
7009ee1e: e7ff         	b	0x7009ee20 <_vsnprintf+0x420> @ imm = #-0x2
7009ee20: 9932         	ldr	r1, [sp, #0xc8]
7009ee22: 9833         	ldr	r0, [sp, #0xcc]
7009ee24: 9121         	str	r1, [sp, #0x84]
7009ee26: 9022         	str	r0, [sp, #0x88]
7009ee28: e008         	b	0x7009ee3c <_vsnprintf+0x43c> @ imm = #0x10
7009ee2a: 9832         	ldr	r0, [sp, #0xc8]
7009ee2c: 9a33         	ldr	r2, [sp, #0xcc]
7009ee2e: 4241         	rsbs	r1, r0, #0
7009ee30: f04f 0000    	mov.w	r0, #0x0
7009ee34: 4190         	sbcs	r0, r2
7009ee36: 9121         	str	r1, [sp, #0x84]
7009ee38: 9022         	str	r0, [sp, #0x88]
7009ee3a: e7ff         	b	0x7009ee3c <_vsnprintf+0x43c> @ imm = #-0x2
7009ee3c: 9b26         	ldr	r3, [sp, #0x98]
7009ee3e: 9a25         	ldr	r2, [sp, #0x94]
7009ee40: 9924         	ldr	r1, [sp, #0x90]
7009ee42: 9823         	ldr	r0, [sp, #0x8c]
7009ee44: f8dd c084    	ldr.w	r12, [sp, #0x84]
7009ee48: 9c22         	ldr	r4, [sp, #0x88]
7009ee4a: 9d33         	ldr	r5, [sp, #0xcc]
7009ee4c: 9e34         	ldr	r6, [sp, #0xd0]
7009ee4e: 9f39         	ldr	r7, [sp, #0xe4]
7009ee50: f8dd 80e8    	ldr.w	r8, [sp, #0xe8]
7009ee54: f8dd 90ec    	ldr.w	r9, [sp, #0xec]
7009ee58: 46ee         	mov	lr, sp
7009ee5a: f8cd e080    	str.w	lr, [sp, #0x80]
7009ee5e: f8ce 9020    	str.w	r9, [lr, #0x20]
7009ee62: f8ce 801c    	str.w	r8, [lr, #0x1c]
7009ee66: f8ce 7018    	str.w	r7, [lr, #0x18]
7009ee6a: 2700         	movs	r7, #0x0
7009ee6c: f8ce 7014    	str.w	r7, [lr, #0x14]
7009ee70: f8ce 6010    	str.w	r6, [lr, #0x10]
7009ee74: ea4f 75d5    	lsr.w	r5, r5, #0x1f
7009ee78: f8ce 5008    	str.w	r5, [lr, #0x8]
7009ee7c: f8ce 4004    	str.w	r4, [lr, #0x4]
7009ee80: f8ce c000    	str.w	r12, [lr]
7009ee84: f009 f924    	bl	0x700a80d0 <_ntoa_long_long> @ imm = #0x9248
7009ee88: 9037         	str	r0, [sp, #0xdc]
7009ee8a: e090         	b	0x7009efae <_vsnprintf+0x5ae> @ imm = #0x120
7009ee8c: f89d 00ed    	ldrb.w	r0, [sp, #0xed]
7009ee90: 07c0         	lsls	r0, r0, #0x1f
7009ee92: b3b0         	cbz	r0, 0x7009ef02 <_vsnprintf+0x502> @ imm = #0x6c
7009ee94: e7ff         	b	0x7009ee96 <_vsnprintf+0x496> @ imm = #-0x2
7009ee96: 9840         	ldr	r0, [sp, #0x100]
7009ee98: 1d01         	adds	r1, r0, #0x4
7009ee9a: 9140         	str	r1, [sp, #0x100]
7009ee9c: 6800         	ldr	r0, [r0]
7009ee9e: 9031         	str	r0, [sp, #0xc4]
7009eea0: 983f         	ldr	r0, [sp, #0xfc]
7009eea2: 901c         	str	r0, [sp, #0x70]
7009eea4: 983e         	ldr	r0, [sp, #0xf8]
7009eea6: 901d         	str	r0, [sp, #0x74]
7009eea8: 9837         	ldr	r0, [sp, #0xdc]
7009eeaa: 901e         	str	r0, [sp, #0x78]
7009eeac: 983d         	ldr	r0, [sp, #0xf4]
7009eeae: 901f         	str	r0, [sp, #0x7c]
7009eeb0: 9831         	ldr	r0, [sp, #0xc4]
7009eeb2: 2801         	cmp	r0, #0x1
7009eeb4: db03         	blt	0x7009eebe <_vsnprintf+0x4be> @ imm = #0x6
7009eeb6: e7ff         	b	0x7009eeb8 <_vsnprintf+0x4b8> @ imm = #-0x2
7009eeb8: 9831         	ldr	r0, [sp, #0xc4]
7009eeba: 901b         	str	r0, [sp, #0x6c]
7009eebc: e003         	b	0x7009eec6 <_vsnprintf+0x4c6> @ imm = #0x6
7009eebe: 9831         	ldr	r0, [sp, #0xc4]
7009eec0: 4240         	rsbs	r0, r0, #0
7009eec2: 901b         	str	r0, [sp, #0x6c]
7009eec4: e7ff         	b	0x7009eec6 <_vsnprintf+0x4c6> @ imm = #-0x2
7009eec6: 9b1f         	ldr	r3, [sp, #0x7c]
7009eec8: 9a1e         	ldr	r2, [sp, #0x78]
7009eeca: 991d         	ldr	r1, [sp, #0x74]
7009eecc: 981c         	ldr	r0, [sp, #0x70]
7009eece: f8dd c06c    	ldr.w	r12, [sp, #0x6c]
7009eed2: 9c31         	ldr	r4, [sp, #0xc4]
7009eed4: 9d34         	ldr	r5, [sp, #0xd0]
7009eed6: 9e39         	ldr	r6, [sp, #0xe4]
7009eed8: 9f3a         	ldr	r7, [sp, #0xe8]
7009eeda: f8dd 80ec    	ldr.w	r8, [sp, #0xec]
7009eede: 46ee         	mov	lr, sp
7009eee0: f8ce 8014    	str.w	r8, [lr, #0x14]
7009eee4: f8ce 7010    	str.w	r7, [lr, #0x10]
7009eee8: f8ce 600c    	str.w	r6, [lr, #0xc]
7009eeec: f8ce 5008    	str.w	r5, [lr, #0x8]
7009eef0: 0fe4         	lsrs	r4, r4, #0x1f
7009eef2: f8ce 4004    	str.w	r4, [lr, #0x4]
7009eef6: f8ce c000    	str.w	r12, [lr]
7009eefa: f00a ff91    	bl	0x700a9e20 <_ntoa_long> @ imm = #0xaf22
7009eefe: 9037         	str	r0, [sp, #0xdc]
7009ef00: e054         	b	0x7009efac <_vsnprintf+0x5ac> @ imm = #0xa8
7009ef02: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
7009ef06: 0640         	lsls	r0, r0, #0x19
7009ef08: 2800         	cmp	r0, #0x0
7009ef0a: d506         	bpl	0x7009ef1a <_vsnprintf+0x51a> @ imm = #0xc
7009ef0c: e7ff         	b	0x7009ef0e <_vsnprintf+0x50e> @ imm = #-0x2
7009ef0e: 9840         	ldr	r0, [sp, #0x100]
7009ef10: 1d01         	adds	r1, r0, #0x4
7009ef12: 9140         	str	r1, [sp, #0x100]
7009ef14: 7800         	ldrb	r0, [r0]
7009ef16: 901a         	str	r0, [sp, #0x68]
7009ef18: e015         	b	0x7009ef46 <_vsnprintf+0x546> @ imm = #0x2a
7009ef1a: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
7009ef1e: 0600         	lsls	r0, r0, #0x18
7009ef20: 2800         	cmp	r0, #0x0
7009ef22: d507         	bpl	0x7009ef34 <_vsnprintf+0x534> @ imm = #0xe
7009ef24: e7ff         	b	0x7009ef26 <_vsnprintf+0x526> @ imm = #-0x2
7009ef26: 9840         	ldr	r0, [sp, #0x100]
7009ef28: 1d01         	adds	r1, r0, #0x4
7009ef2a: 9140         	str	r1, [sp, #0x100]
7009ef2c: f9b0 0000    	ldrsh.w	r0, [r0]
7009ef30: 9019         	str	r0, [sp, #0x64]
7009ef32: e005         	b	0x7009ef40 <_vsnprintf+0x540> @ imm = #0xa
7009ef34: 9840         	ldr	r0, [sp, #0x100]
7009ef36: 1d01         	adds	r1, r0, #0x4
7009ef38: 9140         	str	r1, [sp, #0x100]
7009ef3a: 6800         	ldr	r0, [r0]
7009ef3c: 9019         	str	r0, [sp, #0x64]
7009ef3e: e7ff         	b	0x7009ef40 <_vsnprintf+0x540> @ imm = #-0x2
7009ef40: 9819         	ldr	r0, [sp, #0x64]
7009ef42: 901a         	str	r0, [sp, #0x68]
7009ef44: e7ff         	b	0x7009ef46 <_vsnprintf+0x546> @ imm = #-0x2
7009ef46: 981a         	ldr	r0, [sp, #0x68]
7009ef48: 9030         	str	r0, [sp, #0xc0]
7009ef4a: 983f         	ldr	r0, [sp, #0xfc]
7009ef4c: 9015         	str	r0, [sp, #0x54]
7009ef4e: 983e         	ldr	r0, [sp, #0xf8]
7009ef50: 9016         	str	r0, [sp, #0x58]
7009ef52: 9837         	ldr	r0, [sp, #0xdc]
7009ef54: 9017         	str	r0, [sp, #0x5c]
7009ef56: 983d         	ldr	r0, [sp, #0xf4]
7009ef58: 9018         	str	r0, [sp, #0x60]
7009ef5a: 9830         	ldr	r0, [sp, #0xc0]
7009ef5c: 2801         	cmp	r0, #0x1
7009ef5e: db03         	blt	0x7009ef68 <_vsnprintf+0x568> @ imm = #0x6
7009ef60: e7ff         	b	0x7009ef62 <_vsnprintf+0x562> @ imm = #-0x2
7009ef62: 9830         	ldr	r0, [sp, #0xc0]
7009ef64: 9014         	str	r0, [sp, #0x50]
7009ef66: e003         	b	0x7009ef70 <_vsnprintf+0x570> @ imm = #0x6
7009ef68: 9830         	ldr	r0, [sp, #0xc0]
7009ef6a: 4240         	rsbs	r0, r0, #0
7009ef6c: 9014         	str	r0, [sp, #0x50]
7009ef6e: e7ff         	b	0x7009ef70 <_vsnprintf+0x570> @ imm = #-0x2
7009ef70: 9b18         	ldr	r3, [sp, #0x60]
7009ef72: 9a17         	ldr	r2, [sp, #0x5c]
7009ef74: 9916         	ldr	r1, [sp, #0x58]
7009ef76: 9815         	ldr	r0, [sp, #0x54]
7009ef78: f8dd c050    	ldr.w	r12, [sp, #0x50]
7009ef7c: 9c30         	ldr	r4, [sp, #0xc0]
7009ef7e: 9d34         	ldr	r5, [sp, #0xd0]
7009ef80: 9e39         	ldr	r6, [sp, #0xe4]
7009ef82: 9f3a         	ldr	r7, [sp, #0xe8]
7009ef84: f8dd 80ec    	ldr.w	r8, [sp, #0xec]
7009ef88: 46ee         	mov	lr, sp
7009ef8a: f8ce 8014    	str.w	r8, [lr, #0x14]
7009ef8e: f8ce 7010    	str.w	r7, [lr, #0x10]
7009ef92: f8ce 600c    	str.w	r6, [lr, #0xc]
7009ef96: f8ce 5008    	str.w	r5, [lr, #0x8]
7009ef9a: 0fe4         	lsrs	r4, r4, #0x1f
7009ef9c: f8ce 4004    	str.w	r4, [lr, #0x4]
7009efa0: f8ce c000    	str.w	r12, [lr]
7009efa4: f00a ff3c    	bl	0x700a9e20 <_ntoa_long> @ imm = #0xae78
7009efa8: 9037         	str	r0, [sp, #0xdc]
7009efaa: e7ff         	b	0x7009efac <_vsnprintf+0x5ac> @ imm = #-0x2
7009efac: e7ff         	b	0x7009efae <_vsnprintf+0x5ae> @ imm = #-0x2
7009efae: e09c         	b	0x7009f0ea <_vsnprintf+0x6ea> @ imm = #0x138
7009efb0: f89d 00ed    	ldrb.w	r0, [sp, #0xed]
7009efb4: 0780         	lsls	r0, r0, #0x1e
7009efb6: 2800         	cmp	r0, #0x0
7009efb8: d52f         	bpl	0x7009f01a <_vsnprintf+0x61a> @ imm = #0x5e
7009efba: e7ff         	b	0x7009efbc <_vsnprintf+0x5bc> @ imm = #-0x2
7009efbc: 983f         	ldr	r0, [sp, #0xfc]
7009efbe: 993e         	ldr	r1, [sp, #0xf8]
7009efc0: 9a37         	ldr	r2, [sp, #0xdc]
7009efc2: 9b3d         	ldr	r3, [sp, #0xf4]
7009efc4: f8dd c100    	ldr.w	r12, [sp, #0x100]
7009efc8: f10c 0c07    	add.w	r12, r12, #0x7
7009efcc: f02c 0e07    	bic	lr, r12, #0x7
7009efd0: f10e 0c08    	add.w	r12, lr, #0x8
7009efd4: f8cd c100    	str.w	r12, [sp, #0x100]
7009efd8: f8de c000    	ldr.w	r12, [lr]
7009efdc: f8de 4004    	ldr.w	r4, [lr, #0x4]
7009efe0: 9e34         	ldr	r6, [sp, #0xd0]
7009efe2: 9d39         	ldr	r5, [sp, #0xe4]
7009efe4: 9f3a         	ldr	r7, [sp, #0xe8]
7009efe6: f8dd 80ec    	ldr.w	r8, [sp, #0xec]
7009efea: 46ee         	mov	lr, sp
7009efec: f8cd e04c    	str.w	lr, [sp, #0x4c]
7009eff0: f8ce 8020    	str.w	r8, [lr, #0x20]
7009eff4: f8ce 701c    	str.w	r7, [lr, #0x1c]
7009eff8: f8ce 5018    	str.w	r5, [lr, #0x18]
7009effc: 2500         	movs	r5, #0x0
7009effe: f8ce 5014    	str.w	r5, [lr, #0x14]
7009f002: f8ce 6010    	str.w	r6, [lr, #0x10]
7009f006: f8ce 5008    	str.w	r5, [lr, #0x8]
7009f00a: f8ce 4004    	str.w	r4, [lr, #0x4]
7009f00e: f8ce c000    	str.w	r12, [lr]
7009f012: f009 f85d    	bl	0x700a80d0 <_ntoa_long_long> @ imm = #0x90ba
7009f016: 9037         	str	r0, [sp, #0xdc]
7009f018: e066         	b	0x7009f0e8 <_vsnprintf+0x6e8> @ imm = #0xcc
7009f01a: f89d 00ed    	ldrb.w	r0, [sp, #0xed]
7009f01e: 07c0         	lsls	r0, r0, #0x1f
7009f020: b310         	cbz	r0, 0x7009f068 <_vsnprintf+0x668> @ imm = #0x44
7009f022: e7ff         	b	0x7009f024 <_vsnprintf+0x624> @ imm = #-0x2
7009f024: 983f         	ldr	r0, [sp, #0xfc]
7009f026: 993e         	ldr	r1, [sp, #0xf8]
7009f028: 9a37         	ldr	r2, [sp, #0xdc]
7009f02a: 9b3d         	ldr	r3, [sp, #0xf4]
7009f02c: f8dd c100    	ldr.w	r12, [sp, #0x100]
7009f030: f10c 0e04    	add.w	lr, r12, #0x4
7009f034: f8cd e100    	str.w	lr, [sp, #0x100]
7009f038: f8dc c000    	ldr.w	r12, [r12]
7009f03c: 9c34         	ldr	r4, [sp, #0xd0]
7009f03e: 9d39         	ldr	r5, [sp, #0xe4]
7009f040: 9e3a         	ldr	r6, [sp, #0xe8]
7009f042: 9f3b         	ldr	r7, [sp, #0xec]
7009f044: 46ee         	mov	lr, sp
7009f046: f8ce 7014    	str.w	r7, [lr, #0x14]
7009f04a: f8ce 6010    	str.w	r6, [lr, #0x10]
7009f04e: f8ce 500c    	str.w	r5, [lr, #0xc]
7009f052: f8ce 4008    	str.w	r4, [lr, #0x8]
7009f056: 2400         	movs	r4, #0x0
7009f058: f8ce 4004    	str.w	r4, [lr, #0x4]
7009f05c: f8ce c000    	str.w	r12, [lr]
7009f060: f00a fede    	bl	0x700a9e20 <_ntoa_long> @ imm = #0xadbc
7009f064: 9037         	str	r0, [sp, #0xdc]
7009f066: e03e         	b	0x7009f0e6 <_vsnprintf+0x6e6> @ imm = #0x7c
7009f068: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
7009f06c: 0640         	lsls	r0, r0, #0x19
7009f06e: 2800         	cmp	r0, #0x0
7009f070: d506         	bpl	0x7009f080 <_vsnprintf+0x680> @ imm = #0xc
7009f072: e7ff         	b	0x7009f074 <_vsnprintf+0x674> @ imm = #-0x2
7009f074: 9840         	ldr	r0, [sp, #0x100]
7009f076: 1d01         	adds	r1, r0, #0x4
7009f078: 9140         	str	r1, [sp, #0x100]
7009f07a: 7800         	ldrb	r0, [r0]
7009f07c: 9012         	str	r0, [sp, #0x48]
7009f07e: e014         	b	0x7009f0aa <_vsnprintf+0x6aa> @ imm = #0x28
7009f080: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
7009f084: 0600         	lsls	r0, r0, #0x18
7009f086: 2800         	cmp	r0, #0x0
7009f088: d506         	bpl	0x7009f098 <_vsnprintf+0x698> @ imm = #0xc
7009f08a: e7ff         	b	0x7009f08c <_vsnprintf+0x68c> @ imm = #-0x2
7009f08c: 9840         	ldr	r0, [sp, #0x100]
7009f08e: 1d01         	adds	r1, r0, #0x4
7009f090: 9140         	str	r1, [sp, #0x100]
7009f092: 8800         	ldrh	r0, [r0]
7009f094: 9011         	str	r0, [sp, #0x44]
7009f096: e005         	b	0x7009f0a4 <_vsnprintf+0x6a4> @ imm = #0xa
7009f098: 9840         	ldr	r0, [sp, #0x100]
7009f09a: 1d01         	adds	r1, r0, #0x4
7009f09c: 9140         	str	r1, [sp, #0x100]
7009f09e: 6800         	ldr	r0, [r0]
7009f0a0: 9011         	str	r0, [sp, #0x44]
7009f0a2: e7ff         	b	0x7009f0a4 <_vsnprintf+0x6a4> @ imm = #-0x2
7009f0a4: 9811         	ldr	r0, [sp, #0x44]
7009f0a6: 9012         	str	r0, [sp, #0x48]
7009f0a8: e7ff         	b	0x7009f0aa <_vsnprintf+0x6aa> @ imm = #-0x2
7009f0aa: 9812         	ldr	r0, [sp, #0x48]
7009f0ac: 902f         	str	r0, [sp, #0xbc]
7009f0ae: 983f         	ldr	r0, [sp, #0xfc]
7009f0b0: 993e         	ldr	r1, [sp, #0xf8]
7009f0b2: 9a37         	ldr	r2, [sp, #0xdc]
7009f0b4: 9b3d         	ldr	r3, [sp, #0xf4]
7009f0b6: f8dd c0bc    	ldr.w	r12, [sp, #0xbc]
7009f0ba: 9c34         	ldr	r4, [sp, #0xd0]
7009f0bc: 9d39         	ldr	r5, [sp, #0xe4]
7009f0be: 9e3a         	ldr	r6, [sp, #0xe8]
7009f0c0: 9f3b         	ldr	r7, [sp, #0xec]
7009f0c2: 46ee         	mov	lr, sp
7009f0c4: f8ce 7014    	str.w	r7, [lr, #0x14]
7009f0c8: f8ce 6010    	str.w	r6, [lr, #0x10]
7009f0cc: f8ce 500c    	str.w	r5, [lr, #0xc]
7009f0d0: f8ce 4008    	str.w	r4, [lr, #0x8]
7009f0d4: 2400         	movs	r4, #0x0
7009f0d6: f8ce 4004    	str.w	r4, [lr, #0x4]
7009f0da: f8ce c000    	str.w	r12, [lr]
7009f0de: f00a fe9f    	bl	0x700a9e20 <_ntoa_long> @ imm = #0xad3e
7009f0e2: 9037         	str	r0, [sp, #0xdc]
7009f0e4: e7ff         	b	0x7009f0e6 <_vsnprintf+0x6e6> @ imm = #-0x2
7009f0e6: e7ff         	b	0x7009f0e8 <_vsnprintf+0x6e8> @ imm = #-0x2
7009f0e8: e7ff         	b	0x7009f0ea <_vsnprintf+0x6ea> @ imm = #-0x2
7009f0ea: 983c         	ldr	r0, [sp, #0xf0]
7009f0ec: 3001         	adds	r0, #0x1
7009f0ee: 903c         	str	r0, [sp, #0xf0]
7009f0f0: e183         	b	0x7009f3fa <_vsnprintf+0x9fa> @ imm = #0x306
7009f0f2: 983c         	ldr	r0, [sp, #0xf0]
7009f0f4: 7800         	ldrb	r0, [r0]
7009f0f6: 2846         	cmp	r0, #0x46
7009f0f8: d105         	bne	0x7009f106 <_vsnprintf+0x706> @ imm = #0xa
7009f0fa: e7ff         	b	0x7009f0fc <_vsnprintf+0x6fc> @ imm = #-0x2
7009f0fc: 983b         	ldr	r0, [sp, #0xec]
7009f0fe: f040 0020    	orr	r0, r0, #0x20
7009f102: 903b         	str	r0, [sp, #0xec]
7009f104: e7ff         	b	0x7009f106 <_vsnprintf+0x706> @ imm = #-0x2
7009f106: 983f         	ldr	r0, [sp, #0xfc]
7009f108: 993e         	ldr	r1, [sp, #0xf8]
7009f10a: 9a37         	ldr	r2, [sp, #0xdc]
7009f10c: 9b3d         	ldr	r3, [sp, #0xf4]
7009f10e: f8dd c100    	ldr.w	r12, [sp, #0x100]
7009f112: f10c 0c07    	add.w	r12, r12, #0x7
7009f116: f02c 0c07    	bic	r12, r12, #0x7
7009f11a: f10c 0e08    	add.w	lr, r12, #0x8
7009f11e: f8cd e100    	str.w	lr, [sp, #0x100]
7009f122: ed9c 0b00    	vldr	d0, [r12]
7009f126: f8dd c0e4    	ldr.w	r12, [sp, #0xe4]
7009f12a: 9c3a         	ldr	r4, [sp, #0xe8]
7009f12c: 9d3b         	ldr	r5, [sp, #0xec]
7009f12e: 46ee         	mov	lr, sp
7009f130: f8ce 5008    	str.w	r5, [lr, #0x8]
7009f134: f8ce 4004    	str.w	r4, [lr, #0x4]
7009f138: f8ce c000    	str.w	r12, [lr]
7009f13c: f000 fc78    	bl	0x7009fa30 <_ftoa>      @ imm = #0x8f0
7009f140: 9037         	str	r0, [sp, #0xdc]
7009f142: 983c         	ldr	r0, [sp, #0xf0]
7009f144: 3001         	adds	r0, #0x1
7009f146: 903c         	str	r0, [sp, #0xf0]
7009f148: e157         	b	0x7009f3fa <_vsnprintf+0x9fa> @ imm = #0x2ae
7009f14a: 983c         	ldr	r0, [sp, #0xf0]
7009f14c: 7800         	ldrb	r0, [r0]
7009f14e: 2867         	cmp	r0, #0x67
7009f150: d005         	beq	0x7009f15e <_vsnprintf+0x75e> @ imm = #0xa
7009f152: e7ff         	b	0x7009f154 <_vsnprintf+0x754> @ imm = #-0x2
7009f154: 983c         	ldr	r0, [sp, #0xf0]
7009f156: 7800         	ldrb	r0, [r0]
7009f158: 2847         	cmp	r0, #0x47
7009f15a: d105         	bne	0x7009f168 <_vsnprintf+0x768> @ imm = #0xa
7009f15c: e7ff         	b	0x7009f15e <_vsnprintf+0x75e> @ imm = #-0x2
7009f15e: 983b         	ldr	r0, [sp, #0xec]
7009f160: f440 6000    	orr	r0, r0, #0x800
7009f164: 903b         	str	r0, [sp, #0xec]
7009f166: e7ff         	b	0x7009f168 <_vsnprintf+0x768> @ imm = #-0x2
7009f168: 983c         	ldr	r0, [sp, #0xf0]
7009f16a: 7800         	ldrb	r0, [r0]
7009f16c: 2845         	cmp	r0, #0x45
7009f16e: d005         	beq	0x7009f17c <_vsnprintf+0x77c> @ imm = #0xa
7009f170: e7ff         	b	0x7009f172 <_vsnprintf+0x772> @ imm = #-0x2
7009f172: 983c         	ldr	r0, [sp, #0xf0]
7009f174: 7800         	ldrb	r0, [r0]
7009f176: 2847         	cmp	r0, #0x47
7009f178: d105         	bne	0x7009f186 <_vsnprintf+0x786> @ imm = #0xa
7009f17a: e7ff         	b	0x7009f17c <_vsnprintf+0x77c> @ imm = #-0x2
7009f17c: 983b         	ldr	r0, [sp, #0xec]
7009f17e: f040 0020    	orr	r0, r0, #0x20
7009f182: 903b         	str	r0, [sp, #0xec]
7009f184: e7ff         	b	0x7009f186 <_vsnprintf+0x786> @ imm = #-0x2
7009f186: 983f         	ldr	r0, [sp, #0xfc]
7009f188: 993e         	ldr	r1, [sp, #0xf8]
7009f18a: 9a37         	ldr	r2, [sp, #0xdc]
7009f18c: 9b3d         	ldr	r3, [sp, #0xf4]
7009f18e: f8dd c100    	ldr.w	r12, [sp, #0x100]
7009f192: f10c 0c07    	add.w	r12, r12, #0x7
7009f196: f02c 0c07    	bic	r12, r12, #0x7
7009f19a: f10c 0e08    	add.w	lr, r12, #0x8
7009f19e: f8cd e100    	str.w	lr, [sp, #0x100]
7009f1a2: ed9c 0b00    	vldr	d0, [r12]
7009f1a6: f8dd c0e4    	ldr.w	r12, [sp, #0xe4]
7009f1aa: 9c3a         	ldr	r4, [sp, #0xe8]
7009f1ac: 9d3b         	ldr	r5, [sp, #0xec]
7009f1ae: 46ee         	mov	lr, sp
7009f1b0: f8ce 5008    	str.w	r5, [lr, #0x8]
7009f1b4: f8ce 4004    	str.w	r4, [lr, #0x4]
7009f1b8: f8ce c000    	str.w	r12, [lr]
7009f1bc: f000 ff30    	bl	0x700a0020 <_etoa>      @ imm = #0xe60
7009f1c0: 9037         	str	r0, [sp, #0xdc]
7009f1c2: 983c         	ldr	r0, [sp, #0xf0]
7009f1c4: 3001         	adds	r0, #0x1
7009f1c6: 903c         	str	r0, [sp, #0xf0]
7009f1c8: e117         	b	0x7009f3fa <_vsnprintf+0x9fa> @ imm = #0x22e
7009f1ca: 2001         	movs	r0, #0x1
7009f1cc: 902e         	str	r0, [sp, #0xb8]
7009f1ce: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
7009f1d2: 0780         	lsls	r0, r0, #0x1e
7009f1d4: 2800         	cmp	r0, #0x0
7009f1d6: d413         	bmi	0x7009f200 <_vsnprintf+0x800> @ imm = #0x26
7009f1d8: e7ff         	b	0x7009f1da <_vsnprintf+0x7da> @ imm = #-0x2
7009f1da: e7ff         	b	0x7009f1dc <_vsnprintf+0x7dc> @ imm = #-0x2
7009f1dc: 982e         	ldr	r0, [sp, #0xb8]
7009f1de: 1c41         	adds	r1, r0, #0x1
7009f1e0: 912e         	str	r1, [sp, #0xb8]
7009f1e2: 993a         	ldr	r1, [sp, #0xe8]
7009f1e4: 4288         	cmp	r0, r1
7009f1e6: d20a         	bhs	0x7009f1fe <_vsnprintf+0x7fe> @ imm = #0x14
7009f1e8: e7ff         	b	0x7009f1ea <_vsnprintf+0x7ea> @ imm = #-0x2
7009f1ea: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
7009f1ee: 993e         	ldr	r1, [sp, #0xf8]
7009f1f0: 9a37         	ldr	r2, [sp, #0xdc]
7009f1f2: 1c50         	adds	r0, r2, #0x1
7009f1f4: 9037         	str	r0, [sp, #0xdc]
7009f1f6: 9b3d         	ldr	r3, [sp, #0xf4]
7009f1f8: 2020         	movs	r0, #0x20
7009f1fa: 47e0         	blx	r12
7009f1fc: e7ee         	b	0x7009f1dc <_vsnprintf+0x7dc> @ imm = #-0x24
7009f1fe: e7ff         	b	0x7009f200 <_vsnprintf+0x800> @ imm = #-0x2
7009f200: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
7009f204: 9840         	ldr	r0, [sp, #0x100]
7009f206: 1d01         	adds	r1, r0, #0x4
7009f208: 9140         	str	r1, [sp, #0x100]
7009f20a: 7800         	ldrb	r0, [r0]
7009f20c: 993e         	ldr	r1, [sp, #0xf8]
7009f20e: 9a37         	ldr	r2, [sp, #0xdc]
7009f210: 1c53         	adds	r3, r2, #0x1
7009f212: 9337         	str	r3, [sp, #0xdc]
7009f214: 9b3d         	ldr	r3, [sp, #0xf4]
7009f216: 47e0         	blx	r12
7009f218: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
7009f21c: 0780         	lsls	r0, r0, #0x1e
7009f21e: 2800         	cmp	r0, #0x0
7009f220: d513         	bpl	0x7009f24a <_vsnprintf+0x84a> @ imm = #0x26
7009f222: e7ff         	b	0x7009f224 <_vsnprintf+0x824> @ imm = #-0x2
7009f224: e7ff         	b	0x7009f226 <_vsnprintf+0x826> @ imm = #-0x2
7009f226: 982e         	ldr	r0, [sp, #0xb8]
7009f228: 1c41         	adds	r1, r0, #0x1
7009f22a: 912e         	str	r1, [sp, #0xb8]
7009f22c: 993a         	ldr	r1, [sp, #0xe8]
7009f22e: 4288         	cmp	r0, r1
7009f230: d20a         	bhs	0x7009f248 <_vsnprintf+0x848> @ imm = #0x14
7009f232: e7ff         	b	0x7009f234 <_vsnprintf+0x834> @ imm = #-0x2
7009f234: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
7009f238: 993e         	ldr	r1, [sp, #0xf8]
7009f23a: 9a37         	ldr	r2, [sp, #0xdc]
7009f23c: 1c50         	adds	r0, r2, #0x1
7009f23e: 9037         	str	r0, [sp, #0xdc]
7009f240: 9b3d         	ldr	r3, [sp, #0xf4]
7009f242: 2020         	movs	r0, #0x20
7009f244: 47e0         	blx	r12
7009f246: e7ee         	b	0x7009f226 <_vsnprintf+0x826> @ imm = #-0x24
7009f248: e7ff         	b	0x7009f24a <_vsnprintf+0x84a> @ imm = #-0x2
7009f24a: 983c         	ldr	r0, [sp, #0xf0]
7009f24c: 3001         	adds	r0, #0x1
7009f24e: 903c         	str	r0, [sp, #0xf0]
7009f250: e0d3         	b	0x7009f3fa <_vsnprintf+0x9fa> @ imm = #0x1a6
7009f252: 9840         	ldr	r0, [sp, #0x100]
7009f254: 1d01         	adds	r1, r0, #0x4
7009f256: 9140         	str	r1, [sp, #0x100]
7009f258: 6800         	ldr	r0, [r0]
7009f25a: 902d         	str	r0, [sp, #0xb4]
7009f25c: 982d         	ldr	r0, [sp, #0xb4]
7009f25e: 9010         	str	r0, [sp, #0x40]
7009f260: 9839         	ldr	r0, [sp, #0xe4]
7009f262: b118         	cbz	r0, 0x7009f26c <_vsnprintf+0x86c> @ imm = #0x6
7009f264: e7ff         	b	0x7009f266 <_vsnprintf+0x866> @ imm = #-0x2
7009f266: 9839         	ldr	r0, [sp, #0xe4]
7009f268: 900f         	str	r0, [sp, #0x3c]
7009f26a: e003         	b	0x7009f274 <_vsnprintf+0x874> @ imm = #0x6
7009f26c: f04f 30ff    	mov.w	r0, #0xffffffff
7009f270: 900f         	str	r0, [sp, #0x3c]
7009f272: e7ff         	b	0x7009f274 <_vsnprintf+0x874> @ imm = #-0x2
7009f274: 9810         	ldr	r0, [sp, #0x40]
7009f276: 990f         	ldr	r1, [sp, #0x3c]
7009f278: f012 fd8a    	bl	0x700b1d90 <_strnlen_s> @ imm = #0x12b14
7009f27c: 902c         	str	r0, [sp, #0xb0]
7009f27e: f89d 00ed    	ldrb.w	r0, [sp, #0xed]
7009f282: 0740         	lsls	r0, r0, #0x1d
7009f284: 2800         	cmp	r0, #0x0
7009f286: d50e         	bpl	0x7009f2a6 <_vsnprintf+0x8a6> @ imm = #0x1c
7009f288: e7ff         	b	0x7009f28a <_vsnprintf+0x88a> @ imm = #-0x2
7009f28a: 982c         	ldr	r0, [sp, #0xb0]
7009f28c: 9939         	ldr	r1, [sp, #0xe4]
7009f28e: 4288         	cmp	r0, r1
7009f290: d203         	bhs	0x7009f29a <_vsnprintf+0x89a> @ imm = #0x6
7009f292: e7ff         	b	0x7009f294 <_vsnprintf+0x894> @ imm = #-0x2
7009f294: 982c         	ldr	r0, [sp, #0xb0]
7009f296: 900e         	str	r0, [sp, #0x38]
7009f298: e002         	b	0x7009f2a0 <_vsnprintf+0x8a0> @ imm = #0x4
7009f29a: 9839         	ldr	r0, [sp, #0xe4]
7009f29c: 900e         	str	r0, [sp, #0x38]
7009f29e: e7ff         	b	0x7009f2a0 <_vsnprintf+0x8a0> @ imm = #-0x2
7009f2a0: 980e         	ldr	r0, [sp, #0x38]
7009f2a2: 902c         	str	r0, [sp, #0xb0]
7009f2a4: e7ff         	b	0x7009f2a6 <_vsnprintf+0x8a6> @ imm = #-0x2
7009f2a6: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
7009f2aa: 0780         	lsls	r0, r0, #0x1e
7009f2ac: 2800         	cmp	r0, #0x0
7009f2ae: d413         	bmi	0x7009f2d8 <_vsnprintf+0x8d8> @ imm = #0x26
7009f2b0: e7ff         	b	0x7009f2b2 <_vsnprintf+0x8b2> @ imm = #-0x2
7009f2b2: e7ff         	b	0x7009f2b4 <_vsnprintf+0x8b4> @ imm = #-0x2
7009f2b4: 982c         	ldr	r0, [sp, #0xb0]
7009f2b6: 1c41         	adds	r1, r0, #0x1
7009f2b8: 912c         	str	r1, [sp, #0xb0]
7009f2ba: 993a         	ldr	r1, [sp, #0xe8]
7009f2bc: 4288         	cmp	r0, r1
7009f2be: d20a         	bhs	0x7009f2d6 <_vsnprintf+0x8d6> @ imm = #0x14
7009f2c0: e7ff         	b	0x7009f2c2 <_vsnprintf+0x8c2> @ imm = #-0x2
7009f2c2: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
7009f2c6: 993e         	ldr	r1, [sp, #0xf8]
7009f2c8: 9a37         	ldr	r2, [sp, #0xdc]
7009f2ca: 1c50         	adds	r0, r2, #0x1
7009f2cc: 9037         	str	r0, [sp, #0xdc]
7009f2ce: 9b3d         	ldr	r3, [sp, #0xf4]
7009f2d0: 2020         	movs	r0, #0x20
7009f2d2: 47e0         	blx	r12
7009f2d4: e7ee         	b	0x7009f2b4 <_vsnprintf+0x8b4> @ imm = #-0x24
7009f2d6: e7ff         	b	0x7009f2d8 <_vsnprintf+0x8d8> @ imm = #-0x2
7009f2d8: e7ff         	b	0x7009f2da <_vsnprintf+0x8da> @ imm = #-0x2
7009f2da: 982d         	ldr	r0, [sp, #0xb4]
7009f2dc: 7801         	ldrb	r1, [r0]
7009f2de: 2000         	movs	r0, #0x0
7009f2e0: 900d         	str	r0, [sp, #0x34]
7009f2e2: b1a1         	cbz	r1, 0x7009f30e <_vsnprintf+0x90e> @ imm = #0x28
7009f2e4: e7ff         	b	0x7009f2e6 <_vsnprintf+0x8e6> @ imm = #-0x2
7009f2e6: 2001         	movs	r0, #0x1
7009f2e8: f89d 10ed    	ldrb.w	r1, [sp, #0xed]
7009f2ec: ea4f 7141    	lsl.w	r1, r1, #0x1d
7009f2f0: 2900         	cmp	r1, #0x0
7009f2f2: 900c         	str	r0, [sp, #0x30]
7009f2f4: d508         	bpl	0x7009f308 <_vsnprintf+0x908> @ imm = #0x10
7009f2f6: e7ff         	b	0x7009f2f8 <_vsnprintf+0x8f8> @ imm = #-0x2
7009f2f8: 9839         	ldr	r0, [sp, #0xe4]
7009f2fa: 1e41         	subs	r1, r0, #0x1
7009f2fc: 9139         	str	r1, [sp, #0xe4]
7009f2fe: 2800         	cmp	r0, #0x0
7009f300: bf18         	it	ne
7009f302: 2001         	movne	r0, #0x1
7009f304: 900c         	str	r0, [sp, #0x30]
7009f306: e7ff         	b	0x7009f308 <_vsnprintf+0x908> @ imm = #-0x2
7009f308: 980c         	ldr	r0, [sp, #0x30]
7009f30a: 900d         	str	r0, [sp, #0x34]
7009f30c: e7ff         	b	0x7009f30e <_vsnprintf+0x90e> @ imm = #-0x2
7009f30e: 980d         	ldr	r0, [sp, #0x34]
7009f310: 07c0         	lsls	r0, r0, #0x1f
7009f312: b168         	cbz	r0, 0x7009f330 <_vsnprintf+0x930> @ imm = #0x1a
7009f314: e7ff         	b	0x7009f316 <_vsnprintf+0x916> @ imm = #-0x2
7009f316: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
7009f31a: 982d         	ldr	r0, [sp, #0xb4]
7009f31c: 1c41         	adds	r1, r0, #0x1
7009f31e: 912d         	str	r1, [sp, #0xb4]
7009f320: 7800         	ldrb	r0, [r0]
7009f322: 993e         	ldr	r1, [sp, #0xf8]
7009f324: 9a37         	ldr	r2, [sp, #0xdc]
7009f326: 1c53         	adds	r3, r2, #0x1
7009f328: 9337         	str	r3, [sp, #0xdc]
7009f32a: 9b3d         	ldr	r3, [sp, #0xf4]
7009f32c: 47e0         	blx	r12
7009f32e: e7d4         	b	0x7009f2da <_vsnprintf+0x8da> @ imm = #-0x58
7009f330: f89d 00ec    	ldrb.w	r0, [sp, #0xec]
7009f334: 0780         	lsls	r0, r0, #0x1e
7009f336: 2800         	cmp	r0, #0x0
7009f338: d513         	bpl	0x7009f362 <_vsnprintf+0x962> @ imm = #0x26
7009f33a: e7ff         	b	0x7009f33c <_vsnprintf+0x93c> @ imm = #-0x2
7009f33c: e7ff         	b	0x7009f33e <_vsnprintf+0x93e> @ imm = #-0x2
7009f33e: 982c         	ldr	r0, [sp, #0xb0]
7009f340: 1c41         	adds	r1, r0, #0x1
7009f342: 912c         	str	r1, [sp, #0xb0]
7009f344: 993a         	ldr	r1, [sp, #0xe8]
7009f346: 4288         	cmp	r0, r1
7009f348: d20a         	bhs	0x7009f360 <_vsnprintf+0x960> @ imm = #0x14
7009f34a: e7ff         	b	0x7009f34c <_vsnprintf+0x94c> @ imm = #-0x2
7009f34c: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
7009f350: 993e         	ldr	r1, [sp, #0xf8]
7009f352: 9a37         	ldr	r2, [sp, #0xdc]
7009f354: 1c50         	adds	r0, r2, #0x1
7009f356: 9037         	str	r0, [sp, #0xdc]
7009f358: 9b3d         	ldr	r3, [sp, #0xf4]
7009f35a: 2020         	movs	r0, #0x20
7009f35c: 47e0         	blx	r12
7009f35e: e7ee         	b	0x7009f33e <_vsnprintf+0x93e> @ imm = #-0x24
7009f360: e7ff         	b	0x7009f362 <_vsnprintf+0x962> @ imm = #-0x2
7009f362: 983c         	ldr	r0, [sp, #0xf0]
7009f364: 3001         	adds	r0, #0x1
7009f366: 903c         	str	r0, [sp, #0xf0]
7009f368: e047         	b	0x7009f3fa <_vsnprintf+0x9fa> @ imm = #0x8e
7009f36a: 2008         	movs	r0, #0x8
7009f36c: 903a         	str	r0, [sp, #0xe8]
7009f36e: 983b         	ldr	r0, [sp, #0xec]
7009f370: f040 0021    	orr	r0, r0, #0x21
7009f374: 903b         	str	r0, [sp, #0xec]
7009f376: 2400         	movs	r4, #0x0
7009f378: f88d 40af    	strb.w	r4, [sp, #0xaf]
7009f37c: 983f         	ldr	r0, [sp, #0xfc]
7009f37e: 993e         	ldr	r1, [sp, #0xf8]
7009f380: 9a37         	ldr	r2, [sp, #0xdc]
7009f382: 9b3d         	ldr	r3, [sp, #0xf4]
7009f384: f8dd c100    	ldr.w	r12, [sp, #0x100]
7009f388: f10c 0e04    	add.w	lr, r12, #0x4
7009f38c: f8cd e100    	str.w	lr, [sp, #0x100]
7009f390: f8dc c000    	ldr.w	r12, [r12]
7009f394: 9d39         	ldr	r5, [sp, #0xe4]
7009f396: 9e3a         	ldr	r6, [sp, #0xe8]
7009f398: 9f3b         	ldr	r7, [sp, #0xec]
7009f39a: 46ee         	mov	lr, sp
7009f39c: f8ce 7014    	str.w	r7, [lr, #0x14]
7009f3a0: f8ce 6010    	str.w	r6, [lr, #0x10]
7009f3a4: f8ce 500c    	str.w	r5, [lr, #0xc]
7009f3a8: 2510         	movs	r5, #0x10
7009f3aa: f8ce 5008    	str.w	r5, [lr, #0x8]
7009f3ae: f8ce 4004    	str.w	r4, [lr, #0x4]
7009f3b2: f8ce c000    	str.w	r12, [lr]
7009f3b6: f00a fd33    	bl	0x700a9e20 <_ntoa_long> @ imm = #0xaa66
7009f3ba: 9037         	str	r0, [sp, #0xdc]
7009f3bc: 983c         	ldr	r0, [sp, #0xf0]
7009f3be: 3001         	adds	r0, #0x1
7009f3c0: 903c         	str	r0, [sp, #0xf0]
7009f3c2: e01a         	b	0x7009f3fa <_vsnprintf+0x9fa> @ imm = #0x34
7009f3c4: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
7009f3c8: 993e         	ldr	r1, [sp, #0xf8]
7009f3ca: 9a37         	ldr	r2, [sp, #0xdc]
7009f3cc: 1c50         	adds	r0, r2, #0x1
7009f3ce: 9037         	str	r0, [sp, #0xdc]
7009f3d0: 9b3d         	ldr	r3, [sp, #0xf4]
7009f3d2: 2025         	movs	r0, #0x25
7009f3d4: 47e0         	blx	r12
7009f3d6: 983c         	ldr	r0, [sp, #0xf0]
7009f3d8: 3001         	adds	r0, #0x1
7009f3da: 903c         	str	r0, [sp, #0xf0]
7009f3dc: e00d         	b	0x7009f3fa <_vsnprintf+0x9fa> @ imm = #0x1a
7009f3de: f8dd c0fc    	ldr.w	r12, [sp, #0xfc]
7009f3e2: 983c         	ldr	r0, [sp, #0xf0]
7009f3e4: 7800         	ldrb	r0, [r0]
7009f3e6: 993e         	ldr	r1, [sp, #0xf8]
7009f3e8: 9a37         	ldr	r2, [sp, #0xdc]
7009f3ea: 1c53         	adds	r3, r2, #0x1
7009f3ec: 9337         	str	r3, [sp, #0xdc]
7009f3ee: 9b3d         	ldr	r3, [sp, #0xf4]
7009f3f0: 47e0         	blx	r12
7009f3f2: 983c         	ldr	r0, [sp, #0xf0]
7009f3f4: 3001         	adds	r0, #0x1
7009f3f6: 903c         	str	r0, [sp, #0xf0]
7009f3f8: e7ff         	b	0x7009f3fa <_vsnprintf+0x9fa> @ imm = #-0x2
7009f3fa: f7ff bb18    	b.w	0x7009ea2e <_vsnprintf+0x2e> @ imm = #-0x9d0
7009f3fe: 983f         	ldr	r0, [sp, #0xfc]
7009f400: 900a         	str	r0, [sp, #0x28]
7009f402: 983e         	ldr	r0, [sp, #0xf8]
7009f404: 900b         	str	r0, [sp, #0x2c]
7009f406: 9837         	ldr	r0, [sp, #0xdc]
7009f408: 993d         	ldr	r1, [sp, #0xf4]
7009f40a: 4288         	cmp	r0, r1
7009f40c: d203         	bhs	0x7009f416 <_vsnprintf+0xa16> @ imm = #0x6
7009f40e: e7ff         	b	0x7009f410 <_vsnprintf+0xa10> @ imm = #-0x2
7009f410: 9837         	ldr	r0, [sp, #0xdc]
7009f412: 9009         	str	r0, [sp, #0x24]
7009f414: e003         	b	0x7009f41e <_vsnprintf+0xa1e> @ imm = #0x6
7009f416: 983d         	ldr	r0, [sp, #0xf4]
7009f418: 3801         	subs	r0, #0x1
7009f41a: 9009         	str	r0, [sp, #0x24]
7009f41c: e7ff         	b	0x7009f41e <_vsnprintf+0xa1e> @ imm = #-0x2
7009f41e: f8dd c028    	ldr.w	r12, [sp, #0x28]
7009f422: 990b         	ldr	r1, [sp, #0x2c]
7009f424: 9a09         	ldr	r2, [sp, #0x24]
7009f426: 9b3d         	ldr	r3, [sp, #0xf4]
7009f428: 2000         	movs	r0, #0x0
7009f42a: 47e0         	blx	r12
7009f42c: 9837         	ldr	r0, [sp, #0xdc]
7009f42e: b041         	add	sp, #0x104
7009f430: e8bd 83f0    	pop.w	{r4, r5, r6, r7, r8, r9, pc}

7009f434 <__aeabi_memclr8>:
7009f434: e1a02001     	mov	r2, r1
7009f438: e3b01000     	movs	r1, #0
7009f43c: ea0050b9     	b	0x700b3728 <TI_memset_small> @ imm = #0x142e4

7009f440 <Sciclient_rmIrqRouteValidate>:
7009f440: b580         	push	{r7, lr}
7009f442: b09e         	sub	sp, #0x78
7009f444: 901d         	str	r0, [sp, #0x74]
7009f446: 2001         	movs	r0, #0x1
7009f448: f88d 0073    	strb.w	r0, [sp, #0x73]
7009f44c: 2000         	movs	r0, #0x0
7009f44e: 9009         	str	r0, [sp, #0x24]
7009f450: 9019         	str	r0, [sp, #0x64]
7009f452: f88d 005f    	strb.w	r0, [sp, #0x5f]
7009f456: f88d 005e    	strb.w	r0, [sp, #0x5e]
7009f45a: f8ad 0056    	strh.w	r0, [sp, #0x56]
7009f45e: f8ad 0054    	strh.w	r0, [sp, #0x54]
7009f462: 9014         	str	r0, [sp, #0x50]
7009f464: 9013         	str	r0, [sp, #0x4c]
7009f466: 9012         	str	r0, [sp, #0x48]
7009f468: 9011         	str	r0, [sp, #0x44]
7009f46a: 9010         	str	r0, [sp, #0x40]
7009f46c: 900f         	str	r0, [sp, #0x3c]
7009f46e: 900e         	str	r0, [sp, #0x38]
7009f470: 900d         	str	r0, [sp, #0x34]
7009f472: 900c         	str	r0, [sp, #0x30]
7009f474: 900b         	str	r0, [sp, #0x2c]
7009f476: 900a         	str	r0, [sp, #0x28]
7009f478: 981d         	ldr	r0, [sp, #0x74]
7009f47a: 8a00         	ldrh	r0, [r0, #0x10]
7009f47c: 28ff         	cmp	r0, #0xff
7009f47e: d12c         	bne	0x7009f4da <Sciclient_rmIrqRouteValidate+0x9a> @ imm = #0x58
7009f480: e7ff         	b	0x7009f482 <Sciclient_rmIrqRouteValidate+0x42> @ imm = #-0x2
7009f482: 2000         	movs	r0, #0x0
7009f484: f013 ffe4    	bl	0x700b3450 <Sciclient_rmPsGetIrqNode> @ imm = #0x13fc8
7009f488: 901a         	str	r0, [sp, #0x68]
7009f48a: 981a         	ldr	r0, [sp, #0x68]
7009f48c: b920         	cbnz	r0, 0x7009f498 <Sciclient_rmIrqRouteValidate+0x58> @ imm = #0x8
7009f48e: e7ff         	b	0x7009f490 <Sciclient_rmIrqRouteValidate+0x50> @ imm = #-0x2
7009f490: 2000         	movs	r0, #0x0
7009f492: f88d 0073    	strb.w	r0, [sp, #0x73]
7009f496: e01f         	b	0x7009f4d8 <Sciclient_rmIrqRouteValidate+0x98> @ imm = #0x3e
7009f498: 981a         	ldr	r0, [sp, #0x68]
7009f49a: 6840         	ldr	r0, [r0, #0x4]
7009f49c: 9008         	str	r0, [sp, #0x20]
7009f49e: 2000         	movs	r0, #0x0
7009f4a0: f012 fd7e    	bl	0x700b1fa0 <Sciclient_rmPsGetIfIdx> @ imm = #0x12afc
7009f4a4: 4601         	mov	r1, r0
7009f4a6: 9808         	ldr	r0, [sp, #0x20]
7009f4a8: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
7009f4ac: 9018         	str	r0, [sp, #0x60]
7009f4ae: 981d         	ldr	r0, [sp, #0x74]
7009f4b0: 8900         	ldrh	r0, [r0, #0x8]
7009f4b2: 9918         	ldr	r1, [sp, #0x60]
7009f4b4: 8809         	ldrh	r1, [r1]
7009f4b6: 4288         	cmp	r0, r1
7009f4b8: db09         	blt	0x7009f4ce <Sciclient_rmIrqRouteValidate+0x8e> @ imm = #0x12
7009f4ba: e7ff         	b	0x7009f4bc <Sciclient_rmIrqRouteValidate+0x7c> @ imm = #-0x2
7009f4bc: 981d         	ldr	r0, [sp, #0x74]
7009f4be: 8900         	ldrh	r0, [r0, #0x8]
7009f4c0: 9a18         	ldr	r2, [sp, #0x60]
7009f4c2: 8811         	ldrh	r1, [r2]
7009f4c4: 8892         	ldrh	r2, [r2, #0x4]
7009f4c6: 4411         	add	r1, r2
7009f4c8: 4288         	cmp	r0, r1
7009f4ca: db04         	blt	0x7009f4d6 <Sciclient_rmIrqRouteValidate+0x96> @ imm = #0x8
7009f4cc: e7ff         	b	0x7009f4ce <Sciclient_rmIrqRouteValidate+0x8e> @ imm = #-0x2
7009f4ce: 2000         	movs	r0, #0x0
7009f4d0: f88d 0073    	strb.w	r0, [sp, #0x73]
7009f4d4: e7ff         	b	0x7009f4d6 <Sciclient_rmIrqRouteValidate+0x96> @ imm = #-0x2
7009f4d6: e7ff         	b	0x7009f4d8 <Sciclient_rmIrqRouteValidate+0x98> @ imm = #-0x2
7009f4d8: e7ff         	b	0x7009f4da <Sciclient_rmIrqRouteValidate+0x9a> @ imm = #-0x2
7009f4da: f89d 0073    	ldrb.w	r0, [sp, #0x73]
7009f4de: 07c0         	lsls	r0, r0, #0x1f
7009f4e0: b148         	cbz	r0, 0x7009f4f6 <Sciclient_rmIrqRouteValidate+0xb6> @ imm = #0x12
7009f4e2: e7ff         	b	0x7009f4e4 <Sciclient_rmIrqRouteValidate+0xa4> @ imm = #-0x2
7009f4e4: f014 fb34    	bl	0x700b3b50 <Sciclient_rmPsGetPsp> @ imm = #0x14668
7009f4e8: 2801         	cmp	r0, #0x1
7009f4ea: d804         	bhi	0x7009f4f6 <Sciclient_rmIrqRouteValidate+0xb6> @ imm = #0x8
7009f4ec: e7ff         	b	0x7009f4ee <Sciclient_rmIrqRouteValidate+0xae> @ imm = #-0x2
7009f4ee: 2000         	movs	r0, #0x0
7009f4f0: f88d 0073    	strb.w	r0, [sp, #0x73]
7009f4f4: e7ff         	b	0x7009f4f6 <Sciclient_rmIrqRouteValidate+0xb6> @ imm = #-0x2
7009f4f6: f89d 0073    	ldrb.w	r0, [sp, #0x73]
7009f4fa: 07c0         	lsls	r0, r0, #0x1f
7009f4fc: b150         	cbz	r0, 0x7009f514 <Sciclient_rmIrqRouteValidate+0xd4> @ imm = #0x14
7009f4fe: e7ff         	b	0x7009f500 <Sciclient_rmIrqRouteValidate+0xc0> @ imm = #-0x2
7009f500: 981d         	ldr	r0, [sp, #0x74]
7009f502: f00d fedd    	bl	0x700ad2c0 <Sciclient_rmIrqCheckLoop> @ imm = #0xddba
7009f506: b120         	cbz	r0, 0x7009f512 <Sciclient_rmIrqRouteValidate+0xd2> @ imm = #0x8
7009f508: e7ff         	b	0x7009f50a <Sciclient_rmIrqRouteValidate+0xca> @ imm = #-0x2
7009f50a: 2000         	movs	r0, #0x0
7009f50c: f88d 0073    	strb.w	r0, [sp, #0x73]
7009f510: e7ff         	b	0x7009f512 <Sciclient_rmIrqRouteValidate+0xd2> @ imm = #-0x2
7009f512: e7ff         	b	0x7009f514 <Sciclient_rmIrqRouteValidate+0xd4> @ imm = #-0x2
7009f514: 2000         	movs	r0, #0x0
7009f516: f8ad 0070    	strh.w	r0, [sp, #0x70]
7009f51a: e7ff         	b	0x7009f51c <Sciclient_rmIrqRouteValidate+0xdc> @ imm = #-0x2
7009f51c: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
7009f520: 9006         	str	r0, [sp, #0x18]
7009f522: f014 fb15    	bl	0x700b3b50 <Sciclient_rmPsGetPsp> @ imm = #0x1462a
7009f526: 9906         	ldr	r1, [sp, #0x18]
7009f528: 4602         	mov	r2, r0
7009f52a: 2000         	movs	r0, #0x0
7009f52c: 4291         	cmp	r1, r2
7009f52e: 9007         	str	r0, [sp, #0x1c]
7009f530: da04         	bge	0x7009f53c <Sciclient_rmIrqRouteValidate+0xfc> @ imm = #0x8
7009f532: e7ff         	b	0x7009f534 <Sciclient_rmIrqRouteValidate+0xf4> @ imm = #-0x2
7009f534: f89d 0073    	ldrb.w	r0, [sp, #0x73]
7009f538: 9007         	str	r0, [sp, #0x1c]
7009f53a: e7ff         	b	0x7009f53c <Sciclient_rmIrqRouteValidate+0xfc> @ imm = #-0x2
7009f53c: 9807         	ldr	r0, [sp, #0x1c]
7009f53e: 07c0         	lsls	r0, r0, #0x1f
7009f540: 2800         	cmp	r0, #0x0
7009f542: f000 826f    	beq.w	0x7009fa24 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x4de
7009f546: e7ff         	b	0x7009f548 <Sciclient_rmIrqRouteValidate+0x108> @ imm = #-0x2
7009f548: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
7009f54c: f013 ff80    	bl	0x700b3450 <Sciclient_rmPsGetIrqNode> @ imm = #0x13f00
7009f550: 901a         	str	r0, [sp, #0x68]
7009f552: 981a         	ldr	r0, [sp, #0x68]
7009f554: 6840         	ldr	r0, [r0, #0x4]
7009f556: 9004         	str	r0, [sp, #0x10]
7009f558: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
7009f55c: f012 fd20    	bl	0x700b1fa0 <Sciclient_rmPsGetIfIdx> @ imm = #0x12a40
7009f560: 4601         	mov	r1, r0
7009f562: 9804         	ldr	r0, [sp, #0x10]
7009f564: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
7009f568: 9018         	str	r0, [sp, #0x60]
7009f56a: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
7009f56e: 9005         	str	r0, [sp, #0x14]
7009f570: f014 faee    	bl	0x700b3b50 <Sciclient_rmPsGetPsp> @ imm = #0x145dc
7009f574: 4601         	mov	r1, r0
7009f576: 9805         	ldr	r0, [sp, #0x14]
7009f578: 3901         	subs	r1, #0x1
7009f57a: 4288         	cmp	r0, r1
7009f57c: d20f         	bhs	0x7009f59e <Sciclient_rmIrqRouteValidate+0x15e> @ imm = #0x1e
7009f57e: e7ff         	b	0x7009f580 <Sciclient_rmIrqRouteValidate+0x140> @ imm = #-0x2
7009f580: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
7009f584: 3001         	adds	r0, #0x1
7009f586: b280         	uxth	r0, r0
7009f588: f013 ff62    	bl	0x700b3450 <Sciclient_rmPsGetIrqNode> @ imm = #0x13ec4
7009f58c: 9019         	str	r0, [sp, #0x64]
7009f58e: 9819         	ldr	r0, [sp, #0x64]
7009f590: b920         	cbnz	r0, 0x7009f59c <Sciclient_rmIrqRouteValidate+0x15c> @ imm = #0x8
7009f592: e7ff         	b	0x7009f594 <Sciclient_rmIrqRouteValidate+0x154> @ imm = #-0x2
7009f594: 2000         	movs	r0, #0x0
7009f596: f88d 0073    	strb.w	r0, [sp, #0x73]
7009f59a: e243         	b	0x7009fa24 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x486
7009f59c: e7ff         	b	0x7009f59e <Sciclient_rmIrqRouteValidate+0x15e> @ imm = #-0x2
7009f59e: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
7009f5a2: b158         	cbz	r0, 0x7009f5bc <Sciclient_rmIrqRouteValidate+0x17c> @ imm = #0x16
7009f5a4: e7ff         	b	0x7009f5a6 <Sciclient_rmIrqRouteValidate+0x166> @ imm = #-0x2
7009f5a6: 981a         	ldr	r0, [sp, #0x68]
7009f5a8: 8800         	ldrh	r0, [r0]
7009f5aa: f013 fa81    	bl	0x700b2ab0 <Sciclient_rmIrIsIr> @ imm = #0x13502
7009f5ae: b920         	cbnz	r0, 0x7009f5ba <Sciclient_rmIrqRouteValidate+0x17a> @ imm = #0x8
7009f5b0: e7ff         	b	0x7009f5b2 <Sciclient_rmIrqRouteValidate+0x172> @ imm = #-0x2
7009f5b2: 2000         	movs	r0, #0x0
7009f5b4: f88d 0073    	strb.w	r0, [sp, #0x73]
7009f5b8: e234         	b	0x7009fa24 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x468
7009f5ba: e7ff         	b	0x7009f5bc <Sciclient_rmIrqRouteValidate+0x17c> @ imm = #-0x2
7009f5bc: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
7009f5c0: 2800         	cmp	r0, #0x0
7009f5c2: f040 8080    	bne.w	0x7009f6c6 <Sciclient_rmIrqRouteValidate+0x286> @ imm = #0x100
7009f5c6: e7ff         	b	0x7009f5c8 <Sciclient_rmIrqRouteValidate+0x188> @ imm = #-0x2
7009f5c8: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
7009f5cc: 9003         	str	r0, [sp, #0xc]
7009f5ce: f014 fabf    	bl	0x700b3b50 <Sciclient_rmPsGetPsp> @ imm = #0x1457e
7009f5d2: 4601         	mov	r1, r0
7009f5d4: 9803         	ldr	r0, [sp, #0xc]
7009f5d6: 3901         	subs	r1, #0x1
7009f5d8: 4288         	cmp	r0, r1
7009f5da: d274         	bhs	0x7009f6c6 <Sciclient_rmIrqRouteValidate+0x286> @ imm = #0xe8
7009f5dc: e7ff         	b	0x7009f5de <Sciclient_rmIrqRouteValidate+0x19e> @ imm = #-0x2
7009f5de: 981a         	ldr	r0, [sp, #0x68]
7009f5e0: 8800         	ldrh	r0, [r0]
7009f5e2: f013 fa4d    	bl	0x700b2a80 <Sciclient_rmIaIsIa> @ imm = #0x1349a
7009f5e6: 2800         	cmp	r0, #0x0
7009f5e8: d049         	beq	0x7009f67e <Sciclient_rmIrqRouteValidate+0x23e> @ imm = #0x92
7009f5ea: e7ff         	b	0x7009f5ec <Sciclient_rmIrqRouteValidate+0x1ac> @ imm = #-0x2
7009f5ec: 2000         	movs	r0, #0x0
7009f5ee: f88d 005f    	strb.w	r0, [sp, #0x5f]
7009f5f2: f88d 005e    	strb.w	r0, [sp, #0x5e]
7009f5f6: 9a18         	ldr	r2, [sp, #0x60]
7009f5f8: 8850         	ldrh	r0, [r2, #0x2]
7009f5fa: 991d         	ldr	r1, [sp, #0x74]
7009f5fc: 8a49         	ldrh	r1, [r1, #0x12]
7009f5fe: 8812         	ldrh	r2, [r2]
7009f600: 1a89         	subs	r1, r1, r2
7009f602: 4408         	add	r0, r1
7009f604: f8ad 0054    	strh.w	r0, [sp, #0x54]
7009f608: 981d         	ldr	r0, [sp, #0x74]
7009f60a: 8a40         	ldrh	r0, [r0, #0x12]
7009f60c: f8ad 0056    	strh.w	r0, [sp, #0x56]
7009f610: 2001         	movs	r0, #0x1
7009f612: f88d 005f    	strb.w	r0, [sp, #0x5f]
7009f616: 9819         	ldr	r0, [sp, #0x64]
7009f618: b160         	cbz	r0, 0x7009f634 <Sciclient_rmIrqRouteValidate+0x1f4> @ imm = #0x18
7009f61a: e7ff         	b	0x7009f61c <Sciclient_rmIrqRouteValidate+0x1dc> @ imm = #-0x2
7009f61c: 9819         	ldr	r0, [sp, #0x64]
7009f61e: 8800         	ldrh	r0, [r0]
7009f620: f8bd 1054    	ldrh.w	r1, [sp, #0x54]
7009f624: f00b fdcc    	bl	0x700ab1c0 <Sciclient_rmIrInpIsFree> @ imm = #0xbb98
7009f628: b920         	cbnz	r0, 0x7009f634 <Sciclient_rmIrqRouteValidate+0x1f4> @ imm = #0x8
7009f62a: e7ff         	b	0x7009f62c <Sciclient_rmIrqRouteValidate+0x1ec> @ imm = #-0x2
7009f62c: 2001         	movs	r0, #0x1
7009f62e: f88d 005e    	strb.w	r0, [sp, #0x5e]
7009f632: e7ff         	b	0x7009f634 <Sciclient_rmIrqRouteValidate+0x1f4> @ imm = #-0x2
7009f634: 981d         	ldr	r0, [sp, #0x74]
7009f636: 6800         	ldr	r0, [r0]
7009f638: 2110         	movs	r1, #0x10
7009f63a: f013 fb71    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x136e2
7009f63e: b1e8         	cbz	r0, 0x7009f67c <Sciclient_rmIrqRouteValidate+0x23c> @ imm = #0x3a
7009f640: e7ff         	b	0x7009f642 <Sciclient_rmIrqRouteValidate+0x202> @ imm = #-0x2
7009f642: 981d         	ldr	r0, [sp, #0x74]
7009f644: 89c0         	ldrh	r0, [r0, #0xe]
7009f646: 9016         	str	r0, [sp, #0x58]
7009f648: 981a         	ldr	r0, [sp, #0x68]
7009f64a: 8800         	ldrh	r0, [r0]
7009f64c: f8bd 1058    	ldrh.w	r1, [sp, #0x58]
7009f650: f011 fb7e    	bl	0x700b0d50 <Sciclient_rmIaValidateGlobalEvt> @ imm = #0x116fc
7009f654: b968         	cbnz	r0, 0x7009f672 <Sciclient_rmIrqRouteValidate+0x232> @ imm = #0x1a
7009f656: e7ff         	b	0x7009f658 <Sciclient_rmIrqRouteValidate+0x218> @ imm = #-0x2
7009f658: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
7009f65c: f8bd 1058    	ldrh.w	r1, [sp, #0x58]
7009f660: f012 f93e    	bl	0x700b18e0 <Sciclient_rmPsSetInp> @ imm = #0x1227c
7009f664: b120         	cbz	r0, 0x7009f670 <Sciclient_rmIrqRouteValidate+0x230> @ imm = #0x8
7009f666: e7ff         	b	0x7009f668 <Sciclient_rmIrqRouteValidate+0x228> @ imm = #-0x2
7009f668: 2000         	movs	r0, #0x0
7009f66a: f88d 0073    	strb.w	r0, [sp, #0x73]
7009f66e: e1d9         	b	0x7009fa24 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x3b2
7009f670: e003         	b	0x7009f67a <Sciclient_rmIrqRouteValidate+0x23a> @ imm = #0x6
7009f672: 2000         	movs	r0, #0x0
7009f674: f88d 0073    	strb.w	r0, [sp, #0x73]
7009f678: e1d4         	b	0x7009fa24 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x3a8
7009f67a: e7ff         	b	0x7009f67c <Sciclient_rmIrqRouteValidate+0x23c> @ imm = #-0x2
7009f67c: e022         	b	0x7009f6c4 <Sciclient_rmIrqRouteValidate+0x284> @ imm = #0x44
7009f67e: 2001         	movs	r0, #0x1
7009f680: f88d 005f    	strb.w	r0, [sp, #0x5f]
7009f684: 2000         	movs	r0, #0x0
7009f686: f88d 005e    	strb.w	r0, [sp, #0x5e]
7009f68a: 981d         	ldr	r0, [sp, #0x74]
7009f68c: 8900         	ldrh	r0, [r0, #0x8]
7009f68e: f8ad 0056    	strh.w	r0, [sp, #0x56]
7009f692: 9a18         	ldr	r2, [sp, #0x60]
7009f694: 8850         	ldrh	r0, [r2, #0x2]
7009f696: f8bd 1056    	ldrh.w	r1, [sp, #0x56]
7009f69a: 8812         	ldrh	r2, [r2]
7009f69c: 1a89         	subs	r1, r1, r2
7009f69e: 4408         	add	r0, r1
7009f6a0: f8ad 0054    	strh.w	r0, [sp, #0x54]
7009f6a4: 9819         	ldr	r0, [sp, #0x64]
7009f6a6: b160         	cbz	r0, 0x7009f6c2 <Sciclient_rmIrqRouteValidate+0x282> @ imm = #0x18
7009f6a8: e7ff         	b	0x7009f6aa <Sciclient_rmIrqRouteValidate+0x26a> @ imm = #-0x2
7009f6aa: 9819         	ldr	r0, [sp, #0x64]
7009f6ac: 8800         	ldrh	r0, [r0]
7009f6ae: f8bd 1054    	ldrh.w	r1, [sp, #0x54]
7009f6b2: f00b fd85    	bl	0x700ab1c0 <Sciclient_rmIrInpIsFree> @ imm = #0xbb0a
7009f6b6: b920         	cbnz	r0, 0x7009f6c2 <Sciclient_rmIrqRouteValidate+0x282> @ imm = #0x8
7009f6b8: e7ff         	b	0x7009f6ba <Sciclient_rmIrqRouteValidate+0x27a> @ imm = #-0x2
7009f6ba: 2001         	movs	r0, #0x1
7009f6bc: f88d 005e    	strb.w	r0, [sp, #0x5e]
7009f6c0: e7ff         	b	0x7009f6c2 <Sciclient_rmIrqRouteValidate+0x282> @ imm = #-0x2
7009f6c2: e7ff         	b	0x7009f6c4 <Sciclient_rmIrqRouteValidate+0x284> @ imm = #-0x2
7009f6c4: e7ff         	b	0x7009f6c6 <Sciclient_rmIrqRouteValidate+0x286> @ imm = #-0x2
7009f6c6: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
7009f6ca: 2800         	cmp	r0, #0x0
7009f6cc: f000 80c4    	beq.w	0x7009f858 <Sciclient_rmIrqRouteValidate+0x418> @ imm = #0x188
7009f6d0: e7ff         	b	0x7009f6d2 <Sciclient_rmIrqRouteValidate+0x292> @ imm = #-0x2
7009f6d2: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
7009f6d6: 9002         	str	r0, [sp, #0x8]
7009f6d8: f014 fa3a    	bl	0x700b3b50 <Sciclient_rmPsGetPsp> @ imm = #0x14474
7009f6dc: 4601         	mov	r1, r0
7009f6de: 9802         	ldr	r0, [sp, #0x8]
7009f6e0: 3901         	subs	r1, #0x1
7009f6e2: 4288         	cmp	r0, r1
7009f6e4: f080 80b8    	bhs.w	0x7009f858 <Sciclient_rmIrqRouteValidate+0x418> @ imm = #0x170
7009f6e8: e7ff         	b	0x7009f6ea <Sciclient_rmIrqRouteValidate+0x2aa> @ imm = #-0x2
7009f6ea: 981d         	ldr	r0, [sp, #0x74]
7009f6ec: 7900         	ldrb	r0, [r0, #0x4]
7009f6ee: f88d 0053    	strb.w	r0, [sp, #0x53]
7009f6f2: 981a         	ldr	r0, [sp, #0x68]
7009f6f4: 8800         	ldrh	r0, [r0]
7009f6f6: f8ad 0050    	strh.w	r0, [sp, #0x50]
7009f6fa: 2000         	movs	r0, #0x0
7009f6fc: f88d 0052    	strb.w	r0, [sp, #0x52]
7009f700: a812         	add	r0, sp, #0x48
7009f702: a90e         	add	r1, sp, #0x38
7009f704: f04f 32ff    	mov.w	r2, #0xffffffff
7009f708: f010 f992    	bl	0x700afa30 <Sciclient_rmGetResourceRange> @ imm = #0x10324
7009f70c: b120         	cbz	r0, 0x7009f718 <Sciclient_rmIrqRouteValidate+0x2d8> @ imm = #0x8
7009f70e: e7ff         	b	0x7009f710 <Sciclient_rmIrqRouteValidate+0x2d0> @ imm = #-0x2
7009f710: 2000         	movs	r0, #0x0
7009f712: f88d 0073    	strb.w	r0, [sp, #0x73]
7009f716: e185         	b	0x7009fa24 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x30a
7009f718: 2080         	movs	r0, #0x80
7009f71a: f88d 0053    	strb.w	r0, [sp, #0x53]
7009f71e: a812         	add	r0, sp, #0x48
7009f720: a90a         	add	r1, sp, #0x28
7009f722: f04f 32ff    	mov.w	r2, #0xffffffff
7009f726: f010 f983    	bl	0x700afa30 <Sciclient_rmGetResourceRange> @ imm = #0x10306
7009f72a: b120         	cbz	r0, 0x7009f736 <Sciclient_rmIrqRouteValidate+0x2f6> @ imm = #0x8
7009f72c: e7ff         	b	0x7009f72e <Sciclient_rmIrqRouteValidate+0x2ee> @ imm = #-0x2
7009f72e: 2000         	movs	r0, #0x0
7009f730: f88d 0073    	strb.w	r0, [sp, #0x73]
7009f734: e176         	b	0x7009fa24 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x2ec
7009f736: 9818         	ldr	r0, [sp, #0x60]
7009f738: 8800         	ldrh	r0, [r0]
7009f73a: f8ad 006e    	strh.w	r0, [sp, #0x6e]
7009f73e: e7ff         	b	0x7009f740 <Sciclient_rmIrqRouteValidate+0x300> @ imm = #-0x2
7009f740: f8bd 006e    	ldrh.w	r0, [sp, #0x6e]
7009f744: 9a18         	ldr	r2, [sp, #0x60]
7009f746: 8811         	ldrh	r1, [r2]
7009f748: 8892         	ldrh	r2, [r2, #0x4]
7009f74a: 4411         	add	r1, r2
7009f74c: 4288         	cmp	r0, r1
7009f74e: f280 8082    	bge.w	0x7009f856 <Sciclient_rmIrqRouteValidate+0x416> @ imm = #0x104
7009f752: e7ff         	b	0x7009f754 <Sciclient_rmIrqRouteValidate+0x314> @ imm = #-0x2
7009f754: 2000         	movs	r0, #0x0
7009f756: f88d 005f    	strb.w	r0, [sp, #0x5f]
7009f75a: f88d 005e    	strb.w	r0, [sp, #0x5e]
7009f75e: f8bd 006e    	ldrh.w	r0, [sp, #0x6e]
7009f762: f8ad 0056    	strh.w	r0, [sp, #0x56]
7009f766: 9a18         	ldr	r2, [sp, #0x60]
7009f768: 8850         	ldrh	r0, [r2, #0x2]
7009f76a: f8bd 1056    	ldrh.w	r1, [sp, #0x56]
7009f76e: 8812         	ldrh	r2, [r2]
7009f770: 1a89         	subs	r1, r1, r2
7009f772: 4408         	add	r0, r1
7009f774: f8ad 0054    	strh.w	r0, [sp, #0x54]
7009f778: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
7009f77c: f8bd 1040    	ldrh.w	r1, [sp, #0x40]
7009f780: 4288         	cmp	r0, r1
7009f782: db0a         	blt	0x7009f79a <Sciclient_rmIrqRouteValidate+0x35a> @ imm = #0x14
7009f784: e7ff         	b	0x7009f786 <Sciclient_rmIrqRouteValidate+0x346> @ imm = #-0x2
7009f786: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
7009f78a: f8bd 1040    	ldrh.w	r1, [sp, #0x40]
7009f78e: f8bd 2042    	ldrh.w	r2, [sp, #0x42]
7009f792: 4411         	add	r1, r2
7009f794: 4288         	cmp	r0, r1
7009f796: db33         	blt	0x7009f800 <Sciclient_rmIrqRouteValidate+0x3c0> @ imm = #0x66
7009f798: e7ff         	b	0x7009f79a <Sciclient_rmIrqRouteValidate+0x35a> @ imm = #-0x2
7009f79a: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
7009f79e: f8bd 1044    	ldrh.w	r1, [sp, #0x44]
7009f7a2: 4288         	cmp	r0, r1
7009f7a4: db0a         	blt	0x7009f7bc <Sciclient_rmIrqRouteValidate+0x37c> @ imm = #0x14
7009f7a6: e7ff         	b	0x7009f7a8 <Sciclient_rmIrqRouteValidate+0x368> @ imm = #-0x2
7009f7a8: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
7009f7ac: f8bd 1044    	ldrh.w	r1, [sp, #0x44]
7009f7b0: f8bd 2046    	ldrh.w	r2, [sp, #0x46]
7009f7b4: 4411         	add	r1, r2
7009f7b6: 4288         	cmp	r0, r1
7009f7b8: db22         	blt	0x7009f800 <Sciclient_rmIrqRouteValidate+0x3c0> @ imm = #0x44
7009f7ba: e7ff         	b	0x7009f7bc <Sciclient_rmIrqRouteValidate+0x37c> @ imm = #-0x2
7009f7bc: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
7009f7c0: f8bd 1030    	ldrh.w	r1, [sp, #0x30]
7009f7c4: 4288         	cmp	r0, r1
7009f7c6: db0a         	blt	0x7009f7de <Sciclient_rmIrqRouteValidate+0x39e> @ imm = #0x14
7009f7c8: e7ff         	b	0x7009f7ca <Sciclient_rmIrqRouteValidate+0x38a> @ imm = #-0x2
7009f7ca: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
7009f7ce: f8bd 1030    	ldrh.w	r1, [sp, #0x30]
7009f7d2: f8bd 2032    	ldrh.w	r2, [sp, #0x32]
7009f7d6: 4411         	add	r1, r2
7009f7d8: 4288         	cmp	r0, r1
7009f7da: db11         	blt	0x7009f800 <Sciclient_rmIrqRouteValidate+0x3c0> @ imm = #0x22
7009f7dc: e7ff         	b	0x7009f7de <Sciclient_rmIrqRouteValidate+0x39e> @ imm = #-0x2
7009f7de: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
7009f7e2: f8bd 1034    	ldrh.w	r1, [sp, #0x34]
7009f7e6: 4288         	cmp	r0, r1
7009f7e8: db2e         	blt	0x7009f848 <Sciclient_rmIrqRouteValidate+0x408> @ imm = #0x5c
7009f7ea: e7ff         	b	0x7009f7ec <Sciclient_rmIrqRouteValidate+0x3ac> @ imm = #-0x2
7009f7ec: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
7009f7f0: f8bd 1034    	ldrh.w	r1, [sp, #0x34]
7009f7f4: f8bd 2036    	ldrh.w	r2, [sp, #0x36]
7009f7f8: 4411         	add	r1, r2
7009f7fa: 4288         	cmp	r0, r1
7009f7fc: da24         	bge	0x7009f848 <Sciclient_rmIrqRouteValidate+0x408> @ imm = #0x48
7009f7fe: e7ff         	b	0x7009f800 <Sciclient_rmIrqRouteValidate+0x3c0> @ imm = #-0x2
7009f800: 981a         	ldr	r0, [sp, #0x68]
7009f802: 8800         	ldrh	r0, [r0]
7009f804: f8bd 1056    	ldrh.w	r1, [sp, #0x56]
7009f808: f00e f932    	bl	0x700ada70 <Sciclient_rmIrOutpIsFree> @ imm = #0xe264
7009f80c: b920         	cbnz	r0, 0x7009f818 <Sciclient_rmIrqRouteValidate+0x3d8> @ imm = #0x8
7009f80e: e7ff         	b	0x7009f810 <Sciclient_rmIrqRouteValidate+0x3d0> @ imm = #-0x2
7009f810: 2001         	movs	r0, #0x1
7009f812: f88d 005f    	strb.w	r0, [sp, #0x5f]
7009f816: e7ff         	b	0x7009f818 <Sciclient_rmIrqRouteValidate+0x3d8> @ imm = #-0x2
7009f818: 9819         	ldr	r0, [sp, #0x64]
7009f81a: 8800         	ldrh	r0, [r0]
7009f81c: f8bd 1054    	ldrh.w	r1, [sp, #0x54]
7009f820: f00b fcce    	bl	0x700ab1c0 <Sciclient_rmIrInpIsFree> @ imm = #0xb99c
7009f824: b920         	cbnz	r0, 0x7009f830 <Sciclient_rmIrqRouteValidate+0x3f0> @ imm = #0x8
7009f826: e7ff         	b	0x7009f828 <Sciclient_rmIrqRouteValidate+0x3e8> @ imm = #-0x2
7009f828: 2001         	movs	r0, #0x1
7009f82a: f88d 005e    	strb.w	r0, [sp, #0x5e]
7009f82e: e7ff         	b	0x7009f830 <Sciclient_rmIrqRouteValidate+0x3f0> @ imm = #-0x2
7009f830: f89d 005f    	ldrb.w	r0, [sp, #0x5f]
7009f834: 07c0         	lsls	r0, r0, #0x1f
7009f836: b130         	cbz	r0, 0x7009f846 <Sciclient_rmIrqRouteValidate+0x406> @ imm = #0xc
7009f838: e7ff         	b	0x7009f83a <Sciclient_rmIrqRouteValidate+0x3fa> @ imm = #-0x2
7009f83a: f89d 005e    	ldrb.w	r0, [sp, #0x5e]
7009f83e: 07c0         	lsls	r0, r0, #0x1f
7009f840: b108         	cbz	r0, 0x7009f846 <Sciclient_rmIrqRouteValidate+0x406> @ imm = #0x2
7009f842: e7ff         	b	0x7009f844 <Sciclient_rmIrqRouteValidate+0x404> @ imm = #-0x2
7009f844: e007         	b	0x7009f856 <Sciclient_rmIrqRouteValidate+0x416> @ imm = #0xe
7009f846: e7ff         	b	0x7009f848 <Sciclient_rmIrqRouteValidate+0x408> @ imm = #-0x2
7009f848: e7ff         	b	0x7009f84a <Sciclient_rmIrqRouteValidate+0x40a> @ imm = #-0x2
7009f84a: f8bd 006e    	ldrh.w	r0, [sp, #0x6e]
7009f84e: 3001         	adds	r0, #0x1
7009f850: f8ad 006e    	strh.w	r0, [sp, #0x6e]
7009f854: e774         	b	0x7009f740 <Sciclient_rmIrqRouteValidate+0x300> @ imm = #-0x118
7009f856: e7ff         	b	0x7009f858 <Sciclient_rmIrqRouteValidate+0x418> @ imm = #-0x2
7009f858: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
7009f85c: 9001         	str	r0, [sp, #0x4]
7009f85e: f014 f977    	bl	0x700b3b50 <Sciclient_rmPsGetPsp> @ imm = #0x142ee
7009f862: 4601         	mov	r1, r0
7009f864: 9801         	ldr	r0, [sp, #0x4]
7009f866: 3901         	subs	r1, #0x1
7009f868: 4288         	cmp	r0, r1
7009f86a: f040 809f    	bne.w	0x7009f9ac <Sciclient_rmIrqRouteValidate+0x56c> @ imm = #0x13e
7009f86e: e7ff         	b	0x7009f870 <Sciclient_rmIrqRouteValidate+0x430> @ imm = #-0x2
7009f870: 2000         	movs	r0, #0x0
7009f872: f88d 005f    	strb.w	r0, [sp, #0x5f]
7009f876: 2101         	movs	r1, #0x1
7009f878: f88d 105e    	strb.w	r1, [sp, #0x5e]
7009f87c: 991d         	ldr	r1, [sp, #0x74]
7009f87e: 7909         	ldrb	r1, [r1, #0x4]
7009f880: f88d 1053    	strb.w	r1, [sp, #0x53]
7009f884: 991a         	ldr	r1, [sp, #0x68]
7009f886: 8809         	ldrh	r1, [r1]
7009f888: f8ad 1050    	strh.w	r1, [sp, #0x50]
7009f88c: f88d 0052    	strb.w	r0, [sp, #0x52]
7009f890: a812         	add	r0, sp, #0x48
7009f892: a90e         	add	r1, sp, #0x38
7009f894: f04f 32ff    	mov.w	r2, #0xffffffff
7009f898: f010 f8ca    	bl	0x700afa30 <Sciclient_rmGetResourceRange> @ imm = #0x10194
7009f89c: b120         	cbz	r0, 0x7009f8a8 <Sciclient_rmIrqRouteValidate+0x468> @ imm = #0x8
7009f89e: e7ff         	b	0x7009f8a0 <Sciclient_rmIrqRouteValidate+0x460> @ imm = #-0x2
7009f8a0: 2000         	movs	r0, #0x0
7009f8a2: f88d 0073    	strb.w	r0, [sp, #0x73]
7009f8a6: e0bd         	b	0x7009fa24 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x17a
7009f8a8: 2080         	movs	r0, #0x80
7009f8aa: f88d 0053    	strb.w	r0, [sp, #0x53]
7009f8ae: a812         	add	r0, sp, #0x48
7009f8b0: a90a         	add	r1, sp, #0x28
7009f8b2: f04f 32ff    	mov.w	r2, #0xffffffff
7009f8b6: f010 f8bb    	bl	0x700afa30 <Sciclient_rmGetResourceRange> @ imm = #0x10176
7009f8ba: b120         	cbz	r0, 0x7009f8c6 <Sciclient_rmIrqRouteValidate+0x486> @ imm = #0x8
7009f8bc: e7ff         	b	0x7009f8be <Sciclient_rmIrqRouteValidate+0x47e> @ imm = #-0x2
7009f8be: 2000         	movs	r0, #0x0
7009f8c0: f88d 0073    	strb.w	r0, [sp, #0x73]
7009f8c4: e0ae         	b	0x7009fa24 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x15c
7009f8c6: 9a18         	ldr	r2, [sp, #0x60]
7009f8c8: 8810         	ldrh	r0, [r2]
7009f8ca: 991d         	ldr	r1, [sp, #0x74]
7009f8cc: 8989         	ldrh	r1, [r1, #0xc]
7009f8ce: 8852         	ldrh	r2, [r2, #0x2]
7009f8d0: 1a89         	subs	r1, r1, r2
7009f8d2: 4408         	add	r0, r1
7009f8d4: f8ad 0056    	strh.w	r0, [sp, #0x56]
7009f8d8: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
7009f8dc: f8bd 1040    	ldrh.w	r1, [sp, #0x40]
7009f8e0: 4288         	cmp	r0, r1
7009f8e2: db0a         	blt	0x7009f8fa <Sciclient_rmIrqRouteValidate+0x4ba> @ imm = #0x14
7009f8e4: e7ff         	b	0x7009f8e6 <Sciclient_rmIrqRouteValidate+0x4a6> @ imm = #-0x2
7009f8e6: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
7009f8ea: f8bd 1040    	ldrh.w	r1, [sp, #0x40]
7009f8ee: f8bd 2042    	ldrh.w	r2, [sp, #0x42]
7009f8f2: 4411         	add	r1, r2
7009f8f4: 4288         	cmp	r0, r1
7009f8f6: db33         	blt	0x7009f960 <Sciclient_rmIrqRouteValidate+0x520> @ imm = #0x66
7009f8f8: e7ff         	b	0x7009f8fa <Sciclient_rmIrqRouteValidate+0x4ba> @ imm = #-0x2
7009f8fa: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
7009f8fe: f8bd 1044    	ldrh.w	r1, [sp, #0x44]
7009f902: 4288         	cmp	r0, r1
7009f904: db0a         	blt	0x7009f91c <Sciclient_rmIrqRouteValidate+0x4dc> @ imm = #0x14
7009f906: e7ff         	b	0x7009f908 <Sciclient_rmIrqRouteValidate+0x4c8> @ imm = #-0x2
7009f908: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
7009f90c: f8bd 1044    	ldrh.w	r1, [sp, #0x44]
7009f910: f8bd 2046    	ldrh.w	r2, [sp, #0x46]
7009f914: 4411         	add	r1, r2
7009f916: 4288         	cmp	r0, r1
7009f918: db22         	blt	0x7009f960 <Sciclient_rmIrqRouteValidate+0x520> @ imm = #0x44
7009f91a: e7ff         	b	0x7009f91c <Sciclient_rmIrqRouteValidate+0x4dc> @ imm = #-0x2
7009f91c: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
7009f920: f8bd 1030    	ldrh.w	r1, [sp, #0x30]
7009f924: 4288         	cmp	r0, r1
7009f926: db0a         	blt	0x7009f93e <Sciclient_rmIrqRouteValidate+0x4fe> @ imm = #0x14
7009f928: e7ff         	b	0x7009f92a <Sciclient_rmIrqRouteValidate+0x4ea> @ imm = #-0x2
7009f92a: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
7009f92e: f8bd 1030    	ldrh.w	r1, [sp, #0x30]
7009f932: f8bd 2032    	ldrh.w	r2, [sp, #0x32]
7009f936: 4411         	add	r1, r2
7009f938: 4288         	cmp	r0, r1
7009f93a: db11         	blt	0x7009f960 <Sciclient_rmIrqRouteValidate+0x520> @ imm = #0x22
7009f93c: e7ff         	b	0x7009f93e <Sciclient_rmIrqRouteValidate+0x4fe> @ imm = #-0x2
7009f93e: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
7009f942: f8bd 1034    	ldrh.w	r1, [sp, #0x34]
7009f946: 4288         	cmp	r0, r1
7009f948: db2f         	blt	0x7009f9aa <Sciclient_rmIrqRouteValidate+0x56a> @ imm = #0x5e
7009f94a: e7ff         	b	0x7009f94c <Sciclient_rmIrqRouteValidate+0x50c> @ imm = #-0x2
7009f94c: f8bd 0056    	ldrh.w	r0, [sp, #0x56]
7009f950: f8bd 1034    	ldrh.w	r1, [sp, #0x34]
7009f954: f8bd 2036    	ldrh.w	r2, [sp, #0x36]
7009f958: 4411         	add	r1, r2
7009f95a: 4288         	cmp	r0, r1
7009f95c: da25         	bge	0x7009f9aa <Sciclient_rmIrqRouteValidate+0x56a> @ imm = #0x4a
7009f95e: e7ff         	b	0x7009f960 <Sciclient_rmIrqRouteValidate+0x520> @ imm = #-0x2
7009f960: 9818         	ldr	r0, [sp, #0x60]
7009f962: 88c0         	ldrh	r0, [r0, #0x6]
7009f964: 991d         	ldr	r1, [sp, #0x74]
7009f966: 8949         	ldrh	r1, [r1, #0xa]
7009f968: 4288         	cmp	r0, r1
7009f96a: d11d         	bne	0x7009f9a8 <Sciclient_rmIrqRouteValidate+0x568> @ imm = #0x3a
7009f96c: e7ff         	b	0x7009f96e <Sciclient_rmIrqRouteValidate+0x52e> @ imm = #-0x2
7009f96e: 981d         	ldr	r0, [sp, #0x74]
7009f970: 8980         	ldrh	r0, [r0, #0xc]
7009f972: 9918         	ldr	r1, [sp, #0x60]
7009f974: 8849         	ldrh	r1, [r1, #0x2]
7009f976: 4288         	cmp	r0, r1
7009f978: db16         	blt	0x7009f9a8 <Sciclient_rmIrqRouteValidate+0x568> @ imm = #0x2c
7009f97a: e7ff         	b	0x7009f97c <Sciclient_rmIrqRouteValidate+0x53c> @ imm = #-0x2
7009f97c: 981d         	ldr	r0, [sp, #0x74]
7009f97e: 8980         	ldrh	r0, [r0, #0xc]
7009f980: 9a18         	ldr	r2, [sp, #0x60]
7009f982: 8851         	ldrh	r1, [r2, #0x2]
7009f984: 8892         	ldrh	r2, [r2, #0x4]
7009f986: 4411         	add	r1, r2
7009f988: 4288         	cmp	r0, r1
7009f98a: da0d         	bge	0x7009f9a8 <Sciclient_rmIrqRouteValidate+0x568> @ imm = #0x1a
7009f98c: e7ff         	b	0x7009f98e <Sciclient_rmIrqRouteValidate+0x54e> @ imm = #-0x2
7009f98e: 981a         	ldr	r0, [sp, #0x68]
7009f990: 8800         	ldrh	r0, [r0]
7009f992: f8bd 1056    	ldrh.w	r1, [sp, #0x56]
7009f996: f00e f86b    	bl	0x700ada70 <Sciclient_rmIrOutpIsFree> @ imm = #0xe0d6
7009f99a: b920         	cbnz	r0, 0x7009f9a6 <Sciclient_rmIrqRouteValidate+0x566> @ imm = #0x8
7009f99c: e7ff         	b	0x7009f99e <Sciclient_rmIrqRouteValidate+0x55e> @ imm = #-0x2
7009f99e: 2001         	movs	r0, #0x1
7009f9a0: f88d 005f    	strb.w	r0, [sp, #0x5f]
7009f9a4: e7ff         	b	0x7009f9a6 <Sciclient_rmIrqRouteValidate+0x566> @ imm = #-0x2
7009f9a6: e7ff         	b	0x7009f9a8 <Sciclient_rmIrqRouteValidate+0x568> @ imm = #-0x2
7009f9a8: e7ff         	b	0x7009f9aa <Sciclient_rmIrqRouteValidate+0x56a> @ imm = #-0x2
7009f9aa: e7ff         	b	0x7009f9ac <Sciclient_rmIrqRouteValidate+0x56c> @ imm = #-0x2
7009f9ac: f89d 005f    	ldrb.w	r0, [sp, #0x5f]
7009f9b0: 07c0         	lsls	r0, r0, #0x1f
7009f9b2: b360         	cbz	r0, 0x7009fa0e <Sciclient_rmIrqRouteValidate+0x5ce> @ imm = #0x58
7009f9b4: e7ff         	b	0x7009f9b6 <Sciclient_rmIrqRouteValidate+0x576> @ imm = #-0x2
7009f9b6: f89d 005e    	ldrb.w	r0, [sp, #0x5e]
7009f9ba: 07c0         	lsls	r0, r0, #0x1f
7009f9bc: b338         	cbz	r0, 0x7009fa0e <Sciclient_rmIrqRouteValidate+0x5ce> @ imm = #0x4e
7009f9be: e7ff         	b	0x7009f9c0 <Sciclient_rmIrqRouteValidate+0x580> @ imm = #-0x2
7009f9c0: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
7009f9c4: 9000         	str	r0, [sp]
7009f9c6: f014 f8c3    	bl	0x700b3b50 <Sciclient_rmPsGetPsp> @ imm = #0x14186
7009f9ca: 4601         	mov	r1, r0
7009f9cc: 9800         	ldr	r0, [sp]
7009f9ce: 3901         	subs	r1, #0x1
7009f9d0: 4288         	cmp	r0, r1
7009f9d2: d20f         	bhs	0x7009f9f4 <Sciclient_rmIrqRouteValidate+0x5b4> @ imm = #0x1e
7009f9d4: e7ff         	b	0x7009f9d6 <Sciclient_rmIrqRouteValidate+0x596> @ imm = #-0x2
7009f9d6: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
7009f9da: 3001         	adds	r0, #0x1
7009f9dc: f8bd 1054    	ldrh.w	r1, [sp, #0x54]
7009f9e0: b280         	uxth	r0, r0
7009f9e2: f011 ff7d    	bl	0x700b18e0 <Sciclient_rmPsSetInp> @ imm = #0x11efa
7009f9e6: b120         	cbz	r0, 0x7009f9f2 <Sciclient_rmIrqRouteValidate+0x5b2> @ imm = #0x8
7009f9e8: e7ff         	b	0x7009f9ea <Sciclient_rmIrqRouteValidate+0x5aa> @ imm = #-0x2
7009f9ea: 2000         	movs	r0, #0x0
7009f9ec: f88d 0073    	strb.w	r0, [sp, #0x73]
7009f9f0: e018         	b	0x7009fa24 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x30
7009f9f2: e7ff         	b	0x7009f9f4 <Sciclient_rmIrqRouteValidate+0x5b4> @ imm = #-0x2
7009f9f4: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
7009f9f8: f8bd 1056    	ldrh.w	r1, [sp, #0x56]
7009f9fc: f011 ff98    	bl	0x700b1930 <Sciclient_rmPsSetOutp> @ imm = #0x11f30
7009fa00: b120         	cbz	r0, 0x7009fa0c <Sciclient_rmIrqRouteValidate+0x5cc> @ imm = #0x8
7009fa02: e7ff         	b	0x7009fa04 <Sciclient_rmIrqRouteValidate+0x5c4> @ imm = #-0x2
7009fa04: 2000         	movs	r0, #0x0
7009fa06: f88d 0073    	strb.w	r0, [sp, #0x73]
7009fa0a: e00b         	b	0x7009fa24 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0x16
7009fa0c: e003         	b	0x7009fa16 <Sciclient_rmIrqRouteValidate+0x5d6> @ imm = #0x6
7009fa0e: 2000         	movs	r0, #0x0
7009fa10: f88d 0073    	strb.w	r0, [sp, #0x73]
7009fa14: e006         	b	0x7009fa24 <Sciclient_rmIrqRouteValidate+0x5e4> @ imm = #0xc
7009fa16: e7ff         	b	0x7009fa18 <Sciclient_rmIrqRouteValidate+0x5d8> @ imm = #-0x2
7009fa18: f8bd 0070    	ldrh.w	r0, [sp, #0x70]
7009fa1c: 3001         	adds	r0, #0x1
7009fa1e: f8ad 0070    	strh.w	r0, [sp, #0x70]
7009fa22: e57b         	b	0x7009f51c <Sciclient_rmIrqRouteValidate+0xdc> @ imm = #-0x50a
7009fa24: f89d 0073    	ldrb.w	r0, [sp, #0x73]
7009fa28: f000 0001    	and	r0, r0, #0x1
7009fa2c: b01e         	add	sp, #0x78
7009fa2e: bd80         	pop	{r7, pc}

7009fa30 <_ftoa>:
7009fa30: b570         	push	{r4, r5, r6, lr}
7009fa32: b0a6         	sub	sp, #0x98
7009fa34: f10d 0c34    	add.w	r12, sp, #0x34
7009fa38: f8cd c020    	str.w	r12, [sp, #0x20]
7009fa3c: 4684         	mov	r12, r0
7009fa3e: 9808         	ldr	r0, [sp, #0x20]
7009fa40: f8dd e0b0    	ldr.w	lr, [sp, #0xb0]
7009fa44: f8dd e0ac    	ldr.w	lr, [sp, #0xac]
7009fa48: f8dd e0a8    	ldr.w	lr, [sp, #0xa8]
7009fa4c: f8cd c090    	str.w	r12, [sp, #0x90]
7009fa50: 9123         	str	r1, [sp, #0x8c]
7009fa52: 9222         	str	r2, [sp, #0x88]
7009fa54: 9321         	str	r3, [sp, #0x84]
7009fa56: ed80 0b11    	vstr	d0, [r0, #68]
7009fa5a: 2100         	movs	r1, #0x0
7009fa5c: 9115         	str	r1, [sp, #0x54]
7009fa5e: 9113         	str	r1, [sp, #0x4c]
7009fa60: 9112         	str	r1, [sp, #0x48]
7009fa62: ed90 0b11    	vldr	d0, [r0, #68]
7009fa66: eeb4 0b40    	vcmp.f64	d0, d0
7009fa6a: eef1 fa10    	vmrs	APSR_nzcv, fpscr
7009fa6e: d71a         	bvc	0x7009faa6 <_ftoa+0x76> @ imm = #0x34
7009fa70: e7ff         	b	0x7009fa72 <_ftoa+0x42> @ imm = #-0x2
7009fa72: 9824         	ldr	r0, [sp, #0x90]
7009fa74: 9923         	ldr	r1, [sp, #0x8c]
7009fa76: 9a22         	ldr	r2, [sp, #0x88]
7009fa78: 9b21         	ldr	r3, [sp, #0x84]
7009fa7a: f8dd c0ac    	ldr.w	r12, [sp, #0xac]
7009fa7e: 9c2c         	ldr	r4, [sp, #0xb0]
7009fa80: 46ee         	mov	lr, sp
7009fa82: f8ce 400c    	str.w	r4, [lr, #0xc]
7009fa86: f8ce c008    	str.w	r12, [lr, #0x8]
7009fa8a: f04f 0c03    	mov.w	r12, #0x3
7009fa8e: f8ce c004    	str.w	r12, [lr, #0x4]
7009fa92: f246 6c1c    	movw	r12, #0x661c
7009fa96: f2c7 0c0b    	movt	r12, #0x700b
7009fa9a: f8ce c000    	str.w	r12, [lr]
7009fa9e: f00c fcb7    	bl	0x700ac410 <_out_rev>   @ imm = #0xc96e
7009faa2: 9025         	str	r0, [sp, #0x94]
7009faa4: e2b2         	b	0x700a000c <_ftoa+0x5dc> @ imm = #0x564
7009faa6: 9808         	ldr	r0, [sp, #0x20]
7009faa8: ed90 0b11    	vldr	d0, [r0, #68]
7009faac: ed9f 1bce    	vldr	d1, [pc, #824]          @ 0x7009fde8 <_ftoa+0x3b8>
7009fab0: eeb4 0b41    	vcmp.f64	d0, d1
7009fab4: eef1 fa10    	vmrs	APSR_nzcv, fpscr
7009fab8: d51a         	bpl	0x7009faf0 <_ftoa+0xc0> @ imm = #0x34
7009faba: e7ff         	b	0x7009fabc <_ftoa+0x8c> @ imm = #-0x2
7009fabc: 9824         	ldr	r0, [sp, #0x90]
7009fabe: 9923         	ldr	r1, [sp, #0x8c]
7009fac0: 9a22         	ldr	r2, [sp, #0x88]
7009fac2: 9b21         	ldr	r3, [sp, #0x84]
7009fac4: f8dd c0ac    	ldr.w	r12, [sp, #0xac]
7009fac8: 9c2c         	ldr	r4, [sp, #0xb0]
7009faca: 46ee         	mov	lr, sp
7009facc: f8ce 400c    	str.w	r4, [lr, #0xc]
7009fad0: f8ce c008    	str.w	r12, [lr, #0x8]
7009fad4: f04f 0c04    	mov.w	r12, #0x4
7009fad8: f8ce c004    	str.w	r12, [lr, #0x4]
7009fadc: f246 6c02    	movw	r12, #0x6602
7009fae0: f2c7 0c0b    	movt	r12, #0x700b
7009fae4: f8ce c000    	str.w	r12, [lr]
7009fae8: f00c fc92    	bl	0x700ac410 <_out_rev>   @ imm = #0xc924
7009faec: 9025         	str	r0, [sp, #0x94]
7009faee: e28d         	b	0x700a000c <_ftoa+0x5dc> @ imm = #0x51a
7009faf0: 9808         	ldr	r0, [sp, #0x20]
7009faf2: ed90 0b11    	vldr	d0, [r0, #68]
7009faf6: ed9f 1bbe    	vldr	d1, [pc, #760]          @ 0x7009fdf0 <_ftoa+0x3c0>
7009fafa: eeb4 0b41    	vcmp.f64	d0, d1
7009fafe: eef1 fa10    	vmrs	APSR_nzcv, fpscr
7009fb02: dd26         	ble	0x7009fb52 <_ftoa+0x122> @ imm = #0x4c
7009fb04: e7ff         	b	0x7009fb06 <_ftoa+0xd6> @ imm = #-0x2
7009fb06: 9824         	ldr	r0, [sp, #0x90]
7009fb08: 9923         	ldr	r1, [sp, #0x8c]
7009fb0a: 9a22         	ldr	r2, [sp, #0x88]
7009fb0c: 9b21         	ldr	r3, [sp, #0x84]
7009fb0e: 9e2c         	ldr	r6, [sp, #0xb0]
7009fb10: f006 0e04    	and	lr, r6, #0x4
7009fb14: f246 6407    	movw	r4, #0x6607
7009fb18: f2c7 040b    	movt	r4, #0x700b
7009fb1c: f246 6c18    	movw	r12, #0x6618
7009fb20: f2c7 0c0b    	movt	r12, #0x700b
7009fb24: f1be 0f00    	cmp.w	lr, #0x0
7009fb28: bf18         	it	ne
7009fb2a: 46a4         	movne	r12, r4
7009fb2c: 2403         	movs	r4, #0x3
7009fb2e: f1be 0f00    	cmp.w	lr, #0x0
7009fb32: bf18         	it	ne
7009fb34: 2404         	movne	r4, #0x4
7009fb36: 9d2b         	ldr	r5, [sp, #0xac]
7009fb38: 46ee         	mov	lr, sp
7009fb3a: f8ce 600c    	str.w	r6, [lr, #0xc]
7009fb3e: f8ce 5008    	str.w	r5, [lr, #0x8]
7009fb42: f8ce 4004    	str.w	r4, [lr, #0x4]
7009fb46: f8ce c000    	str.w	r12, [lr]
7009fb4a: f00c fc61    	bl	0x700ac410 <_out_rev>   @ imm = #0xc8c2
7009fb4e: 9025         	str	r0, [sp, #0x94]
7009fb50: e25c         	b	0x700a000c <_ftoa+0x5dc> @ imm = #0x4b8
7009fb52: 9808         	ldr	r0, [sp, #0x20]
7009fb54: ed90 0b11    	vldr	d0, [r0, #68]
7009fb58: ed9f 1ba7    	vldr	d1, [pc, #668]          @ 0x7009fdf8 <_ftoa+0x3c8>
7009fb5c: eeb4 0b41    	vcmp.f64	d0, d1
7009fb60: eef1 fa10    	vmrs	APSR_nzcv, fpscr
7009fb64: dc0b         	bgt	0x7009fb7e <_ftoa+0x14e> @ imm = #0x16
7009fb66: e7ff         	b	0x7009fb68 <_ftoa+0x138> @ imm = #-0x2
7009fb68: 9808         	ldr	r0, [sp, #0x20]
7009fb6a: ed90 0b11    	vldr	d0, [r0, #68]
7009fb6e: ed9f 1ba4    	vldr	d1, [pc, #656]          @ 0x7009fe00 <_ftoa+0x3d0>
7009fb72: eeb4 0b41    	vcmp.f64	d0, d1
7009fb76: eef1 fa10    	vmrs	APSR_nzcv, fpscr
7009fb7a: d517         	bpl	0x7009fbac <_ftoa+0x17c> @ imm = #0x2e
7009fb7c: e7ff         	b	0x7009fb7e <_ftoa+0x14e> @ imm = #-0x2
7009fb7e: f8dd c020    	ldr.w	r12, [sp, #0x20]
7009fb82: 9824         	ldr	r0, [sp, #0x90]
7009fb84: 9923         	ldr	r1, [sp, #0x8c]
7009fb86: 9a22         	ldr	r2, [sp, #0x88]
7009fb88: 9b21         	ldr	r3, [sp, #0x84]
7009fb8a: ed9c 0b11    	vldr	d0, [r12, #68]
7009fb8e: f8dd c0a8    	ldr.w	r12, [sp, #0xa8]
7009fb92: 9c2b         	ldr	r4, [sp, #0xac]
7009fb94: 9d2c         	ldr	r5, [sp, #0xb0]
7009fb96: 46ee         	mov	lr, sp
7009fb98: f8ce 5008    	str.w	r5, [lr, #0x8]
7009fb9c: f8ce 4004    	str.w	r4, [lr, #0x4]
7009fba0: f8ce c000    	str.w	r12, [lr]
7009fba4: f000 fa3c    	bl	0x700a0020 <_etoa>      @ imm = #0x478
7009fba8: 9025         	str	r0, [sp, #0x94]
7009fbaa: e22f         	b	0x700a000c <_ftoa+0x5dc> @ imm = #0x45e
7009fbac: 9808         	ldr	r0, [sp, #0x20]
7009fbae: f04f 0100    	mov.w	r1, #0x0
7009fbb2: f88d 1047    	strb.w	r1, [sp, #0x47]
7009fbb6: ed90 0b11    	vldr	d0, [r0, #68]
7009fbba: eeb5 0b40    	vcmp.f64	d0, #0
7009fbbe: eef1 fa10    	vmrs	APSR_nzcv, fpscr
7009fbc2: d50e         	bpl	0x7009fbe2 <_ftoa+0x1b2> @ imm = #0x1c
7009fbc4: e7ff         	b	0x7009fbc6 <_ftoa+0x196> @ imm = #-0x2
7009fbc6: 9808         	ldr	r0, [sp, #0x20]
7009fbc8: f04f 0101    	mov.w	r1, #0x1
7009fbcc: f88d 1047    	strb.w	r1, [sp, #0x47]
7009fbd0: ed90 1b11    	vldr	d1, [r0, #68]
7009fbd4: ed9f 0b8c    	vldr	d0, [pc, #560]          @ 0x7009fe08 <_ftoa+0x3d8>
7009fbd8: ee30 0b41    	vsub.f64	d0, d0, d1
7009fbdc: ed80 0b11    	vstr	d0, [r0, #68]
7009fbe0: e7ff         	b	0x7009fbe2 <_ftoa+0x1b2> @ imm = #-0x2
7009fbe2: f89d 00b1    	ldrb.w	r0, [sp, #0xb1]
7009fbe6: ea4f 7040    	lsl.w	r0, r0, #0x1d
7009fbea: 2800         	cmp	r0, #0x0
7009fbec: d403         	bmi	0x7009fbf6 <_ftoa+0x1c6> @ imm = #0x6
7009fbee: e7ff         	b	0x7009fbf0 <_ftoa+0x1c0> @ imm = #-0x2
7009fbf0: 2006         	movs	r0, #0x6
7009fbf2: 902a         	str	r0, [sp, #0xa8]
7009fbf4: e7ff         	b	0x7009fbf6 <_ftoa+0x1c6> @ imm = #-0x2
7009fbf6: e7ff         	b	0x7009fbf8 <_ftoa+0x1c8> @ imm = #-0x2
7009fbf8: 9915         	ldr	r1, [sp, #0x54]
7009fbfa: 2000         	movs	r0, #0x0
7009fbfc: 291f         	cmp	r1, #0x1f
7009fbfe: 9007         	str	r0, [sp, #0x1c]
7009fc00: d807         	bhi	0x7009fc12 <_ftoa+0x1e2> @ imm = #0xe
7009fc02: e7ff         	b	0x7009fc04 <_ftoa+0x1d4> @ imm = #-0x2
7009fc04: 992a         	ldr	r1, [sp, #0xa8]
7009fc06: 2000         	movs	r0, #0x0
7009fc08: 2909         	cmp	r1, #0x9
7009fc0a: bf88         	it	hi
7009fc0c: 2001         	movhi	r0, #0x1
7009fc0e: 9007         	str	r0, [sp, #0x1c]
7009fc10: e7ff         	b	0x7009fc12 <_ftoa+0x1e2> @ imm = #-0x2
7009fc12: 9807         	ldr	r0, [sp, #0x1c]
7009fc14: 07c0         	lsls	r0, r0, #0x1f
7009fc16: b150         	cbz	r0, 0x7009fc2e <_ftoa+0x1fe> @ imm = #0x14
7009fc18: e7ff         	b	0x7009fc1a <_ftoa+0x1ea> @ imm = #-0x2
7009fc1a: 9a15         	ldr	r2, [sp, #0x54]
7009fc1c: 1c50         	adds	r0, r2, #0x1
7009fc1e: 9015         	str	r0, [sp, #0x54]
7009fc20: a916         	add	r1, sp, #0x58
7009fc22: 2030         	movs	r0, #0x30
7009fc24: 5488         	strb	r0, [r1, r2]
7009fc26: 982a         	ldr	r0, [sp, #0xa8]
7009fc28: 3801         	subs	r0, #0x1
7009fc2a: 902a         	str	r0, [sp, #0xa8]
7009fc2c: e7e4         	b	0x7009fbf8 <_ftoa+0x1c8> @ imm = #-0x38
7009fc2e: 9808         	ldr	r0, [sp, #0x20]
7009fc30: ed90 0b11    	vldr	d0, [r0, #68]
7009fc34: eebd 0bc0    	vcvt.s32.f64	s0, d0
7009fc38: ed80 0a03    	vstr	s0, [r0, #12]
7009fc3c: ed90 0b11    	vldr	d0, [r0, #68]
7009fc40: ed90 1a03    	vldr	s2, [r0, #12]
7009fc44: eeb8 1bc1    	vcvt.f64.s32	d1, s2
7009fc48: ee30 0b41    	vsub.f64	d0, d0, d1
7009fc4c: 9a2a         	ldr	r2, [sp, #0xa8]
7009fc4e: f645 11a8    	movw	r1, #0x59a8
7009fc52: f2c7 010b    	movt	r1, #0x700b
7009fc56: eb01 01c2    	add.w	r1, r1, r2, lsl #3
7009fc5a: ed91 1b00    	vldr	d1, [r1]
7009fc5e: ee20 0b01    	vmul.f64	d0, d0, d1
7009fc62: ed80 0b01    	vstr	d0, [r0, #4]
7009fc66: ed90 0b01    	vldr	d0, [r0, #4]
7009fc6a: eebc 0bc0    	vcvt.u32.f64	s0, d0
7009fc6e: ed80 0a00    	vstr	s0, [r0]
7009fc72: ed90 0b01    	vldr	d0, [r0, #4]
7009fc76: ed90 1a00    	vldr	s2, [r0]
7009fc7a: eeb8 1b41    	vcvt.f64.u32	d1, s2
7009fc7e: ee30 0b41    	vsub.f64	d0, d0, d1
7009fc82: ed80 0b05    	vstr	d0, [r0, #20]
7009fc86: ed90 0b05    	vldr	d0, [r0, #20]
7009fc8a: eeb6 1b00    	vmov.f64	d1, #5.000000e-01
7009fc8e: eeb4 0b41    	vcmp.f64	d0, d1
7009fc92: eef1 fa10    	vmrs	APSR_nzcv, fpscr
7009fc96: dd1f         	ble	0x7009fcd8 <_ftoa+0x2a8> @ imm = #0x3e
7009fc98: e7ff         	b	0x7009fc9a <_ftoa+0x26a> @ imm = #-0x2
7009fc9a: 9808         	ldr	r0, [sp, #0x20]
7009fc9c: 990d         	ldr	r1, [sp, #0x34]
7009fc9e: 3101         	adds	r1, #0x1
7009fca0: 910d         	str	r1, [sp, #0x34]
7009fca2: ed90 0a00    	vldr	s0, [r0]
7009fca6: eeb8 0b40    	vcvt.f64.u32	d0, s0
7009fcaa: 992a         	ldr	r1, [sp, #0xa8]
7009fcac: f645 10a8    	movw	r0, #0x59a8
7009fcb0: f2c7 000b    	movt	r0, #0x700b
7009fcb4: eb00 00c1    	add.w	r0, r0, r1, lsl #3
7009fcb8: ed90 1b00    	vldr	d1, [r0]
7009fcbc: eeb4 0b41    	vcmp.f64	d0, d1
7009fcc0: eef1 fa10    	vmrs	APSR_nzcv, fpscr
7009fcc4: db07         	blt	0x7009fcd6 <_ftoa+0x2a6> @ imm = #0xe
7009fcc6: e7ff         	b	0x7009fcc8 <_ftoa+0x298> @ imm = #-0x2
7009fcc8: f04f 0000    	mov.w	r0, #0x0
7009fccc: 900d         	str	r0, [sp, #0x34]
7009fcce: 9810         	ldr	r0, [sp, #0x40]
7009fcd0: 3001         	adds	r0, #0x1
7009fcd2: 9010         	str	r0, [sp, #0x40]
7009fcd4: e7ff         	b	0x7009fcd6 <_ftoa+0x2a6> @ imm = #-0x2
7009fcd6: e019         	b	0x7009fd0c <_ftoa+0x2dc> @ imm = #0x32
7009fcd8: 9808         	ldr	r0, [sp, #0x20]
7009fcda: ed90 0b05    	vldr	d0, [r0, #20]
7009fcde: eeb6 1b00    	vmov.f64	d1, #5.000000e-01
7009fce2: eeb4 0b41    	vcmp.f64	d0, d1
7009fce6: eef1 fa10    	vmrs	APSR_nzcv, fpscr
7009fcea: d501         	bpl	0x7009fcf0 <_ftoa+0x2c0> @ imm = #0x2
7009fcec: e7ff         	b	0x7009fcee <_ftoa+0x2be> @ imm = #-0x2
7009fcee: e00c         	b	0x7009fd0a <_ftoa+0x2da> @ imm = #0x18
7009fcf0: 980d         	ldr	r0, [sp, #0x34]
7009fcf2: b128         	cbz	r0, 0x7009fd00 <_ftoa+0x2d0> @ imm = #0xa
7009fcf4: e7ff         	b	0x7009fcf6 <_ftoa+0x2c6> @ imm = #-0x2
7009fcf6: f89d 0034    	ldrb.w	r0, [sp, #0x34]
7009fcfa: 07c0         	lsls	r0, r0, #0x1f
7009fcfc: b120         	cbz	r0, 0x7009fd08 <_ftoa+0x2d8> @ imm = #0x8
7009fcfe: e7ff         	b	0x7009fd00 <_ftoa+0x2d0> @ imm = #-0x2
7009fd00: 980d         	ldr	r0, [sp, #0x34]
7009fd02: 3001         	adds	r0, #0x1
7009fd04: 900d         	str	r0, [sp, #0x34]
7009fd06: e7ff         	b	0x7009fd08 <_ftoa+0x2d8> @ imm = #-0x2
7009fd08: e7ff         	b	0x7009fd0a <_ftoa+0x2da> @ imm = #-0x2
7009fd0a: e7ff         	b	0x7009fd0c <_ftoa+0x2dc> @ imm = #-0x2
7009fd0c: 982a         	ldr	r0, [sp, #0xa8]
7009fd0e: bb58         	cbnz	r0, 0x7009fd68 <_ftoa+0x338> @ imm = #0x56
7009fd10: e7ff         	b	0x7009fd12 <_ftoa+0x2e2> @ imm = #-0x2
7009fd12: 9808         	ldr	r0, [sp, #0x20]
7009fd14: ed90 0b11    	vldr	d0, [r0, #68]
7009fd18: ed90 1a03    	vldr	s2, [r0, #12]
7009fd1c: eeb8 1bc1    	vcvt.f64.s32	d1, s2
7009fd20: ee30 0b41    	vsub.f64	d0, d0, d1
7009fd24: ed80 0b05    	vstr	d0, [r0, #20]
7009fd28: ed90 0b05    	vldr	d0, [r0, #20]
7009fd2c: eeb6 1b00    	vmov.f64	d1, #5.000000e-01
7009fd30: eeb4 0b41    	vcmp.f64	d0, d1
7009fd34: eef1 fa10    	vmrs	APSR_nzcv, fpscr
7009fd38: d50b         	bpl	0x7009fd52 <_ftoa+0x322> @ imm = #0x16
7009fd3a: e7ff         	b	0x7009fd3c <_ftoa+0x30c> @ imm = #-0x2
7009fd3c: 9808         	ldr	r0, [sp, #0x20]
7009fd3e: ed90 0b05    	vldr	d0, [r0, #20]
7009fd42: eeb6 1b00    	vmov.f64	d1, #5.000000e-01
7009fd46: eeb4 0b41    	vcmp.f64	d0, d1
7009fd4a: eef1 fa10    	vmrs	APSR_nzcv, fpscr
7009fd4e: dd0a         	ble	0x7009fd66 <_ftoa+0x336> @ imm = #0x14
7009fd50: e7ff         	b	0x7009fd52 <_ftoa+0x322> @ imm = #-0x2
7009fd52: f89d 0040    	ldrb.w	r0, [sp, #0x40]
7009fd56: ea4f 70c0    	lsl.w	r0, r0, #0x1f
7009fd5a: b120         	cbz	r0, 0x7009fd66 <_ftoa+0x336> @ imm = #0x8
7009fd5c: e7ff         	b	0x7009fd5e <_ftoa+0x32e> @ imm = #-0x2
7009fd5e: 9810         	ldr	r0, [sp, #0x40]
7009fd60: 3001         	adds	r0, #0x1
7009fd62: 9010         	str	r0, [sp, #0x40]
7009fd64: e7ff         	b	0x7009fd66 <_ftoa+0x336> @ imm = #-0x2
7009fd66: e0b0         	b	0x7009feca <_ftoa+0x49a> @ imm = #0x160
7009fd68: 982a         	ldr	r0, [sp, #0xa8]
7009fd6a: 900c         	str	r0, [sp, #0x30]
7009fd6c: 2001         	movs	r0, #0x1
7009fd6e: 900b         	str	r0, [sp, #0x2c]
7009fd70: 900a         	str	r0, [sp, #0x28]
7009fd72: e7ff         	b	0x7009fd74 <_ftoa+0x344> @ imm = #-0x2
7009fd74: 9815         	ldr	r0, [sp, #0x54]
7009fd76: 281f         	cmp	r0, #0x1f
7009fd78: d85f         	bhi	0x7009fe3a <_ftoa+0x40a> @ imm = #0xbe
7009fd7a: e7ff         	b	0x7009fd7c <_ftoa+0x34c> @ imm = #-0x2
7009fd7c: 980c         	ldr	r0, [sp, #0x30]
7009fd7e: 3801         	subs	r0, #0x1
7009fd80: 900c         	str	r0, [sp, #0x30]
7009fd82: 980d         	ldr	r0, [sp, #0x34]
7009fd84: f64c 41cd    	movw	r1, #0xcccd
7009fd88: f6cc 41cc    	movt	r1, #0xcccc
7009fd8c: fba0 2101    	umull	r2, r1, r0, r1
7009fd90: ea4f 01d1    	lsr.w	r1, r1, #0x3
7009fd94: eb01 0181    	add.w	r1, r1, r1, lsl #2
7009fd98: eba0 0041    	sub.w	r0, r0, r1, lsl #1
7009fd9c: f040 0030    	orr	r0, r0, #0x30
7009fda0: f88d 0027    	strb.w	r0, [sp, #0x27]
7009fda4: f89d 00b1    	ldrb.w	r0, [sp, #0xb1]
7009fda8: 0700         	lsls	r0, r0, #0x1c
7009fdaa: 2800         	cmp	r0, #0x0
7009fdac: d518         	bpl	0x7009fde0 <_ftoa+0x3b0> @ imm = #0x30
7009fdae: e7ff         	b	0x7009fdb0 <_ftoa+0x380> @ imm = #-0x2
7009fdb0: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
7009fdb4: 06c0         	lsls	r0, r0, #0x1b
7009fdb6: 2800         	cmp	r0, #0x0
7009fdb8: d412         	bmi	0x7009fde0 <_ftoa+0x3b0> @ imm = #0x24
7009fdba: e7ff         	b	0x7009fdbc <_ftoa+0x38c> @ imm = #-0x2
7009fdbc: 980b         	ldr	r0, [sp, #0x2c]
7009fdbe: b170         	cbz	r0, 0x7009fdde <_ftoa+0x3ae> @ imm = #0x1c
7009fdc0: e7ff         	b	0x7009fdc2 <_ftoa+0x392> @ imm = #-0x2
7009fdc2: f89d 0027    	ldrb.w	r0, [sp, #0x27]
7009fdc6: 2830         	cmp	r0, #0x30
7009fdc8: d103         	bne	0x7009fdd2 <_ftoa+0x3a2> @ imm = #0x6
7009fdca: e7ff         	b	0x7009fdcc <_ftoa+0x39c> @ imm = #-0x2
7009fdcc: 2000         	movs	r0, #0x0
7009fdce: 900a         	str	r0, [sp, #0x28]
7009fdd0: e004         	b	0x7009fddc <_ftoa+0x3ac> @ imm = #0x8
7009fdd2: 2000         	movs	r0, #0x0
7009fdd4: 900b         	str	r0, [sp, #0x2c]
7009fdd6: 2001         	movs	r0, #0x1
7009fdd8: 900a         	str	r0, [sp, #0x28]
7009fdda: e7ff         	b	0x7009fddc <_ftoa+0x3ac> @ imm = #-0x2
7009fddc: e7ff         	b	0x7009fdde <_ftoa+0x3ae> @ imm = #-0x2
7009fdde: e7ff         	b	0x7009fde0 <_ftoa+0x3b0> @ imm = #-0x2
7009fde0: 980a         	ldr	r0, [sp, #0x28]
7009fde2: b1e8         	cbz	r0, 0x7009fe20 <_ftoa+0x3f0> @ imm = #0x3a
7009fde4: e014         	b	0x7009fe10 <_ftoa+0x3e0> @ imm = #0x28
7009fde6: bf00         	nop
7009fde8: ff ff ff ff  	.word	0xffffffff
7009fdec: ff ff ef ff  	.word	0xffefffff
7009fdf0: ff ff ff ff  	.word	0xffffffff
7009fdf4: ff ff ef 7f  	.word	0x7fefffff
7009fdf8: 00 00 00 00  	.word	0x00000000
7009fdfc: 65 cd cd 41  	.word	0x41cdcd65
7009fe00: 00 00 00 00  	.word	0x00000000
7009fe04: 65 cd cd c1  	.word	0xc1cdcd65
7009fe08: 00 00 00 00  	.word	0x00000000
7009fe0c: 00 00 00 00  	.word	0x00000000
7009fe10: f89d 0027    	ldrb.w	r0, [sp, #0x27]
7009fe14: 9a15         	ldr	r2, [sp, #0x54]
7009fe16: 1c51         	adds	r1, r2, #0x1
7009fe18: 9115         	str	r1, [sp, #0x54]
7009fe1a: a916         	add	r1, sp, #0x58
7009fe1c: 5488         	strb	r0, [r1, r2]
7009fe1e: e7ff         	b	0x7009fe20 <_ftoa+0x3f0> @ imm = #-0x2
7009fe20: 980d         	ldr	r0, [sp, #0x34]
7009fe22: f64c 41cd    	movw	r1, #0xcccd
7009fe26: f6cc 41cc    	movt	r1, #0xcccc
7009fe2a: fba0 1001    	umull	r1, r0, r0, r1
7009fe2e: 08c0         	lsrs	r0, r0, #0x3
7009fe30: 900d         	str	r0, [sp, #0x34]
7009fe32: b908         	cbnz	r0, 0x7009fe38 <_ftoa+0x408> @ imm = #0x2
7009fe34: e7ff         	b	0x7009fe36 <_ftoa+0x406> @ imm = #-0x2
7009fe36: e000         	b	0x7009fe3a <_ftoa+0x40a> @ imm = #0x0
7009fe38: e79c         	b	0x7009fd74 <_ftoa+0x344> @ imm = #-0xc8
7009fe3a: f89d 00b1    	ldrb.w	r0, [sp, #0xb1]
7009fe3e: 0700         	lsls	r0, r0, #0x1c
7009fe40: 2800         	cmp	r0, #0x0
7009fe42: d50a         	bpl	0x7009fe5a <_ftoa+0x42a> @ imm = #0x14
7009fe44: e7ff         	b	0x7009fe46 <_ftoa+0x416> @ imm = #-0x2
7009fe46: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
7009fe4a: 06c0         	lsls	r0, r0, #0x1b
7009fe4c: 2800         	cmp	r0, #0x0
7009fe4e: d404         	bmi	0x7009fe5a <_ftoa+0x42a> @ imm = #0x8
7009fe50: e7ff         	b	0x7009fe52 <_ftoa+0x422> @ imm = #-0x2
7009fe52: 980b         	ldr	r0, [sp, #0x2c]
7009fe54: b108         	cbz	r0, 0x7009fe5a <_ftoa+0x42a> @ imm = #0x2
7009fe56: e7ff         	b	0x7009fe58 <_ftoa+0x428> @ imm = #-0x2
7009fe58: e01a         	b	0x7009fe90 <_ftoa+0x460> @ imm = #0x34
7009fe5a: e7ff         	b	0x7009fe5c <_ftoa+0x42c> @ imm = #-0x2
7009fe5c: 9915         	ldr	r1, [sp, #0x54]
7009fe5e: 2000         	movs	r0, #0x0
7009fe60: 291f         	cmp	r1, #0x1f
7009fe62: 9006         	str	r0, [sp, #0x18]
7009fe64: d808         	bhi	0x7009fe78 <_ftoa+0x448> @ imm = #0x10
7009fe66: e7ff         	b	0x7009fe68 <_ftoa+0x438> @ imm = #-0x2
7009fe68: 980c         	ldr	r0, [sp, #0x30]
7009fe6a: 1e41         	subs	r1, r0, #0x1
7009fe6c: 910c         	str	r1, [sp, #0x30]
7009fe6e: 2800         	cmp	r0, #0x0
7009fe70: bf18         	it	ne
7009fe72: 2001         	movne	r0, #0x1
7009fe74: 9006         	str	r0, [sp, #0x18]
7009fe76: e7ff         	b	0x7009fe78 <_ftoa+0x448> @ imm = #-0x2
7009fe78: 9806         	ldr	r0, [sp, #0x18]
7009fe7a: 07c0         	lsls	r0, r0, #0x1f
7009fe7c: b138         	cbz	r0, 0x7009fe8e <_ftoa+0x45e> @ imm = #0xe
7009fe7e: e7ff         	b	0x7009fe80 <_ftoa+0x450> @ imm = #-0x2
7009fe80: 9a15         	ldr	r2, [sp, #0x54]
7009fe82: 1c50         	adds	r0, r2, #0x1
7009fe84: 9015         	str	r0, [sp, #0x54]
7009fe86: a916         	add	r1, sp, #0x58
7009fe88: 2030         	movs	r0, #0x30
7009fe8a: 5488         	strb	r0, [r1, r2]
7009fe8c: e7e6         	b	0x7009fe5c <_ftoa+0x42c> @ imm = #-0x34
7009fe8e: e7ff         	b	0x7009fe90 <_ftoa+0x460> @ imm = #-0x2
7009fe90: 9815         	ldr	r0, [sp, #0x54]
7009fe92: 281f         	cmp	r0, #0x1f
7009fe94: d818         	bhi	0x7009fec8 <_ftoa+0x498> @ imm = #0x30
7009fe96: e7ff         	b	0x7009fe98 <_ftoa+0x468> @ imm = #-0x2
7009fe98: f89d 00b1    	ldrb.w	r0, [sp, #0xb1]
7009fe9c: 0700         	lsls	r0, r0, #0x1c
7009fe9e: 2800         	cmp	r0, #0x0
7009fea0: d50a         	bpl	0x7009feb8 <_ftoa+0x488> @ imm = #0x14
7009fea2: e7ff         	b	0x7009fea4 <_ftoa+0x474> @ imm = #-0x2
7009fea4: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
7009fea8: 06c0         	lsls	r0, r0, #0x1b
7009feaa: 2800         	cmp	r0, #0x0
7009feac: d404         	bmi	0x7009feb8 <_ftoa+0x488> @ imm = #0x8
7009feae: e7ff         	b	0x7009feb0 <_ftoa+0x480> @ imm = #-0x2
7009feb0: 980b         	ldr	r0, [sp, #0x2c]
7009feb2: b108         	cbz	r0, 0x7009feb8 <_ftoa+0x488> @ imm = #0x2
7009feb4: e7ff         	b	0x7009feb6 <_ftoa+0x486> @ imm = #-0x2
7009feb6: e006         	b	0x7009fec6 <_ftoa+0x496> @ imm = #0xc
7009feb8: 9a15         	ldr	r2, [sp, #0x54]
7009feba: 1c50         	adds	r0, r2, #0x1
7009febc: 9015         	str	r0, [sp, #0x54]
7009febe: a916         	add	r1, sp, #0x58
7009fec0: 202e         	movs	r0, #0x2e
7009fec2: 5488         	strb	r0, [r1, r2]
7009fec4: e7ff         	b	0x7009fec6 <_ftoa+0x496> @ imm = #-0x2
7009fec6: e7ff         	b	0x7009fec8 <_ftoa+0x498> @ imm = #-0x2
7009fec8: e7ff         	b	0x7009feca <_ftoa+0x49a> @ imm = #-0x2
7009feca: e7ff         	b	0x7009fecc <_ftoa+0x49c> @ imm = #-0x2
7009fecc: 9815         	ldr	r0, [sp, #0x54]
7009fece: 281f         	cmp	r0, #0x1f
7009fed0: d820         	bhi	0x7009ff14 <_ftoa+0x4e4> @ imm = #0x40
7009fed2: e7ff         	b	0x7009fed4 <_ftoa+0x4a4> @ imm = #-0x2
7009fed4: 9810         	ldr	r0, [sp, #0x40]
7009fed6: f246 6167    	movw	r1, #0x6667
7009feda: f2c6 6166    	movt	r1, #0x6666
7009fede: fb50 f301    	smmul	r3, r0, r1
7009fee2: 089a         	lsrs	r2, r3, #0x2
7009fee4: eb02 72d3    	add.w	r2, r2, r3, lsr #31
7009fee8: eb02 0282    	add.w	r2, r2, r2, lsl #2
7009feec: eba0 0042    	sub.w	r0, r0, r2, lsl #1
7009fef0: 3030         	adds	r0, #0x30
7009fef2: 9b15         	ldr	r3, [sp, #0x54]
7009fef4: 1c5a         	adds	r2, r3, #0x1
7009fef6: 9215         	str	r2, [sp, #0x54]
7009fef8: aa16         	add	r2, sp, #0x58
7009fefa: 54d0         	strb	r0, [r2, r3]
7009fefc: 9810         	ldr	r0, [sp, #0x40]
7009fefe: fb50 f101    	smmul	r1, r0, r1
7009ff02: ea4f 00a1    	asr.w	r0, r1, #0x2
7009ff06: eb00 70d1    	add.w	r0, r0, r1, lsr #31
7009ff0a: 9010         	str	r0, [sp, #0x40]
7009ff0c: b908         	cbnz	r0, 0x7009ff12 <_ftoa+0x4e2> @ imm = #0x2
7009ff0e: e7ff         	b	0x7009ff10 <_ftoa+0x4e0> @ imm = #-0x2
7009ff10: e000         	b	0x7009ff14 <_ftoa+0x4e4> @ imm = #0x0
7009ff12: e7db         	b	0x7009fecc <_ftoa+0x49c> @ imm = #-0x4a
7009ff14: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
7009ff18: 0780         	lsls	r0, r0, #0x1e
7009ff1a: 2800         	cmp	r0, #0x0
7009ff1c: d432         	bmi	0x7009ff84 <_ftoa+0x554> @ imm = #0x64
7009ff1e: e7ff         	b	0x7009ff20 <_ftoa+0x4f0> @ imm = #-0x2
7009ff20: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
7009ff24: 07c0         	lsls	r0, r0, #0x1f
7009ff26: b368         	cbz	r0, 0x7009ff84 <_ftoa+0x554> @ imm = #0x5a
7009ff28: e7ff         	b	0x7009ff2a <_ftoa+0x4fa> @ imm = #-0x2
7009ff2a: 982b         	ldr	r0, [sp, #0xac]
7009ff2c: b178         	cbz	r0, 0x7009ff4e <_ftoa+0x51e> @ imm = #0x1e
7009ff2e: e7ff         	b	0x7009ff30 <_ftoa+0x500> @ imm = #-0x2
7009ff30: f89d 0047    	ldrb.w	r0, [sp, #0x47]
7009ff34: 07c0         	lsls	r0, r0, #0x1f
7009ff36: b930         	cbnz	r0, 0x7009ff46 <_ftoa+0x516> @ imm = #0xc
7009ff38: e7ff         	b	0x7009ff3a <_ftoa+0x50a> @ imm = #-0x2
7009ff3a: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
7009ff3e: f010 0f0c    	tst.w	r0, #0xc
7009ff42: d004         	beq	0x7009ff4e <_ftoa+0x51e> @ imm = #0x8
7009ff44: e7ff         	b	0x7009ff46 <_ftoa+0x516> @ imm = #-0x2
7009ff46: 982b         	ldr	r0, [sp, #0xac]
7009ff48: 3801         	subs	r0, #0x1
7009ff4a: 902b         	str	r0, [sp, #0xac]
7009ff4c: e7ff         	b	0x7009ff4e <_ftoa+0x51e> @ imm = #-0x2
7009ff4e: e7ff         	b	0x7009ff50 <_ftoa+0x520> @ imm = #-0x2
7009ff50: 9915         	ldr	r1, [sp, #0x54]
7009ff52: 9a2b         	ldr	r2, [sp, #0xac]
7009ff54: 2000         	movs	r0, #0x0
7009ff56: 4291         	cmp	r1, r2
7009ff58: 9005         	str	r0, [sp, #0x14]
7009ff5a: d207         	bhs	0x7009ff6c <_ftoa+0x53c> @ imm = #0xe
7009ff5c: e7ff         	b	0x7009ff5e <_ftoa+0x52e> @ imm = #-0x2
7009ff5e: 9915         	ldr	r1, [sp, #0x54]
7009ff60: 2000         	movs	r0, #0x0
7009ff62: 2920         	cmp	r1, #0x20
7009ff64: bf38         	it	lo
7009ff66: 2001         	movlo	r0, #0x1
7009ff68: 9005         	str	r0, [sp, #0x14]
7009ff6a: e7ff         	b	0x7009ff6c <_ftoa+0x53c> @ imm = #-0x2
7009ff6c: 9805         	ldr	r0, [sp, #0x14]
7009ff6e: 07c0         	lsls	r0, r0, #0x1f
7009ff70: b138         	cbz	r0, 0x7009ff82 <_ftoa+0x552> @ imm = #0xe
7009ff72: e7ff         	b	0x7009ff74 <_ftoa+0x544> @ imm = #-0x2
7009ff74: 9a15         	ldr	r2, [sp, #0x54]
7009ff76: 1c50         	adds	r0, r2, #0x1
7009ff78: 9015         	str	r0, [sp, #0x54]
7009ff7a: a916         	add	r1, sp, #0x58
7009ff7c: 2030         	movs	r0, #0x30
7009ff7e: 5488         	strb	r0, [r1, r2]
7009ff80: e7e6         	b	0x7009ff50 <_ftoa+0x520> @ imm = #-0x34
7009ff82: e7ff         	b	0x7009ff84 <_ftoa+0x554> @ imm = #-0x2
7009ff84: 9815         	ldr	r0, [sp, #0x54]
7009ff86: 281f         	cmp	r0, #0x1f
7009ff88: d829         	bhi	0x7009ffde <_ftoa+0x5ae> @ imm = #0x52
7009ff8a: e7ff         	b	0x7009ff8c <_ftoa+0x55c> @ imm = #-0x2
7009ff8c: f89d 0047    	ldrb.w	r0, [sp, #0x47]
7009ff90: 07c0         	lsls	r0, r0, #0x1f
7009ff92: b138         	cbz	r0, 0x7009ffa4 <_ftoa+0x574> @ imm = #0xe
7009ff94: e7ff         	b	0x7009ff96 <_ftoa+0x566> @ imm = #-0x2
7009ff96: 9a15         	ldr	r2, [sp, #0x54]
7009ff98: 1c50         	adds	r0, r2, #0x1
7009ff9a: 9015         	str	r0, [sp, #0x54]
7009ff9c: a916         	add	r1, sp, #0x58
7009ff9e: 202d         	movs	r0, #0x2d
7009ffa0: 5488         	strb	r0, [r1, r2]
7009ffa2: e01b         	b	0x7009ffdc <_ftoa+0x5ac> @ imm = #0x36
7009ffa4: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
7009ffa8: 0740         	lsls	r0, r0, #0x1d
7009ffaa: 2800         	cmp	r0, #0x0
7009ffac: d507         	bpl	0x7009ffbe <_ftoa+0x58e> @ imm = #0xe
7009ffae: e7ff         	b	0x7009ffb0 <_ftoa+0x580> @ imm = #-0x2
7009ffb0: 9a15         	ldr	r2, [sp, #0x54]
7009ffb2: 1c50         	adds	r0, r2, #0x1
7009ffb4: 9015         	str	r0, [sp, #0x54]
7009ffb6: a916         	add	r1, sp, #0x58
7009ffb8: 202b         	movs	r0, #0x2b
7009ffba: 5488         	strb	r0, [r1, r2]
7009ffbc: e00d         	b	0x7009ffda <_ftoa+0x5aa> @ imm = #0x1a
7009ffbe: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
7009ffc2: 0700         	lsls	r0, r0, #0x1c
7009ffc4: 2800         	cmp	r0, #0x0
7009ffc6: d507         	bpl	0x7009ffd8 <_ftoa+0x5a8> @ imm = #0xe
7009ffc8: e7ff         	b	0x7009ffca <_ftoa+0x59a> @ imm = #-0x2
7009ffca: 9a15         	ldr	r2, [sp, #0x54]
7009ffcc: 1c50         	adds	r0, r2, #0x1
7009ffce: 9015         	str	r0, [sp, #0x54]
7009ffd0: a916         	add	r1, sp, #0x58
7009ffd2: 2020         	movs	r0, #0x20
7009ffd4: 5488         	strb	r0, [r1, r2]
7009ffd6: e7ff         	b	0x7009ffd8 <_ftoa+0x5a8> @ imm = #-0x2
7009ffd8: e7ff         	b	0x7009ffda <_ftoa+0x5aa> @ imm = #-0x2
7009ffda: e7ff         	b	0x7009ffdc <_ftoa+0x5ac> @ imm = #-0x2
7009ffdc: e7ff         	b	0x7009ffde <_ftoa+0x5ae> @ imm = #-0x2
7009ffde: 9824         	ldr	r0, [sp, #0x90]
7009ffe0: 9923         	ldr	r1, [sp, #0x8c]
7009ffe2: 9a22         	ldr	r2, [sp, #0x88]
7009ffe4: 9b21         	ldr	r3, [sp, #0x84]
7009ffe6: f8dd c054    	ldr.w	r12, [sp, #0x54]
7009ffea: 9c2b         	ldr	r4, [sp, #0xac]
7009ffec: 9d2c         	ldr	r5, [sp, #0xb0]
7009ffee: 46ee         	mov	lr, sp
7009fff0: f8ce 500c    	str.w	r5, [lr, #0xc]
7009fff4: f8ce 4008    	str.w	r4, [lr, #0x8]
7009fff8: f8ce c004    	str.w	r12, [lr, #0x4]
7009fffc: f10d 0c58    	add.w	r12, sp, #0x58
700a0000: f8ce c000    	str.w	r12, [lr]
700a0004: f00c fa04    	bl	0x700ac410 <_out_rev>   @ imm = #0xc408
700a0008: 9025         	str	r0, [sp, #0x94]
700a000a: e7ff         	b	0x700a000c <_ftoa+0x5dc> @ imm = #-0x2
700a000c: 9825         	ldr	r0, [sp, #0x94]
700a000e: b026         	add	sp, #0x98
700a0010: bd70         	pop	{r4, r5, r6, pc}
700a0012: 0000         	movs	r0, r0

700a0014 <_tx_thread_interrupt_disable>:
700a0014: e10f0000     	mrs	r0, apsr
700a0018: f10c0080     	cpsid	i
700a001c: e12fff1e     	bx	lr

700a0020 <_etoa>:
700a0020: b570         	push	{r4, r5, r6, lr}
700a0022: b0a8         	sub	sp, #0xa0
700a0024: f8dd c0b8    	ldr.w	r12, [sp, #0xb8]
700a0028: f8dd c0b4    	ldr.w	r12, [sp, #0xb4]
700a002c: f8dd c0b0    	ldr.w	r12, [sp, #0xb0]
700a0030: 9026         	str	r0, [sp, #0x98]
700a0032: 9125         	str	r1, [sp, #0x94]
700a0034: 9224         	str	r2, [sp, #0x90]
700a0036: 9323         	str	r3, [sp, #0x8c]
700a0038: ed8d 0b20    	vstr	d0, [sp, #128]
700a003c: ed9d 0b20    	vldr	d0, [sp, #128]
700a0040: eeb4 0b40    	vcmp.f64	d0, d0
700a0044: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0048: d623         	bvs	0x700a0092 <_etoa+0x72> @ imm = #0x46
700a004a: e7ff         	b	0x700a004c <_etoa+0x2c> @ imm = #-0x2
700a004c: ed9d 0b20    	vldr	d0, [sp, #128]
700a0050: ed9f 1bd9    	vldr	d1, [pc, #868]          @ 0x700a03b8 <_etoa+0x398>
700a0054: eeb4 0b41    	vcmp.f64	d0, d1
700a0058: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a005c: dc19         	bgt	0x700a0092 <_etoa+0x72> @ imm = #0x32
700a005e: e7ff         	b	0x700a0060 <_etoa+0x40> @ imm = #-0x2
700a0060: ed9d 0b20    	vldr	d0, [sp, #128]
700a0064: ed9f 1bd6    	vldr	d1, [pc, #856]          @ 0x700a03c0 <_etoa+0x3a0>
700a0068: eeb4 0b41    	vcmp.f64	d0, d1
700a006c: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0070: d40f         	bmi	0x700a0092 <_etoa+0x72> @ imm = #0x1e
700a0072: e7ff         	b	0x700a0074 <_etoa+0x54> @ imm = #-0x2
700a0074: ed9d 0b20    	vldr	d0, [sp, #128]
700a0078: eeb5 0b40    	vcmp.f64	d0, #0
700a007c: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0080: d11c         	bne	0x700a00bc <_etoa+0x9c> @ imm = #0x38
700a0082: e7ff         	b	0x700a0084 <_etoa+0x64> @ imm = #-0x2
700a0084: f89d 00b9    	ldrb.w	r0, [sp, #0xb9]
700a0088: ea4f 7000    	lsl.w	r0, r0, #0x1c
700a008c: 2800         	cmp	r0, #0x0
700a008e: d515         	bpl	0x700a00bc <_etoa+0x9c> @ imm = #0x2a
700a0090: e7ff         	b	0x700a0092 <_etoa+0x72> @ imm = #-0x2
700a0092: 9826         	ldr	r0, [sp, #0x98]
700a0094: 9925         	ldr	r1, [sp, #0x94]
700a0096: 9a24         	ldr	r2, [sp, #0x90]
700a0098: 9b23         	ldr	r3, [sp, #0x8c]
700a009a: ed9d 0b20    	vldr	d0, [sp, #128]
700a009e: f8dd c0b0    	ldr.w	r12, [sp, #0xb0]
700a00a2: 9c2d         	ldr	r4, [sp, #0xb4]
700a00a4: 9d2e         	ldr	r5, [sp, #0xb8]
700a00a6: 46ee         	mov	lr, sp
700a00a8: f8ce 5008    	str.w	r5, [lr, #0x8]
700a00ac: f8ce 4004    	str.w	r4, [lr, #0x4]
700a00b0: f8ce c000    	str.w	r12, [lr]
700a00b4: f7ff fcbc    	bl	0x7009fa30 <_ftoa>      @ imm = #-0x688
700a00b8: 9027         	str	r0, [sp, #0x9c]
700a00ba: e1e4         	b	0x700a0486 <_etoa+0x466> @ imm = #0x3c8
700a00bc: ed9d 0b20    	vldr	d0, [sp, #128]
700a00c0: f04f 0000    	mov.w	r0, #0x0
700a00c4: eeb5 0b40    	vcmp.f64	d0, #0
700a00c8: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a00cc: bf48         	it	mi
700a00ce: 2001         	movmi	r0, #0x1
700a00d0: f88d 007f    	strb.w	r0, [sp, #0x7f]
700a00d4: f89d 007f    	ldrb.w	r0, [sp, #0x7f]
700a00d8: ea4f 70c0    	lsl.w	r0, r0, #0x1f
700a00dc: b138         	cbz	r0, 0x700a00ee <_etoa+0xce> @ imm = #0xe
700a00de: e7ff         	b	0x700a00e0 <_etoa+0xc0> @ imm = #-0x2
700a00e0: ed9d 0b20    	vldr	d0, [sp, #128]
700a00e4: eeb1 0b40    	vneg.f64	d0, d0
700a00e8: ed8d 0b20    	vstr	d0, [sp, #128]
700a00ec: e7ff         	b	0x700a00ee <_etoa+0xce> @ imm = #-0x2
700a00ee: f89d 00b9    	ldrb.w	r0, [sp, #0xb9]
700a00f2: 0740         	lsls	r0, r0, #0x1d
700a00f4: 2800         	cmp	r0, #0x0
700a00f6: d403         	bmi	0x700a0100 <_etoa+0xe0> @ imm = #0x6
700a00f8: e7ff         	b	0x700a00fa <_etoa+0xda> @ imm = #-0x2
700a00fa: 2006         	movs	r0, #0x6
700a00fc: 902c         	str	r0, [sp, #0xb0]
700a00fe: e7ff         	b	0x700a0100 <_etoa+0xe0> @ imm = #-0x2
700a0100: ed9d 0b20    	vldr	d0, [sp, #128]
700a0104: ed8d 0b1c    	vstr	d0, [sp, #112]
700a0108: 981d         	ldr	r0, [sp, #0x74]
700a010a: f3c0 500a    	ubfx	r0, r0, #0x14, #0xb
700a010e: f2a0 30ff    	subw	r0, r0, #0x3ff
700a0112: 901b         	str	r0, [sp, #0x6c]
700a0114: 981d         	ldr	r0, [sp, #0x74]
700a0116: f240 31ff    	movw	r1, #0x3ff
700a011a: f361 501f    	bfi	r0, r1, #20, #12
700a011e: 901d         	str	r0, [sp, #0x74]
700a0120: ed9d 0a1b    	vldr	s0, [sp, #108]
700a0124: eeb8 0bc0    	vcvt.f64.s32	d0, s0
700a0128: ed9f 1bd9    	vldr	d1, [pc, #868]          @ 0x700a0490 <_etoa+0x470>
700a012c: ee20 0b01    	vmul.f64	d0, d0, d1
700a0130: ed9f 1bd9    	vldr	d1, [pc, #868]          @ 0x700a0498 <_etoa+0x478>
700a0134: ee30 1b01    	vadd.f64	d1, d0, d1
700a0138: ed9d 0b1c    	vldr	d0, [sp, #112]
700a013c: eebf 2b08    	vmov.f64	d2, #-1.500000e+00
700a0140: ee30 0b02    	vadd.f64	d0, d0, d2
700a0144: ed9f 2bd6    	vldr	d2, [pc, #856]          @ 0x700a04a0 <_etoa+0x480>
700a0148: ee20 0b02    	vmul.f64	d0, d0, d2
700a014c: ee30 0b01    	vadd.f64	d0, d0, d1
700a0150: eebd 0bc0    	vcvt.s32.f64	s0, d0
700a0154: ed8d 0a1a    	vstr	s0, [sp, #104]
700a0158: ed9d 0a1a    	vldr	s0, [sp, #104]
700a015c: eeb8 0bc0    	vcvt.f64.s32	d0, s0
700a0160: ed9f 1bd1    	vldr	d1, [pc, #836]          @ 0x700a04a8 <_etoa+0x488>
700a0164: ee20 0b01    	vmul.f64	d0, d0, d1
700a0168: eeb6 1b00    	vmov.f64	d1, #5.000000e-01
700a016c: ee30 0b01    	vadd.f64	d0, d0, d1
700a0170: eebd 0bc0    	vcvt.s32.f64	s0, d0
700a0174: ed8d 0a1b    	vstr	s0, [sp, #108]
700a0178: ed9d 0a1a    	vldr	s0, [sp, #104]
700a017c: eeb8 0bc0    	vcvt.f64.s32	d0, s0
700a0180: ed9d 1a1b    	vldr	s2, [sp, #108]
700a0184: eeb8 1bc1    	vcvt.f64.s32	d1, s2
700a0188: ed9f 2bc9    	vldr	d2, [pc, #804]          @ 0x700a04b0 <_etoa+0x490>
700a018c: ee21 1b02    	vmul.f64	d1, d1, d2
700a0190: ed9f 2bc9    	vldr	d2, [pc, #804]          @ 0x700a04b8 <_etoa+0x498>
700a0194: ee20 0b02    	vmul.f64	d0, d0, d2
700a0198: ee30 0b01    	vadd.f64	d0, d0, d1
700a019c: ed8d 0b18    	vstr	d0, [sp, #96]
700a01a0: ed9d 0b18    	vldr	d0, [sp, #96]
700a01a4: ee20 0b00    	vmul.f64	d0, d0, d0
700a01a8: ed8d 0b16    	vstr	d0, [sp, #88]
700a01ac: 991b         	ldr	r1, [sp, #0x6c]
700a01ae: 2000         	movs	r0, #0x0
700a01b0: f6c3 70f0    	movt	r0, #0x3ff0
700a01b4: eb00 5001    	add.w	r0, r0, r1, lsl #20
700a01b8: 2100         	movs	r1, #0x0
700a01ba: 911c         	str	r1, [sp, #0x70]
700a01bc: 901d         	str	r0, [sp, #0x74]
700a01be: ed9d 2b18    	vldr	d2, [sp, #96]
700a01c2: ee32 0b02    	vadd.f64	d0, d2, d2
700a01c6: eeb0 1b00    	vmov.f64	d1, #2.000000e+00
700a01ca: ee31 1b42    	vsub.f64	d1, d1, d2
700a01ce: ed9d 2b16    	vldr	d2, [sp, #88]
700a01d2: eeb2 3b0c    	vmov.f64	d3, #1.400000e+01
700a01d6: ee82 3b03    	vdiv.f64	d3, d2, d3
700a01da: eeb2 4b04    	vmov.f64	d4, #1.000000e+01
700a01de: ee33 3b04    	vadd.f64	d3, d3, d4
700a01e2: ee82 3b03    	vdiv.f64	d3, d2, d3
700a01e6: eeb1 4b08    	vmov.f64	d4, #6.000000e+00
700a01ea: ee33 3b04    	vadd.f64	d3, d3, d4
700a01ee: ee82 2b03    	vdiv.f64	d2, d2, d3
700a01f2: ee31 1b02    	vadd.f64	d1, d1, d2
700a01f6: ee80 0b01    	vdiv.f64	d0, d0, d1
700a01fa: eeb7 1b00    	vmov.f64	d1, #1.000000e+00
700a01fe: ee30 1b01    	vadd.f64	d1, d0, d1
700a0202: ed9d 0b1c    	vldr	d0, [sp, #112]
700a0206: ee20 0b01    	vmul.f64	d0, d0, d1
700a020a: ed8d 0b1c    	vstr	d0, [sp, #112]
700a020e: ed9d 0b20    	vldr	d0, [sp, #128]
700a0212: ed9d 1b1c    	vldr	d1, [sp, #112]
700a0216: eeb4 0b41    	vcmp.f64	d0, d1
700a021a: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a021e: d50c         	bpl	0x700a023a <_etoa+0x21a> @ imm = #0x18
700a0220: e7ff         	b	0x700a0222 <_etoa+0x202> @ imm = #-0x2
700a0222: 981a         	ldr	r0, [sp, #0x68]
700a0224: 3801         	subs	r0, #0x1
700a0226: 901a         	str	r0, [sp, #0x68]
700a0228: ed9d 0b1c    	vldr	d0, [sp, #112]
700a022c: eeb2 1b04    	vmov.f64	d1, #1.000000e+01
700a0230: ee80 0b01    	vdiv.f64	d0, d0, d1
700a0234: ed8d 0b1c    	vstr	d0, [sp, #112]
700a0238: e7ff         	b	0x700a023a <_etoa+0x21a> @ imm = #-0x2
700a023a: ed9d 0b20    	vldr	d0, [sp, #128]
700a023e: eeb5 0b40    	vcmp.f64	d0, #0
700a0242: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a0246: d104         	bne	0x700a0252 <_etoa+0x232> @ imm = #0x8
700a0248: e7ff         	b	0x700a024a <_etoa+0x22a> @ imm = #-0x2
700a024a: f04f 0000    	mov.w	r0, #0x0
700a024e: 901a         	str	r0, [sp, #0x68]
700a0250: e7ff         	b	0x700a0252 <_etoa+0x232> @ imm = #-0x2
700a0252: 991a         	ldr	r1, [sp, #0x68]
700a0254: f04f 0000    	mov.w	r0, #0x0
700a0258: 2963         	cmp	r1, #0x63
700a025a: 9012         	str	r0, [sp, #0x48]
700a025c: dc08         	bgt	0x700a0270 <_etoa+0x250> @ imm = #0x10
700a025e: e7ff         	b	0x700a0260 <_etoa+0x240> @ imm = #-0x2
700a0260: 991a         	ldr	r1, [sp, #0x68]
700a0262: 2000         	movs	r0, #0x0
700a0264: f111 0f64    	cmn.w	r1, #0x64
700a0268: bfc8         	it	gt
700a026a: 2001         	movgt	r0, #0x1
700a026c: 9012         	str	r0, [sp, #0x48]
700a026e: e7ff         	b	0x700a0270 <_etoa+0x250> @ imm = #-0x2
700a0270: 9812         	ldr	r0, [sp, #0x48]
700a0272: 07c1         	lsls	r1, r0, #0x1f
700a0274: 2005         	movs	r0, #0x5
700a0276: 2900         	cmp	r1, #0x0
700a0278: bf18         	it	ne
700a027a: 2004         	movne	r0, #0x4
700a027c: 9015         	str	r0, [sp, #0x54]
700a027e: f89d 00b9    	ldrb.w	r0, [sp, #0xb9]
700a0282: ea4f 7000    	lsl.w	r0, r0, #0x1c
700a0286: 2800         	cmp	r0, #0x0
700a0288: d539         	bpl	0x700a02fe <_etoa+0x2de> @ imm = #0x72
700a028a: e7ff         	b	0x700a028c <_etoa+0x26c> @ imm = #-0x2
700a028c: ed9d 0b20    	vldr	d0, [sp, #128]
700a0290: ed9f 1b8b    	vldr	d1, [pc, #556]          @ 0x700a04c0 <_etoa+0x4a0>
700a0294: eeb4 0b41    	vcmp.f64	d0, d1
700a0298: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a029c: db20         	blt	0x700a02e0 <_etoa+0x2c0> @ imm = #0x40
700a029e: e7ff         	b	0x700a02a0 <_etoa+0x280> @ imm = #-0x2
700a02a0: ed9d 0b20    	vldr	d0, [sp, #128]
700a02a4: ed9f 1b88    	vldr	d1, [pc, #544]          @ 0x700a04c8 <_etoa+0x4a8>
700a02a8: eeb4 0b41    	vcmp.f64	d0, d1
700a02ac: eef1 fa10    	vmrs	APSR_nzcv, fpscr
700a02b0: d516         	bpl	0x700a02e0 <_etoa+0x2c0> @ imm = #0x2c
700a02b2: e7ff         	b	0x700a02b4 <_etoa+0x294> @ imm = #-0x2
700a02b4: 982c         	ldr	r0, [sp, #0xb0]
700a02b6: 991a         	ldr	r1, [sp, #0x68]
700a02b8: 4288         	cmp	r0, r1
700a02ba: dd06         	ble	0x700a02ca <_etoa+0x2aa> @ imm = #0xc
700a02bc: e7ff         	b	0x700a02be <_etoa+0x29e> @ imm = #-0x2
700a02be: 992c         	ldr	r1, [sp, #0xb0]
700a02c0: 981a         	ldr	r0, [sp, #0x68]
700a02c2: 43c0         	mvns	r0, r0
700a02c4: 4408         	add	r0, r1
700a02c6: 902c         	str	r0, [sp, #0xb0]
700a02c8: e002         	b	0x700a02d0 <_etoa+0x2b0> @ imm = #0x4
700a02ca: 2000         	movs	r0, #0x0
700a02cc: 902c         	str	r0, [sp, #0xb0]
700a02ce: e7ff         	b	0x700a02d0 <_etoa+0x2b0> @ imm = #-0x2
700a02d0: 982e         	ldr	r0, [sp, #0xb8]
700a02d2: f440 6080    	orr	r0, r0, #0x400
700a02d6: 902e         	str	r0, [sp, #0xb8]
700a02d8: 2000         	movs	r0, #0x0
700a02da: 9015         	str	r0, [sp, #0x54]
700a02dc: 901a         	str	r0, [sp, #0x68]
700a02de: e00d         	b	0x700a02fc <_etoa+0x2dc> @ imm = #0x1a
700a02e0: 982c         	ldr	r0, [sp, #0xb0]
700a02e2: b150         	cbz	r0, 0x700a02fa <_etoa+0x2da> @ imm = #0x14
700a02e4: e7ff         	b	0x700a02e6 <_etoa+0x2c6> @ imm = #-0x2
700a02e6: f89d 00b9    	ldrb.w	r0, [sp, #0xb9]
700a02ea: 0740         	lsls	r0, r0, #0x1d
700a02ec: 2800         	cmp	r0, #0x0
700a02ee: d504         	bpl	0x700a02fa <_etoa+0x2da> @ imm = #0x8
700a02f0: e7ff         	b	0x700a02f2 <_etoa+0x2d2> @ imm = #-0x2
700a02f2: 982c         	ldr	r0, [sp, #0xb0]
700a02f4: 3801         	subs	r0, #0x1
700a02f6: 902c         	str	r0, [sp, #0xb0]
700a02f8: e7ff         	b	0x700a02fa <_etoa+0x2da> @ imm = #-0x2
700a02fa: e7ff         	b	0x700a02fc <_etoa+0x2dc> @ imm = #-0x2
700a02fc: e7ff         	b	0x700a02fe <_etoa+0x2de> @ imm = #-0x2
700a02fe: 982d         	ldr	r0, [sp, #0xb4]
700a0300: 9014         	str	r0, [sp, #0x50]
700a0302: 982d         	ldr	r0, [sp, #0xb4]
700a0304: 9915         	ldr	r1, [sp, #0x54]
700a0306: 4288         	cmp	r0, r1
700a0308: d905         	bls	0x700a0316 <_etoa+0x2f6> @ imm = #0xa
700a030a: e7ff         	b	0x700a030c <_etoa+0x2ec> @ imm = #-0x2
700a030c: 9915         	ldr	r1, [sp, #0x54]
700a030e: 9814         	ldr	r0, [sp, #0x50]
700a0310: 1a40         	subs	r0, r0, r1
700a0312: 9014         	str	r0, [sp, #0x50]
700a0314: e002         	b	0x700a031c <_etoa+0x2fc> @ imm = #0x4
700a0316: 2000         	movs	r0, #0x0
700a0318: 9014         	str	r0, [sp, #0x50]
700a031a: e7ff         	b	0x700a031c <_etoa+0x2fc> @ imm = #-0x2
700a031c: f89d 00b8    	ldrb.w	r0, [sp, #0xb8]
700a0320: 0780         	lsls	r0, r0, #0x1e
700a0322: 2800         	cmp	r0, #0x0
700a0324: d506         	bpl	0x700a0334 <_etoa+0x314> @ imm = #0xc
700a0326: e7ff         	b	0x700a0328 <_etoa+0x308> @ imm = #-0x2
700a0328: 9815         	ldr	r0, [sp, #0x54]
700a032a: b118         	cbz	r0, 0x700a0334 <_etoa+0x314> @ imm = #0x6
700a032c: e7ff         	b	0x700a032e <_etoa+0x30e> @ imm = #-0x2
700a032e: 2000         	movs	r0, #0x0
700a0330: 9014         	str	r0, [sp, #0x50]
700a0332: e7ff         	b	0x700a0334 <_etoa+0x314> @ imm = #-0x2
700a0334: 981a         	ldr	r0, [sp, #0x68]
700a0336: b148         	cbz	r0, 0x700a034c <_etoa+0x32c> @ imm = #0x12
700a0338: e7ff         	b	0x700a033a <_etoa+0x31a> @ imm = #-0x2
700a033a: ed9d 1b1c    	vldr	d1, [sp, #112]
700a033e: ed9d 0b20    	vldr	d0, [sp, #128]
700a0342: ee80 0b01    	vdiv.f64	d0, d0, d1
700a0346: ed8d 0b20    	vstr	d0, [sp, #128]
700a034a: e7ff         	b	0x700a034c <_etoa+0x32c> @ imm = #-0x2
700a034c: 9824         	ldr	r0, [sp, #0x90]
700a034e: 9013         	str	r0, [sp, #0x4c]
700a0350: 9826         	ldr	r0, [sp, #0x98]
700a0352: 900e         	str	r0, [sp, #0x38]
700a0354: 9825         	ldr	r0, [sp, #0x94]
700a0356: 900f         	str	r0, [sp, #0x3c]
700a0358: 9824         	ldr	r0, [sp, #0x90]
700a035a: 9010         	str	r0, [sp, #0x40]
700a035c: 9823         	ldr	r0, [sp, #0x8c]
700a035e: 9011         	str	r0, [sp, #0x44]
700a0360: f89d 007f    	ldrb.w	r0, [sp, #0x7f]
700a0364: 07c0         	lsls	r0, r0, #0x1f
700a0366: b138         	cbz	r0, 0x700a0378 <_etoa+0x358> @ imm = #0xe
700a0368: e7ff         	b	0x700a036a <_etoa+0x34a> @ imm = #-0x2
700a036a: ed9d 0b20    	vldr	d0, [sp, #128]
700a036e: eeb1 0b40    	vneg.f64	d0, d0
700a0372: ed8d 0b0c    	vstr	d0, [sp, #48]
700a0376: e004         	b	0x700a0382 <_etoa+0x362> @ imm = #0x8
700a0378: ed9d 0b20    	vldr	d0, [sp, #128]
700a037c: ed8d 0b0c    	vstr	d0, [sp, #48]
700a0380: e7ff         	b	0x700a0382 <_etoa+0x362> @ imm = #-0x2
700a0382: 9b11         	ldr	r3, [sp, #0x44]
700a0384: 9a10         	ldr	r2, [sp, #0x40]
700a0386: 990f         	ldr	r1, [sp, #0x3c]
700a0388: 980e         	ldr	r0, [sp, #0x38]
700a038a: ed9d 0b0c    	vldr	d0, [sp, #48]
700a038e: f8dd c0b0    	ldr.w	r12, [sp, #0xb0]
700a0392: 9c14         	ldr	r4, [sp, #0x50]
700a0394: 9d2e         	ldr	r5, [sp, #0xb8]
700a0396: 46ee         	mov	lr, sp
700a0398: f8ce 5008    	str.w	r5, [lr, #0x8]
700a039c: f8ce 4004    	str.w	r4, [lr, #0x4]
700a03a0: f8ce c000    	str.w	r12, [lr]
700a03a4: f7ff fb44    	bl	0x7009fa30 <_ftoa>      @ imm = #-0x978
700a03a8: 9024         	str	r0, [sp, #0x90]
700a03aa: 9815         	ldr	r0, [sp, #0x54]
700a03ac: 2800         	cmp	r0, #0x0
700a03ae: d067         	beq	0x700a0480 <_etoa+0x460> @ imm = #0xce
700a03b0: e00a         	b	0x700a03c8 <_etoa+0x3a8> @ imm = #0x14
700a03b2: bf00         	nop
700a03b4: bf00         	nop
700a03b6: bf00         	nop
700a03b8: ff ff ff ff  	.word	0xffffffff
700a03bc: ff ff ef 7f  	.word	0x7fefffff
700a03c0: ff ff ff ff  	.word	0xffffffff
700a03c4: ff ff ef ff  	.word	0xffefffff
700a03c8: f8dd c098    	ldr.w	r12, [sp, #0x98]
700a03cc: 982e         	ldr	r0, [sp, #0xb8]
700a03ce: 0681         	lsls	r1, r0, #0x1a
700a03d0: 2065         	movs	r0, #0x65
700a03d2: 2900         	cmp	r1, #0x0
700a03d4: bf48         	it	mi
700a03d6: 2045         	movmi	r0, #0x45
700a03d8: 9925         	ldr	r1, [sp, #0x94]
700a03da: 9a24         	ldr	r2, [sp, #0x90]
700a03dc: 1c53         	adds	r3, r2, #0x1
700a03de: 9324         	str	r3, [sp, #0x90]
700a03e0: 9b23         	ldr	r3, [sp, #0x8c]
700a03e2: 47e0         	blx	r12
700a03e4: 9826         	ldr	r0, [sp, #0x98]
700a03e6: 9008         	str	r0, [sp, #0x20]
700a03e8: 9825         	ldr	r0, [sp, #0x94]
700a03ea: 9009         	str	r0, [sp, #0x24]
700a03ec: 9824         	ldr	r0, [sp, #0x90]
700a03ee: 900a         	str	r0, [sp, #0x28]
700a03f0: 9823         	ldr	r0, [sp, #0x8c]
700a03f2: 900b         	str	r0, [sp, #0x2c]
700a03f4: 981a         	ldr	r0, [sp, #0x68]
700a03f6: f1b0 3fff    	cmp.w	r0, #0xffffffff
700a03fa: dc04         	bgt	0x700a0406 <_etoa+0x3e6> @ imm = #0x8
700a03fc: e7ff         	b	0x700a03fe <_etoa+0x3de> @ imm = #-0x2
700a03fe: 981a         	ldr	r0, [sp, #0x68]
700a0400: 4240         	rsbs	r0, r0, #0
700a0402: 9007         	str	r0, [sp, #0x1c]
700a0404: e002         	b	0x700a040c <_etoa+0x3ec> @ imm = #0x4
700a0406: 981a         	ldr	r0, [sp, #0x68]
700a0408: 9007         	str	r0, [sp, #0x1c]
700a040a: e7ff         	b	0x700a040c <_etoa+0x3ec> @ imm = #-0x2
700a040c: 9b0b         	ldr	r3, [sp, #0x2c]
700a040e: 9a0a         	ldr	r2, [sp, #0x28]
700a0410: 9909         	ldr	r1, [sp, #0x24]
700a0412: 9808         	ldr	r0, [sp, #0x20]
700a0414: f8dd c01c    	ldr.w	r12, [sp, #0x1c]
700a0418: 9c1a         	ldr	r4, [sp, #0x68]
700a041a: f8dd e054    	ldr.w	lr, [sp, #0x54]
700a041e: f1ae 0501    	sub.w	r5, lr, #0x1
700a0422: 46ee         	mov	lr, sp
700a0424: 2605         	movs	r6, #0x5
700a0426: f8ce 6014    	str.w	r6, [lr, #0x14]
700a042a: f8ce 5010    	str.w	r5, [lr, #0x10]
700a042e: 2500         	movs	r5, #0x0
700a0430: f8ce 500c    	str.w	r5, [lr, #0xc]
700a0434: 250a         	movs	r5, #0xa
700a0436: f8ce 5008    	str.w	r5, [lr, #0x8]
700a043a: ea4f 74d4    	lsr.w	r4, r4, #0x1f
700a043e: f8ce 4004    	str.w	r4, [lr, #0x4]
700a0442: f8ce c000    	str.w	r12, [lr]
700a0446: f009 fceb    	bl	0x700a9e20 <_ntoa_long> @ imm = #0x99d6
700a044a: 9024         	str	r0, [sp, #0x90]
700a044c: f89d 00b8    	ldrb.w	r0, [sp, #0xb8]
700a0450: 0780         	lsls	r0, r0, #0x1e
700a0452: 2800         	cmp	r0, #0x0
700a0454: d513         	bpl	0x700a047e <_etoa+0x45e> @ imm = #0x26
700a0456: e7ff         	b	0x700a0458 <_etoa+0x438> @ imm = #-0x2
700a0458: e7ff         	b	0x700a045a <_etoa+0x43a> @ imm = #-0x2
700a045a: 9824         	ldr	r0, [sp, #0x90]
700a045c: 9913         	ldr	r1, [sp, #0x4c]
700a045e: 1a40         	subs	r0, r0, r1
700a0460: 992d         	ldr	r1, [sp, #0xb4]
700a0462: 4288         	cmp	r0, r1
700a0464: d20a         	bhs	0x700a047c <_etoa+0x45c> @ imm = #0x14
700a0466: e7ff         	b	0x700a0468 <_etoa+0x448> @ imm = #-0x2
700a0468: f8dd c098    	ldr.w	r12, [sp, #0x98]
700a046c: 9925         	ldr	r1, [sp, #0x94]
700a046e: 9a24         	ldr	r2, [sp, #0x90]
700a0470: 1c50         	adds	r0, r2, #0x1
700a0472: 9024         	str	r0, [sp, #0x90]
700a0474: 9b23         	ldr	r3, [sp, #0x8c]
700a0476: 2020         	movs	r0, #0x20
700a0478: 47e0         	blx	r12
700a047a: e7ee         	b	0x700a045a <_etoa+0x43a> @ imm = #-0x24
700a047c: e7ff         	b	0x700a047e <_etoa+0x45e> @ imm = #-0x2
700a047e: e7ff         	b	0x700a0480 <_etoa+0x460> @ imm = #-0x2
700a0480: 9824         	ldr	r0, [sp, #0x90]
700a0482: 9027         	str	r0, [sp, #0x9c]
700a0484: e7ff         	b	0x700a0486 <_etoa+0x466> @ imm = #-0x2
700a0486: 9827         	ldr	r0, [sp, #0x9c]
700a0488: b028         	add	sp, #0xa0
700a048a: bd70         	pop	{r4, r5, r6, pc}
700a048c: bf00         	nop
700a048e: bf00         	nop
700a0490: fb 79 9f 50  	.word	0x509f79fb
700a0494: 13 44 d3 3f  	.word	0x3fd34413
700a0498: b3 c8 60 8b  	.word	0x8b60c8b3
700a049c: 28 8a c6 3f  	.word	0x3fc68a28
700a04a0: 61 43 6f 63  	.word	0x636f4361
700a04a4: a7 87 d2 3f  	.word	0x3fd287a7
700a04a8: 71 a3 79 09  	.word	0x0979a371
700a04ac: 4f 93 0a 40  	.word	0x400a934f
700a04b0: ef 39 fa fe  	.word	0xfefa39ef
700a04b4: 42 2e e6 bf  	.word	0xbfe62e42
700a04b8: 16 55 b5 bb  	.word	0xbbb55516
700a04bc: b1 6b 02 40  	.word	0x40026bb1
700a04c0: 2d 43 1c eb  	.word	0xeb1c432d
700a04c4: e2 36 1a 3f  	.word	0x3f1a36e2
700a04c8: 00 00 00 00  	.word	0x00000000
700a04cc: 80 84 2e 41  	.word	0x412e8480

700a04d0 <UART_open>:
700a04d0: b580         	push	{r7, lr}
700a04d2: b092         	sub	sp, #0x48
700a04d4: 9011         	str	r0, [sp, #0x44]
700a04d6: 9110         	str	r1, [sp, #0x40]
700a04d8: 2000         	movs	r0, #0x0
700a04da: 900f         	str	r0, [sp, #0x3c]
700a04dc: 900e         	str	r0, [sp, #0x38]
700a04de: 900d         	str	r0, [sp, #0x34]
700a04e0: 900c         	str	r0, [sp, #0x30]
700a04e2: 9811         	ldr	r0, [sp, #0x44]
700a04e4: f646 11b0    	movw	r1, #0x69b0
700a04e8: f2c7 010b    	movt	r1, #0x700b
700a04ec: 6809         	ldr	r1, [r1]
700a04ee: 4288         	cmp	r0, r1
700a04f0: d304         	blo	0x700a04fc <UART_open+0x2c> @ imm = #0x8
700a04f2: e7ff         	b	0x700a04f4 <UART_open+0x24> @ imm = #-0x2
700a04f4: f04f 30ff    	mov.w	r0, #0xffffffff
700a04f8: 900f         	str	r0, [sp, #0x3c]
700a04fa: e008         	b	0x700a050e <UART_open+0x3e> @ imm = #0x10
700a04fc: 9911         	ldr	r1, [sp, #0x44]
700a04fe: f646 107c    	movw	r0, #0x697c
700a0502: f2c7 000b    	movt	r0, #0x700b
700a0506: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a050a: 900d         	str	r0, [sp, #0x34]
700a050c: e7ff         	b	0x700a050e <UART_open+0x3e> @ imm = #-0x2
700a050e: f246 7100    	movw	r1, #0x6700
700a0512: f2c7 010b    	movt	r1, #0x700b
700a0516: f851 0b04    	ldr	r0, [r1], #4
700a051a: 9103         	str	r1, [sp, #0xc]
700a051c: 2800         	cmp	r0, #0x0
700a051e: bf18         	it	ne
700a0520: 2001         	movne	r0, #0x1
700a0522: f645 51b9    	movw	r1, #0x5db9
700a0526: f2c7 010b    	movt	r1, #0x700b
700a052a: 466a         	mov	r2, sp
700a052c: 6011         	str	r1, [r2]
700a052e: f246 016e    	movw	r1, #0x606e
700a0532: f2c7 010b    	movt	r1, #0x700b
700a0536: f246 1263    	movw	r2, #0x6163
700a053a: f2c7 020b    	movt	r2, #0x700b
700a053e: f240 1301    	movw	r3, #0x101
700a0542: f00e fefd    	bl	0x700af340 <_DebugP_assert> @ imm = #0xedfa
700a0546: 9803         	ldr	r0, [sp, #0xc]
700a0548: f04f 31ff    	mov.w	r1, #0xffffffff
700a054c: f010 fb70    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x106e0
700a0550: 980f         	ldr	r0, [sp, #0x3c]
700a0552: bb38         	cbnz	r0, 0x700a05a4 <UART_open+0xd4> @ imm = #0x4e
700a0554: e7ff         	b	0x700a0556 <UART_open+0x86> @ imm = #-0x2
700a0556: 980d         	ldr	r0, [sp, #0x34]
700a0558: 6840         	ldr	r0, [r0, #0x4]
700a055a: 900c         	str	r0, [sp, #0x30]
700a055c: 980d         	ldr	r0, [sp, #0x34]
700a055e: 6800         	ldr	r0, [r0]
700a0560: 900b         	str	r0, [sp, #0x2c]
700a0562: 980c         	ldr	r0, [sp, #0x30]
700a0564: 2800         	cmp	r0, #0x0
700a0566: bf18         	it	ne
700a0568: 2001         	movne	r0, #0x1
700a056a: f246 0113    	movw	r1, #0x6013
700a056e: f2c7 010b    	movt	r1, #0x700b
700a0572: 466a         	mov	r2, sp
700a0574: 6011         	str	r1, [r2]
700a0576: f246 016e    	movw	r1, #0x606e
700a057a: f2c7 010b    	movt	r1, #0x700b
700a057e: f246 1263    	movw	r2, #0x6163
700a0582: f2c7 020b    	movt	r2, #0x700b
700a0586: f44f 7384    	mov.w	r3, #0x108
700a058a: f00e fed9    	bl	0x700af340 <_DebugP_assert> @ imm = #0xedb2
700a058e: 980c         	ldr	r0, [sp, #0x30]
700a0590: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a0594: 2801         	cmp	r0, #0x1
700a0596: d104         	bne	0x700a05a2 <UART_open+0xd2> @ imm = #0x8
700a0598: e7ff         	b	0x700a059a <UART_open+0xca> @ imm = #-0x2
700a059a: f04f 30ff    	mov.w	r0, #0xffffffff
700a059e: 900f         	str	r0, [sp, #0x3c]
700a05a0: e7ff         	b	0x700a05a2 <UART_open+0xd2> @ imm = #-0x2
700a05a2: e7ff         	b	0x700a05a4 <UART_open+0xd4> @ imm = #-0x2
700a05a4: 980f         	ldr	r0, [sp, #0x3c]
700a05a6: 2800         	cmp	r0, #0x0
700a05a8: f040 80cd    	bne.w	0x700a0746 <UART_open+0x276> @ imm = #0x19a
700a05ac: e7ff         	b	0x700a05ae <UART_open+0xde> @ imm = #-0x2
700a05ae: 980d         	ldr	r0, [sp, #0x34]
700a05b0: 990c         	ldr	r1, [sp, #0x30]
700a05b2: 6008         	str	r0, [r1]
700a05b4: 9810         	ldr	r0, [sp, #0x40]
700a05b6: b138         	cbz	r0, 0x700a05c8 <UART_open+0xf8> @ imm = #0xe
700a05b8: e7ff         	b	0x700a05ba <UART_open+0xea> @ imm = #-0x2
700a05ba: 980c         	ldr	r0, [sp, #0x30]
700a05bc: 3004         	adds	r0, #0x4
700a05be: 9910         	ldr	r1, [sp, #0x40]
700a05c0: 2258         	movs	r2, #0x58
700a05c2: f000 eb6c    	blx	0x700a0c9c <__aeabi_memcpy8> @ imm = #0x6d8
700a05c6: e004         	b	0x700a05d2 <UART_open+0x102> @ imm = #0x8
700a05c8: 980c         	ldr	r0, [sp, #0x30]
700a05ca: 3004         	adds	r0, #0x4
700a05cc: f00e ff78    	bl	0x700af4c0 <UART_Params_init> @ imm = #0xeef0
700a05d0: e7ff         	b	0x700a05d2 <UART_open+0x102> @ imm = #-0x2
700a05d2: 990c         	ldr	r1, [sp, #0x30]
700a05d4: f501 7022    	add.w	r0, r1, #0x288
700a05d8: f8c1 02f8    	str.w	r0, [r1, #0x2f8]
700a05dc: 980c         	ldr	r0, [sp, #0x30]
700a05de: f8d0 02f8    	ldr.w	r0, [r0, #0x2f8]
700a05e2: 9005         	str	r0, [sp, #0x14]
700a05e4: 990c         	ldr	r1, [sp, #0x30]
700a05e6: f501 7040    	add.w	r0, r1, #0x300
700a05ea: f8c1 02fc    	str.w	r0, [r1, #0x2fc]
700a05ee: 980c         	ldr	r0, [sp, #0x30]
700a05f0: f8d0 02fc    	ldr.w	r0, [r0, #0x2fc]
700a05f4: 9004         	str	r0, [sp, #0x10]
700a05f6: 9804         	ldr	r0, [sp, #0x10]
700a05f8: 9905         	ldr	r1, [sp, #0x14]
700a05fa: 6048         	str	r0, [r1, #0x4]
700a05fc: 980b         	ldr	r0, [sp, #0x2c]
700a05fe: 6800         	ldr	r0, [r0]
700a0600: 9905         	ldr	r1, [sp, #0x14]
700a0602: 6008         	str	r0, [r1]
700a0604: 980c         	ldr	r0, [sp, #0x30]
700a0606: 6800         	ldr	r0, [r0]
700a0608: 9905         	ldr	r1, [sp, #0x14]
700a060a: 6608         	str	r0, [r1, #0x60]
700a060c: 980c         	ldr	r0, [sp, #0x30]
700a060e: 6dc0         	ldr	r0, [r0, #0x5c]
700a0610: 9905         	ldr	r1, [sp, #0x14]
700a0612: 6088         	str	r0, [r1, #0x8]
700a0614: 980c         	ldr	r0, [sp, #0x30]
700a0616: 6e00         	ldr	r0, [r0, #0x60]
700a0618: 9905         	ldr	r1, [sp, #0x14]
700a061a: 60c8         	str	r0, [r1, #0xc]
700a061c: 980c         	ldr	r0, [sp, #0x30]
700a061e: 6e40         	ldr	r0, [r0, #0x64]
700a0620: 9905         	ldr	r1, [sp, #0x14]
700a0622: 6108         	str	r0, [r1, #0x10]
700a0624: 980c         	ldr	r0, [sp, #0x30]
700a0626: 6e80         	ldr	r0, [r0, #0x68]
700a0628: 9905         	ldr	r1, [sp, #0x14]
700a062a: 6148         	str	r0, [r1, #0x14]
700a062c: 980c         	ldr	r0, [sp, #0x30]
700a062e: 6ec0         	ldr	r0, [r0, #0x6c]
700a0630: 9905         	ldr	r1, [sp, #0x14]
700a0632: 6188         	str	r0, [r1, #0x18]
700a0634: 980c         	ldr	r0, [sp, #0x30]
700a0636: 6f00         	ldr	r0, [r0, #0x70]
700a0638: 9905         	ldr	r1, [sp, #0x14]
700a063a: 61c8         	str	r0, [r1, #0x1c]
700a063c: 980c         	ldr	r0, [sp, #0x30]
700a063e: 6f40         	ldr	r0, [r0, #0x74]
700a0640: 9905         	ldr	r1, [sp, #0x14]
700a0642: 6208         	str	r0, [r1, #0x20]
700a0644: 980c         	ldr	r0, [sp, #0x30]
700a0646: 6f80         	ldr	r0, [r0, #0x78]
700a0648: 9905         	ldr	r1, [sp, #0x14]
700a064a: 6248         	str	r0, [r1, #0x24]
700a064c: 9905         	ldr	r1, [sp, #0x14]
700a064e: 2000         	movs	r0, #0x0
700a0650: 6548         	str	r0, [r1, #0x54]
700a0652: 990b         	ldr	r1, [sp, #0x2c]
700a0654: 6849         	ldr	r1, [r1, #0x4]
700a0656: 9a04         	ldr	r2, [sp, #0x10]
700a0658: 6011         	str	r1, [r2]
700a065a: 990c         	ldr	r1, [sp, #0x30]
700a065c: 6849         	ldr	r1, [r1, #0x4]
700a065e: 9a04         	ldr	r2, [sp, #0x10]
700a0660: 6051         	str	r1, [r2, #0x4]
700a0662: 990c         	ldr	r1, [sp, #0x30]
700a0664: 6849         	ldr	r1, [r1, #0x4]
700a0666: 9a04         	ldr	r2, [sp, #0x10]
700a0668: 6051         	str	r1, [r2, #0x4]
700a066a: 990c         	ldr	r1, [sp, #0x30]
700a066c: 6889         	ldr	r1, [r1, #0x8]
700a066e: 9a04         	ldr	r2, [sp, #0x10]
700a0670: 6091         	str	r1, [r2, #0x8]
700a0672: 990c         	ldr	r1, [sp, #0x30]
700a0674: 68c9         	ldr	r1, [r1, #0xc]
700a0676: 9a04         	ldr	r2, [sp, #0x10]
700a0678: 60d1         	str	r1, [r2, #0xc]
700a067a: 990c         	ldr	r1, [sp, #0x30]
700a067c: 6909         	ldr	r1, [r1, #0x10]
700a067e: 9a04         	ldr	r2, [sp, #0x10]
700a0680: 6111         	str	r1, [r2, #0x10]
700a0682: 990c         	ldr	r1, [sp, #0x30]
700a0684: 6989         	ldr	r1, [r1, #0x18]
700a0686: 9a04         	ldr	r2, [sp, #0x10]
700a0688: 6151         	str	r1, [r2, #0x14]
700a068a: 990c         	ldr	r1, [sp, #0x30]
700a068c: 6a89         	ldr	r1, [r1, #0x28]
700a068e: 9a04         	ldr	r2, [sp, #0x10]
700a0690: 6191         	str	r1, [r2, #0x18]
700a0692: 990c         	ldr	r1, [sp, #0x30]
700a0694: 6ac9         	ldr	r1, [r1, #0x2c]
700a0696: 9a04         	ldr	r2, [sp, #0x10]
700a0698: 61d1         	str	r1, [r2, #0x1c]
700a069a: 990c         	ldr	r1, [sp, #0x30]
700a069c: 6b49         	ldr	r1, [r1, #0x34]
700a069e: 9a04         	ldr	r2, [sp, #0x10]
700a06a0: 6251         	str	r1, [r2, #0x24]
700a06a2: 990c         	ldr	r1, [sp, #0x30]
700a06a4: 6b09         	ldr	r1, [r1, #0x30]
700a06a6: 9a04         	ldr	r2, [sp, #0x10]
700a06a8: 6211         	str	r1, [r2, #0x20]
700a06aa: 990c         	ldr	r1, [sp, #0x30]
700a06ac: f891 1038    	ldrb.w	r1, [r1, #0x38]
700a06b0: 9a04         	ldr	r2, [sp, #0x10]
700a06b2: f882 1028    	strb.w	r1, [r2, #0x28]
700a06b6: 990c         	ldr	r1, [sp, #0x30]
700a06b8: 6c49         	ldr	r1, [r1, #0x44]
700a06ba: 9a04         	ldr	r2, [sp, #0x10]
700a06bc: 62d1         	str	r1, [r2, #0x2c]
700a06be: 990c         	ldr	r1, [sp, #0x30]
700a06c0: 6c89         	ldr	r1, [r1, #0x48]
700a06c2: 9a04         	ldr	r2, [sp, #0x10]
700a06c4: 6391         	str	r1, [r2, #0x38]
700a06c6: 990c         	ldr	r1, [sp, #0x30]
700a06c8: 6cc9         	ldr	r1, [r1, #0x4c]
700a06ca: 9a04         	ldr	r2, [sp, #0x10]
700a06cc: 63d1         	str	r1, [r2, #0x3c]
700a06ce: 9904         	ldr	r1, [sp, #0x10]
700a06d0: 6488         	str	r0, [r1, #0x48]
700a06d2: 9904         	ldr	r1, [sp, #0x10]
700a06d4: 64c8         	str	r0, [r1, #0x4c]
700a06d6: 980c         	ldr	r0, [sp, #0x30]
700a06d8: 6d00         	ldr	r0, [r0, #0x50]
700a06da: 9904         	ldr	r1, [sp, #0x10]
700a06dc: 6408         	str	r0, [r1, #0x40]
700a06de: 980c         	ldr	r0, [sp, #0x30]
700a06e0: 6d40         	ldr	r0, [r0, #0x54]
700a06e2: 9904         	ldr	r1, [sp, #0x10]
700a06e4: 6448         	str	r0, [r1, #0x44]
700a06e6: 980c         	ldr	r0, [sp, #0x30]
700a06e8: 69c0         	ldr	r0, [r0, #0x1c]
700a06ea: 9904         	ldr	r1, [sp, #0x10]
700a06ec: 6348         	str	r0, [r1, #0x34]
700a06ee: 980c         	ldr	r0, [sp, #0x30]
700a06f0: 6940         	ldr	r0, [r0, #0x14]
700a06f2: 9904         	ldr	r1, [sp, #0x10]
700a06f4: 6308         	str	r0, [r1, #0x30]
700a06f6: 980c         	ldr	r0, [sp, #0x30]
700a06f8: 6d80         	ldr	r0, [r0, #0x58]
700a06fa: 9904         	ldr	r1, [sp, #0x10]
700a06fc: 6508         	str	r0, [r1, #0x50]
700a06fe: 9904         	ldr	r1, [sp, #0x10]
700a0700: f643 30b1    	movw	r0, #0x3bb1
700a0704: f2c7 000b    	movt	r0, #0x700b
700a0708: 6548         	str	r0, [r1, #0x54]
700a070a: 9904         	ldr	r1, [sp, #0x10]
700a070c: f243 3071    	movw	r0, #0x3371
700a0710: f2c7 000b    	movt	r0, #0x700b
700a0714: 6588         	str	r0, [r1, #0x58]
700a0716: 9904         	ldr	r1, [sp, #0x10]
700a0718: f640 50b1    	movw	r0, #0xdb1
700a071c: f2c7 000b    	movt	r0, #0x700b
700a0720: 65c8         	str	r0, [r1, #0x5c]
700a0722: 9904         	ldr	r1, [sp, #0x10]
700a0724: f640 40f1    	movw	r0, #0xcf1
700a0728: f2c7 000b    	movt	r0, #0x700b
700a072c: 6608         	str	r0, [r1, #0x60]
700a072e: 9904         	ldr	r1, [sp, #0x10]
700a0730: f643 30d1    	movw	r0, #0x3bd1
700a0734: f2c7 000b    	movt	r0, #0x700b
700a0738: 6648         	str	r0, [r1, #0x64]
700a073a: 980c         	ldr	r0, [sp, #0x30]
700a073c: 3004         	adds	r0, #0x4
700a073e: f011 fb9f    	bl	0x700b1e80 <UART_checkOpenParams> @ imm = #0x1173e
700a0742: 900f         	str	r0, [sp, #0x3c]
700a0744: e7ff         	b	0x700a0746 <UART_open+0x276> @ imm = #-0x2
700a0746: 980f         	ldr	r0, [sp, #0x3c]
700a0748: 2800         	cmp	r0, #0x0
700a074a: f040 80b8    	bne.w	0x700a08be <UART_open+0x3ee> @ imm = #0x170
700a074e: e7ff         	b	0x700a0750 <UART_open+0x280> @ imm = #-0x2
700a0750: 9905         	ldr	r1, [sp, #0x14]
700a0752: 2000         	movs	r0, #0x0
700a0754: 6548         	str	r0, [r1, #0x54]
700a0756: 980c         	ldr	r0, [sp, #0x30]
700a0758: 6b00         	ldr	r0, [r0, #0x30]
700a075a: 2803         	cmp	r0, #0x3
700a075c: d117         	bne	0x700a078e <UART_open+0x2be> @ imm = #0x2e
700a075e: e7ff         	b	0x700a0760 <UART_open+0x290> @ imm = #-0x2
700a0760: 9911         	ldr	r1, [sp, #0x44]
700a0762: f246 6048    	movw	r0, #0x6648
700a0766: f2c7 000b    	movt	r0, #0x700b
700a076a: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a076e: 9904         	ldr	r1, [sp, #0x10]
700a0770: 6488         	str	r0, [r1, #0x48]
700a0772: 9911         	ldr	r1, [sp, #0x44]
700a0774: f646 10b4    	movw	r0, #0x69b4
700a0778: f2c7 000b    	movt	r0, #0x700b
700a077c: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a0780: 9904         	ldr	r1, [sp, #0x10]
700a0782: 64c8         	str	r0, [r1, #0x4c]
700a0784: 9805         	ldr	r0, [sp, #0x14]
700a0786: f006 fe2b    	bl	0x700a73e0 <UART_lld_initDma> @ imm = #0x6c56
700a078a: 900f         	str	r0, [sp, #0x3c]
700a078c: e008         	b	0x700a07a0 <UART_open+0x2d0> @ imm = #0x10
700a078e: 9805         	ldr	r0, [sp, #0x14]
700a0790: f007 ffae    	bl	0x700a86f0 <UART_lld_init> @ imm = #0x7f5c
700a0794: 900f         	str	r0, [sp, #0x3c]
700a0796: 990c         	ldr	r1, [sp, #0x30]
700a0798: 2000         	movs	r0, #0x0
700a079a: f8c1 0280    	str.w	r0, [r1, #0x280]
700a079e: e7ff         	b	0x700a07a0 <UART_open+0x2d0> @ imm = #-0x2
700a07a0: 980f         	ldr	r0, [sp, #0x3c]
700a07a2: 2800         	cmp	r0, #0x0
700a07a4: f040 808a    	bne.w	0x700a08bc <UART_open+0x3ec> @ imm = #0x114
700a07a8: e7ff         	b	0x700a07aa <UART_open+0x2da> @ imm = #-0x2
700a07aa: 980c         	ldr	r0, [sp, #0x30]
700a07ac: 308c         	adds	r0, #0x8c
700a07ae: f00e f8a7    	bl	0x700ae900 <SemaphoreP_constructMutex> @ imm = #0xe14e
700a07b2: 900f         	str	r0, [sp, #0x3c]
700a07b4: 980f         	ldr	r0, [sp, #0x3c]
700a07b6: b930         	cbnz	r0, 0x700a07c6 <UART_open+0x2f6> @ imm = #0xc
700a07b8: e7ff         	b	0x700a07ba <UART_open+0x2ea> @ imm = #-0x2
700a07ba: 990c         	ldr	r1, [sp, #0x30]
700a07bc: f101 008c    	add.w	r0, r1, #0x8c
700a07c0: f8c1 0088    	str.w	r0, [r1, #0x88]
700a07c4: e7ff         	b	0x700a07c6 <UART_open+0x2f6> @ imm = #-0x2
700a07c6: 980c         	ldr	r0, [sp, #0x30]
700a07c8: f500 7094    	add.w	r0, r0, #0x128
700a07cc: 2100         	movs	r1, #0x0
700a07ce: f00e f807    	bl	0x700ae7e0 <SemaphoreP_constructBinary> @ imm = #0xe00e
700a07d2: 4601         	mov	r1, r0
700a07d4: 980f         	ldr	r0, [sp, #0x3c]
700a07d6: 4408         	add	r0, r1
700a07d8: 900f         	str	r0, [sp, #0x3c]
700a07da: 980f         	ldr	r0, [sp, #0x3c]
700a07dc: b958         	cbnz	r0, 0x700a07f6 <UART_open+0x326> @ imm = #0x16
700a07de: e7ff         	b	0x700a07e0 <UART_open+0x310> @ imm = #-0x2
700a07e0: 990c         	ldr	r1, [sp, #0x30]
700a07e2: f501 7094    	add.w	r0, r1, #0x128
700a07e6: f8c1 0124    	str.w	r0, [r1, #0x124]
700a07ea: 980c         	ldr	r0, [sp, #0x30]
700a07ec: f8d0 0124    	ldr.w	r0, [r0, #0x124]
700a07f0: 9905         	ldr	r1, [sp, #0x14]
700a07f2: 6588         	str	r0, [r1, #0x58]
700a07f4: e7ff         	b	0x700a07f6 <UART_open+0x326> @ imm = #-0x2
700a07f6: 980c         	ldr	r0, [sp, #0x30]
700a07f8: f500 70e2    	add.w	r0, r0, #0x1c4
700a07fc: 2100         	movs	r1, #0x0
700a07fe: f00d ffef    	bl	0x700ae7e0 <SemaphoreP_constructBinary> @ imm = #0xdfde
700a0802: 4601         	mov	r1, r0
700a0804: 980f         	ldr	r0, [sp, #0x3c]
700a0806: 4408         	add	r0, r1
700a0808: 900f         	str	r0, [sp, #0x3c]
700a080a: 980f         	ldr	r0, [sp, #0x3c]
700a080c: b958         	cbnz	r0, 0x700a0826 <UART_open+0x356> @ imm = #0x16
700a080e: e7ff         	b	0x700a0810 <UART_open+0x340> @ imm = #-0x2
700a0810: 990c         	ldr	r1, [sp, #0x30]
700a0812: f501 70e2    	add.w	r0, r1, #0x1c4
700a0816: f8c1 01c0    	str.w	r0, [r1, #0x1c0]
700a081a: 980c         	ldr	r0, [sp, #0x30]
700a081c: f8d0 01c0    	ldr.w	r0, [r0, #0x1c0]
700a0820: 9905         	ldr	r1, [sp, #0x14]
700a0822: 65c8         	str	r0, [r1, #0x5c]
700a0824: e7ff         	b	0x700a0826 <UART_open+0x356> @ imm = #-0x2
700a0826: 980c         	ldr	r0, [sp, #0x30]
700a0828: 6b00         	ldr	r0, [r0, #0x30]
700a082a: 2801         	cmp	r0, #0x1
700a082c: d145         	bne	0x700a08ba <UART_open+0x3ea> @ imm = #0x8a
700a082e: e7ff         	b	0x700a0830 <UART_open+0x360> @ imm = #-0x2
700a0830: 980c         	ldr	r0, [sp, #0x30]
700a0832: 6bc0         	ldr	r0, [r0, #0x3c]
700a0834: 2801         	cmp	r0, #0x1
700a0836: d040         	beq	0x700a08ba <UART_open+0x3ea> @ imm = #0x80
700a0838: e7ff         	b	0x700a083a <UART_open+0x36a> @ imm = #-0x2
700a083a: 980c         	ldr	r0, [sp, #0x30]
700a083c: 6b40         	ldr	r0, [r0, #0x34]
700a083e: f64f 71ff    	movw	r1, #0xffff
700a0842: 1a40         	subs	r0, r0, r1
700a0844: bf18         	it	ne
700a0846: 2001         	movne	r0, #0x1
700a0848: f645 511b    	movw	r1, #0x5d1b
700a084c: f2c7 010b    	movt	r1, #0x700b
700a0850: 466a         	mov	r2, sp
700a0852: 6011         	str	r1, [r2]
700a0854: f246 016e    	movw	r1, #0x606e
700a0858: f2c7 010b    	movt	r1, #0x700b
700a085c: f246 1263    	movw	r2, #0x6163
700a0860: f2c7 020b    	movt	r2, #0x700b
700a0864: f44f 73bf    	mov.w	r3, #0x17e
700a0868: f00e fd6a    	bl	0x700af340 <_DebugP_assert> @ imm = #0xead4
700a086c: a806         	add	r0, sp, #0x18
700a086e: 9002         	str	r0, [sp, #0x8]
700a0870: f013 faee    	bl	0x700b3e50 <HwiP_Params_init> @ imm = #0x135dc
700a0874: 9902         	ldr	r1, [sp, #0x8]
700a0876: 980c         	ldr	r0, [sp, #0x30]
700a0878: 6b40         	ldr	r0, [r0, #0x34]
700a087a: 9006         	str	r0, [sp, #0x18]
700a087c: f243 7071    	movw	r0, #0x3771
700a0880: f2c7 000a    	movt	r0, #0x700a
700a0884: 9007         	str	r0, [sp, #0x1c]
700a0886: 980c         	ldr	r0, [sp, #0x30]
700a0888: f890 0038    	ldrb.w	r0, [r0, #0x38]
700a088c: f88d 0026    	strb.w	r0, [sp, #0x26]
700a0890: 9805         	ldr	r0, [sp, #0x14]
700a0892: 9008         	str	r0, [sp, #0x20]
700a0894: 980c         	ldr	r0, [sp, #0x30]
700a0896: f500 7018    	add.w	r0, r0, #0x260
700a089a: f013 faf1    	bl	0x700b3e80 <HwiP_construct> @ imm = #0x135e2
700a089e: 4601         	mov	r1, r0
700a08a0: 980f         	ldr	r0, [sp, #0x3c]
700a08a2: 4408         	add	r0, r1
700a08a4: 900f         	str	r0, [sp, #0x3c]
700a08a6: 980f         	ldr	r0, [sp, #0x3c]
700a08a8: b930         	cbnz	r0, 0x700a08b8 <UART_open+0x3e8> @ imm = #0xc
700a08aa: e7ff         	b	0x700a08ac <UART_open+0x3dc> @ imm = #-0x2
700a08ac: 990c         	ldr	r1, [sp, #0x30]
700a08ae: f501 7018    	add.w	r0, r1, #0x260
700a08b2: f8c1 025c    	str.w	r0, [r1, #0x25c]
700a08b6: e7ff         	b	0x700a08b8 <UART_open+0x3e8> @ imm = #-0x2
700a08b8: e7ff         	b	0x700a08ba <UART_open+0x3ea> @ imm = #-0x2
700a08ba: e7ff         	b	0x700a08bc <UART_open+0x3ec> @ imm = #-0x2
700a08bc: e7ff         	b	0x700a08be <UART_open+0x3ee> @ imm = #-0x2
700a08be: 980f         	ldr	r0, [sp, #0x3c]
700a08c0: b938         	cbnz	r0, 0x700a08d2 <UART_open+0x402> @ imm = #0xe
700a08c2: e7ff         	b	0x700a08c4 <UART_open+0x3f4> @ imm = #-0x2
700a08c4: 990c         	ldr	r1, [sp, #0x30]
700a08c6: 2001         	movs	r0, #0x1
700a08c8: f8c1 0084    	str.w	r0, [r1, #0x84]
700a08cc: 980d         	ldr	r0, [sp, #0x34]
700a08ce: 900e         	str	r0, [sp, #0x38]
700a08d0: e7ff         	b	0x700a08d2 <UART_open+0x402> @ imm = #-0x2
700a08d2: f246 7000    	movw	r0, #0x6700
700a08d6: f2c7 000b    	movt	r0, #0x700b
700a08da: 3004         	adds	r0, #0x4
700a08dc: f011 f9e0    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x113c0
700a08e0: 980f         	ldr	r0, [sp, #0x3c]
700a08e2: b140         	cbz	r0, 0x700a08f6 <UART_open+0x426> @ imm = #0x10
700a08e4: e7ff         	b	0x700a08e6 <UART_open+0x416> @ imm = #-0x2
700a08e6: 980d         	ldr	r0, [sp, #0x34]
700a08e8: b120         	cbz	r0, 0x700a08f4 <UART_open+0x424> @ imm = #0x8
700a08ea: e7ff         	b	0x700a08ec <UART_open+0x41c> @ imm = #-0x2
700a08ec: 980d         	ldr	r0, [sp, #0x34]
700a08ee: f004 fe5f    	bl	0x700a55b0 <UART_close> @ imm = #0x4cbe
700a08f2: e7ff         	b	0x700a08f4 <UART_open+0x424> @ imm = #-0x2
700a08f4: e7ff         	b	0x700a08f6 <UART_open+0x426> @ imm = #-0x2
700a08f6: 980e         	ldr	r0, [sp, #0x38]
700a08f8: b012         	add	sp, #0x48
700a08fa: bd80         	pop	{r7, pc}

700a08fc <__aeabi_ldiv0>:
700a08fc: e12fff1e     	bx	lr

700a0900 <Udma_chAllocResource>:
700a0900: b580         	push	{r7, lr}
700a0902: b088         	sub	sp, #0x20
700a0904: 9007         	str	r0, [sp, #0x1c]
700a0906: 2000         	movs	r0, #0x0
700a0908: 9006         	str	r0, [sp, #0x18]
700a090a: f64f 70ff    	movw	r0, #0xffff
700a090e: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a0912: 9807         	ldr	r0, [sp, #0x1c]
700a0914: 6e80         	ldr	r0, [r0, #0x68]
700a0916: 9004         	str	r0, [sp, #0x10]
700a0918: 9807         	ldr	r0, [sp, #0x1c]
700a091a: 7800         	ldrb	r0, [r0]
700a091c: 0740         	lsls	r0, r0, #0x1d
700a091e: 2800         	cmp	r0, #0x0
700a0920: d54d         	bpl	0x700a09be <Udma_chAllocResource+0xbe> @ imm = #0x9a
700a0922: e7ff         	b	0x700a0924 <Udma_chAllocResource+0x24> @ imm = #-0x2
700a0924: 9807         	ldr	r0, [sp, #0x1c]
700a0926: 7800         	ldrb	r0, [r0]
700a0928: 0640         	lsls	r0, r0, #0x19
700a092a: 2800         	cmp	r0, #0x0
700a092c: d508         	bpl	0x700a0940 <Udma_chAllocResource+0x40> @ imm = #0x10
700a092e: e7ff         	b	0x700a0930 <Udma_chAllocResource+0x30> @ imm = #-0x2
700a0930: 9807         	ldr	r0, [sp, #0x1c]
700a0932: 6840         	ldr	r0, [r0, #0x4]
700a0934: 9904         	ldr	r1, [sp, #0x10]
700a0936: f008 f8a3    	bl	0x700a8a80 <Udma_rmAllocBlkCopyHcCh> @ imm = #0x8146
700a093a: 9907         	ldr	r1, [sp, #0x1c]
700a093c: 66c8         	str	r0, [r1, #0x6c]
700a093e: e016         	b	0x700a096e <Udma_chAllocResource+0x6e> @ imm = #0x2c
700a0940: 9807         	ldr	r0, [sp, #0x1c]
700a0942: 7800         	ldrb	r0, [r0]
700a0944: 0600         	lsls	r0, r0, #0x18
700a0946: 2800         	cmp	r0, #0x0
700a0948: d508         	bpl	0x700a095c <Udma_chAllocResource+0x5c> @ imm = #0x10
700a094a: e7ff         	b	0x700a094c <Udma_chAllocResource+0x4c> @ imm = #-0x2
700a094c: 9807         	ldr	r0, [sp, #0x1c]
700a094e: 6840         	ldr	r0, [r0, #0x4]
700a0950: 9904         	ldr	r1, [sp, #0x10]
700a0952: f008 f92d    	bl	0x700a8bb0 <Udma_rmAllocBlkCopyUhcCh> @ imm = #0x825a
700a0956: 9907         	ldr	r1, [sp, #0x1c]
700a0958: 66c8         	str	r0, [r1, #0x6c]
700a095a: e007         	b	0x700a096c <Udma_chAllocResource+0x6c> @ imm = #0xe
700a095c: 9807         	ldr	r0, [sp, #0x1c]
700a095e: 6840         	ldr	r0, [r0, #0x4]
700a0960: 9904         	ldr	r1, [sp, #0x10]
700a0962: f007 fff5    	bl	0x700a8950 <Udma_rmAllocBlkCopyCh> @ imm = #0x7fea
700a0966: 9907         	ldr	r1, [sp, #0x1c]
700a0968: 66c8         	str	r0, [r1, #0x6c]
700a096a: e7ff         	b	0x700a096c <Udma_chAllocResource+0x6c> @ imm = #-0x2
700a096c: e7ff         	b	0x700a096e <Udma_chAllocResource+0x6e> @ imm = #-0x2
700a096e: 9807         	ldr	r0, [sp, #0x1c]
700a0970: 6ec0         	ldr	r0, [r0, #0x6c]
700a0972: f510 3f80    	cmn.w	r0, #0x10000
700a0976: d104         	bne	0x700a0982 <Udma_chAllocResource+0x82> @ imm = #0x8
700a0978: e7ff         	b	0x700a097a <Udma_chAllocResource+0x7a> @ imm = #-0x2
700a097a: f06f 0004    	mvn	r0, #0x4
700a097e: 9006         	str	r0, [sp, #0x18]
700a0980: e01c         	b	0x700a09bc <Udma_chAllocResource+0xbc> @ imm = #0x38
700a0982: 9807         	ldr	r0, [sp, #0x1c]
700a0984: 6e80         	ldr	r0, [r0, #0x68]
700a0986: 6800         	ldr	r0, [r0]
700a0988: 2801         	cmp	r0, #0x1
700a098a: d10b         	bne	0x700a09a4 <Udma_chAllocResource+0xa4> @ imm = #0x16
700a098c: e7ff         	b	0x700a098e <Udma_chAllocResource+0x8e> @ imm = #-0x2
700a098e: 9907         	ldr	r1, [sp, #0x1c]
700a0990: 2000         	movs	r0, #0x0
700a0992: f6cf 70ff    	movt	r0, #0xffff
700a0996: 6708         	str	r0, [r1, #0x70]
700a0998: 9907         	ldr	r1, [sp, #0x1c]
700a099a: 2004         	movs	r0, #0x4
700a099c: f6cf 70ff    	movt	r0, #0xffff
700a09a0: 67c8         	str	r0, [r1, #0x7c]
700a09a2: e00a         	b	0x700a09ba <Udma_chAllocResource+0xba> @ imm = #0x14
700a09a4: 9907         	ldr	r1, [sp, #0x1c]
700a09a6: 6ec8         	ldr	r0, [r1, #0x6c]
700a09a8: 6708         	str	r0, [r1, #0x70]
700a09aa: 9907         	ldr	r1, [sp, #0x1c]
700a09ac: 6f08         	ldr	r0, [r1, #0x70]
700a09ae: 9a04         	ldr	r2, [sp, #0x10]
700a09b0: f8d2 20d8    	ldr.w	r2, [r2, #0xd8]
700a09b4: 4410         	add	r0, r2
700a09b6: 67c8         	str	r0, [r1, #0x7c]
700a09b8: e7ff         	b	0x700a09ba <Udma_chAllocResource+0xba> @ imm = #-0x2
700a09ba: e7ff         	b	0x700a09bc <Udma_chAllocResource+0xbc> @ imm = #-0x2
700a09bc: e0bd         	b	0x700a0b3a <Udma_chAllocResource+0x23a> @ imm = #0x17a
700a09be: 9807         	ldr	r0, [sp, #0x1c]
700a09c0: 7800         	ldrb	r0, [r0]
700a09c2: 07c0         	lsls	r0, r0, #0x1f
700a09c4: 2800         	cmp	r0, #0x0
700a09c6: d03f         	beq	0x700a0a48 <Udma_chAllocResource+0x148> @ imm = #0x7e
700a09c8: e7ff         	b	0x700a09ca <Udma_chAllocResource+0xca> @ imm = #-0x2
700a09ca: 9807         	ldr	r0, [sp, #0x1c]
700a09cc: 7800         	ldrb	r0, [r0]
700a09ce: 0640         	lsls	r0, r0, #0x19
700a09d0: 2800         	cmp	r0, #0x0
700a09d2: d508         	bpl	0x700a09e6 <Udma_chAllocResource+0xe6> @ imm = #0x10
700a09d4: e7ff         	b	0x700a09d6 <Udma_chAllocResource+0xd6> @ imm = #-0x2
700a09d6: 9807         	ldr	r0, [sp, #0x1c]
700a09d8: 6840         	ldr	r0, [r0, #0x4]
700a09da: 9904         	ldr	r1, [sp, #0x10]
700a09dc: f008 fbe0    	bl	0x700a91a0 <Udma_rmAllocTxHcCh> @ imm = #0x87c0
700a09e0: 9907         	ldr	r1, [sp, #0x1c]
700a09e2: 66c8         	str	r0, [r1, #0x6c]
700a09e4: e025         	b	0x700a0a32 <Udma_chAllocResource+0x132> @ imm = #0x4a
700a09e6: 9807         	ldr	r0, [sp, #0x1c]
700a09e8: 7840         	ldrb	r0, [r0, #0x1]
700a09ea: 07c0         	lsls	r0, r0, #0x1f
700a09ec: b148         	cbz	r0, 0x700a0a02 <Udma_chAllocResource+0x102> @ imm = #0x12
700a09ee: e7ff         	b	0x700a09f0 <Udma_chAllocResource+0xf0> @ imm = #-0x2
700a09f0: 9a07         	ldr	r2, [sp, #0x1c]
700a09f2: 9904         	ldr	r1, [sp, #0x10]
700a09f4: 6850         	ldr	r0, [r2, #0x4]
700a09f6: 68d2         	ldr	r2, [r2, #0xc]
700a09f8: f006 fae2    	bl	0x700a6fc0 <Udma_rmAllocMappedTxCh> @ imm = #0x65c4
700a09fc: 9907         	ldr	r1, [sp, #0x1c]
700a09fe: 66c8         	str	r0, [r1, #0x6c]
700a0a00: e016         	b	0x700a0a30 <Udma_chAllocResource+0x130> @ imm = #0x2c
700a0a02: 9807         	ldr	r0, [sp, #0x1c]
700a0a04: 7800         	ldrb	r0, [r0]
700a0a06: 0600         	lsls	r0, r0, #0x18
700a0a08: 2800         	cmp	r0, #0x0
700a0a0a: d508         	bpl	0x700a0a1e <Udma_chAllocResource+0x11e> @ imm = #0x10
700a0a0c: e7ff         	b	0x700a0a0e <Udma_chAllocResource+0x10e> @ imm = #-0x2
700a0a0e: 9807         	ldr	r0, [sp, #0x1c]
700a0a10: 6840         	ldr	r0, [r0, #0x4]
700a0a12: 9904         	ldr	r1, [sp, #0x10]
700a0a14: f008 fc5c    	bl	0x700a92d0 <Udma_rmAllocTxUhcCh> @ imm = #0x88b8
700a0a18: 9907         	ldr	r1, [sp, #0x1c]
700a0a1a: 66c8         	str	r0, [r1, #0x6c]
700a0a1c: e007         	b	0x700a0a2e <Udma_chAllocResource+0x12e> @ imm = #0xe
700a0a1e: 9807         	ldr	r0, [sp, #0x1c]
700a0a20: 6840         	ldr	r0, [r0, #0x4]
700a0a22: 9904         	ldr	r1, [sp, #0x10]
700a0a24: f008 fb24    	bl	0x700a9070 <Udma_rmAllocTxCh> @ imm = #0x8648
700a0a28: 9907         	ldr	r1, [sp, #0x1c]
700a0a2a: 66c8         	str	r0, [r1, #0x6c]
700a0a2c: e7ff         	b	0x700a0a2e <Udma_chAllocResource+0x12e> @ imm = #-0x2
700a0a2e: e7ff         	b	0x700a0a30 <Udma_chAllocResource+0x130> @ imm = #-0x2
700a0a30: e7ff         	b	0x700a0a32 <Udma_chAllocResource+0x132> @ imm = #-0x2
700a0a32: 9807         	ldr	r0, [sp, #0x1c]
700a0a34: 6ec0         	ldr	r0, [r0, #0x6c]
700a0a36: f510 3f80    	cmn.w	r0, #0x10000
700a0a3a: d104         	bne	0x700a0a46 <Udma_chAllocResource+0x146> @ imm = #0x8
700a0a3c: e7ff         	b	0x700a0a3e <Udma_chAllocResource+0x13e> @ imm = #-0x2
700a0a3e: f06f 0004    	mvn	r0, #0x4
700a0a42: 9006         	str	r0, [sp, #0x18]
700a0a44: e7ff         	b	0x700a0a46 <Udma_chAllocResource+0x146> @ imm = #-0x2
700a0a46: e05c         	b	0x700a0b02 <Udma_chAllocResource+0x202> @ imm = #0xb8
700a0a48: 9807         	ldr	r0, [sp, #0x1c]
700a0a4a: 7800         	ldrb	r0, [r0]
700a0a4c: 0640         	lsls	r0, r0, #0x19
700a0a4e: 2800         	cmp	r0, #0x0
700a0a50: d508         	bpl	0x700a0a64 <Udma_chAllocResource+0x164> @ imm = #0x10
700a0a52: e7ff         	b	0x700a0a54 <Udma_chAllocResource+0x154> @ imm = #-0x2
700a0a54: 9807         	ldr	r0, [sp, #0x1c]
700a0a56: 6840         	ldr	r0, [r0, #0x4]
700a0a58: 9904         	ldr	r1, [sp, #0x10]
700a0a5a: f008 f9d9    	bl	0x700a8e10 <Udma_rmAllocRxHcCh> @ imm = #0x83b2
700a0a5e: 9907         	ldr	r1, [sp, #0x1c]
700a0a60: 6708         	str	r0, [r1, #0x70]
700a0a62: e026         	b	0x700a0ab2 <Udma_chAllocResource+0x1b2> @ imm = #0x4c
700a0a64: 9807         	ldr	r0, [sp, #0x1c]
700a0a66: 7840         	ldrb	r0, [r0, #0x1]
700a0a68: 07c0         	lsls	r0, r0, #0x1f
700a0a6a: b150         	cbz	r0, 0x700a0a82 <Udma_chAllocResource+0x182> @ imm = #0x14
700a0a6c: e7ff         	b	0x700a0a6e <Udma_chAllocResource+0x16e> @ imm = #-0x2
700a0a6e: 9a07         	ldr	r2, [sp, #0x1c]
700a0a70: 9904         	ldr	r1, [sp, #0x10]
700a0a72: 6850         	ldr	r0, [r2, #0x4]
700a0a74: 68d2         	ldr	r2, [r2, #0xc]
700a0a76: 3a04         	subs	r2, #0x4
700a0a78: f006 f9f2    	bl	0x700a6e60 <Udma_rmAllocMappedRxCh> @ imm = #0x63e4
700a0a7c: 9907         	ldr	r1, [sp, #0x1c]
700a0a7e: 6708         	str	r0, [r1, #0x70]
700a0a80: e016         	b	0x700a0ab0 <Udma_chAllocResource+0x1b0> @ imm = #0x2c
700a0a82: 9807         	ldr	r0, [sp, #0x1c]
700a0a84: 7800         	ldrb	r0, [r0]
700a0a86: 0600         	lsls	r0, r0, #0x18
700a0a88: 2800         	cmp	r0, #0x0
700a0a8a: d508         	bpl	0x700a0a9e <Udma_chAllocResource+0x19e> @ imm = #0x10
700a0a8c: e7ff         	b	0x700a0a8e <Udma_chAllocResource+0x18e> @ imm = #-0x2
700a0a8e: 9807         	ldr	r0, [sp, #0x1c]
700a0a90: 6840         	ldr	r0, [r0, #0x4]
700a0a92: 9904         	ldr	r1, [sp, #0x10]
700a0a94: f008 fa54    	bl	0x700a8f40 <Udma_rmAllocRxUhcCh> @ imm = #0x84a8
700a0a98: 9907         	ldr	r1, [sp, #0x1c]
700a0a9a: 6708         	str	r0, [r1, #0x70]
700a0a9c: e007         	b	0x700a0aae <Udma_chAllocResource+0x1ae> @ imm = #0xe
700a0a9e: 9807         	ldr	r0, [sp, #0x1c]
700a0aa0: 6840         	ldr	r0, [r0, #0x4]
700a0aa2: 9904         	ldr	r1, [sp, #0x10]
700a0aa4: f008 f91c    	bl	0x700a8ce0 <Udma_rmAllocRxCh> @ imm = #0x8238
700a0aa8: 9907         	ldr	r1, [sp, #0x1c]
700a0aaa: 6708         	str	r0, [r1, #0x70]
700a0aac: e7ff         	b	0x700a0aae <Udma_chAllocResource+0x1ae> @ imm = #-0x2
700a0aae: e7ff         	b	0x700a0ab0 <Udma_chAllocResource+0x1b0> @ imm = #-0x2
700a0ab0: e7ff         	b	0x700a0ab2 <Udma_chAllocResource+0x1b2> @ imm = #-0x2
700a0ab2: 9807         	ldr	r0, [sp, #0x1c]
700a0ab4: 6f00         	ldr	r0, [r0, #0x70]
700a0ab6: f510 3f80    	cmn.w	r0, #0x10000
700a0aba: d104         	bne	0x700a0ac6 <Udma_chAllocResource+0x1c6> @ imm = #0x8
700a0abc: e7ff         	b	0x700a0abe <Udma_chAllocResource+0x1be> @ imm = #-0x2
700a0abe: f06f 0004    	mvn	r0, #0x4
700a0ac2: 9006         	str	r0, [sp, #0x18]
700a0ac4: e01c         	b	0x700a0b00 <Udma_chAllocResource+0x200> @ imm = #0x38
700a0ac6: 9907         	ldr	r1, [sp, #0x1c]
700a0ac8: f501 70e6    	add.w	r0, r1, #0x1cc
700a0acc: f8c1 01c8    	str.w	r0, [r1, #0x1c8]
700a0ad0: 9804         	ldr	r0, [sp, #0x10]
700a0ad2: 9907         	ldr	r1, [sp, #0x1c]
700a0ad4: f8d1 11c8    	ldr.w	r1, [r1, #0x1c8]
700a0ad8: 6008         	str	r0, [r1]
700a0ada: 9907         	ldr	r1, [sp, #0x1c]
700a0adc: 6f08         	ldr	r0, [r1, #0x70]
700a0ade: f8d1 11c8    	ldr.w	r1, [r1, #0x1c8]
700a0ae2: 6048         	str	r0, [r1, #0x4]
700a0ae4: 9807         	ldr	r0, [sp, #0x1c]
700a0ae6: f8d0 11c8    	ldr.w	r1, [r0, #0x1c8]
700a0aea: 2001         	movs	r0, #0x1
700a0aec: 6088         	str	r0, [r1, #0x8]
700a0aee: 9807         	ldr	r0, [sp, #0x1c]
700a0af0: f8d0 11c8    	ldr.w	r1, [r0, #0x1c8]
700a0af4: f64a 30cd    	movw	r0, #0xabcd
700a0af8: f6ca 30dc    	movt	r0, #0xabdc
700a0afc: 60c8         	str	r0, [r1, #0xc]
700a0afe: e7ff         	b	0x700a0b00 <Udma_chAllocResource+0x200> @ imm = #-0x2
700a0b00: e7ff         	b	0x700a0b02 <Udma_chAllocResource+0x202> @ imm = #-0x2
700a0b02: 9806         	ldr	r0, [sp, #0x18]
700a0b04: b9c0         	cbnz	r0, 0x700a0b38 <Udma_chAllocResource+0x238> @ imm = #0x30
700a0b06: e7ff         	b	0x700a0b08 <Udma_chAllocResource+0x208> @ imm = #-0x2
700a0b08: 9807         	ldr	r0, [sp, #0x1c]
700a0b0a: 7800         	ldrb	r0, [r0]
700a0b0c: 0700         	lsls	r0, r0, #0x1c
700a0b0e: 2800         	cmp	r0, #0x0
700a0b10: d507         	bpl	0x700a0b22 <Udma_chAllocResource+0x222> @ imm = #0xe
700a0b12: e7ff         	b	0x700a0b14 <Udma_chAllocResource+0x214> @ imm = #-0x2
700a0b14: 9907         	ldr	r1, [sp, #0x1c]
700a0b16: 6888         	ldr	r0, [r1, #0x8]
700a0b18: 6788         	str	r0, [r1, #0x78]
700a0b1a: 9907         	ldr	r1, [sp, #0x1c]
700a0b1c: 6f88         	ldr	r0, [r1, #0x78]
700a0b1e: 67c8         	str	r0, [r1, #0x7c]
700a0b20: e7ff         	b	0x700a0b22 <Udma_chAllocResource+0x222> @ imm = #-0x2
700a0b22: 9807         	ldr	r0, [sp, #0x1c]
700a0b24: 7800         	ldrb	r0, [r0]
700a0b26: 06c0         	lsls	r0, r0, #0x1b
700a0b28: 2800         	cmp	r0, #0x0
700a0b2a: d504         	bpl	0x700a0b36 <Udma_chAllocResource+0x236> @ imm = #0x8
700a0b2c: e7ff         	b	0x700a0b2e <Udma_chAllocResource+0x22e> @ imm = #-0x2
700a0b2e: 9907         	ldr	r1, [sp, #0x1c]
700a0b30: 6888         	ldr	r0, [r1, #0x8]
700a0b32: 67c8         	str	r0, [r1, #0x7c]
700a0b34: e7ff         	b	0x700a0b36 <Udma_chAllocResource+0x236> @ imm = #-0x2
700a0b36: e7ff         	b	0x700a0b38 <Udma_chAllocResource+0x238> @ imm = #-0x2
700a0b38: e7ff         	b	0x700a0b3a <Udma_chAllocResource+0x23a> @ imm = #-0x2
700a0b3a: 9806         	ldr	r0, [sp, #0x18]
700a0b3c: 2800         	cmp	r0, #0x0
700a0b3e: f040 8088    	bne.w	0x700a0c52 <Udma_chAllocResource+0x352> @ imm = #0x110
700a0b42: e7ff         	b	0x700a0b44 <Udma_chAllocResource+0x244> @ imm = #-0x2
700a0b44: 9807         	ldr	r0, [sp, #0x1c]
700a0b46: 6940         	ldr	r0, [r0, #0x14]
700a0b48: 2800         	cmp	r0, #0x0
700a0b4a: f000 8081    	beq.w	0x700a0c50 <Udma_chAllocResource+0x350> @ imm = #0x102
700a0b4e: e7ff         	b	0x700a0b50 <Udma_chAllocResource+0x250> @ imm = #-0x2
700a0b50: 9807         	ldr	r0, [sp, #0x1c]
700a0b52: 7800         	ldrb	r0, [r0]
700a0b54: 0740         	lsls	r0, r0, #0x1d
700a0b56: 2800         	cmp	r0, #0x0
700a0b58: d505         	bpl	0x700a0b66 <Udma_chAllocResource+0x266> @ imm = #0xa
700a0b5a: e7ff         	b	0x700a0b5c <Udma_chAllocResource+0x25c> @ imm = #-0x2
700a0b5c: 9807         	ldr	r0, [sp, #0x1c]
700a0b5e: 6ec0         	ldr	r0, [r0, #0x6c]
700a0b60: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a0b64: e044         	b	0x700a0bf0 <Udma_chAllocResource+0x2f0> @ imm = #0x88
700a0b66: 9807         	ldr	r0, [sp, #0x1c]
700a0b68: 7840         	ldrb	r0, [r0, #0x1]
700a0b6a: 07c0         	lsls	r0, r0, #0x1f
700a0b6c: b338         	cbz	r0, 0x700a0bbe <Udma_chAllocResource+0x2be> @ imm = #0x4e
700a0b6e: e7ff         	b	0x700a0b70 <Udma_chAllocResource+0x270> @ imm = #-0x2
700a0b70: 9907         	ldr	r1, [sp, #0x1c]
700a0b72: 68c8         	ldr	r0, [r1, #0xc]
700a0b74: 6288         	str	r0, [r1, #0x28]
700a0b76: 9807         	ldr	r0, [sp, #0x1c]
700a0b78: 7800         	ldrb	r0, [r0]
700a0b7a: 07c0         	lsls	r0, r0, #0x1f
700a0b7c: b178         	cbz	r0, 0x700a0b9e <Udma_chAllocResource+0x29e> @ imm = #0x1e
700a0b7e: e7ff         	b	0x700a0b80 <Udma_chAllocResource+0x280> @ imm = #-0x2
700a0b80: 9907         	ldr	r1, [sp, #0x1c]
700a0b82: 6ec8         	ldr	r0, [r1, #0x6c]
700a0b84: 62c8         	str	r0, [r1, #0x2c]
700a0b86: 9804         	ldr	r0, [sp, #0x10]
700a0b88: 9a07         	ldr	r2, [sp, #0x1c]
700a0b8a: 68d1         	ldr	r1, [r2, #0xc]
700a0b8c: 6ed2         	ldr	r2, [r2, #0x6c]
700a0b8e: 466b         	mov	r3, sp
700a0b90: f00b fe6e    	bl	0x700ac870 <Udma_getMappedChRingAttributes> @ imm = #0xbcdc
700a0b94: 9006         	str	r0, [sp, #0x18]
700a0b96: 9800         	ldr	r0, [sp]
700a0b98: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a0b9c: e00e         	b	0x700a0bbc <Udma_chAllocResource+0x2bc> @ imm = #0x1c
700a0b9e: 9907         	ldr	r1, [sp, #0x1c]
700a0ba0: 6f08         	ldr	r0, [r1, #0x70]
700a0ba2: 62c8         	str	r0, [r1, #0x2c]
700a0ba4: 9804         	ldr	r0, [sp, #0x10]
700a0ba6: 9a07         	ldr	r2, [sp, #0x1c]
700a0ba8: 68d1         	ldr	r1, [r2, #0xc]
700a0baa: 6f12         	ldr	r2, [r2, #0x70]
700a0bac: 466b         	mov	r3, sp
700a0bae: f00b fe5f    	bl	0x700ac870 <Udma_getMappedChRingAttributes> @ imm = #0xbcbe
700a0bb2: 9006         	str	r0, [sp, #0x18]
700a0bb4: 9800         	ldr	r0, [sp]
700a0bb6: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a0bba: e7ff         	b	0x700a0bbc <Udma_chAllocResource+0x2bc> @ imm = #-0x2
700a0bbc: e017         	b	0x700a0bee <Udma_chAllocResource+0x2ee> @ imm = #0x2e
700a0bbe: 9807         	ldr	r0, [sp, #0x1c]
700a0bc0: 7800         	ldrb	r0, [r0]
700a0bc2: 07c0         	lsls	r0, r0, #0x1f
700a0bc4: b148         	cbz	r0, 0x700a0bda <Udma_chAllocResource+0x2da> @ imm = #0x12
700a0bc6: e7ff         	b	0x700a0bc8 <Udma_chAllocResource+0x2c8> @ imm = #-0x2
700a0bc8: 9807         	ldr	r0, [sp, #0x1c]
700a0bca: 6ec0         	ldr	r0, [r0, #0x6c]
700a0bcc: 9904         	ldr	r1, [sp, #0x10]
700a0bce: f8d1 110c    	ldr.w	r1, [r1, #0x10c]
700a0bd2: 4408         	add	r0, r1
700a0bd4: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a0bd8: e008         	b	0x700a0bec <Udma_chAllocResource+0x2ec> @ imm = #0x10
700a0bda: 9807         	ldr	r0, [sp, #0x1c]
700a0bdc: 6f00         	ldr	r0, [r0, #0x70]
700a0bde: 9904         	ldr	r1, [sp, #0x10]
700a0be0: f8d1 1114    	ldr.w	r1, [r1, #0x114]
700a0be4: 4408         	add	r0, r1
700a0be6: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a0bea: e7ff         	b	0x700a0bec <Udma_chAllocResource+0x2ec> @ imm = #-0x2
700a0bec: e7ff         	b	0x700a0bee <Udma_chAllocResource+0x2ee> @ imm = #-0x2
700a0bee: e7ff         	b	0x700a0bf0 <Udma_chAllocResource+0x2f0> @ imm = #-0x2
700a0bf0: 9907         	ldr	r1, [sp, #0x1c]
700a0bf2: f101 0090    	add.w	r0, r1, #0x90
700a0bf6: f8c1 0080    	str.w	r0, [r1, #0x80]
700a0bfa: 9804         	ldr	r0, [sp, #0x10]
700a0bfc: 9b07         	ldr	r3, [sp, #0x1c]
700a0bfe: f8d3 1080    	ldr.w	r1, [r3, #0x80]
700a0c02: f8bd 200e    	ldrh.w	r2, [sp, #0xe]
700a0c06: 3314         	adds	r3, #0x14
700a0c08: f003 fb2a    	bl	0x700a4260 <Udma_ringAlloc> @ imm = #0x3654
700a0c0c: 9006         	str	r0, [sp, #0x18]
700a0c0e: 9806         	ldr	r0, [sp, #0x18]
700a0c10: b128         	cbz	r0, 0x700a0c1e <Udma_chAllocResource+0x31e> @ imm = #0xa
700a0c12: e7ff         	b	0x700a0c14 <Udma_chAllocResource+0x314> @ imm = #-0x2
700a0c14: 9907         	ldr	r1, [sp, #0x1c]
700a0c16: 2000         	movs	r0, #0x0
700a0c18: f8c1 0080    	str.w	r0, [r1, #0x80]
700a0c1c: e017         	b	0x700a0c4e <Udma_chAllocResource+0x34e> @ imm = #0x2e
700a0c1e: 9807         	ldr	r0, [sp, #0x1c]
700a0c20: 7840         	ldrb	r0, [r0, #0x1]
700a0c22: 07c0         	lsls	r0, r0, #0x1f
700a0c24: b190         	cbz	r0, 0x700a0c4c <Udma_chAllocResource+0x34c> @ imm = #0x24
700a0c26: e7ff         	b	0x700a0c28 <Udma_chAllocResource+0x328> @ imm = #-0x2
700a0c28: 9807         	ldr	r0, [sp, #0x1c]
700a0c2a: 7800         	ldrb	r0, [r0]
700a0c2c: 0780         	lsls	r0, r0, #0x1e
700a0c2e: 2800         	cmp	r0, #0x0
700a0c30: d50c         	bpl	0x700a0c4c <Udma_chAllocResource+0x34c> @ imm = #0x18
700a0c32: e7ff         	b	0x700a0c34 <Udma_chAllocResource+0x334> @ imm = #-0x2
700a0c34: 9907         	ldr	r1, [sp, #0x1c]
700a0c36: f8d1 0080    	ldr.w	r0, [r1, #0x80]
700a0c3a: f8d1 11c8    	ldr.w	r1, [r1, #0x1c8]
700a0c3e: 8880         	ldrh	r0, [r0, #0x4]
700a0c40: 9a04         	ldr	r2, [sp, #0x10]
700a0c42: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a0c46: 1a80         	subs	r0, r0, r2
700a0c48: 6048         	str	r0, [r1, #0x4]
700a0c4a: e7ff         	b	0x700a0c4c <Udma_chAllocResource+0x34c> @ imm = #-0x2
700a0c4c: e7ff         	b	0x700a0c4e <Udma_chAllocResource+0x34e> @ imm = #-0x2
700a0c4e: e7ff         	b	0x700a0c50 <Udma_chAllocResource+0x350> @ imm = #-0x2
700a0c50: e7ff         	b	0x700a0c52 <Udma_chAllocResource+0x352> @ imm = #-0x2
700a0c52: 9806         	ldr	r0, [sp, #0x18]
700a0c54: b930         	cbnz	r0, 0x700a0c64 <Udma_chAllocResource+0x364> @ imm = #0xc
700a0c56: e7ff         	b	0x700a0c58 <Udma_chAllocResource+0x358> @ imm = #-0x2
700a0c58: 9907         	ldr	r1, [sp, #0x1c]
700a0c5a: f101 0090    	add.w	r0, r1, #0x90
700a0c5e: f8c1 0084    	str.w	r0, [r1, #0x84]
700a0c62: e7ff         	b	0x700a0c64 <Udma_chAllocResource+0x364> @ imm = #-0x2
700a0c64: 9806         	ldr	r0, [sp, #0x18]
700a0c66: b928         	cbnz	r0, 0x700a0c74 <Udma_chAllocResource+0x374> @ imm = #0xa
700a0c68: e7ff         	b	0x700a0c6a <Udma_chAllocResource+0x36a> @ imm = #-0x2
700a0c6a: 9907         	ldr	r1, [sp, #0x1c]
700a0c6c: 2000         	movs	r0, #0x0
700a0c6e: f8c1 0088    	str.w	r0, [r1, #0x88]
700a0c72: e7ff         	b	0x700a0c74 <Udma_chAllocResource+0x374> @ imm = #-0x2
700a0c74: 9806         	ldr	r0, [sp, #0x18]
700a0c76: b148         	cbz	r0, 0x700a0c8c <Udma_chAllocResource+0x38c> @ imm = #0x12
700a0c78: e7ff         	b	0x700a0c7a <Udma_chAllocResource+0x37a> @ imm = #-0x2
700a0c7a: 9807         	ldr	r0, [sp, #0x1c]
700a0c7c: f003 fd10    	bl	0x700a46a0 <Udma_chFreeResource> @ imm = #0x3a20
700a0c80: 9005         	str	r0, [sp, #0x14]
700a0c82: 9805         	ldr	r0, [sp, #0x14]
700a0c84: b108         	cbz	r0, 0x700a0c8a <Udma_chAllocResource+0x38a> @ imm = #0x2
700a0c86: e7ff         	b	0x700a0c88 <Udma_chAllocResource+0x388> @ imm = #-0x2
700a0c88: e7ff         	b	0x700a0c8a <Udma_chAllocResource+0x38a> @ imm = #-0x2
700a0c8a: e004         	b	0x700a0c96 <Udma_chAllocResource+0x396> @ imm = #0x8
700a0c8c: 9804         	ldr	r0, [sp, #0x10]
700a0c8e: 9907         	ldr	r1, [sp, #0x1c]
700a0c90: f006 fda6    	bl	0x700a77e0 <Udma_chAssignRegOverlay> @ imm = #0x6b4c
700a0c94: e7ff         	b	0x700a0c96 <Udma_chAllocResource+0x396> @ imm = #-0x2
700a0c96: 9806         	ldr	r0, [sp, #0x18]
700a0c98: b008         	add	sp, #0x20
700a0c9a: bd80         	pop	{r7, pc}

700a0c9c <__aeabi_memcpy8>:
700a0c9c: ea004a3a     	b	0x700b358c <TI_memcpy_small> @ imm = #0x128e8

700a0ca0 <strcmp>:
700a0ca0: e5d02000     	ldrb	r2, [r0]
700a0ca4: e5d13000     	ldrb	r3, [r1]
700a0ca8: e3520001     	cmp	r2, #1
700a0cac: 21520003     	cmphs	r2, r3
700a0cb0: 1a004bb2     	bne	0x700b3b80 <.Lfastpath_exit> @ imm = #0x12ec8
700a0cb4: e16d41f0     	strd	r4, r5, [sp, #-16]!
700a0cb8: e1804001     	orr	r4, r0, r1
700a0cbc: e1cd60f8     	strd	r6, r7, [sp, #8]
700a0cc0: e3e0c000     	mvn	r12, #0
700a0cc4: e1a02e84     	lsl	r2, r4, #29
700a0cc8: e3520000     	cmp	r2, #0
700a0ccc: 0a000013     	beq	0x700a0d20 <strcmp+0x80> @ imm = #0x4c
700a0cd0: e0204001     	eor	r4, r0, r1
700a0cd4: e3140007     	tst	r4, #7
700a0cd8: 1a00003e     	bne	0x700a0dd8 <strcmp+0x138> @ imm = #0xf8
700a0cdc: e2004007     	and	r4, r0, #7
700a0ce0: e3c00007     	bic	r0, r0, #7
700a0ce4: e2045003     	and	r5, r4, #3
700a0ce8: e3c11007     	bic	r1, r1, #7
700a0cec: e1a05185     	lsl	r5, r5, #3
700a0cf0: e0c021d0     	ldrd	r2, r3, [r0], #16
700a0cf4: e3140004     	tst	r4, #4
700a0cf8: e0c161d0     	ldrd	r6, r7, [r1], #16
700a0cfc: e1e0451c     	mvn	r4, r12, lsl r5
700a0d00: e1822004     	orr	r2, r2, r4
700a0d04: e1866004     	orr	r6, r6, r4
700a0d08: 0a000006     	beq	0x700a0d28 <strcmp+0x88> @ imm = #0x18
700a0d0c: e1833004     	orr	r3, r3, r4
700a0d10: e1a0200c     	mov	r2, r12
700a0d14: e1877004     	orr	r7, r7, r4
700a0d18: e1a0600c     	mov	r6, r12
700a0d1c: ea000001     	b	0x700a0d28 <strcmp+0x88> @ imm = #0x4
700a0d20: e0c021d0     	ldrd	r2, r3, [r0], #16
700a0d24: e0c161d0     	ldrd	r6, r7, [r1], #16
700a0d28: e6525f9c     	uadd8	r5, r2, r12
700a0d2c: e0224006     	eor	r4, r2, r6
700a0d30: e6844fbc     	sel	r4, r4, r12
700a0d34: e3540000     	cmp	r4, #0
700a0d38: 1a00001b     	bne	0x700a0dac <strcmp+0x10c> @ imm = #0x6c
700a0d3c: e6535f9c     	uadd8	r5, r3, r12
700a0d40: e0235007     	eor	r5, r3, r7
700a0d44: e6855fbc     	sel	r5, r5, r12
700a0d48: e3550000     	cmp	r5, #0
700a0d4c: 1a00000b     	bne	0x700a0d80 <strcmp+0xe0> @ imm = #0x2c
700a0d50: e14020d8     	ldrd	r2, r3, [r0, #-8]
700a0d54: e14160d8     	ldrd	r6, r7, [r1, #-8]
700a0d58: e6525f9c     	uadd8	r5, r2, r12
700a0d5c: e0224006     	eor	r4, r2, r6
700a0d60: e6844fbc     	sel	r4, r4, r12
700a0d64: e6535f9c     	uadd8	r5, r3, r12
700a0d68: e0235007     	eor	r5, r3, r7
700a0d6c: e6855fbc     	sel	r5, r5, r12
700a0d70: e1955004     	orrs	r5, r5, r4
700a0d74: 0affffe9     	beq	0x700a0d20 <strcmp+0x80> @ imm = #-0x5c
700a0d78: e3540000     	cmp	r4, #0
700a0d7c: 1a00000a     	bne	0x700a0dac <strcmp+0x10c> @ imm = #0x28
700a0d80: e6bf5f35     	rev	r5, r5
700a0d84: e16f4f15     	clz	r4, r5
700a0d88: e3c44007     	bic	r4, r4, #7
700a0d8c: e1a01437     	lsr	r1, r7, r4
700a0d90: e1cd60d8     	ldrd	r6, r7, [sp, #8]
700a0d94: e1a03433     	lsr	r3, r3, r4
700a0d98: e20300ff     	and	r0, r3, #255
700a0d9c: e20110ff     	and	r1, r1, #255
700a0da0: e0cd41d0     	ldrd	r4, r5, [sp], #16
700a0da4: e0400001     	sub	r0, r0, r1
700a0da8: e12fff1e     	bx	lr
700a0dac: e6bf4f34     	rev	r4, r4
700a0db0: e16f4f14     	clz	r4, r4
700a0db4: e3c44007     	bic	r4, r4, #7
700a0db8: e1a01436     	lsr	r1, r6, r4
700a0dbc: e1cd60d8     	ldrd	r6, r7, [sp, #8]
700a0dc0: e1a02432     	lsr	r2, r2, r4
700a0dc4: e20200ff     	and	r0, r2, #255
700a0dc8: e20110ff     	and	r1, r1, #255
700a0dcc: e0cd41d0     	ldrd	r4, r5, [sp], #16
700a0dd0: e0400001     	sub	r0, r0, r1
700a0dd4: e12fff1e     	bx	lr
700a0dd8: e3140003     	tst	r4, #3
700a0ddc: 1a000022     	bne	0x700a0e6c <strcmp+0x1cc> @ imm = #0x88
700a0de0: e2104003     	ands	r4, r0, #3
700a0de4: 1a000017     	bne	0x700a0e48 <strcmp+0x1a8> @ imm = #0x5c
700a0de8: e4902008     	ldr	r2, [r0], #8
700a0dec: e4913008     	ldr	r3, [r1], #8
700a0df0: e6525f9c     	uadd8	r5, r2, r12
700a0df4: e0225003     	eor	r5, r2, r3
700a0df8: e6855fbc     	sel	r5, r5, r12
700a0dfc: e3550000     	cmp	r5, #0
700a0e00: 1a000006     	bne	0x700a0e20 <strcmp+0x180> @ imm = #0x18
700a0e04: e5102004     	ldr	r2, [r0, #-0x4]
700a0e08: e5113004     	ldr	r3, [r1, #-0x4]
700a0e0c: e6525f9c     	uadd8	r5, r2, r12
700a0e10: e0225003     	eor	r5, r2, r3
700a0e14: e6855fbc     	sel	r5, r5, r12
700a0e18: e3550000     	cmp	r5, #0
700a0e1c: 0afffff1     	beq	0x700a0de8 <strcmp+0x148> @ imm = #-0x3c
700a0e20: e6bf5f35     	rev	r5, r5
700a0e24: e16f4f15     	clz	r4, r5
700a0e28: e3c44007     	bic	r4, r4, #7
700a0e2c: e1a01433     	lsr	r1, r3, r4
700a0e30: e1a02432     	lsr	r2, r2, r4
700a0e34: e20200ff     	and	r0, r2, #255
700a0e38: e20110ff     	and	r1, r1, #255
700a0e3c: e0cd41d0     	ldrd	r4, r5, [sp], #16
700a0e40: e0400001     	sub	r0, r0, r1
700a0e44: e12fff1e     	bx	lr
700a0e48: e1a04184     	lsl	r4, r4, #3
700a0e4c: e3c00003     	bic	r0, r0, #3
700a0e50: e4902008     	ldr	r2, [r0], #8
700a0e54: e3c11003     	bic	r1, r1, #3
700a0e58: e4913008     	ldr	r3, [r1], #8
700a0e5c: e1e0441c     	mvn	r4, r12, lsl r4
700a0e60: e1822004     	orr	r2, r2, r4
700a0e64: e1833004     	orr	r3, r3, r4
700a0e68: eaffffe0     	b	0x700a0df0 <strcmp+0x150> @ imm = #-0x80
700a0e6c: e2104003     	ands	r4, r0, #3
700a0e70: 0a000015     	beq	0x700a0ecc <strcmp+0x22c> @ imm = #0x54
700a0e74: e0411004     	sub	r1, r1, r4
700a0e78: e3c00003     	bic	r0, r0, #3
700a0e7c: e1b04f84     	lsls	r4, r4, #31
700a0e80: e4902004     	ldr	r2, [r0], #4
700a0e84: 0a000006     	beq	0x700a0ea4 <strcmp+0x204> @ imm = #0x18
700a0e88: 2a00000e     	bhs	0x700a0ec8 <strcmp+0x228> @ imm = #0x38
700a0e8c: e5d13002     	ldrb	r3, [r1, #0x2]
700a0e90: e6ef4872     	uxtb	r4, r2, ror #16
700a0e94: e0544003     	subs	r4, r4, r3
700a0e98: 1a000007     	bne	0x700a0ebc <strcmp+0x21c> @ imm = #0x1c
700a0e9c: e3530000     	cmp	r3, #0
700a0ea0: 0a000005     	beq	0x700a0ebc <strcmp+0x21c> @ imm = #0x14
700a0ea4: e5d13003     	ldrb	r3, [r1, #0x3]
700a0ea8: e6ef4c72     	uxtb	r4, r2, ror #24
700a0eac: e0544003     	subs	r4, r4, r3
700a0eb0: 1a000001     	bne	0x700a0ebc <strcmp+0x21c> @ imm = #0x4
700a0eb4: e3530000     	cmp	r3, #0
700a0eb8: 1a000002     	bne	0x700a0ec8 <strcmp+0x228> @ imm = #0x8
700a0ebc: e1a00004     	mov	r0, r4
700a0ec0: e49d4010     	ldr	r4, [sp], #16
700a0ec4: e12fff1e     	bx	lr
700a0ec8: e2811004     	add	r1, r1, #4
700a0ecc: e4902004     	ldr	r2, [r0], #4
700a0ed0: e1b04f81     	lsls	r4, r1, #31
700a0ed4: e3c11003     	bic	r1, r1, #3
700a0ed8: e4913004     	ldr	r3, [r1], #4
700a0edc: 8a00002f     	bhi	0x700a0fa0 <strcmp+0x300> @ imm = #0xbc
700a0ee0: 2a000017     	bhs	0x700a0f44 <strcmp+0x2a4> @ imm = #0x5c
700a0ee4: e3c244ff     	bic	r4, r2, #-16777216
700a0ee8: e6525f9c     	uadd8	r5, r2, r12
700a0eec: e0345423     	eors	r5, r4, r3, lsr #8
700a0ef0: e6855fbc     	sel	r5, r5, r12
700a0ef4: 1a000007     	bne	0x700a0f18 <strcmp+0x278> @ imm = #0x1c
700a0ef8: e3550000     	cmp	r5, #0
700a0efc: 1a000007     	bne	0x700a0f20 <strcmp+0x280> @ imm = #0x1c
700a0f00: e4913004     	ldr	r3, [r1], #4
700a0f04: e0244002     	eor	r4, r4, r2
700a0f08: e1540c03     	cmp	r4, r3, lsl #24
700a0f0c: 1a000009     	bne	0x700a0f38 <strcmp+0x298> @ imm = #0x24
700a0f10: e4902004     	ldr	r2, [r0], #4
700a0f14: eafffff2     	b	0x700a0ee4 <strcmp+0x244> @ imm = #-0x38
700a0f18: e1a03423     	lsr	r3, r3, #8
700a0f1c: ea000037     	b	0x700a1000 <strcmp+0x360> @ imm = #0xdc
700a0f20: e3d554ff     	bics	r5, r5, #-16777216
700a0f24: 1a000032     	bne	0x700a0ff4 <strcmp+0x354> @ imm = #0xc8
700a0f28: e5d10000     	ldrb	r0, [r1]
700a0f2c: e0cd41d0     	ldrd	r4, r5, [sp], #16
700a0f30: e2600000     	rsb	r0, r0, #0
700a0f34: e12fff1e     	bx	lr
700a0f38: e1a02c22     	lsr	r2, r2, #24
700a0f3c: e20330ff     	and	r3, r3, #255
700a0f40: ea00002e     	b	0x700a1000 <strcmp+0x360> @ imm = #0xb8
700a0f44: e002482c     	and	r4, r2, r12, lsr #16
700a0f48: e6525f9c     	uadd8	r5, r2, r12
700a0f4c: e0345823     	eors	r5, r4, r3, lsr #16
700a0f50: e6855fbc     	sel	r5, r5, r12
700a0f54: 1a000007     	bne	0x700a0f78 <strcmp+0x2d8> @ imm = #0x1c
700a0f58: e3550000     	cmp	r5, #0
700a0f5c: 1a000007     	bne	0x700a0f80 <strcmp+0x2e0> @ imm = #0x1c
700a0f60: e4913004     	ldr	r3, [r1], #4
700a0f64: e0244002     	eor	r4, r4, r2
700a0f68: e1540803     	cmp	r4, r3, lsl #16
700a0f6c: 1a000008     	bne	0x700a0f94 <strcmp+0x2f4> @ imm = #0x20
700a0f70: e4902004     	ldr	r2, [r0], #4
700a0f74: eafffff2     	b	0x700a0f44 <strcmp+0x2a4> @ imm = #-0x38
700a0f78: e1a03823     	lsr	r3, r3, #16
700a0f7c: ea00001f     	b	0x700a1000 <strcmp+0x360> @ imm = #0x7c
700a0f80: e015582c     	ands	r5, r5, r12, lsr #16
700a0f84: 1a00001a     	bne	0x700a0ff4 <strcmp+0x354> @ imm = #0x68
700a0f88: e1d130b0     	ldrh	r3, [r1]
700a0f8c: e1a02822     	lsr	r2, r2, #16
700a0f90: ea00001a     	b	0x700a1000 <strcmp+0x360> @ imm = #0x68
700a0f94: e1a02822     	lsr	r2, r2, #16
700a0f98: e003382c     	and	r3, r3, r12, lsr #16
700a0f9c: ea000017     	b	0x700a1000 <strcmp+0x360> @ imm = #0x5c
700a0fa0: e20240ff     	and	r4, r2, #255
700a0fa4: e6525f9c     	uadd8	r5, r2, r12
700a0fa8: e0345c23     	eors	r5, r4, r3, lsr #24
700a0fac: e6855fbc     	sel	r5, r5, r12
700a0fb0: 1a000007     	bne	0x700a0fd4 <strcmp+0x334> @ imm = #0x1c
700a0fb4: e3550000     	cmp	r5, #0
700a0fb8: 1a000007     	bne	0x700a0fdc <strcmp+0x33c> @ imm = #0x1c
700a0fbc: e4913004     	ldr	r3, [r1], #4
700a0fc0: e0244002     	eor	r4, r4, r2
700a0fc4: e1540403     	cmp	r4, r3, lsl #8
700a0fc8: 1a000006     	bne	0x700a0fe8 <strcmp+0x348> @ imm = #0x18
700a0fcc: e4902004     	ldr	r2, [r0], #4
700a0fd0: eafffff2     	b	0x700a0fa0 <strcmp+0x300> @ imm = #-0x38
700a0fd4: e1a03c23     	lsr	r3, r3, #24
700a0fd8: ea000008     	b	0x700a1000 <strcmp+0x360> @ imm = #0x20
700a0fdc: e31500ff     	tst	r5, #255
700a0fe0: 1a000003     	bne	0x700a0ff4 <strcmp+0x354> @ imm = #0xc
700a0fe4: e5913000     	ldr	r3, [r1]
700a0fe8: e1a02422     	lsr	r2, r2, #8
700a0fec: e3c334ff     	bic	r3, r3, #-16777216
700a0ff0: ea000002     	b	0x700a1000 <strcmp+0x360> @ imm = #0x8
700a0ff4: e3a00000     	mov	r0, #0
700a0ff8: e0cd41d0     	ldrd	r4, r5, [sp], #16
700a0ffc: e12fff1e     	bx	lr
700a1000: e6bf2f32     	rev	r2, r2
700a1004: e6bf3f33     	rev	r3, r3
700a1008: e6524f9c     	uadd8	r4, r2, r12
700a100c: e0224003     	eor	r4, r2, r3
700a1010: e6845fbc     	sel	r5, r4, r12
700a1014: e16f4f15     	clz	r4, r5
700a1018: e1a02412     	lsl	r2, r2, r4
700a101c: e1a03413     	lsl	r3, r3, r4
700a1020: e1a00c22     	lsr	r0, r2, #24
700a1024: e0cd41d0     	ldrd	r4, r5, [sp], #16
700a1028: e0400c23     	sub	r0, r0, r3, lsr #24
700a102c: e12fff1e     	bx	lr

700a1030 <Udma_chDisableTxChan>:
700a1030: b580         	push	{r7, lr}
700a1032: b09a         	sub	sp, #0x68
700a1034: 9019         	str	r0, [sp, #0x64]
700a1036: 9118         	str	r1, [sp, #0x60]
700a1038: 2000         	movs	r0, #0x0
700a103a: 9017         	str	r0, [sp, #0x5c]
700a103c: 9016         	str	r0, [sp, #0x58]
700a103e: 9015         	str	r0, [sp, #0x54]
700a1040: 9819         	ldr	r0, [sp, #0x64]
700a1042: 6e80         	ldr	r0, [r0, #0x68]
700a1044: 9014         	str	r0, [sp, #0x50]
700a1046: 2008         	movs	r0, #0x8
700a1048: 9008         	str	r0, [sp, #0x20]
700a104a: 9814         	ldr	r0, [sp, #0x50]
700a104c: 6800         	ldr	r0, [r0]
700a104e: 2801         	cmp	r0, #0x1
700a1050: d10e         	bne	0x700a1070 <Udma_chDisableTxChan+0x40> @ imm = #0x1c
700a1052: e7ff         	b	0x700a1054 <Udma_chDisableTxChan+0x24> @ imm = #-0x2
700a1054: 9a14         	ldr	r2, [sp, #0x50]
700a1056: f102 0008    	add.w	r0, r2, #0x8
700a105a: 9919         	ldr	r1, [sp, #0x64]
700a105c: 6ec9         	ldr	r1, [r1, #0x6c]
700a105e: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a1062: 4411         	add	r1, r2
700a1064: 2300         	movs	r3, #0x0
700a1066: 461a         	mov	r2, r3
700a1068: f010 fdca    	bl	0x700b1c00 <CSL_bcdmaTeardownTxChan> @ imm = #0x10b94
700a106c: 9017         	str	r0, [sp, #0x5c]
700a106e: e00f         	b	0x700a1090 <Udma_chDisableTxChan+0x60> @ imm = #0x1e
700a1070: 9814         	ldr	r0, [sp, #0x50]
700a1072: 6800         	ldr	r0, [r0]
700a1074: 2802         	cmp	r0, #0x2
700a1076: d10a         	bne	0x700a108e <Udma_chDisableTxChan+0x5e> @ imm = #0x14
700a1078: e7ff         	b	0x700a107a <Udma_chDisableTxChan+0x4a> @ imm = #-0x2
700a107a: 9814         	ldr	r0, [sp, #0x50]
700a107c: 3054         	adds	r0, #0x54
700a107e: 9919         	ldr	r1, [sp, #0x64]
700a1080: 6ec9         	ldr	r1, [r1, #0x6c]
700a1082: 2300         	movs	r3, #0x0
700a1084: 461a         	mov	r2, r3
700a1086: f011 fb6b    	bl	0x700b2760 <CSL_pktdmaTeardownTxChan> @ imm = #0x116d6
700a108a: 9017         	str	r0, [sp, #0x5c]
700a108c: e7ff         	b	0x700a108e <Udma_chDisableTxChan+0x5e> @ imm = #-0x2
700a108e: e7ff         	b	0x700a1090 <Udma_chDisableTxChan+0x60> @ imm = #-0x2
700a1090: 9817         	ldr	r0, [sp, #0x5c]
700a1092: b108         	cbz	r0, 0x700a1098 <Udma_chDisableTxChan+0x68> @ imm = #0x2
700a1094: e7ff         	b	0x700a1096 <Udma_chDisableTxChan+0x66> @ imm = #-0x2
700a1096: e7ff         	b	0x700a1098 <Udma_chDisableTxChan+0x68> @ imm = #-0x2
700a1098: e7ff         	b	0x700a109a <Udma_chDisableTxChan+0x6a> @ imm = #-0x2
700a109a: 9817         	ldr	r0, [sp, #0x5c]
700a109c: bbc8         	cbnz	r0, 0x700a1112 <Udma_chDisableTxChan+0xe2> @ imm = #0x72
700a109e: e7ff         	b	0x700a10a0 <Udma_chDisableTxChan+0x70> @ imm = #-0x2
700a10a0: 9814         	ldr	r0, [sp, #0x50]
700a10a2: 6800         	ldr	r0, [r0]
700a10a4: 2801         	cmp	r0, #0x1
700a10a6: d110         	bne	0x700a10ca <Udma_chDisableTxChan+0x9a> @ imm = #0x20
700a10a8: e7ff         	b	0x700a10aa <Udma_chDisableTxChan+0x7a> @ imm = #-0x2
700a10aa: 9a14         	ldr	r2, [sp, #0x50]
700a10ac: f102 0008    	add.w	r0, r2, #0x8
700a10b0: 9919         	ldr	r1, [sp, #0x64]
700a10b2: 6ec9         	ldr	r1, [r1, #0x6c]
700a10b4: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a10b8: 4411         	add	r1, r2
700a10ba: aa0e         	add	r2, sp, #0x38
700a10bc: f011 fd88    	bl	0x700b2bd0 <CSL_bcdmaGetTxRT> @ imm = #0x11b10
700a10c0: 980e         	ldr	r0, [sp, #0x38]
700a10c2: b908         	cbnz	r0, 0x700a10c8 <Udma_chDisableTxChan+0x98> @ imm = #0x2
700a10c4: e7ff         	b	0x700a10c6 <Udma_chDisableTxChan+0x96> @ imm = #-0x2
700a10c6: e024         	b	0x700a1112 <Udma_chDisableTxChan+0xe2> @ imm = #0x48
700a10c8: e011         	b	0x700a10ee <Udma_chDisableTxChan+0xbe> @ imm = #0x22
700a10ca: 9814         	ldr	r0, [sp, #0x50]
700a10cc: 6800         	ldr	r0, [r0]
700a10ce: 2802         	cmp	r0, #0x2
700a10d0: d10c         	bne	0x700a10ec <Udma_chDisableTxChan+0xbc> @ imm = #0x18
700a10d2: e7ff         	b	0x700a10d4 <Udma_chDisableTxChan+0xa4> @ imm = #-0x2
700a10d4: 9814         	ldr	r0, [sp, #0x50]
700a10d6: 3054         	adds	r0, #0x54
700a10d8: 9919         	ldr	r1, [sp, #0x64]
700a10da: 6ec9         	ldr	r1, [r1, #0x6c]
700a10dc: aa09         	add	r2, sp, #0x24
700a10de: f010 fc9f    	bl	0x700b1a20 <CSL_pktdmaGetTxRT> @ imm = #0x1093e
700a10e2: 9809         	ldr	r0, [sp, #0x24]
700a10e4: b908         	cbnz	r0, 0x700a10ea <Udma_chDisableTxChan+0xba> @ imm = #0x2
700a10e6: e7ff         	b	0x700a10e8 <Udma_chDisableTxChan+0xb8> @ imm = #-0x2
700a10e8: e013         	b	0x700a1112 <Udma_chDisableTxChan+0xe2> @ imm = #0x26
700a10ea: e7ff         	b	0x700a10ec <Udma_chDisableTxChan+0xbc> @ imm = #-0x2
700a10ec: e7ff         	b	0x700a10ee <Udma_chDisableTxChan+0xbe> @ imm = #-0x2
700a10ee: 9815         	ldr	r0, [sp, #0x54]
700a10f0: 9918         	ldr	r1, [sp, #0x60]
700a10f2: 4288         	cmp	r0, r1
700a10f4: d904         	bls	0x700a1100 <Udma_chDisableTxChan+0xd0> @ imm = #0x8
700a10f6: e7ff         	b	0x700a10f8 <Udma_chDisableTxChan+0xc8> @ imm = #-0x2
700a10f8: f06f 0003    	mvn	r0, #0x3
700a10fc: 9017         	str	r0, [sp, #0x5c]
700a10fe: e007         	b	0x700a1110 <Udma_chDisableTxChan+0xe0> @ imm = #0xe
700a1100: f44f 707a    	mov.w	r0, #0x3e8
700a1104: f00e fb5c    	bl	0x700af7c0 <ClockP_usleep> @ imm = #0xe6b8
700a1108: 9815         	ldr	r0, [sp, #0x54]
700a110a: 3001         	adds	r0, #0x1
700a110c: 9015         	str	r0, [sp, #0x54]
700a110e: e7ff         	b	0x700a1110 <Udma_chDisableTxChan+0xe0> @ imm = #-0x2
700a1110: e7c3         	b	0x700a109a <Udma_chDisableTxChan+0x6a> @ imm = #-0x7a
700a1112: 9817         	ldr	r0, [sp, #0x5c]
700a1114: 2800         	cmp	r0, #0x0
700a1116: f000 80e4    	beq.w	0x700a12e2 <Udma_chDisableTxChan+0x2b2> @ imm = #0x1c8
700a111a: e7ff         	b	0x700a111c <Udma_chDisableTxChan+0xec> @ imm = #-0x2
700a111c: 9814         	ldr	r0, [sp, #0x50]
700a111e: 6800         	ldr	r0, [r0]
700a1120: 2801         	cmp	r0, #0x1
700a1122: d10e         	bne	0x700a1142 <Udma_chDisableTxChan+0x112> @ imm = #0x1c
700a1124: e7ff         	b	0x700a1126 <Udma_chDisableTxChan+0xf6> @ imm = #-0x2
700a1126: 9a14         	ldr	r2, [sp, #0x50]
700a1128: f102 0008    	add.w	r0, r2, #0x8
700a112c: 9919         	ldr	r1, [sp, #0x64]
700a112e: 6ec9         	ldr	r1, [r1, #0x6c]
700a1130: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a1134: 4411         	add	r1, r2
700a1136: 2201         	movs	r2, #0x1
700a1138: 2300         	movs	r3, #0x0
700a113a: f010 fd61    	bl	0x700b1c00 <CSL_bcdmaTeardownTxChan> @ imm = #0x10ac2
700a113e: 9017         	str	r0, [sp, #0x5c]
700a1140: e00f         	b	0x700a1162 <Udma_chDisableTxChan+0x132> @ imm = #0x1e
700a1142: 9814         	ldr	r0, [sp, #0x50]
700a1144: 6800         	ldr	r0, [r0]
700a1146: 2802         	cmp	r0, #0x2
700a1148: d10a         	bne	0x700a1160 <Udma_chDisableTxChan+0x130> @ imm = #0x14
700a114a: e7ff         	b	0x700a114c <Udma_chDisableTxChan+0x11c> @ imm = #-0x2
700a114c: 9814         	ldr	r0, [sp, #0x50]
700a114e: 3054         	adds	r0, #0x54
700a1150: 9919         	ldr	r1, [sp, #0x64]
700a1152: 6ec9         	ldr	r1, [r1, #0x6c]
700a1154: 2201         	movs	r2, #0x1
700a1156: 2300         	movs	r3, #0x0
700a1158: f011 fb02    	bl	0x700b2760 <CSL_pktdmaTeardownTxChan> @ imm = #0x11604
700a115c: 9017         	str	r0, [sp, #0x5c]
700a115e: e7ff         	b	0x700a1160 <Udma_chDisableTxChan+0x130> @ imm = #-0x2
700a1160: e7ff         	b	0x700a1162 <Udma_chDisableTxChan+0x132> @ imm = #-0x2
700a1162: 9817         	ldr	r0, [sp, #0x5c]
700a1164: b108         	cbz	r0, 0x700a116a <Udma_chDisableTxChan+0x13a> @ imm = #0x2
700a1166: e7ff         	b	0x700a1168 <Udma_chDisableTxChan+0x138> @ imm = #-0x2
700a1168: e7ff         	b	0x700a116a <Udma_chDisableTxChan+0x13a> @ imm = #-0x2
700a116a: 9814         	ldr	r0, [sp, #0x50]
700a116c: 6800         	ldr	r0, [r0]
700a116e: 2801         	cmp	r0, #0x1
700a1170: d128         	bne	0x700a11c4 <Udma_chDisableTxChan+0x194> @ imm = #0x50
700a1172: e7ff         	b	0x700a1174 <Udma_chDisableTxChan+0x144> @ imm = #-0x2
700a1174: 9a14         	ldr	r2, [sp, #0x50]
700a1176: f102 0008    	add.w	r0, r2, #0x8
700a117a: 9919         	ldr	r1, [sp, #0x64]
700a117c: 6ec9         	ldr	r1, [r1, #0x6c]
700a117e: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a1182: 4411         	add	r1, r2
700a1184: 9b08         	ldr	r3, [sp, #0x20]
700a1186: 46ec         	mov	r12, sp
700a1188: aa16         	add	r2, sp, #0x58
700a118a: 9206         	str	r2, [sp, #0x18]
700a118c: f8cc 2000    	str.w	r2, [r12]
700a1190: 2200         	movs	r2, #0x0
700a1192: 9207         	str	r2, [sp, #0x1c]
700a1194: f010 fdd4    	bl	0x700b1d40 <CSL_bcdmaGetChanPeerReg> @ imm = #0x10ba8
700a1198: f8dd c018    	ldr.w	r12, [sp, #0x18]
700a119c: 9a07         	ldr	r2, [sp, #0x1c]
700a119e: 9816         	ldr	r0, [sp, #0x58]
700a11a0: f040 5080    	orr	r0, r0, #0x10000000
700a11a4: 9016         	str	r0, [sp, #0x58]
700a11a6: 9b14         	ldr	r3, [sp, #0x50]
700a11a8: f103 0008    	add.w	r0, r3, #0x8
700a11ac: 9919         	ldr	r1, [sp, #0x64]
700a11ae: 6ec9         	ldr	r1, [r1, #0x6c]
700a11b0: f8d3 310c    	ldr.w	r3, [r3, #0x10c]
700a11b4: 4419         	add	r1, r3
700a11b6: 9b08         	ldr	r3, [sp, #0x20]
700a11b8: 46ee         	mov	lr, sp
700a11ba: f8ce c000    	str.w	r12, [lr]
700a11be: f011 f82f    	bl	0x700b2220 <CSL_bcdmaSetChanPeerReg> @ imm = #0x1105e
700a11c2: e025         	b	0x700a1210 <Udma_chDisableTxChan+0x1e0> @ imm = #0x4a
700a11c4: 9814         	ldr	r0, [sp, #0x50]
700a11c6: 6800         	ldr	r0, [r0]
700a11c8: 2802         	cmp	r0, #0x2
700a11ca: d120         	bne	0x700a120e <Udma_chDisableTxChan+0x1de> @ imm = #0x40
700a11cc: e7ff         	b	0x700a11ce <Udma_chDisableTxChan+0x19e> @ imm = #-0x2
700a11ce: 9814         	ldr	r0, [sp, #0x50]
700a11d0: 3054         	adds	r0, #0x54
700a11d2: 9919         	ldr	r1, [sp, #0x64]
700a11d4: 6ec9         	ldr	r1, [r1, #0x6c]
700a11d6: 9b08         	ldr	r3, [sp, #0x20]
700a11d8: 46ec         	mov	r12, sp
700a11da: aa16         	add	r2, sp, #0x58
700a11dc: 9204         	str	r2, [sp, #0x10]
700a11de: f8cc 2000    	str.w	r2, [r12]
700a11e2: 2200         	movs	r2, #0x0
700a11e4: 9205         	str	r2, [sp, #0x14]
700a11e6: f011 fbbb    	bl	0x700b2960 <CSL_pktdmaGetChanPeerReg> @ imm = #0x11776
700a11ea: f8dd c010    	ldr.w	r12, [sp, #0x10]
700a11ee: 9a05         	ldr	r2, [sp, #0x14]
700a11f0: 9816         	ldr	r0, [sp, #0x58]
700a11f2: f040 5080    	orr	r0, r0, #0x10000000
700a11f6: 9016         	str	r0, [sp, #0x58]
700a11f8: 9814         	ldr	r0, [sp, #0x50]
700a11fa: 3054         	adds	r0, #0x54
700a11fc: 9919         	ldr	r1, [sp, #0x64]
700a11fe: 6ec9         	ldr	r1, [r1, #0x6c]
700a1200: 9b08         	ldr	r3, [sp, #0x20]
700a1202: 46ee         	mov	lr, sp
700a1204: f8ce c000    	str.w	r12, [lr]
700a1208: f011 fbc2    	bl	0x700b2990 <CSL_pktdmaSetChanPeerReg> @ imm = #0x11784
700a120c: e7ff         	b	0x700a120e <Udma_chDisableTxChan+0x1de> @ imm = #-0x2
700a120e: e7ff         	b	0x700a1210 <Udma_chDisableTxChan+0x1e0> @ imm = #-0x2
700a1210: 2000         	movs	r0, #0x0
700a1212: 9015         	str	r0, [sp, #0x54]
700a1214: e7ff         	b	0x700a1216 <Udma_chDisableTxChan+0x1e6> @ imm = #-0x2
700a1216: 9817         	ldr	r0, [sp, #0x5c]
700a1218: 2800         	cmp	r0, #0x0
700a121a: d161         	bne	0x700a12e0 <Udma_chDisableTxChan+0x2b0> @ imm = #0xc2
700a121c: e7ff         	b	0x700a121e <Udma_chDisableTxChan+0x1ee> @ imm = #-0x2
700a121e: 9814         	ldr	r0, [sp, #0x50]
700a1220: 6800         	ldr	r0, [r0]
700a1222: 2801         	cmp	r0, #0x1
700a1224: d126         	bne	0x700a1274 <Udma_chDisableTxChan+0x244> @ imm = #0x4c
700a1226: e7ff         	b	0x700a1228 <Udma_chDisableTxChan+0x1f8> @ imm = #-0x2
700a1228: 9a14         	ldr	r2, [sp, #0x50]
700a122a: f102 0008    	add.w	r0, r2, #0x8
700a122e: 9919         	ldr	r1, [sp, #0x64]
700a1230: 6ec9         	ldr	r1, [r1, #0x6c]
700a1232: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a1236: 4411         	add	r1, r2
700a1238: aa0e         	add	r2, sp, #0x38
700a123a: f011 fcc9    	bl	0x700b2bd0 <CSL_bcdmaGetTxRT> @ imm = #0x11992
700a123e: 9a14         	ldr	r2, [sp, #0x50]
700a1240: f102 0008    	add.w	r0, r2, #0x8
700a1244: 9919         	ldr	r1, [sp, #0x64]
700a1246: 6ec9         	ldr	r1, [r1, #0x6c]
700a1248: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a124c: 4411         	add	r1, r2
700a124e: 9b08         	ldr	r3, [sp, #0x20]
700a1250: 46ec         	mov	r12, sp
700a1252: aa16         	add	r2, sp, #0x58
700a1254: f8cc 2000    	str.w	r2, [r12]
700a1258: 2200         	movs	r2, #0x0
700a125a: f010 fd71    	bl	0x700b1d40 <CSL_bcdmaGetChanPeerReg> @ imm = #0x10ae2
700a125e: 980e         	ldr	r0, [sp, #0x38]
700a1260: b938         	cbnz	r0, 0x700a1272 <Udma_chDisableTxChan+0x242> @ imm = #0xe
700a1262: e7ff         	b	0x700a1264 <Udma_chDisableTxChan+0x234> @ imm = #-0x2
700a1264: 9916         	ldr	r1, [sp, #0x58]
700a1266: 2000         	movs	r0, #0x0
700a1268: ebb0 7fd1    	cmp.w	r0, r1, lsr #31
700a126c: d101         	bne	0x700a1272 <Udma_chDisableTxChan+0x242> @ imm = #0x2
700a126e: e7ff         	b	0x700a1270 <Udma_chDisableTxChan+0x240> @ imm = #-0x2
700a1270: e036         	b	0x700a12e0 <Udma_chDisableTxChan+0x2b0> @ imm = #0x6c
700a1272: e023         	b	0x700a12bc <Udma_chDisableTxChan+0x28c> @ imm = #0x46
700a1274: 9814         	ldr	r0, [sp, #0x50]
700a1276: 6800         	ldr	r0, [r0]
700a1278: 2802         	cmp	r0, #0x2
700a127a: d11e         	bne	0x700a12ba <Udma_chDisableTxChan+0x28a> @ imm = #0x3c
700a127c: e7ff         	b	0x700a127e <Udma_chDisableTxChan+0x24e> @ imm = #-0x2
700a127e: 9814         	ldr	r0, [sp, #0x50]
700a1280: 3054         	adds	r0, #0x54
700a1282: 9919         	ldr	r1, [sp, #0x64]
700a1284: 6ec9         	ldr	r1, [r1, #0x6c]
700a1286: aa09         	add	r2, sp, #0x24
700a1288: f010 fbca    	bl	0x700b1a20 <CSL_pktdmaGetTxRT> @ imm = #0x10794
700a128c: 9814         	ldr	r0, [sp, #0x50]
700a128e: 3054         	adds	r0, #0x54
700a1290: 9919         	ldr	r1, [sp, #0x64]
700a1292: 6ec9         	ldr	r1, [r1, #0x6c]
700a1294: 9b08         	ldr	r3, [sp, #0x20]
700a1296: 46ec         	mov	r12, sp
700a1298: aa16         	add	r2, sp, #0x58
700a129a: f8cc 2000    	str.w	r2, [r12]
700a129e: 2200         	movs	r2, #0x0
700a12a0: f011 fb5e    	bl	0x700b2960 <CSL_pktdmaGetChanPeerReg> @ imm = #0x116bc
700a12a4: 9809         	ldr	r0, [sp, #0x24]
700a12a6: b938         	cbnz	r0, 0x700a12b8 <Udma_chDisableTxChan+0x288> @ imm = #0xe
700a12a8: e7ff         	b	0x700a12aa <Udma_chDisableTxChan+0x27a> @ imm = #-0x2
700a12aa: 9916         	ldr	r1, [sp, #0x58]
700a12ac: 2000         	movs	r0, #0x0
700a12ae: ebb0 7fd1    	cmp.w	r0, r1, lsr #31
700a12b2: d101         	bne	0x700a12b8 <Udma_chDisableTxChan+0x288> @ imm = #0x2
700a12b4: e7ff         	b	0x700a12b6 <Udma_chDisableTxChan+0x286> @ imm = #-0x2
700a12b6: e013         	b	0x700a12e0 <Udma_chDisableTxChan+0x2b0> @ imm = #0x26
700a12b8: e7ff         	b	0x700a12ba <Udma_chDisableTxChan+0x28a> @ imm = #-0x2
700a12ba: e7ff         	b	0x700a12bc <Udma_chDisableTxChan+0x28c> @ imm = #-0x2
700a12bc: 9815         	ldr	r0, [sp, #0x54]
700a12be: 9918         	ldr	r1, [sp, #0x60]
700a12c0: 4288         	cmp	r0, r1
700a12c2: d904         	bls	0x700a12ce <Udma_chDisableTxChan+0x29e> @ imm = #0x8
700a12c4: e7ff         	b	0x700a12c6 <Udma_chDisableTxChan+0x296> @ imm = #-0x2
700a12c6: f06f 0003    	mvn	r0, #0x3
700a12ca: 9017         	str	r0, [sp, #0x5c]
700a12cc: e007         	b	0x700a12de <Udma_chDisableTxChan+0x2ae> @ imm = #0xe
700a12ce: f44f 707a    	mov.w	r0, #0x3e8
700a12d2: f00e fa75    	bl	0x700af7c0 <ClockP_usleep> @ imm = #0xe4ea
700a12d6: 9815         	ldr	r0, [sp, #0x54]
700a12d8: 3001         	adds	r0, #0x1
700a12da: 9015         	str	r0, [sp, #0x54]
700a12dc: e7ff         	b	0x700a12de <Udma_chDisableTxChan+0x2ae> @ imm = #-0x2
700a12de: e79a         	b	0x700a1216 <Udma_chDisableTxChan+0x1e6> @ imm = #-0xcc
700a12e0: e7ff         	b	0x700a12e2 <Udma_chDisableTxChan+0x2b2> @ imm = #-0x2
700a12e2: 9817         	ldr	r0, [sp, #0x5c]
700a12e4: 2800         	cmp	r0, #0x0
700a12e6: d150         	bne	0x700a138a <Udma_chDisableTxChan+0x35a> @ imm = #0xa0
700a12e8: e7ff         	b	0x700a12ea <Udma_chDisableTxChan+0x2ba> @ imm = #-0x2
700a12ea: 9814         	ldr	r0, [sp, #0x50]
700a12ec: 6800         	ldr	r0, [r0]
700a12ee: 2801         	cmp	r0, #0x1
700a12f0: d126         	bne	0x700a1340 <Udma_chDisableTxChan+0x310> @ imm = #0x4c
700a12f2: e7ff         	b	0x700a12f4 <Udma_chDisableTxChan+0x2c4> @ imm = #-0x2
700a12f4: 2000         	movs	r0, #0x0
700a12f6: 9003         	str	r0, [sp, #0xc]
700a12f8: 900e         	str	r0, [sp, #0x38]
700a12fa: 900f         	str	r0, [sp, #0x3c]
700a12fc: 9012         	str	r0, [sp, #0x48]
700a12fe: 9816         	ldr	r0, [sp, #0x58]
700a1300: f020 4080    	bic	r0, r0, #0x40000000
700a1304: 9016         	str	r0, [sp, #0x58]
700a1306: 9a14         	ldr	r2, [sp, #0x50]
700a1308: f102 0008    	add.w	r0, r2, #0x8
700a130c: 9919         	ldr	r1, [sp, #0x64]
700a130e: 6ec9         	ldr	r1, [r1, #0x6c]
700a1310: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a1314: 4411         	add	r1, r2
700a1316: aa0e         	add	r2, sp, #0x38
700a1318: f011 fc8a    	bl	0x700b2c30 <CSL_bcdmaSetTxRT> @ imm = #0x11914
700a131c: 9a03         	ldr	r2, [sp, #0xc]
700a131e: 9b14         	ldr	r3, [sp, #0x50]
700a1320: f103 0008    	add.w	r0, r3, #0x8
700a1324: 9919         	ldr	r1, [sp, #0x64]
700a1326: 6ec9         	ldr	r1, [r1, #0x6c]
700a1328: f8d3 310c    	ldr.w	r3, [r3, #0x10c]
700a132c: 4419         	add	r1, r3
700a132e: 9b08         	ldr	r3, [sp, #0x20]
700a1330: 46ee         	mov	lr, sp
700a1332: f10d 0c58    	add.w	r12, sp, #0x58
700a1336: f8ce c000    	str.w	r12, [lr]
700a133a: f010 ff71    	bl	0x700b2220 <CSL_bcdmaSetChanPeerReg> @ imm = #0x10ee2
700a133e: e023         	b	0x700a1388 <Udma_chDisableTxChan+0x358> @ imm = #0x46
700a1340: 9814         	ldr	r0, [sp, #0x50]
700a1342: 6800         	ldr	r0, [r0]
700a1344: 2802         	cmp	r0, #0x2
700a1346: d11e         	bne	0x700a1386 <Udma_chDisableTxChan+0x356> @ imm = #0x3c
700a1348: e7ff         	b	0x700a134a <Udma_chDisableTxChan+0x31a> @ imm = #-0x2
700a134a: 2000         	movs	r0, #0x0
700a134c: 9002         	str	r0, [sp, #0x8]
700a134e: 9009         	str	r0, [sp, #0x24]
700a1350: 900a         	str	r0, [sp, #0x28]
700a1352: 900d         	str	r0, [sp, #0x34]
700a1354: 9816         	ldr	r0, [sp, #0x58]
700a1356: f020 4080    	bic	r0, r0, #0x40000000
700a135a: 9016         	str	r0, [sp, #0x58]
700a135c: 9814         	ldr	r0, [sp, #0x50]
700a135e: 3054         	adds	r0, #0x54
700a1360: 9919         	ldr	r1, [sp, #0x64]
700a1362: 6ec9         	ldr	r1, [r1, #0x6c]
700a1364: aa09         	add	r2, sp, #0x24
700a1366: f010 ffbb    	bl	0x700b22e0 <CSL_pktdmaSetTxRT> @ imm = #0x10f76
700a136a: 9a02         	ldr	r2, [sp, #0x8]
700a136c: 9814         	ldr	r0, [sp, #0x50]
700a136e: 3054         	adds	r0, #0x54
700a1370: 9919         	ldr	r1, [sp, #0x64]
700a1372: 6ec9         	ldr	r1, [r1, #0x6c]
700a1374: 9b08         	ldr	r3, [sp, #0x20]
700a1376: 46ee         	mov	lr, sp
700a1378: f10d 0c58    	add.w	r12, sp, #0x58
700a137c: f8ce c000    	str.w	r12, [lr]
700a1380: f011 fb06    	bl	0x700b2990 <CSL_pktdmaSetChanPeerReg> @ imm = #0x1160c
700a1384: e7ff         	b	0x700a1386 <Udma_chDisableTxChan+0x356> @ imm = #-0x2
700a1386: e7ff         	b	0x700a1388 <Udma_chDisableTxChan+0x358> @ imm = #-0x2
700a1388: e7ff         	b	0x700a138a <Udma_chDisableTxChan+0x35a> @ imm = #-0x2
700a138a: 9817         	ldr	r0, [sp, #0x5c]
700a138c: b01a         	add	sp, #0x68
700a138e: bd80         	pop	{r7, pc}

700a1390 <Udma_eventConfig>:
700a1390: b580         	push	{r7, lr}
700a1392: b098         	sub	sp, #0x60
700a1394: 9017         	str	r0, [sp, #0x5c]
700a1396: 9116         	str	r1, [sp, #0x58]
700a1398: 2000         	movs	r0, #0x0
700a139a: 9001         	str	r0, [sp, #0x4]
700a139c: 9015         	str	r0, [sp, #0x54]
700a139e: 9916         	ldr	r1, [sp, #0x58]
700a13a0: 3108         	adds	r1, #0x8
700a13a2: 9110         	str	r1, [sp, #0x40]
700a13a4: 9006         	str	r0, [sp, #0x18]
700a13a6: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a13aa: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a13ae: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a13b2: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a13b6: f8ad 0022    	strh.w	r0, [sp, #0x22]
700a13ba: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a13be: f8ad 0026    	strh.w	r0, [sp, #0x26]
700a13c2: f88d 002a    	strb.w	r0, [sp, #0x2a]
700a13c6: 20ff         	movs	r0, #0xff
700a13c8: f88d 002b    	strb.w	r0, [sp, #0x2b]
700a13cc: 9810         	ldr	r0, [sp, #0x40]
700a13ce: 6800         	ldr	r0, [r0]
700a13d0: 2805         	cmp	r0, #0x5
700a13d2: d00a         	beq	0x700a13ea <Udma_eventConfig+0x5a> @ imm = #0x14
700a13d4: e7ff         	b	0x700a13d6 <Udma_eventConfig+0x46> @ imm = #-0x2
700a13d6: 9806         	ldr	r0, [sp, #0x18]
700a13d8: f040 0010    	orr	r0, r0, #0x10
700a13dc: 9006         	str	r0, [sp, #0x18]
700a13de: 9816         	ldr	r0, [sp, #0x58]
700a13e0: f010 face    	bl	0x700b1980 <Udma_eventGetId> @ imm = #0x1059c
700a13e4: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a13e8: e7ff         	b	0x700a13ea <Udma_eventConfig+0x5a> @ imm = #-0x2
700a13ea: 9816         	ldr	r0, [sp, #0x58]
700a13ec: 6d80         	ldr	r0, [r0, #0x58]
700a13ee: f510 3f80    	cmn.w	r0, #0x10000
700a13f2: d012         	beq	0x700a141a <Udma_eventConfig+0x8a> @ imm = #0x24
700a13f4: e7ff         	b	0x700a13f6 <Udma_eventConfig+0x66> @ imm = #-0x2
700a13f6: 9806         	ldr	r0, [sp, #0x18]
700a13f8: f040 0001    	orr	r0, r0, #0x1
700a13fc: 9006         	str	r0, [sp, #0x18]
700a13fe: 9806         	ldr	r0, [sp, #0x18]
700a1400: f040 0002    	orr	r0, r0, #0x2
700a1404: 9006         	str	r0, [sp, #0x18]
700a1406: 9817         	ldr	r0, [sp, #0x5c]
700a1408: f8b0 00ea    	ldrh.w	r0, [r0, #0xea]
700a140c: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a1410: 9816         	ldr	r0, [sp, #0x58]
700a1412: 6d80         	ldr	r0, [r0, #0x58]
700a1414: f8ad 0022    	strh.w	r0, [sp, #0x22]
700a1418: e7ff         	b	0x700a141a <Udma_eventConfig+0x8a> @ imm = #-0x2
700a141a: 9816         	ldr	r0, [sp, #0x58]
700a141c: 6980         	ldr	r0, [r0, #0x18]
700a141e: b128         	cbz	r0, 0x700a142c <Udma_eventConfig+0x9c> @ imm = #0xa
700a1420: e7ff         	b	0x700a1422 <Udma_eventConfig+0x92> @ imm = #-0x2
700a1422: 9816         	ldr	r0, [sp, #0x58]
700a1424: 6980         	ldr	r0, [r0, #0x18]
700a1426: 6cc0         	ldr	r0, [r0, #0x4c]
700a1428: 9014         	str	r0, [sp, #0x50]
700a142a: e003         	b	0x700a1434 <Udma_eventConfig+0xa4> @ imm = #0x6
700a142c: 9816         	ldr	r0, [sp, #0x58]
700a142e: 6cc0         	ldr	r0, [r0, #0x4c]
700a1430: 9014         	str	r0, [sp, #0x50]
700a1432: e7ff         	b	0x700a1434 <Udma_eventConfig+0xa4> @ imm = #-0x2
700a1434: 9806         	ldr	r0, [sp, #0x18]
700a1436: f040 0004    	orr	r0, r0, #0x4
700a143a: 9006         	str	r0, [sp, #0x18]
700a143c: 9806         	ldr	r0, [sp, #0x18]
700a143e: f040 0008    	orr	r0, r0, #0x8
700a1442: 9006         	str	r0, [sp, #0x18]
700a1444: 9817         	ldr	r0, [sp, #0x5c]
700a1446: f8b0 00e6    	ldrh.w	r0, [r0, #0xe6]
700a144a: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a144e: 9814         	ldr	r0, [sp, #0x50]
700a1450: f8ad 0026    	strh.w	r0, [sp, #0x26]
700a1454: 9816         	ldr	r0, [sp, #0x58]
700a1456: 6d00         	ldr	r0, [r0, #0x50]
700a1458: f64f 71ff    	movw	r1, #0xffff
700a145c: 4288         	cmp	r0, r1
700a145e: d009         	beq	0x700a1474 <Udma_eventConfig+0xe4> @ imm = #0x12
700a1460: e7ff         	b	0x700a1462 <Udma_eventConfig+0xd2> @ imm = #-0x2
700a1462: 9806         	ldr	r0, [sp, #0x18]
700a1464: f040 0020    	orr	r0, r0, #0x20
700a1468: 9006         	str	r0, [sp, #0x18]
700a146a: 9816         	ldr	r0, [sp, #0x58]
700a146c: 6d00         	ldr	r0, [r0, #0x50]
700a146e: f88d 002a    	strb.w	r0, [sp, #0x2a]
700a1472: e7ff         	b	0x700a1474 <Udma_eventConfig+0xe4> @ imm = #-0x2
700a1474: 9810         	ldr	r0, [sp, #0x40]
700a1476: 6800         	ldr	r0, [r0]
700a1478: 2801         	cmp	r0, #0x1
700a147a: d00a         	beq	0x700a1492 <Udma_eventConfig+0x102> @ imm = #0x14
700a147c: e7ff         	b	0x700a147e <Udma_eventConfig+0xee> @ imm = #-0x2
700a147e: 9810         	ldr	r0, [sp, #0x40]
700a1480: 6800         	ldr	r0, [r0]
700a1482: 2802         	cmp	r0, #0x2
700a1484: d005         	beq	0x700a1492 <Udma_eventConfig+0x102> @ imm = #0xa
700a1486: e7ff         	b	0x700a1488 <Udma_eventConfig+0xf8> @ imm = #-0x2
700a1488: 9810         	ldr	r0, [sp, #0x40]
700a148a: 6800         	ldr	r0, [r0]
700a148c: 2806         	cmp	r0, #0x6
700a148e: d14d         	bne	0x700a152c <Udma_eventConfig+0x19c> @ imm = #0x9a
700a1490: e7ff         	b	0x700a1492 <Udma_eventConfig+0x102> @ imm = #-0x2
700a1492: 9810         	ldr	r0, [sp, #0x40]
700a1494: 6880         	ldr	r0, [r0, #0x8]
700a1496: 9012         	str	r0, [sp, #0x48]
700a1498: 9817         	ldr	r0, [sp, #0x5c]
700a149a: f8b0 00ec    	ldrh.w	r0, [r0, #0xec]
700a149e: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a14a2: 9810         	ldr	r0, [sp, #0x40]
700a14a4: 6800         	ldr	r0, [r0]
700a14a6: 2801         	cmp	r0, #0x1
700a14a8: d005         	beq	0x700a14b6 <Udma_eventConfig+0x126> @ imm = #0xa
700a14aa: e7ff         	b	0x700a14ac <Udma_eventConfig+0x11c> @ imm = #-0x2
700a14ac: 9810         	ldr	r0, [sp, #0x40]
700a14ae: 6800         	ldr	r0, [r0]
700a14b0: 2806         	cmp	r0, #0x6
700a14b2: d12e         	bne	0x700a1512 <Udma_eventConfig+0x182> @ imm = #0x5c
700a14b4: e7ff         	b	0x700a14b6 <Udma_eventConfig+0x126> @ imm = #-0x2
700a14b6: 9812         	ldr	r0, [sp, #0x48]
700a14b8: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a14bc: 8880         	ldrh	r0, [r0, #0x4]
700a14be: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a14c2: 9812         	ldr	r0, [sp, #0x48]
700a14c4: 7800         	ldrb	r0, [r0]
700a14c6: 0740         	lsls	r0, r0, #0x1d
700a14c8: 2800         	cmp	r0, #0x0
700a14ca: d509         	bpl	0x700a14e0 <Udma_eventConfig+0x150> @ imm = #0x12
700a14cc: e7ff         	b	0x700a14ce <Udma_eventConfig+0x13e> @ imm = #-0x2
700a14ce: 9817         	ldr	r0, [sp, #0x5c]
700a14d0: f8d0 10f0    	ldr.w	r1, [r0, #0xf0]
700a14d4: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a14d8: 4408         	add	r0, r1
700a14da: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a14de: e017         	b	0x700a1510 <Udma_eventConfig+0x180> @ imm = #0x2e
700a14e0: 9812         	ldr	r0, [sp, #0x48]
700a14e2: 7800         	ldrb	r0, [r0]
700a14e4: 07c0         	lsls	r0, r0, #0x1f
700a14e6: b148         	cbz	r0, 0x700a14fc <Udma_eventConfig+0x16c> @ imm = #0x12
700a14e8: e7ff         	b	0x700a14ea <Udma_eventConfig+0x15a> @ imm = #-0x2
700a14ea: 9817         	ldr	r0, [sp, #0x5c]
700a14ec: f8d0 10f4    	ldr.w	r1, [r0, #0xf4]
700a14f0: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a14f4: 4408         	add	r0, r1
700a14f6: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a14fa: e008         	b	0x700a150e <Udma_eventConfig+0x17e> @ imm = #0x10
700a14fc: 9817         	ldr	r0, [sp, #0x5c]
700a14fe: f8d0 10f8    	ldr.w	r1, [r0, #0xf8]
700a1502: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a1506: 4408         	add	r0, r1
700a1508: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a150c: e7ff         	b	0x700a150e <Udma_eventConfig+0x17e> @ imm = #-0x2
700a150e: e7ff         	b	0x700a1510 <Udma_eventConfig+0x180> @ imm = #-0x2
700a1510: e00b         	b	0x700a152a <Udma_eventConfig+0x19a> @ imm = #0x16
700a1512: 9812         	ldr	r0, [sp, #0x48]
700a1514: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a1518: 8880         	ldrh	r0, [r0, #0x4]
700a151a: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a151e: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a1522: 3014         	adds	r0, #0x14
700a1524: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a1528: e7ff         	b	0x700a152a <Udma_eventConfig+0x19a> @ imm = #-0x2
700a152a: e7ff         	b	0x700a152c <Udma_eventConfig+0x19c> @ imm = #-0x2
700a152c: 9810         	ldr	r0, [sp, #0x40]
700a152e: 6800         	ldr	r0, [r0]
700a1530: 2803         	cmp	r0, #0x3
700a1532: d156         	bne	0x700a15e2 <Udma_eventConfig+0x252> @ imm = #0xac
700a1534: e7ff         	b	0x700a1536 <Udma_eventConfig+0x1a6> @ imm = #-0x2
700a1536: 9817         	ldr	r0, [sp, #0x5c]
700a1538: 6800         	ldr	r0, [r0]
700a153a: 2802         	cmp	r0, #0x2
700a153c: d104         	bne	0x700a1548 <Udma_eventConfig+0x1b8> @ imm = #0x8
700a153e: e7ff         	b	0x700a1540 <Udma_eventConfig+0x1b0> @ imm = #-0x2
700a1540: f04f 30ff    	mov.w	r0, #0xffffffff
700a1544: 9015         	str	r0, [sp, #0x54]
700a1546: e04b         	b	0x700a15e0 <Udma_eventConfig+0x250> @ imm = #0x96
700a1548: 9810         	ldr	r0, [sp, #0x40]
700a154a: 6880         	ldr	r0, [r0, #0x8]
700a154c: 9012         	str	r0, [sp, #0x48]
700a154e: 9817         	ldr	r0, [sp, #0x5c]
700a1550: f8b0 00fc    	ldrh.w	r0, [r0, #0xfc]
700a1554: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a1558: 9812         	ldr	r0, [sp, #0x48]
700a155a: 7800         	ldrb	r0, [r0]
700a155c: 0740         	lsls	r0, r0, #0x1d
700a155e: 2800         	cmp	r0, #0x0
700a1560: d50d         	bpl	0x700a157e <Udma_eventConfig+0x1ee> @ imm = #0x1a
700a1562: e7ff         	b	0x700a1564 <Udma_eventConfig+0x1d4> @ imm = #-0x2
700a1564: 9812         	ldr	r0, [sp, #0x48]
700a1566: 6ec0         	ldr	r0, [r0, #0x6c]
700a1568: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a156c: 9817         	ldr	r0, [sp, #0x5c]
700a156e: f8d0 1100    	ldr.w	r1, [r0, #0x100]
700a1572: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a1576: 4408         	add	r0, r1
700a1578: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a157c: e02f         	b	0x700a15de <Udma_eventConfig+0x24e> @ imm = #0x5e
700a157e: 9812         	ldr	r0, [sp, #0x48]
700a1580: 7800         	ldrb	r0, [r0]
700a1582: 0780         	lsls	r0, r0, #0x1e
700a1584: 2800         	cmp	r0, #0x0
700a1586: d50d         	bpl	0x700a15a4 <Udma_eventConfig+0x214> @ imm = #0x1a
700a1588: e7ff         	b	0x700a158a <Udma_eventConfig+0x1fa> @ imm = #-0x2
700a158a: 9812         	ldr	r0, [sp, #0x48]
700a158c: 6f00         	ldr	r0, [r0, #0x70]
700a158e: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a1592: 9817         	ldr	r0, [sp, #0x5c]
700a1594: f8d0 1108    	ldr.w	r1, [r0, #0x108]
700a1598: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a159c: 4408         	add	r0, r1
700a159e: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a15a2: e01b         	b	0x700a15dc <Udma_eventConfig+0x24c> @ imm = #0x36
700a15a4: 9812         	ldr	r0, [sp, #0x48]
700a15a6: 7800         	ldrb	r0, [r0]
700a15a8: 07c0         	lsls	r0, r0, #0x1f
700a15aa: b168         	cbz	r0, 0x700a15c8 <Udma_eventConfig+0x238> @ imm = #0x1a
700a15ac: e7ff         	b	0x700a15ae <Udma_eventConfig+0x21e> @ imm = #-0x2
700a15ae: 9812         	ldr	r0, [sp, #0x48]
700a15b0: 6ec0         	ldr	r0, [r0, #0x6c]
700a15b2: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a15b6: 9817         	ldr	r0, [sp, #0x5c]
700a15b8: f8d0 1104    	ldr.w	r1, [r0, #0x104]
700a15bc: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a15c0: 4408         	add	r0, r1
700a15c2: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a15c6: e008         	b	0x700a15da <Udma_eventConfig+0x24a> @ imm = #0x10
700a15c8: 9817         	ldr	r0, [sp, #0x5c]
700a15ca: f8b0 00e6    	ldrh.w	r0, [r0, #0xe6]
700a15ce: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a15d2: 2000         	movs	r0, #0x0
700a15d4: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a15d8: e7ff         	b	0x700a15da <Udma_eventConfig+0x24a> @ imm = #-0x2
700a15da: e7ff         	b	0x700a15dc <Udma_eventConfig+0x24c> @ imm = #-0x2
700a15dc: e7ff         	b	0x700a15de <Udma_eventConfig+0x24e> @ imm = #-0x2
700a15de: e7ff         	b	0x700a15e0 <Udma_eventConfig+0x250> @ imm = #-0x2
700a15e0: e7ff         	b	0x700a15e2 <Udma_eventConfig+0x252> @ imm = #-0x2
700a15e2: 9810         	ldr	r0, [sp, #0x40]
700a15e4: 6800         	ldr	r0, [r0]
700a15e6: 2804         	cmp	r0, #0x4
700a15e8: d130         	bne	0x700a164c <Udma_eventConfig+0x2bc> @ imm = #0x60
700a15ea: e7ff         	b	0x700a15ec <Udma_eventConfig+0x25c> @ imm = #-0x2
700a15ec: 9810         	ldr	r0, [sp, #0x40]
700a15ee: 68c0         	ldr	r0, [r0, #0xc]
700a15f0: 9011         	str	r0, [sp, #0x44]
700a15f2: 9817         	ldr	r0, [sp, #0x5c]
700a15f4: f8b0 00ec    	ldrh.w	r0, [r0, #0xec]
700a15f8: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a15fc: 9811         	ldr	r0, [sp, #0x44]
700a15fe: 8880         	ldrh	r0, [r0, #0x4]
700a1600: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a1604: 9817         	ldr	r0, [sp, #0x5c]
700a1606: f8d0 10f4    	ldr.w	r1, [r0, #0xf4]
700a160a: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a160e: 4408         	add	r0, r1
700a1610: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a1614: 9811         	ldr	r0, [sp, #0x44]
700a1616: 6dc0         	ldr	r0, [r0, #0x5c]
700a1618: 2804         	cmp	r0, #0x4
700a161a: d316         	blo	0x700a164a <Udma_eventConfig+0x2ba> @ imm = #0x2c
700a161c: e7ff         	b	0x700a161e <Udma_eventConfig+0x28e> @ imm = #-0x2
700a161e: 9811         	ldr	r0, [sp, #0x44]
700a1620: 6dc0         	ldr	r0, [r0, #0x5c]
700a1622: 2807         	cmp	r0, #0x7
700a1624: d811         	bhi	0x700a164a <Udma_eventConfig+0x2ba> @ imm = #0x22
700a1626: e7ff         	b	0x700a1628 <Udma_eventConfig+0x298> @ imm = #-0x2
700a1628: 9817         	ldr	r0, [sp, #0x5c]
700a162a: f8d0 10f4    	ldr.w	r1, [r0, #0xf4]
700a162e: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a1632: 1a40         	subs	r0, r0, r1
700a1634: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a1638: 9817         	ldr	r0, [sp, #0x5c]
700a163a: f8d0 10f8    	ldr.w	r1, [r0, #0xf8]
700a163e: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700a1642: 4408         	add	r0, r1
700a1644: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a1648: e7ff         	b	0x700a164a <Udma_eventConfig+0x2ba> @ imm = #-0x2
700a164a: e7ff         	b	0x700a164c <Udma_eventConfig+0x2bc> @ imm = #-0x2
700a164c: 9815         	ldr	r0, [sp, #0x54]
700a164e: b9d8         	cbnz	r0, 0x700a1688 <Udma_eventConfig+0x2f8> @ imm = #0x36
700a1650: e7ff         	b	0x700a1652 <Udma_eventConfig+0x2c2> @ imm = #-0x2
700a1652: 9817         	ldr	r0, [sp, #0x5c]
700a1654: 9916         	ldr	r1, [sp, #0x58]
700a1656: f011 fc0b    	bl	0x700b2e70 <Udma_eventProgramSteering> @ imm = #0x11816
700a165a: 9817         	ldr	r0, [sp, #0x5c]
700a165c: 6800         	ldr	r0, [r0]
700a165e: b130         	cbz	r0, 0x700a166e <Udma_eventConfig+0x2de> @ imm = #0xc
700a1660: e7ff         	b	0x700a1662 <Udma_eventConfig+0x2d2> @ imm = #-0x2
700a1662: 9810         	ldr	r0, [sp, #0x40]
700a1664: 6800         	ldr	r0, [r0]
700a1666: 2805         	cmp	r0, #0x5
700a1668: d101         	bne	0x700a166e <Udma_eventConfig+0x2de> @ imm = #0x2
700a166a: e7ff         	b	0x700a166c <Udma_eventConfig+0x2dc> @ imm = #-0x2
700a166c: e00b         	b	0x700a1686 <Udma_eventConfig+0x2f6> @ imm = #0x16
700a166e: a804         	add	r0, sp, #0x10
700a1670: a902         	add	r1, sp, #0x8
700a1672: f04f 32ff    	mov.w	r2, #0xffffffff
700a1676: f011 ffeb    	bl	0x700b3650 <Sciclient_rmIrqSet> @ imm = #0x11fd6
700a167a: 9015         	str	r0, [sp, #0x54]
700a167c: 9815         	ldr	r0, [sp, #0x54]
700a167e: b108         	cbz	r0, 0x700a1684 <Udma_eventConfig+0x2f4> @ imm = #0x2
700a1680: e7ff         	b	0x700a1682 <Udma_eventConfig+0x2f2> @ imm = #-0x2
700a1682: e7ff         	b	0x700a1684 <Udma_eventConfig+0x2f4> @ imm = #-0x2
700a1684: e7ff         	b	0x700a1686 <Udma_eventConfig+0x2f6> @ imm = #-0x2
700a1686: e7ff         	b	0x700a1688 <Udma_eventConfig+0x2f8> @ imm = #-0x2
700a1688: 9815         	ldr	r0, [sp, #0x54]
700a168a: bb58         	cbnz	r0, 0x700a16e4 <Udma_eventConfig+0x354> @ imm = #0x56
700a168c: e7ff         	b	0x700a168e <Udma_eventConfig+0x2fe> @ imm = #-0x2
700a168e: 9816         	ldr	r0, [sp, #0x58]
700a1690: 6d80         	ldr	r0, [r0, #0x58]
700a1692: f510 3f80    	cmn.w	r0, #0x10000
700a1696: d024         	beq	0x700a16e2 <Udma_eventConfig+0x352> @ imm = #0x48
700a1698: e7ff         	b	0x700a169a <Udma_eventConfig+0x30a> @ imm = #-0x2
700a169a: 9816         	ldr	r0, [sp, #0x58]
700a169c: 6d80         	ldr	r0, [r0, #0x58]
700a169e: 9013         	str	r0, [sp, #0x4c]
700a16a0: a80b         	add	r0, sp, #0x2c
700a16a2: 9000         	str	r0, [sp]
700a16a4: f012 fbd4    	bl	0x700b3e50 <HwiP_Params_init> @ imm = #0x127a8
700a16a8: 9900         	ldr	r1, [sp]
700a16aa: 9813         	ldr	r0, [sp, #0x4c]
700a16ac: 900b         	str	r0, [sp, #0x2c]
700a16ae: f64a 1081    	movw	r0, #0xa981
700a16b2: f2c7 000a    	movt	r0, #0x700a
700a16b6: 900c         	str	r0, [sp, #0x30]
700a16b8: 9816         	ldr	r0, [sp, #0x58]
700a16ba: 900d         	str	r0, [sp, #0x34]
700a16bc: 9816         	ldr	r0, [sp, #0x58]
700a16be: 6a00         	ldr	r0, [r0, #0x20]
700a16c0: f88d 003a    	strb.w	r0, [sp, #0x3a]
700a16c4: 9816         	ldr	r0, [sp, #0x58]
700a16c6: 3068         	adds	r0, #0x68
700a16c8: f012 fbda    	bl	0x700b3e80 <HwiP_construct> @ imm = #0x127b4
700a16cc: 9015         	str	r0, [sp, #0x54]
700a16ce: 9815         	ldr	r0, [sp, #0x54]
700a16d0: b108         	cbz	r0, 0x700a16d6 <Udma_eventConfig+0x346> @ imm = #0x2
700a16d2: e7ff         	b	0x700a16d4 <Udma_eventConfig+0x344> @ imm = #-0x2
700a16d4: e004         	b	0x700a16e0 <Udma_eventConfig+0x350> @ imm = #0x8
700a16d6: 9916         	ldr	r1, [sp, #0x58]
700a16d8: f101 0068    	add.w	r0, r1, #0x68
700a16dc: 6648         	str	r0, [r1, #0x64]
700a16de: e7ff         	b	0x700a16e0 <Udma_eventConfig+0x350> @ imm = #-0x2
700a16e0: e7ff         	b	0x700a16e2 <Udma_eventConfig+0x352> @ imm = #-0x2
700a16e2: e7ff         	b	0x700a16e4 <Udma_eventConfig+0x354> @ imm = #-0x2
700a16e4: 9815         	ldr	r0, [sp, #0x54]
700a16e6: b018         	add	sp, #0x60
700a16e8: bd80         	pop	{r7, pc}
700a16ea: 0000         	movs	r0, r0
700a16ec: 0000         	movs	r0, r0
700a16ee: 0000         	movs	r0, r0

700a16f0 <_tx_mutex_put>:
700a16f0: b580         	push	{r7, lr}
700a16f2: b092         	sub	sp, #0x48
700a16f4: 9011         	str	r0, [sp, #0x44]
700a16f6: 2020         	movs	r0, #0x20
700a16f8: 900c         	str	r0, [sp, #0x30]
700a16fa: f7fe ec8c    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0x16e8
700a16fe: 9010         	str	r0, [sp, #0x40]
700a1700: 9811         	ldr	r0, [sp, #0x44]
700a1702: 6880         	ldr	r0, [r0, #0x8]
700a1704: 2800         	cmp	r0, #0x0
700a1706: f000 8188    	beq.w	0x700a1a1a <_tx_mutex_put+0x32a> @ imm = #0x310
700a170a: e7ff         	b	0x700a170c <_tx_mutex_put+0x1c> @ imm = #-0x2
700a170c: 9811         	ldr	r0, [sp, #0x44]
700a170e: 68c0         	ldr	r0, [r0, #0xc]
700a1710: 900f         	str	r0, [sp, #0x3c]
700a1712: f64a 10a4    	movw	r0, #0xa9a4
700a1716: f2c7 0008    	movt	r0, #0x7008
700a171a: 6800         	ldr	r0, [r0]
700a171c: 9007         	str	r0, [sp, #0x1c]
700a171e: 9811         	ldr	r0, [sp, #0x44]
700a1720: 68c0         	ldr	r0, [r0, #0xc]
700a1722: 9907         	ldr	r1, [sp, #0x1c]
700a1724: 4288         	cmp	r0, r1
700a1726: d00e         	beq	0x700a1746 <_tx_mutex_put+0x56> @ imm = #0x1c
700a1728: e7ff         	b	0x700a172a <_tx_mutex_put+0x3a> @ imm = #-0x2
700a172a: f64a 10b4    	movw	r0, #0xa9b4
700a172e: f2c7 0008    	movt	r0, #0x7008
700a1732: 6800         	ldr	r0, [r0]
700a1734: b930         	cbnz	r0, 0x700a1744 <_tx_mutex_put+0x54> @ imm = #0xc
700a1736: e7ff         	b	0x700a1738 <_tx_mutex_put+0x48> @ imm = #-0x2
700a1738: 9810         	ldr	r0, [sp, #0x40]
700a173a: f000 eafc    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #0x5f8
700a173e: 201e         	movs	r0, #0x1e
700a1740: 900c         	str	r0, [sp, #0x30]
700a1742: e7ff         	b	0x700a1744 <_tx_mutex_put+0x54> @ imm = #-0x2
700a1744: e7ff         	b	0x700a1746 <_tx_mutex_put+0x56> @ imm = #-0x2
700a1746: 980c         	ldr	r0, [sp, #0x30]
700a1748: 2820         	cmp	r0, #0x20
700a174a: f040 8165    	bne.w	0x700a1a18 <_tx_mutex_put+0x328> @ imm = #0x2ca
700a174e: e7ff         	b	0x700a1750 <_tx_mutex_put+0x60> @ imm = #-0x2
700a1750: 9911         	ldr	r1, [sp, #0x44]
700a1752: 6888         	ldr	r0, [r1, #0x8]
700a1754: 3801         	subs	r0, #0x1
700a1756: 6088         	str	r0, [r1, #0x8]
700a1758: 9811         	ldr	r0, [sp, #0x44]
700a175a: 6880         	ldr	r0, [r0, #0x8]
700a175c: b130         	cbz	r0, 0x700a176c <_tx_mutex_put+0x7c> @ imm = #0xc
700a175e: e7ff         	b	0x700a1760 <_tx_mutex_put+0x70> @ imm = #-0x2
700a1760: 9810         	ldr	r0, [sp, #0x40]
700a1762: f000 eae8    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #0x5d0
700a1766: 2000         	movs	r0, #0x0
700a1768: 900c         	str	r0, [sp, #0x30]
700a176a: e154         	b	0x700a1a16 <_tx_mutex_put+0x326> @ imm = #0x2a8
700a176c: 980f         	ldr	r0, [sp, #0x3c]
700a176e: b930         	cbnz	r0, 0x700a177e <_tx_mutex_put+0x8e> @ imm = #0xc
700a1770: e7ff         	b	0x700a1772 <_tx_mutex_put+0x82> @ imm = #-0x2
700a1772: 9810         	ldr	r0, [sp, #0x40]
700a1774: f000 eade    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #0x5bc
700a1778: 2000         	movs	r0, #0x0
700a177a: 900c         	str	r0, [sp, #0x30]
700a177c: e14a         	b	0x700a1a14 <_tx_mutex_put+0x324> @ imm = #0x294
700a177e: 990f         	ldr	r1, [sp, #0x3c]
700a1780: f8d1 00a4    	ldr.w	r0, [r1, #0xa4]
700a1784: 3801         	subs	r0, #0x1
700a1786: f8c1 00a4    	str.w	r0, [r1, #0xa4]
700a178a: 980f         	ldr	r0, [sp, #0x3c]
700a178c: f8d0 00a4    	ldr.w	r0, [r0, #0xa4]
700a1790: b928         	cbnz	r0, 0x700a179e <_tx_mutex_put+0xae> @ imm = #0xa
700a1792: e7ff         	b	0x700a1794 <_tx_mutex_put+0xa4> @ imm = #-0x2
700a1794: 990f         	ldr	r1, [sp, #0x3c]
700a1796: 2000         	movs	r0, #0x0
700a1798: f8c1 00a8    	str.w	r0, [r1, #0xa8]
700a179c: e018         	b	0x700a17d0 <_tx_mutex_put+0xe0> @ imm = #0x30
700a179e: 9811         	ldr	r0, [sp, #0x44]
700a17a0: 6ac0         	ldr	r0, [r0, #0x2c]
700a17a2: 900b         	str	r0, [sp, #0x2c]
700a17a4: 9811         	ldr	r0, [sp, #0x44]
700a17a6: 6b00         	ldr	r0, [r0, #0x30]
700a17a8: 900a         	str	r0, [sp, #0x28]
700a17aa: 980a         	ldr	r0, [sp, #0x28]
700a17ac: 990b         	ldr	r1, [sp, #0x2c]
700a17ae: 6308         	str	r0, [r1, #0x30]
700a17b0: 980b         	ldr	r0, [sp, #0x2c]
700a17b2: 990a         	ldr	r1, [sp, #0x28]
700a17b4: 62c8         	str	r0, [r1, #0x2c]
700a17b6: 980f         	ldr	r0, [sp, #0x3c]
700a17b8: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700a17bc: 9911         	ldr	r1, [sp, #0x44]
700a17be: 4288         	cmp	r0, r1
700a17c0: d105         	bne	0x700a17ce <_tx_mutex_put+0xde> @ imm = #0xa
700a17c2: e7ff         	b	0x700a17c4 <_tx_mutex_put+0xd4> @ imm = #-0x2
700a17c4: 980b         	ldr	r0, [sp, #0x2c]
700a17c6: 990f         	ldr	r1, [sp, #0x3c]
700a17c8: f8c1 00a8    	str.w	r0, [r1, #0xa8]
700a17cc: e7ff         	b	0x700a17ce <_tx_mutex_put+0xde> @ imm = #-0x2
700a17ce: e7ff         	b	0x700a17d0 <_tx_mutex_put+0xe0> @ imm = #-0x2
700a17d0: 9811         	ldr	r0, [sp, #0x44]
700a17d2: 6980         	ldr	r0, [r0, #0x18]
700a17d4: b978         	cbnz	r0, 0x700a17f6 <_tx_mutex_put+0x106> @ imm = #0x1e
700a17d6: e7ff         	b	0x700a17d8 <_tx_mutex_put+0xe8> @ imm = #-0x2
700a17d8: 9811         	ldr	r0, [sp, #0x44]
700a17da: 6900         	ldr	r0, [r0, #0x10]
700a17dc: b950         	cbnz	r0, 0x700a17f4 <_tx_mutex_put+0x104> @ imm = #0x14
700a17de: e7ff         	b	0x700a17e0 <_tx_mutex_put+0xf0> @ imm = #-0x2
700a17e0: 9911         	ldr	r1, [sp, #0x44]
700a17e2: 2000         	movs	r0, #0x0
700a17e4: 9002         	str	r0, [sp, #0x8]
700a17e6: 60c8         	str	r0, [r1, #0xc]
700a17e8: 9810         	ldr	r0, [sp, #0x40]
700a17ea: f000 eaa4    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #0x548
700a17ee: 9802         	ldr	r0, [sp, #0x8]
700a17f0: 900c         	str	r0, [sp, #0x30]
700a17f2: e7ff         	b	0x700a17f4 <_tx_mutex_put+0x104> @ imm = #-0x2
700a17f4: e7ff         	b	0x700a17f6 <_tx_mutex_put+0x106> @ imm = #-0x2
700a17f6: 980c         	ldr	r0, [sp, #0x30]
700a17f8: 2820         	cmp	r0, #0x20
700a17fa: f040 810a    	bne.w	0x700a1a12 <_tx_mutex_put+0x322> @ imm = #0x214
700a17fe: e7ff         	b	0x700a1800 <_tx_mutex_put+0x110> @ imm = #-0x2
700a1800: 2000         	movs	r0, #0x0
700a1802: 900e         	str	r0, [sp, #0x38]
700a1804: 980f         	ldr	r0, [sp, #0x3c]
700a1806: f8d0 0098    	ldr.w	r0, [r0, #0x98]
700a180a: 900d         	str	r0, [sp, #0x34]
700a180c: 9811         	ldr	r0, [sp, #0x44]
700a180e: 6900         	ldr	r0, [r0, #0x10]
700a1810: 2801         	cmp	r0, #0x1
700a1812: d135         	bne	0x700a1880 <_tx_mutex_put+0x190> @ imm = #0x6a
700a1814: e7ff         	b	0x700a1816 <_tx_mutex_put+0x126> @ imm = #-0x2
700a1816: 2020         	movs	r0, #0x20
700a1818: 9003         	str	r0, [sp, #0xc]
700a181a: 980f         	ldr	r0, [sp, #0x3c]
700a181c: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700a1820: 900b         	str	r0, [sp, #0x2c]
700a1822: e7ff         	b	0x700a1824 <_tx_mutex_put+0x134> @ imm = #-0x2
700a1824: 980b         	ldr	r0, [sp, #0x2c]
700a1826: b1f0         	cbz	r0, 0x700a1866 <_tx_mutex_put+0x176> @ imm = #0x3c
700a1828: e7ff         	b	0x700a182a <_tx_mutex_put+0x13a> @ imm = #-0x2
700a182a: 980b         	ldr	r0, [sp, #0x2c]
700a182c: 6900         	ldr	r0, [r0, #0x10]
700a182e: 2801         	cmp	r0, #0x1
700a1830: d10b         	bne	0x700a184a <_tx_mutex_put+0x15a> @ imm = #0x16
700a1832: e7ff         	b	0x700a1834 <_tx_mutex_put+0x144> @ imm = #-0x2
700a1834: 980b         	ldr	r0, [sp, #0x2c]
700a1836: 6a80         	ldr	r0, [r0, #0x28]
700a1838: 9903         	ldr	r1, [sp, #0xc]
700a183a: 4288         	cmp	r0, r1
700a183c: d204         	bhs	0x700a1848 <_tx_mutex_put+0x158> @ imm = #0x8
700a183e: e7ff         	b	0x700a1840 <_tx_mutex_put+0x150> @ imm = #-0x2
700a1840: 980b         	ldr	r0, [sp, #0x2c]
700a1842: 6a80         	ldr	r0, [r0, #0x28]
700a1844: 9003         	str	r0, [sp, #0xc]
700a1846: e7ff         	b	0x700a1848 <_tx_mutex_put+0x158> @ imm = #-0x2
700a1848: e7ff         	b	0x700a184a <_tx_mutex_put+0x15a> @ imm = #-0x2
700a184a: 980b         	ldr	r0, [sp, #0x2c]
700a184c: 6ac0         	ldr	r0, [r0, #0x2c]
700a184e: 900b         	str	r0, [sp, #0x2c]
700a1850: 980b         	ldr	r0, [sp, #0x2c]
700a1852: 990f         	ldr	r1, [sp, #0x3c]
700a1854: f8d1 10a8    	ldr.w	r1, [r1, #0xa8]
700a1858: 4288         	cmp	r0, r1
700a185a: d103         	bne	0x700a1864 <_tx_mutex_put+0x174> @ imm = #0x6
700a185c: e7ff         	b	0x700a185e <_tx_mutex_put+0x16e> @ imm = #-0x2
700a185e: 2000         	movs	r0, #0x0
700a1860: 900b         	str	r0, [sp, #0x2c]
700a1862: e7ff         	b	0x700a1864 <_tx_mutex_put+0x174> @ imm = #-0x2
700a1864: e7de         	b	0x700a1824 <_tx_mutex_put+0x134> @ imm = #-0x44
700a1866: 9803         	ldr	r0, [sp, #0xc]
700a1868: 990f         	ldr	r1, [sp, #0x3c]
700a186a: f8c1 00a0    	str.w	r0, [r1, #0xa0]
700a186e: 9803         	ldr	r0, [sp, #0xc]
700a1870: 990d         	ldr	r1, [sp, #0x34]
700a1872: 4288         	cmp	r0, r1
700a1874: d203         	bhs	0x700a187e <_tx_mutex_put+0x18e> @ imm = #0x6
700a1876: e7ff         	b	0x700a1878 <_tx_mutex_put+0x188> @ imm = #-0x2
700a1878: 9803         	ldr	r0, [sp, #0xc]
700a187a: 900d         	str	r0, [sp, #0x34]
700a187c: e7ff         	b	0x700a187e <_tx_mutex_put+0x18e> @ imm = #-0x2
700a187e: e7ff         	b	0x700a1880 <_tx_mutex_put+0x190> @ imm = #-0x2
700a1880: 9811         	ldr	r0, [sp, #0x44]
700a1882: 69c0         	ldr	r0, [r0, #0x1c]
700a1884: 2802         	cmp	r0, #0x2
700a1886: d30a         	blo	0x700a189e <_tx_mutex_put+0x1ae> @ imm = #0x14
700a1888: e7ff         	b	0x700a188a <_tx_mutex_put+0x19a> @ imm = #-0x2
700a188a: 9811         	ldr	r0, [sp, #0x44]
700a188c: 6900         	ldr	r0, [r0, #0x10]
700a188e: 2801         	cmp	r0, #0x1
700a1890: d104         	bne	0x700a189c <_tx_mutex_put+0x1ac> @ imm = #0x8
700a1892: e7ff         	b	0x700a1894 <_tx_mutex_put+0x1a4> @ imm = #-0x2
700a1894: 9811         	ldr	r0, [sp, #0x44]
700a1896: f005 fa33    	bl	0x700a6d00 <_tx_mutex_prioritize> @ imm = #0x5466
700a189a: e7ff         	b	0x700a189c <_tx_mutex_put+0x1ac> @ imm = #-0x2
700a189c: e7ff         	b	0x700a189e <_tx_mutex_put+0x1ae> @ imm = #-0x2
700a189e: 9811         	ldr	r0, [sp, #0x44]
700a18a0: 6980         	ldr	r0, [r0, #0x18]
700a18a2: b9e0         	cbnz	r0, 0x700a18de <_tx_mutex_put+0x1ee> @ imm = #0x38
700a18a4: e7ff         	b	0x700a18a6 <_tx_mutex_put+0x1b6> @ imm = #-0x2
700a18a6: 9911         	ldr	r1, [sp, #0x44]
700a18a8: 2020         	movs	r0, #0x20
700a18aa: 6288         	str	r0, [r1, #0x28]
700a18ac: 9811         	ldr	r0, [sp, #0x44]
700a18ae: 68c0         	ldr	r0, [r0, #0xc]
700a18b0: 6b00         	ldr	r0, [r0, #0x30]
700a18b2: 990d         	ldr	r1, [sp, #0x34]
700a18b4: 4288         	cmp	r0, r1
700a18b6: d006         	beq	0x700a18c6 <_tx_mutex_put+0x1d6> @ imm = #0xc
700a18b8: e7ff         	b	0x700a18ba <_tx_mutex_put+0x1ca> @ imm = #-0x2
700a18ba: 9811         	ldr	r0, [sp, #0x44]
700a18bc: 68c0         	ldr	r0, [r0, #0xc]
700a18be: 990d         	ldr	r1, [sp, #0x34]
700a18c0: f005 fcde    	bl	0x700a7280 <_tx_mutex_priority_change> @ imm = #0x59bc
700a18c4: e7ff         	b	0x700a18c6 <_tx_mutex_put+0x1d6> @ imm = #-0x2
700a18c6: 9911         	ldr	r1, [sp, #0x44]
700a18c8: 2000         	movs	r0, #0x0
700a18ca: 9001         	str	r0, [sp, #0x4]
700a18cc: 60c8         	str	r0, [r1, #0xc]
700a18ce: 9810         	ldr	r0, [sp, #0x40]
700a18d0: f000 ea30    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #0x460
700a18d4: f00f fe54    	bl	0x700b1580 <_tx_thread_system_preempt_check> @ imm = #0xfca8
700a18d8: 9801         	ldr	r0, [sp, #0x4]
700a18da: 900c         	str	r0, [sp, #0x30]
700a18dc: e098         	b	0x700a1a10 <_tx_mutex_put+0x320> @ imm = #0x130
700a18de: 9811         	ldr	r0, [sp, #0x44]
700a18e0: 6980         	ldr	r0, [r0, #0x18]
700a18e2: 900f         	str	r0, [sp, #0x3c]
700a18e4: 9811         	ldr	r0, [sp, #0x44]
700a18e6: 6900         	ldr	r0, [r0, #0x10]
700a18e8: 2801         	cmp	r0, #0x1
700a18ea: d10b         	bne	0x700a1904 <_tx_mutex_put+0x214> @ imm = #0x16
700a18ec: e7ff         	b	0x700a18ee <_tx_mutex_put+0x1fe> @ imm = #-0x2
700a18ee: 9811         	ldr	r0, [sp, #0x44]
700a18f0: 68c0         	ldr	r0, [r0, #0xc]
700a18f2: 900e         	str	r0, [sp, #0x38]
700a18f4: 980f         	ldr	r0, [sp, #0x3c]
700a18f6: 6b00         	ldr	r0, [r0, #0x30]
700a18f8: 9911         	ldr	r1, [sp, #0x44]
700a18fa: 6148         	str	r0, [r1, #0x14]
700a18fc: 9911         	ldr	r1, [sp, #0x44]
700a18fe: 2020         	movs	r0, #0x20
700a1900: 6288         	str	r0, [r1, #0x28]
700a1902: e7ff         	b	0x700a1904 <_tx_mutex_put+0x214> @ imm = #-0x2
700a1904: 980f         	ldr	r0, [sp, #0x3c]
700a1906: f8d0 00a4    	ldr.w	r0, [r0, #0xa4]
700a190a: 9009         	str	r0, [sp, #0x24]
700a190c: 9809         	ldr	r0, [sp, #0x24]
700a190e: b948         	cbnz	r0, 0x700a1924 <_tx_mutex_put+0x234> @ imm = #0x12
700a1910: e7ff         	b	0x700a1912 <_tx_mutex_put+0x222> @ imm = #-0x2
700a1912: 9811         	ldr	r0, [sp, #0x44]
700a1914: 990f         	ldr	r1, [sp, #0x3c]
700a1916: f8c1 00a8    	str.w	r0, [r1, #0xa8]
700a191a: 9811         	ldr	r0, [sp, #0x44]
700a191c: 62c0         	str	r0, [r0, #0x2c]
700a191e: 9811         	ldr	r0, [sp, #0x44]
700a1920: 6300         	str	r0, [r0, #0x30]
700a1922: e013         	b	0x700a194c <_tx_mutex_put+0x25c> @ imm = #0x26
700a1924: 980f         	ldr	r0, [sp, #0x3c]
700a1926: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700a192a: 900b         	str	r0, [sp, #0x2c]
700a192c: 980b         	ldr	r0, [sp, #0x2c]
700a192e: 6b00         	ldr	r0, [r0, #0x30]
700a1930: 900a         	str	r0, [sp, #0x28]
700a1932: 9811         	ldr	r0, [sp, #0x44]
700a1934: 990b         	ldr	r1, [sp, #0x2c]
700a1936: 6308         	str	r0, [r1, #0x30]
700a1938: 9811         	ldr	r0, [sp, #0x44]
700a193a: 990a         	ldr	r1, [sp, #0x28]
700a193c: 62c8         	str	r0, [r1, #0x2c]
700a193e: 980a         	ldr	r0, [sp, #0x28]
700a1940: 9911         	ldr	r1, [sp, #0x44]
700a1942: 6308         	str	r0, [r1, #0x30]
700a1944: 980b         	ldr	r0, [sp, #0x2c]
700a1946: 9911         	ldr	r1, [sp, #0x44]
700a1948: 62c8         	str	r0, [r1, #0x2c]
700a194a: e7ff         	b	0x700a194c <_tx_mutex_put+0x25c> @ imm = #-0x2
700a194c: 9809         	ldr	r0, [sp, #0x24]
700a194e: 3001         	adds	r0, #0x1
700a1950: 990f         	ldr	r1, [sp, #0x3c]
700a1952: f8c1 00a4    	str.w	r0, [r1, #0xa4]
700a1956: 9911         	ldr	r1, [sp, #0x44]
700a1958: 2001         	movs	r0, #0x1
700a195a: 6088         	str	r0, [r1, #0x8]
700a195c: 980f         	ldr	r0, [sp, #0x3c]
700a195e: 9911         	ldr	r1, [sp, #0x44]
700a1960: 60c8         	str	r0, [r1, #0xc]
700a1962: 9911         	ldr	r1, [sp, #0x44]
700a1964: 69c8         	ldr	r0, [r1, #0x1c]
700a1966: 3801         	subs	r0, #0x1
700a1968: 61c8         	str	r0, [r1, #0x1c]
700a196a: 9811         	ldr	r0, [sp, #0x44]
700a196c: 69c0         	ldr	r0, [r0, #0x1c]
700a196e: 9008         	str	r0, [sp, #0x20]
700a1970: 9808         	ldr	r0, [sp, #0x20]
700a1972: b920         	cbnz	r0, 0x700a197e <_tx_mutex_put+0x28e> @ imm = #0x8
700a1974: e7ff         	b	0x700a1976 <_tx_mutex_put+0x286> @ imm = #-0x2
700a1976: 9911         	ldr	r1, [sp, #0x44]
700a1978: 2000         	movs	r0, #0x0
700a197a: 6188         	str	r0, [r1, #0x18]
700a197c: e00f         	b	0x700a199e <_tx_mutex_put+0x2ae> @ imm = #0x1e
700a197e: 980f         	ldr	r0, [sp, #0x3c]
700a1980: 6f40         	ldr	r0, [r0, #0x74]
700a1982: 9006         	str	r0, [sp, #0x18]
700a1984: 9806         	ldr	r0, [sp, #0x18]
700a1986: 9911         	ldr	r1, [sp, #0x44]
700a1988: 6188         	str	r0, [r1, #0x18]
700a198a: 980f         	ldr	r0, [sp, #0x3c]
700a198c: 6f80         	ldr	r0, [r0, #0x78]
700a198e: 9005         	str	r0, [sp, #0x14]
700a1990: 9805         	ldr	r0, [sp, #0x14]
700a1992: 9906         	ldr	r1, [sp, #0x18]
700a1994: 6788         	str	r0, [r1, #0x78]
700a1996: 9806         	ldr	r0, [sp, #0x18]
700a1998: 9905         	ldr	r1, [sp, #0x14]
700a199a: 6748         	str	r0, [r1, #0x74]
700a199c: e7ff         	b	0x700a199e <_tx_mutex_put+0x2ae> @ imm = #-0x2
700a199e: 990f         	ldr	r1, [sp, #0x3c]
700a19a0: 2000         	movs	r0, #0x0
700a19a2: 66c8         	str	r0, [r1, #0x6c]
700a19a4: 990f         	ldr	r1, [sp, #0x3c]
700a19a6: f8c1 0088    	str.w	r0, [r1, #0x88]
700a19aa: 9811         	ldr	r0, [sp, #0x44]
700a19ac: 6900         	ldr	r0, [r0, #0x10]
700a19ae: 2801         	cmp	r0, #0x1
700a19b0: d125         	bne	0x700a19fe <_tx_mutex_put+0x30e> @ imm = #0x4a
700a19b2: e7ff         	b	0x700a19b4 <_tx_mutex_put+0x2c4> @ imm = #-0x2
700a19b4: 9811         	ldr	r0, [sp, #0x44]
700a19b6: 69c0         	ldr	r0, [r0, #0x1c]
700a19b8: b1a8         	cbz	r0, 0x700a19e6 <_tx_mutex_put+0x2f6> @ imm = #0x2a
700a19ba: e7ff         	b	0x700a19bc <_tx_mutex_put+0x2cc> @ imm = #-0x2
700a19bc: 9811         	ldr	r0, [sp, #0x44]
700a19be: 69c0         	ldr	r0, [r0, #0x1c]
700a19c0: 2802         	cmp	r0, #0x2
700a19c2: d304         	blo	0x700a19ce <_tx_mutex_put+0x2de> @ imm = #0x8
700a19c4: e7ff         	b	0x700a19c6 <_tx_mutex_put+0x2d6> @ imm = #-0x2
700a19c6: 9811         	ldr	r0, [sp, #0x44]
700a19c8: f005 f99a    	bl	0x700a6d00 <_tx_mutex_prioritize> @ imm = #0x5334
700a19cc: e7ff         	b	0x700a19ce <_tx_mutex_put+0x2de> @ imm = #-0x2
700a19ce: 9811         	ldr	r0, [sp, #0x44]
700a19d0: 6980         	ldr	r0, [r0, #0x18]
700a19d2: 9004         	str	r0, [sp, #0x10]
700a19d4: 9804         	ldr	r0, [sp, #0x10]
700a19d6: b128         	cbz	r0, 0x700a19e4 <_tx_mutex_put+0x2f4> @ imm = #0xa
700a19d8: e7ff         	b	0x700a19da <_tx_mutex_put+0x2ea> @ imm = #-0x2
700a19da: 9804         	ldr	r0, [sp, #0x10]
700a19dc: 6b00         	ldr	r0, [r0, #0x30]
700a19de: 9911         	ldr	r1, [sp, #0x44]
700a19e0: 6288         	str	r0, [r1, #0x28]
700a19e2: e7ff         	b	0x700a19e4 <_tx_mutex_put+0x2f4> @ imm = #-0x2
700a19e4: e7ff         	b	0x700a19e6 <_tx_mutex_put+0x2f6> @ imm = #-0x2
700a19e6: 980e         	ldr	r0, [sp, #0x38]
700a19e8: 6b00         	ldr	r0, [r0, #0x30]
700a19ea: 990d         	ldr	r1, [sp, #0x34]
700a19ec: 4288         	cmp	r0, r1
700a19ee: d005         	beq	0x700a19fc <_tx_mutex_put+0x30c> @ imm = #0xa
700a19f0: e7ff         	b	0x700a19f2 <_tx_mutex_put+0x302> @ imm = #-0x2
700a19f2: 980e         	ldr	r0, [sp, #0x38]
700a19f4: 990d         	ldr	r1, [sp, #0x34]
700a19f6: f005 fc43    	bl	0x700a7280 <_tx_mutex_priority_change> @ imm = #0x5886
700a19fa: e7ff         	b	0x700a19fc <_tx_mutex_put+0x30c> @ imm = #-0x2
700a19fc: e7ff         	b	0x700a19fe <_tx_mutex_put+0x30e> @ imm = #-0x2
700a19fe: 980f         	ldr	r0, [sp, #0x3c]
700a1a00: f004 fc4e    	bl	0x700a62a0 <_tx_thread_system_ni_resume> @ imm = #0x489c
700a1a04: 9810         	ldr	r0, [sp, #0x40]
700a1a06: f000 e996    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #0x32c
700a1a0a: 2000         	movs	r0, #0x0
700a1a0c: 900c         	str	r0, [sp, #0x30]
700a1a0e: e7ff         	b	0x700a1a10 <_tx_mutex_put+0x320> @ imm = #-0x2
700a1a10: e7ff         	b	0x700a1a12 <_tx_mutex_put+0x322> @ imm = #-0x2
700a1a12: e7ff         	b	0x700a1a14 <_tx_mutex_put+0x324> @ imm = #-0x2
700a1a14: e7ff         	b	0x700a1a16 <_tx_mutex_put+0x326> @ imm = #-0x2
700a1a16: e7ff         	b	0x700a1a18 <_tx_mutex_put+0x328> @ imm = #-0x2
700a1a18: e005         	b	0x700a1a26 <_tx_mutex_put+0x336> @ imm = #0xa
700a1a1a: 9810         	ldr	r0, [sp, #0x40]
700a1a1c: f000 e98a    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #0x314
700a1a20: 201e         	movs	r0, #0x1e
700a1a22: 900c         	str	r0, [sp, #0x30]
700a1a24: e7ff         	b	0x700a1a26 <_tx_mutex_put+0x336> @ imm = #-0x2
700a1a26: 980c         	ldr	r0, [sp, #0x30]
700a1a28: b012         	add	sp, #0x48
700a1a2a: bd80         	pop	{r7, pc}
700a1a2c: 0000         	movs	r0, r0
700a1a2e: 0000         	movs	r0, r0

700a1a30 <Sciclient_rmIrqGetRoute>:
700a1a30: b580         	push	{r7, lr}
700a1a32: b08e         	sub	sp, #0x38
700a1a34: 900d         	str	r0, [sp, #0x34]
700a1a36: 2000         	movs	r0, #0x0
700a1a38: 900c         	str	r0, [sp, #0x30]
700a1a3a: 980d         	ldr	r0, [sp, #0x34]
700a1a3c: 88c0         	ldrh	r0, [r0, #0x6]
700a1a3e: f011 f837    	bl	0x700b2ab0 <Sciclient_rmIrIsIr> @ imm = #0x1106e
700a1a42: b930         	cbnz	r0, 0x700a1a52 <Sciclient_rmIrqGetRoute+0x22> @ imm = #0xc
700a1a44: e7ff         	b	0x700a1a46 <Sciclient_rmIrqGetRoute+0x16> @ imm = #-0x2
700a1a46: 980d         	ldr	r0, [sp, #0x34]
700a1a48: 8940         	ldrh	r0, [r0, #0xa]
700a1a4a: f011 f831    	bl	0x700b2ab0 <Sciclient_rmIrIsIr> @ imm = #0x11062
700a1a4e: b120         	cbz	r0, 0x700a1a5a <Sciclient_rmIrqGetRoute+0x2a> @ imm = #0x8
700a1a50: e7ff         	b	0x700a1a52 <Sciclient_rmIrqGetRoute+0x22> @ imm = #-0x2
700a1a52: f06f 0001    	mvn	r0, #0x1
700a1a56: 900c         	str	r0, [sp, #0x30]
700a1a58: e7ff         	b	0x700a1a5a <Sciclient_rmIrqGetRoute+0x2a> @ imm = #-0x2
700a1a5a: 980c         	ldr	r0, [sp, #0x30]
700a1a5c: 2800         	cmp	r0, #0x0
700a1a5e: d156         	bne	0x700a1b0e <Sciclient_rmIrqGetRoute+0xde> @ imm = #0xac
700a1a60: e7ff         	b	0x700a1a62 <Sciclient_rmIrqGetRoute+0x32> @ imm = #-0x2
700a1a62: 980d         	ldr	r0, [sp, #0x34]
700a1a64: 8a00         	ldrh	r0, [r0, #0x10]
700a1a66: 28ff         	cmp	r0, #0xff
700a1a68: d042         	beq	0x700a1af0 <Sciclient_rmIrqGetRoute+0xc0> @ imm = #0x84
700a1a6a: e7ff         	b	0x700a1a6c <Sciclient_rmIrqGetRoute+0x3c> @ imm = #-0x2
700a1a6c: 980d         	ldr	r0, [sp, #0x34]
700a1a6e: 6800         	ldr	r0, [r0]
700a1a70: 2104         	movs	r1, #0x4
700a1a72: f011 f955    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x112aa
700a1a76: b3d8         	cbz	r0, 0x700a1af0 <Sciclient_rmIrqGetRoute+0xc0> @ imm = #0x76
700a1a78: e7ff         	b	0x700a1a7a <Sciclient_rmIrqGetRoute+0x4a> @ imm = #-0x2
700a1a7a: 980d         	ldr	r0, [sp, #0x34]
700a1a7c: 6800         	ldr	r0, [r0]
700a1a7e: 2108         	movs	r1, #0x8
700a1a80: f011 f94e    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x1129c
700a1a84: b3a0         	cbz	r0, 0x700a1af0 <Sciclient_rmIrqGetRoute+0xc0> @ imm = #0x68
700a1a86: e7ff         	b	0x700a1a88 <Sciclient_rmIrqGetRoute+0x58> @ imm = #-0x2
700a1a88: 980d         	ldr	r0, [sp, #0x34]
700a1a8a: 6800         	ldr	r0, [r0]
700a1a8c: 2110         	movs	r1, #0x10
700a1a8e: f011 f947    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x1128e
700a1a92: b1d0         	cbz	r0, 0x700a1aca <Sciclient_rmIrqGetRoute+0x9a> @ imm = #0x34
700a1a94: e7ff         	b	0x700a1a96 <Sciclient_rmIrqGetRoute+0x66> @ imm = #-0x2
700a1a96: 980d         	ldr	r0, [sp, #0x34]
700a1a98: 6800         	ldr	r0, [r0]
700a1a9a: 2120         	movs	r1, #0x20
700a1a9c: f011 f940    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x11280
700a1aa0: b198         	cbz	r0, 0x700a1aca <Sciclient_rmIrqGetRoute+0x9a> @ imm = #0x26
700a1aa2: e7ff         	b	0x700a1aa4 <Sciclient_rmIrqGetRoute+0x74> @ imm = #-0x2
700a1aa4: f8dd c034    	ldr.w	r12, [sp, #0x34]
700a1aa8: f8bc 1010    	ldrh.w	r1, [r12, #0x10]
700a1aac: f8bc 2012    	ldrh.w	r2, [r12, #0x12]
700a1ab0: f8bc 300e    	ldrh.w	r3, [r12, #0xe]
700a1ab4: f89c 0004    	ldrb.w	r0, [r12, #0x4]
700a1ab8: f89c c014    	ldrb.w	r12, [r12, #0x14]
700a1abc: 46ee         	mov	lr, sp
700a1abe: f8ce c000    	str.w	r12, [lr]
700a1ac2: f006 f885    	bl	0x700a7bd0 <Sciclient_rmIaValidateMapping> @ imm = #0x610a
700a1ac6: 900c         	str	r0, [sp, #0x30]
700a1ac8: e7ff         	b	0x700a1aca <Sciclient_rmIrqGetRoute+0x9a> @ imm = #-0x2
700a1aca: 980c         	ldr	r0, [sp, #0x30]
700a1acc: b978         	cbnz	r0, 0x700a1aee <Sciclient_rmIrqGetRoute+0xbe> @ imm = #0x1e
700a1ace: e7ff         	b	0x700a1ad0 <Sciclient_rmIrqGetRoute+0xa0> @ imm = #-0x2
700a1ad0: 980d         	ldr	r0, [sp, #0x34]
700a1ad2: 89c0         	ldrh	r0, [r0, #0xe]
700a1ad4: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a1ad8: 980d         	ldr	r0, [sp, #0x34]
700a1ada: 8a40         	ldrh	r0, [r0, #0x12]
700a1adc: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a1ae0: 980d         	ldr	r0, [sp, #0x34]
700a1ae2: 8a00         	ldrh	r0, [r0, #0x10]
700a1ae4: a906         	add	r1, sp, #0x18
700a1ae6: f009 f9a3    	bl	0x700aae30 <Sciclient_rmIrqGetNode> @ imm = #0x9346
700a1aea: 900c         	str	r0, [sp, #0x30]
700a1aec: e7ff         	b	0x700a1aee <Sciclient_rmIrqGetRoute+0xbe> @ imm = #-0x2
700a1aee: e00d         	b	0x700a1b0c <Sciclient_rmIrqGetRoute+0xdc> @ imm = #0x1a
700a1af0: 2000         	movs	r0, #0x0
700a1af2: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a1af6: 980d         	ldr	r0, [sp, #0x34]
700a1af8: 8900         	ldrh	r0, [r0, #0x8]
700a1afa: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a1afe: 980d         	ldr	r0, [sp, #0x34]
700a1b00: 88c0         	ldrh	r0, [r0, #0x6]
700a1b02: a906         	add	r1, sp, #0x18
700a1b04: f009 f994    	bl	0x700aae30 <Sciclient_rmIrqGetNode> @ imm = #0x9328
700a1b08: 900c         	str	r0, [sp, #0x30]
700a1b0a: e7ff         	b	0x700a1b0c <Sciclient_rmIrqGetRoute+0xdc> @ imm = #-0x2
700a1b0c: e7ff         	b	0x700a1b0e <Sciclient_rmIrqGetRoute+0xde> @ imm = #-0x2
700a1b0e: 980c         	ldr	r0, [sp, #0x30]
700a1b10: b948         	cbnz	r0, 0x700a1b26 <Sciclient_rmIrqGetRoute+0xf6> @ imm = #0x12
700a1b12: e7ff         	b	0x700a1b14 <Sciclient_rmIrqGetRoute+0xe4> @ imm = #-0x2
700a1b14: 2001         	movs	r0, #0x1
700a1b16: f88d 0021    	strb.w	r0, [sp, #0x21]
700a1b1a: 2000         	movs	r0, #0x0
700a1b1c: f88d 0020    	strb.w	r0, [sp, #0x20]
700a1b20: f011 fca6    	bl	0x700b3470 <Sciclient_rmPsInit> @ imm = #0x1194c
700a1b24: e003         	b	0x700a1b2e <Sciclient_rmIrqGetRoute+0xfe> @ imm = #0x6
700a1b26: 2000         	movs	r0, #0x0
700a1b28: f88d 0021    	strb.w	r0, [sp, #0x21]
700a1b2c: e7ff         	b	0x700a1b2e <Sciclient_rmIrqGetRoute+0xfe> @ imm = #-0x2
700a1b2e: 2000         	movs	r0, #0x0
700a1b30: f8ad 002e    	strh.w	r0, [sp, #0x2e]
700a1b34: e7ff         	b	0x700a1b36 <Sciclient_rmIrqGetRoute+0x106> @ imm = #-0x2
700a1b36: f8bd 002e    	ldrh.w	r0, [sp, #0x2e]
700a1b3a: 9002         	str	r0, [sp, #0x8]
700a1b3c: f012 f860    	bl	0x700b3c00 <Sciclient_rmPsGetMaxPsp> @ imm = #0x120c0
700a1b40: 9902         	ldr	r1, [sp, #0x8]
700a1b42: 4602         	mov	r2, r0
700a1b44: 2000         	movs	r0, #0x0
700a1b46: 4291         	cmp	r1, r2
700a1b48: 9003         	str	r0, [sp, #0xc]
700a1b4a: da04         	bge	0x700a1b56 <Sciclient_rmIrqGetRoute+0x126> @ imm = #0x8
700a1b4c: e7ff         	b	0x700a1b4e <Sciclient_rmIrqGetRoute+0x11e> @ imm = #-0x2
700a1b4e: f89d 0021    	ldrb.w	r0, [sp, #0x21]
700a1b52: 9003         	str	r0, [sp, #0xc]
700a1b54: e7ff         	b	0x700a1b56 <Sciclient_rmIrqGetRoute+0x126> @ imm = #-0x2
700a1b56: 9803         	ldr	r0, [sp, #0xc]
700a1b58: 07c0         	lsls	r0, r0, #0x1f
700a1b5a: 2800         	cmp	r0, #0x0
700a1b5c: f000 80d8    	beq.w	0x700a1d10 <Sciclient_rmIrqGetRoute+0x2e0> @ imm = #0x1b0
700a1b60: e7ff         	b	0x700a1b62 <Sciclient_rmIrqGetRoute+0x132> @ imm = #-0x2
700a1b62: 2000         	movs	r0, #0x0
700a1b64: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a1b68: f8ad 002c    	strh.w	r0, [sp, #0x2c]
700a1b6c: e7ff         	b	0x700a1b6e <Sciclient_rmIrqGetRoute+0x13e> @ imm = #-0x2
700a1b6e: f8bd 002c    	ldrh.w	r0, [sp, #0x2c]
700a1b72: 9906         	ldr	r1, [sp, #0x18]
700a1b74: 8849         	ldrh	r1, [r1, #0x2]
700a1b76: 4288         	cmp	r0, r1
700a1b78: da6b         	bge	0x700a1c52 <Sciclient_rmIrqGetRoute+0x222> @ imm = #0xd6
700a1b7a: e7ff         	b	0x700a1b7c <Sciclient_rmIrqGetRoute+0x14c> @ imm = #-0x2
700a1b7c: 9806         	ldr	r0, [sp, #0x18]
700a1b7e: f8bd 102c    	ldrh.w	r1, [sp, #0x2c]
700a1b82: aa04         	add	r2, sp, #0x10
700a1b84: f010 f954    	bl	0x700b1e30 <Sciclient_rmIrqGetNodeItf> @ imm = #0x102a8
700a1b88: 900c         	str	r0, [sp, #0x30]
700a1b8a: 980c         	ldr	r0, [sp, #0x30]
700a1b8c: b108         	cbz	r0, 0x700a1b92 <Sciclient_rmIrqGetRoute+0x162> @ imm = #0x2
700a1b8e: e7ff         	b	0x700a1b90 <Sciclient_rmIrqGetRoute+0x160> @ imm = #-0x2
700a1b90: e05f         	b	0x700a1c52 <Sciclient_rmIrqGetRoute+0x222> @ imm = #0xbe
700a1b92: f8bd 0024    	ldrh.w	r0, [sp, #0x24]
700a1b96: 9904         	ldr	r1, [sp, #0x10]
700a1b98: 8809         	ldrh	r1, [r1]
700a1b9a: 4288         	cmp	r0, r1
700a1b9c: db52         	blt	0x700a1c44 <Sciclient_rmIrqGetRoute+0x214> @ imm = #0xa4
700a1b9e: e7ff         	b	0x700a1ba0 <Sciclient_rmIrqGetRoute+0x170> @ imm = #-0x2
700a1ba0: f8bd 0024    	ldrh.w	r0, [sp, #0x24]
700a1ba4: 9a04         	ldr	r2, [sp, #0x10]
700a1ba6: 8811         	ldrh	r1, [r2]
700a1ba8: 8892         	ldrh	r2, [r2, #0x4]
700a1baa: 4411         	add	r1, r2
700a1bac: 4288         	cmp	r0, r1
700a1bae: da49         	bge	0x700a1c44 <Sciclient_rmIrqGetRoute+0x214> @ imm = #0x92
700a1bb0: e7ff         	b	0x700a1bb2 <Sciclient_rmIrqGetRoute+0x182> @ imm = #-0x2
700a1bb2: 9804         	ldr	r0, [sp, #0x10]
700a1bb4: 88c0         	ldrh	r0, [r0, #0x6]
700a1bb6: 990d         	ldr	r1, [sp, #0x34]
700a1bb8: 8949         	ldrh	r1, [r1, #0xa]
700a1bba: 4288         	cmp	r0, r1
700a1bbc: d110         	bne	0x700a1be0 <Sciclient_rmIrqGetRoute+0x1b0> @ imm = #0x20
700a1bbe: e7ff         	b	0x700a1bc0 <Sciclient_rmIrqGetRoute+0x190> @ imm = #-0x2
700a1bc0: 9a04         	ldr	r2, [sp, #0x10]
700a1bc2: 8850         	ldrh	r0, [r2, #0x2]
700a1bc4: f8bd 1024    	ldrh.w	r1, [sp, #0x24]
700a1bc8: 8812         	ldrh	r2, [r2]
700a1bca: 1a89         	subs	r1, r1, r2
700a1bcc: 4408         	add	r0, r1
700a1bce: 990d         	ldr	r1, [sp, #0x34]
700a1bd0: 8989         	ldrh	r1, [r1, #0xc]
700a1bd2: 4288         	cmp	r0, r1
700a1bd4: d104         	bne	0x700a1be0 <Sciclient_rmIrqGetRoute+0x1b0> @ imm = #0x8
700a1bd6: e7ff         	b	0x700a1bd8 <Sciclient_rmIrqGetRoute+0x1a8> @ imm = #-0x2
700a1bd8: 2001         	movs	r0, #0x1
700a1bda: f88d 0020    	strb.w	r0, [sp, #0x20]
700a1bde: e038         	b	0x700a1c52 <Sciclient_rmIrqGetRoute+0x222> @ imm = #0x70
700a1be0: 9804         	ldr	r0, [sp, #0x10]
700a1be2: 88c0         	ldrh	r0, [r0, #0x6]
700a1be4: f010 ff64    	bl	0x700b2ab0 <Sciclient_rmIrIsIr> @ imm = #0x10ec8
700a1be8: b358         	cbz	r0, 0x700a1c42 <Sciclient_rmIrqGetRoute+0x212> @ imm = #0x56
700a1bea: e7ff         	b	0x700a1bec <Sciclient_rmIrqGetRoute+0x1bc> @ imm = #-0x2
700a1bec: 9804         	ldr	r0, [sp, #0x10]
700a1bee: 88c0         	ldrh	r0, [r0, #0x6]
700a1bf0: a905         	add	r1, sp, #0x14
700a1bf2: f009 f91d    	bl	0x700aae30 <Sciclient_rmIrqGetNode> @ imm = #0x923a
700a1bf6: 900c         	str	r0, [sp, #0x30]
700a1bf8: 980c         	ldr	r0, [sp, #0x30]
700a1bfa: b108         	cbz	r0, 0x700a1c00 <Sciclient_rmIrqGetRoute+0x1d0> @ imm = #0x2
700a1bfc: e7ff         	b	0x700a1bfe <Sciclient_rmIrqGetRoute+0x1ce> @ imm = #-0x2
700a1bfe: e028         	b	0x700a1c52 <Sciclient_rmIrqGetRoute+0x222> @ imm = #0x50
700a1c00: 9a04         	ldr	r2, [sp, #0x10]
700a1c02: 8850         	ldrh	r0, [r2, #0x2]
700a1c04: f8bd 1024    	ldrh.w	r1, [sp, #0x24]
700a1c08: 8812         	ldrh	r2, [r2]
700a1c0a: 1a89         	subs	r1, r1, r2
700a1c0c: 4408         	add	r0, r1
700a1c0e: f8ad 0026    	strh.w	r0, [sp, #0x26]
700a1c12: 9805         	ldr	r0, [sp, #0x14]
700a1c14: 8800         	ldrh	r0, [r0]
700a1c16: f8bd 1026    	ldrh.w	r1, [sp, #0x26]
700a1c1a: f10d 0222    	add.w	r2, sp, #0x22
700a1c1e: f008 fcbf    	bl	0x700aa5a0 <Sciclient_rmIrGetOutp> @ imm = #0x897e
700a1c22: 900c         	str	r0, [sp, #0x30]
700a1c24: 980c         	ldr	r0, [sp, #0x30]
700a1c26: b930         	cbnz	r0, 0x700a1c36 <Sciclient_rmIrqGetRoute+0x206> @ imm = #0xc
700a1c28: e7ff         	b	0x700a1c2a <Sciclient_rmIrqGetRoute+0x1fa> @ imm = #-0x2
700a1c2a: 2001         	movs	r0, #0x1
700a1c2c: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a1c30: 2000         	movs	r0, #0x0
700a1c32: 900c         	str	r0, [sp, #0x30]
700a1c34: e00d         	b	0x700a1c52 <Sciclient_rmIrqGetRoute+0x222> @ imm = #0x1a
700a1c36: 980c         	ldr	r0, [sp, #0x30]
700a1c38: 3001         	adds	r0, #0x1
700a1c3a: b108         	cbz	r0, 0x700a1c40 <Sciclient_rmIrqGetRoute+0x210> @ imm = #0x2
700a1c3c: e7ff         	b	0x700a1c3e <Sciclient_rmIrqGetRoute+0x20e> @ imm = #-0x2
700a1c3e: e008         	b	0x700a1c52 <Sciclient_rmIrqGetRoute+0x222> @ imm = #0x10
700a1c40: e7ff         	b	0x700a1c42 <Sciclient_rmIrqGetRoute+0x212> @ imm = #-0x2
700a1c42: e7ff         	b	0x700a1c44 <Sciclient_rmIrqGetRoute+0x214> @ imm = #-0x2
700a1c44: e7ff         	b	0x700a1c46 <Sciclient_rmIrqGetRoute+0x216> @ imm = #-0x2
700a1c46: f8bd 002c    	ldrh.w	r0, [sp, #0x2c]
700a1c4a: 3001         	adds	r0, #0x1
700a1c4c: f8ad 002c    	strh.w	r0, [sp, #0x2c]
700a1c50: e78d         	b	0x700a1b6e <Sciclient_rmIrqGetRoute+0x13e> @ imm = #-0xe6
700a1c52: 980c         	ldr	r0, [sp, #0x30]
700a1c54: b108         	cbz	r0, 0x700a1c5a <Sciclient_rmIrqGetRoute+0x22a> @ imm = #0x2
700a1c56: e7ff         	b	0x700a1c58 <Sciclient_rmIrqGetRoute+0x228> @ imm = #-0x2
700a1c58: e05a         	b	0x700a1d10 <Sciclient_rmIrqGetRoute+0x2e0> @ imm = #0xb4
700a1c5a: f89d 0020    	ldrb.w	r0, [sp, #0x20]
700a1c5e: 07c0         	lsls	r0, r0, #0x1f
700a1c60: b930         	cbnz	r0, 0x700a1c70 <Sciclient_rmIrqGetRoute+0x240> @ imm = #0xc
700a1c62: e7ff         	b	0x700a1c64 <Sciclient_rmIrqGetRoute+0x234> @ imm = #-0x2
700a1c64: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700a1c68: 07c0         	lsls	r0, r0, #0x1f
700a1c6a: 2800         	cmp	r0, #0x0
700a1c6c: d049         	beq	0x700a1d02 <Sciclient_rmIrqGetRoute+0x2d2> @ imm = #0x92
700a1c6e: e7ff         	b	0x700a1c70 <Sciclient_rmIrqGetRoute+0x240> @ imm = #-0x2
700a1c70: 9806         	ldr	r0, [sp, #0x18]
700a1c72: f8bd 102c    	ldrh.w	r1, [sp, #0x2c]
700a1c76: f00e ffab    	bl	0x700b0bd0 <Sciclient_rmPsPush> @ imm = #0xef56
700a1c7a: 900c         	str	r0, [sp, #0x30]
700a1c7c: 980c         	ldr	r0, [sp, #0x30]
700a1c7e: b108         	cbz	r0, 0x700a1c84 <Sciclient_rmIrqGetRoute+0x254> @ imm = #0x2
700a1c80: e7ff         	b	0x700a1c82 <Sciclient_rmIrqGetRoute+0x252> @ imm = #-0x2
700a1c82: e045         	b	0x700a1d10 <Sciclient_rmIrqGetRoute+0x2e0> @ imm = #0x8a
700a1c84: f8bd 002e    	ldrh.w	r0, [sp, #0x2e]
700a1c88: b950         	cbnz	r0, 0x700a1ca0 <Sciclient_rmIrqGetRoute+0x270> @ imm = #0x14
700a1c8a: e7ff         	b	0x700a1c8c <Sciclient_rmIrqGetRoute+0x25c> @ imm = #-0x2
700a1c8c: f8bd 002e    	ldrh.w	r0, [sp, #0x2e]
700a1c90: bb28         	cbnz	r0, 0x700a1cde <Sciclient_rmIrqGetRoute+0x2ae> @ imm = #0x4a
700a1c92: e7ff         	b	0x700a1c94 <Sciclient_rmIrqGetRoute+0x264> @ imm = #-0x2
700a1c94: 9806         	ldr	r0, [sp, #0x18]
700a1c96: 8800         	ldrh	r0, [r0]
700a1c98: f010 fef2    	bl	0x700b2a80 <Sciclient_rmIaIsIa> @ imm = #0x10de4
700a1c9c: b1f8         	cbz	r0, 0x700a1cde <Sciclient_rmIrqGetRoute+0x2ae> @ imm = #0x3e
700a1c9e: e7ff         	b	0x700a1ca0 <Sciclient_rmIrqGetRoute+0x270> @ imm = #-0x2
700a1ca0: f011 ff56    	bl	0x700b3b50 <Sciclient_rmPsGetPsp> @ imm = #0x11eac
700a1ca4: f8ad 002a    	strh.w	r0, [sp, #0x2a]
700a1ca8: f8bd 002a    	ldrh.w	r0, [sp, #0x2a]
700a1cac: 3801         	subs	r0, #0x1
700a1cae: f8bd 1028    	ldrh.w	r1, [sp, #0x28]
700a1cb2: b280         	uxth	r0, r0
700a1cb4: f00f fe14    	bl	0x700b18e0 <Sciclient_rmPsSetInp> @ imm = #0xfc28
700a1cb8: 900c         	str	r0, [sp, #0x30]
700a1cba: 980c         	ldr	r0, [sp, #0x30]
700a1cbc: b108         	cbz	r0, 0x700a1cc2 <Sciclient_rmIrqGetRoute+0x292> @ imm = #0x2
700a1cbe: e7ff         	b	0x700a1cc0 <Sciclient_rmIrqGetRoute+0x290> @ imm = #-0x2
700a1cc0: e026         	b	0x700a1d10 <Sciclient_rmIrqGetRoute+0x2e0> @ imm = #0x4c
700a1cc2: f8bd 002a    	ldrh.w	r0, [sp, #0x2a]
700a1cc6: 3801         	subs	r0, #0x1
700a1cc8: f8bd 1024    	ldrh.w	r1, [sp, #0x24]
700a1ccc: b280         	uxth	r0, r0
700a1cce: f00f fe2f    	bl	0x700b1930 <Sciclient_rmPsSetOutp> @ imm = #0xfc5e
700a1cd2: 900c         	str	r0, [sp, #0x30]
700a1cd4: 980c         	ldr	r0, [sp, #0x30]
700a1cd6: b108         	cbz	r0, 0x700a1cdc <Sciclient_rmIrqGetRoute+0x2ac> @ imm = #0x2
700a1cd8: e7ff         	b	0x700a1cda <Sciclient_rmIrqGetRoute+0x2aa> @ imm = #-0x2
700a1cda: e019         	b	0x700a1d10 <Sciclient_rmIrqGetRoute+0x2e0> @ imm = #0x32
700a1cdc: e7ff         	b	0x700a1cde <Sciclient_rmIrqGetRoute+0x2ae> @ imm = #-0x2
700a1cde: f89d 0020    	ldrb.w	r0, [sp, #0x20]
700a1ce2: 07c0         	lsls	r0, r0, #0x1f
700a1ce4: b108         	cbz	r0, 0x700a1cea <Sciclient_rmIrqGetRoute+0x2ba> @ imm = #0x2
700a1ce6: e7ff         	b	0x700a1ce8 <Sciclient_rmIrqGetRoute+0x2b8> @ imm = #-0x2
700a1ce8: e012         	b	0x700a1d10 <Sciclient_rmIrqGetRoute+0x2e0> @ imm = #0x24
700a1cea: 9805         	ldr	r0, [sp, #0x14]
700a1cec: 9006         	str	r0, [sp, #0x18]
700a1cee: f8bd 0026    	ldrh.w	r0, [sp, #0x26]
700a1cf2: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a1cf6: f8bd 0022    	ldrh.w	r0, [sp, #0x22]
700a1cfa: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a1cfe: e7ff         	b	0x700a1d00 <Sciclient_rmIrqGetRoute+0x2d0> @ imm = #-0x2
700a1d00: e7ff         	b	0x700a1d02 <Sciclient_rmIrqGetRoute+0x2d2> @ imm = #-0x2
700a1d02: e7ff         	b	0x700a1d04 <Sciclient_rmIrqGetRoute+0x2d4> @ imm = #-0x2
700a1d04: f8bd 002e    	ldrh.w	r0, [sp, #0x2e]
700a1d08: 3001         	adds	r0, #0x1
700a1d0a: f8ad 002e    	strh.w	r0, [sp, #0x2e]
700a1d0e: e712         	b	0x700a1b36 <Sciclient_rmIrqGetRoute+0x106> @ imm = #-0x1dc
700a1d10: f8bd 002e    	ldrh.w	r0, [sp, #0x2e]
700a1d14: 9001         	str	r0, [sp, #0x4]
700a1d16: f011 ff73    	bl	0x700b3c00 <Sciclient_rmPsGetMaxPsp> @ imm = #0x11ee6
700a1d1a: 4601         	mov	r1, r0
700a1d1c: 9801         	ldr	r0, [sp, #0x4]
700a1d1e: 4288         	cmp	r0, r1
700a1d20: db04         	blt	0x700a1d2c <Sciclient_rmIrqGetRoute+0x2fc> @ imm = #0x8
700a1d22: e7ff         	b	0x700a1d24 <Sciclient_rmIrqGetRoute+0x2f4> @ imm = #-0x2
700a1d24: f04f 30ff    	mov.w	r0, #0xffffffff
700a1d28: 900c         	str	r0, [sp, #0x30]
700a1d2a: e7ff         	b	0x700a1d2c <Sciclient_rmIrqGetRoute+0x2fc> @ imm = #-0x2
700a1d2c: 980c         	ldr	r0, [sp, #0x30]
700a1d2e: b00e         	add	sp, #0x38
700a1d30: bd80         	pop	{r7, pc}
700a1d32: 0000         	movs	r0, r0

700a1d34 <_tx_thread_interrupt_restore>:
700a1d34: e121f000     	msr	CPSR_c, r0
700a1d38: e12fff1e     	bx	lr
700a1d3c: 00000000     	andeq	r0, r0, r0

700a1d40 <Udma_eventReset>:
700a1d40: b580         	push	{r7, lr}
700a1d42: b090         	sub	sp, #0x40
700a1d44: 900f         	str	r0, [sp, #0x3c]
700a1d46: 910e         	str	r1, [sp, #0x38]
700a1d48: 2000         	movs	r0, #0x0
700a1d4a: 9001         	str	r0, [sp, #0x4]
700a1d4c: 900d         	str	r0, [sp, #0x34]
700a1d4e: 990e         	ldr	r1, [sp, #0x38]
700a1d50: 3108         	adds	r1, #0x8
700a1d52: 9109         	str	r1, [sp, #0x24]
700a1d54: 9004         	str	r0, [sp, #0x10]
700a1d56: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a1d5a: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a1d5e: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a1d62: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a1d66: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a1d6a: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a1d6e: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a1d72: f88d 0022    	strb.w	r0, [sp, #0x22]
700a1d76: 20ff         	movs	r0, #0xff
700a1d78: f88d 0023    	strb.w	r0, [sp, #0x23]
700a1d7c: 9809         	ldr	r0, [sp, #0x24]
700a1d7e: 6800         	ldr	r0, [r0]
700a1d80: 2805         	cmp	r0, #0x5
700a1d82: d00a         	beq	0x700a1d9a <Udma_eventReset+0x5a> @ imm = #0x14
700a1d84: e7ff         	b	0x700a1d86 <Udma_eventReset+0x46> @ imm = #-0x2
700a1d86: 9804         	ldr	r0, [sp, #0x10]
700a1d88: f040 0010    	orr	r0, r0, #0x10
700a1d8c: 9004         	str	r0, [sp, #0x10]
700a1d8e: 980e         	ldr	r0, [sp, #0x38]
700a1d90: f00f fdf6    	bl	0x700b1980 <Udma_eventGetId> @ imm = #0xfbec
700a1d94: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a1d98: e7ff         	b	0x700a1d9a <Udma_eventReset+0x5a> @ imm = #-0x2
700a1d9a: 980e         	ldr	r0, [sp, #0x38]
700a1d9c: 6d80         	ldr	r0, [r0, #0x58]
700a1d9e: f510 3f80    	cmn.w	r0, #0x10000
700a1da2: d012         	beq	0x700a1dca <Udma_eventReset+0x8a> @ imm = #0x24
700a1da4: e7ff         	b	0x700a1da6 <Udma_eventReset+0x66> @ imm = #-0x2
700a1da6: 9804         	ldr	r0, [sp, #0x10]
700a1da8: f040 0001    	orr	r0, r0, #0x1
700a1dac: 9004         	str	r0, [sp, #0x10]
700a1dae: 9804         	ldr	r0, [sp, #0x10]
700a1db0: f040 0002    	orr	r0, r0, #0x2
700a1db4: 9004         	str	r0, [sp, #0x10]
700a1db6: 980f         	ldr	r0, [sp, #0x3c]
700a1db8: f8b0 00ea    	ldrh.w	r0, [r0, #0xea]
700a1dbc: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a1dc0: 980e         	ldr	r0, [sp, #0x38]
700a1dc2: 6d80         	ldr	r0, [r0, #0x58]
700a1dc4: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a1dc8: e7ff         	b	0x700a1dca <Udma_eventReset+0x8a> @ imm = #-0x2
700a1dca: 980e         	ldr	r0, [sp, #0x38]
700a1dcc: 6980         	ldr	r0, [r0, #0x18]
700a1dce: b128         	cbz	r0, 0x700a1ddc <Udma_eventReset+0x9c> @ imm = #0xa
700a1dd0: e7ff         	b	0x700a1dd2 <Udma_eventReset+0x92> @ imm = #-0x2
700a1dd2: 980e         	ldr	r0, [sp, #0x38]
700a1dd4: 6980         	ldr	r0, [r0, #0x18]
700a1dd6: 6cc0         	ldr	r0, [r0, #0x4c]
700a1dd8: 900c         	str	r0, [sp, #0x30]
700a1dda: e003         	b	0x700a1de4 <Udma_eventReset+0xa4> @ imm = #0x6
700a1ddc: 980e         	ldr	r0, [sp, #0x38]
700a1dde: 6cc0         	ldr	r0, [r0, #0x4c]
700a1de0: 900c         	str	r0, [sp, #0x30]
700a1de2: e7ff         	b	0x700a1de4 <Udma_eventReset+0xa4> @ imm = #-0x2
700a1de4: 9804         	ldr	r0, [sp, #0x10]
700a1de6: f040 0004    	orr	r0, r0, #0x4
700a1dea: 9004         	str	r0, [sp, #0x10]
700a1dec: 9804         	ldr	r0, [sp, #0x10]
700a1dee: f040 0008    	orr	r0, r0, #0x8
700a1df2: 9004         	str	r0, [sp, #0x10]
700a1df4: 980f         	ldr	r0, [sp, #0x3c]
700a1df6: f8b0 00e6    	ldrh.w	r0, [r0, #0xe6]
700a1dfa: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a1dfe: 980c         	ldr	r0, [sp, #0x30]
700a1e00: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a1e04: 980e         	ldr	r0, [sp, #0x38]
700a1e06: 6d00         	ldr	r0, [r0, #0x50]
700a1e08: f64f 71ff    	movw	r1, #0xffff
700a1e0c: 4288         	cmp	r0, r1
700a1e0e: d009         	beq	0x700a1e24 <Udma_eventReset+0xe4> @ imm = #0x12
700a1e10: e7ff         	b	0x700a1e12 <Udma_eventReset+0xd2> @ imm = #-0x2
700a1e12: 9804         	ldr	r0, [sp, #0x10]
700a1e14: f040 0020    	orr	r0, r0, #0x20
700a1e18: 9004         	str	r0, [sp, #0x10]
700a1e1a: 980e         	ldr	r0, [sp, #0x38]
700a1e1c: 6d00         	ldr	r0, [r0, #0x50]
700a1e1e: f88d 0022    	strb.w	r0, [sp, #0x22]
700a1e22: e7ff         	b	0x700a1e24 <Udma_eventReset+0xe4> @ imm = #-0x2
700a1e24: 9809         	ldr	r0, [sp, #0x24]
700a1e26: 6800         	ldr	r0, [r0]
700a1e28: 2801         	cmp	r0, #0x1
700a1e2a: d00a         	beq	0x700a1e42 <Udma_eventReset+0x102> @ imm = #0x14
700a1e2c: e7ff         	b	0x700a1e2e <Udma_eventReset+0xee> @ imm = #-0x2
700a1e2e: 9809         	ldr	r0, [sp, #0x24]
700a1e30: 6800         	ldr	r0, [r0]
700a1e32: 2806         	cmp	r0, #0x6
700a1e34: d005         	beq	0x700a1e42 <Udma_eventReset+0x102> @ imm = #0xa
700a1e36: e7ff         	b	0x700a1e38 <Udma_eventReset+0xf8> @ imm = #-0x2
700a1e38: 9809         	ldr	r0, [sp, #0x24]
700a1e3a: 6800         	ldr	r0, [r0]
700a1e3c: 2802         	cmp	r0, #0x2
700a1e3e: d14d         	bne	0x700a1edc <Udma_eventReset+0x19c> @ imm = #0x9a
700a1e40: e7ff         	b	0x700a1e42 <Udma_eventReset+0x102> @ imm = #-0x2
700a1e42: 9809         	ldr	r0, [sp, #0x24]
700a1e44: 6880         	ldr	r0, [r0, #0x8]
700a1e46: 900b         	str	r0, [sp, #0x2c]
700a1e48: 980f         	ldr	r0, [sp, #0x3c]
700a1e4a: f8b0 00ec    	ldrh.w	r0, [r0, #0xec]
700a1e4e: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a1e52: 9809         	ldr	r0, [sp, #0x24]
700a1e54: 6800         	ldr	r0, [r0]
700a1e56: 2801         	cmp	r0, #0x1
700a1e58: d005         	beq	0x700a1e66 <Udma_eventReset+0x126> @ imm = #0xa
700a1e5a: e7ff         	b	0x700a1e5c <Udma_eventReset+0x11c> @ imm = #-0x2
700a1e5c: 9809         	ldr	r0, [sp, #0x24]
700a1e5e: 6800         	ldr	r0, [r0]
700a1e60: 2806         	cmp	r0, #0x6
700a1e62: d12e         	bne	0x700a1ec2 <Udma_eventReset+0x182> @ imm = #0x5c
700a1e64: e7ff         	b	0x700a1e66 <Udma_eventReset+0x126> @ imm = #-0x2
700a1e66: 980b         	ldr	r0, [sp, #0x2c]
700a1e68: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a1e6c: 8880         	ldrh	r0, [r0, #0x4]
700a1e6e: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a1e72: 980b         	ldr	r0, [sp, #0x2c]
700a1e74: 7800         	ldrb	r0, [r0]
700a1e76: 0740         	lsls	r0, r0, #0x1d
700a1e78: 2800         	cmp	r0, #0x0
700a1e7a: d509         	bpl	0x700a1e90 <Udma_eventReset+0x150> @ imm = #0x12
700a1e7c: e7ff         	b	0x700a1e7e <Udma_eventReset+0x13e> @ imm = #-0x2
700a1e7e: 980f         	ldr	r0, [sp, #0x3c]
700a1e80: f8d0 10f0    	ldr.w	r1, [r0, #0xf0]
700a1e84: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a1e88: 4408         	add	r0, r1
700a1e8a: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a1e8e: e017         	b	0x700a1ec0 <Udma_eventReset+0x180> @ imm = #0x2e
700a1e90: 980b         	ldr	r0, [sp, #0x2c]
700a1e92: 7800         	ldrb	r0, [r0]
700a1e94: 07c0         	lsls	r0, r0, #0x1f
700a1e96: b148         	cbz	r0, 0x700a1eac <Udma_eventReset+0x16c> @ imm = #0x12
700a1e98: e7ff         	b	0x700a1e9a <Udma_eventReset+0x15a> @ imm = #-0x2
700a1e9a: 980f         	ldr	r0, [sp, #0x3c]
700a1e9c: f8d0 10f4    	ldr.w	r1, [r0, #0xf4]
700a1ea0: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a1ea4: 4408         	add	r0, r1
700a1ea6: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a1eaa: e008         	b	0x700a1ebe <Udma_eventReset+0x17e> @ imm = #0x10
700a1eac: 980f         	ldr	r0, [sp, #0x3c]
700a1eae: f8d0 10f8    	ldr.w	r1, [r0, #0xf8]
700a1eb2: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a1eb6: 4408         	add	r0, r1
700a1eb8: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a1ebc: e7ff         	b	0x700a1ebe <Udma_eventReset+0x17e> @ imm = #-0x2
700a1ebe: e7ff         	b	0x700a1ec0 <Udma_eventReset+0x180> @ imm = #-0x2
700a1ec0: e00b         	b	0x700a1eda <Udma_eventReset+0x19a> @ imm = #0x16
700a1ec2: 980b         	ldr	r0, [sp, #0x2c]
700a1ec4: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a1ec8: 8880         	ldrh	r0, [r0, #0x4]
700a1eca: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a1ece: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a1ed2: 3014         	adds	r0, #0x14
700a1ed4: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a1ed8: e7ff         	b	0x700a1eda <Udma_eventReset+0x19a> @ imm = #-0x2
700a1eda: e7ff         	b	0x700a1edc <Udma_eventReset+0x19c> @ imm = #-0x2
700a1edc: 9809         	ldr	r0, [sp, #0x24]
700a1ede: 6800         	ldr	r0, [r0]
700a1ee0: 2803         	cmp	r0, #0x3
700a1ee2: d156         	bne	0x700a1f92 <Udma_eventReset+0x252> @ imm = #0xac
700a1ee4: e7ff         	b	0x700a1ee6 <Udma_eventReset+0x1a6> @ imm = #-0x2
700a1ee6: 980f         	ldr	r0, [sp, #0x3c]
700a1ee8: 6800         	ldr	r0, [r0]
700a1eea: 2802         	cmp	r0, #0x2
700a1eec: d104         	bne	0x700a1ef8 <Udma_eventReset+0x1b8> @ imm = #0x8
700a1eee: e7ff         	b	0x700a1ef0 <Udma_eventReset+0x1b0> @ imm = #-0x2
700a1ef0: f04f 30ff    	mov.w	r0, #0xffffffff
700a1ef4: 900d         	str	r0, [sp, #0x34]
700a1ef6: e04b         	b	0x700a1f90 <Udma_eventReset+0x250> @ imm = #0x96
700a1ef8: 9809         	ldr	r0, [sp, #0x24]
700a1efa: 6880         	ldr	r0, [r0, #0x8]
700a1efc: 900b         	str	r0, [sp, #0x2c]
700a1efe: 980f         	ldr	r0, [sp, #0x3c]
700a1f00: f8b0 00fc    	ldrh.w	r0, [r0, #0xfc]
700a1f04: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a1f08: 980b         	ldr	r0, [sp, #0x2c]
700a1f0a: 7800         	ldrb	r0, [r0]
700a1f0c: 0740         	lsls	r0, r0, #0x1d
700a1f0e: 2800         	cmp	r0, #0x0
700a1f10: d50d         	bpl	0x700a1f2e <Udma_eventReset+0x1ee> @ imm = #0x1a
700a1f12: e7ff         	b	0x700a1f14 <Udma_eventReset+0x1d4> @ imm = #-0x2
700a1f14: 980b         	ldr	r0, [sp, #0x2c]
700a1f16: 6ec0         	ldr	r0, [r0, #0x6c]
700a1f18: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a1f1c: 980f         	ldr	r0, [sp, #0x3c]
700a1f1e: f8d0 1100    	ldr.w	r1, [r0, #0x100]
700a1f22: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a1f26: 4408         	add	r0, r1
700a1f28: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a1f2c: e02f         	b	0x700a1f8e <Udma_eventReset+0x24e> @ imm = #0x5e
700a1f2e: 980b         	ldr	r0, [sp, #0x2c]
700a1f30: 7800         	ldrb	r0, [r0]
700a1f32: 0780         	lsls	r0, r0, #0x1e
700a1f34: 2800         	cmp	r0, #0x0
700a1f36: d50d         	bpl	0x700a1f54 <Udma_eventReset+0x214> @ imm = #0x1a
700a1f38: e7ff         	b	0x700a1f3a <Udma_eventReset+0x1fa> @ imm = #-0x2
700a1f3a: 980b         	ldr	r0, [sp, #0x2c]
700a1f3c: 6f00         	ldr	r0, [r0, #0x70]
700a1f3e: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a1f42: 980f         	ldr	r0, [sp, #0x3c]
700a1f44: f8d0 1108    	ldr.w	r1, [r0, #0x108]
700a1f48: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a1f4c: 4408         	add	r0, r1
700a1f4e: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a1f52: e01b         	b	0x700a1f8c <Udma_eventReset+0x24c> @ imm = #0x36
700a1f54: 980b         	ldr	r0, [sp, #0x2c]
700a1f56: 7800         	ldrb	r0, [r0]
700a1f58: 07c0         	lsls	r0, r0, #0x1f
700a1f5a: b168         	cbz	r0, 0x700a1f78 <Udma_eventReset+0x238> @ imm = #0x1a
700a1f5c: e7ff         	b	0x700a1f5e <Udma_eventReset+0x21e> @ imm = #-0x2
700a1f5e: 980b         	ldr	r0, [sp, #0x2c]
700a1f60: 6ec0         	ldr	r0, [r0, #0x6c]
700a1f62: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a1f66: 980f         	ldr	r0, [sp, #0x3c]
700a1f68: f8d0 1104    	ldr.w	r1, [r0, #0x104]
700a1f6c: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a1f70: 4408         	add	r0, r1
700a1f72: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a1f76: e008         	b	0x700a1f8a <Udma_eventReset+0x24a> @ imm = #0x10
700a1f78: 980f         	ldr	r0, [sp, #0x3c]
700a1f7a: f8b0 00e6    	ldrh.w	r0, [r0, #0xe6]
700a1f7e: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a1f82: 2000         	movs	r0, #0x0
700a1f84: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a1f88: e7ff         	b	0x700a1f8a <Udma_eventReset+0x24a> @ imm = #-0x2
700a1f8a: e7ff         	b	0x700a1f8c <Udma_eventReset+0x24c> @ imm = #-0x2
700a1f8c: e7ff         	b	0x700a1f8e <Udma_eventReset+0x24e> @ imm = #-0x2
700a1f8e: e7ff         	b	0x700a1f90 <Udma_eventReset+0x250> @ imm = #-0x2
700a1f90: e7ff         	b	0x700a1f92 <Udma_eventReset+0x252> @ imm = #-0x2
700a1f92: 9809         	ldr	r0, [sp, #0x24]
700a1f94: 6800         	ldr	r0, [r0]
700a1f96: 2804         	cmp	r0, #0x4
700a1f98: d130         	bne	0x700a1ffc <Udma_eventReset+0x2bc> @ imm = #0x60
700a1f9a: e7ff         	b	0x700a1f9c <Udma_eventReset+0x25c> @ imm = #-0x2
700a1f9c: 9809         	ldr	r0, [sp, #0x24]
700a1f9e: 68c0         	ldr	r0, [r0, #0xc]
700a1fa0: 900a         	str	r0, [sp, #0x28]
700a1fa2: 980f         	ldr	r0, [sp, #0x3c]
700a1fa4: f8b0 00ec    	ldrh.w	r0, [r0, #0xec]
700a1fa8: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a1fac: 980a         	ldr	r0, [sp, #0x28]
700a1fae: 8880         	ldrh	r0, [r0, #0x4]
700a1fb0: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a1fb4: 980f         	ldr	r0, [sp, #0x3c]
700a1fb6: f8d0 10f4    	ldr.w	r1, [r0, #0xf4]
700a1fba: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a1fbe: 4408         	add	r0, r1
700a1fc0: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a1fc4: 980a         	ldr	r0, [sp, #0x28]
700a1fc6: 6dc0         	ldr	r0, [r0, #0x5c]
700a1fc8: 2804         	cmp	r0, #0x4
700a1fca: d316         	blo	0x700a1ffa <Udma_eventReset+0x2ba> @ imm = #0x2c
700a1fcc: e7ff         	b	0x700a1fce <Udma_eventReset+0x28e> @ imm = #-0x2
700a1fce: 980a         	ldr	r0, [sp, #0x28]
700a1fd0: 6dc0         	ldr	r0, [r0, #0x5c]
700a1fd2: 2807         	cmp	r0, #0x7
700a1fd4: d811         	bhi	0x700a1ffa <Udma_eventReset+0x2ba> @ imm = #0x22
700a1fd6: e7ff         	b	0x700a1fd8 <Udma_eventReset+0x298> @ imm = #-0x2
700a1fd8: 980f         	ldr	r0, [sp, #0x3c]
700a1fda: f8d0 10f4    	ldr.w	r1, [r0, #0xf4]
700a1fde: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a1fe2: 1a40         	subs	r0, r0, r1
700a1fe4: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a1fe8: 980f         	ldr	r0, [sp, #0x3c]
700a1fea: f8d0 10f8    	ldr.w	r1, [r0, #0xf8]
700a1fee: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a1ff2: 4408         	add	r0, r1
700a1ff4: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a1ff8: e7ff         	b	0x700a1ffa <Udma_eventReset+0x2ba> @ imm = #-0x2
700a1ffa: e7ff         	b	0x700a1ffc <Udma_eventReset+0x2bc> @ imm = #-0x2
700a1ffc: 980d         	ldr	r0, [sp, #0x34]
700a1ffe: b9b0         	cbnz	r0, 0x700a202e <Udma_eventReset+0x2ee> @ imm = #0x2c
700a2000: e7ff         	b	0x700a2002 <Udma_eventReset+0x2c2> @ imm = #-0x2
700a2002: 980f         	ldr	r0, [sp, #0x3c]
700a2004: 6800         	ldr	r0, [r0]
700a2006: b130         	cbz	r0, 0x700a2016 <Udma_eventReset+0x2d6> @ imm = #0xc
700a2008: e7ff         	b	0x700a200a <Udma_eventReset+0x2ca> @ imm = #-0x2
700a200a: 9809         	ldr	r0, [sp, #0x24]
700a200c: 6800         	ldr	r0, [r0]
700a200e: 2805         	cmp	r0, #0x5
700a2010: d101         	bne	0x700a2016 <Udma_eventReset+0x2d6> @ imm = #0x2
700a2012: e7ff         	b	0x700a2014 <Udma_eventReset+0x2d4> @ imm = #-0x2
700a2014: e00a         	b	0x700a202c <Udma_eventReset+0x2ec> @ imm = #0x14
700a2016: a802         	add	r0, sp, #0x8
700a2018: f04f 31ff    	mov.w	r1, #0xffffffff
700a201c: f011 fbf0    	bl	0x700b3800 <Sciclient_rmIrqRelease> @ imm = #0x117e0
700a2020: 900d         	str	r0, [sp, #0x34]
700a2022: 980d         	ldr	r0, [sp, #0x34]
700a2024: b108         	cbz	r0, 0x700a202a <Udma_eventReset+0x2ea> @ imm = #0x2
700a2026: e7ff         	b	0x700a2028 <Udma_eventReset+0x2e8> @ imm = #-0x2
700a2028: e7ff         	b	0x700a202a <Udma_eventReset+0x2ea> @ imm = #-0x2
700a202a: e7ff         	b	0x700a202c <Udma_eventReset+0x2ec> @ imm = #-0x2
700a202c: e7ff         	b	0x700a202e <Udma_eventReset+0x2ee> @ imm = #-0x2
700a202e: 980d         	ldr	r0, [sp, #0x34]
700a2030: b010         	add	sp, #0x40
700a2032: bd80         	pop	{r7, pc}

700a2034 <$Ven$TA$L$PI$$HwiP_enable>:
700a2034: f8df f000    	ldr.w	pc, [pc, #0x0]          @ 0x700a2038 <$Ven$TA$L$PI$$HwiP_enable+0x4>
700a2038: 94 46 0b 70  	.word	0x700b4694
700a203c: 00 00 00 00  	.word	0x00000000

700a2040 <_tx_thread_system_ni_suspend>:
700a2040: b580         	push	{r7, lr}
700a2042: b08a         	sub	sp, #0x28
700a2044: 9009         	str	r0, [sp, #0x24]
700a2046: 9108         	str	r1, [sp, #0x20]
700a2048: f64a 10a4    	movw	r0, #0xa9a4
700a204c: f2c7 0008    	movt	r0, #0x7008
700a2050: 6800         	ldr	r0, [r0]
700a2052: 9000         	str	r0, [sp]
700a2054: 9809         	ldr	r0, [sp, #0x24]
700a2056: 9900         	ldr	r1, [sp]
700a2058: 4288         	cmp	r0, r1
700a205a: d118         	bne	0x700a208e <_tx_thread_system_ni_suspend+0x4e> @ imm = #0x30
700a205c: e7ff         	b	0x700a205e <_tx_thread_system_ni_suspend+0x1e> @ imm = #-0x2
700a205e: 9808         	ldr	r0, [sp, #0x20]
700a2060: b168         	cbz	r0, 0x700a207e <_tx_thread_system_ni_suspend+0x3e> @ imm = #0x1a
700a2062: e7ff         	b	0x700a2064 <_tx_thread_system_ni_suspend+0x24> @ imm = #-0x2
700a2064: 9808         	ldr	r0, [sp, #0x20]
700a2066: 3001         	adds	r0, #0x1
700a2068: b140         	cbz	r0, 0x700a207c <_tx_thread_system_ni_suspend+0x3c> @ imm = #0x10
700a206a: e7ff         	b	0x700a206c <_tx_thread_system_ni_suspend+0x2c> @ imm = #-0x2
700a206c: 9808         	ldr	r0, [sp, #0x20]
700a206e: 9909         	ldr	r1, [sp, #0x24]
700a2070: 6508         	str	r0, [r1, #0x50]
700a2072: 9809         	ldr	r0, [sp, #0x24]
700a2074: 3050         	adds	r0, #0x50
700a2076: f009 fad3    	bl	0x700ab620 <_tx_timer_system_activate> @ imm = #0x95a6
700a207a: e7ff         	b	0x700a207c <_tx_thread_system_ni_suspend+0x3c> @ imm = #-0x2
700a207c: e7ff         	b	0x700a207e <_tx_thread_system_ni_suspend+0x3e> @ imm = #-0x2
700a207e: 9809         	ldr	r0, [sp, #0x24]
700a2080: 69c0         	ldr	r0, [r0, #0x1c]
700a2082: f64a 11dc    	movw	r1, #0xa9dc
700a2086: f2c7 0108    	movt	r1, #0x7008
700a208a: 6008         	str	r0, [r1]
700a208c: e7ff         	b	0x700a208e <_tx_thread_system_ni_suspend+0x4e> @ imm = #-0x2
700a208e: 9809         	ldr	r0, [sp, #0x24]
700a2090: 6b00         	ldr	r0, [r0, #0x30]
700a2092: 9007         	str	r0, [sp, #0x1c]
700a2094: 9809         	ldr	r0, [sp, #0x24]
700a2096: 6a00         	ldr	r0, [r0, #0x20]
700a2098: 9002         	str	r0, [sp, #0x8]
700a209a: 9802         	ldr	r0, [sp, #0x8]
700a209c: 9909         	ldr	r1, [sp, #0x24]
700a209e: 4288         	cmp	r0, r1
700a20a0: d01e         	beq	0x700a20e0 <_tx_thread_system_ni_suspend+0xa0> @ imm = #0x3c
700a20a2: e7ff         	b	0x700a20a4 <_tx_thread_system_ni_suspend+0x64> @ imm = #-0x2
700a20a4: 9809         	ldr	r0, [sp, #0x24]
700a20a6: 6a40         	ldr	r0, [r0, #0x24]
700a20a8: 9001         	str	r0, [sp, #0x4]
700a20aa: 9801         	ldr	r0, [sp, #0x4]
700a20ac: 9902         	ldr	r1, [sp, #0x8]
700a20ae: 6248         	str	r0, [r1, #0x24]
700a20b0: 9802         	ldr	r0, [sp, #0x8]
700a20b2: 9901         	ldr	r1, [sp, #0x4]
700a20b4: 6208         	str	r0, [r1, #0x20]
700a20b6: 9907         	ldr	r1, [sp, #0x1c]
700a20b8: f24a 7004    	movw	r0, #0xa704
700a20bc: f2c7 0008    	movt	r0, #0x7008
700a20c0: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a20c4: 9909         	ldr	r1, [sp, #0x24]
700a20c6: 4288         	cmp	r0, r1
700a20c8: d109         	bne	0x700a20de <_tx_thread_system_ni_suspend+0x9e> @ imm = #0x12
700a20ca: e7ff         	b	0x700a20cc <_tx_thread_system_ni_suspend+0x8c> @ imm = #-0x2
700a20cc: 9802         	ldr	r0, [sp, #0x8]
700a20ce: 9a07         	ldr	r2, [sp, #0x1c]
700a20d0: f24a 7104    	movw	r1, #0xa704
700a20d4: f2c7 0108    	movt	r1, #0x7008
700a20d8: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a20dc: e7ff         	b	0x700a20de <_tx_thread_system_ni_suspend+0x9e> @ imm = #-0x2
700a20de: e0d1         	b	0x700a2284 <_tx_thread_system_ni_suspend+0x244> @ imm = #0x1a2
700a20e0: 9a07         	ldr	r2, [sp, #0x1c]
700a20e2: f24a 7004    	movw	r0, #0xa704
700a20e6: f2c7 0008    	movt	r0, #0x7008
700a20ea: 2100         	movs	r1, #0x0
700a20ec: f840 1022    	str.w	r1, [r0, r2, lsl #2]
700a20f0: 9a07         	ldr	r2, [sp, #0x1c]
700a20f2: 2001         	movs	r0, #0x1
700a20f4: 4090         	lsls	r0, r2
700a20f6: 9004         	str	r0, [sp, #0x10]
700a20f8: f64a 10b8    	movw	r0, #0xa9b8
700a20fc: f2c7 0008    	movt	r0, #0x7008
700a2100: 6802         	ldr	r2, [r0]
700a2102: 9b04         	ldr	r3, [sp, #0x10]
700a2104: ea22 0203    	bic.w	r2, r2, r3
700a2108: 6002         	str	r2, [r0]
700a210a: 9106         	str	r1, [sp, #0x18]
700a210c: 6800         	ldr	r0, [r0]
700a210e: 9005         	str	r0, [sp, #0x14]
700a2110: 9805         	ldr	r0, [sp, #0x14]
700a2112: bb08         	cbnz	r0, 0x700a2158 <_tx_thread_system_ni_suspend+0x118> @ imm = #0x42
700a2114: e7ff         	b	0x700a2116 <_tx_thread_system_ni_suspend+0xd6> @ imm = #-0x2
700a2116: f64a 11ac    	movw	r1, #0xa9ac
700a211a: f2c7 0108    	movt	r1, #0x7008
700a211e: 2020         	movs	r0, #0x20
700a2120: 6008         	str	r0, [r1]
700a2122: f64a 11a8    	movw	r1, #0xa9a8
700a2126: f2c7 0108    	movt	r1, #0x7008
700a212a: 2000         	movs	r0, #0x0
700a212c: 6008         	str	r0, [r1]
700a212e: f64a 10b4    	movw	r0, #0xa9b4
700a2132: f2c7 0008    	movt	r0, #0x7008
700a2136: 6800         	ldr	r0, [r0]
700a2138: 9003         	str	r0, [sp, #0xc]
700a213a: 9803         	ldr	r0, [sp, #0xc]
700a213c: f646 1184    	movw	r1, #0x6984
700a2140: f2c7 010b    	movt	r1, #0x700b
700a2144: 6809         	ldr	r1, [r1]
700a2146: 4308         	orrs	r0, r1
700a2148: 9003         	str	r0, [sp, #0xc]
700a214a: 9803         	ldr	r0, [sp, #0xc]
700a214c: b918         	cbnz	r0, 0x700a2156 <_tx_thread_system_ni_suspend+0x116> @ imm = #0x6
700a214e: e7ff         	b	0x700a2150 <_tx_thread_system_ni_suspend+0x110> @ imm = #-0x2
700a2150: f00f e80a    	blx	0x700b1168 <_tx_thread_system_return> @ imm = #0xf014
700a2154: e7ff         	b	0x700a2156 <_tx_thread_system_ni_suspend+0x116> @ imm = #-0x2
700a2156: e0e2         	b	0x700a231e <_tx_thread_system_ni_suspend+0x2de> @ imm = #0x1c4
700a2158: 2000         	movs	r0, #0x0
700a215a: 9004         	str	r0, [sp, #0x10]
700a215c: 9805         	ldr	r0, [sp, #0x14]
700a215e: 4241         	rsbs	r1, r0, #0
700a2160: 4008         	ands	r0, r1
700a2162: 9005         	str	r0, [sp, #0x14]
700a2164: 9805         	ldr	r0, [sp, #0x14]
700a2166: 280f         	cmp	r0, #0xf
700a2168: d811         	bhi	0x700a218e <_tx_thread_system_ni_suspend+0x14e> @ imm = #0x22
700a216a: e7ff         	b	0x700a216c <_tx_thread_system_ni_suspend+0x12c> @ imm = #-0x2
700a216c: 9805         	ldr	r0, [sp, #0x14]
700a216e: 2804         	cmp	r0, #0x4
700a2170: d307         	blo	0x700a2182 <_tx_thread_system_ni_suspend+0x142> @ imm = #0xe
700a2172: e7ff         	b	0x700a2174 <_tx_thread_system_ni_suspend+0x134> @ imm = #-0x2
700a2174: 9805         	ldr	r0, [sp, #0x14]
700a2176: 0880         	lsrs	r0, r0, #0x2
700a2178: 9005         	str	r0, [sp, #0x14]
700a217a: 9804         	ldr	r0, [sp, #0x10]
700a217c: 3002         	adds	r0, #0x2
700a217e: 9004         	str	r0, [sp, #0x10]
700a2180: e7ff         	b	0x700a2182 <_tx_thread_system_ni_suspend+0x142> @ imm = #-0x2
700a2182: 9804         	ldr	r0, [sp, #0x10]
700a2184: 9905         	ldr	r1, [sp, #0x14]
700a2186: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a218a: 9004         	str	r0, [sp, #0x10]
700a218c: e070         	b	0x700a2270 <_tx_thread_system_ni_suspend+0x230> @ imm = #0xe0
700a218e: 9805         	ldr	r0, [sp, #0x14]
700a2190: 28ff         	cmp	r0, #0xff
700a2192: d817         	bhi	0x700a21c4 <_tx_thread_system_ni_suspend+0x184> @ imm = #0x2e
700a2194: e7ff         	b	0x700a2196 <_tx_thread_system_ni_suspend+0x156> @ imm = #-0x2
700a2196: 9805         	ldr	r0, [sp, #0x14]
700a2198: 0900         	lsrs	r0, r0, #0x4
700a219a: 9005         	str	r0, [sp, #0x14]
700a219c: 9804         	ldr	r0, [sp, #0x10]
700a219e: 3004         	adds	r0, #0x4
700a21a0: 9004         	str	r0, [sp, #0x10]
700a21a2: 9805         	ldr	r0, [sp, #0x14]
700a21a4: 2804         	cmp	r0, #0x4
700a21a6: d307         	blo	0x700a21b8 <_tx_thread_system_ni_suspend+0x178> @ imm = #0xe
700a21a8: e7ff         	b	0x700a21aa <_tx_thread_system_ni_suspend+0x16a> @ imm = #-0x2
700a21aa: 9805         	ldr	r0, [sp, #0x14]
700a21ac: 0880         	lsrs	r0, r0, #0x2
700a21ae: 9005         	str	r0, [sp, #0x14]
700a21b0: 9804         	ldr	r0, [sp, #0x10]
700a21b2: 3002         	adds	r0, #0x2
700a21b4: 9004         	str	r0, [sp, #0x10]
700a21b6: e7ff         	b	0x700a21b8 <_tx_thread_system_ni_suspend+0x178> @ imm = #-0x2
700a21b8: 9804         	ldr	r0, [sp, #0x10]
700a21ba: 9905         	ldr	r1, [sp, #0x14]
700a21bc: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a21c0: 9004         	str	r0, [sp, #0x10]
700a21c2: e054         	b	0x700a226e <_tx_thread_system_ni_suspend+0x22e> @ imm = #0xa8
700a21c4: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a21c8: bb10         	cbnz	r0, 0x700a2210 <_tx_thread_system_ni_suspend+0x1d0> @ imm = #0x44
700a21ca: e7ff         	b	0x700a21cc <_tx_thread_system_ni_suspend+0x18c> @ imm = #-0x2
700a21cc: 9805         	ldr	r0, [sp, #0x14]
700a21ce: 0a00         	lsrs	r0, r0, #0x8
700a21d0: 9005         	str	r0, [sp, #0x14]
700a21d2: 9804         	ldr	r0, [sp, #0x10]
700a21d4: 3008         	adds	r0, #0x8
700a21d6: 9004         	str	r0, [sp, #0x10]
700a21d8: 9805         	ldr	r0, [sp, #0x14]
700a21da: 2810         	cmp	r0, #0x10
700a21dc: d307         	blo	0x700a21ee <_tx_thread_system_ni_suspend+0x1ae> @ imm = #0xe
700a21de: e7ff         	b	0x700a21e0 <_tx_thread_system_ni_suspend+0x1a0> @ imm = #-0x2
700a21e0: 9805         	ldr	r0, [sp, #0x14]
700a21e2: 0900         	lsrs	r0, r0, #0x4
700a21e4: 9005         	str	r0, [sp, #0x14]
700a21e6: 9804         	ldr	r0, [sp, #0x10]
700a21e8: 3004         	adds	r0, #0x4
700a21ea: 9004         	str	r0, [sp, #0x10]
700a21ec: e7ff         	b	0x700a21ee <_tx_thread_system_ni_suspend+0x1ae> @ imm = #-0x2
700a21ee: 9805         	ldr	r0, [sp, #0x14]
700a21f0: 2804         	cmp	r0, #0x4
700a21f2: d307         	blo	0x700a2204 <_tx_thread_system_ni_suspend+0x1c4> @ imm = #0xe
700a21f4: e7ff         	b	0x700a21f6 <_tx_thread_system_ni_suspend+0x1b6> @ imm = #-0x2
700a21f6: 9805         	ldr	r0, [sp, #0x14]
700a21f8: 0880         	lsrs	r0, r0, #0x2
700a21fa: 9005         	str	r0, [sp, #0x14]
700a21fc: 9804         	ldr	r0, [sp, #0x10]
700a21fe: 3002         	adds	r0, #0x2
700a2200: 9004         	str	r0, [sp, #0x10]
700a2202: e7ff         	b	0x700a2204 <_tx_thread_system_ni_suspend+0x1c4> @ imm = #-0x2
700a2204: 9804         	ldr	r0, [sp, #0x10]
700a2206: 9905         	ldr	r1, [sp, #0x14]
700a2208: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a220c: 9004         	str	r0, [sp, #0x10]
700a220e: e02d         	b	0x700a226c <_tx_thread_system_ni_suspend+0x22c> @ imm = #0x5a
700a2210: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700a2214: 9005         	str	r0, [sp, #0x14]
700a2216: 9804         	ldr	r0, [sp, #0x10]
700a2218: 3010         	adds	r0, #0x10
700a221a: 9004         	str	r0, [sp, #0x10]
700a221c: 9805         	ldr	r0, [sp, #0x14]
700a221e: f5b0 7f80    	cmp.w	r0, #0x100
700a2222: d307         	blo	0x700a2234 <_tx_thread_system_ni_suspend+0x1f4> @ imm = #0xe
700a2224: e7ff         	b	0x700a2226 <_tx_thread_system_ni_suspend+0x1e6> @ imm = #-0x2
700a2226: 9805         	ldr	r0, [sp, #0x14]
700a2228: 0a00         	lsrs	r0, r0, #0x8
700a222a: 9005         	str	r0, [sp, #0x14]
700a222c: 9804         	ldr	r0, [sp, #0x10]
700a222e: 3008         	adds	r0, #0x8
700a2230: 9004         	str	r0, [sp, #0x10]
700a2232: e7ff         	b	0x700a2234 <_tx_thread_system_ni_suspend+0x1f4> @ imm = #-0x2
700a2234: 9805         	ldr	r0, [sp, #0x14]
700a2236: 2810         	cmp	r0, #0x10
700a2238: d307         	blo	0x700a224a <_tx_thread_system_ni_suspend+0x20a> @ imm = #0xe
700a223a: e7ff         	b	0x700a223c <_tx_thread_system_ni_suspend+0x1fc> @ imm = #-0x2
700a223c: 9805         	ldr	r0, [sp, #0x14]
700a223e: 0900         	lsrs	r0, r0, #0x4
700a2240: 9005         	str	r0, [sp, #0x14]
700a2242: 9804         	ldr	r0, [sp, #0x10]
700a2244: 3004         	adds	r0, #0x4
700a2246: 9004         	str	r0, [sp, #0x10]
700a2248: e7ff         	b	0x700a224a <_tx_thread_system_ni_suspend+0x20a> @ imm = #-0x2
700a224a: 9805         	ldr	r0, [sp, #0x14]
700a224c: 2804         	cmp	r0, #0x4
700a224e: d307         	blo	0x700a2260 <_tx_thread_system_ni_suspend+0x220> @ imm = #0xe
700a2250: e7ff         	b	0x700a2252 <_tx_thread_system_ni_suspend+0x212> @ imm = #-0x2
700a2252: 9805         	ldr	r0, [sp, #0x14]
700a2254: 0880         	lsrs	r0, r0, #0x2
700a2256: 9005         	str	r0, [sp, #0x14]
700a2258: 9804         	ldr	r0, [sp, #0x10]
700a225a: 3002         	adds	r0, #0x2
700a225c: 9004         	str	r0, [sp, #0x10]
700a225e: e7ff         	b	0x700a2260 <_tx_thread_system_ni_suspend+0x220> @ imm = #-0x2
700a2260: 9804         	ldr	r0, [sp, #0x10]
700a2262: 9905         	ldr	r1, [sp, #0x14]
700a2264: eb00 0051    	add.w	r0, r0, r1, lsr #1
700a2268: 9004         	str	r0, [sp, #0x10]
700a226a: e7ff         	b	0x700a226c <_tx_thread_system_ni_suspend+0x22c> @ imm = #-0x2
700a226c: e7ff         	b	0x700a226e <_tx_thread_system_ni_suspend+0x22e> @ imm = #-0x2
700a226e: e7ff         	b	0x700a2270 <_tx_thread_system_ni_suspend+0x230> @ imm = #-0x2
700a2270: 9806         	ldr	r0, [sp, #0x18]
700a2272: 9904         	ldr	r1, [sp, #0x10]
700a2274: 4408         	add	r0, r1
700a2276: f64a 11ac    	movw	r1, #0xa9ac
700a227a: f2c7 0108    	movt	r1, #0x7008
700a227e: 6008         	str	r0, [r1]
700a2280: e7ff         	b	0x700a2282 <_tx_thread_system_ni_suspend+0x242> @ imm = #-0x2
700a2282: e7ff         	b	0x700a2284 <_tx_thread_system_ni_suspend+0x244> @ imm = #-0x2
700a2284: 9809         	ldr	r0, [sp, #0x24]
700a2286: f64a 11a8    	movw	r1, #0xa9a8
700a228a: f2c7 0108    	movt	r1, #0x7008
700a228e: 6809         	ldr	r1, [r1]
700a2290: 4288         	cmp	r0, r1
700a2292: d125         	bne	0x700a22e0 <_tx_thread_system_ni_suspend+0x2a0> @ imm = #0x4a
700a2294: e7ff         	b	0x700a2296 <_tx_thread_system_ni_suspend+0x256> @ imm = #-0x2
700a2296: f64a 10ac    	movw	r0, #0xa9ac
700a229a: f2c7 0008    	movt	r0, #0x7008
700a229e: 6801         	ldr	r1, [r0]
700a22a0: f24a 7004    	movw	r0, #0xa704
700a22a4: f2c7 0008    	movt	r0, #0x7008
700a22a8: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a22ac: f64a 11a8    	movw	r1, #0xa9a8
700a22b0: f2c7 0108    	movt	r1, #0x7008
700a22b4: 6008         	str	r0, [r1]
700a22b6: f64a 10b4    	movw	r0, #0xa9b4
700a22ba: f2c7 0008    	movt	r0, #0x7008
700a22be: 6800         	ldr	r0, [r0]
700a22c0: 9003         	str	r0, [sp, #0xc]
700a22c2: 9803         	ldr	r0, [sp, #0xc]
700a22c4: f646 1184    	movw	r1, #0x6984
700a22c8: f2c7 010b    	movt	r1, #0x700b
700a22cc: 6809         	ldr	r1, [r1]
700a22ce: 4308         	orrs	r0, r1
700a22d0: 9003         	str	r0, [sp, #0xc]
700a22d2: 9803         	ldr	r0, [sp, #0xc]
700a22d4: b918         	cbnz	r0, 0x700a22de <_tx_thread_system_ni_suspend+0x29e> @ imm = #0x6
700a22d6: e7ff         	b	0x700a22d8 <_tx_thread_system_ni_suspend+0x298> @ imm = #-0x2
700a22d8: f00e ef46    	blx	0x700b1168 <_tx_thread_system_return> @ imm = #0xee8c
700a22dc: e7ff         	b	0x700a22de <_tx_thread_system_ni_suspend+0x29e> @ imm = #-0x2
700a22de: e01e         	b	0x700a231e <_tx_thread_system_ni_suspend+0x2de> @ imm = #0x3c
700a22e0: 9800         	ldr	r0, [sp]
700a22e2: f64a 11a8    	movw	r1, #0xa9a8
700a22e6: f2c7 0108    	movt	r1, #0x7008
700a22ea: 6809         	ldr	r1, [r1]
700a22ec: 4288         	cmp	r0, r1
700a22ee: d015         	beq	0x700a231c <_tx_thread_system_ni_suspend+0x2dc> @ imm = #0x2a
700a22f0: e7ff         	b	0x700a22f2 <_tx_thread_system_ni_suspend+0x2b2> @ imm = #-0x2
700a22f2: f64a 10b4    	movw	r0, #0xa9b4
700a22f6: f2c7 0008    	movt	r0, #0x7008
700a22fa: 6800         	ldr	r0, [r0]
700a22fc: 9003         	str	r0, [sp, #0xc]
700a22fe: 9803         	ldr	r0, [sp, #0xc]
700a2300: f646 1184    	movw	r1, #0x6984
700a2304: f2c7 010b    	movt	r1, #0x700b
700a2308: 6809         	ldr	r1, [r1]
700a230a: 4308         	orrs	r0, r1
700a230c: 9003         	str	r0, [sp, #0xc]
700a230e: 9803         	ldr	r0, [sp, #0xc]
700a2310: b918         	cbnz	r0, 0x700a231a <_tx_thread_system_ni_suspend+0x2da> @ imm = #0x6
700a2312: e7ff         	b	0x700a2314 <_tx_thread_system_ni_suspend+0x2d4> @ imm = #-0x2
700a2314: f00e ef28    	blx	0x700b1168 <_tx_thread_system_return> @ imm = #0xee50
700a2318: e7ff         	b	0x700a231a <_tx_thread_system_ni_suspend+0x2da> @ imm = #-0x2
700a231a: e7ff         	b	0x700a231c <_tx_thread_system_ni_suspend+0x2dc> @ imm = #-0x2
700a231c: e7ff         	b	0x700a231e <_tx_thread_system_ni_suspend+0x2de> @ imm = #-0x2
700a231e: b00a         	add	sp, #0x28
700a2320: bd80         	pop	{r7, pc}
		...
700a232e: 0000         	movs	r0, r0

700a2330 <Sciclient_service>:
700a2330: b580         	push	{r7, lr}
700a2332: b094         	sub	sp, #0x50
700a2334: 9013         	str	r0, [sp, #0x4c]
700a2336: 9112         	str	r1, [sp, #0x48]
700a2338: 2000         	movs	r0, #0x0
700a233a: 9011         	str	r0, [sp, #0x44]
700a233c: 210f         	movs	r1, #0xf
700a233e: 9110         	str	r1, [sp, #0x40]
700a2340: 900f         	str	r0, [sp, #0x3c]
700a2342: f646 1120    	movw	r1, #0x6920
700a2346: f2c7 010b    	movt	r1, #0x700b
700a234a: 6809         	ldr	r1, [r1]
700a234c: f88d 103b    	strb.w	r1, [sp, #0x3b]
700a2350: 900d         	str	r0, [sp, #0x34]
700a2352: 900c         	str	r0, [sp, #0x30]
700a2354: 900b         	str	r0, [sp, #0x2c]
700a2356: 9007         	str	r0, [sp, #0x1c]
700a2358: 9813         	ldr	r0, [sp, #0x4c]
700a235a: b138         	cbz	r0, 0x700a236c <Sciclient_service+0x3c> @ imm = #0xe
700a235c: e7ff         	b	0x700a235e <Sciclient_service+0x2e> @ imm = #-0x2
700a235e: 9812         	ldr	r0, [sp, #0x48]
700a2360: b120         	cbz	r0, 0x700a236c <Sciclient_service+0x3c> @ imm = #0x8
700a2362: e7ff         	b	0x700a2364 <Sciclient_service+0x34> @ imm = #-0x2
700a2364: 9813         	ldr	r0, [sp, #0x4c]
700a2366: 6880         	ldr	r0, [r0, #0x8]
700a2368: b920         	cbnz	r0, 0x700a2374 <Sciclient_service+0x44> @ imm = #0x8
700a236a: e7ff         	b	0x700a236c <Sciclient_service+0x3c> @ imm = #-0x2
700a236c: f04f 30ff    	mov.w	r0, #0xffffffff
700a2370: 9011         	str	r0, [sp, #0x44]
700a2372: e09e         	b	0x700a24b2 <Sciclient_service+0x182> @ imm = #0x13c
700a2374: 9813         	ldr	r0, [sp, #0x4c]
700a2376: 8800         	ldrh	r0, [r0]
700a2378: f009 faa2    	bl	0x700ab8c0 <Sciclient_getCurrentContext> @ imm = #0x9544
700a237c: 9010         	str	r0, [sp, #0x40]
700a237e: 9810         	ldr	r0, [sp, #0x40]
700a2380: 280e         	cmp	r0, #0xe
700a2382: f200 8091    	bhi.w	0x700a24a8 <Sciclient_service+0x178> @ imm = #0x122
700a2386: e7ff         	b	0x700a2388 <Sciclient_service+0x58> @ imm = #-0x2
700a2388: 9810         	ldr	r0, [sp, #0x40]
700a238a: f011 f821    	bl	0x700b33d0 <Sciclient_getTxThreadId> @ imm = #0x11042
700a238e: 900a         	str	r0, [sp, #0x28]
700a2390: 9810         	ldr	r0, [sp, #0x40]
700a2392: f011 f80d    	bl	0x700b33b0 <Sciclient_getRxThreadId> @ imm = #0x1101a
700a2396: 9009         	str	r0, [sp, #0x24]
700a2398: 9810         	ldr	r0, [sp, #0x40]
700a239a: eb00 0140    	add.w	r1, r0, r0, lsl #1
700a239e: f245 4038    	movw	r0, #0x5438
700a23a2: f2c7 000b    	movt	r0, #0x700b
700a23a6: f850 0031    	ldr.w	r0, [r0, r1, lsl #3]
700a23aa: b938         	cbnz	r0, 0x700a23bc <Sciclient_service+0x8c> @ imm = #0xe
700a23ac: e7ff         	b	0x700a23ae <Sciclient_service+0x7e> @ imm = #-0x2
700a23ae: f646 11cc    	movw	r1, #0x69cc
700a23b2: f2c7 010b    	movt	r1, #0x700b
700a23b6: 2001         	movs	r0, #0x1
700a23b8: 7008         	strb	r0, [r1]
700a23ba: e006         	b	0x700a23ca <Sciclient_service+0x9a> @ imm = #0xc
700a23bc: f646 11cc    	movw	r1, #0x69cc
700a23c0: f2c7 010b    	movt	r1, #0x700b
700a23c4: 2000         	movs	r0, #0x0
700a23c6: 7008         	strb	r0, [r1]
700a23c8: e7ff         	b	0x700a23ca <Sciclient_service+0x9a> @ imm = #-0x2
700a23ca: f646 0098    	movw	r0, #0x6898
700a23ce: f2c7 000b    	movt	r0, #0x700b
700a23d2: f010 fb3d    	bl	0x700b2a50 <CSL_secProxyGetMaxMsgSize> @ imm = #0x1067a
700a23d6: 3804         	subs	r0, #0x4
700a23d8: f646 1120    	movw	r1, #0x6920
700a23dc: f2c7 010b    	movt	r1, #0x700b
700a23e0: 6148         	str	r0, [r1, #0x14]
700a23e2: 9810         	ldr	r0, [sp, #0x40]
700a23e4: eb00 0140    	add.w	r1, r0, r0, lsl #1
700a23e8: f245 4038    	movw	r0, #0x5438
700a23ec: f2c7 000b    	movt	r0, #0x700b
700a23f0: f850 0031    	ldr.w	r0, [r0, r1, lsl #3]
700a23f4: b940         	cbnz	r0, 0x700a2408 <Sciclient_service+0xd8> @ imm = #0x10
700a23f6: e7ff         	b	0x700a23f8 <Sciclient_service+0xc8> @ imm = #-0x2
700a23f8: 2000         	movs	r0, #0x0
700a23fa: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a23fe: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a2402: a805         	add	r0, sp, #0x14
700a2404: 9007         	str	r0, [sp, #0x1c]
700a2406: e7ff         	b	0x700a2408 <Sciclient_service+0xd8> @ imm = #-0x2
700a2408: 9813         	ldr	r0, [sp, #0x4c]
700a240a: 68c0         	ldr	r0, [r0, #0xc]
700a240c: b128         	cbz	r0, 0x700a241a <Sciclient_service+0xea> @ imm = #0xa
700a240e: e7ff         	b	0x700a2410 <Sciclient_service+0xe0> @ imm = #-0x2
700a2410: 9813         	ldr	r0, [sp, #0x4c]
700a2412: 68c0         	ldr	r0, [r0, #0xc]
700a2414: 3808         	subs	r0, #0x8
700a2416: 900d         	str	r0, [sp, #0x34]
700a2418: e002         	b	0x700a2420 <Sciclient_service+0xf0> @ imm = #0x4
700a241a: 2000         	movs	r0, #0x0
700a241c: 900d         	str	r0, [sp, #0x34]
700a241e: e7ff         	b	0x700a2420 <Sciclient_service+0xf0> @ imm = #-0x2
700a2420: 980d         	ldr	r0, [sp, #0x34]
700a2422: f646 1120    	movw	r1, #0x6920
700a2426: f2c7 010b    	movt	r1, #0x700b
700a242a: 6949         	ldr	r1, [r1, #0x14]
700a242c: 3908         	subs	r1, #0x8
700a242e: 4288         	cmp	r0, r1
700a2430: d904         	bls	0x700a243c <Sciclient_service+0x10c> @ imm = #0x8
700a2432: e7ff         	b	0x700a2434 <Sciclient_service+0x104> @ imm = #-0x2
700a2434: f04f 30ff    	mov.w	r0, #0xffffffff
700a2438: 9011         	str	r0, [sp, #0x44]
700a243a: e7ff         	b	0x700a243c <Sciclient_service+0x10c> @ imm = #-0x2
700a243c: 980d         	ldr	r0, [sp, #0x34]
700a243e: b140         	cbz	r0, 0x700a2452 <Sciclient_service+0x122> @ imm = #0x10
700a2440: e7ff         	b	0x700a2442 <Sciclient_service+0x112> @ imm = #-0x2
700a2442: 9813         	ldr	r0, [sp, #0x4c]
700a2444: 6880         	ldr	r0, [r0, #0x8]
700a2446: b920         	cbnz	r0, 0x700a2452 <Sciclient_service+0x122> @ imm = #0x8
700a2448: e7ff         	b	0x700a244a <Sciclient_service+0x11a> @ imm = #-0x2
700a244a: f04f 30ff    	mov.w	r0, #0xffffffff
700a244e: 9011         	str	r0, [sp, #0x44]
700a2450: e7ff         	b	0x700a2452 <Sciclient_service+0x122> @ imm = #-0x2
700a2452: 9812         	ldr	r0, [sp, #0x48]
700a2454: 6880         	ldr	r0, [r0, #0x8]
700a2456: b128         	cbz	r0, 0x700a2464 <Sciclient_service+0x134> @ imm = #0xa
700a2458: e7ff         	b	0x700a245a <Sciclient_service+0x12a> @ imm = #-0x2
700a245a: 9812         	ldr	r0, [sp, #0x48]
700a245c: 6880         	ldr	r0, [r0, #0x8]
700a245e: 3808         	subs	r0, #0x8
700a2460: 900c         	str	r0, [sp, #0x30]
700a2462: e002         	b	0x700a246a <Sciclient_service+0x13a> @ imm = #0x4
700a2464: 2000         	movs	r0, #0x0
700a2466: 900c         	str	r0, [sp, #0x30]
700a2468: e7ff         	b	0x700a246a <Sciclient_service+0x13a> @ imm = #-0x2
700a246a: 980c         	ldr	r0, [sp, #0x30]
700a246c: f646 1120    	movw	r1, #0x6920
700a2470: f2c7 010b    	movt	r1, #0x700b
700a2474: 6949         	ldr	r1, [r1, #0x14]
700a2476: 3908         	subs	r1, #0x8
700a2478: 4288         	cmp	r0, r1
700a247a: d904         	bls	0x700a2486 <Sciclient_service+0x156> @ imm = #0x8
700a247c: e7ff         	b	0x700a247e <Sciclient_service+0x14e> @ imm = #-0x2
700a247e: f04f 30ff    	mov.w	r0, #0xffffffff
700a2482: 9011         	str	r0, [sp, #0x44]
700a2484: e7ff         	b	0x700a2486 <Sciclient_service+0x156> @ imm = #-0x2
700a2486: 980c         	ldr	r0, [sp, #0x30]
700a2488: b140         	cbz	r0, 0x700a249c <Sciclient_service+0x16c> @ imm = #0x10
700a248a: e7ff         	b	0x700a248c <Sciclient_service+0x15c> @ imm = #-0x2
700a248c: 9812         	ldr	r0, [sp, #0x48]
700a248e: 6840         	ldr	r0, [r0, #0x4]
700a2490: b920         	cbnz	r0, 0x700a249c <Sciclient_service+0x16c> @ imm = #0x8
700a2492: e7ff         	b	0x700a2494 <Sciclient_service+0x164> @ imm = #-0x2
700a2494: f04f 30ff    	mov.w	r0, #0xffffffff
700a2498: 9011         	str	r0, [sp, #0x44]
700a249a: e004         	b	0x700a24a6 <Sciclient_service+0x176> @ imm = #0x8
700a249c: 9812         	ldr	r0, [sp, #0x48]
700a249e: 6840         	ldr	r0, [r0, #0x4]
700a24a0: 3008         	adds	r0, #0x8
700a24a2: 900b         	str	r0, [sp, #0x2c]
700a24a4: e7ff         	b	0x700a24a6 <Sciclient_service+0x176> @ imm = #-0x2
700a24a6: e003         	b	0x700a24b0 <Sciclient_service+0x180> @ imm = #0x6
700a24a8: f04f 30ff    	mov.w	r0, #0xffffffff
700a24ac: 9011         	str	r0, [sp, #0x44]
700a24ae: e7ff         	b	0x700a24b0 <Sciclient_service+0x180> @ imm = #-0x2
700a24b0: e7ff         	b	0x700a24b2 <Sciclient_service+0x182> @ imm = #-0x2
700a24b2: f012 e8e0    	blx	0x700b4674 <HwiP_disable> @ imm = #0x121c0
700a24b6: 9008         	str	r0, [sp, #0x20]
700a24b8: 9811         	ldr	r0, [sp, #0x44]
700a24ba: 2800         	cmp	r0, #0x0
700a24bc: d159         	bne	0x700a2572 <Sciclient_service+0x242> @ imm = #0xb2
700a24be: e7ff         	b	0x700a24c0 <Sciclient_service+0x190> @ imm = #-0x2
700a24c0: 9809         	ldr	r0, [sp, #0x24]
700a24c2: f010 f8cd    	bl	0x700b2660 <Sciclient_secProxyFlush> @ imm = #0x1019a
700a24c6: 9813         	ldr	r0, [sp, #0x4c]
700a24c8: 6880         	ldr	r0, [r0, #0x8]
700a24ca: 9006         	str	r0, [sp, #0x18]
700a24cc: 9813         	ldr	r0, [sp, #0x4c]
700a24ce: 8800         	ldrh	r0, [r0]
700a24d0: 9906         	ldr	r1, [sp, #0x18]
700a24d2: 8008         	strh	r0, [r1]
700a24d4: 9810         	ldr	r0, [sp, #0x40]
700a24d6: eb00 0140    	add.w	r1, r0, r0, lsl #1
700a24da: f245 4038    	movw	r0, #0x5438
700a24de: f2c7 000b    	movt	r0, #0x700b
700a24e2: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a24e6: 6840         	ldr	r0, [r0, #0x4]
700a24e8: 9906         	ldr	r1, [sp, #0x18]
700a24ea: 7088         	strb	r0, [r1, #0x2]
700a24ec: f89d 003b    	ldrb.w	r0, [sp, #0x3b]
700a24f0: 9906         	ldr	r1, [sp, #0x18]
700a24f2: 70c8         	strb	r0, [r1, #0x3]
700a24f4: 9813         	ldr	r0, [sp, #0x4c]
700a24f6: 3004         	adds	r0, #0x4
700a24f8: 9004         	str	r0, [sp, #0x10]
700a24fa: 2000         	movs	r0, #0x0
700a24fc: 9003         	str	r0, [sp, #0xc]
700a24fe: e7ff         	b	0x700a2500 <Sciclient_service+0x1d0> @ imm = #-0x2
700a2500: 9803         	ldr	r0, [sp, #0xc]
700a2502: 2803         	cmp	r0, #0x3
700a2504: d811         	bhi	0x700a252a <Sciclient_service+0x1fa> @ imm = #0x22
700a2506: e7ff         	b	0x700a2508 <Sciclient_service+0x1d8> @ imm = #-0x2
700a2508: 9806         	ldr	r0, [sp, #0x18]
700a250a: 9903         	ldr	r1, [sp, #0xc]
700a250c: 4408         	add	r0, r1
700a250e: 3004         	adds	r0, #0x4
700a2510: 9002         	str	r0, [sp, #0x8]
700a2512: 9804         	ldr	r0, [sp, #0x10]
700a2514: 7800         	ldrb	r0, [r0]
700a2516: 9902         	ldr	r1, [sp, #0x8]
700a2518: 7008         	strb	r0, [r1]
700a251a: 9804         	ldr	r0, [sp, #0x10]
700a251c: 3001         	adds	r0, #0x1
700a251e: 9004         	str	r0, [sp, #0x10]
700a2520: e7ff         	b	0x700a2522 <Sciclient_service+0x1f2> @ imm = #-0x2
700a2522: 9803         	ldr	r0, [sp, #0xc]
700a2524: 3001         	adds	r0, #0x1
700a2526: 9003         	str	r0, [sp, #0xc]
700a2528: e7ea         	b	0x700a2500 <Sciclient_service+0x1d0> @ imm = #-0x2c
700a252a: f646 1120    	movw	r1, #0x6920
700a252e: f2c7 010b    	movt	r1, #0x700b
700a2532: 6808         	ldr	r0, [r1]
700a2534: 3001         	adds	r0, #0x1
700a2536: f644 1225    	movw	r2, #0x4925
700a253a: f2c2 4292    	movt	r2, #0x2492
700a253e: fba0 3202    	umull	r3, r2, r0, r2
700a2542: 1a83         	subs	r3, r0, r2
700a2544: eb02 0353    	add.w	r3, r2, r3, lsr #1
700a2548: 089a         	lsrs	r2, r3, #0x2
700a254a: 00d2         	lsls	r2, r2, #0x3
700a254c: eba2 0293    	sub.w	r2, r2, r3, lsr #2
700a2550: 1a80         	subs	r0, r0, r2
700a2552: 6008         	str	r0, [r1]
700a2554: 980a         	ldr	r0, [sp, #0x28]
700a2556: f010 fcbb    	bl	0x700b2ed0 <Sciclient_secProxyVerifyThread> @ imm = #0x10976
700a255a: 9011         	str	r0, [sp, #0x44]
700a255c: 9811         	ldr	r0, [sp, #0x44]
700a255e: b938         	cbnz	r0, 0x700a2570 <Sciclient_service+0x240> @ imm = #0xe
700a2560: e7ff         	b	0x700a2562 <Sciclient_service+0x232> @ imm = #-0x2
700a2562: 980a         	ldr	r0, [sp, #0x28]
700a2564: 9913         	ldr	r1, [sp, #0x4c]
700a2566: 6909         	ldr	r1, [r1, #0x10]
700a2568: f00f fd9a    	bl	0x700b20a0 <Sciclient_secProxyWaitThread> @ imm = #0xfb34
700a256c: 9011         	str	r0, [sp, #0x44]
700a256e: e7ff         	b	0x700a2570 <Sciclient_service+0x240> @ imm = #-0x2
700a2570: e7ff         	b	0x700a2572 <Sciclient_service+0x242> @ imm = #-0x2
700a2572: 9811         	ldr	r0, [sp, #0x44]
700a2574: b9b0         	cbnz	r0, 0x700a25a4 <Sciclient_service+0x274> @ imm = #0x2c
700a2576: e7ff         	b	0x700a2578 <Sciclient_service+0x248> @ imm = #-0x2
700a2578: 9809         	ldr	r0, [sp, #0x24]
700a257a: f011 f951    	bl	0x700b3820 <Sciclient_secProxyReadThreadCount> @ imm = #0x112a2
700a257e: 900f         	str	r0, [sp, #0x3c]
700a2580: 980a         	ldr	r0, [sp, #0x28]
700a2582: 9907         	ldr	r1, [sp, #0x1c]
700a2584: 9a06         	ldr	r2, [sp, #0x18]
700a2586: 9b13         	ldr	r3, [sp, #0x4c]
700a2588: 689b         	ldr	r3, [r3, #0x8]
700a258a: 3308         	adds	r3, #0x8
700a258c: f8dd c034    	ldr.w	r12, [sp, #0x34]
700a2590: 46ee         	mov	lr, sp
700a2592: f8ce c000    	str.w	r12, [lr]
700a2596: f005 fa73    	bl	0x700a7a80 <Sciclient_sendMessage> @ imm = #0x54e6
700a259a: 9809         	ldr	r0, [sp, #0x24]
700a259c: f010 fc98    	bl	0x700b2ed0 <Sciclient_secProxyVerifyThread> @ imm = #0x10930
700a25a0: 9011         	str	r0, [sp, #0x44]
700a25a2: e7ff         	b	0x700a25a4 <Sciclient_service+0x274> @ imm = #-0x2
700a25a4: 9811         	ldr	r0, [sp, #0x44]
700a25a6: b978         	cbnz	r0, 0x700a25c8 <Sciclient_service+0x298> @ imm = #0x1e
700a25a8: e7ff         	b	0x700a25aa <Sciclient_service+0x27a> @ imm = #-0x2
700a25aa: 9813         	ldr	r0, [sp, #0x4c]
700a25ac: 7900         	ldrb	r0, [r0, #0x4]
700a25ae: 0780         	lsls	r0, r0, #0x1e
700a25b0: b150         	cbz	r0, 0x700a25c8 <Sciclient_service+0x298> @ imm = #0x14
700a25b2: e7ff         	b	0x700a25b4 <Sciclient_service+0x284> @ imm = #-0x2
700a25b4: 9809         	ldr	r0, [sp, #0x24]
700a25b6: 9913         	ldr	r1, [sp, #0x4c]
700a25b8: 6909         	ldr	r1, [r1, #0x10]
700a25ba: 9a0f         	ldr	r2, [sp, #0x3c]
700a25bc: f89d 303b    	ldrb.w	r3, [sp, #0x3b]
700a25c0: f008 fcae    	bl	0x700aaf20 <Sciclient_waitForMessage> @ imm = #0x895c
700a25c4: 9011         	str	r0, [sp, #0x44]
700a25c6: e7ff         	b	0x700a25c8 <Sciclient_service+0x298> @ imm = #-0x2
700a25c8: 9811         	ldr	r0, [sp, #0x44]
700a25ca: b990         	cbnz	r0, 0x700a25f2 <Sciclient_service+0x2c2> @ imm = #0x24
700a25cc: e7ff         	b	0x700a25ce <Sciclient_service+0x29e> @ imm = #-0x2
700a25ce: 9809         	ldr	r0, [sp, #0x24]
700a25d0: f646 11cc    	movw	r1, #0x69cc
700a25d4: f2c7 010b    	movt	r1, #0x700b
700a25d8: 7809         	ldrb	r1, [r1]
700a25da: 3101         	adds	r1, #0x1
700a25dc: b2c9         	uxtb	r1, r1
700a25de: f010 fa7f    	bl	0x700b2ae0 <Sciclient_secProxyReadThread32> @ imm = #0x104fe
700a25e2: 9912         	ldr	r1, [sp, #0x48]
700a25e4: 6008         	str	r0, [r1]
700a25e6: 9809         	ldr	r0, [sp, #0x24]
700a25e8: 990b         	ldr	r1, [sp, #0x2c]
700a25ea: 9a0c         	ldr	r2, [sp, #0x30]
700a25ec: f005 ff50    	bl	0x700a8490 <Sciclient_recvMessage> @ imm = #0x5ea0
700a25f0: e7ff         	b	0x700a25f2 <Sciclient_service+0x2c2> @ imm = #-0x2
700a25f2: 9808         	ldr	r0, [sp, #0x20]
700a25f4: f012 e85e    	blx	0x700b46b4 <HwiP_restore> @ imm = #0x120bc
700a25f8: 9811         	ldr	r0, [sp, #0x44]
700a25fa: b014         	add	sp, #0x50
700a25fc: bd80         	pop	{r7, pc}
700a25fe: 0000         	movs	r0, r0

700a2600 <Udma_chDisableRxChan>:
700a2600: b580         	push	{r7, lr}
700a2602: b096         	sub	sp, #0x58
700a2604: 9015         	str	r0, [sp, #0x54]
700a2606: 9114         	str	r1, [sp, #0x50]
700a2608: 2000         	movs	r0, #0x0
700a260a: 9013         	str	r0, [sp, #0x4c]
700a260c: 9012         	str	r0, [sp, #0x48]
700a260e: 9004         	str	r0, [sp, #0x10]
700a2610: 9003         	str	r0, [sp, #0xc]
700a2612: 9815         	ldr	r0, [sp, #0x54]
700a2614: 6e80         	ldr	r0, [r0, #0x68]
700a2616: 9010         	str	r0, [sp, #0x40]
700a2618: 2008         	movs	r0, #0x8
700a261a: 9002         	str	r0, [sp, #0x8]
700a261c: 9810         	ldr	r0, [sp, #0x40]
700a261e: 6800         	ldr	r0, [r0]
700a2620: 2801         	cmp	r0, #0x1
700a2622: d115         	bne	0x700a2650 <Udma_chDisableRxChan+0x50> @ imm = #0x2a
700a2624: e7ff         	b	0x700a2626 <Udma_chDisableRxChan+0x26> @ imm = #-0x2
700a2626: 9815         	ldr	r0, [sp, #0x54]
700a2628: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a262c: f500 7008    	add.w	r0, r0, #0x220
700a2630: f011 fa76    	bl	0x700b3b20 <CSL_REG32_RD_RAW> @ imm = #0x114ec
700a2634: 9011         	str	r0, [sp, #0x44]
700a2636: 9811         	ldr	r0, [sp, #0x44]
700a2638: f040 4080    	orr	r0, r0, #0x40000000
700a263c: 9011         	str	r0, [sp, #0x44]
700a263e: 9815         	ldr	r0, [sp, #0x54]
700a2640: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a2644: f500 7008    	add.w	r0, r0, #0x220
700a2648: 9911         	ldr	r1, [sp, #0x44]
700a264a: f011 f9f1    	bl	0x700b3a30 <CSL_REG32_WR_RAW> @ imm = #0x113e2
700a264e: e01a         	b	0x700a2686 <Udma_chDisableRxChan+0x86> @ imm = #0x34
700a2650: 9810         	ldr	r0, [sp, #0x40]
700a2652: 6800         	ldr	r0, [r0]
700a2654: 2802         	cmp	r0, #0x2
700a2656: d115         	bne	0x700a2684 <Udma_chDisableRxChan+0x84> @ imm = #0x2a
700a2658: e7ff         	b	0x700a265a <Udma_chDisableRxChan+0x5a> @ imm = #-0x2
700a265a: 9815         	ldr	r0, [sp, #0x54]
700a265c: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a2660: f500 7008    	add.w	r0, r0, #0x220
700a2664: f011 fa5c    	bl	0x700b3b20 <CSL_REG32_RD_RAW> @ imm = #0x114b8
700a2668: 9011         	str	r0, [sp, #0x44]
700a266a: 9811         	ldr	r0, [sp, #0x44]
700a266c: f040 4080    	orr	r0, r0, #0x40000000
700a2670: 9011         	str	r0, [sp, #0x44]
700a2672: 9815         	ldr	r0, [sp, #0x54]
700a2674: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a2678: f500 7008    	add.w	r0, r0, #0x220
700a267c: 9911         	ldr	r1, [sp, #0x44]
700a267e: f011 f9d7    	bl	0x700b3a30 <CSL_REG32_WR_RAW> @ imm = #0x113ae
700a2682: e7ff         	b	0x700a2684 <Udma_chDisableRxChan+0x84> @ imm = #-0x2
700a2684: e7ff         	b	0x700a2686 <Udma_chDisableRxChan+0x86> @ imm = #-0x2
700a2686: e7ff         	b	0x700a2688 <Udma_chDisableRxChan+0x88> @ imm = #-0x2
700a2688: 9813         	ldr	r0, [sp, #0x4c]
700a268a: bbc8         	cbnz	r0, 0x700a2700 <Udma_chDisableRxChan+0x100> @ imm = #0x72
700a268c: e7ff         	b	0x700a268e <Udma_chDisableRxChan+0x8e> @ imm = #-0x2
700a268e: 9810         	ldr	r0, [sp, #0x40]
700a2690: 6800         	ldr	r0, [r0]
700a2692: 2801         	cmp	r0, #0x1
700a2694: d110         	bne	0x700a26b8 <Udma_chDisableRxChan+0xb8> @ imm = #0x20
700a2696: e7ff         	b	0x700a2698 <Udma_chDisableRxChan+0x98> @ imm = #-0x2
700a2698: 9a10         	ldr	r2, [sp, #0x40]
700a269a: f102 0008    	add.w	r0, r2, #0x8
700a269e: 9915         	ldr	r1, [sp, #0x54]
700a26a0: 6f09         	ldr	r1, [r1, #0x70]
700a26a2: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a26a6: 4411         	add	r1, r2
700a26a8: aa0a         	add	r2, sp, #0x28
700a26aa: f010 fa79    	bl	0x700b2ba0 <CSL_bcdmaGetRxRT> @ imm = #0x104f2
700a26ae: 980a         	ldr	r0, [sp, #0x28]
700a26b0: b908         	cbnz	r0, 0x700a26b6 <Udma_chDisableRxChan+0xb6> @ imm = #0x2
700a26b2: e7ff         	b	0x700a26b4 <Udma_chDisableRxChan+0xb4> @ imm = #-0x2
700a26b4: e024         	b	0x700a2700 <Udma_chDisableRxChan+0x100> @ imm = #0x48
700a26b6: e011         	b	0x700a26dc <Udma_chDisableRxChan+0xdc> @ imm = #0x22
700a26b8: 9810         	ldr	r0, [sp, #0x40]
700a26ba: 6800         	ldr	r0, [r0]
700a26bc: 2802         	cmp	r0, #0x2
700a26be: d10c         	bne	0x700a26da <Udma_chDisableRxChan+0xda> @ imm = #0x18
700a26c0: e7ff         	b	0x700a26c2 <Udma_chDisableRxChan+0xc2> @ imm = #-0x2
700a26c2: 9810         	ldr	r0, [sp, #0x40]
700a26c4: 3054         	adds	r0, #0x54
700a26c6: 9915         	ldr	r1, [sp, #0x54]
700a26c8: 6f09         	ldr	r1, [r1, #0x70]
700a26ca: aa05         	add	r2, sp, #0x14
700a26cc: f00f f980    	bl	0x700b19d0 <CSL_pktdmaGetRxRT> @ imm = #0xf300
700a26d0: 9805         	ldr	r0, [sp, #0x14]
700a26d2: b908         	cbnz	r0, 0x700a26d8 <Udma_chDisableRxChan+0xd8> @ imm = #0x2
700a26d4: e7ff         	b	0x700a26d6 <Udma_chDisableRxChan+0xd6> @ imm = #-0x2
700a26d6: e013         	b	0x700a2700 <Udma_chDisableRxChan+0x100> @ imm = #0x26
700a26d8: e7ff         	b	0x700a26da <Udma_chDisableRxChan+0xda> @ imm = #-0x2
700a26da: e7ff         	b	0x700a26dc <Udma_chDisableRxChan+0xdc> @ imm = #-0x2
700a26dc: 9812         	ldr	r0, [sp, #0x48]
700a26de: 9914         	ldr	r1, [sp, #0x50]
700a26e0: 4288         	cmp	r0, r1
700a26e2: d904         	bls	0x700a26ee <Udma_chDisableRxChan+0xee> @ imm = #0x8
700a26e4: e7ff         	b	0x700a26e6 <Udma_chDisableRxChan+0xe6> @ imm = #-0x2
700a26e6: f06f 0003    	mvn	r0, #0x3
700a26ea: 9013         	str	r0, [sp, #0x4c]
700a26ec: e007         	b	0x700a26fe <Udma_chDisableRxChan+0xfe> @ imm = #0xe
700a26ee: f44f 707a    	mov.w	r0, #0x3e8
700a26f2: f00d f865    	bl	0x700af7c0 <ClockP_usleep> @ imm = #0xd0ca
700a26f6: 9812         	ldr	r0, [sp, #0x48]
700a26f8: 3001         	adds	r0, #0x1
700a26fa: 9012         	str	r0, [sp, #0x48]
700a26fc: e7ff         	b	0x700a26fe <Udma_chDisableRxChan+0xfe> @ imm = #-0x2
700a26fe: e7c3         	b	0x700a2688 <Udma_chDisableRxChan+0x88> @ imm = #-0x7a
700a2700: 9813         	ldr	r0, [sp, #0x4c]
700a2702: 2800         	cmp	r0, #0x0
700a2704: f000 8091    	beq.w	0x700a282a <Udma_chDisableRxChan+0x22a> @ imm = #0x122
700a2708: e7ff         	b	0x700a270a <Udma_chDisableRxChan+0x10a> @ imm = #-0x2
700a270a: 9810         	ldr	r0, [sp, #0x40]
700a270c: 6800         	ldr	r0, [r0]
700a270e: 2801         	cmp	r0, #0x1
700a2710: d10e         	bne	0x700a2730 <Udma_chDisableRxChan+0x130> @ imm = #0x1c
700a2712: e7ff         	b	0x700a2714 <Udma_chDisableRxChan+0x114> @ imm = #-0x2
700a2714: 9a10         	ldr	r2, [sp, #0x40]
700a2716: f102 0008    	add.w	r0, r2, #0x8
700a271a: 9915         	ldr	r1, [sp, #0x54]
700a271c: 6f09         	ldr	r1, [r1, #0x70]
700a271e: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a2722: 4411         	add	r1, r2
700a2724: 2201         	movs	r2, #0x1
700a2726: 2300         	movs	r3, #0x0
700a2728: f00f fa42    	bl	0x700b1bb0 <CSL_bcdmaTeardownRxChan> @ imm = #0xf484
700a272c: 9013         	str	r0, [sp, #0x4c]
700a272e: e00f         	b	0x700a2750 <Udma_chDisableRxChan+0x150> @ imm = #0x1e
700a2730: 9810         	ldr	r0, [sp, #0x40]
700a2732: 6800         	ldr	r0, [r0]
700a2734: 2802         	cmp	r0, #0x2
700a2736: d10a         	bne	0x700a274e <Udma_chDisableRxChan+0x14e> @ imm = #0x14
700a2738: e7ff         	b	0x700a273a <Udma_chDisableRxChan+0x13a> @ imm = #-0x2
700a273a: 9810         	ldr	r0, [sp, #0x40]
700a273c: 3054         	adds	r0, #0x54
700a273e: 9915         	ldr	r1, [sp, #0x54]
700a2740: 6f09         	ldr	r1, [r1, #0x70]
700a2742: 2201         	movs	r2, #0x1
700a2744: 2300         	movs	r3, #0x0
700a2746: f00f ffeb    	bl	0x700b2720 <CSL_pktdmaTeardownRxChan> @ imm = #0xffd6
700a274a: 9013         	str	r0, [sp, #0x4c]
700a274c: e7ff         	b	0x700a274e <Udma_chDisableRxChan+0x14e> @ imm = #-0x2
700a274e: e7ff         	b	0x700a2750 <Udma_chDisableRxChan+0x150> @ imm = #-0x2
700a2750: 9813         	ldr	r0, [sp, #0x4c]
700a2752: b108         	cbz	r0, 0x700a2758 <Udma_chDisableRxChan+0x158> @ imm = #0x2
700a2754: e7ff         	b	0x700a2756 <Udma_chDisableRxChan+0x156> @ imm = #-0x2
700a2756: e7ff         	b	0x700a2758 <Udma_chDisableRxChan+0x158> @ imm = #-0x2
700a2758: 2000         	movs	r0, #0x0
700a275a: 9012         	str	r0, [sp, #0x48]
700a275c: e7ff         	b	0x700a275e <Udma_chDisableRxChan+0x15e> @ imm = #-0x2
700a275e: 9813         	ldr	r0, [sp, #0x4c]
700a2760: 2800         	cmp	r0, #0x0
700a2762: d161         	bne	0x700a2828 <Udma_chDisableRxChan+0x228> @ imm = #0xc2
700a2764: e7ff         	b	0x700a2766 <Udma_chDisableRxChan+0x166> @ imm = #-0x2
700a2766: 9810         	ldr	r0, [sp, #0x40]
700a2768: 6800         	ldr	r0, [r0]
700a276a: 2801         	cmp	r0, #0x1
700a276c: d126         	bne	0x700a27bc <Udma_chDisableRxChan+0x1bc> @ imm = #0x4c
700a276e: e7ff         	b	0x700a2770 <Udma_chDisableRxChan+0x170> @ imm = #-0x2
700a2770: 9a10         	ldr	r2, [sp, #0x40]
700a2772: f102 0008    	add.w	r0, r2, #0x8
700a2776: 9915         	ldr	r1, [sp, #0x54]
700a2778: 6f09         	ldr	r1, [r1, #0x70]
700a277a: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a277e: 4411         	add	r1, r2
700a2780: aa0a         	add	r2, sp, #0x28
700a2782: f010 fa0d    	bl	0x700b2ba0 <CSL_bcdmaGetRxRT> @ imm = #0x1041a
700a2786: 9a10         	ldr	r2, [sp, #0x40]
700a2788: f102 0008    	add.w	r0, r2, #0x8
700a278c: 9915         	ldr	r1, [sp, #0x54]
700a278e: 6f09         	ldr	r1, [r1, #0x70]
700a2790: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a2794: 4411         	add	r1, r2
700a2796: 9b02         	ldr	r3, [sp, #0x8]
700a2798: 46ec         	mov	r12, sp
700a279a: aa04         	add	r2, sp, #0x10
700a279c: f8cc 2000    	str.w	r2, [r12]
700a27a0: 2201         	movs	r2, #0x1
700a27a2: f00f facd    	bl	0x700b1d40 <CSL_bcdmaGetChanPeerReg> @ imm = #0xf59a
700a27a6: 9804         	ldr	r0, [sp, #0x10]
700a27a8: 0fc0         	lsrs	r0, r0, #0x1f
700a27aa: 9003         	str	r0, [sp, #0xc]
700a27ac: 980a         	ldr	r0, [sp, #0x28]
700a27ae: b920         	cbnz	r0, 0x700a27ba <Udma_chDisableRxChan+0x1ba> @ imm = #0x8
700a27b0: e7ff         	b	0x700a27b2 <Udma_chDisableRxChan+0x1b2> @ imm = #-0x2
700a27b2: 9803         	ldr	r0, [sp, #0xc]
700a27b4: b908         	cbnz	r0, 0x700a27ba <Udma_chDisableRxChan+0x1ba> @ imm = #0x2
700a27b6: e7ff         	b	0x700a27b8 <Udma_chDisableRxChan+0x1b8> @ imm = #-0x2
700a27b8: e036         	b	0x700a2828 <Udma_chDisableRxChan+0x228> @ imm = #0x6c
700a27ba: e023         	b	0x700a2804 <Udma_chDisableRxChan+0x204> @ imm = #0x46
700a27bc: 9810         	ldr	r0, [sp, #0x40]
700a27be: 6800         	ldr	r0, [r0]
700a27c0: 2802         	cmp	r0, #0x2
700a27c2: d11e         	bne	0x700a2802 <Udma_chDisableRxChan+0x202> @ imm = #0x3c
700a27c4: e7ff         	b	0x700a27c6 <Udma_chDisableRxChan+0x1c6> @ imm = #-0x2
700a27c6: 9810         	ldr	r0, [sp, #0x40]
700a27c8: 3054         	adds	r0, #0x54
700a27ca: 9915         	ldr	r1, [sp, #0x54]
700a27cc: 6f09         	ldr	r1, [r1, #0x70]
700a27ce: aa05         	add	r2, sp, #0x14
700a27d0: f00f f8fe    	bl	0x700b19d0 <CSL_pktdmaGetRxRT> @ imm = #0xf1fc
700a27d4: 9810         	ldr	r0, [sp, #0x40]
700a27d6: 3054         	adds	r0, #0x54
700a27d8: 9915         	ldr	r1, [sp, #0x54]
700a27da: 6f09         	ldr	r1, [r1, #0x70]
700a27dc: 9b02         	ldr	r3, [sp, #0x8]
700a27de: 46ec         	mov	r12, sp
700a27e0: aa04         	add	r2, sp, #0x10
700a27e2: f8cc 2000    	str.w	r2, [r12]
700a27e6: 2201         	movs	r2, #0x1
700a27e8: f010 f8ba    	bl	0x700b2960 <CSL_pktdmaGetChanPeerReg> @ imm = #0x10174
700a27ec: 9804         	ldr	r0, [sp, #0x10]
700a27ee: 0fc0         	lsrs	r0, r0, #0x1f
700a27f0: 9003         	str	r0, [sp, #0xc]
700a27f2: 9805         	ldr	r0, [sp, #0x14]
700a27f4: b920         	cbnz	r0, 0x700a2800 <Udma_chDisableRxChan+0x200> @ imm = #0x8
700a27f6: e7ff         	b	0x700a27f8 <Udma_chDisableRxChan+0x1f8> @ imm = #-0x2
700a27f8: 9803         	ldr	r0, [sp, #0xc]
700a27fa: b908         	cbnz	r0, 0x700a2800 <Udma_chDisableRxChan+0x200> @ imm = #0x2
700a27fc: e7ff         	b	0x700a27fe <Udma_chDisableRxChan+0x1fe> @ imm = #-0x2
700a27fe: e013         	b	0x700a2828 <Udma_chDisableRxChan+0x228> @ imm = #0x26
700a2800: e7ff         	b	0x700a2802 <Udma_chDisableRxChan+0x202> @ imm = #-0x2
700a2802: e7ff         	b	0x700a2804 <Udma_chDisableRxChan+0x204> @ imm = #-0x2
700a2804: 9812         	ldr	r0, [sp, #0x48]
700a2806: 9914         	ldr	r1, [sp, #0x50]
700a2808: 4288         	cmp	r0, r1
700a280a: d904         	bls	0x700a2816 <Udma_chDisableRxChan+0x216> @ imm = #0x8
700a280c: e7ff         	b	0x700a280e <Udma_chDisableRxChan+0x20e> @ imm = #-0x2
700a280e: f06f 0003    	mvn	r0, #0x3
700a2812: 9013         	str	r0, [sp, #0x4c]
700a2814: e007         	b	0x700a2826 <Udma_chDisableRxChan+0x226> @ imm = #0xe
700a2816: f44f 707a    	mov.w	r0, #0x3e8
700a281a: f00c ffd1    	bl	0x700af7c0 <ClockP_usleep> @ imm = #0xcfa2
700a281e: 9812         	ldr	r0, [sp, #0x48]
700a2820: 3001         	adds	r0, #0x1
700a2822: 9012         	str	r0, [sp, #0x48]
700a2824: e7ff         	b	0x700a2826 <Udma_chDisableRxChan+0x226> @ imm = #-0x2
700a2826: e79a         	b	0x700a275e <Udma_chDisableRxChan+0x15e> @ imm = #-0xcc
700a2828: e7ff         	b	0x700a282a <Udma_chDisableRxChan+0x22a> @ imm = #-0x2
700a282a: 9813         	ldr	r0, [sp, #0x4c]
700a282c: 2800         	cmp	r0, #0x0
700a282e: d148         	bne	0x700a28c2 <Udma_chDisableRxChan+0x2c2> @ imm = #0x90
700a2830: e7ff         	b	0x700a2832 <Udma_chDisableRxChan+0x232> @ imm = #-0x2
700a2832: 9810         	ldr	r0, [sp, #0x40]
700a2834: 6800         	ldr	r0, [r0]
700a2836: 2801         	cmp	r0, #0x1
700a2838: d122         	bne	0x700a2880 <Udma_chDisableRxChan+0x280> @ imm = #0x44
700a283a: e7ff         	b	0x700a283c <Udma_chDisableRxChan+0x23c> @ imm = #-0x2
700a283c: 2000         	movs	r0, #0x0
700a283e: 900b         	str	r0, [sp, #0x2c]
700a2840: 9804         	ldr	r0, [sp, #0x10]
700a2842: f020 4080    	bic	r0, r0, #0x40000000
700a2846: 9004         	str	r0, [sp, #0x10]
700a2848: 9a10         	ldr	r2, [sp, #0x40]
700a284a: f102 0008    	add.w	r0, r2, #0x8
700a284e: 9915         	ldr	r1, [sp, #0x54]
700a2850: 6f09         	ldr	r1, [r1, #0x70]
700a2852: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a2856: 4411         	add	r1, r2
700a2858: aa0a         	add	r2, sp, #0x28
700a285a: f010 f9d1    	bl	0x700b2c00 <CSL_bcdmaSetRxRT> @ imm = #0x103a2
700a285e: 9a10         	ldr	r2, [sp, #0x40]
700a2860: f102 0008    	add.w	r0, r2, #0x8
700a2864: 9915         	ldr	r1, [sp, #0x54]
700a2866: 6f09         	ldr	r1, [r1, #0x70]
700a2868: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a286c: 4411         	add	r1, r2
700a286e: 9b02         	ldr	r3, [sp, #0x8]
700a2870: 46ec         	mov	r12, sp
700a2872: aa04         	add	r2, sp, #0x10
700a2874: f8cc 2000    	str.w	r2, [r12]
700a2878: 2201         	movs	r2, #0x1
700a287a: f00f fcd1    	bl	0x700b2220 <CSL_bcdmaSetChanPeerReg> @ imm = #0xf9a2
700a287e: e01f         	b	0x700a28c0 <Udma_chDisableRxChan+0x2c0> @ imm = #0x3e
700a2880: 9810         	ldr	r0, [sp, #0x40]
700a2882: 6800         	ldr	r0, [r0]
700a2884: 2802         	cmp	r0, #0x2
700a2886: d11a         	bne	0x700a28be <Udma_chDisableRxChan+0x2be> @ imm = #0x34
700a2888: e7ff         	b	0x700a288a <Udma_chDisableRxChan+0x28a> @ imm = #-0x2
700a288a: 2000         	movs	r0, #0x0
700a288c: 9006         	str	r0, [sp, #0x18]
700a288e: 9804         	ldr	r0, [sp, #0x10]
700a2890: f020 4080    	bic	r0, r0, #0x40000000
700a2894: 9004         	str	r0, [sp, #0x10]
700a2896: 9810         	ldr	r0, [sp, #0x40]
700a2898: 3054         	adds	r0, #0x54
700a289a: 9915         	ldr	r1, [sp, #0x54]
700a289c: 6f09         	ldr	r1, [r1, #0x70]
700a289e: aa05         	add	r2, sp, #0x14
700a28a0: f00f fcfe    	bl	0x700b22a0 <CSL_pktdmaSetRxRT> @ imm = #0xf9fc
700a28a4: 9810         	ldr	r0, [sp, #0x40]
700a28a6: 3054         	adds	r0, #0x54
700a28a8: 9915         	ldr	r1, [sp, #0x54]
700a28aa: 6f09         	ldr	r1, [r1, #0x70]
700a28ac: 9b02         	ldr	r3, [sp, #0x8]
700a28ae: 46ec         	mov	r12, sp
700a28b0: aa04         	add	r2, sp, #0x10
700a28b2: f8cc 2000    	str.w	r2, [r12]
700a28b6: 2201         	movs	r2, #0x1
700a28b8: f010 f86a    	bl	0x700b2990 <CSL_pktdmaSetChanPeerReg> @ imm = #0x100d4
700a28bc: e7ff         	b	0x700a28be <Udma_chDisableRxChan+0x2be> @ imm = #-0x2
700a28be: e7ff         	b	0x700a28c0 <Udma_chDisableRxChan+0x2c0> @ imm = #-0x2
700a28c0: e7ff         	b	0x700a28c2 <Udma_chDisableRxChan+0x2c2> @ imm = #-0x2
700a28c2: 9813         	ldr	r0, [sp, #0x4c]
700a28c4: b016         	add	sp, #0x58
700a28c6: bd80         	pop	{r7, pc}
		...

700a28d0 <CSL_bcdmaChanOpCfgChan>:
700a28d0: b580         	push	{r7, lr}
700a28d2: b08a         	sub	sp, #0x28
700a28d4: 9009         	str	r0, [sp, #0x24]
700a28d6: 9108         	str	r1, [sp, #0x20]
700a28d8: 9207         	str	r2, [sp, #0x1c]
700a28da: 9306         	str	r3, [sp, #0x18]
700a28dc: 2000         	movs	r0, #0x0
700a28de: 9005         	str	r0, [sp, #0x14]
700a28e0: 9806         	ldr	r0, [sp, #0x18]
700a28e2: b920         	cbnz	r0, 0x700a28ee <CSL_bcdmaChanOpCfgChan+0x1e> @ imm = #0x8
700a28e4: e7ff         	b	0x700a28e6 <CSL_bcdmaChanOpCfgChan+0x16> @ imm = #-0x2
700a28e6: f06f 0001    	mvn	r0, #0x1
700a28ea: 9005         	str	r0, [sp, #0x14]
700a28ec: e137         	b	0x700a2b5e <CSL_bcdmaChanOpCfgChan+0x28e> @ imm = #0x26e
700a28ee: 9808         	ldr	r0, [sp, #0x20]
700a28f0: 9000         	str	r0, [sp]
700a28f2: b148         	cbz	r0, 0x700a2908 <CSL_bcdmaChanOpCfgChan+0x38> @ imm = #0x12
700a28f4: e7ff         	b	0x700a28f6 <CSL_bcdmaChanOpCfgChan+0x26> @ imm = #-0x2
700a28f6: 9800         	ldr	r0, [sp]
700a28f8: 2801         	cmp	r0, #0x1
700a28fa: d057         	beq	0x700a29ac <CSL_bcdmaChanOpCfgChan+0xdc> @ imm = #0xae
700a28fc: e7ff         	b	0x700a28fe <CSL_bcdmaChanOpCfgChan+0x2e> @ imm = #-0x2
700a28fe: 9800         	ldr	r0, [sp]
700a2900: 2802         	cmp	r0, #0x2
700a2902: f000 80c1    	beq.w	0x700a2a88 <CSL_bcdmaChanOpCfgChan+0x1b8> @ imm = #0x182
700a2906: e125         	b	0x700a2b54 <CSL_bcdmaChanOpCfgChan+0x284> @ imm = #0x24a
700a2908: 9806         	ldr	r0, [sp, #0x18]
700a290a: 9003         	str	r0, [sp, #0xc]
700a290c: 9803         	ldr	r0, [sp, #0xc]
700a290e: 6c40         	ldr	r0, [r0, #0x44]
700a2910: 2802         	cmp	r0, #0x2
700a2912: d80a         	bhi	0x700a292a <CSL_bcdmaChanOpCfgChan+0x5a> @ imm = #0x14
700a2914: e7ff         	b	0x700a2916 <CSL_bcdmaChanOpCfgChan+0x46> @ imm = #-0x2
700a2916: 9803         	ldr	r0, [sp, #0xc]
700a2918: 6a00         	ldr	r0, [r0, #0x20]
700a291a: 2807         	cmp	r0, #0x7
700a291c: d805         	bhi	0x700a292a <CSL_bcdmaChanOpCfgChan+0x5a> @ imm = #0xa
700a291e: e7ff         	b	0x700a2920 <CSL_bcdmaChanOpCfgChan+0x50> @ imm = #-0x2
700a2920: 9803         	ldr	r0, [sp, #0xc]
700a2922: 6ac0         	ldr	r0, [r0, #0x2c]
700a2924: 2804         	cmp	r0, #0x4
700a2926: d304         	blo	0x700a2932 <CSL_bcdmaChanOpCfgChan+0x62> @ imm = #0x8
700a2928: e7ff         	b	0x700a292a <CSL_bcdmaChanOpCfgChan+0x5a> @ imm = #-0x2
700a292a: f06f 0002    	mvn	r0, #0x2
700a292e: 9005         	str	r0, [sp, #0x14]
700a2930: e03b         	b	0x700a29aa <CSL_bcdmaChanOpCfgChan+0xda> @ imm = #0x76
700a2932: 9809         	ldr	r0, [sp, #0x24]
700a2934: 6840         	ldr	r0, [r0, #0x4]
700a2936: 9907         	ldr	r1, [sp, #0x1c]
700a2938: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a293c: f011 f8c8    	bl	0x700b3ad0 <CSL_REG32_RD_RAW> @ imm = #0x11190
700a2940: 9004         	str	r0, [sp, #0x10]
700a2942: 9804         	ldr	r0, [sp, #0x10]
700a2944: f020 4000    	bic	r0, r0, #0x80000000
700a2948: 9903         	ldr	r1, [sp, #0xc]
700a294a: 6809         	ldr	r1, [r1]
700a294c: ea40 70c1    	orr.w	r0, r0, r1, lsl #31
700a2950: 9004         	str	r0, [sp, #0x10]
700a2952: 9804         	ldr	r0, [sp, #0x10]
700a2954: 9903         	ldr	r1, [sp, #0xc]
700a2956: 6c49         	ldr	r1, [r1, #0x44]
700a2958: f361 208b    	bfi	r0, r1, #10, #2
700a295c: 9004         	str	r0, [sp, #0x10]
700a295e: 9809         	ldr	r0, [sp, #0x24]
700a2960: 6840         	ldr	r0, [r0, #0x4]
700a2962: 9907         	ldr	r1, [sp, #0x1c]
700a2964: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a2968: 9904         	ldr	r1, [sp, #0x10]
700a296a: f011 f839    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0x11072
700a296e: 9803         	ldr	r0, [sp, #0xc]
700a2970: 6a01         	ldr	r1, [r0, #0x20]
700a2972: 6a80         	ldr	r0, [r0, #0x28]
700a2974: f000 000f    	and	r0, r0, #0xf
700a2978: f361 701e    	bfi	r0, r1, #28, #3
700a297c: 9004         	str	r0, [sp, #0x10]
700a297e: 9809         	ldr	r0, [sp, #0x24]
700a2980: 6840         	ldr	r0, [r0, #0x4]
700a2982: 9907         	ldr	r1, [sp, #0x1c]
700a2984: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a2988: 3064         	adds	r0, #0x64
700a298a: 9904         	ldr	r1, [sp, #0x10]
700a298c: f011 f828    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0x11050
700a2990: 9809         	ldr	r0, [sp, #0x24]
700a2992: 6840         	ldr	r0, [r0, #0x4]
700a2994: 9907         	ldr	r1, [sp, #0x1c]
700a2996: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a299a: 3080         	adds	r0, #0x80
700a299c: 9903         	ldr	r1, [sp, #0xc]
700a299e: 6ac9         	ldr	r1, [r1, #0x2c]
700a29a0: f001 0103    	and	r1, r1, #0x3
700a29a4: f011 f81c    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0x11038
700a29a8: e7ff         	b	0x700a29aa <CSL_bcdmaChanOpCfgChan+0xda> @ imm = #-0x2
700a29aa: e0d7         	b	0x700a2b5c <CSL_bcdmaChanOpCfgChan+0x28c> @ imm = #0x1ae
700a29ac: 9806         	ldr	r0, [sp, #0x18]
700a29ae: 9002         	str	r0, [sp, #0x8]
700a29b0: 9802         	ldr	r0, [sp, #0x8]
700a29b2: 6c40         	ldr	r0, [r0, #0x44]
700a29b4: 2801         	cmp	r0, #0x1
700a29b6: d80a         	bhi	0x700a29ce <CSL_bcdmaChanOpCfgChan+0xfe> @ imm = #0x14
700a29b8: e7ff         	b	0x700a29ba <CSL_bcdmaChanOpCfgChan+0xea> @ imm = #-0x2
700a29ba: 9802         	ldr	r0, [sp, #0x8]
700a29bc: 6a00         	ldr	r0, [r0, #0x20]
700a29be: 2807         	cmp	r0, #0x7
700a29c0: d805         	bhi	0x700a29ce <CSL_bcdmaChanOpCfgChan+0xfe> @ imm = #0xa
700a29c2: e7ff         	b	0x700a29c4 <CSL_bcdmaChanOpCfgChan+0xf4> @ imm = #-0x2
700a29c4: 9802         	ldr	r0, [sp, #0x8]
700a29c6: 6ac0         	ldr	r0, [r0, #0x2c]
700a29c8: 2804         	cmp	r0, #0x4
700a29ca: d304         	blo	0x700a29d6 <CSL_bcdmaChanOpCfgChan+0x106> @ imm = #0x8
700a29cc: e7ff         	b	0x700a29ce <CSL_bcdmaChanOpCfgChan+0xfe> @ imm = #-0x2
700a29ce: f06f 0002    	mvn	r0, #0x2
700a29d2: 9005         	str	r0, [sp, #0x14]
700a29d4: e057         	b	0x700a2a86 <CSL_bcdmaChanOpCfgChan+0x1b6> @ imm = #0xae
700a29d6: 9809         	ldr	r0, [sp, #0x24]
700a29d8: 68c0         	ldr	r0, [r0, #0xc]
700a29da: 9907         	ldr	r1, [sp, #0x1c]
700a29dc: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a29e0: f011 f876    	bl	0x700b3ad0 <CSL_REG32_RD_RAW> @ imm = #0x110ec
700a29e4: 9004         	str	r0, [sp, #0x10]
700a29e6: 9804         	ldr	r0, [sp, #0x10]
700a29e8: f020 4000    	bic	r0, r0, #0x80000000
700a29ec: 9902         	ldr	r1, [sp, #0x8]
700a29ee: 6809         	ldr	r1, [r1]
700a29f0: ea40 70c1    	orr.w	r0, r0, r1, lsl #31
700a29f4: 9004         	str	r0, [sp, #0x10]
700a29f6: 9804         	ldr	r0, [sp, #0x10]
700a29f8: 9902         	ldr	r1, [sp, #0x8]
700a29fa: 6c49         	ldr	r1, [r1, #0x44]
700a29fc: f361 208b    	bfi	r0, r1, #10, #2
700a2a00: 9004         	str	r0, [sp, #0x10]
700a2a02: 9804         	ldr	r0, [sp, #0x10]
700a2a04: 9902         	ldr	r1, [sp, #0x8]
700a2a06: 6c09         	ldr	r1, [r1, #0x40]
700a2a08: f361 2049    	bfi	r0, r1, #9, #1
700a2a0c: 9004         	str	r0, [sp, #0x10]
700a2a0e: 9804         	ldr	r0, [sp, #0x10]
700a2a10: f420 7080    	bic	r0, r0, #0x100
700a2a14: 9902         	ldr	r1, [sp, #0x8]
700a2a16: f891 103c    	ldrb.w	r1, [r1, #0x3c]
700a2a1a: f001 0101    	and	r1, r1, #0x1
700a2a1e: ea40 2001    	orr.w	r0, r0, r1, lsl #8
700a2a22: 9004         	str	r0, [sp, #0x10]
700a2a24: 9809         	ldr	r0, [sp, #0x24]
700a2a26: 68c0         	ldr	r0, [r0, #0xc]
700a2a28: 9907         	ldr	r1, [sp, #0x1c]
700a2a2a: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a2a2e: 9904         	ldr	r1, [sp, #0x10]
700a2a30: f010 ffd6    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0x10fac
700a2a34: 9802         	ldr	r0, [sp, #0x8]
700a2a36: 6a01         	ldr	r1, [r0, #0x20]
700a2a38: 6a80         	ldr	r0, [r0, #0x28]
700a2a3a: f000 000f    	and	r0, r0, #0xf
700a2a3e: f361 701e    	bfi	r0, r1, #28, #3
700a2a42: 9004         	str	r0, [sp, #0x10]
700a2a44: 9809         	ldr	r0, [sp, #0x24]
700a2a46: 68c0         	ldr	r0, [r0, #0xc]
700a2a48: 9907         	ldr	r1, [sp, #0x1c]
700a2a4a: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a2a4e: 3064         	adds	r0, #0x64
700a2a50: 9904         	ldr	r1, [sp, #0x10]
700a2a52: f010 ffc5    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0x10f8a
700a2a56: 9809         	ldr	r0, [sp, #0x24]
700a2a58: 68c0         	ldr	r0, [r0, #0xc]
700a2a5a: 9907         	ldr	r1, [sp, #0x1c]
700a2a5c: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a2a60: 3068         	adds	r0, #0x68
700a2a62: 9902         	ldr	r1, [sp, #0x8]
700a2a64: f8b1 1048    	ldrh.w	r1, [r1, #0x48]
700a2a68: f010 ffba    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0x10f74
700a2a6c: 9809         	ldr	r0, [sp, #0x24]
700a2a6e: 68c0         	ldr	r0, [r0, #0xc]
700a2a70: 9907         	ldr	r1, [sp, #0x1c]
700a2a72: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a2a76: 3080         	adds	r0, #0x80
700a2a78: 9902         	ldr	r1, [sp, #0x8]
700a2a7a: 6ac9         	ldr	r1, [r1, #0x2c]
700a2a7c: f001 0103    	and	r1, r1, #0x3
700a2a80: f010 ffae    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0x10f5c
700a2a84: e7ff         	b	0x700a2a86 <CSL_bcdmaChanOpCfgChan+0x1b6> @ imm = #-0x2
700a2a86: e069         	b	0x700a2b5c <CSL_bcdmaChanOpCfgChan+0x28c> @ imm = #0xd2
700a2a88: 9806         	ldr	r0, [sp, #0x18]
700a2a8a: 9001         	str	r0, [sp, #0x4]
700a2a8c: 9801         	ldr	r0, [sp, #0x4]
700a2a8e: 6bc0         	ldr	r0, [r0, #0x3c]
700a2a90: 2801         	cmp	r0, #0x1
700a2a92: d80a         	bhi	0x700a2aaa <CSL_bcdmaChanOpCfgChan+0x1da> @ imm = #0x14
700a2a94: e7ff         	b	0x700a2a96 <CSL_bcdmaChanOpCfgChan+0x1c6> @ imm = #-0x2
700a2a96: 9801         	ldr	r0, [sp, #0x4]
700a2a98: 6980         	ldr	r0, [r0, #0x18]
700a2a9a: 2807         	cmp	r0, #0x7
700a2a9c: d805         	bhi	0x700a2aaa <CSL_bcdmaChanOpCfgChan+0x1da> @ imm = #0xa
700a2a9e: e7ff         	b	0x700a2aa0 <CSL_bcdmaChanOpCfgChan+0x1d0> @ imm = #-0x2
700a2aa0: 9801         	ldr	r0, [sp, #0x4]
700a2aa2: 6b80         	ldr	r0, [r0, #0x38]
700a2aa4: 2804         	cmp	r0, #0x4
700a2aa6: d304         	blo	0x700a2ab2 <CSL_bcdmaChanOpCfgChan+0x1e2> @ imm = #0x8
700a2aa8: e7ff         	b	0x700a2aaa <CSL_bcdmaChanOpCfgChan+0x1da> @ imm = #-0x2
700a2aaa: f06f 0002    	mvn	r0, #0x2
700a2aae: 9005         	str	r0, [sp, #0x14]
700a2ab0: e04f         	b	0x700a2b52 <CSL_bcdmaChanOpCfgChan+0x282> @ imm = #0x9e
700a2ab2: 9809         	ldr	r0, [sp, #0x24]
700a2ab4: 6940         	ldr	r0, [r0, #0x14]
700a2ab6: 9907         	ldr	r1, [sp, #0x1c]
700a2ab8: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a2abc: f011 f808    	bl	0x700b3ad0 <CSL_REG32_RD_RAW> @ imm = #0x11010
700a2ac0: 9004         	str	r0, [sp, #0x10]
700a2ac2: 9804         	ldr	r0, [sp, #0x10]
700a2ac4: f020 4000    	bic	r0, r0, #0x80000000
700a2ac8: 9901         	ldr	r1, [sp, #0x4]
700a2aca: 6809         	ldr	r1, [r1]
700a2acc: ea40 70c1    	orr.w	r0, r0, r1, lsl #31
700a2ad0: 9004         	str	r0, [sp, #0x10]
700a2ad2: 9804         	ldr	r0, [sp, #0x10]
700a2ad4: 9901         	ldr	r1, [sp, #0x4]
700a2ad6: 6bc9         	ldr	r1, [r1, #0x3c]
700a2ad8: f361 208b    	bfi	r0, r1, #10, #2
700a2adc: 9004         	str	r0, [sp, #0x10]
700a2ade: 9804         	ldr	r0, [sp, #0x10]
700a2ae0: f420 4080    	bic	r0, r0, #0x4000
700a2ae4: 9901         	ldr	r1, [sp, #0x4]
700a2ae6: f891 1035    	ldrb.w	r1, [r1, #0x35]
700a2aea: f361 308e    	bfi	r0, r1, #14, #1
700a2aee: 9004         	str	r0, [sp, #0x10]
700a2af0: 9809         	ldr	r0, [sp, #0x24]
700a2af2: 6940         	ldr	r0, [r0, #0x14]
700a2af4: 9907         	ldr	r1, [sp, #0x1c]
700a2af6: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a2afa: 9904         	ldr	r1, [sp, #0x10]
700a2afc: f010 ff70    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0x10ee0
700a2b00: 9801         	ldr	r0, [sp, #0x4]
700a2b02: 6981         	ldr	r1, [r0, #0x18]
700a2b04: 6a00         	ldr	r0, [r0, #0x20]
700a2b06: f000 000f    	and	r0, r0, #0xf
700a2b0a: f361 701e    	bfi	r0, r1, #28, #3
700a2b0e: 9004         	str	r0, [sp, #0x10]
700a2b10: 9809         	ldr	r0, [sp, #0x24]
700a2b12: 6940         	ldr	r0, [r0, #0x14]
700a2b14: 9907         	ldr	r1, [sp, #0x1c]
700a2b16: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a2b1a: 3064         	adds	r0, #0x64
700a2b1c: 9904         	ldr	r1, [sp, #0x10]
700a2b1e: f010 ff5f    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0x10ebe
700a2b22: 9809         	ldr	r0, [sp, #0x24]
700a2b24: 6940         	ldr	r0, [r0, #0x14]
700a2b26: 9907         	ldr	r1, [sp, #0x1c]
700a2b28: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a2b2c: 3068         	adds	r0, #0x68
700a2b2e: 9901         	ldr	r1, [sp, #0x4]
700a2b30: f8b1 1040    	ldrh.w	r1, [r1, #0x40]
700a2b34: f010 ff54    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0x10ea8
700a2b38: 9809         	ldr	r0, [sp, #0x24]
700a2b3a: 6940         	ldr	r0, [r0, #0x14]
700a2b3c: 9907         	ldr	r1, [sp, #0x1c]
700a2b3e: eb00 2001    	add.w	r0, r0, r1, lsl #8
700a2b42: 3080         	adds	r0, #0x80
700a2b44: 9901         	ldr	r1, [sp, #0x4]
700a2b46: 6b89         	ldr	r1, [r1, #0x38]
700a2b48: f001 0103    	and	r1, r1, #0x3
700a2b4c: f010 ff48    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0x10e90
700a2b50: e7ff         	b	0x700a2b52 <CSL_bcdmaChanOpCfgChan+0x282> @ imm = #-0x2
700a2b52: e003         	b	0x700a2b5c <CSL_bcdmaChanOpCfgChan+0x28c> @ imm = #0x6
700a2b54: f06f 0001    	mvn	r0, #0x1
700a2b58: 9005         	str	r0, [sp, #0x14]
700a2b5a: e7ff         	b	0x700a2b5c <CSL_bcdmaChanOpCfgChan+0x28c> @ imm = #-0x2
700a2b5c: e7ff         	b	0x700a2b5e <CSL_bcdmaChanOpCfgChan+0x28e> @ imm = #-0x2
700a2b5e: 9805         	ldr	r0, [sp, #0x14]
700a2b60: b00a         	add	sp, #0x28
700a2b62: bd80         	pop	{r7, pc}
		...

700a2b70 <TimerP_setup>:
700a2b70: b510         	push	{r4, lr}
700a2b72: b096         	sub	sp, #0x58
700a2b74: 9015         	str	r0, [sp, #0x54]
700a2b76: 9114         	str	r1, [sp, #0x50]
700a2b78: 9815         	ldr	r0, [sp, #0x54]
700a2b7a: 2800         	cmp	r0, #0x0
700a2b7c: bf18         	it	ne
700a2b7e: 2001         	movne	r0, #0x1
700a2b80: f246 01ef    	movw	r1, #0x60ef
700a2b84: f2c7 010b    	movt	r1, #0x700b
700a2b88: 466a         	mov	r2, sp
700a2b8a: 6011         	str	r1, [r2]
700a2b8c: f645 1150    	movw	r1, #0x5950
700a2b90: f2c7 010b    	movt	r1, #0x700b
700a2b94: 9106         	str	r1, [sp, #0x18]
700a2b96: f246 02e2    	movw	r2, #0x60e2
700a2b9a: f2c7 020b    	movt	r2, #0x700b
700a2b9e: 9207         	str	r2, [sp, #0x1c]
700a2ba0: 2342         	movs	r3, #0x42
700a2ba2: f00c fbcd    	bl	0x700af340 <_DebugP_assert> @ imm = #0xc79a
700a2ba6: 9906         	ldr	r1, [sp, #0x18]
700a2ba8: 9a07         	ldr	r2, [sp, #0x1c]
700a2baa: 9814         	ldr	r0, [sp, #0x50]
700a2bac: 6800         	ldr	r0, [r0]
700a2bae: 2800         	cmp	r0, #0x0
700a2bb0: bf18         	it	ne
700a2bb2: 2001         	movne	r0, #0x1
700a2bb4: f645 53d6    	movw	r3, #0x5dd6
700a2bb8: f2c7 030b    	movt	r3, #0x700b
700a2bbc: 46ec         	mov	r12, sp
700a2bbe: f8cc 3000    	str.w	r3, [r12]
700a2bc2: 2343         	movs	r3, #0x43
700a2bc4: f00c fbbc    	bl	0x700af340 <_DebugP_assert> @ imm = #0xc778
700a2bc8: 9906         	ldr	r1, [sp, #0x18]
700a2bca: 9a07         	ldr	r2, [sp, #0x1c]
700a2bcc: 9814         	ldr	r0, [sp, #0x50]
700a2bce: 6840         	ldr	r0, [r0, #0x4]
700a2bd0: 2800         	cmp	r0, #0x0
700a2bd2: bf18         	it	ne
700a2bd4: 2001         	movne	r0, #0x1
700a2bd6: f645 63e6    	movw	r3, #0x5ee6
700a2bda: f2c7 030b    	movt	r3, #0x700b
700a2bde: 46ec         	mov	r12, sp
700a2be0: f8cc 3000    	str.w	r3, [r12]
700a2be4: 2344         	movs	r3, #0x44
700a2be6: f00c fbab    	bl	0x700af340 <_DebugP_assert> @ imm = #0xc756
700a2bea: 9814         	ldr	r0, [sp, #0x50]
700a2bec: 6881         	ldr	r1, [r0, #0x8]
700a2bee: 2001         	movs	r0, #0x1
700a2bf0: 9008         	str	r0, [sp, #0x20]
700a2bf2: b939         	cbnz	r1, 0x700a2c04 <TimerP_setup+0x94> @ imm = #0xe
700a2bf4: e7ff         	b	0x700a2bf6 <TimerP_setup+0x86> @ imm = #-0x2
700a2bf6: 9814         	ldr	r0, [sp, #0x50]
700a2bf8: 68c0         	ldr	r0, [r0, #0xc]
700a2bfa: 2800         	cmp	r0, #0x0
700a2bfc: bf18         	it	ne
700a2bfe: 2001         	movne	r0, #0x1
700a2c00: 9008         	str	r0, [sp, #0x20]
700a2c02: e7ff         	b	0x700a2c04 <TimerP_setup+0x94> @ imm = #-0x2
700a2c04: 9808         	ldr	r0, [sp, #0x20]
700a2c06: f000 0001    	and	r0, r0, #0x1
700a2c0a: f645 11f8    	movw	r1, #0x59f8
700a2c0e: f2c7 010b    	movt	r1, #0x700b
700a2c12: 466a         	mov	r2, sp
700a2c14: 6011         	str	r1, [r2]
700a2c16: f645 1150    	movw	r1, #0x5950
700a2c1a: f2c7 010b    	movt	r1, #0x700b
700a2c1e: 9103         	str	r1, [sp, #0xc]
700a2c20: f246 02e2    	movw	r2, #0x60e2
700a2c24: f2c7 020b    	movt	r2, #0x700b
700a2c28: 9204         	str	r2, [sp, #0x10]
700a2c2a: 2345         	movs	r3, #0x45
700a2c2c: f00c fb88    	bl	0x700af340 <_DebugP_assert> @ imm = #0xc710
700a2c30: 9903         	ldr	r1, [sp, #0xc]
700a2c32: 9a04         	ldr	r2, [sp, #0x10]
700a2c34: 9814         	ldr	r0, [sp, #0x50]
700a2c36: 6803         	ldr	r3, [r0]
700a2c38: 2000         	movs	r0, #0x0
700a2c3a: 9005         	str	r0, [sp, #0x14]
700a2c3c: f5b3 7f80    	cmp.w	r3, #0x100
700a2c40: bf98         	it	ls
700a2c42: 2001         	movls	r0, #0x1
700a2c44: f645 535c    	movw	r3, #0x5d5c
700a2c48: f2c7 030b    	movt	r3, #0x700b
700a2c4c: 46ec         	mov	r12, sp
700a2c4e: f8cc 3000    	str.w	r3, [r12]
700a2c52: 2347         	movs	r3, #0x47
700a2c54: f00c fb74    	bl	0x700af340 <_DebugP_assert> @ imm = #0xc6e8
700a2c58: 9903         	ldr	r1, [sp, #0xc]
700a2c5a: 9a04         	ldr	r2, [sp, #0x10]
700a2c5c: 9814         	ldr	r0, [sp, #0x50]
700a2c5e: 6803         	ldr	r3, [r0]
700a2c60: f8d0 c004    	ldr.w	r12, [r0, #0x4]
700a2c64: fbbc f0f3    	udiv	r0, r12, r3
700a2c68: fb00 c013    	mls	r0, r0, r3, r12
700a2c6c: fab0 f080    	clz	r0, r0
700a2c70: 0940         	lsrs	r0, r0, #0x5
700a2c72: f645 23dc    	movw	r3, #0x5adc
700a2c76: f2c7 030b    	movt	r3, #0x700b
700a2c7a: 46ec         	mov	r12, sp
700a2c7c: f8cc 3000    	str.w	r3, [r12]
700a2c80: 2349         	movs	r3, #0x49
700a2c82: f00c fb5d    	bl	0x700af340 <_DebugP_assert> @ imm = #0xc6ba
700a2c86: 9815         	ldr	r0, [sp, #0x54]
700a2c88: f010 fd12    	bl	0x700b36b0 <TimerP_stop> @ imm = #0x10a24
700a2c8c: 9815         	ldr	r0, [sp, #0x54]
700a2c8e: f00f ffff    	bl	0x700b2c90 <TimerP_clearOverflowInt> @ imm = #0xfffe
700a2c92: 9905         	ldr	r1, [sp, #0x14]
700a2c94: 9814         	ldr	r0, [sp, #0x50]
700a2c96: 68c0         	ldr	r0, [r0, #0xc]
700a2c98: 910f         	str	r1, [sp, #0x3c]
700a2c9a: 900e         	str	r0, [sp, #0x38]
700a2c9c: 980e         	ldr	r0, [sp, #0x38]
700a2c9e: 990f         	ldr	r1, [sp, #0x3c]
700a2ca0: 4308         	orrs	r0, r1
700a2ca2: b948         	cbnz	r0, 0x700a2cb8 <TimerP_setup+0x148> @ imm = #0x12
700a2ca4: e7ff         	b	0x700a2ca6 <TimerP_setup+0x136> @ imm = #-0x2
700a2ca6: 9814         	ldr	r0, [sp, #0x50]
700a2ca8: 6880         	ldr	r0, [r0, #0x8]
700a2caa: f44f 717a    	mov.w	r1, #0x3e8
700a2cae: fba0 0101    	umull	r0, r1, r0, r1
700a2cb2: 910f         	str	r1, [sp, #0x3c]
700a2cb4: 900e         	str	r0, [sp, #0x38]
700a2cb6: e7ff         	b	0x700a2cb8 <TimerP_setup+0x148> @ imm = #-0x2
700a2cb8: 9814         	ldr	r0, [sp, #0x50]
700a2cba: 6802         	ldr	r2, [r0]
700a2cbc: 6840         	ldr	r0, [r0, #0x4]
700a2cbe: 2300         	movs	r3, #0x0
700a2cc0: 9302         	str	r3, [sp, #0x8]
700a2cc2: 4619         	mov	r1, r3
700a2cc4: f010 ea66    	blx	0x700b3194 <__aeabi_uldivmod> @ imm = #0x104cc
700a2cc8: 9b02         	ldr	r3, [sp, #0x8]
700a2cca: 910d         	str	r1, [sp, #0x34]
700a2ccc: 900c         	str	r0, [sp, #0x30]
700a2cce: f8dd c030    	ldr.w	r12, [sp, #0x30]
700a2cd2: 990d         	ldr	r1, [sp, #0x34]
700a2cd4: 9a0e         	ldr	r2, [sp, #0x38]
700a2cd6: f8dd e03c    	ldr.w	lr, [sp, #0x3c]
700a2cda: fbac 0402    	umull	r0, r4, r12, r2
700a2cde: fb0c 4c0e    	mla	r12, r12, lr, r4
700a2ce2: fb01 c102    	mla	r1, r1, r2, r12
700a2ce6: f64c 2200    	movw	r2, #0xca00
700a2cea: f6c3 329a    	movt	r2, #0x3b9a
700a2cee: f010 ea52    	blx	0x700b3194 <__aeabi_uldivmod> @ imm = #0x104a4
700a2cf2: 4602         	mov	r2, r0
700a2cf4: 9802         	ldr	r0, [sp, #0x8]
700a2cf6: 9201         	str	r2, [sp, #0x4]
700a2cf8: 460a         	mov	r2, r1
700a2cfa: 9901         	ldr	r1, [sp, #0x4]
700a2cfc: 920b         	str	r2, [sp, #0x2c]
700a2cfe: 910a         	str	r1, [sp, #0x28]
700a2d00: 9a0a         	ldr	r2, [sp, #0x28]
700a2d02: 990b         	ldr	r1, [sp, #0x2c]
700a2d04: f1b2 32ff    	subs.w	r2, r2, #0xffffffff
700a2d08: f171 0100    	sbcs	r1, r1, #0x0
700a2d0c: bf38         	it	lo
700a2d0e: 2001         	movlo	r0, #0x1
700a2d10: f645 61cc    	movw	r1, #0x5ecc
700a2d14: f2c7 010b    	movt	r1, #0x700b
700a2d18: 466a         	mov	r2, sp
700a2d1a: 6011         	str	r1, [r2]
700a2d1c: f645 1150    	movw	r1, #0x5950
700a2d20: f2c7 010b    	movt	r1, #0x700b
700a2d24: f246 02e2    	movw	r2, #0x60e2
700a2d28: f2c7 020b    	movt	r2, #0x700b
700a2d2c: 2359         	movs	r3, #0x59
700a2d2e: f00c fb07    	bl	0x700af340 <_DebugP_assert> @ imm = #0xc60e
700a2d32: 9802         	ldr	r0, [sp, #0x8]
700a2d34: 990a         	ldr	r1, [sp, #0x28]
700a2d36: 4249         	rsbs	r1, r1, #0
700a2d38: 9111         	str	r1, [sp, #0x44]
700a2d3a: 9010         	str	r0, [sp, #0x40]
700a2d3c: 9012         	str	r0, [sp, #0x48]
700a2d3e: 9814         	ldr	r0, [sp, #0x50]
700a2d40: 6800         	ldr	r0, [r0]
700a2d42: 2802         	cmp	r0, #0x2
700a2d44: d320         	blo	0x700a2d88 <TimerP_setup+0x218> @ imm = #0x40
700a2d46: e7ff         	b	0x700a2d48 <TimerP_setup+0x1d8> @ imm = #-0x2
700a2d48: 2008         	movs	r0, #0x8
700a2d4a: 9009         	str	r0, [sp, #0x24]
700a2d4c: e7ff         	b	0x700a2d4e <TimerP_setup+0x1de> @ imm = #-0x2
700a2d4e: 9809         	ldr	r0, [sp, #0x24]
700a2d50: b168         	cbz	r0, 0x700a2d6e <TimerP_setup+0x1fe> @ imm = #0x1a
700a2d52: e7ff         	b	0x700a2d54 <TimerP_setup+0x1e4> @ imm = #-0x2
700a2d54: 9814         	ldr	r0, [sp, #0x50]
700a2d56: 6800         	ldr	r0, [r0]
700a2d58: 9909         	ldr	r1, [sp, #0x24]
700a2d5a: 40c8         	lsrs	r0, r1
700a2d5c: 07c0         	lsls	r0, r0, #0x1f
700a2d5e: b108         	cbz	r0, 0x700a2d64 <TimerP_setup+0x1f4> @ imm = #0x2
700a2d60: e7ff         	b	0x700a2d62 <TimerP_setup+0x1f2> @ imm = #-0x2
700a2d62: e004         	b	0x700a2d6e <TimerP_setup+0x1fe> @ imm = #0x8
700a2d64: e7ff         	b	0x700a2d66 <TimerP_setup+0x1f6> @ imm = #-0x2
700a2d66: 9809         	ldr	r0, [sp, #0x24]
700a2d68: 3801         	subs	r0, #0x1
700a2d6a: 9009         	str	r0, [sp, #0x24]
700a2d6c: e7ef         	b	0x700a2d4e <TimerP_setup+0x1de> @ imm = #-0x22
700a2d6e: 9812         	ldr	r0, [sp, #0x48]
700a2d70: f040 0020    	orr	r0, r0, #0x20
700a2d74: 9012         	str	r0, [sp, #0x48]
700a2d76: 9809         	ldr	r0, [sp, #0x24]
700a2d78: 3801         	subs	r0, #0x1
700a2d7a: f000 0107    	and	r1, r0, #0x7
700a2d7e: 9812         	ldr	r0, [sp, #0x48]
700a2d80: ea40 0081    	orr.w	r0, r0, r1, lsl #2
700a2d84: 9012         	str	r0, [sp, #0x48]
700a2d86: e7ff         	b	0x700a2d88 <TimerP_setup+0x218> @ imm = #-0x2
700a2d88: 9814         	ldr	r0, [sp, #0x50]
700a2d8a: 6900         	ldr	r0, [r0, #0x10]
700a2d8c: b938         	cbnz	r0, 0x700a2d9e <TimerP_setup+0x22e> @ imm = #0xe
700a2d8e: e7ff         	b	0x700a2d90 <TimerP_setup+0x220> @ imm = #-0x2
700a2d90: 9812         	ldr	r0, [sp, #0x48]
700a2d92: f040 0002    	orr	r0, r0, #0x2
700a2d96: 9012         	str	r0, [sp, #0x48]
700a2d98: 9811         	ldr	r0, [sp, #0x44]
700a2d9a: 9010         	str	r0, [sp, #0x40]
700a2d9c: e7ff         	b	0x700a2d9e <TimerP_setup+0x22e> @ imm = #-0x2
700a2d9e: 9815         	ldr	r0, [sp, #0x54]
700a2da0: 3038         	adds	r0, #0x38
700a2da2: 9013         	str	r0, [sp, #0x4c]
700a2da4: 9812         	ldr	r0, [sp, #0x48]
700a2da6: 9913         	ldr	r1, [sp, #0x4c]
700a2da8: 6008         	str	r0, [r1]
700a2daa: 9815         	ldr	r0, [sp, #0x54]
700a2dac: 303c         	adds	r0, #0x3c
700a2dae: 9013         	str	r0, [sp, #0x4c]
700a2db0: 9811         	ldr	r0, [sp, #0x44]
700a2db2: 9913         	ldr	r1, [sp, #0x4c]
700a2db4: 6008         	str	r0, [r1]
700a2db6: 9815         	ldr	r0, [sp, #0x54]
700a2db8: 3040         	adds	r0, #0x40
700a2dba: 9013         	str	r0, [sp, #0x4c]
700a2dbc: 9810         	ldr	r0, [sp, #0x40]
700a2dbe: 9913         	ldr	r1, [sp, #0x4c]
700a2dc0: 6008         	str	r0, [r1]
700a2dc2: 9814         	ldr	r0, [sp, #0x50]
700a2dc4: 6940         	ldr	r0, [r0, #0x14]
700a2dc6: b138         	cbz	r0, 0x700a2dd8 <TimerP_setup+0x268> @ imm = #0xe
700a2dc8: e7ff         	b	0x700a2dca <TimerP_setup+0x25a> @ imm = #-0x2
700a2dca: 9815         	ldr	r0, [sp, #0x54]
700a2dcc: 302c         	adds	r0, #0x2c
700a2dce: 9013         	str	r0, [sp, #0x4c]
700a2dd0: 9913         	ldr	r1, [sp, #0x4c]
700a2dd2: 2002         	movs	r0, #0x2
700a2dd4: 6008         	str	r0, [r1]
700a2dd6: e006         	b	0x700a2de6 <TimerP_setup+0x276> @ imm = #0xc
700a2dd8: 9815         	ldr	r0, [sp, #0x54]
700a2dda: 3030         	adds	r0, #0x30
700a2ddc: 9013         	str	r0, [sp, #0x4c]
700a2dde: 9913         	ldr	r1, [sp, #0x4c]
700a2de0: 2002         	movs	r0, #0x2
700a2de2: 6008         	str	r0, [r1]
700a2de4: e7ff         	b	0x700a2de6 <TimerP_setup+0x276> @ imm = #-0x2
700a2de6: b016         	add	sp, #0x58
700a2de8: bd10         	pop	{r4, pc}
700a2dea: 0000         	movs	r0, r0
700a2dec: 0000         	movs	r0, r0
700a2dee: 0000         	movs	r0, r0

700a2df0 <_tx_timer_expiration_process>:
700a2df0: b580         	push	{r7, lr}
700a2df2: b08c         	sub	sp, #0x30
700a2df4: 2000         	movs	r0, #0x0
700a2df6: 9001         	str	r0, [sp, #0x4]
700a2df8: f7fd e90c    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0x2de8
700a2dfc: 900b         	str	r0, [sp, #0x2c]
700a2dfe: f64a 10d4    	movw	r0, #0xa9d4
700a2e02: f2c7 0008    	movt	r0, #0x7008
700a2e06: 6800         	ldr	r0, [r0]
700a2e08: 2800         	cmp	r0, #0x0
700a2e0a: f040 8120    	bne.w	0x700a304e <_tx_timer_expiration_process+0x25e> @ imm = #0x240
700a2e0e: e7ff         	b	0x700a2e10 <_tx_timer_expiration_process+0x20> @ imm = #-0x2
700a2e10: f64a 10c0    	movw	r0, #0xa9c0
700a2e14: f2c7 0008    	movt	r0, #0x7008
700a2e18: 6800         	ldr	r0, [r0]
700a2e1a: 2800         	cmp	r0, #0x0
700a2e1c: f000 8116    	beq.w	0x700a304c <_tx_timer_expiration_process+0x25c> @ imm = #0x22c
700a2e20: e7ff         	b	0x700a2e22 <_tx_timer_expiration_process+0x32> @ imm = #-0x2
700a2e22: f64a 11d4    	movw	r1, #0xa9d4
700a2e26: f2c7 0108    	movt	r1, #0x7008
700a2e2a: 2001         	movs	r0, #0x1
700a2e2c: 6008         	str	r0, [r1]
700a2e2e: e7ff         	b	0x700a2e30 <_tx_timer_expiration_process+0x40> @ imm = #-0x2
700a2e30: f64a 10bc    	movw	r0, #0xa9bc
700a2e34: f2c7 0008    	movt	r0, #0x7008
700a2e38: 6800         	ldr	r0, [r0]
700a2e3a: 6800         	ldr	r0, [r0]
700a2e3c: 900a         	str	r0, [sp, #0x28]
700a2e3e: 980a         	ldr	r0, [sp, #0x28]
700a2e40: b120         	cbz	r0, 0x700a2e4c <_tx_timer_expiration_process+0x5c> @ imm = #0x8
700a2e42: e7ff         	b	0x700a2e44 <_tx_timer_expiration_process+0x54> @ imm = #-0x2
700a2e44: 990a         	ldr	r1, [sp, #0x28]
700a2e46: a80a         	add	r0, sp, #0x28
700a2e48: 6188         	str	r0, [r1, #0x18]
700a2e4a: e7ff         	b	0x700a2e4c <_tx_timer_expiration_process+0x5c> @ imm = #-0x2
700a2e4c: f64a 10bc    	movw	r0, #0xa9bc
700a2e50: f2c7 0008    	movt	r0, #0x7008
700a2e54: 6802         	ldr	r2, [r0]
700a2e56: 2100         	movs	r1, #0x0
700a2e58: 6011         	str	r1, [r2]
700a2e5a: 6801         	ldr	r1, [r0]
700a2e5c: 3104         	adds	r1, #0x4
700a2e5e: 6001         	str	r1, [r0]
700a2e60: 6800         	ldr	r0, [r0]
700a2e62: f64a 11cc    	movw	r1, #0xa9cc
700a2e66: f2c7 0108    	movt	r1, #0x7008
700a2e6a: 6809         	ldr	r1, [r1]
700a2e6c: 4288         	cmp	r0, r1
700a2e6e: d10b         	bne	0x700a2e88 <_tx_timer_expiration_process+0x98> @ imm = #0x16
700a2e70: e7ff         	b	0x700a2e72 <_tx_timer_expiration_process+0x82> @ imm = #-0x2
700a2e72: f64a 10d0    	movw	r0, #0xa9d0
700a2e76: f2c7 0008    	movt	r0, #0x7008
700a2e7a: 6800         	ldr	r0, [r0]
700a2e7c: f64a 11bc    	movw	r1, #0xa9bc
700a2e80: f2c7 0108    	movt	r1, #0x7008
700a2e84: 6008         	str	r0, [r1]
700a2e86: e7ff         	b	0x700a2e88 <_tx_timer_expiration_process+0x98> @ imm = #-0x2
700a2e88: f64a 11c0    	movw	r1, #0xa9c0
700a2e8c: f2c7 0108    	movt	r1, #0x7008
700a2e90: 2000         	movs	r0, #0x0
700a2e92: 6008         	str	r0, [r1]
700a2e94: 980b         	ldr	r0, [sp, #0x2c]
700a2e96: f7fe ef4e    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x1164
700a2e9a: f7fd e8bc    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0x2e88
700a2e9e: 900b         	str	r0, [sp, #0x2c]
700a2ea0: e7ff         	b	0x700a2ea2 <_tx_timer_expiration_process+0xb2> @ imm = #-0x2
700a2ea2: 980a         	ldr	r0, [sp, #0x28]
700a2ea4: 2800         	cmp	r0, #0x0
700a2ea6: f000 80c0    	beq.w	0x700a302a <_tx_timer_expiration_process+0x23a> @ imm = #0x180
700a2eaa: e7ff         	b	0x700a2eac <_tx_timer_expiration_process+0xbc> @ imm = #-0x2
700a2eac: 980a         	ldr	r0, [sp, #0x28]
700a2eae: 9003         	str	r0, [sp, #0xc]
700a2eb0: 980a         	ldr	r0, [sp, #0x28]
700a2eb2: 6900         	ldr	r0, [r0, #0x10]
700a2eb4: 9008         	str	r0, [sp, #0x20]
700a2eb6: 2000         	movs	r0, #0x0
700a2eb8: 9009         	str	r0, [sp, #0x24]
700a2eba: 9803         	ldr	r0, [sp, #0xc]
700a2ebc: 9908         	ldr	r1, [sp, #0x20]
700a2ebe: 4288         	cmp	r0, r1
700a2ec0: d103         	bne	0x700a2eca <_tx_timer_expiration_process+0xda> @ imm = #0x6
700a2ec2: e7ff         	b	0x700a2ec4 <_tx_timer_expiration_process+0xd4> @ imm = #-0x2
700a2ec4: 2000         	movs	r0, #0x0
700a2ec6: 900a         	str	r0, [sp, #0x28]
700a2ec8: e00e         	b	0x700a2ee8 <_tx_timer_expiration_process+0xf8> @ imm = #0x1c
700a2eca: 9803         	ldr	r0, [sp, #0xc]
700a2ecc: 6940         	ldr	r0, [r0, #0x14]
700a2ece: 9007         	str	r0, [sp, #0x1c]
700a2ed0: 9807         	ldr	r0, [sp, #0x1c]
700a2ed2: 9908         	ldr	r1, [sp, #0x20]
700a2ed4: 6148         	str	r0, [r1, #0x14]
700a2ed6: 9808         	ldr	r0, [sp, #0x20]
700a2ed8: 9907         	ldr	r1, [sp, #0x1c]
700a2eda: 6108         	str	r0, [r1, #0x10]
700a2edc: 9908         	ldr	r1, [sp, #0x20]
700a2ede: a80a         	add	r0, sp, #0x28
700a2ee0: 6188         	str	r0, [r1, #0x18]
700a2ee2: 9808         	ldr	r0, [sp, #0x20]
700a2ee4: 900a         	str	r0, [sp, #0x28]
700a2ee6: e7ff         	b	0x700a2ee8 <_tx_timer_expiration_process+0xf8> @ imm = #-0x2
700a2ee8: 9803         	ldr	r0, [sp, #0xc]
700a2eea: 6800         	ldr	r0, [r0]
700a2eec: 2821         	cmp	r0, #0x21
700a2eee: d30e         	blo	0x700a2f0e <_tx_timer_expiration_process+0x11e> @ imm = #0x1c
700a2ef0: e7ff         	b	0x700a2ef2 <_tx_timer_expiration_process+0x102> @ imm = #-0x2
700a2ef2: 9903         	ldr	r1, [sp, #0xc]
700a2ef4: 6808         	ldr	r0, [r1]
700a2ef6: 3820         	subs	r0, #0x20
700a2ef8: 6008         	str	r0, [r1]
700a2efa: 2000         	movs	r0, #0x0
700a2efc: 9002         	str	r0, [sp, #0x8]
700a2efe: 9903         	ldr	r1, [sp, #0xc]
700a2f00: a809         	add	r0, sp, #0x24
700a2f02: 6188         	str	r0, [r1, #0x18]
700a2f04: 9803         	ldr	r0, [sp, #0xc]
700a2f06: 6100         	str	r0, [r0, #0x10]
700a2f08: 9803         	ldr	r0, [sp, #0xc]
700a2f0a: 9009         	str	r0, [sp, #0x24]
700a2f0c: e019         	b	0x700a2f42 <_tx_timer_expiration_process+0x152> @ imm = #0x32
700a2f0e: 9803         	ldr	r0, [sp, #0xc]
700a2f10: 6880         	ldr	r0, [r0, #0x8]
700a2f12: 9002         	str	r0, [sp, #0x8]
700a2f14: 9803         	ldr	r0, [sp, #0xc]
700a2f16: 68c0         	ldr	r0, [r0, #0xc]
700a2f18: 9001         	str	r0, [sp, #0x4]
700a2f1a: 9903         	ldr	r1, [sp, #0xc]
700a2f1c: 6848         	ldr	r0, [r1, #0x4]
700a2f1e: 6008         	str	r0, [r1]
700a2f20: 9803         	ldr	r0, [sp, #0xc]
700a2f22: 6800         	ldr	r0, [r0]
700a2f24: b140         	cbz	r0, 0x700a2f38 <_tx_timer_expiration_process+0x148> @ imm = #0x10
700a2f26: e7ff         	b	0x700a2f28 <_tx_timer_expiration_process+0x138> @ imm = #-0x2
700a2f28: 9903         	ldr	r1, [sp, #0xc]
700a2f2a: a809         	add	r0, sp, #0x24
700a2f2c: 6188         	str	r0, [r1, #0x18]
700a2f2e: 9803         	ldr	r0, [sp, #0xc]
700a2f30: 6100         	str	r0, [r0, #0x10]
700a2f32: 9803         	ldr	r0, [sp, #0xc]
700a2f34: 9009         	str	r0, [sp, #0x24]
700a2f36: e003         	b	0x700a2f40 <_tx_timer_expiration_process+0x150> @ imm = #0x6
700a2f38: 9903         	ldr	r1, [sp, #0xc]
700a2f3a: 2000         	movs	r0, #0x0
700a2f3c: 6188         	str	r0, [r1, #0x18]
700a2f3e: e7ff         	b	0x700a2f40 <_tx_timer_expiration_process+0x150> @ imm = #-0x2
700a2f40: e7ff         	b	0x700a2f42 <_tx_timer_expiration_process+0x152> @ imm = #-0x2
700a2f42: 9803         	ldr	r0, [sp, #0xc]
700a2f44: f64a 11c8    	movw	r1, #0xa9c8
700a2f48: f2c7 0108    	movt	r1, #0x7008
700a2f4c: 6008         	str	r0, [r1]
700a2f4e: 980b         	ldr	r0, [sp, #0x2c]
700a2f50: f7fe eef0    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x1220
700a2f54: 9802         	ldr	r0, [sp, #0x8]
700a2f56: b120         	cbz	r0, 0x700a2f62 <_tx_timer_expiration_process+0x172> @ imm = #0x8
700a2f58: e7ff         	b	0x700a2f5a <_tx_timer_expiration_process+0x16a> @ imm = #-0x2
700a2f5a: 9902         	ldr	r1, [sp, #0x8]
700a2f5c: 9801         	ldr	r0, [sp, #0x4]
700a2f5e: 4788         	blx	r1
700a2f60: e7ff         	b	0x700a2f62 <_tx_timer_expiration_process+0x172> @ imm = #-0x2
700a2f62: f7fd e858    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0x2f50
700a2f66: 900b         	str	r0, [sp, #0x2c]
700a2f68: f64a 11c8    	movw	r1, #0xa9c8
700a2f6c: f2c7 0108    	movt	r1, #0x7008
700a2f70: 2000         	movs	r0, #0x0
700a2f72: 6008         	str	r0, [r1]
700a2f74: 9809         	ldr	r0, [sp, #0x24]
700a2f76: 9903         	ldr	r1, [sp, #0xc]
700a2f78: 4288         	cmp	r0, r1
700a2f7a: d155         	bne	0x700a3028 <_tx_timer_expiration_process+0x238> @ imm = #0xaa
700a2f7c: e7ff         	b	0x700a2f7e <_tx_timer_expiration_process+0x18e> @ imm = #-0x2
700a2f7e: 9803         	ldr	r0, [sp, #0xc]
700a2f80: 6800         	ldr	r0, [r0]
700a2f82: 2821         	cmp	r0, #0x21
700a2f84: d303         	blo	0x700a2f8e <_tx_timer_expiration_process+0x19e> @ imm = #0x6
700a2f86: e7ff         	b	0x700a2f88 <_tx_timer_expiration_process+0x198> @ imm = #-0x2
700a2f88: 201f         	movs	r0, #0x1f
700a2f8a: 9005         	str	r0, [sp, #0x14]
700a2f8c: e004         	b	0x700a2f98 <_tx_timer_expiration_process+0x1a8> @ imm = #0x8
700a2f8e: 9803         	ldr	r0, [sp, #0xc]
700a2f90: 6800         	ldr	r0, [r0]
700a2f92: 3801         	subs	r0, #0x1
700a2f94: 9005         	str	r0, [sp, #0x14]
700a2f96: e7ff         	b	0x700a2f98 <_tx_timer_expiration_process+0x1a8> @ imm = #-0x2
700a2f98: f64a 10bc    	movw	r0, #0xa9bc
700a2f9c: f2c7 0008    	movt	r0, #0x7008
700a2fa0: 6800         	ldr	r0, [r0]
700a2fa2: 9905         	ldr	r1, [sp, #0x14]
700a2fa4: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a2fa8: 9006         	str	r0, [sp, #0x18]
700a2faa: 9806         	ldr	r0, [sp, #0x18]
700a2fac: f64a 11cc    	movw	r1, #0xa9cc
700a2fb0: f2c7 0108    	movt	r1, #0x7008
700a2fb4: 6809         	ldr	r1, [r1]
700a2fb6: 4288         	cmp	r0, r1
700a2fb8: d313         	blo	0x700a2fe2 <_tx_timer_expiration_process+0x1f2> @ imm = #0x26
700a2fba: e7ff         	b	0x700a2fbc <_tx_timer_expiration_process+0x1cc> @ imm = #-0x2
700a2fbc: 9806         	ldr	r0, [sp, #0x18]
700a2fbe: f64a 11cc    	movw	r1, #0xa9cc
700a2fc2: f2c7 0108    	movt	r1, #0x7008
700a2fc6: 6809         	ldr	r1, [r1]
700a2fc8: 1a40         	subs	r0, r0, r1
700a2fca: 1080         	asrs	r0, r0, #0x2
700a2fcc: 9004         	str	r0, [sp, #0x10]
700a2fce: f64a 10d0    	movw	r0, #0xa9d0
700a2fd2: f2c7 0008    	movt	r0, #0x7008
700a2fd6: 6800         	ldr	r0, [r0]
700a2fd8: 9904         	ldr	r1, [sp, #0x10]
700a2fda: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a2fde: 9006         	str	r0, [sp, #0x18]
700a2fe0: e7ff         	b	0x700a2fe2 <_tx_timer_expiration_process+0x1f2> @ imm = #-0x2
700a2fe2: 9806         	ldr	r0, [sp, #0x18]
700a2fe4: 6800         	ldr	r0, [r0]
700a2fe6: b940         	cbnz	r0, 0x700a2ffa <_tx_timer_expiration_process+0x20a> @ imm = #0x10
700a2fe8: e7ff         	b	0x700a2fea <_tx_timer_expiration_process+0x1fa> @ imm = #-0x2
700a2fea: 9803         	ldr	r0, [sp, #0xc]
700a2fec: 6100         	str	r0, [r0, #0x10]
700a2fee: 9803         	ldr	r0, [sp, #0xc]
700a2ff0: 6140         	str	r0, [r0, #0x14]
700a2ff2: 9803         	ldr	r0, [sp, #0xc]
700a2ff4: 9906         	ldr	r1, [sp, #0x18]
700a2ff6: 6008         	str	r0, [r1]
700a2ff8: e012         	b	0x700a3020 <_tx_timer_expiration_process+0x230> @ imm = #0x24
700a2ffa: 9806         	ldr	r0, [sp, #0x18]
700a2ffc: 6800         	ldr	r0, [r0]
700a2ffe: 9008         	str	r0, [sp, #0x20]
700a3000: 9808         	ldr	r0, [sp, #0x20]
700a3002: 6940         	ldr	r0, [r0, #0x14]
700a3004: 9007         	str	r0, [sp, #0x1c]
700a3006: 9803         	ldr	r0, [sp, #0xc]
700a3008: 9907         	ldr	r1, [sp, #0x1c]
700a300a: 6108         	str	r0, [r1, #0x10]
700a300c: 9803         	ldr	r0, [sp, #0xc]
700a300e: 9908         	ldr	r1, [sp, #0x20]
700a3010: 6148         	str	r0, [r1, #0x14]
700a3012: 9808         	ldr	r0, [sp, #0x20]
700a3014: 9903         	ldr	r1, [sp, #0xc]
700a3016: 6108         	str	r0, [r1, #0x10]
700a3018: 9807         	ldr	r0, [sp, #0x1c]
700a301a: 9903         	ldr	r1, [sp, #0xc]
700a301c: 6148         	str	r0, [r1, #0x14]
700a301e: e7ff         	b	0x700a3020 <_tx_timer_expiration_process+0x230> @ imm = #-0x2
700a3020: 9806         	ldr	r0, [sp, #0x18]
700a3022: 9903         	ldr	r1, [sp, #0xc]
700a3024: 6188         	str	r0, [r1, #0x18]
700a3026: e7ff         	b	0x700a3028 <_tx_timer_expiration_process+0x238> @ imm = #-0x2
700a3028: e73b         	b	0x700a2ea2 <_tx_timer_expiration_process+0xb2> @ imm = #-0x18a
700a302a: e7ff         	b	0x700a302c <_tx_timer_expiration_process+0x23c> @ imm = #-0x2
700a302c: f64a 10c0    	movw	r0, #0xa9c0
700a3030: f2c7 0008    	movt	r0, #0x7008
700a3034: 6800         	ldr	r0, [r0]
700a3036: 2800         	cmp	r0, #0x0
700a3038: f47f aefa    	bne.w	0x700a2e30 <_tx_timer_expiration_process+0x40> @ imm = #-0x20c
700a303c: e7ff         	b	0x700a303e <_tx_timer_expiration_process+0x24e> @ imm = #-0x2
700a303e: f64a 11d4    	movw	r1, #0xa9d4
700a3042: f2c7 0108    	movt	r1, #0x7008
700a3046: 2000         	movs	r0, #0x0
700a3048: 6008         	str	r0, [r1]
700a304a: e7ff         	b	0x700a304c <_tx_timer_expiration_process+0x25c> @ imm = #-0x2
700a304c: e7ff         	b	0x700a304e <_tx_timer_expiration_process+0x25e> @ imm = #-0x2
700a304e: 980b         	ldr	r0, [sp, #0x2c]
700a3050: f7fe ee70    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x1320
700a3054: b00c         	add	sp, #0x30
700a3056: bd80         	pop	{r7, pc}
		...

700a3060 <Udma_chConfigRx>:
700a3060: b580         	push	{r7, lr}
700a3062: b09c         	sub	sp, #0x70
700a3064: 901b         	str	r0, [sp, #0x6c]
700a3066: 911a         	str	r1, [sp, #0x68]
700a3068: 2000         	movs	r0, #0x0
700a306a: 9019         	str	r0, [sp, #0x64]
700a306c: 981b         	ldr	r0, [sp, #0x6c]
700a306e: 9017         	str	r0, [sp, #0x5c]
700a3070: 9817         	ldr	r0, [sp, #0x5c]
700a3072: b188         	cbz	r0, 0x700a3098 <Udma_chConfigRx+0x38> @ imm = #0x22
700a3074: e7ff         	b	0x700a3076 <Udma_chConfigRx+0x16> @ imm = #-0x2
700a3076: 9817         	ldr	r0, [sp, #0x5c]
700a3078: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700a307c: f64a 31cd    	movw	r1, #0xabcd
700a3080: f6ca 31dc    	movt	r1, #0xabdc
700a3084: 4288         	cmp	r0, r1
700a3086: d107         	bne	0x700a3098 <Udma_chConfigRx+0x38> @ imm = #0xe
700a3088: e7ff         	b	0x700a308a <Udma_chConfigRx+0x2a> @ imm = #-0x2
700a308a: 9817         	ldr	r0, [sp, #0x5c]
700a308c: 6800         	ldr	r0, [r0]
700a308e: f000 0002    	and	r0, r0, #0x2
700a3092: 2802         	cmp	r0, #0x2
700a3094: d004         	beq	0x700a30a0 <Udma_chConfigRx+0x40> @ imm = #0x8
700a3096: e7ff         	b	0x700a3098 <Udma_chConfigRx+0x38> @ imm = #-0x2
700a3098: f06f 0001    	mvn	r0, #0x1
700a309c: 9019         	str	r0, [sp, #0x64]
700a309e: e7ff         	b	0x700a30a0 <Udma_chConfigRx+0x40> @ imm = #-0x2
700a30a0: 9819         	ldr	r0, [sp, #0x64]
700a30a2: b9a8         	cbnz	r0, 0x700a30d0 <Udma_chConfigRx+0x70> @ imm = #0x2a
700a30a4: e7ff         	b	0x700a30a6 <Udma_chConfigRx+0x46> @ imm = #-0x2
700a30a6: 9817         	ldr	r0, [sp, #0x5c]
700a30a8: 6e80         	ldr	r0, [r0, #0x68]
700a30aa: 9018         	str	r0, [sp, #0x60]
700a30ac: 9818         	ldr	r0, [sp, #0x60]
700a30ae: b150         	cbz	r0, 0x700a30c6 <Udma_chConfigRx+0x66> @ imm = #0x14
700a30b0: e7ff         	b	0x700a30b2 <Udma_chConfigRx+0x52> @ imm = #-0x2
700a30b2: 9818         	ldr	r0, [sp, #0x60]
700a30b4: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a30b8: f64a 31cd    	movw	r1, #0xabcd
700a30bc: f6ca 31dc    	movt	r1, #0xabdc
700a30c0: 4288         	cmp	r0, r1
700a30c2: d004         	beq	0x700a30ce <Udma_chConfigRx+0x6e> @ imm = #0x8
700a30c4: e7ff         	b	0x700a30c6 <Udma_chConfigRx+0x66> @ imm = #-0x2
700a30c6: f04f 30ff    	mov.w	r0, #0xffffffff
700a30ca: 9019         	str	r0, [sp, #0x64]
700a30cc: e7ff         	b	0x700a30ce <Udma_chConfigRx+0x6e> @ imm = #-0x2
700a30ce: e7ff         	b	0x700a30d0 <Udma_chConfigRx+0x70> @ imm = #-0x2
700a30d0: 9819         	ldr	r0, [sp, #0x64]
700a30d2: 2800         	cmp	r0, #0x0
700a30d4: f040 80f4    	bne.w	0x700a32c0 <Udma_chConfigRx+0x260> @ imm = #0x1e8
700a30d8: e7ff         	b	0x700a30da <Udma_chConfigRx+0x7a> @ imm = #-0x2
700a30da: 9818         	ldr	r0, [sp, #0x60]
700a30dc: 6800         	ldr	r0, [r0]
700a30de: 2801         	cmp	r0, #0x1
700a30e0: d107         	bne	0x700a30f2 <Udma_chConfigRx+0x92> @ imm = #0xe
700a30e2: e7ff         	b	0x700a30e4 <Udma_chConfigRx+0x84> @ imm = #-0x2
700a30e4: 9817         	ldr	r0, [sp, #0x5c]
700a30e6: 7800         	ldrb	r0, [r0]
700a30e8: 0740         	lsls	r0, r0, #0x1d
700a30ea: 2800         	cmp	r0, #0x0
700a30ec: d501         	bpl	0x700a30f2 <Udma_chConfigRx+0x92> @ imm = #0x2
700a30ee: e7ff         	b	0x700a30f0 <Udma_chConfigRx+0x90> @ imm = #-0x2
700a30f0: e0e5         	b	0x700a32be <Udma_chConfigRx+0x25e> @ imm = #0x1ca
700a30f2: f645 70ff    	movw	r0, #0x5fff
700a30f6: f8cd 0042    	str.w	r0, [sp, #0x42]
700a30fa: 9818         	ldr	r0, [sp, #0x60]
700a30fc: f8b0 00e2    	ldrh.w	r0, [r0, #0xe2]
700a3100: f8ad 0046    	strh.w	r0, [sp, #0x46]
700a3104: 9817         	ldr	r0, [sp, #0x5c]
700a3106: 6f00         	ldr	r0, [r0, #0x70]
700a3108: f8ad 0048    	strh.w	r0, [sp, #0x48]
700a310c: 981a         	ldr	r0, [sp, #0x68]
700a310e: 7800         	ldrb	r0, [r0]
700a3110: f88d 0056    	strb.w	r0, [sp, #0x56]
700a3114: 981a         	ldr	r0, [sp, #0x68]
700a3116: 7840         	ldrb	r0, [r0, #0x1]
700a3118: f88d 0057    	strb.w	r0, [sp, #0x57]
700a311c: 981a         	ldr	r0, [sp, #0x68]
700a311e: 7880         	ldrb	r0, [r0, #0x2]
700a3120: f88d 0058    	strb.w	r0, [sp, #0x58]
700a3124: 981a         	ldr	r0, [sp, #0x68]
700a3126: 8880         	ldrh	r0, [r0, #0x4]
700a3128: f8ad 004a    	strh.w	r0, [sp, #0x4a]
700a312c: 981a         	ldr	r0, [sp, #0x68]
700a312e: 7980         	ldrb	r0, [r0, #0x6]
700a3130: f88d 004e    	strb.w	r0, [sp, #0x4e]
700a3134: 981a         	ldr	r0, [sp, #0x68]
700a3136: 79c0         	ldrb	r0, [r0, #0x7]
700a3138: f88d 004f    	strb.w	r0, [sp, #0x4f]
700a313c: 981a         	ldr	r0, [sp, #0x68]
700a313e: 7a00         	ldrb	r0, [r0, #0x8]
700a3140: f88d 0050    	strb.w	r0, [sp, #0x50]
700a3144: 981a         	ldr	r0, [sp, #0x68]
700a3146: 7a40         	ldrb	r0, [r0, #0x9]
700a3148: f88d 0051    	strb.w	r0, [sp, #0x51]
700a314c: 981a         	ldr	r0, [sp, #0x68]
700a314e: 8940         	ldrh	r0, [r0, #0xa]
700a3150: f8ad 0052    	strh.w	r0, [sp, #0x52]
700a3154: 981a         	ldr	r0, [sp, #0x68]
700a3156: 8980         	ldrh	r0, [r0, #0xc]
700a3158: f8ad 0054    	strh.w	r0, [sp, #0x54]
700a315c: 981a         	ldr	r0, [sp, #0x68]
700a315e: 7c80         	ldrb	r0, [r0, #0x12]
700a3160: f88d 0059    	strb.w	r0, [sp, #0x59]
700a3164: 981a         	ldr	r0, [sp, #0x68]
700a3166: 7cc0         	ldrb	r0, [r0, #0x13]
700a3168: f88d 005a    	strb.w	r0, [sp, #0x5a]
700a316c: 981a         	ldr	r0, [sp, #0x68]
700a316e: 7e00         	ldrb	r0, [r0, #0x18]
700a3170: f88d 005b    	strb.w	r0, [sp, #0x5b]
700a3174: 9817         	ldr	r0, [sp, #0x5c]
700a3176: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a317a: b138         	cbz	r0, 0x700a318c <Udma_chConfigRx+0x12c> @ imm = #0xe
700a317c: e7ff         	b	0x700a317e <Udma_chConfigRx+0x11e> @ imm = #-0x2
700a317e: 9817         	ldr	r0, [sp, #0x5c]
700a3180: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a3184: 8880         	ldrh	r0, [r0, #0x4]
700a3186: f8ad 004c    	strh.w	r0, [sp, #0x4c]
700a318a: e004         	b	0x700a3196 <Udma_chConfigRx+0x136> @ imm = #0x8
700a318c: f64f 70ff    	movw	r0, #0xffff
700a3190: f8ad 004c    	strh.w	r0, [sp, #0x4c]
700a3194: e7ff         	b	0x700a3196 <Udma_chConfigRx+0x136> @ imm = #-0x2
700a3196: f10d 003a    	add.w	r0, sp, #0x3a
700a319a: f10d 0132    	add.w	r1, sp, #0x32
700a319e: f04f 32ff    	mov.w	r2, #0xffffffff
700a31a2: f00d ff85    	bl	0x700b10b0 <Sciclient_rmUdmapRxChCfg> @ imm = #0xdf0a
700a31a6: 9019         	str	r0, [sp, #0x64]
700a31a8: 9819         	ldr	r0, [sp, #0x64]
700a31aa: b108         	cbz	r0, 0x700a31b0 <Udma_chConfigRx+0x150> @ imm = #0x2
700a31ac: e7ff         	b	0x700a31ae <Udma_chConfigRx+0x14e> @ imm = #-0x2
700a31ae: e7ff         	b	0x700a31b0 <Udma_chConfigRx+0x150> @ imm = #-0x2
700a31b0: 9817         	ldr	r0, [sp, #0x5c]
700a31b2: 6800         	ldr	r0, [r0]
700a31b4: f000 0008    	and	r0, r0, #0x8
700a31b8: 2808         	cmp	r0, #0x8
700a31ba: d006         	beq	0x700a31ca <Udma_chConfigRx+0x16a> @ imm = #0xc
700a31bc: e7ff         	b	0x700a31be <Udma_chConfigRx+0x15e> @ imm = #-0x2
700a31be: 9817         	ldr	r0, [sp, #0x5c]
700a31c0: 7800         	ldrb	r0, [r0]
700a31c2: 06c0         	lsls	r0, r0, #0x1b
700a31c4: 2800         	cmp	r0, #0x0
700a31c6: d569         	bpl	0x700a329c <Udma_chConfigRx+0x23c> @ imm = #0xd2
700a31c8: e7ff         	b	0x700a31ca <Udma_chConfigRx+0x16a> @ imm = #-0x2
700a31ca: 981a         	ldr	r0, [sp, #0x68]
700a31cc: 6940         	ldr	r0, [r0, #0x14]
700a31ce: 2801         	cmp	r0, #0x1
700a31d0: d164         	bne	0x700a329c <Udma_chConfigRx+0x23c> @ imm = #0xc8
700a31d2: e7ff         	b	0x700a31d4 <Udma_chConfigRx+0x174> @ imm = #-0x2
700a31d4: 9817         	ldr	r0, [sp, #0x5c]
700a31d6: 6801         	ldr	r1, [r0]
700a31d8: a801         	add	r0, sp, #0x4
700a31da: f00a ff19    	bl	0x700ae010 <UdmaFlowPrms_init> @ imm = #0xae32
700a31de: 981a         	ldr	r0, [sp, #0x68]
700a31e0: 7bc0         	ldrb	r0, [r0, #0xf]
700a31e2: f88d 0009    	strb.w	r0, [sp, #0x9]
700a31e6: 981a         	ldr	r0, [sp, #0x68]
700a31e8: 7b80         	ldrb	r0, [r0, #0xe]
700a31ea: f88d 0008    	strb.w	r0, [sp, #0x8]
700a31ee: 981a         	ldr	r0, [sp, #0x68]
700a31f0: 7c00         	ldrb	r0, [r0, #0x10]
700a31f2: f88d 000a    	strb.w	r0, [sp, #0xa]
700a31f6: 981a         	ldr	r0, [sp, #0x68]
700a31f8: 7c40         	ldrb	r0, [r0, #0x11]
700a31fa: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a31fe: 9817         	ldr	r0, [sp, #0x5c]
700a3200: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a3204: b928         	cbnz	r0, 0x700a3212 <Udma_chConfigRx+0x1b2> @ imm = #0xa
700a3206: e7ff         	b	0x700a3208 <Udma_chConfigRx+0x1a8> @ imm = #-0x2
700a3208: f64f 70ff    	movw	r0, #0xffff
700a320c: f8ad 0002    	strh.w	r0, [sp, #0x2]
700a3210: e006         	b	0x700a3220 <Udma_chConfigRx+0x1c0> @ imm = #0xc
700a3212: 9817         	ldr	r0, [sp, #0x5c]
700a3214: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a3218: 8880         	ldrh	r0, [r0, #0x4]
700a321a: f8ad 0002    	strh.w	r0, [sp, #0x2]
700a321e: e7ff         	b	0x700a3220 <Udma_chConfigRx+0x1c0> @ imm = #-0x2
700a3220: 9817         	ldr	r0, [sp, #0x5c]
700a3222: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700a3226: b928         	cbnz	r0, 0x700a3234 <Udma_chConfigRx+0x1d4> @ imm = #0xa
700a3228: e7ff         	b	0x700a322a <Udma_chConfigRx+0x1ca> @ imm = #-0x2
700a322a: f64f 70ff    	movw	r0, #0xffff
700a322e: f8ad 0000    	strh.w	r0, [sp]
700a3232: e006         	b	0x700a3242 <Udma_chConfigRx+0x1e2> @ imm = #0xc
700a3234: 9817         	ldr	r0, [sp, #0x5c]
700a3236: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700a323a: 8880         	ldrh	r0, [r0, #0x4]
700a323c: f8ad 0000    	strh.w	r0, [sp]
700a3240: e7ff         	b	0x700a3242 <Udma_chConfigRx+0x1e2> @ imm = #-0x2
700a3242: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700a3246: f8ad 0010    	strh.w	r0, [sp, #0x10]
700a324a: f8bd 0000    	ldrh.w	r0, [sp]
700a324e: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a3252: f8bd 0000    	ldrh.w	r0, [sp]
700a3256: f8ad 002a    	strh.w	r0, [sp, #0x2a]
700a325a: f8bd 0000    	ldrh.w	r0, [sp]
700a325e: f8ad 002c    	strh.w	r0, [sp, #0x2c]
700a3262: f8bd 0000    	ldrh.w	r0, [sp]
700a3266: f8ad 002e    	strh.w	r0, [sp, #0x2e]
700a326a: f8bd 0000    	ldrh.w	r0, [sp]
700a326e: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a3272: f8bd 0000    	ldrh.w	r0, [sp]
700a3276: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a327a: f8bd 0000    	ldrh.w	r0, [sp]
700a327e: f8ad 0022    	strh.w	r0, [sp, #0x22]
700a3282: 9817         	ldr	r0, [sp, #0x5c]
700a3284: f8d0 01c8    	ldr.w	r0, [r0, #0x1c8]
700a3288: 2100         	movs	r1, #0x0
700a328a: aa01         	add	r2, sp, #0x4
700a328c: f001 fd08    	bl	0x700a4ca0 <Udma_flowConfig> @ imm = #0x1a10
700a3290: 9019         	str	r0, [sp, #0x64]
700a3292: 9819         	ldr	r0, [sp, #0x64]
700a3294: b108         	cbz	r0, 0x700a329a <Udma_chConfigRx+0x23a> @ imm = #0x2
700a3296: e7ff         	b	0x700a3298 <Udma_chConfigRx+0x238> @ imm = #-0x2
700a3298: e7ff         	b	0x700a329a <Udma_chConfigRx+0x23a> @ imm = #-0x2
700a329a: e7ff         	b	0x700a329c <Udma_chConfigRx+0x23c> @ imm = #-0x2
700a329c: 9819         	ldr	r0, [sp, #0x64]
700a329e: b968         	cbnz	r0, 0x700a32bc <Udma_chConfigRx+0x25c> @ imm = #0x1a
700a32a0: e7ff         	b	0x700a32a2 <Udma_chConfigRx+0x242> @ imm = #-0x2
700a32a2: 9817         	ldr	r0, [sp, #0x5c]
700a32a4: f500 70fc    	add.w	r0, r0, #0x1f8
700a32a8: 991a         	ldr	r1, [sp, #0x68]
700a32aa: e8b1 100c    	ldm.w	r1!, {r2, r3, r12}
700a32ae: e8a0 100c    	stm.w	r0!, {r2, r3, r12}
700a32b2: e891 500c    	ldm.w	r1, {r2, r3, r12, lr}
700a32b6: e880 500c    	stm.w	r0, {r2, r3, r12, lr}
700a32ba: e7ff         	b	0x700a32bc <Udma_chConfigRx+0x25c> @ imm = #-0x2
700a32bc: e7ff         	b	0x700a32be <Udma_chConfigRx+0x25e> @ imm = #-0x2
700a32be: e7ff         	b	0x700a32c0 <Udma_chConfigRx+0x260> @ imm = #-0x2
700a32c0: 9819         	ldr	r0, [sp, #0x64]
700a32c2: b01c         	add	sp, #0x70
700a32c4: bd80         	pop	{r7, pc}
		...
700a32ce: 0000         	movs	r0, r0

700a32d0 <Sciclient_rmIrqFindRoute>:
700a32d0: b580         	push	{r7, lr}
700a32d2: b08a         	sub	sp, #0x28
700a32d4: 9009         	str	r0, [sp, #0x24]
700a32d6: 2000         	movs	r0, #0x0
700a32d8: 9008         	str	r0, [sp, #0x20]
700a32da: 9809         	ldr	r0, [sp, #0x24]
700a32dc: 88c0         	ldrh	r0, [r0, #0x6]
700a32de: f00f fbe7    	bl	0x700b2ab0 <Sciclient_rmIrIsIr> @ imm = #0xf7ce
700a32e2: b930         	cbnz	r0, 0x700a32f2 <Sciclient_rmIrqFindRoute+0x22> @ imm = #0xc
700a32e4: e7ff         	b	0x700a32e6 <Sciclient_rmIrqFindRoute+0x16> @ imm = #-0x2
700a32e6: 9809         	ldr	r0, [sp, #0x24]
700a32e8: 8940         	ldrh	r0, [r0, #0xa]
700a32ea: f00f fbe1    	bl	0x700b2ab0 <Sciclient_rmIrIsIr> @ imm = #0xf7c2
700a32ee: b120         	cbz	r0, 0x700a32fa <Sciclient_rmIrqFindRoute+0x2a> @ imm = #0x8
700a32f0: e7ff         	b	0x700a32f2 <Sciclient_rmIrqFindRoute+0x22> @ imm = #-0x2
700a32f2: f06f 0001    	mvn	r0, #0x1
700a32f6: 9008         	str	r0, [sp, #0x20]
700a32f8: e7ff         	b	0x700a32fa <Sciclient_rmIrqFindRoute+0x2a> @ imm = #-0x2
700a32fa: 9808         	ldr	r0, [sp, #0x20]
700a32fc: bb20         	cbnz	r0, 0x700a3348 <Sciclient_rmIrqFindRoute+0x78> @ imm = #0x48
700a32fe: e7ff         	b	0x700a3300 <Sciclient_rmIrqFindRoute+0x30> @ imm = #-0x2
700a3300: 9809         	ldr	r0, [sp, #0x24]
700a3302: 8a00         	ldrh	r0, [r0, #0x10]
700a3304: 28ff         	cmp	r0, #0xff
700a3306: d015         	beq	0x700a3334 <Sciclient_rmIrqFindRoute+0x64> @ imm = #0x2a
700a3308: e7ff         	b	0x700a330a <Sciclient_rmIrqFindRoute+0x3a> @ imm = #-0x2
700a330a: 9809         	ldr	r0, [sp, #0x24]
700a330c: 6800         	ldr	r0, [r0]
700a330e: 2104         	movs	r1, #0x4
700a3310: f00f fd06    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0xfa0c
700a3314: b170         	cbz	r0, 0x700a3334 <Sciclient_rmIrqFindRoute+0x64> @ imm = #0x1c
700a3316: e7ff         	b	0x700a3318 <Sciclient_rmIrqFindRoute+0x48> @ imm = #-0x2
700a3318: 9809         	ldr	r0, [sp, #0x24]
700a331a: 6800         	ldr	r0, [r0]
700a331c: 2108         	movs	r1, #0x8
700a331e: f00f fcff    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0xf9fe
700a3322: b138         	cbz	r0, 0x700a3334 <Sciclient_rmIrqFindRoute+0x64> @ imm = #0xe
700a3324: e7ff         	b	0x700a3326 <Sciclient_rmIrqFindRoute+0x56> @ imm = #-0x2
700a3326: 9809         	ldr	r0, [sp, #0x24]
700a3328: 8a00         	ldrh	r0, [r0, #0x10]
700a332a: a905         	add	r1, sp, #0x14
700a332c: f007 fd80    	bl	0x700aae30 <Sciclient_rmIrqGetNode> @ imm = #0x7b00
700a3330: 9008         	str	r0, [sp, #0x20]
700a3332: e006         	b	0x700a3342 <Sciclient_rmIrqFindRoute+0x72> @ imm = #0xc
700a3334: 9809         	ldr	r0, [sp, #0x24]
700a3336: 88c0         	ldrh	r0, [r0, #0x6]
700a3338: a905         	add	r1, sp, #0x14
700a333a: f007 fd79    	bl	0x700aae30 <Sciclient_rmIrqGetNode> @ imm = #0x7af2
700a333e: 9008         	str	r0, [sp, #0x20]
700a3340: e7ff         	b	0x700a3342 <Sciclient_rmIrqFindRoute+0x72> @ imm = #-0x2
700a3342: 9805         	ldr	r0, [sp, #0x14]
700a3344: 9004         	str	r0, [sp, #0x10]
700a3346: e7ff         	b	0x700a3348 <Sciclient_rmIrqFindRoute+0x78> @ imm = #-0x2
700a3348: 9808         	ldr	r0, [sp, #0x20]
700a334a: b968         	cbnz	r0, 0x700a3368 <Sciclient_rmIrqFindRoute+0x98> @ imm = #0x1a
700a334c: e7ff         	b	0x700a334e <Sciclient_rmIrqFindRoute+0x7e> @ imm = #-0x2
700a334e: 2001         	movs	r0, #0x1
700a3350: 9002         	str	r0, [sp, #0x8]
700a3352: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a3356: f010 f88b    	bl	0x700b3470 <Sciclient_rmPsInit> @ imm = #0x10116
700a335a: 9802         	ldr	r0, [sp, #0x8]
700a335c: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a3360: 2000         	movs	r0, #0x0
700a3362: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a3366: e003         	b	0x700a3370 <Sciclient_rmIrqFindRoute+0xa0> @ imm = #0x6
700a3368: 2000         	movs	r0, #0x0
700a336a: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a336e: e7ff         	b	0x700a3370 <Sciclient_rmIrqFindRoute+0xa0> @ imm = #-0x2
700a3370: e7ff         	b	0x700a3372 <Sciclient_rmIrqFindRoute+0xa2> @ imm = #-0x2
700a3372: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700a3376: 07c0         	lsls	r0, r0, #0x1f
700a3378: 2800         	cmp	r0, #0x0
700a337a: f000 80ca    	beq.w	0x700a3512 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0x194
700a337e: e7ff         	b	0x700a3380 <Sciclient_rmIrqFindRoute+0xb0> @ imm = #-0x2
700a3380: 2000         	movs	r0, #0x0
700a3382: f88d 0019    	strb.w	r0, [sp, #0x19]
700a3386: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a338a: 9905         	ldr	r1, [sp, #0x14]
700a338c: 8849         	ldrh	r1, [r1, #0x2]
700a338e: 4288         	cmp	r0, r1
700a3390: f280 8087    	bge.w	0x700a34a2 <Sciclient_rmIrqFindRoute+0x1d2> @ imm = #0x10e
700a3394: e7ff         	b	0x700a3396 <Sciclient_rmIrqFindRoute+0xc6> @ imm = #-0x2
700a3396: 9805         	ldr	r0, [sp, #0x14]
700a3398: f8bd 101a    	ldrh.w	r1, [sp, #0x1a]
700a339c: aa03         	add	r2, sp, #0xc
700a339e: f00e fd47    	bl	0x700b1e30 <Sciclient_rmIrqGetNodeItf> @ imm = #0xea8e
700a33a2: 9008         	str	r0, [sp, #0x20]
700a33a4: 9808         	ldr	r0, [sp, #0x20]
700a33a6: b108         	cbz	r0, 0x700a33ac <Sciclient_rmIrqFindRoute+0xdc> @ imm = #0x2
700a33a8: e7ff         	b	0x700a33aa <Sciclient_rmIrqFindRoute+0xda> @ imm = #-0x2
700a33aa: e0b2         	b	0x700a3512 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0x164
700a33ac: 9805         	ldr	r0, [sp, #0x14]
700a33ae: 8800         	ldrh	r0, [r0]
700a33b0: f00f fb66    	bl	0x700b2a80 <Sciclient_rmIaIsIa> @ imm = #0xf6cc
700a33b4: b9d0         	cbnz	r0, 0x700a33ec <Sciclient_rmIrqFindRoute+0x11c> @ imm = #0x34
700a33b6: e7ff         	b	0x700a33b8 <Sciclient_rmIrqFindRoute+0xe8> @ imm = #-0x2
700a33b8: f00f fcca    	bl	0x700b2d50 <Sciclient_rmPsIsEmpty> @ imm = #0xf994
700a33bc: b1b0         	cbz	r0, 0x700a33ec <Sciclient_rmIrqFindRoute+0x11c> @ imm = #0x2c
700a33be: e7ff         	b	0x700a33c0 <Sciclient_rmIrqFindRoute+0xf0> @ imm = #-0x2
700a33c0: 9809         	ldr	r0, [sp, #0x24]
700a33c2: 8900         	ldrh	r0, [r0, #0x8]
700a33c4: 9903         	ldr	r1, [sp, #0xc]
700a33c6: 8809         	ldrh	r1, [r1]
700a33c8: 4288         	cmp	r0, r1
700a33ca: db09         	blt	0x700a33e0 <Sciclient_rmIrqFindRoute+0x110> @ imm = #0x12
700a33cc: e7ff         	b	0x700a33ce <Sciclient_rmIrqFindRoute+0xfe> @ imm = #-0x2
700a33ce: 9809         	ldr	r0, [sp, #0x24]
700a33d0: 8900         	ldrh	r0, [r0, #0x8]
700a33d2: 9a03         	ldr	r2, [sp, #0xc]
700a33d4: 8811         	ldrh	r1, [r2]
700a33d6: 8892         	ldrh	r2, [r2, #0x4]
700a33d8: 4411         	add	r1, r2
700a33da: 4288         	cmp	r0, r1
700a33dc: db06         	blt	0x700a33ec <Sciclient_rmIrqFindRoute+0x11c> @ imm = #0xc
700a33de: e7ff         	b	0x700a33e0 <Sciclient_rmIrqFindRoute+0x110> @ imm = #-0x2
700a33e0: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a33e4: 3001         	adds	r0, #0x1
700a33e6: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a33ea: e059         	b	0x700a34a0 <Sciclient_rmIrqFindRoute+0x1d0> @ imm = #0xb2
700a33ec: f010 fbb0    	bl	0x700b3b50 <Sciclient_rmPsGetPsp> @ imm = #0x10760
700a33f0: f8bd 101c    	ldrh.w	r1, [sp, #0x1c]
700a33f4: 4288         	cmp	r0, r1
700a33f6: da1e         	bge	0x700a3436 <Sciclient_rmIrqFindRoute+0x166> @ imm = #0x3c
700a33f8: e7ff         	b	0x700a33fa <Sciclient_rmIrqFindRoute+0x12a> @ imm = #-0x2
700a33fa: 9805         	ldr	r0, [sp, #0x14]
700a33fc: f8bd 101a    	ldrh.w	r1, [sp, #0x1a]
700a3400: f00d fbe6    	bl	0x700b0bd0 <Sciclient_rmPsPush> @ imm = #0xd7cc
700a3404: 9008         	str	r0, [sp, #0x20]
700a3406: 9808         	ldr	r0, [sp, #0x20]
700a3408: b108         	cbz	r0, 0x700a340e <Sciclient_rmIrqFindRoute+0x13e> @ imm = #0x2
700a340a: e7ff         	b	0x700a340c <Sciclient_rmIrqFindRoute+0x13c> @ imm = #-0x2
700a340c: e081         	b	0x700a3512 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0x102
700a340e: 9803         	ldr	r0, [sp, #0xc]
700a3410: 88c0         	ldrh	r0, [r0, #0x6]
700a3412: a905         	add	r1, sp, #0x14
700a3414: f007 fd0c    	bl	0x700aae30 <Sciclient_rmIrqGetNode> @ imm = #0x7a18
700a3418: 9008         	str	r0, [sp, #0x20]
700a341a: 9805         	ldr	r0, [sp, #0x14]
700a341c: b930         	cbnz	r0, 0x700a342c <Sciclient_rmIrqFindRoute+0x15c> @ imm = #0xc
700a341e: e7ff         	b	0x700a3420 <Sciclient_rmIrqFindRoute+0x150> @ imm = #-0x2
700a3420: 2001         	movs	r0, #0x1
700a3422: f88d 0019    	strb.w	r0, [sp, #0x19]
700a3426: 2000         	movs	r0, #0x0
700a3428: 9008         	str	r0, [sp, #0x20]
700a342a: e003         	b	0x700a3434 <Sciclient_rmIrqFindRoute+0x164> @ imm = #0x6
700a342c: 2000         	movs	r0, #0x0
700a342e: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a3432: e7ff         	b	0x700a3434 <Sciclient_rmIrqFindRoute+0x164> @ imm = #-0x2
700a3434: e033         	b	0x700a349e <Sciclient_rmIrqFindRoute+0x1ce> @ imm = #0x66
700a3436: 9803         	ldr	r0, [sp, #0xc]
700a3438: 88c0         	ldrh	r0, [r0, #0x6]
700a343a: 9909         	ldr	r1, [sp, #0x24]
700a343c: 8949         	ldrh	r1, [r1, #0xa]
700a343e: 4288         	cmp	r0, r1
700a3440: d127         	bne	0x700a3492 <Sciclient_rmIrqFindRoute+0x1c2> @ imm = #0x4e
700a3442: e7ff         	b	0x700a3444 <Sciclient_rmIrqFindRoute+0x174> @ imm = #-0x2
700a3444: 9809         	ldr	r0, [sp, #0x24]
700a3446: 8980         	ldrh	r0, [r0, #0xc]
700a3448: 9903         	ldr	r1, [sp, #0xc]
700a344a: 8849         	ldrh	r1, [r1, #0x2]
700a344c: 4288         	cmp	r0, r1
700a344e: db20         	blt	0x700a3492 <Sciclient_rmIrqFindRoute+0x1c2> @ imm = #0x40
700a3450: e7ff         	b	0x700a3452 <Sciclient_rmIrqFindRoute+0x182> @ imm = #-0x2
700a3452: 9809         	ldr	r0, [sp, #0x24]
700a3454: 8980         	ldrh	r0, [r0, #0xc]
700a3456: 9a03         	ldr	r2, [sp, #0xc]
700a3458: 8851         	ldrh	r1, [r2, #0x2]
700a345a: 8892         	ldrh	r2, [r2, #0x4]
700a345c: 4411         	add	r1, r2
700a345e: 4288         	cmp	r0, r1
700a3460: da17         	bge	0x700a3492 <Sciclient_rmIrqFindRoute+0x1c2> @ imm = #0x2e
700a3462: e7ff         	b	0x700a3464 <Sciclient_rmIrqFindRoute+0x194> @ imm = #-0x2
700a3464: 9805         	ldr	r0, [sp, #0x14]
700a3466: f8bd 101a    	ldrh.w	r1, [sp, #0x1a]
700a346a: f00d fbb1    	bl	0x700b0bd0 <Sciclient_rmPsPush> @ imm = #0xd762
700a346e: 9008         	str	r0, [sp, #0x20]
700a3470: 9808         	ldr	r0, [sp, #0x20]
700a3472: b108         	cbz	r0, 0x700a3478 <Sciclient_rmIrqFindRoute+0x1a8> @ imm = #0x2
700a3474: e7ff         	b	0x700a3476 <Sciclient_rmIrqFindRoute+0x1a6> @ imm = #-0x2
700a3476: e04c         	b	0x700a3512 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0x98
700a3478: 9809         	ldr	r0, [sp, #0x24]
700a347a: f7fb ffe1    	bl	0x7009f440 <Sciclient_rmIrqRouteValidate> @ imm = #-0x403e
700a347e: b108         	cbz	r0, 0x700a3484 <Sciclient_rmIrqFindRoute+0x1b4> @ imm = #0x2
700a3480: e7ff         	b	0x700a3482 <Sciclient_rmIrqFindRoute+0x1b2> @ imm = #-0x2
700a3482: e046         	b	0x700a3512 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0x8c
700a3484: a805         	add	r0, sp, #0x14
700a3486: f10d 011a    	add.w	r1, sp, #0x1a
700a348a: f00a ffa1    	bl	0x700ae3d0 <Sciclient_rmPsPop> @ imm = #0xaf42
700a348e: e7ff         	b	0x700a3490 <Sciclient_rmIrqFindRoute+0x1c0> @ imm = #-0x2
700a3490: e7ff         	b	0x700a3492 <Sciclient_rmIrqFindRoute+0x1c2> @ imm = #-0x2
700a3492: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a3496: 3001         	adds	r0, #0x1
700a3498: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a349c: e7ff         	b	0x700a349e <Sciclient_rmIrqFindRoute+0x1ce> @ imm = #-0x2
700a349e: e7ff         	b	0x700a34a0 <Sciclient_rmIrqFindRoute+0x1d0> @ imm = #-0x2
700a34a0: e003         	b	0x700a34aa <Sciclient_rmIrqFindRoute+0x1da> @ imm = #0x6
700a34a2: 2001         	movs	r0, #0x1
700a34a4: f88d 0019    	strb.w	r0, [sp, #0x19]
700a34a8: e7ff         	b	0x700a34aa <Sciclient_rmIrqFindRoute+0x1da> @ imm = #-0x2
700a34aa: f89d 0019    	ldrb.w	r0, [sp, #0x19]
700a34ae: 07c0         	lsls	r0, r0, #0x1f
700a34b0: b370         	cbz	r0, 0x700a3510 <Sciclient_rmIrqFindRoute+0x240> @ imm = #0x5c
700a34b2: e7ff         	b	0x700a34b4 <Sciclient_rmIrqFindRoute+0x1e4> @ imm = #-0x2
700a34b4: f00f fc4c    	bl	0x700b2d50 <Sciclient_rmPsIsEmpty> @ imm = #0xf898
700a34b8: b1c8         	cbz	r0, 0x700a34ee <Sciclient_rmIrqFindRoute+0x21e> @ imm = #0x32
700a34ba: e7ff         	b	0x700a34bc <Sciclient_rmIrqFindRoute+0x1ec> @ imm = #-0x2
700a34bc: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700a34c0: 3001         	adds	r0, #0x1
700a34c2: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a34c6: 9804         	ldr	r0, [sp, #0x10]
700a34c8: 9005         	str	r0, [sp, #0x14]
700a34ca: 2000         	movs	r0, #0x0
700a34cc: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a34d0: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700a34d4: 9001         	str	r0, [sp, #0x4]
700a34d6: f010 fb93    	bl	0x700b3c00 <Sciclient_rmPsGetMaxPsp> @ imm = #0x10726
700a34da: 4601         	mov	r1, r0
700a34dc: 9801         	ldr	r0, [sp, #0x4]
700a34de: 4288         	cmp	r0, r1
700a34e0: db04         	blt	0x700a34ec <Sciclient_rmIrqFindRoute+0x21c> @ imm = #0x8
700a34e2: e7ff         	b	0x700a34e4 <Sciclient_rmIrqFindRoute+0x214> @ imm = #-0x2
700a34e4: f04f 30ff    	mov.w	r0, #0xffffffff
700a34e8: 9008         	str	r0, [sp, #0x20]
700a34ea: e012         	b	0x700a3512 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0x24
700a34ec: e00f         	b	0x700a350e <Sciclient_rmIrqFindRoute+0x23e> @ imm = #0x1e
700a34ee: a805         	add	r0, sp, #0x14
700a34f0: f10d 011a    	add.w	r1, sp, #0x1a
700a34f4: f00a ff6c    	bl	0x700ae3d0 <Sciclient_rmPsPop> @ imm = #0xaed8
700a34f8: 9008         	str	r0, [sp, #0x20]
700a34fa: 9808         	ldr	r0, [sp, #0x20]
700a34fc: b108         	cbz	r0, 0x700a3502 <Sciclient_rmIrqFindRoute+0x232> @ imm = #0x2
700a34fe: e7ff         	b	0x700a3500 <Sciclient_rmIrqFindRoute+0x230> @ imm = #-0x2
700a3500: e007         	b	0x700a3512 <Sciclient_rmIrqFindRoute+0x242> @ imm = #0xe
700a3502: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a3506: 3001         	adds	r0, #0x1
700a3508: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a350c: e7ff         	b	0x700a350e <Sciclient_rmIrqFindRoute+0x23e> @ imm = #-0x2
700a350e: e7ff         	b	0x700a3510 <Sciclient_rmIrqFindRoute+0x240> @ imm = #-0x2
700a3510: e72f         	b	0x700a3372 <Sciclient_rmIrqFindRoute+0xa2> @ imm = #-0x1a2
700a3512: 9808         	ldr	r0, [sp, #0x20]
700a3514: b00a         	add	sp, #0x28
700a3516: bd80         	pop	{r7, pc}
		...

700a3520 <UART_fifoConfig>:
700a3520: b580         	push	{r7, lr}
700a3522: b092         	sub	sp, #0x48
700a3524: 9011         	str	r0, [sp, #0x44]
700a3526: 9110         	str	r1, [sp, #0x40]
700a3528: 2000         	movs	r0, #0x0
700a352a: 900c         	str	r0, [sp, #0x30]
700a352c: 9810         	ldr	r0, [sp, #0x40]
700a352e: f3c0 6083    	ubfx	r0, r0, #0x1a, #0x4
700a3532: 900b         	str	r0, [sp, #0x2c]
700a3534: 9810         	ldr	r0, [sp, #0x40]
700a3536: f3c0 5083    	ubfx	r0, r0, #0x16, #0x4
700a353a: 900a         	str	r0, [sp, #0x28]
700a353c: 9810         	ldr	r0, [sp, #0x40]
700a353e: f3c0 3087    	ubfx	r0, r0, #0xe, #0x8
700a3542: 9009         	str	r0, [sp, #0x24]
700a3544: 9810         	ldr	r0, [sp, #0x40]
700a3546: f3c0 1087    	ubfx	r0, r0, #0x6, #0x8
700a354a: 9008         	str	r0, [sp, #0x20]
700a354c: 9810         	ldr	r0, [sp, #0x40]
700a354e: f3c0 1040    	ubfx	r0, r0, #0x5, #0x1
700a3552: 9007         	str	r0, [sp, #0x1c]
700a3554: 9810         	ldr	r0, [sp, #0x40]
700a3556: f3c0 1000    	ubfx	r0, r0, #0x4, #0x1
700a355a: 9006         	str	r0, [sp, #0x18]
700a355c: 9810         	ldr	r0, [sp, #0x40]
700a355e: f3c0 00c0    	ubfx	r0, r0, #0x3, #0x1
700a3562: 9005         	str	r0, [sp, #0x14]
700a3564: 9810         	ldr	r0, [sp, #0x40]
700a3566: f000 0007    	and	r0, r0, #0x7
700a356a: 9004         	str	r0, [sp, #0x10]
700a356c: 9811         	ldr	r0, [sp, #0x44]
700a356e: f00e ff37    	bl	0x700b23e0 <UART_enhanFuncEnable> @ imm = #0xee6e
700a3572: 900f         	str	r0, [sp, #0x3c]
700a3574: 9811         	ldr	r0, [sp, #0x44]
700a3576: f00a fcab    	bl	0x700aded0 <UART_subConfigTCRTLRModeEn> @ imm = #0xa956
700a357a: 900e         	str	r0, [sp, #0x38]
700a357c: 980c         	ldr	r0, [sp, #0x30]
700a357e: f040 0001    	orr	r0, r0, #0x1
700a3582: 900c         	str	r0, [sp, #0x30]
700a3584: 980a         	ldr	r0, [sp, #0x28]
700a3586: 2801         	cmp	r0, #0x1
700a3588: d033         	beq	0x700a35f2 <UART_fifoConfig+0xd2> @ imm = #0x66
700a358a: e7ff         	b	0x700a358c <UART_fifoConfig+0x6c> @ imm = #-0x2
700a358c: 9811         	ldr	r0, [sp, #0x44]
700a358e: 3040         	adds	r0, #0x40
700a3590: 2180         	movs	r1, #0x80
700a3592: 2207         	movs	r2, #0x7
700a3594: 2300         	movs	r3, #0x0
700a3596: 9303         	str	r3, [sp, #0xc]
700a3598: f00f f982    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #0xf304
700a359c: 9b03         	ldr	r3, [sp, #0xc]
700a359e: 9811         	ldr	r0, [sp, #0x44]
700a35a0: 301c         	adds	r0, #0x1c
700a35a2: 21f0         	movs	r1, #0xf0
700a35a4: 2204         	movs	r2, #0x4
700a35a6: f00f f97b    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #0xf2f6
700a35aa: 980c         	ldr	r0, [sp, #0x30]
700a35ac: f020 00c0    	bic	r0, r0, #0xc0
700a35b0: 900c         	str	r0, [sp, #0x30]
700a35b2: 9808         	ldr	r0, [sp, #0x20]
700a35b4: 2808         	cmp	r0, #0x8
700a35b6: d00c         	beq	0x700a35d2 <UART_fifoConfig+0xb2> @ imm = #0x18
700a35b8: e7ff         	b	0x700a35ba <UART_fifoConfig+0x9a> @ imm = #-0x2
700a35ba: 9808         	ldr	r0, [sp, #0x20]
700a35bc: 2810         	cmp	r0, #0x10
700a35be: d008         	beq	0x700a35d2 <UART_fifoConfig+0xb2> @ imm = #0x10
700a35c0: e7ff         	b	0x700a35c2 <UART_fifoConfig+0xa2> @ imm = #-0x2
700a35c2: 9808         	ldr	r0, [sp, #0x20]
700a35c4: 2838         	cmp	r0, #0x38
700a35c6: d004         	beq	0x700a35d2 <UART_fifoConfig+0xb2> @ imm = #0x8
700a35c8: e7ff         	b	0x700a35ca <UART_fifoConfig+0xaa> @ imm = #-0x2
700a35ca: 9808         	ldr	r0, [sp, #0x20]
700a35cc: 283c         	cmp	r0, #0x3c
700a35ce: d107         	bne	0x700a35e0 <UART_fifoConfig+0xc0> @ imm = #0xe
700a35d0: e7ff         	b	0x700a35d2 <UART_fifoConfig+0xb2> @ imm = #-0x2
700a35d2: 9808         	ldr	r0, [sp, #0x20]
700a35d4: f000 01c0    	and	r1, r0, #0xc0
700a35d8: 980c         	ldr	r0, [sp, #0x30]
700a35da: 4308         	orrs	r0, r1
700a35dc: 900c         	str	r0, [sp, #0x30]
700a35de: e007         	b	0x700a35f0 <UART_fifoConfig+0xd0> @ imm = #0xe
700a35e0: 9811         	ldr	r0, [sp, #0x44]
700a35e2: 301c         	adds	r0, #0x1c
700a35e4: 9b08         	ldr	r3, [sp, #0x20]
700a35e6: 21f0         	movs	r1, #0xf0
700a35e8: 2204         	movs	r2, #0x4
700a35ea: f00f f959    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #0xf2b2
700a35ee: e7ff         	b	0x700a35f0 <UART_fifoConfig+0xd0> @ imm = #-0x2
700a35f0: e01d         	b	0x700a362e <UART_fifoConfig+0x10e> @ imm = #0x3a
700a35f2: 9808         	ldr	r0, [sp, #0x20]
700a35f4: f000 003f    	and	r0, r0, #0x3f
700a35f8: 9008         	str	r0, [sp, #0x20]
700a35fa: 9808         	ldr	r0, [sp, #0x20]
700a35fc: f3c0 0083    	ubfx	r0, r0, #0x2, #0x4
700a3600: 900d         	str	r0, [sp, #0x34]
700a3602: 9808         	ldr	r0, [sp, #0x20]
700a3604: f000 0103    	and	r1, r0, #0x3
700a3608: 980c         	ldr	r0, [sp, #0x30]
700a360a: ea40 1081    	orr.w	r0, r0, r1, lsl #6
700a360e: 900c         	str	r0, [sp, #0x30]
700a3610: 9811         	ldr	r0, [sp, #0x44]
700a3612: 3040         	adds	r0, #0x40
700a3614: 2180         	movs	r1, #0x80
700a3616: 2207         	movs	r2, #0x7
700a3618: 2301         	movs	r3, #0x1
700a361a: f00f f941    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #0xf282
700a361e: 9811         	ldr	r0, [sp, #0x44]
700a3620: 301c         	adds	r0, #0x1c
700a3622: 9b0d         	ldr	r3, [sp, #0x34]
700a3624: 21f0         	movs	r1, #0xf0
700a3626: 2204         	movs	r2, #0x4
700a3628: f00f f93a    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #0xf274
700a362c: e7ff         	b	0x700a362e <UART_fifoConfig+0x10e> @ imm = #-0x2
700a362e: 980b         	ldr	r0, [sp, #0x2c]
700a3630: 2801         	cmp	r0, #0x1
700a3632: d033         	beq	0x700a369c <UART_fifoConfig+0x17c> @ imm = #0x66
700a3634: e7ff         	b	0x700a3636 <UART_fifoConfig+0x116> @ imm = #-0x2
700a3636: 9811         	ldr	r0, [sp, #0x44]
700a3638: 3040         	adds	r0, #0x40
700a363a: 2140         	movs	r1, #0x40
700a363c: 2206         	movs	r2, #0x6
700a363e: 2300         	movs	r3, #0x0
700a3640: 9302         	str	r3, [sp, #0x8]
700a3642: f00f f92d    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #0xf25a
700a3646: 9b02         	ldr	r3, [sp, #0x8]
700a3648: 9811         	ldr	r0, [sp, #0x44]
700a364a: 301c         	adds	r0, #0x1c
700a364c: 210f         	movs	r1, #0xf
700a364e: 461a         	mov	r2, r3
700a3650: f00f f926    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #0xf24c
700a3654: 980c         	ldr	r0, [sp, #0x30]
700a3656: f020 0030    	bic	r0, r0, #0x30
700a365a: 900c         	str	r0, [sp, #0x30]
700a365c: 9809         	ldr	r0, [sp, #0x24]
700a365e: 2808         	cmp	r0, #0x8
700a3660: d00c         	beq	0x700a367c <UART_fifoConfig+0x15c> @ imm = #0x18
700a3662: e7ff         	b	0x700a3664 <UART_fifoConfig+0x144> @ imm = #-0x2
700a3664: 9809         	ldr	r0, [sp, #0x24]
700a3666: 2810         	cmp	r0, #0x10
700a3668: d008         	beq	0x700a367c <UART_fifoConfig+0x15c> @ imm = #0x10
700a366a: e7ff         	b	0x700a366c <UART_fifoConfig+0x14c> @ imm = #-0x2
700a366c: 9809         	ldr	r0, [sp, #0x24]
700a366e: 2820         	cmp	r0, #0x20
700a3670: d004         	beq	0x700a367c <UART_fifoConfig+0x15c> @ imm = #0x8
700a3672: e7ff         	b	0x700a3674 <UART_fifoConfig+0x154> @ imm = #-0x2
700a3674: 9809         	ldr	r0, [sp, #0x24]
700a3676: 2838         	cmp	r0, #0x38
700a3678: d107         	bne	0x700a368a <UART_fifoConfig+0x16a> @ imm = #0xe
700a367a: e7ff         	b	0x700a367c <UART_fifoConfig+0x15c> @ imm = #-0x2
700a367c: 9809         	ldr	r0, [sp, #0x24]
700a367e: f000 0130    	and	r1, r0, #0x30
700a3682: 980c         	ldr	r0, [sp, #0x30]
700a3684: 4308         	orrs	r0, r1
700a3686: 900c         	str	r0, [sp, #0x30]
700a3688: e007         	b	0x700a369a <UART_fifoConfig+0x17a> @ imm = #0xe
700a368a: 9811         	ldr	r0, [sp, #0x44]
700a368c: 301c         	adds	r0, #0x1c
700a368e: 9b09         	ldr	r3, [sp, #0x24]
700a3690: 210f         	movs	r1, #0xf
700a3692: 2200         	movs	r2, #0x0
700a3694: f00f f904    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #0xf208
700a3698: e7ff         	b	0x700a369a <UART_fifoConfig+0x17a> @ imm = #-0x2
700a369a: e01d         	b	0x700a36d8 <UART_fifoConfig+0x1b8> @ imm = #0x3a
700a369c: 9809         	ldr	r0, [sp, #0x24]
700a369e: f000 003f    	and	r0, r0, #0x3f
700a36a2: 9009         	str	r0, [sp, #0x24]
700a36a4: 9809         	ldr	r0, [sp, #0x24]
700a36a6: f3c0 0083    	ubfx	r0, r0, #0x2, #0x4
700a36aa: 900d         	str	r0, [sp, #0x34]
700a36ac: 9809         	ldr	r0, [sp, #0x24]
700a36ae: f000 0103    	and	r1, r0, #0x3
700a36b2: 980c         	ldr	r0, [sp, #0x30]
700a36b4: ea40 1001    	orr.w	r0, r0, r1, lsl #4
700a36b8: 900c         	str	r0, [sp, #0x30]
700a36ba: 9811         	ldr	r0, [sp, #0x44]
700a36bc: 3040         	adds	r0, #0x40
700a36be: 2140         	movs	r1, #0x40
700a36c0: 2206         	movs	r2, #0x6
700a36c2: 2301         	movs	r3, #0x1
700a36c4: f00f f8ec    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #0xf1d8
700a36c8: 9811         	ldr	r0, [sp, #0x44]
700a36ca: 301c         	adds	r0, #0x1c
700a36cc: 9b0d         	ldr	r3, [sp, #0x34]
700a36ce: 210f         	movs	r1, #0xf
700a36d0: 2200         	movs	r2, #0x0
700a36d2: f00f f8e5    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #0xf1ca
700a36d6: e7ff         	b	0x700a36d8 <UART_fifoConfig+0x1b8> @ imm = #-0x2
700a36d8: 9805         	ldr	r0, [sp, #0x14]
700a36da: b9a8         	cbnz	r0, 0x700a3708 <UART_fifoConfig+0x1e8> @ imm = #0x2a
700a36dc: e7ff         	b	0x700a36de <UART_fifoConfig+0x1be> @ imm = #-0x2
700a36de: 9811         	ldr	r0, [sp, #0x44]
700a36e0: 3040         	adds	r0, #0x40
700a36e2: 2101         	movs	r1, #0x1
700a36e4: 2300         	movs	r3, #0x0
700a36e6: 461a         	mov	r2, r3
700a36e8: f00f f8da    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #0xf1b4
700a36ec: 9804         	ldr	r0, [sp, #0x10]
700a36ee: f000 0001    	and	r0, r0, #0x1
700a36f2: 9004         	str	r0, [sp, #0x10]
700a36f4: 980c         	ldr	r0, [sp, #0x30]
700a36f6: f020 0008    	bic	r0, r0, #0x8
700a36fa: 900c         	str	r0, [sp, #0x30]
700a36fc: 9904         	ldr	r1, [sp, #0x10]
700a36fe: 980c         	ldr	r0, [sp, #0x30]
700a3700: ea40 00c1    	orr.w	r0, r0, r1, lsl #3
700a3704: 900c         	str	r0, [sp, #0x30]
700a3706: e013         	b	0x700a3730 <UART_fifoConfig+0x210> @ imm = #0x26
700a3708: 9804         	ldr	r0, [sp, #0x10]
700a370a: f000 0003    	and	r0, r0, #0x3
700a370e: 9004         	str	r0, [sp, #0x10]
700a3710: 9811         	ldr	r0, [sp, #0x44]
700a3712: 3040         	adds	r0, #0x40
700a3714: 2200         	movs	r2, #0x0
700a3716: 2301         	movs	r3, #0x1
700a3718: 9301         	str	r3, [sp, #0x4]
700a371a: 4619         	mov	r1, r3
700a371c: f00f f8c0    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #0xf180
700a3720: 9a01         	ldr	r2, [sp, #0x4]
700a3722: 9811         	ldr	r0, [sp, #0x44]
700a3724: 3040         	adds	r0, #0x40
700a3726: 9b04         	ldr	r3, [sp, #0x10]
700a3728: 2106         	movs	r1, #0x6
700a372a: f00f f8b9    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #0xf172
700a372e: e7ff         	b	0x700a3730 <UART_fifoConfig+0x210> @ imm = #-0x2
700a3730: 9906         	ldr	r1, [sp, #0x18]
700a3732: 980c         	ldr	r0, [sp, #0x30]
700a3734: ea40 0041    	orr.w	r0, r0, r1, lsl #1
700a3738: 900c         	str	r0, [sp, #0x30]
700a373a: 9907         	ldr	r1, [sp, #0x1c]
700a373c: 980c         	ldr	r0, [sp, #0x30]
700a373e: ea40 0081    	orr.w	r0, r0, r1, lsl #2
700a3742: 900c         	str	r0, [sp, #0x30]
700a3744: 9811         	ldr	r0, [sp, #0x44]
700a3746: 990c         	ldr	r1, [sp, #0x30]
700a3748: f00c fd9a    	bl	0x700b0280 <UART_fifoRegisterWrite> @ imm = #0xcb34
700a374c: 9811         	ldr	r0, [sp, #0x44]
700a374e: 990e         	ldr	r1, [sp, #0x38]
700a3750: f00b face    	bl	0x700aecf0 <UART_tcrTlrBitValRestore> @ imm = #0xb59c
700a3754: 9811         	ldr	r0, [sp, #0x44]
700a3756: 990f         	ldr	r1, [sp, #0x3c]
700a3758: f00f f8c2    	bl	0x700b28e0 <UART_enhanFuncBitValRestore> @ imm = #0xf184
700a375c: 980c         	ldr	r0, [sp, #0x30]
700a375e: b012         	add	sp, #0x48
700a3760: bd80         	pop	{r7, pc}
		...
700a376e: 0000         	movs	r0, r0

700a3770 <UART_lld_controllerIsr>:
700a3770: b580         	push	{r7, lr}
700a3772: b08a         	sub	sp, #0x28
700a3774: 9009         	str	r0, [sp, #0x24]
700a3776: 2001         	movs	r0, #0x1
700a3778: 9005         	str	r0, [sp, #0x14]
700a377a: 2000         	movs	r0, #0x0
700a377c: 9004         	str	r0, [sp, #0x10]
700a377e: 9809         	ldr	r0, [sp, #0x24]
700a3780: 2800         	cmp	r0, #0x0
700a3782: f000 8111    	beq.w	0x700a39a8 <UART_lld_controllerIsr+0x238> @ imm = #0x222
700a3786: e7ff         	b	0x700a3788 <UART_lld_controllerIsr+0x18> @ imm = #-0x2
700a3788: 9809         	ldr	r0, [sp, #0x24]
700a378a: 9006         	str	r0, [sp, #0x18]
700a378c: 9806         	ldr	r0, [sp, #0x18]
700a378e: 6840         	ldr	r0, [r0, #0x4]
700a3790: 9001         	str	r0, [sp, #0x4]
700a3792: e7ff         	b	0x700a3794 <UART_lld_controllerIsr+0x24> @ imm = #-0x2
700a3794: 9805         	ldr	r0, [sp, #0x14]
700a3796: 2801         	cmp	r0, #0x1
700a3798: f040 8105    	bne.w	0x700a39a6 <UART_lld_controllerIsr+0x236> @ imm = #0x20a
700a379c: e7ff         	b	0x700a379e <UART_lld_controllerIsr+0x2e> @ imm = #-0x2
700a379e: 9806         	ldr	r0, [sp, #0x18]
700a37a0: 6800         	ldr	r0, [r0]
700a37a2: f00e f965    	bl	0x700b1a70 <UART_getIntrIdentityStatus> @ imm = #0xe2ca
700a37a6: 9008         	str	r0, [sp, #0x20]
700a37a8: f89d 0020    	ldrb.w	r0, [sp, #0x20]
700a37ac: 0740         	lsls	r0, r0, #0x1d
700a37ae: 2800         	cmp	r0, #0x0
700a37b0: d561         	bpl	0x700a3876 <UART_lld_controllerIsr+0x106> @ imm = #0xc2
700a37b2: e7ff         	b	0x700a37b4 <UART_lld_controllerIsr+0x44> @ imm = #-0x2
700a37b4: 9808         	ldr	r0, [sp, #0x20]
700a37b6: f000 0006    	and	r0, r0, #0x6
700a37ba: 2806         	cmp	r0, #0x6
700a37bc: d104         	bne	0x700a37c8 <UART_lld_controllerIsr+0x58> @ imm = #0x8
700a37be: e7ff         	b	0x700a37c0 <UART_lld_controllerIsr+0x50> @ imm = #-0x2
700a37c0: 9806         	ldr	r0, [sp, #0x18]
700a37c2: f004 fb45    	bl	0x700a7e50 <UART_procLineStatusErr> @ imm = #0x468a
700a37c6: e055         	b	0x700a3874 <UART_lld_controllerIsr+0x104> @ imm = #0xaa
700a37c8: 9808         	ldr	r0, [sp, #0x20]
700a37ca: f000 000c    	and	r0, r0, #0xc
700a37ce: 280c         	cmp	r0, #0xc
700a37d0: d10a         	bne	0x700a37e8 <UART_lld_controllerIsr+0x78> @ imm = #0x14
700a37d2: e7ff         	b	0x700a37d4 <UART_lld_controllerIsr+0x64> @ imm = #-0x2
700a37d4: 9806         	ldr	r0, [sp, #0x18]
700a37d6: 6800         	ldr	r0, [r0]
700a37d8: 2105         	movs	r1, #0x5
700a37da: f007 fd61    	bl	0x700ab2a0 <UART_intrDisable> @ imm = #0x7ac2
700a37de: 9906         	ldr	r1, [sp, #0x18]
700a37e0: 6a08         	ldr	r0, [r1, #0x20]
700a37e2: 3001         	adds	r0, #0x1
700a37e4: 6208         	str	r0, [r1, #0x20]
700a37e6: e7ff         	b	0x700a37e8 <UART_lld_controllerIsr+0x78> @ imm = #-0x2
700a37e8: 9806         	ldr	r0, [sp, #0x18]
700a37ea: 69c0         	ldr	r0, [r0, #0x1c]
700a37ec: b3a8         	cbz	r0, 0x700a385a <UART_lld_controllerIsr+0xea> @ imm = #0x6a
700a37ee: e7ff         	b	0x700a37f0 <UART_lld_controllerIsr+0x80> @ imm = #-0x2
700a37f0: 9806         	ldr	r0, [sp, #0x18]
700a37f2: 69c1         	ldr	r1, [r0, #0x1c]
700a37f4: f00b fd64    	bl	0x700af2c0 <UART_readData> @ imm = #0xbac8
700a37f8: 9906         	ldr	r1, [sp, #0x18]
700a37fa: 61c8         	str	r0, [r1, #0x1c]
700a37fc: 9806         	ldr	r0, [sp, #0x18]
700a37fe: 69c0         	ldr	r0, [r0, #0x1c]
700a3800: b130         	cbz	r0, 0x700a3810 <UART_lld_controllerIsr+0xa0> @ imm = #0xc
700a3802: e7ff         	b	0x700a3804 <UART_lld_controllerIsr+0x94> @ imm = #-0x2
700a3804: 9806         	ldr	r0, [sp, #0x18]
700a3806: 6840         	ldr	r0, [r0, #0x4]
700a3808: 6940         	ldr	r0, [r0, #0x14]
700a380a: 2801         	cmp	r0, #0x1
700a380c: d11e         	bne	0x700a384c <UART_lld_controllerIsr+0xdc> @ imm = #0x3c
700a380e: e7ff         	b	0x700a3810 <UART_lld_controllerIsr+0xa0> @ imm = #-0x2
700a3810: 9806         	ldr	r0, [sp, #0x18]
700a3812: 6800         	ldr	r0, [r0]
700a3814: 2105         	movs	r1, #0x5
700a3816: f007 fd43    	bl	0x700ab2a0 <UART_intrDisable> @ imm = #0x7a86
700a381a: 9906         	ldr	r1, [sp, #0x18]
700a381c: 6948         	ldr	r0, [r1, #0x14]
700a381e: 698a         	ldr	r2, [r1, #0x18]
700a3820: 1a80         	subs	r0, r0, r2
700a3822: 6148         	str	r0, [r1, #0x14]
700a3824: 9806         	ldr	r0, [sp, #0x18]
700a3826: 6a80         	ldr	r0, [r0, #0x28]
700a3828: b138         	cbz	r0, 0x700a383a <UART_lld_controllerIsr+0xca> @ imm = #0xe
700a382a: e7ff         	b	0x700a382c <UART_lld_controllerIsr+0xbc> @ imm = #-0x2
700a382c: 9906         	ldr	r1, [sp, #0x18]
700a382e: 6988         	ldr	r0, [r1, #0x18]
700a3830: 62c8         	str	r0, [r1, #0x2c]
700a3832: 9906         	ldr	r1, [sp, #0x18]
700a3834: 2000         	movs	r0, #0x0
700a3836: 6348         	str	r0, [r1, #0x34]
700a3838: e7ff         	b	0x700a383a <UART_lld_controllerIsr+0xca> @ imm = #-0x2
700a383a: 9806         	ldr	r0, [sp, #0x18]
700a383c: 6841         	ldr	r1, [r0, #0x4]
700a383e: 6dc9         	ldr	r1, [r1, #0x5c]
700a3840: 4788         	blx	r1
700a3842: 9806         	ldr	r0, [sp, #0x18]
700a3844: 3028         	adds	r0, #0x28
700a3846: f00f fe33    	bl	0x700b34b0 <UART_lld_Transaction_deInit> @ imm = #0xfc66
700a384a: e005         	b	0x700a3858 <UART_lld_controllerIsr+0xe8> @ imm = #0xa
700a384c: 9806         	ldr	r0, [sp, #0x18]
700a384e: 6800         	ldr	r0, [r0]
700a3850: 2105         	movs	r1, #0x5
700a3852: f007 fbd5    	bl	0x700ab000 <UART_intrEnable> @ imm = #0x77aa
700a3856: e7ff         	b	0x700a3858 <UART_lld_controllerIsr+0xe8> @ imm = #-0x2
700a3858: e00b         	b	0x700a3872 <UART_lld_controllerIsr+0x102> @ imm = #0x16
700a385a: 9806         	ldr	r0, [sp, #0x18]
700a385c: 6800         	ldr	r0, [r0]
700a385e: f10d 011f    	add.w	r1, sp, #0x1f
700a3862: f00d f8c5    	bl	0x700b09f0 <UART_getChar> @ imm = #0xd18a
700a3866: 9806         	ldr	r0, [sp, #0x18]
700a3868: 6800         	ldr	r0, [r0]
700a386a: 2105         	movs	r1, #0x5
700a386c: f007 fd18    	bl	0x700ab2a0 <UART_intrDisable> @ imm = #0x7a30
700a3870: e7ff         	b	0x700a3872 <UART_lld_controllerIsr+0x102> @ imm = #-0x2
700a3872: e7ff         	b	0x700a3874 <UART_lld_controllerIsr+0x104> @ imm = #-0x2
700a3874: e096         	b	0x700a39a4 <UART_lld_controllerIsr+0x234> @ imm = #0x12c
700a3876: f89d 0020    	ldrb.w	r0, [sp, #0x20]
700a387a: 0780         	lsls	r0, r0, #0x1e
700a387c: 2800         	cmp	r0, #0x0
700a387e: d57a         	bpl	0x700a3976 <UART_lld_controllerIsr+0x206> @ imm = #0xf4
700a3880: e7ff         	b	0x700a3882 <UART_lld_controllerIsr+0x112> @ imm = #-0x2
700a3882: 9806         	ldr	r0, [sp, #0x18]
700a3884: 6900         	ldr	r0, [r0, #0x10]
700a3886: 2800         	cmp	r0, #0x0
700a3888: d06e         	beq	0x700a3968 <UART_lld_controllerIsr+0x1f8> @ imm = #0xdc
700a388a: e7ff         	b	0x700a388c <UART_lld_controllerIsr+0x11c> @ imm = #-0x2
700a388c: 9806         	ldr	r0, [sp, #0x18]
700a388e: 6901         	ldr	r1, [r0, #0x10]
700a3890: f00d f8de    	bl	0x700b0a50 <UART_writeData> @ imm = #0xd1bc
700a3894: 9906         	ldr	r1, [sp, #0x18]
700a3896: 6108         	str	r0, [r1, #0x10]
700a3898: 9806         	ldr	r0, [sp, #0x18]
700a389a: 6900         	ldr	r0, [r0, #0x10]
700a389c: 2800         	cmp	r0, #0x0
700a389e: d162         	bne	0x700a3966 <UART_lld_controllerIsr+0x1f6> @ imm = #0xc4
700a38a0: e7ff         	b	0x700a38a2 <UART_lld_controllerIsr+0x132> @ imm = #-0x2
700a38a2: 9801         	ldr	r0, [sp, #0x4]
700a38a4: 6d40         	ldr	r0, [r0, #0x54]
700a38a6: 4780         	blx	r0
700a38a8: 9003         	str	r0, [sp, #0xc]
700a38aa: e7ff         	b	0x700a38ac <UART_lld_controllerIsr+0x13c> @ imm = #-0x2
700a38ac: 9806         	ldr	r0, [sp, #0x18]
700a38ae: 6800         	ldr	r0, [r0]
700a38b0: f00e fa1e    	bl	0x700b1cf0 <UART_readLineStatus> @ imm = #0xe43c
700a38b4: 9004         	str	r0, [sp, #0x10]
700a38b6: 9801         	ldr	r0, [sp, #0x4]
700a38b8: 6d40         	ldr	r0, [r0, #0x54]
700a38ba: 4780         	blx	r0
700a38bc: 9903         	ldr	r1, [sp, #0xc]
700a38be: 1a40         	subs	r0, r0, r1
700a38c0: 9002         	str	r0, [sp, #0x8]
700a38c2: e7ff         	b	0x700a38c4 <UART_lld_controllerIsr+0x154> @ imm = #-0x2
700a38c4: 9804         	ldr	r0, [sp, #0x10]
700a38c6: f000 0160    	and	r1, r0, #0x60
700a38ca: 2000         	movs	r0, #0x0
700a38cc: 2960         	cmp	r1, #0x60
700a38ce: 9000         	str	r0, [sp]
700a38d0: d00d         	beq	0x700a38ee <UART_lld_controllerIsr+0x17e> @ imm = #0x1a
700a38d2: e7ff         	b	0x700a38d4 <UART_lld_controllerIsr+0x164> @ imm = #-0x2
700a38d4: 9802         	ldr	r0, [sp, #0x8]
700a38d6: 9906         	ldr	r1, [sp, #0x18]
700a38d8: 6e8a         	ldr	r2, [r1, #0x68]
700a38da: 6ec9         	ldr	r1, [r1, #0x6c]
700a38dc: 1a80         	subs	r0, r0, r2
700a38de: f04f 0000    	mov.w	r0, #0x0
700a38e2: eb70 0101    	sbcs.w	r1, r0, r1
700a38e6: bf38         	it	lo
700a38e8: 2001         	movlo	r0, #0x1
700a38ea: 9000         	str	r0, [sp]
700a38ec: e7ff         	b	0x700a38ee <UART_lld_controllerIsr+0x17e> @ imm = #-0x2
700a38ee: 9800         	ldr	r0, [sp]
700a38f0: 07c0         	lsls	r0, r0, #0x1f
700a38f2: 2800         	cmp	r0, #0x0
700a38f4: d1da         	bne	0x700a38ac <UART_lld_controllerIsr+0x13c> @ imm = #-0x4c
700a38f6: e7ff         	b	0x700a38f8 <UART_lld_controllerIsr+0x188> @ imm = #-0x2
700a38f8: 9802         	ldr	r0, [sp, #0x8]
700a38fa: 9906         	ldr	r1, [sp, #0x18]
700a38fc: 6e8a         	ldr	r2, [r1, #0x68]
700a38fe: 6ec9         	ldr	r1, [r1, #0x6c]
700a3900: 1a80         	subs	r0, r0, r2
700a3902: f04f 0000    	mov.w	r0, #0x0
700a3906: 4188         	sbcs	r0, r1
700a3908: d30e         	blo	0x700a3928 <UART_lld_controllerIsr+0x1b8> @ imm = #0x1c
700a390a: e7ff         	b	0x700a390c <UART_lld_controllerIsr+0x19c> @ imm = #-0x2
700a390c: f06f 0001    	mvn	r0, #0x1
700a3910: 9005         	str	r0, [sp, #0x14]
700a3912: 9906         	ldr	r1, [sp, #0x18]
700a3914: 2001         	movs	r0, #0x1
700a3916: 6488         	str	r0, [r1, #0x48]
700a3918: 9906         	ldr	r1, [sp, #0x18]
700a391a: 68c8         	ldr	r0, [r1, #0xc]
700a391c: 6408         	str	r0, [r1, #0x40]
700a391e: 9806         	ldr	r0, [sp, #0x18]
700a3920: 303c         	adds	r0, #0x3c
700a3922: f00f fdc5    	bl	0x700b34b0 <UART_lld_Transaction_deInit> @ imm = #0xfb8a
700a3926: e01d         	b	0x700a3964 <UART_lld_controllerIsr+0x1f4> @ imm = #0x3a
700a3928: 9806         	ldr	r0, [sp, #0x18]
700a392a: 6800         	ldr	r0, [r0]
700a392c: 2102         	movs	r1, #0x2
700a392e: f007 fcb7    	bl	0x700ab2a0 <UART_intrDisable> @ imm = #0x796e
700a3932: 9906         	ldr	r1, [sp, #0x18]
700a3934: 6888         	ldr	r0, [r1, #0x8]
700a3936: 68ca         	ldr	r2, [r1, #0xc]
700a3938: 1a80         	subs	r0, r0, r2
700a393a: 6088         	str	r0, [r1, #0x8]
700a393c: 9806         	ldr	r0, [sp, #0x18]
700a393e: 6bc0         	ldr	r0, [r0, #0x3c]
700a3940: b138         	cbz	r0, 0x700a3952 <UART_lld_controllerIsr+0x1e2> @ imm = #0xe
700a3942: e7ff         	b	0x700a3944 <UART_lld_controllerIsr+0x1d4> @ imm = #-0x2
700a3944: 9906         	ldr	r1, [sp, #0x18]
700a3946: 68c8         	ldr	r0, [r1, #0xc]
700a3948: 6408         	str	r0, [r1, #0x40]
700a394a: 9906         	ldr	r1, [sp, #0x18]
700a394c: 2000         	movs	r0, #0x0
700a394e: 6488         	str	r0, [r1, #0x48]
700a3950: e7ff         	b	0x700a3952 <UART_lld_controllerIsr+0x1e2> @ imm = #-0x2
700a3952: 9806         	ldr	r0, [sp, #0x18]
700a3954: 6841         	ldr	r1, [r0, #0x4]
700a3956: 6e09         	ldr	r1, [r1, #0x60]
700a3958: 4788         	blx	r1
700a395a: 9806         	ldr	r0, [sp, #0x18]
700a395c: 303c         	adds	r0, #0x3c
700a395e: f00f fda7    	bl	0x700b34b0 <UART_lld_Transaction_deInit> @ imm = #0xfb4e
700a3962: e7ff         	b	0x700a3964 <UART_lld_controllerIsr+0x1f4> @ imm = #-0x2
700a3964: e7ff         	b	0x700a3966 <UART_lld_controllerIsr+0x1f6> @ imm = #-0x2
700a3966: e005         	b	0x700a3974 <UART_lld_controllerIsr+0x204> @ imm = #0xa
700a3968: 9806         	ldr	r0, [sp, #0x18]
700a396a: 6800         	ldr	r0, [r0]
700a396c: 2102         	movs	r1, #0x2
700a396e: f007 fc97    	bl	0x700ab2a0 <UART_intrDisable> @ imm = #0x792e
700a3972: e7ff         	b	0x700a3974 <UART_lld_controllerIsr+0x204> @ imm = #-0x2
700a3974: e015         	b	0x700a39a2 <UART_lld_controllerIsr+0x232> @ imm = #0x2a
700a3976: 9808         	ldr	r0, [sp, #0x20]
700a3978: f000 000c    	and	r0, r0, #0xc
700a397c: 280c         	cmp	r0, #0xc
700a397e: d10c         	bne	0x700a399a <UART_lld_controllerIsr+0x22a> @ imm = #0x18
700a3980: e7ff         	b	0x700a3982 <UART_lld_controllerIsr+0x212> @ imm = #-0x2
700a3982: 9806         	ldr	r0, [sp, #0x18]
700a3984: 6800         	ldr	r0, [r0]
700a3986: f00d fee3    	bl	0x700b1750 <UART_checkCharsAvailInFifo> @ imm = #0xddc6
700a398a: b928         	cbnz	r0, 0x700a3998 <UART_lld_controllerIsr+0x228> @ imm = #0xa
700a398c: e7ff         	b	0x700a398e <UART_lld_controllerIsr+0x21e> @ imm = #-0x2
700a398e: 9806         	ldr	r0, [sp, #0x18]
700a3990: 6800         	ldr	r0, [r0]
700a3992: f00e fc05    	bl	0x700b21a0 <UART_i2310WA> @ imm = #0xe80a
700a3996: e7ff         	b	0x700a3998 <UART_lld_controllerIsr+0x228> @ imm = #-0x2
700a3998: e002         	b	0x700a39a0 <UART_lld_controllerIsr+0x230> @ imm = #0x4
700a399a: 2000         	movs	r0, #0x0
700a399c: 9005         	str	r0, [sp, #0x14]
700a399e: e7ff         	b	0x700a39a0 <UART_lld_controllerIsr+0x230> @ imm = #-0x2
700a39a0: e7ff         	b	0x700a39a2 <UART_lld_controllerIsr+0x232> @ imm = #-0x2
700a39a2: e7ff         	b	0x700a39a4 <UART_lld_controllerIsr+0x234> @ imm = #-0x2
700a39a4: e6f6         	b	0x700a3794 <UART_lld_controllerIsr+0x24> @ imm = #-0x214
700a39a6: e000         	b	0x700a39aa <UART_lld_controllerIsr+0x23a> @ imm = #0x0
700a39a8: e7ff         	b	0x700a39aa <UART_lld_controllerIsr+0x23a> @ imm = #-0x2
700a39aa: b00a         	add	sp, #0x28
700a39ac: bd80         	pop	{r7, pc}
700a39ae: 0000         	movs	r0, r0

700a39b0 <_ntoa_format>:
700a39b0: b570         	push	{r4, r5, r6, lr}
700a39b2: b08c         	sub	sp, #0x30
700a39b4: 4684         	mov	r12, r0
700a39b6: 9816         	ldr	r0, [sp, #0x58]
700a39b8: 9815         	ldr	r0, [sp, #0x54]
700a39ba: 9814         	ldr	r0, [sp, #0x50]
700a39bc: 9813         	ldr	r0, [sp, #0x4c]
700a39be: 9812         	ldr	r0, [sp, #0x48]
700a39c0: f8dd e044    	ldr.w	lr, [sp, #0x44]
700a39c4: f8dd e040    	ldr.w	lr, [sp, #0x40]
700a39c8: f8cd c02c    	str.w	r12, [sp, #0x2c]
700a39cc: 910a         	str	r1, [sp, #0x28]
700a39ce: 9209         	str	r2, [sp, #0x24]
700a39d0: 9308         	str	r3, [sp, #0x20]
700a39d2: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a39d6: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a39da: 0780         	lsls	r0, r0, #0x1e
700a39dc: 2800         	cmp	r0, #0x0
700a39de: d454         	bmi	0x700a3a8a <_ntoa_format+0xda> @ imm = #0xa8
700a39e0: e7ff         	b	0x700a39e2 <_ntoa_format+0x32> @ imm = #-0x2
700a39e2: 9815         	ldr	r0, [sp, #0x54]
700a39e4: b1a0         	cbz	r0, 0x700a3a10 <_ntoa_format+0x60> @ imm = #0x28
700a39e6: e7ff         	b	0x700a39e8 <_ntoa_format+0x38> @ imm = #-0x2
700a39e8: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a39ec: 07c0         	lsls	r0, r0, #0x1f
700a39ee: b178         	cbz	r0, 0x700a3a10 <_ntoa_format+0x60> @ imm = #0x1e
700a39f0: e7ff         	b	0x700a39f2 <_ntoa_format+0x42> @ imm = #-0x2
700a39f2: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700a39f6: 07c0         	lsls	r0, r0, #0x1f
700a39f8: b930         	cbnz	r0, 0x700a3a08 <_ntoa_format+0x58> @ imm = #0xc
700a39fa: e7ff         	b	0x700a39fc <_ntoa_format+0x4c> @ imm = #-0x2
700a39fc: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a3a00: f010 0f0c    	tst.w	r0, #0xc
700a3a04: d004         	beq	0x700a3a10 <_ntoa_format+0x60> @ imm = #0x8
700a3a06: e7ff         	b	0x700a3a08 <_ntoa_format+0x58> @ imm = #-0x2
700a3a08: 9815         	ldr	r0, [sp, #0x54]
700a3a0a: 3801         	subs	r0, #0x1
700a3a0c: 9015         	str	r0, [sp, #0x54]
700a3a0e: e7ff         	b	0x700a3a10 <_ntoa_format+0x60> @ imm = #-0x2
700a3a10: e7ff         	b	0x700a3a12 <_ntoa_format+0x62> @ imm = #-0x2
700a3a12: 9911         	ldr	r1, [sp, #0x44]
700a3a14: 9a14         	ldr	r2, [sp, #0x50]
700a3a16: 2000         	movs	r0, #0x0
700a3a18: 4291         	cmp	r1, r2
700a3a1a: 9006         	str	r0, [sp, #0x18]
700a3a1c: d207         	bhs	0x700a3a2e <_ntoa_format+0x7e> @ imm = #0xe
700a3a1e: e7ff         	b	0x700a3a20 <_ntoa_format+0x70> @ imm = #-0x2
700a3a20: 9911         	ldr	r1, [sp, #0x44]
700a3a22: 2000         	movs	r0, #0x0
700a3a24: 2920         	cmp	r1, #0x20
700a3a26: bf38         	it	lo
700a3a28: 2001         	movlo	r0, #0x1
700a3a2a: 9006         	str	r0, [sp, #0x18]
700a3a2c: e7ff         	b	0x700a3a2e <_ntoa_format+0x7e> @ imm = #-0x2
700a3a2e: 9806         	ldr	r0, [sp, #0x18]
700a3a30: 07c0         	lsls	r0, r0, #0x1f
700a3a32: b138         	cbz	r0, 0x700a3a44 <_ntoa_format+0x94> @ imm = #0xe
700a3a34: e7ff         	b	0x700a3a36 <_ntoa_format+0x86> @ imm = #-0x2
700a3a36: 9910         	ldr	r1, [sp, #0x40]
700a3a38: 9a11         	ldr	r2, [sp, #0x44]
700a3a3a: 1c50         	adds	r0, r2, #0x1
700a3a3c: 9011         	str	r0, [sp, #0x44]
700a3a3e: 2030         	movs	r0, #0x30
700a3a40: 5488         	strb	r0, [r1, r2]
700a3a42: e7e6         	b	0x700a3a12 <_ntoa_format+0x62> @ imm = #-0x34
700a3a44: e7ff         	b	0x700a3a46 <_ntoa_format+0x96> @ imm = #-0x2
700a3a46: 2000         	movs	r0, #0x0
700a3a48: f89d 1058    	ldrb.w	r1, [sp, #0x58]
700a3a4c: ea4f 71c1    	lsl.w	r1, r1, #0x1f
700a3a50: 9005         	str	r0, [sp, #0x14]
700a3a52: b171         	cbz	r1, 0x700a3a72 <_ntoa_format+0xc2> @ imm = #0x1c
700a3a54: e7ff         	b	0x700a3a56 <_ntoa_format+0xa6> @ imm = #-0x2
700a3a56: 9911         	ldr	r1, [sp, #0x44]
700a3a58: 9a15         	ldr	r2, [sp, #0x54]
700a3a5a: 2000         	movs	r0, #0x0
700a3a5c: 4291         	cmp	r1, r2
700a3a5e: 9005         	str	r0, [sp, #0x14]
700a3a60: d207         	bhs	0x700a3a72 <_ntoa_format+0xc2> @ imm = #0xe
700a3a62: e7ff         	b	0x700a3a64 <_ntoa_format+0xb4> @ imm = #-0x2
700a3a64: 9911         	ldr	r1, [sp, #0x44]
700a3a66: 2000         	movs	r0, #0x0
700a3a68: 2920         	cmp	r1, #0x20
700a3a6a: bf38         	it	lo
700a3a6c: 2001         	movlo	r0, #0x1
700a3a6e: 9005         	str	r0, [sp, #0x14]
700a3a70: e7ff         	b	0x700a3a72 <_ntoa_format+0xc2> @ imm = #-0x2
700a3a72: 9805         	ldr	r0, [sp, #0x14]
700a3a74: 07c0         	lsls	r0, r0, #0x1f
700a3a76: b138         	cbz	r0, 0x700a3a88 <_ntoa_format+0xd8> @ imm = #0xe
700a3a78: e7ff         	b	0x700a3a7a <_ntoa_format+0xca> @ imm = #-0x2
700a3a7a: 9910         	ldr	r1, [sp, #0x40]
700a3a7c: 9a11         	ldr	r2, [sp, #0x44]
700a3a7e: 1c50         	adds	r0, r2, #0x1
700a3a80: 9011         	str	r0, [sp, #0x44]
700a3a82: 2030         	movs	r0, #0x30
700a3a84: 5488         	strb	r0, [r1, r2]
700a3a86: e7de         	b	0x700a3a46 <_ntoa_format+0x96> @ imm = #-0x44
700a3a88: e7ff         	b	0x700a3a8a <_ntoa_format+0xda> @ imm = #-0x2
700a3a8a: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a3a8e: 06c0         	lsls	r0, r0, #0x1b
700a3a90: 2800         	cmp	r0, #0x0
700a3a92: d569         	bpl	0x700a3b68 <_ntoa_format+0x1b8> @ imm = #0xd2
700a3a94: e7ff         	b	0x700a3a96 <_ntoa_format+0xe6> @ imm = #-0x2
700a3a96: f89d 0059    	ldrb.w	r0, [sp, #0x59]
700a3a9a: 0740         	lsls	r0, r0, #0x1d
700a3a9c: 2800         	cmp	r0, #0x0
700a3a9e: d41c         	bmi	0x700a3ada <_ntoa_format+0x12a> @ imm = #0x38
700a3aa0: e7ff         	b	0x700a3aa2 <_ntoa_format+0xf2> @ imm = #-0x2
700a3aa2: 9811         	ldr	r0, [sp, #0x44]
700a3aa4: b1c8         	cbz	r0, 0x700a3ada <_ntoa_format+0x12a> @ imm = #0x32
700a3aa6: e7ff         	b	0x700a3aa8 <_ntoa_format+0xf8> @ imm = #-0x2
700a3aa8: 9811         	ldr	r0, [sp, #0x44]
700a3aaa: 9914         	ldr	r1, [sp, #0x50]
700a3aac: 4288         	cmp	r0, r1
700a3aae: d005         	beq	0x700a3abc <_ntoa_format+0x10c> @ imm = #0xa
700a3ab0: e7ff         	b	0x700a3ab2 <_ntoa_format+0x102> @ imm = #-0x2
700a3ab2: 9811         	ldr	r0, [sp, #0x44]
700a3ab4: 9915         	ldr	r1, [sp, #0x54]
700a3ab6: 4288         	cmp	r0, r1
700a3ab8: d10f         	bne	0x700a3ada <_ntoa_format+0x12a> @ imm = #0x1e
700a3aba: e7ff         	b	0x700a3abc <_ntoa_format+0x10c> @ imm = #-0x2
700a3abc: 9811         	ldr	r0, [sp, #0x44]
700a3abe: 3801         	subs	r0, #0x1
700a3ac0: 9011         	str	r0, [sp, #0x44]
700a3ac2: 9811         	ldr	r0, [sp, #0x44]
700a3ac4: b140         	cbz	r0, 0x700a3ad8 <_ntoa_format+0x128> @ imm = #0x10
700a3ac6: e7ff         	b	0x700a3ac8 <_ntoa_format+0x118> @ imm = #-0x2
700a3ac8: 9813         	ldr	r0, [sp, #0x4c]
700a3aca: 2810         	cmp	r0, #0x10
700a3acc: d104         	bne	0x700a3ad8 <_ntoa_format+0x128> @ imm = #0x8
700a3ace: e7ff         	b	0x700a3ad0 <_ntoa_format+0x120> @ imm = #-0x2
700a3ad0: 9811         	ldr	r0, [sp, #0x44]
700a3ad2: 3801         	subs	r0, #0x1
700a3ad4: 9011         	str	r0, [sp, #0x44]
700a3ad6: e7ff         	b	0x700a3ad8 <_ntoa_format+0x128> @ imm = #-0x2
700a3ad8: e7ff         	b	0x700a3ada <_ntoa_format+0x12a> @ imm = #-0x2
700a3ada: 9813         	ldr	r0, [sp, #0x4c]
700a3adc: 2810         	cmp	r0, #0x10
700a3ade: d111         	bne	0x700a3b04 <_ntoa_format+0x154> @ imm = #0x22
700a3ae0: e7ff         	b	0x700a3ae2 <_ntoa_format+0x132> @ imm = #-0x2
700a3ae2: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a3ae6: 0680         	lsls	r0, r0, #0x1a
700a3ae8: 2800         	cmp	r0, #0x0
700a3aea: d40b         	bmi	0x700a3b04 <_ntoa_format+0x154> @ imm = #0x16
700a3aec: e7ff         	b	0x700a3aee <_ntoa_format+0x13e> @ imm = #-0x2
700a3aee: 9811         	ldr	r0, [sp, #0x44]
700a3af0: 281f         	cmp	r0, #0x1f
700a3af2: d807         	bhi	0x700a3b04 <_ntoa_format+0x154> @ imm = #0xe
700a3af4: e7ff         	b	0x700a3af6 <_ntoa_format+0x146> @ imm = #-0x2
700a3af6: 9910         	ldr	r1, [sp, #0x40]
700a3af8: 9a11         	ldr	r2, [sp, #0x44]
700a3afa: 1c50         	adds	r0, r2, #0x1
700a3afc: 9011         	str	r0, [sp, #0x44]
700a3afe: 2078         	movs	r0, #0x78
700a3b00: 5488         	strb	r0, [r1, r2]
700a3b02: e025         	b	0x700a3b50 <_ntoa_format+0x1a0> @ imm = #0x4a
700a3b04: 9813         	ldr	r0, [sp, #0x4c]
700a3b06: 2810         	cmp	r0, #0x10
700a3b08: d111         	bne	0x700a3b2e <_ntoa_format+0x17e> @ imm = #0x22
700a3b0a: e7ff         	b	0x700a3b0c <_ntoa_format+0x15c> @ imm = #-0x2
700a3b0c: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a3b10: 0680         	lsls	r0, r0, #0x1a
700a3b12: 2800         	cmp	r0, #0x0
700a3b14: d50b         	bpl	0x700a3b2e <_ntoa_format+0x17e> @ imm = #0x16
700a3b16: e7ff         	b	0x700a3b18 <_ntoa_format+0x168> @ imm = #-0x2
700a3b18: 9811         	ldr	r0, [sp, #0x44]
700a3b1a: 281f         	cmp	r0, #0x1f
700a3b1c: d807         	bhi	0x700a3b2e <_ntoa_format+0x17e> @ imm = #0xe
700a3b1e: e7ff         	b	0x700a3b20 <_ntoa_format+0x170> @ imm = #-0x2
700a3b20: 9910         	ldr	r1, [sp, #0x40]
700a3b22: 9a11         	ldr	r2, [sp, #0x44]
700a3b24: 1c50         	adds	r0, r2, #0x1
700a3b26: 9011         	str	r0, [sp, #0x44]
700a3b28: 2058         	movs	r0, #0x58
700a3b2a: 5488         	strb	r0, [r1, r2]
700a3b2c: e00f         	b	0x700a3b4e <_ntoa_format+0x19e> @ imm = #0x1e
700a3b2e: 9813         	ldr	r0, [sp, #0x4c]
700a3b30: 2802         	cmp	r0, #0x2
700a3b32: d10b         	bne	0x700a3b4c <_ntoa_format+0x19c> @ imm = #0x16
700a3b34: e7ff         	b	0x700a3b36 <_ntoa_format+0x186> @ imm = #-0x2
700a3b36: 9811         	ldr	r0, [sp, #0x44]
700a3b38: 281f         	cmp	r0, #0x1f
700a3b3a: d807         	bhi	0x700a3b4c <_ntoa_format+0x19c> @ imm = #0xe
700a3b3c: e7ff         	b	0x700a3b3e <_ntoa_format+0x18e> @ imm = #-0x2
700a3b3e: 9910         	ldr	r1, [sp, #0x40]
700a3b40: 9a11         	ldr	r2, [sp, #0x44]
700a3b42: 1c50         	adds	r0, r2, #0x1
700a3b44: 9011         	str	r0, [sp, #0x44]
700a3b46: 2062         	movs	r0, #0x62
700a3b48: 5488         	strb	r0, [r1, r2]
700a3b4a: e7ff         	b	0x700a3b4c <_ntoa_format+0x19c> @ imm = #-0x2
700a3b4c: e7ff         	b	0x700a3b4e <_ntoa_format+0x19e> @ imm = #-0x2
700a3b4e: e7ff         	b	0x700a3b50 <_ntoa_format+0x1a0> @ imm = #-0x2
700a3b50: 9811         	ldr	r0, [sp, #0x44]
700a3b52: 281f         	cmp	r0, #0x1f
700a3b54: d807         	bhi	0x700a3b66 <_ntoa_format+0x1b6> @ imm = #0xe
700a3b56: e7ff         	b	0x700a3b58 <_ntoa_format+0x1a8> @ imm = #-0x2
700a3b58: 9910         	ldr	r1, [sp, #0x40]
700a3b5a: 9a11         	ldr	r2, [sp, #0x44]
700a3b5c: 1c50         	adds	r0, r2, #0x1
700a3b5e: 9011         	str	r0, [sp, #0x44]
700a3b60: 2030         	movs	r0, #0x30
700a3b62: 5488         	strb	r0, [r1, r2]
700a3b64: e7ff         	b	0x700a3b66 <_ntoa_format+0x1b6> @ imm = #-0x2
700a3b66: e7ff         	b	0x700a3b68 <_ntoa_format+0x1b8> @ imm = #-0x2
700a3b68: 9811         	ldr	r0, [sp, #0x44]
700a3b6a: 281f         	cmp	r0, #0x1f
700a3b6c: d829         	bhi	0x700a3bc2 <_ntoa_format+0x212> @ imm = #0x52
700a3b6e: e7ff         	b	0x700a3b70 <_ntoa_format+0x1c0> @ imm = #-0x2
700a3b70: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700a3b74: 07c0         	lsls	r0, r0, #0x1f
700a3b76: b138         	cbz	r0, 0x700a3b88 <_ntoa_format+0x1d8> @ imm = #0xe
700a3b78: e7ff         	b	0x700a3b7a <_ntoa_format+0x1ca> @ imm = #-0x2
700a3b7a: 9910         	ldr	r1, [sp, #0x40]
700a3b7c: 9a11         	ldr	r2, [sp, #0x44]
700a3b7e: 1c50         	adds	r0, r2, #0x1
700a3b80: 9011         	str	r0, [sp, #0x44]
700a3b82: 202d         	movs	r0, #0x2d
700a3b84: 5488         	strb	r0, [r1, r2]
700a3b86: e01b         	b	0x700a3bc0 <_ntoa_format+0x210> @ imm = #0x36
700a3b88: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a3b8c: 0740         	lsls	r0, r0, #0x1d
700a3b8e: 2800         	cmp	r0, #0x0
700a3b90: d507         	bpl	0x700a3ba2 <_ntoa_format+0x1f2> @ imm = #0xe
700a3b92: e7ff         	b	0x700a3b94 <_ntoa_format+0x1e4> @ imm = #-0x2
700a3b94: 9910         	ldr	r1, [sp, #0x40]
700a3b96: 9a11         	ldr	r2, [sp, #0x44]
700a3b98: 1c50         	adds	r0, r2, #0x1
700a3b9a: 9011         	str	r0, [sp, #0x44]
700a3b9c: 202b         	movs	r0, #0x2b
700a3b9e: 5488         	strb	r0, [r1, r2]
700a3ba0: e00d         	b	0x700a3bbe <_ntoa_format+0x20e> @ imm = #0x1a
700a3ba2: f89d 0058    	ldrb.w	r0, [sp, #0x58]
700a3ba6: 0700         	lsls	r0, r0, #0x1c
700a3ba8: 2800         	cmp	r0, #0x0
700a3baa: d507         	bpl	0x700a3bbc <_ntoa_format+0x20c> @ imm = #0xe
700a3bac: e7ff         	b	0x700a3bae <_ntoa_format+0x1fe> @ imm = #-0x2
700a3bae: 9910         	ldr	r1, [sp, #0x40]
700a3bb0: 9a11         	ldr	r2, [sp, #0x44]
700a3bb2: 1c50         	adds	r0, r2, #0x1
700a3bb4: 9011         	str	r0, [sp, #0x44]
700a3bb6: 2020         	movs	r0, #0x20
700a3bb8: 5488         	strb	r0, [r1, r2]
700a3bba: e7ff         	b	0x700a3bbc <_ntoa_format+0x20c> @ imm = #-0x2
700a3bbc: e7ff         	b	0x700a3bbe <_ntoa_format+0x20e> @ imm = #-0x2
700a3bbe: e7ff         	b	0x700a3bc0 <_ntoa_format+0x210> @ imm = #-0x2
700a3bc0: e7ff         	b	0x700a3bc2 <_ntoa_format+0x212> @ imm = #-0x2
700a3bc2: 980b         	ldr	r0, [sp, #0x2c]
700a3bc4: 990a         	ldr	r1, [sp, #0x28]
700a3bc6: 9a09         	ldr	r2, [sp, #0x24]
700a3bc8: 9b08         	ldr	r3, [sp, #0x20]
700a3bca: f8dd c040    	ldr.w	r12, [sp, #0x40]
700a3bce: 9c11         	ldr	r4, [sp, #0x44]
700a3bd0: 9d15         	ldr	r5, [sp, #0x54]
700a3bd2: 9e16         	ldr	r6, [sp, #0x58]
700a3bd4: 46ee         	mov	lr, sp
700a3bd6: f8ce 600c    	str.w	r6, [lr, #0xc]
700a3bda: f8ce 5008    	str.w	r5, [lr, #0x8]
700a3bde: f8ce 4004    	str.w	r4, [lr, #0x4]
700a3be2: f8ce c000    	str.w	r12, [lr]
700a3be6: f008 fc13    	bl	0x700ac410 <_out_rev>   @ imm = #0x8826
700a3bea: b00c         	add	sp, #0x30
700a3bec: bd70         	pop	{r4, r5, r6, pc}
700a3bee: 0000         	movs	r0, r0

700a3bf0 <Udma_eventRegister>:
700a3bf0: b5b0         	push	{r4, r5, r7, lr}
700a3bf2: b088         	sub	sp, #0x20
700a3bf4: 9007         	str	r0, [sp, #0x1c]
700a3bf6: 9106         	str	r1, [sp, #0x18]
700a3bf8: 9205         	str	r2, [sp, #0x14]
700a3bfa: 2000         	movs	r0, #0x0
700a3bfc: 9004         	str	r0, [sp, #0x10]
700a3bfe: 9003         	str	r0, [sp, #0xc]
700a3c00: 9807         	ldr	r0, [sp, #0x1c]
700a3c02: b130         	cbz	r0, 0x700a3c12 <Udma_eventRegister+0x22> @ imm = #0xc
700a3c04: e7ff         	b	0x700a3c06 <Udma_eventRegister+0x16> @ imm = #-0x2
700a3c06: 9806         	ldr	r0, [sp, #0x18]
700a3c08: b118         	cbz	r0, 0x700a3c12 <Udma_eventRegister+0x22> @ imm = #0x6
700a3c0a: e7ff         	b	0x700a3c0c <Udma_eventRegister+0x1c> @ imm = #-0x2
700a3c0c: 9805         	ldr	r0, [sp, #0x14]
700a3c0e: b920         	cbnz	r0, 0x700a3c1a <Udma_eventRegister+0x2a> @ imm = #0x8
700a3c10: e7ff         	b	0x700a3c12 <Udma_eventRegister+0x22> @ imm = #-0x2
700a3c12: f06f 0001    	mvn	r0, #0x1
700a3c16: 9004         	str	r0, [sp, #0x10]
700a3c18: e7ff         	b	0x700a3c1a <Udma_eventRegister+0x2a> @ imm = #-0x2
700a3c1a: 9804         	ldr	r0, [sp, #0x10]
700a3c1c: b988         	cbnz	r0, 0x700a3c42 <Udma_eventRegister+0x52> @ imm = #0x22
700a3c1e: e7ff         	b	0x700a3c20 <Udma_eventRegister+0x30> @ imm = #-0x2
700a3c20: 9807         	ldr	r0, [sp, #0x1c]
700a3c22: 9002         	str	r0, [sp, #0x8]
700a3c24: 9802         	ldr	r0, [sp, #0x8]
700a3c26: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a3c2a: f64a 31cd    	movw	r1, #0xabcd
700a3c2e: f6ca 31dc    	movt	r1, #0xabdc
700a3c32: 4288         	cmp	r0, r1
700a3c34: d004         	beq	0x700a3c40 <Udma_eventRegister+0x50> @ imm = #0x8
700a3c36: e7ff         	b	0x700a3c38 <Udma_eventRegister+0x48> @ imm = #-0x2
700a3c38: f04f 30ff    	mov.w	r0, #0xffffffff
700a3c3c: 9004         	str	r0, [sp, #0x10]
700a3c3e: e7ff         	b	0x700a3c40 <Udma_eventRegister+0x50> @ imm = #-0x2
700a3c40: e7ff         	b	0x700a3c42 <Udma_eventRegister+0x52> @ imm = #-0x2
700a3c42: 9804         	ldr	r0, [sp, #0x10]
700a3c44: b930         	cbnz	r0, 0x700a3c54 <Udma_eventRegister+0x64> @ imm = #0xc
700a3c46: e7ff         	b	0x700a3c48 <Udma_eventRegister+0x58> @ imm = #-0x2
700a3c48: 9802         	ldr	r0, [sp, #0x8]
700a3c4a: 9905         	ldr	r1, [sp, #0x14]
700a3c4c: f006 fa88    	bl	0x700aa160 <Udma_eventCheckParams> @ imm = #0x6510
700a3c50: 9004         	str	r0, [sp, #0x10]
700a3c52: e7ff         	b	0x700a3c54 <Udma_eventRegister+0x64> @ imm = #-0x2
700a3c54: 9804         	ldr	r0, [sp, #0x10]
700a3c56: bbb0         	cbnz	r0, 0x700a3cc6 <Udma_eventRegister+0xd6> @ imm = #0x6c
700a3c58: e7ff         	b	0x700a3c5a <Udma_eventRegister+0x6a> @ imm = #-0x2
700a3c5a: 9806         	ldr	r0, [sp, #0x18]
700a3c5c: 9001         	str	r0, [sp, #0x4]
700a3c5e: 9801         	ldr	r0, [sp, #0x4]
700a3c60: 3008         	adds	r0, #0x8
700a3c62: 9905         	ldr	r1, [sp, #0x14]
700a3c64: e8b1 501c    	ldm.w	r1!, {r2, r3, r4, r12, lr}
700a3c68: e8a0 501c    	stm.w	r0!, {r2, r3, r4, r12, lr}
700a3c6c: e8b1 501c    	ldm.w	r1!, {r2, r3, r4, r12, lr}
700a3c70: e8a0 501c    	stm.w	r0!, {r2, r3, r4, r12, lr}
700a3c74: e891 503c    	ldm.w	r1, {r2, r3, r4, r5, r12, lr}
700a3c78: e880 503c    	stm.w	r0, {r2, r3, r4, r5, r12, lr}
700a3c7c: 9802         	ldr	r0, [sp, #0x8]
700a3c7e: 9901         	ldr	r1, [sp, #0x4]
700a3c80: 6008         	str	r0, [r1]
700a3c82: 9901         	ldr	r1, [sp, #0x4]
700a3c84: f64f 70ff    	movw	r0, #0xffff
700a3c88: 6488         	str	r0, [r1, #0x48]
700a3c8a: 9901         	ldr	r1, [sp, #0x4]
700a3c8c: 64c8         	str	r0, [r1, #0x4c]
700a3c8e: 9901         	ldr	r1, [sp, #0x4]
700a3c90: 6508         	str	r0, [r1, #0x50]
700a3c92: 9901         	ldr	r1, [sp, #0x4]
700a3c94: 2000         	movs	r0, #0x0
700a3c96: f6cf 70ff    	movt	r0, #0xffff
700a3c9a: 6548         	str	r0, [r1, #0x54]
700a3c9c: 9901         	ldr	r1, [sp, #0x4]
700a3c9e: 6588         	str	r0, [r1, #0x58]
700a3ca0: 9901         	ldr	r1, [sp, #0x4]
700a3ca2: 2000         	movs	r0, #0x0
700a3ca4: 65c8         	str	r0, [r1, #0x5c]
700a3ca6: 9901         	ldr	r1, [sp, #0x4]
700a3ca8: 6608         	str	r0, [r1, #0x60]
700a3caa: 9901         	ldr	r1, [sp, #0x4]
700a3cac: 6648         	str	r0, [r1, #0x64]
700a3cae: 9901         	ldr	r1, [sp, #0x4]
700a3cb0: f8c1 008c    	str.w	r0, [r1, #0x8c]
700a3cb4: f8c1 0088    	str.w	r0, [r1, #0x88]
700a3cb8: 9901         	ldr	r1, [sp, #0x4]
700a3cba: f8c1 0090    	str.w	r0, [r1, #0x90]
700a3cbe: 9901         	ldr	r1, [sp, #0x4]
700a3cc0: f8c1 0094    	str.w	r0, [r1, #0x94]
700a3cc4: e7ff         	b	0x700a3cc6 <Udma_eventRegister+0xd6> @ imm = #-0x2
700a3cc6: 9804         	ldr	r0, [sp, #0x10]
700a3cc8: 2800         	cmp	r0, #0x0
700a3cca: f040 809f    	bne.w	0x700a3e0c <Udma_eventRegister+0x21c> @ imm = #0x13e
700a3cce: e7ff         	b	0x700a3cd0 <Udma_eventRegister+0xe0> @ imm = #-0x2
700a3cd0: 9802         	ldr	r0, [sp, #0x8]
700a3cd2: 6800         	ldr	r0, [r0]
700a3cd4: b130         	cbz	r0, 0x700a3ce4 <Udma_eventRegister+0xf4> @ imm = #0xc
700a3cd6: e7ff         	b	0x700a3cd8 <Udma_eventRegister+0xe8> @ imm = #-0x2
700a3cd8: 9805         	ldr	r0, [sp, #0x14]
700a3cda: 6800         	ldr	r0, [r0]
700a3cdc: 2802         	cmp	r0, #0x2
700a3cde: d101         	bne	0x700a3ce4 <Udma_eventRegister+0xf4> @ imm = #0x2
700a3ce0: e7ff         	b	0x700a3ce2 <Udma_eventRegister+0xf2> @ imm = #-0x2
700a3ce2: e092         	b	0x700a3e0a <Udma_eventRegister+0x21a> @ imm = #0x124
700a3ce4: 9802         	ldr	r0, [sp, #0x8]
700a3ce6: 9901         	ldr	r1, [sp, #0x4]
700a3ce8: f000 f89a    	bl	0x700a3e20 <Udma_eventAllocResource> @ imm = #0x134
700a3cec: 9004         	str	r0, [sp, #0x10]
700a3cee: 9804         	ldr	r0, [sp, #0x10]
700a3cf0: b918         	cbnz	r0, 0x700a3cfa <Udma_eventRegister+0x10a> @ imm = #0x6
700a3cf2: e7ff         	b	0x700a3cf4 <Udma_eventRegister+0x104> @ imm = #-0x2
700a3cf4: 2001         	movs	r0, #0x1
700a3cf6: 9003         	str	r0, [sp, #0xc]
700a3cf8: e000         	b	0x700a3cfc <Udma_eventRegister+0x10c> @ imm = #0x0
700a3cfa: e7ff         	b	0x700a3cfc <Udma_eventRegister+0x10c> @ imm = #-0x2
700a3cfc: 9804         	ldr	r0, [sp, #0x10]
700a3cfe: b9a0         	cbnz	r0, 0x700a3d2a <Udma_eventRegister+0x13a> @ imm = #0x28
700a3d00: e7ff         	b	0x700a3d02 <Udma_eventRegister+0x112> @ imm = #-0x2
700a3d02: 9901         	ldr	r1, [sp, #0x4]
700a3d04: f64a 30cd    	movw	r0, #0xabcd
700a3d08: f6ca 30dc    	movt	r0, #0xabdc
700a3d0c: f8c1 0098    	str.w	r0, [r1, #0x98]
700a3d10: 9802         	ldr	r0, [sp, #0x8]
700a3d12: 9901         	ldr	r1, [sp, #0x4]
700a3d14: f7fd fb3c    	bl	0x700a1390 <Udma_eventConfig> @ imm = #-0x2988
700a3d18: 9004         	str	r0, [sp, #0x10]
700a3d1a: 9804         	ldr	r0, [sp, #0x10]
700a3d1c: b918         	cbnz	r0, 0x700a3d26 <Udma_eventRegister+0x136> @ imm = #0x6
700a3d1e: e7ff         	b	0x700a3d20 <Udma_eventRegister+0x130> @ imm = #-0x2
700a3d20: 2001         	movs	r0, #0x1
700a3d22: 9003         	str	r0, [sp, #0xc]
700a3d24: e000         	b	0x700a3d28 <Udma_eventRegister+0x138> @ imm = #0x0
700a3d26: e7ff         	b	0x700a3d28 <Udma_eventRegister+0x138> @ imm = #-0x2
700a3d28: e7ff         	b	0x700a3d2a <Udma_eventRegister+0x13a> @ imm = #-0x2
700a3d2a: 9804         	ldr	r0, [sp, #0x10]
700a3d2c: b170         	cbz	r0, 0x700a3d4c <Udma_eventRegister+0x15c> @ imm = #0x1c
700a3d2e: e7ff         	b	0x700a3d30 <Udma_eventRegister+0x140> @ imm = #-0x2
700a3d30: 9803         	ldr	r0, [sp, #0xc]
700a3d32: 2801         	cmp	r0, #0x1
700a3d34: d109         	bne	0x700a3d4a <Udma_eventRegister+0x15a> @ imm = #0x12
700a3d36: e7ff         	b	0x700a3d38 <Udma_eventRegister+0x148> @ imm = #-0x2
700a3d38: 9802         	ldr	r0, [sp, #0x8]
700a3d3a: 9901         	ldr	r1, [sp, #0x4]
700a3d3c: f006 ff10    	bl	0x700aab60 <Udma_eventFreeResource> @ imm = #0x6e20
700a3d40: 9901         	ldr	r1, [sp, #0x4]
700a3d42: 2000         	movs	r0, #0x0
700a3d44: f8c1 0098    	str.w	r0, [r1, #0x98]
700a3d48: e7ff         	b	0x700a3d4a <Udma_eventRegister+0x15a> @ imm = #-0x2
700a3d4a: e05d         	b	0x700a3e08 <Udma_eventRegister+0x218> @ imm = #0xba
700a3d4c: 9801         	ldr	r0, [sp, #0x4]
700a3d4e: f8d0 0094    	ldr.w	r0, [r0, #0x94]
700a3d52: 3020         	adds	r0, #0x20
700a3d54: 9905         	ldr	r1, [sp, #0x14]
700a3d56: 6248         	str	r0, [r1, #0x24]
700a3d58: 9801         	ldr	r0, [sp, #0x4]
700a3d5a: f8d0 0094    	ldr.w	r0, [r0, #0x94]
700a3d5e: 3018         	adds	r0, #0x18
700a3d60: 9905         	ldr	r1, [sp, #0x14]
700a3d62: 6288         	str	r0, [r1, #0x28]
700a3d64: 9801         	ldr	r0, [sp, #0x4]
700a3d66: 6d00         	ldr	r0, [r0, #0x50]
700a3d68: f64f 71ff    	movw	r1, #0xffff
700a3d6c: 4288         	cmp	r0, r1
700a3d6e: d017         	beq	0x700a3da0 <Udma_eventRegister+0x1b0> @ imm = #0x2e
700a3d70: e7ff         	b	0x700a3d72 <Udma_eventRegister+0x182> @ imm = #-0x2
700a3d72: 9801         	ldr	r0, [sp, #0x4]
700a3d74: 6d03         	ldr	r3, [r0, #0x50]
700a3d76: f1a3 0120    	sub.w	r1, r3, #0x20
700a3d7a: 2201         	movs	r2, #0x1
700a3d7c: fa02 fc01    	lsl.w	r12, r2, r1
700a3d80: f1c3 0020    	rsb.w	r0, r3, #0x20
700a3d84: fa22 f000    	lsr.w	r0, r2, r0
700a3d88: 2900         	cmp	r1, #0x0
700a3d8a: bf58         	it	pl
700a3d8c: 4660         	movpl	r0, r12
700a3d8e: fa02 f203    	lsl.w	r2, r2, r3
700a3d92: 2900         	cmp	r1, #0x0
700a3d94: bf58         	it	pl
700a3d96: 2200         	movpl	r2, #0x0
700a3d98: 9905         	ldr	r1, [sp, #0x14]
700a3d9a: 630a         	str	r2, [r1, #0x30]
700a3d9c: 6348         	str	r0, [r1, #0x34]
700a3d9e: e004         	b	0x700a3daa <Udma_eventRegister+0x1ba> @ imm = #0x8
700a3da0: 9905         	ldr	r1, [sp, #0x14]
700a3da2: 2000         	movs	r0, #0x0
700a3da4: 6348         	str	r0, [r1, #0x34]
700a3da6: 6308         	str	r0, [r1, #0x30]
700a3da8: e7ff         	b	0x700a3daa <Udma_eventRegister+0x1ba> @ imm = #-0x2
700a3daa: 9801         	ldr	r0, [sp, #0x4]
700a3dac: 6980         	ldr	r0, [r0, #0x18]
700a3dae: b948         	cbnz	r0, 0x700a3dc4 <Udma_eventRegister+0x1d4> @ imm = #0x12
700a3db0: e7ff         	b	0x700a3db2 <Udma_eventRegister+0x1c2> @ imm = #-0x2
700a3db2: 9801         	ldr	r0, [sp, #0x4]
700a3db4: 6cc0         	ldr	r0, [r0, #0x4c]
700a3db6: 9905         	ldr	r1, [sp, #0x14]
700a3db8: 6388         	str	r0, [r1, #0x38]
700a3dba: 9801         	ldr	r0, [sp, #0x4]
700a3dbc: 6d80         	ldr	r0, [r0, #0x58]
700a3dbe: 9905         	ldr	r1, [sp, #0x14]
700a3dc0: 63c8         	str	r0, [r1, #0x3c]
700a3dc2: e00a         	b	0x700a3dda <Udma_eventRegister+0x1ea> @ imm = #0x14
700a3dc4: 9801         	ldr	r0, [sp, #0x4]
700a3dc6: 6980         	ldr	r0, [r0, #0x18]
700a3dc8: 6cc0         	ldr	r0, [r0, #0x4c]
700a3dca: 9905         	ldr	r1, [sp, #0x14]
700a3dcc: 6388         	str	r0, [r1, #0x38]
700a3dce: 9801         	ldr	r0, [sp, #0x4]
700a3dd0: 6980         	ldr	r0, [r0, #0x18]
700a3dd2: 6d80         	ldr	r0, [r0, #0x58]
700a3dd4: 9905         	ldr	r1, [sp, #0x14]
700a3dd6: 63c8         	str	r0, [r1, #0x3c]
700a3dd8: e7ff         	b	0x700a3dda <Udma_eventRegister+0x1ea> @ imm = #-0x2
700a3dda: 9805         	ldr	r0, [sp, #0x14]
700a3ddc: 6a40         	ldr	r0, [r0, #0x24]
700a3dde: 9901         	ldr	r1, [sp, #0x4]
700a3de0: 62c8         	str	r0, [r1, #0x2c]
700a3de2: 9805         	ldr	r0, [sp, #0x14]
700a3de4: 6a80         	ldr	r0, [r0, #0x28]
700a3de6: 9901         	ldr	r1, [sp, #0x4]
700a3de8: 6308         	str	r0, [r1, #0x30]
700a3dea: 9905         	ldr	r1, [sp, #0x14]
700a3dec: 6b08         	ldr	r0, [r1, #0x30]
700a3dee: 6b4a         	ldr	r2, [r1, #0x34]
700a3df0: 9901         	ldr	r1, [sp, #0x4]
700a3df2: 63ca         	str	r2, [r1, #0x3c]
700a3df4: 6388         	str	r0, [r1, #0x38]
700a3df6: 9805         	ldr	r0, [sp, #0x14]
700a3df8: 6b80         	ldr	r0, [r0, #0x38]
700a3dfa: 9901         	ldr	r1, [sp, #0x4]
700a3dfc: 6408         	str	r0, [r1, #0x40]
700a3dfe: 9805         	ldr	r0, [sp, #0x14]
700a3e00: 6bc0         	ldr	r0, [r0, #0x3c]
700a3e02: 9901         	ldr	r1, [sp, #0x4]
700a3e04: 6448         	str	r0, [r1, #0x44]
700a3e06: e7ff         	b	0x700a3e08 <Udma_eventRegister+0x218> @ imm = #-0x2
700a3e08: e7ff         	b	0x700a3e0a <Udma_eventRegister+0x21a> @ imm = #-0x2
700a3e0a: e7ff         	b	0x700a3e0c <Udma_eventRegister+0x21c> @ imm = #-0x2
700a3e0c: 9804         	ldr	r0, [sp, #0x10]
700a3e0e: b008         	add	sp, #0x20
700a3e10: bdb0         	pop	{r4, r5, r7, pc}
		...
700a3e1e: 0000         	movs	r0, r0

700a3e20 <Udma_eventAllocResource>:
700a3e20: b580         	push	{r7, lr}
700a3e22: b08a         	sub	sp, #0x28
700a3e24: 9009         	str	r0, [sp, #0x24]
700a3e26: 9108         	str	r1, [sp, #0x20]
700a3e28: 2000         	movs	r0, #0x0
700a3e2a: 9007         	str	r0, [sp, #0x1c]
700a3e2c: 9808         	ldr	r0, [sp, #0x20]
700a3e2e: 3008         	adds	r0, #0x8
700a3e30: 9004         	str	r0, [sp, #0x10]
700a3e32: 9804         	ldr	r0, [sp, #0x10]
700a3e34: 6800         	ldr	r0, [r0]
700a3e36: 2805         	cmp	r0, #0x5
700a3e38: d01b         	beq	0x700a3e72 <Udma_eventAllocResource+0x52> @ imm = #0x36
700a3e3a: e7ff         	b	0x700a3e3c <Udma_eventAllocResource+0x1c> @ imm = #-0x2
700a3e3c: 9809         	ldr	r0, [sp, #0x24]
700a3e3e: f009 fb97    	bl	0x700ad570 <Udma_rmAllocEvent> @ imm = #0x972e
700a3e42: 9908         	ldr	r1, [sp, #0x20]
700a3e44: 6488         	str	r0, [r1, #0x48]
700a3e46: 9808         	ldr	r0, [sp, #0x20]
700a3e48: 6c80         	ldr	r0, [r0, #0x48]
700a3e4a: f64f 71ff    	movw	r1, #0xffff
700a3e4e: 4288         	cmp	r0, r1
700a3e50: d104         	bne	0x700a3e5c <Udma_eventAllocResource+0x3c> @ imm = #0x8
700a3e52: e7ff         	b	0x700a3e54 <Udma_eventAllocResource+0x34> @ imm = #-0x2
700a3e54: f06f 0004    	mvn	r0, #0x4
700a3e58: 9007         	str	r0, [sp, #0x1c]
700a3e5a: e009         	b	0x700a3e70 <Udma_eventAllocResource+0x50> @ imm = #0x12
700a3e5c: 9809         	ldr	r0, [sp, #0x24]
700a3e5e: f8d0 00a0    	ldr.w	r0, [r0, #0xa0]
700a3e62: 9908         	ldr	r1, [sp, #0x20]
700a3e64: 6c8a         	ldr	r2, [r1, #0x48]
700a3e66: eb00 00c2    	add.w	r0, r0, r2, lsl #3
700a3e6a: f8c1 0090    	str.w	r0, [r1, #0x90]
700a3e6e: e7ff         	b	0x700a3e70 <Udma_eventAllocResource+0x50> @ imm = #-0x2
700a3e70: e7ff         	b	0x700a3e72 <Udma_eventAllocResource+0x52> @ imm = #-0x2
700a3e72: 9807         	ldr	r0, [sp, #0x1c]
700a3e74: bb00         	cbnz	r0, 0x700a3eb8 <Udma_eventAllocResource+0x98> @ imm = #0x40
700a3e76: e7ff         	b	0x700a3e78 <Udma_eventAllocResource+0x58> @ imm = #-0x2
700a3e78: 9804         	ldr	r0, [sp, #0x10]
700a3e7a: 6840         	ldr	r0, [r0, #0x4]
700a3e7c: 2801         	cmp	r0, #0x1
700a3e7e: d009         	beq	0x700a3e94 <Udma_eventAllocResource+0x74> @ imm = #0x12
700a3e80: e7ff         	b	0x700a3e82 <Udma_eventAllocResource+0x62> @ imm = #-0x2
700a3e82: 9804         	ldr	r0, [sp, #0x10]
700a3e84: 6840         	ldr	r0, [r0, #0x4]
700a3e86: 2802         	cmp	r0, #0x2
700a3e88: d115         	bne	0x700a3eb6 <Udma_eventAllocResource+0x96> @ imm = #0x2a
700a3e8a: e7ff         	b	0x700a3e8c <Udma_eventAllocResource+0x6c> @ imm = #-0x2
700a3e8c: 9804         	ldr	r0, [sp, #0x10]
700a3e8e: 6900         	ldr	r0, [r0, #0x10]
700a3e90: b988         	cbnz	r0, 0x700a3eb6 <Udma_eventAllocResource+0x96> @ imm = #0x22
700a3e92: e7ff         	b	0x700a3e94 <Udma_eventAllocResource+0x74> @ imm = #-0x2
700a3e94: 9809         	ldr	r0, [sp, #0x24]
700a3e96: f009 fbbb    	bl	0x700ad610 <Udma_rmAllocVintr> @ imm = #0x9776
700a3e9a: 9908         	ldr	r1, [sp, #0x20]
700a3e9c: 64c8         	str	r0, [r1, #0x4c]
700a3e9e: 9808         	ldr	r0, [sp, #0x20]
700a3ea0: 6cc0         	ldr	r0, [r0, #0x4c]
700a3ea2: f64f 71ff    	movw	r1, #0xffff
700a3ea6: 4288         	cmp	r0, r1
700a3ea8: d104         	bne	0x700a3eb4 <Udma_eventAllocResource+0x94> @ imm = #0x8
700a3eaa: e7ff         	b	0x700a3eac <Udma_eventAllocResource+0x8c> @ imm = #-0x2
700a3eac: f06f 0004    	mvn	r0, #0x4
700a3eb0: 9007         	str	r0, [sp, #0x1c]
700a3eb2: e7ff         	b	0x700a3eb4 <Udma_eventAllocResource+0x94> @ imm = #-0x2
700a3eb4: e7ff         	b	0x700a3eb6 <Udma_eventAllocResource+0x96> @ imm = #-0x2
700a3eb6: e7ff         	b	0x700a3eb8 <Udma_eventAllocResource+0x98> @ imm = #-0x2
700a3eb8: 9807         	ldr	r0, [sp, #0x1c]
700a3eba: b9b8         	cbnz	r0, 0x700a3eec <Udma_eventAllocResource+0xcc> @ imm = #0x2e
700a3ebc: e7ff         	b	0x700a3ebe <Udma_eventAllocResource+0x9e> @ imm = #-0x2
700a3ebe: 9804         	ldr	r0, [sp, #0x10]
700a3ec0: 6800         	ldr	r0, [r0]
700a3ec2: 2805         	cmp	r0, #0x5
700a3ec4: d011         	beq	0x700a3eea <Udma_eventAllocResource+0xca> @ imm = #0x22
700a3ec6: e7ff         	b	0x700a3ec8 <Udma_eventAllocResource+0xa8> @ imm = #-0x2
700a3ec8: 9808         	ldr	r0, [sp, #0x20]
700a3eca: f007 fd61    	bl	0x700ab990 <Udma_rmAllocVintrBit> @ imm = #0x7ac2
700a3ece: 9908         	ldr	r1, [sp, #0x20]
700a3ed0: 6508         	str	r0, [r1, #0x50]
700a3ed2: 9808         	ldr	r0, [sp, #0x20]
700a3ed4: 6d00         	ldr	r0, [r0, #0x50]
700a3ed6: f64f 71ff    	movw	r1, #0xffff
700a3eda: 4288         	cmp	r0, r1
700a3edc: d104         	bne	0x700a3ee8 <Udma_eventAllocResource+0xc8> @ imm = #0x8
700a3ede: e7ff         	b	0x700a3ee0 <Udma_eventAllocResource+0xc0> @ imm = #-0x2
700a3ee0: f06f 0004    	mvn	r0, #0x4
700a3ee4: 9007         	str	r0, [sp, #0x1c]
700a3ee6: e7ff         	b	0x700a3ee8 <Udma_eventAllocResource+0xc8> @ imm = #-0x2
700a3ee8: e7ff         	b	0x700a3eea <Udma_eventAllocResource+0xca> @ imm = #-0x2
700a3eea: e7ff         	b	0x700a3eec <Udma_eventAllocResource+0xcc> @ imm = #-0x2
700a3eec: 9807         	ldr	r0, [sp, #0x1c]
700a3eee: 2800         	cmp	r0, #0x0
700a3ef0: d146         	bne	0x700a3f80 <Udma_eventAllocResource+0x160> @ imm = #0x8c
700a3ef2: e7ff         	b	0x700a3ef4 <Udma_eventAllocResource+0xd4> @ imm = #-0x2
700a3ef4: 9804         	ldr	r0, [sp, #0x10]
700a3ef6: 6940         	ldr	r0, [r0, #0x14]
700a3ef8: b120         	cbz	r0, 0x700a3f04 <Udma_eventAllocResource+0xe4> @ imm = #0x8
700a3efa: e7ff         	b	0x700a3efc <Udma_eventAllocResource+0xdc> @ imm = #-0x2
700a3efc: 9804         	ldr	r0, [sp, #0x10]
700a3efe: 6900         	ldr	r0, [r0, #0x10]
700a3f00: b128         	cbz	r0, 0x700a3f0e <Udma_eventAllocResource+0xee> @ imm = #0xa
700a3f02: e7ff         	b	0x700a3f04 <Udma_eventAllocResource+0xe4> @ imm = #-0x2
700a3f04: 9804         	ldr	r0, [sp, #0x10]
700a3f06: 6800         	ldr	r0, [r0]
700a3f08: 2805         	cmp	r0, #0x5
700a3f0a: d138         	bne	0x700a3f7e <Udma_eventAllocResource+0x15e> @ imm = #0x70
700a3f0c: e7ff         	b	0x700a3f0e <Udma_eventAllocResource+0xee> @ imm = #-0x2
700a3f0e: 9804         	ldr	r0, [sp, #0x10]
700a3f10: 6a00         	ldr	r0, [r0, #0x20]
700a3f12: 2101         	movs	r1, #0x1
700a3f14: f6cf 71ff    	movt	r1, #0xffff
700a3f18: 4288         	cmp	r0, r1
700a3f1a: d007         	beq	0x700a3f2c <Udma_eventAllocResource+0x10c> @ imm = #0xe
700a3f1c: e7ff         	b	0x700a3f1e <Udma_eventAllocResource+0xfe> @ imm = #-0x2
700a3f1e: 9809         	ldr	r0, [sp, #0x24]
700a3f20: 9904         	ldr	r1, [sp, #0x10]
700a3f22: 6a09         	ldr	r1, [r1, #0x20]
700a3f24: f00f f994    	bl	0x700b3250 <Udma_rmTranslateCoreIntrInput> @ imm = #0xf328
700a3f28: 9005         	str	r0, [sp, #0x14]
700a3f2a: e003         	b	0x700a3f34 <Udma_eventAllocResource+0x114> @ imm = #0x6
700a3f2c: 9804         	ldr	r0, [sp, #0x10]
700a3f2e: 6a00         	ldr	r0, [r0, #0x20]
700a3f30: 9005         	str	r0, [sp, #0x14]
700a3f32: e7ff         	b	0x700a3f34 <Udma_eventAllocResource+0x114> @ imm = #-0x2
700a3f34: 9805         	ldr	r0, [sp, #0x14]
700a3f36: f510 3f80    	cmn.w	r0, #0x10000
700a3f3a: d015         	beq	0x700a3f68 <Udma_eventAllocResource+0x148> @ imm = #0x2a
700a3f3c: e7ff         	b	0x700a3f3e <Udma_eventAllocResource+0x11e> @ imm = #-0x2
700a3f3e: 9805         	ldr	r0, [sp, #0x14]
700a3f40: 9909         	ldr	r1, [sp, #0x24]
700a3f42: f004 fb3d    	bl	0x700a85c0 <Udma_rmAllocIrIntr> @ imm = #0x467a
700a3f46: 9908         	ldr	r1, [sp, #0x20]
700a3f48: 6548         	str	r0, [r1, #0x54]
700a3f4a: 9808         	ldr	r0, [sp, #0x20]
700a3f4c: 6d40         	ldr	r0, [r0, #0x54]
700a3f4e: f510 3f80    	cmn.w	r0, #0x10000
700a3f52: d008         	beq	0x700a3f66 <Udma_eventAllocResource+0x146> @ imm = #0x10
700a3f54: e7ff         	b	0x700a3f56 <Udma_eventAllocResource+0x136> @ imm = #-0x2
700a3f56: 9809         	ldr	r0, [sp, #0x24]
700a3f58: 9908         	ldr	r1, [sp, #0x20]
700a3f5a: 6d49         	ldr	r1, [r1, #0x54]
700a3f5c: f00f f990    	bl	0x700b3280 <Udma_rmTranslateIrOutput> @ imm = #0xf320
700a3f60: 9908         	ldr	r1, [sp, #0x20]
700a3f62: 6588         	str	r0, [r1, #0x58]
700a3f64: e7ff         	b	0x700a3f66 <Udma_eventAllocResource+0x146> @ imm = #-0x2
700a3f66: e7ff         	b	0x700a3f68 <Udma_eventAllocResource+0x148> @ imm = #-0x2
700a3f68: 9808         	ldr	r0, [sp, #0x20]
700a3f6a: 6d80         	ldr	r0, [r0, #0x58]
700a3f6c: f510 3f80    	cmn.w	r0, #0x10000
700a3f70: d104         	bne	0x700a3f7c <Udma_eventAllocResource+0x15c> @ imm = #0x8
700a3f72: e7ff         	b	0x700a3f74 <Udma_eventAllocResource+0x154> @ imm = #-0x2
700a3f74: f06f 0004    	mvn	r0, #0x4
700a3f78: 9007         	str	r0, [sp, #0x1c]
700a3f7a: e7ff         	b	0x700a3f7c <Udma_eventAllocResource+0x15c> @ imm = #-0x2
700a3f7c: e7ff         	b	0x700a3f7e <Udma_eventAllocResource+0x15e> @ imm = #-0x2
700a3f7e: e7ff         	b	0x700a3f80 <Udma_eventAllocResource+0x160> @ imm = #-0x2
700a3f80: 9807         	ldr	r0, [sp, #0x1c]
700a3f82: bb18         	cbnz	r0, 0x700a3fcc <Udma_eventAllocResource+0x1ac> @ imm = #0x46
700a3f84: e7ff         	b	0x700a3f86 <Udma_eventAllocResource+0x166> @ imm = #-0x2
700a3f86: f010 eb76    	blx	0x700b4674 <HwiP_disable> @ imm = #0x106ec
700a3f8a: 9002         	str	r0, [sp, #0x8]
700a3f8c: 9908         	ldr	r1, [sp, #0x20]
700a3f8e: 2000         	movs	r0, #0x0
700a3f90: 6608         	str	r0, [r1, #0x60]
700a3f92: 9908         	ldr	r1, [sp, #0x20]
700a3f94: 65c8         	str	r0, [r1, #0x5c]
700a3f96: 9804         	ldr	r0, [sp, #0x10]
700a3f98: 6900         	ldr	r0, [r0, #0x10]
700a3f9a: b198         	cbz	r0, 0x700a3fc4 <Udma_eventAllocResource+0x1a4> @ imm = #0x26
700a3f9c: e7ff         	b	0x700a3f9e <Udma_eventAllocResource+0x17e> @ imm = #-0x2
700a3f9e: 9804         	ldr	r0, [sp, #0x10]
700a3fa0: 6900         	ldr	r0, [r0, #0x10]
700a3fa2: 9003         	str	r0, [sp, #0xc]
700a3fa4: e7ff         	b	0x700a3fa6 <Udma_eventAllocResource+0x186> @ imm = #-0x2
700a3fa6: 9803         	ldr	r0, [sp, #0xc]
700a3fa8: 6dc0         	ldr	r0, [r0, #0x5c]
700a3faa: b120         	cbz	r0, 0x700a3fb6 <Udma_eventAllocResource+0x196> @ imm = #0x8
700a3fac: e7ff         	b	0x700a3fae <Udma_eventAllocResource+0x18e> @ imm = #-0x2
700a3fae: 9803         	ldr	r0, [sp, #0xc]
700a3fb0: 6dc0         	ldr	r0, [r0, #0x5c]
700a3fb2: 9003         	str	r0, [sp, #0xc]
700a3fb4: e7f7         	b	0x700a3fa6 <Udma_eventAllocResource+0x186> @ imm = #-0x12
700a3fb6: 9803         	ldr	r0, [sp, #0xc]
700a3fb8: 9908         	ldr	r1, [sp, #0x20]
700a3fba: 6608         	str	r0, [r1, #0x60]
700a3fbc: 9808         	ldr	r0, [sp, #0x20]
700a3fbe: 9903         	ldr	r1, [sp, #0xc]
700a3fc0: 65c8         	str	r0, [r1, #0x5c]
700a3fc2: e7ff         	b	0x700a3fc4 <Udma_eventAllocResource+0x1a4> @ imm = #-0x2
700a3fc4: 9802         	ldr	r0, [sp, #0x8]
700a3fc6: f010 eb76    	blx	0x700b46b4 <HwiP_restore> @ imm = #0x106ec
700a3fca: e7ff         	b	0x700a3fcc <Udma_eventAllocResource+0x1ac> @ imm = #-0x2
700a3fcc: 9807         	ldr	r0, [sp, #0x1c]
700a3fce: b9a0         	cbnz	r0, 0x700a3ffa <Udma_eventAllocResource+0x1da> @ imm = #0x28
700a3fd0: e7ff         	b	0x700a3fd2 <Udma_eventAllocResource+0x1b2> @ imm = #-0x2
700a3fd2: 9804         	ldr	r0, [sp, #0x10]
700a3fd4: 6800         	ldr	r0, [r0]
700a3fd6: 2803         	cmp	r0, #0x3
700a3fd8: d10e         	bne	0x700a3ff8 <Udma_eventAllocResource+0x1d8> @ imm = #0x1c
700a3fda: e7ff         	b	0x700a3fdc <Udma_eventAllocResource+0x1bc> @ imm = #-0x2
700a3fdc: 9804         	ldr	r0, [sp, #0x10]
700a3fde: 6880         	ldr	r0, [r0, #0x8]
700a3fe0: 9001         	str	r0, [sp, #0x4]
700a3fe2: 9801         	ldr	r0, [sp, #0x4]
700a3fe4: f8d0 0248    	ldr.w	r0, [r0, #0x248]
700a3fe8: 2801         	cmp	r0, #0x1
700a3fea: d104         	bne	0x700a3ff6 <Udma_eventAllocResource+0x1d6> @ imm = #0x8
700a3fec: e7ff         	b	0x700a3fee <Udma_eventAllocResource+0x1ce> @ imm = #-0x2
700a3fee: f06f 0004    	mvn	r0, #0x4
700a3ff2: 9007         	str	r0, [sp, #0x1c]
700a3ff4: e7ff         	b	0x700a3ff6 <Udma_eventAllocResource+0x1d6> @ imm = #-0x2
700a3ff6: e7ff         	b	0x700a3ff8 <Udma_eventAllocResource+0x1d8> @ imm = #-0x2
700a3ff8: e7ff         	b	0x700a3ffa <Udma_eventAllocResource+0x1da> @ imm = #-0x2
700a3ffa: 9807         	ldr	r0, [sp, #0x1c]
700a3ffc: b128         	cbz	r0, 0x700a400a <Udma_eventAllocResource+0x1ea> @ imm = #0xa
700a3ffe: e7ff         	b	0x700a4000 <Udma_eventAllocResource+0x1e0> @ imm = #-0x2
700a4000: 9809         	ldr	r0, [sp, #0x24]
700a4002: 9908         	ldr	r1, [sp, #0x20]
700a4004: f006 fdac    	bl	0x700aab60 <Udma_eventFreeResource> @ imm = #0x6b58
700a4008: e016         	b	0x700a4038 <Udma_eventAllocResource+0x218> @ imm = #0x2c
700a400a: 9804         	ldr	r0, [sp, #0x10]
700a400c: 6900         	ldr	r0, [r0, #0x10]
700a400e: b920         	cbnz	r0, 0x700a401a <Udma_eventAllocResource+0x1fa> @ imm = #0x8
700a4010: e7ff         	b	0x700a4012 <Udma_eventAllocResource+0x1f2> @ imm = #-0x2
700a4012: 9808         	ldr	r0, [sp, #0x20]
700a4014: 6cc0         	ldr	r0, [r0, #0x4c]
700a4016: 9006         	str	r0, [sp, #0x18]
700a4018: e004         	b	0x700a4024 <Udma_eventAllocResource+0x204> @ imm = #0x8
700a401a: 9804         	ldr	r0, [sp, #0x10]
700a401c: 6900         	ldr	r0, [r0, #0x10]
700a401e: 6cc0         	ldr	r0, [r0, #0x4c]
700a4020: 9006         	str	r0, [sp, #0x18]
700a4022: e7ff         	b	0x700a4024 <Udma_eventAllocResource+0x204> @ imm = #-0x2
700a4024: 9809         	ldr	r0, [sp, #0x24]
700a4026: f8d0 00a4    	ldr.w	r0, [r0, #0xa4]
700a402a: 9906         	ldr	r1, [sp, #0x18]
700a402c: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a4030: 9908         	ldr	r1, [sp, #0x20]
700a4032: f8c1 0094    	str.w	r0, [r1, #0x94]
700a4036: e7ff         	b	0x700a4038 <Udma_eventAllocResource+0x218> @ imm = #-0x2
700a4038: 9807         	ldr	r0, [sp, #0x1c]
700a403a: b00a         	add	sp, #0x28
700a403c: bd80         	pop	{r7, pc}
700a403e: 0000         	movs	r0, r0

700a4040 <_tx_queue_send>:
700a4040: b580         	push	{r7, lr}
700a4042: b08c         	sub	sp, #0x30
700a4044: 900b         	str	r0, [sp, #0x2c]
700a4046: 910a         	str	r1, [sp, #0x28]
700a4048: 9209         	str	r2, [sp, #0x24]
700a404a: 2000         	movs	r0, #0x0
700a404c: 9000         	str	r0, [sp]
700a404e: f7fb efe2    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0x403c
700a4052: 9008         	str	r0, [sp, #0x20]
700a4054: 980b         	ldr	r0, [sp, #0x2c]
700a4056: 6ac0         	ldr	r0, [r0, #0x2c]
700a4058: 9003         	str	r0, [sp, #0xc]
700a405a: 980b         	ldr	r0, [sp, #0x2c]
700a405c: 6940         	ldr	r0, [r0, #0x14]
700a405e: 2800         	cmp	r0, #0x0
700a4060: f000 8099    	beq.w	0x700a4196 <_tx_queue_send+0x156> @ imm = #0x132
700a4064: e7ff         	b	0x700a4066 <_tx_queue_send+0x26> @ imm = #-0x2
700a4066: 9803         	ldr	r0, [sp, #0xc]
700a4068: bbe8         	cbnz	r0, 0x700a40e6 <_tx_queue_send+0xa6> @ imm = #0x7a
700a406a: e7ff         	b	0x700a406c <_tx_queue_send+0x2c> @ imm = #-0x2
700a406c: 990b         	ldr	r1, [sp, #0x2c]
700a406e: 6948         	ldr	r0, [r1, #0x14]
700a4070: 3801         	subs	r0, #0x1
700a4072: 6148         	str	r0, [r1, #0x14]
700a4074: 990b         	ldr	r1, [sp, #0x2c]
700a4076: 6908         	ldr	r0, [r1, #0x10]
700a4078: 3001         	adds	r0, #0x1
700a407a: 6108         	str	r0, [r1, #0x10]
700a407c: 980a         	ldr	r0, [sp, #0x28]
700a407e: 9006         	str	r0, [sp, #0x18]
700a4080: 980b         	ldr	r0, [sp, #0x2c]
700a4082: 6a40         	ldr	r0, [r0, #0x24]
700a4084: 9005         	str	r0, [sp, #0x14]
700a4086: 980b         	ldr	r0, [sp, #0x2c]
700a4088: 6880         	ldr	r0, [r0, #0x8]
700a408a: 9004         	str	r0, [sp, #0x10]
700a408c: 9806         	ldr	r0, [sp, #0x18]
700a408e: 1d01         	adds	r1, r0, #0x4
700a4090: 9106         	str	r1, [sp, #0x18]
700a4092: 6800         	ldr	r0, [r0]
700a4094: 9905         	ldr	r1, [sp, #0x14]
700a4096: 1d0a         	adds	r2, r1, #0x4
700a4098: 9205         	str	r2, [sp, #0x14]
700a409a: 6008         	str	r0, [r1]
700a409c: 9804         	ldr	r0, [sp, #0x10]
700a409e: 2802         	cmp	r0, #0x2
700a40a0: d310         	blo	0x700a40c4 <_tx_queue_send+0x84> @ imm = #0x20
700a40a2: e7ff         	b	0x700a40a4 <_tx_queue_send+0x64> @ imm = #-0x2
700a40a4: e7ff         	b	0x700a40a6 <_tx_queue_send+0x66> @ imm = #-0x2
700a40a6: 9804         	ldr	r0, [sp, #0x10]
700a40a8: 3801         	subs	r0, #0x1
700a40aa: 9004         	str	r0, [sp, #0x10]
700a40ac: b148         	cbz	r0, 0x700a40c2 <_tx_queue_send+0x82> @ imm = #0x12
700a40ae: e7ff         	b	0x700a40b0 <_tx_queue_send+0x70> @ imm = #-0x2
700a40b0: 9806         	ldr	r0, [sp, #0x18]
700a40b2: 1d01         	adds	r1, r0, #0x4
700a40b4: 9106         	str	r1, [sp, #0x18]
700a40b6: 6800         	ldr	r0, [r0]
700a40b8: 9905         	ldr	r1, [sp, #0x14]
700a40ba: 1d0a         	adds	r2, r1, #0x4
700a40bc: 9205         	str	r2, [sp, #0x14]
700a40be: 6008         	str	r0, [r1]
700a40c0: e7f1         	b	0x700a40a6 <_tx_queue_send+0x66> @ imm = #-0x1e
700a40c2: e7ff         	b	0x700a40c4 <_tx_queue_send+0x84> @ imm = #-0x2
700a40c4: 9805         	ldr	r0, [sp, #0x14]
700a40c6: 990b         	ldr	r1, [sp, #0x2c]
700a40c8: 69c9         	ldr	r1, [r1, #0x1c]
700a40ca: 4288         	cmp	r0, r1
700a40cc: d104         	bne	0x700a40d8 <_tx_queue_send+0x98> @ imm = #0x8
700a40ce: e7ff         	b	0x700a40d0 <_tx_queue_send+0x90> @ imm = #-0x2
700a40d0: 980b         	ldr	r0, [sp, #0x2c]
700a40d2: 6980         	ldr	r0, [r0, #0x18]
700a40d4: 9005         	str	r0, [sp, #0x14]
700a40d6: e7ff         	b	0x700a40d8 <_tx_queue_send+0x98> @ imm = #-0x2
700a40d8: 9805         	ldr	r0, [sp, #0x14]
700a40da: 990b         	ldr	r1, [sp, #0x2c]
700a40dc: 6248         	str	r0, [r1, #0x24]
700a40de: 9808         	ldr	r0, [sp, #0x20]
700a40e0: f7fd ee28    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x23b0
700a40e4: e056         	b	0x700a4194 <_tx_queue_send+0x154> @ imm = #0xac
700a40e6: 980b         	ldr	r0, [sp, #0x2c]
700a40e8: 6a80         	ldr	r0, [r0, #0x28]
700a40ea: 9007         	str	r0, [sp, #0x1c]
700a40ec: 9803         	ldr	r0, [sp, #0xc]
700a40ee: 3801         	subs	r0, #0x1
700a40f0: 9003         	str	r0, [sp, #0xc]
700a40f2: 9803         	ldr	r0, [sp, #0xc]
700a40f4: b920         	cbnz	r0, 0x700a4100 <_tx_queue_send+0xc0> @ imm = #0x8
700a40f6: e7ff         	b	0x700a40f8 <_tx_queue_send+0xb8> @ imm = #-0x2
700a40f8: 990b         	ldr	r1, [sp, #0x2c]
700a40fa: 2000         	movs	r0, #0x0
700a40fc: 6288         	str	r0, [r1, #0x28]
700a40fe: e013         	b	0x700a4128 <_tx_queue_send+0xe8> @ imm = #0x26
700a4100: 9807         	ldr	r0, [sp, #0x1c]
700a4102: 6f40         	ldr	r0, [r0, #0x74]
700a4104: 990b         	ldr	r1, [sp, #0x2c]
700a4106: 6288         	str	r0, [r1, #0x28]
700a4108: 9807         	ldr	r0, [sp, #0x1c]
700a410a: 6f40         	ldr	r0, [r0, #0x74]
700a410c: 9002         	str	r0, [sp, #0x8]
700a410e: 9802         	ldr	r0, [sp, #0x8]
700a4110: 990b         	ldr	r1, [sp, #0x2c]
700a4112: 6288         	str	r0, [r1, #0x28]
700a4114: 9807         	ldr	r0, [sp, #0x1c]
700a4116: 6f80         	ldr	r0, [r0, #0x78]
700a4118: 9001         	str	r0, [sp, #0x4]
700a411a: 9801         	ldr	r0, [sp, #0x4]
700a411c: 9902         	ldr	r1, [sp, #0x8]
700a411e: 6788         	str	r0, [r1, #0x78]
700a4120: 9802         	ldr	r0, [sp, #0x8]
700a4122: 9901         	ldr	r1, [sp, #0x4]
700a4124: 6748         	str	r0, [r1, #0x74]
700a4126: e7ff         	b	0x700a4128 <_tx_queue_send+0xe8> @ imm = #-0x2
700a4128: 9803         	ldr	r0, [sp, #0xc]
700a412a: 990b         	ldr	r1, [sp, #0x2c]
700a412c: 62c8         	str	r0, [r1, #0x2c]
700a412e: 9907         	ldr	r1, [sp, #0x1c]
700a4130: 2000         	movs	r0, #0x0
700a4132: 66c8         	str	r0, [r1, #0x6c]
700a4134: 980a         	ldr	r0, [sp, #0x28]
700a4136: 9006         	str	r0, [sp, #0x18]
700a4138: 9807         	ldr	r0, [sp, #0x1c]
700a413a: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700a413e: 9005         	str	r0, [sp, #0x14]
700a4140: 980b         	ldr	r0, [sp, #0x2c]
700a4142: 6880         	ldr	r0, [r0, #0x8]
700a4144: 9004         	str	r0, [sp, #0x10]
700a4146: 9806         	ldr	r0, [sp, #0x18]
700a4148: 1d01         	adds	r1, r0, #0x4
700a414a: 9106         	str	r1, [sp, #0x18]
700a414c: 6800         	ldr	r0, [r0]
700a414e: 9905         	ldr	r1, [sp, #0x14]
700a4150: 1d0a         	adds	r2, r1, #0x4
700a4152: 9205         	str	r2, [sp, #0x14]
700a4154: 6008         	str	r0, [r1]
700a4156: 9804         	ldr	r0, [sp, #0x10]
700a4158: 2802         	cmp	r0, #0x2
700a415a: d310         	blo	0x700a417e <_tx_queue_send+0x13e> @ imm = #0x20
700a415c: e7ff         	b	0x700a415e <_tx_queue_send+0x11e> @ imm = #-0x2
700a415e: e7ff         	b	0x700a4160 <_tx_queue_send+0x120> @ imm = #-0x2
700a4160: 9804         	ldr	r0, [sp, #0x10]
700a4162: 3801         	subs	r0, #0x1
700a4164: 9004         	str	r0, [sp, #0x10]
700a4166: b148         	cbz	r0, 0x700a417c <_tx_queue_send+0x13c> @ imm = #0x12
700a4168: e7ff         	b	0x700a416a <_tx_queue_send+0x12a> @ imm = #-0x2
700a416a: 9806         	ldr	r0, [sp, #0x18]
700a416c: 1d01         	adds	r1, r0, #0x4
700a416e: 9106         	str	r1, [sp, #0x18]
700a4170: 6800         	ldr	r0, [r0]
700a4172: 9905         	ldr	r1, [sp, #0x14]
700a4174: 1d0a         	adds	r2, r1, #0x4
700a4176: 9205         	str	r2, [sp, #0x14]
700a4178: 6008         	str	r0, [r1]
700a417a: e7f1         	b	0x700a4160 <_tx_queue_send+0x120> @ imm = #-0x1e
700a417c: e7ff         	b	0x700a417e <_tx_queue_send+0x13e> @ imm = #-0x2
700a417e: 9907         	ldr	r1, [sp, #0x1c]
700a4180: 2000         	movs	r0, #0x0
700a4182: f8c1 0088    	str.w	r0, [r1, #0x88]
700a4186: 9807         	ldr	r0, [sp, #0x1c]
700a4188: f002 f88a    	bl	0x700a62a0 <_tx_thread_system_ni_resume> @ imm = #0x2114
700a418c: 9808         	ldr	r0, [sp, #0x20]
700a418e: f7fd edd2    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x245c
700a4192: e7ff         	b	0x700a4194 <_tx_queue_send+0x154> @ imm = #-0x2
700a4194: e060         	b	0x700a4258 <_tx_queue_send+0x218> @ imm = #0xc0
700a4196: 9809         	ldr	r0, [sp, #0x24]
700a4198: 2800         	cmp	r0, #0x0
700a419a: d056         	beq	0x700a424a <_tx_queue_send+0x20a> @ imm = #0xac
700a419c: e7ff         	b	0x700a419e <_tx_queue_send+0x15e> @ imm = #-0x2
700a419e: f64a 10b4    	movw	r0, #0xa9b4
700a41a2: f2c7 0008    	movt	r0, #0x7008
700a41a6: 6800         	ldr	r0, [r0]
700a41a8: b130         	cbz	r0, 0x700a41b8 <_tx_queue_send+0x178> @ imm = #0xc
700a41aa: e7ff         	b	0x700a41ac <_tx_queue_send+0x16c> @ imm = #-0x2
700a41ac: 9808         	ldr	r0, [sp, #0x20]
700a41ae: f7fd edc2    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x247c
700a41b2: 200b         	movs	r0, #0xb
700a41b4: 9000         	str	r0, [sp]
700a41b6: e047         	b	0x700a4248 <_tx_queue_send+0x208> @ imm = #0x8e
700a41b8: f64a 10a4    	movw	r0, #0xa9a4
700a41bc: f2c7 0008    	movt	r0, #0x7008
700a41c0: 6800         	ldr	r0, [r0]
700a41c2: 9007         	str	r0, [sp, #0x1c]
700a41c4: 9907         	ldr	r1, [sp, #0x1c]
700a41c6: f24e 5011    	movw	r0, #0xe511
700a41ca: f2c7 000a    	movt	r0, #0x700a
700a41ce: 66c8         	str	r0, [r1, #0x6c]
700a41d0: 980b         	ldr	r0, [sp, #0x2c]
700a41d2: 9907         	ldr	r1, [sp, #0x1c]
700a41d4: 6708         	str	r0, [r1, #0x70]
700a41d6: 980a         	ldr	r0, [sp, #0x28]
700a41d8: 9907         	ldr	r1, [sp, #0x1c]
700a41da: f8c1 0080    	str.w	r0, [r1, #0x80]
700a41de: 9907         	ldr	r1, [sp, #0x1c]
700a41e0: 2000         	movs	r0, #0x0
700a41e2: f8c1 0084    	str.w	r0, [r1, #0x84]
700a41e6: 9803         	ldr	r0, [sp, #0xc]
700a41e8: b940         	cbnz	r0, 0x700a41fc <_tx_queue_send+0x1bc> @ imm = #0x10
700a41ea: e7ff         	b	0x700a41ec <_tx_queue_send+0x1ac> @ imm = #-0x2
700a41ec: 9807         	ldr	r0, [sp, #0x1c]
700a41ee: 990b         	ldr	r1, [sp, #0x2c]
700a41f0: 6288         	str	r0, [r1, #0x28]
700a41f2: 9807         	ldr	r0, [sp, #0x1c]
700a41f4: 6740         	str	r0, [r0, #0x74]
700a41f6: 9807         	ldr	r0, [sp, #0x1c]
700a41f8: 6780         	str	r0, [r0, #0x78]
700a41fa: e012         	b	0x700a4222 <_tx_queue_send+0x1e2> @ imm = #0x24
700a41fc: 980b         	ldr	r0, [sp, #0x2c]
700a41fe: 6a80         	ldr	r0, [r0, #0x28]
700a4200: 9002         	str	r0, [sp, #0x8]
700a4202: 9802         	ldr	r0, [sp, #0x8]
700a4204: 9907         	ldr	r1, [sp, #0x1c]
700a4206: 6748         	str	r0, [r1, #0x74]
700a4208: 9802         	ldr	r0, [sp, #0x8]
700a420a: 6f80         	ldr	r0, [r0, #0x78]
700a420c: 9001         	str	r0, [sp, #0x4]
700a420e: 9801         	ldr	r0, [sp, #0x4]
700a4210: 9907         	ldr	r1, [sp, #0x1c]
700a4212: 6788         	str	r0, [r1, #0x78]
700a4214: 9807         	ldr	r0, [sp, #0x1c]
700a4216: 9901         	ldr	r1, [sp, #0x4]
700a4218: 6748         	str	r0, [r1, #0x74]
700a421a: 9807         	ldr	r0, [sp, #0x1c]
700a421c: 9902         	ldr	r1, [sp, #0x8]
700a421e: 6788         	str	r0, [r1, #0x78]
700a4220: e7ff         	b	0x700a4222 <_tx_queue_send+0x1e2> @ imm = #-0x2
700a4222: 9803         	ldr	r0, [sp, #0xc]
700a4224: 3001         	adds	r0, #0x1
700a4226: 990b         	ldr	r1, [sp, #0x2c]
700a4228: 62c8         	str	r0, [r1, #0x2c]
700a422a: 9907         	ldr	r1, [sp, #0x1c]
700a422c: 2005         	movs	r0, #0x5
700a422e: 6348         	str	r0, [r1, #0x34]
700a4230: 9807         	ldr	r0, [sp, #0x1c]
700a4232: 9909         	ldr	r1, [sp, #0x24]
700a4234: f7fd ff04    	bl	0x700a2040 <_tx_thread_system_ni_suspend> @ imm = #-0x21f8
700a4238: 9808         	ldr	r0, [sp, #0x20]
700a423a: f7fd ed7c    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x2508
700a423e: 9807         	ldr	r0, [sp, #0x1c]
700a4240: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a4244: 9000         	str	r0, [sp]
700a4246: e7ff         	b	0x700a4248 <_tx_queue_send+0x208> @ imm = #-0x2
700a4248: e005         	b	0x700a4256 <_tx_queue_send+0x216> @ imm = #0xa
700a424a: 9808         	ldr	r0, [sp, #0x20]
700a424c: f7fd ed72    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x251c
700a4250: 200b         	movs	r0, #0xb
700a4252: 9000         	str	r0, [sp]
700a4254: e7ff         	b	0x700a4256 <_tx_queue_send+0x216> @ imm = #-0x2
700a4256: e7ff         	b	0x700a4258 <_tx_queue_send+0x218> @ imm = #-0x2
700a4258: 9800         	ldr	r0, [sp]
700a425a: b00c         	add	sp, #0x30
700a425c: bd80         	pop	{r7, pc}
700a425e: 0000         	movs	r0, r0

700a4260 <Udma_ringAlloc>:
700a4260: b580         	push	{r7, lr}
700a4262: b096         	sub	sp, #0x58
700a4264: 9015         	str	r0, [sp, #0x54]
700a4266: 9114         	str	r1, [sp, #0x50]
700a4268: f8ad 204e    	strh.w	r2, [sp, #0x4e]
700a426c: 9312         	str	r3, [sp, #0x48]
700a426e: 2000         	movs	r0, #0x0
700a4270: 9011         	str	r0, [sp, #0x44]
700a4272: 900d         	str	r0, [sp, #0x34]
700a4274: 9815         	ldr	r0, [sp, #0x54]
700a4276: 900c         	str	r0, [sp, #0x30]
700a4278: 9814         	ldr	r0, [sp, #0x50]
700a427a: 900b         	str	r0, [sp, #0x2c]
700a427c: 980c         	ldr	r0, [sp, #0x30]
700a427e: b130         	cbz	r0, 0x700a428e <Udma_ringAlloc+0x2e> @ imm = #0xc
700a4280: e7ff         	b	0x700a4282 <Udma_ringAlloc+0x22> @ imm = #-0x2
700a4282: 980b         	ldr	r0, [sp, #0x2c]
700a4284: b118         	cbz	r0, 0x700a428e <Udma_ringAlloc+0x2e> @ imm = #0x6
700a4286: e7ff         	b	0x700a4288 <Udma_ringAlloc+0x28> @ imm = #-0x2
700a4288: 9812         	ldr	r0, [sp, #0x48]
700a428a: b920         	cbnz	r0, 0x700a4296 <Udma_ringAlloc+0x36> @ imm = #0x8
700a428c: e7ff         	b	0x700a428e <Udma_ringAlloc+0x2e> @ imm = #-0x2
700a428e: f06f 0001    	mvn	r0, #0x1
700a4292: 9011         	str	r0, [sp, #0x44]
700a4294: e7ff         	b	0x700a4296 <Udma_ringAlloc+0x36> @ imm = #-0x2
700a4296: 9811         	ldr	r0, [sp, #0x44]
700a4298: b978         	cbnz	r0, 0x700a42ba <Udma_ringAlloc+0x5a> @ imm = #0x1e
700a429a: e7ff         	b	0x700a429c <Udma_ringAlloc+0x3c> @ imm = #-0x2
700a429c: 980c         	ldr	r0, [sp, #0x30]
700a429e: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a42a2: f64a 31cd    	movw	r1, #0xabcd
700a42a6: f6ca 31dc    	movt	r1, #0xabdc
700a42aa: 4288         	cmp	r0, r1
700a42ac: d004         	beq	0x700a42b8 <Udma_ringAlloc+0x58> @ imm = #0x8
700a42ae: e7ff         	b	0x700a42b0 <Udma_ringAlloc+0x50> @ imm = #-0x2
700a42b0: f04f 30ff    	mov.w	r0, #0xffffffff
700a42b4: 9011         	str	r0, [sp, #0x44]
700a42b6: e7ff         	b	0x700a42b8 <Udma_ringAlloc+0x58> @ imm = #-0x2
700a42b8: e7ff         	b	0x700a42ba <Udma_ringAlloc+0x5a> @ imm = #-0x2
700a42ba: 9811         	ldr	r0, [sp, #0x44]
700a42bc: b930         	cbnz	r0, 0x700a42cc <Udma_ringAlloc+0x6c> @ imm = #0xc
700a42be: e7ff         	b	0x700a42c0 <Udma_ringAlloc+0x60> @ imm = #-0x2
700a42c0: 980c         	ldr	r0, [sp, #0x30]
700a42c2: 9912         	ldr	r1, [sp, #0x48]
700a42c4: f007 fc34    	bl	0x700abb30 <Udma_ringCheckParams> @ imm = #0x7868
700a42c8: 9011         	str	r0, [sp, #0x44]
700a42ca: e7ff         	b	0x700a42cc <Udma_ringAlloc+0x6c> @ imm = #-0x2
700a42cc: 9811         	ldr	r0, [sp, #0x44]
700a42ce: 2800         	cmp	r0, #0x0
700a42d0: d140         	bne	0x700a4354 <Udma_ringAlloc+0xf4> @ imm = #0x80
700a42d2: e7ff         	b	0x700a42d4 <Udma_ringAlloc+0x74> @ imm = #-0x2
700a42d4: f8bd 004e    	ldrh.w	r0, [sp, #0x4e]
700a42d8: f64f 71fe    	movw	r1, #0xfffe
700a42dc: 4288         	cmp	r0, r1
700a42de: d126         	bne	0x700a432e <Udma_ringAlloc+0xce> @ imm = #0x4c
700a42e0: e7ff         	b	0x700a42e2 <Udma_ringAlloc+0x82> @ imm = #-0x2
700a42e2: 9812         	ldr	r0, [sp, #0x48]
700a42e4: 6940         	ldr	r0, [r0, #0x14]
700a42e6: 2104         	movs	r1, #0x4
700a42e8: f6cf 71ff    	movt	r1, #0xffff
700a42ec: 4288         	cmp	r0, r1
700a42ee: d106         	bne	0x700a42fe <Udma_ringAlloc+0x9e> @ imm = #0xc
700a42f0: e7ff         	b	0x700a42f2 <Udma_ringAlloc+0x92> @ imm = #-0x2
700a42f2: 980c         	ldr	r0, [sp, #0x30]
700a42f4: f00f fb04    	bl	0x700b3900 <Udma_rmAllocFreeRing> @ imm = #0xf608
700a42f8: 990b         	ldr	r1, [sp, #0x2c]
700a42fa: 8088         	strh	r0, [r1, #0x4]
700a42fc: e008         	b	0x700a4310 <Udma_ringAlloc+0xb0> @ imm = #0x10
700a42fe: 980c         	ldr	r0, [sp, #0x30]
700a4300: 9a12         	ldr	r2, [sp, #0x48]
700a4302: 6951         	ldr	r1, [r2, #0x14]
700a4304: 6992         	ldr	r2, [r2, #0x18]
700a4306: f003 fd03    	bl	0x700a7d10 <Udma_rmAllocMappedRing> @ imm = #0x3a06
700a430a: 990b         	ldr	r1, [sp, #0x2c]
700a430c: 8088         	strh	r0, [r1, #0x4]
700a430e: e7ff         	b	0x700a4310 <Udma_ringAlloc+0xb0> @ imm = #-0x2
700a4310: 980b         	ldr	r0, [sp, #0x2c]
700a4312: 8880         	ldrh	r0, [r0, #0x4]
700a4314: f64f 71ff    	movw	r1, #0xffff
700a4318: 4288         	cmp	r0, r1
700a431a: d104         	bne	0x700a4326 <Udma_ringAlloc+0xc6> @ imm = #0x8
700a431c: e7ff         	b	0x700a431e <Udma_ringAlloc+0xbe> @ imm = #-0x2
700a431e: f06f 0004    	mvn	r0, #0x4
700a4322: 9011         	str	r0, [sp, #0x44]
700a4324: e002         	b	0x700a432c <Udma_ringAlloc+0xcc> @ imm = #0x4
700a4326: 2001         	movs	r0, #0x1
700a4328: 900d         	str	r0, [sp, #0x34]
700a432a: e7ff         	b	0x700a432c <Udma_ringAlloc+0xcc> @ imm = #-0x2
700a432c: e011         	b	0x700a4352 <Udma_ringAlloc+0xf2> @ imm = #0x22
700a432e: f8bd 004e    	ldrh.w	r0, [sp, #0x4e]
700a4332: 990c         	ldr	r1, [sp, #0x30]
700a4334: f8d1 10dc    	ldr.w	r1, [r1, #0xdc]
700a4338: 4288         	cmp	r0, r1
700a433a: d304         	blo	0x700a4346 <Udma_ringAlloc+0xe6> @ imm = #0x8
700a433c: e7ff         	b	0x700a433e <Udma_ringAlloc+0xde> @ imm = #-0x2
700a433e: f06f 0002    	mvn	r0, #0x2
700a4342: 9011         	str	r0, [sp, #0x44]
700a4344: e004         	b	0x700a4350 <Udma_ringAlloc+0xf0> @ imm = #0x8
700a4346: f8bd 004e    	ldrh.w	r0, [sp, #0x4e]
700a434a: 990b         	ldr	r1, [sp, #0x2c]
700a434c: 8088         	strh	r0, [r1, #0x4]
700a434e: e7ff         	b	0x700a4350 <Udma_ringAlloc+0xf0> @ imm = #-0x2
700a4350: e7ff         	b	0x700a4352 <Udma_ringAlloc+0xf2> @ imm = #-0x2
700a4352: e7ff         	b	0x700a4354 <Udma_ringAlloc+0xf4> @ imm = #-0x2
700a4354: 9811         	ldr	r0, [sp, #0x44]
700a4356: b9a8         	cbnz	r0, 0x700a4384 <Udma_ringAlloc+0x124> @ imm = #0x2a
700a4358: e7ff         	b	0x700a435a <Udma_ringAlloc+0xfa> @ imm = #-0x2
700a435a: 980c         	ldr	r0, [sp, #0x30]
700a435c: f00f fc40    	bl	0x700b3be0 <Udma_ringAssertFnPointers> @ imm = #0xf880
700a4360: 980c         	ldr	r0, [sp, #0x30]
700a4362: 990b         	ldr	r1, [sp, #0x2c]
700a4364: 6008         	str	r0, [r1]
700a4366: 9812         	ldr	r0, [sp, #0x48]
700a4368: 6940         	ldr	r0, [r0, #0x14]
700a436a: 990b         	ldr	r1, [sp, #0x2c]
700a436c: 65c8         	str	r0, [r1, #0x5c]
700a436e: 9812         	ldr	r0, [sp, #0x48]
700a4370: 6980         	ldr	r0, [r0, #0x18]
700a4372: 990b         	ldr	r1, [sp, #0x2c]
700a4374: 6608         	str	r0, [r1, #0x60]
700a4376: 980c         	ldr	r0, [sp, #0x30]
700a4378: f8d0 35c4    	ldr.w	r3, [r0, #0x5c4]
700a437c: 990b         	ldr	r1, [sp, #0x2c]
700a437e: 9a12         	ldr	r2, [sp, #0x48]
700a4380: 4798         	blx	r3
700a4382: e7ff         	b	0x700a4384 <Udma_ringAlloc+0x124> @ imm = #-0x2
700a4384: 9811         	ldr	r0, [sp, #0x44]
700a4386: 2800         	cmp	r0, #0x0
700a4388: d14e         	bne	0x700a4428 <Udma_ringAlloc+0x1c8> @ imm = #0x9c
700a438a: e7ff         	b	0x700a438c <Udma_ringAlloc+0x12c> @ imm = #-0x2
700a438c: 20bf         	movs	r0, #0xbf
700a438e: f8cd 0012    	str.w	r0, [sp, #0x12]
700a4392: 980c         	ldr	r0, [sp, #0x30]
700a4394: f8b0 00e0    	ldrh.w	r0, [r0, #0xe0]
700a4398: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a439c: 980b         	ldr	r0, [sp, #0x2c]
700a439e: 8880         	ldrh	r0, [r0, #0x4]
700a43a0: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a43a4: 9812         	ldr	r0, [sp, #0x48]
700a43a6: 6800         	ldr	r0, [r0]
700a43a8: 990c         	ldr	r1, [sp, #0x30]
700a43aa: 2200         	movs	r2, #0x0
700a43ac: f00c fb80    	bl	0x700b0ab0 <Udma_virtToPhyFxn> @ imm = #0xc700
700a43b0: 910f         	str	r1, [sp, #0x3c]
700a43b2: 900e         	str	r0, [sp, #0x38]
700a43b4: 980e         	ldr	r0, [sp, #0x38]
700a43b6: f8cd 001a    	str.w	r0, [sp, #0x1a]
700a43ba: 980f         	ldr	r0, [sp, #0x3c]
700a43bc: f8cd 001e    	str.w	r0, [sp, #0x1e]
700a43c0: 9812         	ldr	r0, [sp, #0x48]
700a43c2: 68c0         	ldr	r0, [r0, #0xc]
700a43c4: f8cd 0022    	str.w	r0, [sp, #0x22]
700a43c8: 9812         	ldr	r0, [sp, #0x48]
700a43ca: 7a00         	ldrb	r0, [r0, #0x8]
700a43cc: f88d 0026    	strb.w	r0, [sp, #0x26]
700a43d0: 9812         	ldr	r0, [sp, #0x48]
700a43d2: 7c00         	ldrb	r0, [r0, #0x10]
700a43d4: f88d 0027    	strb.w	r0, [sp, #0x27]
700a43d8: 9812         	ldr	r0, [sp, #0x48]
700a43da: 7c40         	ldrb	r0, [r0, #0x11]
700a43dc: f88d 0028    	strb.w	r0, [sp, #0x28]
700a43e0: 9812         	ldr	r0, [sp, #0x48]
700a43e2: 7c80         	ldrb	r0, [r0, #0x12]
700a43e4: f88d 002b    	strb.w	r0, [sp, #0x2b]
700a43e8: 9812         	ldr	r0, [sp, #0x48]
700a43ea: 8940         	ldrh	r0, [r0, #0xa]
700a43ec: f64f 71ff    	movw	r1, #0xffff
700a43f0: 4288         	cmp	r0, r1
700a43f2: d00b         	beq	0x700a440c <Udma_ringAlloc+0x1ac> @ imm = #0x16
700a43f4: e7ff         	b	0x700a43f6 <Udma_ringAlloc+0x196> @ imm = #-0x2
700a43f6: f8dd 0012    	ldr.w	r0, [sp, #0x12]
700a43fa: f040 0040    	orr	r0, r0, #0x40
700a43fe: f8cd 0012    	str.w	r0, [sp, #0x12]
700a4402: 9812         	ldr	r0, [sp, #0x48]
700a4404: 8940         	ldrh	r0, [r0, #0xa]
700a4406: f8ad 0029    	strh.w	r0, [sp, #0x29]
700a440a: e7ff         	b	0x700a440c <Udma_ringAlloc+0x1ac> @ imm = #-0x2
700a440c: f10d 000a    	add.w	r0, sp, #0xa
700a4410: f10d 0102    	add.w	r1, sp, #0x2
700a4414: f04f 32ff    	mov.w	r2, #0xffffffff
700a4418: f00c fdba    	bl	0x700b0f90 <Sciclient_rmRingCfg> @ imm = #0xcb74
700a441c: 9011         	str	r0, [sp, #0x44]
700a441e: 9811         	ldr	r0, [sp, #0x44]
700a4420: b108         	cbz	r0, 0x700a4426 <Udma_ringAlloc+0x1c6> @ imm = #0x2
700a4422: e7ff         	b	0x700a4424 <Udma_ringAlloc+0x1c4> @ imm = #-0x2
700a4424: e7ff         	b	0x700a4426 <Udma_ringAlloc+0x1c6> @ imm = #-0x2
700a4426: e7ff         	b	0x700a4428 <Udma_ringAlloc+0x1c8> @ imm = #-0x2
700a4428: 9811         	ldr	r0, [sp, #0x44]
700a442a: b938         	cbnz	r0, 0x700a443c <Udma_ringAlloc+0x1dc> @ imm = #0xe
700a442c: e7ff         	b	0x700a442e <Udma_ringAlloc+0x1ce> @ imm = #-0x2
700a442e: 990b         	ldr	r1, [sp, #0x2c]
700a4430: f64a 30cd    	movw	r0, #0xabcd
700a4434: f6ca 30dc    	movt	r0, #0xabdc
700a4438: 6588         	str	r0, [r1, #0x58]
700a443a: e01b         	b	0x700a4474 <Udma_ringAlloc+0x214> @ imm = #0x36
700a443c: 980d         	ldr	r0, [sp, #0x34]
700a443e: 2801         	cmp	r0, #0x1
700a4440: d117         	bne	0x700a4472 <Udma_ringAlloc+0x212> @ imm = #0x2e
700a4442: e7ff         	b	0x700a4444 <Udma_ringAlloc+0x1e4> @ imm = #-0x2
700a4444: 9812         	ldr	r0, [sp, #0x48]
700a4446: 6940         	ldr	r0, [r0, #0x14]
700a4448: 2104         	movs	r1, #0x4
700a444a: f6cf 71ff    	movt	r1, #0xffff
700a444e: 4288         	cmp	r0, r1
700a4450: d106         	bne	0x700a4460 <Udma_ringAlloc+0x200> @ imm = #0xc
700a4452: e7ff         	b	0x700a4454 <Udma_ringAlloc+0x1f4> @ imm = #-0x2
700a4454: 980b         	ldr	r0, [sp, #0x2c]
700a4456: 8880         	ldrh	r0, [r0, #0x4]
700a4458: 990c         	ldr	r1, [sp, #0x30]
700a445a: f00f fb81    	bl	0x700b3b60 <Udma_rmFreeFreeRing> @ imm = #0xf702
700a445e: e007         	b	0x700a4470 <Udma_ringAlloc+0x210> @ imm = #0xe
700a4460: 9b0b         	ldr	r3, [sp, #0x2c]
700a4462: 8898         	ldrh	r0, [r3, #0x4]
700a4464: 990c         	ldr	r1, [sp, #0x30]
700a4466: 6dda         	ldr	r2, [r3, #0x5c]
700a4468: 6e1b         	ldr	r3, [r3, #0x60]
700a446a: f00a f8e1    	bl	0x700ae630 <Udma_rmFreeMappedRing> @ imm = #0xa1c2
700a446e: e7ff         	b	0x700a4470 <Udma_ringAlloc+0x210> @ imm = #-0x2
700a4470: e7ff         	b	0x700a4472 <Udma_ringAlloc+0x212> @ imm = #-0x2
700a4472: e7ff         	b	0x700a4474 <Udma_ringAlloc+0x214> @ imm = #-0x2
700a4474: 9811         	ldr	r0, [sp, #0x44]
700a4476: b016         	add	sp, #0x58
700a4478: bd80         	pop	{r7, pc}
700a447a: 0000         	movs	r0, r0
700a447c: 0000         	movs	r0, r0
700a447e: 0000         	movs	r0, r0

700a4480 <_txe_thread_create>:
700a4480: e92d 41f0    	push.w	{r4, r5, r6, r7, r8, lr}
700a4484: b092         	sub	sp, #0x48
700a4486: f8dd c078    	ldr.w	r12, [sp, #0x78]
700a448a: f8dd c074    	ldr.w	r12, [sp, #0x74]
700a448e: f8dd c070    	ldr.w	r12, [sp, #0x70]
700a4492: f8dd c06c    	ldr.w	r12, [sp, #0x6c]
700a4496: f8dd c068    	ldr.w	r12, [sp, #0x68]
700a449a: f8dd c064    	ldr.w	r12, [sp, #0x64]
700a449e: f8dd c060    	ldr.w	r12, [sp, #0x60]
700a44a2: 9011         	str	r0, [sp, #0x44]
700a44a4: 9110         	str	r1, [sp, #0x40]
700a44a6: 920f         	str	r2, [sp, #0x3c]
700a44a8: 930e         	str	r3, [sp, #0x38]
700a44aa: 2000         	movs	r0, #0x0
700a44ac: 900c         	str	r0, [sp, #0x30]
700a44ae: 9811         	ldr	r0, [sp, #0x44]
700a44b0: b918         	cbnz	r0, 0x700a44ba <_txe_thread_create+0x3a> @ imm = #0x6
700a44b2: e7ff         	b	0x700a44b4 <_txe_thread_create+0x34> @ imm = #-0x2
700a44b4: 200e         	movs	r0, #0xe
700a44b6: 900c         	str	r0, [sp, #0x30]
700a44b8: e0c7         	b	0x700a464a <_txe_thread_create+0x1ca> @ imm = #0x18e
700a44ba: 981e         	ldr	r0, [sp, #0x78]
700a44bc: 28b4         	cmp	r0, #0xb4
700a44be: d003         	beq	0x700a44c8 <_txe_thread_create+0x48> @ imm = #0x6
700a44c0: e7ff         	b	0x700a44c2 <_txe_thread_create+0x42> @ imm = #-0x2
700a44c2: 200e         	movs	r0, #0xe
700a44c4: 900c         	str	r0, [sp, #0x30]
700a44c6: e0bf         	b	0x700a4648 <_txe_thread_create+0x1c8> @ imm = #0x17e
700a44c8: f7fb eda4    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0x44b8
700a44cc: 900d         	str	r0, [sp, #0x34]
700a44ce: f64a 11b4    	movw	r1, #0xa9b4
700a44d2: f2c7 0108    	movt	r1, #0x7008
700a44d6: 6808         	ldr	r0, [r1]
700a44d8: 3001         	adds	r0, #0x1
700a44da: 6008         	str	r0, [r1]
700a44dc: 980d         	ldr	r0, [sp, #0x34]
700a44de: f7fd ec2a    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x27ac
700a44e2: 2000         	movs	r0, #0x0
700a44e4: 900b         	str	r0, [sp, #0x2c]
700a44e6: f64a 11a0    	movw	r1, #0xa9a0
700a44ea: f2c7 0108    	movt	r1, #0x7008
700a44ee: 6809         	ldr	r1, [r1]
700a44f0: 9109         	str	r1, [sp, #0x24]
700a44f2: 9918         	ldr	r1, [sp, #0x60]
700a44f4: 9107         	str	r1, [sp, #0x1c]
700a44f6: 9a07         	ldr	r2, [sp, #0x1c]
700a44f8: 9919         	ldr	r1, [sp, #0x64]
700a44fa: 4411         	add	r1, r2
700a44fc: 3901         	subs	r1, #0x1
700a44fe: 9107         	str	r1, [sp, #0x1c]
700a4500: 9907         	ldr	r1, [sp, #0x1c]
700a4502: 9108         	str	r1, [sp, #0x20]
700a4504: 900a         	str	r0, [sp, #0x28]
700a4506: e7ff         	b	0x700a4508 <_txe_thread_create+0x88> @ imm = #-0x2
700a4508: 980a         	ldr	r0, [sp, #0x28]
700a450a: f649 611c    	movw	r1, #0x9e1c
700a450e: f2c7 0108    	movt	r1, #0x7008
700a4512: 6809         	ldr	r1, [r1]
700a4514: 4288         	cmp	r0, r1
700a4516: d23a         	bhs	0x700a458e <_txe_thread_create+0x10e> @ imm = #0x74
700a4518: e7ff         	b	0x700a451a <_txe_thread_create+0x9a> @ imm = #-0x2
700a451a: 9811         	ldr	r0, [sp, #0x44]
700a451c: 9909         	ldr	r1, [sp, #0x24]
700a451e: 4288         	cmp	r0, r1
700a4520: d103         	bne	0x700a452a <_txe_thread_create+0xaa> @ imm = #0x6
700a4522: e7ff         	b	0x700a4524 <_txe_thread_create+0xa4> @ imm = #-0x2
700a4524: 2001         	movs	r0, #0x1
700a4526: 900b         	str	r0, [sp, #0x2c]
700a4528: e7ff         	b	0x700a452a <_txe_thread_create+0xaa> @ imm = #-0x2
700a452a: 980b         	ldr	r0, [sp, #0x2c]
700a452c: 2801         	cmp	r0, #0x1
700a452e: d101         	bne	0x700a4534 <_txe_thread_create+0xb4> @ imm = #0x2
700a4530: e7ff         	b	0x700a4532 <_txe_thread_create+0xb2> @ imm = #-0x2
700a4532: e02c         	b	0x700a458e <_txe_thread_create+0x10e> @ imm = #0x58
700a4534: 9818         	ldr	r0, [sp, #0x60]
700a4536: 9909         	ldr	r1, [sp, #0x24]
700a4538: 68c9         	ldr	r1, [r1, #0xc]
700a453a: 4288         	cmp	r0, r1
700a453c: d30c         	blo	0x700a4558 <_txe_thread_create+0xd8> @ imm = #0x18
700a453e: e7ff         	b	0x700a4540 <_txe_thread_create+0xc0> @ imm = #-0x2
700a4540: 9818         	ldr	r0, [sp, #0x60]
700a4542: 9909         	ldr	r1, [sp, #0x24]
700a4544: 6909         	ldr	r1, [r1, #0x10]
700a4546: 4288         	cmp	r0, r1
700a4548: d205         	bhs	0x700a4556 <_txe_thread_create+0xd6> @ imm = #0xa
700a454a: e7ff         	b	0x700a454c <_txe_thread_create+0xcc> @ imm = #-0x2
700a454c: 2000         	movs	r0, #0x0
700a454e: 9018         	str	r0, [sp, #0x60]
700a4550: 2001         	movs	r0, #0x1
700a4552: 900b         	str	r0, [sp, #0x2c]
700a4554: e7ff         	b	0x700a4556 <_txe_thread_create+0xd6> @ imm = #-0x2
700a4556: e7ff         	b	0x700a4558 <_txe_thread_create+0xd8> @ imm = #-0x2
700a4558: 9808         	ldr	r0, [sp, #0x20]
700a455a: 9909         	ldr	r1, [sp, #0x24]
700a455c: 68c9         	ldr	r1, [r1, #0xc]
700a455e: 4288         	cmp	r0, r1
700a4560: d30c         	blo	0x700a457c <_txe_thread_create+0xfc> @ imm = #0x18
700a4562: e7ff         	b	0x700a4564 <_txe_thread_create+0xe4> @ imm = #-0x2
700a4564: 9808         	ldr	r0, [sp, #0x20]
700a4566: 9909         	ldr	r1, [sp, #0x24]
700a4568: 6909         	ldr	r1, [r1, #0x10]
700a456a: 4288         	cmp	r0, r1
700a456c: d205         	bhs	0x700a457a <_txe_thread_create+0xfa> @ imm = #0xa
700a456e: e7ff         	b	0x700a4570 <_txe_thread_create+0xf0> @ imm = #-0x2
700a4570: 2000         	movs	r0, #0x0
700a4572: 9018         	str	r0, [sp, #0x60]
700a4574: 2001         	movs	r0, #0x1
700a4576: 900b         	str	r0, [sp, #0x2c]
700a4578: e7ff         	b	0x700a457a <_txe_thread_create+0xfa> @ imm = #-0x2
700a457a: e7ff         	b	0x700a457c <_txe_thread_create+0xfc> @ imm = #-0x2
700a457c: 9809         	ldr	r0, [sp, #0x24]
700a457e: f8d0 008c    	ldr.w	r0, [r0, #0x8c]
700a4582: 9009         	str	r0, [sp, #0x24]
700a4584: e7ff         	b	0x700a4586 <_txe_thread_create+0x106> @ imm = #-0x2
700a4586: 980a         	ldr	r0, [sp, #0x28]
700a4588: 3001         	adds	r0, #0x1
700a458a: 900a         	str	r0, [sp, #0x28]
700a458c: e7bc         	b	0x700a4508 <_txe_thread_create+0x88> @ imm = #-0x88
700a458e: f7fb ed42    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0x457c
700a4592: 900d         	str	r0, [sp, #0x34]
700a4594: f64a 11b4    	movw	r1, #0xa9b4
700a4598: f2c7 0108    	movt	r1, #0x7008
700a459c: 6808         	ldr	r0, [r1]
700a459e: 3801         	subs	r0, #0x1
700a45a0: 6008         	str	r0, [r1]
700a45a2: 980d         	ldr	r0, [sp, #0x34]
700a45a4: f7fd ebc6    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x2874
700a45a8: f00c ffea    	bl	0x700b1580 <_tx_thread_system_preempt_check> @ imm = #0xcfd4
700a45ac: 9811         	ldr	r0, [sp, #0x44]
700a45ae: 9909         	ldr	r1, [sp, #0x24]
700a45b0: 4288         	cmp	r0, r1
700a45b2: d103         	bne	0x700a45bc <_txe_thread_create+0x13c> @ imm = #0x6
700a45b4: e7ff         	b	0x700a45b6 <_txe_thread_create+0x136> @ imm = #-0x2
700a45b6: 200e         	movs	r0, #0xe
700a45b8: 900c         	str	r0, [sp, #0x30]
700a45ba: e044         	b	0x700a4646 <_txe_thread_create+0x1c6> @ imm = #0x88
700a45bc: 9818         	ldr	r0, [sp, #0x60]
700a45be: b918         	cbnz	r0, 0x700a45c8 <_txe_thread_create+0x148> @ imm = #0x6
700a45c0: e7ff         	b	0x700a45c2 <_txe_thread_create+0x142> @ imm = #-0x2
700a45c2: 2003         	movs	r0, #0x3
700a45c4: 900c         	str	r0, [sp, #0x30]
700a45c6: e03d         	b	0x700a4644 <_txe_thread_create+0x1c4> @ imm = #0x7a
700a45c8: 980f         	ldr	r0, [sp, #0x3c]
700a45ca: b918         	cbnz	r0, 0x700a45d4 <_txe_thread_create+0x154> @ imm = #0x6
700a45cc: e7ff         	b	0x700a45ce <_txe_thread_create+0x14e> @ imm = #-0x2
700a45ce: 2003         	movs	r0, #0x3
700a45d0: 900c         	str	r0, [sp, #0x30]
700a45d2: e036         	b	0x700a4642 <_txe_thread_create+0x1c2> @ imm = #0x6c
700a45d4: 9819         	ldr	r0, [sp, #0x64]
700a45d6: 28ff         	cmp	r0, #0xff
700a45d8: d803         	bhi	0x700a45e2 <_txe_thread_create+0x162> @ imm = #0x6
700a45da: e7ff         	b	0x700a45dc <_txe_thread_create+0x15c> @ imm = #-0x2
700a45dc: 2005         	movs	r0, #0x5
700a45de: 900c         	str	r0, [sp, #0x30]
700a45e0: e02e         	b	0x700a4640 <_txe_thread_create+0x1c0> @ imm = #0x5c
700a45e2: 981a         	ldr	r0, [sp, #0x68]
700a45e4: 2820         	cmp	r0, #0x20
700a45e6: d303         	blo	0x700a45f0 <_txe_thread_create+0x170> @ imm = #0x6
700a45e8: e7ff         	b	0x700a45ea <_txe_thread_create+0x16a> @ imm = #-0x2
700a45ea: 200f         	movs	r0, #0xf
700a45ec: 900c         	str	r0, [sp, #0x30]
700a45ee: e026         	b	0x700a463e <_txe_thread_create+0x1be> @ imm = #0x4c
700a45f0: 981b         	ldr	r0, [sp, #0x6c]
700a45f2: 991a         	ldr	r1, [sp, #0x68]
700a45f4: 4288         	cmp	r0, r1
700a45f6: d903         	bls	0x700a4600 <_txe_thread_create+0x180> @ imm = #0x6
700a45f8: e7ff         	b	0x700a45fa <_txe_thread_create+0x17a> @ imm = #-0x2
700a45fa: 2018         	movs	r0, #0x18
700a45fc: 900c         	str	r0, [sp, #0x30]
700a45fe: e01d         	b	0x700a463c <_txe_thread_create+0x1bc> @ imm = #0x3a
700a4600: 981d         	ldr	r0, [sp, #0x74]
700a4602: 2802         	cmp	r0, #0x2
700a4604: d303         	blo	0x700a460e <_txe_thread_create+0x18e> @ imm = #0x6
700a4606: e7ff         	b	0x700a4608 <_txe_thread_create+0x188> @ imm = #-0x2
700a4608: 2010         	movs	r0, #0x10
700a460a: 900c         	str	r0, [sp, #0x30]
700a460c: e015         	b	0x700a463a <_txe_thread_create+0x1ba> @ imm = #0x2a
700a460e: f646 1084    	movw	r0, #0x6984
700a4612: f2c7 000b    	movt	r0, #0x700b
700a4616: 6800         	ldr	r0, [r0]
700a4618: b170         	cbz	r0, 0x700a4638 <_txe_thread_create+0x1b8> @ imm = #0x1c
700a461a: e7ff         	b	0x700a461c <_txe_thread_create+0x19c> @ imm = #-0x2
700a461c: f646 1084    	movw	r0, #0x6984
700a4620: f2c7 000b    	movt	r0, #0x700b
700a4624: 6800         	ldr	r0, [r0]
700a4626: 0900         	lsrs	r0, r0, #0x4
700a4628: f1b0 3f0f    	cmp.w	r0, #0xf0f0f0f
700a462c: d203         	bhs	0x700a4636 <_txe_thread_create+0x1b6> @ imm = #0x6
700a462e: e7ff         	b	0x700a4630 <_txe_thread_create+0x1b0> @ imm = #-0x2
700a4630: 2013         	movs	r0, #0x13
700a4632: 900c         	str	r0, [sp, #0x30]
700a4634: e7ff         	b	0x700a4636 <_txe_thread_create+0x1b6> @ imm = #-0x2
700a4636: e7ff         	b	0x700a4638 <_txe_thread_create+0x1b8> @ imm = #-0x2
700a4638: e7ff         	b	0x700a463a <_txe_thread_create+0x1ba> @ imm = #-0x2
700a463a: e7ff         	b	0x700a463c <_txe_thread_create+0x1bc> @ imm = #-0x2
700a463c: e7ff         	b	0x700a463e <_txe_thread_create+0x1be> @ imm = #-0x2
700a463e: e7ff         	b	0x700a4640 <_txe_thread_create+0x1c0> @ imm = #-0x2
700a4640: e7ff         	b	0x700a4642 <_txe_thread_create+0x1c2> @ imm = #-0x2
700a4642: e7ff         	b	0x700a4644 <_txe_thread_create+0x1c4> @ imm = #-0x2
700a4644: e7ff         	b	0x700a4646 <_txe_thread_create+0x1c6> @ imm = #-0x2
700a4646: e7ff         	b	0x700a4648 <_txe_thread_create+0x1c8> @ imm = #-0x2
700a4648: e7ff         	b	0x700a464a <_txe_thread_create+0x1ca> @ imm = #-0x2
700a464a: 980c         	ldr	r0, [sp, #0x30]
700a464c: b9e8         	cbnz	r0, 0x700a468a <_txe_thread_create+0x20a> @ imm = #0x3a
700a464e: e7ff         	b	0x700a4650 <_txe_thread_create+0x1d0> @ imm = #-0x2
700a4650: 9811         	ldr	r0, [sp, #0x44]
700a4652: 9910         	ldr	r1, [sp, #0x40]
700a4654: 9a0f         	ldr	r2, [sp, #0x3c]
700a4656: 9b0e         	ldr	r3, [sp, #0x38]
700a4658: f8dd c060    	ldr.w	r12, [sp, #0x60]
700a465c: 9c19         	ldr	r4, [sp, #0x64]
700a465e: 9d1a         	ldr	r5, [sp, #0x68]
700a4660: 9e1b         	ldr	r6, [sp, #0x6c]
700a4662: 9f1c         	ldr	r7, [sp, #0x70]
700a4664: f8dd 8074    	ldr.w	r8, [sp, #0x74]
700a4668: 46ee         	mov	lr, sp
700a466a: f8ce 8014    	str.w	r8, [lr, #0x14]
700a466e: f8ce 7010    	str.w	r7, [lr, #0x10]
700a4672: f8ce 600c    	str.w	r6, [lr, #0xc]
700a4676: f8ce 5008    	str.w	r5, [lr, #0x8]
700a467a: f8ce 4004    	str.w	r4, [lr, #0x4]
700a467e: f8ce c000    	str.w	r12, [lr]
700a4682: f000 fcf5    	bl	0x700a5070 <_tx_thread_create> @ imm = #0x9ea
700a4686: 900c         	str	r0, [sp, #0x30]
700a4688: e7ff         	b	0x700a468a <_txe_thread_create+0x20a> @ imm = #-0x2
700a468a: 980c         	ldr	r0, [sp, #0x30]
700a468c: b012         	add	sp, #0x48
700a468e: e8bd 81f0    	pop.w	{r4, r5, r6, r7, r8, pc}
		...
700a469e: 0000         	movs	r0, r0

700a46a0 <Udma_chFreeResource>:
700a46a0: b580         	push	{r7, lr}
700a46a2: b084         	sub	sp, #0x10
700a46a4: 9003         	str	r0, [sp, #0xc]
700a46a6: 2000         	movs	r0, #0x0
700a46a8: 9002         	str	r0, [sp, #0x8]
700a46aa: 9803         	ldr	r0, [sp, #0xc]
700a46ac: 6e80         	ldr	r0, [r0, #0x68]
700a46ae: 9001         	str	r0, [sp, #0x4]
700a46b0: 9803         	ldr	r0, [sp, #0xc]
700a46b2: 7800         	ldrb	r0, [r0]
700a46b4: 0740         	lsls	r0, r0, #0x1d
700a46b6: 2800         	cmp	r0, #0x0
700a46b8: d52e         	bpl	0x700a4718 <Udma_chFreeResource+0x78> @ imm = #0x5c
700a46ba: e7ff         	b	0x700a46bc <Udma_chFreeResource+0x1c> @ imm = #-0x2
700a46bc: 9803         	ldr	r0, [sp, #0xc]
700a46be: 6ec0         	ldr	r0, [r0, #0x6c]
700a46c0: f510 3f80    	cmn.w	r0, #0x10000
700a46c4: d027         	beq	0x700a4716 <Udma_chFreeResource+0x76> @ imm = #0x4e
700a46c6: e7ff         	b	0x700a46c8 <Udma_chFreeResource+0x28> @ imm = #-0x2
700a46c8: 9803         	ldr	r0, [sp, #0xc]
700a46ca: 7800         	ldrb	r0, [r0]
700a46cc: 0640         	lsls	r0, r0, #0x19
700a46ce: 2800         	cmp	r0, #0x0
700a46d0: d506         	bpl	0x700a46e0 <Udma_chFreeResource+0x40> @ imm = #0xc
700a46d2: e7ff         	b	0x700a46d4 <Udma_chFreeResource+0x34> @ imm = #-0x2
700a46d4: 9803         	ldr	r0, [sp, #0xc]
700a46d6: 6ec0         	ldr	r0, [r0, #0x6c]
700a46d8: 9901         	ldr	r1, [sp, #0x4]
700a46da: f00b ff91    	bl	0x700b0600 <Udma_rmFreeBlkCopyHcCh> @ imm = #0xbf22
700a46de: e012         	b	0x700a4706 <Udma_chFreeResource+0x66> @ imm = #0x24
700a46e0: 9803         	ldr	r0, [sp, #0xc]
700a46e2: 7800         	ldrb	r0, [r0]
700a46e4: 0600         	lsls	r0, r0, #0x18
700a46e6: 2800         	cmp	r0, #0x0
700a46e8: d506         	bpl	0x700a46f8 <Udma_chFreeResource+0x58> @ imm = #0xc
700a46ea: e7ff         	b	0x700a46ec <Udma_chFreeResource+0x4c> @ imm = #-0x2
700a46ec: 9803         	ldr	r0, [sp, #0xc]
700a46ee: 6ec0         	ldr	r0, [r0, #0x6c]
700a46f0: 9901         	ldr	r1, [sp, #0x4]
700a46f2: f00b ffbd    	bl	0x700b0670 <Udma_rmFreeBlkCopyUhcCh> @ imm = #0xbf7a
700a46f6: e005         	b	0x700a4704 <Udma_chFreeResource+0x64> @ imm = #0xa
700a46f8: 9803         	ldr	r0, [sp, #0xc]
700a46fa: 6ec0         	ldr	r0, [r0, #0x6c]
700a46fc: 9901         	ldr	r1, [sp, #0x4]
700a46fe: f00b ff47    	bl	0x700b0590 <Udma_rmFreeBlkCopyCh> @ imm = #0xbe8e
700a4702: e7ff         	b	0x700a4704 <Udma_chFreeResource+0x64> @ imm = #-0x2
700a4704: e7ff         	b	0x700a4706 <Udma_chFreeResource+0x66> @ imm = #-0x2
700a4706: 9903         	ldr	r1, [sp, #0xc]
700a4708: 2000         	movs	r0, #0x0
700a470a: f6cf 70ff    	movt	r0, #0xffff
700a470e: 66c8         	str	r0, [r1, #0x6c]
700a4710: 9903         	ldr	r1, [sp, #0xc]
700a4712: 6708         	str	r0, [r1, #0x70]
700a4714: e7ff         	b	0x700a4716 <Udma_chFreeResource+0x76> @ imm = #-0x2
700a4716: e084         	b	0x700a4822 <Udma_chFreeResource+0x182> @ imm = #0x108
700a4718: 9803         	ldr	r0, [sp, #0xc]
700a471a: 6ec0         	ldr	r0, [r0, #0x6c]
700a471c: f510 3f80    	cmn.w	r0, #0x10000
700a4720: d032         	beq	0x700a4788 <Udma_chFreeResource+0xe8> @ imm = #0x64
700a4722: e7ff         	b	0x700a4724 <Udma_chFreeResource+0x84> @ imm = #-0x2
700a4724: 9803         	ldr	r0, [sp, #0xc]
700a4726: 7800         	ldrb	r0, [r0]
700a4728: 0640         	lsls	r0, r0, #0x19
700a472a: 2800         	cmp	r0, #0x0
700a472c: d506         	bpl	0x700a473c <Udma_chFreeResource+0x9c> @ imm = #0xc
700a472e: e7ff         	b	0x700a4730 <Udma_chFreeResource+0x90> @ imm = #-0x2
700a4730: 9803         	ldr	r0, [sp, #0xc]
700a4732: 6ec0         	ldr	r0, [r0, #0x6c]
700a4734: 9901         	ldr	r1, [sp, #0x4]
700a4736: f00c f8b3    	bl	0x700b08a0 <Udma_rmFreeTxHcCh> @ imm = #0xc166
700a473a: e01f         	b	0x700a477c <Udma_chFreeResource+0xdc> @ imm = #0x3e
700a473c: 9803         	ldr	r0, [sp, #0xc]
700a473e: 7840         	ldrb	r0, [r0, #0x1]
700a4740: 07c0         	lsls	r0, r0, #0x1f
700a4742: b138         	cbz	r0, 0x700a4754 <Udma_chFreeResource+0xb4> @ imm = #0xe
700a4744: e7ff         	b	0x700a4746 <Udma_chFreeResource+0xa6> @ imm = #-0x2
700a4746: 9803         	ldr	r0, [sp, #0xc]
700a4748: 68c2         	ldr	r2, [r0, #0xc]
700a474a: 6ec0         	ldr	r0, [r0, #0x6c]
700a474c: 9901         	ldr	r1, [sp, #0x4]
700a474e: f00b f9df    	bl	0x700afb10 <Udma_rmFreeMappedTxCh> @ imm = #0xb3be
700a4752: e012         	b	0x700a477a <Udma_chFreeResource+0xda> @ imm = #0x24
700a4754: 9803         	ldr	r0, [sp, #0xc]
700a4756: 7800         	ldrb	r0, [r0]
700a4758: 0600         	lsls	r0, r0, #0x18
700a475a: 2800         	cmp	r0, #0x0
700a475c: d506         	bpl	0x700a476c <Udma_chFreeResource+0xcc> @ imm = #0xc
700a475e: e7ff         	b	0x700a4760 <Udma_chFreeResource+0xc0> @ imm = #-0x2
700a4760: 9803         	ldr	r0, [sp, #0xc]
700a4762: 6ec0         	ldr	r0, [r0, #0x6c]
700a4764: 9901         	ldr	r1, [sp, #0x4]
700a4766: f00c f8d3    	bl	0x700b0910 <Udma_rmFreeTxUhcCh> @ imm = #0xc1a6
700a476a: e005         	b	0x700a4778 <Udma_chFreeResource+0xd8> @ imm = #0xa
700a476c: 9803         	ldr	r0, [sp, #0xc]
700a476e: 6ec0         	ldr	r0, [r0, #0x6c]
700a4770: 9901         	ldr	r1, [sp, #0x4]
700a4772: f00c f85d    	bl	0x700b0830 <Udma_rmFreeTxCh> @ imm = #0xc0ba
700a4776: e7ff         	b	0x700a4778 <Udma_chFreeResource+0xd8> @ imm = #-0x2
700a4778: e7ff         	b	0x700a477a <Udma_chFreeResource+0xda> @ imm = #-0x2
700a477a: e7ff         	b	0x700a477c <Udma_chFreeResource+0xdc> @ imm = #-0x2
700a477c: 9903         	ldr	r1, [sp, #0xc]
700a477e: 2000         	movs	r0, #0x0
700a4780: f6cf 70ff    	movt	r0, #0xffff
700a4784: 66c8         	str	r0, [r1, #0x6c]
700a4786: e7ff         	b	0x700a4788 <Udma_chFreeResource+0xe8> @ imm = #-0x2
700a4788: 9803         	ldr	r0, [sp, #0xc]
700a478a: 6f00         	ldr	r0, [r0, #0x70]
700a478c: f510 3f80    	cmn.w	r0, #0x10000
700a4790: d033         	beq	0x700a47fa <Udma_chFreeResource+0x15a> @ imm = #0x66
700a4792: e7ff         	b	0x700a4794 <Udma_chFreeResource+0xf4> @ imm = #-0x2
700a4794: 9803         	ldr	r0, [sp, #0xc]
700a4796: 7800         	ldrb	r0, [r0]
700a4798: 0640         	lsls	r0, r0, #0x19
700a479a: 2800         	cmp	r0, #0x0
700a479c: d506         	bpl	0x700a47ac <Udma_chFreeResource+0x10c> @ imm = #0xc
700a479e: e7ff         	b	0x700a47a0 <Udma_chFreeResource+0x100> @ imm = #-0x2
700a47a0: 9803         	ldr	r0, [sp, #0xc]
700a47a2: 6f00         	ldr	r0, [r0, #0x70]
700a47a4: 9901         	ldr	r1, [sp, #0x4]
700a47a6: f00b ffd3    	bl	0x700b0750 <Udma_rmFreeRxHcCh> @ imm = #0xbfa6
700a47aa: e020         	b	0x700a47ee <Udma_chFreeResource+0x14e> @ imm = #0x40
700a47ac: 9803         	ldr	r0, [sp, #0xc]
700a47ae: 7840         	ldrb	r0, [r0, #0x1]
700a47b0: 07c0         	lsls	r0, r0, #0x1f
700a47b2: b140         	cbz	r0, 0x700a47c6 <Udma_chFreeResource+0x126> @ imm = #0x10
700a47b4: e7ff         	b	0x700a47b6 <Udma_chFreeResource+0x116> @ imm = #-0x2
700a47b6: 9803         	ldr	r0, [sp, #0xc]
700a47b8: 68c2         	ldr	r2, [r0, #0xc]
700a47ba: 6f00         	ldr	r0, [r0, #0x70]
700a47bc: 9901         	ldr	r1, [sp, #0x4]
700a47be: 3a04         	subs	r2, #0x4
700a47c0: f00b f96e    	bl	0x700afaa0 <Udma_rmFreeMappedRxCh> @ imm = #0xb2dc
700a47c4: e012         	b	0x700a47ec <Udma_chFreeResource+0x14c> @ imm = #0x24
700a47c6: 9803         	ldr	r0, [sp, #0xc]
700a47c8: 7800         	ldrb	r0, [r0]
700a47ca: 0600         	lsls	r0, r0, #0x18
700a47cc: 2800         	cmp	r0, #0x0
700a47ce: d506         	bpl	0x700a47de <Udma_chFreeResource+0x13e> @ imm = #0xc
700a47d0: e7ff         	b	0x700a47d2 <Udma_chFreeResource+0x132> @ imm = #-0x2
700a47d2: 9803         	ldr	r0, [sp, #0xc]
700a47d4: 6f00         	ldr	r0, [r0, #0x70]
700a47d6: 9901         	ldr	r1, [sp, #0x4]
700a47d8: f00b fff2    	bl	0x700b07c0 <Udma_rmFreeRxUhcCh> @ imm = #0xbfe4
700a47dc: e005         	b	0x700a47ea <Udma_chFreeResource+0x14a> @ imm = #0xa
700a47de: 9803         	ldr	r0, [sp, #0xc]
700a47e0: 6f00         	ldr	r0, [r0, #0x70]
700a47e2: 9901         	ldr	r1, [sp, #0x4]
700a47e4: f00b ff7c    	bl	0x700b06e0 <Udma_rmFreeRxCh> @ imm = #0xbef8
700a47e8: e7ff         	b	0x700a47ea <Udma_chFreeResource+0x14a> @ imm = #-0x2
700a47ea: e7ff         	b	0x700a47ec <Udma_chFreeResource+0x14c> @ imm = #-0x2
700a47ec: e7ff         	b	0x700a47ee <Udma_chFreeResource+0x14e> @ imm = #-0x2
700a47ee: 9903         	ldr	r1, [sp, #0xc]
700a47f0: 2000         	movs	r0, #0x0
700a47f2: f6cf 70ff    	movt	r0, #0xffff
700a47f6: 6708         	str	r0, [r1, #0x70]
700a47f8: e7ff         	b	0x700a47fa <Udma_chFreeResource+0x15a> @ imm = #-0x2
700a47fa: 9903         	ldr	r1, [sp, #0xc]
700a47fc: 2000         	movs	r0, #0x0
700a47fe: f8c1 01cc    	str.w	r0, [r1, #0x1cc]
700a4802: 9a03         	ldr	r2, [sp, #0xc]
700a4804: 2100         	movs	r1, #0x0
700a4806: f6cf 71ff    	movt	r1, #0xffff
700a480a: f8c2 11d0    	str.w	r1, [r2, #0x1d0]
700a480e: 9903         	ldr	r1, [sp, #0xc]
700a4810: f8c1 01d4    	str.w	r0, [r1, #0x1d4]
700a4814: 9903         	ldr	r1, [sp, #0xc]
700a4816: f8c1 01d8    	str.w	r0, [r1, #0x1d8]
700a481a: 9903         	ldr	r1, [sp, #0xc]
700a481c: f8c1 01c8    	str.w	r0, [r1, #0x1c8]
700a4820: e7ff         	b	0x700a4822 <Udma_chFreeResource+0x182> @ imm = #-0x2
700a4822: 9903         	ldr	r1, [sp, #0xc]
700a4824: 2000         	movs	r0, #0x0
700a4826: f6cf 70ff    	movt	r0, #0xffff
700a482a: 6788         	str	r0, [r1, #0x78]
700a482c: 9903         	ldr	r1, [sp, #0xc]
700a482e: 2004         	movs	r0, #0x4
700a4830: f6cf 70ff    	movt	r0, #0xffff
700a4834: 67c8         	str	r0, [r1, #0x7c]
700a4836: 9803         	ldr	r0, [sp, #0xc]
700a4838: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700a483c: b190         	cbz	r0, 0x700a4864 <Udma_chFreeResource+0x1c4> @ imm = #0x24
700a483e: e7ff         	b	0x700a4840 <Udma_chFreeResource+0x1a0> @ imm = #-0x2
700a4840: 9803         	ldr	r0, [sp, #0xc]
700a4842: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700a4846: f007 fb13    	bl	0x700abe70 <Udma_ringFree> @ imm = #0x7626
700a484a: 4601         	mov	r1, r0
700a484c: 9802         	ldr	r0, [sp, #0x8]
700a484e: 4408         	add	r0, r1
700a4850: 9002         	str	r0, [sp, #0x8]
700a4852: 9802         	ldr	r0, [sp, #0x8]
700a4854: b108         	cbz	r0, 0x700a485a <Udma_chFreeResource+0x1ba> @ imm = #0x2
700a4856: e7ff         	b	0x700a4858 <Udma_chFreeResource+0x1b8> @ imm = #-0x2
700a4858: e7ff         	b	0x700a485a <Udma_chFreeResource+0x1ba> @ imm = #-0x2
700a485a: 9903         	ldr	r1, [sp, #0xc]
700a485c: 2000         	movs	r0, #0x0
700a485e: f8c1 0080    	str.w	r0, [r1, #0x80]
700a4862: e7ff         	b	0x700a4864 <Udma_chFreeResource+0x1c4> @ imm = #-0x2
700a4864: 9803         	ldr	r0, [sp, #0xc]
700a4866: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a486a: b128         	cbz	r0, 0x700a4878 <Udma_chFreeResource+0x1d8> @ imm = #0xa
700a486c: e7ff         	b	0x700a486e <Udma_chFreeResource+0x1ce> @ imm = #-0x2
700a486e: 9903         	ldr	r1, [sp, #0xc]
700a4870: 2000         	movs	r0, #0x0
700a4872: f8c1 0084    	str.w	r0, [r1, #0x84]
700a4876: e7ff         	b	0x700a4878 <Udma_chFreeResource+0x1d8> @ imm = #-0x2
700a4878: 9803         	ldr	r0, [sp, #0xc]
700a487a: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a487e: b190         	cbz	r0, 0x700a48a6 <Udma_chFreeResource+0x206> @ imm = #0x24
700a4880: e7ff         	b	0x700a4882 <Udma_chFreeResource+0x1e2> @ imm = #-0x2
700a4882: 9803         	ldr	r0, [sp, #0xc]
700a4884: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a4888: f007 faf2    	bl	0x700abe70 <Udma_ringFree> @ imm = #0x75e4
700a488c: 4601         	mov	r1, r0
700a488e: 9802         	ldr	r0, [sp, #0x8]
700a4890: 4408         	add	r0, r1
700a4892: 9002         	str	r0, [sp, #0x8]
700a4894: 9802         	ldr	r0, [sp, #0x8]
700a4896: b108         	cbz	r0, 0x700a489c <Udma_chFreeResource+0x1fc> @ imm = #0x2
700a4898: e7ff         	b	0x700a489a <Udma_chFreeResource+0x1fa> @ imm = #-0x2
700a489a: e7ff         	b	0x700a489c <Udma_chFreeResource+0x1fc> @ imm = #-0x2
700a489c: 9903         	ldr	r1, [sp, #0xc]
700a489e: 2000         	movs	r0, #0x0
700a48a0: f8c1 0088    	str.w	r0, [r1, #0x88]
700a48a4: e7ff         	b	0x700a48a6 <Udma_chFreeResource+0x206> @ imm = #-0x2
700a48a6: 9802         	ldr	r0, [sp, #0x8]
700a48a8: b004         	add	sp, #0x10
700a48aa: bd80         	pop	{r7, pc}
700a48ac: 0000         	movs	r0, r0
700a48ae: 0000         	movs	r0, r0

700a48b0 <_tx_thread_resume>:
700a48b0: b580         	push	{r7, lr}
700a48b2: b08e         	sub	sp, #0x38
700a48b4: 900c         	str	r0, [sp, #0x30]
700a48b6: 2000         	movs	r0, #0x0
700a48b8: 9008         	str	r0, [sp, #0x20]
700a48ba: f7fb ebac    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0x48a8
700a48be: 900b         	str	r0, [sp, #0x2c]
700a48c0: 980c         	ldr	r0, [sp, #0x30]
700a48c2: 6b40         	ldr	r0, [r0, #0x34]
700a48c4: 2803         	cmp	r0, #0x3
700a48c6: f040 80b1    	bne.w	0x700a4a2c <_tx_thread_resume+0x17c> @ imm = #0x162
700a48ca: e7ff         	b	0x700a48cc <_tx_thread_resume+0x1c> @ imm = #-0x2
700a48cc: f646 1084    	movw	r0, #0x6984
700a48d0: f2c7 000b    	movt	r0, #0x700b
700a48d4: 6800         	ldr	r0, [r0]
700a48d6: f1b0 3ff0    	cmp.w	r0, #0xf0f0f0f0
700a48da: d311         	blo	0x700a4900 <_tx_thread_resume+0x50> @ imm = #0x22
700a48dc: e7ff         	b	0x700a48de <_tx_thread_resume+0x2e> @ imm = #-0x2
700a48de: f64a 10a8    	movw	r0, #0xa9a8
700a48e2: f2c7 0008    	movt	r0, #0x7008
700a48e6: 6800         	ldr	r0, [r0]
700a48e8: 9009         	str	r0, [sp, #0x24]
700a48ea: 9809         	ldr	r0, [sp, #0x24]
700a48ec: b138         	cbz	r0, 0x700a48fe <_tx_thread_resume+0x4e> @ imm = #0xe
700a48ee: e7ff         	b	0x700a48f0 <_tx_thread_resume+0x40> @ imm = #-0x2
700a48f0: 9809         	ldr	r0, [sp, #0x24]
700a48f2: 6c00         	ldr	r0, [r0, #0x40]
700a48f4: 9008         	str	r0, [sp, #0x20]
700a48f6: 9909         	ldr	r1, [sp, #0x24]
700a48f8: 6b08         	ldr	r0, [r1, #0x30]
700a48fa: 6408         	str	r0, [r1, #0x40]
700a48fc: e7ff         	b	0x700a48fe <_tx_thread_resume+0x4e> @ imm = #-0x2
700a48fe: e002         	b	0x700a4906 <_tx_thread_resume+0x56> @ imm = #0x4
700a4900: 2000         	movs	r0, #0x0
700a4902: 9009         	str	r0, [sp, #0x24]
700a4904: e7ff         	b	0x700a4906 <_tx_thread_resume+0x56> @ imm = #-0x2
700a4906: 990c         	ldr	r1, [sp, #0x30]
700a4908: 2000         	movs	r0, #0x0
700a490a: 6348         	str	r0, [r1, #0x34]
700a490c: 980c         	ldr	r0, [sp, #0x30]
700a490e: 6b00         	ldr	r0, [r0, #0x30]
700a4910: 9007         	str	r0, [sp, #0x1c]
700a4912: 9907         	ldr	r1, [sp, #0x1c]
700a4914: f24a 7004    	movw	r0, #0xa704
700a4918: f2c7 0008    	movt	r0, #0x7008
700a491c: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a4920: 9005         	str	r0, [sp, #0x14]
700a4922: 9805         	ldr	r0, [sp, #0x14]
700a4924: 2800         	cmp	r0, #0x0
700a4926: d167         	bne	0x700a49f8 <_tx_thread_resume+0x148> @ imm = #0xce
700a4928: e7ff         	b	0x700a492a <_tx_thread_resume+0x7a> @ imm = #-0x2
700a492a: 980c         	ldr	r0, [sp, #0x30]
700a492c: 9a07         	ldr	r2, [sp, #0x1c]
700a492e: f24a 7104    	movw	r1, #0xa704
700a4932: f2c7 0108    	movt	r1, #0x7008
700a4936: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a493a: 980c         	ldr	r0, [sp, #0x30]
700a493c: 6200         	str	r0, [r0, #0x20]
700a493e: 980c         	ldr	r0, [sp, #0x30]
700a4940: 6240         	str	r0, [r0, #0x24]
700a4942: 9907         	ldr	r1, [sp, #0x1c]
700a4944: 2001         	movs	r0, #0x1
700a4946: 4088         	lsls	r0, r1
700a4948: 9006         	str	r0, [sp, #0x18]
700a494a: f64a 11b8    	movw	r1, #0xa9b8
700a494e: f2c7 0108    	movt	r1, #0x7008
700a4952: 6808         	ldr	r0, [r1]
700a4954: 9a06         	ldr	r2, [sp, #0x18]
700a4956: 4310         	orrs	r0, r2
700a4958: 6008         	str	r0, [r1]
700a495a: 9807         	ldr	r0, [sp, #0x1c]
700a495c: f64a 11ac    	movw	r1, #0xa9ac
700a4960: f2c7 0108    	movt	r1, #0x7008
700a4964: 6809         	ldr	r1, [r1]
700a4966: 4288         	cmp	r0, r1
700a4968: d245         	bhs	0x700a49f6 <_tx_thread_resume+0x146> @ imm = #0x8a
700a496a: e7ff         	b	0x700a496c <_tx_thread_resume+0xbc> @ imm = #-0x2
700a496c: 9807         	ldr	r0, [sp, #0x1c]
700a496e: f64a 11ac    	movw	r1, #0xa9ac
700a4972: f2c7 0108    	movt	r1, #0x7008
700a4976: 6008         	str	r0, [r1]
700a4978: f64a 10a8    	movw	r0, #0xa9a8
700a497c: f2c7 0008    	movt	r0, #0x7008
700a4980: 6800         	ldr	r0, [r0]
700a4982: 9003         	str	r0, [sp, #0xc]
700a4984: 9803         	ldr	r0, [sp, #0xc]
700a4986: b938         	cbnz	r0, 0x700a4998 <_tx_thread_resume+0xe8> @ imm = #0xe
700a4988: e7ff         	b	0x700a498a <_tx_thread_resume+0xda> @ imm = #-0x2
700a498a: 980c         	ldr	r0, [sp, #0x30]
700a498c: f64a 11a8    	movw	r1, #0xa9a8
700a4990: f2c7 0108    	movt	r1, #0x7008
700a4994: 6008         	str	r0, [r1]
700a4996: e02d         	b	0x700a49f4 <_tx_thread_resume+0x144> @ imm = #0x5a
700a4998: 9807         	ldr	r0, [sp, #0x1c]
700a499a: 9903         	ldr	r1, [sp, #0xc]
700a499c: 6c09         	ldr	r1, [r1, #0x40]
700a499e: 4288         	cmp	r0, r1
700a49a0: d227         	bhs	0x700a49f2 <_tx_thread_resume+0x142> @ imm = #0x4e
700a49a2: e7ff         	b	0x700a49a4 <_tx_thread_resume+0xf4> @ imm = #-0x2
700a49a4: 980c         	ldr	r0, [sp, #0x30]
700a49a6: f64a 11a8    	movw	r1, #0xa9a8
700a49aa: f2c7 0108    	movt	r1, #0x7008
700a49ae: 6008         	str	r0, [r1]
700a49b0: 9809         	ldr	r0, [sp, #0x24]
700a49b2: b120         	cbz	r0, 0x700a49be <_tx_thread_resume+0x10e> @ imm = #0x8
700a49b4: e7ff         	b	0x700a49b6 <_tx_thread_resume+0x106> @ imm = #-0x2
700a49b6: 9808         	ldr	r0, [sp, #0x20]
700a49b8: 9909         	ldr	r1, [sp, #0x24]
700a49ba: 6408         	str	r0, [r1, #0x40]
700a49bc: e7ff         	b	0x700a49be <_tx_thread_resume+0x10e> @ imm = #-0x2
700a49be: 980b         	ldr	r0, [sp, #0x2c]
700a49c0: f7fd e9b8    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x2c90
700a49c4: f64a 10b4    	movw	r0, #0xa9b4
700a49c8: f2c7 0008    	movt	r0, #0x7008
700a49cc: 6800         	ldr	r0, [r0]
700a49ce: 9001         	str	r0, [sp, #0x4]
700a49d0: 9801         	ldr	r0, [sp, #0x4]
700a49d2: f646 1184    	movw	r1, #0x6984
700a49d6: f2c7 010b    	movt	r1, #0x700b
700a49da: 6809         	ldr	r1, [r1]
700a49dc: 4308         	orrs	r0, r1
700a49de: 9001         	str	r0, [sp, #0x4]
700a49e0: 9801         	ldr	r0, [sp, #0x4]
700a49e2: b918         	cbnz	r0, 0x700a49ec <_tx_thread_resume+0x13c> @ imm = #0x6
700a49e4: e7ff         	b	0x700a49e6 <_tx_thread_resume+0x136> @ imm = #-0x2
700a49e6: f00c ebc0    	blx	0x700b1168 <_tx_thread_system_return> @ imm = #0xc780
700a49ea: e7ff         	b	0x700a49ec <_tx_thread_resume+0x13c> @ imm = #-0x2
700a49ec: 2000         	movs	r0, #0x0
700a49ee: 900d         	str	r0, [sp, #0x34]
700a49f0: e055         	b	0x700a4a9e <_tx_thread_resume+0x1ee> @ imm = #0xaa
700a49f2: e7ff         	b	0x700a49f4 <_tx_thread_resume+0x144> @ imm = #-0x2
700a49f4: e7ff         	b	0x700a49f6 <_tx_thread_resume+0x146> @ imm = #-0x2
700a49f6: e00f         	b	0x700a4a18 <_tx_thread_resume+0x168> @ imm = #0x1e
700a49f8: 9805         	ldr	r0, [sp, #0x14]
700a49fa: 6a40         	ldr	r0, [r0, #0x24]
700a49fc: 9004         	str	r0, [sp, #0x10]
700a49fe: 980c         	ldr	r0, [sp, #0x30]
700a4a00: 9904         	ldr	r1, [sp, #0x10]
700a4a02: 6208         	str	r0, [r1, #0x20]
700a4a04: 980c         	ldr	r0, [sp, #0x30]
700a4a06: 9905         	ldr	r1, [sp, #0x14]
700a4a08: 6248         	str	r0, [r1, #0x24]
700a4a0a: 9804         	ldr	r0, [sp, #0x10]
700a4a0c: 990c         	ldr	r1, [sp, #0x30]
700a4a0e: 6248         	str	r0, [r1, #0x24]
700a4a10: 9805         	ldr	r0, [sp, #0x14]
700a4a12: 990c         	ldr	r1, [sp, #0x30]
700a4a14: 6208         	str	r0, [r1, #0x20]
700a4a16: e7ff         	b	0x700a4a18 <_tx_thread_resume+0x168> @ imm = #-0x2
700a4a18: 9809         	ldr	r0, [sp, #0x24]
700a4a1a: b120         	cbz	r0, 0x700a4a26 <_tx_thread_resume+0x176> @ imm = #0x8
700a4a1c: e7ff         	b	0x700a4a1e <_tx_thread_resume+0x16e> @ imm = #-0x2
700a4a1e: 9808         	ldr	r0, [sp, #0x20]
700a4a20: 9909         	ldr	r1, [sp, #0x24]
700a4a22: 6408         	str	r0, [r1, #0x40]
700a4a24: e7ff         	b	0x700a4a26 <_tx_thread_resume+0x176> @ imm = #-0x2
700a4a26: 2000         	movs	r0, #0x0
700a4a28: 900a         	str	r0, [sp, #0x28]
700a4a2a: e00e         	b	0x700a4a4a <_tx_thread_resume+0x19a> @ imm = #0x1c
700a4a2c: 980c         	ldr	r0, [sp, #0x30]
700a4a2e: 6b80         	ldr	r0, [r0, #0x38]
700a4a30: 2801         	cmp	r0, #0x1
700a4a32: d106         	bne	0x700a4a42 <_tx_thread_resume+0x192> @ imm = #0xc
700a4a34: e7ff         	b	0x700a4a36 <_tx_thread_resume+0x186> @ imm = #-0x2
700a4a36: 990c         	ldr	r1, [sp, #0x30]
700a4a38: 2000         	movs	r0, #0x0
700a4a3a: 6388         	str	r0, [r1, #0x38]
700a4a3c: 2019         	movs	r0, #0x19
700a4a3e: 900a         	str	r0, [sp, #0x28]
700a4a40: e002         	b	0x700a4a48 <_tx_thread_resume+0x198> @ imm = #0x4
700a4a42: 2012         	movs	r0, #0x12
700a4a44: 900a         	str	r0, [sp, #0x28]
700a4a46: e7ff         	b	0x700a4a48 <_tx_thread_resume+0x198> @ imm = #-0x2
700a4a48: e7ff         	b	0x700a4a4a <_tx_thread_resume+0x19a> @ imm = #-0x2
700a4a4a: 980b         	ldr	r0, [sp, #0x2c]
700a4a4c: f7fd e972    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x2d1c
700a4a50: f64a 10a4    	movw	r0, #0xa9a4
700a4a54: f2c7 0008    	movt	r0, #0x7008
700a4a58: 6800         	ldr	r0, [r0]
700a4a5a: 9002         	str	r0, [sp, #0x8]
700a4a5c: 9802         	ldr	r0, [sp, #0x8]
700a4a5e: f64a 11a8    	movw	r1, #0xa9a8
700a4a62: f2c7 0108    	movt	r1, #0x7008
700a4a66: 6809         	ldr	r1, [r1]
700a4a68: 4288         	cmp	r0, r1
700a4a6a: d015         	beq	0x700a4a98 <_tx_thread_resume+0x1e8> @ imm = #0x2a
700a4a6c: e7ff         	b	0x700a4a6e <_tx_thread_resume+0x1be> @ imm = #-0x2
700a4a6e: f64a 10b4    	movw	r0, #0xa9b4
700a4a72: f2c7 0008    	movt	r0, #0x7008
700a4a76: 6800         	ldr	r0, [r0]
700a4a78: 9001         	str	r0, [sp, #0x4]
700a4a7a: 9801         	ldr	r0, [sp, #0x4]
700a4a7c: f646 1184    	movw	r1, #0x6984
700a4a80: f2c7 010b    	movt	r1, #0x700b
700a4a84: 6809         	ldr	r1, [r1]
700a4a86: 4308         	orrs	r0, r1
700a4a88: 9001         	str	r0, [sp, #0x4]
700a4a8a: 9801         	ldr	r0, [sp, #0x4]
700a4a8c: b918         	cbnz	r0, 0x700a4a96 <_tx_thread_resume+0x1e6> @ imm = #0x6
700a4a8e: e7ff         	b	0x700a4a90 <_tx_thread_resume+0x1e0> @ imm = #-0x2
700a4a90: f00c eb6a    	blx	0x700b1168 <_tx_thread_system_return> @ imm = #0xc6d4
700a4a94: e7ff         	b	0x700a4a96 <_tx_thread_resume+0x1e6> @ imm = #-0x2
700a4a96: e7ff         	b	0x700a4a98 <_tx_thread_resume+0x1e8> @ imm = #-0x2
700a4a98: 980a         	ldr	r0, [sp, #0x28]
700a4a9a: 900d         	str	r0, [sp, #0x34]
700a4a9c: e7ff         	b	0x700a4a9e <_tx_thread_resume+0x1ee> @ imm = #-0x2
700a4a9e: 980d         	ldr	r0, [sp, #0x34]
700a4aa0: b00e         	add	sp, #0x38
700a4aa2: bd80         	pop	{r7, pc}
		...

700a4ab0 <Udma_chDisableBlkCpyChan>:
700a4ab0: b580         	push	{r7, lr}
700a4ab2: b090         	sub	sp, #0x40
700a4ab4: 900f         	str	r0, [sp, #0x3c]
700a4ab6: 910e         	str	r1, [sp, #0x38]
700a4ab8: 2000         	movs	r0, #0x0
700a4aba: 900d         	str	r0, [sp, #0x34]
700a4abc: 900c         	str	r0, [sp, #0x30]
700a4abe: 980f         	ldr	r0, [sp, #0x3c]
700a4ac0: 6e80         	ldr	r0, [r0, #0x68]
700a4ac2: 900b         	str	r0, [sp, #0x2c]
700a4ac4: 980b         	ldr	r0, [sp, #0x2c]
700a4ac6: 6800         	ldr	r0, [r0]
700a4ac8: 2801         	cmp	r0, #0x1
700a4aca: d10a         	bne	0x700a4ae2 <Udma_chDisableBlkCpyChan+0x32> @ imm = #0x14
700a4acc: e7ff         	b	0x700a4ace <Udma_chDisableBlkCpyChan+0x1e> @ imm = #-0x2
700a4ace: 980b         	ldr	r0, [sp, #0x2c]
700a4ad0: 3008         	adds	r0, #0x8
700a4ad2: 990f         	ldr	r1, [sp, #0x3c]
700a4ad4: 6ec9         	ldr	r1, [r1, #0x6c]
700a4ad6: 2300         	movs	r3, #0x0
700a4ad8: 461a         	mov	r2, r3
700a4ada: f00d f891    	bl	0x700b1c00 <CSL_bcdmaTeardownTxChan> @ imm = #0xd122
700a4ade: 900d         	str	r0, [sp, #0x34]
700a4ae0: e00f         	b	0x700a4b02 <Udma_chDisableBlkCpyChan+0x52> @ imm = #0x1e
700a4ae2: 980b         	ldr	r0, [sp, #0x2c]
700a4ae4: 6800         	ldr	r0, [r0]
700a4ae6: 2802         	cmp	r0, #0x2
700a4ae8: d10a         	bne	0x700a4b00 <Udma_chDisableBlkCpyChan+0x50> @ imm = #0x14
700a4aea: e7ff         	b	0x700a4aec <Udma_chDisableBlkCpyChan+0x3c> @ imm = #-0x2
700a4aec: 980b         	ldr	r0, [sp, #0x2c]
700a4aee: 3054         	adds	r0, #0x54
700a4af0: 990f         	ldr	r1, [sp, #0x3c]
700a4af2: 6ec9         	ldr	r1, [r1, #0x6c]
700a4af4: 2300         	movs	r3, #0x0
700a4af6: 461a         	mov	r2, r3
700a4af8: f00d fe32    	bl	0x700b2760 <CSL_pktdmaTeardownTxChan> @ imm = #0xdc64
700a4afc: 900d         	str	r0, [sp, #0x34]
700a4afe: e7ff         	b	0x700a4b00 <Udma_chDisableBlkCpyChan+0x50> @ imm = #-0x2
700a4b00: e7ff         	b	0x700a4b02 <Udma_chDisableBlkCpyChan+0x52> @ imm = #-0x2
700a4b02: 980d         	ldr	r0, [sp, #0x34]
700a4b04: b108         	cbz	r0, 0x700a4b0a <Udma_chDisableBlkCpyChan+0x5a> @ imm = #0x2
700a4b06: e7ff         	b	0x700a4b08 <Udma_chDisableBlkCpyChan+0x58> @ imm = #-0x2
700a4b08: e7ff         	b	0x700a4b0a <Udma_chDisableBlkCpyChan+0x5a> @ imm = #-0x2
700a4b0a: e7ff         	b	0x700a4b0c <Udma_chDisableBlkCpyChan+0x5c> @ imm = #-0x2
700a4b0c: 980d         	ldr	r0, [sp, #0x34]
700a4b0e: bba8         	cbnz	r0, 0x700a4b7c <Udma_chDisableBlkCpyChan+0xcc> @ imm = #0x6a
700a4b10: e7ff         	b	0x700a4b12 <Udma_chDisableBlkCpyChan+0x62> @ imm = #-0x2
700a4b12: 980b         	ldr	r0, [sp, #0x2c]
700a4b14: 6800         	ldr	r0, [r0]
700a4b16: 2801         	cmp	r0, #0x1
700a4b18: d10c         	bne	0x700a4b34 <Udma_chDisableBlkCpyChan+0x84> @ imm = #0x18
700a4b1a: e7ff         	b	0x700a4b1c <Udma_chDisableBlkCpyChan+0x6c> @ imm = #-0x2
700a4b1c: 980b         	ldr	r0, [sp, #0x2c]
700a4b1e: 3008         	adds	r0, #0x8
700a4b20: 990f         	ldr	r1, [sp, #0x3c]
700a4b22: 6ec9         	ldr	r1, [r1, #0x6c]
700a4b24: aa05         	add	r2, sp, #0x14
700a4b26: f00e f853    	bl	0x700b2bd0 <CSL_bcdmaGetTxRT> @ imm = #0xe0a6
700a4b2a: 9805         	ldr	r0, [sp, #0x14]
700a4b2c: b908         	cbnz	r0, 0x700a4b32 <Udma_chDisableBlkCpyChan+0x82> @ imm = #0x2
700a4b2e: e7ff         	b	0x700a4b30 <Udma_chDisableBlkCpyChan+0x80> @ imm = #-0x2
700a4b30: e024         	b	0x700a4b7c <Udma_chDisableBlkCpyChan+0xcc> @ imm = #0x48
700a4b32: e011         	b	0x700a4b58 <Udma_chDisableBlkCpyChan+0xa8> @ imm = #0x22
700a4b34: 980b         	ldr	r0, [sp, #0x2c]
700a4b36: 6800         	ldr	r0, [r0]
700a4b38: 2802         	cmp	r0, #0x2
700a4b3a: d10c         	bne	0x700a4b56 <Udma_chDisableBlkCpyChan+0xa6> @ imm = #0x18
700a4b3c: e7ff         	b	0x700a4b3e <Udma_chDisableBlkCpyChan+0x8e> @ imm = #-0x2
700a4b3e: 980b         	ldr	r0, [sp, #0x2c]
700a4b40: 3054         	adds	r0, #0x54
700a4b42: 990f         	ldr	r1, [sp, #0x3c]
700a4b44: 6ec9         	ldr	r1, [r1, #0x6c]
700a4b46: 466a         	mov	r2, sp
700a4b48: f00c ff6a    	bl	0x700b1a20 <CSL_pktdmaGetTxRT> @ imm = #0xced4
700a4b4c: 9800         	ldr	r0, [sp]
700a4b4e: b908         	cbnz	r0, 0x700a4b54 <Udma_chDisableBlkCpyChan+0xa4> @ imm = #0x2
700a4b50: e7ff         	b	0x700a4b52 <Udma_chDisableBlkCpyChan+0xa2> @ imm = #-0x2
700a4b52: e013         	b	0x700a4b7c <Udma_chDisableBlkCpyChan+0xcc> @ imm = #0x26
700a4b54: e7ff         	b	0x700a4b56 <Udma_chDisableBlkCpyChan+0xa6> @ imm = #-0x2
700a4b56: e7ff         	b	0x700a4b58 <Udma_chDisableBlkCpyChan+0xa8> @ imm = #-0x2
700a4b58: 980c         	ldr	r0, [sp, #0x30]
700a4b5a: 990e         	ldr	r1, [sp, #0x38]
700a4b5c: 4288         	cmp	r0, r1
700a4b5e: d904         	bls	0x700a4b6a <Udma_chDisableBlkCpyChan+0xba> @ imm = #0x8
700a4b60: e7ff         	b	0x700a4b62 <Udma_chDisableBlkCpyChan+0xb2> @ imm = #-0x2
700a4b62: f06f 0003    	mvn	r0, #0x3
700a4b66: 900d         	str	r0, [sp, #0x34]
700a4b68: e007         	b	0x700a4b7a <Udma_chDisableBlkCpyChan+0xca> @ imm = #0xe
700a4b6a: f44f 707a    	mov.w	r0, #0x3e8
700a4b6e: f00a fe27    	bl	0x700af7c0 <ClockP_usleep> @ imm = #0xac4e
700a4b72: 980c         	ldr	r0, [sp, #0x30]
700a4b74: 3001         	adds	r0, #0x1
700a4b76: 900c         	str	r0, [sp, #0x30]
700a4b78: e7ff         	b	0x700a4b7a <Udma_chDisableBlkCpyChan+0xca> @ imm = #-0x2
700a4b7a: e7c7         	b	0x700a4b0c <Udma_chDisableBlkCpyChan+0x5c> @ imm = #-0x72
700a4b7c: 980d         	ldr	r0, [sp, #0x34]
700a4b7e: 2800         	cmp	r0, #0x0
700a4b80: d05f         	beq	0x700a4c42 <Udma_chDisableBlkCpyChan+0x192> @ imm = #0xbe
700a4b82: e7ff         	b	0x700a4b84 <Udma_chDisableBlkCpyChan+0xd4> @ imm = #-0x2
700a4b84: 980b         	ldr	r0, [sp, #0x2c]
700a4b86: 6800         	ldr	r0, [r0]
700a4b88: 2801         	cmp	r0, #0x1
700a4b8a: d10a         	bne	0x700a4ba2 <Udma_chDisableBlkCpyChan+0xf2> @ imm = #0x14
700a4b8c: e7ff         	b	0x700a4b8e <Udma_chDisableBlkCpyChan+0xde> @ imm = #-0x2
700a4b8e: 980b         	ldr	r0, [sp, #0x2c]
700a4b90: 3008         	adds	r0, #0x8
700a4b92: 990f         	ldr	r1, [sp, #0x3c]
700a4b94: 6ec9         	ldr	r1, [r1, #0x6c]
700a4b96: 2201         	movs	r2, #0x1
700a4b98: 2300         	movs	r3, #0x0
700a4b9a: f00d f831    	bl	0x700b1c00 <CSL_bcdmaTeardownTxChan> @ imm = #0xd062
700a4b9e: 900d         	str	r0, [sp, #0x34]
700a4ba0: e00f         	b	0x700a4bc2 <Udma_chDisableBlkCpyChan+0x112> @ imm = #0x1e
700a4ba2: 980b         	ldr	r0, [sp, #0x2c]
700a4ba4: 6800         	ldr	r0, [r0]
700a4ba6: 2802         	cmp	r0, #0x2
700a4ba8: d10a         	bne	0x700a4bc0 <Udma_chDisableBlkCpyChan+0x110> @ imm = #0x14
700a4baa: e7ff         	b	0x700a4bac <Udma_chDisableBlkCpyChan+0xfc> @ imm = #-0x2
700a4bac: 980b         	ldr	r0, [sp, #0x2c]
700a4bae: 3054         	adds	r0, #0x54
700a4bb0: 990f         	ldr	r1, [sp, #0x3c]
700a4bb2: 6ec9         	ldr	r1, [r1, #0x6c]
700a4bb4: 2201         	movs	r2, #0x1
700a4bb6: 2300         	movs	r3, #0x0
700a4bb8: f00d fdd2    	bl	0x700b2760 <CSL_pktdmaTeardownTxChan> @ imm = #0xdba4
700a4bbc: 900d         	str	r0, [sp, #0x34]
700a4bbe: e7ff         	b	0x700a4bc0 <Udma_chDisableBlkCpyChan+0x110> @ imm = #-0x2
700a4bc0: e7ff         	b	0x700a4bc2 <Udma_chDisableBlkCpyChan+0x112> @ imm = #-0x2
700a4bc2: 980d         	ldr	r0, [sp, #0x34]
700a4bc4: b108         	cbz	r0, 0x700a4bca <Udma_chDisableBlkCpyChan+0x11a> @ imm = #0x2
700a4bc6: e7ff         	b	0x700a4bc8 <Udma_chDisableBlkCpyChan+0x118> @ imm = #-0x2
700a4bc8: e7ff         	b	0x700a4bca <Udma_chDisableBlkCpyChan+0x11a> @ imm = #-0x2
700a4bca: 2000         	movs	r0, #0x0
700a4bcc: 900c         	str	r0, [sp, #0x30]
700a4bce: e7ff         	b	0x700a4bd0 <Udma_chDisableBlkCpyChan+0x120> @ imm = #-0x2
700a4bd0: 980d         	ldr	r0, [sp, #0x34]
700a4bd2: bba8         	cbnz	r0, 0x700a4c40 <Udma_chDisableBlkCpyChan+0x190> @ imm = #0x6a
700a4bd4: e7ff         	b	0x700a4bd6 <Udma_chDisableBlkCpyChan+0x126> @ imm = #-0x2
700a4bd6: 980b         	ldr	r0, [sp, #0x2c]
700a4bd8: 6800         	ldr	r0, [r0]
700a4bda: 2801         	cmp	r0, #0x1
700a4bdc: d10c         	bne	0x700a4bf8 <Udma_chDisableBlkCpyChan+0x148> @ imm = #0x18
700a4bde: e7ff         	b	0x700a4be0 <Udma_chDisableBlkCpyChan+0x130> @ imm = #-0x2
700a4be0: 980b         	ldr	r0, [sp, #0x2c]
700a4be2: 3008         	adds	r0, #0x8
700a4be4: 990f         	ldr	r1, [sp, #0x3c]
700a4be6: 6ec9         	ldr	r1, [r1, #0x6c]
700a4be8: aa05         	add	r2, sp, #0x14
700a4bea: f00d fff1    	bl	0x700b2bd0 <CSL_bcdmaGetTxRT> @ imm = #0xdfe2
700a4bee: 9805         	ldr	r0, [sp, #0x14]
700a4bf0: b908         	cbnz	r0, 0x700a4bf6 <Udma_chDisableBlkCpyChan+0x146> @ imm = #0x2
700a4bf2: e7ff         	b	0x700a4bf4 <Udma_chDisableBlkCpyChan+0x144> @ imm = #-0x2
700a4bf4: e024         	b	0x700a4c40 <Udma_chDisableBlkCpyChan+0x190> @ imm = #0x48
700a4bf6: e011         	b	0x700a4c1c <Udma_chDisableBlkCpyChan+0x16c> @ imm = #0x22
700a4bf8: 980b         	ldr	r0, [sp, #0x2c]
700a4bfa: 6800         	ldr	r0, [r0]
700a4bfc: 2802         	cmp	r0, #0x2
700a4bfe: d10c         	bne	0x700a4c1a <Udma_chDisableBlkCpyChan+0x16a> @ imm = #0x18
700a4c00: e7ff         	b	0x700a4c02 <Udma_chDisableBlkCpyChan+0x152> @ imm = #-0x2
700a4c02: 980b         	ldr	r0, [sp, #0x2c]
700a4c04: 3054         	adds	r0, #0x54
700a4c06: 990f         	ldr	r1, [sp, #0x3c]
700a4c08: 6ec9         	ldr	r1, [r1, #0x6c]
700a4c0a: 466a         	mov	r2, sp
700a4c0c: f00c ff08    	bl	0x700b1a20 <CSL_pktdmaGetTxRT> @ imm = #0xce10
700a4c10: 9800         	ldr	r0, [sp]
700a4c12: b908         	cbnz	r0, 0x700a4c18 <Udma_chDisableBlkCpyChan+0x168> @ imm = #0x2
700a4c14: e7ff         	b	0x700a4c16 <Udma_chDisableBlkCpyChan+0x166> @ imm = #-0x2
700a4c16: e013         	b	0x700a4c40 <Udma_chDisableBlkCpyChan+0x190> @ imm = #0x26
700a4c18: e7ff         	b	0x700a4c1a <Udma_chDisableBlkCpyChan+0x16a> @ imm = #-0x2
700a4c1a: e7ff         	b	0x700a4c1c <Udma_chDisableBlkCpyChan+0x16c> @ imm = #-0x2
700a4c1c: 980c         	ldr	r0, [sp, #0x30]
700a4c1e: 990e         	ldr	r1, [sp, #0x38]
700a4c20: 4288         	cmp	r0, r1
700a4c22: d904         	bls	0x700a4c2e <Udma_chDisableBlkCpyChan+0x17e> @ imm = #0x8
700a4c24: e7ff         	b	0x700a4c26 <Udma_chDisableBlkCpyChan+0x176> @ imm = #-0x2
700a4c26: f06f 0003    	mvn	r0, #0x3
700a4c2a: 900d         	str	r0, [sp, #0x34]
700a4c2c: e007         	b	0x700a4c3e <Udma_chDisableBlkCpyChan+0x18e> @ imm = #0xe
700a4c2e: f44f 707a    	mov.w	r0, #0x3e8
700a4c32: f00a fdc5    	bl	0x700af7c0 <ClockP_usleep> @ imm = #0xab8a
700a4c36: 980c         	ldr	r0, [sp, #0x30]
700a4c38: 3001         	adds	r0, #0x1
700a4c3a: 900c         	str	r0, [sp, #0x30]
700a4c3c: e7ff         	b	0x700a4c3e <Udma_chDisableBlkCpyChan+0x18e> @ imm = #-0x2
700a4c3e: e7c7         	b	0x700a4bd0 <Udma_chDisableBlkCpyChan+0x120> @ imm = #-0x72
700a4c40: e7ff         	b	0x700a4c42 <Udma_chDisableBlkCpyChan+0x192> @ imm = #-0x2
700a4c42: 980d         	ldr	r0, [sp, #0x34]
700a4c44: bb20         	cbnz	r0, 0x700a4c90 <Udma_chDisableBlkCpyChan+0x1e0> @ imm = #0x48
700a4c46: e7ff         	b	0x700a4c48 <Udma_chDisableBlkCpyChan+0x198> @ imm = #-0x2
700a4c48: 980b         	ldr	r0, [sp, #0x2c]
700a4c4a: 6800         	ldr	r0, [r0]
700a4c4c: 2801         	cmp	r0, #0x1
700a4c4e: d10c         	bne	0x700a4c6a <Udma_chDisableBlkCpyChan+0x1ba> @ imm = #0x18
700a4c50: e7ff         	b	0x700a4c52 <Udma_chDisableBlkCpyChan+0x1a2> @ imm = #-0x2
700a4c52: 2000         	movs	r0, #0x0
700a4c54: 9005         	str	r0, [sp, #0x14]
700a4c56: 9006         	str	r0, [sp, #0x18]
700a4c58: 9009         	str	r0, [sp, #0x24]
700a4c5a: 980b         	ldr	r0, [sp, #0x2c]
700a4c5c: 3008         	adds	r0, #0x8
700a4c5e: 990f         	ldr	r1, [sp, #0x3c]
700a4c60: 6ec9         	ldr	r1, [r1, #0x6c]
700a4c62: aa05         	add	r2, sp, #0x14
700a4c64: f00d ffe4    	bl	0x700b2c30 <CSL_bcdmaSetTxRT> @ imm = #0xdfc8
700a4c68: e011         	b	0x700a4c8e <Udma_chDisableBlkCpyChan+0x1de> @ imm = #0x22
700a4c6a: 980b         	ldr	r0, [sp, #0x2c]
700a4c6c: 6800         	ldr	r0, [r0]
700a4c6e: 2802         	cmp	r0, #0x2
700a4c70: d10c         	bne	0x700a4c8c <Udma_chDisableBlkCpyChan+0x1dc> @ imm = #0x18
700a4c72: e7ff         	b	0x700a4c74 <Udma_chDisableBlkCpyChan+0x1c4> @ imm = #-0x2
700a4c74: 2000         	movs	r0, #0x0
700a4c76: 9000         	str	r0, [sp]
700a4c78: 9001         	str	r0, [sp, #0x4]
700a4c7a: 9004         	str	r0, [sp, #0x10]
700a4c7c: 980b         	ldr	r0, [sp, #0x2c]
700a4c7e: 3054         	adds	r0, #0x54
700a4c80: 990f         	ldr	r1, [sp, #0x3c]
700a4c82: 6ec9         	ldr	r1, [r1, #0x6c]
700a4c84: 466a         	mov	r2, sp
700a4c86: f00d fb2b    	bl	0x700b22e0 <CSL_pktdmaSetTxRT> @ imm = #0xd656
700a4c8a: e7ff         	b	0x700a4c8c <Udma_chDisableBlkCpyChan+0x1dc> @ imm = #-0x2
700a4c8c: e7ff         	b	0x700a4c8e <Udma_chDisableBlkCpyChan+0x1de> @ imm = #-0x2
700a4c8e: e7ff         	b	0x700a4c90 <Udma_chDisableBlkCpyChan+0x1e0> @ imm = #-0x2
700a4c90: 980d         	ldr	r0, [sp, #0x34]
700a4c92: b010         	add	sp, #0x40
700a4c94: bd80         	pop	{r7, pc}
		...
700a4c9e: 0000         	movs	r0, r0

700a4ca0 <Udma_flowConfig>:
700a4ca0: b580         	push	{r7, lr}
700a4ca2: b09c         	sub	sp, #0x70
700a4ca4: 901b         	str	r0, [sp, #0x6c]
700a4ca6: 911a         	str	r1, [sp, #0x68]
700a4ca8: 9219         	str	r2, [sp, #0x64]
700a4caa: 2000         	movs	r0, #0x0
700a4cac: 9018         	str	r0, [sp, #0x60]
700a4cae: 981b         	ldr	r0, [sp, #0x6c]
700a4cb0: 9016         	str	r0, [sp, #0x58]
700a4cb2: 9816         	ldr	r0, [sp, #0x58]
700a4cb4: b160         	cbz	r0, 0x700a4cd0 <Udma_flowConfig+0x30> @ imm = #0x18
700a4cb6: e7ff         	b	0x700a4cb8 <Udma_flowConfig+0x18> @ imm = #-0x2
700a4cb8: 9816         	ldr	r0, [sp, #0x58]
700a4cba: 68c0         	ldr	r0, [r0, #0xc]
700a4cbc: f64a 31cd    	movw	r1, #0xabcd
700a4cc0: f6ca 31dc    	movt	r1, #0xabdc
700a4cc4: 4288         	cmp	r0, r1
700a4cc6: d103         	bne	0x700a4cd0 <Udma_flowConfig+0x30> @ imm = #0x6
700a4cc8: e7ff         	b	0x700a4cca <Udma_flowConfig+0x2a> @ imm = #-0x2
700a4cca: 9819         	ldr	r0, [sp, #0x64]
700a4ccc: b920         	cbnz	r0, 0x700a4cd8 <Udma_flowConfig+0x38> @ imm = #0x8
700a4cce: e7ff         	b	0x700a4cd0 <Udma_flowConfig+0x30> @ imm = #-0x2
700a4cd0: f06f 0001    	mvn	r0, #0x1
700a4cd4: 9018         	str	r0, [sp, #0x60]
700a4cd6: e7ff         	b	0x700a4cd8 <Udma_flowConfig+0x38> @ imm = #-0x2
700a4cd8: 9818         	ldr	r0, [sp, #0x60]
700a4cda: b9a8         	cbnz	r0, 0x700a4d08 <Udma_flowConfig+0x68> @ imm = #0x2a
700a4cdc: e7ff         	b	0x700a4cde <Udma_flowConfig+0x3e> @ imm = #-0x2
700a4cde: 9816         	ldr	r0, [sp, #0x58]
700a4ce0: 6800         	ldr	r0, [r0]
700a4ce2: 9017         	str	r0, [sp, #0x5c]
700a4ce4: 9817         	ldr	r0, [sp, #0x5c]
700a4ce6: b150         	cbz	r0, 0x700a4cfe <Udma_flowConfig+0x5e> @ imm = #0x14
700a4ce8: e7ff         	b	0x700a4cea <Udma_flowConfig+0x4a> @ imm = #-0x2
700a4cea: 9817         	ldr	r0, [sp, #0x5c]
700a4cec: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a4cf0: f64a 31cd    	movw	r1, #0xabcd
700a4cf4: f6ca 31dc    	movt	r1, #0xabdc
700a4cf8: 4288         	cmp	r0, r1
700a4cfa: d004         	beq	0x700a4d06 <Udma_flowConfig+0x66> @ imm = #0x8
700a4cfc: e7ff         	b	0x700a4cfe <Udma_flowConfig+0x5e> @ imm = #-0x2
700a4cfe: f04f 30ff    	mov.w	r0, #0xffffffff
700a4d02: 9018         	str	r0, [sp, #0x60]
700a4d04: e7ff         	b	0x700a4d06 <Udma_flowConfig+0x66> @ imm = #-0x2
700a4d06: e7ff         	b	0x700a4d08 <Udma_flowConfig+0x68> @ imm = #-0x2
700a4d08: 9818         	ldr	r0, [sp, #0x60]
700a4d0a: b958         	cbnz	r0, 0x700a4d24 <Udma_flowConfig+0x84> @ imm = #0x16
700a4d0c: e7ff         	b	0x700a4d0e <Udma_flowConfig+0x6e> @ imm = #-0x2
700a4d0e: 981a         	ldr	r0, [sp, #0x68]
700a4d10: 9916         	ldr	r1, [sp, #0x58]
700a4d12: 6889         	ldr	r1, [r1, #0x8]
700a4d14: 4288         	cmp	r0, r1
700a4d16: d304         	blo	0x700a4d22 <Udma_flowConfig+0x82> @ imm = #0x8
700a4d18: e7ff         	b	0x700a4d1a <Udma_flowConfig+0x7a> @ imm = #-0x2
700a4d1a: f06f 0002    	mvn	r0, #0x2
700a4d1e: 9018         	str	r0, [sp, #0x60]
700a4d20: e7ff         	b	0x700a4d22 <Udma_flowConfig+0x82> @ imm = #-0x2
700a4d22: e7ff         	b	0x700a4d24 <Udma_flowConfig+0x84> @ imm = #-0x2
700a4d24: 9818         	ldr	r0, [sp, #0x60]
700a4d26: 2800         	cmp	r0, #0x0
700a4d28: f040 80a9    	bne.w	0x700a4e7e <Udma_flowConfig+0x1de> @ imm = #0x152
700a4d2c: e7ff         	b	0x700a4d2e <Udma_flowConfig+0x8e> @ imm = #-0x2
700a4d2e: f64f 70ff    	movw	r0, #0xffff
700a4d32: f2c0 0007    	movt	r0, #0x7
700a4d36: f8cd 0037    	str.w	r0, [sp, #0x37]
700a4d3a: 9817         	ldr	r0, [sp, #0x5c]
700a4d3c: f8b0 00e2    	ldrh.w	r0, [r0, #0xe2]
700a4d40: f8ad 003b    	strh.w	r0, [sp, #0x3b]
700a4d44: 9816         	ldr	r0, [sp, #0x58]
700a4d46: 6840         	ldr	r0, [r0, #0x4]
700a4d48: 991a         	ldr	r1, [sp, #0x68]
700a4d4a: 4408         	add	r0, r1
700a4d4c: f8ad 003d    	strh.w	r0, [sp, #0x3d]
700a4d50: 9819         	ldr	r0, [sp, #0x64]
700a4d52: 7900         	ldrb	r0, [r0, #0x4]
700a4d54: f88d 003f    	strb.w	r0, [sp, #0x3f]
700a4d58: 9819         	ldr	r0, [sp, #0x64]
700a4d5a: 7940         	ldrb	r0, [r0, #0x5]
700a4d5c: f88d 0040    	strb.w	r0, [sp, #0x40]
700a4d60: 9819         	ldr	r0, [sp, #0x64]
700a4d62: 7980         	ldrb	r0, [r0, #0x6]
700a4d64: f88d 0041    	strb.w	r0, [sp, #0x41]
700a4d68: 9819         	ldr	r0, [sp, #0x64]
700a4d6a: 79c0         	ldrb	r0, [r0, #0x7]
700a4d6c: f88d 0042    	strb.w	r0, [sp, #0x42]
700a4d70: 9819         	ldr	r0, [sp, #0x64]
700a4d72: 7a00         	ldrb	r0, [r0, #0x8]
700a4d74: f88d 0057    	strb.w	r0, [sp, #0x57]
700a4d78: 9819         	ldr	r0, [sp, #0x64]
700a4d7a: 8940         	ldrh	r0, [r0, #0xa]
700a4d7c: f8ad 0043    	strh.w	r0, [sp, #0x43]
700a4d80: 9819         	ldr	r0, [sp, #0x64]
700a4d82: 8980         	ldrh	r0, [r0, #0xc]
700a4d84: f8ad 0045    	strh.w	r0, [sp, #0x45]
700a4d88: 9819         	ldr	r0, [sp, #0x64]
700a4d8a: 7b80         	ldrb	r0, [r0, #0xe]
700a4d8c: f88d 0047    	strb.w	r0, [sp, #0x47]
700a4d90: 9819         	ldr	r0, [sp, #0x64]
700a4d92: 7bc0         	ldrb	r0, [r0, #0xf]
700a4d94: f88d 0048    	strb.w	r0, [sp, #0x48]
700a4d98: 9819         	ldr	r0, [sp, #0x64]
700a4d9a: 7c00         	ldrb	r0, [r0, #0x10]
700a4d9c: f88d 004b    	strb.w	r0, [sp, #0x4b]
700a4da0: 9819         	ldr	r0, [sp, #0x64]
700a4da2: 7c40         	ldrb	r0, [r0, #0x11]
700a4da4: f88d 004c    	strb.w	r0, [sp, #0x4c]
700a4da8: 9819         	ldr	r0, [sp, #0x64]
700a4daa: 7c80         	ldrb	r0, [r0, #0x12]
700a4dac: f88d 0049    	strb.w	r0, [sp, #0x49]
700a4db0: 9819         	ldr	r0, [sp, #0x64]
700a4db2: 7cc0         	ldrb	r0, [r0, #0x13]
700a4db4: f88d 004a    	strb.w	r0, [sp, #0x4a]
700a4db8: 9819         	ldr	r0, [sp, #0x64]
700a4dba: 7d00         	ldrb	r0, [r0, #0x14]
700a4dbc: f88d 004d    	strb.w	r0, [sp, #0x4d]
700a4dc0: 9819         	ldr	r0, [sp, #0x64]
700a4dc2: 7d40         	ldrb	r0, [r0, #0x15]
700a4dc4: f88d 004e    	strb.w	r0, [sp, #0x4e]
700a4dc8: 9819         	ldr	r0, [sp, #0x64]
700a4dca: 8b00         	ldrh	r0, [r0, #0x18]
700a4dcc: f8ad 004f    	strh.w	r0, [sp, #0x4f]
700a4dd0: 9819         	ldr	r0, [sp, #0x64]
700a4dd2: 8b40         	ldrh	r0, [r0, #0x1a]
700a4dd4: f8ad 0051    	strh.w	r0, [sp, #0x51]
700a4dd8: 9819         	ldr	r0, [sp, #0x64]
700a4dda: 8b80         	ldrh	r0, [r0, #0x1c]
700a4ddc: f8ad 0053    	strh.w	r0, [sp, #0x53]
700a4de0: 9819         	ldr	r0, [sp, #0x64]
700a4de2: 8bc0         	ldrh	r0, [r0, #0x1e]
700a4de4: f8ad 0055    	strh.w	r0, [sp, #0x55]
700a4de8: f10d 002f    	add.w	r0, sp, #0x2f
700a4dec: f10d 0127    	add.w	r1, sp, #0x27
700a4df0: f04f 32ff    	mov.w	r2, #0xffffffff
700a4df4: f00c f8fc    	bl	0x700b0ff0 <Sciclient_rmUdmapFlowCfg> @ imm = #0xc1f8
700a4df8: 9018         	str	r0, [sp, #0x60]
700a4dfa: 9818         	ldr	r0, [sp, #0x60]
700a4dfc: b108         	cbz	r0, 0x700a4e02 <Udma_flowConfig+0x162> @ imm = #0x2
700a4dfe: e7ff         	b	0x700a4e00 <Udma_flowConfig+0x160> @ imm = #-0x2
700a4e00: e7ff         	b	0x700a4e02 <Udma_flowConfig+0x162> @ imm = #-0x2
700a4e02: 207f         	movs	r0, #0x7f
700a4e04: f8cd 0012    	str.w	r0, [sp, #0x12]
700a4e08: 9817         	ldr	r0, [sp, #0x5c]
700a4e0a: f8b0 00e2    	ldrh.w	r0, [r0, #0xe2]
700a4e0e: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a4e12: 9816         	ldr	r0, [sp, #0x58]
700a4e14: 6840         	ldr	r0, [r0, #0x4]
700a4e16: 991a         	ldr	r1, [sp, #0x68]
700a4e18: 4408         	add	r0, r1
700a4e1a: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a4e1e: 9819         	ldr	r0, [sp, #0x64]
700a4e20: 8c00         	ldrh	r0, [r0, #0x20]
700a4e22: 0940         	lsrs	r0, r0, #0x5
700a4e24: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a4e28: 9819         	ldr	r0, [sp, #0x64]
700a4e2a: 8c40         	ldrh	r0, [r0, #0x22]
700a4e2c: 0940         	lsrs	r0, r0, #0x5
700a4e2e: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a4e32: 9819         	ldr	r0, [sp, #0x64]
700a4e34: 8c80         	ldrh	r0, [r0, #0x24]
700a4e36: 0940         	lsrs	r0, r0, #0x5
700a4e38: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a4e3c: 9819         	ldr	r0, [sp, #0x64]
700a4e3e: 8cc0         	ldrh	r0, [r0, #0x26]
700a4e40: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a4e44: 9819         	ldr	r0, [sp, #0x64]
700a4e46: 8d00         	ldrh	r0, [r0, #0x28]
700a4e48: f8ad 0022    	strh.w	r0, [sp, #0x22]
700a4e4c: 9819         	ldr	r0, [sp, #0x64]
700a4e4e: 8d40         	ldrh	r0, [r0, #0x2a]
700a4e50: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a4e54: 9819         	ldr	r0, [sp, #0x64]
700a4e56: 7d80         	ldrb	r0, [r0, #0x16]
700a4e58: f88d 0026    	strb.w	r0, [sp, #0x26]
700a4e5c: f10d 000a    	add.w	r0, sp, #0xa
700a4e60: f10d 0102    	add.w	r1, sp, #0x2
700a4e64: f04f 32ff    	mov.w	r2, #0xffffffff
700a4e68: f00c f8f2    	bl	0x700b1050 <Sciclient_rmUdmapFlowSizeThreshCfg> @ imm = #0xc1e4
700a4e6c: 4601         	mov	r1, r0
700a4e6e: 9818         	ldr	r0, [sp, #0x60]
700a4e70: 4408         	add	r0, r1
700a4e72: 9018         	str	r0, [sp, #0x60]
700a4e74: 9818         	ldr	r0, [sp, #0x60]
700a4e76: b108         	cbz	r0, 0x700a4e7c <Udma_flowConfig+0x1dc> @ imm = #0x2
700a4e78: e7ff         	b	0x700a4e7a <Udma_flowConfig+0x1da> @ imm = #-0x2
700a4e7a: e7ff         	b	0x700a4e7c <Udma_flowConfig+0x1dc> @ imm = #-0x2
700a4e7c: e7ff         	b	0x700a4e7e <Udma_flowConfig+0x1de> @ imm = #-0x2
700a4e7e: 9818         	ldr	r0, [sp, #0x60]
700a4e80: b01c         	add	sp, #0x70
700a4e82: bd80         	pop	{r7, pc}
		...

700a4e90 <_tx_mutex_get>:
700a4e90: b580         	push	{r7, lr}
700a4e92: b08a         	sub	sp, #0x28
700a4e94: 9009         	str	r0, [sp, #0x24]
700a4e96: 9108         	str	r1, [sp, #0x20]
700a4e98: f7fb e8bc    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0x4e88
700a4e9c: 9007         	str	r0, [sp, #0x1c]
700a4e9e: f64a 10a4    	movw	r0, #0xa9a4
700a4ea2: f2c7 0008    	movt	r0, #0x7008
700a4ea6: 6800         	ldr	r0, [r0]
700a4ea8: 9006         	str	r0, [sp, #0x18]
700a4eaa: 9809         	ldr	r0, [sp, #0x24]
700a4eac: 6880         	ldr	r0, [r0, #0x8]
700a4eae: 2800         	cmp	r0, #0x0
700a4eb0: d143         	bne	0x700a4f3a <_tx_mutex_get+0xaa> @ imm = #0x86
700a4eb2: e7ff         	b	0x700a4eb4 <_tx_mutex_get+0x24> @ imm = #-0x2
700a4eb4: 9909         	ldr	r1, [sp, #0x24]
700a4eb6: 2001         	movs	r0, #0x1
700a4eb8: 6088         	str	r0, [r1, #0x8]
700a4eba: 9806         	ldr	r0, [sp, #0x18]
700a4ebc: 9909         	ldr	r1, [sp, #0x24]
700a4ebe: 60c8         	str	r0, [r1, #0xc]
700a4ec0: 9806         	ldr	r0, [sp, #0x18]
700a4ec2: b3a0         	cbz	r0, 0x700a4f2e <_tx_mutex_get+0x9e> @ imm = #0x68
700a4ec4: e7ff         	b	0x700a4ec6 <_tx_mutex_get+0x36> @ imm = #-0x2
700a4ec6: 9809         	ldr	r0, [sp, #0x24]
700a4ec8: 6900         	ldr	r0, [r0, #0x10]
700a4eca: 2801         	cmp	r0, #0x1
700a4ecc: d108         	bne	0x700a4ee0 <_tx_mutex_get+0x50> @ imm = #0x10
700a4ece: e7ff         	b	0x700a4ed0 <_tx_mutex_get+0x40> @ imm = #-0x2
700a4ed0: 9806         	ldr	r0, [sp, #0x18]
700a4ed2: 6b00         	ldr	r0, [r0, #0x30]
700a4ed4: 9909         	ldr	r1, [sp, #0x24]
700a4ed6: 6148         	str	r0, [r1, #0x14]
700a4ed8: 9909         	ldr	r1, [sp, #0x24]
700a4eda: 2020         	movs	r0, #0x20
700a4edc: 6288         	str	r0, [r1, #0x28]
700a4ede: e7ff         	b	0x700a4ee0 <_tx_mutex_get+0x50> @ imm = #-0x2
700a4ee0: 9806         	ldr	r0, [sp, #0x18]
700a4ee2: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700a4ee6: 9005         	str	r0, [sp, #0x14]
700a4ee8: 9805         	ldr	r0, [sp, #0x14]
700a4eea: b180         	cbz	r0, 0x700a4f0e <_tx_mutex_get+0x7e> @ imm = #0x20
700a4eec: e7ff         	b	0x700a4eee <_tx_mutex_get+0x5e> @ imm = #-0x2
700a4eee: 9805         	ldr	r0, [sp, #0x14]
700a4ef0: 6b00         	ldr	r0, [r0, #0x30]
700a4ef2: 9004         	str	r0, [sp, #0x10]
700a4ef4: 9809         	ldr	r0, [sp, #0x24]
700a4ef6: 9905         	ldr	r1, [sp, #0x14]
700a4ef8: 6308         	str	r0, [r1, #0x30]
700a4efa: 9809         	ldr	r0, [sp, #0x24]
700a4efc: 9904         	ldr	r1, [sp, #0x10]
700a4efe: 62c8         	str	r0, [r1, #0x2c]
700a4f00: 9804         	ldr	r0, [sp, #0x10]
700a4f02: 9909         	ldr	r1, [sp, #0x24]
700a4f04: 6308         	str	r0, [r1, #0x30]
700a4f06: 9805         	ldr	r0, [sp, #0x14]
700a4f08: 9909         	ldr	r1, [sp, #0x24]
700a4f0a: 62c8         	str	r0, [r1, #0x2c]
700a4f0c: e008         	b	0x700a4f20 <_tx_mutex_get+0x90> @ imm = #0x10
700a4f0e: 9809         	ldr	r0, [sp, #0x24]
700a4f10: 9906         	ldr	r1, [sp, #0x18]
700a4f12: f8c1 00a8    	str.w	r0, [r1, #0xa8]
700a4f16: 9809         	ldr	r0, [sp, #0x24]
700a4f18: 62c0         	str	r0, [r0, #0x2c]
700a4f1a: 9809         	ldr	r0, [sp, #0x24]
700a4f1c: 6300         	str	r0, [r0, #0x30]
700a4f1e: e7ff         	b	0x700a4f20 <_tx_mutex_get+0x90> @ imm = #-0x2
700a4f20: 9906         	ldr	r1, [sp, #0x18]
700a4f22: f8d1 00a4    	ldr.w	r0, [r1, #0xa4]
700a4f26: 3001         	adds	r0, #0x1
700a4f28: f8c1 00a4    	str.w	r0, [r1, #0xa4]
700a4f2c: e7ff         	b	0x700a4f2e <_tx_mutex_get+0x9e> @ imm = #-0x2
700a4f2e: 9807         	ldr	r0, [sp, #0x1c]
700a4f30: f7fc ef00    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x3200
700a4f34: 2000         	movs	r0, #0x0
700a4f36: 9000         	str	r0, [sp]
700a4f38: e094         	b	0x700a5064 <_tx_mutex_get+0x1d4> @ imm = #0x128
700a4f3a: 9809         	ldr	r0, [sp, #0x24]
700a4f3c: 68c0         	ldr	r0, [r0, #0xc]
700a4f3e: 9906         	ldr	r1, [sp, #0x18]
700a4f40: 4288         	cmp	r0, r1
700a4f42: d10a         	bne	0x700a4f5a <_tx_mutex_get+0xca> @ imm = #0x14
700a4f44: e7ff         	b	0x700a4f46 <_tx_mutex_get+0xb6> @ imm = #-0x2
700a4f46: 9909         	ldr	r1, [sp, #0x24]
700a4f48: 6888         	ldr	r0, [r1, #0x8]
700a4f4a: 3001         	adds	r0, #0x1
700a4f4c: 6088         	str	r0, [r1, #0x8]
700a4f4e: 9807         	ldr	r0, [sp, #0x1c]
700a4f50: f7fc eef0    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x3220
700a4f54: 2000         	movs	r0, #0x0
700a4f56: 9000         	str	r0, [sp]
700a4f58: e083         	b	0x700a5062 <_tx_mutex_get+0x1d2> @ imm = #0x106
700a4f5a: 9808         	ldr	r0, [sp, #0x20]
700a4f5c: 2800         	cmp	r0, #0x0
700a4f5e: d079         	beq	0x700a5054 <_tx_mutex_get+0x1c4> @ imm = #0xf2
700a4f60: e7ff         	b	0x700a4f62 <_tx_mutex_get+0xd2> @ imm = #-0x2
700a4f62: f64a 10b4    	movw	r0, #0xa9b4
700a4f66: f2c7 0008    	movt	r0, #0x7008
700a4f6a: 6800         	ldr	r0, [r0]
700a4f6c: b130         	cbz	r0, 0x700a4f7c <_tx_mutex_get+0xec> @ imm = #0xc
700a4f6e: e7ff         	b	0x700a4f70 <_tx_mutex_get+0xe0> @ imm = #-0x2
700a4f70: 9807         	ldr	r0, [sp, #0x1c]
700a4f72: f7fc eee0    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x3240
700a4f76: 201d         	movs	r0, #0x1d
700a4f78: 9000         	str	r0, [sp]
700a4f7a: e06a         	b	0x700a5052 <_tx_mutex_get+0x1c2> @ imm = #0xd4
700a4f7c: 9809         	ldr	r0, [sp, #0x24]
700a4f7e: 68c0         	ldr	r0, [r0, #0xc]
700a4f80: 9003         	str	r0, [sp, #0xc]
700a4f82: 9906         	ldr	r1, [sp, #0x18]
700a4f84: f24f 30c1    	movw	r0, #0xf3c1
700a4f88: f2c7 000a    	movt	r0, #0x700a
700a4f8c: 66c8         	str	r0, [r1, #0x6c]
700a4f8e: 9809         	ldr	r0, [sp, #0x24]
700a4f90: 9906         	ldr	r1, [sp, #0x18]
700a4f92: 6708         	str	r0, [r1, #0x70]
700a4f94: 9809         	ldr	r0, [sp, #0x24]
700a4f96: 69c0         	ldr	r0, [r0, #0x1c]
700a4f98: b940         	cbnz	r0, 0x700a4fac <_tx_mutex_get+0x11c> @ imm = #0x10
700a4f9a: e7ff         	b	0x700a4f9c <_tx_mutex_get+0x10c> @ imm = #-0x2
700a4f9c: 9806         	ldr	r0, [sp, #0x18]
700a4f9e: 9909         	ldr	r1, [sp, #0x24]
700a4fa0: 6188         	str	r0, [r1, #0x18]
700a4fa2: 9806         	ldr	r0, [sp, #0x18]
700a4fa4: 6740         	str	r0, [r0, #0x74]
700a4fa6: 9806         	ldr	r0, [sp, #0x18]
700a4fa8: 6780         	str	r0, [r0, #0x78]
700a4faa: e012         	b	0x700a4fd2 <_tx_mutex_get+0x142> @ imm = #0x24
700a4fac: 9809         	ldr	r0, [sp, #0x24]
700a4fae: 6980         	ldr	r0, [r0, #0x18]
700a4fb0: 9002         	str	r0, [sp, #0x8]
700a4fb2: 9802         	ldr	r0, [sp, #0x8]
700a4fb4: 9906         	ldr	r1, [sp, #0x18]
700a4fb6: 6748         	str	r0, [r1, #0x74]
700a4fb8: 9802         	ldr	r0, [sp, #0x8]
700a4fba: 6f80         	ldr	r0, [r0, #0x78]
700a4fbc: 9001         	str	r0, [sp, #0x4]
700a4fbe: 9801         	ldr	r0, [sp, #0x4]
700a4fc0: 9906         	ldr	r1, [sp, #0x18]
700a4fc2: 6788         	str	r0, [r1, #0x78]
700a4fc4: 9806         	ldr	r0, [sp, #0x18]
700a4fc6: 9901         	ldr	r1, [sp, #0x4]
700a4fc8: 6748         	str	r0, [r1, #0x74]
700a4fca: 9806         	ldr	r0, [sp, #0x18]
700a4fcc: 9902         	ldr	r1, [sp, #0x8]
700a4fce: 6788         	str	r0, [r1, #0x78]
700a4fd0: e7ff         	b	0x700a4fd2 <_tx_mutex_get+0x142> @ imm = #-0x2
700a4fd2: 9909         	ldr	r1, [sp, #0x24]
700a4fd4: 69c8         	ldr	r0, [r1, #0x1c]
700a4fd6: 3001         	adds	r0, #0x1
700a4fd8: 61c8         	str	r0, [r1, #0x1c]
700a4fda: 9906         	ldr	r1, [sp, #0x18]
700a4fdc: 200d         	movs	r0, #0xd
700a4fde: 6348         	str	r0, [r1, #0x34]
700a4fe0: 9809         	ldr	r0, [sp, #0x24]
700a4fe2: 6900         	ldr	r0, [r0, #0x10]
700a4fe4: 2801         	cmp	r0, #0x1
700a4fe6: d128         	bne	0x700a503a <_tx_mutex_get+0x1aa> @ imm = #0x50
700a4fe8: e7ff         	b	0x700a4fea <_tx_mutex_get+0x15a> @ imm = #-0x2
700a4fea: 9809         	ldr	r0, [sp, #0x24]
700a4fec: 6a80         	ldr	r0, [r0, #0x28]
700a4fee: 9906         	ldr	r1, [sp, #0x18]
700a4ff0: 6b09         	ldr	r1, [r1, #0x30]
700a4ff2: 4288         	cmp	r0, r1
700a4ff4: d905         	bls	0x700a5002 <_tx_mutex_get+0x172> @ imm = #0xa
700a4ff6: e7ff         	b	0x700a4ff8 <_tx_mutex_get+0x168> @ imm = #-0x2
700a4ff8: 9806         	ldr	r0, [sp, #0x18]
700a4ffa: 6b00         	ldr	r0, [r0, #0x30]
700a4ffc: 9909         	ldr	r1, [sp, #0x24]
700a4ffe: 6288         	str	r0, [r1, #0x28]
700a5000: e7ff         	b	0x700a5002 <_tx_mutex_get+0x172> @ imm = #-0x2
700a5002: 9806         	ldr	r0, [sp, #0x18]
700a5004: 6b00         	ldr	r0, [r0, #0x30]
700a5006: 9903         	ldr	r1, [sp, #0xc]
700a5008: f8d1 10a0    	ldr.w	r1, [r1, #0xa0]
700a500c: 4288         	cmp	r0, r1
700a500e: d206         	bhs	0x700a501e <_tx_mutex_get+0x18e> @ imm = #0xc
700a5010: e7ff         	b	0x700a5012 <_tx_mutex_get+0x182> @ imm = #-0x2
700a5012: 9806         	ldr	r0, [sp, #0x18]
700a5014: 6b00         	ldr	r0, [r0, #0x30]
700a5016: 9903         	ldr	r1, [sp, #0xc]
700a5018: f8c1 00a0    	str.w	r0, [r1, #0xa0]
700a501c: e7ff         	b	0x700a501e <_tx_mutex_get+0x18e> @ imm = #-0x2
700a501e: 9803         	ldr	r0, [sp, #0xc]
700a5020: 6b00         	ldr	r0, [r0, #0x30]
700a5022: 9906         	ldr	r1, [sp, #0x18]
700a5024: 6b09         	ldr	r1, [r1, #0x30]
700a5026: 4288         	cmp	r0, r1
700a5028: d906         	bls	0x700a5038 <_tx_mutex_get+0x1a8> @ imm = #0xc
700a502a: e7ff         	b	0x700a502c <_tx_mutex_get+0x19c> @ imm = #-0x2
700a502c: 9803         	ldr	r0, [sp, #0xc]
700a502e: 9906         	ldr	r1, [sp, #0x18]
700a5030: 6b09         	ldr	r1, [r1, #0x30]
700a5032: f002 f925    	bl	0x700a7280 <_tx_mutex_priority_change> @ imm = #0x224a
700a5036: e7ff         	b	0x700a5038 <_tx_mutex_get+0x1a8> @ imm = #-0x2
700a5038: e7ff         	b	0x700a503a <_tx_mutex_get+0x1aa> @ imm = #-0x2
700a503a: 9806         	ldr	r0, [sp, #0x18]
700a503c: 9908         	ldr	r1, [sp, #0x20]
700a503e: f7fc ffff    	bl	0x700a2040 <_tx_thread_system_ni_suspend> @ imm = #-0x3002
700a5042: 9807         	ldr	r0, [sp, #0x1c]
700a5044: f7fc ee76    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x3314
700a5048: 9806         	ldr	r0, [sp, #0x18]
700a504a: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a504e: 9000         	str	r0, [sp]
700a5050: e7ff         	b	0x700a5052 <_tx_mutex_get+0x1c2> @ imm = #-0x2
700a5052: e005         	b	0x700a5060 <_tx_mutex_get+0x1d0> @ imm = #0xa
700a5054: 9807         	ldr	r0, [sp, #0x1c]
700a5056: f7fc ee6e    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x3324
700a505a: 201d         	movs	r0, #0x1d
700a505c: 9000         	str	r0, [sp]
700a505e: e7ff         	b	0x700a5060 <_tx_mutex_get+0x1d0> @ imm = #-0x2
700a5060: e7ff         	b	0x700a5062 <_tx_mutex_get+0x1d2> @ imm = #-0x2
700a5062: e7ff         	b	0x700a5064 <_tx_mutex_get+0x1d4> @ imm = #-0x2
700a5064: 9800         	ldr	r0, [sp]
700a5066: b00a         	add	sp, #0x28
700a5068: bd80         	pop	{r7, pc}
700a506a: 0000         	movs	r0, r0
700a506c: 0000         	movs	r0, r0
700a506e: 0000         	movs	r0, r0

700a5070 <_tx_thread_create>:
700a5070: b580         	push	{r7, lr}
700a5072: b08a         	sub	sp, #0x28
700a5074: f8dd c044    	ldr.w	r12, [sp, #0x44]
700a5078: f8dd c040    	ldr.w	r12, [sp, #0x40]
700a507c: f8dd c03c    	ldr.w	r12, [sp, #0x3c]
700a5080: f8dd c038    	ldr.w	r12, [sp, #0x38]
700a5084: f8dd c034    	ldr.w	r12, [sp, #0x34]
700a5088: f8dd c030    	ldr.w	r12, [sp, #0x30]
700a508c: 9009         	str	r0, [sp, #0x24]
700a508e: 9108         	str	r1, [sp, #0x20]
700a5090: 9207         	str	r2, [sp, #0x1c]
700a5092: 9306         	str	r3, [sp, #0x18]
700a5094: 2000         	movs	r0, #0x0
700a5096: 9001         	str	r0, [sp, #0x4]
700a5098: 9809         	ldr	r0, [sp, #0x24]
700a509a: 21b4         	movs	r1, #0xb4
700a509c: f7fa e9ca    	blx	0x7009f434 <__aeabi_memclr8> @ imm = #-0x5c6c
700a50a0: 9808         	ldr	r0, [sp, #0x20]
700a50a2: 9909         	ldr	r1, [sp, #0x24]
700a50a4: 62c8         	str	r0, [r1, #0x2c]
700a50a6: 9807         	ldr	r0, [sp, #0x1c]
700a50a8: 9909         	ldr	r1, [sp, #0x24]
700a50aa: 6488         	str	r0, [r1, #0x48]
700a50ac: 9806         	ldr	r0, [sp, #0x18]
700a50ae: 9909         	ldr	r1, [sp, #0x24]
700a50b0: 64c8         	str	r0, [r1, #0x4c]
700a50b2: 980c         	ldr	r0, [sp, #0x30]
700a50b4: 9909         	ldr	r1, [sp, #0x24]
700a50b6: 60c8         	str	r0, [r1, #0xc]
700a50b8: 980d         	ldr	r0, [sp, #0x34]
700a50ba: 9909         	ldr	r1, [sp, #0x24]
700a50bc: 6148         	str	r0, [r1, #0x14]
700a50be: 980e         	ldr	r0, [sp, #0x38]
700a50c0: 9909         	ldr	r1, [sp, #0x24]
700a50c2: 6308         	str	r0, [r1, #0x30]
700a50c4: 980e         	ldr	r0, [sp, #0x38]
700a50c6: 9909         	ldr	r1, [sp, #0x24]
700a50c8: f8c1 0098    	str.w	r0, [r1, #0x98]
700a50cc: 9810         	ldr	r0, [sp, #0x40]
700a50ce: 9909         	ldr	r1, [sp, #0x24]
700a50d0: 6188         	str	r0, [r1, #0x18]
700a50d2: 9810         	ldr	r0, [sp, #0x40]
700a50d4: 9909         	ldr	r1, [sp, #0x24]
700a50d6: 61c8         	str	r0, [r1, #0x1c]
700a50d8: 9909         	ldr	r1, [sp, #0x24]
700a50da: 2020         	movs	r0, #0x20
700a50dc: f8c1 00a0    	str.w	r0, [r1, #0xa0]
700a50e0: 980c         	ldr	r0, [sp, #0x30]
700a50e2: 9000         	str	r0, [sp]
700a50e4: 9900         	ldr	r1, [sp]
700a50e6: 980d         	ldr	r0, [sp, #0x34]
700a50e8: 4408         	add	r0, r1
700a50ea: 3801         	subs	r0, #0x1
700a50ec: 9000         	str	r0, [sp]
700a50ee: 9800         	ldr	r0, [sp]
700a50f0: 9909         	ldr	r1, [sp, #0x24]
700a50f2: 6108         	str	r0, [r1, #0x10]
700a50f4: 980e         	ldr	r0, [sp, #0x38]
700a50f6: 990f         	ldr	r1, [sp, #0x3c]
700a50f8: 4288         	cmp	r0, r1
700a50fa: d007         	beq	0x700a510c <_tx_thread_create+0x9c> @ imm = #0xe
700a50fc: e7ff         	b	0x700a50fe <_tx_thread_create+0x8e> @ imm = #-0x2
700a50fe: 9909         	ldr	r1, [sp, #0x24]
700a5100: 2000         	movs	r0, #0x0
700a5102: 6408         	str	r0, [r1, #0x40]
700a5104: 9909         	ldr	r1, [sp, #0x24]
700a5106: f8c1 009c    	str.w	r0, [r1, #0x9c]
700a510a: e007         	b	0x700a511c <_tx_thread_create+0xac> @ imm = #0xe
700a510c: 980e         	ldr	r0, [sp, #0x38]
700a510e: 9909         	ldr	r1, [sp, #0x24]
700a5110: 6408         	str	r0, [r1, #0x40]
700a5112: 980e         	ldr	r0, [sp, #0x38]
700a5114: 9909         	ldr	r1, [sp, #0x24]
700a5116: f8c1 009c    	str.w	r0, [r1, #0x9c]
700a511a: e7ff         	b	0x700a511c <_tx_thread_create+0xac> @ imm = #-0x2
700a511c: 9909         	ldr	r1, [sp, #0x24]
700a511e: 2003         	movs	r0, #0x3
700a5120: 6348         	str	r0, [r1, #0x34]
700a5122: 9909         	ldr	r1, [sp, #0x24]
700a5124: f641 0041    	movw	r0, #0x1841
700a5128: f2c7 000b    	movt	r0, #0x700b
700a512c: 6588         	str	r0, [r1, #0x58]
700a512e: 9809         	ldr	r0, [sp, #0x24]
700a5130: 65c0         	str	r0, [r0, #0x5c]
700a5132: 9809         	ldr	r0, [sp, #0x24]
700a5134: f241 5121    	movw	r1, #0x1521
700a5138: f2c7 010b    	movt	r1, #0x700b
700a513c: f005 efd0    	blx	0x700ab0e0 <_tx_thread_stack_build> @ imm = #0x5fa0
700a5140: f7fa ef68    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0x5130
700a5144: 9005         	str	r0, [sp, #0x14]
700a5146: 9909         	ldr	r1, [sp, #0x24]
700a5148: f245 2044    	movw	r0, #0x5244
700a514c: f2c5 4048    	movt	r0, #0x5448
700a5150: 6008         	str	r0, [r1]
700a5152: f649 601c    	movw	r0, #0x9e1c
700a5156: f2c7 0008    	movt	r0, #0x7008
700a515a: 6800         	ldr	r0, [r0]
700a515c: b968         	cbnz	r0, 0x700a517a <_tx_thread_create+0x10a> @ imm = #0x1a
700a515e: e7ff         	b	0x700a5160 <_tx_thread_create+0xf0> @ imm = #-0x2
700a5160: 9809         	ldr	r0, [sp, #0x24]
700a5162: f64a 11a0    	movw	r1, #0xa9a0
700a5166: f2c7 0108    	movt	r1, #0x7008
700a516a: 6008         	str	r0, [r1]
700a516c: 9809         	ldr	r0, [sp, #0x24]
700a516e: f8c0 008c    	str.w	r0, [r0, #0x8c]
700a5172: 9809         	ldr	r0, [sp, #0x24]
700a5174: f8c0 0090    	str.w	r0, [r0, #0x90]
700a5178: e01a         	b	0x700a51b0 <_tx_thread_create+0x140> @ imm = #0x34
700a517a: f64a 10a0    	movw	r0, #0xa9a0
700a517e: f2c7 0008    	movt	r0, #0x7008
700a5182: 6800         	ldr	r0, [r0]
700a5184: 9004         	str	r0, [sp, #0x10]
700a5186: 9804         	ldr	r0, [sp, #0x10]
700a5188: f8d0 0090    	ldr.w	r0, [r0, #0x90]
700a518c: 9003         	str	r0, [sp, #0xc]
700a518e: 9809         	ldr	r0, [sp, #0x24]
700a5190: 9904         	ldr	r1, [sp, #0x10]
700a5192: f8c1 0090    	str.w	r0, [r1, #0x90]
700a5196: 9809         	ldr	r0, [sp, #0x24]
700a5198: 9903         	ldr	r1, [sp, #0xc]
700a519a: f8c1 008c    	str.w	r0, [r1, #0x8c]
700a519e: 9803         	ldr	r0, [sp, #0xc]
700a51a0: 9909         	ldr	r1, [sp, #0x24]
700a51a2: f8c1 0090    	str.w	r0, [r1, #0x90]
700a51a6: 9804         	ldr	r0, [sp, #0x10]
700a51a8: 9909         	ldr	r1, [sp, #0x24]
700a51aa: f8c1 008c    	str.w	r0, [r1, #0x8c]
700a51ae: e7ff         	b	0x700a51b0 <_tx_thread_create+0x140> @ imm = #-0x2
700a51b0: f649 611c    	movw	r1, #0x9e1c
700a51b4: f2c7 0108    	movt	r1, #0x7008
700a51b8: 6808         	ldr	r0, [r1]
700a51ba: 3001         	adds	r0, #0x1
700a51bc: 6008         	str	r0, [r1]
700a51be: 9811         	ldr	r0, [sp, #0x44]
700a51c0: 2801         	cmp	r0, #0x1
700a51c2: d12b         	bne	0x700a521c <_tx_thread_create+0x1ac> @ imm = #0x56
700a51c4: e7ff         	b	0x700a51c6 <_tx_thread_create+0x156> @ imm = #-0x2
700a51c6: f646 1084    	movw	r0, #0x6984
700a51ca: f2c7 000b    	movt	r0, #0x700b
700a51ce: 6800         	ldr	r0, [r0]
700a51d0: f1b0 3ff0    	cmp.w	r0, #0xf0f0f0f0
700a51d4: d311         	blo	0x700a51fa <_tx_thread_create+0x18a> @ imm = #0x22
700a51d6: e7ff         	b	0x700a51d8 <_tx_thread_create+0x168> @ imm = #-0x2
700a51d8: f64a 10a8    	movw	r0, #0xa9a8
700a51dc: f2c7 0008    	movt	r0, #0x7008
700a51e0: 6800         	ldr	r0, [r0]
700a51e2: 9002         	str	r0, [sp, #0x8]
700a51e4: 9802         	ldr	r0, [sp, #0x8]
700a51e6: b138         	cbz	r0, 0x700a51f8 <_tx_thread_create+0x188> @ imm = #0xe
700a51e8: e7ff         	b	0x700a51ea <_tx_thread_create+0x17a> @ imm = #-0x2
700a51ea: 9802         	ldr	r0, [sp, #0x8]
700a51ec: 6c00         	ldr	r0, [r0, #0x40]
700a51ee: 9001         	str	r0, [sp, #0x4]
700a51f0: 9902         	ldr	r1, [sp, #0x8]
700a51f2: 6b08         	ldr	r0, [r1, #0x30]
700a51f4: 6408         	str	r0, [r1, #0x40]
700a51f6: e7ff         	b	0x700a51f8 <_tx_thread_create+0x188> @ imm = #-0x2
700a51f8: e002         	b	0x700a5200 <_tx_thread_create+0x190> @ imm = #0x4
700a51fa: 2000         	movs	r0, #0x0
700a51fc: 9002         	str	r0, [sp, #0x8]
700a51fe: e7ff         	b	0x700a5200 <_tx_thread_create+0x190> @ imm = #-0x2
700a5200: 9809         	ldr	r0, [sp, #0x24]
700a5202: f001 f84d    	bl	0x700a62a0 <_tx_thread_system_ni_resume> @ imm = #0x109a
700a5206: 9805         	ldr	r0, [sp, #0x14]
700a5208: f7fc ed94    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x34d8
700a520c: 9802         	ldr	r0, [sp, #0x8]
700a520e: b120         	cbz	r0, 0x700a521a <_tx_thread_create+0x1aa> @ imm = #0x8
700a5210: e7ff         	b	0x700a5212 <_tx_thread_create+0x1a2> @ imm = #-0x2
700a5212: 9801         	ldr	r0, [sp, #0x4]
700a5214: 9902         	ldr	r1, [sp, #0x8]
700a5216: 6408         	str	r0, [r1, #0x40]
700a5218: e7ff         	b	0x700a521a <_tx_thread_create+0x1aa> @ imm = #-0x2
700a521a: e003         	b	0x700a5224 <_tx_thread_create+0x1b4> @ imm = #0x6
700a521c: 9805         	ldr	r0, [sp, #0x14]
700a521e: f7fc ed8a    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x34ec
700a5222: e7ff         	b	0x700a5224 <_tx_thread_create+0x1b4> @ imm = #-0x2
700a5224: 2000         	movs	r0, #0x0
700a5226: b00a         	add	sp, #0x28
700a5228: bd80         	pop	{r7, pc}
700a522a: 0000         	movs	r0, r0
700a522c: 0000         	movs	r0, r0
700a522e: 0000         	movs	r0, r0

700a5230 <SOC_moduleSetClockFrequency>:
700a5230: b580         	push	{r7, lr}
700a5232: b090         	sub	sp, #0x40
700a5234: 900f         	str	r0, [sp, #0x3c]
700a5236: 910e         	str	r1, [sp, #0x38]
700a5238: 930d         	str	r3, [sp, #0x34]
700a523a: 920c         	str	r2, [sp, #0x30]
700a523c: 2000         	movs	r0, #0x0
700a523e: 9002         	str	r0, [sp, #0x8]
700a5240: 900b         	str	r0, [sp, #0x2c]
700a5242: 900a         	str	r0, [sp, #0x28]
700a5244: 9009         	str	r0, [sp, #0x24]
700a5246: 9008         	str	r0, [sp, #0x20]
700a5248: 9007         	str	r0, [sp, #0x1c]
700a524a: 9006         	str	r0, [sp, #0x18]
700a524c: 9005         	str	r0, [sp, #0x14]
700a524e: 9004         	str	r0, [sp, #0x10]
700a5250: 9003         	str	r0, [sp, #0xc]
700a5252: 980f         	ldr	r0, [sp, #0x3c]
700a5254: 990e         	ldr	r1, [sp, #0x38]
700a5256: aa05         	add	r2, sp, #0x14
700a5258: f04f 33ff    	mov.w	r3, #0xffffffff
700a525c: f008 fb68    	bl	0x700ad930 <Sciclient_pmModuleGetClkStatus> @ imm = #0x86d0
700a5260: 900b         	str	r0, [sp, #0x2c]
700a5262: 980b         	ldr	r0, [sp, #0x2c]
700a5264: b948         	cbnz	r0, 0x700a527a <SOC_moduleSetClockFrequency+0x4a> @ imm = #0x12
700a5266: e7ff         	b	0x700a5268 <SOC_moduleSetClockFrequency+0x38> @ imm = #-0x2
700a5268: 980f         	ldr	r0, [sp, #0x3c]
700a526a: 990e         	ldr	r1, [sp, #0x38]
700a526c: aa07         	add	r2, sp, #0x1c
700a526e: f04f 33ff    	mov.w	r3, #0xffffffff
700a5272: f007 ff75    	bl	0x700ad160 <Sciclient_pmGetModuleClkNumParent> @ imm = #0x7eea
700a5276: 900b         	str	r0, [sp, #0x2c]
700a5278: e7ff         	b	0x700a527a <SOC_moduleSetClockFrequency+0x4a> @ imm = #-0x2
700a527a: 980b         	ldr	r0, [sp, #0x2c]
700a527c: b970         	cbnz	r0, 0x700a529c <SOC_moduleSetClockFrequency+0x6c> @ imm = #0x1c
700a527e: e7ff         	b	0x700a5280 <SOC_moduleSetClockFrequency+0x50> @ imm = #-0x2
700a5280: 9807         	ldr	r0, [sp, #0x1c]
700a5282: 2802         	cmp	r0, #0x2
700a5284: d309         	blo	0x700a529a <SOC_moduleSetClockFrequency+0x6a> @ imm = #0x12
700a5286: e7ff         	b	0x700a5288 <SOC_moduleSetClockFrequency+0x58> @ imm = #-0x2
700a5288: 980f         	ldr	r0, [sp, #0x3c]
700a528a: 990e         	ldr	r1, [sp, #0x38]
700a528c: aa04         	add	r2, sp, #0x10
700a528e: f04f 33ff    	mov.w	r3, #0xffffffff
700a5292: f008 faad    	bl	0x700ad7f0 <Sciclient_pmGetModuleClkParent> @ imm = #0x855a
700a5296: 900b         	str	r0, [sp, #0x2c]
700a5298: e7ff         	b	0x700a529a <SOC_moduleSetClockFrequency+0x6a> @ imm = #-0x2
700a529a: e7ff         	b	0x700a529c <SOC_moduleSetClockFrequency+0x6c> @ imm = #-0x2
700a529c: 980b         	ldr	r0, [sp, #0x2c]
700a529e: b960         	cbnz	r0, 0x700a52ba <SOC_moduleSetClockFrequency+0x8a> @ imm = #0x18
700a52a0: e7ff         	b	0x700a52a2 <SOC_moduleSetClockFrequency+0x72> @ imm = #-0x2
700a52a2: 980f         	ldr	r0, [sp, #0x3c]
700a52a4: 990e         	ldr	r1, [sp, #0x38]
700a52a6: 466b         	mov	r3, sp
700a52a8: f04f 32ff    	mov.w	r2, #0xffffffff
700a52ac: 601a         	str	r2, [r3]
700a52ae: 2300         	movs	r3, #0x0
700a52b0: 461a         	mov	r2, r3
700a52b2: f009 f975    	bl	0x700ae5a0 <Sciclient_pmModuleClkRequest> @ imm = #0x92ea
700a52b6: 900b         	str	r0, [sp, #0x2c]
700a52b8: e7ff         	b	0x700a52ba <SOC_moduleSetClockFrequency+0x8a> @ imm = #-0x2
700a52ba: 980b         	ldr	r0, [sp, #0x2c]
700a52bc: 2800         	cmp	r0, #0x0
700a52be: d14d         	bne	0x700a535c <SOC_moduleSetClockFrequency+0x12c> @ imm = #0x9a
700a52c0: e7ff         	b	0x700a52c2 <SOC_moduleSetClockFrequency+0x92> @ imm = #-0x2
700a52c2: 2000         	movs	r0, #0x0
700a52c4: 9003         	str	r0, [sp, #0xc]
700a52c6: 900a         	str	r0, [sp, #0x28]
700a52c8: e7ff         	b	0x700a52ca <SOC_moduleSetClockFrequency+0x9a> @ imm = #-0x2
700a52ca: 980a         	ldr	r0, [sp, #0x28]
700a52cc: 9907         	ldr	r1, [sp, #0x1c]
700a52ce: 4288         	cmp	r0, r1
700a52d0: d243         	bhs	0x700a535a <SOC_moduleSetClockFrequency+0x12a> @ imm = #0x86
700a52d2: e7ff         	b	0x700a52d4 <SOC_moduleSetClockFrequency+0xa4> @ imm = #-0x2
700a52d4: 9807         	ldr	r0, [sp, #0x1c]
700a52d6: 2802         	cmp	r0, #0x2
700a52d8: d311         	blo	0x700a52fe <SOC_moduleSetClockFrequency+0xce> @ imm = #0x22
700a52da: e7ff         	b	0x700a52dc <SOC_moduleSetClockFrequency+0xac> @ imm = #-0x2
700a52dc: 980f         	ldr	r0, [sp, #0x3c]
700a52de: 990e         	ldr	r1, [sp, #0x38]
700a52e0: 9a0a         	ldr	r2, [sp, #0x28]
700a52e2: 440a         	add	r2, r1
700a52e4: 3201         	adds	r2, #0x1
700a52e6: f04f 33ff    	mov.w	r3, #0xffffffff
700a52ea: f008 fb71    	bl	0x700ad9d0 <Sciclient_pmSetModuleClkParent> @ imm = #0x86e2
700a52ee: 900b         	str	r0, [sp, #0x2c]
700a52f0: 980b         	ldr	r0, [sp, #0x2c]
700a52f2: b918         	cbnz	r0, 0x700a52fc <SOC_moduleSetClockFrequency+0xcc> @ imm = #0x6
700a52f4: e7ff         	b	0x700a52f6 <SOC_moduleSetClockFrequency+0xc6> @ imm = #-0x2
700a52f6: 2001         	movs	r0, #0x1
700a52f8: 9006         	str	r0, [sp, #0x18]
700a52fa: e7ff         	b	0x700a52fc <SOC_moduleSetClockFrequency+0xcc> @ imm = #-0x2
700a52fc: e7ff         	b	0x700a52fe <SOC_moduleSetClockFrequency+0xce> @ imm = #-0x2
700a52fe: 980b         	ldr	r0, [sp, #0x2c]
700a5300: b988         	cbnz	r0, 0x700a5326 <SOC_moduleSetClockFrequency+0xf6> @ imm = #0x22
700a5302: e7ff         	b	0x700a5304 <SOC_moduleSetClockFrequency+0xd4> @ imm = #-0x2
700a5304: 980f         	ldr	r0, [sp, #0x3c]
700a5306: 990e         	ldr	r1, [sp, #0x38]
700a5308: 9a0c         	ldr	r2, [sp, #0x30]
700a530a: 9b0d         	ldr	r3, [sp, #0x34]
700a530c: 46ee         	mov	lr, sp
700a530e: f04f 3cff    	mov.w	r12, #0xffffffff
700a5312: f8ce c004    	str.w	r12, [lr, #0x4]
700a5316: f10d 0c20    	add.w	r12, sp, #0x20
700a531a: f8ce c000    	str.w	r12, [lr]
700a531e: f001 fc37    	bl	0x700a6b90 <Sciclient_pmQueryModuleClkFreq> @ imm = #0x186e
700a5322: 900b         	str	r0, [sp, #0x2c]
700a5324: e7ff         	b	0x700a5326 <SOC_moduleSetClockFrequency+0xf6> @ imm = #-0x2
700a5326: 980b         	ldr	r0, [sp, #0x2c]
700a5328: b970         	cbnz	r0, 0x700a5348 <SOC_moduleSetClockFrequency+0x118> @ imm = #0x1c
700a532a: e7ff         	b	0x700a532c <SOC_moduleSetClockFrequency+0xfc> @ imm = #-0x2
700a532c: 9808         	ldr	r0, [sp, #0x20]
700a532e: 9909         	ldr	r1, [sp, #0x24]
700a5330: 9a0c         	ldr	r2, [sp, #0x30]
700a5332: 9b0d         	ldr	r3, [sp, #0x34]
700a5334: 4059         	eors	r1, r3
700a5336: ea80 0002    	eor.w	r0, r0, r2
700a533a: 4308         	orrs	r0, r1
700a533c: b918         	cbnz	r0, 0x700a5346 <SOC_moduleSetClockFrequency+0x116> @ imm = #0x6
700a533e: e7ff         	b	0x700a5340 <SOC_moduleSetClockFrequency+0x110> @ imm = #-0x2
700a5340: 2001         	movs	r0, #0x1
700a5342: 9003         	str	r0, [sp, #0xc]
700a5344: e7ff         	b	0x700a5346 <SOC_moduleSetClockFrequency+0x116> @ imm = #-0x2
700a5346: e7ff         	b	0x700a5348 <SOC_moduleSetClockFrequency+0x118> @ imm = #-0x2
700a5348: 9803         	ldr	r0, [sp, #0xc]
700a534a: b108         	cbz	r0, 0x700a5350 <SOC_moduleSetClockFrequency+0x120> @ imm = #0x2
700a534c: e7ff         	b	0x700a534e <SOC_moduleSetClockFrequency+0x11e> @ imm = #-0x2
700a534e: e004         	b	0x700a535a <SOC_moduleSetClockFrequency+0x12a> @ imm = #0x8
700a5350: e7ff         	b	0x700a5352 <SOC_moduleSetClockFrequency+0x122> @ imm = #-0x2
700a5352: 980a         	ldr	r0, [sp, #0x28]
700a5354: 3001         	adds	r0, #0x1
700a5356: 900a         	str	r0, [sp, #0x28]
700a5358: e7b7         	b	0x700a52ca <SOC_moduleSetClockFrequency+0x9a> @ imm = #-0x92
700a535a: e7ff         	b	0x700a535c <SOC_moduleSetClockFrequency+0x12c> @ imm = #-0x2
700a535c: 980b         	ldr	r0, [sp, #0x2c]
700a535e: b9d0         	cbnz	r0, 0x700a5396 <SOC_moduleSetClockFrequency+0x166> @ imm = #0x34
700a5360: e7ff         	b	0x700a5362 <SOC_moduleSetClockFrequency+0x132> @ imm = #-0x2
700a5362: 9803         	ldr	r0, [sp, #0xc]
700a5364: 2801         	cmp	r0, #0x1
700a5366: d111         	bne	0x700a538c <SOC_moduleSetClockFrequency+0x15c> @ imm = #0x22
700a5368: e7ff         	b	0x700a536a <SOC_moduleSetClockFrequency+0x13a> @ imm = #-0x2
700a536a: 980f         	ldr	r0, [sp, #0x3c]
700a536c: 990e         	ldr	r1, [sp, #0x38]
700a536e: 9a0c         	ldr	r2, [sp, #0x30]
700a5370: 9b0d         	ldr	r3, [sp, #0x34]
700a5372: 46ee         	mov	lr, sp
700a5374: f04f 3cff    	mov.w	r12, #0xffffffff
700a5378: f8ce c004    	str.w	r12, [lr, #0x4]
700a537c: f44f 7c00    	mov.w	r12, #0x200
700a5380: f8ce c000    	str.w	r12, [lr]
700a5384: f002 f984    	bl	0x700a7690 <Sciclient_pmSetModuleClkFreq> @ imm = #0x2308
700a5388: 900b         	str	r0, [sp, #0x2c]
700a538a: e003         	b	0x700a5394 <SOC_moduleSetClockFrequency+0x164> @ imm = #0x6
700a538c: f04f 30ff    	mov.w	r0, #0xffffffff
700a5390: 900b         	str	r0, [sp, #0x2c]
700a5392: e7ff         	b	0x700a5394 <SOC_moduleSetClockFrequency+0x164> @ imm = #-0x2
700a5394: e7ff         	b	0x700a5396 <SOC_moduleSetClockFrequency+0x166> @ imm = #-0x2
700a5396: 980b         	ldr	r0, [sp, #0x2c]
700a5398: b988         	cbnz	r0, 0x700a53be <SOC_moduleSetClockFrequency+0x18e> @ imm = #0x22
700a539a: e7ff         	b	0x700a539c <SOC_moduleSetClockFrequency+0x16c> @ imm = #-0x2
700a539c: 9805         	ldr	r0, [sp, #0x14]
700a539e: b968         	cbnz	r0, 0x700a53bc <SOC_moduleSetClockFrequency+0x18c> @ imm = #0x1a
700a53a0: e7ff         	b	0x700a53a2 <SOC_moduleSetClockFrequency+0x172> @ imm = #-0x2
700a53a2: 980f         	ldr	r0, [sp, #0x3c]
700a53a4: 990e         	ldr	r1, [sp, #0x38]
700a53a6: 9a05         	ldr	r2, [sp, #0x14]
700a53a8: 46ec         	mov	r12, sp
700a53aa: f04f 33ff    	mov.w	r3, #0xffffffff
700a53ae: f8cc 3000    	str.w	r3, [r12]
700a53b2: 2300         	movs	r3, #0x0
700a53b4: f009 f8f4    	bl	0x700ae5a0 <Sciclient_pmModuleClkRequest> @ imm = #0x91e8
700a53b8: 900b         	str	r0, [sp, #0x2c]
700a53ba: e7ff         	b	0x700a53bc <SOC_moduleSetClockFrequency+0x18c> @ imm = #-0x2
700a53bc: e7ff         	b	0x700a53be <SOC_moduleSetClockFrequency+0x18e> @ imm = #-0x2
700a53be: 980b         	ldr	r0, [sp, #0x2c]
700a53c0: b168         	cbz	r0, 0x700a53de <SOC_moduleSetClockFrequency+0x1ae> @ imm = #0x1a
700a53c2: e7ff         	b	0x700a53c4 <SOC_moduleSetClockFrequency+0x194> @ imm = #-0x2
700a53c4: 9806         	ldr	r0, [sp, #0x18]
700a53c6: 2801         	cmp	r0, #0x1
700a53c8: d108         	bne	0x700a53dc <SOC_moduleSetClockFrequency+0x1ac> @ imm = #0x10
700a53ca: e7ff         	b	0x700a53cc <SOC_moduleSetClockFrequency+0x19c> @ imm = #-0x2
700a53cc: 980f         	ldr	r0, [sp, #0x3c]
700a53ce: 990e         	ldr	r1, [sp, #0x38]
700a53d0: 9a04         	ldr	r2, [sp, #0x10]
700a53d2: f04f 33ff    	mov.w	r3, #0xffffffff
700a53d6: f008 fafb    	bl	0x700ad9d0 <Sciclient_pmSetModuleClkParent> @ imm = #0x85f6
700a53da: e7ff         	b	0x700a53dc <SOC_moduleSetClockFrequency+0x1ac> @ imm = #-0x2
700a53dc: e7ff         	b	0x700a53de <SOC_moduleSetClockFrequency+0x1ae> @ imm = #-0x2
700a53de: 980b         	ldr	r0, [sp, #0x2c]
700a53e0: b010         	add	sp, #0x40
700a53e2: bd80         	pop	{r7, pc}
		...

700a53f0 <SOC_moduleSetClockFrequencyWithParent>:
700a53f0: b580         	push	{r7, lr}
700a53f2: b092         	sub	sp, #0x48
700a53f4: 460b         	mov	r3, r1
700a53f6: 4684         	mov	r12, r0
700a53f8: 9915         	ldr	r1, [sp, #0x54]
700a53fa: 9814         	ldr	r0, [sp, #0x50]
700a53fc: f8cd c044    	str.w	r12, [sp, #0x44]
700a5400: 9310         	str	r3, [sp, #0x40]
700a5402: 920f         	str	r2, [sp, #0x3c]
700a5404: 910d         	str	r1, [sp, #0x34]
700a5406: 900c         	str	r0, [sp, #0x30]
700a5408: 2000         	movs	r0, #0x0
700a540a: 9002         	str	r0, [sp, #0x8]
700a540c: 900b         	str	r0, [sp, #0x2c]
700a540e: 9009         	str	r0, [sp, #0x24]
700a5410: 9008         	str	r0, [sp, #0x20]
700a5412: 9007         	str	r0, [sp, #0x1c]
700a5414: 9006         	str	r0, [sp, #0x18]
700a5416: 9005         	str	r0, [sp, #0x14]
700a5418: 9004         	str	r0, [sp, #0x10]
700a541a: 9003         	str	r0, [sp, #0xc]
700a541c: 9811         	ldr	r0, [sp, #0x44]
700a541e: 9910         	ldr	r1, [sp, #0x40]
700a5420: aa05         	add	r2, sp, #0x14
700a5422: f04f 33ff    	mov.w	r3, #0xffffffff
700a5426: f008 fa83    	bl	0x700ad930 <Sciclient_pmModuleGetClkStatus> @ imm = #0x8506
700a542a: 900b         	str	r0, [sp, #0x2c]
700a542c: 980b         	ldr	r0, [sp, #0x2c]
700a542e: b948         	cbnz	r0, 0x700a5444 <SOC_moduleSetClockFrequencyWithParent+0x54> @ imm = #0x12
700a5430: e7ff         	b	0x700a5432 <SOC_moduleSetClockFrequencyWithParent+0x42> @ imm = #-0x2
700a5432: 9811         	ldr	r0, [sp, #0x44]
700a5434: 9910         	ldr	r1, [sp, #0x40]
700a5436: aa07         	add	r2, sp, #0x1c
700a5438: f04f 33ff    	mov.w	r3, #0xffffffff
700a543c: f007 fe90    	bl	0x700ad160 <Sciclient_pmGetModuleClkNumParent> @ imm = #0x7d20
700a5440: 900b         	str	r0, [sp, #0x2c]
700a5442: e7ff         	b	0x700a5444 <SOC_moduleSetClockFrequencyWithParent+0x54> @ imm = #-0x2
700a5444: 980b         	ldr	r0, [sp, #0x2c]
700a5446: b970         	cbnz	r0, 0x700a5466 <SOC_moduleSetClockFrequencyWithParent+0x76> @ imm = #0x1c
700a5448: e7ff         	b	0x700a544a <SOC_moduleSetClockFrequencyWithParent+0x5a> @ imm = #-0x2
700a544a: 9807         	ldr	r0, [sp, #0x1c]
700a544c: 2802         	cmp	r0, #0x2
700a544e: d309         	blo	0x700a5464 <SOC_moduleSetClockFrequencyWithParent+0x74> @ imm = #0x12
700a5450: e7ff         	b	0x700a5452 <SOC_moduleSetClockFrequencyWithParent+0x62> @ imm = #-0x2
700a5452: 9811         	ldr	r0, [sp, #0x44]
700a5454: 9910         	ldr	r1, [sp, #0x40]
700a5456: aa04         	add	r2, sp, #0x10
700a5458: f04f 33ff    	mov.w	r3, #0xffffffff
700a545c: f008 f9c8    	bl	0x700ad7f0 <Sciclient_pmGetModuleClkParent> @ imm = #0x8390
700a5460: 900b         	str	r0, [sp, #0x2c]
700a5462: e7ff         	b	0x700a5464 <SOC_moduleSetClockFrequencyWithParent+0x74> @ imm = #-0x2
700a5464: e7ff         	b	0x700a5466 <SOC_moduleSetClockFrequencyWithParent+0x76> @ imm = #-0x2
700a5466: 980b         	ldr	r0, [sp, #0x2c]
700a5468: b960         	cbnz	r0, 0x700a5484 <SOC_moduleSetClockFrequencyWithParent+0x94> @ imm = #0x18
700a546a: e7ff         	b	0x700a546c <SOC_moduleSetClockFrequencyWithParent+0x7c> @ imm = #-0x2
700a546c: 9811         	ldr	r0, [sp, #0x44]
700a546e: 9910         	ldr	r1, [sp, #0x40]
700a5470: 466b         	mov	r3, sp
700a5472: f04f 32ff    	mov.w	r2, #0xffffffff
700a5476: 601a         	str	r2, [r3]
700a5478: 2300         	movs	r3, #0x0
700a547a: 461a         	mov	r2, r3
700a547c: f009 f890    	bl	0x700ae5a0 <Sciclient_pmModuleClkRequest> @ imm = #0x9120
700a5480: 900b         	str	r0, [sp, #0x2c]
700a5482: e7ff         	b	0x700a5484 <SOC_moduleSetClockFrequencyWithParent+0x94> @ imm = #-0x2
700a5484: 980b         	ldr	r0, [sp, #0x2c]
700a5486: b960         	cbnz	r0, 0x700a54a2 <SOC_moduleSetClockFrequencyWithParent+0xb2> @ imm = #0x18
700a5488: e7ff         	b	0x700a548a <SOC_moduleSetClockFrequencyWithParent+0x9a> @ imm = #-0x2
700a548a: 980f         	ldr	r0, [sp, #0x3c]
700a548c: 9910         	ldr	r1, [sp, #0x40]
700a548e: 9a07         	ldr	r2, [sp, #0x1c]
700a5490: 4411         	add	r1, r2
700a5492: 4288         	cmp	r0, r1
700a5494: d904         	bls	0x700a54a0 <SOC_moduleSetClockFrequencyWithParent+0xb0> @ imm = #0x8
700a5496: e7ff         	b	0x700a5498 <SOC_moduleSetClockFrequencyWithParent+0xa8> @ imm = #-0x2
700a5498: f04f 30ff    	mov.w	r0, #0xffffffff
700a549c: 900b         	str	r0, [sp, #0x2c]
700a549e: e7ff         	b	0x700a54a0 <SOC_moduleSetClockFrequencyWithParent+0xb0> @ imm = #-0x2
700a54a0: e7ff         	b	0x700a54a2 <SOC_moduleSetClockFrequencyWithParent+0xb2> @ imm = #-0x2
700a54a2: 980b         	ldr	r0, [sp, #0x2c]
700a54a4: b9a8         	cbnz	r0, 0x700a54d2 <SOC_moduleSetClockFrequencyWithParent+0xe2> @ imm = #0x2a
700a54a6: e7ff         	b	0x700a54a8 <SOC_moduleSetClockFrequencyWithParent+0xb8> @ imm = #-0x2
700a54a8: 980f         	ldr	r0, [sp, #0x3c]
700a54aa: 9904         	ldr	r1, [sp, #0x10]
700a54ac: 4288         	cmp	r0, r1
700a54ae: d00f         	beq	0x700a54d0 <SOC_moduleSetClockFrequencyWithParent+0xe0> @ imm = #0x1e
700a54b0: e7ff         	b	0x700a54b2 <SOC_moduleSetClockFrequencyWithParent+0xc2> @ imm = #-0x2
700a54b2: 9811         	ldr	r0, [sp, #0x44]
700a54b4: 9910         	ldr	r1, [sp, #0x40]
700a54b6: 9a0f         	ldr	r2, [sp, #0x3c]
700a54b8: f04f 33ff    	mov.w	r3, #0xffffffff
700a54bc: f008 fa88    	bl	0x700ad9d0 <Sciclient_pmSetModuleClkParent> @ imm = #0x8510
700a54c0: 900b         	str	r0, [sp, #0x2c]
700a54c2: 980b         	ldr	r0, [sp, #0x2c]
700a54c4: b918         	cbnz	r0, 0x700a54ce <SOC_moduleSetClockFrequencyWithParent+0xde> @ imm = #0x6
700a54c6: e7ff         	b	0x700a54c8 <SOC_moduleSetClockFrequencyWithParent+0xd8> @ imm = #-0x2
700a54c8: 2001         	movs	r0, #0x1
700a54ca: 9006         	str	r0, [sp, #0x18]
700a54cc: e7ff         	b	0x700a54ce <SOC_moduleSetClockFrequencyWithParent+0xde> @ imm = #-0x2
700a54ce: e7ff         	b	0x700a54d0 <SOC_moduleSetClockFrequencyWithParent+0xe0> @ imm = #-0x2
700a54d0: e7ff         	b	0x700a54d2 <SOC_moduleSetClockFrequencyWithParent+0xe2> @ imm = #-0x2
700a54d2: 980b         	ldr	r0, [sp, #0x2c]
700a54d4: b988         	cbnz	r0, 0x700a54fa <SOC_moduleSetClockFrequencyWithParent+0x10a> @ imm = #0x22
700a54d6: e7ff         	b	0x700a54d8 <SOC_moduleSetClockFrequencyWithParent+0xe8> @ imm = #-0x2
700a54d8: 9811         	ldr	r0, [sp, #0x44]
700a54da: 9910         	ldr	r1, [sp, #0x40]
700a54dc: 9a0c         	ldr	r2, [sp, #0x30]
700a54de: 9b0d         	ldr	r3, [sp, #0x34]
700a54e0: 46ee         	mov	lr, sp
700a54e2: f04f 3cff    	mov.w	r12, #0xffffffff
700a54e6: f8ce c004    	str.w	r12, [lr, #0x4]
700a54ea: f10d 0c20    	add.w	r12, sp, #0x20
700a54ee: f8ce c000    	str.w	r12, [lr]
700a54f2: f001 fb4d    	bl	0x700a6b90 <Sciclient_pmQueryModuleClkFreq> @ imm = #0x169a
700a54f6: 900b         	str	r0, [sp, #0x2c]
700a54f8: e7ff         	b	0x700a54fa <SOC_moduleSetClockFrequencyWithParent+0x10a> @ imm = #-0x2
700a54fa: 980b         	ldr	r0, [sp, #0x2c]
700a54fc: b970         	cbnz	r0, 0x700a551c <SOC_moduleSetClockFrequencyWithParent+0x12c> @ imm = #0x1c
700a54fe: e7ff         	b	0x700a5500 <SOC_moduleSetClockFrequencyWithParent+0x110> @ imm = #-0x2
700a5500: 9808         	ldr	r0, [sp, #0x20]
700a5502: 9909         	ldr	r1, [sp, #0x24]
700a5504: 9a0c         	ldr	r2, [sp, #0x30]
700a5506: 9b0d         	ldr	r3, [sp, #0x34]
700a5508: 4059         	eors	r1, r3
700a550a: ea80 0002    	eor.w	r0, r0, r2
700a550e: 4308         	orrs	r0, r1
700a5510: b918         	cbnz	r0, 0x700a551a <SOC_moduleSetClockFrequencyWithParent+0x12a> @ imm = #0x6
700a5512: e7ff         	b	0x700a5514 <SOC_moduleSetClockFrequencyWithParent+0x124> @ imm = #-0x2
700a5514: 2001         	movs	r0, #0x1
700a5516: 9003         	str	r0, [sp, #0xc]
700a5518: e7ff         	b	0x700a551a <SOC_moduleSetClockFrequencyWithParent+0x12a> @ imm = #-0x2
700a551a: e7ff         	b	0x700a551c <SOC_moduleSetClockFrequencyWithParent+0x12c> @ imm = #-0x2
700a551c: 980b         	ldr	r0, [sp, #0x2c]
700a551e: b9d0         	cbnz	r0, 0x700a5556 <SOC_moduleSetClockFrequencyWithParent+0x166> @ imm = #0x34
700a5520: e7ff         	b	0x700a5522 <SOC_moduleSetClockFrequencyWithParent+0x132> @ imm = #-0x2
700a5522: 9803         	ldr	r0, [sp, #0xc]
700a5524: 2801         	cmp	r0, #0x1
700a5526: d111         	bne	0x700a554c <SOC_moduleSetClockFrequencyWithParent+0x15c> @ imm = #0x22
700a5528: e7ff         	b	0x700a552a <SOC_moduleSetClockFrequencyWithParent+0x13a> @ imm = #-0x2
700a552a: 9811         	ldr	r0, [sp, #0x44]
700a552c: 9910         	ldr	r1, [sp, #0x40]
700a552e: 9a0c         	ldr	r2, [sp, #0x30]
700a5530: 9b0d         	ldr	r3, [sp, #0x34]
700a5532: 46ee         	mov	lr, sp
700a5534: f04f 3cff    	mov.w	r12, #0xffffffff
700a5538: f8ce c004    	str.w	r12, [lr, #0x4]
700a553c: f44f 7c00    	mov.w	r12, #0x200
700a5540: f8ce c000    	str.w	r12, [lr]
700a5544: f002 f8a4    	bl	0x700a7690 <Sciclient_pmSetModuleClkFreq> @ imm = #0x2148
700a5548: 900b         	str	r0, [sp, #0x2c]
700a554a: e003         	b	0x700a5554 <SOC_moduleSetClockFrequencyWithParent+0x164> @ imm = #0x6
700a554c: f04f 30ff    	mov.w	r0, #0xffffffff
700a5550: 900b         	str	r0, [sp, #0x2c]
700a5552: e7ff         	b	0x700a5554 <SOC_moduleSetClockFrequencyWithParent+0x164> @ imm = #-0x2
700a5554: e7ff         	b	0x700a5556 <SOC_moduleSetClockFrequencyWithParent+0x166> @ imm = #-0x2
700a5556: 980b         	ldr	r0, [sp, #0x2c]
700a5558: b988         	cbnz	r0, 0x700a557e <SOC_moduleSetClockFrequencyWithParent+0x18e> @ imm = #0x22
700a555a: e7ff         	b	0x700a555c <SOC_moduleSetClockFrequencyWithParent+0x16c> @ imm = #-0x2
700a555c: 9805         	ldr	r0, [sp, #0x14]
700a555e: b968         	cbnz	r0, 0x700a557c <SOC_moduleSetClockFrequencyWithParent+0x18c> @ imm = #0x1a
700a5560: e7ff         	b	0x700a5562 <SOC_moduleSetClockFrequencyWithParent+0x172> @ imm = #-0x2
700a5562: 9811         	ldr	r0, [sp, #0x44]
700a5564: 9910         	ldr	r1, [sp, #0x40]
700a5566: 9a05         	ldr	r2, [sp, #0x14]
700a5568: 46ec         	mov	r12, sp
700a556a: f04f 33ff    	mov.w	r3, #0xffffffff
700a556e: f8cc 3000    	str.w	r3, [r12]
700a5572: 2300         	movs	r3, #0x0
700a5574: f009 f814    	bl	0x700ae5a0 <Sciclient_pmModuleClkRequest> @ imm = #0x9028
700a5578: 900b         	str	r0, [sp, #0x2c]
700a557a: e7ff         	b	0x700a557c <SOC_moduleSetClockFrequencyWithParent+0x18c> @ imm = #-0x2
700a557c: e7ff         	b	0x700a557e <SOC_moduleSetClockFrequencyWithParent+0x18e> @ imm = #-0x2
700a557e: 980b         	ldr	r0, [sp, #0x2c]
700a5580: b168         	cbz	r0, 0x700a559e <SOC_moduleSetClockFrequencyWithParent+0x1ae> @ imm = #0x1a
700a5582: e7ff         	b	0x700a5584 <SOC_moduleSetClockFrequencyWithParent+0x194> @ imm = #-0x2
700a5584: 9806         	ldr	r0, [sp, #0x18]
700a5586: 2801         	cmp	r0, #0x1
700a5588: d108         	bne	0x700a559c <SOC_moduleSetClockFrequencyWithParent+0x1ac> @ imm = #0x10
700a558a: e7ff         	b	0x700a558c <SOC_moduleSetClockFrequencyWithParent+0x19c> @ imm = #-0x2
700a558c: 9811         	ldr	r0, [sp, #0x44]
700a558e: 9910         	ldr	r1, [sp, #0x40]
700a5590: 9a04         	ldr	r2, [sp, #0x10]
700a5592: f04f 33ff    	mov.w	r3, #0xffffffff
700a5596: f008 fa1b    	bl	0x700ad9d0 <Sciclient_pmSetModuleClkParent> @ imm = #0x8436
700a559a: e7ff         	b	0x700a559c <SOC_moduleSetClockFrequencyWithParent+0x1ac> @ imm = #-0x2
700a559c: e7ff         	b	0x700a559e <SOC_moduleSetClockFrequencyWithParent+0x1ae> @ imm = #-0x2
700a559e: 980b         	ldr	r0, [sp, #0x2c]
700a55a0: b012         	add	sp, #0x48
700a55a2: bd80         	pop	{r7, pc}
		...

700a55b0 <UART_close>:
700a55b0: b580         	push	{r7, lr}
700a55b2: b08a         	sub	sp, #0x28
700a55b4: 9009         	str	r0, [sp, #0x24]
700a55b6: 9809         	ldr	r0, [sp, #0x24]
700a55b8: 9008         	str	r0, [sp, #0x20]
700a55ba: 9808         	ldr	r0, [sp, #0x20]
700a55bc: 2800         	cmp	r0, #0x0
700a55be: f000 80ce    	beq.w	0x700a575e <UART_close+0x1ae> @ imm = #0x19c
700a55c2: e7ff         	b	0x700a55c4 <UART_close+0x14> @ imm = #-0x2
700a55c4: 9808         	ldr	r0, [sp, #0x20]
700a55c6: 6840         	ldr	r0, [r0, #0x4]
700a55c8: 2800         	cmp	r0, #0x0
700a55ca: f000 80c8    	beq.w	0x700a575e <UART_close+0x1ae> @ imm = #0x190
700a55ce: e7ff         	b	0x700a55d0 <UART_close+0x20> @ imm = #-0x2
700a55d0: 9808         	ldr	r0, [sp, #0x20]
700a55d2: 6840         	ldr	r0, [r0, #0x4]
700a55d4: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700a55d8: 2800         	cmp	r0, #0x0
700a55da: f000 80c0    	beq.w	0x700a575e <UART_close+0x1ae> @ imm = #0x180
700a55de: e7ff         	b	0x700a55e0 <UART_close+0x30> @ imm = #-0x2
700a55e0: 9808         	ldr	r0, [sp, #0x20]
700a55e2: 6840         	ldr	r0, [r0, #0x4]
700a55e4: 9007         	str	r0, [sp, #0x1c]
700a55e6: 9808         	ldr	r0, [sp, #0x20]
700a55e8: 6800         	ldr	r0, [r0]
700a55ea: 9006         	str	r0, [sp, #0x18]
700a55ec: 9907         	ldr	r1, [sp, #0x1c]
700a55ee: f501 7022    	add.w	r0, r1, #0x288
700a55f2: f8c1 02f8    	str.w	r0, [r1, #0x2f8]
700a55f6: 9807         	ldr	r0, [sp, #0x1c]
700a55f8: f8d0 02f8    	ldr.w	r0, [r0, #0x2f8]
700a55fc: 9005         	str	r0, [sp, #0x14]
700a55fe: 9807         	ldr	r0, [sp, #0x1c]
700a5600: 2800         	cmp	r0, #0x0
700a5602: bf18         	it	ne
700a5604: 2001         	movne	r0, #0x1
700a5606: f246 0113    	movw	r1, #0x6013
700a560a: f2c7 010b    	movt	r1, #0x700b
700a560e: 466a         	mov	r2, sp
700a5610: 6011         	str	r1, [r2]
700a5612: f246 016e    	movw	r1, #0x606e
700a5616: f2c7 010b    	movt	r1, #0x700b
700a561a: 9101         	str	r1, [sp, #0x4]
700a561c: f246 124e    	movw	r2, #0x614e
700a5620: f2c7 020b    	movt	r2, #0x700b
700a5624: 9202         	str	r2, [sp, #0x8]
700a5626: f240 13c5    	movw	r3, #0x1c5
700a562a: f009 fe89    	bl	0x700af340 <_DebugP_assert> @ imm = #0x9d12
700a562e: 9901         	ldr	r1, [sp, #0x4]
700a5630: 9a02         	ldr	r2, [sp, #0x8]
700a5632: 9806         	ldr	r0, [sp, #0x18]
700a5634: 2800         	cmp	r0, #0x0
700a5636: bf18         	it	ne
700a5638: 2001         	movne	r0, #0x1
700a563a: f246 035c    	movw	r3, #0x605c
700a563e: f2c7 030b    	movt	r3, #0x700b
700a5642: 46ec         	mov	r12, sp
700a5644: f8cc 3000    	str.w	r3, [r12]
700a5648: f44f 73e3    	mov.w	r3, #0x1c6
700a564c: f009 fe78    	bl	0x700af340 <_DebugP_assert> @ imm = #0x9cf0
700a5650: 9901         	ldr	r1, [sp, #0x4]
700a5652: 9a02         	ldr	r2, [sp, #0x8]
700a5654: f246 7300    	movw	r3, #0x6700
700a5658: f2c7 030b    	movt	r3, #0x700b
700a565c: f853 0b04    	ldr	r0, [r3], #4
700a5660: 9303         	str	r3, [sp, #0xc]
700a5662: 2800         	cmp	r0, #0x0
700a5664: bf18         	it	ne
700a5666: 2001         	movne	r0, #0x1
700a5668: f645 53b9    	movw	r3, #0x5db9
700a566c: f2c7 030b    	movt	r3, #0x700b
700a5670: 46ec         	mov	r12, sp
700a5672: f8cc 3000    	str.w	r3, [r12]
700a5676: f44f 73e4    	mov.w	r3, #0x1c8
700a567a: f009 fe61    	bl	0x700af340 <_DebugP_assert> @ imm = #0x9cc2
700a567e: 9803         	ldr	r0, [sp, #0xc]
700a5680: f04f 31ff    	mov.w	r1, #0xffffffff
700a5684: f00b fad4    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0xb5a8
700a5688: 9809         	ldr	r0, [sp, #0x24]
700a568a: f006 fd91    	bl	0x700ac1b0 <UART_flushTxFifo> @ imm = #0x6b22
700a568e: 9806         	ldr	r0, [sp, #0x18]
700a5690: 6800         	ldr	r0, [r0]
700a5692: 2107         	movs	r1, #0x7
700a5694: 9104         	str	r1, [sp, #0x10]
700a5696: f005 fe03    	bl	0x700ab2a0 <UART_intrDisable> @ imm = #0x5c06
700a569a: 9806         	ldr	r0, [sp, #0x18]
700a569c: 6800         	ldr	r0, [r0]
700a569e: 2102         	movs	r1, #0x2
700a56a0: f00d fb86    	bl	0x700b2db0 <UART_intr2Disable> @ imm = #0xd70c
700a56a4: 9904         	ldr	r1, [sp, #0x10]
700a56a6: 9806         	ldr	r0, [sp, #0x18]
700a56a8: 6800         	ldr	r0, [r0]
700a56aa: f00d fbc9    	bl	0x700b2e40 <UART_operatingModeSelect> @ imm = #0xd792
700a56ae: 9807         	ldr	r0, [sp, #0x1c]
700a56b0: 6b00         	ldr	r0, [r0, #0x30]
700a56b2: 2803         	cmp	r0, #0x3
700a56b4: d104         	bne	0x700a56c0 <UART_close+0x110> @ imm = #0x8
700a56b6: e7ff         	b	0x700a56b8 <UART_close+0x108> @ imm = #-0x2
700a56b8: 9805         	ldr	r0, [sp, #0x14]
700a56ba: f00a fe19    	bl	0x700b02f0 <UART_lld_deInitDma> @ imm = #0xac32
700a56be: e003         	b	0x700a56c8 <UART_close+0x118> @ imm = #0x6
700a56c0: 9805         	ldr	r0, [sp, #0x14]
700a56c2: f00b fae5    	bl	0x700b0c90 <UART_lld_deInit> @ imm = #0xb5ca
700a56c6: e7ff         	b	0x700a56c8 <UART_close+0x118> @ imm = #-0x2
700a56c8: 9807         	ldr	r0, [sp, #0x1c]
700a56ca: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a56ce: b148         	cbz	r0, 0x700a56e4 <UART_close+0x134> @ imm = #0x12
700a56d0: e7ff         	b	0x700a56d2 <UART_close+0x122> @ imm = #-0x2
700a56d2: 9807         	ldr	r0, [sp, #0x1c]
700a56d4: 308c         	adds	r0, #0x8c
700a56d6: f00d f803    	bl	0x700b26e0 <SemaphoreP_destruct> @ imm = #0xd006
700a56da: 9907         	ldr	r1, [sp, #0x1c]
700a56dc: 2000         	movs	r0, #0x0
700a56de: f8c1 0088    	str.w	r0, [r1, #0x88]
700a56e2: e7ff         	b	0x700a56e4 <UART_close+0x134> @ imm = #-0x2
700a56e4: 9807         	ldr	r0, [sp, #0x1c]
700a56e6: f8d0 0124    	ldr.w	r0, [r0, #0x124]
700a56ea: b160         	cbz	r0, 0x700a5706 <UART_close+0x156> @ imm = #0x18
700a56ec: e7ff         	b	0x700a56ee <UART_close+0x13e> @ imm = #-0x2
700a56ee: 9807         	ldr	r0, [sp, #0x1c]
700a56f0: f500 7094    	add.w	r0, r0, #0x128
700a56f4: f00c fff4    	bl	0x700b26e0 <SemaphoreP_destruct> @ imm = #0xcfe8
700a56f8: 9907         	ldr	r1, [sp, #0x1c]
700a56fa: 2000         	movs	r0, #0x0
700a56fc: f8c1 0124    	str.w	r0, [r1, #0x124]
700a5700: 9905         	ldr	r1, [sp, #0x14]
700a5702: 6588         	str	r0, [r1, #0x58]
700a5704: e7ff         	b	0x700a5706 <UART_close+0x156> @ imm = #-0x2
700a5706: 9807         	ldr	r0, [sp, #0x1c]
700a5708: f8d0 01c0    	ldr.w	r0, [r0, #0x1c0]
700a570c: b160         	cbz	r0, 0x700a5728 <UART_close+0x178> @ imm = #0x18
700a570e: e7ff         	b	0x700a5710 <UART_close+0x160> @ imm = #-0x2
700a5710: 9807         	ldr	r0, [sp, #0x1c]
700a5712: f500 70e2    	add.w	r0, r0, #0x1c4
700a5716: f00c ffe3    	bl	0x700b26e0 <SemaphoreP_destruct> @ imm = #0xcfc6
700a571a: 9907         	ldr	r1, [sp, #0x1c]
700a571c: 2000         	movs	r0, #0x0
700a571e: f8c1 01c0    	str.w	r0, [r1, #0x1c0]
700a5722: 9905         	ldr	r1, [sp, #0x14]
700a5724: 65c8         	str	r0, [r1, #0x5c]
700a5726: e7ff         	b	0x700a5728 <UART_close+0x178> @ imm = #-0x2
700a5728: 9807         	ldr	r0, [sp, #0x1c]
700a572a: f8d0 025c    	ldr.w	r0, [r0, #0x25c]
700a572e: b150         	cbz	r0, 0x700a5746 <UART_close+0x196> @ imm = #0x14
700a5730: e7ff         	b	0x700a5732 <UART_close+0x182> @ imm = #-0x2
700a5732: 9807         	ldr	r0, [sp, #0x1c]
700a5734: f500 7018    	add.w	r0, r0, #0x260
700a5738: f00e fca2    	bl	0x700b4080 <HwiP_destruct> @ imm = #0xe944
700a573c: 9907         	ldr	r1, [sp, #0x1c]
700a573e: 2000         	movs	r0, #0x0
700a5740: f8c1 025c    	str.w	r0, [r1, #0x25c]
700a5744: e7ff         	b	0x700a5746 <UART_close+0x196> @ imm = #-0x2
700a5746: 9907         	ldr	r1, [sp, #0x1c]
700a5748: 2000         	movs	r0, #0x0
700a574a: f8c1 0084    	str.w	r0, [r1, #0x84]
700a574e: f246 7000    	movw	r0, #0x6700
700a5752: f2c7 000b    	movt	r0, #0x700b
700a5756: 3004         	adds	r0, #0x4
700a5758: f00c faa2    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0xc544
700a575c: e7ff         	b	0x700a575e <UART_close+0x1ae> @ imm = #-0x2
700a575e: b00a         	add	sp, #0x28
700a5760: bd80         	pop	{r7, pc}
		...
700a576e: 0000         	movs	r0, r0

700a5770 <UART_write>:
700a5770: b580         	push	{r7, lr}
700a5772: b08e         	sub	sp, #0x38
700a5774: 900d         	str	r0, [sp, #0x34]
700a5776: 910c         	str	r1, [sp, #0x30]
700a5778: 2000         	movs	r0, #0x0
700a577a: 900b         	str	r0, [sp, #0x2c]
700a577c: 900a         	str	r0, [sp, #0x28]
700a577e: 980d         	ldr	r0, [sp, #0x34]
700a5780: b118         	cbz	r0, 0x700a578a <UART_write+0x1a> @ imm = #0x6
700a5782: e7ff         	b	0x700a5784 <UART_write+0x14> @ imm = #-0x2
700a5784: 980c         	ldr	r0, [sp, #0x30]
700a5786: b920         	cbnz	r0, 0x700a5792 <UART_write+0x22> @ imm = #0x8
700a5788: e7ff         	b	0x700a578a <UART_write+0x1a> @ imm = #-0x2
700a578a: f04f 30ff    	mov.w	r0, #0xffffffff
700a578e: 900b         	str	r0, [sp, #0x2c]
700a5790: e7ff         	b	0x700a5792 <UART_write+0x22> @ imm = #-0x2
700a5792: 980b         	ldr	r0, [sp, #0x2c]
700a5794: 2800         	cmp	r0, #0x0
700a5796: d141         	bne	0x700a581c <UART_write+0xac> @ imm = #0x82
700a5798: e7ff         	b	0x700a579a <UART_write+0x2a> @ imm = #-0x2
700a579a: 980d         	ldr	r0, [sp, #0x34]
700a579c: 9009         	str	r0, [sp, #0x24]
700a579e: 9809         	ldr	r0, [sp, #0x24]
700a57a0: 6840         	ldr	r0, [r0, #0x4]
700a57a2: 9008         	str	r0, [sp, #0x20]
700a57a4: 9809         	ldr	r0, [sp, #0x24]
700a57a6: 6800         	ldr	r0, [r0]
700a57a8: 9007         	str	r0, [sp, #0x1c]
700a57aa: 9809         	ldr	r0, [sp, #0x24]
700a57ac: 6840         	ldr	r0, [r0, #0x4]
700a57ae: 3004         	adds	r0, #0x4
700a57b0: 9006         	str	r0, [sp, #0x18]
700a57b2: 9808         	ldr	r0, [sp, #0x20]
700a57b4: f8d0 02f8    	ldr.w	r0, [r0, #0x2f8]
700a57b8: 9004         	str	r0, [sp, #0x10]
700a57ba: 980c         	ldr	r0, [sp, #0x30]
700a57bc: 9908         	ldr	r1, [sp, #0x20]
700a57be: f8c1 0080    	str.w	r0, [r1, #0x80]
700a57c2: 9808         	ldr	r0, [sp, #0x20]
700a57c4: 2800         	cmp	r0, #0x0
700a57c6: bf18         	it	ne
700a57c8: 2001         	movne	r0, #0x1
700a57ca: f246 0113    	movw	r1, #0x6013
700a57ce: f2c7 010b    	movt	r1, #0x700b
700a57d2: 466a         	mov	r2, sp
700a57d4: 6011         	str	r1, [r2]
700a57d6: f246 016e    	movw	r1, #0x606e
700a57da: f2c7 010b    	movt	r1, #0x700b
700a57de: 9101         	str	r1, [sp, #0x4]
700a57e0: f246 1243    	movw	r2, #0x6143
700a57e4: f2c7 020b    	movt	r2, #0x700b
700a57e8: 9202         	str	r2, [sp, #0x8]
700a57ea: f44f 7305    	mov.w	r3, #0x214
700a57ee: f009 fda7    	bl	0x700af340 <_DebugP_assert> @ imm = #0x9b4e
700a57f2: 9901         	ldr	r1, [sp, #0x4]
700a57f4: 9a02         	ldr	r2, [sp, #0x8]
700a57f6: 9807         	ldr	r0, [sp, #0x1c]
700a57f8: 2800         	cmp	r0, #0x0
700a57fa: bf18         	it	ne
700a57fc: 2001         	movne	r0, #0x1
700a57fe: f246 035c    	movw	r3, #0x605c
700a5802: f2c7 030b    	movt	r3, #0x700b
700a5806: 46ec         	mov	r12, sp
700a5808: f8cc 3000    	str.w	r3, [r12]
700a580c: f240 2315    	movw	r3, #0x215
700a5810: f009 fd96    	bl	0x700af340 <_DebugP_assert> @ imm = #0x9b2c
700a5814: 980c         	ldr	r0, [sp, #0x30]
700a5816: 6900         	ldr	r0, [r0, #0x10]
700a5818: 9003         	str	r0, [sp, #0xc]
700a581a: e7ff         	b	0x700a581c <UART_write+0xac> @ imm = #-0x2
700a581c: 980b         	ldr	r0, [sp, #0x2c]
700a581e: b950         	cbnz	r0, 0x700a5836 <UART_write+0xc6> @ imm = #0x14
700a5820: e7ff         	b	0x700a5822 <UART_write+0xb2> @ imm = #-0x2
700a5822: 9806         	ldr	r0, [sp, #0x18]
700a5824: 6b80         	ldr	r0, [r0, #0x38]
700a5826: 2801         	cmp	r0, #0x1
700a5828: d104         	bne	0x700a5834 <UART_write+0xc4> @ imm = #0x8
700a582a: e7ff         	b	0x700a582c <UART_write+0xbc> @ imm = #-0x2
700a582c: f04f 30ff    	mov.w	r0, #0xffffffff
700a5830: 900b         	str	r0, [sp, #0x2c]
700a5832: e7ff         	b	0x700a5834 <UART_write+0xc4> @ imm = #-0x2
700a5834: e7ff         	b	0x700a5836 <UART_write+0xc6> @ imm = #-0x2
700a5836: 980b         	ldr	r0, [sp, #0x2c]
700a5838: 2800         	cmp	r0, #0x0
700a583a: d16b         	bne	0x700a5914 <UART_write+0x1a4> @ imm = #0xd6
700a583c: e7ff         	b	0x700a583e <UART_write+0xce> @ imm = #-0x2
700a583e: f00e ef1a    	blx	0x700b4674 <HwiP_disable> @ imm = #0xee34
700a5842: 9005         	str	r0, [sp, #0x14]
700a5844: 9805         	ldr	r0, [sp, #0x14]
700a5846: f00e ef36    	blx	0x700b46b4 <HwiP_restore> @ imm = #0xee6c
700a584a: 9904         	ldr	r1, [sp, #0x10]
700a584c: 2001         	movs	r0, #0x1
700a584e: 6548         	str	r0, [r1, #0x54]
700a5850: 9806         	ldr	r0, [sp, #0x18]
700a5852: 6ac0         	ldr	r0, [r0, #0x2c]
700a5854: 2801         	cmp	r0, #0x1
700a5856: d005         	beq	0x700a5864 <UART_write+0xf4> @ imm = #0xa
700a5858: e7ff         	b	0x700a585a <UART_write+0xea> @ imm = #-0x2
700a585a: 9806         	ldr	r0, [sp, #0x18]
700a585c: 6ac0         	ldr	r0, [r0, #0x2c]
700a585e: 2803         	cmp	r0, #0x3
700a5860: d149         	bne	0x700a58f6 <UART_write+0x186> @ imm = #0x92
700a5862: e7ff         	b	0x700a5864 <UART_write+0xf4> @ imm = #-0x2
700a5864: 9806         	ldr	r0, [sp, #0x18]
700a5866: 6ac0         	ldr	r0, [r0, #0x2c]
700a5868: 2801         	cmp	r0, #0x1
700a586a: d109         	bne	0x700a5880 <UART_write+0x110> @ imm = #0x12
700a586c: e7ff         	b	0x700a586e <UART_write+0xfe> @ imm = #-0x2
700a586e: 9804         	ldr	r0, [sp, #0x10]
700a5870: 9a0c         	ldr	r2, [sp, #0x30]
700a5872: 6811         	ldr	r1, [r2]
700a5874: 6852         	ldr	r2, [r2, #0x4]
700a5876: ab03         	add	r3, sp, #0xc
700a5878: f006 fb62    	bl	0x700abf40 <UART_lld_writeIntr> @ imm = #0x66c4
700a587c: 900b         	str	r0, [sp, #0x2c]
700a587e: e008         	b	0x700a5892 <UART_write+0x122> @ imm = #0x10
700a5880: 9804         	ldr	r0, [sp, #0x10]
700a5882: 9a0c         	ldr	r2, [sp, #0x30]
700a5884: 6811         	ldr	r1, [r2]
700a5886: 6852         	ldr	r2, [r2, #0x4]
700a5888: ab03         	add	r3, sp, #0xc
700a588a: f006 f9b9    	bl	0x700abc00 <UART_lld_writeDma> @ imm = #0x6372
700a588e: 900b         	str	r0, [sp, #0x2c]
700a5890: e7ff         	b	0x700a5892 <UART_write+0x122> @ imm = #-0x2
700a5892: 980b         	ldr	r0, [sp, #0x2c]
700a5894: bb70         	cbnz	r0, 0x700a58f4 <UART_write+0x184> @ imm = #0x5c
700a5896: e7ff         	b	0x700a5898 <UART_write+0x128> @ imm = #-0x2
700a5898: 9808         	ldr	r0, [sp, #0x20]
700a589a: 69c0         	ldr	r0, [r0, #0x1c]
700a589c: bb30         	cbnz	r0, 0x700a58ec <UART_write+0x17c> @ imm = #0x4c
700a589e: e7ff         	b	0x700a58a0 <UART_write+0x130> @ imm = #-0x2
700a58a0: 9808         	ldr	r0, [sp, #0x20]
700a58a2: f500 70e2    	add.w	r0, r0, #0x1c4
700a58a6: 990c         	ldr	r1, [sp, #0x30]
700a58a8: 6889         	ldr	r1, [r1, #0x8]
700a58aa: f00b f9c1    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0xb382
700a58ae: 900a         	str	r0, [sp, #0x28]
700a58b0: 980a         	ldr	r0, [sp, #0x28]
700a58b2: b960         	cbnz	r0, 0x700a58ce <UART_write+0x15e> @ imm = #0x18
700a58b4: e7ff         	b	0x700a58b6 <UART_write+0x146> @ imm = #-0x2
700a58b6: 980c         	ldr	r0, [sp, #0x30]
700a58b8: 68c0         	ldr	r0, [r0, #0xc]
700a58ba: b918         	cbnz	r0, 0x700a58c4 <UART_write+0x154> @ imm = #0x6
700a58bc: e7ff         	b	0x700a58be <UART_write+0x14e> @ imm = #-0x2
700a58be: 2000         	movs	r0, #0x0
700a58c0: 900b         	str	r0, [sp, #0x2c]
700a58c2: e003         	b	0x700a58cc <UART_write+0x15c> @ imm = #0x6
700a58c4: f04f 30ff    	mov.w	r0, #0xffffffff
700a58c8: 900b         	str	r0, [sp, #0x2c]
700a58ca: e7ff         	b	0x700a58cc <UART_write+0x15c> @ imm = #-0x2
700a58cc: e00d         	b	0x700a58ea <UART_write+0x17a> @ imm = #0x1a
700a58ce: 990c         	ldr	r1, [sp, #0x30]
700a58d0: f06f 0001    	mvn	r0, #0x1
700a58d4: 60c8         	str	r0, [r1, #0xc]
700a58d6: 9804         	ldr	r0, [sp, #0x10]
700a58d8: f008 ffca    	bl	0x700ae870 <UART_writeCancelNoCB> @ imm = #0x8f94
700a58dc: 9904         	ldr	r1, [sp, #0x10]
700a58de: 2000         	movs	r0, #0x0
700a58e0: 63c8         	str	r0, [r1, #0x3c]
700a58e2: f04f 30ff    	mov.w	r0, #0xffffffff
700a58e6: 900b         	str	r0, [sp, #0x2c]
700a58e8: e7ff         	b	0x700a58ea <UART_write+0x17a> @ imm = #-0x2
700a58ea: e002         	b	0x700a58f2 <UART_write+0x182> @ imm = #0x4
700a58ec: 2000         	movs	r0, #0x0
700a58ee: 900b         	str	r0, [sp, #0x2c]
700a58f0: e7ff         	b	0x700a58f2 <UART_write+0x182> @ imm = #-0x2
700a58f2: e7ff         	b	0x700a58f4 <UART_write+0x184> @ imm = #-0x2
700a58f4: e00d         	b	0x700a5912 <UART_write+0x1a2> @ imm = #0x1a
700a58f6: 9804         	ldr	r0, [sp, #0x10]
700a58f8: 9b0c         	ldr	r3, [sp, #0x30]
700a58fa: 6819         	ldr	r1, [r3]
700a58fc: 685a         	ldr	r2, [r3, #0x4]
700a58fe: 689b         	ldr	r3, [r3, #0x8]
700a5900: 46ee         	mov	lr, sp
700a5902: f10d 0c0c    	add.w	r12, sp, #0xc
700a5906: f8ce c000    	str.w	r12, [lr]
700a590a: f005 fef9    	bl	0x700ab700 <UART_lld_write> @ imm = #0x5df2
700a590e: 900b         	str	r0, [sp, #0x2c]
700a5910: e7ff         	b	0x700a5912 <UART_write+0x1a2> @ imm = #-0x2
700a5912: e7ff         	b	0x700a5914 <UART_write+0x1a4> @ imm = #-0x2
700a5914: 980b         	ldr	r0, [sp, #0x2c]
700a5916: b00e         	add	sp, #0x38
700a5918: bd80         	pop	{r7, pc}
700a591a: 0000         	movs	r0, r0
700a591c: 0000         	movs	r0, r0
700a591e: 0000         	movs	r0, r0

700a5920 <Sciclient_rmClearInterruptRoute>:
700a5920: b580         	push	{r7, lr}
700a5922: b08e         	sub	sp, #0x38
700a5924: 900d         	str	r0, [sp, #0x34]
700a5926: 910c         	str	r1, [sp, #0x30]
700a5928: 920b         	str	r2, [sp, #0x2c]
700a592a: 2000         	movs	r0, #0x0
700a592c: 9001         	str	r0, [sp, #0x4]
700a592e: 900a         	str	r0, [sp, #0x28]
700a5930: f241 0101    	movw	r1, #0x1001
700a5934: f8ad 1026    	strh.w	r1, [sp, #0x26]
700a5938: 9008         	str	r0, [sp, #0x20]
700a593a: 9007         	str	r0, [sp, #0x1c]
700a593c: 9006         	str	r0, [sp, #0x18]
700a593e: 9005         	str	r0, [sp, #0x14]
700a5940: 9004         	str	r0, [sp, #0x10]
700a5942: 9003         	str	r0, [sp, #0xc]
700a5944: 9002         	str	r0, [sp, #0x8]
700a5946: 980d         	ldr	r0, [sp, #0x34]
700a5948: b118         	cbz	r0, 0x700a5952 <Sciclient_rmClearInterruptRoute+0x32> @ imm = #0x6
700a594a: e7ff         	b	0x700a594c <Sciclient_rmClearInterruptRoute+0x2c> @ imm = #-0x2
700a594c: 980c         	ldr	r0, [sp, #0x30]
700a594e: b920         	cbnz	r0, 0x700a595a <Sciclient_rmClearInterruptRoute+0x3a> @ imm = #0x8
700a5950: e7ff         	b	0x700a5952 <Sciclient_rmClearInterruptRoute+0x32> @ imm = #-0x2
700a5952: f06f 0001    	mvn	r0, #0x1
700a5956: 900a         	str	r0, [sp, #0x28]
700a5958: e7ff         	b	0x700a595a <Sciclient_rmClearInterruptRoute+0x3a> @ imm = #-0x2
700a595a: 980a         	ldr	r0, [sp, #0x28]
700a595c: b968         	cbnz	r0, 0x700a597a <Sciclient_rmClearInterruptRoute+0x5a> @ imm = #0x1a
700a595e: e7ff         	b	0x700a5960 <Sciclient_rmClearInterruptRoute+0x40> @ imm = #-0x2
700a5960: 980d         	ldr	r0, [sp, #0x34]
700a5962: 6880         	ldr	r0, [r0, #0x8]
700a5964: f04f 4100    	mov.w	r1, #0x80000000
700a5968: f00d f9da    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0xd3b4
700a596c: b128         	cbz	r0, 0x700a597a <Sciclient_rmClearInterruptRoute+0x5a> @ imm = #0xa
700a596e: e7ff         	b	0x700a5970 <Sciclient_rmClearInterruptRoute+0x50> @ imm = #-0x2
700a5970: 980d         	ldr	r0, [sp, #0x34]
700a5972: 7ec0         	ldrb	r0, [r0, #0x1b]
700a5974: f88d 0025    	strb.w	r0, [sp, #0x25]
700a5978: e00f         	b	0x700a599a <Sciclient_rmClearInterruptRoute+0x7a> @ imm = #0x1e
700a597a: f8bd 0026    	ldrh.w	r0, [sp, #0x26]
700a597e: f005 ff9f    	bl	0x700ab8c0 <Sciclient_getCurrentContext> @ imm = #0x5f3e
700a5982: eb00 0140    	add.w	r1, r0, r0, lsl #1
700a5986: f245 4038    	movw	r0, #0x5438
700a598a: f2c7 000b    	movt	r0, #0x700b
700a598e: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a5992: 6840         	ldr	r0, [r0, #0x4]
700a5994: f88d 0025    	strb.w	r0, [sp, #0x25]
700a5998: e7ff         	b	0x700a599a <Sciclient_rmClearInterruptRoute+0x7a> @ imm = #-0x2
700a599a: 980a         	ldr	r0, [sp, #0x28]
700a599c: b960         	cbnz	r0, 0x700a59b8 <Sciclient_rmClearInterruptRoute+0x98> @ imm = #0x18
700a599e: e7ff         	b	0x700a59a0 <Sciclient_rmClearInterruptRoute+0x80> @ imm = #-0x2
700a59a0: 980d         	ldr	r0, [sp, #0x34]
700a59a2: 6880         	ldr	r0, [r0, #0x8]
700a59a4: 2104         	movs	r1, #0x4
700a59a6: f00d f9bb    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0xd376
700a59aa: b128         	cbz	r0, 0x700a59b8 <Sciclient_rmClearInterruptRoute+0x98> @ imm = #0xa
700a59ac: e7ff         	b	0x700a59ae <Sciclient_rmClearInterruptRoute+0x8e> @ imm = #-0x2
700a59ae: 980d         	ldr	r0, [sp, #0x34]
700a59b0: 8a80         	ldrh	r0, [r0, #0x14]
700a59b2: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a59b6: e003         	b	0x700a59c0 <Sciclient_rmClearInterruptRoute+0xa0> @ imm = #0x6
700a59b8: 20ff         	movs	r0, #0xff
700a59ba: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a59be: e7ff         	b	0x700a59c0 <Sciclient_rmClearInterruptRoute+0xa0> @ imm = #-0x2
700a59c0: 980a         	ldr	r0, [sp, #0x28]
700a59c2: 2800         	cmp	r0, #0x0
700a59c4: d175         	bne	0x700a5ab2 <Sciclient_rmClearInterruptRoute+0x192> @ imm = #0xea
700a59c6: e7ff         	b	0x700a59c8 <Sciclient_rmClearInterruptRoute+0xa8> @ imm = #-0x2
700a59c8: 980d         	ldr	r0, [sp, #0x34]
700a59ca: 6880         	ldr	r0, [r0, #0x8]
700a59cc: 9002         	str	r0, [sp, #0x8]
700a59ce: f89d 0025    	ldrb.w	r0, [sp, #0x25]
700a59d2: f88d 000c    	strb.w	r0, [sp, #0xc]
700a59d6: 980d         	ldr	r0, [sp, #0x34]
700a59d8: 8980         	ldrh	r0, [r0, #0xc]
700a59da: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a59de: 980d         	ldr	r0, [sp, #0x34]
700a59e0: 89c0         	ldrh	r0, [r0, #0xe]
700a59e2: f8ad 0010    	strh.w	r0, [sp, #0x10]
700a59e6: 980d         	ldr	r0, [sp, #0x34]
700a59e8: 8a00         	ldrh	r0, [r0, #0x10]
700a59ea: f8ad 0012    	strh.w	r0, [sp, #0x12]
700a59ee: 980d         	ldr	r0, [sp, #0x34]
700a59f0: 8a40         	ldrh	r0, [r0, #0x12]
700a59f2: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a59f6: 980d         	ldr	r0, [sp, #0x34]
700a59f8: 8b00         	ldrh	r0, [r0, #0x18]
700a59fa: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a59fe: 980d         	ldr	r0, [sp, #0x34]
700a5a00: 8ac0         	ldrh	r0, [r0, #0x16]
700a5a02: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a5a06: 980d         	ldr	r0, [sp, #0x34]
700a5a08: 7e80         	ldrb	r0, [r0, #0x1a]
700a5a0a: f88d 001c    	strb.w	r0, [sp, #0x1c]
700a5a0e: 9802         	ldr	r0, [sp, #0x8]
700a5a10: f00a fa76    	bl	0x700aff00 <Sciclient_rmIrqCfgIsDirectNonEvent> @ imm = #0xa4ec
700a5a14: b310         	cbz	r0, 0x700a5a5c <Sciclient_rmClearInterruptRoute+0x13c> @ imm = #0x44
700a5a16: e7ff         	b	0x700a5a18 <Sciclient_rmClearInterruptRoute+0xf8> @ imm = #-0x2
700a5a18: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700a5a1c: f00d f830    	bl	0x700b2a80 <Sciclient_rmIaIsIa> @ imm = #0xd060
700a5a20: b168         	cbz	r0, 0x700a5a3e <Sciclient_rmClearInterruptRoute+0x11e> @ imm = #0x1a
700a5a22: e7ff         	b	0x700a5a24 <Sciclient_rmClearInterruptRoute+0x104> @ imm = #-0x2
700a5a24: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700a5a28: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a5a2c: f8bd 0010    	ldrh.w	r0, [sp, #0x10]
700a5a30: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a5a34: a802         	add	r0, sp, #0x8
700a5a36: f00b fa7b    	bl	0x700b0f30 <Sciclient_rmIrqUnmappedVintRouteDelete> @ imm = #0xb4f6
700a5a3a: 900a         	str	r0, [sp, #0x28]
700a5a3c: e00d         	b	0x700a5a5a <Sciclient_rmClearInterruptRoute+0x13a> @ imm = #0x1a
700a5a3e: a802         	add	r0, sp, #0x8
700a5a40: f7fb fff6    	bl	0x700a1a30 <Sciclient_rmIrqGetRoute> @ imm = #-0x4014
700a5a44: 900a         	str	r0, [sp, #0x28]
700a5a46: 980a         	ldr	r0, [sp, #0x28]
700a5a48: b930         	cbnz	r0, 0x700a5a58 <Sciclient_rmClearInterruptRoute+0x138> @ imm = #0xc
700a5a4a: e7ff         	b	0x700a5a4c <Sciclient_rmClearInterruptRoute+0x12c> @ imm = #-0x2
700a5a4c: a802         	add	r0, sp, #0x8
700a5a4e: 2100         	movs	r1, #0x0
700a5a50: f000 f906    	bl	0x700a5c60 <Sciclient_rmIrqDeleteRoute> @ imm = #0x20c
700a5a54: 900a         	str	r0, [sp, #0x28]
700a5a56: e7ff         	b	0x700a5a58 <Sciclient_rmClearInterruptRoute+0x138> @ imm = #-0x2
700a5a58: e7ff         	b	0x700a5a5a <Sciclient_rmClearInterruptRoute+0x13a> @ imm = #-0x2
700a5a5a: e029         	b	0x700a5ab0 <Sciclient_rmClearInterruptRoute+0x190> @ imm = #0x52
700a5a5c: 9802         	ldr	r0, [sp, #0x8]
700a5a5e: f00a fa17    	bl	0x700afe90 <Sciclient_rmIrqCfgIsDirectEvent> @ imm = #0xa42e
700a5a62: b928         	cbnz	r0, 0x700a5a70 <Sciclient_rmClearInterruptRoute+0x150> @ imm = #0xa
700a5a64: e7ff         	b	0x700a5a66 <Sciclient_rmClearInterruptRoute+0x146> @ imm = #-0x2
700a5a66: 9802         	ldr	r0, [sp, #0x8]
700a5a68: f00a fa82    	bl	0x700aff70 <Sciclient_rmIrqCfgIsEventToVintMappingOnly> @ imm = #0xa504
700a5a6c: b128         	cbz	r0, 0x700a5a7a <Sciclient_rmClearInterruptRoute+0x15a> @ imm = #0xa
700a5a6e: e7ff         	b	0x700a5a70 <Sciclient_rmClearInterruptRoute+0x150> @ imm = #-0x2
700a5a70: a802         	add	r0, sp, #0x8
700a5a72: f002 fbcd    	bl	0x700a8210 <Sciclient_rmIrqVintDelete> @ imm = #0x279a
700a5a76: 900a         	str	r0, [sp, #0x28]
700a5a78: e019         	b	0x700a5aae <Sciclient_rmClearInterruptRoute+0x18e> @ imm = #0x32
700a5a7a: 9802         	ldr	r0, [sp, #0x8]
700a5a7c: f00a fae8    	bl	0x700b0050 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent> @ imm = #0xa5d0
700a5a80: b128         	cbz	r0, 0x700a5a8e <Sciclient_rmClearInterruptRoute+0x16e> @ imm = #0xa
700a5a82: e7ff         	b	0x700a5a84 <Sciclient_rmClearInterruptRoute+0x164> @ imm = #-0x2
700a5a84: a802         	add	r0, sp, #0x8
700a5a86: f00b fa53    	bl	0x700b0f30 <Sciclient_rmIrqUnmappedVintRouteDelete> @ imm = #0xb4a6
700a5a8a: 900a         	str	r0, [sp, #0x28]
700a5a8c: e00e         	b	0x700a5aac <Sciclient_rmClearInterruptRoute+0x18c> @ imm = #0x1c
700a5a8e: 9802         	ldr	r0, [sp, #0x8]
700a5a90: f00a faa6    	bl	0x700affe0 <Sciclient_rmIrqCfgIsOesOnly> @ imm = #0xa54c
700a5a94: b128         	cbz	r0, 0x700a5aa2 <Sciclient_rmClearInterruptRoute+0x182> @ imm = #0xa
700a5a96: e7ff         	b	0x700a5a98 <Sciclient_rmClearInterruptRoute+0x178> @ imm = #-0x2
700a5a98: a802         	add	r0, sp, #0x8
700a5a9a: f00c fc41    	bl	0x700b2320 <Sciclient_rmIrqClearOesRegister> @ imm = #0xc882
700a5a9e: 900a         	str	r0, [sp, #0x28]
700a5aa0: e003         	b	0x700a5aaa <Sciclient_rmClearInterruptRoute+0x18a> @ imm = #0x6
700a5aa2: f06f 0001    	mvn	r0, #0x1
700a5aa6: 900a         	str	r0, [sp, #0x28]
700a5aa8: e7ff         	b	0x700a5aaa <Sciclient_rmClearInterruptRoute+0x18a> @ imm = #-0x2
700a5aaa: e7ff         	b	0x700a5aac <Sciclient_rmClearInterruptRoute+0x18c> @ imm = #-0x2
700a5aac: e7ff         	b	0x700a5aae <Sciclient_rmClearInterruptRoute+0x18e> @ imm = #-0x2
700a5aae: e7ff         	b	0x700a5ab0 <Sciclient_rmClearInterruptRoute+0x190> @ imm = #-0x2
700a5ab0: e7ff         	b	0x700a5ab2 <Sciclient_rmClearInterruptRoute+0x192> @ imm = #-0x2
700a5ab2: 980a         	ldr	r0, [sp, #0x28]
700a5ab4: b00e         	add	sp, #0x38
700a5ab6: bd80         	pop	{r7, pc}
		...

700a5ac0 <Udma_chConfigTx>:
700a5ac0: b580         	push	{r7, lr}
700a5ac2: b090         	sub	sp, #0x40
700a5ac4: 900f         	str	r0, [sp, #0x3c]
700a5ac6: 910e         	str	r1, [sp, #0x38]
700a5ac8: 2000         	movs	r0, #0x0
700a5aca: 900d         	str	r0, [sp, #0x34]
700a5acc: 980f         	ldr	r0, [sp, #0x3c]
700a5ace: 900b         	str	r0, [sp, #0x2c]
700a5ad0: 980b         	ldr	r0, [sp, #0x2c]
700a5ad2: b178         	cbz	r0, 0x700a5af4 <Udma_chConfigTx+0x34> @ imm = #0x1e
700a5ad4: e7ff         	b	0x700a5ad6 <Udma_chConfigTx+0x16> @ imm = #-0x2
700a5ad6: 980b         	ldr	r0, [sp, #0x2c]
700a5ad8: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700a5adc: f64a 31cd    	movw	r1, #0xabcd
700a5ae0: f6ca 31dc    	movt	r1, #0xabdc
700a5ae4: 4288         	cmp	r0, r1
700a5ae6: d105         	bne	0x700a5af4 <Udma_chConfigTx+0x34> @ imm = #0xa
700a5ae8: e7ff         	b	0x700a5aea <Udma_chConfigTx+0x2a> @ imm = #-0x2
700a5aea: 980b         	ldr	r0, [sp, #0x2c]
700a5aec: 7800         	ldrb	r0, [r0]
700a5aee: 07c0         	lsls	r0, r0, #0x1f
700a5af0: b920         	cbnz	r0, 0x700a5afc <Udma_chConfigTx+0x3c> @ imm = #0x8
700a5af2: e7ff         	b	0x700a5af4 <Udma_chConfigTx+0x34> @ imm = #-0x2
700a5af4: f06f 0001    	mvn	r0, #0x1
700a5af8: 900d         	str	r0, [sp, #0x34]
700a5afa: e7ff         	b	0x700a5afc <Udma_chConfigTx+0x3c> @ imm = #-0x2
700a5afc: 980d         	ldr	r0, [sp, #0x34]
700a5afe: b9a8         	cbnz	r0, 0x700a5b2c <Udma_chConfigTx+0x6c> @ imm = #0x2a
700a5b00: e7ff         	b	0x700a5b02 <Udma_chConfigTx+0x42> @ imm = #-0x2
700a5b02: 980b         	ldr	r0, [sp, #0x2c]
700a5b04: 6e80         	ldr	r0, [r0, #0x68]
700a5b06: 900c         	str	r0, [sp, #0x30]
700a5b08: 980c         	ldr	r0, [sp, #0x30]
700a5b0a: b150         	cbz	r0, 0x700a5b22 <Udma_chConfigTx+0x62> @ imm = #0x14
700a5b0c: e7ff         	b	0x700a5b0e <Udma_chConfigTx+0x4e> @ imm = #-0x2
700a5b0e: 980c         	ldr	r0, [sp, #0x30]
700a5b10: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a5b14: f64a 31cd    	movw	r1, #0xabcd
700a5b18: f6ca 31dc    	movt	r1, #0xabdc
700a5b1c: 4288         	cmp	r0, r1
700a5b1e: d004         	beq	0x700a5b2a <Udma_chConfigTx+0x6a> @ imm = #0x8
700a5b20: e7ff         	b	0x700a5b22 <Udma_chConfigTx+0x62> @ imm = #-0x2
700a5b22: f04f 30ff    	mov.w	r0, #0xffffffff
700a5b26: 900d         	str	r0, [sp, #0x34]
700a5b28: e7ff         	b	0x700a5b2a <Udma_chConfigTx+0x6a> @ imm = #-0x2
700a5b2a: e7ff         	b	0x700a5b2c <Udma_chConfigTx+0x6c> @ imm = #-0x2
700a5b2c: 980d         	ldr	r0, [sp, #0x34]
700a5b2e: 2800         	cmp	r0, #0x0
700a5b30: f040 808e    	bne.w	0x700a5c50 <Udma_chConfigTx+0x190> @ imm = #0x11c
700a5b34: e7ff         	b	0x700a5b36 <Udma_chConfigTx+0x76> @ imm = #-0x2
700a5b36: f647 70ff    	movw	r0, #0x7fff
700a5b3a: 9004         	str	r0, [sp, #0x10]
700a5b3c: 980c         	ldr	r0, [sp, #0x30]
700a5b3e: f8b0 00e2    	ldrh.w	r0, [r0, #0xe2]
700a5b42: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a5b46: 980b         	ldr	r0, [sp, #0x2c]
700a5b48: 6ec0         	ldr	r0, [r0, #0x6c]
700a5b4a: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a5b4e: 980e         	ldr	r0, [sp, #0x38]
700a5b50: 7800         	ldrb	r0, [r0]
700a5b52: f88d 0018    	strb.w	r0, [sp, #0x18]
700a5b56: 980e         	ldr	r0, [sp, #0x38]
700a5b58: 7840         	ldrb	r0, [r0, #0x1]
700a5b5a: f88d 0019    	strb.w	r0, [sp, #0x19]
700a5b5e: 980e         	ldr	r0, [sp, #0x38]
700a5b60: 7880         	ldrb	r0, [r0, #0x2]
700a5b62: f88d 001a    	strb.w	r0, [sp, #0x1a]
700a5b66: 980e         	ldr	r0, [sp, #0x38]
700a5b68: 78c0         	ldrb	r0, [r0, #0x3]
700a5b6a: f88d 001b    	strb.w	r0, [sp, #0x1b]
700a5b6e: 980e         	ldr	r0, [sp, #0x38]
700a5b70: 7900         	ldrb	r0, [r0, #0x4]
700a5b72: f88d 001c    	strb.w	r0, [sp, #0x1c]
700a5b76: 980e         	ldr	r0, [sp, #0x38]
700a5b78: 88c0         	ldrh	r0, [r0, #0x6]
700a5b7a: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a5b7e: 980e         	ldr	r0, [sp, #0x38]
700a5b80: 7a00         	ldrb	r0, [r0, #0x8]
700a5b82: f88d 0023    	strb.w	r0, [sp, #0x23]
700a5b86: 980e         	ldr	r0, [sp, #0x38]
700a5b88: 7a40         	ldrb	r0, [r0, #0x9]
700a5b8a: f88d 0024    	strb.w	r0, [sp, #0x24]
700a5b8e: 980e         	ldr	r0, [sp, #0x38]
700a5b90: 7a80         	ldrb	r0, [r0, #0xa]
700a5b92: f88d 0025    	strb.w	r0, [sp, #0x25]
700a5b96: 980e         	ldr	r0, [sp, #0x38]
700a5b98: 89c0         	ldrh	r0, [r0, #0xe]
700a5b9a: f8ad 0026    	strh.w	r0, [sp, #0x26]
700a5b9e: 980e         	ldr	r0, [sp, #0x38]
700a5ba0: 7c00         	ldrb	r0, [r0, #0x10]
700a5ba2: f88d 0029    	strb.w	r0, [sp, #0x29]
700a5ba6: 980e         	ldr	r0, [sp, #0x38]
700a5ba8: 7ac0         	ldrb	r0, [r0, #0xb]
700a5baa: f88d 0028    	strb.w	r0, [sp, #0x28]
700a5bae: 980e         	ldr	r0, [sp, #0x38]
700a5bb0: 7b00         	ldrb	r0, [r0, #0xc]
700a5bb2: f88d 0020    	strb.w	r0, [sp, #0x20]
700a5bb6: 980c         	ldr	r0, [sp, #0x30]
700a5bb8: 6800         	ldr	r0, [r0]
700a5bba: 2801         	cmp	r0, #0x1
700a5bbc: d11d         	bne	0x700a5bfa <Udma_chConfigTx+0x13a> @ imm = #0x3a
700a5bbe: e7ff         	b	0x700a5bc0 <Udma_chConfigTx+0x100> @ imm = #-0x2
700a5bc0: 980b         	ldr	r0, [sp, #0x2c]
700a5bc2: 7800         	ldrb	r0, [r0]
700a5bc4: 0740         	lsls	r0, r0, #0x1d
700a5bc6: 2800         	cmp	r0, #0x0
700a5bc8: d508         	bpl	0x700a5bdc <Udma_chConfigTx+0x11c> @ imm = #0x10
700a5bca: e7ff         	b	0x700a5bcc <Udma_chConfigTx+0x10c> @ imm = #-0x2
700a5bcc: 9804         	ldr	r0, [sp, #0x10]
700a5bce: f440 3080    	orr	r0, r0, #0x10000
700a5bd2: 9004         	str	r0, [sp, #0x10]
700a5bd4: 2001         	movs	r0, #0x1
700a5bd6: f88d 002b    	strb.w	r0, [sp, #0x2b]
700a5bda: e00d         	b	0x700a5bf8 <Udma_chConfigTx+0x138> @ imm = #0x1a
700a5bdc: 980b         	ldr	r0, [sp, #0x2c]
700a5bde: 7800         	ldrb	r0, [r0]
700a5be0: 07c0         	lsls	r0, r0, #0x1f
700a5be2: b140         	cbz	r0, 0x700a5bf6 <Udma_chConfigTx+0x136> @ imm = #0x10
700a5be4: e7ff         	b	0x700a5be6 <Udma_chConfigTx+0x126> @ imm = #-0x2
700a5be6: 9804         	ldr	r0, [sp, #0x10]
700a5be8: f440 3080    	orr	r0, r0, #0x10000
700a5bec: 9004         	str	r0, [sp, #0x10]
700a5bee: 2000         	movs	r0, #0x0
700a5bf0: f88d 002b    	strb.w	r0, [sp, #0x2b]
700a5bf4: e7ff         	b	0x700a5bf6 <Udma_chConfigTx+0x136> @ imm = #-0x2
700a5bf6: e7ff         	b	0x700a5bf8 <Udma_chConfigTx+0x138> @ imm = #-0x2
700a5bf8: e7ff         	b	0x700a5bfa <Udma_chConfigTx+0x13a> @ imm = #-0x2
700a5bfa: 980b         	ldr	r0, [sp, #0x2c]
700a5bfc: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a5c00: b158         	cbz	r0, 0x700a5c1a <Udma_chConfigTx+0x15a> @ imm = #0x16
700a5c02: e7ff         	b	0x700a5c04 <Udma_chConfigTx+0x144> @ imm = #-0x2
700a5c04: 980b         	ldr	r0, [sp, #0x2c]
700a5c06: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700a5c0a: 8880         	ldrh	r0, [r0, #0x4]
700a5c0c: f8ad 0021    	strh.w	r0, [sp, #0x21]
700a5c10: 980e         	ldr	r0, [sp, #0x38]
700a5c12: 7c40         	ldrb	r0, [r0, #0x11]
700a5c14: f88d 001d    	strb.w	r0, [sp, #0x1d]
700a5c18: e007         	b	0x700a5c2a <Udma_chConfigTx+0x16a> @ imm = #0xe
700a5c1a: f64f 70ff    	movw	r0, #0xffff
700a5c1e: f8ad 0021    	strh.w	r0, [sp, #0x21]
700a5c22: 2001         	movs	r0, #0x1
700a5c24: f88d 001d    	strb.w	r0, [sp, #0x1d]
700a5c28: e7ff         	b	0x700a5c2a <Udma_chConfigTx+0x16a> @ imm = #-0x2
700a5c2a: a802         	add	r0, sp, #0x8
700a5c2c: 4669         	mov	r1, sp
700a5c2e: f04f 32ff    	mov.w	r2, #0xffffffff
700a5c32: f00b fa6d    	bl	0x700b1110 <Sciclient_rmUdmapTxChCfg> @ imm = #0xb4da
700a5c36: 900d         	str	r0, [sp, #0x34]
700a5c38: 980d         	ldr	r0, [sp, #0x34]
700a5c3a: b108         	cbz	r0, 0x700a5c40 <Udma_chConfigTx+0x180> @ imm = #0x2
700a5c3c: e7ff         	b	0x700a5c3e <Udma_chConfigTx+0x17e> @ imm = #-0x2
700a5c3e: e7ff         	b	0x700a5c40 <Udma_chConfigTx+0x180> @ imm = #-0x2
700a5c40: 980b         	ldr	r0, [sp, #0x2c]
700a5c42: f500 70f2    	add.w	r0, r0, #0x1e4
700a5c46: 990e         	ldr	r1, [sp, #0x38]
700a5c48: 2212         	movs	r2, #0x12
700a5c4a: f7fb e828    	blx	0x700a0c9c <__aeabi_memcpy8> @ imm = #-0x4fb0
700a5c4e: e7ff         	b	0x700a5c50 <Udma_chConfigTx+0x190> @ imm = #-0x2
700a5c50: 980d         	ldr	r0, [sp, #0x34]
700a5c52: b010         	add	sp, #0x40
700a5c54: bd80         	pop	{r7, pc}
		...
700a5c5e: 0000         	movs	r0, r0

700a5c60 <Sciclient_rmIrqDeleteRoute>:
700a5c60: b580         	push	{r7, lr}
700a5c62: b090         	sub	sp, #0x40
700a5c64: 900f         	str	r0, [sp, #0x3c]
700a5c66: f88d 103b    	strb.w	r1, [sp, #0x3b]
700a5c6a: 2000         	movs	r0, #0x0
700a5c6c: 900d         	str	r0, [sp, #0x34]
700a5c6e: 9002         	str	r0, [sp, #0x8]
700a5c70: 9001         	str	r0, [sp, #0x4]
700a5c72: f8ad 0032    	strh.w	r0, [sp, #0x32]
700a5c76: e7ff         	b	0x700a5c78 <Sciclient_rmIrqDeleteRoute+0x18> @ imm = #-0x2
700a5c78: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a5c7c: 9000         	str	r0, [sp]
700a5c7e: f00d ff67    	bl	0x700b3b50 <Sciclient_rmPsGetPsp> @ imm = #0xdece
700a5c82: 4601         	mov	r1, r0
700a5c84: 9800         	ldr	r0, [sp]
700a5c86: 4288         	cmp	r0, r1
700a5c88: f280 80ac    	bge.w	0x700a5de4 <Sciclient_rmIrqDeleteRoute+0x184> @ imm = #0x158
700a5c8c: e7ff         	b	0x700a5c8e <Sciclient_rmIrqDeleteRoute+0x2e> @ imm = #-0x2
700a5c8e: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a5c92: f00d fbdd    	bl	0x700b3450 <Sciclient_rmPsGetIrqNode> @ imm = #0xd7ba
700a5c96: 900b         	str	r0, [sp, #0x2c]
700a5c98: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a5c9c: f00c f9a0    	bl	0x700b1fe0 <Sciclient_rmPsGetInp> @ imm = #0xc340
700a5ca0: f8ad 002a    	strh.w	r0, [sp, #0x2a]
700a5ca4: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a5ca8: f00c f9ba    	bl	0x700b2020 <Sciclient_rmPsGetOutp> @ imm = #0xc374
700a5cac: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a5cb0: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a5cb4: 2800         	cmp	r0, #0x0
700a5cb6: d156         	bne	0x700a5d66 <Sciclient_rmIrqDeleteRoute+0x106> @ imm = #0xac
700a5cb8: e7ff         	b	0x700a5cba <Sciclient_rmIrqDeleteRoute+0x5a> @ imm = #-0x2
700a5cba: 980b         	ldr	r0, [sp, #0x2c]
700a5cbc: 8800         	ldrh	r0, [r0]
700a5cbe: f00c fedf    	bl	0x700b2a80 <Sciclient_rmIaIsIa> @ imm = #0xcdbe
700a5cc2: 2800         	cmp	r0, #0x0
700a5cc4: d04f         	beq	0x700a5d66 <Sciclient_rmIrqDeleteRoute+0x106> @ imm = #0x9e
700a5cc6: e7ff         	b	0x700a5cc8 <Sciclient_rmIrqDeleteRoute+0x68> @ imm = #-0x2
700a5cc8: f89d 003b    	ldrb.w	r0, [sp, #0x3b]
700a5ccc: 07c0         	lsls	r0, r0, #0x1f
700a5cce: 2800         	cmp	r0, #0x0
700a5cd0: d049         	beq	0x700a5d66 <Sciclient_rmIrqDeleteRoute+0x106> @ imm = #0x92
700a5cd2: e7ff         	b	0x700a5cd4 <Sciclient_rmIrqDeleteRoute+0x74> @ imm = #-0x2
700a5cd4: 203c         	movs	r0, #0x3c
700a5cd6: f2c8 0000    	movt	r0, #0x8000
700a5cda: 9005         	str	r0, [sp, #0x14]
700a5cdc: 980f         	ldr	r0, [sp, #0x3c]
700a5cde: 7900         	ldrb	r0, [r0, #0x4]
700a5ce0: f88d 0027    	strb.w	r0, [sp, #0x27]
700a5ce4: 980f         	ldr	r0, [sp, #0x3c]
700a5ce6: 88c0         	ldrh	r0, [r0, #0x6]
700a5ce8: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a5cec: 980f         	ldr	r0, [sp, #0x3c]
700a5cee: 8900         	ldrh	r0, [r0, #0x8]
700a5cf0: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a5cf4: 980f         	ldr	r0, [sp, #0x3c]
700a5cf6: 8a00         	ldrh	r0, [r0, #0x10]
700a5cf8: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a5cfc: f8bd 0028    	ldrh.w	r0, [sp, #0x28]
700a5d00: f8ad 0022    	strh.w	r0, [sp, #0x22]
700a5d04: f8bd 002a    	ldrh.w	r0, [sp, #0x2a]
700a5d08: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a5d0c: 980f         	ldr	r0, [sp, #0x3c]
700a5d0e: 7d00         	ldrb	r0, [r0, #0x14]
700a5d10: f88d 0026    	strb.w	r0, [sp, #0x26]
700a5d14: a803         	add	r0, sp, #0xc
700a5d16: f04f 31ff    	mov.w	r1, #0xffffffff
700a5d1a: f00b fa51    	bl	0x700b11c0 <Sciclient_rmIrqReleaseRaw> @ imm = #0xb4a2
700a5d1e: 900d         	str	r0, [sp, #0x34]
700a5d20: 980d         	ldr	r0, [sp, #0x34]
700a5d22: b9f8         	cbnz	r0, 0x700a5d64 <Sciclient_rmIrqDeleteRoute+0x104> @ imm = #0x3e
700a5d24: e7ff         	b	0x700a5d26 <Sciclient_rmIrqDeleteRoute+0xc6> @ imm = #-0x2
700a5d26: 980b         	ldr	r0, [sp, #0x2c]
700a5d28: 8800         	ldrh	r0, [r0]
700a5d2a: f00a ff21    	bl	0x700b0b70 <Sciclient_rmIaGetInst> @ imm = #0xae42
700a5d2e: 9002         	str	r0, [sp, #0x8]
700a5d30: 9802         	ldr	r0, [sp, #0x8]
700a5d32: b1b0         	cbz	r0, 0x700a5d62 <Sciclient_rmIrqDeleteRoute+0x102> @ imm = #0x2c
700a5d34: e7ff         	b	0x700a5d36 <Sciclient_rmIrqDeleteRoute+0xd6> @ imm = #-0x2
700a5d36: 9802         	ldr	r0, [sp, #0x8]
700a5d38: 6901         	ldr	r1, [r0, #0x10]
700a5d3a: f8bd 2028    	ldrh.w	r2, [sp, #0x28]
700a5d3e: 5c88         	ldrb	r0, [r1, r2]
700a5d40: 3801         	subs	r0, #0x1
700a5d42: 5488         	strb	r0, [r1, r2]
700a5d44: 9a02         	ldr	r2, [sp, #0x8]
700a5d46: 8a90         	ldrh	r0, [r2, #0x14]
700a5d48: f8bd 102a    	ldrh.w	r1, [sp, #0x2a]
700a5d4c: 8912         	ldrh	r2, [r2, #0x8]
700a5d4e: 1a89         	subs	r1, r1, r2
700a5d50: 4288         	cmp	r0, r1
700a5d52: d105         	bne	0x700a5d60 <Sciclient_rmIrqDeleteRoute+0x100> @ imm = #0xa
700a5d54: e7ff         	b	0x700a5d56 <Sciclient_rmIrqDeleteRoute+0xf6> @ imm = #-0x2
700a5d56: 9902         	ldr	r1, [sp, #0x8]
700a5d58: f64f 70ff    	movw	r0, #0xffff
700a5d5c: 8288         	strh	r0, [r1, #0x14]
700a5d5e: e7ff         	b	0x700a5d60 <Sciclient_rmIrqDeleteRoute+0x100> @ imm = #-0x2
700a5d60: e7ff         	b	0x700a5d62 <Sciclient_rmIrqDeleteRoute+0x102> @ imm = #-0x2
700a5d62: e7ff         	b	0x700a5d64 <Sciclient_rmIrqDeleteRoute+0x104> @ imm = #-0x2
700a5d64: e7ff         	b	0x700a5d66 <Sciclient_rmIrqDeleteRoute+0x106> @ imm = #-0x2
700a5d66: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a5d6a: b3a0         	cbz	r0, 0x700a5dd6 <Sciclient_rmIrqDeleteRoute+0x176> @ imm = #0x68
700a5d6c: e7ff         	b	0x700a5d6e <Sciclient_rmIrqDeleteRoute+0x10e> @ imm = #-0x2
700a5d6e: 2003         	movs	r0, #0x3
700a5d70: f2c8 0000    	movt	r0, #0x8000
700a5d74: 9005         	str	r0, [sp, #0x14]
700a5d76: 980f         	ldr	r0, [sp, #0x3c]
700a5d78: 7900         	ldrb	r0, [r0, #0x4]
700a5d7a: f88d 0027    	strb.w	r0, [sp, #0x27]
700a5d7e: 980b         	ldr	r0, [sp, #0x2c]
700a5d80: 8800         	ldrh	r0, [r0]
700a5d82: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a5d86: f8bd 002a    	ldrh.w	r0, [sp, #0x2a]
700a5d8a: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a5d8e: 980b         	ldr	r0, [sp, #0x2c]
700a5d90: 8800         	ldrh	r0, [r0]
700a5d92: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a5d96: f8bd 0028    	ldrh.w	r0, [sp, #0x28]
700a5d9a: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a5d9e: a803         	add	r0, sp, #0xc
700a5da0: f04f 31ff    	mov.w	r1, #0xffffffff
700a5da4: f00b fa0c    	bl	0x700b11c0 <Sciclient_rmIrqReleaseRaw> @ imm = #0xb418
700a5da8: 900d         	str	r0, [sp, #0x34]
700a5daa: 980d         	ldr	r0, [sp, #0x34]
700a5dac: b990         	cbnz	r0, 0x700a5dd4 <Sciclient_rmIrqDeleteRoute+0x174> @ imm = #0x24
700a5dae: e7ff         	b	0x700a5db0 <Sciclient_rmIrqDeleteRoute+0x150> @ imm = #-0x2
700a5db0: f8bd 0028    	ldrh.w	r0, [sp, #0x28]
700a5db4: b970         	cbnz	r0, 0x700a5dd4 <Sciclient_rmIrqDeleteRoute+0x174> @ imm = #0x1c
700a5db6: e7ff         	b	0x700a5db8 <Sciclient_rmIrqDeleteRoute+0x158> @ imm = #-0x2
700a5db8: 980b         	ldr	r0, [sp, #0x2c]
700a5dba: 8800         	ldrh	r0, [r0]
700a5dbc: f00a fa28    	bl	0x700b0210 <Sciclient_rmIrGetInst> @ imm = #0xa450
700a5dc0: 9001         	str	r0, [sp, #0x4]
700a5dc2: 9801         	ldr	r0, [sp, #0x4]
700a5dc4: b128         	cbz	r0, 0x700a5dd2 <Sciclient_rmIrqDeleteRoute+0x172> @ imm = #0xa
700a5dc6: e7ff         	b	0x700a5dc8 <Sciclient_rmIrqDeleteRoute+0x168> @ imm = #-0x2
700a5dc8: 9901         	ldr	r1, [sp, #0x4]
700a5dca: f64f 70ff    	movw	r0, #0xffff
700a5dce: 8188         	strh	r0, [r1, #0xc]
700a5dd0: e7ff         	b	0x700a5dd2 <Sciclient_rmIrqDeleteRoute+0x172> @ imm = #-0x2
700a5dd2: e7ff         	b	0x700a5dd4 <Sciclient_rmIrqDeleteRoute+0x174> @ imm = #-0x2
700a5dd4: e7ff         	b	0x700a5dd6 <Sciclient_rmIrqDeleteRoute+0x176> @ imm = #-0x2
700a5dd6: e7ff         	b	0x700a5dd8 <Sciclient_rmIrqDeleteRoute+0x178> @ imm = #-0x2
700a5dd8: f8bd 0032    	ldrh.w	r0, [sp, #0x32]
700a5ddc: 3001         	adds	r0, #0x1
700a5dde: f8ad 0032    	strh.w	r0, [sp, #0x32]
700a5de2: e749         	b	0x700a5c78 <Sciclient_rmIrqDeleteRoute+0x18> @ imm = #-0x16e
700a5de4: 980d         	ldr	r0, [sp, #0x34]
700a5de6: b010         	add	sp, #0x40
700a5de8: bd80         	pop	{r7, pc}
700a5dea: 0000         	movs	r0, r0
700a5dec: 0000         	movs	r0, r0
700a5dee: 0000         	movs	r0, r0

700a5df0 <Sciclient_rmProgramInterruptRoute>:
700a5df0: b580         	push	{r7, lr}
700a5df2: b08e         	sub	sp, #0x38
700a5df4: 900d         	str	r0, [sp, #0x34]
700a5df6: 910c         	str	r1, [sp, #0x30]
700a5df8: 920b         	str	r2, [sp, #0x2c]
700a5dfa: 2000         	movs	r0, #0x0
700a5dfc: 9001         	str	r0, [sp, #0x4]
700a5dfe: 900a         	str	r0, [sp, #0x28]
700a5e00: f44f 5180    	mov.w	r1, #0x1000
700a5e04: f8ad 1026    	strh.w	r1, [sp, #0x26]
700a5e08: 9008         	str	r0, [sp, #0x20]
700a5e0a: 9007         	str	r0, [sp, #0x1c]
700a5e0c: 9006         	str	r0, [sp, #0x18]
700a5e0e: 9005         	str	r0, [sp, #0x14]
700a5e10: 9004         	str	r0, [sp, #0x10]
700a5e12: 9003         	str	r0, [sp, #0xc]
700a5e14: 9002         	str	r0, [sp, #0x8]
700a5e16: 980d         	ldr	r0, [sp, #0x34]
700a5e18: b118         	cbz	r0, 0x700a5e22 <Sciclient_rmProgramInterruptRoute+0x32> @ imm = #0x6
700a5e1a: e7ff         	b	0x700a5e1c <Sciclient_rmProgramInterruptRoute+0x2c> @ imm = #-0x2
700a5e1c: 980c         	ldr	r0, [sp, #0x30]
700a5e1e: b920         	cbnz	r0, 0x700a5e2a <Sciclient_rmProgramInterruptRoute+0x3a> @ imm = #0x8
700a5e20: e7ff         	b	0x700a5e22 <Sciclient_rmProgramInterruptRoute+0x32> @ imm = #-0x2
700a5e22: f06f 0001    	mvn	r0, #0x1
700a5e26: 900a         	str	r0, [sp, #0x28]
700a5e28: e7ff         	b	0x700a5e2a <Sciclient_rmProgramInterruptRoute+0x3a> @ imm = #-0x2
700a5e2a: 980a         	ldr	r0, [sp, #0x28]
700a5e2c: b968         	cbnz	r0, 0x700a5e4a <Sciclient_rmProgramInterruptRoute+0x5a> @ imm = #0x1a
700a5e2e: e7ff         	b	0x700a5e30 <Sciclient_rmProgramInterruptRoute+0x40> @ imm = #-0x2
700a5e30: 980d         	ldr	r0, [sp, #0x34]
700a5e32: 6880         	ldr	r0, [r0, #0x8]
700a5e34: f04f 4100    	mov.w	r1, #0x80000000
700a5e38: f00c ff72    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0xcee4
700a5e3c: b128         	cbz	r0, 0x700a5e4a <Sciclient_rmProgramInterruptRoute+0x5a> @ imm = #0xa
700a5e3e: e7ff         	b	0x700a5e40 <Sciclient_rmProgramInterruptRoute+0x50> @ imm = #-0x2
700a5e40: 980d         	ldr	r0, [sp, #0x34]
700a5e42: 7ec0         	ldrb	r0, [r0, #0x1b]
700a5e44: f88d 0025    	strb.w	r0, [sp, #0x25]
700a5e48: e00f         	b	0x700a5e6a <Sciclient_rmProgramInterruptRoute+0x7a> @ imm = #0x1e
700a5e4a: f8bd 0026    	ldrh.w	r0, [sp, #0x26]
700a5e4e: f005 fd37    	bl	0x700ab8c0 <Sciclient_getCurrentContext> @ imm = #0x5a6e
700a5e52: eb00 0140    	add.w	r1, r0, r0, lsl #1
700a5e56: f245 4038    	movw	r0, #0x5438
700a5e5a: f2c7 000b    	movt	r0, #0x700b
700a5e5e: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a5e62: 6840         	ldr	r0, [r0, #0x4]
700a5e64: f88d 0025    	strb.w	r0, [sp, #0x25]
700a5e68: e7ff         	b	0x700a5e6a <Sciclient_rmProgramInterruptRoute+0x7a> @ imm = #-0x2
700a5e6a: 980a         	ldr	r0, [sp, #0x28]
700a5e6c: b960         	cbnz	r0, 0x700a5e88 <Sciclient_rmProgramInterruptRoute+0x98> @ imm = #0x18
700a5e6e: e7ff         	b	0x700a5e70 <Sciclient_rmProgramInterruptRoute+0x80> @ imm = #-0x2
700a5e70: 980d         	ldr	r0, [sp, #0x34]
700a5e72: 6880         	ldr	r0, [r0, #0x8]
700a5e74: 2104         	movs	r1, #0x4
700a5e76: f00c ff53    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0xcea6
700a5e7a: b128         	cbz	r0, 0x700a5e88 <Sciclient_rmProgramInterruptRoute+0x98> @ imm = #0xa
700a5e7c: e7ff         	b	0x700a5e7e <Sciclient_rmProgramInterruptRoute+0x8e> @ imm = #-0x2
700a5e7e: 980d         	ldr	r0, [sp, #0x34]
700a5e80: 8a80         	ldrh	r0, [r0, #0x14]
700a5e82: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a5e86: e003         	b	0x700a5e90 <Sciclient_rmProgramInterruptRoute+0xa0> @ imm = #0x6
700a5e88: 20ff         	movs	r0, #0xff
700a5e8a: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a5e8e: e7ff         	b	0x700a5e90 <Sciclient_rmProgramInterruptRoute+0xa0> @ imm = #-0x2
700a5e90: 980a         	ldr	r0, [sp, #0x28]
700a5e92: 2800         	cmp	r0, #0x0
700a5e94: d16e         	bne	0x700a5f74 <Sciclient_rmProgramInterruptRoute+0x184> @ imm = #0xdc
700a5e96: e7ff         	b	0x700a5e98 <Sciclient_rmProgramInterruptRoute+0xa8> @ imm = #-0x2
700a5e98: 980d         	ldr	r0, [sp, #0x34]
700a5e9a: 6880         	ldr	r0, [r0, #0x8]
700a5e9c: 9002         	str	r0, [sp, #0x8]
700a5e9e: f89d 0025    	ldrb.w	r0, [sp, #0x25]
700a5ea2: f88d 000c    	strb.w	r0, [sp, #0xc]
700a5ea6: 980d         	ldr	r0, [sp, #0x34]
700a5ea8: 8980         	ldrh	r0, [r0, #0xc]
700a5eaa: f8ad 000e    	strh.w	r0, [sp, #0xe]
700a5eae: 980d         	ldr	r0, [sp, #0x34]
700a5eb0: 89c0         	ldrh	r0, [r0, #0xe]
700a5eb2: f8ad 0010    	strh.w	r0, [sp, #0x10]
700a5eb6: 980d         	ldr	r0, [sp, #0x34]
700a5eb8: 8a00         	ldrh	r0, [r0, #0x10]
700a5eba: f8ad 0012    	strh.w	r0, [sp, #0x12]
700a5ebe: 980d         	ldr	r0, [sp, #0x34]
700a5ec0: 8a40         	ldrh	r0, [r0, #0x12]
700a5ec2: f8ad 0014    	strh.w	r0, [sp, #0x14]
700a5ec6: 980d         	ldr	r0, [sp, #0x34]
700a5ec8: 8b00         	ldrh	r0, [r0, #0x18]
700a5eca: f8ad 0016    	strh.w	r0, [sp, #0x16]
700a5ece: 980d         	ldr	r0, [sp, #0x34]
700a5ed0: 8ac0         	ldrh	r0, [r0, #0x16]
700a5ed2: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a5ed6: 980d         	ldr	r0, [sp, #0x34]
700a5ed8: 7e80         	ldrb	r0, [r0, #0x1a]
700a5eda: f88d 001c    	strb.w	r0, [sp, #0x1c]
700a5ede: 980c         	ldr	r0, [sp, #0x30]
700a5ee0: 9008         	str	r0, [sp, #0x20]
700a5ee2: 9802         	ldr	r0, [sp, #0x8]
700a5ee4: f00a f80c    	bl	0x700aff00 <Sciclient_rmIrqCfgIsDirectNonEvent> @ imm = #0xa018
700a5ee8: b1c8         	cbz	r0, 0x700a5f1e <Sciclient_rmProgramInterruptRoute+0x12e> @ imm = #0x32
700a5eea: e7ff         	b	0x700a5eec <Sciclient_rmProgramInterruptRoute+0xfc> @ imm = #-0x2
700a5eec: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700a5ef0: f00c fdc6    	bl	0x700b2a80 <Sciclient_rmIaIsIa> @ imm = #0xcb8c
700a5ef4: b128         	cbz	r0, 0x700a5f02 <Sciclient_rmProgramInterruptRoute+0x112> @ imm = #0xa
700a5ef6: e7ff         	b	0x700a5ef8 <Sciclient_rmProgramInterruptRoute+0x108> @ imm = #-0x2
700a5ef8: f8bd 0010    	ldrh.w	r0, [sp, #0x10]
700a5efc: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a5f00: e7ff         	b	0x700a5f02 <Sciclient_rmProgramInterruptRoute+0x112> @ imm = #-0x2
700a5f02: a802         	add	r0, sp, #0x8
700a5f04: f7fd f9e4    	bl	0x700a32d0 <Sciclient_rmIrqFindRoute> @ imm = #-0x2c38
700a5f08: 900a         	str	r0, [sp, #0x28]
700a5f0a: 980a         	ldr	r0, [sp, #0x28]
700a5f0c: b930         	cbnz	r0, 0x700a5f1c <Sciclient_rmProgramInterruptRoute+0x12c> @ imm = #0xc
700a5f0e: e7ff         	b	0x700a5f10 <Sciclient_rmProgramInterruptRoute+0x120> @ imm = #-0x2
700a5f10: a802         	add	r0, sp, #0x8
700a5f12: 2100         	movs	r1, #0x0
700a5f14: f000 f8fc    	bl	0x700a6110 <Sciclient_rmIrqProgramRoute> @ imm = #0x1f8
700a5f18: 900a         	str	r0, [sp, #0x28]
700a5f1a: e7ff         	b	0x700a5f1c <Sciclient_rmProgramInterruptRoute+0x12c> @ imm = #-0x2
700a5f1c: e029         	b	0x700a5f72 <Sciclient_rmProgramInterruptRoute+0x182> @ imm = #0x52
700a5f1e: 9802         	ldr	r0, [sp, #0x8]
700a5f20: f009 ffb6    	bl	0x700afe90 <Sciclient_rmIrqCfgIsDirectEvent> @ imm = #0x9f6c
700a5f24: b928         	cbnz	r0, 0x700a5f32 <Sciclient_rmProgramInterruptRoute+0x142> @ imm = #0xa
700a5f26: e7ff         	b	0x700a5f28 <Sciclient_rmProgramInterruptRoute+0x138> @ imm = #-0x2
700a5f28: 9802         	ldr	r0, [sp, #0x8]
700a5f2a: f00a f821    	bl	0x700aff70 <Sciclient_rmIrqCfgIsEventToVintMappingOnly> @ imm = #0xa042
700a5f2e: b128         	cbz	r0, 0x700a5f3c <Sciclient_rmProgramInterruptRoute+0x14c> @ imm = #0xa
700a5f30: e7ff         	b	0x700a5f32 <Sciclient_rmProgramInterruptRoute+0x142> @ imm = #-0x2
700a5f32: a802         	add	r0, sp, #0x8
700a5f34: f003 fb84    	bl	0x700a9640 <Sciclient_rmIrqVintAdd> @ imm = #0x3708
700a5f38: 900a         	str	r0, [sp, #0x28]
700a5f3a: e019         	b	0x700a5f70 <Sciclient_rmProgramInterruptRoute+0x180> @ imm = #0x32
700a5f3c: 9802         	ldr	r0, [sp, #0x8]
700a5f3e: f00a f887    	bl	0x700b0050 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent> @ imm = #0xa10e
700a5f42: b128         	cbz	r0, 0x700a5f50 <Sciclient_rmProgramInterruptRoute+0x160> @ imm = #0xa
700a5f44: e7ff         	b	0x700a5f46 <Sciclient_rmProgramInterruptRoute+0x156> @ imm = #-0x2
700a5f46: a802         	add	r0, sp, #0x8
700a5f48: f00b fa5a    	bl	0x700b1400 <Sciclient_rmUnmappedVintRouteCreate> @ imm = #0xb4b4
700a5f4c: 900a         	str	r0, [sp, #0x28]
700a5f4e: e00e         	b	0x700a5f6e <Sciclient_rmProgramInterruptRoute+0x17e> @ imm = #0x1c
700a5f50: 9802         	ldr	r0, [sp, #0x8]
700a5f52: f00a f845    	bl	0x700affe0 <Sciclient_rmIrqCfgIsOesOnly> @ imm = #0xa08a
700a5f56: b128         	cbz	r0, 0x700a5f64 <Sciclient_rmProgramInterruptRoute+0x174> @ imm = #0xa
700a5f58: e7ff         	b	0x700a5f5a <Sciclient_rmProgramInterruptRoute+0x16a> @ imm = #-0x2
700a5f5a: a802         	add	r0, sp, #0x8
700a5f5c: f00c f800    	bl	0x700b1f60 <Sciclient_rmIrqProgramOesRegister> @ imm = #0xc000
700a5f60: 900a         	str	r0, [sp, #0x28]
700a5f62: e003         	b	0x700a5f6c <Sciclient_rmProgramInterruptRoute+0x17c> @ imm = #0x6
700a5f64: f06f 0001    	mvn	r0, #0x1
700a5f68: 900a         	str	r0, [sp, #0x28]
700a5f6a: e7ff         	b	0x700a5f6c <Sciclient_rmProgramInterruptRoute+0x17c> @ imm = #-0x2
700a5f6c: e7ff         	b	0x700a5f6e <Sciclient_rmProgramInterruptRoute+0x17e> @ imm = #-0x2
700a5f6e: e7ff         	b	0x700a5f70 <Sciclient_rmProgramInterruptRoute+0x180> @ imm = #-0x2
700a5f70: e7ff         	b	0x700a5f72 <Sciclient_rmProgramInterruptRoute+0x182> @ imm = #-0x2
700a5f72: e7ff         	b	0x700a5f74 <Sciclient_rmProgramInterruptRoute+0x184> @ imm = #-0x2
700a5f74: 980a         	ldr	r0, [sp, #0x28]
700a5f76: b00e         	add	sp, #0x38
700a5f78: bd80         	pop	{r7, pc}
700a5f7a: 0000         	movs	r0, r0
700a5f7c: 0000         	movs	r0, r0
700a5f7e: 0000         	movs	r0, r0

700a5f80 <PMU_init>:
700a5f80: b580         	push	{r7, lr}
700a5f82: b08a         	sub	sp, #0x28
700a5f84: 9009         	str	r0, [sp, #0x24]
700a5f86: f248 2000    	movw	r0, #0x8200
700a5f8a: f2c7 0008    	movt	r0, #0x7008
700a5f8e: 9003         	str	r0, [sp, #0xc]
700a5f90: f640 510c    	movw	r1, #0xd0c
700a5f94: f7f9 ea4e    	blx	0x7009f434 <__aeabi_memclr8> @ imm = #-0x6b64
700a5f98: 9a03         	ldr	r2, [sp, #0xc]
700a5f9a: 2000         	movs	r0, #0x0
700a5f9c: 9004         	str	r0, [sp, #0x10]
700a5f9e: 6010         	str	r0, [r2]
700a5fa0: 9909         	ldr	r1, [sp, #0x24]
700a5fa2: 6809         	ldr	r1, [r1]
700a5fa4: 6051         	str	r1, [r2, #0x4]
700a5fa6: 9909         	ldr	r1, [sp, #0x24]
700a5fa8: 6849         	ldr	r1, [r1, #0x4]
700a5faa: 2904         	cmp	r1, #0x4
700a5fac: bf38         	it	lo
700a5fae: 2001         	movlo	r0, #0x1
700a5fb0: f645 51f3    	movw	r1, #0x5df3
700a5fb4: f2c7 010b    	movt	r1, #0x700b
700a5fb8: 466a         	mov	r2, sp
700a5fba: 6011         	str	r1, [r2]
700a5fbc: f246 1159    	movw	r1, #0x6159
700a5fc0: f2c7 010b    	movt	r1, #0x700b
700a5fc4: f246 1277    	movw	r2, #0x6177
700a5fc8: f2c7 020b    	movt	r2, #0x700b
700a5fcc: 236e         	movs	r3, #0x6e
700a5fce: f009 f9b7    	bl	0x700af340 <_DebugP_assert> @ imm = #0x936e
700a5fd2: 9a03         	ldr	r2, [sp, #0xc]
700a5fd4: 9804         	ldr	r0, [sp, #0x10]
700a5fd6: 9909         	ldr	r1, [sp, #0x24]
700a5fd8: 6849         	ldr	r1, [r1, #0x4]
700a5fda: 6091         	str	r1, [r2, #0x8]
700a5fdc: 9008         	str	r0, [sp, #0x20]
700a5fde: e7ff         	b	0x700a5fe0 <PMU_init+0x60> @ imm = #-0x2
700a5fe0: 9808         	ldr	r0, [sp, #0x20]
700a5fe2: 283f         	cmp	r0, #0x3f
700a5fe4: d833         	bhi	0x700a604e <PMU_init+0xce> @ imm = #0x66
700a5fe6: e7ff         	b	0x700a5fe8 <PMU_init+0x68> @ imm = #-0x2
700a5fe8: 9808         	ldr	r0, [sp, #0x20]
700a5fea: f248 2200    	movw	r2, #0x8200
700a5fee: f2c7 0208    	movt	r2, #0x7008
700a5ff2: 2134         	movs	r1, #0x34
700a5ff4: fb00 2001    	mla	r0, r0, r1, r2
700a5ff8: 300c         	adds	r0, #0xc
700a5ffa: 9006         	str	r0, [sp, #0x18]
700a5ffc: 2000         	movs	r0, #0x0
700a5ffe: 9007         	str	r0, [sp, #0x1c]
700a6000: e7ff         	b	0x700a6002 <PMU_init+0x82> @ imm = #-0x2
700a6002: 9807         	ldr	r0, [sp, #0x1c]
700a6004: 9909         	ldr	r1, [sp, #0x24]
700a6006: 6849         	ldr	r1, [r1, #0x4]
700a6008: 4288         	cmp	r0, r1
700a600a: d21b         	bhs	0x700a6044 <PMU_init+0xc4> @ imm = #0x36
700a600c: e7ff         	b	0x700a600e <PMU_init+0x8e> @ imm = #-0x2
700a600e: 9809         	ldr	r0, [sp, #0x24]
700a6010: 6880         	ldr	r0, [r0, #0x8]
700a6012: 9a07         	ldr	r2, [sp, #0x1c]
700a6014: eb00 00c2    	add.w	r0, r0, r2, lsl #3
700a6018: 6840         	ldr	r0, [r0, #0x4]
700a601a: 9906         	ldr	r1, [sp, #0x18]
700a601c: eb02 0242    	add.w	r2, r2, r2, lsl #1
700a6020: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a6024: 9809         	ldr	r0, [sp, #0x24]
700a6026: 6880         	ldr	r0, [r0, #0x8]
700a6028: 9a07         	ldr	r2, [sp, #0x1c]
700a602a: f850 0032    	ldr.w	r0, [r0, r2, lsl #3]
700a602e: 9906         	ldr	r1, [sp, #0x18]
700a6030: eb02 0242    	add.w	r2, r2, r2, lsl #1
700a6034: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a6038: 6048         	str	r0, [r1, #0x4]
700a603a: e7ff         	b	0x700a603c <PMU_init+0xbc> @ imm = #-0x2
700a603c: 9807         	ldr	r0, [sp, #0x1c]
700a603e: 3001         	adds	r0, #0x1
700a6040: 9007         	str	r0, [sp, #0x1c]
700a6042: e7de         	b	0x700a6002 <PMU_init+0x82> @ imm = #-0x44
700a6044: e7ff         	b	0x700a6046 <PMU_init+0xc6> @ imm = #-0x2
700a6046: 9808         	ldr	r0, [sp, #0x20]
700a6048: 3001         	adds	r0, #0x1
700a604a: 9008         	str	r0, [sp, #0x20]
700a604c: e7c8         	b	0x700a5fe0 <PMU_init+0x60> @ imm = #-0x70
700a604e: f001 eaa6    	blx	0x700a759c <CSL_armR5PmuGetNumCntrs> @ imm = #0x154c
700a6052: 9005         	str	r0, [sp, #0x14]
700a6054: 9805         	ldr	r0, [sp, #0x14]
700a6056: 9909         	ldr	r1, [sp, #0x24]
700a6058: 6849         	ldr	r1, [r1, #0x4]
700a605a: 1a40         	subs	r0, r0, r1
700a605c: fab0 f080    	clz	r0, r0
700a6060: 0940         	lsrs	r0, r0, #0x5
700a6062: f645 41b7    	movw	r1, #0x5cb7
700a6066: f2c7 010b    	movt	r1, #0x700b
700a606a: 466a         	mov	r2, sp
700a606c: 6011         	str	r1, [r2]
700a606e: f246 1159    	movw	r1, #0x6159
700a6072: f2c7 010b    	movt	r1, #0x700b
700a6076: f246 1277    	movw	r2, #0x6177
700a607a: f2c7 020b    	movt	r2, #0x700b
700a607e: 237d         	movs	r3, #0x7d
700a6080: f009 f95e    	bl	0x700af340 <_DebugP_assert> @ imm = #0x92bc
700a6084: 2100         	movs	r1, #0x0
700a6086: 9102         	str	r1, [sp, #0x8]
700a6088: 2201         	movs	r2, #0x1
700a608a: 4608         	mov	r0, r1
700a608c: f001 ea58    	blx	0x700a7540 <CSL_armR5PmuCfg> @ imm = #0x14b0
700a6090: 9802         	ldr	r0, [sp, #0x8]
700a6092: 9008         	str	r0, [sp, #0x20]
700a6094: e7ff         	b	0x700a6096 <PMU_init+0x116> @ imm = #-0x2
700a6096: 9808         	ldr	r0, [sp, #0x20]
700a6098: 9909         	ldr	r1, [sp, #0x24]
700a609a: 6849         	ldr	r1, [r1, #0x4]
700a609c: 4288         	cmp	r0, r1
700a609e: d20c         	bhs	0x700a60ba <PMU_init+0x13a> @ imm = #0x18
700a60a0: e7ff         	b	0x700a60a2 <PMU_init+0x122> @ imm = #-0x2
700a60a2: 9808         	ldr	r0, [sp, #0x20]
700a60a4: 9909         	ldr	r1, [sp, #0x24]
700a60a6: 6889         	ldr	r1, [r1, #0x8]
700a60a8: f811 1030    	ldrb.w	r1, [r1, r0, lsl #3]
700a60ac: f001 ea7e    	blx	0x700a75ac <CSL_armR5PmuCfgCntr> @ imm = #0x14fc
700a60b0: e7ff         	b	0x700a60b2 <PMU_init+0x132> @ imm = #-0x2
700a60b2: 9808         	ldr	r0, [sp, #0x20]
700a60b4: 3001         	adds	r0, #0x1
700a60b6: 9008         	str	r0, [sp, #0x20]
700a60b8: e7ed         	b	0x700a6096 <PMU_init+0x116> @ imm = #-0x26
700a60ba: 2000         	movs	r0, #0x0
700a60bc: 9008         	str	r0, [sp, #0x20]
700a60be: e7ff         	b	0x700a60c0 <PMU_init+0x140> @ imm = #-0x2
700a60c0: 9808         	ldr	r0, [sp, #0x20]
700a60c2: 9909         	ldr	r1, [sp, #0x24]
700a60c4: 6849         	ldr	r1, [r1, #0x4]
700a60c6: 4288         	cmp	r0, r1
700a60c8: d209         	bhs	0x700a60de <PMU_init+0x15e> @ imm = #0x12
700a60ca: e7ff         	b	0x700a60cc <PMU_init+0x14c> @ imm = #-0x2
700a60cc: 9808         	ldr	r0, [sp, #0x20]
700a60ce: 2100         	movs	r1, #0x0
700a60d0: f001 ea78    	blx	0x700a75c4 <CSL_armR5PmuEnableCntrOverflowIntr> @ imm = #0x14f0
700a60d4: e7ff         	b	0x700a60d6 <PMU_init+0x156> @ imm = #-0x2
700a60d6: 9808         	ldr	r0, [sp, #0x20]
700a60d8: 3001         	adds	r0, #0x1
700a60da: 9008         	str	r0, [sp, #0x20]
700a60dc: e7f0         	b	0x700a60c0 <PMU_init+0x140> @ imm = #-0x20
700a60de: 9809         	ldr	r0, [sp, #0x24]
700a60e0: 6800         	ldr	r0, [r0]
700a60e2: 2801         	cmp	r0, #0x1
700a60e4: d105         	bne	0x700a60f2 <PMU_init+0x172> @ imm = #0xa
700a60e6: e7ff         	b	0x700a60e8 <PMU_init+0x168> @ imm = #-0x2
700a60e8: 201f         	movs	r0, #0x1f
700a60ea: 2100         	movs	r1, #0x0
700a60ec: f001 ea6a    	blx	0x700a75c4 <CSL_armR5PmuEnableCntrOverflowIntr> @ imm = #0x14d4
700a60f0: e7ff         	b	0x700a60f2 <PMU_init+0x172> @ imm = #-0x2
700a60f2: f001 eac0    	blx	0x700a7674 <CSL_armR5PmuResetCntrs> @ imm = #0x1580
700a60f6: f001 eab6    	blx	0x700a7664 <CSL_armR5PmuResetCycleCnt> @ imm = #0x156c
700a60fa: 9809         	ldr	r0, [sp, #0x24]
700a60fc: 6840         	ldr	r0, [r0, #0x4]
700a60fe: f00c fa0f    	bl	0x700b2520 <PMU_enableAllCounters> @ imm = #0xc41e
700a6102: 2000         	movs	r0, #0x0
700a6104: b00a         	add	sp, #0x28
700a6106: bd80         	pop	{r7, pc}
		...

700a6110 <Sciclient_rmIrqProgramRoute>:
700a6110: b580         	push	{r7, lr}
700a6112: b092         	sub	sp, #0x48
700a6114: 9011         	str	r0, [sp, #0x44]
700a6116: f88d 1043    	strb.w	r1, [sp, #0x43]
700a611a: 2000         	movs	r0, #0x0
700a611c: 900f         	str	r0, [sp, #0x3c]
700a611e: 9003         	str	r0, [sp, #0xc]
700a6120: 9002         	str	r0, [sp, #0x8]
700a6122: f8ad 003a    	strh.w	r0, [sp, #0x3a]
700a6126: e7ff         	b	0x700a6128 <Sciclient_rmIrqProgramRoute+0x18> @ imm = #-0x2
700a6128: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a612c: 9001         	str	r0, [sp, #0x4]
700a612e: f00d fd0f    	bl	0x700b3b50 <Sciclient_rmPsGetPsp> @ imm = #0xda1e
700a6132: 4601         	mov	r1, r0
700a6134: 9801         	ldr	r0, [sp, #0x4]
700a6136: 4288         	cmp	r0, r1
700a6138: f280 80aa    	bge.w	0x700a6290 <Sciclient_rmIrqProgramRoute+0x180> @ imm = #0x154
700a613c: e7ff         	b	0x700a613e <Sciclient_rmIrqProgramRoute+0x2e> @ imm = #-0x2
700a613e: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a6142: f00d f985    	bl	0x700b3450 <Sciclient_rmPsGetIrqNode> @ imm = #0xd30a
700a6146: 900d         	str	r0, [sp, #0x34]
700a6148: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a614c: f00b ff48    	bl	0x700b1fe0 <Sciclient_rmPsGetInp> @ imm = #0xbe90
700a6150: 900c         	str	r0, [sp, #0x30]
700a6152: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a6156: f00b ff63    	bl	0x700b2020 <Sciclient_rmPsGetOutp> @ imm = #0xbec6
700a615a: 900b         	str	r0, [sp, #0x2c]
700a615c: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a6160: 2800         	cmp	r0, #0x0
700a6162: d154         	bne	0x700a620e <Sciclient_rmIrqProgramRoute+0xfe> @ imm = #0xa8
700a6164: e7ff         	b	0x700a6166 <Sciclient_rmIrqProgramRoute+0x56> @ imm = #-0x2
700a6166: 980d         	ldr	r0, [sp, #0x34]
700a6168: 8800         	ldrh	r0, [r0]
700a616a: f00c fc89    	bl	0x700b2a80 <Sciclient_rmIaIsIa> @ imm = #0xc912
700a616e: 2800         	cmp	r0, #0x0
700a6170: d04d         	beq	0x700a620e <Sciclient_rmIrqProgramRoute+0xfe> @ imm = #0x9a
700a6172: e7ff         	b	0x700a6174 <Sciclient_rmIrqProgramRoute+0x64> @ imm = #-0x2
700a6174: f89d 0043    	ldrb.w	r0, [sp, #0x43]
700a6178: 07c0         	lsls	r0, r0, #0x1f
700a617a: 2800         	cmp	r0, #0x0
700a617c: d047         	beq	0x700a620e <Sciclient_rmIrqProgramRoute+0xfe> @ imm = #0x8e
700a617e: e7ff         	b	0x700a6180 <Sciclient_rmIrqProgramRoute+0x70> @ imm = #-0x2
700a6180: 203c         	movs	r0, #0x3c
700a6182: f2c8 0000    	movt	r0, #0x8000
700a6186: 9006         	str	r0, [sp, #0x18]
700a6188: 9811         	ldr	r0, [sp, #0x44]
700a618a: 7900         	ldrb	r0, [r0, #0x4]
700a618c: f88d 002b    	strb.w	r0, [sp, #0x2b]
700a6190: 9811         	ldr	r0, [sp, #0x44]
700a6192: 88c0         	ldrh	r0, [r0, #0x6]
700a6194: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a6198: 9811         	ldr	r0, [sp, #0x44]
700a619a: 8900         	ldrh	r0, [r0, #0x8]
700a619c: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a61a0: 9811         	ldr	r0, [sp, #0x44]
700a61a2: 8a00         	ldrh	r0, [r0, #0x10]
700a61a4: f8ad 0024    	strh.w	r0, [sp, #0x24]
700a61a8: 980b         	ldr	r0, [sp, #0x2c]
700a61aa: f8ad 0026    	strh.w	r0, [sp, #0x26]
700a61ae: 980c         	ldr	r0, [sp, #0x30]
700a61b0: f8ad 0028    	strh.w	r0, [sp, #0x28]
700a61b4: 9811         	ldr	r0, [sp, #0x44]
700a61b6: 7d00         	ldrb	r0, [r0, #0x14]
700a61b8: f88d 002a    	strb.w	r0, [sp, #0x2a]
700a61bc: 9811         	ldr	r0, [sp, #0x44]
700a61be: 6981         	ldr	r1, [r0, #0x18]
700a61c0: a804         	add	r0, sp, #0x10
700a61c2: f04f 32ff    	mov.w	r2, #0xffffffff
700a61c6: f00a fe83    	bl	0x700b0ed0 <Sciclient_rmIrqSetRaw> @ imm = #0xad06
700a61ca: 900f         	str	r0, [sp, #0x3c]
700a61cc: 980f         	ldr	r0, [sp, #0x3c]
700a61ce: b9e8         	cbnz	r0, 0x700a620c <Sciclient_rmIrqProgramRoute+0xfc> @ imm = #0x3a
700a61d0: e7ff         	b	0x700a61d2 <Sciclient_rmIrqProgramRoute+0xc2> @ imm = #-0x2
700a61d2: 980d         	ldr	r0, [sp, #0x34]
700a61d4: 8800         	ldrh	r0, [r0]
700a61d6: f00a fccb    	bl	0x700b0b70 <Sciclient_rmIaGetInst> @ imm = #0xa996
700a61da: 9003         	str	r0, [sp, #0xc]
700a61dc: 9803         	ldr	r0, [sp, #0xc]
700a61de: b1a0         	cbz	r0, 0x700a620a <Sciclient_rmIrqProgramRoute+0xfa> @ imm = #0x28
700a61e0: e7ff         	b	0x700a61e2 <Sciclient_rmIrqProgramRoute+0xd2> @ imm = #-0x2
700a61e2: 9803         	ldr	r0, [sp, #0xc]
700a61e4: 6901         	ldr	r1, [r0, #0x10]
700a61e6: 9a0b         	ldr	r2, [sp, #0x2c]
700a61e8: 5c88         	ldrb	r0, [r1, r2]
700a61ea: 3001         	adds	r0, #0x1
700a61ec: 5488         	strb	r0, [r1, r2]
700a61ee: 980b         	ldr	r0, [sp, #0x2c]
700a61f0: b950         	cbnz	r0, 0x700a6208 <Sciclient_rmIrqProgramRoute+0xf8> @ imm = #0x14
700a61f2: e7ff         	b	0x700a61f4 <Sciclient_rmIrqProgramRoute+0xe4> @ imm = #-0x2
700a61f4: 9811         	ldr	r0, [sp, #0x44]
700a61f6: 7d00         	ldrb	r0, [r0, #0x14]
700a61f8: b930         	cbnz	r0, 0x700a6208 <Sciclient_rmIrqProgramRoute+0xf8> @ imm = #0xc
700a61fa: e7ff         	b	0x700a61fc <Sciclient_rmIrqProgramRoute+0xec> @ imm = #-0x2
700a61fc: 980c         	ldr	r0, [sp, #0x30]
700a61fe: 9903         	ldr	r1, [sp, #0xc]
700a6200: 890a         	ldrh	r2, [r1, #0x8]
700a6202: 1a80         	subs	r0, r0, r2
700a6204: 8288         	strh	r0, [r1, #0x14]
700a6206: e7ff         	b	0x700a6208 <Sciclient_rmIrqProgramRoute+0xf8> @ imm = #-0x2
700a6208: e7ff         	b	0x700a620a <Sciclient_rmIrqProgramRoute+0xfa> @ imm = #-0x2
700a620a: e7ff         	b	0x700a620c <Sciclient_rmIrqProgramRoute+0xfc> @ imm = #-0x2
700a620c: e7ff         	b	0x700a620e <Sciclient_rmIrqProgramRoute+0xfe> @ imm = #-0x2
700a620e: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a6212: b390         	cbz	r0, 0x700a627a <Sciclient_rmIrqProgramRoute+0x16a> @ imm = #0x64
700a6214: e7ff         	b	0x700a6216 <Sciclient_rmIrqProgramRoute+0x106> @ imm = #-0x2
700a6216: 2003         	movs	r0, #0x3
700a6218: f2c8 0000    	movt	r0, #0x8000
700a621c: 9006         	str	r0, [sp, #0x18]
700a621e: 9811         	ldr	r0, [sp, #0x44]
700a6220: 7900         	ldrb	r0, [r0, #0x4]
700a6222: f88d 002b    	strb.w	r0, [sp, #0x2b]
700a6226: 980d         	ldr	r0, [sp, #0x34]
700a6228: 8800         	ldrh	r0, [r0]
700a622a: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a622e: 980c         	ldr	r0, [sp, #0x30]
700a6230: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700a6234: 980d         	ldr	r0, [sp, #0x34]
700a6236: 8800         	ldrh	r0, [r0]
700a6238: f8ad 0020    	strh.w	r0, [sp, #0x20]
700a623c: 980b         	ldr	r0, [sp, #0x2c]
700a623e: f8ad 0022    	strh.w	r0, [sp, #0x22]
700a6242: 9811         	ldr	r0, [sp, #0x44]
700a6244: 6981         	ldr	r1, [r0, #0x18]
700a6246: a804         	add	r0, sp, #0x10
700a6248: f04f 32ff    	mov.w	r2, #0xffffffff
700a624c: f00a fe40    	bl	0x700b0ed0 <Sciclient_rmIrqSetRaw> @ imm = #0xac80
700a6250: 900f         	str	r0, [sp, #0x3c]
700a6252: 980f         	ldr	r0, [sp, #0x3c]
700a6254: b980         	cbnz	r0, 0x700a6278 <Sciclient_rmIrqProgramRoute+0x168> @ imm = #0x20
700a6256: e7ff         	b	0x700a6258 <Sciclient_rmIrqProgramRoute+0x148> @ imm = #-0x2
700a6258: 980b         	ldr	r0, [sp, #0x2c]
700a625a: b968         	cbnz	r0, 0x700a6278 <Sciclient_rmIrqProgramRoute+0x168> @ imm = #0x1a
700a625c: e7ff         	b	0x700a625e <Sciclient_rmIrqProgramRoute+0x14e> @ imm = #-0x2
700a625e: 980d         	ldr	r0, [sp, #0x34]
700a6260: 8800         	ldrh	r0, [r0]
700a6262: f009 ffd5    	bl	0x700b0210 <Sciclient_rmIrGetInst> @ imm = #0x9faa
700a6266: 9002         	str	r0, [sp, #0x8]
700a6268: 9802         	ldr	r0, [sp, #0x8]
700a626a: b120         	cbz	r0, 0x700a6276 <Sciclient_rmIrqProgramRoute+0x166> @ imm = #0x8
700a626c: e7ff         	b	0x700a626e <Sciclient_rmIrqProgramRoute+0x15e> @ imm = #-0x2
700a626e: 980b         	ldr	r0, [sp, #0x2c]
700a6270: 9902         	ldr	r1, [sp, #0x8]
700a6272: 8188         	strh	r0, [r1, #0xc]
700a6274: e7ff         	b	0x700a6276 <Sciclient_rmIrqProgramRoute+0x166> @ imm = #-0x2
700a6276: e7ff         	b	0x700a6278 <Sciclient_rmIrqProgramRoute+0x168> @ imm = #-0x2
700a6278: e7ff         	b	0x700a627a <Sciclient_rmIrqProgramRoute+0x16a> @ imm = #-0x2
700a627a: 980f         	ldr	r0, [sp, #0x3c]
700a627c: b108         	cbz	r0, 0x700a6282 <Sciclient_rmIrqProgramRoute+0x172> @ imm = #0x2
700a627e: e7ff         	b	0x700a6280 <Sciclient_rmIrqProgramRoute+0x170> @ imm = #-0x2
700a6280: e006         	b	0x700a6290 <Sciclient_rmIrqProgramRoute+0x180> @ imm = #0xc
700a6282: e7ff         	b	0x700a6284 <Sciclient_rmIrqProgramRoute+0x174> @ imm = #-0x2
700a6284: f8bd 003a    	ldrh.w	r0, [sp, #0x3a]
700a6288: 3001         	adds	r0, #0x1
700a628a: f8ad 003a    	strh.w	r0, [sp, #0x3a]
700a628e: e74b         	b	0x700a6128 <Sciclient_rmIrqProgramRoute+0x18> @ imm = #-0x16a
700a6290: 980f         	ldr	r0, [sp, #0x3c]
700a6292: b012         	add	sp, #0x48
700a6294: bd80         	pop	{r7, pc}
		...
700a629e: 0000         	movs	r0, r0

700a62a0 <_tx_thread_system_ni_resume>:
700a62a0: b580         	push	{r7, lr}
700a62a2: b088         	sub	sp, #0x20
700a62a4: 9007         	str	r0, [sp, #0x1c]
700a62a6: 9807         	ldr	r0, [sp, #0x1c]
700a62a8: 6e80         	ldr	r0, [r0, #0x68]
700a62aa: b128         	cbz	r0, 0x700a62b8 <_tx_thread_system_ni_resume+0x18> @ imm = #0xa
700a62ac: e7ff         	b	0x700a62ae <_tx_thread_system_ni_resume+0xe> @ imm = #-0x2
700a62ae: 9807         	ldr	r0, [sp, #0x1c]
700a62b0: 3050         	adds	r0, #0x50
700a62b2: f009 fc65    	bl	0x700afb80 <_tx_timer_system_deactivate> @ imm = #0x98ca
700a62b6: e7ff         	b	0x700a62b8 <_tx_thread_system_ni_resume+0x18> @ imm = #-0x2
700a62b8: 9807         	ldr	r0, [sp, #0x1c]
700a62ba: 6b40         	ldr	r0, [r0, #0x34]
700a62bc: 2800         	cmp	r0, #0x0
700a62be: f000 808c    	beq.w	0x700a63da <_tx_thread_system_ni_resume+0x13a> @ imm = #0x118
700a62c2: e7ff         	b	0x700a62c4 <_tx_thread_system_ni_resume+0x24> @ imm = #-0x2
700a62c4: 9807         	ldr	r0, [sp, #0x1c]
700a62c6: 6b80         	ldr	r0, [r0, #0x38]
700a62c8: 2800         	cmp	r0, #0x0
700a62ca: d17e         	bne	0x700a63ca <_tx_thread_system_ni_resume+0x12a> @ imm = #0xfc
700a62cc: e7ff         	b	0x700a62ce <_tx_thread_system_ni_resume+0x2e> @ imm = #-0x2
700a62ce: 9907         	ldr	r1, [sp, #0x1c]
700a62d0: 2000         	movs	r0, #0x0
700a62d2: 6348         	str	r0, [r1, #0x34]
700a62d4: 9807         	ldr	r0, [sp, #0x1c]
700a62d6: 6b00         	ldr	r0, [r0, #0x30]
700a62d8: 9006         	str	r0, [sp, #0x18]
700a62da: 9906         	ldr	r1, [sp, #0x18]
700a62dc: f24a 7004    	movw	r0, #0xa704
700a62e0: f2c7 0008    	movt	r0, #0x7008
700a62e4: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700a62e8: 9004         	str	r0, [sp, #0x10]
700a62ea: 9804         	ldr	r0, [sp, #0x10]
700a62ec: 2800         	cmp	r0, #0x0
700a62ee: d15b         	bne	0x700a63a8 <_tx_thread_system_ni_resume+0x108> @ imm = #0xb6
700a62f0: e7ff         	b	0x700a62f2 <_tx_thread_system_ni_resume+0x52> @ imm = #-0x2
700a62f2: 9807         	ldr	r0, [sp, #0x1c]
700a62f4: 9a06         	ldr	r2, [sp, #0x18]
700a62f6: f24a 7104    	movw	r1, #0xa704
700a62fa: f2c7 0108    	movt	r1, #0x7008
700a62fe: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a6302: 9807         	ldr	r0, [sp, #0x1c]
700a6304: 6200         	str	r0, [r0, #0x20]
700a6306: 9807         	ldr	r0, [sp, #0x1c]
700a6308: 6240         	str	r0, [r0, #0x24]
700a630a: 9906         	ldr	r1, [sp, #0x18]
700a630c: 2001         	movs	r0, #0x1
700a630e: 4088         	lsls	r0, r1
700a6310: 9005         	str	r0, [sp, #0x14]
700a6312: f64a 11b8    	movw	r1, #0xa9b8
700a6316: f2c7 0108    	movt	r1, #0x7008
700a631a: 6808         	ldr	r0, [r1]
700a631c: 9a05         	ldr	r2, [sp, #0x14]
700a631e: 4310         	orrs	r0, r2
700a6320: 6008         	str	r0, [r1]
700a6322: 9806         	ldr	r0, [sp, #0x18]
700a6324: f64a 11ac    	movw	r1, #0xa9ac
700a6328: f2c7 0108    	movt	r1, #0x7008
700a632c: 6809         	ldr	r1, [r1]
700a632e: 4288         	cmp	r0, r1
700a6330: d239         	bhs	0x700a63a6 <_tx_thread_system_ni_resume+0x106> @ imm = #0x72
700a6332: e7ff         	b	0x700a6334 <_tx_thread_system_ni_resume+0x94> @ imm = #-0x2
700a6334: 9806         	ldr	r0, [sp, #0x18]
700a6336: f64a 11ac    	movw	r1, #0xa9ac
700a633a: f2c7 0108    	movt	r1, #0x7008
700a633e: 6008         	str	r0, [r1]
700a6340: f64a 10a8    	movw	r0, #0xa9a8
700a6344: f2c7 0008    	movt	r0, #0x7008
700a6348: 6800         	ldr	r0, [r0]
700a634a: 9002         	str	r0, [sp, #0x8]
700a634c: 9802         	ldr	r0, [sp, #0x8]
700a634e: b938         	cbnz	r0, 0x700a6360 <_tx_thread_system_ni_resume+0xc0> @ imm = #0xe
700a6350: e7ff         	b	0x700a6352 <_tx_thread_system_ni_resume+0xb2> @ imm = #-0x2
700a6352: 9807         	ldr	r0, [sp, #0x1c]
700a6354: f64a 11a8    	movw	r1, #0xa9a8
700a6358: f2c7 0108    	movt	r1, #0x7008
700a635c: 6008         	str	r0, [r1]
700a635e: e021         	b	0x700a63a4 <_tx_thread_system_ni_resume+0x104> @ imm = #0x42
700a6360: 9806         	ldr	r0, [sp, #0x18]
700a6362: 9902         	ldr	r1, [sp, #0x8]
700a6364: 6c09         	ldr	r1, [r1, #0x40]
700a6366: 4288         	cmp	r0, r1
700a6368: d21b         	bhs	0x700a63a2 <_tx_thread_system_ni_resume+0x102> @ imm = #0x36
700a636a: e7ff         	b	0x700a636c <_tx_thread_system_ni_resume+0xcc> @ imm = #-0x2
700a636c: 9807         	ldr	r0, [sp, #0x1c]
700a636e: f64a 11a8    	movw	r1, #0xa9a8
700a6372: f2c7 0108    	movt	r1, #0x7008
700a6376: 6008         	str	r0, [r1]
700a6378: f64a 10b4    	movw	r0, #0xa9b4
700a637c: f2c7 0008    	movt	r0, #0x7008
700a6380: 6800         	ldr	r0, [r0]
700a6382: 9000         	str	r0, [sp]
700a6384: 9800         	ldr	r0, [sp]
700a6386: f646 1184    	movw	r1, #0x6984
700a638a: f2c7 010b    	movt	r1, #0x700b
700a638e: 6809         	ldr	r1, [r1]
700a6390: 4308         	orrs	r0, r1
700a6392: 9000         	str	r0, [sp]
700a6394: 9800         	ldr	r0, [sp]
700a6396: b918         	cbnz	r0, 0x700a63a0 <_tx_thread_system_ni_resume+0x100> @ imm = #0x6
700a6398: e7ff         	b	0x700a639a <_tx_thread_system_ni_resume+0xfa> @ imm = #-0x2
700a639a: f00a eee6    	blx	0x700b1168 <_tx_thread_system_return> @ imm = #0xadcc
700a639e: e7ff         	b	0x700a63a0 <_tx_thread_system_ni_resume+0x100> @ imm = #-0x2
700a63a0: e03f         	b	0x700a6422 <_tx_thread_system_ni_resume+0x182> @ imm = #0x7e
700a63a2: e7ff         	b	0x700a63a4 <_tx_thread_system_ni_resume+0x104> @ imm = #-0x2
700a63a4: e7ff         	b	0x700a63a6 <_tx_thread_system_ni_resume+0x106> @ imm = #-0x2
700a63a6: e00f         	b	0x700a63c8 <_tx_thread_system_ni_resume+0x128> @ imm = #0x1e
700a63a8: 9804         	ldr	r0, [sp, #0x10]
700a63aa: 6a40         	ldr	r0, [r0, #0x24]
700a63ac: 9003         	str	r0, [sp, #0xc]
700a63ae: 9807         	ldr	r0, [sp, #0x1c]
700a63b0: 9903         	ldr	r1, [sp, #0xc]
700a63b2: 6208         	str	r0, [r1, #0x20]
700a63b4: 9807         	ldr	r0, [sp, #0x1c]
700a63b6: 9904         	ldr	r1, [sp, #0x10]
700a63b8: 6248         	str	r0, [r1, #0x24]
700a63ba: 9803         	ldr	r0, [sp, #0xc]
700a63bc: 9907         	ldr	r1, [sp, #0x1c]
700a63be: 6248         	str	r0, [r1, #0x24]
700a63c0: 9804         	ldr	r0, [sp, #0x10]
700a63c2: 9907         	ldr	r1, [sp, #0x1c]
700a63c4: 6208         	str	r0, [r1, #0x20]
700a63c6: e7ff         	b	0x700a63c8 <_tx_thread_system_ni_resume+0x128> @ imm = #-0x2
700a63c8: e006         	b	0x700a63d8 <_tx_thread_system_ni_resume+0x138> @ imm = #0xc
700a63ca: 9907         	ldr	r1, [sp, #0x1c]
700a63cc: 2000         	movs	r0, #0x0
700a63ce: 6388         	str	r0, [r1, #0x38]
700a63d0: 9907         	ldr	r1, [sp, #0x1c]
700a63d2: 2003         	movs	r0, #0x3
700a63d4: 6348         	str	r0, [r1, #0x34]
700a63d6: e7ff         	b	0x700a63d8 <_tx_thread_system_ni_resume+0x138> @ imm = #-0x2
700a63d8: e7ff         	b	0x700a63da <_tx_thread_system_ni_resume+0x13a> @ imm = #-0x2
700a63da: f64a 10a4    	movw	r0, #0xa9a4
700a63de: f2c7 0008    	movt	r0, #0x7008
700a63e2: 6800         	ldr	r0, [r0]
700a63e4: 9001         	str	r0, [sp, #0x4]
700a63e6: 9801         	ldr	r0, [sp, #0x4]
700a63e8: f64a 11a8    	movw	r1, #0xa9a8
700a63ec: f2c7 0108    	movt	r1, #0x7008
700a63f0: 6809         	ldr	r1, [r1]
700a63f2: 4288         	cmp	r0, r1
700a63f4: d015         	beq	0x700a6422 <_tx_thread_system_ni_resume+0x182> @ imm = #0x2a
700a63f6: e7ff         	b	0x700a63f8 <_tx_thread_system_ni_resume+0x158> @ imm = #-0x2
700a63f8: f64a 10b4    	movw	r0, #0xa9b4
700a63fc: f2c7 0008    	movt	r0, #0x7008
700a6400: 6800         	ldr	r0, [r0]
700a6402: 9000         	str	r0, [sp]
700a6404: 9800         	ldr	r0, [sp]
700a6406: f646 1184    	movw	r1, #0x6984
700a640a: f2c7 010b    	movt	r1, #0x700b
700a640e: 6809         	ldr	r1, [r1]
700a6410: 4308         	orrs	r0, r1
700a6412: 9000         	str	r0, [sp]
700a6414: 9800         	ldr	r0, [sp]
700a6416: b918         	cbnz	r0, 0x700a6420 <_tx_thread_system_ni_resume+0x180> @ imm = #0x6
700a6418: e7ff         	b	0x700a641a <_tx_thread_system_ni_resume+0x17a> @ imm = #-0x2
700a641a: f00a eea6    	blx	0x700b1168 <_tx_thread_system_return> @ imm = #0xad4c
700a641e: e7ff         	b	0x700a6420 <_tx_thread_system_ni_resume+0x180> @ imm = #-0x2
700a6420: e7ff         	b	0x700a6422 <_tx_thread_system_ni_resume+0x182> @ imm = #-0x2
700a6422: b008         	add	sp, #0x20
700a6424: bd80         	pop	{r7, pc}
		...
700a642e: 0000         	movs	r0, r0

700a6430 <Udma_chEnableLocal>:
700a6430: b580         	push	{r7, lr}
700a6432: b08e         	sub	sp, #0x38
700a6434: 900d         	str	r0, [sp, #0x34]
700a6436: 980d         	ldr	r0, [sp, #0x34]
700a6438: 6e80         	ldr	r0, [r0, #0x68]
700a643a: 900b         	str	r0, [sp, #0x2c]
700a643c: 980b         	ldr	r0, [sp, #0x2c]
700a643e: 6800         	ldr	r0, [r0]
700a6440: 2801         	cmp	r0, #0x1
700a6442: d163         	bne	0x700a650c <Udma_chEnableLocal+0xdc> @ imm = #0xc6
700a6444: e7ff         	b	0x700a6446 <Udma_chEnableLocal+0x16> @ imm = #-0x2
700a6446: 2001         	movs	r0, #0x1
700a6448: 9005         	str	r0, [sp, #0x14]
700a644a: 2000         	movs	r0, #0x0
700a644c: 9006         	str	r0, [sp, #0x18]
700a644e: 9009         	str	r0, [sp, #0x24]
700a6450: 9007         	str	r0, [sp, #0x1c]
700a6452: 9008         	str	r0, [sp, #0x20]
700a6454: 980d         	ldr	r0, [sp, #0x34]
700a6456: 7800         	ldrb	r0, [r0]
700a6458: 0740         	lsls	r0, r0, #0x1d
700a645a: 2800         	cmp	r0, #0x0
700a645c: d508         	bpl	0x700a6470 <Udma_chEnableLocal+0x40> @ imm = #0x10
700a645e: e7ff         	b	0x700a6460 <Udma_chEnableLocal+0x30> @ imm = #-0x2
700a6460: 980b         	ldr	r0, [sp, #0x2c]
700a6462: 3008         	adds	r0, #0x8
700a6464: 990d         	ldr	r1, [sp, #0x34]
700a6466: 6ec9         	ldr	r1, [r1, #0x6c]
700a6468: aa05         	add	r2, sp, #0x14
700a646a: f00c fbe1    	bl	0x700b2c30 <CSL_bcdmaSetTxRT> @ imm = #0xc7c2
700a646e: e04c         	b	0x700a650a <Udma_chEnableLocal+0xda> @ imm = #0x98
700a6470: 980d         	ldr	r0, [sp, #0x34]
700a6472: 7800         	ldrb	r0, [r0]
700a6474: 07c0         	lsls	r0, r0, #0x1f
700a6476: b300         	cbz	r0, 0x700a64ba <Udma_chEnableLocal+0x8a> @ imm = #0x40
700a6478: e7ff         	b	0x700a647a <Udma_chEnableLocal+0x4a> @ imm = #-0x2
700a647a: 980d         	ldr	r0, [sp, #0x34]
700a647c: f8d0 0220    	ldr.w	r0, [r0, #0x220]
700a6480: f500 7008    	add.w	r0, r0, #0x220
700a6484: f00d fb4c    	bl	0x700b3b20 <CSL_REG32_RD_RAW> @ imm = #0xd698
700a6488: 900c         	str	r0, [sp, #0x30]
700a648a: 980c         	ldr	r0, [sp, #0x30]
700a648c: f040 4000    	orr	r0, r0, #0x80000000
700a6490: 900c         	str	r0, [sp, #0x30]
700a6492: 980d         	ldr	r0, [sp, #0x34]
700a6494: f8d0 0220    	ldr.w	r0, [r0, #0x220]
700a6498: f500 7008    	add.w	r0, r0, #0x220
700a649c: 990c         	ldr	r1, [sp, #0x30]
700a649e: f00d fac7    	bl	0x700b3a30 <CSL_REG32_WR_RAW> @ imm = #0xd58e
700a64a2: 9a0b         	ldr	r2, [sp, #0x2c]
700a64a4: f102 0008    	add.w	r0, r2, #0x8
700a64a8: 990d         	ldr	r1, [sp, #0x34]
700a64aa: 6ec9         	ldr	r1, [r1, #0x6c]
700a64ac: f8d2 210c    	ldr.w	r2, [r2, #0x10c]
700a64b0: 4411         	add	r1, r2
700a64b2: aa05         	add	r2, sp, #0x14
700a64b4: f00c fbbc    	bl	0x700b2c30 <CSL_bcdmaSetTxRT> @ imm = #0xc778
700a64b8: e026         	b	0x700a6508 <Udma_chEnableLocal+0xd8> @ imm = #0x4c
700a64ba: 980d         	ldr	r0, [sp, #0x34]
700a64bc: 7800         	ldrb	r0, [r0]
700a64be: 0780         	lsls	r0, r0, #0x1e
700a64c0: 2800         	cmp	r0, #0x0
700a64c2: d520         	bpl	0x700a6506 <Udma_chEnableLocal+0xd6> @ imm = #0x40
700a64c4: e7ff         	b	0x700a64c6 <Udma_chEnableLocal+0x96> @ imm = #-0x2
700a64c6: 9a0b         	ldr	r2, [sp, #0x2c]
700a64c8: f102 0008    	add.w	r0, r2, #0x8
700a64cc: 990d         	ldr	r1, [sp, #0x34]
700a64ce: 6f09         	ldr	r1, [r1, #0x70]
700a64d0: f8d2 2114    	ldr.w	r2, [r2, #0x114]
700a64d4: 4411         	add	r1, r2
700a64d6: aa05         	add	r2, sp, #0x14
700a64d8: f00c fb92    	bl	0x700b2c00 <CSL_bcdmaSetRxRT> @ imm = #0xc724
700a64dc: 980d         	ldr	r0, [sp, #0x34]
700a64de: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a64e2: f500 7008    	add.w	r0, r0, #0x220
700a64e6: f00d fb1b    	bl	0x700b3b20 <CSL_REG32_RD_RAW> @ imm = #0xd636
700a64ea: 900c         	str	r0, [sp, #0x30]
700a64ec: 980c         	ldr	r0, [sp, #0x30]
700a64ee: f040 4000    	orr	r0, r0, #0x80000000
700a64f2: 900c         	str	r0, [sp, #0x30]
700a64f4: 980d         	ldr	r0, [sp, #0x34]
700a64f6: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a64fa: f500 7008    	add.w	r0, r0, #0x220
700a64fe: 990c         	ldr	r1, [sp, #0x30]
700a6500: f00d fa96    	bl	0x700b3a30 <CSL_REG32_WR_RAW> @ imm = #0xd52c
700a6504: e7ff         	b	0x700a6506 <Udma_chEnableLocal+0xd6> @ imm = #-0x2
700a6506: e7ff         	b	0x700a6508 <Udma_chEnableLocal+0xd8> @ imm = #-0x2
700a6508: e7ff         	b	0x700a650a <Udma_chEnableLocal+0xda> @ imm = #-0x2
700a650a: e050         	b	0x700a65ae <Udma_chEnableLocal+0x17e> @ imm = #0xa0
700a650c: 980b         	ldr	r0, [sp, #0x2c]
700a650e: 6800         	ldr	r0, [r0]
700a6510: 2802         	cmp	r0, #0x2
700a6512: d14b         	bne	0x700a65ac <Udma_chEnableLocal+0x17c> @ imm = #0x96
700a6514: e7ff         	b	0x700a6516 <Udma_chEnableLocal+0xe6> @ imm = #-0x2
700a6516: 2001         	movs	r0, #0x1
700a6518: 9000         	str	r0, [sp]
700a651a: 2000         	movs	r0, #0x0
700a651c: 9001         	str	r0, [sp, #0x4]
700a651e: 9004         	str	r0, [sp, #0x10]
700a6520: 9002         	str	r0, [sp, #0x8]
700a6522: 9003         	str	r0, [sp, #0xc]
700a6524: 980d         	ldr	r0, [sp, #0x34]
700a6526: 7800         	ldrb	r0, [r0]
700a6528: 07c0         	lsls	r0, r0, #0x1f
700a652a: b1e0         	cbz	r0, 0x700a6566 <Udma_chEnableLocal+0x136> @ imm = #0x38
700a652c: e7ff         	b	0x700a652e <Udma_chEnableLocal+0xfe> @ imm = #-0x2
700a652e: 980d         	ldr	r0, [sp, #0x34]
700a6530: f8d0 0230    	ldr.w	r0, [r0, #0x230]
700a6534: f500 7008    	add.w	r0, r0, #0x220
700a6538: f00d faf2    	bl	0x700b3b20 <CSL_REG32_RD_RAW> @ imm = #0xd5e4
700a653c: 900c         	str	r0, [sp, #0x30]
700a653e: 980c         	ldr	r0, [sp, #0x30]
700a6540: f040 4000    	orr	r0, r0, #0x80000000
700a6544: 900c         	str	r0, [sp, #0x30]
700a6546: 980d         	ldr	r0, [sp, #0x34]
700a6548: f8d0 0230    	ldr.w	r0, [r0, #0x230]
700a654c: f500 7008    	add.w	r0, r0, #0x220
700a6550: 990c         	ldr	r1, [sp, #0x30]
700a6552: f00d fa6d    	bl	0x700b3a30 <CSL_REG32_WR_RAW> @ imm = #0xd4da
700a6556: 980b         	ldr	r0, [sp, #0x2c]
700a6558: 3054         	adds	r0, #0x54
700a655a: 990d         	ldr	r1, [sp, #0x34]
700a655c: 6ec9         	ldr	r1, [r1, #0x6c]
700a655e: 466a         	mov	r2, sp
700a6560: f00b febe    	bl	0x700b22e0 <CSL_pktdmaSetTxRT> @ imm = #0xbd7c
700a6564: e7ff         	b	0x700a6566 <Udma_chEnableLocal+0x136> @ imm = #-0x2
700a6566: 980d         	ldr	r0, [sp, #0x34]
700a6568: 7800         	ldrb	r0, [r0]
700a656a: 0780         	lsls	r0, r0, #0x1e
700a656c: 2800         	cmp	r0, #0x0
700a656e: d51c         	bpl	0x700a65aa <Udma_chEnableLocal+0x17a> @ imm = #0x38
700a6570: e7ff         	b	0x700a6572 <Udma_chEnableLocal+0x142> @ imm = #-0x2
700a6572: 980b         	ldr	r0, [sp, #0x2c]
700a6574: 3054         	adds	r0, #0x54
700a6576: 990d         	ldr	r1, [sp, #0x34]
700a6578: 6f09         	ldr	r1, [r1, #0x70]
700a657a: 466a         	mov	r2, sp
700a657c: f00b fe90    	bl	0x700b22a0 <CSL_pktdmaSetRxRT> @ imm = #0xbd20
700a6580: 980d         	ldr	r0, [sp, #0x34]
700a6582: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a6586: f500 7008    	add.w	r0, r0, #0x220
700a658a: f00d fac9    	bl	0x700b3b20 <CSL_REG32_RD_RAW> @ imm = #0xd592
700a658e: 900c         	str	r0, [sp, #0x30]
700a6590: 980c         	ldr	r0, [sp, #0x30]
700a6592: f040 4000    	orr	r0, r0, #0x80000000
700a6596: 900c         	str	r0, [sp, #0x30]
700a6598: 980d         	ldr	r0, [sp, #0x34]
700a659a: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a659e: f500 7008    	add.w	r0, r0, #0x220
700a65a2: 990c         	ldr	r1, [sp, #0x30]
700a65a4: f00d fa44    	bl	0x700b3a30 <CSL_REG32_WR_RAW> @ imm = #0xd488
700a65a8: e7ff         	b	0x700a65aa <Udma_chEnableLocal+0x17a> @ imm = #-0x2
700a65aa: e7ff         	b	0x700a65ac <Udma_chEnableLocal+0x17c> @ imm = #-0x2
700a65ac: e7ff         	b	0x700a65ae <Udma_chEnableLocal+0x17e> @ imm = #-0x2
700a65ae: b00e         	add	sp, #0x38
700a65b0: bd80         	pop	{r7, pc}
		...
700a65be: 0000         	movs	r0, r0

700a65c0 <Udma_chConfigPdma>:
700a65c0: b580         	push	{r7, lr}
700a65c2: b08a         	sub	sp, #0x28
700a65c4: 9009         	str	r0, [sp, #0x24]
700a65c6: 9108         	str	r1, [sp, #0x20]
700a65c8: 2000         	movs	r0, #0x0
700a65ca: 9007         	str	r0, [sp, #0x1c]
700a65cc: 9006         	str	r0, [sp, #0x18]
700a65ce: 9005         	str	r0, [sp, #0x14]
700a65d0: 9004         	str	r0, [sp, #0x10]
700a65d2: 9809         	ldr	r0, [sp, #0x24]
700a65d4: 9002         	str	r0, [sp, #0x8]
700a65d6: 9802         	ldr	r0, [sp, #0x8]
700a65d8: b1a0         	cbz	r0, 0x700a6604 <Udma_chConfigPdma+0x44> @ imm = #0x28
700a65da: e7ff         	b	0x700a65dc <Udma_chConfigPdma+0x1c> @ imm = #-0x2
700a65dc: 9808         	ldr	r0, [sp, #0x20]
700a65de: b188         	cbz	r0, 0x700a6604 <Udma_chConfigPdma+0x44> @ imm = #0x22
700a65e0: e7ff         	b	0x700a65e2 <Udma_chConfigPdma+0x22> @ imm = #-0x2
700a65e2: 9802         	ldr	r0, [sp, #0x8]
700a65e4: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700a65e8: f64a 31cd    	movw	r1, #0xabcd
700a65ec: f6ca 31dc    	movt	r1, #0xabdc
700a65f0: 4288         	cmp	r0, r1
700a65f2: d107         	bne	0x700a6604 <Udma_chConfigPdma+0x44> @ imm = #0xe
700a65f4: e7ff         	b	0x700a65f6 <Udma_chConfigPdma+0x36> @ imm = #-0x2
700a65f6: 9802         	ldr	r0, [sp, #0x8]
700a65f8: 6800         	ldr	r0, [r0]
700a65fa: f000 0008    	and	r0, r0, #0x8
700a65fe: 2808         	cmp	r0, #0x8
700a6600: d004         	beq	0x700a660c <Udma_chConfigPdma+0x4c> @ imm = #0x8
700a6602: e7ff         	b	0x700a6604 <Udma_chConfigPdma+0x44> @ imm = #-0x2
700a6604: f06f 0001    	mvn	r0, #0x1
700a6608: 9007         	str	r0, [sp, #0x1c]
700a660a: e7ff         	b	0x700a660c <Udma_chConfigPdma+0x4c> @ imm = #-0x2
700a660c: 9807         	ldr	r0, [sp, #0x1c]
700a660e: b9a8         	cbnz	r0, 0x700a663c <Udma_chConfigPdma+0x7c> @ imm = #0x2a
700a6610: e7ff         	b	0x700a6612 <Udma_chConfigPdma+0x52> @ imm = #-0x2
700a6612: 9802         	ldr	r0, [sp, #0x8]
700a6614: 6e80         	ldr	r0, [r0, #0x68]
700a6616: 9003         	str	r0, [sp, #0xc]
700a6618: 9803         	ldr	r0, [sp, #0xc]
700a661a: b150         	cbz	r0, 0x700a6632 <Udma_chConfigPdma+0x72> @ imm = #0x14
700a661c: e7ff         	b	0x700a661e <Udma_chConfigPdma+0x5e> @ imm = #-0x2
700a661e: 9803         	ldr	r0, [sp, #0xc]
700a6620: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a6624: f64a 31cd    	movw	r1, #0xabcd
700a6628: f6ca 31dc    	movt	r1, #0xabdc
700a662c: 4288         	cmp	r0, r1
700a662e: d004         	beq	0x700a663a <Udma_chConfigPdma+0x7a> @ imm = #0x8
700a6630: e7ff         	b	0x700a6632 <Udma_chConfigPdma+0x72> @ imm = #-0x2
700a6632: f04f 30ff    	mov.w	r0, #0xffffffff
700a6636: 9007         	str	r0, [sp, #0x1c]
700a6638: e7ff         	b	0x700a663a <Udma_chConfigPdma+0x7a> @ imm = #-0x2
700a663a: e7ff         	b	0x700a663c <Udma_chConfigPdma+0x7c> @ imm = #-0x2
700a663c: 9807         	ldr	r0, [sp, #0x1c]
700a663e: 2800         	cmp	r0, #0x0
700a6640: d17a         	bne	0x700a6738 <Udma_chConfigPdma+0x178> @ imm = #0xf4
700a6642: e7ff         	b	0x700a6644 <Udma_chConfigPdma+0x84> @ imm = #-0x2
700a6644: 9803         	ldr	r0, [sp, #0xc]
700a6646: 6800         	ldr	r0, [r0]
700a6648: 2801         	cmp	r0, #0x1
700a664a: d137         	bne	0x700a66bc <Udma_chConfigPdma+0xfc> @ imm = #0x6e
700a664c: e7ff         	b	0x700a664e <Udma_chConfigPdma+0x8e> @ imm = #-0x2
700a664e: 9802         	ldr	r0, [sp, #0x8]
700a6650: 7800         	ldrb	r0, [r0]
700a6652: 07c0         	lsls	r0, r0, #0x1f
700a6654: b198         	cbz	r0, 0x700a667e <Udma_chConfigPdma+0xbe> @ imm = #0x26
700a6656: e7ff         	b	0x700a6658 <Udma_chConfigPdma+0x98> @ imm = #-0x2
700a6658: 9802         	ldr	r0, [sp, #0x8]
700a665a: f8d0 0220    	ldr.w	r0, [r0, #0x220]
700a665e: f500 7008    	add.w	r0, r0, #0x220
700a6662: 9006         	str	r0, [sp, #0x18]
700a6664: 9802         	ldr	r0, [sp, #0x8]
700a6666: f8d0 0220    	ldr.w	r0, [r0, #0x220]
700a666a: f500 7001    	add.w	r0, r0, #0x204
700a666e: 9004         	str	r0, [sp, #0x10]
700a6670: 9802         	ldr	r0, [sp, #0x8]
700a6672: f8d0 0220    	ldr.w	r0, [r0, #0x220]
700a6676: f500 7000    	add.w	r0, r0, #0x200
700a667a: 9005         	str	r0, [sp, #0x14]
700a667c: e012         	b	0x700a66a4 <Udma_chConfigPdma+0xe4> @ imm = #0x24
700a667e: 9802         	ldr	r0, [sp, #0x8]
700a6680: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a6684: f500 7008    	add.w	r0, r0, #0x220
700a6688: 9006         	str	r0, [sp, #0x18]
700a668a: 9802         	ldr	r0, [sp, #0x8]
700a668c: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a6690: f500 7001    	add.w	r0, r0, #0x204
700a6694: 9004         	str	r0, [sp, #0x10]
700a6696: 9802         	ldr	r0, [sp, #0x8]
700a6698: f8d0 0228    	ldr.w	r0, [r0, #0x228]
700a669c: f500 7000    	add.w	r0, r0, #0x200
700a66a0: 9005         	str	r0, [sp, #0x14]
700a66a2: e7ff         	b	0x700a66a4 <Udma_chConfigPdma+0xe4> @ imm = #-0x2
700a66a4: 9803         	ldr	r0, [sp, #0xc]
700a66a6: 9908         	ldr	r1, [sp, #0x20]
700a66a8: 9a06         	ldr	r2, [sp, #0x18]
700a66aa: 9b04         	ldr	r3, [sp, #0x10]
700a66ac: f8dd c014    	ldr.w	r12, [sp, #0x14]
700a66b0: 46ee         	mov	lr, sp
700a66b2: f8ce c000    	str.w	r12, [lr]
700a66b6: f00a fe13    	bl	0x700b12e0 <Udma_chSetPeerReg> @ imm = #0xac26
700a66ba: e03c         	b	0x700a6736 <Udma_chConfigPdma+0x176> @ imm = #0x78
700a66bc: 9803         	ldr	r0, [sp, #0xc]
700a66be: 6800         	ldr	r0, [r0]
700a66c0: 2802         	cmp	r0, #0x2
700a66c2: d137         	bne	0x700a6734 <Udma_chConfigPdma+0x174> @ imm = #0x6e
700a66c4: e7ff         	b	0x700a66c6 <Udma_chConfigPdma+0x106> @ imm = #-0x2
700a66c6: 9802         	ldr	r0, [sp, #0x8]
700a66c8: 7800         	ldrb	r0, [r0]
700a66ca: 07c0         	lsls	r0, r0, #0x1f
700a66cc: b198         	cbz	r0, 0x700a66f6 <Udma_chConfigPdma+0x136> @ imm = #0x26
700a66ce: e7ff         	b	0x700a66d0 <Udma_chConfigPdma+0x110> @ imm = #-0x2
700a66d0: 9802         	ldr	r0, [sp, #0x8]
700a66d2: f8d0 0230    	ldr.w	r0, [r0, #0x230]
700a66d6: f500 7008    	add.w	r0, r0, #0x220
700a66da: 9006         	str	r0, [sp, #0x18]
700a66dc: 9802         	ldr	r0, [sp, #0x8]
700a66de: f8d0 0230    	ldr.w	r0, [r0, #0x230]
700a66e2: f500 7001    	add.w	r0, r0, #0x204
700a66e6: 9004         	str	r0, [sp, #0x10]
700a66e8: 9802         	ldr	r0, [sp, #0x8]
700a66ea: f8d0 0230    	ldr.w	r0, [r0, #0x230]
700a66ee: f500 7000    	add.w	r0, r0, #0x200
700a66f2: 9005         	str	r0, [sp, #0x14]
700a66f4: e012         	b	0x700a671c <Udma_chConfigPdma+0x15c> @ imm = #0x24
700a66f6: 9802         	ldr	r0, [sp, #0x8]
700a66f8: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a66fc: f500 7008    	add.w	r0, r0, #0x220
700a6700: 9006         	str	r0, [sp, #0x18]
700a6702: 9802         	ldr	r0, [sp, #0x8]
700a6704: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a6708: f500 7001    	add.w	r0, r0, #0x204
700a670c: 9004         	str	r0, [sp, #0x10]
700a670e: 9802         	ldr	r0, [sp, #0x8]
700a6710: f8d0 0238    	ldr.w	r0, [r0, #0x238]
700a6714: f500 7000    	add.w	r0, r0, #0x200
700a6718: 9005         	str	r0, [sp, #0x14]
700a671a: e7ff         	b	0x700a671c <Udma_chConfigPdma+0x15c> @ imm = #-0x2
700a671c: 9803         	ldr	r0, [sp, #0xc]
700a671e: 9908         	ldr	r1, [sp, #0x20]
700a6720: 9a06         	ldr	r2, [sp, #0x18]
700a6722: 9b04         	ldr	r3, [sp, #0x10]
700a6724: f8dd c014    	ldr.w	r12, [sp, #0x14]
700a6728: 46ee         	mov	lr, sp
700a672a: f8ce c000    	str.w	r12, [lr]
700a672e: f00a fdd7    	bl	0x700b12e0 <Udma_chSetPeerReg> @ imm = #0xabae
700a6732: e7ff         	b	0x700a6734 <Udma_chConfigPdma+0x174> @ imm = #-0x2
700a6734: e7ff         	b	0x700a6736 <Udma_chConfigPdma+0x176> @ imm = #-0x2
700a6736: e7ff         	b	0x700a6738 <Udma_chConfigPdma+0x178> @ imm = #-0x2
700a6738: 9807         	ldr	r0, [sp, #0x1c]
700a673a: b00a         	add	sp, #0x28
700a673c: bd80         	pop	{r7, pc}
700a673e: 0000         	movs	r0, r0

700a6740 <CSL_bcdmaChanOpTeardownChan>:
700a6740: b580         	push	{r7, lr}
700a6742: b08c         	sub	sp, #0x30
700a6744: 900b         	str	r0, [sp, #0x2c]
700a6746: 910a         	str	r1, [sp, #0x28]
700a6748: 9209         	str	r2, [sp, #0x24]
700a674a: 9308         	str	r3, [sp, #0x20]
700a674c: 2000         	movs	r0, #0x0
700a674e: 9007         	str	r0, [sp, #0x1c]
700a6750: 980b         	ldr	r0, [sp, #0x2c]
700a6752: 990a         	ldr	r1, [sp, #0x28]
700a6754: 9a09         	ldr	r2, [sp, #0x24]
700a6756: f008 fcb3    	bl	0x700af0c0 <CSL_bcdmaChanOpIsChanEnabled> @ imm = #0x8966
700a675a: b920         	cbnz	r0, 0x700a6766 <CSL_bcdmaChanOpTeardownChan+0x26> @ imm = #0x8
700a675c: e7ff         	b	0x700a675e <CSL_bcdmaChanOpTeardownChan+0x1e> @ imm = #-0x2
700a675e: f04f 30ff    	mov.w	r0, #0xffffffff
700a6762: 9007         	str	r0, [sp, #0x1c]
700a6764: e09f         	b	0x700a68a6 <CSL_bcdmaChanOpTeardownChan+0x166> @ imm = #0x13e
700a6766: 2000         	movs	r0, #0x0
700a6768: 9005         	str	r0, [sp, #0x14]
700a676a: 9004         	str	r0, [sp, #0x10]
700a676c: 9808         	ldr	r0, [sp, #0x20]
700a676e: b148         	cbz	r0, 0x700a6784 <CSL_bcdmaChanOpTeardownChan+0x44> @ imm = #0x12
700a6770: e7ff         	b	0x700a6772 <CSL_bcdmaChanOpTeardownChan+0x32> @ imm = #-0x2
700a6772: 9808         	ldr	r0, [sp, #0x20]
700a6774: 9003         	str	r0, [sp, #0xc]
700a6776: 9803         	ldr	r0, [sp, #0xc]
700a6778: 6800         	ldr	r0, [r0]
700a677a: 9005         	str	r0, [sp, #0x14]
700a677c: 9803         	ldr	r0, [sp, #0xc]
700a677e: 6840         	ldr	r0, [r0, #0x4]
700a6780: 9004         	str	r0, [sp, #0x10]
700a6782: e7ff         	b	0x700a6784 <CSL_bcdmaChanOpTeardownChan+0x44> @ imm = #-0x2
700a6784: 980a         	ldr	r0, [sp, #0x28]
700a6786: 9001         	str	r0, [sp, #0x4]
700a6788: b148         	cbz	r0, 0x700a679e <CSL_bcdmaChanOpTeardownChan+0x5e> @ imm = #0x12
700a678a: e7ff         	b	0x700a678c <CSL_bcdmaChanOpTeardownChan+0x4c> @ imm = #-0x2
700a678c: 9801         	ldr	r0, [sp, #0x4]
700a678e: 2801         	cmp	r0, #0x1
700a6790: d024         	beq	0x700a67dc <CSL_bcdmaChanOpTeardownChan+0x9c> @ imm = #0x48
700a6792: e7ff         	b	0x700a6794 <CSL_bcdmaChanOpTeardownChan+0x54> @ imm = #-0x2
700a6794: 9801         	ldr	r0, [sp, #0x4]
700a6796: 2802         	cmp	r0, #0x2
700a6798: d03f         	beq	0x700a681a <CSL_bcdmaChanOpTeardownChan+0xda> @ imm = #0x7e
700a679a: e7ff         	b	0x700a679c <CSL_bcdmaChanOpTeardownChan+0x5c> @ imm = #-0x2
700a679c: e7ff         	b	0x700a679e <CSL_bcdmaChanOpTeardownChan+0x5e> @ imm = #-0x2
700a679e: 980b         	ldr	r0, [sp, #0x2c]
700a67a0: 6880         	ldr	r0, [r0, #0x8]
700a67a2: 9909         	ldr	r1, [sp, #0x24]
700a67a4: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a67a8: f00d f992    	bl	0x700b3ad0 <CSL_REG32_RD_RAW> @ imm = #0xd324
700a67ac: 9006         	str	r0, [sp, #0x18]
700a67ae: 9806         	ldr	r0, [sp, #0x18]
700a67b0: f040 4080    	orr	r0, r0, #0x40000000
700a67b4: 9006         	str	r0, [sp, #0x18]
700a67b6: 9806         	ldr	r0, [sp, #0x18]
700a67b8: f020 5080    	bic	r0, r0, #0x10000000
700a67bc: 9905         	ldr	r1, [sp, #0x14]
700a67be: 2900         	cmp	r1, #0x0
700a67c0: bf18         	it	ne
700a67c2: 2101         	movne	r1, #0x1
700a67c4: ea40 7001    	orr.w	r0, r0, r1, lsl #28
700a67c8: 9006         	str	r0, [sp, #0x18]
700a67ca: 980b         	ldr	r0, [sp, #0x2c]
700a67cc: 6880         	ldr	r0, [r0, #0x8]
700a67ce: 9909         	ldr	r1, [sp, #0x24]
700a67d0: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a67d4: 9906         	ldr	r1, [sp, #0x18]
700a67d6: f00d f903    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0xd206
700a67da: e03d         	b	0x700a6858 <CSL_bcdmaChanOpTeardownChan+0x118> @ imm = #0x7a
700a67dc: 980b         	ldr	r0, [sp, #0x2c]
700a67de: 6900         	ldr	r0, [r0, #0x10]
700a67e0: 9909         	ldr	r1, [sp, #0x24]
700a67e2: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a67e6: f00d f973    	bl	0x700b3ad0 <CSL_REG32_RD_RAW> @ imm = #0xd2e6
700a67ea: 9006         	str	r0, [sp, #0x18]
700a67ec: 9806         	ldr	r0, [sp, #0x18]
700a67ee: f040 4080    	orr	r0, r0, #0x40000000
700a67f2: 9006         	str	r0, [sp, #0x18]
700a67f4: 9806         	ldr	r0, [sp, #0x18]
700a67f6: f020 5080    	bic	r0, r0, #0x10000000
700a67fa: 9905         	ldr	r1, [sp, #0x14]
700a67fc: 2900         	cmp	r1, #0x0
700a67fe: bf18         	it	ne
700a6800: 2101         	movne	r1, #0x1
700a6802: ea40 7001    	orr.w	r0, r0, r1, lsl #28
700a6806: 9006         	str	r0, [sp, #0x18]
700a6808: 980b         	ldr	r0, [sp, #0x2c]
700a680a: 6900         	ldr	r0, [r0, #0x10]
700a680c: 9909         	ldr	r1, [sp, #0x24]
700a680e: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a6812: 9906         	ldr	r1, [sp, #0x18]
700a6814: f00d f8e4    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0xd1c8
700a6818: e01e         	b	0x700a6858 <CSL_bcdmaChanOpTeardownChan+0x118> @ imm = #0x3c
700a681a: 980b         	ldr	r0, [sp, #0x2c]
700a681c: 6980         	ldr	r0, [r0, #0x18]
700a681e: 9909         	ldr	r1, [sp, #0x24]
700a6820: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a6824: f00d f954    	bl	0x700b3ad0 <CSL_REG32_RD_RAW> @ imm = #0xd2a8
700a6828: 9006         	str	r0, [sp, #0x18]
700a682a: 9806         	ldr	r0, [sp, #0x18]
700a682c: f040 4080    	orr	r0, r0, #0x40000000
700a6830: 9006         	str	r0, [sp, #0x18]
700a6832: 9806         	ldr	r0, [sp, #0x18]
700a6834: f020 5080    	bic	r0, r0, #0x10000000
700a6838: 9905         	ldr	r1, [sp, #0x14]
700a683a: 2900         	cmp	r1, #0x0
700a683c: bf18         	it	ne
700a683e: 2101         	movne	r1, #0x1
700a6840: ea40 7001    	orr.w	r0, r0, r1, lsl #28
700a6844: 9006         	str	r0, [sp, #0x18]
700a6846: 980b         	ldr	r0, [sp, #0x2c]
700a6848: 6980         	ldr	r0, [r0, #0x18]
700a684a: 9909         	ldr	r1, [sp, #0x24]
700a684c: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a6850: 9906         	ldr	r1, [sp, #0x18]
700a6852: f00d f8c5    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0xd18a
700a6856: e7ff         	b	0x700a6858 <CSL_bcdmaChanOpTeardownChan+0x118> @ imm = #-0x2
700a6858: 9804         	ldr	r0, [sp, #0x10]
700a685a: b318         	cbz	r0, 0x700a68a4 <CSL_bcdmaChanOpTeardownChan+0x164> @ imm = #0x46
700a685c: e7ff         	b	0x700a685e <CSL_bcdmaChanOpTeardownChan+0x11e> @ imm = #-0x2
700a685e: 2080         	movs	r0, #0x80
700a6860: 9002         	str	r0, [sp, #0x8]
700a6862: e7ff         	b	0x700a6864 <CSL_bcdmaChanOpTeardownChan+0x124> @ imm = #-0x2
700a6864: 980b         	ldr	r0, [sp, #0x2c]
700a6866: 990a         	ldr	r1, [sp, #0x28]
700a6868: 9a09         	ldr	r2, [sp, #0x24]
700a686a: f008 fc29    	bl	0x700af0c0 <CSL_bcdmaChanOpIsChanEnabled> @ imm = #0x8852
700a686e: 4601         	mov	r1, r0
700a6870: 2000         	movs	r0, #0x0
700a6872: 9000         	str	r0, [sp]
700a6874: b131         	cbz	r1, 0x700a6884 <CSL_bcdmaChanOpTeardownChan+0x144> @ imm = #0xc
700a6876: e7ff         	b	0x700a6878 <CSL_bcdmaChanOpTeardownChan+0x138> @ imm = #-0x2
700a6878: 9802         	ldr	r0, [sp, #0x8]
700a687a: 2800         	cmp	r0, #0x0
700a687c: bf18         	it	ne
700a687e: 2001         	movne	r0, #0x1
700a6880: 9000         	str	r0, [sp]
700a6882: e7ff         	b	0x700a6884 <CSL_bcdmaChanOpTeardownChan+0x144> @ imm = #-0x2
700a6884: 9800         	ldr	r0, [sp]
700a6886: 07c0         	lsls	r0, r0, #0x1f
700a6888: b120         	cbz	r0, 0x700a6894 <CSL_bcdmaChanOpTeardownChan+0x154> @ imm = #0x8
700a688a: e7ff         	b	0x700a688c <CSL_bcdmaChanOpTeardownChan+0x14c> @ imm = #-0x2
700a688c: 9802         	ldr	r0, [sp, #0x8]
700a688e: 3801         	subs	r0, #0x1
700a6890: 9002         	str	r0, [sp, #0x8]
700a6892: e7e7         	b	0x700a6864 <CSL_bcdmaChanOpTeardownChan+0x124> @ imm = #-0x32
700a6894: 9802         	ldr	r0, [sp, #0x8]
700a6896: b920         	cbnz	r0, 0x700a68a2 <CSL_bcdmaChanOpTeardownChan+0x162> @ imm = #0x8
700a6898: e7ff         	b	0x700a689a <CSL_bcdmaChanOpTeardownChan+0x15a> @ imm = #-0x2
700a689a: f04f 30ff    	mov.w	r0, #0xffffffff
700a689e: 9007         	str	r0, [sp, #0x1c]
700a68a0: e7ff         	b	0x700a68a2 <CSL_bcdmaChanOpTeardownChan+0x162> @ imm = #-0x2
700a68a2: e7ff         	b	0x700a68a4 <CSL_bcdmaChanOpTeardownChan+0x164> @ imm = #-0x2
700a68a4: e7ff         	b	0x700a68a6 <CSL_bcdmaChanOpTeardownChan+0x166> @ imm = #-0x2
700a68a6: 9807         	ldr	r0, [sp, #0x1c]
700a68a8: b00c         	add	sp, #0x30
700a68aa: bd80         	pop	{r7, pc}
700a68ac: 0000         	movs	r0, r0
700a68ae: 0000         	movs	r0, r0

700a68b0 <CSL_bcdmaChanOp>:
700a68b0: b580         	push	{r7, lr}
700a68b2: b088         	sub	sp, #0x20
700a68b4: f8dd c028    	ldr.w	r12, [sp, #0x28]
700a68b8: 9007         	str	r0, [sp, #0x1c]
700a68ba: 9106         	str	r1, [sp, #0x18]
700a68bc: 9205         	str	r2, [sp, #0x14]
700a68be: 9304         	str	r3, [sp, #0x10]
700a68c0: 2000         	movs	r0, #0x0
700a68c2: 9003         	str	r0, [sp, #0xc]
700a68c4: 9807         	ldr	r0, [sp, #0x1c]
700a68c6: b158         	cbz	r0, 0x700a68e0 <CSL_bcdmaChanOp+0x30> @ imm = #0x16
700a68c8: e7ff         	b	0x700a68ca <CSL_bcdmaChanOp+0x1a> @ imm = #-0x2
700a68ca: 9805         	ldr	r0, [sp, #0x14]
700a68cc: 2802         	cmp	r0, #0x2
700a68ce: d807         	bhi	0x700a68e0 <CSL_bcdmaChanOp+0x30> @ imm = #0xe
700a68d0: e7ff         	b	0x700a68d2 <CSL_bcdmaChanOp+0x22> @ imm = #-0x2
700a68d2: 9807         	ldr	r0, [sp, #0x1c]
700a68d4: 9905         	ldr	r1, [sp, #0x14]
700a68d6: 9a04         	ldr	r2, [sp, #0x10]
700a68d8: f008 fc32    	bl	0x700af140 <CSL_bcdmaChanOpIsValidChanIdx> @ imm = #0x8864
700a68dc: b920         	cbnz	r0, 0x700a68e8 <CSL_bcdmaChanOp+0x38> @ imm = #0x8
700a68de: e7ff         	b	0x700a68e0 <CSL_bcdmaChanOp+0x30> @ imm = #-0x2
700a68e0: f06f 0001    	mvn	r0, #0x1
700a68e4: 9003         	str	r0, [sp, #0xc]
700a68e6: e094         	b	0x700a6a12 <CSL_bcdmaChanOp+0x162> @ imm = #0x128
700a68e8: 9806         	ldr	r0, [sp, #0x18]
700a68ea: 9002         	str	r0, [sp, #0x8]
700a68ec: 280e         	cmp	r0, #0xe
700a68ee: f200 808b    	bhi.w	0x700a6a08 <CSL_bcdmaChanOp+0x158> @ imm = #0x116
700a68f2: 9902         	ldr	r1, [sp, #0x8]
700a68f4: e8df f001    	tbb	[pc, r1]
700a68f8: 08 10 18 20  	.word	0x20181008
700a68fc: 28 30 38 3f  	.word	0x3f383028
700a6900: 47 4f 57 5f  	.word	0x5f574f47
700a6904: 6c 79 81 00  	.word	0x0081796c
700a6908: 9807         	ldr	r0, [sp, #0x1c]
700a690a: 9905         	ldr	r1, [sp, #0x14]
700a690c: 9a04         	ldr	r2, [sp, #0x10]
700a690e: 9b0a         	ldr	r3, [sp, #0x28]
700a6910: f7fb ffde    	bl	0x700a28d0 <CSL_bcdmaChanOpCfgChan> @ imm = #-0x4044
700a6914: 9003         	str	r0, [sp, #0xc]
700a6916: e07b         	b	0x700a6a10 <CSL_bcdmaChanOp+0x160> @ imm = #0xf6
700a6918: 9807         	ldr	r0, [sp, #0x1c]
700a691a: 9905         	ldr	r1, [sp, #0x14]
700a691c: 9a04         	ldr	r2, [sp, #0x10]
700a691e: 2301         	movs	r3, #0x1
700a6920: f007 f9e6    	bl	0x700adcf0 <CSL_bcdmaChanOpSetChanEnable> @ imm = #0x73cc
700a6924: 9003         	str	r0, [sp, #0xc]
700a6926: e073         	b	0x700a6a10 <CSL_bcdmaChanOp+0x160> @ imm = #0xe6
700a6928: 9807         	ldr	r0, [sp, #0x1c]
700a692a: 9905         	ldr	r1, [sp, #0x14]
700a692c: 9a04         	ldr	r2, [sp, #0x10]
700a692e: 2300         	movs	r3, #0x0
700a6930: f007 f9de    	bl	0x700adcf0 <CSL_bcdmaChanOpSetChanEnable> @ imm = #0x73bc
700a6934: 9003         	str	r0, [sp, #0xc]
700a6936: e06b         	b	0x700a6a10 <CSL_bcdmaChanOp+0x160> @ imm = #0xd6
700a6938: 9807         	ldr	r0, [sp, #0x1c]
700a693a: 9905         	ldr	r1, [sp, #0x14]
700a693c: 9a04         	ldr	r2, [sp, #0x10]
700a693e: 2301         	movs	r3, #0x1
700a6940: f006 f9fe    	bl	0x700acd40 <CSL_bcdmaChanOpSetChanPause> @ imm = #0x63fc
700a6944: 9003         	str	r0, [sp, #0xc]
700a6946: e063         	b	0x700a6a10 <CSL_bcdmaChanOp+0x160> @ imm = #0xc6
700a6948: 9807         	ldr	r0, [sp, #0x1c]
700a694a: 9905         	ldr	r1, [sp, #0x14]
700a694c: 9a04         	ldr	r2, [sp, #0x10]
700a694e: 2300         	movs	r3, #0x0
700a6950: f006 f9f6    	bl	0x700acd40 <CSL_bcdmaChanOpSetChanPause> @ imm = #0x63ec
700a6954: 9003         	str	r0, [sp, #0xc]
700a6956: e05b         	b	0x700a6a10 <CSL_bcdmaChanOp+0x160> @ imm = #0xb6
700a6958: 9807         	ldr	r0, [sp, #0x1c]
700a695a: 9905         	ldr	r1, [sp, #0x14]
700a695c: 9a04         	ldr	r2, [sp, #0x10]
700a695e: 9b0a         	ldr	r3, [sp, #0x28]
700a6960: f7ff feee    	bl	0x700a6740 <CSL_bcdmaChanOpTeardownChan> @ imm = #-0x224
700a6964: 9003         	str	r0, [sp, #0xc]
700a6966: e053         	b	0x700a6a10 <CSL_bcdmaChanOp+0x160> @ imm = #0xa6
700a6968: 9807         	ldr	r0, [sp, #0x1c]
700a696a: 9905         	ldr	r1, [sp, #0x14]
700a696c: 9a04         	ldr	r2, [sp, #0x10]
700a696e: f008 ffa7    	bl	0x700af8c0 <CSL_bcdmaChanOpTriggerChan> @ imm = #0x8f4e
700a6972: 9003         	str	r0, [sp, #0xc]
700a6974: e04c         	b	0x700a6a10 <CSL_bcdmaChanOp+0x160> @ imm = #0x98
700a6976: 9807         	ldr	r0, [sp, #0x1c]
700a6978: 9905         	ldr	r1, [sp, #0x14]
700a697a: 9a04         	ldr	r2, [sp, #0x10]
700a697c: 9b0a         	ldr	r3, [sp, #0x28]
700a697e: f004 fd6f    	bl	0x700ab460 <CSL_bcdmaChanOpGetChanRT> @ imm = #0x4ade
700a6982: 9003         	str	r0, [sp, #0xc]
700a6984: e044         	b	0x700a6a10 <CSL_bcdmaChanOp+0x160> @ imm = #0x88
700a6986: 9807         	ldr	r0, [sp, #0x1c]
700a6988: 9905         	ldr	r1, [sp, #0x14]
700a698a: 9a04         	ldr	r2, [sp, #0x10]
700a698c: 9b0a         	ldr	r3, [sp, #0x28]
700a698e: f006 fa2f    	bl	0x700acdf0 <CSL_bcdmaChanOpSetChanRT> @ imm = #0x645e
700a6992: 9003         	str	r0, [sp, #0xc]
700a6994: e03c         	b	0x700a6a10 <CSL_bcdmaChanOp+0x160> @ imm = #0x78
700a6996: 9807         	ldr	r0, [sp, #0x1c]
700a6998: 9905         	ldr	r1, [sp, #0x14]
700a699a: 9a04         	ldr	r2, [sp, #0x10]
700a699c: 9b0a         	ldr	r3, [sp, #0x28]
700a699e: f000 fbbf    	bl	0x700a7120 <CSL_bcdmaChanOpGetChanStats> @ imm = #0x77e
700a69a2: 9003         	str	r0, [sp, #0xc]
700a69a4: e034         	b	0x700a6a10 <CSL_bcdmaChanOp+0x160> @ imm = #0x68
700a69a6: 9807         	ldr	r0, [sp, #0x1c]
700a69a8: 9905         	ldr	r1, [sp, #0x14]
700a69aa: 9a04         	ldr	r2, [sp, #0x10]
700a69ac: 9b0a         	ldr	r3, [sp, #0x28]
700a69ae: f003 f917    	bl	0x700a9be0 <CSL_bcdmaChanOpDecChanStats> @ imm = #0x322e
700a69b2: 9003         	str	r0, [sp, #0xc]
700a69b4: e02c         	b	0x700a6a10 <CSL_bcdmaChanOp+0x160> @ imm = #0x58
700a69b6: 9807         	ldr	r0, [sp, #0x1c]
700a69b8: 9905         	ldr	r1, [sp, #0x14]
700a69ba: 9a04         	ldr	r2, [sp, #0x10]
700a69bc: 9b0a         	ldr	r3, [sp, #0x28]
700a69be: 46ee         	mov	lr, sp
700a69c0: f04f 0c01    	mov.w	r12, #0x1
700a69c4: f8ce c000    	str.w	r12, [lr]
700a69c8: f005 fcc2    	bl	0x700ac350 <CSL_bcdmaChanOpAccessRemotePeerReg> @ imm = #0x5984
700a69cc: 9003         	str	r0, [sp, #0xc]
700a69ce: e01f         	b	0x700a6a10 <CSL_bcdmaChanOp+0x160> @ imm = #0x3e
700a69d0: 9807         	ldr	r0, [sp, #0x1c]
700a69d2: 9905         	ldr	r1, [sp, #0x14]
700a69d4: 9a04         	ldr	r2, [sp, #0x10]
700a69d6: 9b0a         	ldr	r3, [sp, #0x28]
700a69d8: 46ee         	mov	lr, sp
700a69da: f04f 0c00    	mov.w	r12, #0x0
700a69de: f8ce c000    	str.w	r12, [lr]
700a69e2: f005 fcb5    	bl	0x700ac350 <CSL_bcdmaChanOpAccessRemotePeerReg> @ imm = #0x596a
700a69e6: 9003         	str	r0, [sp, #0xc]
700a69e8: e012         	b	0x700a6a10 <CSL_bcdmaChanOp+0x160> @ imm = #0x24
700a69ea: 9807         	ldr	r0, [sp, #0x1c]
700a69ec: 9905         	ldr	r1, [sp, #0x14]
700a69ee: 9a04         	ldr	r2, [sp, #0x10]
700a69f0: 9b0a         	ldr	r3, [sp, #0x28]
700a69f2: f005 f835    	bl	0x700aba60 <CSL_bcdmaChanOpSetBurstSize> @ imm = #0x506a
700a69f6: 9003         	str	r0, [sp, #0xc]
700a69f8: e00a         	b	0x700a6a10 <CSL_bcdmaChanOp+0x160> @ imm = #0x14
700a69fa: 9807         	ldr	r0, [sp, #0x1c]
700a69fc: 9905         	ldr	r1, [sp, #0x14]
700a69fe: 9a04         	ldr	r2, [sp, #0x10]
700a6a00: f008 fd9e    	bl	0x700af540 <CSL_bcdmaChanOpClearError> @ imm = #0x8b3c
700a6a04: 9003         	str	r0, [sp, #0xc]
700a6a06: e003         	b	0x700a6a10 <CSL_bcdmaChanOp+0x160> @ imm = #0x6
700a6a08: f06f 0001    	mvn	r0, #0x1
700a6a0c: 9003         	str	r0, [sp, #0xc]
700a6a0e: e7ff         	b	0x700a6a10 <CSL_bcdmaChanOp+0x160> @ imm = #-0x2
700a6a10: e7ff         	b	0x700a6a12 <CSL_bcdmaChanOp+0x162> @ imm = #-0x2
700a6a12: 9803         	ldr	r0, [sp, #0xc]
700a6a14: b008         	add	sp, #0x20
700a6a16: bd80         	pop	{r7, pc}
		...

700a6a20 <Udma_chOpen>:
700a6a20: b580         	push	{r7, lr}
700a6a22: b08a         	sub	sp, #0x28
700a6a24: 9009         	str	r0, [sp, #0x24]
700a6a26: 9108         	str	r1, [sp, #0x20]
700a6a28: 9207         	str	r2, [sp, #0x1c]
700a6a2a: 9306         	str	r3, [sp, #0x18]
700a6a2c: 2000         	movs	r0, #0x0
700a6a2e: 9005         	str	r0, [sp, #0x14]
700a6a30: 9003         	str	r0, [sp, #0xc]
700a6a32: 9809         	ldr	r0, [sp, #0x24]
700a6a34: 9001         	str	r0, [sp, #0x4]
700a6a36: 9801         	ldr	r0, [sp, #0x4]
700a6a38: b130         	cbz	r0, 0x700a6a48 <Udma_chOpen+0x28> @ imm = #0xc
700a6a3a: e7ff         	b	0x700a6a3c <Udma_chOpen+0x1c> @ imm = #-0x2
700a6a3c: 9808         	ldr	r0, [sp, #0x20]
700a6a3e: b118         	cbz	r0, 0x700a6a48 <Udma_chOpen+0x28> @ imm = #0x6
700a6a40: e7ff         	b	0x700a6a42 <Udma_chOpen+0x22> @ imm = #-0x2
700a6a42: 9806         	ldr	r0, [sp, #0x18]
700a6a44: b920         	cbnz	r0, 0x700a6a50 <Udma_chOpen+0x30> @ imm = #0x8
700a6a46: e7ff         	b	0x700a6a48 <Udma_chOpen+0x28> @ imm = #-0x2
700a6a48: f06f 0001    	mvn	r0, #0x1
700a6a4c: 9005         	str	r0, [sp, #0x14]
700a6a4e: e7ff         	b	0x700a6a50 <Udma_chOpen+0x30> @ imm = #-0x2
700a6a50: 9805         	ldr	r0, [sp, #0x14]
700a6a52: b978         	cbnz	r0, 0x700a6a74 <Udma_chOpen+0x54> @ imm = #0x1e
700a6a54: e7ff         	b	0x700a6a56 <Udma_chOpen+0x36> @ imm = #-0x2
700a6a56: 9801         	ldr	r0, [sp, #0x4]
700a6a58: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700a6a5c: f64a 31cd    	movw	r1, #0xabcd
700a6a60: f6ca 31dc    	movt	r1, #0xabdc
700a6a64: 4288         	cmp	r0, r1
700a6a66: d004         	beq	0x700a6a72 <Udma_chOpen+0x52> @ imm = #0x8
700a6a68: e7ff         	b	0x700a6a6a <Udma_chOpen+0x4a> @ imm = #-0x2
700a6a6a: f04f 30ff    	mov.w	r0, #0xffffffff
700a6a6e: 9005         	str	r0, [sp, #0x14]
700a6a70: e7ff         	b	0x700a6a72 <Udma_chOpen+0x52> @ imm = #-0x2
700a6a72: e7ff         	b	0x700a6a74 <Udma_chOpen+0x54> @ imm = #-0x2
700a6a74: 9805         	ldr	r0, [sp, #0x14]
700a6a76: b938         	cbnz	r0, 0x700a6a88 <Udma_chOpen+0x68> @ imm = #0xe
700a6a78: e7ff         	b	0x700a6a7a <Udma_chOpen+0x5a> @ imm = #-0x2
700a6a7a: 9801         	ldr	r0, [sp, #0x4]
700a6a7c: 9907         	ldr	r1, [sp, #0x1c]
700a6a7e: 9a06         	ldr	r2, [sp, #0x18]
700a6a80: f005 fe9e    	bl	0x700ac7c0 <Udma_chCheckParams> @ imm = #0x5d3c
700a6a84: 9005         	str	r0, [sp, #0x14]
700a6a86: e7ff         	b	0x700a6a88 <Udma_chOpen+0x68> @ imm = #-0x2
700a6a88: 9805         	ldr	r0, [sp, #0x14]
700a6a8a: 2800         	cmp	r0, #0x0
700a6a8c: d145         	bne	0x700a6b1a <Udma_chOpen+0xfa> @ imm = #0x8a
700a6a8e: e7ff         	b	0x700a6a90 <Udma_chOpen+0x70> @ imm = #-0x2
700a6a90: 9808         	ldr	r0, [sp, #0x20]
700a6a92: 9002         	str	r0, [sp, #0x8]
700a6a94: 9802         	ldr	r0, [sp, #0x8]
700a6a96: f44f 7116    	mov.w	r1, #0x258
700a6a9a: f7f8 eccc    	blx	0x7009f434 <__aeabi_memclr8> @ imm = #-0x7668
700a6a9e: 9802         	ldr	r0, [sp, #0x8]
700a6aa0: 3004         	adds	r0, #0x4
700a6aa2: 9906         	ldr	r1, [sp, #0x18]
700a6aa4: 2264         	movs	r2, #0x64
700a6aa6: f7fa e8fa    	blx	0x700a0c9c <__aeabi_memcpy8> @ imm = #-0x5e0c
700a6aaa: 9807         	ldr	r0, [sp, #0x1c]
700a6aac: 9902         	ldr	r1, [sp, #0x8]
700a6aae: 6008         	str	r0, [r1]
700a6ab0: 9801         	ldr	r0, [sp, #0x4]
700a6ab2: 9902         	ldr	r1, [sp, #0x8]
700a6ab4: 6688         	str	r0, [r1, #0x68]
700a6ab6: 9902         	ldr	r1, [sp, #0x8]
700a6ab8: 2000         	movs	r0, #0x0
700a6aba: f6cf 70ff    	movt	r0, #0xffff
700a6abe: 66c8         	str	r0, [r1, #0x6c]
700a6ac0: 9902         	ldr	r1, [sp, #0x8]
700a6ac2: 6708         	str	r0, [r1, #0x70]
700a6ac4: 9902         	ldr	r1, [sp, #0x8]
700a6ac6: 6748         	str	r0, [r1, #0x74]
700a6ac8: 9902         	ldr	r1, [sp, #0x8]
700a6aca: 6788         	str	r0, [r1, #0x78]
700a6acc: 9902         	ldr	r1, [sp, #0x8]
700a6ace: 2004         	movs	r0, #0x4
700a6ad0: f6cf 70ff    	movt	r0, #0xffff
700a6ad4: 67c8         	str	r0, [r1, #0x7c]
700a6ad6: 9902         	ldr	r1, [sp, #0x8]
700a6ad8: 2000         	movs	r0, #0x0
700a6ada: 9000         	str	r0, [sp]
700a6adc: f8c1 0080    	str.w	r0, [r1, #0x80]
700a6ae0: 9902         	ldr	r1, [sp, #0x8]
700a6ae2: f8c1 0084    	str.w	r0, [r1, #0x84]
700a6ae6: 9902         	ldr	r1, [sp, #0x8]
700a6ae8: f8c1 0088    	str.w	r0, [r1, #0x88]
700a6aec: 9802         	ldr	r0, [sp, #0x8]
700a6aee: f500 70f2    	add.w	r0, r0, #0x1e4
700a6af2: 9907         	ldr	r1, [sp, #0x1c]
700a6af4: f005 ff6c    	bl	0x700ac9d0 <UdmaChTxPrms_init> @ imm = #0x5ed8
700a6af8: 9802         	ldr	r0, [sp, #0x8]
700a6afa: f500 70fc    	add.w	r0, r0, #0x1f8
700a6afe: 9907         	ldr	r1, [sp, #0x1c]
700a6b00: f005 ff0e    	bl	0x700ac920 <UdmaChRxPrms_init> @ imm = #0x5e1c
700a6b04: 9802         	ldr	r0, [sp, #0x8]
700a6b06: f00a fdf3    	bl	0x700b16f0 <Udma_chInitRegs> @ imm = #0xabe6
700a6b0a: 9800         	ldr	r0, [sp]
700a6b0c: 9902         	ldr	r1, [sp, #0x8]
700a6b0e: f8c1 0248    	str.w	r0, [r1, #0x248]
700a6b12: 9902         	ldr	r1, [sp, #0x8]
700a6b14: f8c1 024c    	str.w	r0, [r1, #0x24c]
700a6b18: e7ff         	b	0x700a6b1a <Udma_chOpen+0xfa> @ imm = #-0x2
700a6b1a: 9805         	ldr	r0, [sp, #0x14]
700a6b1c: b960         	cbnz	r0, 0x700a6b38 <Udma_chOpen+0x118> @ imm = #0x18
700a6b1e: e7ff         	b	0x700a6b20 <Udma_chOpen+0x100> @ imm = #-0x2
700a6b20: 9802         	ldr	r0, [sp, #0x8]
700a6b22: f7f9 feed    	bl	0x700a0900 <Udma_chAllocResource> @ imm = #-0x6226
700a6b26: 9005         	str	r0, [sp, #0x14]
700a6b28: 9805         	ldr	r0, [sp, #0x14]
700a6b2a: b918         	cbnz	r0, 0x700a6b34 <Udma_chOpen+0x114> @ imm = #0x6
700a6b2c: e7ff         	b	0x700a6b2e <Udma_chOpen+0x10e> @ imm = #-0x2
700a6b2e: 2001         	movs	r0, #0x1
700a6b30: 9003         	str	r0, [sp, #0xc]
700a6b32: e000         	b	0x700a6b36 <Udma_chOpen+0x116> @ imm = #0x0
700a6b34: e7ff         	b	0x700a6b36 <Udma_chOpen+0x116> @ imm = #-0x2
700a6b36: e7ff         	b	0x700a6b38 <Udma_chOpen+0x118> @ imm = #-0x2
700a6b38: 9805         	ldr	r0, [sp, #0x14]
700a6b3a: b948         	cbnz	r0, 0x700a6b50 <Udma_chOpen+0x130> @ imm = #0x12
700a6b3c: e7ff         	b	0x700a6b3e <Udma_chOpen+0x11e> @ imm = #-0x2
700a6b3e: 9802         	ldr	r0, [sp, #0x8]
700a6b40: f008 f9ee    	bl	0x700aef20 <Udma_chPair> @ imm = #0x83dc
700a6b44: 9005         	str	r0, [sp, #0x14]
700a6b46: 9805         	ldr	r0, [sp, #0x14]
700a6b48: b108         	cbz	r0, 0x700a6b4e <Udma_chOpen+0x12e> @ imm = #0x2
700a6b4a: e7ff         	b	0x700a6b4c <Udma_chOpen+0x12c> @ imm = #-0x2
700a6b4c: e7ff         	b	0x700a6b4e <Udma_chOpen+0x12e> @ imm = #-0x2
700a6b4e: e7ff         	b	0x700a6b50 <Udma_chOpen+0x130> @ imm = #-0x2
700a6b50: 9805         	ldr	r0, [sp, #0x14]
700a6b52: b940         	cbnz	r0, 0x700a6b66 <Udma_chOpen+0x146> @ imm = #0x10
700a6b54: e7ff         	b	0x700a6b56 <Udma_chOpen+0x136> @ imm = #-0x2
700a6b56: 9902         	ldr	r1, [sp, #0x8]
700a6b58: f64a 30cd    	movw	r0, #0xabcd
700a6b5c: f6ca 30dc    	movt	r0, #0xabdc
700a6b60: f8c1 0244    	str.w	r0, [r1, #0x244]
700a6b64: e00d         	b	0x700a6b82 <Udma_chOpen+0x162> @ imm = #0x1a
700a6b66: 9803         	ldr	r0, [sp, #0xc]
700a6b68: 2801         	cmp	r0, #0x1
700a6b6a: d109         	bne	0x700a6b80 <Udma_chOpen+0x160> @ imm = #0x12
700a6b6c: e7ff         	b	0x700a6b6e <Udma_chOpen+0x14e> @ imm = #-0x2
700a6b6e: 9802         	ldr	r0, [sp, #0x8]
700a6b70: f7fd fd96    	bl	0x700a46a0 <Udma_chFreeResource> @ imm = #-0x24d4
700a6b74: 9004         	str	r0, [sp, #0x10]
700a6b76: 9804         	ldr	r0, [sp, #0x10]
700a6b78: b108         	cbz	r0, 0x700a6b7e <Udma_chOpen+0x15e> @ imm = #0x2
700a6b7a: e7ff         	b	0x700a6b7c <Udma_chOpen+0x15c> @ imm = #-0x2
700a6b7c: e7ff         	b	0x700a6b7e <Udma_chOpen+0x15e> @ imm = #-0x2
700a6b7e: e7ff         	b	0x700a6b80 <Udma_chOpen+0x160> @ imm = #-0x2
700a6b80: e7ff         	b	0x700a6b82 <Udma_chOpen+0x162> @ imm = #-0x2
700a6b82: 9805         	ldr	r0, [sp, #0x14]
700a6b84: b00a         	add	sp, #0x28
700a6b86: bd80         	pop	{r7, pc}
		...

700a6b90 <Sciclient_pmQueryModuleClkFreq>:
700a6b90: b580         	push	{r7, lr}
700a6b92: b09c         	sub	sp, #0x70
700a6b94: f8dd c07c    	ldr.w	r12, [sp, #0x7c]
700a6b98: f8dd c078    	ldr.w	r12, [sp, #0x78]
700a6b9c: 901b         	str	r0, [sp, #0x6c]
700a6b9e: 911a         	str	r1, [sp, #0x68]
700a6ba0: 9319         	str	r3, [sp, #0x64]
700a6ba2: 9218         	str	r2, [sp, #0x60]
700a6ba4: 2000         	movs	r0, #0x0
700a6ba6: 9017         	str	r0, [sp, #0x5c]
700a6ba8: 981b         	ldr	r0, [sp, #0x6c]
700a6baa: f8cd 003b    	str.w	r0, [sp, #0x3b]
700a6bae: 9818         	ldr	r0, [sp, #0x60]
700a6bb0: 9919         	ldr	r1, [sp, #0x64]
700a6bb2: f8cd 1043    	str.w	r1, [sp, #0x43]
700a6bb6: f8cd 003f    	str.w	r0, [sp, #0x3f]
700a6bba: 9818         	ldr	r0, [sp, #0x60]
700a6bbc: 9919         	ldr	r1, [sp, #0x64]
700a6bbe: f8cd 104b    	str.w	r1, [sp, #0x4b]
700a6bc2: f8cd 0047    	str.w	r0, [sp, #0x47]
700a6bc6: 9818         	ldr	r0, [sp, #0x60]
700a6bc8: 9919         	ldr	r1, [sp, #0x64]
700a6bca: f8cd 1053    	str.w	r1, [sp, #0x53]
700a6bce: f8cd 004f    	str.w	r0, [sp, #0x4f]
700a6bd2: 9b18         	ldr	r3, [sp, #0x60]
700a6bd4: 9819         	ldr	r0, [sp, #0x64]
700a6bd6: f64c 41cd    	movw	r1, #0xcccd
700a6bda: f6cc 41cc    	movt	r1, #0xcccc
700a6bde: fba3 2e01    	umull	r2, lr, r3, r1
700a6be2: f04f 3ccc    	mov.w	r12, #0xcccccccc
700a6be6: fb03 e30c    	mla	r3, r3, r12, lr
700a6bea: fb00 3101    	mla	r1, r0, r1, r3
700a6bee: ea4f 70c2    	lsl.w	r0, r2, #0x1f
700a6bf2: ea40 0051    	orr.w	r0, r0, r1, lsr #1
700a6bf6: ea4f 71c1    	lsl.w	r1, r1, #0x1f
700a6bfa: ea41 0152    	orr.w	r1, r1, r2, lsr #1
700a6bfe: f649 129a    	movw	r2, #0x999a
700a6c02: f6c9 1299    	movt	r2, #0x9999
700a6c06: 1a89         	subs	r1, r1, r2
700a6c08: f649 1199    	movw	r1, #0x9999
700a6c0c: f6c1 1199    	movt	r1, #0x1999
700a6c10: 4188         	sbcs	r0, r1
700a6c12: d32b         	blo	0x700a6c6c <Sciclient_pmQueryModuleClkFreq+0xdc> @ imm = #0x56
700a6c14: e7ff         	b	0x700a6c16 <Sciclient_pmQueryModuleClkFreq+0x86> @ imm = #-0x2
700a6c16: 9918         	ldr	r1, [sp, #0x60]
700a6c18: 9819         	ldr	r0, [sp, #0x64]
700a6c1a: 084a         	lsrs	r2, r1, #0x1
700a6c1c: ea42 72c0    	orr.w	r2, r2, r0, lsl #31
700a6c20: eb12 0250    	adds.w	r2, r2, r0, lsr #1
700a6c24: f142 0200    	adc	r2, r2, #0x0
700a6c28: f64c 43cd    	movw	r3, #0xcccd
700a6c2c: f6cc 43cc    	movt	r3, #0xcccc
700a6c30: fba2 3c03    	umull	r3, r12, r2, r3
700a6c34: f02c 0303    	bic	r3, r12, #0x3
700a6c38: eb03 039c    	add.w	r3, r3, r12, lsr #2
700a6c3c: 1ad3         	subs	r3, r2, r3
700a6c3e: f001 0201    	and	r2, r1, #0x1
700a6c42: ea42 0243    	orr.w	r2, r2, r3, lsl #1
700a6c46: 1a89         	subs	r1, r1, r2
700a6c48: f160 0000    	sbc	r0, r0, #0x0
700a6c4c: f8cd 103f    	str.w	r1, [sp, #0x3f]
700a6c50: f8cd 0043    	str.w	r0, [sp, #0x43]
700a6c54: f8dd 103f    	ldr.w	r1, [sp, #0x3f]
700a6c58: f8dd 0043    	ldr.w	r0, [sp, #0x43]
700a6c5c: 310a         	adds	r1, #0xa
700a6c5e: f140 0000    	adc	r0, r0, #0x0
700a6c62: f8cd 104f    	str.w	r1, [sp, #0x4f]
700a6c66: f8cd 0053    	str.w	r0, [sp, #0x53]
700a6c6a: e7ff         	b	0x700a6c6c <Sciclient_pmQueryModuleClkFreq+0xdc> @ imm = #-0x2
700a6c6c: 981a         	ldr	r0, [sp, #0x68]
700a6c6e: 28ff         	cmp	r0, #0xff
700a6c70: d306         	blo	0x700a6c80 <Sciclient_pmQueryModuleClkFreq+0xf0> @ imm = #0xc
700a6c72: e7ff         	b	0x700a6c74 <Sciclient_pmQueryModuleClkFreq+0xe4> @ imm = #-0x2
700a6c74: 981a         	ldr	r0, [sp, #0x68]
700a6c76: 9016         	str	r0, [sp, #0x58]
700a6c78: 20ff         	movs	r0, #0xff
700a6c7a: f88d 0057    	strb.w	r0, [sp, #0x57]
700a6c7e: e003         	b	0x700a6c88 <Sciclient_pmQueryModuleClkFreq+0xf8> @ imm = #0x6
700a6c80: 981a         	ldr	r0, [sp, #0x68]
700a6c82: f88d 0057    	strb.w	r0, [sp, #0x57]
700a6c86: e7ff         	b	0x700a6c88 <Sciclient_pmQueryModuleClkFreq+0xf8> @ imm = #-0x2
700a6c88: 2000         	movs	r0, #0x0
700a6c8a: 900b         	str	r0, [sp, #0x2c]
700a6c8c: 900a         	str	r0, [sp, #0x28]
700a6c8e: 9009         	str	r0, [sp, #0x24]
700a6c90: 9008         	str	r0, [sp, #0x20]
700a6c92: f240 110d    	movw	r1, #0x10d
700a6c96: f8ad 100c    	strh.w	r1, [sp, #0xc]
700a6c9a: 2102         	movs	r1, #0x2
700a6c9c: 9104         	str	r1, [sp, #0x10]
700a6c9e: f10d 0133    	add.w	r1, sp, #0x33
700a6ca2: 9105         	str	r1, [sp, #0x14]
700a6ca4: 2129         	movs	r1, #0x29
700a6ca6: 9106         	str	r1, [sp, #0x18]
700a6ca8: 991f         	ldr	r1, [sp, #0x7c]
700a6caa: 9107         	str	r1, [sp, #0x1c]
700a6cac: 9000         	str	r0, [sp]
700a6cae: a808         	add	r0, sp, #0x20
700a6cb0: 9001         	str	r0, [sp, #0x4]
700a6cb2: 2010         	movs	r0, #0x10
700a6cb4: 9002         	str	r0, [sp, #0x8]
700a6cb6: a803         	add	r0, sp, #0xc
700a6cb8: 4669         	mov	r1, sp
700a6cba: f7fb fb39    	bl	0x700a2330 <Sciclient_service> @ imm = #-0x498e
700a6cbe: 9017         	str	r0, [sp, #0x5c]
700a6cc0: 9817         	ldr	r0, [sp, #0x5c]
700a6cc2: b930         	cbnz	r0, 0x700a6cd2 <Sciclient_pmQueryModuleClkFreq+0x142> @ imm = #0xc
700a6cc4: e7ff         	b	0x700a6cc6 <Sciclient_pmQueryModuleClkFreq+0x136> @ imm = #-0x2
700a6cc6: 9800         	ldr	r0, [sp]
700a6cc8: f000 0002    	and	r0, r0, #0x2
700a6ccc: 2802         	cmp	r0, #0x2
700a6cce: d004         	beq	0x700a6cda <Sciclient_pmQueryModuleClkFreq+0x14a> @ imm = #0x8
700a6cd0: e7ff         	b	0x700a6cd2 <Sciclient_pmQueryModuleClkFreq+0x142> @ imm = #-0x2
700a6cd2: f04f 30ff    	mov.w	r0, #0xffffffff
700a6cd6: 9017         	str	r0, [sp, #0x5c]
700a6cd8: e7ff         	b	0x700a6cda <Sciclient_pmQueryModuleClkFreq+0x14a> @ imm = #-0x2
700a6cda: 9817         	ldr	r0, [sp, #0x5c]
700a6cdc: b930         	cbnz	r0, 0x700a6cec <Sciclient_pmQueryModuleClkFreq+0x15c> @ imm = #0xc
700a6cde: e7ff         	b	0x700a6ce0 <Sciclient_pmQueryModuleClkFreq+0x150> @ imm = #-0x2
700a6ce0: 980a         	ldr	r0, [sp, #0x28]
700a6ce2: 9a0b         	ldr	r2, [sp, #0x2c]
700a6ce4: 991e         	ldr	r1, [sp, #0x78]
700a6ce6: 604a         	str	r2, [r1, #0x4]
700a6ce8: 6008         	str	r0, [r1]
700a6cea: e7ff         	b	0x700a6cec <Sciclient_pmQueryModuleClkFreq+0x15c> @ imm = #-0x2
700a6cec: 9817         	ldr	r0, [sp, #0x5c]
700a6cee: b01c         	add	sp, #0x70
700a6cf0: bd80         	pop	{r7, pc}
		...
700a6cfe: 0000         	movs	r0, r0

700a6d00 <_tx_mutex_prioritize>:
700a6d00: b580         	push	{r7, lr}
700a6d02: b08a         	sub	sp, #0x28
700a6d04: 9009         	str	r0, [sp, #0x24]
700a6d06: f7f9 e986    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0x6cf4
700a6d0a: 9008         	str	r0, [sp, #0x20]
700a6d0c: 9809         	ldr	r0, [sp, #0x24]
700a6d0e: 69c0         	ldr	r0, [r0, #0x1c]
700a6d10: 9004         	str	r0, [sp, #0x10]
700a6d12: 9804         	ldr	r0, [sp, #0x10]
700a6d14: 2801         	cmp	r0, #0x1
700a6d16: d804         	bhi	0x700a6d22 <_tx_mutex_prioritize+0x22> @ imm = #0x8
700a6d18: e7ff         	b	0x700a6d1a <_tx_mutex_prioritize+0x1a> @ imm = #-0x2
700a6d1a: 9808         	ldr	r0, [sp, #0x20]
700a6d1c: f7fb e80a    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x4fec
700a6d20: e09a         	b	0x700a6e58 <_tx_mutex_prioritize+0x158> @ imm = #0x134
700a6d22: 9804         	ldr	r0, [sp, #0x10]
700a6d24: 2802         	cmp	r0, #0x2
700a6d26: d115         	bne	0x700a6d54 <_tx_mutex_prioritize+0x54> @ imm = #0x2a
700a6d28: e7ff         	b	0x700a6d2a <_tx_mutex_prioritize+0x2a> @ imm = #-0x2
700a6d2a: 9809         	ldr	r0, [sp, #0x24]
700a6d2c: 6980         	ldr	r0, [r0, #0x18]
700a6d2e: 9005         	str	r0, [sp, #0x14]
700a6d30: 9805         	ldr	r0, [sp, #0x14]
700a6d32: 6f40         	ldr	r0, [r0, #0x74]
700a6d34: 9003         	str	r0, [sp, #0xc]
700a6d36: 9803         	ldr	r0, [sp, #0xc]
700a6d38: 6b00         	ldr	r0, [r0, #0x30]
700a6d3a: 9905         	ldr	r1, [sp, #0x14]
700a6d3c: 6b09         	ldr	r1, [r1, #0x30]
700a6d3e: 4288         	cmp	r0, r1
700a6d40: d204         	bhs	0x700a6d4c <_tx_mutex_prioritize+0x4c> @ imm = #0x8
700a6d42: e7ff         	b	0x700a6d44 <_tx_mutex_prioritize+0x44> @ imm = #-0x2
700a6d44: 9803         	ldr	r0, [sp, #0xc]
700a6d46: 9909         	ldr	r1, [sp, #0x24]
700a6d48: 6188         	str	r0, [r1, #0x18]
700a6d4a: e7ff         	b	0x700a6d4c <_tx_mutex_prioritize+0x4c> @ imm = #-0x2
700a6d4c: 9808         	ldr	r0, [sp, #0x20]
700a6d4e: f7fa eff2    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x501c
700a6d52: e080         	b	0x700a6e56 <_tx_mutex_prioritize+0x156> @ imm = #0x100
700a6d54: 9809         	ldr	r0, [sp, #0x24]
700a6d56: 6980         	ldr	r0, [r0, #0x18]
700a6d58: 9005         	str	r0, [sp, #0x14]
700a6d5a: 9805         	ldr	r0, [sp, #0x14]
700a6d5c: 9006         	str	r0, [sp, #0x18]
700a6d5e: 9806         	ldr	r0, [sp, #0x18]
700a6d60: 6f40         	ldr	r0, [r0, #0x74]
700a6d62: 9007         	str	r0, [sp, #0x1c]
700a6d64: f64a 11b4    	movw	r1, #0xa9b4
700a6d68: f2c7 0108    	movt	r1, #0x7008
700a6d6c: 6808         	ldr	r0, [r1]
700a6d6e: 3001         	adds	r0, #0x1
700a6d70: 6008         	str	r0, [r1]
700a6d72: 2000         	movs	r0, #0x0
700a6d74: 9001         	str	r0, [sp, #0x4]
700a6d76: e7ff         	b	0x700a6d78 <_tx_mutex_prioritize+0x78> @ imm = #-0x2
700a6d78: 9807         	ldr	r0, [sp, #0x1c]
700a6d7a: 6b00         	ldr	r0, [r0, #0x30]
700a6d7c: 9906         	ldr	r1, [sp, #0x18]
700a6d7e: 6b09         	ldr	r1, [r1, #0x30]
700a6d80: 4288         	cmp	r0, r1
700a6d82: d203         	bhs	0x700a6d8c <_tx_mutex_prioritize+0x8c> @ imm = #0x6
700a6d84: e7ff         	b	0x700a6d86 <_tx_mutex_prioritize+0x86> @ imm = #-0x2
700a6d86: 9807         	ldr	r0, [sp, #0x1c]
700a6d88: 9006         	str	r0, [sp, #0x18]
700a6d8a: e7ff         	b	0x700a6d8c <_tx_mutex_prioritize+0x8c> @ imm = #-0x2
700a6d8c: 9808         	ldr	r0, [sp, #0x20]
700a6d8e: f7fa efd2    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x505c
700a6d92: f7f9 e940    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0x6d80
700a6d96: 9008         	str	r0, [sp, #0x20]
700a6d98: 9805         	ldr	r0, [sp, #0x14]
700a6d9a: 9909         	ldr	r1, [sp, #0x24]
700a6d9c: 6989         	ldr	r1, [r1, #0x18]
700a6d9e: 4288         	cmp	r0, r1
700a6da0: d003         	beq	0x700a6daa <_tx_mutex_prioritize+0xaa> @ imm = #0x6
700a6da2: e7ff         	b	0x700a6da4 <_tx_mutex_prioritize+0xa4> @ imm = #-0x2
700a6da4: 2001         	movs	r0, #0x1
700a6da6: 9001         	str	r0, [sp, #0x4]
700a6da8: e009         	b	0x700a6dbe <_tx_mutex_prioritize+0xbe> @ imm = #0x12
700a6daa: 9804         	ldr	r0, [sp, #0x10]
700a6dac: 9909         	ldr	r1, [sp, #0x24]
700a6dae: 69c9         	ldr	r1, [r1, #0x1c]
700a6db0: 4288         	cmp	r0, r1
700a6db2: d003         	beq	0x700a6dbc <_tx_mutex_prioritize+0xbc> @ imm = #0x6
700a6db4: e7ff         	b	0x700a6db6 <_tx_mutex_prioritize+0xb6> @ imm = #-0x2
700a6db6: 2001         	movs	r0, #0x1
700a6db8: 9001         	str	r0, [sp, #0x4]
700a6dba: e7ff         	b	0x700a6dbc <_tx_mutex_prioritize+0xbc> @ imm = #-0x2
700a6dbc: e7ff         	b	0x700a6dbe <_tx_mutex_prioritize+0xbe> @ imm = #-0x2
700a6dbe: 9801         	ldr	r0, [sp, #0x4]
700a6dc0: b920         	cbnz	r0, 0x700a6dcc <_tx_mutex_prioritize+0xcc> @ imm = #0x8
700a6dc2: e7ff         	b	0x700a6dc4 <_tx_mutex_prioritize+0xc4> @ imm = #-0x2
700a6dc4: 9807         	ldr	r0, [sp, #0x1c]
700a6dc6: 6f40         	ldr	r0, [r0, #0x74]
700a6dc8: 9007         	str	r0, [sp, #0x1c]
700a6dca: e00d         	b	0x700a6de8 <_tx_mutex_prioritize+0xe8> @ imm = #0x1a
700a6dcc: 9809         	ldr	r0, [sp, #0x24]
700a6dce: 6980         	ldr	r0, [r0, #0x18]
700a6dd0: 9005         	str	r0, [sp, #0x14]
700a6dd2: 9809         	ldr	r0, [sp, #0x24]
700a6dd4: 69c0         	ldr	r0, [r0, #0x1c]
700a6dd6: 9004         	str	r0, [sp, #0x10]
700a6dd8: 9805         	ldr	r0, [sp, #0x14]
700a6dda: 9006         	str	r0, [sp, #0x18]
700a6ddc: 9806         	ldr	r0, [sp, #0x18]
700a6dde: 6f40         	ldr	r0, [r0, #0x74]
700a6de0: 9007         	str	r0, [sp, #0x1c]
700a6de2: 2000         	movs	r0, #0x0
700a6de4: 9001         	str	r0, [sp, #0x4]
700a6de6: e7ff         	b	0x700a6de8 <_tx_mutex_prioritize+0xe8> @ imm = #-0x2
700a6de8: e7ff         	b	0x700a6dea <_tx_mutex_prioritize+0xea> @ imm = #-0x2
700a6dea: 9807         	ldr	r0, [sp, #0x1c]
700a6dec: 9905         	ldr	r1, [sp, #0x14]
700a6dee: 4288         	cmp	r0, r1
700a6df0: d1c2         	bne	0x700a6d78 <_tx_mutex_prioritize+0x78> @ imm = #-0x7c
700a6df2: e7ff         	b	0x700a6df4 <_tx_mutex_prioritize+0xf4> @ imm = #-0x2
700a6df4: f64a 11b4    	movw	r1, #0xa9b4
700a6df8: f2c7 0108    	movt	r1, #0x7008
700a6dfc: 6808         	ldr	r0, [r1]
700a6dfe: 3801         	subs	r0, #0x1
700a6e00: 6008         	str	r0, [r1]
700a6e02: 9806         	ldr	r0, [sp, #0x18]
700a6e04: 9905         	ldr	r1, [sp, #0x14]
700a6e06: 4288         	cmp	r0, r1
700a6e08: d01f         	beq	0x700a6e4a <_tx_mutex_prioritize+0x14a> @ imm = #0x3e
700a6e0a: e7ff         	b	0x700a6e0c <_tx_mutex_prioritize+0x10c> @ imm = #-0x2
700a6e0c: 9806         	ldr	r0, [sp, #0x18]
700a6e0e: 6f40         	ldr	r0, [r0, #0x74]
700a6e10: 9003         	str	r0, [sp, #0xc]
700a6e12: 9806         	ldr	r0, [sp, #0x18]
700a6e14: 6f80         	ldr	r0, [r0, #0x78]
700a6e16: 9002         	str	r0, [sp, #0x8]
700a6e18: 9802         	ldr	r0, [sp, #0x8]
700a6e1a: 9903         	ldr	r1, [sp, #0xc]
700a6e1c: 6788         	str	r0, [r1, #0x78]
700a6e1e: 9803         	ldr	r0, [sp, #0xc]
700a6e20: 9902         	ldr	r1, [sp, #0x8]
700a6e22: 6748         	str	r0, [r1, #0x74]
700a6e24: 9805         	ldr	r0, [sp, #0x14]
700a6e26: 6f80         	ldr	r0, [r0, #0x78]
700a6e28: 9002         	str	r0, [sp, #0x8]
700a6e2a: 9805         	ldr	r0, [sp, #0x14]
700a6e2c: 9906         	ldr	r1, [sp, #0x18]
700a6e2e: 6748         	str	r0, [r1, #0x74]
700a6e30: 9802         	ldr	r0, [sp, #0x8]
700a6e32: 9906         	ldr	r1, [sp, #0x18]
700a6e34: 6788         	str	r0, [r1, #0x78]
700a6e36: 9806         	ldr	r0, [sp, #0x18]
700a6e38: 9902         	ldr	r1, [sp, #0x8]
700a6e3a: 6748         	str	r0, [r1, #0x74]
700a6e3c: 9806         	ldr	r0, [sp, #0x18]
700a6e3e: 9905         	ldr	r1, [sp, #0x14]
700a6e40: 6788         	str	r0, [r1, #0x78]
700a6e42: 9806         	ldr	r0, [sp, #0x18]
700a6e44: 9909         	ldr	r1, [sp, #0x24]
700a6e46: 6188         	str	r0, [r1, #0x18]
700a6e48: e7ff         	b	0x700a6e4a <_tx_mutex_prioritize+0x14a> @ imm = #-0x2
700a6e4a: 9808         	ldr	r0, [sp, #0x20]
700a6e4c: f7fa ef72    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x511c
700a6e50: f00a fb96    	bl	0x700b1580 <_tx_thread_system_preempt_check> @ imm = #0xa72c
700a6e54: e7ff         	b	0x700a6e56 <_tx_mutex_prioritize+0x156> @ imm = #-0x2
700a6e56: e7ff         	b	0x700a6e58 <_tx_mutex_prioritize+0x158> @ imm = #-0x2
700a6e58: 2000         	movs	r0, #0x0
700a6e5a: b00a         	add	sp, #0x28
700a6e5c: bd80         	pop	{r7, pc}
700a6e5e: 0000         	movs	r0, r0

700a6e60 <Udma_rmAllocMappedRxCh>:
700a6e60: b580         	push	{r7, lr}
700a6e62: b08a         	sub	sp, #0x28
700a6e64: 9009         	str	r0, [sp, #0x24]
700a6e66: 9108         	str	r1, [sp, #0x20]
700a6e68: 9207         	str	r2, [sp, #0x1c]
700a6e6a: 2000         	movs	r0, #0x0
700a6e6c: f6cf 70ff    	movt	r0, #0xffff
700a6e70: 9006         	str	r0, [sp, #0x18]
700a6e72: 9808         	ldr	r0, [sp, #0x20]
700a6e74: f500 70ea    	add.w	r0, r0, #0x1d4
700a6e78: 9001         	str	r0, [sp, #0x4]
700a6e7a: 9808         	ldr	r0, [sp, #0x20]
700a6e7c: f500 609f    	add.w	r0, r0, #0x4f8
700a6e80: f04f 31ff    	mov.w	r1, #0xffffffff
700a6e84: f009 fed4    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x9da8
700a6e88: 9809         	ldr	r0, [sp, #0x24]
700a6e8a: 2101         	movs	r1, #0x1
700a6e8c: f6cf 71ff    	movt	r1, #0xffff
700a6e90: 4288         	cmp	r0, r1
700a6e92: d142         	bne	0x700a6f1a <Udma_rmAllocMappedRxCh+0xba> @ imm = #0x84
700a6e94: e7ff         	b	0x700a6e96 <Udma_rmAllocMappedRxCh+0x36> @ imm = #-0x2
700a6e96: 2000         	movs	r0, #0x0
700a6e98: 9005         	str	r0, [sp, #0x14]
700a6e9a: e7ff         	b	0x700a6e9c <Udma_rmAllocMappedRxCh+0x3c> @ imm = #-0x2
700a6e9c: 9805         	ldr	r0, [sp, #0x14]
700a6e9e: 9901         	ldr	r1, [sp, #0x4]
700a6ea0: 9a07         	ldr	r2, [sp, #0x1c]
700a6ea2: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a6ea6: 6f89         	ldr	r1, [r1, #0x78]
700a6ea8: 4288         	cmp	r0, r1
700a6eaa: d235         	bhs	0x700a6f18 <Udma_rmAllocMappedRxCh+0xb8> @ imm = #0x6a
700a6eac: e7ff         	b	0x700a6eae <Udma_rmAllocMappedRxCh+0x4e> @ imm = #-0x2
700a6eae: 9805         	ldr	r0, [sp, #0x14]
700a6eb0: 0940         	lsrs	r0, r0, #0x5
700a6eb2: 9004         	str	r0, [sp, #0x10]
700a6eb4: 9805         	ldr	r0, [sp, #0x14]
700a6eb6: 9904         	ldr	r1, [sp, #0x10]
700a6eb8: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a6ebc: 9003         	str	r0, [sp, #0xc]
700a6ebe: 9903         	ldr	r1, [sp, #0xc]
700a6ec0: 2001         	movs	r0, #0x1
700a6ec2: 4088         	lsls	r0, r1
700a6ec4: 9002         	str	r0, [sp, #0x8]
700a6ec6: 9808         	ldr	r0, [sp, #0x20]
700a6ec8: 9907         	ldr	r1, [sp, #0x1c]
700a6eca: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a6ece: 9904         	ldr	r1, [sp, #0x10]
700a6ed0: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a6ed4: f8d0 0334    	ldr.w	r0, [r0, #0x334]
700a6ed8: 9902         	ldr	r1, [sp, #0x8]
700a6eda: 4008         	ands	r0, r1
700a6edc: 4288         	cmp	r0, r1
700a6ede: d116         	bne	0x700a6f0e <Udma_rmAllocMappedRxCh+0xae> @ imm = #0x2c
700a6ee0: e7ff         	b	0x700a6ee2 <Udma_rmAllocMappedRxCh+0x82> @ imm = #-0x2
700a6ee2: 9a02         	ldr	r2, [sp, #0x8]
700a6ee4: 9808         	ldr	r0, [sp, #0x20]
700a6ee6: 9907         	ldr	r1, [sp, #0x1c]
700a6ee8: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a6eec: 9904         	ldr	r1, [sp, #0x10]
700a6eee: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a6ef2: f8d1 0334    	ldr.w	r0, [r1, #0x334]
700a6ef6: 4390         	bics	r0, r2
700a6ef8: f8c1 0334    	str.w	r0, [r1, #0x334]
700a6efc: 9805         	ldr	r0, [sp, #0x14]
700a6efe: 9901         	ldr	r1, [sp, #0x4]
700a6f00: 9a07         	ldr	r2, [sp, #0x1c]
700a6f02: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a6f06: 6e89         	ldr	r1, [r1, #0x68]
700a6f08: 4408         	add	r0, r1
700a6f0a: 9006         	str	r0, [sp, #0x18]
700a6f0c: e004         	b	0x700a6f18 <Udma_rmAllocMappedRxCh+0xb8> @ imm = #0x8
700a6f0e: e7ff         	b	0x700a6f10 <Udma_rmAllocMappedRxCh+0xb0> @ imm = #-0x2
700a6f10: 9805         	ldr	r0, [sp, #0x14]
700a6f12: 3001         	adds	r0, #0x1
700a6f14: 9005         	str	r0, [sp, #0x14]
700a6f16: e7c1         	b	0x700a6e9c <Udma_rmAllocMappedRxCh+0x3c> @ imm = #-0x7e
700a6f18: e047         	b	0x700a6faa <Udma_rmAllocMappedRxCh+0x14a> @ imm = #0x8e
700a6f1a: 9809         	ldr	r0, [sp, #0x24]
700a6f1c: 9901         	ldr	r1, [sp, #0x4]
700a6f1e: 9a07         	ldr	r2, [sp, #0x1c]
700a6f20: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a6f24: 6e89         	ldr	r1, [r1, #0x68]
700a6f26: 4288         	cmp	r0, r1
700a6f28: d33e         	blo	0x700a6fa8 <Udma_rmAllocMappedRxCh+0x148> @ imm = #0x7c
700a6f2a: e7ff         	b	0x700a6f2c <Udma_rmAllocMappedRxCh+0xcc> @ imm = #-0x2
700a6f2c: 9809         	ldr	r0, [sp, #0x24]
700a6f2e: 9901         	ldr	r1, [sp, #0x4]
700a6f30: 9a07         	ldr	r2, [sp, #0x1c]
700a6f32: eb01 0282    	add.w	r2, r1, r2, lsl #2
700a6f36: 6e91         	ldr	r1, [r2, #0x68]
700a6f38: 6f92         	ldr	r2, [r2, #0x78]
700a6f3a: 4411         	add	r1, r2
700a6f3c: 4288         	cmp	r0, r1
700a6f3e: d233         	bhs	0x700a6fa8 <Udma_rmAllocMappedRxCh+0x148> @ imm = #0x66
700a6f40: e7ff         	b	0x700a6f42 <Udma_rmAllocMappedRxCh+0xe2> @ imm = #-0x2
700a6f42: 9809         	ldr	r0, [sp, #0x24]
700a6f44: 9901         	ldr	r1, [sp, #0x4]
700a6f46: 9a07         	ldr	r2, [sp, #0x1c]
700a6f48: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a6f4c: 6e89         	ldr	r1, [r1, #0x68]
700a6f4e: 1a40         	subs	r0, r0, r1
700a6f50: 9005         	str	r0, [sp, #0x14]
700a6f52: 9805         	ldr	r0, [sp, #0x14]
700a6f54: 0940         	lsrs	r0, r0, #0x5
700a6f56: 9004         	str	r0, [sp, #0x10]
700a6f58: 9805         	ldr	r0, [sp, #0x14]
700a6f5a: 9904         	ldr	r1, [sp, #0x10]
700a6f5c: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a6f60: 9003         	str	r0, [sp, #0xc]
700a6f62: 9903         	ldr	r1, [sp, #0xc]
700a6f64: 2001         	movs	r0, #0x1
700a6f66: 4088         	lsls	r0, r1
700a6f68: 9002         	str	r0, [sp, #0x8]
700a6f6a: 9808         	ldr	r0, [sp, #0x20]
700a6f6c: 9907         	ldr	r1, [sp, #0x1c]
700a6f6e: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a6f72: 9904         	ldr	r1, [sp, #0x10]
700a6f74: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a6f78: f8d0 0334    	ldr.w	r0, [r0, #0x334]
700a6f7c: 9902         	ldr	r1, [sp, #0x8]
700a6f7e: 4008         	ands	r0, r1
700a6f80: 4288         	cmp	r0, r1
700a6f82: d110         	bne	0x700a6fa6 <Udma_rmAllocMappedRxCh+0x146> @ imm = #0x20
700a6f84: e7ff         	b	0x700a6f86 <Udma_rmAllocMappedRxCh+0x126> @ imm = #-0x2
700a6f86: 9a02         	ldr	r2, [sp, #0x8]
700a6f88: 9808         	ldr	r0, [sp, #0x20]
700a6f8a: 9907         	ldr	r1, [sp, #0x1c]
700a6f8c: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a6f90: 9904         	ldr	r1, [sp, #0x10]
700a6f92: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a6f96: f8d1 0334    	ldr.w	r0, [r1, #0x334]
700a6f9a: 4390         	bics	r0, r2
700a6f9c: f8c1 0334    	str.w	r0, [r1, #0x334]
700a6fa0: 9809         	ldr	r0, [sp, #0x24]
700a6fa2: 9006         	str	r0, [sp, #0x18]
700a6fa4: e7ff         	b	0x700a6fa6 <Udma_rmAllocMappedRxCh+0x146> @ imm = #-0x2
700a6fa6: e7ff         	b	0x700a6fa8 <Udma_rmAllocMappedRxCh+0x148> @ imm = #-0x2
700a6fa8: e7ff         	b	0x700a6faa <Udma_rmAllocMappedRxCh+0x14a> @ imm = #-0x2
700a6faa: 9808         	ldr	r0, [sp, #0x20]
700a6fac: f500 609f    	add.w	r0, r0, #0x4f8
700a6fb0: f00a fe76    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0xacec
700a6fb4: 9806         	ldr	r0, [sp, #0x18]
700a6fb6: b00a         	add	sp, #0x28
700a6fb8: bd80         	pop	{r7, pc}
700a6fba: 0000         	movs	r0, r0
700a6fbc: 0000         	movs	r0, r0
700a6fbe: 0000         	movs	r0, r0

700a6fc0 <Udma_rmAllocMappedTxCh>:
700a6fc0: b580         	push	{r7, lr}
700a6fc2: b08a         	sub	sp, #0x28
700a6fc4: 9009         	str	r0, [sp, #0x24]
700a6fc6: 9108         	str	r1, [sp, #0x20]
700a6fc8: 9207         	str	r2, [sp, #0x1c]
700a6fca: 2000         	movs	r0, #0x0
700a6fcc: f6cf 70ff    	movt	r0, #0xffff
700a6fd0: 9006         	str	r0, [sp, #0x18]
700a6fd2: 9808         	ldr	r0, [sp, #0x20]
700a6fd4: f500 70ea    	add.w	r0, r0, #0x1d4
700a6fd8: 9001         	str	r0, [sp, #0x4]
700a6fda: 9808         	ldr	r0, [sp, #0x20]
700a6fdc: f500 609f    	add.w	r0, r0, #0x4f8
700a6fe0: f04f 31ff    	mov.w	r1, #0xffffffff
700a6fe4: f009 fe24    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x9c48
700a6fe8: 9809         	ldr	r0, [sp, #0x24]
700a6fea: 2101         	movs	r1, #0x1
700a6fec: f6cf 71ff    	movt	r1, #0xffff
700a6ff0: 4288         	cmp	r0, r1
700a6ff2: d142         	bne	0x700a707a <Udma_rmAllocMappedTxCh+0xba> @ imm = #0x84
700a6ff4: e7ff         	b	0x700a6ff6 <Udma_rmAllocMappedTxCh+0x36> @ imm = #-0x2
700a6ff6: 2000         	movs	r0, #0x0
700a6ff8: 9005         	str	r0, [sp, #0x14]
700a6ffa: e7ff         	b	0x700a6ffc <Udma_rmAllocMappedTxCh+0x3c> @ imm = #-0x2
700a6ffc: 9805         	ldr	r0, [sp, #0x14]
700a6ffe: 9901         	ldr	r1, [sp, #0x4]
700a7000: 9a07         	ldr	r2, [sp, #0x1c]
700a7002: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a7006: 6d89         	ldr	r1, [r1, #0x58]
700a7008: 4288         	cmp	r0, r1
700a700a: d235         	bhs	0x700a7078 <Udma_rmAllocMappedTxCh+0xb8> @ imm = #0x6a
700a700c: e7ff         	b	0x700a700e <Udma_rmAllocMappedTxCh+0x4e> @ imm = #-0x2
700a700e: 9805         	ldr	r0, [sp, #0x14]
700a7010: 0940         	lsrs	r0, r0, #0x5
700a7012: 9004         	str	r0, [sp, #0x10]
700a7014: 9805         	ldr	r0, [sp, #0x14]
700a7016: 9904         	ldr	r1, [sp, #0x10]
700a7018: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a701c: 9003         	str	r0, [sp, #0xc]
700a701e: 9903         	ldr	r1, [sp, #0xc]
700a7020: 2001         	movs	r0, #0x1
700a7022: 4088         	lsls	r0, r1
700a7024: 9002         	str	r0, [sp, #0x8]
700a7026: 9808         	ldr	r0, [sp, #0x20]
700a7028: 9907         	ldr	r1, [sp, #0x1c]
700a702a: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a702e: 9904         	ldr	r1, [sp, #0x10]
700a7030: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a7034: f8d0 0324    	ldr.w	r0, [r0, #0x324]
700a7038: 9902         	ldr	r1, [sp, #0x8]
700a703a: 4008         	ands	r0, r1
700a703c: 4288         	cmp	r0, r1
700a703e: d116         	bne	0x700a706e <Udma_rmAllocMappedTxCh+0xae> @ imm = #0x2c
700a7040: e7ff         	b	0x700a7042 <Udma_rmAllocMappedTxCh+0x82> @ imm = #-0x2
700a7042: 9a02         	ldr	r2, [sp, #0x8]
700a7044: 9808         	ldr	r0, [sp, #0x20]
700a7046: 9907         	ldr	r1, [sp, #0x1c]
700a7048: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a704c: 9904         	ldr	r1, [sp, #0x10]
700a704e: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a7052: f8d1 0324    	ldr.w	r0, [r1, #0x324]
700a7056: 4390         	bics	r0, r2
700a7058: f8c1 0324    	str.w	r0, [r1, #0x324]
700a705c: 9805         	ldr	r0, [sp, #0x14]
700a705e: 9901         	ldr	r1, [sp, #0x4]
700a7060: 9a07         	ldr	r2, [sp, #0x1c]
700a7062: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a7066: 6c89         	ldr	r1, [r1, #0x48]
700a7068: 4408         	add	r0, r1
700a706a: 9006         	str	r0, [sp, #0x18]
700a706c: e004         	b	0x700a7078 <Udma_rmAllocMappedTxCh+0xb8> @ imm = #0x8
700a706e: e7ff         	b	0x700a7070 <Udma_rmAllocMappedTxCh+0xb0> @ imm = #-0x2
700a7070: 9805         	ldr	r0, [sp, #0x14]
700a7072: 3001         	adds	r0, #0x1
700a7074: 9005         	str	r0, [sp, #0x14]
700a7076: e7c1         	b	0x700a6ffc <Udma_rmAllocMappedTxCh+0x3c> @ imm = #-0x7e
700a7078: e047         	b	0x700a710a <Udma_rmAllocMappedTxCh+0x14a> @ imm = #0x8e
700a707a: 9809         	ldr	r0, [sp, #0x24]
700a707c: 9901         	ldr	r1, [sp, #0x4]
700a707e: 9a07         	ldr	r2, [sp, #0x1c]
700a7080: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a7084: 6c89         	ldr	r1, [r1, #0x48]
700a7086: 4288         	cmp	r0, r1
700a7088: d33e         	blo	0x700a7108 <Udma_rmAllocMappedTxCh+0x148> @ imm = #0x7c
700a708a: e7ff         	b	0x700a708c <Udma_rmAllocMappedTxCh+0xcc> @ imm = #-0x2
700a708c: 9809         	ldr	r0, [sp, #0x24]
700a708e: 9901         	ldr	r1, [sp, #0x4]
700a7090: 9a07         	ldr	r2, [sp, #0x1c]
700a7092: eb01 0282    	add.w	r2, r1, r2, lsl #2
700a7096: 6c91         	ldr	r1, [r2, #0x48]
700a7098: 6d92         	ldr	r2, [r2, #0x58]
700a709a: 4411         	add	r1, r2
700a709c: 4288         	cmp	r0, r1
700a709e: d233         	bhs	0x700a7108 <Udma_rmAllocMappedTxCh+0x148> @ imm = #0x66
700a70a0: e7ff         	b	0x700a70a2 <Udma_rmAllocMappedTxCh+0xe2> @ imm = #-0x2
700a70a2: 9809         	ldr	r0, [sp, #0x24]
700a70a4: 9901         	ldr	r1, [sp, #0x4]
700a70a6: 9a07         	ldr	r2, [sp, #0x1c]
700a70a8: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a70ac: 6c89         	ldr	r1, [r1, #0x48]
700a70ae: 1a40         	subs	r0, r0, r1
700a70b0: 9005         	str	r0, [sp, #0x14]
700a70b2: 9805         	ldr	r0, [sp, #0x14]
700a70b4: 0940         	lsrs	r0, r0, #0x5
700a70b6: 9004         	str	r0, [sp, #0x10]
700a70b8: 9805         	ldr	r0, [sp, #0x14]
700a70ba: 9904         	ldr	r1, [sp, #0x10]
700a70bc: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a70c0: 9003         	str	r0, [sp, #0xc]
700a70c2: 9903         	ldr	r1, [sp, #0xc]
700a70c4: 2001         	movs	r0, #0x1
700a70c6: 4088         	lsls	r0, r1
700a70c8: 9002         	str	r0, [sp, #0x8]
700a70ca: 9808         	ldr	r0, [sp, #0x20]
700a70cc: 9907         	ldr	r1, [sp, #0x1c]
700a70ce: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a70d2: 9904         	ldr	r1, [sp, #0x10]
700a70d4: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a70d8: f8d0 0324    	ldr.w	r0, [r0, #0x324]
700a70dc: 9902         	ldr	r1, [sp, #0x8]
700a70de: 4008         	ands	r0, r1
700a70e0: 4288         	cmp	r0, r1
700a70e2: d110         	bne	0x700a7106 <Udma_rmAllocMappedTxCh+0x146> @ imm = #0x20
700a70e4: e7ff         	b	0x700a70e6 <Udma_rmAllocMappedTxCh+0x126> @ imm = #-0x2
700a70e6: 9a02         	ldr	r2, [sp, #0x8]
700a70e8: 9808         	ldr	r0, [sp, #0x20]
700a70ea: 9907         	ldr	r1, [sp, #0x1c]
700a70ec: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a70f0: 9904         	ldr	r1, [sp, #0x10]
700a70f2: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a70f6: f8d1 0324    	ldr.w	r0, [r1, #0x324]
700a70fa: 4390         	bics	r0, r2
700a70fc: f8c1 0324    	str.w	r0, [r1, #0x324]
700a7100: 9809         	ldr	r0, [sp, #0x24]
700a7102: 9006         	str	r0, [sp, #0x18]
700a7104: e7ff         	b	0x700a7106 <Udma_rmAllocMappedTxCh+0x146> @ imm = #-0x2
700a7106: e7ff         	b	0x700a7108 <Udma_rmAllocMappedTxCh+0x148> @ imm = #-0x2
700a7108: e7ff         	b	0x700a710a <Udma_rmAllocMappedTxCh+0x14a> @ imm = #-0x2
700a710a: 9808         	ldr	r0, [sp, #0x20]
700a710c: f500 609f    	add.w	r0, r0, #0x4f8
700a7110: f00a fdc6    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0xab8c
700a7114: 9806         	ldr	r0, [sp, #0x18]
700a7116: b00a         	add	sp, #0x28
700a7118: bd80         	pop	{r7, pc}
700a711a: 0000         	movs	r0, r0
700a711c: 0000         	movs	r0, r0
700a711e: 0000         	movs	r0, r0

700a7120 <CSL_bcdmaChanOpGetChanStats>:
700a7120: b580         	push	{r7, lr}
700a7122: b088         	sub	sp, #0x20
700a7124: 9007         	str	r0, [sp, #0x1c]
700a7126: 9106         	str	r1, [sp, #0x18]
700a7128: 9205         	str	r2, [sp, #0x14]
700a712a: 9304         	str	r3, [sp, #0x10]
700a712c: 2000         	movs	r0, #0x0
700a712e: 9003         	str	r0, [sp, #0xc]
700a7130: 9804         	ldr	r0, [sp, #0x10]
700a7132: b920         	cbnz	r0, 0x700a713e <CSL_bcdmaChanOpGetChanStats+0x1e> @ imm = #0x8
700a7134: e7ff         	b	0x700a7136 <CSL_bcdmaChanOpGetChanStats+0x16> @ imm = #-0x2
700a7136: f06f 0001    	mvn	r0, #0x1
700a713a: 9003         	str	r0, [sp, #0xc]
700a713c: e099         	b	0x700a7272 <CSL_bcdmaChanOpGetChanStats+0x152> @ imm = #0x132
700a713e: 9804         	ldr	r0, [sp, #0x10]
700a7140: 9002         	str	r0, [sp, #0x8]
700a7142: 9806         	ldr	r0, [sp, #0x18]
700a7144: 9001         	str	r0, [sp, #0x4]
700a7146: b140         	cbz	r0, 0x700a715a <CSL_bcdmaChanOpGetChanStats+0x3a> @ imm = #0x10
700a7148: e7ff         	b	0x700a714a <CSL_bcdmaChanOpGetChanStats+0x2a> @ imm = #-0x2
700a714a: 9801         	ldr	r0, [sp, #0x4]
700a714c: 2801         	cmp	r0, #0x1
700a714e: d031         	beq	0x700a71b4 <CSL_bcdmaChanOpGetChanStats+0x94> @ imm = #0x62
700a7150: e7ff         	b	0x700a7152 <CSL_bcdmaChanOpGetChanStats+0x32> @ imm = #-0x2
700a7152: 9801         	ldr	r0, [sp, #0x4]
700a7154: 2802         	cmp	r0, #0x2
700a7156: d05a         	beq	0x700a720e <CSL_bcdmaChanOpGetChanStats+0xee> @ imm = #0xb4
700a7158: e086         	b	0x700a7268 <CSL_bcdmaChanOpGetChanStats+0x148> @ imm = #0x10c
700a715a: 9807         	ldr	r0, [sp, #0x1c]
700a715c: 6880         	ldr	r0, [r0, #0x8]
700a715e: 9905         	ldr	r1, [sp, #0x14]
700a7160: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a7164: f500 6080    	add.w	r0, r0, #0x400
700a7168: f00c fcb2    	bl	0x700b3ad0 <CSL_REG32_RD_RAW> @ imm = #0xc964
700a716c: 9902         	ldr	r1, [sp, #0x8]
700a716e: 6008         	str	r0, [r1]
700a7170: 9807         	ldr	r0, [sp, #0x1c]
700a7172: 6880         	ldr	r0, [r0, #0x8]
700a7174: 9905         	ldr	r1, [sp, #0x14]
700a7176: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a717a: f500 6081    	add.w	r0, r0, #0x408
700a717e: f00c fca7    	bl	0x700b3ad0 <CSL_REG32_RD_RAW> @ imm = #0xc94e
700a7182: 9902         	ldr	r1, [sp, #0x8]
700a7184: 6048         	str	r0, [r1, #0x4]
700a7186: 9807         	ldr	r0, [sp, #0x1c]
700a7188: 6880         	ldr	r0, [r0, #0x8]
700a718a: 9905         	ldr	r1, [sp, #0x14]
700a718c: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a7190: f500 6082    	add.w	r0, r0, #0x410
700a7194: f00c fc9c    	bl	0x700b3ad0 <CSL_REG32_RD_RAW> @ imm = #0xc938
700a7198: 9902         	ldr	r1, [sp, #0x8]
700a719a: 6088         	str	r0, [r1, #0x8]
700a719c: 9902         	ldr	r1, [sp, #0x8]
700a719e: 2000         	movs	r0, #0x0
700a71a0: 60c8         	str	r0, [r1, #0xc]
700a71a2: 9902         	ldr	r1, [sp, #0x8]
700a71a4: 6108         	str	r0, [r1, #0x10]
700a71a6: 9902         	ldr	r1, [sp, #0x8]
700a71a8: 6848         	ldr	r0, [r1, #0x4]
700a71aa: 6148         	str	r0, [r1, #0x14]
700a71ac: 9902         	ldr	r1, [sp, #0x8]
700a71ae: 6888         	ldr	r0, [r1, #0x8]
700a71b0: 6188         	str	r0, [r1, #0x18]
700a71b2: e05d         	b	0x700a7270 <CSL_bcdmaChanOpGetChanStats+0x150> @ imm = #0xba
700a71b4: 9807         	ldr	r0, [sp, #0x1c]
700a71b6: 6900         	ldr	r0, [r0, #0x10]
700a71b8: 9905         	ldr	r1, [sp, #0x14]
700a71ba: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a71be: f500 6080    	add.w	r0, r0, #0x400
700a71c2: f00c fc85    	bl	0x700b3ad0 <CSL_REG32_RD_RAW> @ imm = #0xc90a
700a71c6: 9902         	ldr	r1, [sp, #0x8]
700a71c8: 6008         	str	r0, [r1]
700a71ca: 9807         	ldr	r0, [sp, #0x1c]
700a71cc: 6900         	ldr	r0, [r0, #0x10]
700a71ce: 9905         	ldr	r1, [sp, #0x14]
700a71d0: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a71d4: f500 6081    	add.w	r0, r0, #0x408
700a71d8: f00c fc7a    	bl	0x700b3ad0 <CSL_REG32_RD_RAW> @ imm = #0xc8f4
700a71dc: 9902         	ldr	r1, [sp, #0x8]
700a71de: 6048         	str	r0, [r1, #0x4]
700a71e0: 9807         	ldr	r0, [sp, #0x1c]
700a71e2: 6900         	ldr	r0, [r0, #0x10]
700a71e4: 9905         	ldr	r1, [sp, #0x14]
700a71e6: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a71ea: f500 6082    	add.w	r0, r0, #0x410
700a71ee: f00c fc6f    	bl	0x700b3ad0 <CSL_REG32_RD_RAW> @ imm = #0xc8de
700a71f2: 9902         	ldr	r1, [sp, #0x8]
700a71f4: 6088         	str	r0, [r1, #0x8]
700a71f6: 9902         	ldr	r1, [sp, #0x8]
700a71f8: 2000         	movs	r0, #0x0
700a71fa: 60c8         	str	r0, [r1, #0xc]
700a71fc: 9902         	ldr	r1, [sp, #0x8]
700a71fe: 6108         	str	r0, [r1, #0x10]
700a7200: 9902         	ldr	r1, [sp, #0x8]
700a7202: 6848         	ldr	r0, [r1, #0x4]
700a7204: 6148         	str	r0, [r1, #0x14]
700a7206: 9902         	ldr	r1, [sp, #0x8]
700a7208: 6888         	ldr	r0, [r1, #0x8]
700a720a: 6188         	str	r0, [r1, #0x18]
700a720c: e030         	b	0x700a7270 <CSL_bcdmaChanOpGetChanStats+0x150> @ imm = #0x60
700a720e: 9807         	ldr	r0, [sp, #0x1c]
700a7210: 6980         	ldr	r0, [r0, #0x18]
700a7212: 9905         	ldr	r1, [sp, #0x14]
700a7214: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a7218: f500 6080    	add.w	r0, r0, #0x400
700a721c: f00c fc58    	bl	0x700b3ad0 <CSL_REG32_RD_RAW> @ imm = #0xc8b0
700a7220: 9902         	ldr	r1, [sp, #0x8]
700a7222: 6008         	str	r0, [r1]
700a7224: 9902         	ldr	r1, [sp, #0x8]
700a7226: 2000         	movs	r0, #0x0
700a7228: 6048         	str	r0, [r1, #0x4]
700a722a: 9902         	ldr	r1, [sp, #0x8]
700a722c: 6088         	str	r0, [r1, #0x8]
700a722e: 9807         	ldr	r0, [sp, #0x1c]
700a7230: 6980         	ldr	r0, [r0, #0x18]
700a7232: 9905         	ldr	r1, [sp, #0x14]
700a7234: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a7238: f500 6081    	add.w	r0, r0, #0x408
700a723c: f00c fc48    	bl	0x700b3ad0 <CSL_REG32_RD_RAW> @ imm = #0xc890
700a7240: 9902         	ldr	r1, [sp, #0x8]
700a7242: 60c8         	str	r0, [r1, #0xc]
700a7244: 9807         	ldr	r0, [sp, #0x1c]
700a7246: 6980         	ldr	r0, [r0, #0x18]
700a7248: 9905         	ldr	r1, [sp, #0x14]
700a724a: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a724e: f500 6082    	add.w	r0, r0, #0x410
700a7252: f00c fc3d    	bl	0x700b3ad0 <CSL_REG32_RD_RAW> @ imm = #0xc87a
700a7256: 9902         	ldr	r1, [sp, #0x8]
700a7258: 6108         	str	r0, [r1, #0x10]
700a725a: 9902         	ldr	r1, [sp, #0x8]
700a725c: 68c8         	ldr	r0, [r1, #0xc]
700a725e: 6148         	str	r0, [r1, #0x14]
700a7260: 9902         	ldr	r1, [sp, #0x8]
700a7262: 6908         	ldr	r0, [r1, #0x10]
700a7264: 6188         	str	r0, [r1, #0x18]
700a7266: e003         	b	0x700a7270 <CSL_bcdmaChanOpGetChanStats+0x150> @ imm = #0x6
700a7268: f06f 0001    	mvn	r0, #0x1
700a726c: 9003         	str	r0, [sp, #0xc]
700a726e: e7ff         	b	0x700a7270 <CSL_bcdmaChanOpGetChanStats+0x150> @ imm = #-0x2
700a7270: e7ff         	b	0x700a7272 <CSL_bcdmaChanOpGetChanStats+0x152> @ imm = #-0x2
700a7272: 9803         	ldr	r0, [sp, #0xc]
700a7274: b008         	add	sp, #0x20
700a7276: bd80         	pop	{r7, pc}
		...

700a7280 <_tx_mutex_priority_change>:
700a7280: b580         	push	{r7, lr}
700a7282: b086         	sub	sp, #0x18
700a7284: 9005         	str	r0, [sp, #0x14]
700a7286: 9104         	str	r1, [sp, #0x10]
700a7288: 9805         	ldr	r0, [sp, #0x14]
700a728a: 6b40         	ldr	r0, [r0, #0x34]
700a728c: b1a0         	cbz	r0, 0x700a72b8 <_tx_mutex_priority_change+0x38> @ imm = #0x28
700a728e: e7ff         	b	0x700a7290 <_tx_mutex_priority_change+0x10> @ imm = #-0x2
700a7290: 9804         	ldr	r0, [sp, #0x10]
700a7292: 9905         	ldr	r1, [sp, #0x14]
700a7294: 6308         	str	r0, [r1, #0x30]
700a7296: 9805         	ldr	r0, [sp, #0x14]
700a7298: f8d0 009c    	ldr.w	r0, [r0, #0x9c]
700a729c: 9904         	ldr	r1, [sp, #0x10]
700a729e: 4288         	cmp	r0, r1
700a72a0: d205         	bhs	0x700a72ae <_tx_mutex_priority_change+0x2e> @ imm = #0xa
700a72a2: e7ff         	b	0x700a72a4 <_tx_mutex_priority_change+0x24> @ imm = #-0x2
700a72a4: 9905         	ldr	r1, [sp, #0x14]
700a72a6: f8d1 009c    	ldr.w	r0, [r1, #0x9c]
700a72aa: 6408         	str	r0, [r1, #0x40]
700a72ac: e003         	b	0x700a72b6 <_tx_mutex_priority_change+0x36> @ imm = #0x6
700a72ae: 9804         	ldr	r0, [sp, #0x10]
700a72b0: 9905         	ldr	r1, [sp, #0x14]
700a72b2: 6408         	str	r0, [r1, #0x40]
700a72b4: e7ff         	b	0x700a72b6 <_tx_mutex_priority_change+0x36> @ imm = #-0x2
700a72b6: e08c         	b	0x700a73d2 <_tx_mutex_priority_change+0x152> @ imm = #0x118
700a72b8: f64a 10a8    	movw	r0, #0xa9a8
700a72bc: f2c7 0008    	movt	r0, #0x7008
700a72c0: 6800         	ldr	r0, [r0]
700a72c2: 9003         	str	r0, [sp, #0xc]
700a72c4: 9805         	ldr	r0, [sp, #0x14]
700a72c6: 6b00         	ldr	r0, [r0, #0x30]
700a72c8: 9001         	str	r0, [sp, #0x4]
700a72ca: f64a 11b4    	movw	r1, #0xa9b4
700a72ce: f2c7 0108    	movt	r1, #0x7008
700a72d2: 6808         	ldr	r0, [r1]
700a72d4: 3001         	adds	r0, #0x1
700a72d6: 6008         	str	r0, [r1]
700a72d8: 9905         	ldr	r1, [sp, #0x14]
700a72da: 200e         	movs	r0, #0xe
700a72dc: 6348         	str	r0, [r1, #0x34]
700a72de: 9805         	ldr	r0, [sp, #0x14]
700a72e0: 2100         	movs	r1, #0x0
700a72e2: f7fa fead    	bl	0x700a2040 <_tx_thread_system_ni_suspend> @ imm = #-0x52a6
700a72e6: 9804         	ldr	r0, [sp, #0x10]
700a72e8: 9905         	ldr	r1, [sp, #0x14]
700a72ea: 6308         	str	r0, [r1, #0x30]
700a72ec: 9805         	ldr	r0, [sp, #0x14]
700a72ee: f8d0 009c    	ldr.w	r0, [r0, #0x9c]
700a72f2: 9904         	ldr	r1, [sp, #0x10]
700a72f4: 4288         	cmp	r0, r1
700a72f6: d205         	bhs	0x700a7304 <_tx_mutex_priority_change+0x84> @ imm = #0xa
700a72f8: e7ff         	b	0x700a72fa <_tx_mutex_priority_change+0x7a> @ imm = #-0x2
700a72fa: 9905         	ldr	r1, [sp, #0x14]
700a72fc: f8d1 009c    	ldr.w	r0, [r1, #0x9c]
700a7300: 6408         	str	r0, [r1, #0x40]
700a7302: e003         	b	0x700a730c <_tx_mutex_priority_change+0x8c> @ imm = #0x6
700a7304: 9804         	ldr	r0, [sp, #0x10]
700a7306: 9905         	ldr	r1, [sp, #0x14]
700a7308: 6408         	str	r0, [r1, #0x40]
700a730a: e7ff         	b	0x700a730c <_tx_mutex_priority_change+0x8c> @ imm = #-0x2
700a730c: 9805         	ldr	r0, [sp, #0x14]
700a730e: f7fe ffc7    	bl	0x700a62a0 <_tx_thread_system_ni_resume> @ imm = #-0x1072
700a7312: f64a 11b4    	movw	r1, #0xa9b4
700a7316: f2c7 0108    	movt	r1, #0x7008
700a731a: 6808         	ldr	r0, [r1]
700a731c: 3801         	subs	r0, #0x1
700a731e: 6008         	str	r0, [r1]
700a7320: f64a 10a8    	movw	r0, #0xa9a8
700a7324: f2c7 0008    	movt	r0, #0x7008
700a7328: 6800         	ldr	r0, [r0]
700a732a: 9002         	str	r0, [sp, #0x8]
700a732c: 9805         	ldr	r0, [sp, #0x14]
700a732e: 9902         	ldr	r1, [sp, #0x8]
700a7330: 4288         	cmp	r0, r1
700a7332: d04d         	beq	0x700a73d0 <_tx_mutex_priority_change+0x150> @ imm = #0x9a
700a7334: e7ff         	b	0x700a7336 <_tx_mutex_priority_change+0xb6> @ imm = #-0x2
700a7336: 9805         	ldr	r0, [sp, #0x14]
700a7338: 6b40         	ldr	r0, [r0, #0x34]
700a733a: 2800         	cmp	r0, #0x0
700a733c: d147         	bne	0x700a73ce <_tx_mutex_priority_change+0x14e> @ imm = #0x8e
700a733e: e7ff         	b	0x700a7340 <_tx_mutex_priority_change+0xc0> @ imm = #-0x2
700a7340: 9805         	ldr	r0, [sp, #0x14]
700a7342: 6b00         	ldr	r0, [r0, #0x30]
700a7344: 9902         	ldr	r1, [sp, #0x8]
700a7346: 6b09         	ldr	r1, [r1, #0x30]
700a7348: 4288         	cmp	r0, r1
700a734a: d81b         	bhi	0x700a7384 <_tx_mutex_priority_change+0x104> @ imm = #0x36
700a734c: e7ff         	b	0x700a734e <_tx_mutex_priority_change+0xce> @ imm = #-0x2
700a734e: 9805         	ldr	r0, [sp, #0x14]
700a7350: 9903         	ldr	r1, [sp, #0xc]
700a7352: 4288         	cmp	r0, r1
700a7354: d115         	bne	0x700a7382 <_tx_mutex_priority_change+0x102> @ imm = #0x2a
700a7356: e7ff         	b	0x700a7358 <_tx_mutex_priority_change+0xd8> @ imm = #-0x2
700a7358: 9805         	ldr	r0, [sp, #0x14]
700a735a: f64a 11a8    	movw	r1, #0xa9a8
700a735e: f2c7 0108    	movt	r1, #0x7008
700a7362: 6008         	str	r0, [r1]
700a7364: 9801         	ldr	r0, [sp, #0x4]
700a7366: 9904         	ldr	r1, [sp, #0x10]
700a7368: 4288         	cmp	r0, r1
700a736a: d209         	bhs	0x700a7380 <_tx_mutex_priority_change+0x100> @ imm = #0x12
700a736c: e7ff         	b	0x700a736e <_tx_mutex_priority_change+0xee> @ imm = #-0x2
700a736e: 9805         	ldr	r0, [sp, #0x14]
700a7370: 6b02         	ldr	r2, [r0, #0x30]
700a7372: f24a 7104    	movw	r1, #0xa704
700a7376: f2c7 0108    	movt	r1, #0x7008
700a737a: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a737e: e7ff         	b	0x700a7380 <_tx_mutex_priority_change+0x100> @ imm = #-0x2
700a7380: e7ff         	b	0x700a7382 <_tx_mutex_priority_change+0x102> @ imm = #-0x2
700a7382: e023         	b	0x700a73cc <_tx_mutex_priority_change+0x14c> @ imm = #0x46
700a7384: 9805         	ldr	r0, [sp, #0x14]
700a7386: 6b01         	ldr	r1, [r0, #0x30]
700a7388: 6c00         	ldr	r0, [r0, #0x40]
700a738a: 4288         	cmp	r0, r1
700a738c: d21d         	bhs	0x700a73ca <_tx_mutex_priority_change+0x14a> @ imm = #0x3a
700a738e: e7ff         	b	0x700a7390 <_tx_mutex_priority_change+0x110> @ imm = #-0x2
700a7390: 9805         	ldr	r0, [sp, #0x14]
700a7392: 6c00         	ldr	r0, [r0, #0x40]
700a7394: 9902         	ldr	r1, [sp, #0x8]
700a7396: 6b09         	ldr	r1, [r1, #0x30]
700a7398: 4288         	cmp	r0, r1
700a739a: d815         	bhi	0x700a73c8 <_tx_mutex_priority_change+0x148> @ imm = #0x2a
700a739c: e7ff         	b	0x700a739e <_tx_mutex_priority_change+0x11e> @ imm = #-0x2
700a739e: 9805         	ldr	r0, [sp, #0x14]
700a73a0: f64a 11a8    	movw	r1, #0xa9a8
700a73a4: f2c7 0108    	movt	r1, #0x7008
700a73a8: 6008         	str	r0, [r1]
700a73aa: 9801         	ldr	r0, [sp, #0x4]
700a73ac: 9904         	ldr	r1, [sp, #0x10]
700a73ae: 4288         	cmp	r0, r1
700a73b0: d209         	bhs	0x700a73c6 <_tx_mutex_priority_change+0x146> @ imm = #0x12
700a73b2: e7ff         	b	0x700a73b4 <_tx_mutex_priority_change+0x134> @ imm = #-0x2
700a73b4: 9805         	ldr	r0, [sp, #0x14]
700a73b6: 6b02         	ldr	r2, [r0, #0x30]
700a73b8: f24a 7104    	movw	r1, #0xa704
700a73bc: f2c7 0108    	movt	r1, #0x7008
700a73c0: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700a73c4: e7ff         	b	0x700a73c6 <_tx_mutex_priority_change+0x146> @ imm = #-0x2
700a73c6: e7ff         	b	0x700a73c8 <_tx_mutex_priority_change+0x148> @ imm = #-0x2
700a73c8: e7ff         	b	0x700a73ca <_tx_mutex_priority_change+0x14a> @ imm = #-0x2
700a73ca: e7ff         	b	0x700a73cc <_tx_mutex_priority_change+0x14c> @ imm = #-0x2
700a73cc: e7ff         	b	0x700a73ce <_tx_mutex_priority_change+0x14e> @ imm = #-0x2
700a73ce: e7ff         	b	0x700a73d0 <_tx_mutex_priority_change+0x150> @ imm = #-0x2
700a73d0: e7ff         	b	0x700a73d2 <_tx_mutex_priority_change+0x152> @ imm = #-0x2
700a73d2: b006         	add	sp, #0x18
700a73d4: bd80         	pop	{r7, pc}
		...
700a73de: 0000         	movs	r0, r0

700a73e0 <UART_lld_initDma>:
700a73e0: b580         	push	{r7, lr}
700a73e2: b084         	sub	sp, #0x10
700a73e4: 9003         	str	r0, [sp, #0xc]
700a73e6: 2000         	movs	r0, #0x0
700a73e8: 9002         	str	r0, [sp, #0x8]
700a73ea: 9803         	ldr	r0, [sp, #0xc]
700a73ec: b168         	cbz	r0, 0x700a740a <UART_lld_initDma+0x2a> @ imm = #0x1a
700a73ee: e7ff         	b	0x700a73f0 <UART_lld_initDma+0x10> @ imm = #-0x2
700a73f0: 9803         	ldr	r0, [sp, #0xc]
700a73f2: 6840         	ldr	r0, [r0, #0x4]
700a73f4: b148         	cbz	r0, 0x700a740a <UART_lld_initDma+0x2a> @ imm = #0x12
700a73f6: e7ff         	b	0x700a73f8 <UART_lld_initDma+0x18> @ imm = #-0x2
700a73f8: 9803         	ldr	r0, [sp, #0xc]
700a73fa: 6d40         	ldr	r0, [r0, #0x54]
700a73fc: b120         	cbz	r0, 0x700a7408 <UART_lld_initDma+0x28> @ imm = #0x8
700a73fe: e7ff         	b	0x700a7400 <UART_lld_initDma+0x20> @ imm = #-0x2
700a7400: f06f 0004    	mvn	r0, #0x4
700a7404: 9002         	str	r0, [sp, #0x8]
700a7406: e7ff         	b	0x700a7408 <UART_lld_initDma+0x28> @ imm = #-0x2
700a7408: e003         	b	0x700a7412 <UART_lld_initDma+0x32> @ imm = #0x6
700a740a: f06f 0002    	mvn	r0, #0x2
700a740e: 9002         	str	r0, [sp, #0x8]
700a7410: e7ff         	b	0x700a7412 <UART_lld_initDma+0x32> @ imm = #-0x2
700a7412: 9802         	ldr	r0, [sp, #0x8]
700a7414: 2800         	cmp	r0, #0x0
700a7416: d170         	bne	0x700a74fa <UART_lld_initDma+0x11a> @ imm = #0xe0
700a7418: e7ff         	b	0x700a741a <UART_lld_initDma+0x3a> @ imm = #-0x2
700a741a: 9903         	ldr	r1, [sp, #0xc]
700a741c: 2002         	movs	r0, #0x2
700a741e: 6548         	str	r0, [r1, #0x54]
700a7420: 9803         	ldr	r0, [sp, #0xc]
700a7422: 6840         	ldr	r0, [r0, #0x4]
700a7424: 9001         	str	r0, [sp, #0x4]
700a7426: 9801         	ldr	r0, [sp, #0x4]
700a7428: 6d82         	ldr	r2, [r0, #0x58]
700a742a: f244 2040    	movw	r0, #0x4240
700a742e: f2c0 000f    	movt	r0, #0xf
700a7432: 2100         	movs	r1, #0x0
700a7434: 9100         	str	r1, [sp]
700a7436: 4790         	blx	r2
700a7438: 9a00         	ldr	r2, [sp]
700a743a: 9903         	ldr	r1, [sp, #0xc]
700a743c: 66ca         	str	r2, [r1, #0x6c]
700a743e: 6688         	str	r0, [r1, #0x68]
700a7440: 9803         	ldr	r0, [sp, #0xc]
700a7442: 6800         	ldr	r0, [r0]
700a7444: f005 ff94    	bl	0x700ad370 <UART_IsBaseAddrValid> @ imm = #0x5f28
700a7448: 4601         	mov	r1, r0
700a744a: 9802         	ldr	r0, [sp, #0x8]
700a744c: 4408         	add	r0, r1
700a744e: 9002         	str	r0, [sp, #0x8]
700a7450: 9801         	ldr	r0, [sp, #0x4]
700a7452: 6800         	ldr	r0, [r0]
700a7454: f00c f87c    	bl	0x700b3550 <UART_IsParameter> @ imm = #0xc0f8
700a7458: 4601         	mov	r1, r0
700a745a: 9802         	ldr	r0, [sp, #0x8]
700a745c: 4408         	add	r0, r1
700a745e: 9002         	str	r0, [sp, #0x8]
700a7460: 9801         	ldr	r0, [sp, #0x4]
700a7462: 6840         	ldr	r0, [r0, #0x4]
700a7464: f00c f874    	bl	0x700b3550 <UART_IsParameter> @ imm = #0xc0e8
700a7468: 4601         	mov	r1, r0
700a746a: 9802         	ldr	r0, [sp, #0x8]
700a746c: 4408         	add	r0, r1
700a746e: 9002         	str	r0, [sp, #0x8]
700a7470: 9801         	ldr	r0, [sp, #0x4]
700a7472: 6880         	ldr	r0, [r0, #0x8]
700a7474: f00b f9b4    	bl	0x700b27e0 <UART_IsDataLengthValid> @ imm = #0xb368
700a7478: 4601         	mov	r1, r0
700a747a: 9802         	ldr	r0, [sp, #0x8]
700a747c: 4408         	add	r0, r1
700a747e: 9002         	str	r0, [sp, #0x8]
700a7480: 9801         	ldr	r0, [sp, #0x4]
700a7482: 68c0         	ldr	r0, [r0, #0xc]
700a7484: f00b fe74    	bl	0x700b3170 <UART_IsStopBitsValid> @ imm = #0xbce8
700a7488: 4601         	mov	r1, r0
700a748a: 9802         	ldr	r0, [sp, #0x8]
700a748c: 4408         	add	r0, r1
700a748e: 9002         	str	r0, [sp, #0x8]
700a7490: 9801         	ldr	r0, [sp, #0x4]
700a7492: 6900         	ldr	r0, [r0, #0x10]
700a7494: f00a ff64    	bl	0x700b2360 <UART_IsParityTypeValid> @ imm = #0xaec8
700a7498: 4601         	mov	r1, r0
700a749a: 9802         	ldr	r0, [sp, #0x8]
700a749c: 4408         	add	r0, r1
700a749e: 9002         	str	r0, [sp, #0x8]
700a74a0: 9801         	ldr	r0, [sp, #0x4]
700a74a2: 69c0         	ldr	r0, [r0, #0x1c]
700a74a4: f00a fe1c    	bl	0x700b20e0 <UART_IsHWFlowCtrlValid> @ imm = #0xac38
700a74a8: 4601         	mov	r1, r0
700a74aa: 9802         	ldr	r0, [sp, #0x8]
700a74ac: 4408         	add	r0, r1
700a74ae: 9002         	str	r0, [sp, #0x8]
700a74b0: 9801         	ldr	r0, [sp, #0x4]
700a74b2: 6ac0         	ldr	r0, [r0, #0x2c]
700a74b4: f009 ffd4    	bl	0x700b1460 <UART_OperModeValid> @ imm = #0x9fa8
700a74b8: 4601         	mov	r1, r0
700a74ba: 9802         	ldr	r0, [sp, #0x8]
700a74bc: 4408         	add	r0, r1
700a74be: 9002         	str	r0, [sp, #0x8]
700a74c0: 9801         	ldr	r0, [sp, #0x4]
700a74c2: 6b80         	ldr	r0, [r0, #0x38]
700a74c4: f00a fe2c    	bl	0x700b2120 <UART_IsRxTrigLvlValid> @ imm = #0xac58
700a74c8: 4601         	mov	r1, r0
700a74ca: 9802         	ldr	r0, [sp, #0x8]
700a74cc: 4408         	add	r0, r1
700a74ce: 9002         	str	r0, [sp, #0x8]
700a74d0: 9801         	ldr	r0, [sp, #0x4]
700a74d2: 6bc0         	ldr	r0, [r0, #0x3c]
700a74d4: f00a fe44    	bl	0x700b2160 <UART_IsTxTrigLvlValid> @ imm = #0xac88
700a74d8: 4601         	mov	r1, r0
700a74da: 9802         	ldr	r0, [sp, #0x8]
700a74dc: 4408         	add	r0, r1
700a74de: 9002         	str	r0, [sp, #0x8]
700a74e0: 9801         	ldr	r0, [sp, #0x4]
700a74e2: 6c80         	ldr	r0, [r0, #0x48]
700a74e4: b120         	cbz	r0, 0x700a74f0 <UART_lld_initDma+0x110> @ imm = #0x8
700a74e6: e7ff         	b	0x700a74e8 <UART_lld_initDma+0x108> @ imm = #-0x2
700a74e8: 9801         	ldr	r0, [sp, #0x4]
700a74ea: 6cc0         	ldr	r0, [r0, #0x4c]
700a74ec: b920         	cbnz	r0, 0x700a74f8 <UART_lld_initDma+0x118> @ imm = #0x8
700a74ee: e7ff         	b	0x700a74f0 <UART_lld_initDma+0x110> @ imm = #-0x2
700a74f0: 9802         	ldr	r0, [sp, #0x8]
700a74f2: 3803         	subs	r0, #0x3
700a74f4: 9002         	str	r0, [sp, #0x8]
700a74f6: e7ff         	b	0x700a74f8 <UART_lld_initDma+0x118> @ imm = #-0x2
700a74f8: e7ff         	b	0x700a74fa <UART_lld_initDma+0x11a> @ imm = #-0x2
700a74fa: 9802         	ldr	r0, [sp, #0x8]
700a74fc: b950         	cbnz	r0, 0x700a7514 <UART_lld_initDma+0x134> @ imm = #0x14
700a74fe: e7ff         	b	0x700a7500 <UART_lld_initDma+0x120> @ imm = #-0x2
700a7500: 9803         	ldr	r0, [sp, #0xc]
700a7502: f002 ff3d    	bl	0x700aa380 <UART_configInstance> @ imm = #0x2e7a
700a7506: 9803         	ldr	r0, [sp, #0xc]
700a7508: 6841         	ldr	r1, [r0, #0x4]
700a750a: 6cc9         	ldr	r1, [r1, #0x4c]
700a750c: f00a fb00    	bl	0x700b1b10 <UART_lld_dmaInit> @ imm = #0xa600
700a7510: 9002         	str	r0, [sp, #0x8]
700a7512: e7ff         	b	0x700a7514 <UART_lld_initDma+0x134> @ imm = #-0x2
700a7514: 9802         	ldr	r0, [sp, #0x8]
700a7516: b920         	cbnz	r0, 0x700a7522 <UART_lld_initDma+0x142> @ imm = #0x8
700a7518: e7ff         	b	0x700a751a <UART_lld_initDma+0x13a> @ imm = #-0x2
700a751a: 9903         	ldr	r1, [sp, #0xc]
700a751c: 2001         	movs	r0, #0x1
700a751e: 6548         	str	r0, [r1, #0x54]
700a7520: e004         	b	0x700a752c <UART_lld_initDma+0x14c> @ imm = #0x8
700a7522: 9803         	ldr	r0, [sp, #0xc]
700a7524: f008 fee4    	bl	0x700b02f0 <UART_lld_deInitDma> @ imm = #0x8dc8
700a7528: 9002         	str	r0, [sp, #0x8]
700a752a: e7ff         	b	0x700a752c <UART_lld_initDma+0x14c> @ imm = #-0x2
700a752c: 9802         	ldr	r0, [sp, #0x8]
700a752e: b004         	add	sp, #0x10
700a7530: bd80         	pop	{r7, pc}
700a7532: 0000         	movs	r0, r0

700a7534 <CSL_armR5PmuSelectCntr>:
700a7534: e200001f     	and	r0, r0, #31
700a7538: ee090fbc     	mcr	p15, #0x0, r0, c9, c12, #0x5
700a753c: e12fff1e     	bx	lr

700a7540 <CSL_armR5PmuCfg>:
700a7540: ee193f1c     	mrc	p15, #0x0, r3, c9, c12, #0x0
700a7544: e3c33018     	bic	r3, r3, #24
700a7548: e3500000     	cmp	r0, #0
700a754c: 0a000000     	beq	0x700a7554 <armR5PmuCfg_00> @ imm = #0x0
700a7550: e3833008     	orr	r3, r3, #8

700a7554 <armR5PmuCfg_00>:
700a7554: e3510000     	cmp	r1, #0
700a7558: 0a000000     	beq	0x700a7560 <armR5PmuCfg_01> @ imm = #0x0
700a755c: e3833010     	orr	r3, r3, #16

700a7560 <armR5PmuCfg_01>:
700a7560: ee093f1c     	mcr	p15, #0x0, r3, c9, c12, #0x0
700a7564: e0233003     	eor	r3, r3, r3
700a7568: e3520000     	cmp	r2, #0
700a756c: 0a000000     	beq	0x700a7574 <armR5PmuCfg_02> @ imm = #0x0
700a7570: e3833001     	orr	r3, r3, #1

700a7574 <armR5PmuCfg_02>:
700a7574: ee093f1e     	mcr	p15, #0x0, r3, c9, c14, #0x0
700a7578: e12fff1e     	bx	lr

700a757c <CSL_armR5PmuEnableAllCntrs>:
700a757c: ee191f1c     	mrc	p15, #0x0, r1, c9, c12, #0x0
700a7580: e3500000     	cmp	r0, #0
700a7584: 0a000001     	beq	0x700a7590 <armR5PmuEnableAllCntrs_disable> @ imm = #0x4
700a7588: e3811001     	orr	r1, r1, #1
700a758c: ea000000     	b	0x700a7594 <armR5PmuEnableAllCntrs_00> @ imm = #0x0

700a7590 <armR5PmuEnableAllCntrs_disable>:
700a7590: e3c11001     	bic	r1, r1, #1

700a7594 <armR5PmuEnableAllCntrs_00>:
700a7594: ee091f1c     	mcr	p15, #0x0, r1, c9, c12, #0x0
700a7598: e12fff1e     	bx	lr

700a759c <CSL_armR5PmuGetNumCntrs>:
700a759c: ee190f1c     	mrc	p15, #0x0, r0, c9, c12, #0x0
700a75a0: e1a005a0     	lsr	r0, r0, #11
700a75a4: e200001f     	and	r0, r0, #31
700a75a8: e12fff1e     	bx	lr

700a75ac <CSL_armR5PmuCfgCntr>:
700a75ac: e52de004     	str	lr, [sp, #-0x4]!
700a75b0: ebffffdf     	bl	0x700a7534 <CSL_armR5PmuSelectCntr> @ imm = #-0x84
700a75b4: e20110ff     	and	r1, r1, #255
700a75b8: ee091f3d     	mcr	p15, #0x0, r1, c9, c13, #0x1
700a75bc: e49de004     	ldr	lr, [sp], #4
700a75c0: e12fff1e     	bx	lr

700a75c4 <CSL_armR5PmuEnableCntrOverflowIntr>:
700a75c4: e200001f     	and	r0, r0, #31
700a75c8: e3a02001     	mov	r2, #1
700a75cc: e1a00012     	lsl	r0, r2, r0
700a75d0: e3510000     	cmp	r1, #0
700a75d4: 0a000001     	beq	0x700a75e0 <armR5PmuEnableCntrOverflowIntr_clear> @ imm = #0x4
700a75d8: ee090f3e     	mcr	p15, #0x0, r0, c9, c14, #0x1
700a75dc: ea000000     	b	0x700a75e4 <armR5PmuEnableCntrOverflowIntr_00> @ imm = #0x0

700a75e0 <armR5PmuEnableCntrOverflowIntr_clear>:
700a75e0: ee090f5e     	mcr	p15, #0x0, r0, c9, c14, #0x2

700a75e4 <armR5PmuEnableCntrOverflowIntr_00>:
700a75e4: e12fff1e     	bx	lr

700a75e8 <CSL_armR5PmuEnableCntr>:
700a75e8: e200001f     	and	r0, r0, #31
700a75ec: e3a02001     	mov	r2, #1
700a75f0: e1a00012     	lsl	r0, r2, r0
700a75f4: e3510000     	cmp	r1, #0
700a75f8: 0a000001     	beq	0x700a7604 <armR5PmuEnableCntrs_clear> @ imm = #0x4
700a75fc: ee090f3c     	mcr	p15, #0x0, r0, c9, c12, #0x1
700a7600: ea000000     	b	0x700a7608 <armR5PmuEnableCntrs_00> @ imm = #0x0

700a7604 <armR5PmuEnableCntrs_clear>:
700a7604: ee090f5c     	mcr	p15, #0x0, r0, c9, c12, #0x2

700a7608 <armR5PmuEnableCntrs_00>:
700a7608: e12fff1e     	bx	lr

700a760c <CSL_armR5PmuReadCntr>:
700a760c: e52de004     	str	lr, [sp, #-0x4]!
700a7610: e350001f     	cmp	r0, #31
700a7614: 0a000002     	beq	0x700a7624 <armR5PmuReadCntr_cycles> @ imm = #0x8
700a7618: ebffffc5     	bl	0x700a7534 <CSL_armR5PmuSelectCntr> @ imm = #-0xec
700a761c: ee190f5d     	mrc	p15, #0x0, r0, c9, c13, #0x2
700a7620: ea000000     	b	0x700a7628 <armR5PmuReadCntr_00> @ imm = #0x0

700a7624 <armR5PmuReadCntr_cycles>:
700a7624: ee190f1d     	mrc	p15, #0x0, r0, c9, c13, #0x0

700a7628 <armR5PmuReadCntr_00>:
700a7628: e49de004     	ldr	lr, [sp], #4
700a762c: e12fff1e     	bx	lr

700a7630 <CSL_armR5PmuSetCntr>:
700a7630: e52de004     	str	lr, [sp, #-0x4]!
700a7634: e350001f     	cmp	r0, #31
700a7638: 0a000002     	beq	0x700a7648 <armR5PmuSetCntr_cycles> @ imm = #0x8
700a763c: ebffffbc     	bl	0x700a7534 <CSL_armR5PmuSelectCntr> @ imm = #-0x110
700a7640: ee091f5d     	mcr	p15, #0x0, r1, c9, c13, #0x2
700a7644: ea000000     	b	0x700a764c <armR5PmuSetCntr_00> @ imm = #0x0

700a7648 <armR5PmuSetCntr_cycles>:
700a7648: ee091f1d     	mcr	p15, #0x0, r1, c9, c13, #0x0

700a764c <armR5PmuSetCntr_00>:
700a764c: e49de004     	ldr	lr, [sp], #4
700a7650: e12fff1e     	bx	lr

700a7654 <CSL_armR5PmuReadCntrOverflowStatus>:
700a7654: ee190f7c     	mrc	p15, #0x0, r0, c9, c12, #0x3
700a7658: e12fff1e     	bx	lr

700a765c <CSL_armR5PmuClearCntrOverflowStatus>:
700a765c: ee090f7c     	mcr	p15, #0x0, r0, c9, c12, #0x3
700a7660: e12fff1e     	bx	lr

700a7664 <CSL_armR5PmuResetCycleCnt>:
700a7664: ee190f1c     	mrc	p15, #0x0, r0, c9, c12, #0x0
700a7668: e3800004     	orr	r0, r0, #4
700a766c: ee090f1c     	mcr	p15, #0x0, r0, c9, c12, #0x0
700a7670: e12fff1e     	bx	lr

700a7674 <CSL_armR5PmuResetCntrs>:
700a7674: ee190f1c     	mrc	p15, #0x0, r0, c9, c12, #0x0
700a7678: e3800002     	orr	r0, r0, #2
700a767c: ee090f1c     	mcr	p15, #0x0, r0, c9, c12, #0x0
700a7680: e12fff1e     	bx	lr
		...

700a7690 <Sciclient_pmSetModuleClkFreq>:
700a7690: b580         	push	{r7, lr}
700a7692: b098         	sub	sp, #0x60
700a7694: f8dd c06c    	ldr.w	r12, [sp, #0x6c]
700a7698: f8dd c068    	ldr.w	r12, [sp, #0x68]
700a769c: 9017         	str	r0, [sp, #0x5c]
700a769e: 9116         	str	r1, [sp, #0x58]
700a76a0: 9315         	str	r3, [sp, #0x54]
700a76a2: 9214         	str	r2, [sp, #0x50]
700a76a4: 2000         	movs	r0, #0x0
700a76a6: 9013         	str	r0, [sp, #0x4c]
700a76a8: 9817         	ldr	r0, [sp, #0x5c]
700a76aa: f8cd 002b    	str.w	r0, [sp, #0x2b]
700a76ae: 9814         	ldr	r0, [sp, #0x50]
700a76b0: 9915         	ldr	r1, [sp, #0x54]
700a76b2: f8cd 1033    	str.w	r1, [sp, #0x33]
700a76b6: f8cd 002f    	str.w	r0, [sp, #0x2f]
700a76ba: 9814         	ldr	r0, [sp, #0x50]
700a76bc: 9915         	ldr	r1, [sp, #0x54]
700a76be: f8cd 103b    	str.w	r1, [sp, #0x3b]
700a76c2: f8cd 0037    	str.w	r0, [sp, #0x37]
700a76c6: 9814         	ldr	r0, [sp, #0x50]
700a76c8: 9915         	ldr	r1, [sp, #0x54]
700a76ca: f8cd 1043    	str.w	r1, [sp, #0x43]
700a76ce: f8cd 003f    	str.w	r0, [sp, #0x3f]
700a76d2: 9b14         	ldr	r3, [sp, #0x50]
700a76d4: 9815         	ldr	r0, [sp, #0x54]
700a76d6: f64c 41cd    	movw	r1, #0xcccd
700a76da: f6cc 41cc    	movt	r1, #0xcccc
700a76de: fba3 2e01    	umull	r2, lr, r3, r1
700a76e2: f04f 3ccc    	mov.w	r12, #0xcccccccc
700a76e6: fb03 e30c    	mla	r3, r3, r12, lr
700a76ea: fb00 3101    	mla	r1, r0, r1, r3
700a76ee: ea4f 70c2    	lsl.w	r0, r2, #0x1f
700a76f2: ea40 0051    	orr.w	r0, r0, r1, lsr #1
700a76f6: ea4f 71c1    	lsl.w	r1, r1, #0x1f
700a76fa: ea41 0152    	orr.w	r1, r1, r2, lsr #1
700a76fe: f649 129a    	movw	r2, #0x999a
700a7702: f6c9 1299    	movt	r2, #0x9999
700a7706: 1a89         	subs	r1, r1, r2
700a7708: f649 1199    	movw	r1, #0x9999
700a770c: f6c1 1199    	movt	r1, #0x1999
700a7710: 4188         	sbcs	r0, r1
700a7712: d32b         	blo	0x700a776c <Sciclient_pmSetModuleClkFreq+0xdc> @ imm = #0x56
700a7714: e7ff         	b	0x700a7716 <Sciclient_pmSetModuleClkFreq+0x86> @ imm = #-0x2
700a7716: 9914         	ldr	r1, [sp, #0x50]
700a7718: 9815         	ldr	r0, [sp, #0x54]
700a771a: 084a         	lsrs	r2, r1, #0x1
700a771c: ea42 72c0    	orr.w	r2, r2, r0, lsl #31
700a7720: eb12 0250    	adds.w	r2, r2, r0, lsr #1
700a7724: f142 0200    	adc	r2, r2, #0x0
700a7728: f64c 43cd    	movw	r3, #0xcccd
700a772c: f6cc 43cc    	movt	r3, #0xcccc
700a7730: fba2 3c03    	umull	r3, r12, r2, r3
700a7734: f02c 0303    	bic	r3, r12, #0x3
700a7738: eb03 039c    	add.w	r3, r3, r12, lsr #2
700a773c: 1ad3         	subs	r3, r2, r3
700a773e: f001 0201    	and	r2, r1, #0x1
700a7742: ea42 0243    	orr.w	r2, r2, r3, lsl #1
700a7746: 1a89         	subs	r1, r1, r2
700a7748: f160 0000    	sbc	r0, r0, #0x0
700a774c: f8cd 102f    	str.w	r1, [sp, #0x2f]
700a7750: f8cd 0033    	str.w	r0, [sp, #0x33]
700a7754: f8dd 102f    	ldr.w	r1, [sp, #0x2f]
700a7758: f8dd 0033    	ldr.w	r0, [sp, #0x33]
700a775c: 310a         	adds	r1, #0xa
700a775e: f140 0000    	adc	r0, r0, #0x0
700a7762: f8cd 103f    	str.w	r1, [sp, #0x3f]
700a7766: f8cd 0043    	str.w	r0, [sp, #0x43]
700a776a: e7ff         	b	0x700a776c <Sciclient_pmSetModuleClkFreq+0xdc> @ imm = #-0x2
700a776c: 9816         	ldr	r0, [sp, #0x58]
700a776e: 28ff         	cmp	r0, #0xff
700a7770: d306         	blo	0x700a7780 <Sciclient_pmSetModuleClkFreq+0xf0> @ imm = #0xc
700a7772: e7ff         	b	0x700a7774 <Sciclient_pmSetModuleClkFreq+0xe4> @ imm = #-0x2
700a7774: 9816         	ldr	r0, [sp, #0x58]
700a7776: 9012         	str	r0, [sp, #0x48]
700a7778: 20ff         	movs	r0, #0xff
700a777a: f88d 0047    	strb.w	r0, [sp, #0x47]
700a777e: e003         	b	0x700a7788 <Sciclient_pmSetModuleClkFreq+0xf8> @ imm = #0x6
700a7780: 9816         	ldr	r0, [sp, #0x58]
700a7782: f88d 0047    	strb.w	r0, [sp, #0x47]
700a7786: e7ff         	b	0x700a7788 <Sciclient_pmSetModuleClkFreq+0xf8> @ imm = #-0x2
700a7788: f44f 7086    	mov.w	r0, #0x10c
700a778c: f8ad 000c    	strh.w	r0, [sp, #0xc]
700a7790: 981a         	ldr	r0, [sp, #0x68]
700a7792: f040 0002    	orr	r0, r0, #0x2
700a7796: 9004         	str	r0, [sp, #0x10]
700a7798: f10d 0023    	add.w	r0, sp, #0x23
700a779c: 9005         	str	r0, [sp, #0x14]
700a779e: 2029         	movs	r0, #0x29
700a77a0: 9006         	str	r0, [sp, #0x18]
700a77a2: 981b         	ldr	r0, [sp, #0x6c]
700a77a4: 9007         	str	r0, [sp, #0x1c]
700a77a6: 2000         	movs	r0, #0x0
700a77a8: 9000         	str	r0, [sp]
700a77aa: 9001         	str	r0, [sp, #0x4]
700a77ac: 9002         	str	r0, [sp, #0x8]
700a77ae: a803         	add	r0, sp, #0xc
700a77b0: 4669         	mov	r1, sp
700a77b2: f7fa fdbd    	bl	0x700a2330 <Sciclient_service> @ imm = #-0x5486
700a77b6: 9013         	str	r0, [sp, #0x4c]
700a77b8: 9813         	ldr	r0, [sp, #0x4c]
700a77ba: b930         	cbnz	r0, 0x700a77ca <Sciclient_pmSetModuleClkFreq+0x13a> @ imm = #0xc
700a77bc: e7ff         	b	0x700a77be <Sciclient_pmSetModuleClkFreq+0x12e> @ imm = #-0x2
700a77be: 9800         	ldr	r0, [sp]
700a77c0: f000 0002    	and	r0, r0, #0x2
700a77c4: 2802         	cmp	r0, #0x2
700a77c6: d004         	beq	0x700a77d2 <Sciclient_pmSetModuleClkFreq+0x142> @ imm = #0x8
700a77c8: e7ff         	b	0x700a77ca <Sciclient_pmSetModuleClkFreq+0x13a> @ imm = #-0x2
700a77ca: f04f 30ff    	mov.w	r0, #0xffffffff
700a77ce: 9013         	str	r0, [sp, #0x4c]
700a77d0: e7ff         	b	0x700a77d2 <Sciclient_pmSetModuleClkFreq+0x142> @ imm = #-0x2
700a77d2: 9813         	ldr	r0, [sp, #0x4c]
700a77d4: b018         	add	sp, #0x60
700a77d6: bd80         	pop	{r7, pc}
		...

700a77e0 <Udma_chAssignRegOverlay>:
700a77e0: b082         	sub	sp, #0x8
700a77e2: 9001         	str	r0, [sp, #0x4]
700a77e4: 9100         	str	r1, [sp]
700a77e6: 9801         	ldr	r0, [sp, #0x4]
700a77e8: 6800         	ldr	r0, [r0]
700a77ea: 2801         	cmp	r0, #0x1
700a77ec: d147         	bne	0x700a787e <Udma_chAssignRegOverlay+0x9e> @ imm = #0x8e
700a77ee: e7ff         	b	0x700a77f0 <Udma_chAssignRegOverlay+0x10> @ imm = #-0x2
700a77f0: 9800         	ldr	r0, [sp]
700a77f2: 6ec0         	ldr	r0, [r0, #0x6c]
700a77f4: f510 3f80    	cmn.w	r0, #0x10000
700a77f8: d029         	beq	0x700a784e <Udma_chAssignRegOverlay+0x6e> @ imm = #0x52
700a77fa: e7ff         	b	0x700a77fc <Udma_chAssignRegOverlay+0x1c> @ imm = #-0x2
700a77fc: 9800         	ldr	r0, [sp]
700a77fe: 7800         	ldrb	r0, [r0]
700a7800: 0740         	lsls	r0, r0, #0x1d
700a7802: 2800         	cmp	r0, #0x0
700a7804: d511         	bpl	0x700a782a <Udma_chAssignRegOverlay+0x4a> @ imm = #0x22
700a7806: e7ff         	b	0x700a7808 <Udma_chAssignRegOverlay+0x28> @ imm = #-0x2
700a7808: 9801         	ldr	r0, [sp, #0x4]
700a780a: 68c0         	ldr	r0, [r0, #0xc]
700a780c: 9900         	ldr	r1, [sp]
700a780e: 6eca         	ldr	r2, [r1, #0x6c]
700a7810: eb00 2002    	add.w	r0, r0, r2, lsl #8
700a7814: f8c1 0214    	str.w	r0, [r1, #0x214]
700a7818: 9801         	ldr	r0, [sp, #0x4]
700a781a: 6900         	ldr	r0, [r0, #0x10]
700a781c: 9900         	ldr	r1, [sp]
700a781e: 6eca         	ldr	r2, [r1, #0x6c]
700a7820: eb00 3002    	add.w	r0, r0, r2, lsl #12
700a7824: f8c1 0218    	str.w	r0, [r1, #0x218]
700a7828: e010         	b	0x700a784c <Udma_chAssignRegOverlay+0x6c> @ imm = #0x20
700a782a: 9801         	ldr	r0, [sp, #0x4]
700a782c: 6940         	ldr	r0, [r0, #0x14]
700a782e: 9900         	ldr	r1, [sp]
700a7830: 6eca         	ldr	r2, [r1, #0x6c]
700a7832: eb00 2002    	add.w	r0, r0, r2, lsl #8
700a7836: f8c1 021c    	str.w	r0, [r1, #0x21c]
700a783a: 9801         	ldr	r0, [sp, #0x4]
700a783c: 6980         	ldr	r0, [r0, #0x18]
700a783e: 9900         	ldr	r1, [sp]
700a7840: 6eca         	ldr	r2, [r1, #0x6c]
700a7842: eb00 3002    	add.w	r0, r0, r2, lsl #12
700a7846: f8c1 0220    	str.w	r0, [r1, #0x220]
700a784a: e7ff         	b	0x700a784c <Udma_chAssignRegOverlay+0x6c> @ imm = #-0x2
700a784c: e7ff         	b	0x700a784e <Udma_chAssignRegOverlay+0x6e> @ imm = #-0x2
700a784e: 9800         	ldr	r0, [sp]
700a7850: 6f00         	ldr	r0, [r0, #0x70]
700a7852: f510 3f80    	cmn.w	r0, #0x10000
700a7856: d011         	beq	0x700a787c <Udma_chAssignRegOverlay+0x9c> @ imm = #0x22
700a7858: e7ff         	b	0x700a785a <Udma_chAssignRegOverlay+0x7a> @ imm = #-0x2
700a785a: 9801         	ldr	r0, [sp, #0x4]
700a785c: 69c0         	ldr	r0, [r0, #0x1c]
700a785e: 9900         	ldr	r1, [sp]
700a7860: 6f0a         	ldr	r2, [r1, #0x70]
700a7862: eb00 2002    	add.w	r0, r0, r2, lsl #8
700a7866: f8c1 0224    	str.w	r0, [r1, #0x224]
700a786a: 9801         	ldr	r0, [sp, #0x4]
700a786c: 6a00         	ldr	r0, [r0, #0x20]
700a786e: 9900         	ldr	r1, [sp]
700a7870: 6f0a         	ldr	r2, [r1, #0x70]
700a7872: eb00 3002    	add.w	r0, r0, r2, lsl #12
700a7876: f8c1 0228    	str.w	r0, [r1, #0x228]
700a787a: e7ff         	b	0x700a787c <Udma_chAssignRegOverlay+0x9c> @ imm = #-0x2
700a787c: e051         	b	0x700a7922 <Udma_chAssignRegOverlay+0x142> @ imm = #0xa2
700a787e: 9801         	ldr	r0, [sp, #0x4]
700a7880: 6800         	ldr	r0, [r0]
700a7882: 2802         	cmp	r0, #0x2
700a7884: d14c         	bne	0x700a7920 <Udma_chAssignRegOverlay+0x140> @ imm = #0x98
700a7886: e7ff         	b	0x700a7888 <Udma_chAssignRegOverlay+0xa8> @ imm = #-0x2
700a7888: 9800         	ldr	r0, [sp]
700a788a: 6ec0         	ldr	r0, [r0, #0x6c]
700a788c: f510 3f80    	cmn.w	r0, #0x10000
700a7890: d011         	beq	0x700a78b6 <Udma_chAssignRegOverlay+0xd6> @ imm = #0x22
700a7892: e7ff         	b	0x700a7894 <Udma_chAssignRegOverlay+0xb4> @ imm = #-0x2
700a7894: 9801         	ldr	r0, [sp, #0x4]
700a7896: 6dc0         	ldr	r0, [r0, #0x5c]
700a7898: 9900         	ldr	r1, [sp]
700a789a: 6eca         	ldr	r2, [r1, #0x6c]
700a789c: eb00 2002    	add.w	r0, r0, r2, lsl #8
700a78a0: f8c1 022c    	str.w	r0, [r1, #0x22c]
700a78a4: 9801         	ldr	r0, [sp, #0x4]
700a78a6: 6e40         	ldr	r0, [r0, #0x64]
700a78a8: 9900         	ldr	r1, [sp]
700a78aa: 6eca         	ldr	r2, [r1, #0x6c]
700a78ac: eb00 3002    	add.w	r0, r0, r2, lsl #12
700a78b0: f8c1 0230    	str.w	r0, [r1, #0x230]
700a78b4: e7ff         	b	0x700a78b6 <Udma_chAssignRegOverlay+0xd6> @ imm = #-0x2
700a78b6: 9800         	ldr	r0, [sp]
700a78b8: 6f00         	ldr	r0, [r0, #0x70]
700a78ba: f510 3f80    	cmn.w	r0, #0x10000
700a78be: d011         	beq	0x700a78e4 <Udma_chAssignRegOverlay+0x104> @ imm = #0x22
700a78c0: e7ff         	b	0x700a78c2 <Udma_chAssignRegOverlay+0xe2> @ imm = #-0x2
700a78c2: 9801         	ldr	r0, [sp, #0x4]
700a78c4: 6e00         	ldr	r0, [r0, #0x60]
700a78c6: 9900         	ldr	r1, [sp]
700a78c8: 6f0a         	ldr	r2, [r1, #0x70]
700a78ca: eb00 2002    	add.w	r0, r0, r2, lsl #8
700a78ce: f8c1 0234    	str.w	r0, [r1, #0x234]
700a78d2: 9801         	ldr	r0, [sp, #0x4]
700a78d4: 6e80         	ldr	r0, [r0, #0x68]
700a78d6: 9900         	ldr	r1, [sp]
700a78d8: 6f0a         	ldr	r2, [r1, #0x70]
700a78da: eb00 3002    	add.w	r0, r0, r2, lsl #12
700a78de: f8c1 0238    	str.w	r0, [r1, #0x238]
700a78e2: e7ff         	b	0x700a78e4 <Udma_chAssignRegOverlay+0x104> @ imm = #-0x2
700a78e4: 9800         	ldr	r0, [sp]
700a78e6: 6f40         	ldr	r0, [r0, #0x74]
700a78e8: f510 3f80    	cmn.w	r0, #0x10000
700a78ec: d017         	beq	0x700a791e <Udma_chAssignRegOverlay+0x13e> @ imm = #0x2e
700a78ee: e7ff         	b	0x700a78f0 <Udma_chAssignRegOverlay+0x110> @ imm = #-0x2
700a78f0: 9b01         	ldr	r3, [sp, #0x4]
700a78f2: 9900         	ldr	r1, [sp]
700a78f4: 6f4a         	ldr	r2, [r1, #0x74]
700a78f6: 6dd8         	ldr	r0, [r3, #0x5c]
700a78f8: f8d3 3110    	ldr.w	r3, [r3, #0x110]
700a78fc: 441a         	add	r2, r3
700a78fe: eb00 2002    	add.w	r0, r0, r2, lsl #8
700a7902: f8c1 023c    	str.w	r0, [r1, #0x23c]
700a7906: 9b01         	ldr	r3, [sp, #0x4]
700a7908: 9900         	ldr	r1, [sp]
700a790a: 6f4a         	ldr	r2, [r1, #0x74]
700a790c: 6e58         	ldr	r0, [r3, #0x64]
700a790e: f8d3 3110    	ldr.w	r3, [r3, #0x110]
700a7912: 441a         	add	r2, r3
700a7914: eb00 3002    	add.w	r0, r0, r2, lsl #12
700a7918: f8c1 0240    	str.w	r0, [r1, #0x240]
700a791c: e7ff         	b	0x700a791e <Udma_chAssignRegOverlay+0x13e> @ imm = #-0x2
700a791e: e7ff         	b	0x700a7920 <Udma_chAssignRegOverlay+0x140> @ imm = #-0x2
700a7920: e7ff         	b	0x700a7922 <Udma_chAssignRegOverlay+0x142> @ imm = #-0x2
700a7922: b002         	add	sp, #0x8
700a7924: 4770         	bx	lr
		...
700a792e: 0000         	movs	r0, r0

700a7930 <DebugP_memLogWriterPutChar>:
700a7930: b580         	push	{r7, lr}
700a7932: b088         	sub	sp, #0x20
700a7934: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a7938: f646 0094    	movw	r0, #0x6894
700a793c: f2c7 000b    	movt	r0, #0x700b
700a7940: 6800         	ldr	r0, [r0]
700a7942: bb40         	cbnz	r0, 0x700a7996 <DebugP_memLogWriterPutChar+0x66> @ imm = #0x50
700a7944: e7ff         	b	0x700a7946 <DebugP_memLogWriterPutChar+0x16> @ imm = #-0x2
700a7946: f007 fc7b    	bl	0x700af240 <ClockP_getTimeUsec> @ imm = #0x78f6
700a794a: 9105         	str	r1, [sp, #0x14]
700a794c: 9004         	str	r0, [sp, #0x10]
700a794e: f646 10a4    	movw	r0, #0x69a4
700a7952: f2c7 000b    	movt	r0, #0x700b
700a7956: 6800         	ldr	r0, [r0]
700a7958: 9003         	str	r0, [sp, #0xc]
700a795a: 9804         	ldr	r0, [sp, #0x10]
700a795c: 9905         	ldr	r1, [sp, #0x14]
700a795e: f244 2240    	movw	r2, #0x4240
700a7962: f2c0 020f    	movt	r2, #0xf
700a7966: 2300         	movs	r3, #0x0
700a7968: f00b ec14    	blx	0x700b3194 <__aeabi_uldivmod> @ imm = #0xb828
700a796c: 9b03         	ldr	r3, [sp, #0xc]
700a796e: 4669         	mov	r1, sp
700a7970: 604a         	str	r2, [r1, #0x4]
700a7972: 6008         	str	r0, [r1]
700a7974: f64a 0004    	movw	r0, #0xa804
700a7978: f2c7 0008    	movt	r0, #0x7008
700a797c: f645 72c7    	movw	r2, #0x5fc7
700a7980: f2c7 020b    	movt	r2, #0x700b
700a7984: 2178         	movs	r1, #0x78
700a7986: f00a fe0b    	bl	0x700b25a0 <snprintf_>  @ imm = #0xac16
700a798a: f646 0194    	movw	r1, #0x6894
700a798e: f2c7 010b    	movt	r1, #0x700b
700a7992: 6008         	str	r0, [r1]
700a7994: e7ff         	b	0x700a7996 <DebugP_memLogWriterPutChar+0x66> @ imm = #-0x2
700a7996: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700a799a: f646 0194    	movw	r1, #0x6894
700a799e: f2c7 010b    	movt	r1, #0x700b
700a79a2: 680b         	ldr	r3, [r1]
700a79a4: f64a 0204    	movw	r2, #0xa804
700a79a8: f2c7 0208    	movt	r2, #0x7008
700a79ac: 54d0         	strb	r0, [r2, r3]
700a79ae: 6808         	ldr	r0, [r1]
700a79b0: 3001         	adds	r0, #0x1
700a79b2: 6008         	str	r0, [r1]
700a79b4: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700a79b8: 280a         	cmp	r0, #0xa
700a79ba: d008         	beq	0x700a79ce <DebugP_memLogWriterPutChar+0x9e> @ imm = #0x10
700a79bc: e7ff         	b	0x700a79be <DebugP_memLogWriterPutChar+0x8e> @ imm = #-0x2
700a79be: f646 0094    	movw	r0, #0x6894
700a79c2: f2c7 000b    	movt	r0, #0x700b
700a79c6: 6800         	ldr	r0, [r0]
700a79c8: 2878         	cmp	r0, #0x78
700a79ca: d350         	blo	0x700a7a6e <DebugP_memLogWriterPutChar+0x13e> @ imm = #0xa0
700a79cc: e7ff         	b	0x700a79ce <DebugP_memLogWriterPutChar+0x9e> @ imm = #-0x2
700a79ce: f646 0094    	movw	r0, #0x6894
700a79d2: f2c7 000b    	movt	r0, #0x700b
700a79d6: 6800         	ldr	r0, [r0]
700a79d8: 2878         	cmp	r0, #0x78
700a79da: d315         	blo	0x700a7a08 <DebugP_memLogWriterPutChar+0xd8> @ imm = #0x2a
700a79dc: e7ff         	b	0x700a79de <DebugP_memLogWriterPutChar+0xae> @ imm = #-0x2
700a79de: f646 0194    	movw	r1, #0x6894
700a79e2: f2c7 010b    	movt	r1, #0x700b
700a79e6: 680b         	ldr	r3, [r1]
700a79e8: f64a 0204    	movw	r2, #0xa804
700a79ec: f2c7 0208    	movt	r2, #0x7008
700a79f0: 200d         	movs	r0, #0xd
700a79f2: 54d0         	strb	r0, [r2, r3]
700a79f4: 6808         	ldr	r0, [r1]
700a79f6: 3001         	adds	r0, #0x1
700a79f8: 6008         	str	r0, [r1]
700a79fa: 680b         	ldr	r3, [r1]
700a79fc: 200a         	movs	r0, #0xa
700a79fe: 54d0         	strb	r0, [r2, r3]
700a7a00: 6808         	ldr	r0, [r1]
700a7a02: 3001         	adds	r0, #0x1
700a7a04: 6008         	str	r0, [r1]
700a7a06: e7ff         	b	0x700a7a08 <DebugP_memLogWriterPutChar+0xd8> @ imm = #-0x2
700a7a08: f646 0094    	movw	r0, #0x6894
700a7a0c: f2c7 000b    	movt	r0, #0x700b
700a7a10: 6800         	ldr	r0, [r0]
700a7a12: f64a 0104    	movw	r1, #0xa804
700a7a16: f2c7 0108    	movt	r1, #0x7008
700a7a1a: 4408         	add	r0, r1
700a7a1c: f810 0c02    	ldrb	r0, [r0, #-2]
700a7a20: 280d         	cmp	r0, #0xd
700a7a22: d014         	beq	0x700a7a4e <DebugP_memLogWriterPutChar+0x11e> @ imm = #0x28
700a7a24: e7ff         	b	0x700a7a26 <DebugP_memLogWriterPutChar+0xf6> @ imm = #-0x2
700a7a26: f646 0194    	movw	r1, #0x6894
700a7a2a: f2c7 010b    	movt	r1, #0x700b
700a7a2e: 6808         	ldr	r0, [r1]
700a7a30: f64a 0204    	movw	r2, #0xa804
700a7a34: f2c7 0208    	movt	r2, #0x7008
700a7a38: 1883         	adds	r3, r0, r2
700a7a3a: 200d         	movs	r0, #0xd
700a7a3c: f803 0c01    	strb	r0, [r3, #-1]
700a7a40: 680b         	ldr	r3, [r1]
700a7a42: 200a         	movs	r0, #0xa
700a7a44: 54d0         	strb	r0, [r2, r3]
700a7a46: 6808         	ldr	r0, [r1]
700a7a48: 3001         	adds	r0, #0x1
700a7a4a: 6008         	str	r0, [r1]
700a7a4c: e7ff         	b	0x700a7a4e <DebugP_memLogWriterPutChar+0x11e> @ imm = #-0x2
700a7a4e: f646 0094    	movw	r0, #0x6894
700a7a52: f2c7 000b    	movt	r0, #0x700b
700a7a56: 9002         	str	r0, [sp, #0x8]
700a7a58: 8801         	ldrh	r1, [r0]
700a7a5a: f64a 0004    	movw	r0, #0xa804
700a7a5e: f2c7 0008    	movt	r0, #0x7008
700a7a62: f003 f8f5    	bl	0x700aac50 <DebugP_memTraceLogWriterPutLine> @ imm = #0x31ea
700a7a66: 9902         	ldr	r1, [sp, #0x8]
700a7a68: 2000         	movs	r0, #0x0
700a7a6a: 6008         	str	r0, [r1]
700a7a6c: e7ff         	b	0x700a7a6e <DebugP_memLogWriterPutChar+0x13e> @ imm = #-0x2
700a7a6e: b008         	add	sp, #0x20
700a7a70: bd80         	pop	{r7, pc}
		...
700a7a7e: 0000         	movs	r0, r0

700a7a80 <Sciclient_sendMessage>:
700a7a80: b580         	push	{r7, lr}
700a7a82: b08a         	sub	sp, #0x28
700a7a84: f8dd c030    	ldr.w	r12, [sp, #0x30]
700a7a88: 9009         	str	r0, [sp, #0x24]
700a7a8a: 9108         	str	r1, [sp, #0x20]
700a7a8c: 9207         	str	r2, [sp, #0x1c]
700a7a8e: 9306         	str	r3, [sp, #0x18]
700a7a90: 2200         	movs	r2, #0x0
700a7a92: 9205         	str	r2, [sp, #0x14]
700a7a94: 9808         	ldr	r0, [sp, #0x20]
700a7a96: 9004         	str	r0, [sp, #0x10]
700a7a98: 9203         	str	r2, [sp, #0xc]
700a7a9a: 9202         	str	r2, [sp, #0x8]
700a7a9c: 9909         	ldr	r1, [sp, #0x24]
700a7a9e: f646 0098    	movw	r0, #0x6898
700a7aa2: f2c7 000b    	movt	r0, #0x700b
700a7aa6: f00b fd43    	bl	0x700b3530 <CSL_secProxyGetDataAddr> @ imm = #0xba86
700a7aaa: 9001         	str	r0, [sp, #0x4]
700a7aac: 9808         	ldr	r0, [sp, #0x20]
700a7aae: b1f8         	cbz	r0, 0x700a7af0 <Sciclient_sendMessage+0x70> @ imm = #0x3e
700a7ab0: e7ff         	b	0x700a7ab2 <Sciclient_sendMessage+0x32> @ imm = #-0x2
700a7ab2: 2000         	movs	r0, #0x0
700a7ab4: 9005         	str	r0, [sp, #0x14]
700a7ab6: e7ff         	b	0x700a7ab8 <Sciclient_sendMessage+0x38> @ imm = #-0x2
700a7ab8: 9805         	ldr	r0, [sp, #0x14]
700a7aba: f646 11cc    	movw	r1, #0x69cc
700a7abe: f2c7 010b    	movt	r1, #0x700b
700a7ac2: 7809         	ldrb	r1, [r1]
700a7ac4: 4288         	cmp	r0, r1
700a7ac6: d212         	bhs	0x700a7aee <Sciclient_sendMessage+0x6e> @ imm = #0x24
700a7ac8: e7ff         	b	0x700a7aca <Sciclient_sendMessage+0x4a> @ imm = #-0x2
700a7aca: 9804         	ldr	r0, [sp, #0x10]
700a7acc: 6800         	ldr	r0, [r0]
700a7ace: 9002         	str	r0, [sp, #0x8]
700a7ad0: 9801         	ldr	r0, [sp, #0x4]
700a7ad2: 9902         	ldr	r1, [sp, #0x8]
700a7ad4: f00b ff9c    	bl	0x700b3a10 <CSL_REG32_WR_RAW> @ imm = #0xbf38
700a7ad8: 9804         	ldr	r0, [sp, #0x10]
700a7ada: 3004         	adds	r0, #0x4
700a7adc: 9004         	str	r0, [sp, #0x10]
700a7ade: 9801         	ldr	r0, [sp, #0x4]
700a7ae0: 3004         	adds	r0, #0x4
700a7ae2: 9001         	str	r0, [sp, #0x4]
700a7ae4: e7ff         	b	0x700a7ae6 <Sciclient_sendMessage+0x66> @ imm = #-0x2
700a7ae6: 9805         	ldr	r0, [sp, #0x14]
700a7ae8: 3001         	adds	r0, #0x1
700a7aea: 9005         	str	r0, [sp, #0x14]
700a7aec: e7e4         	b	0x700a7ab8 <Sciclient_sendMessage+0x38> @ imm = #-0x38
700a7aee: e7ff         	b	0x700a7af0 <Sciclient_sendMessage+0x70> @ imm = #-0x2
700a7af0: 9807         	ldr	r0, [sp, #0x1c]
700a7af2: 9004         	str	r0, [sp, #0x10]
700a7af4: 2000         	movs	r0, #0x0
700a7af6: 9005         	str	r0, [sp, #0x14]
700a7af8: e7ff         	b	0x700a7afa <Sciclient_sendMessage+0x7a> @ imm = #-0x2
700a7afa: 9805         	ldr	r0, [sp, #0x14]
700a7afc: 2801         	cmp	r0, #0x1
700a7afe: d812         	bhi	0x700a7b26 <Sciclient_sendMessage+0xa6> @ imm = #0x24
700a7b00: e7ff         	b	0x700a7b02 <Sciclient_sendMessage+0x82> @ imm = #-0x2
700a7b02: 9804         	ldr	r0, [sp, #0x10]
700a7b04: 6800         	ldr	r0, [r0]
700a7b06: 9002         	str	r0, [sp, #0x8]
700a7b08: 9801         	ldr	r0, [sp, #0x4]
700a7b0a: 9902         	ldr	r1, [sp, #0x8]
700a7b0c: f00b ff80    	bl	0x700b3a10 <CSL_REG32_WR_RAW> @ imm = #0xbf00
700a7b10: 9804         	ldr	r0, [sp, #0x10]
700a7b12: 3004         	adds	r0, #0x4
700a7b14: 9004         	str	r0, [sp, #0x10]
700a7b16: 9801         	ldr	r0, [sp, #0x4]
700a7b18: 3004         	adds	r0, #0x4
700a7b1a: 9001         	str	r0, [sp, #0x4]
700a7b1c: e7ff         	b	0x700a7b1e <Sciclient_sendMessage+0x9e> @ imm = #-0x2
700a7b1e: 9805         	ldr	r0, [sp, #0x14]
700a7b20: 3001         	adds	r0, #0x1
700a7b22: 9005         	str	r0, [sp, #0x14]
700a7b24: e7e9         	b	0x700a7afa <Sciclient_sendMessage+0x7a> @ imm = #-0x2e
700a7b26: 980c         	ldr	r0, [sp, #0x30]
700a7b28: b300         	cbz	r0, 0x700a7b6c <Sciclient_sendMessage+0xec> @ imm = #0x40
700a7b2a: e7ff         	b	0x700a7b2c <Sciclient_sendMessage+0xac> @ imm = #-0x2
700a7b2c: 980c         	ldr	r0, [sp, #0x30]
700a7b2e: 3003         	adds	r0, #0x3
700a7b30: 0880         	lsrs	r0, r0, #0x2
700a7b32: 9003         	str	r0, [sp, #0xc]
700a7b34: 9806         	ldr	r0, [sp, #0x18]
700a7b36: 9004         	str	r0, [sp, #0x10]
700a7b38: e7ff         	b	0x700a7b3a <Sciclient_sendMessage+0xba> @ imm = #-0x2
700a7b3a: 9805         	ldr	r0, [sp, #0x14]
700a7b3c: 9903         	ldr	r1, [sp, #0xc]
700a7b3e: 3102         	adds	r1, #0x2
700a7b40: 4288         	cmp	r0, r1
700a7b42: d212         	bhs	0x700a7b6a <Sciclient_sendMessage+0xea> @ imm = #0x24
700a7b44: e7ff         	b	0x700a7b46 <Sciclient_sendMessage+0xc6> @ imm = #-0x2
700a7b46: 9804         	ldr	r0, [sp, #0x10]
700a7b48: 6800         	ldr	r0, [r0]
700a7b4a: 9002         	str	r0, [sp, #0x8]
700a7b4c: 9801         	ldr	r0, [sp, #0x4]
700a7b4e: 9902         	ldr	r1, [sp, #0x8]
700a7b50: f00b ff5e    	bl	0x700b3a10 <CSL_REG32_WR_RAW> @ imm = #0xbebc
700a7b54: 9804         	ldr	r0, [sp, #0x10]
700a7b56: 3004         	adds	r0, #0x4
700a7b58: 9004         	str	r0, [sp, #0x10]
700a7b5a: 9801         	ldr	r0, [sp, #0x4]
700a7b5c: 3004         	adds	r0, #0x4
700a7b5e: 9001         	str	r0, [sp, #0x4]
700a7b60: e7ff         	b	0x700a7b62 <Sciclient_sendMessage+0xe2> @ imm = #-0x2
700a7b62: 9805         	ldr	r0, [sp, #0x14]
700a7b64: 3001         	adds	r0, #0x1
700a7b66: 9005         	str	r0, [sp, #0x14]
700a7b68: e7e7         	b	0x700a7b3a <Sciclient_sendMessage+0xba> @ imm = #-0x32
700a7b6a: e7ff         	b	0x700a7b6c <Sciclient_sendMessage+0xec> @ imm = #-0x2
700a7b6c: f646 10cc    	movw	r0, #0x69cc
700a7b70: f2c7 000b    	movt	r0, #0x700b
700a7b74: 7801         	ldrb	r1, [r0]
700a7b76: 980c         	ldr	r0, [sp, #0x30]
700a7b78: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a7b7c: 3008         	adds	r0, #0x8
700a7b7e: f646 1120    	movw	r1, #0x6920
700a7b82: f2c7 010b    	movt	r1, #0x700b
700a7b86: 6949         	ldr	r1, [r1, #0x14]
700a7b88: 3904         	subs	r1, #0x4
700a7b8a: 4288         	cmp	r0, r1
700a7b8c: d817         	bhi	0x700a7bbe <Sciclient_sendMessage+0x13e> @ imm = #0x2e
700a7b8e: e7ff         	b	0x700a7b90 <Sciclient_sendMessage+0x110> @ imm = #-0x2
700a7b90: 9909         	ldr	r1, [sp, #0x24]
700a7b92: f646 0098    	movw	r0, #0x6898
700a7b96: f2c7 000b    	movt	r0, #0x700b
700a7b9a: 2200         	movs	r2, #0x0
700a7b9c: 9200         	str	r2, [sp]
700a7b9e: f00b fcc7    	bl	0x700b3530 <CSL_secProxyGetDataAddr> @ imm = #0xb98e
700a7ba2: 9900         	ldr	r1, [sp]
700a7ba4: 4602         	mov	r2, r0
700a7ba6: f646 1020    	movw	r0, #0x6920
700a7baa: f2c7 000b    	movt	r0, #0x700b
700a7bae: 6940         	ldr	r0, [r0, #0x14]
700a7bb0: 4410         	add	r0, r2
700a7bb2: 3804         	subs	r0, #0x4
700a7bb4: 9001         	str	r0, [sp, #0x4]
700a7bb6: 9801         	ldr	r0, [sp, #0x4]
700a7bb8: f00b ff2a    	bl	0x700b3a10 <CSL_REG32_WR_RAW> @ imm = #0xbe54
700a7bbc: e7ff         	b	0x700a7bbe <Sciclient_sendMessage+0x13e> @ imm = #-0x2
700a7bbe: b00a         	add	sp, #0x28
700a7bc0: bd80         	pop	{r7, pc}
		...
700a7bce: 0000         	movs	r0, r0

700a7bd0 <Sciclient_rmIaValidateMapping>:
700a7bd0: b580         	push	{r7, lr}
700a7bd2: b088         	sub	sp, #0x20
700a7bd4: 4684         	mov	r12, r0
700a7bd6: 980a         	ldr	r0, [sp, #0x28]
700a7bd8: f88d c01f    	strb.w	r12, [sp, #0x1f]
700a7bdc: f8ad 101c    	strh.w	r1, [sp, #0x1c]
700a7be0: f8ad 201a    	strh.w	r2, [sp, #0x1a]
700a7be4: f8ad 3018    	strh.w	r3, [sp, #0x18]
700a7be8: f88d 0017    	strb.w	r0, [sp, #0x17]
700a7bec: 2000         	movs	r0, #0x0
700a7bee: 9004         	str	r0, [sp, #0x10]
700a7bf0: 9003         	str	r0, [sp, #0xc]
700a7bf2: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700a7bf6: f008 ffbb    	bl	0x700b0b70 <Sciclient_rmIaGetInst> @ imm = #0x8f76
700a7bfa: 9003         	str	r0, [sp, #0xc]
700a7bfc: 9803         	ldr	r0, [sp, #0xc]
700a7bfe: b920         	cbnz	r0, 0x700a7c0a <Sciclient_rmIaValidateMapping+0x3a> @ imm = #0x8
700a7c00: e7ff         	b	0x700a7c02 <Sciclient_rmIaValidateMapping+0x32> @ imm = #-0x2
700a7c02: f06f 0001    	mvn	r0, #0x1
700a7c06: 9004         	str	r0, [sp, #0x10]
700a7c08: e00b         	b	0x700a7c22 <Sciclient_rmIaValidateMapping+0x52> @ imm = #0x16
700a7c0a: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a7c0e: 9903         	ldr	r1, [sp, #0xc]
700a7c10: 8989         	ldrh	r1, [r1, #0xc]
700a7c12: 4288         	cmp	r0, r1
700a7c14: db04         	blt	0x700a7c20 <Sciclient_rmIaValidateMapping+0x50> @ imm = #0x8
700a7c16: e7ff         	b	0x700a7c18 <Sciclient_rmIaValidateMapping+0x48> @ imm = #-0x2
700a7c18: f06f 0001    	mvn	r0, #0x1
700a7c1c: 9004         	str	r0, [sp, #0x10]
700a7c1e: e7ff         	b	0x700a7c20 <Sciclient_rmIaValidateMapping+0x50> @ imm = #-0x2
700a7c20: e7ff         	b	0x700a7c22 <Sciclient_rmIaValidateMapping+0x52> @ imm = #-0x2
700a7c22: 9804         	ldr	r0, [sp, #0x10]
700a7c24: b948         	cbnz	r0, 0x700a7c3a <Sciclient_rmIaValidateMapping+0x6a> @ imm = #0x12
700a7c26: e7ff         	b	0x700a7c28 <Sciclient_rmIaValidateMapping+0x58> @ imm = #-0x2
700a7c28: f89d 0017    	ldrb.w	r0, [sp, #0x17]
700a7c2c: 2840         	cmp	r0, #0x40
700a7c2e: d304         	blo	0x700a7c3a <Sciclient_rmIaValidateMapping+0x6a> @ imm = #0x8
700a7c30: e7ff         	b	0x700a7c32 <Sciclient_rmIaValidateMapping+0x62> @ imm = #-0x2
700a7c32: f06f 0001    	mvn	r0, #0x1
700a7c36: 9004         	str	r0, [sp, #0x10]
700a7c38: e7ff         	b	0x700a7c3a <Sciclient_rmIaValidateMapping+0x6a> @ imm = #-0x2
700a7c3a: 9804         	ldr	r0, [sp, #0x10]
700a7c3c: b998         	cbnz	r0, 0x700a7c66 <Sciclient_rmIaValidateMapping+0x96> @ imm = #0x26
700a7c3e: e7ff         	b	0x700a7c40 <Sciclient_rmIaValidateMapping+0x70> @ imm = #-0x2
700a7c40: f8bd 0018    	ldrh.w	r0, [sp, #0x18]
700a7c44: 9903         	ldr	r1, [sp, #0xc]
700a7c46: 8909         	ldrh	r1, [r1, #0x8]
700a7c48: 1a40         	subs	r0, r0, r1
700a7c4a: f8ad 000a    	strh.w	r0, [sp, #0xa]
700a7c4e: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700a7c52: 9903         	ldr	r1, [sp, #0xc]
700a7c54: 8949         	ldrh	r1, [r1, #0xa]
700a7c56: 4288         	cmp	r0, r1
700a7c58: db04         	blt	0x700a7c64 <Sciclient_rmIaValidateMapping+0x94> @ imm = #0x8
700a7c5a: e7ff         	b	0x700a7c5c <Sciclient_rmIaValidateMapping+0x8c> @ imm = #-0x2
700a7c5c: f06f 0001    	mvn	r0, #0x1
700a7c60: 9004         	str	r0, [sp, #0x10]
700a7c62: e7ff         	b	0x700a7c64 <Sciclient_rmIaValidateMapping+0x94> @ imm = #-0x2
700a7c64: e7ff         	b	0x700a7c66 <Sciclient_rmIaValidateMapping+0x96> @ imm = #-0x2
700a7c66: 9804         	ldr	r0, [sp, #0x10]
700a7c68: 2800         	cmp	r0, #0x0
700a7c6a: d14e         	bne	0x700a7d0a <Sciclient_rmIaValidateMapping+0x13a> @ imm = #0x9c
700a7c6c: e7ff         	b	0x700a7c6e <Sciclient_rmIaValidateMapping+0x9e> @ imm = #-0x2
700a7c6e: 9803         	ldr	r0, [sp, #0xc]
700a7c70: 6840         	ldr	r0, [r0, #0x4]
700a7c72: f8bd 100a    	ldrh.w	r1, [sp, #0xa]
700a7c76: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a7c7a: 9001         	str	r0, [sp, #0x4]
700a7c7c: 9801         	ldr	r0, [sp, #0x4]
700a7c7e: f64f 7100    	movw	r1, #0xff00
700a7c82: f2c0 0101    	movt	r1, #0x1
700a7c86: 2208         	movs	r2, #0x8
700a7c88: f00b fa42    	bl	0x700b3110 <CSL_REG32_FEXT_RAW> @ imm = #0xb484
700a7c8c: f8ad 0002    	strh.w	r0, [sp, #0x2]
700a7c90: 9801         	ldr	r0, [sp, #0x4]
700a7c92: 213f         	movs	r1, #0x3f
700a7c94: 2200         	movs	r2, #0x0
700a7c96: f00b fa3b    	bl	0x700b3110 <CSL_REG32_FEXT_RAW> @ imm = #0xb476
700a7c9a: f8ad 0000    	strh.w	r0, [sp]
700a7c9e: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700a7ca2: b9f0         	cbnz	r0, 0x700a7ce2 <Sciclient_rmIaValidateMapping+0x112> @ imm = #0x3c
700a7ca4: e7ff         	b	0x700a7ca6 <Sciclient_rmIaValidateMapping+0xd6> @ imm = #-0x2
700a7ca6: f8bd 0000    	ldrh.w	r0, [sp]
700a7caa: b9d0         	cbnz	r0, 0x700a7ce2 <Sciclient_rmIaValidateMapping+0x112> @ imm = #0x34
700a7cac: e7ff         	b	0x700a7cae <Sciclient_rmIaValidateMapping+0xde> @ imm = #-0x2
700a7cae: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a7cb2: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700a7cb6: 4288         	cmp	r0, r1
700a7cb8: d012         	beq	0x700a7ce0 <Sciclient_rmIaValidateMapping+0x110> @ imm = #0x24
700a7cba: e7ff         	b	0x700a7cbc <Sciclient_rmIaValidateMapping+0xec> @ imm = #-0x2
700a7cbc: f89d 0017    	ldrb.w	r0, [sp, #0x17]
700a7cc0: f8bd 1000    	ldrh.w	r1, [sp]
700a7cc4: 4288         	cmp	r0, r1
700a7cc6: d00b         	beq	0x700a7ce0 <Sciclient_rmIaValidateMapping+0x110> @ imm = #0x16
700a7cc8: e7ff         	b	0x700a7cca <Sciclient_rmIaValidateMapping+0xfa> @ imm = #-0x2
700a7cca: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700a7cce: 9903         	ldr	r1, [sp, #0xc]
700a7cd0: 8a89         	ldrh	r1, [r1, #0x14]
700a7cd2: 4288         	cmp	r0, r1
700a7cd4: d004         	beq	0x700a7ce0 <Sciclient_rmIaValidateMapping+0x110> @ imm = #0x8
700a7cd6: e7ff         	b	0x700a7cd8 <Sciclient_rmIaValidateMapping+0x108> @ imm = #-0x2
700a7cd8: f06f 0001    	mvn	r0, #0x1
700a7cdc: 9004         	str	r0, [sp, #0x10]
700a7cde: e7ff         	b	0x700a7ce0 <Sciclient_rmIaValidateMapping+0x110> @ imm = #-0x2
700a7ce0: e012         	b	0x700a7d08 <Sciclient_rmIaValidateMapping+0x138> @ imm = #0x24
700a7ce2: f8bd 001a    	ldrh.w	r0, [sp, #0x1a]
700a7ce6: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700a7cea: 4288         	cmp	r0, r1
700a7cec: d00b         	beq	0x700a7d06 <Sciclient_rmIaValidateMapping+0x136> @ imm = #0x16
700a7cee: e7ff         	b	0x700a7cf0 <Sciclient_rmIaValidateMapping+0x120> @ imm = #-0x2
700a7cf0: f89d 0017    	ldrb.w	r0, [sp, #0x17]
700a7cf4: f8bd 1000    	ldrh.w	r1, [sp]
700a7cf8: 4288         	cmp	r0, r1
700a7cfa: d004         	beq	0x700a7d06 <Sciclient_rmIaValidateMapping+0x136> @ imm = #0x8
700a7cfc: e7ff         	b	0x700a7cfe <Sciclient_rmIaValidateMapping+0x12e> @ imm = #-0x2
700a7cfe: f06f 0001    	mvn	r0, #0x1
700a7d02: 9004         	str	r0, [sp, #0x10]
700a7d04: e7ff         	b	0x700a7d06 <Sciclient_rmIaValidateMapping+0x136> @ imm = #-0x2
700a7d06: e7ff         	b	0x700a7d08 <Sciclient_rmIaValidateMapping+0x138> @ imm = #-0x2
700a7d08: e7ff         	b	0x700a7d0a <Sciclient_rmIaValidateMapping+0x13a> @ imm = #-0x2
700a7d0a: 9804         	ldr	r0, [sp, #0x10]
700a7d0c: b008         	add	sp, #0x20
700a7d0e: bd80         	pop	{r7, pc}

700a7d10 <Udma_rmAllocMappedRing>:
700a7d10: b580         	push	{r7, lr}
700a7d12: b090         	sub	sp, #0x40
700a7d14: 900f         	str	r0, [sp, #0x3c]
700a7d16: 910e         	str	r1, [sp, #0x38]
700a7d18: 920d         	str	r2, [sp, #0x34]
700a7d1a: f64f 70ff    	movw	r0, #0xffff
700a7d1e: 900c         	str	r0, [sp, #0x30]
700a7d20: 2000         	movs	r0, #0x0
700a7d22: 9005         	str	r0, [sp, #0x14]
700a7d24: 980f         	ldr	r0, [sp, #0x3c]
700a7d26: f500 70ea    	add.w	r0, r0, #0x1d4
700a7d2a: 9004         	str	r0, [sp, #0x10]
700a7d2c: 980f         	ldr	r0, [sp, #0x3c]
700a7d2e: 990e         	ldr	r1, [sp, #0x38]
700a7d30: 9a0d         	ldr	r2, [sp, #0x34]
700a7d32: ab01         	add	r3, sp, #0x4
700a7d34: f004 fd9c    	bl	0x700ac870 <Udma_getMappedChRingAttributes> @ imm = #0x4b38
700a7d38: 9005         	str	r0, [sp, #0x14]
700a7d3a: 9805         	ldr	r0, [sp, #0x14]
700a7d3c: 2800         	cmp	r0, #0x0
700a7d3e: f040 8084    	bne.w	0x700a7e4a <Udma_rmAllocMappedRing+0x13a> @ imm = #0x108
700a7d42: e7ff         	b	0x700a7d44 <Udma_rmAllocMappedRing+0x34> @ imm = #-0x2
700a7d44: 2000         	movs	r0, #0x0
700a7d46: 9007         	str	r0, [sp, #0x1c]
700a7d48: 9804         	ldr	r0, [sp, #0x10]
700a7d4a: 990e         	ldr	r1, [sp, #0x38]
700a7d4c: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a7d50: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700a7d54: 9006         	str	r0, [sp, #0x18]
700a7d56: 9802         	ldr	r0, [sp, #0x8]
700a7d58: 9904         	ldr	r1, [sp, #0x10]
700a7d5a: 9a0e         	ldr	r2, [sp, #0x38]
700a7d5c: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a7d60: f8d1 1088    	ldr.w	r1, [r1, #0x88]
700a7d64: 4288         	cmp	r0, r1
700a7d66: d90a         	bls	0x700a7d7e <Udma_rmAllocMappedRing+0x6e> @ imm = #0x14
700a7d68: e7ff         	b	0x700a7d6a <Udma_rmAllocMappedRing+0x5a> @ imm = #-0x2
700a7d6a: 9802         	ldr	r0, [sp, #0x8]
700a7d6c: 9904         	ldr	r1, [sp, #0x10]
700a7d6e: 9a0e         	ldr	r2, [sp, #0x38]
700a7d70: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a7d74: f8d1 1088    	ldr.w	r1, [r1, #0x88]
700a7d78: 1a40         	subs	r0, r0, r1
700a7d7a: 9007         	str	r0, [sp, #0x1c]
700a7d7c: e7ff         	b	0x700a7d7e <Udma_rmAllocMappedRing+0x6e> @ imm = #-0x2
700a7d7e: 9802         	ldr	r0, [sp, #0x8]
700a7d80: 9903         	ldr	r1, [sp, #0xc]
700a7d82: 4408         	add	r0, r1
700a7d84: 9904         	ldr	r1, [sp, #0x10]
700a7d86: 9a0e         	ldr	r2, [sp, #0x38]
700a7d88: eb01 0282    	add.w	r2, r1, r2, lsl #2
700a7d8c: f8d2 1088    	ldr.w	r1, [r2, #0x88]
700a7d90: f8d2 20a8    	ldr.w	r2, [r2, #0xa8]
700a7d94: 4411         	add	r1, r2
700a7d96: 4288         	cmp	r0, r1
700a7d98: d20c         	bhs	0x700a7db4 <Udma_rmAllocMappedRing+0xa4> @ imm = #0x18
700a7d9a: e7ff         	b	0x700a7d9c <Udma_rmAllocMappedRing+0x8c> @ imm = #-0x2
700a7d9c: 9802         	ldr	r0, [sp, #0x8]
700a7d9e: 9903         	ldr	r1, [sp, #0xc]
700a7da0: 4408         	add	r0, r1
700a7da2: 9904         	ldr	r1, [sp, #0x10]
700a7da4: 9a0e         	ldr	r2, [sp, #0x38]
700a7da6: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a7daa: f8d1 1088    	ldr.w	r1, [r1, #0x88]
700a7dae: 1a40         	subs	r0, r0, r1
700a7db0: 9006         	str	r0, [sp, #0x18]
700a7db2: e7ff         	b	0x700a7db4 <Udma_rmAllocMappedRing+0xa4> @ imm = #-0x2
700a7db4: 980f         	ldr	r0, [sp, #0x3c]
700a7db6: f500 609f    	add.w	r0, r0, #0x4f8
700a7dba: f04f 31ff    	mov.w	r1, #0xffffffff
700a7dbe: f008 ff37    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x8e6e
700a7dc2: 9807         	ldr	r0, [sp, #0x1c]
700a7dc4: 900b         	str	r0, [sp, #0x2c]
700a7dc6: e7ff         	b	0x700a7dc8 <Udma_rmAllocMappedRing+0xb8> @ imm = #-0x2
700a7dc8: 980b         	ldr	r0, [sp, #0x2c]
700a7dca: 9906         	ldr	r1, [sp, #0x18]
700a7dcc: 4288         	cmp	r0, r1
700a7dce: d236         	bhs	0x700a7e3e <Udma_rmAllocMappedRing+0x12e> @ imm = #0x6c
700a7dd0: e7ff         	b	0x700a7dd2 <Udma_rmAllocMappedRing+0xc2> @ imm = #-0x2
700a7dd2: 980b         	ldr	r0, [sp, #0x2c]
700a7dd4: 0940         	lsrs	r0, r0, #0x5
700a7dd6: 900a         	str	r0, [sp, #0x28]
700a7dd8: 980b         	ldr	r0, [sp, #0x2c]
700a7dda: 990a         	ldr	r1, [sp, #0x28]
700a7ddc: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a7de0: 9009         	str	r0, [sp, #0x24]
700a7de2: 9909         	ldr	r1, [sp, #0x24]
700a7de4: 2001         	movs	r0, #0x1
700a7de6: 4088         	lsls	r0, r1
700a7de8: 9008         	str	r0, [sp, #0x20]
700a7dea: 980f         	ldr	r0, [sp, #0x3c]
700a7dec: 990e         	ldr	r1, [sp, #0x38]
700a7dee: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a7df2: 990a         	ldr	r1, [sp, #0x28]
700a7df4: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a7df8: f8d0 0344    	ldr.w	r0, [r0, #0x344]
700a7dfc: 9908         	ldr	r1, [sp, #0x20]
700a7dfe: 4008         	ands	r0, r1
700a7e00: 4288         	cmp	r0, r1
700a7e02: d117         	bne	0x700a7e34 <Udma_rmAllocMappedRing+0x124> @ imm = #0x2e
700a7e04: e7ff         	b	0x700a7e06 <Udma_rmAllocMappedRing+0xf6> @ imm = #-0x2
700a7e06: 9a08         	ldr	r2, [sp, #0x20]
700a7e08: 980f         	ldr	r0, [sp, #0x3c]
700a7e0a: 990e         	ldr	r1, [sp, #0x38]
700a7e0c: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a7e10: 990a         	ldr	r1, [sp, #0x28]
700a7e12: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a7e16: f8d1 0344    	ldr.w	r0, [r1, #0x344]
700a7e1a: 4390         	bics	r0, r2
700a7e1c: f8c1 0344    	str.w	r0, [r1, #0x344]
700a7e20: 980b         	ldr	r0, [sp, #0x2c]
700a7e22: 9904         	ldr	r1, [sp, #0x10]
700a7e24: 9a0e         	ldr	r2, [sp, #0x38]
700a7e26: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a7e2a: f8d1 1088    	ldr.w	r1, [r1, #0x88]
700a7e2e: 4408         	add	r0, r1
700a7e30: 900c         	str	r0, [sp, #0x30]
700a7e32: e004         	b	0x700a7e3e <Udma_rmAllocMappedRing+0x12e> @ imm = #0x8
700a7e34: e7ff         	b	0x700a7e36 <Udma_rmAllocMappedRing+0x126> @ imm = #-0x2
700a7e36: 980b         	ldr	r0, [sp, #0x2c]
700a7e38: 3001         	adds	r0, #0x1
700a7e3a: 900b         	str	r0, [sp, #0x2c]
700a7e3c: e7c4         	b	0x700a7dc8 <Udma_rmAllocMappedRing+0xb8> @ imm = #-0x78
700a7e3e: 980f         	ldr	r0, [sp, #0x3c]
700a7e40: f500 609f    	add.w	r0, r0, #0x4f8
700a7e44: f009 ff2c    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x9e58
700a7e48: e7ff         	b	0x700a7e4a <Udma_rmAllocMappedRing+0x13a> @ imm = #-0x2
700a7e4a: 980c         	ldr	r0, [sp, #0x30]
700a7e4c: b010         	add	sp, #0x40
700a7e4e: bd80         	pop	{r7, pc}

700a7e50 <UART_procLineStatusErr>:
700a7e50: b580         	push	{r7, lr}
700a7e52: b086         	sub	sp, #0x18
700a7e54: 9005         	str	r0, [sp, #0x14]
700a7e56: 2000         	movs	r0, #0x0
700a7e58: 9004         	str	r0, [sp, #0x10]
700a7e5a: 9002         	str	r0, [sp, #0x8]
700a7e5c: 9805         	ldr	r0, [sp, #0x14]
700a7e5e: b920         	cbnz	r0, 0x700a7e6a <UART_procLineStatusErr+0x1a> @ imm = #0x8
700a7e60: e7ff         	b	0x700a7e62 <UART_procLineStatusErr+0x12> @ imm = #-0x2
700a7e62: f06f 0002    	mvn	r0, #0x2
700a7e66: 9004         	str	r0, [sp, #0x10]
700a7e68: e7ff         	b	0x700a7e6a <UART_procLineStatusErr+0x1a> @ imm = #-0x2
700a7e6a: 9804         	ldr	r0, [sp, #0x10]
700a7e6c: 2800         	cmp	r0, #0x0
700a7e6e: f040 808b    	bne.w	0x700a7f88 <UART_procLineStatusErr+0x138> @ imm = #0x116
700a7e72: e7ff         	b	0x700a7e74 <UART_procLineStatusErr+0x24> @ imm = #-0x2
700a7e74: 9805         	ldr	r0, [sp, #0x14]
700a7e76: 6800         	ldr	r0, [r0]
700a7e78: f009 ff3a    	bl	0x700b1cf0 <UART_readLineStatus> @ imm = #0x9e74
700a7e7c: 9003         	str	r0, [sp, #0xc]
700a7e7e: 9803         	ldr	r0, [sp, #0xc]
700a7e80: f000 0080    	and	r0, r0, #0x80
700a7e84: 2880         	cmp	r0, #0x80
700a7e86: d006         	beq	0x700a7e96 <UART_procLineStatusErr+0x46> @ imm = #0xc
700a7e88: e7ff         	b	0x700a7e8a <UART_procLineStatusErr+0x3a> @ imm = #-0x2
700a7e8a: f89d 000c    	ldrb.w	r0, [sp, #0xc]
700a7e8e: 0780         	lsls	r0, r0, #0x1e
700a7e90: 2800         	cmp	r0, #0x0
700a7e92: d578         	bpl	0x700a7f86 <UART_procLineStatusErr+0x136> @ imm = #0xf0
700a7e94: e7ff         	b	0x700a7e96 <UART_procLineStatusErr+0x46> @ imm = #-0x2
700a7e96: 9805         	ldr	r0, [sp, #0x14]
700a7e98: 6a80         	ldr	r0, [r0, #0x28]
700a7e9a: b120         	cbz	r0, 0x700a7ea6 <UART_procLineStatusErr+0x56> @ imm = #0x8
700a7e9c: e7ff         	b	0x700a7e9e <UART_procLineStatusErr+0x4e> @ imm = #-0x2
700a7e9e: 9905         	ldr	r1, [sp, #0x14]
700a7ea0: 6988         	ldr	r0, [r1, #0x18]
700a7ea2: 62c8         	str	r0, [r1, #0x2c]
700a7ea4: e7ff         	b	0x700a7ea6 <UART_procLineStatusErr+0x56> @ imm = #-0x2
700a7ea6: 2040         	movs	r0, #0x40
700a7ea8: 9002         	str	r0, [sp, #0x8]
700a7eaa: e7ff         	b	0x700a7eac <UART_procLineStatusErr+0x5c> @ imm = #-0x2
700a7eac: 9805         	ldr	r0, [sp, #0x14]
700a7eae: 6800         	ldr	r0, [r0]
700a7eb0: f00b fb8e    	bl	0x700b35d0 <UART_fifoCharGet> @ imm = #0xb71c
700a7eb4: 9802         	ldr	r0, [sp, #0x8]
700a7eb6: 3801         	subs	r0, #0x1
700a7eb8: 9002         	str	r0, [sp, #0x8]
700a7eba: 9805         	ldr	r0, [sp, #0x14]
700a7ebc: 6800         	ldr	r0, [r0]
700a7ebe: f009 ff17    	bl	0x700b1cf0 <UART_readLineStatus> @ imm = #0x9e2e
700a7ec2: 9003         	str	r0, [sp, #0xc]
700a7ec4: 9803         	ldr	r0, [sp, #0xc]
700a7ec6: f000 009f    	and	r0, r0, #0x9f
700a7eca: 9003         	str	r0, [sp, #0xc]
700a7ecc: e7ff         	b	0x700a7ece <UART_procLineStatusErr+0x7e> @ imm = #-0x2
700a7ece: 9903         	ldr	r1, [sp, #0xc]
700a7ed0: 2000         	movs	r0, #0x0
700a7ed2: 9001         	str	r0, [sp, #0x4]
700a7ed4: b131         	cbz	r1, 0x700a7ee4 <UART_procLineStatusErr+0x94> @ imm = #0xc
700a7ed6: e7ff         	b	0x700a7ed8 <UART_procLineStatusErr+0x88> @ imm = #-0x2
700a7ed8: 9802         	ldr	r0, [sp, #0x8]
700a7eda: 2800         	cmp	r0, #0x0
700a7edc: bf18         	it	ne
700a7ede: 2001         	movne	r0, #0x1
700a7ee0: 9001         	str	r0, [sp, #0x4]
700a7ee2: e7ff         	b	0x700a7ee4 <UART_procLineStatusErr+0x94> @ imm = #-0x2
700a7ee4: 9801         	ldr	r0, [sp, #0x4]
700a7ee6: 07c0         	lsls	r0, r0, #0x1f
700a7ee8: 2800         	cmp	r0, #0x0
700a7eea: d1df         	bne	0x700a7eac <UART_procLineStatusErr+0x5c> @ imm = #-0x42
700a7eec: e7ff         	b	0x700a7eee <UART_procLineStatusErr+0x9e> @ imm = #-0x2
700a7eee: 9805         	ldr	r0, [sp, #0x14]
700a7ef0: 6800         	ldr	r0, [r0]
700a7ef2: 2105         	movs	r1, #0x5
700a7ef4: f003 f9d4    	bl	0x700ab2a0 <UART_intrDisable> @ imm = #0x33a8
700a7ef8: 9905         	ldr	r1, [sp, #0x14]
700a7efa: 6948         	ldr	r0, [r1, #0x14]
700a7efc: 698a         	ldr	r2, [r1, #0x18]
700a7efe: 1a80         	subs	r0, r0, r2
700a7f00: 6148         	str	r0, [r1, #0x14]
700a7f02: 9805         	ldr	r0, [sp, #0x14]
700a7f04: 6a80         	ldr	r0, [r0, #0x28]
700a7f06: b3a8         	cbz	r0, 0x700a7f74 <UART_procLineStatusErr+0x124> @ imm = #0x6a
700a7f08: e7ff         	b	0x700a7f0a <UART_procLineStatusErr+0xba> @ imm = #-0x2
700a7f0a: f89d 000c    	ldrb.w	r0, [sp, #0xc]
700a7f0e: 06c0         	lsls	r0, r0, #0x1b
700a7f10: 2800         	cmp	r0, #0x0
700a7f12: d508         	bpl	0x700a7f26 <UART_procLineStatusErr+0xd6> @ imm = #0x10
700a7f14: e7ff         	b	0x700a7f16 <UART_procLineStatusErr+0xc6> @ imm = #-0x2
700a7f16: 9905         	ldr	r1, [sp, #0x14]
700a7f18: 2002         	movs	r0, #0x2
700a7f1a: 6348         	str	r0, [r1, #0x34]
700a7f1c: 9905         	ldr	r1, [sp, #0x14]
700a7f1e: 6a48         	ldr	r0, [r1, #0x24]
700a7f20: 3001         	adds	r0, #0x1
700a7f22: 6248         	str	r0, [r1, #0x24]
700a7f24: e025         	b	0x700a7f72 <UART_procLineStatusErr+0x122> @ imm = #0x4a
700a7f26: f89d 000c    	ldrb.w	r0, [sp, #0xc]
700a7f2a: 0700         	lsls	r0, r0, #0x1c
700a7f2c: 2800         	cmp	r0, #0x0
700a7f2e: d508         	bpl	0x700a7f42 <UART_procLineStatusErr+0xf2> @ imm = #0x10
700a7f30: e7ff         	b	0x700a7f32 <UART_procLineStatusErr+0xe2> @ imm = #-0x2
700a7f32: 9905         	ldr	r1, [sp, #0x14]
700a7f34: 2003         	movs	r0, #0x3
700a7f36: 6348         	str	r0, [r1, #0x34]
700a7f38: 9905         	ldr	r1, [sp, #0x14]
700a7f3a: 6a48         	ldr	r0, [r1, #0x24]
700a7f3c: 3001         	adds	r0, #0x1
700a7f3e: 6248         	str	r0, [r1, #0x24]
700a7f40: e016         	b	0x700a7f70 <UART_procLineStatusErr+0x120> @ imm = #0x2c
700a7f42: f89d 000c    	ldrb.w	r0, [sp, #0xc]
700a7f46: 0740         	lsls	r0, r0, #0x1d
700a7f48: 2800         	cmp	r0, #0x0
700a7f4a: d508         	bpl	0x700a7f5e <UART_procLineStatusErr+0x10e> @ imm = #0x10
700a7f4c: e7ff         	b	0x700a7f4e <UART_procLineStatusErr+0xfe> @ imm = #-0x2
700a7f4e: 9905         	ldr	r1, [sp, #0x14]
700a7f50: 2004         	movs	r0, #0x4
700a7f52: 6348         	str	r0, [r1, #0x34]
700a7f54: 9905         	ldr	r1, [sp, #0x14]
700a7f56: 6a48         	ldr	r0, [r1, #0x24]
700a7f58: 3001         	adds	r0, #0x1
700a7f5a: 6248         	str	r0, [r1, #0x24]
700a7f5c: e007         	b	0x700a7f6e <UART_procLineStatusErr+0x11e> @ imm = #0xe
700a7f5e: 9905         	ldr	r1, [sp, #0x14]
700a7f60: 2005         	movs	r0, #0x5
700a7f62: 6348         	str	r0, [r1, #0x34]
700a7f64: 9905         	ldr	r1, [sp, #0x14]
700a7f66: 6a48         	ldr	r0, [r1, #0x24]
700a7f68: 3001         	adds	r0, #0x1
700a7f6a: 6248         	str	r0, [r1, #0x24]
700a7f6c: e7ff         	b	0x700a7f6e <UART_procLineStatusErr+0x11e> @ imm = #-0x2
700a7f6e: e7ff         	b	0x700a7f70 <UART_procLineStatusErr+0x120> @ imm = #-0x2
700a7f70: e7ff         	b	0x700a7f72 <UART_procLineStatusErr+0x122> @ imm = #-0x2
700a7f72: e7ff         	b	0x700a7f74 <UART_procLineStatusErr+0x124> @ imm = #-0x2
700a7f74: 9805         	ldr	r0, [sp, #0x14]
700a7f76: 6841         	ldr	r1, [r0, #0x4]
700a7f78: 6e49         	ldr	r1, [r1, #0x64]
700a7f7a: 4788         	blx	r1
700a7f7c: 9805         	ldr	r0, [sp, #0x14]
700a7f7e: 3028         	adds	r0, #0x28
700a7f80: f00b fa96    	bl	0x700b34b0 <UART_lld_Transaction_deInit> @ imm = #0xb52c
700a7f84: e7ff         	b	0x700a7f86 <UART_procLineStatusErr+0x136> @ imm = #-0x2
700a7f86: e7ff         	b	0x700a7f88 <UART_procLineStatusErr+0x138> @ imm = #-0x2
700a7f88: 9804         	ldr	r0, [sp, #0x10]
700a7f8a: b006         	add	sp, #0x18
700a7f8c: bd80         	pop	{r7, pc}
700a7f8e: 0000         	movs	r0, r0

700a7f90 <ClockP_init>:
700a7f90: b580         	push	{r7, lr}
700a7f92: b094         	sub	sp, #0x50
700a7f94: f646 00d8    	movw	r0, #0x68d8
700a7f98: f2c7 000b    	movt	r0, #0x700b
700a7f9c: 9005         	str	r0, [sp, #0x14]
700a7f9e: 68c0         	ldr	r0, [r0, #0xc]
700a7fa0: 2800         	cmp	r0, #0x0
700a7fa2: bf18         	it	ne
700a7fa4: 2001         	movne	r0, #0x1
700a7fa6: f645 4123    	movw	r1, #0x5c23
700a7faa: f2c7 010b    	movt	r1, #0x700b
700a7fae: 466a         	mov	r2, sp
700a7fb0: 6011         	str	r1, [r2]
700a7fb2: f645 019e    	movw	r1, #0x589e
700a7fb6: f2c7 010b    	movt	r1, #0x700b
700a7fba: 9101         	str	r1, [sp, #0x4]
700a7fbc: f246 1220    	movw	r2, #0x6120
700a7fc0: f2c7 020b    	movt	r2, #0x700b
700a7fc4: 9202         	str	r2, [sp, #0x8]
700a7fc6: 2334         	movs	r3, #0x34
700a7fc8: f007 f9ba    	bl	0x700af340 <_DebugP_assert> @ imm = #0x7374
700a7fcc: 9901         	ldr	r1, [sp, #0x4]
700a7fce: 9a02         	ldr	r2, [sp, #0x8]
700a7fd0: 9805         	ldr	r0, [sp, #0x14]
700a7fd2: 6880         	ldr	r0, [r0, #0x8]
700a7fd4: 2800         	cmp	r0, #0x0
700a7fd6: bf18         	it	ne
700a7fd8: 2001         	movne	r0, #0x1
700a7fda: f645 4394    	movw	r3, #0x5c94
700a7fde: f2c7 030b    	movt	r3, #0x700b
700a7fe2: 46ec         	mov	r12, sp
700a7fe4: f8cc 3000    	str.w	r3, [r12]
700a7fe8: 2335         	movs	r3, #0x35
700a7fea: f007 f9a9    	bl	0x700af340 <_DebugP_assert> @ imm = #0x7352
700a7fee: 9901         	ldr	r1, [sp, #0x4]
700a7ff0: 9a02         	ldr	r2, [sp, #0x8]
700a7ff2: 9805         	ldr	r0, [sp, #0x14]
700a7ff4: 6900         	ldr	r0, [r0, #0x10]
700a7ff6: 2800         	cmp	r0, #0x0
700a7ff8: bf18         	it	ne
700a7ffa: 2001         	movne	r0, #0x1
700a7ffc: f645 537b    	movw	r3, #0x5d7b
700a8000: f2c7 030b    	movt	r3, #0x700b
700a8004: 46ec         	mov	r12, sp
700a8006: f8cc 3000    	str.w	r3, [r12]
700a800a: 2336         	movs	r3, #0x36
700a800c: f007 f998    	bl	0x700af340 <_DebugP_assert> @ imm = #0x7330
700a8010: 9901         	ldr	r1, [sp, #0x4]
700a8012: 9a02         	ldr	r2, [sp, #0x8]
700a8014: 9805         	ldr	r0, [sp, #0x14]
700a8016: 6800         	ldr	r0, [r0]
700a8018: 2800         	cmp	r0, #0x0
700a801a: bf18         	it	ne
700a801c: 2001         	movne	r0, #0x1
700a801e: f645 43d9    	movw	r3, #0x5cd9
700a8022: f2c7 030b    	movt	r3, #0x700b
700a8026: 46ec         	mov	r12, sp
700a8028: f8cc 3000    	str.w	r3, [r12]
700a802c: 2337         	movs	r3, #0x37
700a802e: f007 f987    	bl	0x700af340 <_DebugP_assert> @ imm = #0x730e
700a8032: 9805         	ldr	r0, [sp, #0x14]
700a8034: f64a 01f0    	movw	r1, #0xa8f0
700a8038: f2c7 0108    	movt	r1, #0x7008
700a803c: 9107         	str	r1, [sp, #0x1c]
700a803e: 2200         	movs	r2, #0x0
700a8040: 9204         	str	r2, [sp, #0x10]
700a8042: 604a         	str	r2, [r1, #0x4]
700a8044: 600a         	str	r2, [r1]
700a8046: 6902         	ldr	r2, [r0, #0x10]
700a8048: 608a         	str	r2, [r1, #0x8]
700a804a: 6800         	ldr	r0, [r0]
700a804c: 62c8         	str	r0, [r1, #0x2c]
700a804e: a80d         	add	r0, sp, #0x34
700a8050: 9003         	str	r0, [sp, #0xc]
700a8052: f00a fba5    	bl	0x700b27a0 <TimerP_Params_init> @ imm = #0xa74a
700a8056: 9903         	ldr	r1, [sp, #0xc]
700a8058: 9a04         	ldr	r2, [sp, #0x10]
700a805a: 9b05         	ldr	r3, [sp, #0x14]
700a805c: 9807         	ldr	r0, [sp, #0x1c]
700a805e: f8d3 c00c    	ldr.w	r12, [r3, #0xc]
700a8062: f8cd c034    	str.w	r12, [sp, #0x34]
700a8066: f8d3 c008    	ldr.w	r12, [r3, #0x8]
700a806a: f8cd c038    	str.w	r12, [sp, #0x38]
700a806e: 691b         	ldr	r3, [r3, #0x10]
700a8070: 930f         	str	r3, [sp, #0x3c]
700a8072: 9211         	str	r2, [sp, #0x44]
700a8074: 2201         	movs	r2, #0x1
700a8076: 9212         	str	r2, [sp, #0x48]
700a8078: 6ac0         	ldr	r0, [r0, #0x2c]
700a807a: f7fa fd79    	bl	0x700a2b70 <TimerP_setup> @ imm = #-0x550e
700a807e: 9807         	ldr	r0, [sp, #0x1c]
700a8080: 6ac0         	ldr	r0, [r0, #0x2c]
700a8082: f00b fc6d    	bl	0x700b3960 <TimerP_getReloadCount> @ imm = #0xb8da
700a8086: 9907         	ldr	r1, [sp, #0x1c]
700a8088: 6308         	str	r0, [r1, #0x30]
700a808a: a808         	add	r0, sp, #0x20
700a808c: 9006         	str	r0, [sp, #0x18]
700a808e: f00b fedf    	bl	0x700b3e50 <HwiP_Params_init> @ imm = #0xbdbe
700a8092: 9b04         	ldr	r3, [sp, #0x10]
700a8094: 9a05         	ldr	r2, [sp, #0x14]
700a8096: 9906         	ldr	r1, [sp, #0x18]
700a8098: 9807         	ldr	r0, [sp, #0x1c]
700a809a: f8d2 c004    	ldr.w	r12, [r2, #0x4]
700a809e: f8cd c020    	str.w	r12, [sp, #0x20]
700a80a2: f642 0c61    	movw	r12, #0x2861
700a80a6: f2c7 0c0b    	movt	r12, #0x700b
700a80aa: f8cd c024    	str.w	r12, [sp, #0x24]
700a80ae: f88d 3030    	strb.w	r3, [sp, #0x30]
700a80b2: 7d12         	ldrb	r2, [r2, #0x14]
700a80b4: f88d 202e    	strb.w	r2, [sp, #0x2e]
700a80b8: 300c         	adds	r0, #0xc
700a80ba: f00b fee1    	bl	0x700b3e80 <HwiP_construct> @ imm = #0xbdc2
700a80be: 9807         	ldr	r0, [sp, #0x1c]
700a80c0: 6ac0         	ldr	r0, [r0, #0x2c]
700a80c2: f00b fae5    	bl	0x700b3690 <TimerP_start> @ imm = #0xb5ca
700a80c6: b014         	add	sp, #0x50
700a80c8: bd80         	pop	{r7, pc}
700a80ca: 0000         	movs	r0, r0
700a80cc: 0000         	movs	r0, r0
700a80ce: 0000         	movs	r0, r0

700a80d0 <_ntoa_long_long>:
700a80d0: e92d 41f0    	push.w	{r4, r5, r6, r7, r8, lr}
700a80d4: b09e         	sub	sp, #0x78
700a80d6: 469e         	mov	lr, r3
700a80d8: 4614         	mov	r4, r2
700a80da: 460d         	mov	r5, r1
700a80dc: 4606         	mov	r6, r0
700a80de: 9929         	ldr	r1, [sp, #0xa4]
700a80e0: 9828         	ldr	r0, [sp, #0xa0]
700a80e2: f8dd c094    	ldr.w	r12, [sp, #0x94]
700a80e6: 9b24         	ldr	r3, [sp, #0x90]
700a80e8: 9a2c         	ldr	r2, [sp, #0xb0]
700a80ea: 9a2b         	ldr	r2, [sp, #0xac]
700a80ec: 9a2a         	ldr	r2, [sp, #0xa8]
700a80ee: 9a26         	ldr	r2, [sp, #0x98]
700a80f0: 961d         	str	r6, [sp, #0x74]
700a80f2: 951c         	str	r5, [sp, #0x70]
700a80f4: 941b         	str	r4, [sp, #0x6c]
700a80f6: f8cd e068    	str.w	lr, [sp, #0x68]
700a80fa: f8cd c064    	str.w	r12, [sp, #0x64]
700a80fe: 9318         	str	r3, [sp, #0x60]
700a8100: f88d 205f    	strb.w	r2, [sp, #0x5f]
700a8104: 9115         	str	r1, [sp, #0x54]
700a8106: 9014         	str	r0, [sp, #0x50]
700a8108: 2000         	movs	r0, #0x0
700a810a: 900b         	str	r0, [sp, #0x2c]
700a810c: 9818         	ldr	r0, [sp, #0x60]
700a810e: 9919         	ldr	r1, [sp, #0x64]
700a8110: 4308         	orrs	r0, r1
700a8112: b928         	cbnz	r0, 0x700a8120 <_ntoa_long_long+0x50> @ imm = #0xa
700a8114: e7ff         	b	0x700a8116 <_ntoa_long_long+0x46> @ imm = #-0x2
700a8116: 982c         	ldr	r0, [sp, #0xb0]
700a8118: f020 0010    	bic	r0, r0, #0x10
700a811c: 902c         	str	r0, [sp, #0xb0]
700a811e: e7ff         	b	0x700a8120 <_ntoa_long_long+0x50> @ imm = #-0x2
700a8120: f89d 00b1    	ldrb.w	r0, [sp, #0xb1]
700a8124: 0740         	lsls	r0, r0, #0x1d
700a8126: 2800         	cmp	r0, #0x0
700a8128: d506         	bpl	0x700a8138 <_ntoa_long_long+0x68> @ imm = #0xc
700a812a: e7ff         	b	0x700a812c <_ntoa_long_long+0x5c> @ imm = #-0x2
700a812c: 9818         	ldr	r0, [sp, #0x60]
700a812e: 9919         	ldr	r1, [sp, #0x64]
700a8130: 4308         	orrs	r0, r1
700a8132: 2800         	cmp	r0, #0x0
700a8134: d043         	beq	0x700a81be <_ntoa_long_long+0xee> @ imm = #0x86
700a8136: e7ff         	b	0x700a8138 <_ntoa_long_long+0x68> @ imm = #-0x2
700a8138: e7ff         	b	0x700a813a <_ntoa_long_long+0x6a> @ imm = #-0x2
700a813a: 9818         	ldr	r0, [sp, #0x60]
700a813c: 9919         	ldr	r1, [sp, #0x64]
700a813e: 9a14         	ldr	r2, [sp, #0x50]
700a8140: 9b15         	ldr	r3, [sp, #0x54]
700a8142: f00b e828    	blx	0x700b3194 <__aeabi_uldivmod> @ imm = #0xb050
700a8146: f88d 202b    	strb.w	r2, [sp, #0x2b]
700a814a: f89d 002b    	ldrb.w	r0, [sp, #0x2b]
700a814e: 2809         	cmp	r0, #0x9
700a8150: dc05         	bgt	0x700a815e <_ntoa_long_long+0x8e> @ imm = #0xa
700a8152: e7ff         	b	0x700a8154 <_ntoa_long_long+0x84> @ imm = #-0x2
700a8154: f89d 002b    	ldrb.w	r0, [sp, #0x2b]
700a8158: 3030         	adds	r0, #0x30
700a815a: 9009         	str	r0, [sp, #0x24]
700a815c: e00c         	b	0x700a8178 <_ntoa_long_long+0xa8> @ imm = #0x18
700a815e: f89d 00b0    	ldrb.w	r0, [sp, #0xb0]
700a8162: 0681         	lsls	r1, r0, #0x1a
700a8164: 2061         	movs	r0, #0x61
700a8166: 2900         	cmp	r1, #0x0
700a8168: bf48         	it	mi
700a816a: 2041         	movmi	r0, #0x41
700a816c: f89d 102b    	ldrb.w	r1, [sp, #0x2b]
700a8170: 4408         	add	r0, r1
700a8172: 380a         	subs	r0, #0xa
700a8174: 9009         	str	r0, [sp, #0x24]
700a8176: e7ff         	b	0x700a8178 <_ntoa_long_long+0xa8> @ imm = #-0x2
700a8178: 9809         	ldr	r0, [sp, #0x24]
700a817a: 9a0b         	ldr	r2, [sp, #0x2c]
700a817c: 1c51         	adds	r1, r2, #0x1
700a817e: 910b         	str	r1, [sp, #0x2c]
700a8180: a90c         	add	r1, sp, #0x30
700a8182: 5488         	strb	r0, [r1, r2]
700a8184: 9a14         	ldr	r2, [sp, #0x50]
700a8186: 9b15         	ldr	r3, [sp, #0x54]
700a8188: 9818         	ldr	r0, [sp, #0x60]
700a818a: 9919         	ldr	r1, [sp, #0x64]
700a818c: f00b e802    	blx	0x700b3194 <__aeabi_uldivmod> @ imm = #0xb004
700a8190: 9119         	str	r1, [sp, #0x64]
700a8192: 9018         	str	r0, [sp, #0x60]
700a8194: e7ff         	b	0x700a8196 <_ntoa_long_long+0xc6> @ imm = #-0x2
700a8196: 9818         	ldr	r0, [sp, #0x60]
700a8198: 9919         	ldr	r1, [sp, #0x64]
700a819a: 4301         	orrs	r1, r0
700a819c: 2000         	movs	r0, #0x0
700a819e: 9008         	str	r0, [sp, #0x20]
700a81a0: b139         	cbz	r1, 0x700a81b2 <_ntoa_long_long+0xe2> @ imm = #0xe
700a81a2: e7ff         	b	0x700a81a4 <_ntoa_long_long+0xd4> @ imm = #-0x2
700a81a4: 990b         	ldr	r1, [sp, #0x2c]
700a81a6: 2000         	movs	r0, #0x0
700a81a8: 2920         	cmp	r1, #0x20
700a81aa: bf38         	it	lo
700a81ac: 2001         	movlo	r0, #0x1
700a81ae: 9008         	str	r0, [sp, #0x20]
700a81b0: e7ff         	b	0x700a81b2 <_ntoa_long_long+0xe2> @ imm = #-0x2
700a81b2: 9808         	ldr	r0, [sp, #0x20]
700a81b4: 07c0         	lsls	r0, r0, #0x1f
700a81b6: 2800         	cmp	r0, #0x0
700a81b8: d1bf         	bne	0x700a813a <_ntoa_long_long+0x6a> @ imm = #-0x82
700a81ba: e7ff         	b	0x700a81bc <_ntoa_long_long+0xec> @ imm = #-0x2
700a81bc: e7ff         	b	0x700a81be <_ntoa_long_long+0xee> @ imm = #-0x2
700a81be: 981d         	ldr	r0, [sp, #0x74]
700a81c0: 991c         	ldr	r1, [sp, #0x70]
700a81c2: 9a1b         	ldr	r2, [sp, #0x6c]
700a81c4: 9b1a         	ldr	r3, [sp, #0x68]
700a81c6: f8dd c02c    	ldr.w	r12, [sp, #0x2c]
700a81ca: 9d14         	ldr	r5, [sp, #0x50]
700a81cc: 9e2a         	ldr	r6, [sp, #0xa8]
700a81ce: 9f2b         	ldr	r7, [sp, #0xac]
700a81d0: f8dd 80b0    	ldr.w	r8, [sp, #0xb0]
700a81d4: f89d 405f    	ldrb.w	r4, [sp, #0x5f]
700a81d8: 46ee         	mov	lr, sp
700a81da: f8ce 8018    	str.w	r8, [lr, #0x18]
700a81de: f8ce 7014    	str.w	r7, [lr, #0x14]
700a81e2: f8ce 6010    	str.w	r6, [lr, #0x10]
700a81e6: f8ce 500c    	str.w	r5, [lr, #0xc]
700a81ea: f004 0401    	and	r4, r4, #0x1
700a81ee: f8ce 4008    	str.w	r4, [lr, #0x8]
700a81f2: f8ce c004    	str.w	r12, [lr, #0x4]
700a81f6: f10d 0c30    	add.w	r12, sp, #0x30
700a81fa: f8ce c000    	str.w	r12, [lr]
700a81fe: f7fb fbd7    	bl	0x700a39b0 <_ntoa_format> @ imm = #-0x4852
700a8202: b01e         	add	sp, #0x78
700a8204: e8bd 81f0    	pop.w	{r4, r5, r6, r7, r8, pc}
		...

700a8210 <Sciclient_rmIrqVintDelete>:
700a8210: b580         	push	{r7, lr}
700a8212: b08c         	sub	sp, #0x30
700a8214: 900b         	str	r0, [sp, #0x2c]
700a8216: 2000         	movs	r0, #0x0
700a8218: 900a         	str	r0, [sp, #0x28]
700a821a: f88d 0026    	strb.w	r0, [sp, #0x26]
700a821e: f88d 0025    	strb.w	r0, [sp, #0x25]
700a8222: 9008         	str	r0, [sp, #0x20]
700a8224: 980a         	ldr	r0, [sp, #0x28]
700a8226: b948         	cbnz	r0, 0x700a823c <Sciclient_rmIrqVintDelete+0x2c> @ imm = #0x12
700a8228: e7ff         	b	0x700a822a <Sciclient_rmIrqVintDelete+0x1a> @ imm = #-0x2
700a822a: 990b         	ldr	r1, [sp, #0x2c]
700a822c: 8a08         	ldrh	r0, [r1, #0x10]
700a822e: 8a49         	ldrh	r1, [r1, #0x12]
700a8230: f10d 0227    	add.w	r2, sp, #0x27
700a8234: f007 fd14    	bl	0x700afc60 <Sciclient_rmIaVintGetInfo> @ imm = #0x7a28
700a8238: 900a         	str	r0, [sp, #0x28]
700a823a: e7ff         	b	0x700a823c <Sciclient_rmIrqVintDelete+0x2c> @ imm = #-0x2
700a823c: 980a         	ldr	r0, [sp, #0x28]
700a823e: b9e8         	cbnz	r0, 0x700a827c <Sciclient_rmIrqVintDelete+0x6c> @ imm = #0x3a
700a8240: e7ff         	b	0x700a8242 <Sciclient_rmIrqVintDelete+0x32> @ imm = #-0x2
700a8242: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700a8246: b920         	cbnz	r0, 0x700a8252 <Sciclient_rmIrqVintDelete+0x42> @ imm = #0x8
700a8248: e7ff         	b	0x700a824a <Sciclient_rmIrqVintDelete+0x3a> @ imm = #-0x2
700a824a: f06f 0001    	mvn	r0, #0x1
700a824e: 900a         	str	r0, [sp, #0x28]
700a8250: e013         	b	0x700a827a <Sciclient_rmIrqVintDelete+0x6a> @ imm = #0x26
700a8252: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700a8256: 2801         	cmp	r0, #0x1
700a8258: d806         	bhi	0x700a8268 <Sciclient_rmIrqVintDelete+0x58> @ imm = #0xc
700a825a: e7ff         	b	0x700a825c <Sciclient_rmIrqVintDelete+0x4c> @ imm = #-0x2
700a825c: 980b         	ldr	r0, [sp, #0x2c]
700a825e: 6800         	ldr	r0, [r0]
700a8260: f007 fe86    	bl	0x700aff70 <Sciclient_rmIrqCfgIsEventToVintMappingOnly> @ imm = #0x7d0c
700a8264: b120         	cbz	r0, 0x700a8270 <Sciclient_rmIrqVintDelete+0x60> @ imm = #0x8
700a8266: e7ff         	b	0x700a8268 <Sciclient_rmIrqVintDelete+0x58> @ imm = #-0x2
700a8268: 2001         	movs	r0, #0x1
700a826a: f88d 0026    	strb.w	r0, [sp, #0x26]
700a826e: e003         	b	0x700a8278 <Sciclient_rmIrqVintDelete+0x68> @ imm = #0x6
700a8270: 2001         	movs	r0, #0x1
700a8272: f88d 0025    	strb.w	r0, [sp, #0x25]
700a8276: e7ff         	b	0x700a8278 <Sciclient_rmIrqVintDelete+0x68> @ imm = #-0x2
700a8278: e7ff         	b	0x700a827a <Sciclient_rmIrqVintDelete+0x6a> @ imm = #-0x2
700a827a: e7ff         	b	0x700a827c <Sciclient_rmIrqVintDelete+0x6c> @ imm = #-0x2
700a827c: f89d 0026    	ldrb.w	r0, [sp, #0x26]
700a8280: 07c0         	lsls	r0, r0, #0x1f
700a8282: 2800         	cmp	r0, #0x0
700a8284: d049         	beq	0x700a831a <Sciclient_rmIrqVintDelete+0x10a> @ imm = #0x92
700a8286: e7ff         	b	0x700a8288 <Sciclient_rmIrqVintDelete+0x78> @ imm = #-0x2
700a8288: 203c         	movs	r0, #0x3c
700a828a: f2c8 0000    	movt	r0, #0x8000
700a828e: 9003         	str	r0, [sp, #0xc]
700a8290: 980b         	ldr	r0, [sp, #0x2c]
700a8292: 7900         	ldrb	r0, [r0, #0x4]
700a8294: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a8298: 980b         	ldr	r0, [sp, #0x2c]
700a829a: 88c0         	ldrh	r0, [r0, #0x6]
700a829c: f8ad 0010    	strh.w	r0, [sp, #0x10]
700a82a0: 980b         	ldr	r0, [sp, #0x2c]
700a82a2: 8900         	ldrh	r0, [r0, #0x8]
700a82a4: f8ad 0012    	strh.w	r0, [sp, #0x12]
700a82a8: 980b         	ldr	r0, [sp, #0x2c]
700a82aa: 8a00         	ldrh	r0, [r0, #0x10]
700a82ac: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a82b0: 980b         	ldr	r0, [sp, #0x2c]
700a82b2: 8a40         	ldrh	r0, [r0, #0x12]
700a82b4: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a82b8: 980b         	ldr	r0, [sp, #0x2c]
700a82ba: 89c0         	ldrh	r0, [r0, #0xe]
700a82bc: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a82c0: 980b         	ldr	r0, [sp, #0x2c]
700a82c2: 7d00         	ldrb	r0, [r0, #0x14]
700a82c4: f88d 001e    	strb.w	r0, [sp, #0x1e]
700a82c8: a801         	add	r0, sp, #0x4
700a82ca: f04f 31ff    	mov.w	r1, #0xffffffff
700a82ce: f008 ff77    	bl	0x700b11c0 <Sciclient_rmIrqReleaseRaw> @ imm = #0x8eee
700a82d2: 900a         	str	r0, [sp, #0x28]
700a82d4: 980a         	ldr	r0, [sp, #0x28]
700a82d6: b9f8         	cbnz	r0, 0x700a8318 <Sciclient_rmIrqVintDelete+0x108> @ imm = #0x3e
700a82d8: e7ff         	b	0x700a82da <Sciclient_rmIrqVintDelete+0xca> @ imm = #-0x2
700a82da: 980b         	ldr	r0, [sp, #0x2c]
700a82dc: 8a00         	ldrh	r0, [r0, #0x10]
700a82de: f008 fc47    	bl	0x700b0b70 <Sciclient_rmIaGetInst> @ imm = #0x888e
700a82e2: 9008         	str	r0, [sp, #0x20]
700a82e4: 9808         	ldr	r0, [sp, #0x20]
700a82e6: b1b0         	cbz	r0, 0x700a8316 <Sciclient_rmIrqVintDelete+0x106> @ imm = #0x2c
700a82e8: e7ff         	b	0x700a82ea <Sciclient_rmIrqVintDelete+0xda> @ imm = #-0x2
700a82ea: 9808         	ldr	r0, [sp, #0x20]
700a82ec: 6901         	ldr	r1, [r0, #0x10]
700a82ee: 980b         	ldr	r0, [sp, #0x2c]
700a82f0: 8a42         	ldrh	r2, [r0, #0x12]
700a82f2: 5c88         	ldrb	r0, [r1, r2]
700a82f4: 3801         	subs	r0, #0x1
700a82f6: 5488         	strb	r0, [r1, r2]
700a82f8: 9a08         	ldr	r2, [sp, #0x20]
700a82fa: 8a90         	ldrh	r0, [r2, #0x14]
700a82fc: 990b         	ldr	r1, [sp, #0x2c]
700a82fe: 89c9         	ldrh	r1, [r1, #0xe]
700a8300: 8912         	ldrh	r2, [r2, #0x8]
700a8302: 1a89         	subs	r1, r1, r2
700a8304: 4288         	cmp	r0, r1
700a8306: d105         	bne	0x700a8314 <Sciclient_rmIrqVintDelete+0x104> @ imm = #0xa
700a8308: e7ff         	b	0x700a830a <Sciclient_rmIrqVintDelete+0xfa> @ imm = #-0x2
700a830a: 9908         	ldr	r1, [sp, #0x20]
700a830c: f64f 70ff    	movw	r0, #0xffff
700a8310: 8288         	strh	r0, [r1, #0x14]
700a8312: e7ff         	b	0x700a8314 <Sciclient_rmIrqVintDelete+0x104> @ imm = #-0x2
700a8314: e7ff         	b	0x700a8316 <Sciclient_rmIrqVintDelete+0x106> @ imm = #-0x2
700a8316: e7ff         	b	0x700a8318 <Sciclient_rmIrqVintDelete+0x108> @ imm = #-0x2
700a8318: e7ff         	b	0x700a831a <Sciclient_rmIrqVintDelete+0x10a> @ imm = #-0x2
700a831a: f89d 0025    	ldrb.w	r0, [sp, #0x25]
700a831e: 07c0         	lsls	r0, r0, #0x1f
700a8320: b170         	cbz	r0, 0x700a8340 <Sciclient_rmIrqVintDelete+0x130> @ imm = #0x1c
700a8322: e7ff         	b	0x700a8324 <Sciclient_rmIrqVintDelete+0x114> @ imm = #-0x2
700a8324: 980b         	ldr	r0, [sp, #0x2c]
700a8326: f7f9 fb83    	bl	0x700a1a30 <Sciclient_rmIrqGetRoute> @ imm = #-0x68fa
700a832a: 900a         	str	r0, [sp, #0x28]
700a832c: 980a         	ldr	r0, [sp, #0x28]
700a832e: b930         	cbnz	r0, 0x700a833e <Sciclient_rmIrqVintDelete+0x12e> @ imm = #0xc
700a8330: e7ff         	b	0x700a8332 <Sciclient_rmIrqVintDelete+0x122> @ imm = #-0x2
700a8332: 980b         	ldr	r0, [sp, #0x2c]
700a8334: 2101         	movs	r1, #0x1
700a8336: f7fd fc93    	bl	0x700a5c60 <Sciclient_rmIrqDeleteRoute> @ imm = #-0x26da
700a833a: 900a         	str	r0, [sp, #0x28]
700a833c: e7ff         	b	0x700a833e <Sciclient_rmIrqVintDelete+0x12e> @ imm = #-0x2
700a833e: e7ff         	b	0x700a8340 <Sciclient_rmIrqVintDelete+0x130> @ imm = #-0x2
700a8340: 980a         	ldr	r0, [sp, #0x28]
700a8342: b00c         	add	sp, #0x30
700a8344: bd80         	pop	{r7, pc}
		...
700a834e: 0000         	movs	r0, r0

700a8350 <UART_writePolling>:
700a8350: b580         	push	{r7, lr}
700a8352: b08c         	sub	sp, #0x30
700a8354: 900b         	str	r0, [sp, #0x2c]
700a8356: 910a         	str	r1, [sp, #0x28]
700a8358: 2000         	movs	r0, #0x0
700a835a: 9007         	str	r0, [sp, #0x1c]
700a835c: 9006         	str	r0, [sp, #0x18]
700a835e: 990b         	ldr	r1, [sp, #0x2c]
700a8360: 6809         	ldr	r1, [r1]
700a8362: 9105         	str	r1, [sp, #0x14]
700a8364: 9004         	str	r0, [sp, #0x10]
700a8366: 980b         	ldr	r0, [sp, #0x2c]
700a8368: 6840         	ldr	r0, [r0, #0x4]
700a836a: 9003         	str	r0, [sp, #0xc]
700a836c: 980a         	ldr	r0, [sp, #0x28]
700a836e: 6840         	ldr	r0, [r0, #0x4]
700a8370: 990b         	ldr	r1, [sp, #0x2c]
700a8372: 6108         	str	r0, [r1, #0x10]
700a8374: 9803         	ldr	r0, [sp, #0xc]
700a8376: 6d40         	ldr	r0, [r0, #0x54]
700a8378: 4780         	blx	r0
700a837a: 9009         	str	r0, [sp, #0x24]
700a837c: e7ff         	b	0x700a837e <UART_writePolling+0x2e> @ imm = #-0x2
700a837e: 9906         	ldr	r1, [sp, #0x18]
700a8380: 2000         	movs	r0, #0x0
700a8382: 9002         	str	r0, [sp, #0x8]
700a8384: b939         	cbnz	r1, 0x700a8396 <UART_writePolling+0x46> @ imm = #0xe
700a8386: e7ff         	b	0x700a8388 <UART_writePolling+0x38> @ imm = #-0x2
700a8388: 980b         	ldr	r0, [sp, #0x2c]
700a838a: 6900         	ldr	r0, [r0, #0x10]
700a838c: 2800         	cmp	r0, #0x0
700a838e: bf18         	it	ne
700a8390: 2001         	movne	r0, #0x1
700a8392: 9002         	str	r0, [sp, #0x8]
700a8394: e7ff         	b	0x700a8396 <UART_writePolling+0x46> @ imm = #-0x2
700a8396: 9802         	ldr	r0, [sp, #0x8]
700a8398: 07c0         	lsls	r0, r0, #0x1f
700a839a: b198         	cbz	r0, 0x700a83c4 <UART_writePolling+0x74> @ imm = #0x26
700a839c: e7ff         	b	0x700a839e <UART_writePolling+0x4e> @ imm = #-0x2
700a839e: 980b         	ldr	r0, [sp, #0x2c]
700a83a0: f00a f97e    	bl	0x700b26a0 <UART_writeDataPolling> @ imm = #0xa2fc
700a83a4: 9803         	ldr	r0, [sp, #0xc]
700a83a6: 6d40         	ldr	r0, [r0, #0x54]
700a83a8: 4780         	blx	r0
700a83aa: 9909         	ldr	r1, [sp, #0x24]
700a83ac: 1a40         	subs	r0, r0, r1
700a83ae: 9008         	str	r0, [sp, #0x20]
700a83b0: 9808         	ldr	r0, [sp, #0x20]
700a83b2: 990a         	ldr	r1, [sp, #0x28]
700a83b4: 6889         	ldr	r1, [r1, #0x8]
700a83b6: 4288         	cmp	r0, r1
700a83b8: d303         	blo	0x700a83c2 <UART_writePolling+0x72> @ imm = #0x6
700a83ba: e7ff         	b	0x700a83bc <UART_writePolling+0x6c> @ imm = #-0x2
700a83bc: 2001         	movs	r0, #0x1
700a83be: 9006         	str	r0, [sp, #0x18]
700a83c0: e7ff         	b	0x700a83c2 <UART_writePolling+0x72> @ imm = #-0x2
700a83c2: e7dc         	b	0x700a837e <UART_writePolling+0x2e> @ imm = #-0x48
700a83c4: 980b         	ldr	r0, [sp, #0x2c]
700a83c6: 6900         	ldr	r0, [r0, #0x10]
700a83c8: 2800         	cmp	r0, #0x0
700a83ca: d149         	bne	0x700a8460 <UART_writePolling+0x110> @ imm = #0x92
700a83cc: e7ff         	b	0x700a83ce <UART_writePolling+0x7e> @ imm = #-0x2
700a83ce: e7ff         	b	0x700a83d0 <UART_writePolling+0x80> @ imm = #-0x2
700a83d0: 9805         	ldr	r0, [sp, #0x14]
700a83d2: f009 fc8d    	bl	0x700b1cf0 <UART_readLineStatus> @ imm = #0x991a
700a83d6: 9004         	str	r0, [sp, #0x10]
700a83d8: 9803         	ldr	r0, [sp, #0xc]
700a83da: 6d40         	ldr	r0, [r0, #0x54]
700a83dc: 4780         	blx	r0
700a83de: 9909         	ldr	r1, [sp, #0x24]
700a83e0: 1a40         	subs	r0, r0, r1
700a83e2: 9008         	str	r0, [sp, #0x20]
700a83e4: e7ff         	b	0x700a83e6 <UART_writePolling+0x96> @ imm = #-0x2
700a83e6: 9804         	ldr	r0, [sp, #0x10]
700a83e8: f000 0160    	and	r1, r0, #0x60
700a83ec: 2000         	movs	r0, #0x0
700a83ee: 2960         	cmp	r1, #0x60
700a83f0: 9001         	str	r0, [sp, #0x4]
700a83f2: d00d         	beq	0x700a8410 <UART_writePolling+0xc0> @ imm = #0x1a
700a83f4: e7ff         	b	0x700a83f6 <UART_writePolling+0xa6> @ imm = #-0x2
700a83f6: 9808         	ldr	r0, [sp, #0x20]
700a83f8: 990b         	ldr	r1, [sp, #0x2c]
700a83fa: 6e8a         	ldr	r2, [r1, #0x68]
700a83fc: 6ec9         	ldr	r1, [r1, #0x6c]
700a83fe: 1a80         	subs	r0, r0, r2
700a8400: f04f 0000    	mov.w	r0, #0x0
700a8404: eb70 0101    	sbcs.w	r1, r0, r1
700a8408: bf38         	it	lo
700a840a: 2001         	movlo	r0, #0x1
700a840c: 9001         	str	r0, [sp, #0x4]
700a840e: e7ff         	b	0x700a8410 <UART_writePolling+0xc0> @ imm = #-0x2
700a8410: 9801         	ldr	r0, [sp, #0x4]
700a8412: 07c0         	lsls	r0, r0, #0x1f
700a8414: 2800         	cmp	r0, #0x0
700a8416: d1db         	bne	0x700a83d0 <UART_writePolling+0x80> @ imm = #-0x4a
700a8418: e7ff         	b	0x700a841a <UART_writePolling+0xca> @ imm = #-0x2
700a841a: 9808         	ldr	r0, [sp, #0x20]
700a841c: 990b         	ldr	r1, [sp, #0x2c]
700a841e: 6e8a         	ldr	r2, [r1, #0x68]
700a8420: 6ec9         	ldr	r1, [r1, #0x6c]
700a8422: 1a80         	subs	r0, r0, r2
700a8424: f04f 0000    	mov.w	r0, #0x0
700a8428: 4188         	sbcs	r0, r1
700a842a: d30f         	blo	0x700a844c <UART_writePolling+0xfc> @ imm = #0x1e
700a842c: e7ff         	b	0x700a842e <UART_writePolling+0xde> @ imm = #-0x2
700a842e: f06f 0001    	mvn	r0, #0x1
700a8432: 9007         	str	r0, [sp, #0x1c]
700a8434: 990a         	ldr	r1, [sp, #0x28]
700a8436: 2001         	movs	r0, #0x1
700a8438: 60c8         	str	r0, [r1, #0xc]
700a843a: 980b         	ldr	r0, [sp, #0x2c]
700a843c: 68c0         	ldr	r0, [r0, #0xc]
700a843e: 990a         	ldr	r1, [sp, #0x28]
700a8440: 6048         	str	r0, [r1, #0x4]
700a8442: 980b         	ldr	r0, [sp, #0x2c]
700a8444: 303c         	adds	r0, #0x3c
700a8446: f00b f833    	bl	0x700b34b0 <UART_lld_Transaction_deInit> @ imm = #0xb066
700a844a: e008         	b	0x700a845e <UART_writePolling+0x10e> @ imm = #0x10
700a844c: 2000         	movs	r0, #0x0
700a844e: 9007         	str	r0, [sp, #0x1c]
700a8450: 990a         	ldr	r1, [sp, #0x28]
700a8452: 60c8         	str	r0, [r1, #0xc]
700a8454: 980b         	ldr	r0, [sp, #0x2c]
700a8456: 303c         	adds	r0, #0x3c
700a8458: f00b f82a    	bl	0x700b34b0 <UART_lld_Transaction_deInit> @ imm = #0xb054
700a845c: e7ff         	b	0x700a845e <UART_writePolling+0x10e> @ imm = #-0x2
700a845e: e00e         	b	0x700a847e <UART_writePolling+0x12e> @ imm = #0x1c
700a8460: f06f 0001    	mvn	r0, #0x1
700a8464: 9007         	str	r0, [sp, #0x1c]
700a8466: 990a         	ldr	r1, [sp, #0x28]
700a8468: 2001         	movs	r0, #0x1
700a846a: 60c8         	str	r0, [r1, #0xc]
700a846c: 980b         	ldr	r0, [sp, #0x2c]
700a846e: 68c0         	ldr	r0, [r0, #0xc]
700a8470: 990a         	ldr	r1, [sp, #0x28]
700a8472: 6048         	str	r0, [r1, #0x4]
700a8474: 980b         	ldr	r0, [sp, #0x2c]
700a8476: 303c         	adds	r0, #0x3c
700a8478: f00b f81a    	bl	0x700b34b0 <UART_lld_Transaction_deInit> @ imm = #0xb034
700a847c: e7ff         	b	0x700a847e <UART_writePolling+0x12e> @ imm = #-0x2
700a847e: 9807         	ldr	r0, [sp, #0x1c]
700a8480: b00c         	add	sp, #0x30
700a8482: bd80         	pop	{r7, pc}
		...

700a8490 <Sciclient_recvMessage>:
700a8490: b580         	push	{r7, lr}
700a8492: b08e         	sub	sp, #0x38
700a8494: 900d         	str	r0, [sp, #0x34]
700a8496: 910c         	str	r1, [sp, #0x30]
700a8498: 920b         	str	r2, [sp, #0x2c]
700a849a: 2000         	movs	r0, #0x0
700a849c: f88d 0023    	strb.w	r0, [sp, #0x23]
700a84a0: 990b         	ldr	r1, [sp, #0x2c]
700a84a2: ea4f 0191    	lsr.w	r1, r1, #0x2
700a84a6: 910a         	str	r1, [sp, #0x28]
700a84a8: 990b         	ldr	r1, [sp, #0x2c]
700a84aa: 9a0a         	ldr	r2, [sp, #0x28]
700a84ac: eba1 0182    	sub.w	r1, r1, r2, lsl #2
700a84b0: f88d 1023    	strb.w	r1, [sp, #0x23]
700a84b4: 9009         	str	r0, [sp, #0x24]
700a84b6: e7ff         	b	0x700a84b8 <Sciclient_recvMessage+0x28> @ imm = #-0x2
700a84b8: 9809         	ldr	r0, [sp, #0x24]
700a84ba: 990a         	ldr	r1, [sp, #0x28]
700a84bc: 4288         	cmp	r0, r1
700a84be: d22c         	bhs	0x700a851a <Sciclient_recvMessage+0x8a> @ imm = #0x58
700a84c0: e7ff         	b	0x700a84c2 <Sciclient_recvMessage+0x32> @ imm = #-0x2
700a84c2: 980d         	ldr	r0, [sp, #0x34]
700a84c4: 9909         	ldr	r1, [sp, #0x24]
700a84c6: f646 12cc    	movw	r2, #0x69cc
700a84ca: f2c7 020b    	movt	r2, #0x700b
700a84ce: 7812         	ldrb	r2, [r2]
700a84d0: 4411         	add	r1, r2
700a84d2: 3102         	adds	r1, #0x2
700a84d4: b2c9         	uxtb	r1, r1
700a84d6: f00a fb03    	bl	0x700b2ae0 <Sciclient_secProxyReadThread32> @ imm = #0xa606
700a84da: 9007         	str	r0, [sp, #0x1c]
700a84dc: a807         	add	r0, sp, #0x1c
700a84de: 9006         	str	r0, [sp, #0x18]
700a84e0: 2000         	movs	r0, #0x0
700a84e2: 9005         	str	r0, [sp, #0x14]
700a84e4: 9005         	str	r0, [sp, #0x14]
700a84e6: e7ff         	b	0x700a84e8 <Sciclient_recvMessage+0x58> @ imm = #-0x2
700a84e8: 9805         	ldr	r0, [sp, #0x14]
700a84ea: 2803         	cmp	r0, #0x3
700a84ec: d810         	bhi	0x700a8510 <Sciclient_recvMessage+0x80> @ imm = #0x20
700a84ee: e7ff         	b	0x700a84f0 <Sciclient_recvMessage+0x60> @ imm = #-0x2
700a84f0: 9806         	ldr	r0, [sp, #0x18]
700a84f2: 7800         	ldrb	r0, [r0]
700a84f4: 990c         	ldr	r1, [sp, #0x30]
700a84f6: 9a09         	ldr	r2, [sp, #0x24]
700a84f8: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a84fc: 9a05         	ldr	r2, [sp, #0x14]
700a84fe: 5488         	strb	r0, [r1, r2]
700a8500: 9806         	ldr	r0, [sp, #0x18]
700a8502: 3001         	adds	r0, #0x1
700a8504: 9006         	str	r0, [sp, #0x18]
700a8506: e7ff         	b	0x700a8508 <Sciclient_recvMessage+0x78> @ imm = #-0x2
700a8508: 9805         	ldr	r0, [sp, #0x14]
700a850a: 3001         	adds	r0, #0x1
700a850c: 9005         	str	r0, [sp, #0x14]
700a850e: e7eb         	b	0x700a84e8 <Sciclient_recvMessage+0x58> @ imm = #-0x2a
700a8510: e7ff         	b	0x700a8512 <Sciclient_recvMessage+0x82> @ imm = #-0x2
700a8512: 9809         	ldr	r0, [sp, #0x24]
700a8514: 3001         	adds	r0, #0x1
700a8516: 9009         	str	r0, [sp, #0x24]
700a8518: e7ce         	b	0x700a84b8 <Sciclient_recvMessage+0x28> @ imm = #-0x64
700a851a: f89d 0023    	ldrb.w	r0, [sp, #0x23]
700a851e: b368         	cbz	r0, 0x700a857c <Sciclient_recvMessage+0xec> @ imm = #0x5a
700a8520: e7ff         	b	0x700a8522 <Sciclient_recvMessage+0x92> @ imm = #-0x2
700a8522: 980d         	ldr	r0, [sp, #0x34]
700a8524: 9909         	ldr	r1, [sp, #0x24]
700a8526: f646 12cc    	movw	r2, #0x69cc
700a852a: f2c7 020b    	movt	r2, #0x700b
700a852e: 7812         	ldrb	r2, [r2]
700a8530: 4411         	add	r1, r2
700a8532: 3102         	adds	r1, #0x2
700a8534: b2c9         	uxtb	r1, r1
700a8536: f00a fad3    	bl	0x700b2ae0 <Sciclient_secProxyReadThread32> @ imm = #0xa5a6
700a853a: 9004         	str	r0, [sp, #0x10]
700a853c: a804         	add	r0, sp, #0x10
700a853e: 9003         	str	r0, [sp, #0xc]
700a8540: 2000         	movs	r0, #0x0
700a8542: 9002         	str	r0, [sp, #0x8]
700a8544: e7ff         	b	0x700a8546 <Sciclient_recvMessage+0xb6> @ imm = #-0x2
700a8546: 9802         	ldr	r0, [sp, #0x8]
700a8548: f89d 1023    	ldrb.w	r1, [sp, #0x23]
700a854c: 4288         	cmp	r0, r1
700a854e: d214         	bhs	0x700a857a <Sciclient_recvMessage+0xea> @ imm = #0x28
700a8550: e7ff         	b	0x700a8552 <Sciclient_recvMessage+0xc2> @ imm = #-0x2
700a8552: 980c         	ldr	r0, [sp, #0x30]
700a8554: 9001         	str	r0, [sp, #0x4]
700a8556: 9803         	ldr	r0, [sp, #0xc]
700a8558: 9902         	ldr	r1, [sp, #0x8]
700a855a: 5c40         	ldrb	r0, [r0, r1]
700a855c: f88d 0003    	strb.w	r0, [sp, #0x3]
700a8560: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700a8564: 9901         	ldr	r1, [sp, #0x4]
700a8566: 9a09         	ldr	r2, [sp, #0x24]
700a8568: eb01 0182    	add.w	r1, r1, r2, lsl #2
700a856c: 9a02         	ldr	r2, [sp, #0x8]
700a856e: 5488         	strb	r0, [r1, r2]
700a8570: e7ff         	b	0x700a8572 <Sciclient_recvMessage+0xe2> @ imm = #-0x2
700a8572: 9802         	ldr	r0, [sp, #0x8]
700a8574: 3001         	adds	r0, #0x1
700a8576: 9002         	str	r0, [sp, #0x8]
700a8578: e7e5         	b	0x700a8546 <Sciclient_recvMessage+0xb6> @ imm = #-0x36
700a857a: e7ff         	b	0x700a857c <Sciclient_recvMessage+0xec> @ imm = #-0x2
700a857c: f646 10cc    	movw	r0, #0x69cc
700a8580: f2c7 000b    	movt	r0, #0x700b
700a8584: 7801         	ldrb	r1, [r0]
700a8586: 980b         	ldr	r0, [sp, #0x2c]
700a8588: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a858c: 3008         	adds	r0, #0x8
700a858e: f646 1120    	movw	r1, #0x6920
700a8592: f2c7 010b    	movt	r1, #0x700b
700a8596: 6949         	ldr	r1, [r1, #0x14]
700a8598: 3904         	subs	r1, #0x4
700a859a: 4288         	cmp	r0, r1
700a859c: d80e         	bhi	0x700a85bc <Sciclient_recvMessage+0x12c> @ imm = #0x1c
700a859e: e7ff         	b	0x700a85a0 <Sciclient_recvMessage+0x110> @ imm = #-0x2
700a85a0: 980d         	ldr	r0, [sp, #0x34]
700a85a2: f646 1120    	movw	r1, #0x6920
700a85a6: f2c7 010b    	movt	r1, #0x700b
700a85aa: 694a         	ldr	r2, [r1, #0x14]
700a85ac: f04f 31ff    	mov.w	r1, #0xffffffff
700a85b0: eb01 0192    	add.w	r1, r1, r2, lsr #2
700a85b4: b2c9         	uxtb	r1, r1
700a85b6: f00a fa93    	bl	0x700b2ae0 <Sciclient_secProxyReadThread32> @ imm = #0xa526
700a85ba: e7ff         	b	0x700a85bc <Sciclient_recvMessage+0x12c> @ imm = #-0x2
700a85bc: b00e         	add	sp, #0x38
700a85be: bd80         	pop	{r7, pc}

700a85c0 <Udma_rmAllocIrIntr>:
700a85c0: b580         	push	{r7, lr}
700a85c2: b088         	sub	sp, #0x20
700a85c4: 9007         	str	r0, [sp, #0x1c]
700a85c6: 9106         	str	r1, [sp, #0x18]
700a85c8: 2000         	movs	r0, #0x0
700a85ca: f6cf 70ff    	movt	r0, #0xffff
700a85ce: 9001         	str	r0, [sp, #0x4]
700a85d0: 9806         	ldr	r0, [sp, #0x18]
700a85d2: f500 70ea    	add.w	r0, r0, #0x1d4
700a85d6: 9000         	str	r0, [sp]
700a85d8: 9806         	ldr	r0, [sp, #0x18]
700a85da: f500 609f    	add.w	r0, r0, #0x4f8
700a85de: f04f 31ff    	mov.w	r1, #0xffffffff
700a85e2: f008 fb25    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x864a
700a85e6: 9807         	ldr	r0, [sp, #0x1c]
700a85e8: 2101         	movs	r1, #0x1
700a85ea: f6cf 71ff    	movt	r1, #0xffff
700a85ee: 4288         	cmp	r0, r1
700a85f0: d138         	bne	0x700a8664 <Udma_rmAllocIrIntr+0xa4> @ imm = #0x70
700a85f2: e7ff         	b	0x700a85f4 <Udma_rmAllocIrIntr+0x34> @ imm = #-0x2
700a85f4: 2000         	movs	r0, #0x0
700a85f6: 9005         	str	r0, [sp, #0x14]
700a85f8: e7ff         	b	0x700a85fa <Udma_rmAllocIrIntr+0x3a> @ imm = #-0x2
700a85fa: 9805         	ldr	r0, [sp, #0x14]
700a85fc: 9900         	ldr	r1, [sp]
700a85fe: f8d1 10ec    	ldr.w	r1, [r1, #0xec]
700a8602: 4288         	cmp	r0, r1
700a8604: d22d         	bhs	0x700a8662 <Udma_rmAllocIrIntr+0xa2> @ imm = #0x5a
700a8606: e7ff         	b	0x700a8608 <Udma_rmAllocIrIntr+0x48> @ imm = #-0x2
700a8608: 9805         	ldr	r0, [sp, #0x14]
700a860a: 0940         	lsrs	r0, r0, #0x5
700a860c: 9004         	str	r0, [sp, #0x10]
700a860e: 9805         	ldr	r0, [sp, #0x14]
700a8610: 9904         	ldr	r1, [sp, #0x10]
700a8612: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a8616: 9003         	str	r0, [sp, #0xc]
700a8618: 9903         	ldr	r1, [sp, #0xc]
700a861a: 2001         	movs	r0, #0x1
700a861c: 4088         	lsls	r0, r1
700a861e: 9002         	str	r0, [sp, #0x8]
700a8620: 9806         	ldr	r0, [sp, #0x18]
700a8622: 9904         	ldr	r1, [sp, #0x10]
700a8624: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8628: f8d0 04e4    	ldr.w	r0, [r0, #0x4e4]
700a862c: 9902         	ldr	r1, [sp, #0x8]
700a862e: 4008         	ands	r0, r1
700a8630: 4288         	cmp	r0, r1
700a8632: d111         	bne	0x700a8658 <Udma_rmAllocIrIntr+0x98> @ imm = #0x22
700a8634: e7ff         	b	0x700a8636 <Udma_rmAllocIrIntr+0x76> @ imm = #-0x2
700a8636: 9a02         	ldr	r2, [sp, #0x8]
700a8638: 9806         	ldr	r0, [sp, #0x18]
700a863a: 9904         	ldr	r1, [sp, #0x10]
700a863c: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a8640: f8d1 04e4    	ldr.w	r0, [r1, #0x4e4]
700a8644: 4390         	bics	r0, r2
700a8646: f8c1 04e4    	str.w	r0, [r1, #0x4e4]
700a864a: 9805         	ldr	r0, [sp, #0x14]
700a864c: 9900         	ldr	r1, [sp]
700a864e: f8d1 10e8    	ldr.w	r1, [r1, #0xe8]
700a8652: 4408         	add	r0, r1
700a8654: 9001         	str	r0, [sp, #0x4]
700a8656: e004         	b	0x700a8662 <Udma_rmAllocIrIntr+0xa2> @ imm = #0x8
700a8658: e7ff         	b	0x700a865a <Udma_rmAllocIrIntr+0x9a> @ imm = #-0x2
700a865a: 9805         	ldr	r0, [sp, #0x14]
700a865c: 3001         	adds	r0, #0x1
700a865e: 9005         	str	r0, [sp, #0x14]
700a8660: e7cb         	b	0x700a85fa <Udma_rmAllocIrIntr+0x3a> @ imm = #-0x6a
700a8662: e03c         	b	0x700a86de <Udma_rmAllocIrIntr+0x11e> @ imm = #0x78
700a8664: 9807         	ldr	r0, [sp, #0x1c]
700a8666: 9900         	ldr	r1, [sp]
700a8668: f8d1 10e8    	ldr.w	r1, [r1, #0xe8]
700a866c: 4288         	cmp	r0, r1
700a866e: d335         	blo	0x700a86dc <Udma_rmAllocIrIntr+0x11c> @ imm = #0x6a
700a8670: e7ff         	b	0x700a8672 <Udma_rmAllocIrIntr+0xb2> @ imm = #-0x2
700a8672: 9807         	ldr	r0, [sp, #0x1c]
700a8674: 9a00         	ldr	r2, [sp]
700a8676: f8d2 10e8    	ldr.w	r1, [r2, #0xe8]
700a867a: f8d2 20ec    	ldr.w	r2, [r2, #0xec]
700a867e: 4411         	add	r1, r2
700a8680: 4288         	cmp	r0, r1
700a8682: d22b         	bhs	0x700a86dc <Udma_rmAllocIrIntr+0x11c> @ imm = #0x56
700a8684: e7ff         	b	0x700a8686 <Udma_rmAllocIrIntr+0xc6> @ imm = #-0x2
700a8686: 9807         	ldr	r0, [sp, #0x1c]
700a8688: 9900         	ldr	r1, [sp]
700a868a: f8d1 10e8    	ldr.w	r1, [r1, #0xe8]
700a868e: 1a40         	subs	r0, r0, r1
700a8690: 9005         	str	r0, [sp, #0x14]
700a8692: 9805         	ldr	r0, [sp, #0x14]
700a8694: 0940         	lsrs	r0, r0, #0x5
700a8696: 9004         	str	r0, [sp, #0x10]
700a8698: 9805         	ldr	r0, [sp, #0x14]
700a869a: 9904         	ldr	r1, [sp, #0x10]
700a869c: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a86a0: 9003         	str	r0, [sp, #0xc]
700a86a2: 9903         	ldr	r1, [sp, #0xc]
700a86a4: 2001         	movs	r0, #0x1
700a86a6: 4088         	lsls	r0, r1
700a86a8: 9002         	str	r0, [sp, #0x8]
700a86aa: 9806         	ldr	r0, [sp, #0x18]
700a86ac: 9904         	ldr	r1, [sp, #0x10]
700a86ae: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a86b2: f8d0 04e4    	ldr.w	r0, [r0, #0x4e4]
700a86b6: 9902         	ldr	r1, [sp, #0x8]
700a86b8: 4008         	ands	r0, r1
700a86ba: 4288         	cmp	r0, r1
700a86bc: d10d         	bne	0x700a86da <Udma_rmAllocIrIntr+0x11a> @ imm = #0x1a
700a86be: e7ff         	b	0x700a86c0 <Udma_rmAllocIrIntr+0x100> @ imm = #-0x2
700a86c0: 9a02         	ldr	r2, [sp, #0x8]
700a86c2: 9806         	ldr	r0, [sp, #0x18]
700a86c4: 9904         	ldr	r1, [sp, #0x10]
700a86c6: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a86ca: f8d1 04e4    	ldr.w	r0, [r1, #0x4e4]
700a86ce: 4390         	bics	r0, r2
700a86d0: f8c1 04e4    	str.w	r0, [r1, #0x4e4]
700a86d4: 9807         	ldr	r0, [sp, #0x1c]
700a86d6: 9001         	str	r0, [sp, #0x4]
700a86d8: e7ff         	b	0x700a86da <Udma_rmAllocIrIntr+0x11a> @ imm = #-0x2
700a86da: e7ff         	b	0x700a86dc <Udma_rmAllocIrIntr+0x11c> @ imm = #-0x2
700a86dc: e7ff         	b	0x700a86de <Udma_rmAllocIrIntr+0x11e> @ imm = #-0x2
700a86de: 9806         	ldr	r0, [sp, #0x18]
700a86e0: f500 609f    	add.w	r0, r0, #0x4f8
700a86e4: f009 fadc    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x95b8
700a86e8: 9801         	ldr	r0, [sp, #0x4]
700a86ea: b008         	add	sp, #0x20
700a86ec: bd80         	pop	{r7, pc}
700a86ee: 0000         	movs	r0, r0

700a86f0 <UART_lld_init>:
700a86f0: b580         	push	{r7, lr}
700a86f2: b084         	sub	sp, #0x10
700a86f4: 9003         	str	r0, [sp, #0xc]
700a86f6: 2000         	movs	r0, #0x0
700a86f8: 9002         	str	r0, [sp, #0x8]
700a86fa: 9803         	ldr	r0, [sp, #0xc]
700a86fc: b168         	cbz	r0, 0x700a871a <UART_lld_init+0x2a> @ imm = #0x1a
700a86fe: e7ff         	b	0x700a8700 <UART_lld_init+0x10> @ imm = #-0x2
700a8700: 9803         	ldr	r0, [sp, #0xc]
700a8702: 6840         	ldr	r0, [r0, #0x4]
700a8704: b148         	cbz	r0, 0x700a871a <UART_lld_init+0x2a> @ imm = #0x12
700a8706: e7ff         	b	0x700a8708 <UART_lld_init+0x18> @ imm = #-0x2
700a8708: 9803         	ldr	r0, [sp, #0xc]
700a870a: 6d40         	ldr	r0, [r0, #0x54]
700a870c: b120         	cbz	r0, 0x700a8718 <UART_lld_init+0x28> @ imm = #0x8
700a870e: e7ff         	b	0x700a8710 <UART_lld_init+0x20> @ imm = #-0x2
700a8710: f06f 0004    	mvn	r0, #0x4
700a8714: 9002         	str	r0, [sp, #0x8]
700a8716: e7ff         	b	0x700a8718 <UART_lld_init+0x28> @ imm = #-0x2
700a8718: e003         	b	0x700a8722 <UART_lld_init+0x32> @ imm = #0x6
700a871a: f06f 0002    	mvn	r0, #0x2
700a871e: 9002         	str	r0, [sp, #0x8]
700a8720: e7ff         	b	0x700a8722 <UART_lld_init+0x32> @ imm = #-0x2
700a8722: 9802         	ldr	r0, [sp, #0x8]
700a8724: 2800         	cmp	r0, #0x0
700a8726: d176         	bne	0x700a8816 <UART_lld_init+0x126> @ imm = #0xec
700a8728: e7ff         	b	0x700a872a <UART_lld_init+0x3a> @ imm = #-0x2
700a872a: 9903         	ldr	r1, [sp, #0xc]
700a872c: 2002         	movs	r0, #0x2
700a872e: 6548         	str	r0, [r1, #0x54]
700a8730: 9803         	ldr	r0, [sp, #0xc]
700a8732: 6840         	ldr	r0, [r0, #0x4]
700a8734: 9001         	str	r0, [sp, #0x4]
700a8736: 9801         	ldr	r0, [sp, #0x4]
700a8738: 6d82         	ldr	r2, [r0, #0x58]
700a873a: f244 2040    	movw	r0, #0x4240
700a873e: f2c0 000f    	movt	r0, #0xf
700a8742: 2100         	movs	r1, #0x0
700a8744: 9100         	str	r1, [sp]
700a8746: 4790         	blx	r2
700a8748: 9a00         	ldr	r2, [sp]
700a874a: 9903         	ldr	r1, [sp, #0xc]
700a874c: 66ca         	str	r2, [r1, #0x6c]
700a874e: 6688         	str	r0, [r1, #0x68]
700a8750: 9803         	ldr	r0, [sp, #0xc]
700a8752: 6800         	ldr	r0, [r0]
700a8754: f004 fe0c    	bl	0x700ad370 <UART_IsBaseAddrValid> @ imm = #0x4c18
700a8758: 4601         	mov	r1, r0
700a875a: 9802         	ldr	r0, [sp, #0x8]
700a875c: 4408         	add	r0, r1
700a875e: 9002         	str	r0, [sp, #0x8]
700a8760: 9801         	ldr	r0, [sp, #0x4]
700a8762: 6800         	ldr	r0, [r0]
700a8764: f00a fef4    	bl	0x700b3550 <UART_IsParameter> @ imm = #0xade8
700a8768: 4601         	mov	r1, r0
700a876a: 9802         	ldr	r0, [sp, #0x8]
700a876c: 4408         	add	r0, r1
700a876e: 9002         	str	r0, [sp, #0x8]
700a8770: 9801         	ldr	r0, [sp, #0x4]
700a8772: 6840         	ldr	r0, [r0, #0x4]
700a8774: f00a feec    	bl	0x700b3550 <UART_IsParameter> @ imm = #0xadd8
700a8778: 4601         	mov	r1, r0
700a877a: 9802         	ldr	r0, [sp, #0x8]
700a877c: 4408         	add	r0, r1
700a877e: 9002         	str	r0, [sp, #0x8]
700a8780: 9801         	ldr	r0, [sp, #0x4]
700a8782: 6880         	ldr	r0, [r0, #0x8]
700a8784: f00a f82c    	bl	0x700b27e0 <UART_IsDataLengthValid> @ imm = #0xa058
700a8788: 4601         	mov	r1, r0
700a878a: 9802         	ldr	r0, [sp, #0x8]
700a878c: 4408         	add	r0, r1
700a878e: 9002         	str	r0, [sp, #0x8]
700a8790: 9801         	ldr	r0, [sp, #0x4]
700a8792: 68c0         	ldr	r0, [r0, #0xc]
700a8794: f00a fcec    	bl	0x700b3170 <UART_IsStopBitsValid> @ imm = #0xa9d8
700a8798: 4601         	mov	r1, r0
700a879a: 9802         	ldr	r0, [sp, #0x8]
700a879c: 4408         	add	r0, r1
700a879e: 9002         	str	r0, [sp, #0x8]
700a87a0: 9801         	ldr	r0, [sp, #0x4]
700a87a2: 6900         	ldr	r0, [r0, #0x10]
700a87a4: f009 fddc    	bl	0x700b2360 <UART_IsParityTypeValid> @ imm = #0x9bb8
700a87a8: 4601         	mov	r1, r0
700a87aa: 9802         	ldr	r0, [sp, #0x8]
700a87ac: 4408         	add	r0, r1
700a87ae: 9002         	str	r0, [sp, #0x8]
700a87b0: 9801         	ldr	r0, [sp, #0x4]
700a87b2: 69c0         	ldr	r0, [r0, #0x1c]
700a87b4: f009 fc94    	bl	0x700b20e0 <UART_IsHWFlowCtrlValid> @ imm = #0x9928
700a87b8: 4601         	mov	r1, r0
700a87ba: 9802         	ldr	r0, [sp, #0x8]
700a87bc: 4408         	add	r0, r1
700a87be: 9002         	str	r0, [sp, #0x8]
700a87c0: 9801         	ldr	r0, [sp, #0x4]
700a87c2: 6ac0         	ldr	r0, [r0, #0x2c]
700a87c4: f008 fe4c    	bl	0x700b1460 <UART_OperModeValid> @ imm = #0x8c98
700a87c8: 4601         	mov	r1, r0
700a87ca: 9802         	ldr	r0, [sp, #0x8]
700a87cc: 4408         	add	r0, r1
700a87ce: 9002         	str	r0, [sp, #0x8]
700a87d0: 9801         	ldr	r0, [sp, #0x4]
700a87d2: 6b80         	ldr	r0, [r0, #0x38]
700a87d4: f009 fca4    	bl	0x700b2120 <UART_IsRxTrigLvlValid> @ imm = #0x9948
700a87d8: 4601         	mov	r1, r0
700a87da: 9802         	ldr	r0, [sp, #0x8]
700a87dc: 4408         	add	r0, r1
700a87de: 9002         	str	r0, [sp, #0x8]
700a87e0: 9801         	ldr	r0, [sp, #0x4]
700a87e2: 6bc0         	ldr	r0, [r0, #0x3c]
700a87e4: f009 fcbc    	bl	0x700b2160 <UART_IsTxTrigLvlValid> @ imm = #0x9978
700a87e8: 4601         	mov	r1, r0
700a87ea: 9802         	ldr	r0, [sp, #0x8]
700a87ec: 4408         	add	r0, r1
700a87ee: 9002         	str	r0, [sp, #0x8]
700a87f0: 9802         	ldr	r0, [sp, #0x8]
700a87f2: b938         	cbnz	r0, 0x700a8804 <UART_lld_init+0x114> @ imm = #0xe
700a87f4: e7ff         	b	0x700a87f6 <UART_lld_init+0x106> @ imm = #-0x2
700a87f6: 9803         	ldr	r0, [sp, #0xc]
700a87f8: f001 fdc2    	bl	0x700aa380 <UART_configInstance> @ imm = #0x1b84
700a87fc: 9903         	ldr	r1, [sp, #0xc]
700a87fe: 2001         	movs	r0, #0x1
700a8800: 6548         	str	r0, [r1, #0x54]
700a8802: e007         	b	0x700a8814 <UART_lld_init+0x124> @ imm = #0xe
700a8804: 9803         	ldr	r0, [sp, #0xc]
700a8806: f008 fa43    	bl	0x700b0c90 <UART_lld_deInit> @ imm = #0x8486
700a880a: 4601         	mov	r1, r0
700a880c: 9802         	ldr	r0, [sp, #0x8]
700a880e: 4408         	add	r0, r1
700a8810: 9002         	str	r0, [sp, #0x8]
700a8812: e7ff         	b	0x700a8814 <UART_lld_init+0x124> @ imm = #-0x2
700a8814: e7ff         	b	0x700a8816 <UART_lld_init+0x126> @ imm = #-0x2
700a8816: 9802         	ldr	r0, [sp, #0x8]
700a8818: b004         	add	sp, #0x10
700a881a: bd80         	pop	{r7, pc}
700a881c: 0000         	movs	r0, r0
700a881e: 0000         	movs	r0, r0

700a8820 <UART_udmaInitTxCh>:
700a8820: b580         	push	{r7, lr}
700a8822: b0bc         	sub	sp, #0xf0
700a8824: 903b         	str	r0, [sp, #0xec]
700a8826: 913a         	str	r1, [sp, #0xe8]
700a8828: 2009         	movs	r0, #0x9
700a882a: 9038         	str	r0, [sp, #0xe0]
700a882c: 9938         	ldr	r1, [sp, #0xe0]
700a882e: a81f         	add	r0, sp, #0x7c
700a8830: f007 fabe    	bl	0x700afdb0 <UdmaChPrms_init> @ imm = #0x757c
700a8834: 983b         	ldr	r0, [sp, #0xec]
700a8836: 6840         	ldr	r0, [r0, #0x4]
700a8838: 6c40         	ldr	r0, [r0, #0x44]
700a883a: 9020         	str	r0, [sp, #0x80]
700a883c: 983a         	ldr	r0, [sp, #0xe8]
700a883e: 6a00         	ldr	r0, [r0, #0x20]
700a8840: 9023         	str	r0, [sp, #0x8c]
700a8842: 983a         	ldr	r0, [sp, #0xe8]
700a8844: 6b00         	ldr	r0, [r0, #0x30]
700a8846: 9024         	str	r0, [sp, #0x90]
700a8848: 983a         	ldr	r0, [sp, #0xe8]
700a884a: 6b40         	ldr	r0, [r0, #0x34]
700a884c: 9026         	str	r0, [sp, #0x98]
700a884e: 983a         	ldr	r0, [sp, #0xe8]
700a8850: 6bc0         	ldr	r0, [r0, #0x3c]
700a8852: 2801         	cmp	r0, #0x1
700a8854: d10a         	bne	0x700a886c <UART_udmaInitTxCh+0x4c> @ imm = #0x14
700a8856: e7ff         	b	0x700a8858 <UART_udmaInitTxCh+0x38> @ imm = #-0x2
700a8858: 983a         	ldr	r0, [sp, #0xe8]
700a885a: 6a40         	ldr	r0, [r0, #0x24]
700a885c: 902a         	str	r0, [sp, #0xa8]
700a885e: 983a         	ldr	r0, [sp, #0xe8]
700a8860: 6b00         	ldr	r0, [r0, #0x30]
700a8862: 902b         	str	r0, [sp, #0xac]
700a8864: 983a         	ldr	r0, [sp, #0xe8]
700a8866: 6b40         	ldr	r0, [r0, #0x34]
700a8868: 902d         	str	r0, [sp, #0xb4]
700a886a: e7ff         	b	0x700a886c <UART_udmaInitTxCh+0x4c> @ imm = #-0x2
700a886c: 983a         	ldr	r0, [sp, #0xe8]
700a886e: 6840         	ldr	r0, [r0, #0x4]
700a8870: 9006         	str	r0, [sp, #0x18]
700a8872: 983a         	ldr	r0, [sp, #0xe8]
700a8874: 6800         	ldr	r0, [r0]
700a8876: 9007         	str	r0, [sp, #0x1c]
700a8878: 9807         	ldr	r0, [sp, #0x1c]
700a887a: 9906         	ldr	r1, [sp, #0x18]
700a887c: 9a38         	ldr	r2, [sp, #0xe0]
700a887e: ab1f         	add	r3, sp, #0x7c
700a8880: f7fe f8ce    	bl	0x700a6a20 <Udma_chOpen> @ imm = #-0x1e64
700a8884: 9039         	str	r0, [sp, #0xe4]
700a8886: 9839         	ldr	r0, [sp, #0xe4]
700a8888: fab0 f080    	clz	r0, r0
700a888c: 0940         	lsrs	r0, r0, #0x5
700a888e: f246 0100    	movw	r1, #0x6000
700a8892: f2c7 010b    	movt	r1, #0x700b
700a8896: 9103         	str	r1, [sp, #0xc]
700a8898: 466a         	mov	r2, sp
700a889a: 6011         	str	r1, [r2]
700a889c: f645 414a    	movw	r1, #0x5c4a
700a88a0: f2c7 010b    	movt	r1, #0x700b
700a88a4: 9104         	str	r1, [sp, #0x10]
700a88a6: f246 0238    	movw	r2, #0x6038
700a88aa: f2c7 020b    	movt	r2, #0x700b
700a88ae: 9205         	str	r2, [sp, #0x14]
700a88b0: 2398         	movs	r3, #0x98
700a88b2: f006 fd45    	bl	0x700af340 <_DebugP_assert> @ imm = #0x6a8a
700a88b6: 9938         	ldr	r1, [sp, #0xe0]
700a88b8: f10d 006a    	add.w	r0, sp, #0x6a
700a88bc: 9001         	str	r0, [sp, #0x4]
700a88be: f004 f887    	bl	0x700ac9d0 <UdmaChTxPrms_init> @ imm = #0x410e
700a88c2: 9901         	ldr	r1, [sp, #0x4]
700a88c4: 9806         	ldr	r0, [sp, #0x18]
700a88c6: f7fd f8fb    	bl	0x700a5ac0 <Udma_chConfigTx> @ imm = #-0x2e0a
700a88ca: 9b03         	ldr	r3, [sp, #0xc]
700a88cc: 9904         	ldr	r1, [sp, #0x10]
700a88ce: 9a05         	ldr	r2, [sp, #0x14]
700a88d0: 9039         	str	r0, [sp, #0xe4]
700a88d2: 9839         	ldr	r0, [sp, #0xe4]
700a88d4: fab0 f080    	clz	r0, r0
700a88d8: 0940         	lsrs	r0, r0, #0x5
700a88da: 46ec         	mov	r12, sp
700a88dc: f8cc 3000    	str.w	r3, [r12]
700a88e0: 239d         	movs	r3, #0x9d
700a88e2: f006 fd2d    	bl	0x700af340 <_DebugP_assert> @ imm = #0x6a5a
700a88e6: 983a         	ldr	r0, [sp, #0xe8]
700a88e8: 68c0         	ldr	r0, [r0, #0xc]
700a88ea: 9019         	str	r0, [sp, #0x64]
700a88ec: a808         	add	r0, sp, #0x20
700a88ee: 9002         	str	r0, [sp, #0x8]
700a88f0: f007 fe16    	bl	0x700b0520 <UdmaEventPrms_init> @ imm = #0x7c2c
700a88f4: 2001         	movs	r0, #0x1
700a88f6: 9008         	str	r0, [sp, #0x20]
700a88f8: 2002         	movs	r0, #0x2
700a88fa: 9009         	str	r0, [sp, #0x24]
700a88fc: 9806         	ldr	r0, [sp, #0x18]
700a88fe: 900a         	str	r0, [sp, #0x28]
700a8900: 9807         	ldr	r0, [sp, #0x1c]
700a8902: f008 fd1d    	bl	0x700b1340 <Udma_eventGetGlobalHandle> @ imm = #0x8a3a
700a8906: 9a02         	ldr	r2, [sp, #0x8]
700a8908: 900c         	str	r0, [sp, #0x30]
700a890a: f249 7061    	movw	r0, #0x9761
700a890e: f2c7 000a    	movt	r0, #0x700a
700a8912: 900d         	str	r0, [sp, #0x34]
700a8914: 983b         	ldr	r0, [sp, #0xec]
700a8916: 900f         	str	r0, [sp, #0x3c]
700a8918: 9807         	ldr	r0, [sp, #0x1c]
700a891a: 9919         	ldr	r1, [sp, #0x64]
700a891c: f7fb f968    	bl	0x700a3bf0 <Udma_eventRegister> @ imm = #-0x4d30
700a8920: 9b03         	ldr	r3, [sp, #0xc]
700a8922: 9904         	ldr	r1, [sp, #0x10]
700a8924: 9a05         	ldr	r2, [sp, #0x14]
700a8926: 9039         	str	r0, [sp, #0xe4]
700a8928: 9839         	ldr	r0, [sp, #0xe4]
700a892a: fab0 f080    	clz	r0, r0
700a892e: 0940         	lsrs	r0, r0, #0x5
700a8930: 46ec         	mov	r12, sp
700a8932: f8cc 3000    	str.w	r3, [r12]
700a8936: 23a9         	movs	r3, #0xa9
700a8938: f006 fd02    	bl	0x700af340 <_DebugP_assert> @ imm = #0x6a04
700a893c: 9839         	ldr	r0, [sp, #0xe4]
700a893e: b03c         	add	sp, #0xf0
700a8940: bd80         	pop	{r7, pc}
		...
700a894e: 0000         	movs	r0, r0

700a8950 <Udma_rmAllocBlkCopyCh>:
700a8950: b580         	push	{r7, lr}
700a8952: b088         	sub	sp, #0x20
700a8954: 9007         	str	r0, [sp, #0x1c]
700a8956: 9106         	str	r1, [sp, #0x18]
700a8958: 2000         	movs	r0, #0x0
700a895a: f6cf 70ff    	movt	r0, #0xffff
700a895e: 9001         	str	r0, [sp, #0x4]
700a8960: 9806         	ldr	r0, [sp, #0x18]
700a8962: f500 70ea    	add.w	r0, r0, #0x1d4
700a8966: 9000         	str	r0, [sp]
700a8968: 9806         	ldr	r0, [sp, #0x18]
700a896a: f500 609f    	add.w	r0, r0, #0x4f8
700a896e: f04f 31ff    	mov.w	r1, #0xffffffff
700a8972: f008 f95d    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x82ba
700a8976: 9807         	ldr	r0, [sp, #0x1c]
700a8978: 2101         	movs	r1, #0x1
700a897a: f6cf 71ff    	movt	r1, #0xffff
700a897e: 4288         	cmp	r0, r1
700a8980: d136         	bne	0x700a89f0 <Udma_rmAllocBlkCopyCh+0xa0> @ imm = #0x6c
700a8982: e7ff         	b	0x700a8984 <Udma_rmAllocBlkCopyCh+0x34> @ imm = #-0x2
700a8984: 2000         	movs	r0, #0x0
700a8986: 9005         	str	r0, [sp, #0x14]
700a8988: e7ff         	b	0x700a898a <Udma_rmAllocBlkCopyCh+0x3a> @ imm = #-0x2
700a898a: 9805         	ldr	r0, [sp, #0x14]
700a898c: 9900         	ldr	r1, [sp]
700a898e: 6949         	ldr	r1, [r1, #0x14]
700a8990: 4288         	cmp	r0, r1
700a8992: d22c         	bhs	0x700a89ee <Udma_rmAllocBlkCopyCh+0x9e> @ imm = #0x58
700a8994: e7ff         	b	0x700a8996 <Udma_rmAllocBlkCopyCh+0x46> @ imm = #-0x2
700a8996: 9805         	ldr	r0, [sp, #0x14]
700a8998: 0940         	lsrs	r0, r0, #0x5
700a899a: 9004         	str	r0, [sp, #0x10]
700a899c: 9805         	ldr	r0, [sp, #0x14]
700a899e: 9904         	ldr	r1, [sp, #0x10]
700a89a0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a89a4: 9003         	str	r0, [sp, #0xc]
700a89a6: 9903         	ldr	r1, [sp, #0xc]
700a89a8: 2001         	movs	r0, #0x1
700a89aa: 4088         	lsls	r0, r1
700a89ac: 9002         	str	r0, [sp, #0x8]
700a89ae: 9806         	ldr	r0, [sp, #0x18]
700a89b0: 9904         	ldr	r1, [sp, #0x10]
700a89b2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a89b6: f8d0 02c8    	ldr.w	r0, [r0, #0x2c8]
700a89ba: 9902         	ldr	r1, [sp, #0x8]
700a89bc: 4008         	ands	r0, r1
700a89be: 4288         	cmp	r0, r1
700a89c0: d110         	bne	0x700a89e4 <Udma_rmAllocBlkCopyCh+0x94> @ imm = #0x20
700a89c2: e7ff         	b	0x700a89c4 <Udma_rmAllocBlkCopyCh+0x74> @ imm = #-0x2
700a89c4: 9a02         	ldr	r2, [sp, #0x8]
700a89c6: 9806         	ldr	r0, [sp, #0x18]
700a89c8: 9904         	ldr	r1, [sp, #0x10]
700a89ca: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a89ce: f8d1 02c8    	ldr.w	r0, [r1, #0x2c8]
700a89d2: 4390         	bics	r0, r2
700a89d4: f8c1 02c8    	str.w	r0, [r1, #0x2c8]
700a89d8: 9805         	ldr	r0, [sp, #0x14]
700a89da: 9900         	ldr	r1, [sp]
700a89dc: 6909         	ldr	r1, [r1, #0x10]
700a89de: 4408         	add	r0, r1
700a89e0: 9001         	str	r0, [sp, #0x4]
700a89e2: e004         	b	0x700a89ee <Udma_rmAllocBlkCopyCh+0x9e> @ imm = #0x8
700a89e4: e7ff         	b	0x700a89e6 <Udma_rmAllocBlkCopyCh+0x96> @ imm = #-0x2
700a89e6: 9805         	ldr	r0, [sp, #0x14]
700a89e8: 3001         	adds	r0, #0x1
700a89ea: 9005         	str	r0, [sp, #0x14]
700a89ec: e7cd         	b	0x700a898a <Udma_rmAllocBlkCopyCh+0x3a> @ imm = #-0x66
700a89ee: e038         	b	0x700a8a62 <Udma_rmAllocBlkCopyCh+0x112> @ imm = #0x70
700a89f0: 9807         	ldr	r0, [sp, #0x1c]
700a89f2: 9900         	ldr	r1, [sp]
700a89f4: 6909         	ldr	r1, [r1, #0x10]
700a89f6: 4288         	cmp	r0, r1
700a89f8: d332         	blo	0x700a8a60 <Udma_rmAllocBlkCopyCh+0x110> @ imm = #0x64
700a89fa: e7ff         	b	0x700a89fc <Udma_rmAllocBlkCopyCh+0xac> @ imm = #-0x2
700a89fc: 9807         	ldr	r0, [sp, #0x1c]
700a89fe: 9a00         	ldr	r2, [sp]
700a8a00: 6911         	ldr	r1, [r2, #0x10]
700a8a02: 6952         	ldr	r2, [r2, #0x14]
700a8a04: 4411         	add	r1, r2
700a8a06: 4288         	cmp	r0, r1
700a8a08: d22a         	bhs	0x700a8a60 <Udma_rmAllocBlkCopyCh+0x110> @ imm = #0x54
700a8a0a: e7ff         	b	0x700a8a0c <Udma_rmAllocBlkCopyCh+0xbc> @ imm = #-0x2
700a8a0c: 9807         	ldr	r0, [sp, #0x1c]
700a8a0e: 9900         	ldr	r1, [sp]
700a8a10: 6909         	ldr	r1, [r1, #0x10]
700a8a12: 1a40         	subs	r0, r0, r1
700a8a14: 9005         	str	r0, [sp, #0x14]
700a8a16: 9805         	ldr	r0, [sp, #0x14]
700a8a18: 0940         	lsrs	r0, r0, #0x5
700a8a1a: 9004         	str	r0, [sp, #0x10]
700a8a1c: 9805         	ldr	r0, [sp, #0x14]
700a8a1e: 9904         	ldr	r1, [sp, #0x10]
700a8a20: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a8a24: 9003         	str	r0, [sp, #0xc]
700a8a26: 9903         	ldr	r1, [sp, #0xc]
700a8a28: 2001         	movs	r0, #0x1
700a8a2a: 4088         	lsls	r0, r1
700a8a2c: 9002         	str	r0, [sp, #0x8]
700a8a2e: 9806         	ldr	r0, [sp, #0x18]
700a8a30: 9904         	ldr	r1, [sp, #0x10]
700a8a32: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8a36: f8d0 02c8    	ldr.w	r0, [r0, #0x2c8]
700a8a3a: 9902         	ldr	r1, [sp, #0x8]
700a8a3c: 4008         	ands	r0, r1
700a8a3e: 4288         	cmp	r0, r1
700a8a40: d10d         	bne	0x700a8a5e <Udma_rmAllocBlkCopyCh+0x10e> @ imm = #0x1a
700a8a42: e7ff         	b	0x700a8a44 <Udma_rmAllocBlkCopyCh+0xf4> @ imm = #-0x2
700a8a44: 9a02         	ldr	r2, [sp, #0x8]
700a8a46: 9806         	ldr	r0, [sp, #0x18]
700a8a48: 9904         	ldr	r1, [sp, #0x10]
700a8a4a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a8a4e: f8d1 02c8    	ldr.w	r0, [r1, #0x2c8]
700a8a52: 4390         	bics	r0, r2
700a8a54: f8c1 02c8    	str.w	r0, [r1, #0x2c8]
700a8a58: 9807         	ldr	r0, [sp, #0x1c]
700a8a5a: 9001         	str	r0, [sp, #0x4]
700a8a5c: e7ff         	b	0x700a8a5e <Udma_rmAllocBlkCopyCh+0x10e> @ imm = #-0x2
700a8a5e: e7ff         	b	0x700a8a60 <Udma_rmAllocBlkCopyCh+0x110> @ imm = #-0x2
700a8a60: e7ff         	b	0x700a8a62 <Udma_rmAllocBlkCopyCh+0x112> @ imm = #-0x2
700a8a62: 9806         	ldr	r0, [sp, #0x18]
700a8a64: f500 609f    	add.w	r0, r0, #0x4f8
700a8a68: f009 f91a    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x9234
700a8a6c: 9801         	ldr	r0, [sp, #0x4]
700a8a6e: b008         	add	sp, #0x20
700a8a70: bd80         	pop	{r7, pc}
		...
700a8a7e: 0000         	movs	r0, r0

700a8a80 <Udma_rmAllocBlkCopyHcCh>:
700a8a80: b580         	push	{r7, lr}
700a8a82: b088         	sub	sp, #0x20
700a8a84: 9007         	str	r0, [sp, #0x1c]
700a8a86: 9106         	str	r1, [sp, #0x18]
700a8a88: 2000         	movs	r0, #0x0
700a8a8a: f6cf 70ff    	movt	r0, #0xffff
700a8a8e: 9001         	str	r0, [sp, #0x4]
700a8a90: 9806         	ldr	r0, [sp, #0x18]
700a8a92: f500 70ea    	add.w	r0, r0, #0x1d4
700a8a96: 9000         	str	r0, [sp]
700a8a98: 9806         	ldr	r0, [sp, #0x18]
700a8a9a: f500 609f    	add.w	r0, r0, #0x4f8
700a8a9e: f04f 31ff    	mov.w	r1, #0xffffffff
700a8aa2: f008 f8c5    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x818a
700a8aa6: 9807         	ldr	r0, [sp, #0x1c]
700a8aa8: 2101         	movs	r1, #0x1
700a8aaa: f6cf 71ff    	movt	r1, #0xffff
700a8aae: 4288         	cmp	r0, r1
700a8ab0: d136         	bne	0x700a8b20 <Udma_rmAllocBlkCopyHcCh+0xa0> @ imm = #0x6c
700a8ab2: e7ff         	b	0x700a8ab4 <Udma_rmAllocBlkCopyHcCh+0x34> @ imm = #-0x2
700a8ab4: 2000         	movs	r0, #0x0
700a8ab6: 9005         	str	r0, [sp, #0x14]
700a8ab8: e7ff         	b	0x700a8aba <Udma_rmAllocBlkCopyHcCh+0x3a> @ imm = #-0x2
700a8aba: 9805         	ldr	r0, [sp, #0x14]
700a8abc: 9900         	ldr	r1, [sp]
700a8abe: 68c9         	ldr	r1, [r1, #0xc]
700a8ac0: 4288         	cmp	r0, r1
700a8ac2: d22c         	bhs	0x700a8b1e <Udma_rmAllocBlkCopyHcCh+0x9e> @ imm = #0x58
700a8ac4: e7ff         	b	0x700a8ac6 <Udma_rmAllocBlkCopyHcCh+0x46> @ imm = #-0x2
700a8ac6: 9805         	ldr	r0, [sp, #0x14]
700a8ac8: 0940         	lsrs	r0, r0, #0x5
700a8aca: 9004         	str	r0, [sp, #0x10]
700a8acc: 9805         	ldr	r0, [sp, #0x14]
700a8ace: 9904         	ldr	r1, [sp, #0x10]
700a8ad0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a8ad4: 9003         	str	r0, [sp, #0xc]
700a8ad6: 9903         	ldr	r1, [sp, #0xc]
700a8ad8: 2001         	movs	r0, #0x1
700a8ada: 4088         	lsls	r0, r1
700a8adc: 9002         	str	r0, [sp, #0x8]
700a8ade: 9806         	ldr	r0, [sp, #0x18]
700a8ae0: 9904         	ldr	r1, [sp, #0x10]
700a8ae2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8ae6: f8d0 02cc    	ldr.w	r0, [r0, #0x2cc]
700a8aea: 9902         	ldr	r1, [sp, #0x8]
700a8aec: 4008         	ands	r0, r1
700a8aee: 4288         	cmp	r0, r1
700a8af0: d110         	bne	0x700a8b14 <Udma_rmAllocBlkCopyHcCh+0x94> @ imm = #0x20
700a8af2: e7ff         	b	0x700a8af4 <Udma_rmAllocBlkCopyHcCh+0x74> @ imm = #-0x2
700a8af4: 9a02         	ldr	r2, [sp, #0x8]
700a8af6: 9806         	ldr	r0, [sp, #0x18]
700a8af8: 9904         	ldr	r1, [sp, #0x10]
700a8afa: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a8afe: f8d1 02cc    	ldr.w	r0, [r1, #0x2cc]
700a8b02: 4390         	bics	r0, r2
700a8b04: f8c1 02cc    	str.w	r0, [r1, #0x2cc]
700a8b08: 9805         	ldr	r0, [sp, #0x14]
700a8b0a: 9900         	ldr	r1, [sp]
700a8b0c: 6889         	ldr	r1, [r1, #0x8]
700a8b0e: 4408         	add	r0, r1
700a8b10: 9001         	str	r0, [sp, #0x4]
700a8b12: e004         	b	0x700a8b1e <Udma_rmAllocBlkCopyHcCh+0x9e> @ imm = #0x8
700a8b14: e7ff         	b	0x700a8b16 <Udma_rmAllocBlkCopyHcCh+0x96> @ imm = #-0x2
700a8b16: 9805         	ldr	r0, [sp, #0x14]
700a8b18: 3001         	adds	r0, #0x1
700a8b1a: 9005         	str	r0, [sp, #0x14]
700a8b1c: e7cd         	b	0x700a8aba <Udma_rmAllocBlkCopyHcCh+0x3a> @ imm = #-0x66
700a8b1e: e038         	b	0x700a8b92 <Udma_rmAllocBlkCopyHcCh+0x112> @ imm = #0x70
700a8b20: 9807         	ldr	r0, [sp, #0x1c]
700a8b22: 9900         	ldr	r1, [sp]
700a8b24: 6889         	ldr	r1, [r1, #0x8]
700a8b26: 4288         	cmp	r0, r1
700a8b28: d332         	blo	0x700a8b90 <Udma_rmAllocBlkCopyHcCh+0x110> @ imm = #0x64
700a8b2a: e7ff         	b	0x700a8b2c <Udma_rmAllocBlkCopyHcCh+0xac> @ imm = #-0x2
700a8b2c: 9807         	ldr	r0, [sp, #0x1c]
700a8b2e: 9a00         	ldr	r2, [sp]
700a8b30: 6891         	ldr	r1, [r2, #0x8]
700a8b32: 68d2         	ldr	r2, [r2, #0xc]
700a8b34: 4411         	add	r1, r2
700a8b36: 4288         	cmp	r0, r1
700a8b38: d22a         	bhs	0x700a8b90 <Udma_rmAllocBlkCopyHcCh+0x110> @ imm = #0x54
700a8b3a: e7ff         	b	0x700a8b3c <Udma_rmAllocBlkCopyHcCh+0xbc> @ imm = #-0x2
700a8b3c: 9807         	ldr	r0, [sp, #0x1c]
700a8b3e: 9900         	ldr	r1, [sp]
700a8b40: 6889         	ldr	r1, [r1, #0x8]
700a8b42: 1a40         	subs	r0, r0, r1
700a8b44: 9005         	str	r0, [sp, #0x14]
700a8b46: 9805         	ldr	r0, [sp, #0x14]
700a8b48: 0940         	lsrs	r0, r0, #0x5
700a8b4a: 9004         	str	r0, [sp, #0x10]
700a8b4c: 9805         	ldr	r0, [sp, #0x14]
700a8b4e: 9904         	ldr	r1, [sp, #0x10]
700a8b50: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a8b54: 9003         	str	r0, [sp, #0xc]
700a8b56: 9903         	ldr	r1, [sp, #0xc]
700a8b58: 2001         	movs	r0, #0x1
700a8b5a: 4088         	lsls	r0, r1
700a8b5c: 9002         	str	r0, [sp, #0x8]
700a8b5e: 9806         	ldr	r0, [sp, #0x18]
700a8b60: 9904         	ldr	r1, [sp, #0x10]
700a8b62: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8b66: f8d0 02cc    	ldr.w	r0, [r0, #0x2cc]
700a8b6a: 9902         	ldr	r1, [sp, #0x8]
700a8b6c: 4008         	ands	r0, r1
700a8b6e: 4288         	cmp	r0, r1
700a8b70: d10d         	bne	0x700a8b8e <Udma_rmAllocBlkCopyHcCh+0x10e> @ imm = #0x1a
700a8b72: e7ff         	b	0x700a8b74 <Udma_rmAllocBlkCopyHcCh+0xf4> @ imm = #-0x2
700a8b74: 9a02         	ldr	r2, [sp, #0x8]
700a8b76: 9806         	ldr	r0, [sp, #0x18]
700a8b78: 9904         	ldr	r1, [sp, #0x10]
700a8b7a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a8b7e: f8d1 02cc    	ldr.w	r0, [r1, #0x2cc]
700a8b82: 4390         	bics	r0, r2
700a8b84: f8c1 02cc    	str.w	r0, [r1, #0x2cc]
700a8b88: 9807         	ldr	r0, [sp, #0x1c]
700a8b8a: 9001         	str	r0, [sp, #0x4]
700a8b8c: e7ff         	b	0x700a8b8e <Udma_rmAllocBlkCopyHcCh+0x10e> @ imm = #-0x2
700a8b8e: e7ff         	b	0x700a8b90 <Udma_rmAllocBlkCopyHcCh+0x110> @ imm = #-0x2
700a8b90: e7ff         	b	0x700a8b92 <Udma_rmAllocBlkCopyHcCh+0x112> @ imm = #-0x2
700a8b92: 9806         	ldr	r0, [sp, #0x18]
700a8b94: f500 609f    	add.w	r0, r0, #0x4f8
700a8b98: f009 f882    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x9104
700a8b9c: 9801         	ldr	r0, [sp, #0x4]
700a8b9e: b008         	add	sp, #0x20
700a8ba0: bd80         	pop	{r7, pc}
		...
700a8bae: 0000         	movs	r0, r0

700a8bb0 <Udma_rmAllocBlkCopyUhcCh>:
700a8bb0: b580         	push	{r7, lr}
700a8bb2: b088         	sub	sp, #0x20
700a8bb4: 9007         	str	r0, [sp, #0x1c]
700a8bb6: 9106         	str	r1, [sp, #0x18]
700a8bb8: 2000         	movs	r0, #0x0
700a8bba: f6cf 70ff    	movt	r0, #0xffff
700a8bbe: 9001         	str	r0, [sp, #0x4]
700a8bc0: 9806         	ldr	r0, [sp, #0x18]
700a8bc2: f500 70ea    	add.w	r0, r0, #0x1d4
700a8bc6: 9000         	str	r0, [sp]
700a8bc8: 9806         	ldr	r0, [sp, #0x18]
700a8bca: f500 609f    	add.w	r0, r0, #0x4f8
700a8bce: f04f 31ff    	mov.w	r1, #0xffffffff
700a8bd2: f008 f82d    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x805a
700a8bd6: 9807         	ldr	r0, [sp, #0x1c]
700a8bd8: 2101         	movs	r1, #0x1
700a8bda: f6cf 71ff    	movt	r1, #0xffff
700a8bde: 4288         	cmp	r0, r1
700a8be0: d136         	bne	0x700a8c50 <Udma_rmAllocBlkCopyUhcCh+0xa0> @ imm = #0x6c
700a8be2: e7ff         	b	0x700a8be4 <Udma_rmAllocBlkCopyUhcCh+0x34> @ imm = #-0x2
700a8be4: 2000         	movs	r0, #0x0
700a8be6: 9005         	str	r0, [sp, #0x14]
700a8be8: e7ff         	b	0x700a8bea <Udma_rmAllocBlkCopyUhcCh+0x3a> @ imm = #-0x2
700a8bea: 9805         	ldr	r0, [sp, #0x14]
700a8bec: 9900         	ldr	r1, [sp]
700a8bee: 6849         	ldr	r1, [r1, #0x4]
700a8bf0: 4288         	cmp	r0, r1
700a8bf2: d22c         	bhs	0x700a8c4e <Udma_rmAllocBlkCopyUhcCh+0x9e> @ imm = #0x58
700a8bf4: e7ff         	b	0x700a8bf6 <Udma_rmAllocBlkCopyUhcCh+0x46> @ imm = #-0x2
700a8bf6: 9805         	ldr	r0, [sp, #0x14]
700a8bf8: 0940         	lsrs	r0, r0, #0x5
700a8bfa: 9004         	str	r0, [sp, #0x10]
700a8bfc: 9805         	ldr	r0, [sp, #0x14]
700a8bfe: 9904         	ldr	r1, [sp, #0x10]
700a8c00: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a8c04: 9003         	str	r0, [sp, #0xc]
700a8c06: 9903         	ldr	r1, [sp, #0xc]
700a8c08: 2001         	movs	r0, #0x1
700a8c0a: 4088         	lsls	r0, r1
700a8c0c: 9002         	str	r0, [sp, #0x8]
700a8c0e: 9806         	ldr	r0, [sp, #0x18]
700a8c10: 9904         	ldr	r1, [sp, #0x10]
700a8c12: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8c16: f8d0 02d0    	ldr.w	r0, [r0, #0x2d0]
700a8c1a: 9902         	ldr	r1, [sp, #0x8]
700a8c1c: 4008         	ands	r0, r1
700a8c1e: 4288         	cmp	r0, r1
700a8c20: d110         	bne	0x700a8c44 <Udma_rmAllocBlkCopyUhcCh+0x94> @ imm = #0x20
700a8c22: e7ff         	b	0x700a8c24 <Udma_rmAllocBlkCopyUhcCh+0x74> @ imm = #-0x2
700a8c24: 9a02         	ldr	r2, [sp, #0x8]
700a8c26: 9806         	ldr	r0, [sp, #0x18]
700a8c28: 9904         	ldr	r1, [sp, #0x10]
700a8c2a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a8c2e: f8d1 02d0    	ldr.w	r0, [r1, #0x2d0]
700a8c32: 4390         	bics	r0, r2
700a8c34: f8c1 02d0    	str.w	r0, [r1, #0x2d0]
700a8c38: 9805         	ldr	r0, [sp, #0x14]
700a8c3a: 9900         	ldr	r1, [sp]
700a8c3c: 6809         	ldr	r1, [r1]
700a8c3e: 4408         	add	r0, r1
700a8c40: 9001         	str	r0, [sp, #0x4]
700a8c42: e004         	b	0x700a8c4e <Udma_rmAllocBlkCopyUhcCh+0x9e> @ imm = #0x8
700a8c44: e7ff         	b	0x700a8c46 <Udma_rmAllocBlkCopyUhcCh+0x96> @ imm = #-0x2
700a8c46: 9805         	ldr	r0, [sp, #0x14]
700a8c48: 3001         	adds	r0, #0x1
700a8c4a: 9005         	str	r0, [sp, #0x14]
700a8c4c: e7cd         	b	0x700a8bea <Udma_rmAllocBlkCopyUhcCh+0x3a> @ imm = #-0x66
700a8c4e: e038         	b	0x700a8cc2 <Udma_rmAllocBlkCopyUhcCh+0x112> @ imm = #0x70
700a8c50: 9807         	ldr	r0, [sp, #0x1c]
700a8c52: 9900         	ldr	r1, [sp]
700a8c54: 6809         	ldr	r1, [r1]
700a8c56: 4288         	cmp	r0, r1
700a8c58: d332         	blo	0x700a8cc0 <Udma_rmAllocBlkCopyUhcCh+0x110> @ imm = #0x64
700a8c5a: e7ff         	b	0x700a8c5c <Udma_rmAllocBlkCopyUhcCh+0xac> @ imm = #-0x2
700a8c5c: 9807         	ldr	r0, [sp, #0x1c]
700a8c5e: 9a00         	ldr	r2, [sp]
700a8c60: 6811         	ldr	r1, [r2]
700a8c62: 6852         	ldr	r2, [r2, #0x4]
700a8c64: 4411         	add	r1, r2
700a8c66: 4288         	cmp	r0, r1
700a8c68: d22a         	bhs	0x700a8cc0 <Udma_rmAllocBlkCopyUhcCh+0x110> @ imm = #0x54
700a8c6a: e7ff         	b	0x700a8c6c <Udma_rmAllocBlkCopyUhcCh+0xbc> @ imm = #-0x2
700a8c6c: 9807         	ldr	r0, [sp, #0x1c]
700a8c6e: 9900         	ldr	r1, [sp]
700a8c70: 6809         	ldr	r1, [r1]
700a8c72: 1a40         	subs	r0, r0, r1
700a8c74: 9005         	str	r0, [sp, #0x14]
700a8c76: 9805         	ldr	r0, [sp, #0x14]
700a8c78: 0940         	lsrs	r0, r0, #0x5
700a8c7a: 9004         	str	r0, [sp, #0x10]
700a8c7c: 9805         	ldr	r0, [sp, #0x14]
700a8c7e: 9904         	ldr	r1, [sp, #0x10]
700a8c80: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a8c84: 9003         	str	r0, [sp, #0xc]
700a8c86: 9903         	ldr	r1, [sp, #0xc]
700a8c88: 2001         	movs	r0, #0x1
700a8c8a: 4088         	lsls	r0, r1
700a8c8c: 9002         	str	r0, [sp, #0x8]
700a8c8e: 9806         	ldr	r0, [sp, #0x18]
700a8c90: 9904         	ldr	r1, [sp, #0x10]
700a8c92: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8c96: f8d0 02d0    	ldr.w	r0, [r0, #0x2d0]
700a8c9a: 9902         	ldr	r1, [sp, #0x8]
700a8c9c: 4008         	ands	r0, r1
700a8c9e: 4288         	cmp	r0, r1
700a8ca0: d10d         	bne	0x700a8cbe <Udma_rmAllocBlkCopyUhcCh+0x10e> @ imm = #0x1a
700a8ca2: e7ff         	b	0x700a8ca4 <Udma_rmAllocBlkCopyUhcCh+0xf4> @ imm = #-0x2
700a8ca4: 9a02         	ldr	r2, [sp, #0x8]
700a8ca6: 9806         	ldr	r0, [sp, #0x18]
700a8ca8: 9904         	ldr	r1, [sp, #0x10]
700a8caa: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a8cae: f8d1 02d0    	ldr.w	r0, [r1, #0x2d0]
700a8cb2: 4390         	bics	r0, r2
700a8cb4: f8c1 02d0    	str.w	r0, [r1, #0x2d0]
700a8cb8: 9807         	ldr	r0, [sp, #0x1c]
700a8cba: 9001         	str	r0, [sp, #0x4]
700a8cbc: e7ff         	b	0x700a8cbe <Udma_rmAllocBlkCopyUhcCh+0x10e> @ imm = #-0x2
700a8cbe: e7ff         	b	0x700a8cc0 <Udma_rmAllocBlkCopyUhcCh+0x110> @ imm = #-0x2
700a8cc0: e7ff         	b	0x700a8cc2 <Udma_rmAllocBlkCopyUhcCh+0x112> @ imm = #-0x2
700a8cc2: 9806         	ldr	r0, [sp, #0x18]
700a8cc4: f500 609f    	add.w	r0, r0, #0x4f8
700a8cc8: f008 ffea    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x8fd4
700a8ccc: 9801         	ldr	r0, [sp, #0x4]
700a8cce: b008         	add	sp, #0x20
700a8cd0: bd80         	pop	{r7, pc}
		...
700a8cde: 0000         	movs	r0, r0

700a8ce0 <Udma_rmAllocRxCh>:
700a8ce0: b580         	push	{r7, lr}
700a8ce2: b088         	sub	sp, #0x20
700a8ce4: 9007         	str	r0, [sp, #0x1c]
700a8ce6: 9106         	str	r1, [sp, #0x18]
700a8ce8: 2000         	movs	r0, #0x0
700a8cea: f6cf 70ff    	movt	r0, #0xffff
700a8cee: 9001         	str	r0, [sp, #0x4]
700a8cf0: 9806         	ldr	r0, [sp, #0x18]
700a8cf2: f500 70ea    	add.w	r0, r0, #0x1d4
700a8cf6: 9000         	str	r0, [sp]
700a8cf8: 9806         	ldr	r0, [sp, #0x18]
700a8cfa: f500 609f    	add.w	r0, r0, #0x4f8
700a8cfe: f04f 31ff    	mov.w	r1, #0xffffffff
700a8d02: f007 ff95    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x7f2a
700a8d06: 9807         	ldr	r0, [sp, #0x1c]
700a8d08: 2101         	movs	r1, #0x1
700a8d0a: f6cf 71ff    	movt	r1, #0xffff
700a8d0e: 4288         	cmp	r0, r1
700a8d10: d136         	bne	0x700a8d80 <Udma_rmAllocRxCh+0xa0> @ imm = #0x6c
700a8d12: e7ff         	b	0x700a8d14 <Udma_rmAllocRxCh+0x34> @ imm = #-0x2
700a8d14: 2000         	movs	r0, #0x0
700a8d16: 9005         	str	r0, [sp, #0x14]
700a8d18: e7ff         	b	0x700a8d1a <Udma_rmAllocRxCh+0x3a> @ imm = #-0x2
700a8d1a: 9805         	ldr	r0, [sp, #0x14]
700a8d1c: 9900         	ldr	r1, [sp]
700a8d1e: 6c49         	ldr	r1, [r1, #0x44]
700a8d20: 4288         	cmp	r0, r1
700a8d22: d22c         	bhs	0x700a8d7e <Udma_rmAllocRxCh+0x9e> @ imm = #0x58
700a8d24: e7ff         	b	0x700a8d26 <Udma_rmAllocRxCh+0x46> @ imm = #-0x2
700a8d26: 9805         	ldr	r0, [sp, #0x14]
700a8d28: 0940         	lsrs	r0, r0, #0x5
700a8d2a: 9004         	str	r0, [sp, #0x10]
700a8d2c: 9805         	ldr	r0, [sp, #0x14]
700a8d2e: 9904         	ldr	r1, [sp, #0x10]
700a8d30: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a8d34: 9003         	str	r0, [sp, #0xc]
700a8d36: 9903         	ldr	r1, [sp, #0xc]
700a8d38: 2001         	movs	r0, #0x1
700a8d3a: 4088         	lsls	r0, r1
700a8d3c: 9002         	str	r0, [sp, #0x8]
700a8d3e: 9806         	ldr	r0, [sp, #0x18]
700a8d40: 9904         	ldr	r1, [sp, #0x10]
700a8d42: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8d46: f8d0 02fc    	ldr.w	r0, [r0, #0x2fc]
700a8d4a: 9902         	ldr	r1, [sp, #0x8]
700a8d4c: 4008         	ands	r0, r1
700a8d4e: 4288         	cmp	r0, r1
700a8d50: d110         	bne	0x700a8d74 <Udma_rmAllocRxCh+0x94> @ imm = #0x20
700a8d52: e7ff         	b	0x700a8d54 <Udma_rmAllocRxCh+0x74> @ imm = #-0x2
700a8d54: 9a02         	ldr	r2, [sp, #0x8]
700a8d56: 9806         	ldr	r0, [sp, #0x18]
700a8d58: 9904         	ldr	r1, [sp, #0x10]
700a8d5a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a8d5e: f8d1 02fc    	ldr.w	r0, [r1, #0x2fc]
700a8d62: 4390         	bics	r0, r2
700a8d64: f8c1 02fc    	str.w	r0, [r1, #0x2fc]
700a8d68: 9805         	ldr	r0, [sp, #0x14]
700a8d6a: 9900         	ldr	r1, [sp]
700a8d6c: 6c09         	ldr	r1, [r1, #0x40]
700a8d6e: 4408         	add	r0, r1
700a8d70: 9001         	str	r0, [sp, #0x4]
700a8d72: e004         	b	0x700a8d7e <Udma_rmAllocRxCh+0x9e> @ imm = #0x8
700a8d74: e7ff         	b	0x700a8d76 <Udma_rmAllocRxCh+0x96> @ imm = #-0x2
700a8d76: 9805         	ldr	r0, [sp, #0x14]
700a8d78: 3001         	adds	r0, #0x1
700a8d7a: 9005         	str	r0, [sp, #0x14]
700a8d7c: e7cd         	b	0x700a8d1a <Udma_rmAllocRxCh+0x3a> @ imm = #-0x66
700a8d7e: e038         	b	0x700a8df2 <Udma_rmAllocRxCh+0x112> @ imm = #0x70
700a8d80: 9807         	ldr	r0, [sp, #0x1c]
700a8d82: 9900         	ldr	r1, [sp]
700a8d84: 6c09         	ldr	r1, [r1, #0x40]
700a8d86: 4288         	cmp	r0, r1
700a8d88: d332         	blo	0x700a8df0 <Udma_rmAllocRxCh+0x110> @ imm = #0x64
700a8d8a: e7ff         	b	0x700a8d8c <Udma_rmAllocRxCh+0xac> @ imm = #-0x2
700a8d8c: 9807         	ldr	r0, [sp, #0x1c]
700a8d8e: 9a00         	ldr	r2, [sp]
700a8d90: 6c11         	ldr	r1, [r2, #0x40]
700a8d92: 6c52         	ldr	r2, [r2, #0x44]
700a8d94: 4411         	add	r1, r2
700a8d96: 4288         	cmp	r0, r1
700a8d98: d22a         	bhs	0x700a8df0 <Udma_rmAllocRxCh+0x110> @ imm = #0x54
700a8d9a: e7ff         	b	0x700a8d9c <Udma_rmAllocRxCh+0xbc> @ imm = #-0x2
700a8d9c: 9807         	ldr	r0, [sp, #0x1c]
700a8d9e: 9900         	ldr	r1, [sp]
700a8da0: 6c09         	ldr	r1, [r1, #0x40]
700a8da2: 1a40         	subs	r0, r0, r1
700a8da4: 9005         	str	r0, [sp, #0x14]
700a8da6: 9805         	ldr	r0, [sp, #0x14]
700a8da8: 0940         	lsrs	r0, r0, #0x5
700a8daa: 9004         	str	r0, [sp, #0x10]
700a8dac: 9805         	ldr	r0, [sp, #0x14]
700a8dae: 9904         	ldr	r1, [sp, #0x10]
700a8db0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a8db4: 9003         	str	r0, [sp, #0xc]
700a8db6: 9903         	ldr	r1, [sp, #0xc]
700a8db8: 2001         	movs	r0, #0x1
700a8dba: 4088         	lsls	r0, r1
700a8dbc: 9002         	str	r0, [sp, #0x8]
700a8dbe: 9806         	ldr	r0, [sp, #0x18]
700a8dc0: 9904         	ldr	r1, [sp, #0x10]
700a8dc2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8dc6: f8d0 02fc    	ldr.w	r0, [r0, #0x2fc]
700a8dca: 9902         	ldr	r1, [sp, #0x8]
700a8dcc: 4008         	ands	r0, r1
700a8dce: 4288         	cmp	r0, r1
700a8dd0: d10d         	bne	0x700a8dee <Udma_rmAllocRxCh+0x10e> @ imm = #0x1a
700a8dd2: e7ff         	b	0x700a8dd4 <Udma_rmAllocRxCh+0xf4> @ imm = #-0x2
700a8dd4: 9a02         	ldr	r2, [sp, #0x8]
700a8dd6: 9806         	ldr	r0, [sp, #0x18]
700a8dd8: 9904         	ldr	r1, [sp, #0x10]
700a8dda: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a8dde: f8d1 02fc    	ldr.w	r0, [r1, #0x2fc]
700a8de2: 4390         	bics	r0, r2
700a8de4: f8c1 02fc    	str.w	r0, [r1, #0x2fc]
700a8de8: 9807         	ldr	r0, [sp, #0x1c]
700a8dea: 9001         	str	r0, [sp, #0x4]
700a8dec: e7ff         	b	0x700a8dee <Udma_rmAllocRxCh+0x10e> @ imm = #-0x2
700a8dee: e7ff         	b	0x700a8df0 <Udma_rmAllocRxCh+0x110> @ imm = #-0x2
700a8df0: e7ff         	b	0x700a8df2 <Udma_rmAllocRxCh+0x112> @ imm = #-0x2
700a8df2: 9806         	ldr	r0, [sp, #0x18]
700a8df4: f500 609f    	add.w	r0, r0, #0x4f8
700a8df8: f008 ff52    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x8ea4
700a8dfc: 9801         	ldr	r0, [sp, #0x4]
700a8dfe: b008         	add	sp, #0x20
700a8e00: bd80         	pop	{r7, pc}
		...
700a8e0e: 0000         	movs	r0, r0

700a8e10 <Udma_rmAllocRxHcCh>:
700a8e10: b580         	push	{r7, lr}
700a8e12: b088         	sub	sp, #0x20
700a8e14: 9007         	str	r0, [sp, #0x1c]
700a8e16: 9106         	str	r1, [sp, #0x18]
700a8e18: 2000         	movs	r0, #0x0
700a8e1a: f6cf 70ff    	movt	r0, #0xffff
700a8e1e: 9001         	str	r0, [sp, #0x4]
700a8e20: 9806         	ldr	r0, [sp, #0x18]
700a8e22: f500 70ea    	add.w	r0, r0, #0x1d4
700a8e26: 9000         	str	r0, [sp]
700a8e28: 9806         	ldr	r0, [sp, #0x18]
700a8e2a: f500 609f    	add.w	r0, r0, #0x4f8
700a8e2e: f04f 31ff    	mov.w	r1, #0xffffffff
700a8e32: f007 fefd    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x7dfa
700a8e36: 9807         	ldr	r0, [sp, #0x1c]
700a8e38: 2101         	movs	r1, #0x1
700a8e3a: f6cf 71ff    	movt	r1, #0xffff
700a8e3e: 4288         	cmp	r0, r1
700a8e40: d136         	bne	0x700a8eb0 <Udma_rmAllocRxHcCh+0xa0> @ imm = #0x6c
700a8e42: e7ff         	b	0x700a8e44 <Udma_rmAllocRxHcCh+0x34> @ imm = #-0x2
700a8e44: 2000         	movs	r0, #0x0
700a8e46: 9005         	str	r0, [sp, #0x14]
700a8e48: e7ff         	b	0x700a8e4a <Udma_rmAllocRxHcCh+0x3a> @ imm = #-0x2
700a8e4a: 9805         	ldr	r0, [sp, #0x14]
700a8e4c: 9900         	ldr	r1, [sp]
700a8e4e: 6bc9         	ldr	r1, [r1, #0x3c]
700a8e50: 4288         	cmp	r0, r1
700a8e52: d22c         	bhs	0x700a8eae <Udma_rmAllocRxHcCh+0x9e> @ imm = #0x58
700a8e54: e7ff         	b	0x700a8e56 <Udma_rmAllocRxHcCh+0x46> @ imm = #-0x2
700a8e56: 9805         	ldr	r0, [sp, #0x14]
700a8e58: 0940         	lsrs	r0, r0, #0x5
700a8e5a: 9004         	str	r0, [sp, #0x10]
700a8e5c: 9805         	ldr	r0, [sp, #0x14]
700a8e5e: 9904         	ldr	r1, [sp, #0x10]
700a8e60: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a8e64: 9003         	str	r0, [sp, #0xc]
700a8e66: 9903         	ldr	r1, [sp, #0xc]
700a8e68: 2001         	movs	r0, #0x1
700a8e6a: 4088         	lsls	r0, r1
700a8e6c: 9002         	str	r0, [sp, #0x8]
700a8e6e: 9806         	ldr	r0, [sp, #0x18]
700a8e70: 9904         	ldr	r1, [sp, #0x10]
700a8e72: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8e76: f8d0 031c    	ldr.w	r0, [r0, #0x31c]
700a8e7a: 9902         	ldr	r1, [sp, #0x8]
700a8e7c: 4008         	ands	r0, r1
700a8e7e: 4288         	cmp	r0, r1
700a8e80: d110         	bne	0x700a8ea4 <Udma_rmAllocRxHcCh+0x94> @ imm = #0x20
700a8e82: e7ff         	b	0x700a8e84 <Udma_rmAllocRxHcCh+0x74> @ imm = #-0x2
700a8e84: 9a02         	ldr	r2, [sp, #0x8]
700a8e86: 9806         	ldr	r0, [sp, #0x18]
700a8e88: 9904         	ldr	r1, [sp, #0x10]
700a8e8a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a8e8e: f8d1 031c    	ldr.w	r0, [r1, #0x31c]
700a8e92: 4390         	bics	r0, r2
700a8e94: f8c1 031c    	str.w	r0, [r1, #0x31c]
700a8e98: 9805         	ldr	r0, [sp, #0x14]
700a8e9a: 9900         	ldr	r1, [sp]
700a8e9c: 6b89         	ldr	r1, [r1, #0x38]
700a8e9e: 4408         	add	r0, r1
700a8ea0: 9001         	str	r0, [sp, #0x4]
700a8ea2: e004         	b	0x700a8eae <Udma_rmAllocRxHcCh+0x9e> @ imm = #0x8
700a8ea4: e7ff         	b	0x700a8ea6 <Udma_rmAllocRxHcCh+0x96> @ imm = #-0x2
700a8ea6: 9805         	ldr	r0, [sp, #0x14]
700a8ea8: 3001         	adds	r0, #0x1
700a8eaa: 9005         	str	r0, [sp, #0x14]
700a8eac: e7cd         	b	0x700a8e4a <Udma_rmAllocRxHcCh+0x3a> @ imm = #-0x66
700a8eae: e038         	b	0x700a8f22 <Udma_rmAllocRxHcCh+0x112> @ imm = #0x70
700a8eb0: 9807         	ldr	r0, [sp, #0x1c]
700a8eb2: 9900         	ldr	r1, [sp]
700a8eb4: 6b89         	ldr	r1, [r1, #0x38]
700a8eb6: 4288         	cmp	r0, r1
700a8eb8: d332         	blo	0x700a8f20 <Udma_rmAllocRxHcCh+0x110> @ imm = #0x64
700a8eba: e7ff         	b	0x700a8ebc <Udma_rmAllocRxHcCh+0xac> @ imm = #-0x2
700a8ebc: 9807         	ldr	r0, [sp, #0x1c]
700a8ebe: 9a00         	ldr	r2, [sp]
700a8ec0: 6b91         	ldr	r1, [r2, #0x38]
700a8ec2: 6bd2         	ldr	r2, [r2, #0x3c]
700a8ec4: 4411         	add	r1, r2
700a8ec6: 4288         	cmp	r0, r1
700a8ec8: d22a         	bhs	0x700a8f20 <Udma_rmAllocRxHcCh+0x110> @ imm = #0x54
700a8eca: e7ff         	b	0x700a8ecc <Udma_rmAllocRxHcCh+0xbc> @ imm = #-0x2
700a8ecc: 9807         	ldr	r0, [sp, #0x1c]
700a8ece: 9900         	ldr	r1, [sp]
700a8ed0: 6b89         	ldr	r1, [r1, #0x38]
700a8ed2: 1a40         	subs	r0, r0, r1
700a8ed4: 9005         	str	r0, [sp, #0x14]
700a8ed6: 9805         	ldr	r0, [sp, #0x14]
700a8ed8: 0940         	lsrs	r0, r0, #0x5
700a8eda: 9004         	str	r0, [sp, #0x10]
700a8edc: 9805         	ldr	r0, [sp, #0x14]
700a8ede: 9904         	ldr	r1, [sp, #0x10]
700a8ee0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a8ee4: 9003         	str	r0, [sp, #0xc]
700a8ee6: 9903         	ldr	r1, [sp, #0xc]
700a8ee8: 2001         	movs	r0, #0x1
700a8eea: 4088         	lsls	r0, r1
700a8eec: 9002         	str	r0, [sp, #0x8]
700a8eee: 9806         	ldr	r0, [sp, #0x18]
700a8ef0: 9904         	ldr	r1, [sp, #0x10]
700a8ef2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8ef6: f8d0 031c    	ldr.w	r0, [r0, #0x31c]
700a8efa: 9902         	ldr	r1, [sp, #0x8]
700a8efc: 4008         	ands	r0, r1
700a8efe: 4288         	cmp	r0, r1
700a8f00: d10d         	bne	0x700a8f1e <Udma_rmAllocRxHcCh+0x10e> @ imm = #0x1a
700a8f02: e7ff         	b	0x700a8f04 <Udma_rmAllocRxHcCh+0xf4> @ imm = #-0x2
700a8f04: 9a02         	ldr	r2, [sp, #0x8]
700a8f06: 9806         	ldr	r0, [sp, #0x18]
700a8f08: 9904         	ldr	r1, [sp, #0x10]
700a8f0a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a8f0e: f8d1 031c    	ldr.w	r0, [r1, #0x31c]
700a8f12: 4390         	bics	r0, r2
700a8f14: f8c1 031c    	str.w	r0, [r1, #0x31c]
700a8f18: 9807         	ldr	r0, [sp, #0x1c]
700a8f1a: 9001         	str	r0, [sp, #0x4]
700a8f1c: e7ff         	b	0x700a8f1e <Udma_rmAllocRxHcCh+0x10e> @ imm = #-0x2
700a8f1e: e7ff         	b	0x700a8f20 <Udma_rmAllocRxHcCh+0x110> @ imm = #-0x2
700a8f20: e7ff         	b	0x700a8f22 <Udma_rmAllocRxHcCh+0x112> @ imm = #-0x2
700a8f22: 9806         	ldr	r0, [sp, #0x18]
700a8f24: f500 609f    	add.w	r0, r0, #0x4f8
700a8f28: f008 feba    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x8d74
700a8f2c: 9801         	ldr	r0, [sp, #0x4]
700a8f2e: b008         	add	sp, #0x20
700a8f30: bd80         	pop	{r7, pc}
		...
700a8f3e: 0000         	movs	r0, r0

700a8f40 <Udma_rmAllocRxUhcCh>:
700a8f40: b580         	push	{r7, lr}
700a8f42: b088         	sub	sp, #0x20
700a8f44: 9007         	str	r0, [sp, #0x1c]
700a8f46: 9106         	str	r1, [sp, #0x18]
700a8f48: 2000         	movs	r0, #0x0
700a8f4a: f6cf 70ff    	movt	r0, #0xffff
700a8f4e: 9001         	str	r0, [sp, #0x4]
700a8f50: 9806         	ldr	r0, [sp, #0x18]
700a8f52: f500 70ea    	add.w	r0, r0, #0x1d4
700a8f56: 9000         	str	r0, [sp]
700a8f58: 9806         	ldr	r0, [sp, #0x18]
700a8f5a: f500 609f    	add.w	r0, r0, #0x4f8
700a8f5e: f04f 31ff    	mov.w	r1, #0xffffffff
700a8f62: f007 fe65    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x7cca
700a8f66: 9807         	ldr	r0, [sp, #0x1c]
700a8f68: 2101         	movs	r1, #0x1
700a8f6a: f6cf 71ff    	movt	r1, #0xffff
700a8f6e: 4288         	cmp	r0, r1
700a8f70: d136         	bne	0x700a8fe0 <Udma_rmAllocRxUhcCh+0xa0> @ imm = #0x6c
700a8f72: e7ff         	b	0x700a8f74 <Udma_rmAllocRxUhcCh+0x34> @ imm = #-0x2
700a8f74: 2000         	movs	r0, #0x0
700a8f76: 9005         	str	r0, [sp, #0x14]
700a8f78: e7ff         	b	0x700a8f7a <Udma_rmAllocRxUhcCh+0x3a> @ imm = #-0x2
700a8f7a: 9805         	ldr	r0, [sp, #0x14]
700a8f7c: 9900         	ldr	r1, [sp]
700a8f7e: 6b49         	ldr	r1, [r1, #0x34]
700a8f80: 4288         	cmp	r0, r1
700a8f82: d22c         	bhs	0x700a8fde <Udma_rmAllocRxUhcCh+0x9e> @ imm = #0x58
700a8f84: e7ff         	b	0x700a8f86 <Udma_rmAllocRxUhcCh+0x46> @ imm = #-0x2
700a8f86: 9805         	ldr	r0, [sp, #0x14]
700a8f88: 0940         	lsrs	r0, r0, #0x5
700a8f8a: 9004         	str	r0, [sp, #0x10]
700a8f8c: 9805         	ldr	r0, [sp, #0x14]
700a8f8e: 9904         	ldr	r1, [sp, #0x10]
700a8f90: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a8f94: 9003         	str	r0, [sp, #0xc]
700a8f96: 9903         	ldr	r1, [sp, #0xc]
700a8f98: 2001         	movs	r0, #0x1
700a8f9a: 4088         	lsls	r0, r1
700a8f9c: 9002         	str	r0, [sp, #0x8]
700a8f9e: 9806         	ldr	r0, [sp, #0x18]
700a8fa0: 9904         	ldr	r1, [sp, #0x10]
700a8fa2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a8fa6: f8d0 0320    	ldr.w	r0, [r0, #0x320]
700a8faa: 9902         	ldr	r1, [sp, #0x8]
700a8fac: 4008         	ands	r0, r1
700a8fae: 4288         	cmp	r0, r1
700a8fb0: d110         	bne	0x700a8fd4 <Udma_rmAllocRxUhcCh+0x94> @ imm = #0x20
700a8fb2: e7ff         	b	0x700a8fb4 <Udma_rmAllocRxUhcCh+0x74> @ imm = #-0x2
700a8fb4: 9a02         	ldr	r2, [sp, #0x8]
700a8fb6: 9806         	ldr	r0, [sp, #0x18]
700a8fb8: 9904         	ldr	r1, [sp, #0x10]
700a8fba: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a8fbe: f8d1 0320    	ldr.w	r0, [r1, #0x320]
700a8fc2: 4390         	bics	r0, r2
700a8fc4: f8c1 0320    	str.w	r0, [r1, #0x320]
700a8fc8: 9805         	ldr	r0, [sp, #0x14]
700a8fca: 9900         	ldr	r1, [sp]
700a8fcc: 6b09         	ldr	r1, [r1, #0x30]
700a8fce: 4408         	add	r0, r1
700a8fd0: 9001         	str	r0, [sp, #0x4]
700a8fd2: e004         	b	0x700a8fde <Udma_rmAllocRxUhcCh+0x9e> @ imm = #0x8
700a8fd4: e7ff         	b	0x700a8fd6 <Udma_rmAllocRxUhcCh+0x96> @ imm = #-0x2
700a8fd6: 9805         	ldr	r0, [sp, #0x14]
700a8fd8: 3001         	adds	r0, #0x1
700a8fda: 9005         	str	r0, [sp, #0x14]
700a8fdc: e7cd         	b	0x700a8f7a <Udma_rmAllocRxUhcCh+0x3a> @ imm = #-0x66
700a8fde: e038         	b	0x700a9052 <Udma_rmAllocRxUhcCh+0x112> @ imm = #0x70
700a8fe0: 9807         	ldr	r0, [sp, #0x1c]
700a8fe2: 9900         	ldr	r1, [sp]
700a8fe4: 6b09         	ldr	r1, [r1, #0x30]
700a8fe6: 4288         	cmp	r0, r1
700a8fe8: d332         	blo	0x700a9050 <Udma_rmAllocRxUhcCh+0x110> @ imm = #0x64
700a8fea: e7ff         	b	0x700a8fec <Udma_rmAllocRxUhcCh+0xac> @ imm = #-0x2
700a8fec: 9807         	ldr	r0, [sp, #0x1c]
700a8fee: 9a00         	ldr	r2, [sp]
700a8ff0: 6b11         	ldr	r1, [r2, #0x30]
700a8ff2: 6b52         	ldr	r2, [r2, #0x34]
700a8ff4: 4411         	add	r1, r2
700a8ff6: 4288         	cmp	r0, r1
700a8ff8: d22a         	bhs	0x700a9050 <Udma_rmAllocRxUhcCh+0x110> @ imm = #0x54
700a8ffa: e7ff         	b	0x700a8ffc <Udma_rmAllocRxUhcCh+0xbc> @ imm = #-0x2
700a8ffc: 9807         	ldr	r0, [sp, #0x1c]
700a8ffe: 9900         	ldr	r1, [sp]
700a9000: 6b09         	ldr	r1, [r1, #0x30]
700a9002: 1a40         	subs	r0, r0, r1
700a9004: 9005         	str	r0, [sp, #0x14]
700a9006: 9805         	ldr	r0, [sp, #0x14]
700a9008: 0940         	lsrs	r0, r0, #0x5
700a900a: 9004         	str	r0, [sp, #0x10]
700a900c: 9805         	ldr	r0, [sp, #0x14]
700a900e: 9904         	ldr	r1, [sp, #0x10]
700a9010: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a9014: 9003         	str	r0, [sp, #0xc]
700a9016: 9903         	ldr	r1, [sp, #0xc]
700a9018: 2001         	movs	r0, #0x1
700a901a: 4088         	lsls	r0, r1
700a901c: 9002         	str	r0, [sp, #0x8]
700a901e: 9806         	ldr	r0, [sp, #0x18]
700a9020: 9904         	ldr	r1, [sp, #0x10]
700a9022: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a9026: f8d0 0320    	ldr.w	r0, [r0, #0x320]
700a902a: 9902         	ldr	r1, [sp, #0x8]
700a902c: 4008         	ands	r0, r1
700a902e: 4288         	cmp	r0, r1
700a9030: d10d         	bne	0x700a904e <Udma_rmAllocRxUhcCh+0x10e> @ imm = #0x1a
700a9032: e7ff         	b	0x700a9034 <Udma_rmAllocRxUhcCh+0xf4> @ imm = #-0x2
700a9034: 9a02         	ldr	r2, [sp, #0x8]
700a9036: 9806         	ldr	r0, [sp, #0x18]
700a9038: 9904         	ldr	r1, [sp, #0x10]
700a903a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a903e: f8d1 0320    	ldr.w	r0, [r1, #0x320]
700a9042: 4390         	bics	r0, r2
700a9044: f8c1 0320    	str.w	r0, [r1, #0x320]
700a9048: 9807         	ldr	r0, [sp, #0x1c]
700a904a: 9001         	str	r0, [sp, #0x4]
700a904c: e7ff         	b	0x700a904e <Udma_rmAllocRxUhcCh+0x10e> @ imm = #-0x2
700a904e: e7ff         	b	0x700a9050 <Udma_rmAllocRxUhcCh+0x110> @ imm = #-0x2
700a9050: e7ff         	b	0x700a9052 <Udma_rmAllocRxUhcCh+0x112> @ imm = #-0x2
700a9052: 9806         	ldr	r0, [sp, #0x18]
700a9054: f500 609f    	add.w	r0, r0, #0x4f8
700a9058: f008 fe22    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x8c44
700a905c: 9801         	ldr	r0, [sp, #0x4]
700a905e: b008         	add	sp, #0x20
700a9060: bd80         	pop	{r7, pc}
		...
700a906e: 0000         	movs	r0, r0

700a9070 <Udma_rmAllocTxCh>:
700a9070: b580         	push	{r7, lr}
700a9072: b088         	sub	sp, #0x20
700a9074: 9007         	str	r0, [sp, #0x1c]
700a9076: 9106         	str	r1, [sp, #0x18]
700a9078: 2000         	movs	r0, #0x0
700a907a: f6cf 70ff    	movt	r0, #0xffff
700a907e: 9001         	str	r0, [sp, #0x4]
700a9080: 9806         	ldr	r0, [sp, #0x18]
700a9082: f500 70ea    	add.w	r0, r0, #0x1d4
700a9086: 9000         	str	r0, [sp]
700a9088: 9806         	ldr	r0, [sp, #0x18]
700a908a: f500 609f    	add.w	r0, r0, #0x4f8
700a908e: f04f 31ff    	mov.w	r1, #0xffffffff
700a9092: f007 fdcd    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x7b9a
700a9096: 9807         	ldr	r0, [sp, #0x1c]
700a9098: 2101         	movs	r1, #0x1
700a909a: f6cf 71ff    	movt	r1, #0xffff
700a909e: 4288         	cmp	r0, r1
700a90a0: d136         	bne	0x700a9110 <Udma_rmAllocTxCh+0xa0> @ imm = #0x6c
700a90a2: e7ff         	b	0x700a90a4 <Udma_rmAllocTxCh+0x34> @ imm = #-0x2
700a90a4: 2000         	movs	r0, #0x0
700a90a6: 9005         	str	r0, [sp, #0x14]
700a90a8: e7ff         	b	0x700a90aa <Udma_rmAllocTxCh+0x3a> @ imm = #-0x2
700a90aa: 9805         	ldr	r0, [sp, #0x14]
700a90ac: 9900         	ldr	r1, [sp]
700a90ae: 6ac9         	ldr	r1, [r1, #0x2c]
700a90b0: 4288         	cmp	r0, r1
700a90b2: d22c         	bhs	0x700a910e <Udma_rmAllocTxCh+0x9e> @ imm = #0x58
700a90b4: e7ff         	b	0x700a90b6 <Udma_rmAllocTxCh+0x46> @ imm = #-0x2
700a90b6: 9805         	ldr	r0, [sp, #0x14]
700a90b8: 0940         	lsrs	r0, r0, #0x5
700a90ba: 9004         	str	r0, [sp, #0x10]
700a90bc: 9805         	ldr	r0, [sp, #0x14]
700a90be: 9904         	ldr	r1, [sp, #0x10]
700a90c0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a90c4: 9003         	str	r0, [sp, #0xc]
700a90c6: 9903         	ldr	r1, [sp, #0xc]
700a90c8: 2001         	movs	r0, #0x1
700a90ca: 4088         	lsls	r0, r1
700a90cc: 9002         	str	r0, [sp, #0x8]
700a90ce: 9806         	ldr	r0, [sp, #0x18]
700a90d0: 9904         	ldr	r1, [sp, #0x10]
700a90d2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a90d6: f8d0 02d4    	ldr.w	r0, [r0, #0x2d4]
700a90da: 9902         	ldr	r1, [sp, #0x8]
700a90dc: 4008         	ands	r0, r1
700a90de: 4288         	cmp	r0, r1
700a90e0: d110         	bne	0x700a9104 <Udma_rmAllocTxCh+0x94> @ imm = #0x20
700a90e2: e7ff         	b	0x700a90e4 <Udma_rmAllocTxCh+0x74> @ imm = #-0x2
700a90e4: 9a02         	ldr	r2, [sp, #0x8]
700a90e6: 9806         	ldr	r0, [sp, #0x18]
700a90e8: 9904         	ldr	r1, [sp, #0x10]
700a90ea: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a90ee: f8d1 02d4    	ldr.w	r0, [r1, #0x2d4]
700a90f2: 4390         	bics	r0, r2
700a90f4: f8c1 02d4    	str.w	r0, [r1, #0x2d4]
700a90f8: 9805         	ldr	r0, [sp, #0x14]
700a90fa: 9900         	ldr	r1, [sp]
700a90fc: 6a89         	ldr	r1, [r1, #0x28]
700a90fe: 4408         	add	r0, r1
700a9100: 9001         	str	r0, [sp, #0x4]
700a9102: e004         	b	0x700a910e <Udma_rmAllocTxCh+0x9e> @ imm = #0x8
700a9104: e7ff         	b	0x700a9106 <Udma_rmAllocTxCh+0x96> @ imm = #-0x2
700a9106: 9805         	ldr	r0, [sp, #0x14]
700a9108: 3001         	adds	r0, #0x1
700a910a: 9005         	str	r0, [sp, #0x14]
700a910c: e7cd         	b	0x700a90aa <Udma_rmAllocTxCh+0x3a> @ imm = #-0x66
700a910e: e038         	b	0x700a9182 <Udma_rmAllocTxCh+0x112> @ imm = #0x70
700a9110: 9807         	ldr	r0, [sp, #0x1c]
700a9112: 9900         	ldr	r1, [sp]
700a9114: 6a89         	ldr	r1, [r1, #0x28]
700a9116: 4288         	cmp	r0, r1
700a9118: d332         	blo	0x700a9180 <Udma_rmAllocTxCh+0x110> @ imm = #0x64
700a911a: e7ff         	b	0x700a911c <Udma_rmAllocTxCh+0xac> @ imm = #-0x2
700a911c: 9807         	ldr	r0, [sp, #0x1c]
700a911e: 9a00         	ldr	r2, [sp]
700a9120: 6a91         	ldr	r1, [r2, #0x28]
700a9122: 6ad2         	ldr	r2, [r2, #0x2c]
700a9124: 4411         	add	r1, r2
700a9126: 4288         	cmp	r0, r1
700a9128: d22a         	bhs	0x700a9180 <Udma_rmAllocTxCh+0x110> @ imm = #0x54
700a912a: e7ff         	b	0x700a912c <Udma_rmAllocTxCh+0xbc> @ imm = #-0x2
700a912c: 9807         	ldr	r0, [sp, #0x1c]
700a912e: 9900         	ldr	r1, [sp]
700a9130: 6a89         	ldr	r1, [r1, #0x28]
700a9132: 1a40         	subs	r0, r0, r1
700a9134: 9005         	str	r0, [sp, #0x14]
700a9136: 9805         	ldr	r0, [sp, #0x14]
700a9138: 0940         	lsrs	r0, r0, #0x5
700a913a: 9004         	str	r0, [sp, #0x10]
700a913c: 9805         	ldr	r0, [sp, #0x14]
700a913e: 9904         	ldr	r1, [sp, #0x10]
700a9140: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a9144: 9003         	str	r0, [sp, #0xc]
700a9146: 9903         	ldr	r1, [sp, #0xc]
700a9148: 2001         	movs	r0, #0x1
700a914a: 4088         	lsls	r0, r1
700a914c: 9002         	str	r0, [sp, #0x8]
700a914e: 9806         	ldr	r0, [sp, #0x18]
700a9150: 9904         	ldr	r1, [sp, #0x10]
700a9152: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a9156: f8d0 02d4    	ldr.w	r0, [r0, #0x2d4]
700a915a: 9902         	ldr	r1, [sp, #0x8]
700a915c: 4008         	ands	r0, r1
700a915e: 4288         	cmp	r0, r1
700a9160: d10d         	bne	0x700a917e <Udma_rmAllocTxCh+0x10e> @ imm = #0x1a
700a9162: e7ff         	b	0x700a9164 <Udma_rmAllocTxCh+0xf4> @ imm = #-0x2
700a9164: 9a02         	ldr	r2, [sp, #0x8]
700a9166: 9806         	ldr	r0, [sp, #0x18]
700a9168: 9904         	ldr	r1, [sp, #0x10]
700a916a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a916e: f8d1 02d4    	ldr.w	r0, [r1, #0x2d4]
700a9172: 4390         	bics	r0, r2
700a9174: f8c1 02d4    	str.w	r0, [r1, #0x2d4]
700a9178: 9807         	ldr	r0, [sp, #0x1c]
700a917a: 9001         	str	r0, [sp, #0x4]
700a917c: e7ff         	b	0x700a917e <Udma_rmAllocTxCh+0x10e> @ imm = #-0x2
700a917e: e7ff         	b	0x700a9180 <Udma_rmAllocTxCh+0x110> @ imm = #-0x2
700a9180: e7ff         	b	0x700a9182 <Udma_rmAllocTxCh+0x112> @ imm = #-0x2
700a9182: 9806         	ldr	r0, [sp, #0x18]
700a9184: f500 609f    	add.w	r0, r0, #0x4f8
700a9188: f008 fd8a    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x8b14
700a918c: 9801         	ldr	r0, [sp, #0x4]
700a918e: b008         	add	sp, #0x20
700a9190: bd80         	pop	{r7, pc}
		...
700a919e: 0000         	movs	r0, r0

700a91a0 <Udma_rmAllocTxHcCh>:
700a91a0: b580         	push	{r7, lr}
700a91a2: b088         	sub	sp, #0x20
700a91a4: 9007         	str	r0, [sp, #0x1c]
700a91a6: 9106         	str	r1, [sp, #0x18]
700a91a8: 2000         	movs	r0, #0x0
700a91aa: f6cf 70ff    	movt	r0, #0xffff
700a91ae: 9001         	str	r0, [sp, #0x4]
700a91b0: 9806         	ldr	r0, [sp, #0x18]
700a91b2: f500 70ea    	add.w	r0, r0, #0x1d4
700a91b6: 9000         	str	r0, [sp]
700a91b8: 9806         	ldr	r0, [sp, #0x18]
700a91ba: f500 609f    	add.w	r0, r0, #0x4f8
700a91be: f04f 31ff    	mov.w	r1, #0xffffffff
700a91c2: f007 fd35    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x7a6a
700a91c6: 9807         	ldr	r0, [sp, #0x1c]
700a91c8: 2101         	movs	r1, #0x1
700a91ca: f6cf 71ff    	movt	r1, #0xffff
700a91ce: 4288         	cmp	r0, r1
700a91d0: d136         	bne	0x700a9240 <Udma_rmAllocTxHcCh+0xa0> @ imm = #0x6c
700a91d2: e7ff         	b	0x700a91d4 <Udma_rmAllocTxHcCh+0x34> @ imm = #-0x2
700a91d4: 2000         	movs	r0, #0x0
700a91d6: 9005         	str	r0, [sp, #0x14]
700a91d8: e7ff         	b	0x700a91da <Udma_rmAllocTxHcCh+0x3a> @ imm = #-0x2
700a91da: 9805         	ldr	r0, [sp, #0x14]
700a91dc: 9900         	ldr	r1, [sp]
700a91de: 6a49         	ldr	r1, [r1, #0x24]
700a91e0: 4288         	cmp	r0, r1
700a91e2: d22c         	bhs	0x700a923e <Udma_rmAllocTxHcCh+0x9e> @ imm = #0x58
700a91e4: e7ff         	b	0x700a91e6 <Udma_rmAllocTxHcCh+0x46> @ imm = #-0x2
700a91e6: 9805         	ldr	r0, [sp, #0x14]
700a91e8: 0940         	lsrs	r0, r0, #0x5
700a91ea: 9004         	str	r0, [sp, #0x10]
700a91ec: 9805         	ldr	r0, [sp, #0x14]
700a91ee: 9904         	ldr	r1, [sp, #0x10]
700a91f0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a91f4: 9003         	str	r0, [sp, #0xc]
700a91f6: 9903         	ldr	r1, [sp, #0xc]
700a91f8: 2001         	movs	r0, #0x1
700a91fa: 4088         	lsls	r0, r1
700a91fc: 9002         	str	r0, [sp, #0x8]
700a91fe: 9806         	ldr	r0, [sp, #0x18]
700a9200: 9904         	ldr	r1, [sp, #0x10]
700a9202: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a9206: f8d0 02f4    	ldr.w	r0, [r0, #0x2f4]
700a920a: 9902         	ldr	r1, [sp, #0x8]
700a920c: 4008         	ands	r0, r1
700a920e: 4288         	cmp	r0, r1
700a9210: d110         	bne	0x700a9234 <Udma_rmAllocTxHcCh+0x94> @ imm = #0x20
700a9212: e7ff         	b	0x700a9214 <Udma_rmAllocTxHcCh+0x74> @ imm = #-0x2
700a9214: 9a02         	ldr	r2, [sp, #0x8]
700a9216: 9806         	ldr	r0, [sp, #0x18]
700a9218: 9904         	ldr	r1, [sp, #0x10]
700a921a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a921e: f8d1 02f4    	ldr.w	r0, [r1, #0x2f4]
700a9222: 4390         	bics	r0, r2
700a9224: f8c1 02f4    	str.w	r0, [r1, #0x2f4]
700a9228: 9805         	ldr	r0, [sp, #0x14]
700a922a: 9900         	ldr	r1, [sp]
700a922c: 6a09         	ldr	r1, [r1, #0x20]
700a922e: 4408         	add	r0, r1
700a9230: 9001         	str	r0, [sp, #0x4]
700a9232: e004         	b	0x700a923e <Udma_rmAllocTxHcCh+0x9e> @ imm = #0x8
700a9234: e7ff         	b	0x700a9236 <Udma_rmAllocTxHcCh+0x96> @ imm = #-0x2
700a9236: 9805         	ldr	r0, [sp, #0x14]
700a9238: 3001         	adds	r0, #0x1
700a923a: 9005         	str	r0, [sp, #0x14]
700a923c: e7cd         	b	0x700a91da <Udma_rmAllocTxHcCh+0x3a> @ imm = #-0x66
700a923e: e038         	b	0x700a92b2 <Udma_rmAllocTxHcCh+0x112> @ imm = #0x70
700a9240: 9807         	ldr	r0, [sp, #0x1c]
700a9242: 9900         	ldr	r1, [sp]
700a9244: 6a09         	ldr	r1, [r1, #0x20]
700a9246: 4288         	cmp	r0, r1
700a9248: d332         	blo	0x700a92b0 <Udma_rmAllocTxHcCh+0x110> @ imm = #0x64
700a924a: e7ff         	b	0x700a924c <Udma_rmAllocTxHcCh+0xac> @ imm = #-0x2
700a924c: 9807         	ldr	r0, [sp, #0x1c]
700a924e: 9a00         	ldr	r2, [sp]
700a9250: 6a11         	ldr	r1, [r2, #0x20]
700a9252: 6a52         	ldr	r2, [r2, #0x24]
700a9254: 4411         	add	r1, r2
700a9256: 4288         	cmp	r0, r1
700a9258: d22a         	bhs	0x700a92b0 <Udma_rmAllocTxHcCh+0x110> @ imm = #0x54
700a925a: e7ff         	b	0x700a925c <Udma_rmAllocTxHcCh+0xbc> @ imm = #-0x2
700a925c: 9807         	ldr	r0, [sp, #0x1c]
700a925e: 9900         	ldr	r1, [sp]
700a9260: 6a09         	ldr	r1, [r1, #0x20]
700a9262: 1a40         	subs	r0, r0, r1
700a9264: 9005         	str	r0, [sp, #0x14]
700a9266: 9805         	ldr	r0, [sp, #0x14]
700a9268: 0940         	lsrs	r0, r0, #0x5
700a926a: 9004         	str	r0, [sp, #0x10]
700a926c: 9805         	ldr	r0, [sp, #0x14]
700a926e: 9904         	ldr	r1, [sp, #0x10]
700a9270: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a9274: 9003         	str	r0, [sp, #0xc]
700a9276: 9903         	ldr	r1, [sp, #0xc]
700a9278: 2001         	movs	r0, #0x1
700a927a: 4088         	lsls	r0, r1
700a927c: 9002         	str	r0, [sp, #0x8]
700a927e: 9806         	ldr	r0, [sp, #0x18]
700a9280: 9904         	ldr	r1, [sp, #0x10]
700a9282: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a9286: f8d0 02f4    	ldr.w	r0, [r0, #0x2f4]
700a928a: 9902         	ldr	r1, [sp, #0x8]
700a928c: 4008         	ands	r0, r1
700a928e: 4288         	cmp	r0, r1
700a9290: d10d         	bne	0x700a92ae <Udma_rmAllocTxHcCh+0x10e> @ imm = #0x1a
700a9292: e7ff         	b	0x700a9294 <Udma_rmAllocTxHcCh+0xf4> @ imm = #-0x2
700a9294: 9a02         	ldr	r2, [sp, #0x8]
700a9296: 9806         	ldr	r0, [sp, #0x18]
700a9298: 9904         	ldr	r1, [sp, #0x10]
700a929a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a929e: f8d1 02f4    	ldr.w	r0, [r1, #0x2f4]
700a92a2: 4390         	bics	r0, r2
700a92a4: f8c1 02f4    	str.w	r0, [r1, #0x2f4]
700a92a8: 9807         	ldr	r0, [sp, #0x1c]
700a92aa: 9001         	str	r0, [sp, #0x4]
700a92ac: e7ff         	b	0x700a92ae <Udma_rmAllocTxHcCh+0x10e> @ imm = #-0x2
700a92ae: e7ff         	b	0x700a92b0 <Udma_rmAllocTxHcCh+0x110> @ imm = #-0x2
700a92b0: e7ff         	b	0x700a92b2 <Udma_rmAllocTxHcCh+0x112> @ imm = #-0x2
700a92b2: 9806         	ldr	r0, [sp, #0x18]
700a92b4: f500 609f    	add.w	r0, r0, #0x4f8
700a92b8: f008 fcf2    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x89e4
700a92bc: 9801         	ldr	r0, [sp, #0x4]
700a92be: b008         	add	sp, #0x20
700a92c0: bd80         	pop	{r7, pc}
		...
700a92ce: 0000         	movs	r0, r0

700a92d0 <Udma_rmAllocTxUhcCh>:
700a92d0: b580         	push	{r7, lr}
700a92d2: b088         	sub	sp, #0x20
700a92d4: 9007         	str	r0, [sp, #0x1c]
700a92d6: 9106         	str	r1, [sp, #0x18]
700a92d8: 2000         	movs	r0, #0x0
700a92da: f6cf 70ff    	movt	r0, #0xffff
700a92de: 9001         	str	r0, [sp, #0x4]
700a92e0: 9806         	ldr	r0, [sp, #0x18]
700a92e2: f500 70ea    	add.w	r0, r0, #0x1d4
700a92e6: 9000         	str	r0, [sp]
700a92e8: 9806         	ldr	r0, [sp, #0x18]
700a92ea: f500 609f    	add.w	r0, r0, #0x4f8
700a92ee: f04f 31ff    	mov.w	r1, #0xffffffff
700a92f2: f007 fc9d    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x793a
700a92f6: 9807         	ldr	r0, [sp, #0x1c]
700a92f8: 2101         	movs	r1, #0x1
700a92fa: f6cf 71ff    	movt	r1, #0xffff
700a92fe: 4288         	cmp	r0, r1
700a9300: d136         	bne	0x700a9370 <Udma_rmAllocTxUhcCh+0xa0> @ imm = #0x6c
700a9302: e7ff         	b	0x700a9304 <Udma_rmAllocTxUhcCh+0x34> @ imm = #-0x2
700a9304: 2000         	movs	r0, #0x0
700a9306: 9005         	str	r0, [sp, #0x14]
700a9308: e7ff         	b	0x700a930a <Udma_rmAllocTxUhcCh+0x3a> @ imm = #-0x2
700a930a: 9805         	ldr	r0, [sp, #0x14]
700a930c: 9900         	ldr	r1, [sp]
700a930e: 69c9         	ldr	r1, [r1, #0x1c]
700a9310: 4288         	cmp	r0, r1
700a9312: d22c         	bhs	0x700a936e <Udma_rmAllocTxUhcCh+0x9e> @ imm = #0x58
700a9314: e7ff         	b	0x700a9316 <Udma_rmAllocTxUhcCh+0x46> @ imm = #-0x2
700a9316: 9805         	ldr	r0, [sp, #0x14]
700a9318: 0940         	lsrs	r0, r0, #0x5
700a931a: 9004         	str	r0, [sp, #0x10]
700a931c: 9805         	ldr	r0, [sp, #0x14]
700a931e: 9904         	ldr	r1, [sp, #0x10]
700a9320: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a9324: 9003         	str	r0, [sp, #0xc]
700a9326: 9903         	ldr	r1, [sp, #0xc]
700a9328: 2001         	movs	r0, #0x1
700a932a: 4088         	lsls	r0, r1
700a932c: 9002         	str	r0, [sp, #0x8]
700a932e: 9806         	ldr	r0, [sp, #0x18]
700a9330: 9904         	ldr	r1, [sp, #0x10]
700a9332: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a9336: f8d0 02f8    	ldr.w	r0, [r0, #0x2f8]
700a933a: 9902         	ldr	r1, [sp, #0x8]
700a933c: 4008         	ands	r0, r1
700a933e: 4288         	cmp	r0, r1
700a9340: d110         	bne	0x700a9364 <Udma_rmAllocTxUhcCh+0x94> @ imm = #0x20
700a9342: e7ff         	b	0x700a9344 <Udma_rmAllocTxUhcCh+0x74> @ imm = #-0x2
700a9344: 9a02         	ldr	r2, [sp, #0x8]
700a9346: 9806         	ldr	r0, [sp, #0x18]
700a9348: 9904         	ldr	r1, [sp, #0x10]
700a934a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a934e: f8d1 02f8    	ldr.w	r0, [r1, #0x2f8]
700a9352: 4390         	bics	r0, r2
700a9354: f8c1 02f8    	str.w	r0, [r1, #0x2f8]
700a9358: 9805         	ldr	r0, [sp, #0x14]
700a935a: 9900         	ldr	r1, [sp]
700a935c: 6989         	ldr	r1, [r1, #0x18]
700a935e: 4408         	add	r0, r1
700a9360: 9001         	str	r0, [sp, #0x4]
700a9362: e004         	b	0x700a936e <Udma_rmAllocTxUhcCh+0x9e> @ imm = #0x8
700a9364: e7ff         	b	0x700a9366 <Udma_rmAllocTxUhcCh+0x96> @ imm = #-0x2
700a9366: 9805         	ldr	r0, [sp, #0x14]
700a9368: 3001         	adds	r0, #0x1
700a936a: 9005         	str	r0, [sp, #0x14]
700a936c: e7cd         	b	0x700a930a <Udma_rmAllocTxUhcCh+0x3a> @ imm = #-0x66
700a936e: e038         	b	0x700a93e2 <Udma_rmAllocTxUhcCh+0x112> @ imm = #0x70
700a9370: 9807         	ldr	r0, [sp, #0x1c]
700a9372: 9900         	ldr	r1, [sp]
700a9374: 6989         	ldr	r1, [r1, #0x18]
700a9376: 4288         	cmp	r0, r1
700a9378: d332         	blo	0x700a93e0 <Udma_rmAllocTxUhcCh+0x110> @ imm = #0x64
700a937a: e7ff         	b	0x700a937c <Udma_rmAllocTxUhcCh+0xac> @ imm = #-0x2
700a937c: 9807         	ldr	r0, [sp, #0x1c]
700a937e: 9a00         	ldr	r2, [sp]
700a9380: 6991         	ldr	r1, [r2, #0x18]
700a9382: 69d2         	ldr	r2, [r2, #0x1c]
700a9384: 4411         	add	r1, r2
700a9386: 4288         	cmp	r0, r1
700a9388: d22a         	bhs	0x700a93e0 <Udma_rmAllocTxUhcCh+0x110> @ imm = #0x54
700a938a: e7ff         	b	0x700a938c <Udma_rmAllocTxUhcCh+0xbc> @ imm = #-0x2
700a938c: 9807         	ldr	r0, [sp, #0x1c]
700a938e: 9900         	ldr	r1, [sp]
700a9390: 6989         	ldr	r1, [r1, #0x18]
700a9392: 1a40         	subs	r0, r0, r1
700a9394: 9005         	str	r0, [sp, #0x14]
700a9396: 9805         	ldr	r0, [sp, #0x14]
700a9398: 0940         	lsrs	r0, r0, #0x5
700a939a: 9004         	str	r0, [sp, #0x10]
700a939c: 9805         	ldr	r0, [sp, #0x14]
700a939e: 9904         	ldr	r1, [sp, #0x10]
700a93a0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700a93a4: 9003         	str	r0, [sp, #0xc]
700a93a6: 9903         	ldr	r1, [sp, #0xc]
700a93a8: 2001         	movs	r0, #0x1
700a93aa: 4088         	lsls	r0, r1
700a93ac: 9002         	str	r0, [sp, #0x8]
700a93ae: 9806         	ldr	r0, [sp, #0x18]
700a93b0: 9904         	ldr	r1, [sp, #0x10]
700a93b2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700a93b6: f8d0 02f8    	ldr.w	r0, [r0, #0x2f8]
700a93ba: 9902         	ldr	r1, [sp, #0x8]
700a93bc: 4008         	ands	r0, r1
700a93be: 4288         	cmp	r0, r1
700a93c0: d10d         	bne	0x700a93de <Udma_rmAllocTxUhcCh+0x10e> @ imm = #0x1a
700a93c2: e7ff         	b	0x700a93c4 <Udma_rmAllocTxUhcCh+0xf4> @ imm = #-0x2
700a93c4: 9a02         	ldr	r2, [sp, #0x8]
700a93c6: 9806         	ldr	r0, [sp, #0x18]
700a93c8: 9904         	ldr	r1, [sp, #0x10]
700a93ca: eb00 0181    	add.w	r1, r0, r1, lsl #2
700a93ce: f8d1 02f8    	ldr.w	r0, [r1, #0x2f8]
700a93d2: 4390         	bics	r0, r2
700a93d4: f8c1 02f8    	str.w	r0, [r1, #0x2f8]
700a93d8: 9807         	ldr	r0, [sp, #0x1c]
700a93da: 9001         	str	r0, [sp, #0x4]
700a93dc: e7ff         	b	0x700a93de <Udma_rmAllocTxUhcCh+0x10e> @ imm = #-0x2
700a93de: e7ff         	b	0x700a93e0 <Udma_rmAllocTxUhcCh+0x110> @ imm = #-0x2
700a93e0: e7ff         	b	0x700a93e2 <Udma_rmAllocTxUhcCh+0x112> @ imm = #-0x2
700a93e2: 9806         	ldr	r0, [sp, #0x18]
700a93e4: f500 609f    	add.w	r0, r0, #0x4f8
700a93e8: f008 fc5a    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x88b4
700a93ec: 9801         	ldr	r0, [sp, #0x4]
700a93ee: b008         	add	sp, #0x20
700a93f0: bd80         	pop	{r7, pc}
		...
700a93fe: 0000         	movs	r0, r0

700a9400 <UART_udmaInitRxCh>:
700a9400: b580         	push	{r7, lr}
700a9402: b0be         	sub	sp, #0xf8
700a9404: 903d         	str	r0, [sp, #0xf4]
700a9406: 913c         	str	r1, [sp, #0xf0]
700a9408: 200a         	movs	r0, #0xa
700a940a: 903a         	str	r0, [sp, #0xe8]
700a940c: 993a         	ldr	r1, [sp, #0xe8]
700a940e: a821         	add	r0, sp, #0x84
700a9410: f006 fcce    	bl	0x700afdb0 <UdmaChPrms_init> @ imm = #0x699c
700a9414: 983d         	ldr	r0, [sp, #0xf4]
700a9416: 6840         	ldr	r0, [r0, #0x4]
700a9418: 6c00         	ldr	r0, [r0, #0x40]
700a941a: 9022         	str	r0, [sp, #0x88]
700a941c: 983c         	ldr	r0, [sp, #0xf0]
700a941e: 6a80         	ldr	r0, [r0, #0x28]
700a9420: 9025         	str	r0, [sp, #0x94]
700a9422: 983c         	ldr	r0, [sp, #0xf0]
700a9424: 6b00         	ldr	r0, [r0, #0x30]
700a9426: 9026         	str	r0, [sp, #0x98]
700a9428: 983c         	ldr	r0, [sp, #0xf0]
700a942a: 6b40         	ldr	r0, [r0, #0x34]
700a942c: 9028         	str	r0, [sp, #0xa0]
700a942e: 983c         	ldr	r0, [sp, #0xf0]
700a9430: 6bc0         	ldr	r0, [r0, #0x3c]
700a9432: 2801         	cmp	r0, #0x1
700a9434: d10a         	bne	0x700a944c <UART_udmaInitRxCh+0x4c> @ imm = #0x14
700a9436: e7ff         	b	0x700a9438 <UART_udmaInitRxCh+0x38> @ imm = #-0x2
700a9438: 983c         	ldr	r0, [sp, #0xf0]
700a943a: 6ac0         	ldr	r0, [r0, #0x2c]
700a943c: 902c         	str	r0, [sp, #0xb0]
700a943e: 983c         	ldr	r0, [sp, #0xf0]
700a9440: 6b00         	ldr	r0, [r0, #0x30]
700a9442: 902d         	str	r0, [sp, #0xb4]
700a9444: 983c         	ldr	r0, [sp, #0xf0]
700a9446: 6b40         	ldr	r0, [r0, #0x34]
700a9448: 902f         	str	r0, [sp, #0xbc]
700a944a: e7ff         	b	0x700a944c <UART_udmaInitRxCh+0x4c> @ imm = #-0x2
700a944c: 983c         	ldr	r0, [sp, #0xf0]
700a944e: 6880         	ldr	r0, [r0, #0x8]
700a9450: 9006         	str	r0, [sp, #0x18]
700a9452: 983c         	ldr	r0, [sp, #0xf0]
700a9454: 6800         	ldr	r0, [r0]
700a9456: 9007         	str	r0, [sp, #0x1c]
700a9458: 9807         	ldr	r0, [sp, #0x1c]
700a945a: 9906         	ldr	r1, [sp, #0x18]
700a945c: 9a3a         	ldr	r2, [sp, #0xe8]
700a945e: ab21         	add	r3, sp, #0x84
700a9460: f7fd fade    	bl	0x700a6a20 <Udma_chOpen> @ imm = #-0x2a44
700a9464: 903b         	str	r0, [sp, #0xec]
700a9466: 983b         	ldr	r0, [sp, #0xec]
700a9468: fab0 f080    	clz	r0, r0
700a946c: 0940         	lsrs	r0, r0, #0x5
700a946e: f246 0100    	movw	r1, #0x6000
700a9472: f2c7 010b    	movt	r1, #0x700b
700a9476: 9103         	str	r1, [sp, #0xc]
700a9478: 466a         	mov	r2, sp
700a947a: 6011         	str	r1, [r2]
700a947c: f645 414a    	movw	r1, #0x5c4a
700a9480: f2c7 010b    	movt	r1, #0x700b
700a9484: 9104         	str	r1, [sp, #0x10]
700a9486: f246 024a    	movw	r2, #0x604a
700a948a: f2c7 020b    	movt	r2, #0x700b
700a948e: 9205         	str	r2, [sp, #0x14]
700a9490: 2366         	movs	r3, #0x66
700a9492: f005 ff55    	bl	0x700af340 <_DebugP_assert> @ imm = #0x5eaa
700a9496: 993a         	ldr	r1, [sp, #0xe8]
700a9498: a81a         	add	r0, sp, #0x68
700a949a: 9001         	str	r0, [sp, #0x4]
700a949c: f003 fa40    	bl	0x700ac920 <UdmaChRxPrms_init> @ imm = #0x3480
700a94a0: 9901         	ldr	r1, [sp, #0x4]
700a94a2: 9806         	ldr	r0, [sp, #0x18]
700a94a4: f7f9 fddc    	bl	0x700a3060 <Udma_chConfigRx> @ imm = #-0x6448
700a94a8: 9b03         	ldr	r3, [sp, #0xc]
700a94aa: 9904         	ldr	r1, [sp, #0x10]
700a94ac: 9a05         	ldr	r2, [sp, #0x14]
700a94ae: 903b         	str	r0, [sp, #0xec]
700a94b0: 983b         	ldr	r0, [sp, #0xec]
700a94b2: fab0 f080    	clz	r0, r0
700a94b6: 0940         	lsrs	r0, r0, #0x5
700a94b8: 46ec         	mov	r12, sp
700a94ba: f8cc 3000    	str.w	r3, [r12]
700a94be: 236b         	movs	r3, #0x6b
700a94c0: f005 ff3e    	bl	0x700af340 <_DebugP_assert> @ imm = #0x5e7c
700a94c4: 983c         	ldr	r0, [sp, #0xf0]
700a94c6: 6900         	ldr	r0, [r0, #0x10]
700a94c8: 9019         	str	r0, [sp, #0x64]
700a94ca: a808         	add	r0, sp, #0x20
700a94cc: 9002         	str	r0, [sp, #0x8]
700a94ce: f007 f827    	bl	0x700b0520 <UdmaEventPrms_init> @ imm = #0x704e
700a94d2: 2001         	movs	r0, #0x1
700a94d4: 9008         	str	r0, [sp, #0x20]
700a94d6: 2002         	movs	r0, #0x2
700a94d8: 9009         	str	r0, [sp, #0x24]
700a94da: 9806         	ldr	r0, [sp, #0x18]
700a94dc: 900a         	str	r0, [sp, #0x28]
700a94de: 9807         	ldr	r0, [sp, #0x1c]
700a94e0: f007 ff2e    	bl	0x700b1340 <Udma_eventGetGlobalHandle> @ imm = #0x7e5c
700a94e4: 9a02         	ldr	r2, [sp, #0x8]
700a94e6: 900c         	str	r0, [sp, #0x30]
700a94e8: f64d 7071    	movw	r0, #0xdf71
700a94ec: f2c7 000a    	movt	r0, #0x700a
700a94f0: 900d         	str	r0, [sp, #0x34]
700a94f2: 983d         	ldr	r0, [sp, #0xf4]
700a94f4: 900f         	str	r0, [sp, #0x3c]
700a94f6: 9807         	ldr	r0, [sp, #0x1c]
700a94f8: 9919         	ldr	r1, [sp, #0x64]
700a94fa: f7fa fb79    	bl	0x700a3bf0 <Udma_eventRegister> @ imm = #-0x590e
700a94fe: 9b03         	ldr	r3, [sp, #0xc]
700a9500: 9904         	ldr	r1, [sp, #0x10]
700a9502: 9a05         	ldr	r2, [sp, #0x14]
700a9504: 903b         	str	r0, [sp, #0xec]
700a9506: 983b         	ldr	r0, [sp, #0xec]
700a9508: fab0 f080    	clz	r0, r0
700a950c: 0940         	lsrs	r0, r0, #0x5
700a950e: 46ec         	mov	r12, sp
700a9510: f8cc 3000    	str.w	r3, [r12]
700a9514: 2377         	movs	r3, #0x77
700a9516: f005 ff13    	bl	0x700af340 <_DebugP_assert> @ imm = #0x5e26
700a951a: 983b         	ldr	r0, [sp, #0xec]
700a951c: b03e         	add	sp, #0xf8
700a951e: bd80         	pop	{r7, pc}

700a9520 <Sciclient_rmIaValidateEvt>:
700a9520: b580         	push	{r7, lr}
700a9522: b086         	sub	sp, #0x18
700a9524: 4684         	mov	r12, r0
700a9526: 9808         	ldr	r0, [sp, #0x20]
700a9528: f8cd c014    	str.w	r12, [sp, #0x14]
700a952c: f8ad 1012    	strh.w	r1, [sp, #0x12]
700a9530: f8ad 2010    	strh.w	r2, [sp, #0x10]
700a9534: f88d 300f    	strb.w	r3, [sp, #0xf]
700a9538: f88d 000e    	strb.w	r0, [sp, #0xe]
700a953c: 2000         	movs	r0, #0x0
700a953e: 9002         	str	r0, [sp, #0x8]
700a9540: f8bd 0012    	ldrh.w	r0, [sp, #0x12]
700a9544: 9905         	ldr	r1, [sp, #0x14]
700a9546: 8949         	ldrh	r1, [r1, #0xa]
700a9548: 4288         	cmp	r0, r1
700a954a: db04         	blt	0x700a9556 <Sciclient_rmIaValidateEvt+0x36> @ imm = #0x8
700a954c: e7ff         	b	0x700a954e <Sciclient_rmIaValidateEvt+0x2e> @ imm = #-0x2
700a954e: f06f 0001    	mvn	r0, #0x1
700a9552: 9002         	str	r0, [sp, #0x8]
700a9554: e7ff         	b	0x700a9556 <Sciclient_rmIaValidateEvt+0x36> @ imm = #-0x2
700a9556: 9802         	ldr	r0, [sp, #0x8]
700a9558: 2800         	cmp	r0, #0x0
700a955a: d16d         	bne	0x700a9638 <Sciclient_rmIaValidateEvt+0x118> @ imm = #0xda
700a955c: e7ff         	b	0x700a955e <Sciclient_rmIaValidateEvt+0x3e> @ imm = #-0x2
700a955e: 9805         	ldr	r0, [sp, #0x14]
700a9560: 6840         	ldr	r0, [r0, #0x4]
700a9562: f8bd 1012    	ldrh.w	r1, [sp, #0x12]
700a9566: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700a956a: 9001         	str	r0, [sp, #0x4]
700a956c: f89d 000e    	ldrb.w	r0, [sp, #0xe]
700a9570: 07c0         	lsls	r0, r0, #0x1f
700a9572: 2800         	cmp	r0, #0x0
700a9574: d047         	beq	0x700a9606 <Sciclient_rmIaValidateEvt+0xe6> @ imm = #0x8e
700a9576: e7ff         	b	0x700a9578 <Sciclient_rmIaValidateEvt+0x58> @ imm = #-0x2
700a9578: 9801         	ldr	r0, [sp, #0x4]
700a957a: f64f 7100    	movw	r1, #0xff00
700a957e: f2c0 0101    	movt	r1, #0x1
700a9582: 2208         	movs	r2, #0x8
700a9584: f009 fdc4    	bl	0x700b3110 <CSL_REG32_FEXT_RAW> @ imm = #0x9b88
700a9588: f8ad 0002    	strh.w	r0, [sp, #0x2]
700a958c: 9801         	ldr	r0, [sp, #0x4]
700a958e: 213f         	movs	r1, #0x3f
700a9590: 2200         	movs	r2, #0x0
700a9592: f009 fdbd    	bl	0x700b3110 <CSL_REG32_FEXT_RAW> @ imm = #0x9b7a
700a9596: f8ad 0000    	strh.w	r0, [sp]
700a959a: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700a959e: b9f0         	cbnz	r0, 0x700a95de <Sciclient_rmIaValidateEvt+0xbe> @ imm = #0x3c
700a95a0: e7ff         	b	0x700a95a2 <Sciclient_rmIaValidateEvt+0x82> @ imm = #-0x2
700a95a2: f8bd 0000    	ldrh.w	r0, [sp]
700a95a6: b9d0         	cbnz	r0, 0x700a95de <Sciclient_rmIaValidateEvt+0xbe> @ imm = #0x34
700a95a8: e7ff         	b	0x700a95aa <Sciclient_rmIaValidateEvt+0x8a> @ imm = #-0x2
700a95aa: f8bd 0010    	ldrh.w	r0, [sp, #0x10]
700a95ae: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700a95b2: 4288         	cmp	r0, r1
700a95b4: d012         	beq	0x700a95dc <Sciclient_rmIaValidateEvt+0xbc> @ imm = #0x24
700a95b6: e7ff         	b	0x700a95b8 <Sciclient_rmIaValidateEvt+0x98> @ imm = #-0x2
700a95b8: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700a95bc: f8bd 1000    	ldrh.w	r1, [sp]
700a95c0: 4288         	cmp	r0, r1
700a95c2: d00b         	beq	0x700a95dc <Sciclient_rmIaValidateEvt+0xbc> @ imm = #0x16
700a95c4: e7ff         	b	0x700a95c6 <Sciclient_rmIaValidateEvt+0xa6> @ imm = #-0x2
700a95c6: f8bd 0012    	ldrh.w	r0, [sp, #0x12]
700a95ca: 9905         	ldr	r1, [sp, #0x14]
700a95cc: 8a89         	ldrh	r1, [r1, #0x14]
700a95ce: 4288         	cmp	r0, r1
700a95d0: d004         	beq	0x700a95dc <Sciclient_rmIaValidateEvt+0xbc> @ imm = #0x8
700a95d2: e7ff         	b	0x700a95d4 <Sciclient_rmIaValidateEvt+0xb4> @ imm = #-0x2
700a95d4: f06f 0001    	mvn	r0, #0x1
700a95d8: 9002         	str	r0, [sp, #0x8]
700a95da: e7ff         	b	0x700a95dc <Sciclient_rmIaValidateEvt+0xbc> @ imm = #-0x2
700a95dc: e012         	b	0x700a9604 <Sciclient_rmIaValidateEvt+0xe4> @ imm = #0x24
700a95de: f8bd 0010    	ldrh.w	r0, [sp, #0x10]
700a95e2: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700a95e6: 4288         	cmp	r0, r1
700a95e8: d00b         	beq	0x700a9602 <Sciclient_rmIaValidateEvt+0xe2> @ imm = #0x16
700a95ea: e7ff         	b	0x700a95ec <Sciclient_rmIaValidateEvt+0xcc> @ imm = #-0x2
700a95ec: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700a95f0: f8bd 1000    	ldrh.w	r1, [sp]
700a95f4: 4288         	cmp	r0, r1
700a95f6: d004         	beq	0x700a9602 <Sciclient_rmIaValidateEvt+0xe2> @ imm = #0x8
700a95f8: e7ff         	b	0x700a95fa <Sciclient_rmIaValidateEvt+0xda> @ imm = #-0x2
700a95fa: f06f 0001    	mvn	r0, #0x1
700a95fe: 9002         	str	r0, [sp, #0x8]
700a9600: e7ff         	b	0x700a9602 <Sciclient_rmIaValidateEvt+0xe2> @ imm = #-0x2
700a9602: e7ff         	b	0x700a9604 <Sciclient_rmIaValidateEvt+0xe4> @ imm = #-0x2
700a9604: e017         	b	0x700a9636 <Sciclient_rmIaValidateEvt+0x116> @ imm = #0x2e
700a9606: 9801         	ldr	r0, [sp, #0x4]
700a9608: f00a fa82    	bl	0x700b3b10 <CSL_REG32_RD_RAW> @ imm = #0xa504
700a960c: b138         	cbz	r0, 0x700a961e <Sciclient_rmIaValidateEvt+0xfe> @ imm = #0xe
700a960e: e7ff         	b	0x700a9610 <Sciclient_rmIaValidateEvt+0xf0> @ imm = #-0x2
700a9610: 9805         	ldr	r0, [sp, #0x14]
700a9612: f8bd 1012    	ldrh.w	r1, [sp, #0x12]
700a9616: f005 f89b    	bl	0x700ae750 <Sciclient_rmIaEvtRomMapped> @ imm = #0x5136
700a961a: b138         	cbz	r0, 0x700a962c <Sciclient_rmIaValidateEvt+0x10c> @ imm = #0xe
700a961c: e7ff         	b	0x700a961e <Sciclient_rmIaValidateEvt+0xfe> @ imm = #-0x2
700a961e: f8bd 0012    	ldrh.w	r0, [sp, #0x12]
700a9622: 9905         	ldr	r1, [sp, #0x14]
700a9624: 8a89         	ldrh	r1, [r1, #0x14]
700a9626: 4288         	cmp	r0, r1
700a9628: d104         	bne	0x700a9634 <Sciclient_rmIaValidateEvt+0x114> @ imm = #0x8
700a962a: e7ff         	b	0x700a962c <Sciclient_rmIaValidateEvt+0x10c> @ imm = #-0x2
700a962c: f06f 0001    	mvn	r0, #0x1
700a9630: 9002         	str	r0, [sp, #0x8]
700a9632: e7ff         	b	0x700a9634 <Sciclient_rmIaValidateEvt+0x114> @ imm = #-0x2
700a9634: e7ff         	b	0x700a9636 <Sciclient_rmIaValidateEvt+0x116> @ imm = #-0x2
700a9636: e7ff         	b	0x700a9638 <Sciclient_rmIaValidateEvt+0x118> @ imm = #-0x2
700a9638: 9802         	ldr	r0, [sp, #0x8]
700a963a: b006         	add	sp, #0x18
700a963c: bd80         	pop	{r7, pc}
700a963e: 0000         	movs	r0, r0

700a9640 <Sciclient_rmIrqVintAdd>:
700a9640: b580         	push	{r7, lr}
700a9642: b08c         	sub	sp, #0x30
700a9644: 900b         	str	r0, [sp, #0x2c]
700a9646: 2000         	movs	r0, #0x0
700a9648: 900a         	str	r0, [sp, #0x28]
700a964a: f88d 0026    	strb.w	r0, [sp, #0x26]
700a964e: f88d 0025    	strb.w	r0, [sp, #0x25]
700a9652: 9008         	str	r0, [sp, #0x20]
700a9654: 980b         	ldr	r0, [sp, #0x2c]
700a9656: f10d 0127    	add.w	r1, sp, #0x27
700a965a: f002 fd41    	bl	0x700ac0e0 <Sciclient_rmIrqIsVintRouteSet> @ imm = #0x2a82
700a965e: 900a         	str	r0, [sp, #0x28]
700a9660: 980a         	ldr	r0, [sp, #0x28]
700a9662: b9a0         	cbnz	r0, 0x700a968e <Sciclient_rmIrqVintAdd+0x4e> @ imm = #0x28
700a9664: e7ff         	b	0x700a9666 <Sciclient_rmIrqVintAdd+0x26> @ imm = #-0x2
700a9666: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700a966a: 07c0         	lsls	r0, r0, #0x1f
700a966c: b930         	cbnz	r0, 0x700a967c <Sciclient_rmIrqVintAdd+0x3c> @ imm = #0xc
700a966e: e7ff         	b	0x700a9670 <Sciclient_rmIrqVintAdd+0x30> @ imm = #-0x2
700a9670: 980b         	ldr	r0, [sp, #0x2c]
700a9672: 6800         	ldr	r0, [r0]
700a9674: f006 fc7c    	bl	0x700aff70 <Sciclient_rmIrqCfgIsEventToVintMappingOnly> @ imm = #0x68f8
700a9678: b120         	cbz	r0, 0x700a9684 <Sciclient_rmIrqVintAdd+0x44> @ imm = #0x8
700a967a: e7ff         	b	0x700a967c <Sciclient_rmIrqVintAdd+0x3c> @ imm = #-0x2
700a967c: 2001         	movs	r0, #0x1
700a967e: f88d 0026    	strb.w	r0, [sp, #0x26]
700a9682: e003         	b	0x700a968c <Sciclient_rmIrqVintAdd+0x4c> @ imm = #0x6
700a9684: 2001         	movs	r0, #0x1
700a9686: f88d 0025    	strb.w	r0, [sp, #0x25]
700a968a: e7ff         	b	0x700a968c <Sciclient_rmIrqVintAdd+0x4c> @ imm = #-0x2
700a968c: e7ff         	b	0x700a968e <Sciclient_rmIrqVintAdd+0x4e> @ imm = #-0x2
700a968e: f89d 0026    	ldrb.w	r0, [sp, #0x26]
700a9692: 07c0         	lsls	r0, r0, #0x1f
700a9694: 2800         	cmp	r0, #0x0
700a9696: d04c         	beq	0x700a9732 <Sciclient_rmIrqVintAdd+0xf2> @ imm = #0x98
700a9698: e7ff         	b	0x700a969a <Sciclient_rmIrqVintAdd+0x5a> @ imm = #-0x2
700a969a: 203c         	movs	r0, #0x3c
700a969c: f2c8 0000    	movt	r0, #0x8000
700a96a0: 9003         	str	r0, [sp, #0xc]
700a96a2: 980b         	ldr	r0, [sp, #0x2c]
700a96a4: 7900         	ldrb	r0, [r0, #0x4]
700a96a6: f88d 001f    	strb.w	r0, [sp, #0x1f]
700a96aa: 980b         	ldr	r0, [sp, #0x2c]
700a96ac: 88c0         	ldrh	r0, [r0, #0x6]
700a96ae: f8ad 0010    	strh.w	r0, [sp, #0x10]
700a96b2: 980b         	ldr	r0, [sp, #0x2c]
700a96b4: 8900         	ldrh	r0, [r0, #0x8]
700a96b6: f8ad 0012    	strh.w	r0, [sp, #0x12]
700a96ba: 980b         	ldr	r0, [sp, #0x2c]
700a96bc: 8a00         	ldrh	r0, [r0, #0x10]
700a96be: f8ad 0018    	strh.w	r0, [sp, #0x18]
700a96c2: 980b         	ldr	r0, [sp, #0x2c]
700a96c4: 8a40         	ldrh	r0, [r0, #0x12]
700a96c6: f8ad 001a    	strh.w	r0, [sp, #0x1a]
700a96ca: 980b         	ldr	r0, [sp, #0x2c]
700a96cc: 89c0         	ldrh	r0, [r0, #0xe]
700a96ce: f8ad 001c    	strh.w	r0, [sp, #0x1c]
700a96d2: 980b         	ldr	r0, [sp, #0x2c]
700a96d4: 7d00         	ldrb	r0, [r0, #0x14]
700a96d6: f88d 001e    	strb.w	r0, [sp, #0x1e]
700a96da: 980b         	ldr	r0, [sp, #0x2c]
700a96dc: 6981         	ldr	r1, [r0, #0x18]
700a96de: a801         	add	r0, sp, #0x4
700a96e0: f04f 32ff    	mov.w	r2, #0xffffffff
700a96e4: f007 fbf4    	bl	0x700b0ed0 <Sciclient_rmIrqSetRaw> @ imm = #0x77e8
700a96e8: 900a         	str	r0, [sp, #0x28]
700a96ea: 980a         	ldr	r0, [sp, #0x28]
700a96ec: bb00         	cbnz	r0, 0x700a9730 <Sciclient_rmIrqVintAdd+0xf0> @ imm = #0x40
700a96ee: e7ff         	b	0x700a96f0 <Sciclient_rmIrqVintAdd+0xb0> @ imm = #-0x2
700a96f0: 980b         	ldr	r0, [sp, #0x2c]
700a96f2: 8a00         	ldrh	r0, [r0, #0x10]
700a96f4: f007 fa3c    	bl	0x700b0b70 <Sciclient_rmIaGetInst> @ imm = #0x7478
700a96f8: 9008         	str	r0, [sp, #0x20]
700a96fa: 9808         	ldr	r0, [sp, #0x20]
700a96fc: b1b8         	cbz	r0, 0x700a972e <Sciclient_rmIrqVintAdd+0xee> @ imm = #0x2e
700a96fe: e7ff         	b	0x700a9700 <Sciclient_rmIrqVintAdd+0xc0> @ imm = #-0x2
700a9700: 9808         	ldr	r0, [sp, #0x20]
700a9702: 6901         	ldr	r1, [r0, #0x10]
700a9704: 980b         	ldr	r0, [sp, #0x2c]
700a9706: 8a42         	ldrh	r2, [r0, #0x12]
700a9708: 5c88         	ldrb	r0, [r1, r2]
700a970a: 3001         	adds	r0, #0x1
700a970c: 5488         	strb	r0, [r1, r2]
700a970e: 980b         	ldr	r0, [sp, #0x2c]
700a9710: 8a40         	ldrh	r0, [r0, #0x12]
700a9712: b958         	cbnz	r0, 0x700a972c <Sciclient_rmIrqVintAdd+0xec> @ imm = #0x16
700a9714: e7ff         	b	0x700a9716 <Sciclient_rmIrqVintAdd+0xd6> @ imm = #-0x2
700a9716: 980b         	ldr	r0, [sp, #0x2c]
700a9718: 7d00         	ldrb	r0, [r0, #0x14]
700a971a: b938         	cbnz	r0, 0x700a972c <Sciclient_rmIrqVintAdd+0xec> @ imm = #0xe
700a971c: e7ff         	b	0x700a971e <Sciclient_rmIrqVintAdd+0xde> @ imm = #-0x2
700a971e: 980b         	ldr	r0, [sp, #0x2c]
700a9720: 89c0         	ldrh	r0, [r0, #0xe]
700a9722: 9908         	ldr	r1, [sp, #0x20]
700a9724: 890a         	ldrh	r2, [r1, #0x8]
700a9726: 1a80         	subs	r0, r0, r2
700a9728: 8288         	strh	r0, [r1, #0x14]
700a972a: e7ff         	b	0x700a972c <Sciclient_rmIrqVintAdd+0xec> @ imm = #-0x2
700a972c: e7ff         	b	0x700a972e <Sciclient_rmIrqVintAdd+0xee> @ imm = #-0x2
700a972e: e7ff         	b	0x700a9730 <Sciclient_rmIrqVintAdd+0xf0> @ imm = #-0x2
700a9730: e7ff         	b	0x700a9732 <Sciclient_rmIrqVintAdd+0xf2> @ imm = #-0x2
700a9732: f89d 0025    	ldrb.w	r0, [sp, #0x25]
700a9736: 07c0         	lsls	r0, r0, #0x1f
700a9738: b170         	cbz	r0, 0x700a9758 <Sciclient_rmIrqVintAdd+0x118> @ imm = #0x1c
700a973a: e7ff         	b	0x700a973c <Sciclient_rmIrqVintAdd+0xfc> @ imm = #-0x2
700a973c: 980b         	ldr	r0, [sp, #0x2c]
700a973e: f7f9 fdc7    	bl	0x700a32d0 <Sciclient_rmIrqFindRoute> @ imm = #-0x6472
700a9742: 900a         	str	r0, [sp, #0x28]
700a9744: 980a         	ldr	r0, [sp, #0x28]
700a9746: b930         	cbnz	r0, 0x700a9756 <Sciclient_rmIrqVintAdd+0x116> @ imm = #0xc
700a9748: e7ff         	b	0x700a974a <Sciclient_rmIrqVintAdd+0x10a> @ imm = #-0x2
700a974a: 980b         	ldr	r0, [sp, #0x2c]
700a974c: 2101         	movs	r1, #0x1
700a974e: f7fc fcdf    	bl	0x700a6110 <Sciclient_rmIrqProgramRoute> @ imm = #-0x3642
700a9752: 900a         	str	r0, [sp, #0x28]
700a9754: e7ff         	b	0x700a9756 <Sciclient_rmIrqVintAdd+0x116> @ imm = #-0x2
700a9756: e7ff         	b	0x700a9758 <Sciclient_rmIrqVintAdd+0x118> @ imm = #-0x2
700a9758: 980a         	ldr	r0, [sp, #0x28]
700a975a: b00c         	add	sp, #0x30
700a975c: bd80         	pop	{r7, pc}
700a975e: 0000         	movs	r0, r0

700a9760 <UART_udmaIsrTx>:
700a9760: b580         	push	{r7, lr}
700a9762: b090         	sub	sp, #0x40
700a9764: 900f         	str	r0, [sp, #0x3c]
700a9766: 910e         	str	r1, [sp, #0x38]
700a9768: 920d         	str	r2, [sp, #0x34]
700a976a: 2000         	movs	r0, #0x0
700a976c: 9004         	str	r0, [sp, #0x10]
700a976e: 980d         	ldr	r0, [sp, #0x34]
700a9770: 2800         	cmp	r0, #0x0
700a9772: f000 8081    	beq.w	0x700a9878 <UART_udmaIsrTx+0x118> @ imm = #0x102
700a9776: e7ff         	b	0x700a9778 <UART_udmaIsrTx+0x18> @ imm = #-0x2
700a9778: 980d         	ldr	r0, [sp, #0x34]
700a977a: 9006         	str	r0, [sp, #0x18]
700a977c: 9806         	ldr	r0, [sp, #0x18]
700a977e: 6840         	ldr	r0, [r0, #0x4]
700a9780: 9005         	str	r0, [sp, #0x14]
700a9782: 9806         	ldr	r0, [sp, #0x18]
700a9784: 6840         	ldr	r0, [r0, #0x4]
700a9786: 6cc0         	ldr	r0, [r0, #0x4c]
700a9788: 9007         	str	r0, [sp, #0x1c]
700a978a: 9807         	ldr	r0, [sp, #0x1c]
700a978c: 6840         	ldr	r0, [r0, #0x4]
700a978e: 9008         	str	r0, [sp, #0x20]
700a9790: 980e         	ldr	r0, [sp, #0x38]
700a9792: 2801         	cmp	r0, #0x1
700a9794: d16b         	bne	0x700a986e <UART_udmaIsrTx+0x10e> @ imm = #0xd6
700a9796: e7ff         	b	0x700a9798 <UART_udmaIsrTx+0x38> @ imm = #-0x2
700a9798: 9907         	ldr	r1, [sp, #0x1c]
700a979a: 6948         	ldr	r0, [r1, #0x14]
700a979c: 69c9         	ldr	r1, [r1, #0x1c]
700a979e: 220a         	movs	r2, #0xa
700a97a0: f00b fbde    	bl	0x700b4f60 <CacheP_inv> @ imm = #0xb7bc
700a97a4: 9808         	ldr	r0, [sp, #0x20]
700a97a6: f005 ff4b    	bl	0x700af640 <Udma_chGetCqRingHandle> @ imm = #0x5e96
700a97aa: a90a         	add	r1, sp, #0x28
700a97ac: f004 fc80    	bl	0x700ae0b0 <Udma_ringDequeueRaw> @ imm = #0x4900
700a97b0: 900c         	str	r0, [sp, #0x30]
700a97b2: 980c         	ldr	r0, [sp, #0x30]
700a97b4: b988         	cbnz	r0, 0x700a97da <UART_udmaIsrTx+0x7a> @ imm = #0x22
700a97b6: e7ff         	b	0x700a97b8 <UART_udmaIsrTx+0x58> @ imm = #-0x2
700a97b8: 980a         	ldr	r0, [sp, #0x28]
700a97ba: 990b         	ldr	r1, [sp, #0x2c]
700a97bc: 4308         	orrs	r0, r1
700a97be: b160         	cbz	r0, 0x700a97da <UART_udmaIsrTx+0x7a> @ imm = #0x18
700a97c0: e7ff         	b	0x700a97c2 <UART_udmaIsrTx+0x62> @ imm = #-0x2
700a97c2: 980a         	ldr	r0, [sp, #0x28]
700a97c4: 9009         	str	r0, [sp, #0x24]
700a97c6: 9906         	ldr	r1, [sp, #0x18]
700a97c8: 2000         	movs	r0, #0x0
700a97ca: 6488         	str	r0, [r1, #0x48]
700a97cc: 9809         	ldr	r0, [sp, #0x24]
700a97ce: 6800         	ldr	r0, [r0]
700a97d0: f36f 509f    	bfc	r0, #22, #10
700a97d4: 9906         	ldr	r1, [sp, #0x18]
700a97d6: 6408         	str	r0, [r1, #0x40]
700a97d8: e003         	b	0x700a97e2 <UART_udmaIsrTx+0x82> @ imm = #0x6
700a97da: 9906         	ldr	r1, [sp, #0x18]
700a97dc: 200a         	movs	r0, #0xa
700a97de: 6488         	str	r0, [r1, #0x48]
700a97e0: e7ff         	b	0x700a97e2 <UART_udmaIsrTx+0x82> @ imm = #-0x2
700a97e2: 9805         	ldr	r0, [sp, #0x14]
700a97e4: 6d40         	ldr	r0, [r0, #0x54]
700a97e6: 4780         	blx	r0
700a97e8: 9003         	str	r0, [sp, #0xc]
700a97ea: e7ff         	b	0x700a97ec <UART_udmaIsrTx+0x8c> @ imm = #-0x2
700a97ec: 9806         	ldr	r0, [sp, #0x18]
700a97ee: 6800         	ldr	r0, [r0]
700a97f0: f008 fa7e    	bl	0x700b1cf0 <UART_readLineStatus> @ imm = #0x84fc
700a97f4: 9004         	str	r0, [sp, #0x10]
700a97f6: 9805         	ldr	r0, [sp, #0x14]
700a97f8: 6d40         	ldr	r0, [r0, #0x54]
700a97fa: 4780         	blx	r0
700a97fc: 9903         	ldr	r1, [sp, #0xc]
700a97fe: 1a40         	subs	r0, r0, r1
700a9800: 9002         	str	r0, [sp, #0x8]
700a9802: e7ff         	b	0x700a9804 <UART_udmaIsrTx+0xa4> @ imm = #-0x2
700a9804: 9804         	ldr	r0, [sp, #0x10]
700a9806: f000 0160    	and	r1, r0, #0x60
700a980a: 2000         	movs	r0, #0x0
700a980c: 2960         	cmp	r1, #0x60
700a980e: 9001         	str	r0, [sp, #0x4]
700a9810: d00d         	beq	0x700a982e <UART_udmaIsrTx+0xce> @ imm = #0x1a
700a9812: e7ff         	b	0x700a9814 <UART_udmaIsrTx+0xb4> @ imm = #-0x2
700a9814: 9802         	ldr	r0, [sp, #0x8]
700a9816: 9906         	ldr	r1, [sp, #0x18]
700a9818: 6e8a         	ldr	r2, [r1, #0x68]
700a981a: 6ec9         	ldr	r1, [r1, #0x6c]
700a981c: 1a80         	subs	r0, r0, r2
700a981e: f04f 0000    	mov.w	r0, #0x0
700a9822: eb70 0101    	sbcs.w	r1, r0, r1
700a9826: bf38         	it	lo
700a9828: 2001         	movlo	r0, #0x1
700a982a: 9001         	str	r0, [sp, #0x4]
700a982c: e7ff         	b	0x700a982e <UART_udmaIsrTx+0xce> @ imm = #-0x2
700a982e: 9801         	ldr	r0, [sp, #0x4]
700a9830: 07c0         	lsls	r0, r0, #0x1f
700a9832: 2800         	cmp	r0, #0x0
700a9834: d1da         	bne	0x700a97ec <UART_udmaIsrTx+0x8c> @ imm = #-0x4c
700a9836: e7ff         	b	0x700a9838 <UART_udmaIsrTx+0xd8> @ imm = #-0x2
700a9838: 9802         	ldr	r0, [sp, #0x8]
700a983a: 9906         	ldr	r1, [sp, #0x18]
700a983c: 6e8a         	ldr	r2, [r1, #0x68]
700a983e: 6ec9         	ldr	r1, [r1, #0x6c]
700a9840: 1a80         	subs	r0, r0, r2
700a9842: f04f 0000    	mov.w	r0, #0x0
700a9846: 4188         	sbcs	r0, r1
700a9848: d307         	blo	0x700a985a <UART_udmaIsrTx+0xfa> @ imm = #0xe
700a984a: e7ff         	b	0x700a984c <UART_udmaIsrTx+0xec> @ imm = #-0x2
700a984c: 9906         	ldr	r1, [sp, #0x18]
700a984e: 2001         	movs	r0, #0x1
700a9850: 6488         	str	r0, [r1, #0x48]
700a9852: 9906         	ldr	r1, [sp, #0x18]
700a9854: 68c8         	ldr	r0, [r1, #0xc]
700a9856: 6408         	str	r0, [r1, #0x40]
700a9858: e008         	b	0x700a986c <UART_udmaIsrTx+0x10c> @ imm = #0x10
700a985a: 9806         	ldr	r0, [sp, #0x18]
700a985c: 6841         	ldr	r1, [r0, #0x4]
700a985e: 6e09         	ldr	r1, [r1, #0x60]
700a9860: 4788         	blx	r1
700a9862: 9806         	ldr	r0, [sp, #0x18]
700a9864: 303c         	adds	r0, #0x3c
700a9866: f009 fe23    	bl	0x700b34b0 <UART_lld_Transaction_deInit> @ imm = #0x9c46
700a986a: e7ff         	b	0x700a986c <UART_udmaIsrTx+0x10c> @ imm = #-0x2
700a986c: e003         	b	0x700a9876 <UART_udmaIsrTx+0x116> @ imm = #0x6
700a986e: 9906         	ldr	r1, [sp, #0x18]
700a9870: 200a         	movs	r0, #0xa
700a9872: 6488         	str	r0, [r1, #0x48]
700a9874: e7ff         	b	0x700a9876 <UART_udmaIsrTx+0x116> @ imm = #-0x2
700a9876: e7ff         	b	0x700a9878 <UART_udmaIsrTx+0x118> @ imm = #-0x2
700a9878: b010         	add	sp, #0x40
700a987a: bd80         	pop	{r7, pc}
700a987c: 0000         	movs	r0, r0
700a987e: 0000         	movs	r0, r0

700a9880 <_tx_mutex_delete>:
700a9880: b580         	push	{r7, lr}
700a9882: b088         	sub	sp, #0x20
700a9884: 9007         	str	r0, [sp, #0x1c]
700a9886: f7f6 ebc6    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0x9874
700a988a: 9006         	str	r0, [sp, #0x18]
700a988c: 9907         	ldr	r1, [sp, #0x1c]
700a988e: 2000         	movs	r0, #0x0
700a9890: 6008         	str	r0, [r1]
700a9892: f247 10f0    	movw	r0, #0x71f0
700a9896: f2c7 0008    	movt	r0, #0x7008
700a989a: 6801         	ldr	r1, [r0]
700a989c: 3901         	subs	r1, #0x1
700a989e: 6001         	str	r1, [r0]
700a98a0: 6800         	ldr	r0, [r0]
700a98a2: b938         	cbnz	r0, 0x700a98b4 <_tx_mutex_delete+0x34> @ imm = #0xe
700a98a4: e7ff         	b	0x700a98a6 <_tx_mutex_delete+0x26> @ imm = #-0x2
700a98a6: f247 11f4    	movw	r1, #0x71f4
700a98aa: f2c7 0108    	movt	r1, #0x7008
700a98ae: 2000         	movs	r0, #0x0
700a98b0: 6008         	str	r0, [r1]
700a98b2: e01c         	b	0x700a98ee <_tx_mutex_delete+0x6e> @ imm = #0x38
700a98b4: 9807         	ldr	r0, [sp, #0x1c]
700a98b6: 6a00         	ldr	r0, [r0, #0x20]
700a98b8: 9001         	str	r0, [sp, #0x4]
700a98ba: 9807         	ldr	r0, [sp, #0x1c]
700a98bc: 6a40         	ldr	r0, [r0, #0x24]
700a98be: 9000         	str	r0, [sp]
700a98c0: 9800         	ldr	r0, [sp]
700a98c2: 9901         	ldr	r1, [sp, #0x4]
700a98c4: 6248         	str	r0, [r1, #0x24]
700a98c6: 9801         	ldr	r0, [sp, #0x4]
700a98c8: 9900         	ldr	r1, [sp]
700a98ca: 6208         	str	r0, [r1, #0x20]
700a98cc: f247 10f4    	movw	r0, #0x71f4
700a98d0: f2c7 0008    	movt	r0, #0x7008
700a98d4: 6800         	ldr	r0, [r0]
700a98d6: 9907         	ldr	r1, [sp, #0x1c]
700a98d8: 4288         	cmp	r0, r1
700a98da: d107         	bne	0x700a98ec <_tx_mutex_delete+0x6c> @ imm = #0xe
700a98dc: e7ff         	b	0x700a98de <_tx_mutex_delete+0x5e> @ imm = #-0x2
700a98de: 9801         	ldr	r0, [sp, #0x4]
700a98e0: f247 11f4    	movw	r1, #0x71f4
700a98e4: f2c7 0108    	movt	r1, #0x7008
700a98e8: 6008         	str	r0, [r1]
700a98ea: e7ff         	b	0x700a98ec <_tx_mutex_delete+0x6c> @ imm = #-0x2
700a98ec: e7ff         	b	0x700a98ee <_tx_mutex_delete+0x6e> @ imm = #-0x2
700a98ee: f64a 11b4    	movw	r1, #0xa9b4
700a98f2: f2c7 0108    	movt	r1, #0x7008
700a98f6: 6808         	ldr	r0, [r1]
700a98f8: 3001         	adds	r0, #0x1
700a98fa: 6008         	str	r0, [r1]
700a98fc: 9807         	ldr	r0, [sp, #0x1c]
700a98fe: 6980         	ldr	r0, [r0, #0x18]
700a9900: 9005         	str	r0, [sp, #0x14]
700a9902: 9907         	ldr	r1, [sp, #0x1c]
700a9904: 2000         	movs	r0, #0x0
700a9906: 6188         	str	r0, [r1, #0x18]
700a9908: 9907         	ldr	r1, [sp, #0x1c]
700a990a: 69c9         	ldr	r1, [r1, #0x1c]
700a990c: 9102         	str	r1, [sp, #0x8]
700a990e: 9907         	ldr	r1, [sp, #0x1c]
700a9910: 61c8         	str	r0, [r1, #0x1c]
700a9912: 9807         	ldr	r0, [sp, #0x1c]
700a9914: 68c0         	ldr	r0, [r0, #0xc]
700a9916: 9003         	str	r0, [sp, #0xc]
700a9918: 9803         	ldr	r0, [sp, #0xc]
700a991a: b168         	cbz	r0, 0x700a9938 <_tx_mutex_delete+0xb8> @ imm = #0x1a
700a991c: e7ff         	b	0x700a991e <_tx_mutex_delete+0x9e> @ imm = #-0x2
700a991e: 9907         	ldr	r1, [sp, #0x1c]
700a9920: 2001         	movs	r0, #0x1
700a9922: 6088         	str	r0, [r1, #0x8]
700a9924: 9806         	ldr	r0, [sp, #0x18]
700a9926: f7f8 ea06    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x7bf4
700a992a: 9807         	ldr	r0, [sp, #0x1c]
700a992c: f7f7 fee0    	bl	0x700a16f0 <_tx_mutex_put> @ imm = #-0x8240
700a9930: f7f6 eb70    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0x9920
700a9934: 9006         	str	r0, [sp, #0x18]
700a9936: e7ff         	b	0x700a9938 <_tx_mutex_delete+0xb8> @ imm = #-0x2
700a9938: 9806         	ldr	r0, [sp, #0x18]
700a993a: f7f8 e9fc    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x7c08
700a993e: e7ff         	b	0x700a9940 <_tx_mutex_delete+0xc0> @ imm = #-0x2
700a9940: 9802         	ldr	r0, [sp, #0x8]
700a9942: b1c8         	cbz	r0, 0x700a9978 <_tx_mutex_delete+0xf8> @ imm = #0x32
700a9944: e7ff         	b	0x700a9946 <_tx_mutex_delete+0xc6> @ imm = #-0x2
700a9946: 9802         	ldr	r0, [sp, #0x8]
700a9948: 3801         	subs	r0, #0x1
700a994a: 9002         	str	r0, [sp, #0x8]
700a994c: f7f6 eb62    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0x993c
700a9950: 9006         	str	r0, [sp, #0x18]
700a9952: 9905         	ldr	r1, [sp, #0x14]
700a9954: 2000         	movs	r0, #0x0
700a9956: 66c8         	str	r0, [r1, #0x6c]
700a9958: 9905         	ldr	r1, [sp, #0x14]
700a995a: 2001         	movs	r0, #0x1
700a995c: f8c1 0088    	str.w	r0, [r1, #0x88]
700a9960: 9805         	ldr	r0, [sp, #0x14]
700a9962: 6f40         	ldr	r0, [r0, #0x74]
700a9964: 9004         	str	r0, [sp, #0x10]
700a9966: 9805         	ldr	r0, [sp, #0x14]
700a9968: f7fc fc9a    	bl	0x700a62a0 <_tx_thread_system_ni_resume> @ imm = #-0x36cc
700a996c: 9806         	ldr	r0, [sp, #0x18]
700a996e: f7f8 e9e2    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x7c3c
700a9972: 9804         	ldr	r0, [sp, #0x10]
700a9974: 9005         	str	r0, [sp, #0x14]
700a9976: e7e3         	b	0x700a9940 <_tx_mutex_delete+0xc0> @ imm = #-0x3a
700a9978: f7f6 eb4c    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0x9968
700a997c: 9006         	str	r0, [sp, #0x18]
700a997e: f64a 11b4    	movw	r1, #0xa9b4
700a9982: f2c7 0108    	movt	r1, #0x7008
700a9986: 6808         	ldr	r0, [r1]
700a9988: 3801         	subs	r0, #0x1
700a998a: 6008         	str	r0, [r1]
700a998c: 9806         	ldr	r0, [sp, #0x18]
700a998e: f7f8 e9d2    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x7c5c
700a9992: f007 fdf5    	bl	0x700b1580 <_tx_thread_system_preempt_check> @ imm = #0x7bea
700a9996: 2000         	movs	r0, #0x0
700a9998: b008         	add	sp, #0x20
700a999a: bd80         	pop	{r7, pc}
700a999c: 0000         	movs	r0, r0
700a999e: 0000         	movs	r0, r0

700a99a0 <_txe_mutex_create>:
700a99a0: b580         	push	{r7, lr}
700a99a2: b088         	sub	sp, #0x20
700a99a4: 9007         	str	r0, [sp, #0x1c]
700a99a6: 9106         	str	r1, [sp, #0x18]
700a99a8: 9205         	str	r2, [sp, #0x14]
700a99aa: 9304         	str	r3, [sp, #0x10]
700a99ac: 2000         	movs	r0, #0x0
700a99ae: 9002         	str	r0, [sp, #0x8]
700a99b0: 9807         	ldr	r0, [sp, #0x1c]
700a99b2: b918         	cbnz	r0, 0x700a99bc <_txe_mutex_create+0x1c> @ imm = #0x6
700a99b4: e7ff         	b	0x700a99b6 <_txe_mutex_create+0x16> @ imm = #-0x2
700a99b6: 201c         	movs	r0, #0x1c
700a99b8: 9002         	str	r0, [sp, #0x8]
700a99ba: e059         	b	0x700a9a70 <_txe_mutex_create+0xd0> @ imm = #0xb2
700a99bc: 9804         	ldr	r0, [sp, #0x10]
700a99be: 2834         	cmp	r0, #0x34
700a99c0: d003         	beq	0x700a99ca <_txe_mutex_create+0x2a> @ imm = #0x6
700a99c2: e7ff         	b	0x700a99c4 <_txe_mutex_create+0x24> @ imm = #-0x2
700a99c4: 201c         	movs	r0, #0x1c
700a99c6: 9002         	str	r0, [sp, #0x8]
700a99c8: e051         	b	0x700a9a6e <_txe_mutex_create+0xce> @ imm = #0xa2
700a99ca: f7f6 eb24    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0x99b8
700a99ce: 9003         	str	r0, [sp, #0xc]
700a99d0: f64a 11b4    	movw	r1, #0xa9b4
700a99d4: f2c7 0108    	movt	r1, #0x7008
700a99d8: 6808         	ldr	r0, [r1]
700a99da: 3001         	adds	r0, #0x1
700a99dc: 6008         	str	r0, [r1]
700a99de: 9803         	ldr	r0, [sp, #0xc]
700a99e0: f7f8 e9a8    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x7cb0
700a99e4: f247 10f4    	movw	r0, #0x71f4
700a99e8: f2c7 0008    	movt	r0, #0x7008
700a99ec: 6800         	ldr	r0, [r0]
700a99ee: 9000         	str	r0, [sp]
700a99f0: 2000         	movs	r0, #0x0
700a99f2: 9001         	str	r0, [sp, #0x4]
700a99f4: e7ff         	b	0x700a99f6 <_txe_mutex_create+0x56> @ imm = #-0x2
700a99f6: 9801         	ldr	r0, [sp, #0x4]
700a99f8: f247 11f0    	movw	r1, #0x71f0
700a99fc: f2c7 0108    	movt	r1, #0x7008
700a9a00: 6809         	ldr	r1, [r1]
700a9a02: 4288         	cmp	r0, r1
700a9a04: d20f         	bhs	0x700a9a26 <_txe_mutex_create+0x86> @ imm = #0x1e
700a9a06: e7ff         	b	0x700a9a08 <_txe_mutex_create+0x68> @ imm = #-0x2
700a9a08: 9807         	ldr	r0, [sp, #0x1c]
700a9a0a: 9900         	ldr	r1, [sp]
700a9a0c: 4288         	cmp	r0, r1
700a9a0e: d101         	bne	0x700a9a14 <_txe_mutex_create+0x74> @ imm = #0x2
700a9a10: e7ff         	b	0x700a9a12 <_txe_mutex_create+0x72> @ imm = #-0x2
700a9a12: e008         	b	0x700a9a26 <_txe_mutex_create+0x86> @ imm = #0x10
700a9a14: 9800         	ldr	r0, [sp]
700a9a16: 6a00         	ldr	r0, [r0, #0x20]
700a9a18: 9000         	str	r0, [sp]
700a9a1a: e7ff         	b	0x700a9a1c <_txe_mutex_create+0x7c> @ imm = #-0x2
700a9a1c: e7ff         	b	0x700a9a1e <_txe_mutex_create+0x7e> @ imm = #-0x2
700a9a1e: 9801         	ldr	r0, [sp, #0x4]
700a9a20: 3001         	adds	r0, #0x1
700a9a22: 9001         	str	r0, [sp, #0x4]
700a9a24: e7e7         	b	0x700a99f6 <_txe_mutex_create+0x56> @ imm = #-0x32
700a9a26: f7f6 eaf6    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0x9a14
700a9a2a: 9003         	str	r0, [sp, #0xc]
700a9a2c: f64a 11b4    	movw	r1, #0xa9b4
700a9a30: f2c7 0108    	movt	r1, #0x7008
700a9a34: 6808         	ldr	r0, [r1]
700a9a36: 3801         	subs	r0, #0x1
700a9a38: 6008         	str	r0, [r1]
700a9a3a: 9803         	ldr	r0, [sp, #0xc]
700a9a3c: f7f8 e97a    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x7d0c
700a9a40: f007 fd9e    	bl	0x700b1580 <_tx_thread_system_preempt_check> @ imm = #0x7b3c
700a9a44: 9807         	ldr	r0, [sp, #0x1c]
700a9a46: 9900         	ldr	r1, [sp]
700a9a48: 4288         	cmp	r0, r1
700a9a4a: d103         	bne	0x700a9a54 <_txe_mutex_create+0xb4> @ imm = #0x6
700a9a4c: e7ff         	b	0x700a9a4e <_txe_mutex_create+0xae> @ imm = #-0x2
700a9a4e: 201c         	movs	r0, #0x1c
700a9a50: 9002         	str	r0, [sp, #0x8]
700a9a52: e00b         	b	0x700a9a6c <_txe_mutex_create+0xcc> @ imm = #0x16
700a9a54: 9805         	ldr	r0, [sp, #0x14]
700a9a56: 2801         	cmp	r0, #0x1
700a9a58: d007         	beq	0x700a9a6a <_txe_mutex_create+0xca> @ imm = #0xe
700a9a5a: e7ff         	b	0x700a9a5c <_txe_mutex_create+0xbc> @ imm = #-0x2
700a9a5c: 9805         	ldr	r0, [sp, #0x14]
700a9a5e: b118         	cbz	r0, 0x700a9a68 <_txe_mutex_create+0xc8> @ imm = #0x6
700a9a60: e7ff         	b	0x700a9a62 <_txe_mutex_create+0xc2> @ imm = #-0x2
700a9a62: 201f         	movs	r0, #0x1f
700a9a64: 9002         	str	r0, [sp, #0x8]
700a9a66: e7ff         	b	0x700a9a68 <_txe_mutex_create+0xc8> @ imm = #-0x2
700a9a68: e7ff         	b	0x700a9a6a <_txe_mutex_create+0xca> @ imm = #-0x2
700a9a6a: e7ff         	b	0x700a9a6c <_txe_mutex_create+0xcc> @ imm = #-0x2
700a9a6c: e7ff         	b	0x700a9a6e <_txe_mutex_create+0xce> @ imm = #-0x2
700a9a6e: e7ff         	b	0x700a9a70 <_txe_mutex_create+0xd0> @ imm = #-0x2
700a9a70: 9802         	ldr	r0, [sp, #0x8]
700a9a72: b9b0         	cbnz	r0, 0x700a9aa2 <_txe_mutex_create+0x102> @ imm = #0x2c
700a9a74: e7ff         	b	0x700a9a76 <_txe_mutex_create+0xd6> @ imm = #-0x2
700a9a76: f646 1084    	movw	r0, #0x6984
700a9a7a: f2c7 000b    	movt	r0, #0x700b
700a9a7e: 6800         	ldr	r0, [r0]
700a9a80: b170         	cbz	r0, 0x700a9aa0 <_txe_mutex_create+0x100> @ imm = #0x1c
700a9a82: e7ff         	b	0x700a9a84 <_txe_mutex_create+0xe4> @ imm = #-0x2
700a9a84: f646 1084    	movw	r0, #0x6984
700a9a88: f2c7 000b    	movt	r0, #0x700b
700a9a8c: 6800         	ldr	r0, [r0]
700a9a8e: 0900         	lsrs	r0, r0, #0x4
700a9a90: f1b0 3f0f    	cmp.w	r0, #0xf0f0f0f
700a9a94: d203         	bhs	0x700a9a9e <_txe_mutex_create+0xfe> @ imm = #0x6
700a9a96: e7ff         	b	0x700a9a98 <_txe_mutex_create+0xf8> @ imm = #-0x2
700a9a98: 2013         	movs	r0, #0x13
700a9a9a: 9002         	str	r0, [sp, #0x8]
700a9a9c: e7ff         	b	0x700a9a9e <_txe_mutex_create+0xfe> @ imm = #-0x2
700a9a9e: e7ff         	b	0x700a9aa0 <_txe_mutex_create+0x100> @ imm = #-0x2
700a9aa0: e7ff         	b	0x700a9aa2 <_txe_mutex_create+0x102> @ imm = #-0x2
700a9aa2: 9802         	ldr	r0, [sp, #0x8]
700a9aa4: b938         	cbnz	r0, 0x700a9ab6 <_txe_mutex_create+0x116> @ imm = #0xe
700a9aa6: e7ff         	b	0x700a9aa8 <_txe_mutex_create+0x108> @ imm = #-0x2
700a9aa8: 9807         	ldr	r0, [sp, #0x1c]
700a9aaa: 9906         	ldr	r1, [sp, #0x18]
700a9aac: 9a05         	ldr	r2, [sp, #0x14]
700a9aae: f003 f83f    	bl	0x700acb30 <_tx_mutex_create> @ imm = #0x307e
700a9ab2: 9002         	str	r0, [sp, #0x8]
700a9ab4: e7ff         	b	0x700a9ab6 <_txe_mutex_create+0x116> @ imm = #-0x2
700a9ab6: 9802         	ldr	r0, [sp, #0x8]
700a9ab8: b008         	add	sp, #0x20
700a9aba: bd80         	pop	{r7, pc}

700a9abc <__udivmoddi4>:
700a9abc: e1530001     	cmp	r3, r1
700a9ac0: 01520000     	cmpeq	r2, r0
700a9ac4: 9a000007     	bls	0x700a9ae8 <__udivmoddi4+0x2c> @ imm = #0x1c
700a9ac8: e59d2000     	ldr	r2, [sp]
700a9acc: e3520000     	cmp	r2, #0
700a9ad0: 0a000001     	beq	0x700a9adc <__udivmoddi4+0x20> @ imm = #0x4
700a9ad4: e5820000     	str	r0, [r2]
700a9ad8: e5821004     	str	r1, [r2, #0x4]
700a9adc: e3b01000     	movs	r1, #0
700a9ae0: e3b00000     	movs	r0, #0
700a9ae4: e12fff1e     	bx	lr
700a9ae8: e3530000     	cmp	r3, #0
700a9aec: 03520000     	cmpeq	r2, #0
700a9af0: 1a00000d     	bne	0x700a9b2c <__udivmoddi4+0x70> @ imm = #0x34
700a9af4: e59d2000     	ldr	r2, [sp]
700a9af8: e3520000     	cmp	r2, #0
700a9afc: 0a000001     	beq	0x700a9b08 <__udivmoddi4+0x4c> @ imm = #0x4
700a9b00: e5820000     	str	r0, [r2]
700a9b04: e5821004     	str	r1, [r2, #0x4]
700a9b08: e1b02000     	movs	r2, r0
700a9b0c: e1b03001     	movs	r3, r1
700a9b10: e3b01000     	movs	r1, #0
700a9b14: e3b00000     	movs	r0, #0
700a9b18: e3530000     	cmp	r3, #0
700a9b1c: 03520000     	cmpeq	r2, #0
700a9b20: 11e01001     	mvnne	r1, r1
700a9b24: 11e00000     	mvnne	r0, r0
700a9b28: eaffdb73     	b	0x700a08fc <__aeabi_ldiv0> @ imm = #-0x9234
700a9b2c: e92d40f0     	push	{r4, r5, r6, r7, lr}
700a9b30: e1a04003     	mov	r4, r3
700a9b34: e1a05002     	mov	r5, r2
700a9b38: e1a03001     	mov	r3, r1
700a9b3c: e1a02000     	mov	r2, r0
700a9b40: e3b00000     	movs	r0, #0
700a9b44: e3b01000     	movs	r1, #0
700a9b48: e16f6f14     	clz	r6, r4
700a9b4c: e3560020     	cmp	r6, #32
700a9b50: 016f6f15     	clzeq	r6, r5
700a9b54: 02866020     	addeq	r6, r6, #32
700a9b58: e16f7f13     	clz	r7, r3
700a9b5c: e3570020     	cmp	r7, #32
700a9b60: 016f7f12     	clzeq	r7, r2
700a9b64: 02877020     	addeq	r7, r7, #32
700a9b68: e0566007     	subs	r6, r6, r7
700a9b6c: e2567020     	subs	r7, r6, #32
700a9b70: 21a04715     	lslhs	r4, r5, r7
700a9b74: 23a05000     	movhs	r5, #0
700a9b78: 32677000     	rsblo	r7, r7, #0
700a9b7c: 31a04614     	lsllo	r4, r4, r6
700a9b80: 31a07735     	lsrlo	r7, r5, r7
700a9b84: 31844007     	orrlo	r4, r4, r7
700a9b88: 31a05615     	lsllo	r5, r5, r6
700a9b8c: e1530004     	cmp	r3, r4
700a9b90: 01520005     	cmpeq	r2, r5
700a9b94: 3a000001     	blo	0x700a9ba0 <__udivmoddi4+0xe4> @ imm = #0x4
700a9b98: e0522005     	subs	r2, r2, r5
700a9b9c: e0d33004     	sbcs	r3, r3, r4
700a9ba0: e0b00000     	adcs	r0, r0, r0
700a9ba4: e0b11001     	adcs	r1, r1, r1
700a9ba8: e1b050a5     	lsrs	r5, r5, #1
700a9bac: e1855f84     	orr	r5, r5, r4, lsl #31
700a9bb0: e1b040a4     	lsrs	r4, r4, #1
700a9bb4: e2566001     	subs	r6, r6, #1
700a9bb8: 5afffff3     	bpl	0x700a9b8c <__udivmoddi4+0xd0> @ imm = #-0x34
700a9bbc: e59d7014     	ldr	r7, [sp, #0x14]
700a9bc0: e3570000     	cmp	r7, #0
700a9bc4: 0a000001     	beq	0x700a9bd0 <__udivmoddi4+0x114> @ imm = #0x4
700a9bc8: e5872000     	str	r2, [r7]
700a9bcc: e5873004     	str	r3, [r7, #0x4]
700a9bd0: e8bd80f0     	pop	{r4, r5, r6, r7, pc}
		...

700a9be0 <CSL_bcdmaChanOpDecChanStats>:
700a9be0: b580         	push	{r7, lr}
700a9be2: b088         	sub	sp, #0x20
700a9be4: 9007         	str	r0, [sp, #0x1c]
700a9be6: 9106         	str	r1, [sp, #0x18]
700a9be8: 9205         	str	r2, [sp, #0x14]
700a9bea: 9304         	str	r3, [sp, #0x10]
700a9bec: 2000         	movs	r0, #0x0
700a9bee: 9003         	str	r0, [sp, #0xc]
700a9bf0: 9804         	ldr	r0, [sp, #0x10]
700a9bf2: b920         	cbnz	r0, 0x700a9bfe <CSL_bcdmaChanOpDecChanStats+0x1e> @ imm = #0x8
700a9bf4: e7ff         	b	0x700a9bf6 <CSL_bcdmaChanOpDecChanStats+0x16> @ imm = #-0x2
700a9bf6: f06f 0001    	mvn	r0, #0x1
700a9bfa: 9003         	str	r0, [sp, #0xc]
700a9bfc: e078         	b	0x700a9cf0 <CSL_bcdmaChanOpDecChanStats+0x110> @ imm = #0xf0
700a9bfe: 9804         	ldr	r0, [sp, #0x10]
700a9c00: 9002         	str	r0, [sp, #0x8]
700a9c02: 9806         	ldr	r0, [sp, #0x18]
700a9c04: 9001         	str	r0, [sp, #0x4]
700a9c06: b140         	cbz	r0, 0x700a9c1a <CSL_bcdmaChanOpDecChanStats+0x3a> @ imm = #0x10
700a9c08: e7ff         	b	0x700a9c0a <CSL_bcdmaChanOpDecChanStats+0x2a> @ imm = #-0x2
700a9c0a: 9801         	ldr	r0, [sp, #0x4]
700a9c0c: 2801         	cmp	r0, #0x1
700a9c0e: d026         	beq	0x700a9c5e <CSL_bcdmaChanOpDecChanStats+0x7e> @ imm = #0x4c
700a9c10: e7ff         	b	0x700a9c12 <CSL_bcdmaChanOpDecChanStats+0x32> @ imm = #-0x2
700a9c12: 9801         	ldr	r0, [sp, #0x4]
700a9c14: 2802         	cmp	r0, #0x2
700a9c16: d044         	beq	0x700a9ca2 <CSL_bcdmaChanOpDecChanStats+0xc2> @ imm = #0x88
700a9c18: e065         	b	0x700a9ce6 <CSL_bcdmaChanOpDecChanStats+0x106> @ imm = #0xca
700a9c1a: 9807         	ldr	r0, [sp, #0x1c]
700a9c1c: 6880         	ldr	r0, [r0, #0x8]
700a9c1e: 9905         	ldr	r1, [sp, #0x14]
700a9c20: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a9c24: f500 6080    	add.w	r0, r0, #0x400
700a9c28: 9902         	ldr	r1, [sp, #0x8]
700a9c2a: 6809         	ldr	r1, [r1]
700a9c2c: f009 fed8    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0x9db0
700a9c30: 9807         	ldr	r0, [sp, #0x1c]
700a9c32: 6880         	ldr	r0, [r0, #0x8]
700a9c34: 9905         	ldr	r1, [sp, #0x14]
700a9c36: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a9c3a: f500 6081    	add.w	r0, r0, #0x408
700a9c3e: 9902         	ldr	r1, [sp, #0x8]
700a9c40: 6849         	ldr	r1, [r1, #0x4]
700a9c42: f009 fecd    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0x9d9a
700a9c46: 9807         	ldr	r0, [sp, #0x1c]
700a9c48: 6880         	ldr	r0, [r0, #0x8]
700a9c4a: 9905         	ldr	r1, [sp, #0x14]
700a9c4c: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a9c50: f500 6082    	add.w	r0, r0, #0x410
700a9c54: 9902         	ldr	r1, [sp, #0x8]
700a9c56: 6889         	ldr	r1, [r1, #0x8]
700a9c58: f009 fec2    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0x9d84
700a9c5c: e047         	b	0x700a9cee <CSL_bcdmaChanOpDecChanStats+0x10e> @ imm = #0x8e
700a9c5e: 9807         	ldr	r0, [sp, #0x1c]
700a9c60: 6900         	ldr	r0, [r0, #0x10]
700a9c62: 9905         	ldr	r1, [sp, #0x14]
700a9c64: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a9c68: f500 6080    	add.w	r0, r0, #0x400
700a9c6c: 9902         	ldr	r1, [sp, #0x8]
700a9c6e: 6809         	ldr	r1, [r1]
700a9c70: f009 feb6    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0x9d6c
700a9c74: 9807         	ldr	r0, [sp, #0x1c]
700a9c76: 6900         	ldr	r0, [r0, #0x10]
700a9c78: 9905         	ldr	r1, [sp, #0x14]
700a9c7a: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a9c7e: f500 6081    	add.w	r0, r0, #0x408
700a9c82: 9902         	ldr	r1, [sp, #0x8]
700a9c84: 6849         	ldr	r1, [r1, #0x4]
700a9c86: f009 feab    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0x9d56
700a9c8a: 9807         	ldr	r0, [sp, #0x1c]
700a9c8c: 6900         	ldr	r0, [r0, #0x10]
700a9c8e: 9905         	ldr	r1, [sp, #0x14]
700a9c90: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a9c94: f500 6082    	add.w	r0, r0, #0x410
700a9c98: 9902         	ldr	r1, [sp, #0x8]
700a9c9a: 6889         	ldr	r1, [r1, #0x8]
700a9c9c: f009 fea0    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0x9d40
700a9ca0: e025         	b	0x700a9cee <CSL_bcdmaChanOpDecChanStats+0x10e> @ imm = #0x4a
700a9ca2: 9807         	ldr	r0, [sp, #0x1c]
700a9ca4: 6980         	ldr	r0, [r0, #0x18]
700a9ca6: 9905         	ldr	r1, [sp, #0x14]
700a9ca8: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a9cac: f500 6080    	add.w	r0, r0, #0x400
700a9cb0: 9902         	ldr	r1, [sp, #0x8]
700a9cb2: 6809         	ldr	r1, [r1]
700a9cb4: f009 fe94    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0x9d28
700a9cb8: 9807         	ldr	r0, [sp, #0x1c]
700a9cba: 6980         	ldr	r0, [r0, #0x18]
700a9cbc: 9905         	ldr	r1, [sp, #0x14]
700a9cbe: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a9cc2: f500 6081    	add.w	r0, r0, #0x408
700a9cc6: 9902         	ldr	r1, [sp, #0x8]
700a9cc8: 68c9         	ldr	r1, [r1, #0xc]
700a9cca: f009 fe89    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0x9d12
700a9cce: 9807         	ldr	r0, [sp, #0x1c]
700a9cd0: 6980         	ldr	r0, [r0, #0x18]
700a9cd2: 9905         	ldr	r1, [sp, #0x14]
700a9cd4: eb00 3001    	add.w	r0, r0, r1, lsl #12
700a9cd8: f500 6082    	add.w	r0, r0, #0x410
700a9cdc: 9902         	ldr	r1, [sp, #0x8]
700a9cde: 6909         	ldr	r1, [r1, #0x10]
700a9ce0: f009 fe7e    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0x9cfc
700a9ce4: e003         	b	0x700a9cee <CSL_bcdmaChanOpDecChanStats+0x10e> @ imm = #0x6
700a9ce6: f06f 0001    	mvn	r0, #0x1
700a9cea: 9003         	str	r0, [sp, #0xc]
700a9cec: e7ff         	b	0x700a9cee <CSL_bcdmaChanOpDecChanStats+0x10e> @ imm = #-0x2
700a9cee: e7ff         	b	0x700a9cf0 <CSL_bcdmaChanOpDecChanStats+0x110> @ imm = #-0x2
700a9cf0: 9803         	ldr	r0, [sp, #0xc]
700a9cf2: b008         	add	sp, #0x20
700a9cf4: bd80         	pop	{r7, pc}
		...
700a9cfe: 0000         	movs	r0, r0

700a9d00 <UART_divisorLatchWrite>:
700a9d00: b580         	push	{r7, lr}
700a9d02: b08c         	sub	sp, #0x30
700a9d04: 900b         	str	r0, [sp, #0x2c]
700a9d06: 910a         	str	r1, [sp, #0x28]
700a9d08: 980b         	ldr	r0, [sp, #0x2c]
700a9d0a: 21bf         	movs	r1, #0xbf
700a9d0c: 9102         	str	r1, [sp, #0x8]
700a9d0e: f007 f87f    	bl	0x700b0e10 <UART_regConfigModeEnable> @ imm = #0x70fe
700a9d12: 9007         	str	r0, [sp, #0x1c]
700a9d14: 980b         	ldr	r0, [sp, #0x2c]
700a9d16: 3008         	adds	r0, #0x8
700a9d18: 2110         	movs	r1, #0x10
700a9d1a: 9103         	str	r1, [sp, #0xc]
700a9d1c: 2204         	movs	r2, #0x4
700a9d1e: 9204         	str	r2, [sp, #0x10]
700a9d20: f009 fb36    	bl	0x700b3390 <HW_RD_FIELD32_RAW> @ imm = #0x966c
700a9d24: 9903         	ldr	r1, [sp, #0xc]
700a9d26: 9a04         	ldr	r2, [sp, #0x10]
700a9d28: 9009         	str	r0, [sp, #0x24]
700a9d2a: 980b         	ldr	r0, [sp, #0x2c]
700a9d2c: 3008         	adds	r0, #0x8
700a9d2e: 2301         	movs	r3, #0x1
700a9d30: f008 fdb6    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #0x8b6c
700a9d34: 980b         	ldr	r0, [sp, #0x2c]
700a9d36: 300c         	adds	r0, #0xc
700a9d38: 9907         	ldr	r1, [sp, #0x1c]
700a9d3a: f009 feb1    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x9d62
700a9d3e: 980b         	ldr	r0, [sp, #0x2c]
700a9d40: 217f         	movs	r1, #0x7f
700a9d42: 9101         	str	r1, [sp, #0x4]
700a9d44: f007 f864    	bl	0x700b0e10 <UART_regConfigModeEnable> @ imm = #0x70c8
700a9d48: 9903         	ldr	r1, [sp, #0xc]
700a9d4a: 9a04         	ldr	r2, [sp, #0x10]
700a9d4c: 9007         	str	r0, [sp, #0x1c]
700a9d4e: 980b         	ldr	r0, [sp, #0x2c]
700a9d50: 3004         	adds	r0, #0x4
700a9d52: f009 fb1d    	bl	0x700b3390 <HW_RD_FIELD32_RAW> @ imm = #0x963a
700a9d56: 9903         	ldr	r1, [sp, #0xc]
700a9d58: 9a04         	ldr	r2, [sp, #0x10]
700a9d5a: 9008         	str	r0, [sp, #0x20]
700a9d5c: 980b         	ldr	r0, [sp, #0x2c]
700a9d5e: 3004         	adds	r0, #0x4
700a9d60: 2300         	movs	r3, #0x0
700a9d62: f008 fd9d    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #0x8b3a
700a9d66: 980b         	ldr	r0, [sp, #0x2c]
700a9d68: 300c         	adds	r0, #0xc
700a9d6a: 9907         	ldr	r1, [sp, #0x1c]
700a9d6c: f009 fe98    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x9d30
700a9d70: 9902         	ldr	r1, [sp, #0x8]
700a9d72: 980b         	ldr	r0, [sp, #0x2c]
700a9d74: f007 f84c    	bl	0x700b0e10 <UART_regConfigModeEnable> @ imm = #0x7098
700a9d78: 9007         	str	r0, [sp, #0x1c]
700a9d7a: 980b         	ldr	r0, [sp, #0x2c]
700a9d7c: f009 fe88    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x9d10
700a9d80: b2c0         	uxtb	r0, r0
700a9d82: 9005         	str	r0, [sp, #0x14]
700a9d84: 980b         	ldr	r0, [sp, #0x2c]
700a9d86: 3004         	adds	r0, #0x4
700a9d88: f009 fe82    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x9d04
700a9d8c: f000 013f    	and	r1, r0, #0x3f
700a9d90: 9805         	ldr	r0, [sp, #0x14]
700a9d92: ea40 2001    	orr.w	r0, r0, r1, lsl #8
700a9d96: 9005         	str	r0, [sp, #0x14]
700a9d98: 980b         	ldr	r0, [sp, #0x2c]
700a9d9a: 2107         	movs	r1, #0x7
700a9d9c: f009 f850    	bl	0x700b2e40 <UART_operatingModeSelect> @ imm = #0x90a0
700a9da0: 9006         	str	r0, [sp, #0x18]
700a9da2: 980b         	ldr	r0, [sp, #0x2c]
700a9da4: f89d 1028    	ldrb.w	r1, [sp, #0x28]
700a9da8: f009 fe7a    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x9cf4
700a9dac: 980b         	ldr	r0, [sp, #0x2c]
700a9dae: 3004         	adds	r0, #0x4
700a9db0: 990a         	ldr	r1, [sp, #0x28]
700a9db2: f3c1 2105    	ubfx	r1, r1, #0x8, #0x6
700a9db6: f009 fe73    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x9ce6
700a9dba: 980b         	ldr	r0, [sp, #0x2c]
700a9dbc: 9906         	ldr	r1, [sp, #0x18]
700a9dbe: f009 f83f    	bl	0x700b2e40 <UART_operatingModeSelect> @ imm = #0x907e
700a9dc2: 980b         	ldr	r0, [sp, #0x2c]
700a9dc4: 300c         	adds	r0, #0xc
700a9dc6: 9907         	ldr	r1, [sp, #0x1c]
700a9dc8: f009 fe6a    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x9cd4
700a9dcc: 9901         	ldr	r1, [sp, #0x4]
700a9dce: 980b         	ldr	r0, [sp, #0x2c]
700a9dd0: f007 f81e    	bl	0x700b0e10 <UART_regConfigModeEnable> @ imm = #0x703c
700a9dd4: 9903         	ldr	r1, [sp, #0xc]
700a9dd6: 9a04         	ldr	r2, [sp, #0x10]
700a9dd8: 9007         	str	r0, [sp, #0x1c]
700a9dda: 980b         	ldr	r0, [sp, #0x2c]
700a9ddc: 3004         	adds	r0, #0x4
700a9dde: 9b08         	ldr	r3, [sp, #0x20]
700a9de0: f008 fd5e    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #0x8abc
700a9de4: 980b         	ldr	r0, [sp, #0x2c]
700a9de6: 300c         	adds	r0, #0xc
700a9de8: 9907         	ldr	r1, [sp, #0x1c]
700a9dea: f009 fe59    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x9cb2
700a9dee: 9902         	ldr	r1, [sp, #0x8]
700a9df0: 980b         	ldr	r0, [sp, #0x2c]
700a9df2: f007 f80d    	bl	0x700b0e10 <UART_regConfigModeEnable> @ imm = #0x701a
700a9df6: 9903         	ldr	r1, [sp, #0xc]
700a9df8: 9a04         	ldr	r2, [sp, #0x10]
700a9dfa: 9007         	str	r0, [sp, #0x1c]
700a9dfc: 980b         	ldr	r0, [sp, #0x2c]
700a9dfe: 3008         	adds	r0, #0x8
700a9e00: 9b09         	ldr	r3, [sp, #0x24]
700a9e02: f008 fd4d    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #0x8a9a
700a9e06: 980b         	ldr	r0, [sp, #0x2c]
700a9e08: 300c         	adds	r0, #0xc
700a9e0a: 9907         	ldr	r1, [sp, #0x1c]
700a9e0c: f009 fe48    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x9c90
700a9e10: 9805         	ldr	r0, [sp, #0x14]
700a9e12: b00c         	add	sp, #0x30
700a9e14: bd80         	pop	{r7, pc}
		...
700a9e1e: 0000         	movs	r0, r0

700a9e20 <_ntoa_long>:
700a9e20: e92d 41f0    	push.w	{r4, r5, r6, r7, r8, lr}
700a9e24: b098         	sub	sp, #0x60
700a9e26: 4684         	mov	r12, r0
700a9e28: 9823         	ldr	r0, [sp, #0x8c]
700a9e2a: 9822         	ldr	r0, [sp, #0x88]
700a9e2c: 9821         	ldr	r0, [sp, #0x84]
700a9e2e: 9820         	ldr	r0, [sp, #0x80]
700a9e30: 981f         	ldr	r0, [sp, #0x7c]
700a9e32: f8dd e078    	ldr.w	lr, [sp, #0x78]
700a9e36: f8cd c05c    	str.w	r12, [sp, #0x5c]
700a9e3a: 9116         	str	r1, [sp, #0x58]
700a9e3c: 9215         	str	r2, [sp, #0x54]
700a9e3e: 9314         	str	r3, [sp, #0x50]
700a9e40: f88d 004f    	strb.w	r0, [sp, #0x4f]
700a9e44: 2000         	movs	r0, #0x0
700a9e46: 900a         	str	r0, [sp, #0x28]
700a9e48: 981e         	ldr	r0, [sp, #0x78]
700a9e4a: b928         	cbnz	r0, 0x700a9e58 <_ntoa_long+0x38> @ imm = #0xa
700a9e4c: e7ff         	b	0x700a9e4e <_ntoa_long+0x2e> @ imm = #-0x2
700a9e4e: 9823         	ldr	r0, [sp, #0x8c]
700a9e50: f020 0010    	bic	r0, r0, #0x10
700a9e54: 9023         	str	r0, [sp, #0x8c]
700a9e56: e7ff         	b	0x700a9e58 <_ntoa_long+0x38> @ imm = #-0x2
700a9e58: f89d 008d    	ldrb.w	r0, [sp, #0x8d]
700a9e5c: 0740         	lsls	r0, r0, #0x1d
700a9e5e: 2800         	cmp	r0, #0x0
700a9e60: d504         	bpl	0x700a9e6c <_ntoa_long+0x4c> @ imm = #0x8
700a9e62: e7ff         	b	0x700a9e64 <_ntoa_long+0x44> @ imm = #-0x2
700a9e64: 981e         	ldr	r0, [sp, #0x78]
700a9e66: 2800         	cmp	r0, #0x0
700a9e68: d03f         	beq	0x700a9eea <_ntoa_long+0xca> @ imm = #0x7e
700a9e6a: e7ff         	b	0x700a9e6c <_ntoa_long+0x4c> @ imm = #-0x2
700a9e6c: e7ff         	b	0x700a9e6e <_ntoa_long+0x4e> @ imm = #-0x2
700a9e6e: 9a1e         	ldr	r2, [sp, #0x78]
700a9e70: 9920         	ldr	r1, [sp, #0x80]
700a9e72: fbb2 f0f1    	udiv	r0, r2, r1
700a9e76: fb00 2011    	mls	r0, r0, r1, r2
700a9e7a: f88d 0027    	strb.w	r0, [sp, #0x27]
700a9e7e: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700a9e82: 2809         	cmp	r0, #0x9
700a9e84: dc05         	bgt	0x700a9e92 <_ntoa_long+0x72> @ imm = #0xa
700a9e86: e7ff         	b	0x700a9e88 <_ntoa_long+0x68> @ imm = #-0x2
700a9e88: f89d 0027    	ldrb.w	r0, [sp, #0x27]
700a9e8c: 3030         	adds	r0, #0x30
700a9e8e: 9008         	str	r0, [sp, #0x20]
700a9e90: e00c         	b	0x700a9eac <_ntoa_long+0x8c> @ imm = #0x18
700a9e92: f89d 008c    	ldrb.w	r0, [sp, #0x8c]
700a9e96: 0681         	lsls	r1, r0, #0x1a
700a9e98: 2061         	movs	r0, #0x61
700a9e9a: 2900         	cmp	r1, #0x0
700a9e9c: bf48         	it	mi
700a9e9e: 2041         	movmi	r0, #0x41
700a9ea0: f89d 1027    	ldrb.w	r1, [sp, #0x27]
700a9ea4: 4408         	add	r0, r1
700a9ea6: 380a         	subs	r0, #0xa
700a9ea8: 9008         	str	r0, [sp, #0x20]
700a9eaa: e7ff         	b	0x700a9eac <_ntoa_long+0x8c> @ imm = #-0x2
700a9eac: 9808         	ldr	r0, [sp, #0x20]
700a9eae: 9a0a         	ldr	r2, [sp, #0x28]
700a9eb0: 1c51         	adds	r1, r2, #0x1
700a9eb2: 910a         	str	r1, [sp, #0x28]
700a9eb4: f10d 012f    	add.w	r1, sp, #0x2f
700a9eb8: 5488         	strb	r0, [r1, r2]
700a9eba: 9920         	ldr	r1, [sp, #0x80]
700a9ebc: 981e         	ldr	r0, [sp, #0x78]
700a9ebe: fbb0 f0f1    	udiv	r0, r0, r1
700a9ec2: 901e         	str	r0, [sp, #0x78]
700a9ec4: e7ff         	b	0x700a9ec6 <_ntoa_long+0xa6> @ imm = #-0x2
700a9ec6: 991e         	ldr	r1, [sp, #0x78]
700a9ec8: 2000         	movs	r0, #0x0
700a9eca: 9007         	str	r0, [sp, #0x1c]
700a9ecc: b139         	cbz	r1, 0x700a9ede <_ntoa_long+0xbe> @ imm = #0xe
700a9ece: e7ff         	b	0x700a9ed0 <_ntoa_long+0xb0> @ imm = #-0x2
700a9ed0: 990a         	ldr	r1, [sp, #0x28]
700a9ed2: 2000         	movs	r0, #0x0
700a9ed4: 2920         	cmp	r1, #0x20
700a9ed6: bf38         	it	lo
700a9ed8: 2001         	movlo	r0, #0x1
700a9eda: 9007         	str	r0, [sp, #0x1c]
700a9edc: e7ff         	b	0x700a9ede <_ntoa_long+0xbe> @ imm = #-0x2
700a9ede: 9807         	ldr	r0, [sp, #0x1c]
700a9ee0: 07c0         	lsls	r0, r0, #0x1f
700a9ee2: 2800         	cmp	r0, #0x0
700a9ee4: d1c3         	bne	0x700a9e6e <_ntoa_long+0x4e> @ imm = #-0x7a
700a9ee6: e7ff         	b	0x700a9ee8 <_ntoa_long+0xc8> @ imm = #-0x2
700a9ee8: e7ff         	b	0x700a9eea <_ntoa_long+0xca> @ imm = #-0x2
700a9eea: 9817         	ldr	r0, [sp, #0x5c]
700a9eec: 9916         	ldr	r1, [sp, #0x58]
700a9eee: 9a15         	ldr	r2, [sp, #0x54]
700a9ef0: 9b14         	ldr	r3, [sp, #0x50]
700a9ef2: f8dd c028    	ldr.w	r12, [sp, #0x28]
700a9ef6: 9d20         	ldr	r5, [sp, #0x80]
700a9ef8: 9e21         	ldr	r6, [sp, #0x84]
700a9efa: 9f22         	ldr	r7, [sp, #0x88]
700a9efc: f8dd 808c    	ldr.w	r8, [sp, #0x8c]
700a9f00: f89d 404f    	ldrb.w	r4, [sp, #0x4f]
700a9f04: 46ee         	mov	lr, sp
700a9f06: f8ce 8018    	str.w	r8, [lr, #0x18]
700a9f0a: f8ce 7014    	str.w	r7, [lr, #0x14]
700a9f0e: f8ce 6010    	str.w	r6, [lr, #0x10]
700a9f12: f8ce 500c    	str.w	r5, [lr, #0xc]
700a9f16: f004 0401    	and	r4, r4, #0x1
700a9f1a: f8ce 4008    	str.w	r4, [lr, #0x8]
700a9f1e: f8ce c004    	str.w	r12, [lr, #0x4]
700a9f22: f10d 0c2f    	add.w	r12, sp, #0x2f
700a9f26: f8ce c000    	str.w	r12, [lr]
700a9f2a: f7f9 fd41    	bl	0x700a39b0 <_ntoa_format> @ imm = #-0x657e
700a9f2e: b018         	add	sp, #0x60
700a9f30: e8bd 81f0    	pop.w	{r4, r5, r6, r7, r8, pc}
		...

700a9f40 <tm_isr_message_handler>:
; {
700a9f40: b570         	push	{r4, r5, r6, lr}
;    tm_isr_counter++;
700a9f42: f646 10c8    	movw	r0, #0x69c8
;    message[1] = isr_message_counter;
700a9f46: f646 15b8    	movw	r5, #0x69b8
;    tm_isr_counter++;
700a9f4a: f2c7 000b    	movt	r0, #0x700b
;    message[1] = isr_message_counter;
700a9f4e: f2c7 050b    	movt	r5, #0x700b
;    message[0] = 1;
700a9f52: f24a 6684    	movw	r6, #0xa684
700a9f56: f2c7 0608    	movt	r6, #0x7008
;    tm_isr_counter++;
700a9f5a: 6801         	ldr	r1, [r0]
700a9f5c: 3101         	adds	r1, #0x1
700a9f5e: 6001         	str	r1, [r0]
700a9f60: 2101         	movs	r1, #0x1
;    message[1] = isr_message_counter;
700a9f62: 682a         	ldr	r2, [r5]
700a9f64: 2000         	movs	r0, #0x0
;    message[0] = 1;
700a9f66: e9c6 1200    	strd	r1, r2, [r6]
700a9f6a: bf00         	nop
700a9f6c: bf00         	nop
700a9f6e: bf00         	nop
;       message[i] = 1000 + (isr_message_counter * 10) + i;
700a9f70: 6829         	ldr	r1, [r5]
700a9f72: f200 33eb    	addw	r3, r0, #0x3eb
700a9f76: 682a         	ldr	r2, [r5]
;    for (i = 2; i < MESSAGE_SIZE - 1; i++)
700a9f78: 281b         	cmp	r0, #0x1b
;       message[i] = 1000 + (isr_message_counter * 10) + i;
700a9f7a: eb01 0181    	add.w	r1, r1, r1, lsl #2
700a9f7e: eb02 0282    	add.w	r2, r2, r2, lsl #2
700a9f82: eb03 0141    	add.w	r1, r3, r1, lsl #1
700a9f86: f1a1 0401    	sub.w	r4, r1, #0x1
700a9f8a: eb06 0180    	add.w	r1, r6, r0, lsl #2
700a9f8e: eb03 0242    	add.w	r2, r3, r2, lsl #1
700a9f92: e9c1 4202    	strd	r4, r2, [r1, #8]
;    for (i = 2; i < MESSAGE_SIZE - 1; i++)
700a9f96: d009         	beq	0x700a9fac <tm_isr_message_handler+0x6c> @ imm = #0x12
;       message[i] = 1000 + (isr_message_counter * 10) + i;
700a9f98: 682a         	ldr	r2, [r5]
700a9f9a: eb02 0282    	add.w	r2, r2, r2, lsl #2
700a9f9e: eb00 0242    	add.w	r2, r0, r2, lsl #1
700a9fa2: 3003         	adds	r0, #0x3
700a9fa4: f502 727b    	add.w	r2, r2, #0x3ec
700a9fa8: 610a         	str	r2, [r1, #0x10]
700a9faa: e7e1         	b	0x700a9f70 <tm_isr_message_handler+0x30> @ imm = #-0x3e
;       checksum += msg[i];
700a9fac: e896 0007    	ldm.w	r6, {r0, r1, r2}
700a9fb0: 4408         	add	r0, r1
;    tm_pmu_profile_start(pmu_send_names[isr_message_counter]);
700a9fb2: f24a 1488    	movw	r4, #0xa188
;       checksum += msg[i];
700a9fb6: 68f1         	ldr	r1, [r6, #0xc]
700a9fb8: 4410         	add	r0, r2
700a9fba: 6932         	ldr	r2, [r6, #0x10]
;    tm_pmu_profile_start(pmu_send_names[isr_message_counter]);
700a9fbc: f2c7 0408    	movt	r4, #0x7008
;       checksum += msg[i];
700a9fc0: 4408         	add	r0, r1
700a9fc2: 6971         	ldr	r1, [r6, #0x14]
700a9fc4: 4410         	add	r0, r2
700a9fc6: 69b2         	ldr	r2, [r6, #0x18]
700a9fc8: 4408         	add	r0, r1
700a9fca: 69f1         	ldr	r1, [r6, #0x1c]
700a9fcc: 4410         	add	r0, r2
700a9fce: 6a32         	ldr	r2, [r6, #0x20]
700a9fd0: 4408         	add	r0, r1
700a9fd2: 6a71         	ldr	r1, [r6, #0x24]
700a9fd4: 4410         	add	r0, r2
700a9fd6: 6ab2         	ldr	r2, [r6, #0x28]
700a9fd8: 4408         	add	r0, r1
700a9fda: 6af1         	ldr	r1, [r6, #0x2c]
700a9fdc: 4410         	add	r0, r2
700a9fde: 6b32         	ldr	r2, [r6, #0x30]
700a9fe0: 4408         	add	r0, r1
700a9fe2: 6b71         	ldr	r1, [r6, #0x34]
700a9fe4: 4410         	add	r0, r2
700a9fe6: 6bb2         	ldr	r2, [r6, #0x38]
700a9fe8: 4408         	add	r0, r1
700a9fea: 6bf1         	ldr	r1, [r6, #0x3c]
700a9fec: 4410         	add	r0, r2
700a9fee: 6c32         	ldr	r2, [r6, #0x40]
700a9ff0: 4408         	add	r0, r1
700a9ff2: 6c71         	ldr	r1, [r6, #0x44]
700a9ff4: 4410         	add	r0, r2
700a9ff6: 6cb2         	ldr	r2, [r6, #0x48]
700a9ff8: 4408         	add	r0, r1
700a9ffa: 6cf1         	ldr	r1, [r6, #0x4c]
700a9ffc: 4410         	add	r0, r2
700a9ffe: 6d32         	ldr	r2, [r6, #0x50]
700aa000: 4408         	add	r0, r1
700aa002: 6d71         	ldr	r1, [r6, #0x54]
700aa004: 4410         	add	r0, r2
700aa006: 6db2         	ldr	r2, [r6, #0x58]
700aa008: 4408         	add	r0, r1
700aa00a: 6df1         	ldr	r1, [r6, #0x5c]
700aa00c: 4410         	add	r0, r2
700aa00e: 6e32         	ldr	r2, [r6, #0x60]
700aa010: 4408         	add	r0, r1
700aa012: 6e71         	ldr	r1, [r6, #0x64]
700aa014: 4410         	add	r0, r2
700aa016: 6eb2         	ldr	r2, [r6, #0x68]
700aa018: 4408         	add	r0, r1
700aa01a: 6ef1         	ldr	r1, [r6, #0x6c]
700aa01c: 4410         	add	r0, r2
700aa01e: 6f32         	ldr	r2, [r6, #0x70]
700aa020: 4408         	add	r0, r1
700aa022: 6f71         	ldr	r1, [r6, #0x74]
700aa024: 4410         	add	r0, r2
700aa026: 6fb2         	ldr	r2, [r6, #0x78]
700aa028: 4408         	add	r0, r1
700aa02a: 4410         	add	r0, r2
;    message[MESSAGE_SIZE - 1] = compute_checksum(message, MESSAGE_SIZE - 1);
700aa02c: 67f0         	str	r0, [r6, #0x7c]
;    tm_pmu_profile_start(pmu_send_names[isr_message_counter]);
700aa02e: 6828         	ldr	r0, [r5]
700aa030: eb04 1000    	add.w	r0, r4, r0, lsl #4
700aa034: f009 fe0c    	bl	0x700b3c50 <tm_pmu_profile_start> @ imm = #0x9c18
;    tm_queue_send_from_isr(0, message);
700aa038: 4631         	mov	r1, r6
700aa03a: 2000         	movs	r0, #0x0
700aa03c: f009 f968    	bl	0x700b3310 <tm_queue_send_from_isr> @ imm = #0x92d0
;    tm_pmu_profile_end(pmu_send_names[isr_message_counter]);
700aa040: 6828         	ldr	r0, [r5]
700aa042: eb04 1000    	add.w	r0, r4, r0, lsl #4
700aa046: f009 fdf3    	bl	0x700b3c30 <tm_pmu_profile_end> @ imm = #0x9be6
;    isr_message_counter++; /* Prepare for next iteration */
700aa04a: 6828         	ldr	r0, [r5]
700aa04c: 3001         	adds	r0, #0x1
700aa04e: 6028         	str	r0, [r5]
; }
700aa050: bd70         	pop	{r4, r5, r6, pc}
700aa052: 0000         	movs	r0, r0

700aa054 <_tx_thread_context_restore>:
700aa054: f10c0080     	cpsid	i
700aa058: e59f30ec     	ldr	r3, [pc, #0xec]         @ 0x700aa14c <__tx_thread_idle_system_restore+0xc>
700aa05c: e5932000     	ldr	r2, [r3]
700aa060: e2422001     	sub	r2, r2, #1
700aa064: e5832000     	str	r2, [r3]
700aa068: e3520000     	cmp	r2, #0
700aa06c: 0a000003     	beq	0x700aa080 <__tx_thread_not_nested_restore> @ imm = #0xc
700aa070: e8bd5401     	pop	{r0, r10, r12, lr}
700aa074: e16ff000     	msr	SPSR_fsxc, r0
700aa078: e8bd000f     	pop	{r0, r1, r2, r3}
700aa07c: e1b0f00e     	movs	pc, lr

700aa080 <__tx_thread_not_nested_restore>:
700aa080: e59f10c8     	ldr	r1, [pc, #0xc8]         @ 0x700aa150 <__tx_thread_idle_system_restore+0x10>
700aa084: e5910000     	ldr	r0, [r1]
700aa088: e3500000     	cmp	r0, #0
700aa08c: 0a00002b     	beq	0x700aa140 <__tx_thread_idle_system_restore> @ imm = #0xac
700aa090: e59f30bc     	ldr	r3, [pc, #0xbc]         @ 0x700aa154 <__tx_thread_idle_system_restore+0x14>
700aa094: e5932000     	ldr	r2, [r3]
700aa098: e3520000     	cmp	r2, #0
700aa09c: 1a000003     	bne	0x700aa0b0 <__tx_thread_no_preempt_restore> @ imm = #0xc
700aa0a0: e59f30b0     	ldr	r3, [pc, #0xb0]         @ 0x700aa158 <__tx_thread_idle_system_restore+0x18>
700aa0a4: e5932000     	ldr	r2, [r3]
700aa0a8: e1500002     	cmp	r0, r2
700aa0ac: 1a000003     	bne	0x700aa0c0 <__tx_thread_preempt_restore> @ imm = #0xc

700aa0b0 <__tx_thread_no_preempt_restore>:
700aa0b0: e8bd5401     	pop	{r0, r10, r12, lr}
700aa0b4: e16ff000     	msr	SPSR_fsxc, r0
700aa0b8: e8bd000f     	pop	{r0, r1, r2, r3}
700aa0bc: e1b0f00e     	movs	pc, lr

700aa0c0 <__tx_thread_preempt_restore>:
700aa0c0: e8bd5408     	pop	{r3, r10, r12, lr}
700aa0c4: e1a0100e     	mov	r1, lr
700aa0c8: e3a0209f     	mov	r2, #159
700aa0cc: e121f002     	msr	CPSR_c, r2
700aa0d0: e92d0008     	stmdb	sp!, {r3}
700aa0d4: e92d0002     	stmdb	sp!, {r1}
700aa0d8: e92d5ff0     	push	{r4, r5, r6, r7, r8, r9, r10, r11, r12, lr}
700aa0dc: e1a04003     	mov	r4, r3
700aa0e0: e3a02092     	mov	r2, #146
700aa0e4: e121f002     	msr	CPSR_c, r2
700aa0e8: e8bd000f     	pop	{r0, r1, r2, r3}
700aa0ec: e3a0509f     	mov	r5, #159
700aa0f0: e121f005     	msr	CPSR_c, r5
700aa0f4: e92d000f     	push	{r0, r1, r2, r3}
700aa0f8: e59f1050     	ldr	r1, [pc, #0x50]         @ 0x700aa150 <__tx_thread_idle_system_restore+0x10>
700aa0fc: e5910000     	ldr	r0, [r1]
700aa100: eef12a10     	vmrs	r2, fpscr
700aa104: e52d2004     	str	r2, [sp, #-0x4]!
700aa108: ed2d0b20     	vpush	{d0, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15}
700aa10c: e3a03001     	mov	r3, #1
700aa110: e92d0008     	stmdb	sp!, {r3}
700aa114: e580d008     	str	sp, [r0, #0x8]
700aa118: e59f303c     	ldr	r3, [pc, #0x3c]         @ 0x700aa15c <__tx_thread_idle_system_restore+0x1c>
700aa11c: e5932000     	ldr	r2, [r3]
700aa120: e3520000     	cmp	r2, #0
700aa124: 0a000002     	beq	0x700aa134 <__tx_thread_dont_save_ts> @ imm = #0x8
700aa128: e5802018     	str	r2, [r0, #0x18]
700aa12c: e3a02000     	mov	r2, #0
700aa130: e5832000     	str	r2, [r3]

700aa134 <__tx_thread_dont_save_ts>:
700aa134: e3a00000     	mov	r0, #0
700aa138: e5810000     	str	r0, [r1]
700aa13c: ea001330     	b	0x700aee04 <_tx_thread_schedule> @ imm = #0x4cc0

700aa140 <__tx_thread_idle_system_restore>:
700aa140: e3a0009f     	mov	r0, #159
700aa144: e121f000     	msr	CPSR_c, r0
700aa148: ea00132d     	b	0x700aee04 <_tx_thread_schedule> @ imm = #0x4cb4
700aa14c: 84 69 0b 70  	.word	0x700b6984
700aa150: a4 a9 08 70  	.word	0x7008a9a4
700aa154: b4 a9 08 70  	.word	0x7008a9b4
700aa158: a8 a9 08 70  	.word	0x7008a9a8
700aa15c: dc a9 08 70  	.word	0x7008a9dc

700aa160 <Udma_eventCheckParams>:
700aa160: b084         	sub	sp, #0x10
700aa162: 9003         	str	r0, [sp, #0xc]
700aa164: 9102         	str	r1, [sp, #0x8]
700aa166: 2000         	movs	r0, #0x0
700aa168: 9001         	str	r0, [sp, #0x4]
700aa16a: 9802         	ldr	r0, [sp, #0x8]
700aa16c: 6840         	ldr	r0, [r0, #0x4]
700aa16e: 2801         	cmp	r0, #0x1
700aa170: d109         	bne	0x700aa186 <Udma_eventCheckParams+0x26> @ imm = #0x12
700aa172: e7ff         	b	0x700aa174 <Udma_eventCheckParams+0x14> @ imm = #-0x2
700aa174: 9802         	ldr	r0, [sp, #0x8]
700aa176: 6900         	ldr	r0, [r0, #0x10]
700aa178: b120         	cbz	r0, 0x700aa184 <Udma_eventCheckParams+0x24> @ imm = #0x8
700aa17a: e7ff         	b	0x700aa17c <Udma_eventCheckParams+0x1c> @ imm = #-0x2
700aa17c: f06f 0002    	mvn	r0, #0x2
700aa180: 9001         	str	r0, [sp, #0x4]
700aa182: e7ff         	b	0x700aa184 <Udma_eventCheckParams+0x24> @ imm = #-0x2
700aa184: e7ff         	b	0x700aa186 <Udma_eventCheckParams+0x26> @ imm = #-0x2
700aa186: 9802         	ldr	r0, [sp, #0x8]
700aa188: 6840         	ldr	r0, [r0, #0x4]
700aa18a: 2802         	cmp	r0, #0x2
700aa18c: d126         	bne	0x700aa1dc <Udma_eventCheckParams+0x7c> @ imm = #0x4c
700aa18e: e7ff         	b	0x700aa190 <Udma_eventCheckParams+0x30> @ imm = #-0x2
700aa190: 9802         	ldr	r0, [sp, #0x8]
700aa192: 6900         	ldr	r0, [r0, #0x10]
700aa194: b308         	cbz	r0, 0x700aa1da <Udma_eventCheckParams+0x7a> @ imm = #0x42
700aa196: e7ff         	b	0x700aa198 <Udma_eventCheckParams+0x38> @ imm = #-0x2
700aa198: 9802         	ldr	r0, [sp, #0x8]
700aa19a: 6900         	ldr	r0, [r0, #0x10]
700aa19c: 9000         	str	r0, [sp]
700aa19e: 9800         	ldr	r0, [sp]
700aa1a0: 69c0         	ldr	r0, [r0, #0x1c]
700aa1a2: b140         	cbz	r0, 0x700aa1b6 <Udma_eventCheckParams+0x56> @ imm = #0x10
700aa1a4: e7ff         	b	0x700aa1a6 <Udma_eventCheckParams+0x46> @ imm = #-0x2
700aa1a6: 9802         	ldr	r0, [sp, #0x8]
700aa1a8: 6940         	ldr	r0, [r0, #0x14]
700aa1aa: b920         	cbnz	r0, 0x700aa1b6 <Udma_eventCheckParams+0x56> @ imm = #0x8
700aa1ac: e7ff         	b	0x700aa1ae <Udma_eventCheckParams+0x4e> @ imm = #-0x2
700aa1ae: f06f 0002    	mvn	r0, #0x2
700aa1b2: 9001         	str	r0, [sp, #0x4]
700aa1b4: e7ff         	b	0x700aa1b6 <Udma_eventCheckParams+0x56> @ imm = #-0x2
700aa1b6: 9800         	ldr	r0, [sp]
700aa1b8: 69c0         	ldr	r0, [r0, #0x1c]
700aa1ba: b968         	cbnz	r0, 0x700aa1d8 <Udma_eventCheckParams+0x78> @ imm = #0x1a
700aa1bc: e7ff         	b	0x700aa1be <Udma_eventCheckParams+0x5e> @ imm = #-0x2
700aa1be: 9802         	ldr	r0, [sp, #0x8]
700aa1c0: 6940         	ldr	r0, [r0, #0x14]
700aa1c2: b148         	cbz	r0, 0x700aa1d8 <Udma_eventCheckParams+0x78> @ imm = #0x12
700aa1c4: e7ff         	b	0x700aa1c6 <Udma_eventCheckParams+0x66> @ imm = #-0x2
700aa1c6: 9800         	ldr	r0, [sp]
700aa1c8: 6880         	ldr	r0, [r0, #0x8]
700aa1ca: 2805         	cmp	r0, #0x5
700aa1cc: d004         	beq	0x700aa1d8 <Udma_eventCheckParams+0x78> @ imm = #0x8
700aa1ce: e7ff         	b	0x700aa1d0 <Udma_eventCheckParams+0x70> @ imm = #-0x2
700aa1d0: f06f 0002    	mvn	r0, #0x2
700aa1d4: 9001         	str	r0, [sp, #0x4]
700aa1d6: e7ff         	b	0x700aa1d8 <Udma_eventCheckParams+0x78> @ imm = #-0x2
700aa1d8: e7ff         	b	0x700aa1da <Udma_eventCheckParams+0x7a> @ imm = #-0x2
700aa1da: e7ff         	b	0x700aa1dc <Udma_eventCheckParams+0x7c> @ imm = #-0x2
700aa1dc: 9802         	ldr	r0, [sp, #0x8]
700aa1de: 6800         	ldr	r0, [r0]
700aa1e0: 2801         	cmp	r0, #0x1
700aa1e2: d00f         	beq	0x700aa204 <Udma_eventCheckParams+0xa4> @ imm = #0x1e
700aa1e4: e7ff         	b	0x700aa1e6 <Udma_eventCheckParams+0x86> @ imm = #-0x2
700aa1e6: 9802         	ldr	r0, [sp, #0x8]
700aa1e8: 6800         	ldr	r0, [r0]
700aa1ea: 2806         	cmp	r0, #0x6
700aa1ec: d00a         	beq	0x700aa204 <Udma_eventCheckParams+0xa4> @ imm = #0x14
700aa1ee: e7ff         	b	0x700aa1f0 <Udma_eventCheckParams+0x90> @ imm = #-0x2
700aa1f0: 9802         	ldr	r0, [sp, #0x8]
700aa1f2: 6800         	ldr	r0, [r0]
700aa1f4: 2802         	cmp	r0, #0x2
700aa1f6: d005         	beq	0x700aa204 <Udma_eventCheckParams+0xa4> @ imm = #0xa
700aa1f8: e7ff         	b	0x700aa1fa <Udma_eventCheckParams+0x9a> @ imm = #-0x2
700aa1fa: 9802         	ldr	r0, [sp, #0x8]
700aa1fc: 6800         	ldr	r0, [r0]
700aa1fe: 2803         	cmp	r0, #0x3
700aa200: d109         	bne	0x700aa216 <Udma_eventCheckParams+0xb6> @ imm = #0x12
700aa202: e7ff         	b	0x700aa204 <Udma_eventCheckParams+0xa4> @ imm = #-0x2
700aa204: 9802         	ldr	r0, [sp, #0x8]
700aa206: 6880         	ldr	r0, [r0, #0x8]
700aa208: b920         	cbnz	r0, 0x700aa214 <Udma_eventCheckParams+0xb4> @ imm = #0x8
700aa20a: e7ff         	b	0x700aa20c <Udma_eventCheckParams+0xac> @ imm = #-0x2
700aa20c: f06f 0002    	mvn	r0, #0x2
700aa210: 9001         	str	r0, [sp, #0x4]
700aa212: e7ff         	b	0x700aa214 <Udma_eventCheckParams+0xb4> @ imm = #-0x2
700aa214: e7ff         	b	0x700aa216 <Udma_eventCheckParams+0xb6> @ imm = #-0x2
700aa216: 9802         	ldr	r0, [sp, #0x8]
700aa218: 6800         	ldr	r0, [r0]
700aa21a: 2804         	cmp	r0, #0x4
700aa21c: d109         	bne	0x700aa232 <Udma_eventCheckParams+0xd2> @ imm = #0x12
700aa21e: e7ff         	b	0x700aa220 <Udma_eventCheckParams+0xc0> @ imm = #-0x2
700aa220: 9802         	ldr	r0, [sp, #0x8]
700aa222: 68c0         	ldr	r0, [r0, #0xc]
700aa224: b920         	cbnz	r0, 0x700aa230 <Udma_eventCheckParams+0xd0> @ imm = #0x8
700aa226: e7ff         	b	0x700aa228 <Udma_eventCheckParams+0xc8> @ imm = #-0x2
700aa228: f06f 0002    	mvn	r0, #0x2
700aa22c: 9001         	str	r0, [sp, #0x4]
700aa22e: e7ff         	b	0x700aa230 <Udma_eventCheckParams+0xd0> @ imm = #-0x2
700aa230: e7ff         	b	0x700aa232 <Udma_eventCheckParams+0xd2> @ imm = #-0x2
700aa232: 9802         	ldr	r0, [sp, #0x8]
700aa234: 6800         	ldr	r0, [r0]
700aa236: 2805         	cmp	r0, #0x5
700aa238: d112         	bne	0x700aa260 <Udma_eventCheckParams+0x100> @ imm = #0x24
700aa23a: e7ff         	b	0x700aa23c <Udma_eventCheckParams+0xdc> @ imm = #-0x2
700aa23c: 9802         	ldr	r0, [sp, #0x8]
700aa23e: 6840         	ldr	r0, [r0, #0x4]
700aa240: 2802         	cmp	r0, #0x2
700aa242: d004         	beq	0x700aa24e <Udma_eventCheckParams+0xee> @ imm = #0x8
700aa244: e7ff         	b	0x700aa246 <Udma_eventCheckParams+0xe6> @ imm = #-0x2
700aa246: f06f 0002    	mvn	r0, #0x2
700aa24a: 9001         	str	r0, [sp, #0x4]
700aa24c: e7ff         	b	0x700aa24e <Udma_eventCheckParams+0xee> @ imm = #-0x2
700aa24e: 9802         	ldr	r0, [sp, #0x8]
700aa250: 6900         	ldr	r0, [r0, #0x10]
700aa252: b120         	cbz	r0, 0x700aa25e <Udma_eventCheckParams+0xfe> @ imm = #0x8
700aa254: e7ff         	b	0x700aa256 <Udma_eventCheckParams+0xf6> @ imm = #-0x2
700aa256: f06f 0002    	mvn	r0, #0x2
700aa25a: 9001         	str	r0, [sp, #0x4]
700aa25c: e7ff         	b	0x700aa25e <Udma_eventCheckParams+0xfe> @ imm = #-0x2
700aa25e: e7ff         	b	0x700aa260 <Udma_eventCheckParams+0x100> @ imm = #-0x2
700aa260: 9801         	ldr	r0, [sp, #0x4]
700aa262: b004         	add	sp, #0x10
700aa264: 4770         	bx	lr
		...
700aa26e: 0000         	movs	r0, r0

700aa270 <CSL_pktdmaTeardownChan>:
700aa270: b580         	push	{r7, lr}
700aa272: b088         	sub	sp, #0x20
700aa274: 4684         	mov	r12, r0
700aa276: 980a         	ldr	r0, [sp, #0x28]
700aa278: f8cd c01c    	str.w	r12, [sp, #0x1c]
700aa27c: 9106         	str	r1, [sp, #0x18]
700aa27e: 9205         	str	r2, [sp, #0x14]
700aa280: f88d 3013    	strb.w	r3, [sp, #0x13]
700aa284: f88d 0012    	strb.w	r0, [sp, #0x12]
700aa288: 2000         	movs	r0, #0x0
700aa28a: 9003         	str	r0, [sp, #0xc]
700aa28c: 9807         	ldr	r0, [sp, #0x1c]
700aa28e: b138         	cbz	r0, 0x700aa2a0 <CSL_pktdmaTeardownChan+0x30> @ imm = #0xe
700aa290: e7ff         	b	0x700aa292 <CSL_pktdmaTeardownChan+0x22> @ imm = #-0x2
700aa292: 9807         	ldr	r0, [sp, #0x1c]
700aa294: 9906         	ldr	r1, [sp, #0x18]
700aa296: 9a05         	ldr	r2, [sp, #0x14]
700aa298: f007 f882    	bl	0x700b13a0 <CSL_pktdmaIsValidChanIdx> @ imm = #0x7104
700aa29c: b920         	cbnz	r0, 0x700aa2a8 <CSL_pktdmaTeardownChan+0x38> @ imm = #0x8
700aa29e: e7ff         	b	0x700aa2a0 <CSL_pktdmaTeardownChan+0x30> @ imm = #-0x2
700aa2a0: f04f 30ff    	mov.w	r0, #0xffffffff
700aa2a4: 9003         	str	r0, [sp, #0xc]
700aa2a6: e062         	b	0x700aa36e <CSL_pktdmaTeardownChan+0xfe> @ imm = #0xc4
700aa2a8: 9807         	ldr	r0, [sp, #0x1c]
700aa2aa: 9906         	ldr	r1, [sp, #0x18]
700aa2ac: 9a05         	ldr	r2, [sp, #0x14]
700aa2ae: f007 fa77    	bl	0x700b17a0 <CSL_pktdmaIsChanEnabled> @ imm = #0x74ee
700aa2b2: 2800         	cmp	r0, #0x0
700aa2b4: d056         	beq	0x700aa364 <CSL_pktdmaTeardownChan+0xf4> @ imm = #0xac
700aa2b6: e7ff         	b	0x700aa2b8 <CSL_pktdmaTeardownChan+0x48> @ imm = #-0x2
700aa2b8: 9805         	ldr	r0, [sp, #0x14]
700aa2ba: b9a8         	cbnz	r0, 0x700aa2e8 <CSL_pktdmaTeardownChan+0x78> @ imm = #0x2a
700aa2bc: e7ff         	b	0x700aa2be <CSL_pktdmaTeardownChan+0x4e> @ imm = #-0x2
700aa2be: 9807         	ldr	r0, [sp, #0x1c]
700aa2c0: 6900         	ldr	r0, [r0, #0x10]
700aa2c2: 9906         	ldr	r1, [sp, #0x18]
700aa2c4: eb00 3001    	add.w	r0, r0, r1, lsl #12
700aa2c8: f009 fc12    	bl	0x700b3af0 <CSL_REG32_RD_RAW> @ imm = #0x9824
700aa2cc: 9002         	str	r0, [sp, #0x8]
700aa2ce: 9802         	ldr	r0, [sp, #0x8]
700aa2d0: f040 4080    	orr	r0, r0, #0x40000000
700aa2d4: 9002         	str	r0, [sp, #0x8]
700aa2d6: 9807         	ldr	r0, [sp, #0x1c]
700aa2d8: 6900         	ldr	r0, [r0, #0x10]
700aa2da: 9906         	ldr	r1, [sp, #0x18]
700aa2dc: eb00 3001    	add.w	r0, r0, r1, lsl #12
700aa2e0: 9902         	ldr	r1, [sp, #0x8]
700aa2e2: f009 fb85    	bl	0x700b39f0 <CSL_REG32_WR_RAW> @ imm = #0x970a
700aa2e6: e014         	b	0x700aa312 <CSL_pktdmaTeardownChan+0xa2> @ imm = #0x28
700aa2e8: 9807         	ldr	r0, [sp, #0x1c]
700aa2ea: 6940         	ldr	r0, [r0, #0x14]
700aa2ec: 9906         	ldr	r1, [sp, #0x18]
700aa2ee: eb00 3001    	add.w	r0, r0, r1, lsl #12
700aa2f2: f009 fbfd    	bl	0x700b3af0 <CSL_REG32_RD_RAW> @ imm = #0x97fa
700aa2f6: 9002         	str	r0, [sp, #0x8]
700aa2f8: 9802         	ldr	r0, [sp, #0x8]
700aa2fa: f040 4080    	orr	r0, r0, #0x40000000
700aa2fe: 9002         	str	r0, [sp, #0x8]
700aa300: 9807         	ldr	r0, [sp, #0x1c]
700aa302: 6940         	ldr	r0, [r0, #0x14]
700aa304: 9906         	ldr	r1, [sp, #0x18]
700aa306: eb00 3001    	add.w	r0, r0, r1, lsl #12
700aa30a: 9902         	ldr	r1, [sp, #0x8]
700aa30c: f009 fb70    	bl	0x700b39f0 <CSL_REG32_WR_RAW> @ imm = #0x96e0
700aa310: e7ff         	b	0x700aa312 <CSL_pktdmaTeardownChan+0xa2> @ imm = #-0x2
700aa312: f89d 0012    	ldrb.w	r0, [sp, #0x12]
700aa316: 07c0         	lsls	r0, r0, #0x1f
700aa318: b318         	cbz	r0, 0x700aa362 <CSL_pktdmaTeardownChan+0xf2> @ imm = #0x46
700aa31a: e7ff         	b	0x700aa31c <CSL_pktdmaTeardownChan+0xac> @ imm = #-0x2
700aa31c: 2080         	movs	r0, #0x80
700aa31e: 9001         	str	r0, [sp, #0x4]
700aa320: e7ff         	b	0x700aa322 <CSL_pktdmaTeardownChan+0xb2> @ imm = #-0x2
700aa322: 9807         	ldr	r0, [sp, #0x1c]
700aa324: 9906         	ldr	r1, [sp, #0x18]
700aa326: 9a05         	ldr	r2, [sp, #0x14]
700aa328: f007 fa3a    	bl	0x700b17a0 <CSL_pktdmaIsChanEnabled> @ imm = #0x7474
700aa32c: 4601         	mov	r1, r0
700aa32e: 2000         	movs	r0, #0x0
700aa330: 9000         	str	r0, [sp]
700aa332: b131         	cbz	r1, 0x700aa342 <CSL_pktdmaTeardownChan+0xd2> @ imm = #0xc
700aa334: e7ff         	b	0x700aa336 <CSL_pktdmaTeardownChan+0xc6> @ imm = #-0x2
700aa336: 9801         	ldr	r0, [sp, #0x4]
700aa338: 2800         	cmp	r0, #0x0
700aa33a: bf18         	it	ne
700aa33c: 2001         	movne	r0, #0x1
700aa33e: 9000         	str	r0, [sp]
700aa340: e7ff         	b	0x700aa342 <CSL_pktdmaTeardownChan+0xd2> @ imm = #-0x2
700aa342: 9800         	ldr	r0, [sp]
700aa344: 07c0         	lsls	r0, r0, #0x1f
700aa346: b120         	cbz	r0, 0x700aa352 <CSL_pktdmaTeardownChan+0xe2> @ imm = #0x8
700aa348: e7ff         	b	0x700aa34a <CSL_pktdmaTeardownChan+0xda> @ imm = #-0x2
700aa34a: 9801         	ldr	r0, [sp, #0x4]
700aa34c: 3801         	subs	r0, #0x1
700aa34e: 9001         	str	r0, [sp, #0x4]
700aa350: e7e7         	b	0x700aa322 <CSL_pktdmaTeardownChan+0xb2> @ imm = #-0x32
700aa352: 9801         	ldr	r0, [sp, #0x4]
700aa354: b920         	cbnz	r0, 0x700aa360 <CSL_pktdmaTeardownChan+0xf0> @ imm = #0x8
700aa356: e7ff         	b	0x700aa358 <CSL_pktdmaTeardownChan+0xe8> @ imm = #-0x2
700aa358: f04f 30ff    	mov.w	r0, #0xffffffff
700aa35c: 9003         	str	r0, [sp, #0xc]
700aa35e: e7ff         	b	0x700aa360 <CSL_pktdmaTeardownChan+0xf0> @ imm = #-0x2
700aa360: e7ff         	b	0x700aa362 <CSL_pktdmaTeardownChan+0xf2> @ imm = #-0x2
700aa362: e003         	b	0x700aa36c <CSL_pktdmaTeardownChan+0xfc> @ imm = #0x6
700aa364: f04f 30ff    	mov.w	r0, #0xffffffff
700aa368: 9003         	str	r0, [sp, #0xc]
700aa36a: e7ff         	b	0x700aa36c <CSL_pktdmaTeardownChan+0xfc> @ imm = #-0x2
700aa36c: e7ff         	b	0x700aa36e <CSL_pktdmaTeardownChan+0xfe> @ imm = #-0x2
700aa36e: 9803         	ldr	r0, [sp, #0xc]
700aa370: b008         	add	sp, #0x20
700aa372: bd80         	pop	{r7, pc}
		...

700aa380 <UART_configInstance>:
700aa380: b580         	push	{r7, lr}
700aa382: b088         	sub	sp, #0x20
700aa384: 9007         	str	r0, [sp, #0x1c]
700aa386: 9807         	ldr	r0, [sp, #0x1c]
700aa388: 6800         	ldr	r0, [r0]
700aa38a: 9006         	str	r0, [sp, #0x18]
700aa38c: 9807         	ldr	r0, [sp, #0x1c]
700aa38e: 6840         	ldr	r0, [r0, #0x4]
700aa390: 9001         	str	r0, [sp, #0x4]
700aa392: 9807         	ldr	r0, [sp, #0x1c]
700aa394: f007 fbe4    	bl	0x700b1b60 <UART_resetModule> @ imm = #0x77c8
700aa398: 9801         	ldr	r0, [sp, #0x4]
700aa39a: 6a00         	ldr	r0, [r0, #0x20]
700aa39c: 2803         	cmp	r0, #0x3
700aa39e: d10e         	bne	0x700aa3be <UART_configInstance+0x3e> @ imm = #0x1c
700aa3a0: e7ff         	b	0x700aa3a2 <UART_configInstance+0x22> @ imm = #-0x2
700aa3a2: 9801         	ldr	r0, [sp, #0x4]
700aa3a4: f890 1038    	ldrb.w	r1, [r0, #0x38]
700aa3a8: f890 003c    	ldrb.w	r0, [r0, #0x3c]
700aa3ac: 0380         	lsls	r0, r0, #0xe
700aa3ae: ea40 1081    	orr.w	r0, r0, r1, lsl #6
700aa3b2: 2131         	movs	r1, #0x31
700aa3b4: f2c0 4140    	movt	r1, #0x440
700aa3b8: 4308         	orrs	r0, r1
700aa3ba: 9005         	str	r0, [sp, #0x14]
700aa3bc: e00d         	b	0x700aa3da <UART_configInstance+0x5a> @ imm = #0x1a
700aa3be: 9801         	ldr	r0, [sp, #0x4]
700aa3c0: f890 1038    	ldrb.w	r1, [r0, #0x38]
700aa3c4: f890 003c    	ldrb.w	r0, [r0, #0x3c]
700aa3c8: 0380         	lsls	r0, r0, #0xe
700aa3ca: ea40 1081    	orr.w	r0, r0, r1, lsl #6
700aa3ce: 2130         	movs	r1, #0x30
700aa3d0: f2c0 4140    	movt	r1, #0x440
700aa3d4: 4308         	orrs	r0, r1
700aa3d6: 9005         	str	r0, [sp, #0x14]
700aa3d8: e7ff         	b	0x700aa3da <UART_configInstance+0x5a> @ imm = #-0x2
700aa3da: 9806         	ldr	r0, [sp, #0x18]
700aa3dc: 9905         	ldr	r1, [sp, #0x14]
700aa3de: f7f9 f89f    	bl	0x700a3520 <UART_fifoConfig> @ imm = #-0x6ec2
700aa3e2: 9806         	ldr	r0, [sp, #0x18]
700aa3e4: 9901         	ldr	r1, [sp, #0x4]
700aa3e6: 6d09         	ldr	r1, [r1, #0x50]
700aa3e8: f009 f902    	bl	0x700b35f0 <UART_timeGuardConfig> @ imm = #0x9204
700aa3ec: 9a01         	ldr	r2, [sp, #0x4]
700aa3ee: 6810         	ldr	r0, [r2]
700aa3f0: 6851         	ldr	r1, [r2, #0x4]
700aa3f2: 6ad2         	ldr	r2, [r2, #0x2c]
700aa3f4: 232a         	movs	r3, #0x2a
700aa3f6: f005 fe63    	bl	0x700b00c0 <UART_divisorValCompute> @ imm = #0x5cc6
700aa3fa: 9004         	str	r0, [sp, #0x10]
700aa3fc: 9806         	ldr	r0, [sp, #0x18]
700aa3fe: 9904         	ldr	r1, [sp, #0x10]
700aa400: f7ff fc7e    	bl	0x700a9d00 <UART_divisorLatchWrite> @ imm = #-0x704
700aa404: 9806         	ldr	r0, [sp, #0x18]
700aa406: 21bf         	movs	r1, #0xbf
700aa408: f006 fd02    	bl	0x700b0e10 <UART_regConfigModeEnable> @ imm = #0x6a04
700aa40c: 9801         	ldr	r0, [sp, #0x4]
700aa40e: 6880         	ldr	r0, [r0, #0x8]
700aa410: 9003         	str	r0, [sp, #0xc]
700aa412: 9801         	ldr	r0, [sp, #0x4]
700aa414: 68c1         	ldr	r1, [r0, #0xc]
700aa416: 9803         	ldr	r0, [sp, #0xc]
700aa418: ea40 0081    	orr.w	r0, r0, r1, lsl #2
700aa41c: 9003         	str	r0, [sp, #0xc]
700aa41e: 9801         	ldr	r0, [sp, #0x4]
700aa420: 6900         	ldr	r0, [r0, #0x10]
700aa422: 00c0         	lsls	r0, r0, #0x3
700aa424: 9002         	str	r0, [sp, #0x8]
700aa426: 9806         	ldr	r0, [sp, #0x18]
700aa428: 9903         	ldr	r1, [sp, #0xc]
700aa42a: 9a02         	ldr	r2, [sp, #0x8]
700aa42c: f007 fb48    	bl	0x700b1ac0 <UART_lineCharConfig> @ imm = #0x7690
700aa430: 9806         	ldr	r0, [sp, #0x18]
700aa432: f009 f94d    	bl	0x700b36d0 <UART_divisorLatchDisable> @ imm = #0x929a
700aa436: 9806         	ldr	r0, [sp, #0x18]
700aa438: 2100         	movs	r1, #0x0
700aa43a: f009 f829    	bl	0x700b3490 <UART_breakCtl> @ imm = #0x9052
700aa43e: 9806         	ldr	r0, [sp, #0x18]
700aa440: 9901         	ldr	r1, [sp, #0x4]
700aa442: 6ac9         	ldr	r1, [r1, #0x2c]
700aa444: f008 fcfc    	bl	0x700b2e40 <UART_operatingModeSelect> @ imm = #0x89f8
700aa448: 9801         	ldr	r0, [sp, #0x4]
700aa44a: 6980         	ldr	r0, [r0, #0x18]
700aa44c: 2801         	cmp	r0, #0x1
700aa44e: d112         	bne	0x700aa476 <UART_configInstance+0xf6> @ imm = #0x24
700aa450: e7ff         	b	0x700aa452 <UART_configInstance+0xd2> @ imm = #-0x2
700aa452: 9806         	ldr	r0, [sp, #0x18]
700aa454: 2103         	movs	r1, #0x3
700aa456: f008 fa63    	bl	0x700b2920 <UART_hardwareFlowCtrlOptSet> @ imm = #0x84c6
700aa45a: 9901         	ldr	r1, [sp, #0x4]
700aa45c: 69c8         	ldr	r0, [r1, #0x1c]
700aa45e: 6b89         	ldr	r1, [r1, #0x38]
700aa460: 4288         	cmp	r0, r1
700aa462: d307         	blo	0x700aa474 <UART_configInstance+0xf4> @ imm = #0xe
700aa464: e7ff         	b	0x700aa466 <UART_configInstance+0xe6> @ imm = #-0x2
700aa466: 9806         	ldr	r0, [sp, #0x18]
700aa468: 9a01         	ldr	r2, [sp, #0x4]
700aa46a: 69d1         	ldr	r1, [r2, #0x1c]
700aa46c: 6b92         	ldr	r2, [r2, #0x38]
700aa46e: f008 faa7    	bl	0x700b29c0 <UART_flowCtrlTrigLvlConfig> @ imm = #0x854e
700aa472: e7ff         	b	0x700aa474 <UART_configInstance+0xf4> @ imm = #-0x2
700aa474: e004         	b	0x700aa480 <UART_configInstance+0x100> @ imm = #0x8
700aa476: 9806         	ldr	r0, [sp, #0x18]
700aa478: 2100         	movs	r1, #0x0
700aa47a: f008 fa51    	bl	0x700b2920 <UART_hardwareFlowCtrlOptSet> @ imm = #0x84a2
700aa47e: e7ff         	b	0x700aa480 <UART_configInstance+0x100> @ imm = #-0x2
700aa480: b008         	add	sp, #0x20
700aa482: bd80         	pop	{r7, pc}
		...

700aa490 <_txe_semaphore_create>:
700aa490: b580         	push	{r7, lr}
700aa492: b088         	sub	sp, #0x20
700aa494: 9007         	str	r0, [sp, #0x1c]
700aa496: 9106         	str	r1, [sp, #0x18]
700aa498: 9205         	str	r2, [sp, #0x14]
700aa49a: 9304         	str	r3, [sp, #0x10]
700aa49c: 2000         	movs	r0, #0x0
700aa49e: 9002         	str	r0, [sp, #0x8]
700aa4a0: 9807         	ldr	r0, [sp, #0x1c]
700aa4a2: b918         	cbnz	r0, 0x700aa4ac <_txe_semaphore_create+0x1c> @ imm = #0x6
700aa4a4: e7ff         	b	0x700aa4a6 <_txe_semaphore_create+0x16> @ imm = #-0x2
700aa4a6: 200c         	movs	r0, #0xc
700aa4a8: 9002         	str	r0, [sp, #0x8]
700aa4aa: e04d         	b	0x700aa548 <_txe_semaphore_create+0xb8> @ imm = #0x9a
700aa4ac: 9804         	ldr	r0, [sp, #0x10]
700aa4ae: 281c         	cmp	r0, #0x1c
700aa4b0: d003         	beq	0x700aa4ba <_txe_semaphore_create+0x2a> @ imm = #0x6
700aa4b2: e7ff         	b	0x700aa4b4 <_txe_semaphore_create+0x24> @ imm = #-0x2
700aa4b4: 200c         	movs	r0, #0xc
700aa4b6: 9002         	str	r0, [sp, #0x8]
700aa4b8: e045         	b	0x700aa546 <_txe_semaphore_create+0xb6> @ imm = #0x8a
700aa4ba: f7f5 edac    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0xa4a8
700aa4be: 9003         	str	r0, [sp, #0xc]
700aa4c0: f64a 11b4    	movw	r1, #0xa9b4
700aa4c4: f2c7 0108    	movt	r1, #0x7008
700aa4c8: 6808         	ldr	r0, [r1]
700aa4ca: 3001         	adds	r0, #0x1
700aa4cc: 6008         	str	r0, [r1]
700aa4ce: 9803         	ldr	r0, [sp, #0xc]
700aa4d0: f7f7 ec30    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x87a0
700aa4d4: f247 10fc    	movw	r0, #0x71fc
700aa4d8: f2c7 0008    	movt	r0, #0x7008
700aa4dc: 6800         	ldr	r0, [r0]
700aa4de: 9000         	str	r0, [sp]
700aa4e0: 2000         	movs	r0, #0x0
700aa4e2: 9001         	str	r0, [sp, #0x4]
700aa4e4: e7ff         	b	0x700aa4e6 <_txe_semaphore_create+0x56> @ imm = #-0x2
700aa4e6: 9801         	ldr	r0, [sp, #0x4]
700aa4e8: f247 11f8    	movw	r1, #0x71f8
700aa4ec: f2c7 0108    	movt	r1, #0x7008
700aa4f0: 6809         	ldr	r1, [r1]
700aa4f2: 4288         	cmp	r0, r1
700aa4f4: d20f         	bhs	0x700aa516 <_txe_semaphore_create+0x86> @ imm = #0x1e
700aa4f6: e7ff         	b	0x700aa4f8 <_txe_semaphore_create+0x68> @ imm = #-0x2
700aa4f8: 9807         	ldr	r0, [sp, #0x1c]
700aa4fa: 9900         	ldr	r1, [sp]
700aa4fc: 4288         	cmp	r0, r1
700aa4fe: d101         	bne	0x700aa504 <_txe_semaphore_create+0x74> @ imm = #0x2
700aa500: e7ff         	b	0x700aa502 <_txe_semaphore_create+0x72> @ imm = #-0x2
700aa502: e008         	b	0x700aa516 <_txe_semaphore_create+0x86> @ imm = #0x10
700aa504: 9800         	ldr	r0, [sp]
700aa506: 6940         	ldr	r0, [r0, #0x14]
700aa508: 9000         	str	r0, [sp]
700aa50a: e7ff         	b	0x700aa50c <_txe_semaphore_create+0x7c> @ imm = #-0x2
700aa50c: e7ff         	b	0x700aa50e <_txe_semaphore_create+0x7e> @ imm = #-0x2
700aa50e: 9801         	ldr	r0, [sp, #0x4]
700aa510: 3001         	adds	r0, #0x1
700aa512: 9001         	str	r0, [sp, #0x4]
700aa514: e7e7         	b	0x700aa4e6 <_txe_semaphore_create+0x56> @ imm = #-0x32
700aa516: f7f5 ed7e    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0xa504
700aa51a: 9003         	str	r0, [sp, #0xc]
700aa51c: f64a 11b4    	movw	r1, #0xa9b4
700aa520: f2c7 0108    	movt	r1, #0x7008
700aa524: 6808         	ldr	r0, [r1]
700aa526: 3801         	subs	r0, #0x1
700aa528: 6008         	str	r0, [r1]
700aa52a: 9803         	ldr	r0, [sp, #0xc]
700aa52c: f7f7 ec02    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x87fc
700aa530: f007 f826    	bl	0x700b1580 <_tx_thread_system_preempt_check> @ imm = #0x704c
700aa534: 9807         	ldr	r0, [sp, #0x1c]
700aa536: 9900         	ldr	r1, [sp]
700aa538: 4288         	cmp	r0, r1
700aa53a: d103         	bne	0x700aa544 <_txe_semaphore_create+0xb4> @ imm = #0x6
700aa53c: e7ff         	b	0x700aa53e <_txe_semaphore_create+0xae> @ imm = #-0x2
700aa53e: 200c         	movs	r0, #0xc
700aa540: 9002         	str	r0, [sp, #0x8]
700aa542: e7ff         	b	0x700aa544 <_txe_semaphore_create+0xb4> @ imm = #-0x2
700aa544: e7ff         	b	0x700aa546 <_txe_semaphore_create+0xb6> @ imm = #-0x2
700aa546: e7ff         	b	0x700aa548 <_txe_semaphore_create+0xb8> @ imm = #-0x2
700aa548: 9802         	ldr	r0, [sp, #0x8]
700aa54a: b9b0         	cbnz	r0, 0x700aa57a <_txe_semaphore_create+0xea> @ imm = #0x2c
700aa54c: e7ff         	b	0x700aa54e <_txe_semaphore_create+0xbe> @ imm = #-0x2
700aa54e: f646 1084    	movw	r0, #0x6984
700aa552: f2c7 000b    	movt	r0, #0x700b
700aa556: 6800         	ldr	r0, [r0]
700aa558: b170         	cbz	r0, 0x700aa578 <_txe_semaphore_create+0xe8> @ imm = #0x1c
700aa55a: e7ff         	b	0x700aa55c <_txe_semaphore_create+0xcc> @ imm = #-0x2
700aa55c: f646 1084    	movw	r0, #0x6984
700aa560: f2c7 000b    	movt	r0, #0x700b
700aa564: 6800         	ldr	r0, [r0]
700aa566: 0900         	lsrs	r0, r0, #0x4
700aa568: f1b0 3f0f    	cmp.w	r0, #0xf0f0f0f
700aa56c: d203         	bhs	0x700aa576 <_txe_semaphore_create+0xe6> @ imm = #0x6
700aa56e: e7ff         	b	0x700aa570 <_txe_semaphore_create+0xe0> @ imm = #-0x2
700aa570: 2013         	movs	r0, #0x13
700aa572: 9002         	str	r0, [sp, #0x8]
700aa574: e7ff         	b	0x700aa576 <_txe_semaphore_create+0xe6> @ imm = #-0x2
700aa576: e7ff         	b	0x700aa578 <_txe_semaphore_create+0xe8> @ imm = #-0x2
700aa578: e7ff         	b	0x700aa57a <_txe_semaphore_create+0xea> @ imm = #-0x2
700aa57a: 9802         	ldr	r0, [sp, #0x8]
700aa57c: b938         	cbnz	r0, 0x700aa58e <_txe_semaphore_create+0xfe> @ imm = #0xe
700aa57e: e7ff         	b	0x700aa580 <_txe_semaphore_create+0xf0> @ imm = #-0x2
700aa580: 9807         	ldr	r0, [sp, #0x1c]
700aa582: 9906         	ldr	r1, [sp, #0x18]
700aa584: 9a05         	ldr	r2, [sp, #0x14]
700aa586: f002 ff4b    	bl	0x700ad420 <_tx_semaphore_create> @ imm = #0x2e96
700aa58a: 9002         	str	r0, [sp, #0x8]
700aa58c: e7ff         	b	0x700aa58e <_txe_semaphore_create+0xfe> @ imm = #-0x2
700aa58e: 9802         	ldr	r0, [sp, #0x8]
700aa590: b008         	add	sp, #0x20
700aa592: bd80         	pop	{r7, pc}
		...

700aa5a0 <Sciclient_rmIrGetOutp>:
700aa5a0: b580         	push	{r7, lr}
700aa5a2: b088         	sub	sp, #0x20
700aa5a4: f8ad 001e    	strh.w	r0, [sp, #0x1e]
700aa5a8: f8ad 101c    	strh.w	r1, [sp, #0x1c]
700aa5ac: 9206         	str	r2, [sp, #0x18]
700aa5ae: 2000         	movs	r0, #0x0
700aa5b0: 9005         	str	r0, [sp, #0x14]
700aa5b2: 9004         	str	r0, [sp, #0x10]
700aa5b4: 9806         	ldr	r0, [sp, #0x18]
700aa5b6: b920         	cbnz	r0, 0x700aa5c2 <Sciclient_rmIrGetOutp+0x22> @ imm = #0x8
700aa5b8: e7ff         	b	0x700aa5ba <Sciclient_rmIrGetOutp+0x1a> @ imm = #-0x2
700aa5ba: f06f 0001    	mvn	r0, #0x1
700aa5be: 9005         	str	r0, [sp, #0x14]
700aa5c0: e018         	b	0x700aa5f4 <Sciclient_rmIrGetOutp+0x54> @ imm = #0x30
700aa5c2: f8bd 001e    	ldrh.w	r0, [sp, #0x1e]
700aa5c6: f005 fe23    	bl	0x700b0210 <Sciclient_rmIrGetInst> @ imm = #0x5c46
700aa5ca: 9004         	str	r0, [sp, #0x10]
700aa5cc: 9804         	ldr	r0, [sp, #0x10]
700aa5ce: b920         	cbnz	r0, 0x700aa5da <Sciclient_rmIrGetOutp+0x3a> @ imm = #0x8
700aa5d0: e7ff         	b	0x700aa5d2 <Sciclient_rmIrGetOutp+0x32> @ imm = #-0x2
700aa5d2: f06f 0001    	mvn	r0, #0x1
700aa5d6: 9005         	str	r0, [sp, #0x14]
700aa5d8: e00b         	b	0x700aa5f2 <Sciclient_rmIrGetOutp+0x52> @ imm = #0x16
700aa5da: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700aa5de: 9904         	ldr	r1, [sp, #0x10]
700aa5e0: 8909         	ldrh	r1, [r1, #0x8]
700aa5e2: 4288         	cmp	r0, r1
700aa5e4: db04         	blt	0x700aa5f0 <Sciclient_rmIrGetOutp+0x50> @ imm = #0x8
700aa5e6: e7ff         	b	0x700aa5e8 <Sciclient_rmIrGetOutp+0x48> @ imm = #-0x2
700aa5e8: f06f 0001    	mvn	r0, #0x1
700aa5ec: 9005         	str	r0, [sp, #0x14]
700aa5ee: e7ff         	b	0x700aa5f0 <Sciclient_rmIrGetOutp+0x50> @ imm = #-0x2
700aa5f0: e7ff         	b	0x700aa5f2 <Sciclient_rmIrGetOutp+0x52> @ imm = #-0x2
700aa5f2: e7ff         	b	0x700aa5f4 <Sciclient_rmIrGetOutp+0x54> @ imm = #-0x2
700aa5f4: 9805         	ldr	r0, [sp, #0x14]
700aa5f6: b9a8         	cbnz	r0, 0x700aa624 <Sciclient_rmIrGetOutp+0x84> @ imm = #0x2a
700aa5f8: e7ff         	b	0x700aa5fa <Sciclient_rmIrGetOutp+0x5a> @ imm = #-0x2
700aa5fa: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700aa5fe: b988         	cbnz	r0, 0x700aa624 <Sciclient_rmIrGetOutp+0x84> @ imm = #0x22
700aa600: e7ff         	b	0x700aa602 <Sciclient_rmIrGetOutp+0x62> @ imm = #-0x2
700aa602: 9804         	ldr	r0, [sp, #0x10]
700aa604: 8980         	ldrh	r0, [r0, #0xc]
700aa606: f64f 71ff    	movw	r1, #0xffff
700aa60a: 4288         	cmp	r0, r1
700aa60c: d005         	beq	0x700aa61a <Sciclient_rmIrGetOutp+0x7a> @ imm = #0xa
700aa60e: e7ff         	b	0x700aa610 <Sciclient_rmIrGetOutp+0x70> @ imm = #-0x2
700aa610: 9804         	ldr	r0, [sp, #0x10]
700aa612: 8980         	ldrh	r0, [r0, #0xc]
700aa614: 9906         	ldr	r1, [sp, #0x18]
700aa616: 8008         	strh	r0, [r1]
700aa618: e003         	b	0x700aa622 <Sciclient_rmIrGetOutp+0x82> @ imm = #0x6
700aa61a: f04f 30ff    	mov.w	r0, #0xffffffff
700aa61e: 9005         	str	r0, [sp, #0x14]
700aa620: e7ff         	b	0x700aa622 <Sciclient_rmIrGetOutp+0x82> @ imm = #-0x2
700aa622: e7ff         	b	0x700aa624 <Sciclient_rmIrGetOutp+0x84> @ imm = #-0x2
700aa624: 9805         	ldr	r0, [sp, #0x14]
700aa626: bbb8         	cbnz	r0, 0x700aa698 <Sciclient_rmIrGetOutp+0xf8> @ imm = #0x6e
700aa628: e7ff         	b	0x700aa62a <Sciclient_rmIrGetOutp+0x8a> @ imm = #-0x2
700aa62a: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700aa62e: b398         	cbz	r0, 0x700aa698 <Sciclient_rmIrGetOutp+0xf8> @ imm = #0x66
700aa630: e7ff         	b	0x700aa632 <Sciclient_rmIrGetOutp+0x92> @ imm = #-0x2
700aa632: f04f 30ff    	mov.w	r0, #0xffffffff
700aa636: 9005         	str	r0, [sp, #0x14]
700aa638: 2000         	movs	r0, #0x0
700aa63a: f8ad 000e    	strh.w	r0, [sp, #0xe]
700aa63e: e7ff         	b	0x700aa640 <Sciclient_rmIrGetOutp+0xa0> @ imm = #-0x2
700aa640: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700aa644: 9904         	ldr	r1, [sp, #0x10]
700aa646: 8949         	ldrh	r1, [r1, #0xa]
700aa648: 4288         	cmp	r0, r1
700aa64a: da24         	bge	0x700aa696 <Sciclient_rmIrGetOutp+0xf6> @ imm = #0x48
700aa64c: e7ff         	b	0x700aa64e <Sciclient_rmIrGetOutp+0xae> @ imm = #-0x2
700aa64e: 9804         	ldr	r0, [sp, #0x10]
700aa650: 6840         	ldr	r0, [r0, #0x4]
700aa652: f8bd 100e    	ldrh.w	r1, [sp, #0xe]
700aa656: f008 fb03    	bl	0x700b2c60 <Sciclient_getIrAddr> @ imm = #0x8606
700aa65a: 9002         	str	r0, [sp, #0x8]
700aa65c: 9802         	ldr	r0, [sp, #0x8]
700aa65e: f240 31ff    	movw	r1, #0x3ff
700aa662: 2200         	movs	r2, #0x0
700aa664: f008 fd54    	bl	0x700b3110 <CSL_REG32_FEXT_RAW> @ imm = #0x8aa8
700aa668: f8ad 0006    	strh.w	r0, [sp, #0x6]
700aa66c: f8bd 001c    	ldrh.w	r0, [sp, #0x1c]
700aa670: f8bd 1006    	ldrh.w	r1, [sp, #0x6]
700aa674: 4288         	cmp	r0, r1
700aa676: d107         	bne	0x700aa688 <Sciclient_rmIrGetOutp+0xe8> @ imm = #0xe
700aa678: e7ff         	b	0x700aa67a <Sciclient_rmIrGetOutp+0xda> @ imm = #-0x2
700aa67a: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700aa67e: 9906         	ldr	r1, [sp, #0x18]
700aa680: 8008         	strh	r0, [r1]
700aa682: 2000         	movs	r0, #0x0
700aa684: 9005         	str	r0, [sp, #0x14]
700aa686: e006         	b	0x700aa696 <Sciclient_rmIrGetOutp+0xf6> @ imm = #0xc
700aa688: e7ff         	b	0x700aa68a <Sciclient_rmIrGetOutp+0xea> @ imm = #-0x2
700aa68a: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700aa68e: 3001         	adds	r0, #0x1
700aa690: f8ad 000e    	strh.w	r0, [sp, #0xe]
700aa694: e7d4         	b	0x700aa640 <Sciclient_rmIrGetOutp+0xa0> @ imm = #-0x58
700aa696: e7ff         	b	0x700aa698 <Sciclient_rmIrGetOutp+0xf8> @ imm = #-0x2
700aa698: 9805         	ldr	r0, [sp, #0x14]
700aa69a: b008         	add	sp, #0x20
700aa69c: bd80         	pop	{r7, pc}
700aa69e: 0000         	movs	r0, r0

700aa6a0 <_tx_semaphore_delete>:
700aa6a0: b580         	push	{r7, lr}
700aa6a2: b088         	sub	sp, #0x20
700aa6a4: 9007         	str	r0, [sp, #0x1c]
700aa6a6: f7f5 ecb6    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0xa694
700aa6aa: 9006         	str	r0, [sp, #0x18]
700aa6ac: 9907         	ldr	r1, [sp, #0x1c]
700aa6ae: 2000         	movs	r0, #0x0
700aa6b0: 6008         	str	r0, [r1]
700aa6b2: f247 10f8    	movw	r0, #0x71f8
700aa6b6: f2c7 0008    	movt	r0, #0x7008
700aa6ba: 6801         	ldr	r1, [r0]
700aa6bc: 3901         	subs	r1, #0x1
700aa6be: 6001         	str	r1, [r0]
700aa6c0: 6800         	ldr	r0, [r0]
700aa6c2: b938         	cbnz	r0, 0x700aa6d4 <_tx_semaphore_delete+0x34> @ imm = #0xe
700aa6c4: e7ff         	b	0x700aa6c6 <_tx_semaphore_delete+0x26> @ imm = #-0x2
700aa6c6: f247 11fc    	movw	r1, #0x71fc
700aa6ca: f2c7 0108    	movt	r1, #0x7008
700aa6ce: 2000         	movs	r0, #0x0
700aa6d0: 6008         	str	r0, [r1]
700aa6d2: e01c         	b	0x700aa70e <_tx_semaphore_delete+0x6e> @ imm = #0x38
700aa6d4: 9807         	ldr	r0, [sp, #0x1c]
700aa6d6: 6940         	ldr	r0, [r0, #0x14]
700aa6d8: 9002         	str	r0, [sp, #0x8]
700aa6da: 9807         	ldr	r0, [sp, #0x1c]
700aa6dc: 6980         	ldr	r0, [r0, #0x18]
700aa6de: 9001         	str	r0, [sp, #0x4]
700aa6e0: 9801         	ldr	r0, [sp, #0x4]
700aa6e2: 9902         	ldr	r1, [sp, #0x8]
700aa6e4: 6188         	str	r0, [r1, #0x18]
700aa6e6: 9802         	ldr	r0, [sp, #0x8]
700aa6e8: 9901         	ldr	r1, [sp, #0x4]
700aa6ea: 6148         	str	r0, [r1, #0x14]
700aa6ec: f247 10fc    	movw	r0, #0x71fc
700aa6f0: f2c7 0008    	movt	r0, #0x7008
700aa6f4: 6800         	ldr	r0, [r0]
700aa6f6: 9907         	ldr	r1, [sp, #0x1c]
700aa6f8: 4288         	cmp	r0, r1
700aa6fa: d107         	bne	0x700aa70c <_tx_semaphore_delete+0x6c> @ imm = #0xe
700aa6fc: e7ff         	b	0x700aa6fe <_tx_semaphore_delete+0x5e> @ imm = #-0x2
700aa6fe: 9802         	ldr	r0, [sp, #0x8]
700aa700: f247 11fc    	movw	r1, #0x71fc
700aa704: f2c7 0108    	movt	r1, #0x7008
700aa708: 6008         	str	r0, [r1]
700aa70a: e7ff         	b	0x700aa70c <_tx_semaphore_delete+0x6c> @ imm = #-0x2
700aa70c: e7ff         	b	0x700aa70e <_tx_semaphore_delete+0x6e> @ imm = #-0x2
700aa70e: f64a 11b4    	movw	r1, #0xa9b4
700aa712: f2c7 0108    	movt	r1, #0x7008
700aa716: 6808         	ldr	r0, [r1]
700aa718: 3001         	adds	r0, #0x1
700aa71a: 6008         	str	r0, [r1]
700aa71c: 9807         	ldr	r0, [sp, #0x1c]
700aa71e: 68c0         	ldr	r0, [r0, #0xc]
700aa720: 9005         	str	r0, [sp, #0x14]
700aa722: 9907         	ldr	r1, [sp, #0x1c]
700aa724: 2000         	movs	r0, #0x0
700aa726: 60c8         	str	r0, [r1, #0xc]
700aa728: 9907         	ldr	r1, [sp, #0x1c]
700aa72a: 6909         	ldr	r1, [r1, #0x10]
700aa72c: 9103         	str	r1, [sp, #0xc]
700aa72e: 9907         	ldr	r1, [sp, #0x1c]
700aa730: 6108         	str	r0, [r1, #0x10]
700aa732: 9806         	ldr	r0, [sp, #0x18]
700aa734: f7f7 eafe    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x8a04
700aa738: e7ff         	b	0x700aa73a <_tx_semaphore_delete+0x9a> @ imm = #-0x2
700aa73a: 9803         	ldr	r0, [sp, #0xc]
700aa73c: b1c8         	cbz	r0, 0x700aa772 <_tx_semaphore_delete+0xd2> @ imm = #0x32
700aa73e: e7ff         	b	0x700aa740 <_tx_semaphore_delete+0xa0> @ imm = #-0x2
700aa740: 9803         	ldr	r0, [sp, #0xc]
700aa742: 3801         	subs	r0, #0x1
700aa744: 9003         	str	r0, [sp, #0xc]
700aa746: f7f5 ec66    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0xa734
700aa74a: 9006         	str	r0, [sp, #0x18]
700aa74c: 9905         	ldr	r1, [sp, #0x14]
700aa74e: 2000         	movs	r0, #0x0
700aa750: 66c8         	str	r0, [r1, #0x6c]
700aa752: 9905         	ldr	r1, [sp, #0x14]
700aa754: 2001         	movs	r0, #0x1
700aa756: f8c1 0088    	str.w	r0, [r1, #0x88]
700aa75a: 9805         	ldr	r0, [sp, #0x14]
700aa75c: 6f40         	ldr	r0, [r0, #0x74]
700aa75e: 9004         	str	r0, [sp, #0x10]
700aa760: 9805         	ldr	r0, [sp, #0x14]
700aa762: f7fb fd9d    	bl	0x700a62a0 <_tx_thread_system_ni_resume> @ imm = #-0x44c6
700aa766: 9806         	ldr	r0, [sp, #0x18]
700aa768: f7f7 eae4    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x8a38
700aa76c: 9804         	ldr	r0, [sp, #0x10]
700aa76e: 9005         	str	r0, [sp, #0x14]
700aa770: e7e3         	b	0x700aa73a <_tx_semaphore_delete+0x9a> @ imm = #-0x3a
700aa772: f7f5 ec50    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0xa760
700aa776: 9006         	str	r0, [sp, #0x18]
700aa778: f64a 11b4    	movw	r1, #0xa9b4
700aa77c: f2c7 0108    	movt	r1, #0x7008
700aa780: 6808         	ldr	r0, [r1]
700aa782: 3801         	subs	r0, #0x1
700aa784: 6008         	str	r0, [r1]
700aa786: 9806         	ldr	r0, [sp, #0x18]
700aa788: f7f7 ead4    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x8a58
700aa78c: f006 fef8    	bl	0x700b1580 <_tx_thread_system_preempt_check> @ imm = #0x6df0
700aa790: 2000         	movs	r0, #0x0
700aa792: b008         	add	sp, #0x20
700aa794: bd80         	pop	{r7, pc}
700aa796: 0000         	movs	r0, r0

700aa798 <_tx_timer_interrupt>:
700aa798: e59f10cc     	ldr	r1, [pc, #0xcc]         @ 0x700aa86c <__tx_timer_nothing_expired+0x4>
700aa79c: e5910000     	ldr	r0, [r1]
700aa7a0: e2800001     	add	r0, r0, #1
700aa7a4: e5810000     	str	r0, [r1]
700aa7a8: e59f30c0     	ldr	r3, [pc, #0xc0]         @ 0x700aa870 <__tx_timer_nothing_expired+0x8>
700aa7ac: e5932000     	ldr	r2, [r3]
700aa7b0: e3520000     	cmp	r2, #0
700aa7b4: 0a000006     	beq	0x700aa7d4 <__tx_timer_no_time_slice> @ imm = #0x18
700aa7b8: e2422001     	sub	r2, r2, #1
700aa7bc: e5832000     	str	r2, [r3]
700aa7c0: e3520000     	cmp	r2, #0
700aa7c4: 1a000002     	bne	0x700aa7d4 <__tx_timer_no_time_slice> @ imm = #0x8
700aa7c8: e59f30a4     	ldr	r3, [pc, #0xa4]         @ 0x700aa874 <__tx_timer_nothing_expired+0xc>
700aa7cc: e3a00001     	mov	r0, #1
700aa7d0: e5830000     	str	r0, [r3]

700aa7d4 <__tx_timer_no_time_slice>:
700aa7d4: e59f109c     	ldr	r1, [pc, #0x9c]         @ 0x700aa878 <__tx_timer_nothing_expired+0x10>
700aa7d8: e5910000     	ldr	r0, [r1]
700aa7dc: e5902000     	ldr	r2, [r0]
700aa7e0: e3520000     	cmp	r2, #0
700aa7e4: 0a000003     	beq	0x700aa7f8 <__tx_timer_no_timer> @ imm = #0xc
700aa7e8: e59f308c     	ldr	r3, [pc, #0x8c]         @ 0x700aa87c <__tx_timer_nothing_expired+0x14>
700aa7ec: e3a02001     	mov	r2, #1
700aa7f0: e5832000     	str	r2, [r3]
700aa7f4: ea000007     	b	0x700aa818 <__tx_timer_done> @ imm = #0x1c

700aa7f8 <__tx_timer_no_timer>:
700aa7f8: e2800004     	add	r0, r0, #4
700aa7fc: e59f307c     	ldr	r3, [pc, #0x7c]         @ 0x700aa880 <__tx_timer_nothing_expired+0x18>
700aa800: e5932000     	ldr	r2, [r3]
700aa804: e1500002     	cmp	r0, r2
700aa808: 1a000001     	bne	0x700aa814 <__tx_timer_skip_wrap> @ imm = #0x4
700aa80c: e59f3070     	ldr	r3, [pc, #0x70]         @ 0x700aa884 <__tx_timer_nothing_expired+0x1c>
700aa810: e5930000     	ldr	r0, [r3]

700aa814 <__tx_timer_skip_wrap>:
700aa814: e5810000     	str	r0, [r1]

700aa818 <__tx_timer_done>:
700aa818: e59f3054     	ldr	r3, [pc, #0x54]         @ 0x700aa874 <__tx_timer_nothing_expired+0xc>
700aa81c: e5932000     	ldr	r2, [r3]
700aa820: e3520000     	cmp	r2, #0
700aa824: 1a000003     	bne	0x700aa838 <__tx_something_expired> @ imm = #0xc
700aa828: e59f104c     	ldr	r1, [pc, #0x4c]         @ 0x700aa87c <__tx_timer_nothing_expired+0x14>
700aa82c: e5910000     	ldr	r0, [r1]
700aa830: e3500000     	cmp	r0, #0
700aa834: 0a00000b     	beq	0x700aa868 <__tx_timer_nothing_expired> @ imm = #0x2c

700aa838 <__tx_something_expired>:
700aa838: e92d4001     	push	{r0, lr}
700aa83c: e59f1038     	ldr	r1, [pc, #0x38]         @ 0x700aa87c <__tx_timer_nothing_expired+0x14>
700aa840: e5910000     	ldr	r0, [r1]
700aa844: e3500000     	cmp	r0, #0
700aa848: 0a000000     	beq	0x700aa850 <__tx_timer_dont_activate> @ imm = #0x0
700aa84c: faffe167     	blx	0x700a2df0 <_tx_timer_expiration_process> @ imm = #-0x7a64

700aa850 <__tx_timer_dont_activate>:
700aa850: e59f301c     	ldr	r3, [pc, #0x1c]         @ 0x700aa874 <__tx_timer_nothing_expired+0xc>
700aa854: e5932000     	ldr	r2, [r3]
700aa858: e3520000     	cmp	r2, #0
700aa85c: 0a000000     	beq	0x700aa864 <__tx_timer_not_ts_expiration> @ imm = #0x0
700aa860: fa000e3a     	blx	0x700ae150 <_tx_thread_time_slice> @ imm = #0x38e8

700aa864 <__tx_timer_not_ts_expiration>:
700aa864: e8bd4001     	pop	{r0, lr}

700aa868 <__tx_timer_nothing_expired>:
700aa868: e12fff1e     	bx	lr
700aa86c: d8 a9 08 70  	.word	0x7008a9d8
700aa870: dc a9 08 70  	.word	0x7008a9dc
700aa874: c4 a9 08 70  	.word	0x7008a9c4
700aa878: bc a9 08 70  	.word	0x7008a9bc
700aa87c: c0 a9 08 70  	.word	0x7008a9c0
700aa880: cc a9 08 70  	.word	0x7008a9cc
700aa884: d0 a9 08 70  	.word	0x7008a9d0
700aa888: 00 00 00 00  	.word	0x00000000
700aa88c: 00 00 00 00  	.word	0x00000000

700aa890 <PMU_profileEnd>:
700aa890: b580         	push	{r7, lr}
700aa892: b090         	sub	sp, #0x40
700aa894: 900e         	str	r0, [sp, #0x38]
700aa896: 2000         	movs	r0, #0x0
700aa898: 900d         	str	r0, [sp, #0x34]
700aa89a: f248 2000    	movw	r0, #0x8200
700aa89e: f2c7 0008    	movt	r0, #0x7008
700aa8a2: 6800         	ldr	r0, [r0]
700aa8a4: 2840         	cmp	r0, #0x40
700aa8a6: d304         	blo	0x700aa8b2 <PMU_profileEnd+0x22> @ imm = #0x8
700aa8a8: e7ff         	b	0x700aa8aa <PMU_profileEnd+0x1a> @ imm = #-0x2
700aa8aa: f04f 30ff    	mov.w	r0, #0xffffffff
700aa8ae: 900f         	str	r0, [sp, #0x3c]
700aa8b0: e061         	b	0x700aa976 <PMU_profileEnd+0xe6> @ imm = #0xc2
700aa8b2: 201f         	movs	r0, #0x1f
700aa8b4: f7fc eeaa    	blx	0x700a760c <CSL_armR5PmuReadCntr> @ imm = #-0x32ac
700aa8b8: 900c         	str	r0, [sp, #0x30]
700aa8ba: 2000         	movs	r0, #0x0
700aa8bc: f7fc eea6    	blx	0x700a760c <CSL_armR5PmuReadCntr> @ imm = #-0x32b4
700aa8c0: 900b         	str	r0, [sp, #0x2c]
700aa8c2: 2001         	movs	r0, #0x1
700aa8c4: f7fc eea2    	blx	0x700a760c <CSL_armR5PmuReadCntr> @ imm = #-0x32bc
700aa8c8: 900a         	str	r0, [sp, #0x28]
700aa8ca: 2002         	movs	r0, #0x2
700aa8cc: f7fc ee9e    	blx	0x700a760c <CSL_armR5PmuReadCntr> @ imm = #-0x32c4
700aa8d0: 9009         	str	r0, [sp, #0x24]
700aa8d2: 980b         	ldr	r0, [sp, #0x2c]
700aa8d4: 9006         	str	r0, [sp, #0x18]
700aa8d6: 980a         	ldr	r0, [sp, #0x28]
700aa8d8: 9007         	str	r0, [sp, #0x1c]
700aa8da: 9809         	ldr	r0, [sp, #0x24]
700aa8dc: 9008         	str	r0, [sp, #0x20]
700aa8de: f248 2200    	movw	r2, #0x8200
700aa8e2: f2c7 0208    	movt	r2, #0x7008
700aa8e6: 6810         	ldr	r0, [r2]
700aa8e8: 9005         	str	r0, [sp, #0x14]
700aa8ea: 6890         	ldr	r0, [r2, #0x8]
700aa8ec: 9003         	str	r0, [sp, #0xc]
700aa8ee: 6850         	ldr	r0, [r2, #0x4]
700aa8f0: 9002         	str	r0, [sp, #0x8]
700aa8f2: 9805         	ldr	r0, [sp, #0x14]
700aa8f4: 2134         	movs	r1, #0x34
700aa8f6: fb00 2001    	mla	r0, r0, r1, r2
700aa8fa: 300c         	adds	r0, #0xc
700aa8fc: 9001         	str	r0, [sp, #0x4]
700aa8fe: 980e         	ldr	r0, [sp, #0x38]
700aa900: 9901         	ldr	r1, [sp, #0x4]
700aa902: 6b09         	ldr	r1, [r1, #0x30]
700aa904: f7f6 e9cc    	blx	0x700a0ca0 <strcmp>     @ imm = #-0x9c68
700aa908: b120         	cbz	r0, 0x700aa914 <PMU_profileEnd+0x84> @ imm = #0x8
700aa90a: e7ff         	b	0x700aa90c <PMU_profileEnd+0x7c> @ imm = #-0x2
700aa90c: f04f 30ff    	mov.w	r0, #0xffffffff
700aa910: 900d         	str	r0, [sp, #0x34]
700aa912: e7ff         	b	0x700aa914 <PMU_profileEnd+0x84> @ imm = #-0x2
700aa914: 980d         	ldr	r0, [sp, #0x34]
700aa916: bb58         	cbnz	r0, 0x700aa970 <PMU_profileEnd+0xe0> @ imm = #0x56
700aa918: e7ff         	b	0x700aa91a <PMU_profileEnd+0x8a> @ imm = #-0x2
700aa91a: 9802         	ldr	r0, [sp, #0x8]
700aa91c: 2801         	cmp	r0, #0x1
700aa91e: d106         	bne	0x700aa92e <PMU_profileEnd+0x9e> @ imm = #0xc
700aa920: e7ff         	b	0x700aa922 <PMU_profileEnd+0x92> @ imm = #-0x2
700aa922: 980c         	ldr	r0, [sp, #0x30]
700aa924: 9901         	ldr	r1, [sp, #0x4]
700aa926: 6aca         	ldr	r2, [r1, #0x2c]
700aa928: 1a80         	subs	r0, r0, r2
700aa92a: 62c8         	str	r0, [r1, #0x2c]
700aa92c: e7ff         	b	0x700aa92e <PMU_profileEnd+0x9e> @ imm = #-0x2
700aa92e: 2000         	movs	r0, #0x0
700aa930: 9004         	str	r0, [sp, #0x10]
700aa932: e7ff         	b	0x700aa934 <PMU_profileEnd+0xa4> @ imm = #-0x2
700aa934: 9804         	ldr	r0, [sp, #0x10]
700aa936: 9903         	ldr	r1, [sp, #0xc]
700aa938: 4288         	cmp	r0, r1
700aa93a: d211         	bhs	0x700aa960 <PMU_profileEnd+0xd0> @ imm = #0x22
700aa93c: e7ff         	b	0x700aa93e <PMU_profileEnd+0xae> @ imm = #-0x2
700aa93e: 9a04         	ldr	r2, [sp, #0x10]
700aa940: a806         	add	r0, sp, #0x18
700aa942: f850 0022    	ldr.w	r0, [r0, r2, lsl #2]
700aa946: 9901         	ldr	r1, [sp, #0x4]
700aa948: eb02 0242    	add.w	r2, r2, r2, lsl #1
700aa94c: eb01 0182    	add.w	r1, r1, r2, lsl #2
700aa950: 688a         	ldr	r2, [r1, #0x8]
700aa952: 1a80         	subs	r0, r0, r2
700aa954: 6088         	str	r0, [r1, #0x8]
700aa956: e7ff         	b	0x700aa958 <PMU_profileEnd+0xc8> @ imm = #-0x2
700aa958: 9804         	ldr	r0, [sp, #0x10]
700aa95a: 3001         	adds	r0, #0x1
700aa95c: 9004         	str	r0, [sp, #0x10]
700aa95e: e7e9         	b	0x700aa934 <PMU_profileEnd+0xa4> @ imm = #-0x2e
700aa960: f248 2100    	movw	r1, #0x8200
700aa964: f2c7 0108    	movt	r1, #0x7008
700aa968: 6808         	ldr	r0, [r1]
700aa96a: 3001         	adds	r0, #0x1
700aa96c: 6008         	str	r0, [r1]
700aa96e: e7ff         	b	0x700aa970 <PMU_profileEnd+0xe0> @ imm = #-0x2
700aa970: 980d         	ldr	r0, [sp, #0x34]
700aa972: 900f         	str	r0, [sp, #0x3c]
700aa974: e7ff         	b	0x700aa976 <PMU_profileEnd+0xe6> @ imm = #-0x2
700aa976: 980f         	ldr	r0, [sp, #0x3c]
700aa978: b010         	add	sp, #0x40
700aa97a: bd80         	pop	{r7, pc}
700aa97c: 0000         	movs	r0, r0
700aa97e: 0000         	movs	r0, r0

700aa980 <Udma_eventIsrFxn>:
700aa980: b580         	push	{r7, lr}
700aa982: b088         	sub	sp, #0x20
700aa984: 9007         	str	r0, [sp, #0x1c]
700aa986: 9807         	ldr	r0, [sp, #0x1c]
700aa988: 9003         	str	r0, [sp, #0xc]
700aa98a: 2001         	movs	r0, #0x1
700aa98c: 9004         	str	r0, [sp, #0x10]
700aa98e: 2000         	movs	r0, #0x0
700aa990: 9000         	str	r0, [sp]
700aa992: 9803         	ldr	r0, [sp, #0xc]
700aa994: 6800         	ldr	r0, [r0]
700aa996: 9002         	str	r0, [sp, #0x8]
700aa998: 9803         	ldr	r0, [sp, #0xc]
700aa99a: 6cc0         	ldr	r0, [r0, #0x4c]
700aa99c: 9005         	str	r0, [sp, #0x14]
700aa99e: e7ff         	b	0x700aa9a0 <Udma_eventIsrFxn+0x20> @ imm = #-0x2
700aa9a0: 9803         	ldr	r0, [sp, #0xc]
700aa9a2: 2800         	cmp	r0, #0x0
700aa9a4: d060         	beq	0x700aaa68 <Udma_eventIsrFxn+0xe8> @ imm = #0xc0
700aa9a6: e7ff         	b	0x700aa9a8 <Udma_eventIsrFxn+0x28> @ imm = #-0x2
700aa9a8: 9803         	ldr	r0, [sp, #0xc]
700aa9aa: 6880         	ldr	r0, [r0, #0x8]
700aa9ac: 2805         	cmp	r0, #0x5
700aa9ae: d057         	beq	0x700aaa60 <Udma_eventIsrFxn+0xe0> @ imm = #0xae
700aa9b0: e7ff         	b	0x700aa9b2 <Udma_eventIsrFxn+0x32> @ imm = #-0x2
700aa9b2: 9805         	ldr	r0, [sp, #0x14]
700aa9b4: 0180         	lsls	r0, r0, #0x6
700aa9b6: 9006         	str	r0, [sp, #0x18]
700aa9b8: 9803         	ldr	r0, [sp, #0xc]
700aa9ba: 6d01         	ldr	r1, [r0, #0x50]
700aa9bc: 9806         	ldr	r0, [sp, #0x18]
700aa9be: 4408         	add	r0, r1
700aa9c0: 9006         	str	r0, [sp, #0x18]
700aa9c2: 9802         	ldr	r0, [sp, #0x8]
700aa9c4: 309c         	adds	r0, #0x9c
700aa9c6: 9906         	ldr	r1, [sp, #0x18]
700aa9c8: 2201         	movs	r2, #0x1
700aa9ca: f002 fc21    	bl	0x700ad210 <CSL_intaggrIsIntrPending> @ imm = #0x2842
700aa9ce: 2800         	cmp	r0, #0x0
700aa9d0: d045         	beq	0x700aaa5e <Udma_eventIsrFxn+0xde> @ imm = #0x8a
700aa9d2: e7ff         	b	0x700aa9d4 <Udma_eventIsrFxn+0x54> @ imm = #-0x2
700aa9d4: 9802         	ldr	r0, [sp, #0x8]
700aa9d6: 309c         	adds	r0, #0x9c
700aa9d8: 9906         	ldr	r1, [sp, #0x18]
700aa9da: f004 fff1    	bl	0x700af9c0 <CSL_intaggrClrIntr> @ imm = #0x4fe2
700aa9de: 9803         	ldr	r0, [sp, #0xc]
700aa9e0: 3008         	adds	r0, #0x8
700aa9e2: 9001         	str	r0, [sp, #0x4]
700aa9e4: 9801         	ldr	r0, [sp, #0x4]
700aa9e6: 6800         	ldr	r0, [r0]
700aa9e8: 2801         	cmp	r0, #0x1
700aa9ea: d005         	beq	0x700aa9f8 <Udma_eventIsrFxn+0x78> @ imm = #0xa
700aa9ec: e7ff         	b	0x700aa9ee <Udma_eventIsrFxn+0x6e> @ imm = #-0x2
700aa9ee: 9801         	ldr	r0, [sp, #0x4]
700aa9f0: 6800         	ldr	r0, [r0]
700aa9f2: 2806         	cmp	r0, #0x6
700aa9f4: d114         	bne	0x700aaa20 <Udma_eventIsrFxn+0xa0> @ imm = #0x28
700aa9f6: e7ff         	b	0x700aa9f8 <Udma_eventIsrFxn+0x78> @ imm = #-0x2
700aa9f8: 9801         	ldr	r0, [sp, #0x4]
700aa9fa: 6880         	ldr	r0, [r0, #0x8]
700aa9fc: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700aaa00: 9000         	str	r0, [sp]
700aaa02: 9900         	ldr	r1, [sp]
700aaa04: 6808         	ldr	r0, [r1]
700aaa06: 308c         	adds	r0, #0x8c
700aaa08: 8889         	ldrh	r1, [r1, #0x4]
700aaa0a: f007 fa89    	bl	0x700b1f20 <CSL_lcdma_ringaccIsTeardownComplete> @ imm = #0x7512
700aaa0e: b118         	cbz	r0, 0x700aaa18 <Udma_eventIsrFxn+0x98> @ imm = #0x6
700aaa10: e7ff         	b	0x700aaa12 <Udma_eventIsrFxn+0x92> @ imm = #-0x2
700aaa12: 2002         	movs	r0, #0x2
700aaa14: 9004         	str	r0, [sp, #0x10]
700aaa16: e002         	b	0x700aaa1e <Udma_eventIsrFxn+0x9e> @ imm = #0x4
700aaa18: 2003         	movs	r0, #0x3
700aaa1a: 9004         	str	r0, [sp, #0x10]
700aaa1c: e7ff         	b	0x700aaa1e <Udma_eventIsrFxn+0x9e> @ imm = #-0x2
700aaa1e: e7ff         	b	0x700aaa20 <Udma_eventIsrFxn+0xa0> @ imm = #-0x2
700aaa20: 9803         	ldr	r0, [sp, #0xc]
700aaa22: 6880         	ldr	r0, [r0, #0x8]
700aaa24: 2801         	cmp	r0, #0x1
700aaa26: d104         	bne	0x700aaa32 <Udma_eventIsrFxn+0xb2> @ imm = #0x8
700aaa28: e7ff         	b	0x700aaa2a <Udma_eventIsrFxn+0xaa> @ imm = #-0x2
700aaa2a: 9804         	ldr	r0, [sp, #0x10]
700aaa2c: 2802         	cmp	r0, #0x2
700aaa2e: d015         	beq	0x700aaa5c <Udma_eventIsrFxn+0xdc> @ imm = #0x2a
700aaa30: e7ff         	b	0x700aaa32 <Udma_eventIsrFxn+0xb2> @ imm = #-0x2
700aaa32: 9803         	ldr	r0, [sp, #0xc]
700aaa34: 6880         	ldr	r0, [r0, #0x8]
700aaa36: 2806         	cmp	r0, #0x6
700aaa38: d104         	bne	0x700aaa44 <Udma_eventIsrFxn+0xc4> @ imm = #0x8
700aaa3a: e7ff         	b	0x700aaa3c <Udma_eventIsrFxn+0xbc> @ imm = #-0x2
700aaa3c: 9804         	ldr	r0, [sp, #0x10]
700aaa3e: 2803         	cmp	r0, #0x3
700aaa40: d00c         	beq	0x700aaa5c <Udma_eventIsrFxn+0xdc> @ imm = #0x18
700aaa42: e7ff         	b	0x700aaa44 <Udma_eventIsrFxn+0xc4> @ imm = #-0x2
700aaa44: 9801         	ldr	r0, [sp, #0x4]
700aaa46: 6940         	ldr	r0, [r0, #0x14]
700aaa48: b138         	cbz	r0, 0x700aaa5a <Udma_eventIsrFxn+0xda> @ imm = #0xe
700aaa4a: e7ff         	b	0x700aaa4c <Udma_eventIsrFxn+0xcc> @ imm = #-0x2
700aaa4c: 9a01         	ldr	r2, [sp, #0x4]
700aaa4e: 9803         	ldr	r0, [sp, #0xc]
700aaa50: 6811         	ldr	r1, [r2]
700aaa52: 6953         	ldr	r3, [r2, #0x14]
700aaa54: 69d2         	ldr	r2, [r2, #0x1c]
700aaa56: 4798         	blx	r3
700aaa58: e7ff         	b	0x700aaa5a <Udma_eventIsrFxn+0xda> @ imm = #-0x2
700aaa5a: e7ff         	b	0x700aaa5c <Udma_eventIsrFxn+0xdc> @ imm = #-0x2
700aaa5c: e7ff         	b	0x700aaa5e <Udma_eventIsrFxn+0xde> @ imm = #-0x2
700aaa5e: e7ff         	b	0x700aaa60 <Udma_eventIsrFxn+0xe0> @ imm = #-0x2
700aaa60: 9803         	ldr	r0, [sp, #0xc]
700aaa62: 6dc0         	ldr	r0, [r0, #0x5c]
700aaa64: 9003         	str	r0, [sp, #0xc]
700aaa66: e79b         	b	0x700aa9a0 <Udma_eventIsrFxn+0x20> @ imm = #-0xca
700aaa68: b008         	add	sp, #0x20
700aaa6a: bd80         	pop	{r7, pc}
700aaa6c: 0000         	movs	r0, r0
700aaa6e: 0000         	movs	r0, r0

700aaa70 <AddrTranslateP_getLocalAddr>:
700aaa70: b580         	push	{r7, lr}
700aaa72: b08e         	sub	sp, #0x38
700aaa74: 910d         	str	r1, [sp, #0x34]
700aaa76: 900c         	str	r0, [sp, #0x30]
700aaa78: f646 104c    	movw	r0, #0x694c
700aaa7c: f2c7 000b    	movt	r0, #0x700b
700aaa80: 6801         	ldr	r1, [r0]
700aaa82: 2000         	movs	r0, #0x0
700aaa84: 9001         	str	r0, [sp, #0x4]
700aaa86: 2910         	cmp	r1, #0x10
700aaa88: bf38         	it	lo
700aaa8a: 2001         	movlo	r0, #0x1
700aaa8c: f00a fc98    	bl	0x700b53c0 <_DebugP_assertNoLog> @ imm = #0xa930
700aaa90: 9801         	ldr	r0, [sp, #0x4]
700aaa92: 900b         	str	r0, [sp, #0x2c]
700aaa94: 900a         	str	r0, [sp, #0x28]
700aaa96: e7ff         	b	0x700aaa98 <AddrTranslateP_getLocalAddr+0x28> @ imm = #-0x2
700aaa98: 980a         	ldr	r0, [sp, #0x28]
700aaa9a: f646 114c    	movw	r1, #0x694c
700aaa9e: f2c7 010b    	movt	r1, #0x700b
700aaaa2: 6809         	ldr	r1, [r1]
700aaaa4: 4288         	cmp	r0, r1
700aaaa6: d23b         	bhs	0x700aab20 <AddrTranslateP_getLocalAddr+0xb0> @ imm = #0x76
700aaaa8: e7ff         	b	0x700aaaaa <AddrTranslateP_getLocalAddr+0x3a> @ imm = #-0x2
700aaaaa: f646 104c    	movw	r0, #0x694c
700aaaae: f2c7 000b    	movt	r0, #0x700b
700aaab2: 6881         	ldr	r1, [r0, #0x8]
700aaab4: 9a0a         	ldr	r2, [sp, #0x28]
700aaab6: eb01 1102    	add.w	r1, r1, r2, lsl #4
700aaaba: 68ca         	ldr	r2, [r1, #0xc]
700aaabc: 2101         	movs	r1, #0x1
700aaabe: 4091         	lsls	r1, r2
700aaac0: 3a20         	subs	r2, #0x20
700aaac2: 2a00         	cmp	r2, #0x0
700aaac4: bf58         	it	pl
700aaac6: 2100         	movpl	r1, #0x0
700aaac8: 3901         	subs	r1, #0x1
700aaaca: 9103         	str	r1, [sp, #0xc]
700aaacc: 6880         	ldr	r0, [r0, #0x8]
700aaace: 9a0a         	ldr	r2, [sp, #0x28]
700aaad0: eb00 1102    	add.w	r1, r0, r2, lsl #4
700aaad4: ea4f 1202    	lsl.w	r2, r2, #0x4
700aaad8: 5880         	ldr	r0, [r0, r2]
700aaada: 6849         	ldr	r1, [r1, #0x4]
700aaadc: 9107         	str	r1, [sp, #0x1c]
700aaade: 9006         	str	r0, [sp, #0x18]
700aaae0: 9906         	ldr	r1, [sp, #0x18]
700aaae2: 9807         	ldr	r0, [sp, #0x1c]
700aaae4: 9a03         	ldr	r2, [sp, #0xc]
700aaae6: 1889         	adds	r1, r1, r2
700aaae8: f140 0000    	adc	r0, r0, #0x0
700aaaec: 9104         	str	r1, [sp, #0x10]
700aaaee: 9005         	str	r0, [sp, #0x14]
700aaaf0: 9a0c         	ldr	r2, [sp, #0x30]
700aaaf2: 980d         	ldr	r0, [sp, #0x34]
700aaaf4: 9b06         	ldr	r3, [sp, #0x18]
700aaaf6: 9907         	ldr	r1, [sp, #0x1c]
700aaaf8: 1ad2         	subs	r2, r2, r3
700aaafa: 4188         	sbcs	r0, r1
700aaafc: d30b         	blo	0x700aab16 <AddrTranslateP_getLocalAddr+0xa6> @ imm = #0x16
700aaafe: e7ff         	b	0x700aab00 <AddrTranslateP_getLocalAddr+0x90> @ imm = #-0x2
700aab00: 9b0c         	ldr	r3, [sp, #0x30]
700aab02: 990d         	ldr	r1, [sp, #0x34]
700aab04: 9a04         	ldr	r2, [sp, #0x10]
700aab06: 9805         	ldr	r0, [sp, #0x14]
700aab08: 1ad2         	subs	r2, r2, r3
700aab0a: 4188         	sbcs	r0, r1
700aab0c: d303         	blo	0x700aab16 <AddrTranslateP_getLocalAddr+0xa6> @ imm = #0x6
700aab0e: e7ff         	b	0x700aab10 <AddrTranslateP_getLocalAddr+0xa0> @ imm = #-0x2
700aab10: 2001         	movs	r0, #0x1
700aab12: 900b         	str	r0, [sp, #0x2c]
700aab14: e004         	b	0x700aab20 <AddrTranslateP_getLocalAddr+0xb0> @ imm = #0x8
700aab16: e7ff         	b	0x700aab18 <AddrTranslateP_getLocalAddr+0xa8> @ imm = #-0x2
700aab18: 980a         	ldr	r0, [sp, #0x28]
700aab1a: 3001         	adds	r0, #0x1
700aab1c: 900a         	str	r0, [sp, #0x28]
700aab1e: e7bb         	b	0x700aaa98 <AddrTranslateP_getLocalAddr+0x28> @ imm = #-0x8a
700aab20: 980b         	ldr	r0, [sp, #0x2c]
700aab22: b1a0         	cbz	r0, 0x700aab4e <AddrTranslateP_getLocalAddr+0xde> @ imm = #0x28
700aab24: e7ff         	b	0x700aab26 <AddrTranslateP_getLocalAddr+0xb6> @ imm = #-0x2
700aab26: 990c         	ldr	r1, [sp, #0x30]
700aab28: f646 104c    	movw	r0, #0x694c
700aab2c: f2c7 000b    	movt	r0, #0x700b
700aab30: 6882         	ldr	r2, [r0, #0x8]
700aab32: 9b0a         	ldr	r3, [sp, #0x28]
700aab34: 011b         	lsls	r3, r3, #0x4
700aab36: 58d2         	ldr	r2, [r2, r3]
700aab38: 1a89         	subs	r1, r1, r2
700aab3a: 9102         	str	r1, [sp, #0x8]
700aab3c: 6880         	ldr	r0, [r0, #0x8]
700aab3e: 990a         	ldr	r1, [sp, #0x28]
700aab40: eb00 1001    	add.w	r0, r0, r1, lsl #4
700aab44: 6880         	ldr	r0, [r0, #0x8]
700aab46: 9902         	ldr	r1, [sp, #0x8]
700aab48: 4408         	add	r0, r1
700aab4a: 9009         	str	r0, [sp, #0x24]
700aab4c: e002         	b	0x700aab54 <AddrTranslateP_getLocalAddr+0xe4> @ imm = #0x4
700aab4e: 980c         	ldr	r0, [sp, #0x30]
700aab50: 9009         	str	r0, [sp, #0x24]
700aab52: e7ff         	b	0x700aab54 <AddrTranslateP_getLocalAddr+0xe4> @ imm = #-0x2
700aab54: 9809         	ldr	r0, [sp, #0x24]
700aab56: b00e         	add	sp, #0x38
700aab58: bd80         	pop	{r7, pc}
700aab5a: 0000         	movs	r0, r0
700aab5c: 0000         	movs	r0, r0
700aab5e: 0000         	movs	r0, r0

700aab60 <Udma_eventFreeResource>:
700aab60: b580         	push	{r7, lr}
700aab62: b084         	sub	sp, #0x10
700aab64: 9003         	str	r0, [sp, #0xc]
700aab66: 9102         	str	r1, [sp, #0x8]
700aab68: f009 ed84    	blx	0x700b4674 <HwiP_disable> @ imm = #0x9b08
700aab6c: 9001         	str	r0, [sp, #0x4]
700aab6e: 9802         	ldr	r0, [sp, #0x8]
700aab70: 6e00         	ldr	r0, [r0, #0x60]
700aab72: b128         	cbz	r0, 0x700aab80 <Udma_eventFreeResource+0x20> @ imm = #0xa
700aab74: e7ff         	b	0x700aab76 <Udma_eventFreeResource+0x16> @ imm = #-0x2
700aab76: 9902         	ldr	r1, [sp, #0x8]
700aab78: 6dc8         	ldr	r0, [r1, #0x5c]
700aab7a: 6e09         	ldr	r1, [r1, #0x60]
700aab7c: 65c8         	str	r0, [r1, #0x5c]
700aab7e: e7ff         	b	0x700aab80 <Udma_eventFreeResource+0x20> @ imm = #-0x2
700aab80: 9802         	ldr	r0, [sp, #0x8]
700aab82: 6dc0         	ldr	r0, [r0, #0x5c]
700aab84: b128         	cbz	r0, 0x700aab92 <Udma_eventFreeResource+0x32> @ imm = #0xa
700aab86: e7ff         	b	0x700aab88 <Udma_eventFreeResource+0x28> @ imm = #-0x2
700aab88: 9802         	ldr	r0, [sp, #0x8]
700aab8a: 6dc1         	ldr	r1, [r0, #0x5c]
700aab8c: 6e00         	ldr	r0, [r0, #0x60]
700aab8e: 6608         	str	r0, [r1, #0x60]
700aab90: e7ff         	b	0x700aab92 <Udma_eventFreeResource+0x32> @ imm = #-0x2
700aab92: 9801         	ldr	r0, [sp, #0x4]
700aab94: f009 ed8e    	blx	0x700b46b4 <HwiP_restore> @ imm = #0x9b1c
700aab98: 9802         	ldr	r0, [sp, #0x8]
700aab9a: 6e40         	ldr	r0, [r0, #0x64]
700aab9c: b140         	cbz	r0, 0x700aabb0 <Udma_eventFreeResource+0x50> @ imm = #0x10
700aab9e: e7ff         	b	0x700aaba0 <Udma_eventFreeResource+0x40> @ imm = #-0x2
700aaba0: 9802         	ldr	r0, [sp, #0x8]
700aaba2: 3068         	adds	r0, #0x68
700aaba4: f009 fa6c    	bl	0x700b4080 <HwiP_destruct> @ imm = #0x94d8
700aaba8: 9902         	ldr	r1, [sp, #0x8]
700aabaa: 2000         	movs	r0, #0x0
700aabac: 6648         	str	r0, [r1, #0x64]
700aabae: e7ff         	b	0x700aabb0 <Udma_eventFreeResource+0x50> @ imm = #-0x2
700aabb0: 9802         	ldr	r0, [sp, #0x8]
700aabb2: 6d40         	ldr	r0, [r0, #0x54]
700aabb4: f510 3f80    	cmn.w	r0, #0x10000
700aabb8: d00d         	beq	0x700aabd6 <Udma_eventFreeResource+0x76> @ imm = #0x1a
700aabba: e7ff         	b	0x700aabbc <Udma_eventFreeResource+0x5c> @ imm = #-0x2
700aabbc: 9802         	ldr	r0, [sp, #0x8]
700aabbe: 6d40         	ldr	r0, [r0, #0x54]
700aabc0: 9903         	ldr	r1, [sp, #0xc]
700aabc2: f005 fc05    	bl	0x700b03d0 <Udma_rmFreeIrIntr> @ imm = #0x580a
700aabc6: 9902         	ldr	r1, [sp, #0x8]
700aabc8: 2000         	movs	r0, #0x0
700aabca: f6cf 70ff    	movt	r0, #0xffff
700aabce: 6548         	str	r0, [r1, #0x54]
700aabd0: 9902         	ldr	r1, [sp, #0x8]
700aabd2: 6588         	str	r0, [r1, #0x58]
700aabd4: e7ff         	b	0x700aabd6 <Udma_eventFreeResource+0x76> @ imm = #-0x2
700aabd6: 9802         	ldr	r0, [sp, #0x8]
700aabd8: 6c80         	ldr	r0, [r0, #0x48]
700aabda: f64f 71ff    	movw	r1, #0xffff
700aabde: 4288         	cmp	r0, r1
700aabe0: d00e         	beq	0x700aac00 <Udma_eventFreeResource+0xa0> @ imm = #0x1c
700aabe2: e7ff         	b	0x700aabe4 <Udma_eventFreeResource+0x84> @ imm = #-0x2
700aabe4: 9803         	ldr	r0, [sp, #0xc]
700aabe6: 9902         	ldr	r1, [sp, #0x8]
700aabe8: f008 f95a    	bl	0x700b2ea0 <Udma_eventResetSteering> @ imm = #0x82b4
700aabec: 9802         	ldr	r0, [sp, #0x8]
700aabee: 6c80         	ldr	r0, [r0, #0x48]
700aabf0: 9903         	ldr	r1, [sp, #0xc]
700aabf2: f005 fbb5    	bl	0x700b0360 <Udma_rmFreeEvent> @ imm = #0x576a
700aabf6: 9902         	ldr	r1, [sp, #0x8]
700aabf8: f64f 70ff    	movw	r0, #0xffff
700aabfc: 6488         	str	r0, [r1, #0x48]
700aabfe: e7ff         	b	0x700aac00 <Udma_eventFreeResource+0xa0> @ imm = #-0x2
700aac00: 9802         	ldr	r0, [sp, #0x8]
700aac02: 6d00         	ldr	r0, [r0, #0x50]
700aac04: f64f 71ff    	movw	r1, #0xffff
700aac08: 4288         	cmp	r0, r1
700aac0a: d00a         	beq	0x700aac22 <Udma_eventFreeResource+0xc2> @ imm = #0x14
700aac0c: e7ff         	b	0x700aac0e <Udma_eventFreeResource+0xae> @ imm = #-0x2
700aac0e: 9a02         	ldr	r2, [sp, #0x8]
700aac10: 6d10         	ldr	r0, [r2, #0x50]
700aac12: 9903         	ldr	r1, [sp, #0xc]
700aac14: f003 ff4c    	bl	0x700aeab0 <Udma_rmFreeVintrBit> @ imm = #0x3e98
700aac18: 9902         	ldr	r1, [sp, #0x8]
700aac1a: f64f 70ff    	movw	r0, #0xffff
700aac1e: 6508         	str	r0, [r1, #0x50]
700aac20: e7ff         	b	0x700aac22 <Udma_eventFreeResource+0xc2> @ imm = #-0x2
700aac22: 9802         	ldr	r0, [sp, #0x8]
700aac24: 6cc0         	ldr	r0, [r0, #0x4c]
700aac26: f64f 71ff    	movw	r1, #0xffff
700aac2a: 4288         	cmp	r0, r1
700aac2c: d00a         	beq	0x700aac44 <Udma_eventFreeResource+0xe4> @ imm = #0x14
700aac2e: e7ff         	b	0x700aac30 <Udma_eventFreeResource+0xd0> @ imm = #-0x2
700aac30: 9802         	ldr	r0, [sp, #0x8]
700aac32: 6cc0         	ldr	r0, [r0, #0x4c]
700aac34: 9903         	ldr	r1, [sp, #0xc]
700aac36: f005 fc03    	bl	0x700b0440 <Udma_rmFreeVintr> @ imm = #0x5806
700aac3a: 9902         	ldr	r1, [sp, #0x8]
700aac3c: f64f 70ff    	movw	r0, #0xffff
700aac40: 64c8         	str	r0, [r1, #0x4c]
700aac42: e7ff         	b	0x700aac44 <Udma_eventFreeResource+0xe4> @ imm = #-0x2
700aac44: b004         	add	sp, #0x10
700aac46: bd80         	pop	{r7, pc}
		...

700aac50 <DebugP_memTraceLogWriterPutLine>:
700aac50: b580         	push	{r7, lr}
700aac52: b08a         	sub	sp, #0x28
700aac54: 9009         	str	r0, [sp, #0x24]
700aac56: f8ad 1022    	strh.w	r1, [sp, #0x22]
700aac5a: 2000         	movs	r0, #0x0
700aac5c: 9007         	str	r0, [sp, #0x1c]
700aac5e: f646 109c    	movw	r0, #0x699c
700aac62: f2c7 000b    	movt	r0, #0x700b
700aac66: 6800         	ldr	r0, [r0]
700aac68: b920         	cbnz	r0, 0x700aac74 <DebugP_memTraceLogWriterPutLine+0x24> @ imm = #0x8
700aac6a: e7ff         	b	0x700aac6c <DebugP_memTraceLogWriterPutLine+0x1c> @ imm = #-0x2
700aac6c: f04f 30ff    	mov.w	r0, #0xffffffff
700aac70: 9007         	str	r0, [sp, #0x1c]
700aac72: e7ff         	b	0x700aac74 <DebugP_memTraceLogWriterPutLine+0x24> @ imm = #-0x2
700aac74: 9807         	ldr	r0, [sp, #0x1c]
700aac76: 2800         	cmp	r0, #0x0
700aac78: d15a         	bne	0x700aad30 <DebugP_memTraceLogWriterPutLine+0xe0> @ imm = #0xb4
700aac7a: e7ff         	b	0x700aac7c <DebugP_memTraceLogWriterPutLine+0x2c> @ imm = #-0x2
700aac7c: f646 10a0    	movw	r0, #0x69a0
700aac80: f2c7 000b    	movt	r0, #0x700b
700aac84: 6800         	ldr	r0, [r0]
700aac86: 9006         	str	r0, [sp, #0x18]
700aac88: f247 2000    	movw	r0, #0x7200
700aac8c: f2c7 0008    	movt	r0, #0x7008
700aac90: 9003         	str	r0, [sp, #0xc]
700aac92: 2000         	movs	r0, #0x0
700aac94: 9004         	str	r0, [sp, #0x10]
700aac96: 9005         	str	r0, [sp, #0x14]
700aac98: e7ff         	b	0x700aac9a <DebugP_memTraceLogWriterPutLine+0x4a> @ imm = #-0x2
700aac9a: 9805         	ldr	r0, [sp, #0x14]
700aac9c: f8bd 1022    	ldrh.w	r1, [sp, #0x22]
700aaca0: 4288         	cmp	r0, r1
700aaca2: d233         	bhs	0x700aad0c <DebugP_memTraceLogWriterPutLine+0xbc> @ imm = #0x66
700aaca4: e7ff         	b	0x700aaca6 <DebugP_memTraceLogWriterPutLine+0x56> @ imm = #-0x2
700aaca6: 9809         	ldr	r0, [sp, #0x24]
700aaca8: 9904         	ldr	r1, [sp, #0x10]
700aacaa: 5c40         	ldrb	r0, [r0, r1]
700aacac: 9903         	ldr	r1, [sp, #0xc]
700aacae: 9a06         	ldr	r2, [sp, #0x18]
700aacb0: 5488         	strb	r0, [r1, r2]
700aacb2: 9806         	ldr	r0, [sp, #0x18]
700aacb4: 3001         	adds	r0, #0x1
700aacb6: 9006         	str	r0, [sp, #0x18]
700aacb8: 9806         	ldr	r0, [sp, #0x18]
700aacba: f646 119c    	movw	r1, #0x699c
700aacbe: f2c7 010b    	movt	r1, #0x700b
700aacc2: 6809         	ldr	r1, [r1]
700aacc4: 4288         	cmp	r0, r1
700aacc6: d319         	blo	0x700aacfc <DebugP_memTraceLogWriterPutLine+0xac> @ imm = #0x32
700aacc8: e7ff         	b	0x700aacca <DebugP_memTraceLogWriterPutLine+0x7a> @ imm = #-0x2
700aacca: 9803         	ldr	r0, [sp, #0xc]
700aaccc: f646 12a0    	movw	r2, #0x69a0
700aacd0: f2c7 020b    	movt	r2, #0x700b
700aacd4: 9202         	str	r2, [sp, #0x8]
700aacd6: 6811         	ldr	r1, [r2]
700aacd8: 4408         	add	r0, r1
700aacda: 9906         	ldr	r1, [sp, #0x18]
700aacdc: 6812         	ldr	r2, [r2]
700aacde: 1a89         	subs	r1, r1, r2
700aace0: 220f         	movs	r2, #0xf
700aace2: f009 efa6    	blx	0x700b4c30 <CacheP_wbInv> @ imm = #0x9f4c
700aace6: 9902         	ldr	r1, [sp, #0x8]
700aace8: 2000         	movs	r0, #0x0
700aacea: 9006         	str	r0, [sp, #0x18]
700aacec: 6008         	str	r0, [r1]
700aacee: f646 1198    	movw	r1, #0x6998
700aacf2: f2c7 010b    	movt	r1, #0x700b
700aacf6: 2001         	movs	r0, #0x1
700aacf8: 6008         	str	r0, [r1]
700aacfa: e7ff         	b	0x700aacfc <DebugP_memTraceLogWriterPutLine+0xac> @ imm = #-0x2
700aacfc: 9804         	ldr	r0, [sp, #0x10]
700aacfe: 3001         	adds	r0, #0x1
700aad00: 9004         	str	r0, [sp, #0x10]
700aad02: e7ff         	b	0x700aad04 <DebugP_memTraceLogWriterPutLine+0xb4> @ imm = #-0x2
700aad04: 9805         	ldr	r0, [sp, #0x14]
700aad06: 3001         	adds	r0, #0x1
700aad08: 9005         	str	r0, [sp, #0x14]
700aad0a: e7c6         	b	0x700aac9a <DebugP_memTraceLogWriterPutLine+0x4a> @ imm = #-0x74
700aad0c: 9803         	ldr	r0, [sp, #0xc]
700aad0e: f646 12a0    	movw	r2, #0x69a0
700aad12: f2c7 020b    	movt	r2, #0x700b
700aad16: 9201         	str	r2, [sp, #0x4]
700aad18: 6811         	ldr	r1, [r2]
700aad1a: 4408         	add	r0, r1
700aad1c: 9906         	ldr	r1, [sp, #0x18]
700aad1e: 6812         	ldr	r2, [r2]
700aad20: 1a89         	subs	r1, r1, r2
700aad22: 220f         	movs	r2, #0xf
700aad24: f009 ef84    	blx	0x700b4c30 <CacheP_wbInv> @ imm = #0x9f08
700aad28: 9901         	ldr	r1, [sp, #0x4]
700aad2a: 9806         	ldr	r0, [sp, #0x18]
700aad2c: 6008         	str	r0, [r1]
700aad2e: e7ff         	b	0x700aad30 <DebugP_memTraceLogWriterPutLine+0xe0> @ imm = #-0x2
700aad30: b00a         	add	sp, #0x28
700aad32: bd80         	pop	{r7, pc}
		...

700aad40 <_tx_semaphore_get>:
700aad40: b580         	push	{r7, lr}
700aad42: b088         	sub	sp, #0x20
700aad44: 9007         	str	r0, [sp, #0x1c]
700aad46: 9106         	str	r1, [sp, #0x18]
700aad48: 2000         	movs	r0, #0x0
700aad4a: 9001         	str	r0, [sp, #0x4]
700aad4c: f7f5 e962    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0xad3c
700aad50: 9005         	str	r0, [sp, #0x14]
700aad52: 9807         	ldr	r0, [sp, #0x1c]
700aad54: 6880         	ldr	r0, [r0, #0x8]
700aad56: b140         	cbz	r0, 0x700aad6a <_tx_semaphore_get+0x2a> @ imm = #0x10
700aad58: e7ff         	b	0x700aad5a <_tx_semaphore_get+0x1a> @ imm = #-0x2
700aad5a: 9907         	ldr	r1, [sp, #0x1c]
700aad5c: 6888         	ldr	r0, [r1, #0x8]
700aad5e: 3801         	subs	r0, #0x1
700aad60: 6088         	str	r0, [r1, #0x8]
700aad62: 9805         	ldr	r0, [sp, #0x14]
700aad64: f7f6 efe6    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x9034
700aad68: e059         	b	0x700aae1e <_tx_semaphore_get+0xde> @ imm = #0xb2
700aad6a: 9806         	ldr	r0, [sp, #0x18]
700aad6c: 2800         	cmp	r0, #0x0
700aad6e: d04f         	beq	0x700aae10 <_tx_semaphore_get+0xd0> @ imm = #0x9e
700aad70: e7ff         	b	0x700aad72 <_tx_semaphore_get+0x32> @ imm = #-0x2
700aad72: f64a 10b4    	movw	r0, #0xa9b4
700aad76: f2c7 0008    	movt	r0, #0x7008
700aad7a: 6800         	ldr	r0, [r0]
700aad7c: b130         	cbz	r0, 0x700aad8c <_tx_semaphore_get+0x4c> @ imm = #0xc
700aad7e: e7ff         	b	0x700aad80 <_tx_semaphore_get+0x40> @ imm = #-0x2
700aad80: 9805         	ldr	r0, [sp, #0x14]
700aad82: f7f6 efd8    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x9050
700aad86: 200d         	movs	r0, #0xd
700aad88: 9001         	str	r0, [sp, #0x4]
700aad8a: e040         	b	0x700aae0e <_tx_semaphore_get+0xce> @ imm = #0x80
700aad8c: f64a 10a4    	movw	r0, #0xa9a4
700aad90: f2c7 0008    	movt	r0, #0x7008
700aad94: 6800         	ldr	r0, [r0]
700aad96: 9004         	str	r0, [sp, #0x10]
700aad98: 9904         	ldr	r1, [sp, #0x10]
700aad9a: f24f 4041    	movw	r0, #0xf441
700aad9e: f2c7 000a    	movt	r0, #0x700a
700aada2: 66c8         	str	r0, [r1, #0x6c]
700aada4: 9807         	ldr	r0, [sp, #0x1c]
700aada6: 9904         	ldr	r1, [sp, #0x10]
700aada8: 6708         	str	r0, [r1, #0x70]
700aadaa: 9807         	ldr	r0, [sp, #0x1c]
700aadac: 6900         	ldr	r0, [r0, #0x10]
700aadae: b940         	cbnz	r0, 0x700aadc2 <_tx_semaphore_get+0x82> @ imm = #0x10
700aadb0: e7ff         	b	0x700aadb2 <_tx_semaphore_get+0x72> @ imm = #-0x2
700aadb2: 9804         	ldr	r0, [sp, #0x10]
700aadb4: 9907         	ldr	r1, [sp, #0x1c]
700aadb6: 60c8         	str	r0, [r1, #0xc]
700aadb8: 9804         	ldr	r0, [sp, #0x10]
700aadba: 6740         	str	r0, [r0, #0x74]
700aadbc: 9804         	ldr	r0, [sp, #0x10]
700aadbe: 6780         	str	r0, [r0, #0x78]
700aadc0: e012         	b	0x700aade8 <_tx_semaphore_get+0xa8> @ imm = #0x24
700aadc2: 9807         	ldr	r0, [sp, #0x1c]
700aadc4: 68c0         	ldr	r0, [r0, #0xc]
700aadc6: 9003         	str	r0, [sp, #0xc]
700aadc8: 9803         	ldr	r0, [sp, #0xc]
700aadca: 9904         	ldr	r1, [sp, #0x10]
700aadcc: 6748         	str	r0, [r1, #0x74]
700aadce: 9803         	ldr	r0, [sp, #0xc]
700aadd0: 6f80         	ldr	r0, [r0, #0x78]
700aadd2: 9002         	str	r0, [sp, #0x8]
700aadd4: 9802         	ldr	r0, [sp, #0x8]
700aadd6: 9904         	ldr	r1, [sp, #0x10]
700aadd8: 6788         	str	r0, [r1, #0x78]
700aadda: 9804         	ldr	r0, [sp, #0x10]
700aaddc: 9902         	ldr	r1, [sp, #0x8]
700aadde: 6748         	str	r0, [r1, #0x74]
700aade0: 9804         	ldr	r0, [sp, #0x10]
700aade2: 9903         	ldr	r1, [sp, #0xc]
700aade4: 6788         	str	r0, [r1, #0x78]
700aade6: e7ff         	b	0x700aade8 <_tx_semaphore_get+0xa8> @ imm = #-0x2
700aade8: 9907         	ldr	r1, [sp, #0x1c]
700aadea: 6908         	ldr	r0, [r1, #0x10]
700aadec: 3001         	adds	r0, #0x1
700aadee: 6108         	str	r0, [r1, #0x10]
700aadf0: 9904         	ldr	r1, [sp, #0x10]
700aadf2: 2006         	movs	r0, #0x6
700aadf4: 6348         	str	r0, [r1, #0x34]
700aadf6: 9804         	ldr	r0, [sp, #0x10]
700aadf8: 9906         	ldr	r1, [sp, #0x18]
700aadfa: f7f7 f921    	bl	0x700a2040 <_tx_thread_system_ni_suspend> @ imm = #-0x8dbe
700aadfe: 9805         	ldr	r0, [sp, #0x14]
700aae00: f7f6 ef98    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x90d0
700aae04: 9804         	ldr	r0, [sp, #0x10]
700aae06: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700aae0a: 9001         	str	r0, [sp, #0x4]
700aae0c: e7ff         	b	0x700aae0e <_tx_semaphore_get+0xce> @ imm = #-0x2
700aae0e: e005         	b	0x700aae1c <_tx_semaphore_get+0xdc> @ imm = #0xa
700aae10: 9805         	ldr	r0, [sp, #0x14]
700aae12: f7f6 ef90    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x90e0
700aae16: 200d         	movs	r0, #0xd
700aae18: 9001         	str	r0, [sp, #0x4]
700aae1a: e7ff         	b	0x700aae1c <_tx_semaphore_get+0xdc> @ imm = #-0x2
700aae1c: e7ff         	b	0x700aae1e <_tx_semaphore_get+0xde> @ imm = #-0x2
700aae1e: 9801         	ldr	r0, [sp, #0x4]
700aae20: b008         	add	sp, #0x20
700aae22: bd80         	pop	{r7, pc}
		...

700aae30 <Sciclient_rmIrqGetNode>:
700aae30: b089         	sub	sp, #0x24
700aae32: f8ad 0022    	strh.w	r0, [sp, #0x22]
700aae36: 9107         	str	r1, [sp, #0x1c]
700aae38: f06f 0001    	mvn	r0, #0x1
700aae3c: 9006         	str	r0, [sp, #0x18]
700aae3e: 2000         	movs	r0, #0x0
700aae40: 9004         	str	r0, [sp, #0x10]
700aae42: f246 6114    	movw	r1, #0x6614
700aae46: f2c7 010b    	movt	r1, #0x700b
700aae4a: 680a         	ldr	r2, [r1]
700aae4c: 3a01         	subs	r2, #0x1
700aae4e: 9203         	str	r2, [sp, #0xc]
700aae50: 6809         	ldr	r1, [r1]
700aae52: f8ad 1006    	strh.w	r1, [sp, #0x6]
700aae56: 9907         	ldr	r1, [sp, #0x1c]
700aae58: 6008         	str	r0, [r1]
700aae5a: e7ff         	b	0x700aae5c <Sciclient_rmIrqGetNode+0x2c> @ imm = #-0x2
700aae5c: 9904         	ldr	r1, [sp, #0x10]
700aae5e: 9a03         	ldr	r2, [sp, #0xc]
700aae60: 2000         	movs	r0, #0x0
700aae62: 4291         	cmp	r1, r2
700aae64: 9000         	str	r0, [sp]
700aae66: d81d         	bhi	0x700aaea4 <Sciclient_rmIrqGetNode+0x74> @ imm = #0x3a
700aae68: e7ff         	b	0x700aae6a <Sciclient_rmIrqGetNode+0x3a> @ imm = #-0x2
700aae6a: 9904         	ldr	r1, [sp, #0x10]
700aae6c: f246 6014    	movw	r0, #0x6614
700aae70: f2c7 000b    	movt	r0, #0x700b
700aae74: 6802         	ldr	r2, [r0]
700aae76: 2000         	movs	r0, #0x0
700aae78: 4291         	cmp	r1, r2
700aae7a: 9000         	str	r0, [sp]
700aae7c: d212         	bhs	0x700aaea4 <Sciclient_rmIrqGetNode+0x74> @ imm = #0x24
700aae7e: e7ff         	b	0x700aae80 <Sciclient_rmIrqGetNode+0x50> @ imm = #-0x2
700aae80: 9903         	ldr	r1, [sp, #0xc]
700aae82: f246 6014    	movw	r0, #0x6614
700aae86: f2c7 000b    	movt	r0, #0x700b
700aae8a: 6802         	ldr	r2, [r0]
700aae8c: 2000         	movs	r0, #0x0
700aae8e: 4291         	cmp	r1, r2
700aae90: 9000         	str	r0, [sp]
700aae92: d207         	bhs	0x700aaea4 <Sciclient_rmIrqGetNode+0x74> @ imm = #0xe
700aae94: e7ff         	b	0x700aae96 <Sciclient_rmIrqGetNode+0x66> @ imm = #-0x2
700aae96: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700aae9a: 2800         	cmp	r0, #0x0
700aae9c: bf18         	it	ne
700aae9e: 2001         	movne	r0, #0x1
700aaea0: 9000         	str	r0, [sp]
700aaea2: e7ff         	b	0x700aaea4 <Sciclient_rmIrqGetNode+0x74> @ imm = #-0x2
700aaea4: 9800         	ldr	r0, [sp]
700aaea6: 07c0         	lsls	r0, r0, #0x1f
700aaea8: b380         	cbz	r0, 0x700aaf0c <Sciclient_rmIrqGetNode+0xdc> @ imm = #0x60
700aaeaa: e7ff         	b	0x700aaeac <Sciclient_rmIrqGetNode+0x7c> @ imm = #-0x2
700aaeac: 9804         	ldr	r0, [sp, #0x10]
700aaeae: 9903         	ldr	r1, [sp, #0xc]
700aaeb0: 4408         	add	r0, r1
700aaeb2: 0840         	lsrs	r0, r0, #0x1
700aaeb4: 9002         	str	r0, [sp, #0x8]
700aaeb6: 9902         	ldr	r1, [sp, #0x8]
700aaeb8: f645 00f8    	movw	r0, #0x58f8
700aaebc: f2c7 000b    	movt	r0, #0x700b
700aaec0: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700aaec4: 9005         	str	r0, [sp, #0x14]
700aaec6: 9805         	ldr	r0, [sp, #0x14]
700aaec8: 8800         	ldrh	r0, [r0]
700aaeca: f8bd 1022    	ldrh.w	r1, [sp, #0x22]
700aaece: 4288         	cmp	r0, r1
700aaed0: d106         	bne	0x700aaee0 <Sciclient_rmIrqGetNode+0xb0> @ imm = #0xc
700aaed2: e7ff         	b	0x700aaed4 <Sciclient_rmIrqGetNode+0xa4> @ imm = #-0x2
700aaed4: 9805         	ldr	r0, [sp, #0x14]
700aaed6: 9907         	ldr	r1, [sp, #0x1c]
700aaed8: 6008         	str	r0, [r1]
700aaeda: 2000         	movs	r0, #0x0
700aaedc: 9006         	str	r0, [sp, #0x18]
700aaede: e015         	b	0x700aaf0c <Sciclient_rmIrqGetNode+0xdc> @ imm = #0x2a
700aaee0: 9805         	ldr	r0, [sp, #0x14]
700aaee2: 8800         	ldrh	r0, [r0]
700aaee4: f8bd 1022    	ldrh.w	r1, [sp, #0x22]
700aaee8: 4288         	cmp	r0, r1
700aaeea: da04         	bge	0x700aaef6 <Sciclient_rmIrqGetNode+0xc6> @ imm = #0x8
700aaeec: e7ff         	b	0x700aaeee <Sciclient_rmIrqGetNode+0xbe> @ imm = #-0x2
700aaeee: 9802         	ldr	r0, [sp, #0x8]
700aaef0: 3001         	adds	r0, #0x1
700aaef2: 9004         	str	r0, [sp, #0x10]
700aaef4: e003         	b	0x700aaefe <Sciclient_rmIrqGetNode+0xce> @ imm = #0x6
700aaef6: 9802         	ldr	r0, [sp, #0x8]
700aaef8: 3801         	subs	r0, #0x1
700aaefa: 9003         	str	r0, [sp, #0xc]
700aaefc: e7ff         	b	0x700aaefe <Sciclient_rmIrqGetNode+0xce> @ imm = #-0x2
700aaefe: e7ff         	b	0x700aaf00 <Sciclient_rmIrqGetNode+0xd0> @ imm = #-0x2
700aaf00: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700aaf04: 3801         	subs	r0, #0x1
700aaf06: f8ad 0006    	strh.w	r0, [sp, #0x6]
700aaf0a: e7a7         	b	0x700aae5c <Sciclient_rmIrqGetNode+0x2c> @ imm = #-0xb2
700aaf0c: 9806         	ldr	r0, [sp, #0x18]
700aaf0e: b009         	add	sp, #0x24
700aaf10: 4770         	bx	lr
		...
700aaf1e: 0000         	movs	r0, r0

700aaf20 <Sciclient_waitForMessage>:
700aaf20: b580         	push	{r7, lr}
700aaf22: b088         	sub	sp, #0x20
700aaf24: 9007         	str	r0, [sp, #0x1c]
700aaf26: 9106         	str	r1, [sp, #0x18]
700aaf28: 9205         	str	r2, [sp, #0x14]
700aaf2a: f88d 3013    	strb.w	r3, [sp, #0x13]
700aaf2e: 9806         	ldr	r0, [sp, #0x18]
700aaf30: 9002         	str	r0, [sp, #0x8]
700aaf32: 2200         	movs	r2, #0x0
700aaf34: 9201         	str	r2, [sp, #0x4]
700aaf36: 9907         	ldr	r1, [sp, #0x1c]
700aaf38: f646 0098    	movw	r0, #0x6898
700aaf3c: f2c7 000b    	movt	r0, #0x700b
700aaf40: f008 faf6    	bl	0x700b3530 <CSL_secProxyGetDataAddr> @ imm = #0x85ec
700aaf44: f646 11cc    	movw	r1, #0x69cc
700aaf48: f2c7 010b    	movt	r1, #0x700b
700aaf4c: 7809         	ldrb	r1, [r1]
700aaf4e: eb00 0081    	add.w	r0, r0, r1, lsl #2
700aaf52: 9003         	str	r0, [sp, #0xc]
700aaf54: e7ff         	b	0x700aaf56 <Sciclient_waitForMessage+0x36> @ imm = #-0x2
700aaf56: 9807         	ldr	r0, [sp, #0x1c]
700aaf58: f008 fb8a    	bl	0x700b3670 <Sciclient_secProxyThreadStatusReg> @ imm = #0x8714
700aaf5c: f008 fdd0    	bl	0x700b3b00 <CSL_REG32_RD_RAW> @ imm = #0x8ba0
700aaf60: b2c0         	uxtb	r0, r0
700aaf62: 9905         	ldr	r1, [sp, #0x14]
700aaf64: 1a40         	subs	r0, r0, r1
700aaf66: b960         	cbnz	r0, 0x700aaf82 <Sciclient_waitForMessage+0x62> @ imm = #0x18
700aaf68: e7ff         	b	0x700aaf6a <Sciclient_waitForMessage+0x4a> @ imm = #-0x2
700aaf6a: 9802         	ldr	r0, [sp, #0x8]
700aaf6c: b120         	cbz	r0, 0x700aaf78 <Sciclient_waitForMessage+0x58> @ imm = #0x8
700aaf6e: e7ff         	b	0x700aaf70 <Sciclient_waitForMessage+0x50> @ imm = #-0x2
700aaf70: 9802         	ldr	r0, [sp, #0x8]
700aaf72: 3801         	subs	r0, #0x1
700aaf74: 9002         	str	r0, [sp, #0x8]
700aaf76: e003         	b	0x700aaf80 <Sciclient_waitForMessage+0x60> @ imm = #0x6
700aaf78: f06f 0001    	mvn	r0, #0x1
700aaf7c: 9001         	str	r0, [sp, #0x4]
700aaf7e: e000         	b	0x700aaf82 <Sciclient_waitForMessage+0x62> @ imm = #0x0
700aaf80: e7e9         	b	0x700aaf56 <Sciclient_waitForMessage+0x36> @ imm = #-0x2e
700aaf82: 9801         	ldr	r0, [sp, #0x4]
700aaf84: bbc0         	cbnz	r0, 0x700aaff8 <Sciclient_waitForMessage+0xd8> @ imm = #0x70
700aaf86: e7ff         	b	0x700aaf88 <Sciclient_waitForMessage+0x68> @ imm = #-0x2
700aaf88: f06f 0001    	mvn	r0, #0x1
700aaf8c: 9001         	str	r0, [sp, #0x4]
700aaf8e: 9806         	ldr	r0, [sp, #0x18]
700aaf90: 9002         	str	r0, [sp, #0x8]
700aaf92: e7ff         	b	0x700aaf94 <Sciclient_waitForMessage+0x74> @ imm = #-0x2
700aaf94: 9807         	ldr	r0, [sp, #0x1c]
700aaf96: f008 fb6b    	bl	0x700b3670 <Sciclient_secProxyThreadStatusReg> @ imm = #0x86d6
700aaf9a: f008 fdb1    	bl	0x700b3b00 <CSL_REG32_RD_RAW> @ imm = #0x8b62
700aaf9e: b2c0         	uxtb	r0, r0
700aafa0: 9905         	ldr	r1, [sp, #0x14]
700aafa2: 1a40         	subs	r0, r0, r1
700aafa4: 9000         	str	r0, [sp]
700aafa6: 9803         	ldr	r0, [sp, #0xc]
700aafa8: 78c0         	ldrb	r0, [r0, #0x3]
700aafaa: f89d 1013    	ldrb.w	r1, [sp, #0x13]
700aafae: 4288         	cmp	r0, r1
700aafb0: d103         	bne	0x700aafba <Sciclient_waitForMessage+0x9a> @ imm = #0x6
700aafb2: e7ff         	b	0x700aafb4 <Sciclient_waitForMessage+0x94> @ imm = #-0x2
700aafb4: 2000         	movs	r0, #0x0
700aafb6: 9001         	str	r0, [sp, #0x4]
700aafb8: e01d         	b	0x700aaff6 <Sciclient_waitForMessage+0xd6> @ imm = #0x3a
700aafba: 9800         	ldr	r0, [sp]
700aafbc: 2802         	cmp	r0, #0x2
700aafbe: d30e         	blo	0x700aafde <Sciclient_waitForMessage+0xbe> @ imm = #0x1c
700aafc0: e7ff         	b	0x700aafc2 <Sciclient_waitForMessage+0xa2> @ imm = #-0x2
700aafc2: 9807         	ldr	r0, [sp, #0x1c]
700aafc4: f646 1120    	movw	r1, #0x6920
700aafc8: f2c7 010b    	movt	r1, #0x700b
700aafcc: 694a         	ldr	r2, [r1, #0x14]
700aafce: f04f 31ff    	mov.w	r1, #0xffffffff
700aafd2: eb01 0192    	add.w	r1, r1, r2, lsr #2
700aafd6: b2c9         	uxtb	r1, r1
700aafd8: f007 fd82    	bl	0x700b2ae0 <Sciclient_secProxyReadThread32> @ imm = #0x7b04
700aafdc: e7ff         	b	0x700aafde <Sciclient_waitForMessage+0xbe> @ imm = #-0x2
700aafde: 9802         	ldr	r0, [sp, #0x8]
700aafe0: b120         	cbz	r0, 0x700aafec <Sciclient_waitForMessage+0xcc> @ imm = #0x8
700aafe2: e7ff         	b	0x700aafe4 <Sciclient_waitForMessage+0xc4> @ imm = #-0x2
700aafe4: 9802         	ldr	r0, [sp, #0x8]
700aafe6: 3801         	subs	r0, #0x1
700aafe8: 9002         	str	r0, [sp, #0x8]
700aafea: e003         	b	0x700aaff4 <Sciclient_waitForMessage+0xd4> @ imm = #0x6
700aafec: f06f 0001    	mvn	r0, #0x1
700aaff0: 9001         	str	r0, [sp, #0x4]
700aaff2: e000         	b	0x700aaff6 <Sciclient_waitForMessage+0xd6> @ imm = #0x0
700aaff4: e7ce         	b	0x700aaf94 <Sciclient_waitForMessage+0x74> @ imm = #-0x64
700aaff6: e7ff         	b	0x700aaff8 <Sciclient_waitForMessage+0xd8> @ imm = #-0x2
700aaff8: 9801         	ldr	r0, [sp, #0x4]
700aaffa: b008         	add	sp, #0x20
700aaffc: bd80         	pop	{r7, pc}
700aaffe: 0000         	movs	r0, r0

700ab000 <UART_intrEnable>:
700ab000: b580         	push	{r7, lr}
700ab002: b08a         	sub	sp, #0x28
700ab004: 9009         	str	r0, [sp, #0x24]
700ab006: 9108         	str	r1, [sp, #0x20]
700ab008: 2000         	movs	r0, #0x0
700ab00a: 9007         	str	r0, [sp, #0x1c]
700ab00c: 9006         	str	r0, [sp, #0x18]
700ab00e: f89d 0020    	ldrb.w	r0, [sp, #0x20]
700ab012: f010 0ff0    	tst.w	r0, #0xf0
700ab016: d053         	beq	0x700ab0c0 <UART_intrEnable+0xc0> @ imm = #0xa6
700ab018: e7ff         	b	0x700ab01a <UART_intrEnable+0x1a> @ imm = #-0x2
700ab01a: 9809         	ldr	r0, [sp, #0x24]
700ab01c: 300c         	adds	r0, #0xc
700ab01e: f008 fd37    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x8a6e
700ab022: 9006         	str	r0, [sp, #0x18]
700ab024: 9809         	ldr	r0, [sp, #0x24]
700ab026: 300c         	adds	r0, #0xc
700ab028: 21bf         	movs	r1, #0xbf
700ab02a: 9103         	str	r1, [sp, #0xc]
700ab02c: f008 fd38    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x8a70
700ab030: 9809         	ldr	r0, [sp, #0x24]
700ab032: 3008         	adds	r0, #0x8
700ab034: 2110         	movs	r1, #0x10
700ab036: 9104         	str	r1, [sp, #0x10]
700ab038: 2204         	movs	r2, #0x4
700ab03a: 9205         	str	r2, [sp, #0x14]
700ab03c: f008 f9a8    	bl	0x700b3390 <HW_RD_FIELD32_RAW> @ imm = #0x8350
700ab040: 9904         	ldr	r1, [sp, #0x10]
700ab042: 9a05         	ldr	r2, [sp, #0x14]
700ab044: 9007         	str	r0, [sp, #0x1c]
700ab046: 9809         	ldr	r0, [sp, #0x24]
700ab048: 3008         	adds	r0, #0x8
700ab04a: 2301         	movs	r3, #0x1
700ab04c: f007 fc28    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #0x7850
700ab050: 9809         	ldr	r0, [sp, #0x24]
700ab052: 300c         	adds	r0, #0xc
700ab054: 9906         	ldr	r1, [sp, #0x18]
700ab056: f008 fd23    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x8a46
700ab05a: 9809         	ldr	r0, [sp, #0x24]
700ab05c: 300c         	adds	r0, #0xc
700ab05e: f008 fd17    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x8a2e
700ab062: 9006         	str	r0, [sp, #0x18]
700ab064: 9809         	ldr	r0, [sp, #0x24]
700ab066: 300c         	adds	r0, #0xc
700ab068: 9002         	str	r0, [sp, #0x8]
700ab06a: f008 fd11    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x8a22
700ab06e: 4601         	mov	r1, r0
700ab070: 9802         	ldr	r0, [sp, #0x8]
700ab072: f001 017f    	and	r1, r1, #0x7f
700ab076: f008 fd13    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x8a26
700ab07a: 9809         	ldr	r0, [sp, #0x24]
700ab07c: 3004         	adds	r0, #0x4
700ab07e: 9908         	ldr	r1, [sp, #0x20]
700ab080: f001 01f0    	and	r1, r1, #0xf0
700ab084: f008 fd0c    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x8a18
700ab088: 9809         	ldr	r0, [sp, #0x24]
700ab08a: 300c         	adds	r0, #0xc
700ab08c: 9906         	ldr	r1, [sp, #0x18]
700ab08e: f008 fd07    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x8a0e
700ab092: 9809         	ldr	r0, [sp, #0x24]
700ab094: 300c         	adds	r0, #0xc
700ab096: f008 fcfb    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x89f6
700ab09a: 9903         	ldr	r1, [sp, #0xc]
700ab09c: 9006         	str	r0, [sp, #0x18]
700ab09e: 9809         	ldr	r0, [sp, #0x24]
700ab0a0: 300c         	adds	r0, #0xc
700ab0a2: f008 fcfd    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x89fa
700ab0a6: 9904         	ldr	r1, [sp, #0x10]
700ab0a8: 9a05         	ldr	r2, [sp, #0x14]
700ab0aa: 9809         	ldr	r0, [sp, #0x24]
700ab0ac: 3008         	adds	r0, #0x8
700ab0ae: 9b07         	ldr	r3, [sp, #0x1c]
700ab0b0: f007 fbf6    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #0x77ec
700ab0b4: 9809         	ldr	r0, [sp, #0x24]
700ab0b6: 300c         	adds	r0, #0xc
700ab0b8: 9906         	ldr	r1, [sp, #0x18]
700ab0ba: f008 fcf1    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x89e2
700ab0be: e7ff         	b	0x700ab0c0 <UART_intrEnable+0xc0> @ imm = #-0x2
700ab0c0: 9809         	ldr	r0, [sp, #0x24]
700ab0c2: 3004         	adds	r0, #0x4
700ab0c4: 9001         	str	r0, [sp, #0x4]
700ab0c6: f008 fce3    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x89c6
700ab0ca: 4601         	mov	r1, r0
700ab0cc: 9801         	ldr	r0, [sp, #0x4]
700ab0ce: 9a08         	ldr	r2, [sp, #0x20]
700ab0d0: f002 020f    	and	r2, r2, #0xf
700ab0d4: 4311         	orrs	r1, r2
700ab0d6: f008 fce3    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x89c6
700ab0da: b00a         	add	sp, #0x28
700ab0dc: bd80         	pop	{r7, pc}
700ab0de: 0000         	movs	r0, r0

700ab0e0 <_tx_thread_stack_build>:
700ab0e0: e92d00f0     	push	{r4, r5, r6, r7}
700ab0e4: e92d400f     	push	{r0, r1, r2, r3, lr}
700ab0e8: fa0021e4     	blx	0x700b3880 <tx_threadx_stack_build_cpsr_get> @ imm = #0x8790
700ab0ec: e1a04000     	mov	r4, r0
700ab0f0: e8bd400f     	pop	{r0, r1, r2, r3, lr}
700ab0f4: e5902010     	ldr	r2, [r0, #0x10]
700ab0f8: e3c22007     	bic	r2, r2, #7
700ab0fc: e24220cc     	sub	r2, r2, #204
700ab100: e3a03001     	mov	r3, #1
700ab104: e5823000     	str	r3, [r2]
700ab108: e3a06000     	mov	r6, #0
700ab10c: e3a07000     	mov	r7, #0
700ab110: e1c260f4     	strd	r6, r7, [r2, #4]
700ab114: e1c260fc     	strd	r6, r7, [r2, #12]
700ab118: e1c261f4     	strd	r6, r7, [r2, #20]
700ab11c: e1c261fc     	strd	r6, r7, [r2, #28]
700ab120: e1c262f4     	strd	r6, r7, [r2, #36]
700ab124: e1c262fc     	strd	r6, r7, [r2, #44]
700ab128: e1c263f4     	strd	r6, r7, [r2, #52]
700ab12c: e1c263fc     	strd	r6, r7, [r2, #60]
700ab130: e1c264f4     	strd	r6, r7, [r2, #68]
700ab134: e1c264fc     	strd	r6, r7, [r2, #76]
700ab138: e1c265f4     	strd	r6, r7, [r2, #84]
700ab13c: e1c265fc     	strd	r6, r7, [r2, #92]
700ab140: e1c266f4     	strd	r6, r7, [r2, #100]
700ab144: e1c266fc     	strd	r6, r7, [r2, #108]
700ab148: e1c267f4     	strd	r6, r7, [r2, #116]
700ab14c: e1c267fc     	strd	r6, r7, [r2, #124]
700ab150: e5826084     	str	r6, [r2, #0x84]
700ab154: e3a03000     	mov	r3, #0
700ab158: e5823088     	str	r3, [r2, #0x88]
700ab15c: e582308c     	str	r3, [r2, #0x8c]
700ab160: e5823090     	str	r3, [r2, #0x90]
700ab164: e5823094     	str	r3, [r2, #0x94]
700ab168: e5823098     	str	r3, [r2, #0x98]
700ab16c: e582309c     	str	r3, [r2, #0x9c]
700ab170: e58230a0     	str	r3, [r2, #0xa0]
700ab174: e58230a4     	str	r3, [r2, #0xa4]
700ab178: e58230a8     	str	r3, [r2, #0xa8]
700ab17c: e58230ac     	str	r3, [r2, #0xac]
700ab180: e590300c     	ldr	r3, [r0, #0xc]
700ab184: e58230b0     	str	r3, [r2, #0xb0]
700ab188: e58230b4     	str	r3, [r2, #0xb4]
700ab18c: e58230b8     	str	r3, [r2, #0xb8]
700ab190: e59f3020     	ldr	r3, [pc, #0x20]         @ 0x700ab1b8 <_tx_thread_stack_build+0xd8>
700ab194: e58230bc     	str	r3, [r2, #0xbc]
700ab198: e58210c0     	str	r1, [r2, #0xc0]
700ab19c: e3c4109f     	bic	r1, r4, #159
700ab1a0: e381301f     	orr	r3, r1, #31
700ab1a4: e58230c4     	str	r3, [r2, #0xc4]
700ab1a8: e58230c8     	str	r3, [r2, #0xc8]
700ab1ac: e5802008     	str	r2, [r0, #0x8]
700ab1b0: e8bd00f0     	pop	{r4, r5, r6, r7}
700ab1b4: e12fff1e     	bx	lr
700ab1b8: 04 ee 0a 70  	.word	0x700aee04
700ab1bc: 00 00 00 00  	.word	0x00000000

700ab1c0 <Sciclient_rmIrInpIsFree>:
700ab1c0: b580         	push	{r7, lr}
700ab1c2: b086         	sub	sp, #0x18
700ab1c4: f8ad 0016    	strh.w	r0, [sp, #0x16]
700ab1c8: f8ad 1014    	strh.w	r1, [sp, #0x14]
700ab1cc: 2000         	movs	r0, #0x0
700ab1ce: 9004         	str	r0, [sp, #0x10]
700ab1d0: 9003         	str	r0, [sp, #0xc]
700ab1d2: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700ab1d6: f005 f81b    	bl	0x700b0210 <Sciclient_rmIrGetInst> @ imm = #0x5036
700ab1da: 9003         	str	r0, [sp, #0xc]
700ab1dc: 9803         	ldr	r0, [sp, #0xc]
700ab1de: b920         	cbnz	r0, 0x700ab1ea <Sciclient_rmIrInpIsFree+0x2a> @ imm = #0x8
700ab1e0: e7ff         	b	0x700ab1e2 <Sciclient_rmIrInpIsFree+0x22> @ imm = #-0x2
700ab1e2: f06f 0001    	mvn	r0, #0x1
700ab1e6: 9004         	str	r0, [sp, #0x10]
700ab1e8: e00b         	b	0x700ab202 <Sciclient_rmIrInpIsFree+0x42> @ imm = #0x16
700ab1ea: f8bd 0014    	ldrh.w	r0, [sp, #0x14]
700ab1ee: 9903         	ldr	r1, [sp, #0xc]
700ab1f0: 8909         	ldrh	r1, [r1, #0x8]
700ab1f2: 4288         	cmp	r0, r1
700ab1f4: db04         	blt	0x700ab200 <Sciclient_rmIrInpIsFree+0x40> @ imm = #0x8
700ab1f6: e7ff         	b	0x700ab1f8 <Sciclient_rmIrInpIsFree+0x38> @ imm = #-0x2
700ab1f8: f06f 0001    	mvn	r0, #0x1
700ab1fc: 9004         	str	r0, [sp, #0x10]
700ab1fe: e7ff         	b	0x700ab200 <Sciclient_rmIrInpIsFree+0x40> @ imm = #-0x2
700ab200: e7ff         	b	0x700ab202 <Sciclient_rmIrInpIsFree+0x42> @ imm = #-0x2
700ab202: 9804         	ldr	r0, [sp, #0x10]
700ab204: 2800         	cmp	r0, #0x0
700ab206: d145         	bne	0x700ab294 <Sciclient_rmIrInpIsFree+0xd4> @ imm = #0x8a
700ab208: e7ff         	b	0x700ab20a <Sciclient_rmIrInpIsFree+0x4a> @ imm = #-0x2
700ab20a: f8bd 0014    	ldrh.w	r0, [sp, #0x14]
700ab20e: b960         	cbnz	r0, 0x700ab22a <Sciclient_rmIrInpIsFree+0x6a> @ imm = #0x18
700ab210: e7ff         	b	0x700ab212 <Sciclient_rmIrInpIsFree+0x52> @ imm = #-0x2
700ab212: 9803         	ldr	r0, [sp, #0xc]
700ab214: 8980         	ldrh	r0, [r0, #0xc]
700ab216: f64f 71ff    	movw	r1, #0xffff
700ab21a: 4288         	cmp	r0, r1
700ab21c: d004         	beq	0x700ab228 <Sciclient_rmIrInpIsFree+0x68> @ imm = #0x8
700ab21e: e7ff         	b	0x700ab220 <Sciclient_rmIrInpIsFree+0x60> @ imm = #-0x2
700ab220: f04f 30ff    	mov.w	r0, #0xffffffff
700ab224: 9004         	str	r0, [sp, #0x10]
700ab226: e7ff         	b	0x700ab228 <Sciclient_rmIrInpIsFree+0x68> @ imm = #-0x2
700ab228: e033         	b	0x700ab292 <Sciclient_rmIrInpIsFree+0xd2> @ imm = #0x66
700ab22a: 2000         	movs	r0, #0x0
700ab22c: f8ad 000a    	strh.w	r0, [sp, #0xa]
700ab230: e7ff         	b	0x700ab232 <Sciclient_rmIrInpIsFree+0x72> @ imm = #-0x2
700ab232: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700ab236: 9903         	ldr	r1, [sp, #0xc]
700ab238: 8949         	ldrh	r1, [r1, #0xa]
700ab23a: 4288         	cmp	r0, r1
700ab23c: da28         	bge	0x700ab290 <Sciclient_rmIrInpIsFree+0xd0> @ imm = #0x50
700ab23e: e7ff         	b	0x700ab240 <Sciclient_rmIrInpIsFree+0x80> @ imm = #-0x2
700ab240: 9803         	ldr	r0, [sp, #0xc]
700ab242: 6840         	ldr	r0, [r0, #0x4]
700ab244: f8bd 100a    	ldrh.w	r1, [sp, #0xa]
700ab248: f007 fd0a    	bl	0x700b2c60 <Sciclient_getIrAddr> @ imm = #0x7a14
700ab24c: 9001         	str	r0, [sp, #0x4]
700ab24e: 9801         	ldr	r0, [sp, #0x4]
700ab250: f240 31ff    	movw	r1, #0x3ff
700ab254: 2200         	movs	r2, #0x0
700ab256: f007 ff5b    	bl	0x700b3110 <CSL_REG32_FEXT_RAW> @ imm = #0x7eb6
700ab25a: f8ad 0002    	strh.w	r0, [sp, #0x2]
700ab25e: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700ab262: f8bd 1014    	ldrh.w	r1, [sp, #0x14]
700ab266: 4288         	cmp	r0, r1
700ab268: d10b         	bne	0x700ab282 <Sciclient_rmIrInpIsFree+0xc2> @ imm = #0x16
700ab26a: e7ff         	b	0x700ab26c <Sciclient_rmIrInpIsFree+0xac> @ imm = #-0x2
700ab26c: 9803         	ldr	r0, [sp, #0xc]
700ab26e: f8bd 1014    	ldrh.w	r1, [sp, #0x14]
700ab272: f001 fe6d    	bl	0x700acf50 <Sciclient_rmIrInpRomMapped> @ imm = #0x1cda
700ab276: b920         	cbnz	r0, 0x700ab282 <Sciclient_rmIrInpIsFree+0xc2> @ imm = #0x8
700ab278: e7ff         	b	0x700ab27a <Sciclient_rmIrInpIsFree+0xba> @ imm = #-0x2
700ab27a: f04f 30ff    	mov.w	r0, #0xffffffff
700ab27e: 9004         	str	r0, [sp, #0x10]
700ab280: e006         	b	0x700ab290 <Sciclient_rmIrInpIsFree+0xd0> @ imm = #0xc
700ab282: e7ff         	b	0x700ab284 <Sciclient_rmIrInpIsFree+0xc4> @ imm = #-0x2
700ab284: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700ab288: 3001         	adds	r0, #0x1
700ab28a: f8ad 000a    	strh.w	r0, [sp, #0xa]
700ab28e: e7d0         	b	0x700ab232 <Sciclient_rmIrInpIsFree+0x72> @ imm = #-0x60
700ab290: e7ff         	b	0x700ab292 <Sciclient_rmIrInpIsFree+0xd2> @ imm = #-0x2
700ab292: e7ff         	b	0x700ab294 <Sciclient_rmIrInpIsFree+0xd4> @ imm = #-0x2
700ab294: 9804         	ldr	r0, [sp, #0x10]
700ab296: b006         	add	sp, #0x18
700ab298: bd80         	pop	{r7, pc}
700ab29a: 0000         	movs	r0, r0
700ab29c: 0000         	movs	r0, r0
700ab29e: 0000         	movs	r0, r0

700ab2a0 <UART_intrDisable>:
700ab2a0: b580         	push	{r7, lr}
700ab2a2: b088         	sub	sp, #0x20
700ab2a4: 9007         	str	r0, [sp, #0x1c]
700ab2a6: 9106         	str	r1, [sp, #0x18]
700ab2a8: f89d 0018    	ldrb.w	r0, [sp, #0x18]
700ab2ac: f010 0ff0    	tst.w	r0, #0xf0
700ab2b0: d020         	beq	0x700ab2f4 <UART_intrDisable+0x54> @ imm = #0x40
700ab2b2: e7ff         	b	0x700ab2b4 <UART_intrDisable+0x14> @ imm = #-0x2
700ab2b4: 9807         	ldr	r0, [sp, #0x1c]
700ab2b6: 300c         	adds	r0, #0xc
700ab2b8: f008 fbea    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x87d4
700ab2bc: 9004         	str	r0, [sp, #0x10]
700ab2be: 9807         	ldr	r0, [sp, #0x1c]
700ab2c0: 300c         	adds	r0, #0xc
700ab2c2: 21bf         	movs	r1, #0xbf
700ab2c4: f008 fbec    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x87d8
700ab2c8: 9807         	ldr	r0, [sp, #0x1c]
700ab2ca: 3008         	adds	r0, #0x8
700ab2cc: 2110         	movs	r1, #0x10
700ab2ce: 9102         	str	r1, [sp, #0x8]
700ab2d0: 2204         	movs	r2, #0x4
700ab2d2: 9203         	str	r2, [sp, #0xc]
700ab2d4: f008 f85c    	bl	0x700b3390 <HW_RD_FIELD32_RAW> @ imm = #0x80b8
700ab2d8: 9902         	ldr	r1, [sp, #0x8]
700ab2da: 9a03         	ldr	r2, [sp, #0xc]
700ab2dc: 9005         	str	r0, [sp, #0x14]
700ab2de: 9807         	ldr	r0, [sp, #0x1c]
700ab2e0: 3008         	adds	r0, #0x8
700ab2e2: 2301         	movs	r3, #0x1
700ab2e4: f007 fadc    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #0x75b8
700ab2e8: 9807         	ldr	r0, [sp, #0x1c]
700ab2ea: 300c         	adds	r0, #0xc
700ab2ec: 9904         	ldr	r1, [sp, #0x10]
700ab2ee: f008 fbd7    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x87ae
700ab2f2: e7ff         	b	0x700ab2f4 <UART_intrDisable+0x54> @ imm = #-0x2
700ab2f4: 9807         	ldr	r0, [sp, #0x1c]
700ab2f6: 300c         	adds	r0, #0xc
700ab2f8: f008 fbca    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x8794
700ab2fc: 9004         	str	r0, [sp, #0x10]
700ab2fe: 9807         	ldr	r0, [sp, #0x1c]
700ab300: 300c         	adds	r0, #0xc
700ab302: 9000         	str	r0, [sp]
700ab304: f008 fbc4    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x8788
700ab308: 4601         	mov	r1, r0
700ab30a: 9800         	ldr	r0, [sp]
700ab30c: f001 017f    	and	r1, r1, #0x7f
700ab310: f008 fbc6    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x878c
700ab314: 9807         	ldr	r0, [sp, #0x1c]
700ab316: 3004         	adds	r0, #0x4
700ab318: 9001         	str	r0, [sp, #0x4]
700ab31a: f008 fbb9    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x8772
700ab31e: 4601         	mov	r1, r0
700ab320: 9801         	ldr	r0, [sp, #0x4]
700ab322: 9b06         	ldr	r3, [sp, #0x18]
700ab324: f06f 02ff    	mvn	r2, #0xff
700ab328: ea62 0203    	orn	r2, r2, r3
700ab32c: 4011         	ands	r1, r2
700ab32e: f008 fbb7    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x876e
700ab332: 9807         	ldr	r0, [sp, #0x1c]
700ab334: 300c         	adds	r0, #0xc
700ab336: 9904         	ldr	r1, [sp, #0x10]
700ab338: f008 fbb2    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x8764
700ab33c: f89d 0018    	ldrb.w	r0, [sp, #0x18]
700ab340: f010 0ff0    	tst.w	r0, #0xf0
700ab344: d017         	beq	0x700ab376 <UART_intrDisable+0xd6> @ imm = #0x2e
700ab346: e7ff         	b	0x700ab348 <UART_intrDisable+0xa8> @ imm = #-0x2
700ab348: 9807         	ldr	r0, [sp, #0x1c]
700ab34a: 300c         	adds	r0, #0xc
700ab34c: f008 fba0    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x8740
700ab350: 9004         	str	r0, [sp, #0x10]
700ab352: 9807         	ldr	r0, [sp, #0x1c]
700ab354: 300c         	adds	r0, #0xc
700ab356: 21bf         	movs	r1, #0xbf
700ab358: f008 fba2    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x8744
700ab35c: 9807         	ldr	r0, [sp, #0x1c]
700ab35e: 3008         	adds	r0, #0x8
700ab360: 9b05         	ldr	r3, [sp, #0x14]
700ab362: 2110         	movs	r1, #0x10
700ab364: 2204         	movs	r2, #0x4
700ab366: f007 fa9b    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #0x7536
700ab36a: 9807         	ldr	r0, [sp, #0x1c]
700ab36c: 300c         	adds	r0, #0xc
700ab36e: 9904         	ldr	r1, [sp, #0x10]
700ab370: f008 fb96    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x872c
700ab374: e7ff         	b	0x700ab376 <UART_intrDisable+0xd6> @ imm = #-0x2
700ab376: b008         	add	sp, #0x20
700ab378: bd80         	pop	{r7, pc}
700ab37a: 0000         	movs	r0, r0
700ab37c: 0000         	movs	r0, r0
700ab37e: 0000         	movs	r0, r0

700ab380 <UART_udmaConfigPdmaTx>:
700ab380: b580         	push	{r7, lr}
700ab382: b090         	sub	sp, #0x40
700ab384: 900f         	str	r0, [sp, #0x3c]
700ab386: 910e         	str	r1, [sp, #0x38]
700ab388: 980f         	ldr	r0, [sp, #0x3c]
700ab38a: 6840         	ldr	r0, [r0, #0x4]
700ab38c: 6cc0         	ldr	r0, [r0, #0x4c]
700ab38e: 9008         	str	r0, [sp, #0x20]
700ab390: 9808         	ldr	r0, [sp, #0x20]
700ab392: 6840         	ldr	r0, [r0, #0x4]
700ab394: 9009         	str	r0, [sp, #0x24]
700ab396: a80a         	add	r0, sp, #0x28
700ab398: 9002         	str	r0, [sp, #0x8]
700ab39a: f008 f8a9    	bl	0x700b34f0 <UdmaChPdmaPrms_init> @ imm = #0x8152
700ab39e: 9902         	ldr	r1, [sp, #0x8]
700ab3a0: 2000         	movs	r0, #0x0
700ab3a2: 9003         	str	r0, [sp, #0xc]
700ab3a4: 900a         	str	r0, [sp, #0x28]
700ab3a6: 2201         	movs	r2, #0x1
700ab3a8: 920b         	str	r2, [sp, #0x2c]
700ab3aa: 900c         	str	r0, [sp, #0x30]
700ab3ac: 9809         	ldr	r0, [sp, #0x24]
700ab3ae: f7fb f907    	bl	0x700a65c0 <Udma_chConfigPdma> @ imm = #-0x4df2
700ab3b2: 900d         	str	r0, [sp, #0x34]
700ab3b4: 980d         	ldr	r0, [sp, #0x34]
700ab3b6: fab0 f080    	clz	r0, r0
700ab3ba: 0940         	lsrs	r0, r0, #0x5
700ab3bc: f246 0100    	movw	r1, #0x6000
700ab3c0: f2c7 010b    	movt	r1, #0x700b
700ab3c4: 9105         	str	r1, [sp, #0x14]
700ab3c6: 466a         	mov	r2, sp
700ab3c8: 6011         	str	r1, [r2]
700ab3ca: f645 414a    	movw	r1, #0x5c4a
700ab3ce: f2c7 010b    	movt	r1, #0x700b
700ab3d2: 9106         	str	r1, [sp, #0x18]
700ab3d4: f645 725d    	movw	r2, #0x5f5d
700ab3d8: f2c7 020b    	movt	r2, #0x700b
700ab3dc: 9207         	str	r2, [sp, #0x1c]
700ab3de: 23ee         	movs	r3, #0xee
700ab3e0: f003 ffae    	bl	0x700af340 <_DebugP_assert> @ imm = #0x3f5c
700ab3e4: 9809         	ldr	r0, [sp, #0x24]
700ab3e6: f004 fa2b    	bl	0x700af840 <Udma_chEnable> @ imm = #0x4456
700ab3ea: 9b05         	ldr	r3, [sp, #0x14]
700ab3ec: 9906         	ldr	r1, [sp, #0x18]
700ab3ee: 9a07         	ldr	r2, [sp, #0x1c]
700ab3f0: 900d         	str	r0, [sp, #0x34]
700ab3f2: 980d         	ldr	r0, [sp, #0x34]
700ab3f4: fab0 f080    	clz	r0, r0
700ab3f8: 0940         	lsrs	r0, r0, #0x5
700ab3fa: 46ec         	mov	r12, sp
700ab3fc: f8cc 3000    	str.w	r3, [r12]
700ab400: 23f1         	movs	r3, #0xf1
700ab402: f003 ff9d    	bl	0x700af340 <_DebugP_assert> @ imm = #0x3f3a
700ab406: 9809         	ldr	r0, [sp, #0x24]
700ab408: 9908         	ldr	r1, [sp, #0x20]
700ab40a: 6949         	ldr	r1, [r1, #0x14]
700ab40c: 9a0f         	ldr	r2, [sp, #0x3c]
700ab40e: 6892         	ldr	r2, [r2, #0x8]
700ab410: 9b0e         	ldr	r3, [sp, #0x38]
700ab412: 685b         	ldr	r3, [r3, #0x4]
700ab414: f000 fc5c    	bl	0x700abcd0 <UART_udmaHpdInit> @ imm = #0x8b8
700ab418: 9809         	ldr	r0, [sp, #0x24]
700ab41a: f004 f951    	bl	0x700af6c0 <Udma_chGetFqRingHandle> @ imm = #0x42a2
700ab41e: 9a03         	ldr	r2, [sp, #0xc]
700ab420: 9004         	str	r0, [sp, #0x10]
700ab422: 9808         	ldr	r0, [sp, #0x20]
700ab424: 6940         	ldr	r0, [r0, #0x14]
700ab426: 4611         	mov	r1, r2
700ab428: f008 fa5a    	bl	0x700b38e0 <Udma_defaultVirtToPhyFxn> @ imm = #0x84b4
700ab42c: 4602         	mov	r2, r0
700ab42e: 9804         	ldr	r0, [sp, #0x10]
700ab430: 460b         	mov	r3, r1
700ab432: f002 fb6d    	bl	0x700adb10 <Udma_ringQueueRaw> @ imm = #0x26da
700ab436: 9b05         	ldr	r3, [sp, #0x14]
700ab438: 9906         	ldr	r1, [sp, #0x18]
700ab43a: 9a07         	ldr	r2, [sp, #0x1c]
700ab43c: 900d         	str	r0, [sp, #0x34]
700ab43e: 980d         	ldr	r0, [sp, #0x34]
700ab440: fab0 f080    	clz	r0, r0
700ab444: 0940         	lsrs	r0, r0, #0x5
700ab446: 46ec         	mov	r12, sp
700ab448: f8cc 3000    	str.w	r3, [r12]
700ab44c: 23f9         	movs	r3, #0xf9
700ab44e: f003 ff77    	bl	0x700af340 <_DebugP_assert> @ imm = #0x3eee
700ab452: 980d         	ldr	r0, [sp, #0x34]
700ab454: b010         	add	sp, #0x40
700ab456: bd80         	pop	{r7, pc}
		...

700ab460 <CSL_bcdmaChanOpGetChanRT>:
700ab460: b580         	push	{r7, lr}
700ab462: b088         	sub	sp, #0x20
700ab464: 9007         	str	r0, [sp, #0x1c]
700ab466: 9106         	str	r1, [sp, #0x18]
700ab468: 9205         	str	r2, [sp, #0x14]
700ab46a: 9304         	str	r3, [sp, #0x10]
700ab46c: 2000         	movs	r0, #0x0
700ab46e: 9003         	str	r0, [sp, #0xc]
700ab470: 9804         	ldr	r0, [sp, #0x10]
700ab472: b920         	cbnz	r0, 0x700ab47e <CSL_bcdmaChanOpGetChanRT+0x1e> @ imm = #0x8
700ab474: e7ff         	b	0x700ab476 <CSL_bcdmaChanOpGetChanRT+0x16> @ imm = #-0x2
700ab476: f06f 0001    	mvn	r0, #0x1
700ab47a: 9003         	str	r0, [sp, #0xc]
700ab47c: e057         	b	0x700ab52e <CSL_bcdmaChanOpGetChanRT+0xce> @ imm = #0xae
700ab47e: 9806         	ldr	r0, [sp, #0x18]
700ab480: 9000         	str	r0, [sp]
700ab482: b140         	cbz	r0, 0x700ab496 <CSL_bcdmaChanOpGetChanRT+0x36> @ imm = #0x10
700ab484: e7ff         	b	0x700ab486 <CSL_bcdmaChanOpGetChanRT+0x26> @ imm = #-0x2
700ab486: 9800         	ldr	r0, [sp]
700ab488: 2801         	cmp	r0, #0x1
700ab48a: d00d         	beq	0x700ab4a8 <CSL_bcdmaChanOpGetChanRT+0x48> @ imm = #0x1a
700ab48c: e7ff         	b	0x700ab48e <CSL_bcdmaChanOpGetChanRT+0x2e> @ imm = #-0x2
700ab48e: 9800         	ldr	r0, [sp]
700ab490: 2802         	cmp	r0, #0x2
700ab492: d012         	beq	0x700ab4ba <CSL_bcdmaChanOpGetChanRT+0x5a> @ imm = #0x24
700ab494: e01a         	b	0x700ab4cc <CSL_bcdmaChanOpGetChanRT+0x6c> @ imm = #0x34
700ab496: 9807         	ldr	r0, [sp, #0x1c]
700ab498: 6880         	ldr	r0, [r0, #0x8]
700ab49a: 9905         	ldr	r1, [sp, #0x14]
700ab49c: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab4a0: f008 fb16    	bl	0x700b3ad0 <CSL_REG32_RD_RAW> @ imm = #0x862c
700ab4a4: 9002         	str	r0, [sp, #0x8]
700ab4a6: e015         	b	0x700ab4d4 <CSL_bcdmaChanOpGetChanRT+0x74> @ imm = #0x2a
700ab4a8: 9807         	ldr	r0, [sp, #0x1c]
700ab4aa: 6900         	ldr	r0, [r0, #0x10]
700ab4ac: 9905         	ldr	r1, [sp, #0x14]
700ab4ae: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab4b2: f008 fb0d    	bl	0x700b3ad0 <CSL_REG32_RD_RAW> @ imm = #0x861a
700ab4b6: 9002         	str	r0, [sp, #0x8]
700ab4b8: e00c         	b	0x700ab4d4 <CSL_bcdmaChanOpGetChanRT+0x74> @ imm = #0x18
700ab4ba: 9807         	ldr	r0, [sp, #0x1c]
700ab4bc: 6980         	ldr	r0, [r0, #0x18]
700ab4be: 9905         	ldr	r1, [sp, #0x14]
700ab4c0: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ab4c4: f008 fb04    	bl	0x700b3ad0 <CSL_REG32_RD_RAW> @ imm = #0x8608
700ab4c8: 9002         	str	r0, [sp, #0x8]
700ab4ca: e003         	b	0x700ab4d4 <CSL_bcdmaChanOpGetChanRT+0x74> @ imm = #0x6
700ab4cc: f06f 0001    	mvn	r0, #0x1
700ab4d0: 9003         	str	r0, [sp, #0xc]
700ab4d2: e7ff         	b	0x700ab4d4 <CSL_bcdmaChanOpGetChanRT+0x74> @ imm = #-0x2
700ab4d4: 9803         	ldr	r0, [sp, #0xc]
700ab4d6: bb48         	cbnz	r0, 0x700ab52c <CSL_bcdmaChanOpGetChanRT+0xcc> @ imm = #0x52
700ab4d8: e7ff         	b	0x700ab4da <CSL_bcdmaChanOpGetChanRT+0x7a> @ imm = #-0x2
700ab4da: 9804         	ldr	r0, [sp, #0x10]
700ab4dc: 9001         	str	r0, [sp, #0x4]
700ab4de: 9802         	ldr	r0, [sp, #0x8]
700ab4e0: 0fc0         	lsrs	r0, r0, #0x1f
700ab4e2: 9901         	ldr	r1, [sp, #0x4]
700ab4e4: 6008         	str	r0, [r1]
700ab4e6: 9802         	ldr	r0, [sp, #0x8]
700ab4e8: f3c0 7080    	ubfx	r0, r0, #0x1e, #0x1
700ab4ec: 9901         	ldr	r1, [sp, #0x4]
700ab4ee: 6048         	str	r0, [r1, #0x4]
700ab4f0: 9802         	ldr	r0, [sp, #0x8]
700ab4f2: f3c0 7000    	ubfx	r0, r0, #0x1c, #0x1
700ab4f6: 9901         	ldr	r1, [sp, #0x4]
700ab4f8: 6108         	str	r0, [r1, #0x10]
700ab4fa: 9802         	ldr	r0, [sp, #0x8]
700ab4fc: f3c0 7040    	ubfx	r0, r0, #0x1d, #0x1
700ab500: 9901         	ldr	r1, [sp, #0x4]
700ab502: 6088         	str	r0, [r1, #0x8]
700ab504: 9802         	ldr	r0, [sp, #0x8]
700ab506: f000 0001    	and	r0, r0, #0x1
700ab50a: 9901         	ldr	r1, [sp, #0x4]
700ab50c: 60c8         	str	r0, [r1, #0xc]
700ab50e: 9806         	ldr	r0, [sp, #0x18]
700ab510: 2802         	cmp	r0, #0x2
700ab512: d106         	bne	0x700ab522 <CSL_bcdmaChanOpGetChanRT+0xc2> @ imm = #0xc
700ab514: e7ff         	b	0x700ab516 <CSL_bcdmaChanOpGetChanRT+0xb6> @ imm = #-0x2
700ab516: 9802         	ldr	r0, [sp, #0x8]
700ab518: f3c0 0040    	ubfx	r0, r0, #0x1, #0x1
700ab51c: 9901         	ldr	r1, [sp, #0x4]
700ab51e: 6148         	str	r0, [r1, #0x14]
700ab520: e003         	b	0x700ab52a <CSL_bcdmaChanOpGetChanRT+0xca> @ imm = #0x6
700ab522: 9901         	ldr	r1, [sp, #0x4]
700ab524: 2000         	movs	r0, #0x0
700ab526: 6148         	str	r0, [r1, #0x14]
700ab528: e7ff         	b	0x700ab52a <CSL_bcdmaChanOpGetChanRT+0xca> @ imm = #-0x2
700ab52a: e7ff         	b	0x700ab52c <CSL_bcdmaChanOpGetChanRT+0xcc> @ imm = #-0x2
700ab52c: e7ff         	b	0x700ab52e <CSL_bcdmaChanOpGetChanRT+0xce> @ imm = #-0x2
700ab52e: 9803         	ldr	r0, [sp, #0xc]
700ab530: b008         	add	sp, #0x20
700ab532: bd80         	pop	{r7, pc}
		...

700ab540 <Pinmux_unlockMMR>:
700ab540: b580         	push	{r7, lr}
700ab542: b088         	sub	sp, #0x20
700ab544: 9007         	str	r0, [sp, #0x1c]
700ab546: 9807         	ldr	r0, [sp, #0x1c]
700ab548: bb78         	cbnz	r0, 0x700ab5aa <Pinmux_unlockMMR+0x6a> @ imm = #0x5e
700ab54a: e7ff         	b	0x700ab54c <Pinmux_unlockMMR+0xc> @ imm = #-0x2
700ab54c: f44f 2070    	mov.w	r0, #0xf0000
700ab550: 2100         	movs	r1, #0x0
700ab552: f7ff fa8d    	bl	0x700aaa70 <AddrTranslateP_getLocalAddr> @ imm = #-0xae6
700ab556: 9006         	str	r0, [sp, #0x18]
700ab558: 9806         	ldr	r0, [sp, #0x18]
700ab55a: f241 0108    	movw	r1, #0x1008
700ab55e: 4408         	add	r0, r1
700ab560: 9005         	str	r0, [sp, #0x14]
700ab562: 9805         	ldr	r0, [sp, #0x14]
700ab564: f243 4190    	movw	r1, #0x3490
700ab568: f6c6 01ef    	movt	r1, #0x68ef
700ab56c: 9103         	str	r1, [sp, #0xc]
700ab56e: f008 fa47    	bl	0x700b3a00 <CSL_REG32_WR_RAW> @ imm = #0x848e
700ab572: 9805         	ldr	r0, [sp, #0x14]
700ab574: 3004         	adds	r0, #0x4
700ab576: 9005         	str	r0, [sp, #0x14]
700ab578: 9805         	ldr	r0, [sp, #0x14]
700ab57a: f64b 415a    	movw	r1, #0xbc5a
700ab57e: f2cd 1172    	movt	r1, #0xd172
700ab582: 9104         	str	r1, [sp, #0x10]
700ab584: f008 fa3c    	bl	0x700b3a00 <CSL_REG32_WR_RAW> @ imm = #0x8478
700ab588: 9903         	ldr	r1, [sp, #0xc]
700ab58a: 9806         	ldr	r0, [sp, #0x18]
700ab58c: f245 0208    	movw	r2, #0x5008
700ab590: 4410         	add	r0, r2
700ab592: 9005         	str	r0, [sp, #0x14]
700ab594: 9805         	ldr	r0, [sp, #0x14]
700ab596: f008 fa33    	bl	0x700b3a00 <CSL_REG32_WR_RAW> @ imm = #0x8466
700ab59a: 9904         	ldr	r1, [sp, #0x10]
700ab59c: 9805         	ldr	r0, [sp, #0x14]
700ab59e: 3004         	adds	r0, #0x4
700ab5a0: 9005         	str	r0, [sp, #0x14]
700ab5a2: 9805         	ldr	r0, [sp, #0x14]
700ab5a4: f008 fa2c    	bl	0x700b3a00 <CSL_REG32_WR_RAW> @ imm = #0x8458
700ab5a8: e7ff         	b	0x700ab5aa <Pinmux_unlockMMR+0x6a> @ imm = #-0x2
700ab5aa: 9807         	ldr	r0, [sp, #0x1c]
700ab5ac: 2801         	cmp	r0, #0x1
700ab5ae: d12f         	bne	0x700ab610 <Pinmux_unlockMMR+0xd0> @ imm = #0x5e
700ab5b0: e7ff         	b	0x700ab5b2 <Pinmux_unlockMMR+0x72> @ imm = #-0x2
700ab5b2: f04f 6081    	mov.w	r0, #0x4080000
700ab5b6: 2100         	movs	r1, #0x0
700ab5b8: f7ff fa5a    	bl	0x700aaa70 <AddrTranslateP_getLocalAddr> @ imm = #-0xb4c
700ab5bc: 9006         	str	r0, [sp, #0x18]
700ab5be: 9806         	ldr	r0, [sp, #0x18]
700ab5c0: f241 0108    	movw	r1, #0x1008
700ab5c4: 4408         	add	r0, r1
700ab5c6: 9005         	str	r0, [sp, #0x14]
700ab5c8: 9805         	ldr	r0, [sp, #0x14]
700ab5ca: f243 4190    	movw	r1, #0x3490
700ab5ce: f6c6 01ef    	movt	r1, #0x68ef
700ab5d2: 9101         	str	r1, [sp, #0x4]
700ab5d4: f008 fa14    	bl	0x700b3a00 <CSL_REG32_WR_RAW> @ imm = #0x8428
700ab5d8: 9805         	ldr	r0, [sp, #0x14]
700ab5da: 3004         	adds	r0, #0x4
700ab5dc: 9005         	str	r0, [sp, #0x14]
700ab5de: 9805         	ldr	r0, [sp, #0x14]
700ab5e0: f64b 415a    	movw	r1, #0xbc5a
700ab5e4: f2cd 1172    	movt	r1, #0xd172
700ab5e8: 9102         	str	r1, [sp, #0x8]
700ab5ea: f008 fa09    	bl	0x700b3a00 <CSL_REG32_WR_RAW> @ imm = #0x8412
700ab5ee: 9901         	ldr	r1, [sp, #0x4]
700ab5f0: 9806         	ldr	r0, [sp, #0x18]
700ab5f2: f245 0208    	movw	r2, #0x5008
700ab5f6: 4410         	add	r0, r2
700ab5f8: 9005         	str	r0, [sp, #0x14]
700ab5fa: 9805         	ldr	r0, [sp, #0x14]
700ab5fc: f008 fa00    	bl	0x700b3a00 <CSL_REG32_WR_RAW> @ imm = #0x8400
700ab600: 9902         	ldr	r1, [sp, #0x8]
700ab602: 9805         	ldr	r0, [sp, #0x14]
700ab604: 3004         	adds	r0, #0x4
700ab606: 9005         	str	r0, [sp, #0x14]
700ab608: 9805         	ldr	r0, [sp, #0x14]
700ab60a: f008 f9f9    	bl	0x700b3a00 <CSL_REG32_WR_RAW> @ imm = #0x83f2
700ab60e: e7ff         	b	0x700ab610 <Pinmux_unlockMMR+0xd0> @ imm = #-0x2
700ab610: b008         	add	sp, #0x20
700ab612: bd80         	pop	{r7, pc}
		...

700ab620 <_tx_timer_system_activate>:
700ab620: b087         	sub	sp, #0x1c
700ab622: 9006         	str	r0, [sp, #0x18]
700ab624: 9806         	ldr	r0, [sp, #0x18]
700ab626: 6800         	ldr	r0, [r0]
700ab628: 9001         	str	r0, [sp, #0x4]
700ab62a: 9801         	ldr	r0, [sp, #0x4]
700ab62c: 2800         	cmp	r0, #0x0
700ab62e: d05f         	beq	0x700ab6f0 <_tx_timer_system_activate+0xd0> @ imm = #0xbe
700ab630: e7ff         	b	0x700ab632 <_tx_timer_system_activate+0x12> @ imm = #-0x2
700ab632: 9801         	ldr	r0, [sp, #0x4]
700ab634: 3001         	adds	r0, #0x1
700ab636: 2800         	cmp	r0, #0x0
700ab638: d059         	beq	0x700ab6ee <_tx_timer_system_activate+0xce> @ imm = #0xb2
700ab63a: e7ff         	b	0x700ab63c <_tx_timer_system_activate+0x1c> @ imm = #-0x2
700ab63c: 9806         	ldr	r0, [sp, #0x18]
700ab63e: 6980         	ldr	r0, [r0, #0x18]
700ab640: 2800         	cmp	r0, #0x0
700ab642: d153         	bne	0x700ab6ec <_tx_timer_system_activate+0xcc> @ imm = #0xa6
700ab644: e7ff         	b	0x700ab646 <_tx_timer_system_activate+0x26> @ imm = #-0x2
700ab646: 9801         	ldr	r0, [sp, #0x4]
700ab648: 2821         	cmp	r0, #0x21
700ab64a: d303         	blo	0x700ab654 <_tx_timer_system_activate+0x34> @ imm = #0x6
700ab64c: e7ff         	b	0x700ab64e <_tx_timer_system_activate+0x2e> @ imm = #-0x2
700ab64e: 201f         	movs	r0, #0x1f
700ab650: 9000         	str	r0, [sp]
700ab652: e003         	b	0x700ab65c <_tx_timer_system_activate+0x3c> @ imm = #0x6
700ab654: 9801         	ldr	r0, [sp, #0x4]
700ab656: 3801         	subs	r0, #0x1
700ab658: 9000         	str	r0, [sp]
700ab65a: e7ff         	b	0x700ab65c <_tx_timer_system_activate+0x3c> @ imm = #-0x2
700ab65c: f64a 10bc    	movw	r0, #0xa9bc
700ab660: f2c7 0008    	movt	r0, #0x7008
700ab664: 6800         	ldr	r0, [r0]
700ab666: 9900         	ldr	r1, [sp]
700ab668: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ab66c: 9005         	str	r0, [sp, #0x14]
700ab66e: 9805         	ldr	r0, [sp, #0x14]
700ab670: f64a 11cc    	movw	r1, #0xa9cc
700ab674: f2c7 0108    	movt	r1, #0x7008
700ab678: 6809         	ldr	r1, [r1]
700ab67a: 4288         	cmp	r0, r1
700ab67c: d313         	blo	0x700ab6a6 <_tx_timer_system_activate+0x86> @ imm = #0x26
700ab67e: e7ff         	b	0x700ab680 <_tx_timer_system_activate+0x60> @ imm = #-0x2
700ab680: 9805         	ldr	r0, [sp, #0x14]
700ab682: f64a 11cc    	movw	r1, #0xa9cc
700ab686: f2c7 0108    	movt	r1, #0x7008
700ab68a: 6809         	ldr	r1, [r1]
700ab68c: 1a40         	subs	r0, r0, r1
700ab68e: 1080         	asrs	r0, r0, #0x2
700ab690: 9002         	str	r0, [sp, #0x8]
700ab692: f64a 10d0    	movw	r0, #0xa9d0
700ab696: f2c7 0008    	movt	r0, #0x7008
700ab69a: 6800         	ldr	r0, [r0]
700ab69c: 9902         	ldr	r1, [sp, #0x8]
700ab69e: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ab6a2: 9005         	str	r0, [sp, #0x14]
700ab6a4: e7ff         	b	0x700ab6a6 <_tx_timer_system_activate+0x86> @ imm = #-0x2
700ab6a6: 9805         	ldr	r0, [sp, #0x14]
700ab6a8: 6800         	ldr	r0, [r0]
700ab6aa: b940         	cbnz	r0, 0x700ab6be <_tx_timer_system_activate+0x9e> @ imm = #0x10
700ab6ac: e7ff         	b	0x700ab6ae <_tx_timer_system_activate+0x8e> @ imm = #-0x2
700ab6ae: 9806         	ldr	r0, [sp, #0x18]
700ab6b0: 6100         	str	r0, [r0, #0x10]
700ab6b2: 9806         	ldr	r0, [sp, #0x18]
700ab6b4: 6140         	str	r0, [r0, #0x14]
700ab6b6: 9806         	ldr	r0, [sp, #0x18]
700ab6b8: 9905         	ldr	r1, [sp, #0x14]
700ab6ba: 6008         	str	r0, [r1]
700ab6bc: e012         	b	0x700ab6e4 <_tx_timer_system_activate+0xc4> @ imm = #0x24
700ab6be: 9805         	ldr	r0, [sp, #0x14]
700ab6c0: 6800         	ldr	r0, [r0]
700ab6c2: 9004         	str	r0, [sp, #0x10]
700ab6c4: 9804         	ldr	r0, [sp, #0x10]
700ab6c6: 6940         	ldr	r0, [r0, #0x14]
700ab6c8: 9003         	str	r0, [sp, #0xc]
700ab6ca: 9806         	ldr	r0, [sp, #0x18]
700ab6cc: 9903         	ldr	r1, [sp, #0xc]
700ab6ce: 6108         	str	r0, [r1, #0x10]
700ab6d0: 9806         	ldr	r0, [sp, #0x18]
700ab6d2: 9904         	ldr	r1, [sp, #0x10]
700ab6d4: 6148         	str	r0, [r1, #0x14]
700ab6d6: 9804         	ldr	r0, [sp, #0x10]
700ab6d8: 9906         	ldr	r1, [sp, #0x18]
700ab6da: 6108         	str	r0, [r1, #0x10]
700ab6dc: 9803         	ldr	r0, [sp, #0xc]
700ab6de: 9906         	ldr	r1, [sp, #0x18]
700ab6e0: 6148         	str	r0, [r1, #0x14]
700ab6e2: e7ff         	b	0x700ab6e4 <_tx_timer_system_activate+0xc4> @ imm = #-0x2
700ab6e4: 9805         	ldr	r0, [sp, #0x14]
700ab6e6: 9906         	ldr	r1, [sp, #0x18]
700ab6e8: 6188         	str	r0, [r1, #0x18]
700ab6ea: e7ff         	b	0x700ab6ec <_tx_timer_system_activate+0xcc> @ imm = #-0x2
700ab6ec: e7ff         	b	0x700ab6ee <_tx_timer_system_activate+0xce> @ imm = #-0x2
700ab6ee: e7ff         	b	0x700ab6f0 <_tx_timer_system_activate+0xd0> @ imm = #-0x2
700ab6f0: b007         	add	sp, #0x1c
700ab6f2: 4770         	bx	lr
		...

700ab700 <UART_lld_write>:
700ab700: b580         	push	{r7, lr}
700ab702: b086         	sub	sp, #0x18
700ab704: f8dd c020    	ldr.w	r12, [sp, #0x20]
700ab708: 9005         	str	r0, [sp, #0x14]
700ab70a: 9104         	str	r1, [sp, #0x10]
700ab70c: 9203         	str	r2, [sp, #0xc]
700ab70e: 9302         	str	r3, [sp, #0x8]
700ab710: 2000         	movs	r0, #0x0
700ab712: 9001         	str	r0, [sp, #0x4]
700ab714: 9805         	ldr	r0, [sp, #0x14]
700ab716: 2800         	cmp	r0, #0x0
700ab718: d054         	beq	0x700ab7c4 <UART_lld_write+0xc4> @ imm = #0xa8
700ab71a: e7ff         	b	0x700ab71c <UART_lld_write+0x1c> @ imm = #-0x2
700ab71c: 9805         	ldr	r0, [sp, #0x14]
700ab71e: 303c         	adds	r0, #0x3c
700ab720: 9000         	str	r0, [sp]
700ab722: 9800         	ldr	r0, [sp]
700ab724: 6800         	ldr	r0, [r0]
700ab726: b138         	cbz	r0, 0x700ab738 <UART_lld_write+0x38> @ imm = #0xe
700ab728: e7ff         	b	0x700ab72a <UART_lld_write+0x2a> @ imm = #-0x2
700ab72a: 9900         	ldr	r1, [sp]
700ab72c: 2009         	movs	r0, #0x9
700ab72e: 60c8         	str	r0, [r1, #0xc]
700ab730: f04f 30ff    	mov.w	r0, #0xffffffff
700ab734: 9001         	str	r0, [sp, #0x4]
700ab736: e044         	b	0x700ab7c2 <UART_lld_write+0xc2> @ imm = #0x88
700ab738: 9800         	ldr	r0, [sp]
700ab73a: f007 fb51    	bl	0x700b2de0 <UART_lld_Transaction_init> @ imm = #0x76a2
700ab73e: 9808         	ldr	r0, [sp, #0x20]
700ab740: b128         	cbz	r0, 0x700ab74e <UART_lld_write+0x4e> @ imm = #0xa
700ab742: e7ff         	b	0x700ab744 <UART_lld_write+0x44> @ imm = #-0x2
700ab744: 9808         	ldr	r0, [sp, #0x20]
700ab746: 6800         	ldr	r0, [r0]
700ab748: 9900         	ldr	r1, [sp]
700ab74a: 6108         	str	r0, [r1, #0x10]
700ab74c: e003         	b	0x700ab756 <UART_lld_write+0x56> @ imm = #0x6
700ab74e: 9900         	ldr	r1, [sp]
700ab750: 2000         	movs	r0, #0x0
700ab752: 6108         	str	r0, [r1, #0x10]
700ab754: e7ff         	b	0x700ab756 <UART_lld_write+0x56> @ imm = #-0x2
700ab756: 9804         	ldr	r0, [sp, #0x10]
700ab758: 9900         	ldr	r1, [sp]
700ab75a: 6008         	str	r0, [r1]
700ab75c: 9803         	ldr	r0, [sp, #0xc]
700ab75e: 9900         	ldr	r1, [sp]
700ab760: 6048         	str	r0, [r1, #0x4]
700ab762: 9802         	ldr	r0, [sp, #0x8]
700ab764: 9900         	ldr	r1, [sp]
700ab766: 6088         	str	r0, [r1, #0x8]
700ab768: 9805         	ldr	r0, [sp, #0x14]
700ab76a: 6d40         	ldr	r0, [r0, #0x54]
700ab76c: 2801         	cmp	r0, #0x1
700ab76e: d105         	bne	0x700ab77c <UART_lld_write+0x7c> @ imm = #0xa
700ab770: e7ff         	b	0x700ab772 <UART_lld_write+0x72> @ imm = #-0x2
700ab772: 9800         	ldr	r0, [sp]
700ab774: f007 f854    	bl	0x700b2820 <UART_checkTransaction> @ imm = #0x70a8
700ab778: 9001         	str	r0, [sp, #0x4]
700ab77a: e003         	b	0x700ab784 <UART_lld_write+0x84> @ imm = #0x6
700ab77c: f06f 0003    	mvn	r0, #0x3
700ab780: 9001         	str	r0, [sp, #0x4]
700ab782: e7ff         	b	0x700ab784 <UART_lld_write+0x84> @ imm = #-0x2
700ab784: 9801         	ldr	r0, [sp, #0x4]
700ab786: b980         	cbnz	r0, 0x700ab7aa <UART_lld_write+0xaa> @ imm = #0x20
700ab788: e7ff         	b	0x700ab78a <UART_lld_write+0x8a> @ imm = #-0x2
700ab78a: 9800         	ldr	r0, [sp]
700ab78c: 6800         	ldr	r0, [r0]
700ab78e: 9905         	ldr	r1, [sp, #0x14]
700ab790: 6088         	str	r0, [r1, #0x8]
700ab792: 9800         	ldr	r0, [sp]
700ab794: 6880         	ldr	r0, [r0, #0x8]
700ab796: 9905         	ldr	r1, [sp, #0x14]
700ab798: 6448         	str	r0, [r1, #0x44]
700ab79a: 9905         	ldr	r1, [sp, #0x14]
700ab79c: 2000         	movs	r0, #0x0
700ab79e: 60c8         	str	r0, [r1, #0xc]
700ab7a0: 9800         	ldr	r0, [sp]
700ab7a2: 6840         	ldr	r0, [r0, #0x4]
700ab7a4: 9905         	ldr	r1, [sp, #0x14]
700ab7a6: 6108         	str	r0, [r1, #0x10]
700ab7a8: e7ff         	b	0x700ab7aa <UART_lld_write+0xaa> @ imm = #-0x2
700ab7aa: 9905         	ldr	r1, [sp, #0x14]
700ab7ac: 2002         	movs	r0, #0x2
700ab7ae: 6548         	str	r0, [r1, #0x54]
700ab7b0: 9805         	ldr	r0, [sp, #0x14]
700ab7b2: 9900         	ldr	r1, [sp]
700ab7b4: f7fc fdcc    	bl	0x700a8350 <UART_writePolling> @ imm = #-0x3468
700ab7b8: 9001         	str	r0, [sp, #0x4]
700ab7ba: 9905         	ldr	r1, [sp, #0x14]
700ab7bc: 2001         	movs	r0, #0x1
700ab7be: 6548         	str	r0, [r1, #0x54]
700ab7c0: e7ff         	b	0x700ab7c2 <UART_lld_write+0xc2> @ imm = #-0x2
700ab7c2: e003         	b	0x700ab7cc <UART_lld_write+0xcc> @ imm = #0x6
700ab7c4: f06f 0002    	mvn	r0, #0x2
700ab7c8: 9001         	str	r0, [sp, #0x4]
700ab7ca: e7ff         	b	0x700ab7cc <UART_lld_write+0xcc> @ imm = #-0x2
700ab7cc: 9801         	ldr	r0, [sp, #0x4]
700ab7ce: b006         	add	sp, #0x18
700ab7d0: bd80         	pop	{r7, pc}
		...
700ab7de: 0000         	movs	r0, r0

700ab7e0 <UART_udmaDeInitCh>:
700ab7e0: b580         	push	{r7, lr}
700ab7e2: b08c         	sub	sp, #0x30
700ab7e4: 900b         	str	r0, [sp, #0x2c]
700ab7e6: 910a         	str	r1, [sp, #0x28]
700ab7e8: 2000         	movs	r0, #0x0
700ab7ea: 9009         	str	r0, [sp, #0x24]
700ab7ec: 2001         	movs	r0, #0x1
700ab7ee: 9008         	str	r0, [sp, #0x20]
700ab7f0: 980b         	ldr	r0, [sp, #0x2c]
700ab7f2: 2164         	movs	r1, #0x64
700ab7f4: f001 f944    	bl	0x700aca80 <Udma_chDisable> @ imm = #0x1288
700ab7f8: 9009         	str	r0, [sp, #0x24]
700ab7fa: 9809         	ldr	r0, [sp, #0x24]
700ab7fc: fab0 f080    	clz	r0, r0
700ab800: 0940         	lsrs	r0, r0, #0x5
700ab802: f645 71da    	movw	r1, #0x5fda
700ab806: f2c7 010b    	movt	r1, #0x700b
700ab80a: 9102         	str	r1, [sp, #0x8]
700ab80c: 466a         	mov	r2, sp
700ab80e: 6011         	str	r1, [r2]
700ab810: f645 414a    	movw	r1, #0x5c4a
700ab814: f2c7 010b    	movt	r1, #0x700b
700ab818: 9103         	str	r1, [sp, #0xc]
700ab81a: f246 0226    	movw	r2, #0x6026
700ab81e: f2c7 020b    	movt	r2, #0x700b
700ab822: 9204         	str	r2, [sp, #0x10]
700ab824: f240 134b    	movw	r3, #0x14b
700ab828: f003 fd8a    	bl	0x700af340 <_DebugP_assert> @ imm = #0x3b14
700ab82c: 980a         	ldr	r0, [sp, #0x28]
700ab82e: f000 fbef    	bl	0x700ac010 <Udma_eventUnRegister> @ imm = #0x7de
700ab832: 9b02         	ldr	r3, [sp, #0x8]
700ab834: 9903         	ldr	r1, [sp, #0xc]
700ab836: 9a04         	ldr	r2, [sp, #0x10]
700ab838: 9009         	str	r0, [sp, #0x24]
700ab83a: 9809         	ldr	r0, [sp, #0x24]
700ab83c: fab0 f080    	clz	r0, r0
700ab840: 0940         	lsrs	r0, r0, #0x5
700ab842: 46ec         	mov	r12, sp
700ab844: f8cc 3000    	str.w	r3, [r12]
700ab848: f240 134f    	movw	r3, #0x14f
700ab84c: f003 fd78    	bl	0x700af340 <_DebugP_assert> @ imm = #0x3af0
700ab850: e7ff         	b	0x700ab852 <UART_udmaDeInitCh+0x72> @ imm = #-0x2
700ab852: 9808         	ldr	r0, [sp, #0x20]
700ab854: 2801         	cmp	r0, #0x1
700ab856: d10f         	bne	0x700ab878 <UART_udmaDeInitCh+0x98> @ imm = #0x1e
700ab858: e7ff         	b	0x700ab85a <UART_udmaDeInitCh+0x7a> @ imm = #-0x2
700ab85a: 980b         	ldr	r0, [sp, #0x2c]
700ab85c: f003 ff30    	bl	0x700af6c0 <Udma_chGetFqRingHandle> @ imm = #0x3e60
700ab860: a906         	add	r1, sp, #0x18
700ab862: f003 f895    	bl	0x700ae990 <Udma_ringFlushRaw> @ imm = #0x312a
700ab866: 9005         	str	r0, [sp, #0x14]
700ab868: 9805         	ldr	r0, [sp, #0x14]
700ab86a: 3004         	adds	r0, #0x4
700ab86c: b918         	cbnz	r0, 0x700ab876 <UART_udmaDeInitCh+0x96> @ imm = #0x6
700ab86e: e7ff         	b	0x700ab870 <UART_udmaDeInitCh+0x90> @ imm = #-0x2
700ab870: 2000         	movs	r0, #0x0
700ab872: 9008         	str	r0, [sp, #0x20]
700ab874: e7ff         	b	0x700ab876 <UART_udmaDeInitCh+0x96> @ imm = #-0x2
700ab876: e7ec         	b	0x700ab852 <UART_udmaDeInitCh+0x72> @ imm = #-0x28
700ab878: 980b         	ldr	r0, [sp, #0x2c]
700ab87a: f000 fd01    	bl	0x700ac280 <Udma_chClose> @ imm = #0xa02
700ab87e: 9009         	str	r0, [sp, #0x24]
700ab880: 9809         	ldr	r0, [sp, #0x24]
700ab882: fab0 f080    	clz	r0, r0
700ab886: 0940         	lsrs	r0, r0, #0x5
700ab888: f645 71da    	movw	r1, #0x5fda
700ab88c: f2c7 010b    	movt	r1, #0x700b
700ab890: 466a         	mov	r2, sp
700ab892: 6011         	str	r1, [r2]
700ab894: f645 414a    	movw	r1, #0x5c4a
700ab898: f2c7 010b    	movt	r1, #0x700b
700ab89c: f246 0226    	movw	r2, #0x6026
700ab8a0: f2c7 020b    	movt	r2, #0x700b
700ab8a4: f240 1361    	movw	r3, #0x161
700ab8a8: f003 fd4a    	bl	0x700af340 <_DebugP_assert> @ imm = #0x3a94
700ab8ac: 9809         	ldr	r0, [sp, #0x24]
700ab8ae: b00c         	add	sp, #0x30
700ab8b0: bd80         	pop	{r7, pc}
		...
700ab8be: 0000         	movs	r0, r0

700ab8c0 <Sciclient_getCurrentContext>:
700ab8c0: b082         	sub	sp, #0x8
700ab8c2: f8ad 0006    	strh.w	r0, [sp, #0x6]
700ab8c6: 200f         	movs	r0, #0xf
700ab8c8: 9000         	str	r0, [sp]
700ab8ca: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ab8ce: 280a         	cmp	r0, #0xa
700ab8d0: d04c         	beq	0x700ab96c <Sciclient_getCurrentContext+0xac> @ imm = #0x98
700ab8d2: e7ff         	b	0x700ab8d4 <Sciclient_getCurrentContext+0x14> @ imm = #-0x2
700ab8d4: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ab8d8: f249 0130    	movw	r1, #0x9030
700ab8dc: 4288         	cmp	r0, r1
700ab8de: d045         	beq	0x700ab96c <Sciclient_getCurrentContext+0xac> @ imm = #0x8a
700ab8e0: e7ff         	b	0x700ab8e2 <Sciclient_getCurrentContext+0x22> @ imm = #-0x2
700ab8e2: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ab8e6: 280b         	cmp	r0, #0xb
700ab8e8: d040         	beq	0x700ab96c <Sciclient_getCurrentContext+0xac> @ imm = #0x80
700ab8ea: e7ff         	b	0x700ab8ec <Sciclient_getCurrentContext+0x2c> @ imm = #-0x2
700ab8ec: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ab8f0: 280c         	cmp	r0, #0xc
700ab8f2: d03b         	beq	0x700ab96c <Sciclient_getCurrentContext+0xac> @ imm = #0x76
700ab8f4: e7ff         	b	0x700ab8f6 <Sciclient_getCurrentContext+0x36> @ imm = #-0x2
700ab8f6: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ab8fa: 280d         	cmp	r0, #0xd
700ab8fc: d036         	beq	0x700ab96c <Sciclient_getCurrentContext+0xac> @ imm = #0x6c
700ab8fe: e7ff         	b	0x700ab900 <Sciclient_getCurrentContext+0x40> @ imm = #-0x2
700ab900: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ab904: f249 0131    	movw	r1, #0x9031
700ab908: 4288         	cmp	r0, r1
700ab90a: d02f         	beq	0x700ab96c <Sciclient_getCurrentContext+0xac> @ imm = #0x5e
700ab90c: e7ff         	b	0x700ab90e <Sciclient_getCurrentContext+0x4e> @ imm = #-0x2
700ab90e: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ab912: f249 0122    	movw	r1, #0x9022
700ab916: 4288         	cmp	r0, r1
700ab918: d028         	beq	0x700ab96c <Sciclient_getCurrentContext+0xac> @ imm = #0x50
700ab91a: e7ff         	b	0x700ab91c <Sciclient_getCurrentContext+0x5c> @ imm = #-0x2
700ab91c: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ab920: f249 0123    	movw	r1, #0x9023
700ab924: 4288         	cmp	r0, r1
700ab926: d021         	beq	0x700ab96c <Sciclient_getCurrentContext+0xac> @ imm = #0x42
700ab928: e7ff         	b	0x700ab92a <Sciclient_getCurrentContext+0x6a> @ imm = #-0x2
700ab92a: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ab92e: f249 0133    	movw	r1, #0x9033
700ab932: 4288         	cmp	r0, r1
700ab934: d01a         	beq	0x700ab96c <Sciclient_getCurrentContext+0xac> @ imm = #0x34
700ab936: e7ff         	b	0x700ab938 <Sciclient_getCurrentContext+0x78> @ imm = #-0x2
700ab938: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ab93c: f249 0132    	movw	r1, #0x9032
700ab940: 4288         	cmp	r0, r1
700ab942: d013         	beq	0x700ab96c <Sciclient_getCurrentContext+0xac> @ imm = #0x26
700ab944: e7ff         	b	0x700ab946 <Sciclient_getCurrentContext+0x86> @ imm = #-0x2
700ab946: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ab94a: f249 0134    	movw	r1, #0x9034
700ab94e: 4288         	cmp	r0, r1
700ab950: d00c         	beq	0x700ab96c <Sciclient_getCurrentContext+0xac> @ imm = #0x18
700ab952: e7ff         	b	0x700ab954 <Sciclient_getCurrentContext+0x94> @ imm = #-0x2
700ab954: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ab958: f249 0135    	movw	r1, #0x9035
700ab95c: 4288         	cmp	r0, r1
700ab95e: d005         	beq	0x700ab96c <Sciclient_getCurrentContext+0xac> @ imm = #0xa
700ab960: e7ff         	b	0x700ab962 <Sciclient_getCurrentContext+0xa2> @ imm = #-0x2
700ab962: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700ab966: 280e         	cmp	r0, #0xe
700ab968: d107         	bne	0x700ab97a <Sciclient_getCurrentContext+0xba> @ imm = #0xe
700ab96a: e7ff         	b	0x700ab96c <Sciclient_getCurrentContext+0xac> @ imm = #-0x2
700ab96c: f646 1020    	movw	r0, #0x6920
700ab970: f2c7 000b    	movt	r0, #0x700b
700ab974: 68c0         	ldr	r0, [r0, #0xc]
700ab976: 9000         	str	r0, [sp]
700ab978: e006         	b	0x700ab988 <Sciclient_getCurrentContext+0xc8> @ imm = #0xc
700ab97a: f646 1020    	movw	r0, #0x6920
700ab97e: f2c7 000b    	movt	r0, #0x700b
700ab982: 6900         	ldr	r0, [r0, #0x10]
700ab984: 9000         	str	r0, [sp]
700ab986: e7ff         	b	0x700ab988 <Sciclient_getCurrentContext+0xc8> @ imm = #-0x2
700ab988: 9800         	ldr	r0, [sp]
700ab98a: b002         	add	sp, #0x8
700ab98c: 4770         	bx	lr
700ab98e: 0000         	movs	r0, r0

700ab990 <Udma_rmAllocVintrBit>:
700ab990: b580         	push	{r7, lr}
700ab992: b08a         	sub	sp, #0x28
700ab994: 9009         	str	r0, [sp, #0x24]
700ab996: f64f 70ff    	movw	r0, #0xffff
700ab99a: 9007         	str	r0, [sp, #0x1c]
700ab99c: 9809         	ldr	r0, [sp, #0x24]
700ab99e: 6800         	ldr	r0, [r0]
700ab9a0: 9001         	str	r0, [sp, #0x4]
700ab9a2: 9809         	ldr	r0, [sp, #0x24]
700ab9a4: 9003         	str	r0, [sp, #0xc]
700ab9a6: 9809         	ldr	r0, [sp, #0x24]
700ab9a8: 3008         	adds	r0, #0x8
700ab9aa: 9002         	str	r0, [sp, #0x8]
700ab9ac: 9802         	ldr	r0, [sp, #0x8]
700ab9ae: 6900         	ldr	r0, [r0, #0x10]
700ab9b0: b120         	cbz	r0, 0x700ab9bc <Udma_rmAllocVintrBit+0x2c> @ imm = #0x8
700ab9b2: e7ff         	b	0x700ab9b4 <Udma_rmAllocVintrBit+0x24> @ imm = #-0x2
700ab9b4: 9802         	ldr	r0, [sp, #0x8]
700ab9b6: 6900         	ldr	r0, [r0, #0x10]
700ab9b8: 9003         	str	r0, [sp, #0xc]
700ab9ba: e7ff         	b	0x700ab9bc <Udma_rmAllocVintrBit+0x2c> @ imm = #-0x2
700ab9bc: 9801         	ldr	r0, [sp, #0x4]
700ab9be: f500 609f    	add.w	r0, r0, #0x4f8
700ab9c2: f04f 31ff    	mov.w	r1, #0xffffffff
700ab9c6: f005 f933    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x5266
700ab9ca: 2000         	movs	r0, #0x0
700ab9cc: 9008         	str	r0, [sp, #0x20]
700ab9ce: e7ff         	b	0x700ab9d0 <Udma_rmAllocVintrBit+0x40> @ imm = #-0x2
700ab9d0: 9808         	ldr	r0, [sp, #0x20]
700ab9d2: 283f         	cmp	r0, #0x3f
700ab9d4: d83a         	bhi	0x700aba4c <Udma_rmAllocVintrBit+0xbc> @ imm = #0x74
700ab9d6: e7ff         	b	0x700ab9d8 <Udma_rmAllocVintrBit+0x48> @ imm = #-0x2
700ab9d8: 9b08         	ldr	r3, [sp, #0x20]
700ab9da: f1a3 0220    	sub.w	r2, r3, #0x20
700ab9de: 2101         	movs	r1, #0x1
700ab9e0: fa01 fc02    	lsl.w	r12, r1, r2
700ab9e4: f1c3 0020    	rsb.w	r0, r3, #0x20
700ab9e8: fa21 f000    	lsr.w	r0, r1, r0
700ab9ec: 2a00         	cmp	r2, #0x0
700ab9ee: bf58         	it	pl
700ab9f0: 4660         	movpl	r0, r12
700ab9f2: fa01 f103    	lsl.w	r1, r1, r3
700ab9f6: 2a00         	cmp	r2, #0x0
700ab9f8: bf58         	it	pl
700ab9fa: 2100         	movpl	r1, #0x0
700ab9fc: 9104         	str	r1, [sp, #0x10]
700ab9fe: 9005         	str	r0, [sp, #0x14]
700aba00: 9903         	ldr	r1, [sp, #0xc]
700aba02: f8d1 0088    	ldr.w	r0, [r1, #0x88]
700aba06: f8d1 108c    	ldr.w	r1, [r1, #0x8c]
700aba0a: 9a04         	ldr	r2, [sp, #0x10]
700aba0c: 9b05         	ldr	r3, [sp, #0x14]
700aba0e: ea01 0103    	and.w	r1, r1, r3
700aba12: ea00 0002    	and.w	r0, r0, r2
700aba16: ea40 0001    	orr.w	r0, r0, r1
700aba1a: b990         	cbnz	r0, 0x700aba42 <Udma_rmAllocVintrBit+0xb2> @ imm = #0x24
700aba1c: e7ff         	b	0x700aba1e <Udma_rmAllocVintrBit+0x8e> @ imm = #-0x2
700aba1e: f8dd c010    	ldr.w	r12, [sp, #0x10]
700aba22: 9b05         	ldr	r3, [sp, #0x14]
700aba24: 9903         	ldr	r1, [sp, #0xc]
700aba26: f8d1 0088    	ldr.w	r0, [r1, #0x88]
700aba2a: f8d1 208c    	ldr.w	r2, [r1, #0x8c]
700aba2e: ea40 000c    	orr.w	r0, r0, r12
700aba32: 431a         	orrs	r2, r3
700aba34: f8c1 208c    	str.w	r2, [r1, #0x8c]
700aba38: f8c1 0088    	str.w	r0, [r1, #0x88]
700aba3c: 9808         	ldr	r0, [sp, #0x20]
700aba3e: 9007         	str	r0, [sp, #0x1c]
700aba40: e004         	b	0x700aba4c <Udma_rmAllocVintrBit+0xbc> @ imm = #0x8
700aba42: e7ff         	b	0x700aba44 <Udma_rmAllocVintrBit+0xb4> @ imm = #-0x2
700aba44: 9808         	ldr	r0, [sp, #0x20]
700aba46: 3001         	adds	r0, #0x1
700aba48: 9008         	str	r0, [sp, #0x20]
700aba4a: e7c1         	b	0x700ab9d0 <Udma_rmAllocVintrBit+0x40> @ imm = #-0x7e
700aba4c: 9801         	ldr	r0, [sp, #0x4]
700aba4e: f500 609f    	add.w	r0, r0, #0x4f8
700aba52: f006 f925    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x624a
700aba56: 9807         	ldr	r0, [sp, #0x1c]
700aba58: b00a         	add	sp, #0x28
700aba5a: bd80         	pop	{r7, pc}
700aba5c: 0000         	movs	r0, r0
700aba5e: 0000         	movs	r0, r0

700aba60 <CSL_bcdmaChanOpSetBurstSize>:
700aba60: b580         	push	{r7, lr}
700aba62: b088         	sub	sp, #0x20
700aba64: 9007         	str	r0, [sp, #0x1c]
700aba66: 9106         	str	r1, [sp, #0x18]
700aba68: 9205         	str	r2, [sp, #0x14]
700aba6a: 9304         	str	r3, [sp, #0x10]
700aba6c: 2000         	movs	r0, #0x0
700aba6e: 9003         	str	r0, [sp, #0xc]
700aba70: 9804         	ldr	r0, [sp, #0x10]
700aba72: b920         	cbnz	r0, 0x700aba7e <CSL_bcdmaChanOpSetBurstSize+0x1e> @ imm = #0x8
700aba74: e7ff         	b	0x700aba76 <CSL_bcdmaChanOpSetBurstSize+0x16> @ imm = #-0x2
700aba76: f06f 0001    	mvn	r0, #0x1
700aba7a: 9003         	str	r0, [sp, #0xc]
700aba7c: e052         	b	0x700abb24 <CSL_bcdmaChanOpSetBurstSize+0xc4> @ imm = #0xa4
700aba7e: 9804         	ldr	r0, [sp, #0x10]
700aba80: 6800         	ldr	r0, [r0]
700aba82: 9002         	str	r0, [sp, #0x8]
700aba84: 9806         	ldr	r0, [sp, #0x18]
700aba86: 9001         	str	r0, [sp, #0x4]
700aba88: b140         	cbz	r0, 0x700aba9c <CSL_bcdmaChanOpSetBurstSize+0x3c> @ imm = #0x10
700aba8a: e7ff         	b	0x700aba8c <CSL_bcdmaChanOpSetBurstSize+0x2c> @ imm = #-0x2
700aba8c: 9801         	ldr	r0, [sp, #0x4]
700aba8e: 2801         	cmp	r0, #0x1
700aba90: d019         	beq	0x700abac6 <CSL_bcdmaChanOpSetBurstSize+0x66> @ imm = #0x32
700aba92: e7ff         	b	0x700aba94 <CSL_bcdmaChanOpSetBurstSize+0x34> @ imm = #-0x2
700aba94: 9801         	ldr	r0, [sp, #0x4]
700aba96: 2802         	cmp	r0, #0x2
700aba98: d02a         	beq	0x700abaf0 <CSL_bcdmaChanOpSetBurstSize+0x90> @ imm = #0x54
700aba9a: e03e         	b	0x700abb1a <CSL_bcdmaChanOpSetBurstSize+0xba> @ imm = #0x7c
700aba9c: 9802         	ldr	r0, [sp, #0x8]
700aba9e: 2803         	cmp	r0, #0x3
700abaa0: d304         	blo	0x700abaac <CSL_bcdmaChanOpSetBurstSize+0x4c> @ imm = #0x8
700abaa2: e7ff         	b	0x700abaa4 <CSL_bcdmaChanOpSetBurstSize+0x44> @ imm = #-0x2
700abaa4: f06f 0002    	mvn	r0, #0x2
700abaa8: 9003         	str	r0, [sp, #0xc]
700abaaa: e00b         	b	0x700abac4 <CSL_bcdmaChanOpSetBurstSize+0x64> @ imm = #0x16
700abaac: 9807         	ldr	r0, [sp, #0x1c]
700abaae: 6840         	ldr	r0, [r0, #0x4]
700abab0: 9905         	ldr	r1, [sp, #0x14]
700abab2: eb00 2001    	add.w	r0, r0, r1, lsl #8
700abab6: 9b02         	ldr	r3, [sp, #0x8]
700abab8: f44f 6140    	mov.w	r1, #0xc00
700ababc: 220a         	movs	r2, #0xa
700ababe: f006 fd8f    	bl	0x700b25e0 <CSL_REG32_FINS_RAW> @ imm = #0x6b1e
700abac2: e7ff         	b	0x700abac4 <CSL_bcdmaChanOpSetBurstSize+0x64> @ imm = #-0x2
700abac4: e02d         	b	0x700abb22 <CSL_bcdmaChanOpSetBurstSize+0xc2> @ imm = #0x5a
700abac6: 9802         	ldr	r0, [sp, #0x8]
700abac8: 2802         	cmp	r0, #0x2
700abaca: d304         	blo	0x700abad6 <CSL_bcdmaChanOpSetBurstSize+0x76> @ imm = #0x8
700abacc: e7ff         	b	0x700abace <CSL_bcdmaChanOpSetBurstSize+0x6e> @ imm = #-0x2
700abace: f06f 0002    	mvn	r0, #0x2
700abad2: 9003         	str	r0, [sp, #0xc]
700abad4: e00b         	b	0x700abaee <CSL_bcdmaChanOpSetBurstSize+0x8e> @ imm = #0x16
700abad6: 9807         	ldr	r0, [sp, #0x1c]
700abad8: 68c0         	ldr	r0, [r0, #0xc]
700abada: 9905         	ldr	r1, [sp, #0x14]
700abadc: eb00 2001    	add.w	r0, r0, r1, lsl #8
700abae0: 9b02         	ldr	r3, [sp, #0x8]
700abae2: f44f 6140    	mov.w	r1, #0xc00
700abae6: 220a         	movs	r2, #0xa
700abae8: f006 fd7a    	bl	0x700b25e0 <CSL_REG32_FINS_RAW> @ imm = #0x6af4
700abaec: e7ff         	b	0x700abaee <CSL_bcdmaChanOpSetBurstSize+0x8e> @ imm = #-0x2
700abaee: e018         	b	0x700abb22 <CSL_bcdmaChanOpSetBurstSize+0xc2> @ imm = #0x30
700abaf0: 9802         	ldr	r0, [sp, #0x8]
700abaf2: 2802         	cmp	r0, #0x2
700abaf4: d304         	blo	0x700abb00 <CSL_bcdmaChanOpSetBurstSize+0xa0> @ imm = #0x8
700abaf6: e7ff         	b	0x700abaf8 <CSL_bcdmaChanOpSetBurstSize+0x98> @ imm = #-0x2
700abaf8: f06f 0002    	mvn	r0, #0x2
700abafc: 9003         	str	r0, [sp, #0xc]
700abafe: e00b         	b	0x700abb18 <CSL_bcdmaChanOpSetBurstSize+0xb8> @ imm = #0x16
700abb00: 9807         	ldr	r0, [sp, #0x1c]
700abb02: 6940         	ldr	r0, [r0, #0x14]
700abb04: 9905         	ldr	r1, [sp, #0x14]
700abb06: eb00 2001    	add.w	r0, r0, r1, lsl #8
700abb0a: 9b02         	ldr	r3, [sp, #0x8]
700abb0c: f44f 6140    	mov.w	r1, #0xc00
700abb10: 220a         	movs	r2, #0xa
700abb12: f006 fd65    	bl	0x700b25e0 <CSL_REG32_FINS_RAW> @ imm = #0x6aca
700abb16: e7ff         	b	0x700abb18 <CSL_bcdmaChanOpSetBurstSize+0xb8> @ imm = #-0x2
700abb18: e003         	b	0x700abb22 <CSL_bcdmaChanOpSetBurstSize+0xc2> @ imm = #0x6
700abb1a: f06f 0001    	mvn	r0, #0x1
700abb1e: 9003         	str	r0, [sp, #0xc]
700abb20: e7ff         	b	0x700abb22 <CSL_bcdmaChanOpSetBurstSize+0xc2> @ imm = #-0x2
700abb22: e7ff         	b	0x700abb24 <CSL_bcdmaChanOpSetBurstSize+0xc4> @ imm = #-0x2
700abb24: 9803         	ldr	r0, [sp, #0xc]
700abb26: b008         	add	sp, #0x20
700abb28: bd80         	pop	{r7, pc}
700abb2a: 0000         	movs	r0, r0
700abb2c: 0000         	movs	r0, r0
700abb2e: 0000         	movs	r0, r0

700abb30 <Udma_ringCheckParams>:
700abb30: b580         	push	{r7, lr}
700abb32: b084         	sub	sp, #0x10
700abb34: 9003         	str	r0, [sp, #0xc]
700abb36: 9102         	str	r1, [sp, #0x8]
700abb38: 2000         	movs	r0, #0x0
700abb3a: 9001         	str	r0, [sp, #0x4]
700abb3c: 9802         	ldr	r0, [sp, #0x8]
700abb3e: 6800         	ldr	r0, [r0]
700abb40: b920         	cbnz	r0, 0x700abb4c <Udma_ringCheckParams+0x1c> @ imm = #0x8
700abb42: e7ff         	b	0x700abb44 <Udma_ringCheckParams+0x14> @ imm = #-0x2
700abb44: f06f 0002    	mvn	r0, #0x2
700abb48: 9001         	str	r0, [sp, #0x4]
700abb4a: e009         	b	0x700abb60 <Udma_ringCheckParams+0x30> @ imm = #0x12
700abb4c: 9802         	ldr	r0, [sp, #0x8]
700abb4e: 7800         	ldrb	r0, [r0]
700abb50: 0640         	lsls	r0, r0, #0x19
700abb52: b120         	cbz	r0, 0x700abb5e <Udma_ringCheckParams+0x2e> @ imm = #0x8
700abb54: e7ff         	b	0x700abb56 <Udma_ringCheckParams+0x26> @ imm = #-0x2
700abb56: f06f 0002    	mvn	r0, #0x2
700abb5a: 9001         	str	r0, [sp, #0x4]
700abb5c: e7ff         	b	0x700abb5e <Udma_ringCheckParams+0x2e> @ imm = #-0x2
700abb5e: e7ff         	b	0x700abb60 <Udma_ringCheckParams+0x30> @ imm = #-0x2
700abb60: 9802         	ldr	r0, [sp, #0x8]
700abb62: 68c0         	ldr	r0, [r0, #0xc]
700abb64: b920         	cbnz	r0, 0x700abb70 <Udma_ringCheckParams+0x40> @ imm = #0x8
700abb66: e7ff         	b	0x700abb68 <Udma_ringCheckParams+0x38> @ imm = #-0x2
700abb68: f06f 0002    	mvn	r0, #0x2
700abb6c: 9001         	str	r0, [sp, #0x4]
700abb6e: e7ff         	b	0x700abb70 <Udma_ringCheckParams+0x40> @ imm = #-0x2
700abb70: 9803         	ldr	r0, [sp, #0xc]
700abb72: 6800         	ldr	r0, [r0]
700abb74: b148         	cbz	r0, 0x700abb8a <Udma_ringCheckParams+0x5a> @ imm = #0x12
700abb76: e7ff         	b	0x700abb78 <Udma_ringCheckParams+0x48> @ imm = #-0x2
700abb78: 9802         	ldr	r0, [sp, #0x8]
700abb7a: 7a00         	ldrb	r0, [r0, #0x8]
700abb7c: b120         	cbz	r0, 0x700abb88 <Udma_ringCheckParams+0x58> @ imm = #0x8
700abb7e: e7ff         	b	0x700abb80 <Udma_ringCheckParams+0x50> @ imm = #-0x2
700abb80: f06f 0002    	mvn	r0, #0x2
700abb84: 9001         	str	r0, [sp, #0x4]
700abb86: e7ff         	b	0x700abb88 <Udma_ringCheckParams+0x58> @ imm = #-0x2
700abb88: e7ff         	b	0x700abb8a <Udma_ringCheckParams+0x5a> @ imm = #-0x2
700abb8a: 9802         	ldr	r0, [sp, #0x8]
700abb8c: 6840         	ldr	r0, [r0, #0x4]
700abb8e: f64a 31cd    	movw	r1, #0xabcd
700abb92: f6ca 31dc    	movt	r1, #0xabdc
700abb96: 4288         	cmp	r0, r1
700abb98: d012         	beq	0x700abbc0 <Udma_ringCheckParams+0x90> @ imm = #0x24
700abb9a: e7ff         	b	0x700abb9c <Udma_ringCheckParams+0x6c> @ imm = #-0x2
700abb9c: 9a02         	ldr	r2, [sp, #0x8]
700abb9e: 7a10         	ldrb	r0, [r2, #0x8]
700abba0: 68d1         	ldr	r1, [r2, #0xc]
700abba2: 7c12         	ldrb	r2, [r2, #0x10]
700abba4: f006 f994    	bl	0x700b1ed0 <UdmaUtils_getRingMemSize> @ imm = #0x6328
700abba8: 9000         	str	r0, [sp]
700abbaa: 9802         	ldr	r0, [sp, #0x8]
700abbac: 6840         	ldr	r0, [r0, #0x4]
700abbae: 9900         	ldr	r1, [sp]
700abbb0: 4288         	cmp	r0, r1
700abbb2: d204         	bhs	0x700abbbe <Udma_ringCheckParams+0x8e> @ imm = #0x8
700abbb4: e7ff         	b	0x700abbb6 <Udma_ringCheckParams+0x86> @ imm = #-0x2
700abbb6: f06f 0004    	mvn	r0, #0x4
700abbba: 9001         	str	r0, [sp, #0x4]
700abbbc: e7ff         	b	0x700abbbe <Udma_ringCheckParams+0x8e> @ imm = #-0x2
700abbbe: e7ff         	b	0x700abbc0 <Udma_ringCheckParams+0x90> @ imm = #-0x2
700abbc0: 9802         	ldr	r0, [sp, #0x8]
700abbc2: 7c40         	ldrb	r0, [r0, #0x11]
700abbc4: 2810         	cmp	r0, #0x10
700abbc6: d304         	blo	0x700abbd2 <Udma_ringCheckParams+0xa2> @ imm = #0x8
700abbc8: e7ff         	b	0x700abbca <Udma_ringCheckParams+0x9a> @ imm = #-0x2
700abbca: f06f 0002    	mvn	r0, #0x2
700abbce: 9001         	str	r0, [sp, #0x4]
700abbd0: e7ff         	b	0x700abbd2 <Udma_ringCheckParams+0xa2> @ imm = #-0x2
700abbd2: 9802         	ldr	r0, [sp, #0x8]
700abbd4: 6940         	ldr	r0, [r0, #0x14]
700abbd6: 2104         	movs	r1, #0x4
700abbd8: f6cf 71ff    	movt	r1, #0xffff
700abbdc: 4288         	cmp	r0, r1
700abbde: d009         	beq	0x700abbf4 <Udma_ringCheckParams+0xc4> @ imm = #0x12
700abbe0: e7ff         	b	0x700abbe2 <Udma_ringCheckParams+0xb2> @ imm = #-0x2
700abbe2: 9802         	ldr	r0, [sp, #0x8]
700abbe4: 6940         	ldr	r0, [r0, #0x14]
700abbe6: 2808         	cmp	r0, #0x8
700abbe8: d304         	blo	0x700abbf4 <Udma_ringCheckParams+0xc4> @ imm = #0x8
700abbea: e7ff         	b	0x700abbec <Udma_ringCheckParams+0xbc> @ imm = #-0x2
700abbec: f06f 0002    	mvn	r0, #0x2
700abbf0: 9001         	str	r0, [sp, #0x4]
700abbf2: e7ff         	b	0x700abbf4 <Udma_ringCheckParams+0xc4> @ imm = #-0x2
700abbf4: 9801         	ldr	r0, [sp, #0x4]
700abbf6: b004         	add	sp, #0x10
700abbf8: bd80         	pop	{r7, pc}
700abbfa: 0000         	movs	r0, r0
700abbfc: 0000         	movs	r0, r0
700abbfe: 0000         	movs	r0, r0

700abc00 <UART_lld_writeDma>:
700abc00: b580         	push	{r7, lr}
700abc02: b086         	sub	sp, #0x18
700abc04: 9005         	str	r0, [sp, #0x14]
700abc06: 9104         	str	r1, [sp, #0x10]
700abc08: 9203         	str	r2, [sp, #0xc]
700abc0a: 9302         	str	r3, [sp, #0x8]
700abc0c: 2000         	movs	r0, #0x0
700abc0e: 9001         	str	r0, [sp, #0x4]
700abc10: 9805         	ldr	r0, [sp, #0x14]
700abc12: 2800         	cmp	r0, #0x0
700abc14: d051         	beq	0x700abcba <UART_lld_writeDma+0xba> @ imm = #0xa2
700abc16: e7ff         	b	0x700abc18 <UART_lld_writeDma+0x18> @ imm = #-0x2
700abc18: 9805         	ldr	r0, [sp, #0x14]
700abc1a: 303c         	adds	r0, #0x3c
700abc1c: 9000         	str	r0, [sp]
700abc1e: 9800         	ldr	r0, [sp]
700abc20: 6800         	ldr	r0, [r0]
700abc22: b138         	cbz	r0, 0x700abc34 <UART_lld_writeDma+0x34> @ imm = #0xe
700abc24: e7ff         	b	0x700abc26 <UART_lld_writeDma+0x26> @ imm = #-0x2
700abc26: 9900         	ldr	r1, [sp]
700abc28: 2009         	movs	r0, #0x9
700abc2a: 60c8         	str	r0, [r1, #0xc]
700abc2c: f04f 30ff    	mov.w	r0, #0xffffffff
700abc30: 9001         	str	r0, [sp, #0x4]
700abc32: e041         	b	0x700abcb8 <UART_lld_writeDma+0xb8> @ imm = #0x82
700abc34: 9800         	ldr	r0, [sp]
700abc36: f007 f8d3    	bl	0x700b2de0 <UART_lld_Transaction_init> @ imm = #0x71a6
700abc3a: 9802         	ldr	r0, [sp, #0x8]
700abc3c: b128         	cbz	r0, 0x700abc4a <UART_lld_writeDma+0x4a> @ imm = #0xa
700abc3e: e7ff         	b	0x700abc40 <UART_lld_writeDma+0x40> @ imm = #-0x2
700abc40: 9802         	ldr	r0, [sp, #0x8]
700abc42: 6800         	ldr	r0, [r0]
700abc44: 9900         	ldr	r1, [sp]
700abc46: 6108         	str	r0, [r1, #0x10]
700abc48: e003         	b	0x700abc52 <UART_lld_writeDma+0x52> @ imm = #0x6
700abc4a: 9900         	ldr	r1, [sp]
700abc4c: 2000         	movs	r0, #0x0
700abc4e: 6108         	str	r0, [r1, #0x10]
700abc50: e7ff         	b	0x700abc52 <UART_lld_writeDma+0x52> @ imm = #-0x2
700abc52: 9804         	ldr	r0, [sp, #0x10]
700abc54: 9900         	ldr	r1, [sp]
700abc56: 6008         	str	r0, [r1]
700abc58: 9803         	ldr	r0, [sp, #0xc]
700abc5a: 9900         	ldr	r1, [sp]
700abc5c: 6048         	str	r0, [r1, #0x4]
700abc5e: 9805         	ldr	r0, [sp, #0x14]
700abc60: 6d40         	ldr	r0, [r0, #0x54]
700abc62: 2801         	cmp	r0, #0x1
700abc64: d105         	bne	0x700abc72 <UART_lld_writeDma+0x72> @ imm = #0xa
700abc66: e7ff         	b	0x700abc68 <UART_lld_writeDma+0x68> @ imm = #-0x2
700abc68: 9800         	ldr	r0, [sp]
700abc6a: f006 fdd9    	bl	0x700b2820 <UART_checkTransaction> @ imm = #0x6bb2
700abc6e: 9001         	str	r0, [sp, #0x4]
700abc70: e003         	b	0x700abc7a <UART_lld_writeDma+0x7a> @ imm = #0x6
700abc72: f06f 0003    	mvn	r0, #0x3
700abc76: 9001         	str	r0, [sp, #0x4]
700abc78: e7ff         	b	0x700abc7a <UART_lld_writeDma+0x7a> @ imm = #-0x2
700abc7a: 9801         	ldr	r0, [sp, #0x4]
700abc7c: b9d8         	cbnz	r0, 0x700abcb6 <UART_lld_writeDma+0xb6> @ imm = #0x36
700abc7e: e7ff         	b	0x700abc80 <UART_lld_writeDma+0x80> @ imm = #-0x2
700abc80: 9800         	ldr	r0, [sp]
700abc82: 6800         	ldr	r0, [r0]
700abc84: 9905         	ldr	r1, [sp, #0x14]
700abc86: 6088         	str	r0, [r1, #0x8]
700abc88: 9800         	ldr	r0, [sp]
700abc8a: 6880         	ldr	r0, [r0, #0x8]
700abc8c: 9905         	ldr	r1, [sp, #0x14]
700abc8e: 6448         	str	r0, [r1, #0x44]
700abc90: 9905         	ldr	r1, [sp, #0x14]
700abc92: 2000         	movs	r0, #0x0
700abc94: 60c8         	str	r0, [r1, #0xc]
700abc96: 9800         	ldr	r0, [sp]
700abc98: 6840         	ldr	r0, [r0, #0x4]
700abc9a: 9905         	ldr	r1, [sp, #0x14]
700abc9c: 6108         	str	r0, [r1, #0x10]
700abc9e: 9905         	ldr	r1, [sp, #0x14]
700abca0: 2002         	movs	r0, #0x2
700abca2: 6548         	str	r0, [r1, #0x54]
700abca4: 9805         	ldr	r0, [sp, #0x14]
700abca6: 9900         	ldr	r1, [sp]
700abca8: f007 f8b2    	bl	0x700b2e10 <UART_lld_dmaWrite> @ imm = #0x7164
700abcac: 9001         	str	r0, [sp, #0x4]
700abcae: 9905         	ldr	r1, [sp, #0x14]
700abcb0: 2001         	movs	r0, #0x1
700abcb2: 6548         	str	r0, [r1, #0x54]
700abcb4: e7ff         	b	0x700abcb6 <UART_lld_writeDma+0xb6> @ imm = #-0x2
700abcb6: e7ff         	b	0x700abcb8 <UART_lld_writeDma+0xb8> @ imm = #-0x2
700abcb8: e003         	b	0x700abcc2 <UART_lld_writeDma+0xc2> @ imm = #0x6
700abcba: f06f 0002    	mvn	r0, #0x2
700abcbe: 9001         	str	r0, [sp, #0x4]
700abcc0: e7ff         	b	0x700abcc2 <UART_lld_writeDma+0xc2> @ imm = #-0x2
700abcc2: 9801         	ldr	r0, [sp, #0x4]
700abcc4: b006         	add	sp, #0x18
700abcc6: bd80         	pop	{r7, pc}
		...

700abcd0 <UART_udmaHpdInit>:
700abcd0: b580         	push	{r7, lr}
700abcd2: b08a         	sub	sp, #0x28
700abcd4: 9009         	str	r0, [sp, #0x24]
700abcd6: 9108         	str	r1, [sp, #0x20]
700abcd8: 9207         	str	r2, [sp, #0x1c]
700abcda: 9306         	str	r3, [sp, #0x18]
700abcdc: 9808         	ldr	r0, [sp, #0x20]
700abcde: 9005         	str	r0, [sp, #0x14]
700abce0: 2001         	movs	r0, #0x1
700abce2: 9004         	str	r0, [sp, #0x10]
700abce4: 9805         	ldr	r0, [sp, #0x14]
700abce6: 9904         	ldr	r1, [sp, #0x10]
700abce8: f007 fc62    	bl	0x700b35b0 <CSL_udmapCppi5SetDescType> @ imm = #0x78c4
700abcec: 9805         	ldr	r0, [sp, #0x14]
700abcee: 2100         	movs	r1, #0x0
700abcf0: 9102         	str	r1, [sp, #0x8]
700abcf2: f007 fa7d    	bl	0x700b31f0 <CSL_udmapCppi5SetEpiDataPresent> @ imm = #0x74fa
700abcf6: 9902         	ldr	r1, [sp, #0x8]
700abcf8: 9805         	ldr	r0, [sp, #0x14]
700abcfa: f007 fd71    	bl	0x700b37e0 <CSL_udmapCppi5SetPsDataLoc> @ imm = #0x7ae2
700abcfe: 9902         	ldr	r1, [sp, #0x8]
700abd00: 9805         	ldr	r0, [sp, #0x14]
700abd02: f007 fc85    	bl	0x700b3610 <CSL_udmapCppi5SetPsDataLen> @ imm = #0x790a
700abd06: 9805         	ldr	r0, [sp, #0x14]
700abd08: 9904         	ldr	r1, [sp, #0x10]
700abd0a: 9a06         	ldr	r2, [sp, #0x18]
700abd0c: f006 f868    	bl	0x700b1de0 <CSL_udmapCppi5SetPktLen> @ imm = #0x60d0
700abd10: 9902         	ldr	r1, [sp, #0x8]
700abd12: 9805         	ldr	r0, [sp, #0x14]
700abd14: f007 fc8c    	bl	0x700b3630 <CSL_udmapCppi5SetPsFlags> @ imm = #0x7918
700abd18: 9805         	ldr	r0, [sp, #0x14]
700abd1a: 9904         	ldr	r1, [sp, #0x10]
700abd1c: f240 3221    	movw	r2, #0x321
700abd20: f643 73ff    	movw	r3, #0x3fff
700abd24: f004 fa3c    	bl	0x700b01a0 <CSL_udmapCppi5SetIds> @ imm = #0x4478
700abd28: 9902         	ldr	r1, [sp, #0x8]
700abd2a: 9805         	ldr	r0, [sp, #0x14]
700abd2c: f007 fdf8    	bl	0x700b3920 <CSL_udmapCppi5SetSrcTag> @ imm = #0x7bf0
700abd30: 9902         	ldr	r1, [sp, #0x8]
700abd32: 9805         	ldr	r0, [sp, #0x14]
700abd34: f007 fe84    	bl	0x700b3a40 <CSL_udmapCppi5SetDstTag> @ imm = #0x7d08
700abd38: 9809         	ldr	r0, [sp, #0x24]
700abd3a: 9908         	ldr	r1, [sp, #0x20]
700abd3c: f007 f910    	bl	0x700b2f60 <UART_udmapSetReturnPolicy> @ imm = #0x7220
700abd40: 9b02         	ldr	r3, [sp, #0x8]
700abd42: 9805         	ldr	r0, [sp, #0x14]
700abd44: 461a         	mov	r2, r3
700abd46: f007 fd0b    	bl	0x700b3760 <CSL_udmapCppi5LinkDesc> @ imm = #0x7a16
700abd4a: 9a02         	ldr	r2, [sp, #0x8]
700abd4c: 9805         	ldr	r0, [sp, #0x14]
700abd4e: 9001         	str	r0, [sp, #0x4]
700abd50: 9807         	ldr	r0, [sp, #0x1c]
700abd52: 4611         	mov	r1, r2
700abd54: f007 fdc4    	bl	0x700b38e0 <Udma_defaultVirtToPhyFxn> @ imm = #0x7b88
700abd58: 4602         	mov	r2, r0
700abd5a: 9801         	ldr	r0, [sp, #0x4]
700abd5c: 460b         	mov	r3, r1
700abd5e: f007 fd0f    	bl	0x700b3780 <CSL_udmapCppi5SetBufferAddr> @ imm = #0x7a1e
700abd62: 9805         	ldr	r0, [sp, #0x14]
700abd64: 9906         	ldr	r1, [sp, #0x18]
700abd66: f007 fd1b    	bl	0x700b37a0 <CSL_udmapCppi5SetBufferLen> @ imm = #0x7a36
700abd6a: 9a02         	ldr	r2, [sp, #0x8]
700abd6c: 9805         	ldr	r0, [sp, #0x14]
700abd6e: 9003         	str	r0, [sp, #0xc]
700abd70: 9807         	ldr	r0, [sp, #0x1c]
700abd72: 4611         	mov	r1, r2
700abd74: f007 fdb4    	bl	0x700b38e0 <Udma_defaultVirtToPhyFxn> @ imm = #0x7b68
700abd78: 4602         	mov	r2, r0
700abd7a: 9803         	ldr	r0, [sp, #0xc]
700abd7c: 460b         	mov	r3, r1
700abd7e: f007 fd1f    	bl	0x700b37c0 <CSL_udmapCppi5SetOrgBufferAddr> @ imm = #0x7a3e
700abd82: 9805         	ldr	r0, [sp, #0x14]
700abd84: 9906         	ldr	r1, [sp, #0x18]
700abd86: f007 fe63    	bl	0x700b3a50 <CSL_udmapCppi5SetOrgBufferLen> @ imm = #0x7cc6
700abd8a: 9808         	ldr	r0, [sp, #0x20]
700abd8c: 2130         	movs	r1, #0x30
700abd8e: 220a         	movs	r2, #0xa
700abd90: f008 ef30    	blx	0x700b4bf4 <CacheP_wb>  @ imm = #0x8e60
700abd94: b00a         	add	sp, #0x28
700abd96: bd80         	pop	{r7, pc}
		...

700abda0 <Udma_eventCheckUnRegister>:
700abda0: b580         	push	{r7, lr}
700abda2: b088         	sub	sp, #0x20
700abda4: 9007         	str	r0, [sp, #0x1c]
700abda6: 9106         	str	r1, [sp, #0x18]
700abda8: 2000         	movs	r0, #0x0
700abdaa: 9005         	str	r0, [sp, #0x14]
700abdac: 9806         	ldr	r0, [sp, #0x18]
700abdae: 3008         	adds	r0, #0x8
700abdb0: 9004         	str	r0, [sp, #0x10]
700abdb2: 9806         	ldr	r0, [sp, #0x18]
700abdb4: f8d0 0098    	ldr.w	r0, [r0, #0x98]
700abdb8: f64a 31cd    	movw	r1, #0xabcd
700abdbc: f6ca 31dc    	movt	r1, #0xabdc
700abdc0: 4288         	cmp	r0, r1
700abdc2: d004         	beq	0x700abdce <Udma_eventCheckUnRegister+0x2e> @ imm = #0x8
700abdc4: e7ff         	b	0x700abdc6 <Udma_eventCheckUnRegister+0x26> @ imm = #-0x2
700abdc6: f04f 30ff    	mov.w	r0, #0xffffffff
700abdca: 9005         	str	r0, [sp, #0x14]
700abdcc: e7ff         	b	0x700abdce <Udma_eventCheckUnRegister+0x2e> @ imm = #-0x2
700abdce: 9805         	ldr	r0, [sp, #0x14]
700abdd0: b968         	cbnz	r0, 0x700abdee <Udma_eventCheckUnRegister+0x4e> @ imm = #0x1a
700abdd2: e7ff         	b	0x700abdd4 <Udma_eventCheckUnRegister+0x34> @ imm = #-0x2
700abdd4: 9804         	ldr	r0, [sp, #0x10]
700abdd6: 6900         	ldr	r0, [r0, #0x10]
700abdd8: b940         	cbnz	r0, 0x700abdec <Udma_eventCheckUnRegister+0x4c> @ imm = #0x10
700abdda: e7ff         	b	0x700abddc <Udma_eventCheckUnRegister+0x3c> @ imm = #-0x2
700abddc: 9806         	ldr	r0, [sp, #0x18]
700abdde: 6dc0         	ldr	r0, [r0, #0x5c]
700abde0: b120         	cbz	r0, 0x700abdec <Udma_eventCheckUnRegister+0x4c> @ imm = #0x8
700abde2: e7ff         	b	0x700abde4 <Udma_eventCheckUnRegister+0x44> @ imm = #-0x2
700abde4: f04f 30ff    	mov.w	r0, #0xffffffff
700abde8: 9005         	str	r0, [sp, #0x14]
700abdea: e7ff         	b	0x700abdec <Udma_eventCheckUnRegister+0x4c> @ imm = #-0x2
700abdec: e7ff         	b	0x700abdee <Udma_eventCheckUnRegister+0x4e> @ imm = #-0x2
700abdee: 9805         	ldr	r0, [sp, #0x14]
700abdf0: bbb8         	cbnz	r0, 0x700abe62 <Udma_eventCheckUnRegister+0xc2> @ imm = #0x6e
700abdf2: e7ff         	b	0x700abdf4 <Udma_eventCheckUnRegister+0x54> @ imm = #-0x2
700abdf4: 9804         	ldr	r0, [sp, #0x10]
700abdf6: 6800         	ldr	r0, [r0]
700abdf8: 2801         	cmp	r0, #0x1
700abdfa: d00a         	beq	0x700abe12 <Udma_eventCheckUnRegister+0x72> @ imm = #0x14
700abdfc: e7ff         	b	0x700abdfe <Udma_eventCheckUnRegister+0x5e> @ imm = #-0x2
700abdfe: 9804         	ldr	r0, [sp, #0x10]
700abe00: 6800         	ldr	r0, [r0]
700abe02: 2806         	cmp	r0, #0x6
700abe04: d005         	beq	0x700abe12 <Udma_eventCheckUnRegister+0x72> @ imm = #0xa
700abe06: e7ff         	b	0x700abe08 <Udma_eventCheckUnRegister+0x68> @ imm = #-0x2
700abe08: 9804         	ldr	r0, [sp, #0x10]
700abe0a: 6800         	ldr	r0, [r0]
700abe0c: 2804         	cmp	r0, #0x4
700abe0e: d127         	bne	0x700abe60 <Udma_eventCheckUnRegister+0xc0> @ imm = #0x4e
700abe10: e7ff         	b	0x700abe12 <Udma_eventCheckUnRegister+0x72> @ imm = #-0x2
700abe12: 9804         	ldr	r0, [sp, #0x10]
700abe14: 6800         	ldr	r0, [r0]
700abe16: 2801         	cmp	r0, #0x1
700abe18: d005         	beq	0x700abe26 <Udma_eventCheckUnRegister+0x86> @ imm = #0xa
700abe1a: e7ff         	b	0x700abe1c <Udma_eventCheckUnRegister+0x7c> @ imm = #-0x2
700abe1c: 9804         	ldr	r0, [sp, #0x10]
700abe1e: 6800         	ldr	r0, [r0]
700abe20: 2806         	cmp	r0, #0x6
700abe22: d106         	bne	0x700abe32 <Udma_eventCheckUnRegister+0x92> @ imm = #0xc
700abe24: e7ff         	b	0x700abe26 <Udma_eventCheckUnRegister+0x86> @ imm = #-0x2
700abe26: 9804         	ldr	r0, [sp, #0x10]
700abe28: 6880         	ldr	r0, [r0, #0x8]
700abe2a: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700abe2e: 9003         	str	r0, [sp, #0xc]
700abe30: e003         	b	0x700abe3a <Udma_eventCheckUnRegister+0x9a> @ imm = #0x6
700abe32: 9804         	ldr	r0, [sp, #0x10]
700abe34: 68c0         	ldr	r0, [r0, #0xc]
700abe36: 9003         	str	r0, [sp, #0xc]
700abe38: e7ff         	b	0x700abe3a <Udma_eventCheckUnRegister+0x9a> @ imm = #-0x2
700abe3a: 9803         	ldr	r0, [sp, #0xc]
700abe3c: f007 f8a8    	bl	0x700b2f90 <Udma_ringGetForwardRingOcc> @ imm = #0x7150
700abe40: 9002         	str	r0, [sp, #0x8]
700abe42: 9803         	ldr	r0, [sp, #0xc]
700abe44: f007 f8bc    	bl	0x700b2fc0 <Udma_ringGetReverseRingOcc> @ imm = #0x7178
700abe48: 9001         	str	r0, [sp, #0x4]
700abe4a: 9802         	ldr	r0, [sp, #0x8]
700abe4c: b918         	cbnz	r0, 0x700abe56 <Udma_eventCheckUnRegister+0xb6> @ imm = #0x6
700abe4e: e7ff         	b	0x700abe50 <Udma_eventCheckUnRegister+0xb0> @ imm = #-0x2
700abe50: 9801         	ldr	r0, [sp, #0x4]
700abe52: b120         	cbz	r0, 0x700abe5e <Udma_eventCheckUnRegister+0xbe> @ imm = #0x8
700abe54: e7ff         	b	0x700abe56 <Udma_eventCheckUnRegister+0xb6> @ imm = #-0x2
700abe56: f04f 30ff    	mov.w	r0, #0xffffffff
700abe5a: 9005         	str	r0, [sp, #0x14]
700abe5c: e7ff         	b	0x700abe5e <Udma_eventCheckUnRegister+0xbe> @ imm = #-0x2
700abe5e: e7ff         	b	0x700abe60 <Udma_eventCheckUnRegister+0xc0> @ imm = #-0x2
700abe60: e7ff         	b	0x700abe62 <Udma_eventCheckUnRegister+0xc2> @ imm = #-0x2
700abe62: 9805         	ldr	r0, [sp, #0x14]
700abe64: b008         	add	sp, #0x20
700abe66: bd80         	pop	{r7, pc}
		...

700abe70 <Udma_ringFree>:
700abe70: b580         	push	{r7, lr}
700abe72: b086         	sub	sp, #0x18
700abe74: 9005         	str	r0, [sp, #0x14]
700abe76: 2000         	movs	r0, #0x0
700abe78: 9004         	str	r0, [sp, #0x10]
700abe7a: 9805         	ldr	r0, [sp, #0x14]
700abe7c: 9002         	str	r0, [sp, #0x8]
700abe7e: 9802         	ldr	r0, [sp, #0x8]
700abe80: b920         	cbnz	r0, 0x700abe8c <Udma_ringFree+0x1c> @ imm = #0x8
700abe82: e7ff         	b	0x700abe84 <Udma_ringFree+0x14> @ imm = #-0x2
700abe84: f06f 0001    	mvn	r0, #0x1
700abe88: 9004         	str	r0, [sp, #0x10]
700abe8a: e7ff         	b	0x700abe8c <Udma_ringFree+0x1c> @ imm = #-0x2
700abe8c: 9804         	ldr	r0, [sp, #0x10]
700abe8e: b970         	cbnz	r0, 0x700abeae <Udma_ringFree+0x3e> @ imm = #0x1c
700abe90: e7ff         	b	0x700abe92 <Udma_ringFree+0x22> @ imm = #-0x2
700abe92: 9802         	ldr	r0, [sp, #0x8]
700abe94: 6d80         	ldr	r0, [r0, #0x58]
700abe96: f64a 31cd    	movw	r1, #0xabcd
700abe9a: f6ca 31dc    	movt	r1, #0xabdc
700abe9e: 4288         	cmp	r0, r1
700abea0: d004         	beq	0x700abeac <Udma_ringFree+0x3c> @ imm = #0x8
700abea2: e7ff         	b	0x700abea4 <Udma_ringFree+0x34> @ imm = #-0x2
700abea4: f04f 30ff    	mov.w	r0, #0xffffffff
700abea8: 9004         	str	r0, [sp, #0x10]
700abeaa: e7ff         	b	0x700abeac <Udma_ringFree+0x3c> @ imm = #-0x2
700abeac: e7ff         	b	0x700abeae <Udma_ringFree+0x3e> @ imm = #-0x2
700abeae: 9804         	ldr	r0, [sp, #0x10]
700abeb0: b9a8         	cbnz	r0, 0x700abede <Udma_ringFree+0x6e> @ imm = #0x2a
700abeb2: e7ff         	b	0x700abeb4 <Udma_ringFree+0x44> @ imm = #-0x2
700abeb4: 9802         	ldr	r0, [sp, #0x8]
700abeb6: 6800         	ldr	r0, [r0]
700abeb8: 9003         	str	r0, [sp, #0xc]
700abeba: 9803         	ldr	r0, [sp, #0xc]
700abebc: b150         	cbz	r0, 0x700abed4 <Udma_ringFree+0x64> @ imm = #0x14
700abebe: e7ff         	b	0x700abec0 <Udma_ringFree+0x50> @ imm = #-0x2
700abec0: 9803         	ldr	r0, [sp, #0xc]
700abec2: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700abec6: f64a 31cd    	movw	r1, #0xabcd
700abeca: f6ca 31dc    	movt	r1, #0xabdc
700abece: 4288         	cmp	r0, r1
700abed0: d004         	beq	0x700abedc <Udma_ringFree+0x6c> @ imm = #0x8
700abed2: e7ff         	b	0x700abed4 <Udma_ringFree+0x64> @ imm = #-0x2
700abed4: f04f 30ff    	mov.w	r0, #0xffffffff
700abed8: 9004         	str	r0, [sp, #0x10]
700abeda: e7ff         	b	0x700abedc <Udma_ringFree+0x6c> @ imm = #-0x2
700abedc: e7ff         	b	0x700abede <Udma_ringFree+0x6e> @ imm = #-0x2
700abede: 9804         	ldr	r0, [sp, #0x10]
700abee0: bb38         	cbnz	r0, 0x700abf32 <Udma_ringFree+0xc2> @ imm = #0x4e
700abee2: e7ff         	b	0x700abee4 <Udma_ringFree+0x74> @ imm = #-0x2
700abee4: 9802         	ldr	r0, [sp, #0x8]
700abee6: 6dc0         	ldr	r0, [r0, #0x5c]
700abee8: 2104         	movs	r1, #0x4
700abeea: f6cf 71ff    	movt	r1, #0xffff
700abeee: 4288         	cmp	r0, r1
700abef0: d106         	bne	0x700abf00 <Udma_ringFree+0x90> @ imm = #0xc
700abef2: e7ff         	b	0x700abef4 <Udma_ringFree+0x84> @ imm = #-0x2
700abef4: 9802         	ldr	r0, [sp, #0x8]
700abef6: 8880         	ldrh	r0, [r0, #0x4]
700abef8: 9903         	ldr	r1, [sp, #0xc]
700abefa: f007 fe31    	bl	0x700b3b60 <Udma_rmFreeFreeRing> @ imm = #0x7c62
700abefe: e007         	b	0x700abf10 <Udma_ringFree+0xa0> @ imm = #0xe
700abf00: 9b02         	ldr	r3, [sp, #0x8]
700abf02: 8898         	ldrh	r0, [r3, #0x4]
700abf04: 9903         	ldr	r1, [sp, #0xc]
700abf06: 6dda         	ldr	r2, [r3, #0x5c]
700abf08: 6e1b         	ldr	r3, [r3, #0x60]
700abf0a: f002 fb91    	bl	0x700ae630 <Udma_rmFreeMappedRing> @ imm = #0x2722
700abf0e: e7ff         	b	0x700abf10 <Udma_ringFree+0xa0> @ imm = #-0x2
700abf10: 9902         	ldr	r1, [sp, #0x8]
700abf12: f64f 70ff    	movw	r0, #0xffff
700abf16: 8088         	strh	r0, [r1, #0x4]
700abf18: 9902         	ldr	r1, [sp, #0x8]
700abf1a: 2000         	movs	r0, #0x0
700abf1c: 9001         	str	r0, [sp, #0x4]
700abf1e: 6588         	str	r0, [r1, #0x58]
700abf20: 9803         	ldr	r0, [sp, #0xc]
700abf22: f8d0 15c8    	ldr.w	r1, [r0, #0x5c8]
700abf26: 9802         	ldr	r0, [sp, #0x8]
700abf28: 4788         	blx	r1
700abf2a: 9801         	ldr	r0, [sp, #0x4]
700abf2c: 9902         	ldr	r1, [sp, #0x8]
700abf2e: 6008         	str	r0, [r1]
700abf30: e7ff         	b	0x700abf32 <Udma_ringFree+0xc2> @ imm = #-0x2
700abf32: 9804         	ldr	r0, [sp, #0x10]
700abf34: b006         	add	sp, #0x18
700abf36: bd80         	pop	{r7, pc}
		...

700abf40 <UART_lld_writeIntr>:
700abf40: b580         	push	{r7, lr}
700abf42: b086         	sub	sp, #0x18
700abf44: 9005         	str	r0, [sp, #0x14]
700abf46: 9104         	str	r1, [sp, #0x10]
700abf48: 9203         	str	r2, [sp, #0xc]
700abf4a: 9302         	str	r3, [sp, #0x8]
700abf4c: 2000         	movs	r0, #0x0
700abf4e: 9001         	str	r0, [sp, #0x4]
700abf50: 9805         	ldr	r0, [sp, #0x14]
700abf52: 2800         	cmp	r0, #0x0
700abf54: d050         	beq	0x700abff8 <UART_lld_writeIntr+0xb8> @ imm = #0xa0
700abf56: e7ff         	b	0x700abf58 <UART_lld_writeIntr+0x18> @ imm = #-0x2
700abf58: 9805         	ldr	r0, [sp, #0x14]
700abf5a: 303c         	adds	r0, #0x3c
700abf5c: 9000         	str	r0, [sp]
700abf5e: 9800         	ldr	r0, [sp]
700abf60: 6800         	ldr	r0, [r0]
700abf62: b138         	cbz	r0, 0x700abf74 <UART_lld_writeIntr+0x34> @ imm = #0xe
700abf64: e7ff         	b	0x700abf66 <UART_lld_writeIntr+0x26> @ imm = #-0x2
700abf66: 9900         	ldr	r1, [sp]
700abf68: 2009         	movs	r0, #0x9
700abf6a: 60c8         	str	r0, [r1, #0xc]
700abf6c: f04f 30ff    	mov.w	r0, #0xffffffff
700abf70: 9001         	str	r0, [sp, #0x4]
700abf72: e040         	b	0x700abff6 <UART_lld_writeIntr+0xb6> @ imm = #0x80
700abf74: 9800         	ldr	r0, [sp]
700abf76: f006 ff33    	bl	0x700b2de0 <UART_lld_Transaction_init> @ imm = #0x6e66
700abf7a: 9802         	ldr	r0, [sp, #0x8]
700abf7c: b128         	cbz	r0, 0x700abf8a <UART_lld_writeIntr+0x4a> @ imm = #0xa
700abf7e: e7ff         	b	0x700abf80 <UART_lld_writeIntr+0x40> @ imm = #-0x2
700abf80: 9802         	ldr	r0, [sp, #0x8]
700abf82: 6800         	ldr	r0, [r0]
700abf84: 9900         	ldr	r1, [sp]
700abf86: 6108         	str	r0, [r1, #0x10]
700abf88: e003         	b	0x700abf92 <UART_lld_writeIntr+0x52> @ imm = #0x6
700abf8a: 9900         	ldr	r1, [sp]
700abf8c: 2000         	movs	r0, #0x0
700abf8e: 6108         	str	r0, [r1, #0x10]
700abf90: e7ff         	b	0x700abf92 <UART_lld_writeIntr+0x52> @ imm = #-0x2
700abf92: 9804         	ldr	r0, [sp, #0x10]
700abf94: 9900         	ldr	r1, [sp]
700abf96: 6008         	str	r0, [r1]
700abf98: 9803         	ldr	r0, [sp, #0xc]
700abf9a: 9900         	ldr	r1, [sp]
700abf9c: 6048         	str	r0, [r1, #0x4]
700abf9e: 9805         	ldr	r0, [sp, #0x14]
700abfa0: 6d40         	ldr	r0, [r0, #0x54]
700abfa2: 2801         	cmp	r0, #0x1
700abfa4: d105         	bne	0x700abfb2 <UART_lld_writeIntr+0x72> @ imm = #0xa
700abfa6: e7ff         	b	0x700abfa8 <UART_lld_writeIntr+0x68> @ imm = #-0x2
700abfa8: 9800         	ldr	r0, [sp]
700abfaa: f006 fc39    	bl	0x700b2820 <UART_checkTransaction> @ imm = #0x6872
700abfae: 9001         	str	r0, [sp, #0x4]
700abfb0: e003         	b	0x700abfba <UART_lld_writeIntr+0x7a> @ imm = #0x6
700abfb2: f06f 0003    	mvn	r0, #0x3
700abfb6: 9001         	str	r0, [sp, #0x4]
700abfb8: e7ff         	b	0x700abfba <UART_lld_writeIntr+0x7a> @ imm = #-0x2
700abfba: 9801         	ldr	r0, [sp, #0x4]
700abfbc: b9d0         	cbnz	r0, 0x700abff4 <UART_lld_writeIntr+0xb4> @ imm = #0x34
700abfbe: e7ff         	b	0x700abfc0 <UART_lld_writeIntr+0x80> @ imm = #-0x2
700abfc0: 9800         	ldr	r0, [sp]
700abfc2: 6800         	ldr	r0, [r0]
700abfc4: 9905         	ldr	r1, [sp, #0x14]
700abfc6: 6088         	str	r0, [r1, #0x8]
700abfc8: 9800         	ldr	r0, [sp]
700abfca: 6880         	ldr	r0, [r0, #0x8]
700abfcc: 9905         	ldr	r1, [sp, #0x14]
700abfce: 6448         	str	r0, [r1, #0x44]
700abfd0: 9905         	ldr	r1, [sp, #0x14]
700abfd2: 2000         	movs	r0, #0x0
700abfd4: 60c8         	str	r0, [r1, #0xc]
700abfd6: 9800         	ldr	r0, [sp]
700abfd8: 6840         	ldr	r0, [r0, #0x4]
700abfda: 9905         	ldr	r1, [sp, #0x14]
700abfdc: 6108         	str	r0, [r1, #0x10]
700abfde: 9905         	ldr	r1, [sp, #0x14]
700abfe0: 2002         	movs	r0, #0x2
700abfe2: 6548         	str	r0, [r1, #0x54]
700abfe4: 9805         	ldr	r0, [sp, #0x14]
700abfe6: f007 fa73    	bl	0x700b34d0 <UART_writeInterrupt> @ imm = #0x74e6
700abfea: 9001         	str	r0, [sp, #0x4]
700abfec: 9905         	ldr	r1, [sp, #0x14]
700abfee: 2001         	movs	r0, #0x1
700abff0: 6548         	str	r0, [r1, #0x54]
700abff2: e7ff         	b	0x700abff4 <UART_lld_writeIntr+0xb4> @ imm = #-0x2
700abff4: e7ff         	b	0x700abff6 <UART_lld_writeIntr+0xb6> @ imm = #-0x2
700abff6: e003         	b	0x700ac000 <UART_lld_writeIntr+0xc0> @ imm = #0x6
700abff8: f06f 0002    	mvn	r0, #0x2
700abffc: 9001         	str	r0, [sp, #0x4]
700abffe: e7ff         	b	0x700ac000 <UART_lld_writeIntr+0xc0> @ imm = #-0x2
700ac000: 9801         	ldr	r0, [sp, #0x4]
700ac002: b006         	add	sp, #0x18
700ac004: bd80         	pop	{r7, pc}
		...
700ac00e: 0000         	movs	r0, r0

700ac010 <Udma_eventUnRegister>:
700ac010: b580         	push	{r7, lr}
700ac012: b084         	sub	sp, #0x10
700ac014: 9003         	str	r0, [sp, #0xc]
700ac016: 2000         	movs	r0, #0x0
700ac018: 9002         	str	r0, [sp, #0x8]
700ac01a: 9803         	ldr	r0, [sp, #0xc]
700ac01c: b920         	cbnz	r0, 0x700ac028 <Udma_eventUnRegister+0x18> @ imm = #0x8
700ac01e: e7ff         	b	0x700ac020 <Udma_eventUnRegister+0x10> @ imm = #-0x2
700ac020: f06f 0001    	mvn	r0, #0x1
700ac024: 9002         	str	r0, [sp, #0x8]
700ac026: e7ff         	b	0x700ac028 <Udma_eventUnRegister+0x18> @ imm = #-0x2
700ac028: 9802         	ldr	r0, [sp, #0x8]
700ac02a: b9b8         	cbnz	r0, 0x700ac05c <Udma_eventUnRegister+0x4c> @ imm = #0x2e
700ac02c: e7ff         	b	0x700ac02e <Udma_eventUnRegister+0x1e> @ imm = #-0x2
700ac02e: 9803         	ldr	r0, [sp, #0xc]
700ac030: 9000         	str	r0, [sp]
700ac032: 9800         	ldr	r0, [sp]
700ac034: 6800         	ldr	r0, [r0]
700ac036: 9001         	str	r0, [sp, #0x4]
700ac038: 9801         	ldr	r0, [sp, #0x4]
700ac03a: b150         	cbz	r0, 0x700ac052 <Udma_eventUnRegister+0x42> @ imm = #0x14
700ac03c: e7ff         	b	0x700ac03e <Udma_eventUnRegister+0x2e> @ imm = #-0x2
700ac03e: 9801         	ldr	r0, [sp, #0x4]
700ac040: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700ac044: f64a 31cd    	movw	r1, #0xabcd
700ac048: f6ca 31dc    	movt	r1, #0xabdc
700ac04c: 4288         	cmp	r0, r1
700ac04e: d004         	beq	0x700ac05a <Udma_eventUnRegister+0x4a> @ imm = #0x8
700ac050: e7ff         	b	0x700ac052 <Udma_eventUnRegister+0x42> @ imm = #-0x2
700ac052: f04f 30ff    	mov.w	r0, #0xffffffff
700ac056: 9002         	str	r0, [sp, #0x8]
700ac058: e7ff         	b	0x700ac05a <Udma_eventUnRegister+0x4a> @ imm = #-0x2
700ac05a: e7ff         	b	0x700ac05c <Udma_eventUnRegister+0x4c> @ imm = #-0x2
700ac05c: 9802         	ldr	r0, [sp, #0x8]
700ac05e: bbb8         	cbnz	r0, 0x700ac0d0 <Udma_eventUnRegister+0xc0> @ imm = #0x6e
700ac060: e7ff         	b	0x700ac062 <Udma_eventUnRegister+0x52> @ imm = #-0x2
700ac062: 9801         	ldr	r0, [sp, #0x4]
700ac064: 6800         	ldr	r0, [r0]
700ac066: b130         	cbz	r0, 0x700ac076 <Udma_eventUnRegister+0x66> @ imm = #0xc
700ac068: e7ff         	b	0x700ac06a <Udma_eventUnRegister+0x5a> @ imm = #-0x2
700ac06a: 9800         	ldr	r0, [sp]
700ac06c: 6880         	ldr	r0, [r0, #0x8]
700ac06e: 2802         	cmp	r0, #0x2
700ac070: d101         	bne	0x700ac076 <Udma_eventUnRegister+0x66> @ imm = #0x2
700ac072: e7ff         	b	0x700ac074 <Udma_eventUnRegister+0x64> @ imm = #-0x2
700ac074: e02b         	b	0x700ac0ce <Udma_eventUnRegister+0xbe> @ imm = #0x56
700ac076: 9801         	ldr	r0, [sp, #0x4]
700ac078: 9900         	ldr	r1, [sp]
700ac07a: f7ff fe91    	bl	0x700abda0 <Udma_eventCheckUnRegister> @ imm = #-0x2de
700ac07e: 9002         	str	r0, [sp, #0x8]
700ac080: 9802         	ldr	r0, [sp, #0x8]
700ac082: bb18         	cbnz	r0, 0x700ac0cc <Udma_eventUnRegister+0xbc> @ imm = #0x46
700ac084: e7ff         	b	0x700ac086 <Udma_eventUnRegister+0x76> @ imm = #-0x2
700ac086: 9800         	ldr	r0, [sp]
700ac088: 6e40         	ldr	r0, [r0, #0x64]
700ac08a: b128         	cbz	r0, 0x700ac098 <Udma_eventUnRegister+0x88> @ imm = #0xa
700ac08c: e7ff         	b	0x700ac08e <Udma_eventUnRegister+0x7e> @ imm = #-0x2
700ac08e: 9800         	ldr	r0, [sp]
700ac090: 6d80         	ldr	r0, [r0, #0x58]
700ac092: f007 fe55    	bl	0x700b3d40 <HwiP_disableInt> @ imm = #0x7caa
700ac096: e7ff         	b	0x700ac098 <Udma_eventUnRegister+0x88> @ imm = #-0x2
700ac098: 9801         	ldr	r0, [sp, #0x4]
700ac09a: 9900         	ldr	r1, [sp]
700ac09c: f7f5 fe50    	bl	0x700a1d40 <Udma_eventReset> @ imm = #-0xa360
700ac0a0: 9002         	str	r0, [sp, #0x8]
700ac0a2: 9802         	ldr	r0, [sp, #0x8]
700ac0a4: b108         	cbz	r0, 0x700ac0aa <Udma_eventUnRegister+0x9a> @ imm = #0x2
700ac0a6: e7ff         	b	0x700ac0a8 <Udma_eventUnRegister+0x98> @ imm = #-0x2
700ac0a8: e7ff         	b	0x700ac0aa <Udma_eventUnRegister+0x9a> @ imm = #-0x2
700ac0aa: 9801         	ldr	r0, [sp, #0x4]
700ac0ac: 9900         	ldr	r1, [sp]
700ac0ae: f7fe fd57    	bl	0x700aab60 <Udma_eventFreeResource> @ imm = #-0x1552
700ac0b2: 9900         	ldr	r1, [sp]
700ac0b4: 2000         	movs	r0, #0x0
700ac0b6: f8c1 0098    	str.w	r0, [r1, #0x98]
700ac0ba: 9900         	ldr	r1, [sp]
700ac0bc: f8c1 0090    	str.w	r0, [r1, #0x90]
700ac0c0: 9900         	ldr	r1, [sp]
700ac0c2: f8c1 0094    	str.w	r0, [r1, #0x94]
700ac0c6: 9900         	ldr	r1, [sp]
700ac0c8: 6008         	str	r0, [r1]
700ac0ca: e7ff         	b	0x700ac0cc <Udma_eventUnRegister+0xbc> @ imm = #-0x2
700ac0cc: e7ff         	b	0x700ac0ce <Udma_eventUnRegister+0xbe> @ imm = #-0x2
700ac0ce: e7ff         	b	0x700ac0d0 <Udma_eventUnRegister+0xc0> @ imm = #-0x2
700ac0d0: 9802         	ldr	r0, [sp, #0x8]
700ac0d2: b004         	add	sp, #0x10
700ac0d4: bd80         	pop	{r7, pc}
		...
700ac0de: 0000         	movs	r0, r0

700ac0e0 <Sciclient_rmIrqIsVintRouteSet>:
700ac0e0: b580         	push	{r7, lr}
700ac0e2: b088         	sub	sp, #0x20
700ac0e4: 9007         	str	r0, [sp, #0x1c]
700ac0e6: 9106         	str	r1, [sp, #0x18]
700ac0e8: 2000         	movs	r0, #0x0
700ac0ea: f88d 0007    	strb.w	r0, [sp, #0x7]
700ac0ee: 9906         	ldr	r1, [sp, #0x18]
700ac0f0: 7008         	strb	r0, [r1]
700ac0f2: 9807         	ldr	r0, [sp, #0x1c]
700ac0f4: 8a00         	ldrh	r0, [r0, #0x10]
700ac0f6: a903         	add	r1, sp, #0xc
700ac0f8: f7fe fe9a    	bl	0x700aae30 <Sciclient_rmIrqGetNode> @ imm = #-0x12cc
700ac0fc: 9005         	str	r0, [sp, #0x14]
700ac0fe: 9805         	ldr	r0, [sp, #0x14]
700ac100: bb90         	cbnz	r0, 0x700ac168 <Sciclient_rmIrqIsVintRouteSet+0x88> @ imm = #0x64
700ac102: e7ff         	b	0x700ac104 <Sciclient_rmIrqIsVintRouteSet+0x24> @ imm = #-0x2
700ac104: 2000         	movs	r0, #0x0
700ac106: f8ad 0012    	strh.w	r0, [sp, #0x12]
700ac10a: e7ff         	b	0x700ac10c <Sciclient_rmIrqIsVintRouteSet+0x2c> @ imm = #-0x2
700ac10c: f8bd 0012    	ldrh.w	r0, [sp, #0x12]
700ac110: 9903         	ldr	r1, [sp, #0xc]
700ac112: 8849         	ldrh	r1, [r1, #0x2]
700ac114: 4288         	cmp	r0, r1
700ac116: da26         	bge	0x700ac166 <Sciclient_rmIrqIsVintRouteSet+0x86> @ imm = #0x4c
700ac118: e7ff         	b	0x700ac11a <Sciclient_rmIrqIsVintRouteSet+0x3a> @ imm = #-0x2
700ac11a: 9803         	ldr	r0, [sp, #0xc]
700ac11c: f8bd 1012    	ldrh.w	r1, [sp, #0x12]
700ac120: aa02         	add	r2, sp, #0x8
700ac122: f005 fe85    	bl	0x700b1e30 <Sciclient_rmIrqGetNodeItf> @ imm = #0x5d0a
700ac126: 9005         	str	r0, [sp, #0x14]
700ac128: 9805         	ldr	r0, [sp, #0x14]
700ac12a: b108         	cbz	r0, 0x700ac130 <Sciclient_rmIrqIsVintRouteSet+0x50> @ imm = #0x2
700ac12c: e7ff         	b	0x700ac12e <Sciclient_rmIrqIsVintRouteSet+0x4e> @ imm = #-0x2
700ac12e: e01a         	b	0x700ac166 <Sciclient_rmIrqIsVintRouteSet+0x86> @ imm = #0x34
700ac130: 9807         	ldr	r0, [sp, #0x1c]
700ac132: 8a40         	ldrh	r0, [r0, #0x12]
700ac134: 9902         	ldr	r1, [sp, #0x8]
700ac136: 8809         	ldrh	r1, [r1]
700ac138: 4288         	cmp	r0, r1
700ac13a: db0d         	blt	0x700ac158 <Sciclient_rmIrqIsVintRouteSet+0x78> @ imm = #0x1a
700ac13c: e7ff         	b	0x700ac13e <Sciclient_rmIrqIsVintRouteSet+0x5e> @ imm = #-0x2
700ac13e: 9807         	ldr	r0, [sp, #0x1c]
700ac140: 8a40         	ldrh	r0, [r0, #0x12]
700ac142: 9a02         	ldr	r2, [sp, #0x8]
700ac144: 8811         	ldrh	r1, [r2]
700ac146: 8892         	ldrh	r2, [r2, #0x4]
700ac148: 4411         	add	r1, r2
700ac14a: 4288         	cmp	r0, r1
700ac14c: da04         	bge	0x700ac158 <Sciclient_rmIrqIsVintRouteSet+0x78> @ imm = #0x8
700ac14e: e7ff         	b	0x700ac150 <Sciclient_rmIrqIsVintRouteSet+0x70> @ imm = #-0x2
700ac150: 2001         	movs	r0, #0x1
700ac152: f88d 0007    	strb.w	r0, [sp, #0x7]
700ac156: e006         	b	0x700ac166 <Sciclient_rmIrqIsVintRouteSet+0x86> @ imm = #0xc
700ac158: e7ff         	b	0x700ac15a <Sciclient_rmIrqIsVintRouteSet+0x7a> @ imm = #-0x2
700ac15a: f8bd 0012    	ldrh.w	r0, [sp, #0x12]
700ac15e: 3001         	adds	r0, #0x1
700ac160: f8ad 0012    	strh.w	r0, [sp, #0x12]
700ac164: e7d2         	b	0x700ac10c <Sciclient_rmIrqIsVintRouteSet+0x2c> @ imm = #-0x5c
700ac166: e7ff         	b	0x700ac168 <Sciclient_rmIrqIsVintRouteSet+0x88> @ imm = #-0x2
700ac168: f89d 0007    	ldrb.w	r0, [sp, #0x7]
700ac16c: 07c0         	lsls	r0, r0, #0x1f
700ac16e: b1b0         	cbz	r0, 0x700ac19e <Sciclient_rmIrqIsVintRouteSet+0xbe> @ imm = #0x2c
700ac170: e7ff         	b	0x700ac172 <Sciclient_rmIrqIsVintRouteSet+0x92> @ imm = #-0x2
700ac172: 9a02         	ldr	r2, [sp, #0x8]
700ac174: 8850         	ldrh	r0, [r2, #0x2]
700ac176: 9907         	ldr	r1, [sp, #0x1c]
700ac178: 8a49         	ldrh	r1, [r1, #0x12]
700ac17a: 8812         	ldrh	r2, [r2]
700ac17c: 1a89         	subs	r1, r1, r2
700ac17e: 4408         	add	r0, r1
700ac180: f8ad 0004    	strh.w	r0, [sp, #0x4]
700ac184: 9802         	ldr	r0, [sp, #0x8]
700ac186: 88c0         	ldrh	r0, [r0, #0x6]
700ac188: f8bd 1004    	ldrh.w	r1, [sp, #0x4]
700ac18c: f7ff f818    	bl	0x700ab1c0 <Sciclient_rmIrInpIsFree> @ imm = #-0xfd0
700ac190: b120         	cbz	r0, 0x700ac19c <Sciclient_rmIrqIsVintRouteSet+0xbc> @ imm = #0x8
700ac192: e7ff         	b	0x700ac194 <Sciclient_rmIrqIsVintRouteSet+0xb4> @ imm = #-0x2
700ac194: 9906         	ldr	r1, [sp, #0x18]
700ac196: 2001         	movs	r0, #0x1
700ac198: 7008         	strb	r0, [r1]
700ac19a: e7ff         	b	0x700ac19c <Sciclient_rmIrqIsVintRouteSet+0xbc> @ imm = #-0x2
700ac19c: e7ff         	b	0x700ac19e <Sciclient_rmIrqIsVintRouteSet+0xbe> @ imm = #-0x2
700ac19e: 9805         	ldr	r0, [sp, #0x14]
700ac1a0: b008         	add	sp, #0x20
700ac1a2: bd80         	pop	{r7, pc}
		...

700ac1b0 <UART_flushTxFifo>:
700ac1b0: b580         	push	{r7, lr}
700ac1b2: b08a         	sub	sp, #0x28
700ac1b4: 9009         	str	r0, [sp, #0x24]
700ac1b6: f640 30b8    	movw	r0, #0xbb8
700ac1ba: 9003         	str	r0, [sp, #0xc]
700ac1bc: 2000         	movs	r0, #0x0
700ac1be: 9002         	str	r0, [sp, #0x8]
700ac1c0: 9809         	ldr	r0, [sp, #0x24]
700ac1c2: 9008         	str	r0, [sp, #0x20]
700ac1c4: 9808         	ldr	r0, [sp, #0x20]
700ac1c6: 2800         	cmp	r0, #0x0
700ac1c8: d052         	beq	0x700ac270 <UART_flushTxFifo+0xc0> @ imm = #0xa4
700ac1ca: e7ff         	b	0x700ac1cc <UART_flushTxFifo+0x1c> @ imm = #-0x2
700ac1cc: 9808         	ldr	r0, [sp, #0x20]
700ac1ce: 6800         	ldr	r0, [r0]
700ac1d0: 9007         	str	r0, [sp, #0x1c]
700ac1d2: 9807         	ldr	r0, [sp, #0x1c]
700ac1d4: 2800         	cmp	r0, #0x0
700ac1d6: bf18         	it	ne
700ac1d8: 2001         	movne	r0, #0x1
700ac1da: f246 015c    	movw	r1, #0x605c
700ac1de: f2c7 010b    	movt	r1, #0x700b
700ac1e2: 466a         	mov	r2, sp
700ac1e4: 6011         	str	r1, [r2]
700ac1e6: f246 016e    	movw	r1, #0x606e
700ac1ea: f2c7 010b    	movt	r1, #0x700b
700ac1ee: f246 0280    	movw	r2, #0x6080
700ac1f2: f2c7 020b    	movt	r2, #0x700b
700ac1f6: f240 3357    	movw	r3, #0x357
700ac1fa: f003 f8a1    	bl	0x700af340 <_DebugP_assert> @ imm = #0x3142
700ac1fe: f007 fcd7    	bl	0x700b3bb0 <ClockP_getTicks> @ imm = #0x79ae
700ac202: 9005         	str	r0, [sp, #0x14]
700ac204: e7ff         	b	0x700ac206 <UART_flushTxFifo+0x56> @ imm = #-0x2
700ac206: 9802         	ldr	r0, [sp, #0x8]
700ac208: b9d8         	cbnz	r0, 0x700ac242 <UART_flushTxFifo+0x92> @ imm = #0x36
700ac20a: e7ff         	b	0x700ac20c <UART_flushTxFifo+0x5c> @ imm = #-0x2
700ac20c: 9807         	ldr	r0, [sp, #0x1c]
700ac20e: 6800         	ldr	r0, [r0]
700ac210: f005 ffe6    	bl	0x700b21e0 <UART_spaceAvail> @ imm = #0x5fcc
700ac214: 9006         	str	r0, [sp, #0x18]
700ac216: 9806         	ldr	r0, [sp, #0x18]
700ac218: 2801         	cmp	r0, #0x1
700ac21a: d101         	bne	0x700ac220 <UART_flushTxFifo+0x70> @ imm = #0x2
700ac21c: e7ff         	b	0x700ac21e <UART_flushTxFifo+0x6e> @ imm = #-0x2
700ac21e: e010         	b	0x700ac242 <UART_flushTxFifo+0x92> @ imm = #0x20
700ac220: f007 fcc6    	bl	0x700b3bb0 <ClockP_getTicks> @ imm = #0x798c
700ac224: 9905         	ldr	r1, [sp, #0x14]
700ac226: 1a40         	subs	r0, r0, r1
700ac228: 9004         	str	r0, [sp, #0x10]
700ac22a: 9804         	ldr	r0, [sp, #0x10]
700ac22c: 9903         	ldr	r1, [sp, #0xc]
700ac22e: 4288         	cmp	r0, r1
700ac230: d303         	blo	0x700ac23a <UART_flushTxFifo+0x8a> @ imm = #0x6
700ac232: e7ff         	b	0x700ac234 <UART_flushTxFifo+0x84> @ imm = #-0x2
700ac234: 2001         	movs	r0, #0x1
700ac236: 9002         	str	r0, [sp, #0x8]
700ac238: e002         	b	0x700ac240 <UART_flushTxFifo+0x90> @ imm = #0x4
700ac23a: f007 fcc1    	bl	0x700b3bc0 <TaskP_yield> @ imm = #0x7982
700ac23e: e7ff         	b	0x700ac240 <UART_flushTxFifo+0x90> @ imm = #-0x2
700ac240: e7e1         	b	0x700ac206 <UART_flushTxFifo+0x56> @ imm = #-0x3e
700ac242: 9802         	ldr	r0, [sp, #0x8]
700ac244: fab0 f080    	clz	r0, r0
700ac248: 0940         	lsrs	r0, r0, #0x5
700ac24a: f645 61ff    	movw	r1, #0x5eff
700ac24e: f2c7 010b    	movt	r1, #0x700b
700ac252: 466a         	mov	r2, sp
700ac254: 6011         	str	r1, [r2]
700ac256: f246 016e    	movw	r1, #0x606e
700ac25a: f2c7 010b    	movt	r1, #0x700b
700ac25e: f246 0280    	movw	r2, #0x6080
700ac262: f2c7 020b    	movt	r2, #0x700b
700ac266: f240 3371    	movw	r3, #0x371
700ac26a: f003 f869    	bl	0x700af340 <_DebugP_assert> @ imm = #0x30d2
700ac26e: e7ff         	b	0x700ac270 <UART_flushTxFifo+0xc0> @ imm = #-0x2
700ac270: b00a         	add	sp, #0x28
700ac272: bd80         	pop	{r7, pc}
		...

700ac280 <Udma_chClose>:
700ac280: b580         	push	{r7, lr}
700ac282: b084         	sub	sp, #0x10
700ac284: 9003         	str	r0, [sp, #0xc]
700ac286: 2000         	movs	r0, #0x0
700ac288: 9002         	str	r0, [sp, #0x8]
700ac28a: 9803         	ldr	r0, [sp, #0xc]
700ac28c: 9000         	str	r0, [sp]
700ac28e: 9800         	ldr	r0, [sp]
700ac290: b150         	cbz	r0, 0x700ac2a8 <Udma_chClose+0x28> @ imm = #0x14
700ac292: e7ff         	b	0x700ac294 <Udma_chClose+0x14> @ imm = #-0x2
700ac294: 9800         	ldr	r0, [sp]
700ac296: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700ac29a: f64a 31cd    	movw	r1, #0xabcd
700ac29e: f6ca 31dc    	movt	r1, #0xabdc
700ac2a2: 4288         	cmp	r0, r1
700ac2a4: d004         	beq	0x700ac2b0 <Udma_chClose+0x30> @ imm = #0x8
700ac2a6: e7ff         	b	0x700ac2a8 <Udma_chClose+0x28> @ imm = #-0x2
700ac2a8: f06f 0001    	mvn	r0, #0x1
700ac2ac: 9002         	str	r0, [sp, #0x8]
700ac2ae: e7ff         	b	0x700ac2b0 <Udma_chClose+0x30> @ imm = #-0x2
700ac2b0: 9802         	ldr	r0, [sp, #0x8]
700ac2b2: b9a8         	cbnz	r0, 0x700ac2e0 <Udma_chClose+0x60> @ imm = #0x2a
700ac2b4: e7ff         	b	0x700ac2b6 <Udma_chClose+0x36> @ imm = #-0x2
700ac2b6: 9800         	ldr	r0, [sp]
700ac2b8: 6e80         	ldr	r0, [r0, #0x68]
700ac2ba: 9001         	str	r0, [sp, #0x4]
700ac2bc: 9801         	ldr	r0, [sp, #0x4]
700ac2be: b150         	cbz	r0, 0x700ac2d6 <Udma_chClose+0x56> @ imm = #0x14
700ac2c0: e7ff         	b	0x700ac2c2 <Udma_chClose+0x42> @ imm = #-0x2
700ac2c2: 9801         	ldr	r0, [sp, #0x4]
700ac2c4: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700ac2c8: f64a 31cd    	movw	r1, #0xabcd
700ac2cc: f6ca 31dc    	movt	r1, #0xabdc
700ac2d0: 4288         	cmp	r0, r1
700ac2d2: d004         	beq	0x700ac2de <Udma_chClose+0x5e> @ imm = #0x8
700ac2d4: e7ff         	b	0x700ac2d6 <Udma_chClose+0x56> @ imm = #-0x2
700ac2d6: f04f 30ff    	mov.w	r0, #0xffffffff
700ac2da: 9002         	str	r0, [sp, #0x8]
700ac2dc: e7ff         	b	0x700ac2de <Udma_chClose+0x5e> @ imm = #-0x2
700ac2de: e7ff         	b	0x700ac2e0 <Udma_chClose+0x60> @ imm = #-0x2
700ac2e0: 9802         	ldr	r0, [sp, #0x8]
700ac2e2: b958         	cbnz	r0, 0x700ac2fc <Udma_chClose+0x7c> @ imm = #0x16
700ac2e4: e7ff         	b	0x700ac2e6 <Udma_chClose+0x66> @ imm = #-0x2
700ac2e6: 9800         	ldr	r0, [sp]
700ac2e8: f8d0 0248    	ldr.w	r0, [r0, #0x248]
700ac2ec: 2801         	cmp	r0, #0x1
700ac2ee: d104         	bne	0x700ac2fa <Udma_chClose+0x7a> @ imm = #0x8
700ac2f0: e7ff         	b	0x700ac2f2 <Udma_chClose+0x72> @ imm = #-0x2
700ac2f2: f04f 30ff    	mov.w	r0, #0xffffffff
700ac2f6: 9002         	str	r0, [sp, #0x8]
700ac2f8: e7ff         	b	0x700ac2fa <Udma_chClose+0x7a> @ imm = #-0x2
700ac2fa: e7ff         	b	0x700ac2fc <Udma_chClose+0x7c> @ imm = #-0x2
700ac2fc: 9802         	ldr	r0, [sp, #0x8]
700ac2fe: b9e8         	cbnz	r0, 0x700ac33c <Udma_chClose+0xbc> @ imm = #0x3a
700ac300: e7ff         	b	0x700ac302 <Udma_chClose+0x82> @ imm = #-0x2
700ac302: 9800         	ldr	r0, [sp]
700ac304: f002 fe54    	bl	0x700aefb0 <Udma_chUnpair> @ imm = #0x2ca8
700ac308: 9002         	str	r0, [sp, #0x8]
700ac30a: 9802         	ldr	r0, [sp, #0x8]
700ac30c: b108         	cbz	r0, 0x700ac312 <Udma_chClose+0x92> @ imm = #0x2
700ac30e: e7ff         	b	0x700ac310 <Udma_chClose+0x90> @ imm = #-0x2
700ac310: e7ff         	b	0x700ac312 <Udma_chClose+0x92> @ imm = #-0x2
700ac312: 9800         	ldr	r0, [sp]
700ac314: f7f8 f9c4    	bl	0x700a46a0 <Udma_chFreeResource> @ imm = #-0x7c78
700ac318: 4601         	mov	r1, r0
700ac31a: 9802         	ldr	r0, [sp, #0x8]
700ac31c: 4408         	add	r0, r1
700ac31e: 9002         	str	r0, [sp, #0x8]
700ac320: 9802         	ldr	r0, [sp, #0x8]
700ac322: b108         	cbz	r0, 0x700ac328 <Udma_chClose+0xa8> @ imm = #0x2
700ac324: e7ff         	b	0x700ac326 <Udma_chClose+0xa6> @ imm = #-0x2
700ac326: e7ff         	b	0x700ac328 <Udma_chClose+0xa8> @ imm = #-0x2
700ac328: 9800         	ldr	r0, [sp]
700ac32a: f44f 7114    	mov.w	r1, #0x250
700ac32e: f7f3 e882    	blx	0x7009f434 <__aeabi_memclr8> @ imm = #-0xcefc
700ac332: 9900         	ldr	r1, [sp]
700ac334: 2000         	movs	r0, #0x0
700ac336: f8c1 0244    	str.w	r0, [r1, #0x244]
700ac33a: e7ff         	b	0x700ac33c <Udma_chClose+0xbc> @ imm = #-0x2
700ac33c: 9802         	ldr	r0, [sp, #0x8]
700ac33e: b004         	add	sp, #0x10
700ac340: bd80         	pop	{r7, pc}
		...
700ac34e: 0000         	movs	r0, r0

700ac350 <CSL_bcdmaChanOpAccessRemotePeerReg>:
700ac350: b580         	push	{r7, lr}
700ac352: b08a         	sub	sp, #0x28
700ac354: 4684         	mov	r12, r0
700ac356: 980c         	ldr	r0, [sp, #0x30]
700ac358: f8cd c024    	str.w	r12, [sp, #0x24]
700ac35c: 9108         	str	r1, [sp, #0x20]
700ac35e: 9207         	str	r2, [sp, #0x1c]
700ac360: 9306         	str	r3, [sp, #0x18]
700ac362: f88d 0017    	strb.w	r0, [sp, #0x17]
700ac366: 2000         	movs	r0, #0x0
700ac368: 9004         	str	r0, [sp, #0x10]
700ac36a: 9806         	ldr	r0, [sp, #0x18]
700ac36c: b920         	cbnz	r0, 0x700ac378 <CSL_bcdmaChanOpAccessRemotePeerReg+0x28> @ imm = #0x8
700ac36e: e7ff         	b	0x700ac370 <CSL_bcdmaChanOpAccessRemotePeerReg+0x20> @ imm = #-0x2
700ac370: f06f 0001    	mvn	r0, #0x1
700ac374: 9004         	str	r0, [sp, #0x10]
700ac376: e048         	b	0x700ac40a <CSL_bcdmaChanOpAccessRemotePeerReg+0xba> @ imm = #0x90
700ac378: 2000         	movs	r0, #0x0
700ac37a: 9003         	str	r0, [sp, #0xc]
700ac37c: 9808         	ldr	r0, [sp, #0x20]
700ac37e: 9001         	str	r0, [sp, #0x4]
700ac380: 2801         	cmp	r0, #0x1
700ac382: d004         	beq	0x700ac38e <CSL_bcdmaChanOpAccessRemotePeerReg+0x3e> @ imm = #0x8
700ac384: e7ff         	b	0x700ac386 <CSL_bcdmaChanOpAccessRemotePeerReg+0x36> @ imm = #-0x2
700ac386: 9801         	ldr	r0, [sp, #0x4]
700ac388: 2802         	cmp	r0, #0x2
700ac38a: d009         	beq	0x700ac3a0 <CSL_bcdmaChanOpAccessRemotePeerReg+0x50> @ imm = #0x12
700ac38c: e011         	b	0x700ac3b2 <CSL_bcdmaChanOpAccessRemotePeerReg+0x62> @ imm = #0x22
700ac38e: 9809         	ldr	r0, [sp, #0x24]
700ac390: 6900         	ldr	r0, [r0, #0x10]
700ac392: 9907         	ldr	r1, [sp, #0x1c]
700ac394: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ac398: f500 7000    	add.w	r0, r0, #0x200
700ac39c: 9003         	str	r0, [sp, #0xc]
700ac39e: e00c         	b	0x700ac3ba <CSL_bcdmaChanOpAccessRemotePeerReg+0x6a> @ imm = #0x18
700ac3a0: 9809         	ldr	r0, [sp, #0x24]
700ac3a2: 6980         	ldr	r0, [r0, #0x18]
700ac3a4: 9907         	ldr	r1, [sp, #0x1c]
700ac3a6: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ac3aa: f500 7000    	add.w	r0, r0, #0x200
700ac3ae: 9003         	str	r0, [sp, #0xc]
700ac3b0: e003         	b	0x700ac3ba <CSL_bcdmaChanOpAccessRemotePeerReg+0x6a> @ imm = #0x6
700ac3b2: f06f 0001    	mvn	r0, #0x1
700ac3b6: 9004         	str	r0, [sp, #0x10]
700ac3b8: e7ff         	b	0x700ac3ba <CSL_bcdmaChanOpAccessRemotePeerReg+0x6a> @ imm = #-0x2
700ac3ba: 9803         	ldr	r0, [sp, #0xc]
700ac3bc: b320         	cbz	r0, 0x700ac408 <CSL_bcdmaChanOpAccessRemotePeerReg+0xb8> @ imm = #0x48
700ac3be: e7ff         	b	0x700ac3c0 <CSL_bcdmaChanOpAccessRemotePeerReg+0x70> @ imm = #-0x2
700ac3c0: 9806         	ldr	r0, [sp, #0x18]
700ac3c2: 9002         	str	r0, [sp, #0x8]
700ac3c4: 9802         	ldr	r0, [sp, #0x8]
700ac3c6: 6800         	ldr	r0, [r0]
700ac3c8: 2810         	cmp	r0, #0x10
700ac3ca: d304         	blo	0x700ac3d6 <CSL_bcdmaChanOpAccessRemotePeerReg+0x86> @ imm = #0x8
700ac3cc: e7ff         	b	0x700ac3ce <CSL_bcdmaChanOpAccessRemotePeerReg+0x7e> @ imm = #-0x2
700ac3ce: f06f 0002    	mvn	r0, #0x2
700ac3d2: 9004         	str	r0, [sp, #0x10]
700ac3d4: e017         	b	0x700ac406 <CSL_bcdmaChanOpAccessRemotePeerReg+0xb6> @ imm = #0x2e
700ac3d6: 9802         	ldr	r0, [sp, #0x8]
700ac3d8: 6801         	ldr	r1, [r0]
700ac3da: 9803         	ldr	r0, [sp, #0xc]
700ac3dc: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ac3e0: 9003         	str	r0, [sp, #0xc]
700ac3e2: f89d 0017    	ldrb.w	r0, [sp, #0x17]
700ac3e6: 07c0         	lsls	r0, r0, #0x1f
700ac3e8: b130         	cbz	r0, 0x700ac3f8 <CSL_bcdmaChanOpAccessRemotePeerReg+0xa8> @ imm = #0xc
700ac3ea: e7ff         	b	0x700ac3ec <CSL_bcdmaChanOpAccessRemotePeerReg+0x9c> @ imm = #-0x2
700ac3ec: 9803         	ldr	r0, [sp, #0xc]
700ac3ee: f007 fb6f    	bl	0x700b3ad0 <CSL_REG32_RD_RAW> @ imm = #0x76de
700ac3f2: 9902         	ldr	r1, [sp, #0x8]
700ac3f4: 6048         	str	r0, [r1, #0x4]
700ac3f6: e005         	b	0x700ac404 <CSL_bcdmaChanOpAccessRemotePeerReg+0xb4> @ imm = #0xa
700ac3f8: 9803         	ldr	r0, [sp, #0xc]
700ac3fa: 9902         	ldr	r1, [sp, #0x8]
700ac3fc: 6849         	ldr	r1, [r1, #0x4]
700ac3fe: f007 faef    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0x75de
700ac402: e7ff         	b	0x700ac404 <CSL_bcdmaChanOpAccessRemotePeerReg+0xb4> @ imm = #-0x2
700ac404: e7ff         	b	0x700ac406 <CSL_bcdmaChanOpAccessRemotePeerReg+0xb6> @ imm = #-0x2
700ac406: e7ff         	b	0x700ac408 <CSL_bcdmaChanOpAccessRemotePeerReg+0xb8> @ imm = #-0x2
700ac408: e7ff         	b	0x700ac40a <CSL_bcdmaChanOpAccessRemotePeerReg+0xba> @ imm = #-0x2
700ac40a: 9804         	ldr	r0, [sp, #0x10]
700ac40c: b00a         	add	sp, #0x28
700ac40e: bd80         	pop	{r7, pc}

700ac410 <_out_rev>:
700ac410: b580         	push	{r7, lr}
700ac412: b086         	sub	sp, #0x18
700ac414: f8dd c02c    	ldr.w	r12, [sp, #0x2c]
700ac418: f8dd c028    	ldr.w	r12, [sp, #0x28]
700ac41c: f8dd c024    	ldr.w	r12, [sp, #0x24]
700ac420: f8dd c020    	ldr.w	r12, [sp, #0x20]
700ac424: 9005         	str	r0, [sp, #0x14]
700ac426: 9104         	str	r1, [sp, #0x10]
700ac428: 9203         	str	r2, [sp, #0xc]
700ac42a: 9302         	str	r3, [sp, #0x8]
700ac42c: 9803         	ldr	r0, [sp, #0xc]
700ac42e: 9001         	str	r0, [sp, #0x4]
700ac430: f89d 002c    	ldrb.w	r0, [sp, #0x2c]
700ac434: 0780         	lsls	r0, r0, #0x1e
700ac436: 2800         	cmp	r0, #0x0
700ac438: d41c         	bmi	0x700ac474 <_out_rev+0x64> @ imm = #0x38
700ac43a: e7ff         	b	0x700ac43c <_out_rev+0x2c> @ imm = #-0x2
700ac43c: f89d 002c    	ldrb.w	r0, [sp, #0x2c]
700ac440: 07c0         	lsls	r0, r0, #0x1f
700ac442: b9b8         	cbnz	r0, 0x700ac474 <_out_rev+0x64> @ imm = #0x2e
700ac444: e7ff         	b	0x700ac446 <_out_rev+0x36> @ imm = #-0x2
700ac446: 9809         	ldr	r0, [sp, #0x24]
700ac448: 9000         	str	r0, [sp]
700ac44a: e7ff         	b	0x700ac44c <_out_rev+0x3c> @ imm = #-0x2
700ac44c: 9800         	ldr	r0, [sp]
700ac44e: 990a         	ldr	r1, [sp, #0x28]
700ac450: 4288         	cmp	r0, r1
700ac452: d20e         	bhs	0x700ac472 <_out_rev+0x62> @ imm = #0x1c
700ac454: e7ff         	b	0x700ac456 <_out_rev+0x46> @ imm = #-0x2
700ac456: f8dd c014    	ldr.w	r12, [sp, #0x14]
700ac45a: 9904         	ldr	r1, [sp, #0x10]
700ac45c: 9a03         	ldr	r2, [sp, #0xc]
700ac45e: 1c50         	adds	r0, r2, #0x1
700ac460: 9003         	str	r0, [sp, #0xc]
700ac462: 9b02         	ldr	r3, [sp, #0x8]
700ac464: 2020         	movs	r0, #0x20
700ac466: 47e0         	blx	r12
700ac468: e7ff         	b	0x700ac46a <_out_rev+0x5a> @ imm = #-0x2
700ac46a: 9800         	ldr	r0, [sp]
700ac46c: 3001         	adds	r0, #0x1
700ac46e: 9000         	str	r0, [sp]
700ac470: e7ec         	b	0x700ac44c <_out_rev+0x3c> @ imm = #-0x28
700ac472: e7ff         	b	0x700ac474 <_out_rev+0x64> @ imm = #-0x2
700ac474: e7ff         	b	0x700ac476 <_out_rev+0x66> @ imm = #-0x2
700ac476: 9809         	ldr	r0, [sp, #0x24]
700ac478: b170         	cbz	r0, 0x700ac498 <_out_rev+0x88> @ imm = #0x1c
700ac47a: e7ff         	b	0x700ac47c <_out_rev+0x6c> @ imm = #-0x2
700ac47c: f8dd c014    	ldr.w	r12, [sp, #0x14]
700ac480: 9808         	ldr	r0, [sp, #0x20]
700ac482: 9909         	ldr	r1, [sp, #0x24]
700ac484: 3901         	subs	r1, #0x1
700ac486: 9109         	str	r1, [sp, #0x24]
700ac488: 5c40         	ldrb	r0, [r0, r1]
700ac48a: 9904         	ldr	r1, [sp, #0x10]
700ac48c: 9a03         	ldr	r2, [sp, #0xc]
700ac48e: 1c53         	adds	r3, r2, #0x1
700ac490: 9303         	str	r3, [sp, #0xc]
700ac492: 9b02         	ldr	r3, [sp, #0x8]
700ac494: 47e0         	blx	r12
700ac496: e7ee         	b	0x700ac476 <_out_rev+0x66> @ imm = #-0x24
700ac498: f89d 002c    	ldrb.w	r0, [sp, #0x2c]
700ac49c: 0780         	lsls	r0, r0, #0x1e
700ac49e: 2800         	cmp	r0, #0x0
700ac4a0: d513         	bpl	0x700ac4ca <_out_rev+0xba> @ imm = #0x26
700ac4a2: e7ff         	b	0x700ac4a4 <_out_rev+0x94> @ imm = #-0x2
700ac4a4: e7ff         	b	0x700ac4a6 <_out_rev+0x96> @ imm = #-0x2
700ac4a6: 9803         	ldr	r0, [sp, #0xc]
700ac4a8: 9901         	ldr	r1, [sp, #0x4]
700ac4aa: 1a40         	subs	r0, r0, r1
700ac4ac: 990a         	ldr	r1, [sp, #0x28]
700ac4ae: 4288         	cmp	r0, r1
700ac4b0: d20a         	bhs	0x700ac4c8 <_out_rev+0xb8> @ imm = #0x14
700ac4b2: e7ff         	b	0x700ac4b4 <_out_rev+0xa4> @ imm = #-0x2
700ac4b4: f8dd c014    	ldr.w	r12, [sp, #0x14]
700ac4b8: 9904         	ldr	r1, [sp, #0x10]
700ac4ba: 9a03         	ldr	r2, [sp, #0xc]
700ac4bc: 1c50         	adds	r0, r2, #0x1
700ac4be: 9003         	str	r0, [sp, #0xc]
700ac4c0: 9b02         	ldr	r3, [sp, #0x8]
700ac4c2: 2020         	movs	r0, #0x20
700ac4c4: 47e0         	blx	r12
700ac4c6: e7ee         	b	0x700ac4a6 <_out_rev+0x96> @ imm = #-0x24
700ac4c8: e7ff         	b	0x700ac4ca <_out_rev+0xba> @ imm = #-0x2
700ac4ca: 9803         	ldr	r0, [sp, #0xc]
700ac4cc: b006         	add	sp, #0x18
700ac4ce: bd80         	pop	{r7, pc}

700ac4d0 <PMU_profilePrintEntry>:
700ac4d0: b580         	push	{r7, lr}
700ac4d2: b086         	sub	sp, #0x18
700ac4d4: 9005         	str	r0, [sp, #0x14]
700ac4d6: 2000         	movs	r0, #0x0
700ac4d8: 9004         	str	r0, [sp, #0x10]
700ac4da: e7ff         	b	0x700ac4dc <PMU_profilePrintEntry+0xc> @ imm = #-0x2
700ac4dc: 9804         	ldr	r0, [sp, #0x10]
700ac4de: f248 2100    	movw	r1, #0x8200
700ac4e2: f2c7 0108    	movt	r1, #0x7008
700ac4e6: 6809         	ldr	r1, [r1]
700ac4e8: 4288         	cmp	r0, r1
700ac4ea: d24d         	bhs	0x700ac588 <PMU_profilePrintEntry+0xb8> @ imm = #0x9a
700ac4ec: e7ff         	b	0x700ac4ee <PMU_profilePrintEntry+0x1e> @ imm = #-0x2
700ac4ee: 9804         	ldr	r0, [sp, #0x10]
700ac4f0: f248 2200    	movw	r2, #0x8200
700ac4f4: f2c7 0208    	movt	r2, #0x7008
700ac4f8: 2134         	movs	r1, #0x34
700ac4fa: fb00 2001    	mla	r0, r0, r1, r2
700ac4fe: 300c         	adds	r0, #0xc
700ac500: 9002         	str	r0, [sp, #0x8]
700ac502: 9805         	ldr	r0, [sp, #0x14]
700ac504: 9902         	ldr	r1, [sp, #0x8]
700ac506: 6b09         	ldr	r1, [r1, #0x30]
700ac508: f7f4 ebca    	blx	0x700a0ca0 <strcmp>     @ imm = #-0xb86c
700ac50c: bbb8         	cbnz	r0, 0x700ac57e <PMU_profilePrintEntry+0xae> @ imm = #0x6e
700ac50e: e7ff         	b	0x700ac510 <PMU_profilePrintEntry+0x40> @ imm = #-0x2
700ac510: 9802         	ldr	r0, [sp, #0x8]
700ac512: 6b02         	ldr	r2, [r0, #0x30]
700ac514: f645 7130    	movw	r1, #0x5f30
700ac518: f2c7 010b    	movt	r1, #0x700b
700ac51c: 2001         	movs	r0, #0x1
700ac51e: 9001         	str	r0, [sp, #0x4]
700ac520: f001 ffa6    	bl	0x700ae470 <_DebugP_logZone> @ imm = #0x1f4c
700ac524: 9801         	ldr	r0, [sp, #0x4]
700ac526: 9902         	ldr	r1, [sp, #0x8]
700ac528: 6aca         	ldr	r2, [r1, #0x2c]
700ac52a: f645 71ed    	movw	r1, #0x5fed
700ac52e: f2c7 010b    	movt	r1, #0x700b
700ac532: f001 ff9d    	bl	0x700ae470 <_DebugP_logZone> @ imm = #0x1f3a
700ac536: 2000         	movs	r0, #0x0
700ac538: 9003         	str	r0, [sp, #0xc]
700ac53a: e7ff         	b	0x700ac53c <PMU_profilePrintEntry+0x6c> @ imm = #-0x2
700ac53c: 9803         	ldr	r0, [sp, #0xc]
700ac53e: 2802         	cmp	r0, #0x2
700ac540: d815         	bhi	0x700ac56e <PMU_profilePrintEntry+0x9e> @ imm = #0x2a
700ac542: e7ff         	b	0x700ac544 <PMU_profilePrintEntry+0x74> @ imm = #-0x2
700ac544: 9902         	ldr	r1, [sp, #0x8]
700ac546: 9803         	ldr	r0, [sp, #0xc]
700ac548: eb00 0240    	add.w	r2, r0, r0, lsl #1
700ac54c: eb01 0082    	add.w	r0, r1, r2, lsl #2
700ac550: f851 2022    	ldr.w	r2, [r1, r2, lsl #2]
700ac554: 6883         	ldr	r3, [r0, #0x8]
700ac556: f246 01b3    	movw	r1, #0x60b3
700ac55a: f2c7 010b    	movt	r1, #0x700b
700ac55e: 2001         	movs	r0, #0x1
700ac560: f001 ff86    	bl	0x700ae470 <_DebugP_logZone> @ imm = #0x1f0c
700ac564: e7ff         	b	0x700ac566 <PMU_profilePrintEntry+0x96> @ imm = #-0x2
700ac566: 9803         	ldr	r0, [sp, #0xc]
700ac568: 3001         	adds	r0, #0x1
700ac56a: 9003         	str	r0, [sp, #0xc]
700ac56c: e7e6         	b	0x700ac53c <PMU_profilePrintEntry+0x6c> @ imm = #-0x34
700ac56e: f645 719d    	movw	r1, #0x5f9d
700ac572: f2c7 010b    	movt	r1, #0x700b
700ac576: 2001         	movs	r0, #0x1
700ac578: f001 ff7a    	bl	0x700ae470 <_DebugP_logZone> @ imm = #0x1ef4
700ac57c: e004         	b	0x700ac588 <PMU_profilePrintEntry+0xb8> @ imm = #0x8
700ac57e: e7ff         	b	0x700ac580 <PMU_profilePrintEntry+0xb0> @ imm = #-0x2
700ac580: 9804         	ldr	r0, [sp, #0x10]
700ac582: 3001         	adds	r0, #0x1
700ac584: 9004         	str	r0, [sp, #0x10]
700ac586: e7a9         	b	0x700ac4dc <PMU_profilePrintEntry+0xc> @ imm = #-0xae
700ac588: b006         	add	sp, #0x18
700ac58a: bd80         	pop	{r7, pc}
700ac58c: 0000         	movs	r0, r0
700ac58e: 0000         	movs	r0, r0

700ac590 <CSL_pktdmaAccessChanPeerReg>:
700ac590: b580         	push	{r7, lr}
700ac592: b088         	sub	sp, #0x20
700ac594: 4684         	mov	r12, r0
700ac596: 980b         	ldr	r0, [sp, #0x2c]
700ac598: f8dd e028    	ldr.w	lr, [sp, #0x28]
700ac59c: f8cd c01c    	str.w	r12, [sp, #0x1c]
700ac5a0: 9106         	str	r1, [sp, #0x18]
700ac5a2: 9205         	str	r2, [sp, #0x14]
700ac5a4: 9304         	str	r3, [sp, #0x10]
700ac5a6: f88d 000f    	strb.w	r0, [sp, #0xf]
700ac5aa: 2000         	movs	r0, #0x0
700ac5ac: 9002         	str	r0, [sp, #0x8]
700ac5ae: 9807         	ldr	r0, [sp, #0x1c]
700ac5b0: b150         	cbz	r0, 0x700ac5c8 <CSL_pktdmaAccessChanPeerReg+0x38> @ imm = #0x14
700ac5b2: e7ff         	b	0x700ac5b4 <CSL_pktdmaAccessChanPeerReg+0x24> @ imm = #-0x2
700ac5b4: 9804         	ldr	r0, [sp, #0x10]
700ac5b6: b138         	cbz	r0, 0x700ac5c8 <CSL_pktdmaAccessChanPeerReg+0x38> @ imm = #0xe
700ac5b8: e7ff         	b	0x700ac5ba <CSL_pktdmaAccessChanPeerReg+0x2a> @ imm = #-0x2
700ac5ba: 9807         	ldr	r0, [sp, #0x1c]
700ac5bc: 9906         	ldr	r1, [sp, #0x18]
700ac5be: 9a0a         	ldr	r2, [sp, #0x28]
700ac5c0: f004 feee    	bl	0x700b13a0 <CSL_pktdmaIsValidChanIdx> @ imm = #0x4ddc
700ac5c4: b920         	cbnz	r0, 0x700ac5d0 <CSL_pktdmaAccessChanPeerReg+0x40> @ imm = #0x8
700ac5c6: e7ff         	b	0x700ac5c8 <CSL_pktdmaAccessChanPeerReg+0x38> @ imm = #-0x2
700ac5c8: f04f 30ff    	mov.w	r0, #0xffffffff
700ac5cc: 9002         	str	r0, [sp, #0x8]
700ac5ce: e037         	b	0x700ac640 <CSL_pktdmaAccessChanPeerReg+0xb0> @ imm = #0x6e
700ac5d0: 9805         	ldr	r0, [sp, #0x14]
700ac5d2: 280f         	cmp	r0, #0xf
700ac5d4: d82f         	bhi	0x700ac636 <CSL_pktdmaAccessChanPeerReg+0xa6> @ imm = #0x5e
700ac5d6: e7ff         	b	0x700ac5d8 <CSL_pktdmaAccessChanPeerReg+0x48> @ imm = #-0x2
700ac5d8: 980a         	ldr	r0, [sp, #0x28]
700ac5da: b960         	cbnz	r0, 0x700ac5f6 <CSL_pktdmaAccessChanPeerReg+0x66> @ imm = #0x18
700ac5dc: e7ff         	b	0x700ac5de <CSL_pktdmaAccessChanPeerReg+0x4e> @ imm = #-0x2
700ac5de: 9807         	ldr	r0, [sp, #0x1c]
700ac5e0: 6900         	ldr	r0, [r0, #0x10]
700ac5e2: 9906         	ldr	r1, [sp, #0x18]
700ac5e4: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ac5e8: 9905         	ldr	r1, [sp, #0x14]
700ac5ea: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ac5ee: f500 7000    	add.w	r0, r0, #0x200
700ac5f2: 9001         	str	r0, [sp, #0x4]
700ac5f4: e00b         	b	0x700ac60e <CSL_pktdmaAccessChanPeerReg+0x7e> @ imm = #0x16
700ac5f6: 9807         	ldr	r0, [sp, #0x1c]
700ac5f8: 6940         	ldr	r0, [r0, #0x14]
700ac5fa: 9906         	ldr	r1, [sp, #0x18]
700ac5fc: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ac600: 9905         	ldr	r1, [sp, #0x14]
700ac602: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ac606: f500 7000    	add.w	r0, r0, #0x200
700ac60a: 9001         	str	r0, [sp, #0x4]
700ac60c: e7ff         	b	0x700ac60e <CSL_pktdmaAccessChanPeerReg+0x7e> @ imm = #-0x2
700ac60e: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700ac612: 07c0         	lsls	r0, r0, #0x1f
700ac614: b130         	cbz	r0, 0x700ac624 <CSL_pktdmaAccessChanPeerReg+0x94> @ imm = #0xc
700ac616: e7ff         	b	0x700ac618 <CSL_pktdmaAccessChanPeerReg+0x88> @ imm = #-0x2
700ac618: 9801         	ldr	r0, [sp, #0x4]
700ac61a: f007 fa69    	bl	0x700b3af0 <CSL_REG32_RD_RAW> @ imm = #0x74d2
700ac61e: 9904         	ldr	r1, [sp, #0x10]
700ac620: 6008         	str	r0, [r1]
700ac622: e005         	b	0x700ac630 <CSL_pktdmaAccessChanPeerReg+0xa0> @ imm = #0xa
700ac624: 9801         	ldr	r0, [sp, #0x4]
700ac626: 9904         	ldr	r1, [sp, #0x10]
700ac628: 6809         	ldr	r1, [r1]
700ac62a: f007 f9e1    	bl	0x700b39f0 <CSL_REG32_WR_RAW> @ imm = #0x73c2
700ac62e: e7ff         	b	0x700ac630 <CSL_pktdmaAccessChanPeerReg+0xa0> @ imm = #-0x2
700ac630: 2000         	movs	r0, #0x0
700ac632: 9002         	str	r0, [sp, #0x8]
700ac634: e003         	b	0x700ac63e <CSL_pktdmaAccessChanPeerReg+0xae> @ imm = #0x6
700ac636: f04f 30ff    	mov.w	r0, #0xffffffff
700ac63a: 9002         	str	r0, [sp, #0x8]
700ac63c: e7ff         	b	0x700ac63e <CSL_pktdmaAccessChanPeerReg+0xae> @ imm = #-0x2
700ac63e: e7ff         	b	0x700ac640 <CSL_pktdmaAccessChanPeerReg+0xb0> @ imm = #-0x2
700ac640: 9802         	ldr	r0, [sp, #0x8]
700ac642: b008         	add	sp, #0x20
700ac644: bd80         	pop	{r7, pc}
		...
700ac64e: 0000         	movs	r0, r0

700ac650 <UART_fifoWrite>:
700ac650: b580         	push	{r7, lr}
700ac652: b08c         	sub	sp, #0x30
700ac654: 900b         	str	r0, [sp, #0x2c]
700ac656: 910a         	str	r1, [sp, #0x28]
700ac658: 9209         	str	r2, [sp, #0x24]
700ac65a: 9809         	ldr	r0, [sp, #0x24]
700ac65c: 9008         	str	r0, [sp, #0x20]
700ac65e: 9808         	ldr	r0, [sp, #0x20]
700ac660: 9007         	str	r0, [sp, #0x1c]
700ac662: 980a         	ldr	r0, [sp, #0x28]
700ac664: 9006         	str	r0, [sp, #0x18]
700ac666: 2000         	movs	r0, #0x0
700ac668: 9005         	str	r0, [sp, #0x14]
700ac66a: 9004         	str	r0, [sp, #0x10]
700ac66c: f640 30b8    	movw	r0, #0xbb8
700ac670: 9003         	str	r0, [sp, #0xc]
700ac672: 2040         	movs	r0, #0x40
700ac674: 9004         	str	r0, [sp, #0x10]
700ac676: e7ff         	b	0x700ac678 <UART_fifoWrite+0x28> @ imm = #-0x2
700ac678: 980b         	ldr	r0, [sp, #0x2c]
700ac67a: 6800         	ldr	r0, [r0]
700ac67c: f005 fb38    	bl	0x700b1cf0 <UART_readLineStatus> @ imm = #0x5670
700ac680: 9005         	str	r0, [sp, #0x14]
700ac682: 9803         	ldr	r0, [sp, #0xc]
700ac684: 3801         	subs	r0, #0x1
700ac686: 9003         	str	r0, [sp, #0xc]
700ac688: e7ff         	b	0x700ac68a <UART_fifoWrite+0x3a> @ imm = #-0x2
700ac68a: 9805         	ldr	r0, [sp, #0x14]
700ac68c: f000 0160    	and	r1, r0, #0x60
700ac690: 2000         	movs	r0, #0x0
700ac692: 2960         	cmp	r1, #0x60
700ac694: 9002         	str	r0, [sp, #0x8]
700ac696: d007         	beq	0x700ac6a8 <UART_fifoWrite+0x58> @ imm = #0xe
700ac698: e7ff         	b	0x700ac69a <UART_fifoWrite+0x4a> @ imm = #-0x2
700ac69a: 9903         	ldr	r1, [sp, #0xc]
700ac69c: 2000         	movs	r0, #0x0
700ac69e: 2900         	cmp	r1, #0x0
700ac6a0: bfc8         	it	gt
700ac6a2: 2001         	movgt	r0, #0x1
700ac6a4: 9002         	str	r0, [sp, #0x8]
700ac6a6: e7ff         	b	0x700ac6a8 <UART_fifoWrite+0x58> @ imm = #-0x2
700ac6a8: 9802         	ldr	r0, [sp, #0x8]
700ac6aa: 07c0         	lsls	r0, r0, #0x1f
700ac6ac: 2800         	cmp	r0, #0x0
700ac6ae: d1e3         	bne	0x700ac678 <UART_fifoWrite+0x28> @ imm = #-0x3a
700ac6b0: e7ff         	b	0x700ac6b2 <UART_fifoWrite+0x62> @ imm = #-0x2
700ac6b2: 9803         	ldr	r0, [sp, #0xc]
700ac6b4: 2801         	cmp	r0, #0x1
700ac6b6: db21         	blt	0x700ac6fc <UART_fifoWrite+0xac> @ imm = #0x42
700ac6b8: e7ff         	b	0x700ac6ba <UART_fifoWrite+0x6a> @ imm = #-0x2
700ac6ba: e7ff         	b	0x700ac6bc <UART_fifoWrite+0x6c> @ imm = #-0x2
700ac6bc: 9904         	ldr	r1, [sp, #0x10]
700ac6be: 2000         	movs	r0, #0x0
700ac6c0: 9001         	str	r0, [sp, #0x4]
700ac6c2: b131         	cbz	r1, 0x700ac6d2 <UART_fifoWrite+0x82> @ imm = #0xc
700ac6c4: e7ff         	b	0x700ac6c6 <UART_fifoWrite+0x76> @ imm = #-0x2
700ac6c6: 9808         	ldr	r0, [sp, #0x20]
700ac6c8: 2800         	cmp	r0, #0x0
700ac6ca: bf18         	it	ne
700ac6cc: 2001         	movne	r0, #0x1
700ac6ce: 9001         	str	r0, [sp, #0x4]
700ac6d0: e7ff         	b	0x700ac6d2 <UART_fifoWrite+0x82> @ imm = #-0x2
700ac6d2: 9801         	ldr	r0, [sp, #0x4]
700ac6d4: 07c0         	lsls	r0, r0, #0x1f
700ac6d6: b180         	cbz	r0, 0x700ac6fa <UART_fifoWrite+0xaa> @ imm = #0x20
700ac6d8: e7ff         	b	0x700ac6da <UART_fifoWrite+0x8a> @ imm = #-0x2
700ac6da: 980b         	ldr	r0, [sp, #0x2c]
700ac6dc: 6800         	ldr	r0, [r0]
700ac6de: 9906         	ldr	r1, [sp, #0x18]
700ac6e0: 7809         	ldrb	r1, [r1]
700ac6e2: f007 f815    	bl	0x700b3710 <UART_putChar> @ imm = #0x702a
700ac6e6: 9806         	ldr	r0, [sp, #0x18]
700ac6e8: 3001         	adds	r0, #0x1
700ac6ea: 9006         	str	r0, [sp, #0x18]
700ac6ec: 9808         	ldr	r0, [sp, #0x20]
700ac6ee: 3801         	subs	r0, #0x1
700ac6f0: 9008         	str	r0, [sp, #0x20]
700ac6f2: 9804         	ldr	r0, [sp, #0x10]
700ac6f4: 3801         	subs	r0, #0x1
700ac6f6: 9004         	str	r0, [sp, #0x10]
700ac6f8: e7e0         	b	0x700ac6bc <UART_fifoWrite+0x6c> @ imm = #-0x40
700ac6fa: e7ff         	b	0x700ac6fc <UART_fifoWrite+0xac> @ imm = #-0x2
700ac6fc: 9807         	ldr	r0, [sp, #0x1c]
700ac6fe: 9908         	ldr	r1, [sp, #0x20]
700ac700: 1a40         	subs	r0, r0, r1
700ac702: b00c         	add	sp, #0x30
700ac704: bd80         	pop	{r7, pc}
		...
700ac70e: 0000         	movs	r0, r0

700ac710 <UART_init>:
700ac710: b580         	push	{r7, lr}
700ac712: b086         	sub	sp, #0x18
700ac714: 2000         	movs	r0, #0x0
700ac716: 9004         	str	r0, [sp, #0x10]
700ac718: e7ff         	b	0x700ac71a <UART_init+0xa> @ imm = #-0x2
700ac71a: 9804         	ldr	r0, [sp, #0x10]
700ac71c: f646 11b0    	movw	r1, #0x69b0
700ac720: f2c7 010b    	movt	r1, #0x700b
700ac724: 6809         	ldr	r1, [r1]
700ac726: 4288         	cmp	r0, r1
700ac728: d236         	bhs	0x700ac798 <UART_init+0x88> @ imm = #0x6c
700ac72a: e7ff         	b	0x700ac72c <UART_init+0x1c> @ imm = #-0x2
700ac72c: 9904         	ldr	r1, [sp, #0x10]
700ac72e: f646 107c    	movw	r0, #0x697c
700ac732: f2c7 000b    	movt	r0, #0x700b
700ac736: 9002         	str	r0, [sp, #0x8]
700ac738: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700ac73c: 6840         	ldr	r0, [r0, #0x4]
700ac73e: 9003         	str	r0, [sp, #0xc]
700ac740: 9803         	ldr	r0, [sp, #0xc]
700ac742: 2800         	cmp	r0, #0x0
700ac744: bf18         	it	ne
700ac746: 2001         	movne	r0, #0x1
700ac748: f246 0113    	movw	r1, #0x6013
700ac74c: f2c7 010b    	movt	r1, #0x700b
700ac750: 466a         	mov	r2, sp
700ac752: 6011         	str	r1, [r2]
700ac754: f246 016e    	movw	r1, #0x606e
700ac758: f2c7 010b    	movt	r1, #0x700b
700ac75c: f246 126d    	movw	r2, #0x616d
700ac760: f2c7 020b    	movt	r2, #0x700b
700ac764: 23bf         	movs	r3, #0xbf
700ac766: f002 fdeb    	bl	0x700af340 <_DebugP_assert> @ imm = #0x2bd6
700ac76a: 9803         	ldr	r0, [sp, #0xc]
700ac76c: f44f 715a    	mov.w	r1, #0x368
700ac770: f7f2 ee60    	blx	0x7009f434 <__aeabi_memclr8> @ imm = #-0xd340
700ac774: 9802         	ldr	r0, [sp, #0x8]
700ac776: 9904         	ldr	r1, [sp, #0x10]
700ac778: f850 0031    	ldr.w	r0, [r0, r1, lsl #3]
700ac77c: 6800         	ldr	r0, [r0]
700ac77e: 2100         	movs	r1, #0x0
700ac780: f7fe f976    	bl	0x700aaa70 <AddrTranslateP_getLocalAddr> @ imm = #-0x1d14
700ac784: 9902         	ldr	r1, [sp, #0x8]
700ac786: 9a04         	ldr	r2, [sp, #0x10]
700ac788: f851 1032    	ldr.w	r1, [r1, r2, lsl #3]
700ac78c: 6008         	str	r0, [r1]
700ac78e: e7ff         	b	0x700ac790 <UART_init+0x80> @ imm = #-0x2
700ac790: 9804         	ldr	r0, [sp, #0x10]
700ac792: 3001         	adds	r0, #0x1
700ac794: 9004         	str	r0, [sp, #0x10]
700ac796: e7c0         	b	0x700ac71a <UART_init+0xa> @ imm = #-0x80
700ac798: f246 7000    	movw	r0, #0x6700
700ac79c: f2c7 000b    	movt	r0, #0x700b
700ac7a0: 3004         	adds	r0, #0x4
700ac7a2: f002 f8ad    	bl	0x700ae900 <SemaphoreP_constructMutex> @ imm = #0x215a
700ac7a6: 9005         	str	r0, [sp, #0x14]
700ac7a8: 9805         	ldr	r0, [sp, #0x14]
700ac7aa: b938         	cbnz	r0, 0x700ac7bc <UART_init+0xac> @ imm = #0xe
700ac7ac: e7ff         	b	0x700ac7ae <UART_init+0x9e> @ imm = #-0x2
700ac7ae: f246 7100    	movw	r1, #0x6700
700ac7b2: f2c7 010b    	movt	r1, #0x700b
700ac7b6: 1d08         	adds	r0, r1, #0x4
700ac7b8: 6008         	str	r0, [r1]
700ac7ba: e7ff         	b	0x700ac7bc <UART_init+0xac> @ imm = #-0x2
700ac7bc: b006         	add	sp, #0x18
700ac7be: bd80         	pop	{r7, pc}

700ac7c0 <Udma_chCheckParams>:
700ac7c0: b084         	sub	sp, #0x10
700ac7c2: 9003         	str	r0, [sp, #0xc]
700ac7c4: 9102         	str	r1, [sp, #0x8]
700ac7c6: 9201         	str	r2, [sp, #0x4]
700ac7c8: 2000         	movs	r0, #0x0
700ac7ca: 9000         	str	r0, [sp]
700ac7cc: f89d 0008    	ldrb.w	r0, [sp, #0x8]
700ac7d0: 0700         	lsls	r0, r0, #0x1c
700ac7d2: 2800         	cmp	r0, #0x0
700ac7d4: d513         	bpl	0x700ac7fe <Udma_chCheckParams+0x3e> @ imm = #0x26
700ac7d6: e7ff         	b	0x700ac7d8 <Udma_chCheckParams+0x18> @ imm = #-0x2
700ac7d8: 9801         	ldr	r0, [sp, #0x4]
700ac7da: 6840         	ldr	r0, [r0, #0x4]
700ac7dc: f510 3f80    	cmn.w	r0, #0x10000
700ac7e0: d008         	beq	0x700ac7f4 <Udma_chCheckParams+0x34> @ imm = #0x10
700ac7e2: e7ff         	b	0x700ac7e4 <Udma_chCheckParams+0x24> @ imm = #-0x2
700ac7e4: 9801         	ldr	r0, [sp, #0x4]
700ac7e6: 6840         	ldr	r0, [r0, #0x4]
700ac7e8: 2102         	movs	r1, #0x2
700ac7ea: f6cf 71ff    	movt	r1, #0xffff
700ac7ee: 4288         	cmp	r0, r1
700ac7f0: d104         	bne	0x700ac7fc <Udma_chCheckParams+0x3c> @ imm = #0x8
700ac7f2: e7ff         	b	0x700ac7f4 <Udma_chCheckParams+0x34> @ imm = #-0x2
700ac7f4: f06f 0002    	mvn	r0, #0x2
700ac7f8: 9000         	str	r0, [sp]
700ac7fa: e7ff         	b	0x700ac7fc <Udma_chCheckParams+0x3c> @ imm = #-0x2
700ac7fc: e7ff         	b	0x700ac7fe <Udma_chCheckParams+0x3e> @ imm = #-0x2
700ac7fe: f89d 0009    	ldrb.w	r0, [sp, #0x9]
700ac802: 07c0         	lsls	r0, r0, #0x1f
700ac804: b388         	cbz	r0, 0x700ac86a <Udma_chCheckParams+0xaa> @ imm = #0x62
700ac806: e7ff         	b	0x700ac808 <Udma_chCheckParams+0x48> @ imm = #-0x2
700ac808: 9801         	ldr	r0, [sp, #0x4]
700ac80a: 6880         	ldr	r0, [r0, #0x8]
700ac80c: 2104         	movs	r1, #0x4
700ac80e: f6cf 71ff    	movt	r1, #0xffff
700ac812: 4288         	cmp	r0, r1
700ac814: d104         	bne	0x700ac820 <Udma_chCheckParams+0x60> @ imm = #0x8
700ac816: e7ff         	b	0x700ac818 <Udma_chCheckParams+0x58> @ imm = #-0x2
700ac818: f06f 0002    	mvn	r0, #0x2
700ac81c: 9000         	str	r0, [sp]
700ac81e: e7ff         	b	0x700ac820 <Udma_chCheckParams+0x60> @ imm = #-0x2
700ac820: f89d 0008    	ldrb.w	r0, [sp, #0x8]
700ac824: 07c0         	lsls	r0, r0, #0x1f
700ac826: b150         	cbz	r0, 0x700ac83e <Udma_chCheckParams+0x7e> @ imm = #0x14
700ac828: e7ff         	b	0x700ac82a <Udma_chCheckParams+0x6a> @ imm = #-0x2
700ac82a: 9801         	ldr	r0, [sp, #0x4]
700ac82c: 6880         	ldr	r0, [r0, #0x8]
700ac82e: 2804         	cmp	r0, #0x4
700ac830: d304         	blo	0x700ac83c <Udma_chCheckParams+0x7c> @ imm = #0x8
700ac832: e7ff         	b	0x700ac834 <Udma_chCheckParams+0x74> @ imm = #-0x2
700ac834: f06f 0002    	mvn	r0, #0x2
700ac838: 9000         	str	r0, [sp]
700ac83a: e7ff         	b	0x700ac83c <Udma_chCheckParams+0x7c> @ imm = #-0x2
700ac83c: e7ff         	b	0x700ac83e <Udma_chCheckParams+0x7e> @ imm = #-0x2
700ac83e: f89d 0008    	ldrb.w	r0, [sp, #0x8]
700ac842: 0780         	lsls	r0, r0, #0x1e
700ac844: 2800         	cmp	r0, #0x0
700ac846: d50f         	bpl	0x700ac868 <Udma_chCheckParams+0xa8> @ imm = #0x1e
700ac848: e7ff         	b	0x700ac84a <Udma_chCheckParams+0x8a> @ imm = #-0x2
700ac84a: 9801         	ldr	r0, [sp, #0x4]
700ac84c: 6880         	ldr	r0, [r0, #0x8]
700ac84e: 2804         	cmp	r0, #0x4
700ac850: d305         	blo	0x700ac85e <Udma_chCheckParams+0x9e> @ imm = #0xa
700ac852: e7ff         	b	0x700ac854 <Udma_chCheckParams+0x94> @ imm = #-0x2
700ac854: 9801         	ldr	r0, [sp, #0x4]
700ac856: 6880         	ldr	r0, [r0, #0x8]
700ac858: 2808         	cmp	r0, #0x8
700ac85a: d304         	blo	0x700ac866 <Udma_chCheckParams+0xa6> @ imm = #0x8
700ac85c: e7ff         	b	0x700ac85e <Udma_chCheckParams+0x9e> @ imm = #-0x2
700ac85e: f06f 0002    	mvn	r0, #0x2
700ac862: 9000         	str	r0, [sp]
700ac864: e7ff         	b	0x700ac866 <Udma_chCheckParams+0xa6> @ imm = #-0x2
700ac866: e7ff         	b	0x700ac868 <Udma_chCheckParams+0xa8> @ imm = #-0x2
700ac868: e7ff         	b	0x700ac86a <Udma_chCheckParams+0xaa> @ imm = #-0x2
700ac86a: 9800         	ldr	r0, [sp]
700ac86c: b004         	add	sp, #0x10
700ac86e: 4770         	bx	lr

700ac870 <Udma_getMappedChRingAttributes>:
700ac870: b087         	sub	sp, #0x1c
700ac872: 9006         	str	r0, [sp, #0x18]
700ac874: 9105         	str	r1, [sp, #0x14]
700ac876: 9204         	str	r2, [sp, #0x10]
700ac878: 9303         	str	r3, [sp, #0xc]
700ac87a: 2000         	movs	r0, #0x0
700ac87c: 9001         	str	r0, [sp, #0x4]
700ac87e: 9000         	str	r0, [sp]
700ac880: 9805         	ldr	r0, [sp, #0x14]
700ac882: 2803         	cmp	r0, #0x3
700ac884: d81e         	bhi	0x700ac8c4 <Udma_getMappedChRingAttributes+0x54> @ imm = #0x3c
700ac886: e7ff         	b	0x700ac888 <Udma_getMappedChRingAttributes+0x18> @ imm = #-0x2
700ac888: 9804         	ldr	r0, [sp, #0x10]
700ac88a: 2810         	cmp	r0, #0x10
700ac88c: d304         	blo	0x700ac898 <Udma_getMappedChRingAttributes+0x28> @ imm = #0x8
700ac88e: e7ff         	b	0x700ac890 <Udma_getMappedChRingAttributes+0x20> @ imm = #-0x2
700ac890: 9804         	ldr	r0, [sp, #0x10]
700ac892: 282a         	cmp	r0, #0x2a
700ac894: d304         	blo	0x700ac8a0 <Udma_getMappedChRingAttributes+0x30> @ imm = #0x8
700ac896: e7ff         	b	0x700ac898 <Udma_getMappedChRingAttributes+0x28> @ imm = #-0x2
700ac898: f06f 0002    	mvn	r0, #0x2
700ac89c: 9000         	str	r0, [sp]
700ac89e: e7ff         	b	0x700ac8a0 <Udma_getMappedChRingAttributes+0x30> @ imm = #-0x2
700ac8a0: 9800         	ldr	r0, [sp]
700ac8a2: b970         	cbnz	r0, 0x700ac8c2 <Udma_getMappedChRingAttributes+0x52> @ imm = #0x1c
700ac8a4: e7ff         	b	0x700ac8a6 <Udma_getMappedChRingAttributes+0x36> @ imm = #-0x2
700ac8a6: 9804         	ldr	r0, [sp, #0x10]
700ac8a8: 3810         	subs	r0, #0x10
700ac8aa: 9001         	str	r0, [sp, #0x4]
700ac8ac: 9801         	ldr	r0, [sp, #0x4]
700ac8ae: eb00 0140    	add.w	r1, r0, r0, lsl #1
700ac8b2: f245 50a0    	movw	r0, #0x55a0
700ac8b6: f2c7 000b    	movt	r0, #0x700b
700ac8ba: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ac8be: 9002         	str	r0, [sp, #0x8]
700ac8c0: e7ff         	b	0x700ac8c2 <Udma_getMappedChRingAttributes+0x52> @ imm = #-0x2
700ac8c2: e01d         	b	0x700ac900 <Udma_getMappedChRingAttributes+0x90> @ imm = #0x3a
700ac8c4: 9804         	ldr	r0, [sp, #0x10]
700ac8c6: 2810         	cmp	r0, #0x10
700ac8c8: d304         	blo	0x700ac8d4 <Udma_getMappedChRingAttributes+0x64> @ imm = #0x8
700ac8ca: e7ff         	b	0x700ac8cc <Udma_getMappedChRingAttributes+0x5c> @ imm = #-0x2
700ac8cc: 9804         	ldr	r0, [sp, #0x10]
700ac8ce: 281d         	cmp	r0, #0x1d
700ac8d0: d304         	blo	0x700ac8dc <Udma_getMappedChRingAttributes+0x6c> @ imm = #0x8
700ac8d2: e7ff         	b	0x700ac8d4 <Udma_getMappedChRingAttributes+0x64> @ imm = #-0x2
700ac8d4: f06f 0002    	mvn	r0, #0x2
700ac8d8: 9000         	str	r0, [sp]
700ac8da: e7ff         	b	0x700ac8dc <Udma_getMappedChRingAttributes+0x6c> @ imm = #-0x2
700ac8dc: 9800         	ldr	r0, [sp]
700ac8de: b970         	cbnz	r0, 0x700ac8fe <Udma_getMappedChRingAttributes+0x8e> @ imm = #0x1c
700ac8e0: e7ff         	b	0x700ac8e2 <Udma_getMappedChRingAttributes+0x72> @ imm = #-0x2
700ac8e2: 9804         	ldr	r0, [sp, #0x10]
700ac8e4: 3810         	subs	r0, #0x10
700ac8e6: 9001         	str	r0, [sp, #0x4]
700ac8e8: 9801         	ldr	r0, [sp, #0x4]
700ac8ea: eb00 0140    	add.w	r1, r0, r0, lsl #1
700ac8ee: f245 60d8    	movw	r0, #0x56d8
700ac8f2: f2c7 000b    	movt	r0, #0x700b
700ac8f6: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ac8fa: 9002         	str	r0, [sp, #0x8]
700ac8fc: e7ff         	b	0x700ac8fe <Udma_getMappedChRingAttributes+0x8e> @ imm = #-0x2
700ac8fe: e7ff         	b	0x700ac900 <Udma_getMappedChRingAttributes+0x90> @ imm = #-0x2
700ac900: 9800         	ldr	r0, [sp]
700ac902: b948         	cbnz	r0, 0x700ac918 <Udma_getMappedChRingAttributes+0xa8> @ imm = #0x12
700ac904: e7ff         	b	0x700ac906 <Udma_getMappedChRingAttributes+0x96> @ imm = #-0x2
700ac906: 9903         	ldr	r1, [sp, #0xc]
700ac908: 9b02         	ldr	r3, [sp, #0x8]
700ac90a: 6818         	ldr	r0, [r3]
700ac90c: 685a         	ldr	r2, [r3, #0x4]
700ac90e: 689b         	ldr	r3, [r3, #0x8]
700ac910: 608b         	str	r3, [r1, #0x8]
700ac912: 604a         	str	r2, [r1, #0x4]
700ac914: 6008         	str	r0, [r1]
700ac916: e7ff         	b	0x700ac918 <Udma_getMappedChRingAttributes+0xa8> @ imm = #-0x2
700ac918: 9800         	ldr	r0, [sp]
700ac91a: b007         	add	sp, #0x1c
700ac91c: 4770         	bx	lr
700ac91e: 0000         	movs	r0, r0

700ac920 <UdmaChRxPrms_init>:
700ac920: b083         	sub	sp, #0xc
700ac922: 9002         	str	r0, [sp, #0x8]
700ac924: 9101         	str	r1, [sp, #0x4]
700ac926: 9802         	ldr	r0, [sp, #0x8]
700ac928: 2800         	cmp	r0, #0x0
700ac92a: d04d         	beq	0x700ac9c8 <UdmaChRxPrms_init+0xa8> @ imm = #0x9a
700ac92c: e7ff         	b	0x700ac92e <UdmaChRxPrms_init+0xe> @ imm = #-0x2
700ac92e: 9902         	ldr	r1, [sp, #0x8]
700ac930: 2000         	movs	r0, #0x0
700ac932: 7008         	strb	r0, [r1]
700ac934: 9902         	ldr	r1, [sp, #0x8]
700ac936: 7048         	strb	r0, [r1, #0x1]
700ac938: 9902         	ldr	r1, [sp, #0x8]
700ac93a: 2002         	movs	r0, #0x2
700ac93c: 7088         	strb	r0, [r1, #0x2]
700ac93e: f89d 0004    	ldrb.w	r0, [sp, #0x4]
700ac942: 0740         	lsls	r0, r0, #0x1d
700ac944: 2800         	cmp	r0, #0x0
700ac946: d504         	bpl	0x700ac952 <UdmaChRxPrms_init+0x32> @ imm = #0x8
700ac948: e7ff         	b	0x700ac94a <UdmaChRxPrms_init+0x2a> @ imm = #-0x2
700ac94a: 9902         	ldr	r1, [sp, #0x8]
700ac94c: 200c         	movs	r0, #0xc
700ac94e: 7088         	strb	r0, [r1, #0x2]
700ac950: e7ff         	b	0x700ac952 <UdmaChRxPrms_init+0x32> @ imm = #-0x2
700ac952: 9902         	ldr	r1, [sp, #0x8]
700ac954: 2010         	movs	r0, #0x10
700ac956: 8088         	strh	r0, [r1, #0x4]
700ac958: 9902         	ldr	r1, [sp, #0x8]
700ac95a: 2004         	movs	r0, #0x4
700ac95c: 7188         	strb	r0, [r1, #0x6]
700ac95e: 9902         	ldr	r1, [sp, #0x8]
700ac960: 71c8         	strb	r0, [r1, #0x7]
700ac962: 9802         	ldr	r0, [sp, #0x8]
700ac964: 2100         	movs	r1, #0x0
700ac966: 9100         	str	r1, [sp]
700ac968: 7201         	strb	r1, [r0, #0x8]
700ac96a: 9a02         	ldr	r2, [sp, #0x8]
700ac96c: 2001         	movs	r0, #0x1
700ac96e: 7250         	strb	r0, [r2, #0x9]
700ac970: 9a02         	ldr	r2, [sp, #0x8]
700ac972: 8151         	strh	r1, [r2, #0xa]
700ac974: 9a02         	ldr	r2, [sp, #0x8]
700ac976: 8191         	strh	r1, [r2, #0xc]
700ac978: 9a02         	ldr	r2, [sp, #0x8]
700ac97a: 7391         	strb	r1, [r2, #0xe]
700ac97c: 9a02         	ldr	r2, [sp, #0x8]
700ac97e: 73d1         	strb	r1, [r2, #0xf]
700ac980: 9a02         	ldr	r2, [sp, #0x8]
700ac982: 7410         	strb	r0, [r2, #0x10]
700ac984: 9a02         	ldr	r2, [sp, #0x8]
700ac986: 7451         	strb	r1, [r2, #0x11]
700ac988: 9a02         	ldr	r2, [sp, #0x8]
700ac98a: 7491         	strb	r1, [r2, #0x12]
700ac98c: 9a02         	ldr	r2, [sp, #0x8]
700ac98e: 74d1         	strb	r1, [r2, #0x13]
700ac990: 9902         	ldr	r1, [sp, #0x8]
700ac992: 6148         	str	r0, [r1, #0x14]
700ac994: f89d 0004    	ldrb.w	r0, [sp, #0x4]
700ac998: 0600         	lsls	r0, r0, #0x18
700ac99a: 2800         	cmp	r0, #0x0
700ac99c: d504         	bpl	0x700ac9a8 <UdmaChRxPrms_init+0x88> @ imm = #0x8
700ac99e: e7ff         	b	0x700ac9a0 <UdmaChRxPrms_init+0x80> @ imm = #-0x2
700ac9a0: 9902         	ldr	r1, [sp, #0x8]
700ac9a2: 2003         	movs	r0, #0x3
700ac9a4: 7608         	strb	r0, [r1, #0x18]
700ac9a6: e00e         	b	0x700ac9c6 <UdmaChRxPrms_init+0xa6> @ imm = #0x1c
700ac9a8: f89d 0004    	ldrb.w	r0, [sp, #0x4]
700ac9ac: 0640         	lsls	r0, r0, #0x19
700ac9ae: 2800         	cmp	r0, #0x0
700ac9b0: d504         	bpl	0x700ac9bc <UdmaChRxPrms_init+0x9c> @ imm = #0x8
700ac9b2: e7ff         	b	0x700ac9b4 <UdmaChRxPrms_init+0x94> @ imm = #-0x2
700ac9b4: 9902         	ldr	r1, [sp, #0x8]
700ac9b6: 2003         	movs	r0, #0x3
700ac9b8: 7608         	strb	r0, [r1, #0x18]
700ac9ba: e003         	b	0x700ac9c4 <UdmaChRxPrms_init+0xa4> @ imm = #0x6
700ac9bc: 9902         	ldr	r1, [sp, #0x8]
700ac9be: 2001         	movs	r0, #0x1
700ac9c0: 7608         	strb	r0, [r1, #0x18]
700ac9c2: e7ff         	b	0x700ac9c4 <UdmaChRxPrms_init+0xa4> @ imm = #-0x2
700ac9c4: e7ff         	b	0x700ac9c6 <UdmaChRxPrms_init+0xa6> @ imm = #-0x2
700ac9c6: e7ff         	b	0x700ac9c8 <UdmaChRxPrms_init+0xa8> @ imm = #-0x2
700ac9c8: b003         	add	sp, #0xc
700ac9ca: 4770         	bx	lr
700ac9cc: 0000         	movs	r0, r0
700ac9ce: 0000         	movs	r0, r0

700ac9d0 <UdmaChTxPrms_init>:
700ac9d0: b082         	sub	sp, #0x8
700ac9d2: 9001         	str	r0, [sp, #0x4]
700ac9d4: 9100         	str	r1, [sp]
700ac9d6: 9801         	ldr	r0, [sp, #0x4]
700ac9d8: 2800         	cmp	r0, #0x0
700ac9da: d04d         	beq	0x700aca78 <UdmaChTxPrms_init+0xa8> @ imm = #0x9a
700ac9dc: e7ff         	b	0x700ac9de <UdmaChTxPrms_init+0xe> @ imm = #-0x2
700ac9de: 9901         	ldr	r1, [sp, #0x4]
700ac9e0: 2000         	movs	r0, #0x0
700ac9e2: 7008         	strb	r0, [r1]
700ac9e4: 9901         	ldr	r1, [sp, #0x4]
700ac9e6: 7048         	strb	r0, [r1, #0x1]
700ac9e8: 9901         	ldr	r1, [sp, #0x4]
700ac9ea: 7088         	strb	r0, [r1, #0x2]
700ac9ec: 9901         	ldr	r1, [sp, #0x4]
700ac9ee: 70c8         	strb	r0, [r1, #0x3]
700ac9f0: 9901         	ldr	r1, [sp, #0x4]
700ac9f2: 2002         	movs	r0, #0x2
700ac9f4: 7108         	strb	r0, [r1, #0x4]
700ac9f6: f89d 0000    	ldrb.w	r0, [sp]
700ac9fa: 0740         	lsls	r0, r0, #0x1d
700ac9fc: 2800         	cmp	r0, #0x0
700ac9fe: d504         	bpl	0x700aca0a <UdmaChTxPrms_init+0x3a> @ imm = #0x8
700aca00: e7ff         	b	0x700aca02 <UdmaChTxPrms_init+0x32> @ imm = #-0x2
700aca02: 9901         	ldr	r1, [sp, #0x4]
700aca04: 200c         	movs	r0, #0xc
700aca06: 7108         	strb	r0, [r1, #0x4]
700aca08: e7ff         	b	0x700aca0a <UdmaChTxPrms_init+0x3a> @ imm = #-0x2
700aca0a: 9901         	ldr	r1, [sp, #0x4]
700aca0c: 2010         	movs	r0, #0x10
700aca0e: 80c8         	strh	r0, [r1, #0x6]
700aca10: 9901         	ldr	r1, [sp, #0x4]
700aca12: 2004         	movs	r0, #0x4
700aca14: 7208         	strb	r0, [r1, #0x8]
700aca16: 9901         	ldr	r1, [sp, #0x4]
700aca18: 7248         	strb	r0, [r1, #0x9]
700aca1a: 9901         	ldr	r1, [sp, #0x4]
700aca1c: 2000         	movs	r0, #0x0
700aca1e: 7288         	strb	r0, [r1, #0xa]
700aca20: 9a01         	ldr	r2, [sp, #0x4]
700aca22: 2101         	movs	r1, #0x1
700aca24: 72d1         	strb	r1, [r2, #0xb]
700aca26: 9901         	ldr	r1, [sp, #0x4]
700aca28: 7308         	strb	r0, [r1, #0xc]
700aca2a: f89d 0000    	ldrb.w	r0, [sp]
700aca2e: ea4f 6000    	lsl.w	r0, r0, #0x18
700aca32: 2800         	cmp	r0, #0x0
700aca34: d507         	bpl	0x700aca46 <UdmaChTxPrms_init+0x76> @ imm = #0xe
700aca36: e7ff         	b	0x700aca38 <UdmaChTxPrms_init+0x68> @ imm = #-0x2
700aca38: 9901         	ldr	r1, [sp, #0x4]
700aca3a: 2000         	movs	r0, #0x0
700aca3c: 81c8         	strh	r0, [r1, #0xe]
700aca3e: 9901         	ldr	r1, [sp, #0x4]
700aca40: 2003         	movs	r0, #0x3
700aca42: 7408         	strb	r0, [r1, #0x10]
700aca44: e014         	b	0x700aca70 <UdmaChTxPrms_init+0xa0> @ imm = #0x28
700aca46: f89d 0000    	ldrb.w	r0, [sp]
700aca4a: 0640         	lsls	r0, r0, #0x19
700aca4c: 2800         	cmp	r0, #0x0
700aca4e: d507         	bpl	0x700aca60 <UdmaChTxPrms_init+0x90> @ imm = #0xe
700aca50: e7ff         	b	0x700aca52 <UdmaChTxPrms_init+0x82> @ imm = #-0x2
700aca52: 9901         	ldr	r1, [sp, #0x4]
700aca54: 2000         	movs	r0, #0x0
700aca56: 81c8         	strh	r0, [r1, #0xe]
700aca58: 9901         	ldr	r1, [sp, #0x4]
700aca5a: 2003         	movs	r0, #0x3
700aca5c: 7408         	strb	r0, [r1, #0x10]
700aca5e: e006         	b	0x700aca6e <UdmaChTxPrms_init+0x9e> @ imm = #0xc
700aca60: 9901         	ldr	r1, [sp, #0x4]
700aca62: 20c0         	movs	r0, #0xc0
700aca64: 81c8         	strh	r0, [r1, #0xe]
700aca66: 9901         	ldr	r1, [sp, #0x4]
700aca68: 2001         	movs	r0, #0x1
700aca6a: 7408         	strb	r0, [r1, #0x10]
700aca6c: e7ff         	b	0x700aca6e <UdmaChTxPrms_init+0x9e> @ imm = #-0x2
700aca6e: e7ff         	b	0x700aca70 <UdmaChTxPrms_init+0xa0> @ imm = #-0x2
700aca70: 9901         	ldr	r1, [sp, #0x4]
700aca72: 2000         	movs	r0, #0x0
700aca74: 7448         	strb	r0, [r1, #0x11]
700aca76: e7ff         	b	0x700aca78 <UdmaChTxPrms_init+0xa8> @ imm = #-0x2
700aca78: b002         	add	sp, #0x8
700aca7a: 4770         	bx	lr
700aca7c: 0000         	movs	r0, r0
700aca7e: 0000         	movs	r0, r0

700aca80 <Udma_chDisable>:
700aca80: b580         	push	{r7, lr}
700aca82: b086         	sub	sp, #0x18
700aca84: 9005         	str	r0, [sp, #0x14]
700aca86: 9104         	str	r1, [sp, #0x10]
700aca88: 2000         	movs	r0, #0x0
700aca8a: 9003         	str	r0, [sp, #0xc]
700aca8c: 9805         	ldr	r0, [sp, #0x14]
700aca8e: 9001         	str	r0, [sp, #0x4]
700aca90: 9801         	ldr	r0, [sp, #0x4]
700aca92: b150         	cbz	r0, 0x700acaaa <Udma_chDisable+0x2a> @ imm = #0x14
700aca94: e7ff         	b	0x700aca96 <Udma_chDisable+0x16> @ imm = #-0x2
700aca96: 9801         	ldr	r0, [sp, #0x4]
700aca98: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700aca9c: f64a 31cd    	movw	r1, #0xabcd
700acaa0: f6ca 31dc    	movt	r1, #0xabdc
700acaa4: 4288         	cmp	r0, r1
700acaa6: d004         	beq	0x700acab2 <Udma_chDisable+0x32> @ imm = #0x8
700acaa8: e7ff         	b	0x700acaaa <Udma_chDisable+0x2a> @ imm = #-0x2
700acaaa: f06f 0001    	mvn	r0, #0x1
700acaae: 9003         	str	r0, [sp, #0xc]
700acab0: e7ff         	b	0x700acab2 <Udma_chDisable+0x32> @ imm = #-0x2
700acab2: 9803         	ldr	r0, [sp, #0xc]
700acab4: b9a8         	cbnz	r0, 0x700acae2 <Udma_chDisable+0x62> @ imm = #0x2a
700acab6: e7ff         	b	0x700acab8 <Udma_chDisable+0x38> @ imm = #-0x2
700acab8: 9801         	ldr	r0, [sp, #0x4]
700acaba: 6e80         	ldr	r0, [r0, #0x68]
700acabc: 9002         	str	r0, [sp, #0x8]
700acabe: 9802         	ldr	r0, [sp, #0x8]
700acac0: b150         	cbz	r0, 0x700acad8 <Udma_chDisable+0x58> @ imm = #0x14
700acac2: e7ff         	b	0x700acac4 <Udma_chDisable+0x44> @ imm = #-0x2
700acac4: 9802         	ldr	r0, [sp, #0x8]
700acac6: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700acaca: f64a 31cd    	movw	r1, #0xabcd
700acace: f6ca 31dc    	movt	r1, #0xabdc
700acad2: 4288         	cmp	r0, r1
700acad4: d004         	beq	0x700acae0 <Udma_chDisable+0x60> @ imm = #0x8
700acad6: e7ff         	b	0x700acad8 <Udma_chDisable+0x58> @ imm = #-0x2
700acad8: f04f 30ff    	mov.w	r0, #0xffffffff
700acadc: 9003         	str	r0, [sp, #0xc]
700acade: e7ff         	b	0x700acae0 <Udma_chDisable+0x60> @ imm = #-0x2
700acae0: e7ff         	b	0x700acae2 <Udma_chDisable+0x62> @ imm = #-0x2
700acae2: 9803         	ldr	r0, [sp, #0xc]
700acae4: b9f8         	cbnz	r0, 0x700acb26 <Udma_chDisable+0xa6> @ imm = #0x3e
700acae6: e7ff         	b	0x700acae8 <Udma_chDisable+0x68> @ imm = #-0x2
700acae8: 9801         	ldr	r0, [sp, #0x4]
700acaea: 7800         	ldrb	r0, [r0]
700acaec: 0740         	lsls	r0, r0, #0x1d
700acaee: 2800         	cmp	r0, #0x0
700acaf0: d506         	bpl	0x700acb00 <Udma_chDisable+0x80> @ imm = #0xc
700acaf2: e7ff         	b	0x700acaf4 <Udma_chDisable+0x74> @ imm = #-0x2
700acaf4: 9801         	ldr	r0, [sp, #0x4]
700acaf6: 9904         	ldr	r1, [sp, #0x10]
700acaf8: f7f7 ffda    	bl	0x700a4ab0 <Udma_chDisableBlkCpyChan> @ imm = #-0x804c
700acafc: 9003         	str	r0, [sp, #0xc]
700acafe: e011         	b	0x700acb24 <Udma_chDisable+0xa4> @ imm = #0x22
700acb00: 9801         	ldr	r0, [sp, #0x4]
700acb02: 7800         	ldrb	r0, [r0]
700acb04: 07c0         	lsls	r0, r0, #0x1f
700acb06: b130         	cbz	r0, 0x700acb16 <Udma_chDisable+0x96> @ imm = #0xc
700acb08: e7ff         	b	0x700acb0a <Udma_chDisable+0x8a> @ imm = #-0x2
700acb0a: 9801         	ldr	r0, [sp, #0x4]
700acb0c: 9904         	ldr	r1, [sp, #0x10]
700acb0e: f7f4 fa8f    	bl	0x700a1030 <Udma_chDisableTxChan> @ imm = #-0xbae2
700acb12: 9003         	str	r0, [sp, #0xc]
700acb14: e005         	b	0x700acb22 <Udma_chDisable+0xa2> @ imm = #0xa
700acb16: 9801         	ldr	r0, [sp, #0x4]
700acb18: 9904         	ldr	r1, [sp, #0x10]
700acb1a: f7f5 fd71    	bl	0x700a2600 <Udma_chDisableRxChan> @ imm = #-0xa51e
700acb1e: 9003         	str	r0, [sp, #0xc]
700acb20: e7ff         	b	0x700acb22 <Udma_chDisable+0xa2> @ imm = #-0x2
700acb22: e7ff         	b	0x700acb24 <Udma_chDisable+0xa4> @ imm = #-0x2
700acb24: e7ff         	b	0x700acb26 <Udma_chDisable+0xa6> @ imm = #-0x2
700acb26: 9803         	ldr	r0, [sp, #0xc]
700acb28: b006         	add	sp, #0x18
700acb2a: bd80         	pop	{r7, pc}
700acb2c: 0000         	movs	r0, r0
700acb2e: 0000         	movs	r0, r0

700acb30 <_tx_mutex_create>:
700acb30: b580         	push	{r7, lr}
700acb32: b086         	sub	sp, #0x18
700acb34: 9005         	str	r0, [sp, #0x14]
700acb36: 9104         	str	r1, [sp, #0x10]
700acb38: 9203         	str	r2, [sp, #0xc]
700acb3a: 9805         	ldr	r0, [sp, #0x14]
700acb3c: 2134         	movs	r1, #0x34
700acb3e: f7f2 ec7a    	blx	0x7009f434 <__aeabi_memclr8> @ imm = #-0xd70c
700acb42: 9804         	ldr	r0, [sp, #0x10]
700acb44: 9905         	ldr	r1, [sp, #0x14]
700acb46: 6048         	str	r0, [r1, #0x4]
700acb48: 9803         	ldr	r0, [sp, #0xc]
700acb4a: 9905         	ldr	r1, [sp, #0x14]
700acb4c: 6108         	str	r0, [r1, #0x10]
700acb4e: f7f3 ea62    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0xcb3c
700acb52: 9002         	str	r0, [sp, #0x8]
700acb54: 9905         	ldr	r1, [sp, #0x14]
700acb56: f245 4045    	movw	r0, #0x5445
700acb5a: f6c4 5055    	movt	r0, #0x4d55
700acb5e: 6008         	str	r0, [r1]
700acb60: f64a 11b0    	movw	r1, #0xa9b0
700acb64: f2c7 0108    	movt	r1, #0x7008
700acb68: f64f 40d1    	movw	r0, #0xfcd1
700acb6c: f2c7 000a    	movt	r0, #0x700a
700acb70: 6008         	str	r0, [r1]
700acb72: f247 10f0    	movw	r0, #0x71f0
700acb76: f2c7 0008    	movt	r0, #0x7008
700acb7a: 6800         	ldr	r0, [r0]
700acb7c: b958         	cbnz	r0, 0x700acb96 <_tx_mutex_create+0x66> @ imm = #0x16
700acb7e: e7ff         	b	0x700acb80 <_tx_mutex_create+0x50> @ imm = #-0x2
700acb80: 9805         	ldr	r0, [sp, #0x14]
700acb82: f247 11f4    	movw	r1, #0x71f4
700acb86: f2c7 0108    	movt	r1, #0x7008
700acb8a: 6008         	str	r0, [r1]
700acb8c: 9805         	ldr	r0, [sp, #0x14]
700acb8e: 6200         	str	r0, [r0, #0x20]
700acb90: 9805         	ldr	r0, [sp, #0x14]
700acb92: 6240         	str	r0, [r0, #0x24]
700acb94: e015         	b	0x700acbc2 <_tx_mutex_create+0x92> @ imm = #0x2a
700acb96: f247 10f4    	movw	r0, #0x71f4
700acb9a: f2c7 0008    	movt	r0, #0x7008
700acb9e: 6800         	ldr	r0, [r0]
700acba0: 9001         	str	r0, [sp, #0x4]
700acba2: 9801         	ldr	r0, [sp, #0x4]
700acba4: 6a40         	ldr	r0, [r0, #0x24]
700acba6: 9000         	str	r0, [sp]
700acba8: 9805         	ldr	r0, [sp, #0x14]
700acbaa: 9901         	ldr	r1, [sp, #0x4]
700acbac: 6248         	str	r0, [r1, #0x24]
700acbae: 9805         	ldr	r0, [sp, #0x14]
700acbb0: 9900         	ldr	r1, [sp]
700acbb2: 6208         	str	r0, [r1, #0x20]
700acbb4: 9800         	ldr	r0, [sp]
700acbb6: 9905         	ldr	r1, [sp, #0x14]
700acbb8: 6248         	str	r0, [r1, #0x24]
700acbba: 9801         	ldr	r0, [sp, #0x4]
700acbbc: 9905         	ldr	r1, [sp, #0x14]
700acbbe: 6208         	str	r0, [r1, #0x20]
700acbc0: e7ff         	b	0x700acbc2 <_tx_mutex_create+0x92> @ imm = #-0x2
700acbc2: f247 11f0    	movw	r1, #0x71f0
700acbc6: f2c7 0108    	movt	r1, #0x7008
700acbca: 6808         	ldr	r0, [r1]
700acbcc: 3001         	adds	r0, #0x1
700acbce: 6008         	str	r0, [r1]
700acbd0: 9802         	ldr	r0, [sp, #0x8]
700acbd2: f7f5 e8b0    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0xaea0
700acbd6: 2000         	movs	r0, #0x0
700acbd8: b006         	add	sp, #0x18
700acbda: bd80         	pop	{r7, pc}
700acbdc: 0000         	movs	r0, r0
700acbde: 0000         	movs	r0, r0

700acbe0 <_tx_semaphore_ceiling_put>:
700acbe0: b580         	push	{r7, lr}
700acbe2: b088         	sub	sp, #0x20
700acbe4: 9007         	str	r0, [sp, #0x1c]
700acbe6: 9106         	str	r1, [sp, #0x18]
700acbe8: 2000         	movs	r0, #0x0
700acbea: 9000         	str	r0, [sp]
700acbec: f7f3 ea12    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0xcbdc
700acbf0: 9005         	str	r0, [sp, #0x14]
700acbf2: 9807         	ldr	r0, [sp, #0x1c]
700acbf4: 6900         	ldr	r0, [r0, #0x10]
700acbf6: 9003         	str	r0, [sp, #0xc]
700acbf8: 9803         	ldr	r0, [sp, #0xc]
700acbfa: b9b8         	cbnz	r0, 0x700acc2c <_tx_semaphore_ceiling_put+0x4c> @ imm = #0x2e
700acbfc: e7ff         	b	0x700acbfe <_tx_semaphore_ceiling_put+0x1e> @ imm = #-0x2
700acbfe: 9807         	ldr	r0, [sp, #0x1c]
700acc00: 6880         	ldr	r0, [r0, #0x8]
700acc02: 9906         	ldr	r1, [sp, #0x18]
700acc04: 4288         	cmp	r0, r1
700acc06: d306         	blo	0x700acc16 <_tx_semaphore_ceiling_put+0x36> @ imm = #0xc
700acc08: e7ff         	b	0x700acc0a <_tx_semaphore_ceiling_put+0x2a> @ imm = #-0x2
700acc0a: 9805         	ldr	r0, [sp, #0x14]
700acc0c: f7f5 e892    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0xaedc
700acc10: 2021         	movs	r0, #0x21
700acc12: 9000         	str	r0, [sp]
700acc14: e009         	b	0x700acc2a <_tx_semaphore_ceiling_put+0x4a> @ imm = #0x12
700acc16: 9907         	ldr	r1, [sp, #0x1c]
700acc18: 6888         	ldr	r0, [r1, #0x8]
700acc1a: 3001         	adds	r0, #0x1
700acc1c: 6088         	str	r0, [r1, #0x8]
700acc1e: 9805         	ldr	r0, [sp, #0x14]
700acc20: f7f5 e888    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0xaef0
700acc24: 2000         	movs	r0, #0x0
700acc26: 9000         	str	r0, [sp]
700acc28: e7ff         	b	0x700acc2a <_tx_semaphore_ceiling_put+0x4a> @ imm = #-0x2
700acc2a: e02c         	b	0x700acc86 <_tx_semaphore_ceiling_put+0xa6> @ imm = #0x58
700acc2c: 9807         	ldr	r0, [sp, #0x1c]
700acc2e: 68c0         	ldr	r0, [r0, #0xc]
700acc30: 9004         	str	r0, [sp, #0x10]
700acc32: 9803         	ldr	r0, [sp, #0xc]
700acc34: 3801         	subs	r0, #0x1
700acc36: 9003         	str	r0, [sp, #0xc]
700acc38: 9803         	ldr	r0, [sp, #0xc]
700acc3a: b920         	cbnz	r0, 0x700acc46 <_tx_semaphore_ceiling_put+0x66> @ imm = #0x8
700acc3c: e7ff         	b	0x700acc3e <_tx_semaphore_ceiling_put+0x5e> @ imm = #-0x2
700acc3e: 9907         	ldr	r1, [sp, #0x1c]
700acc40: 2000         	movs	r0, #0x0
700acc42: 60c8         	str	r0, [r1, #0xc]
700acc44: e00f         	b	0x700acc66 <_tx_semaphore_ceiling_put+0x86> @ imm = #0x1e
700acc46: 9804         	ldr	r0, [sp, #0x10]
700acc48: 6f40         	ldr	r0, [r0, #0x74]
700acc4a: 9002         	str	r0, [sp, #0x8]
700acc4c: 9802         	ldr	r0, [sp, #0x8]
700acc4e: 9907         	ldr	r1, [sp, #0x1c]
700acc50: 60c8         	str	r0, [r1, #0xc]
700acc52: 9804         	ldr	r0, [sp, #0x10]
700acc54: 6f80         	ldr	r0, [r0, #0x78]
700acc56: 9001         	str	r0, [sp, #0x4]
700acc58: 9801         	ldr	r0, [sp, #0x4]
700acc5a: 9902         	ldr	r1, [sp, #0x8]
700acc5c: 6788         	str	r0, [r1, #0x78]
700acc5e: 9802         	ldr	r0, [sp, #0x8]
700acc60: 9901         	ldr	r1, [sp, #0x4]
700acc62: 6748         	str	r0, [r1, #0x74]
700acc64: e7ff         	b	0x700acc66 <_tx_semaphore_ceiling_put+0x86> @ imm = #-0x2
700acc66: 9803         	ldr	r0, [sp, #0xc]
700acc68: 9907         	ldr	r1, [sp, #0x1c]
700acc6a: 6108         	str	r0, [r1, #0x10]
700acc6c: 9904         	ldr	r1, [sp, #0x10]
700acc6e: 2000         	movs	r0, #0x0
700acc70: 66c8         	str	r0, [r1, #0x6c]
700acc72: 9904         	ldr	r1, [sp, #0x10]
700acc74: f8c1 0088    	str.w	r0, [r1, #0x88]
700acc78: 9804         	ldr	r0, [sp, #0x10]
700acc7a: f7f9 fb11    	bl	0x700a62a0 <_tx_thread_system_ni_resume> @ imm = #-0x69de
700acc7e: 9805         	ldr	r0, [sp, #0x14]
700acc80: f7f5 e858    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0xaf50
700acc84: e7ff         	b	0x700acc86 <_tx_semaphore_ceiling_put+0xa6> @ imm = #-0x2
700acc86: 9800         	ldr	r0, [sp]
700acc88: b008         	add	sp, #0x20
700acc8a: bd80         	pop	{r7, pc}
700acc8c: 0000         	movs	r0, r0
700acc8e: 0000         	movs	r0, r0

700acc90 <_tx_thread_relinquish>:
700acc90: b580         	push	{r7, lr}
700acc92: b084         	sub	sp, #0x10
700acc94: f64a 10a4    	movw	r0, #0xa9a4
700acc98: f2c7 0008    	movt	r0, #0x7008
700acc9c: 6800         	ldr	r0, [r0]
700acc9e: 9001         	str	r0, [sp, #0x4]
700acca0: f7f3 e9b8    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0xcc90
700acca4: 9003         	str	r0, [sp, #0xc]
700acca6: 9801         	ldr	r0, [sp, #0x4]
700acca8: 69c0         	ldr	r0, [r0, #0x1c]
700accaa: f64a 11dc    	movw	r1, #0xa9dc
700accae: f2c7 0108    	movt	r1, #0x7008
700accb2: 6008         	str	r0, [r1]
700accb4: 9801         	ldr	r0, [sp, #0x4]
700accb6: 6b00         	ldr	r0, [r0, #0x30]
700accb8: 9002         	str	r0, [sp, #0x8]
700accba: 9901         	ldr	r1, [sp, #0x4]
700accbc: 6a08         	ldr	r0, [r1, #0x20]
700accbe: 4288         	cmp	r0, r1
700accc0: d011         	beq	0x700acce6 <_tx_thread_relinquish+0x56> @ imm = #0x22
700accc2: e7ff         	b	0x700accc4 <_tx_thread_relinquish+0x34> @ imm = #-0x2
700accc4: 9801         	ldr	r0, [sp, #0x4]
700accc6: 6a00         	ldr	r0, [r0, #0x20]
700accc8: 9a02         	ldr	r2, [sp, #0x8]
700accca: f24a 7104    	movw	r1, #0xa704
700accce: f2c7 0108    	movt	r1, #0x7008
700accd2: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700accd6: 9801         	ldr	r0, [sp, #0x4]
700accd8: 6a00         	ldr	r0, [r0, #0x20]
700accda: f64a 11a8    	movw	r1, #0xa9a8
700accde: f2c7 0108    	movt	r1, #0x7008
700acce2: 6008         	str	r0, [r1]
700acce4: e7ff         	b	0x700acce6 <_tx_thread_relinquish+0x56> @ imm = #-0x2
700acce6: f64a 10ac    	movw	r0, #0xa9ac
700accea: f2c7 0008    	movt	r0, #0x7008
700accee: 6800         	ldr	r0, [r0]
700accf0: 9902         	ldr	r1, [sp, #0x8]
700accf2: 4288         	cmp	r0, r1
700accf4: d211         	bhs	0x700acd1a <_tx_thread_relinquish+0x8a> @ imm = #0x22
700accf6: e7ff         	b	0x700accf8 <_tx_thread_relinquish+0x68> @ imm = #-0x2
700accf8: f64a 10ac    	movw	r0, #0xa9ac
700accfc: f2c7 0008    	movt	r0, #0x7008
700acd00: 6801         	ldr	r1, [r0]
700acd02: f24a 7004    	movw	r0, #0xa704
700acd06: f2c7 0008    	movt	r0, #0x7008
700acd0a: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700acd0e: f64a 11a8    	movw	r1, #0xa9a8
700acd12: f2c7 0108    	movt	r1, #0x7008
700acd16: 6008         	str	r0, [r1]
700acd18: e7ff         	b	0x700acd1a <_tx_thread_relinquish+0x8a> @ imm = #-0x2
700acd1a: 9803         	ldr	r0, [sp, #0xc]
700acd1c: f7f5 e80a    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0xafec
700acd20: f64a 10a8    	movw	r0, #0xa9a8
700acd24: f2c7 0008    	movt	r0, #0x7008
700acd28: 6800         	ldr	r0, [r0]
700acd2a: 9901         	ldr	r1, [sp, #0x4]
700acd2c: 4288         	cmp	r0, r1
700acd2e: d003         	beq	0x700acd38 <_tx_thread_relinquish+0xa8> @ imm = #0x6
700acd30: e7ff         	b	0x700acd32 <_tx_thread_relinquish+0xa2> @ imm = #-0x2
700acd32: f004 ea1a    	blx	0x700b1168 <_tx_thread_system_return> @ imm = #0x4434
700acd36: e7ff         	b	0x700acd38 <_tx_thread_relinquish+0xa8> @ imm = #-0x2
700acd38: b004         	add	sp, #0x10
700acd3a: bd80         	pop	{r7, pc}
700acd3c: 0000         	movs	r0, r0
700acd3e: 0000         	movs	r0, r0

700acd40 <CSL_bcdmaChanOpSetChanPause>:
700acd40: b580         	push	{r7, lr}
700acd42: b086         	sub	sp, #0x18
700acd44: 9005         	str	r0, [sp, #0x14]
700acd46: 9104         	str	r1, [sp, #0x10]
700acd48: 9203         	str	r2, [sp, #0xc]
700acd4a: f88d 300b    	strb.w	r3, [sp, #0xb]
700acd4e: 2000         	movs	r0, #0x0
700acd50: 9001         	str	r0, [sp, #0x4]
700acd52: 9805         	ldr	r0, [sp, #0x14]
700acd54: 9904         	ldr	r1, [sp, #0x10]
700acd56: 9a03         	ldr	r2, [sp, #0xc]
700acd58: f002 f9b2    	bl	0x700af0c0 <CSL_bcdmaChanOpIsChanEnabled> @ imm = #0x2364
700acd5c: b920         	cbnz	r0, 0x700acd68 <CSL_bcdmaChanOpSetChanPause+0x28> @ imm = #0x8
700acd5e: e7ff         	b	0x700acd60 <CSL_bcdmaChanOpSetChanPause+0x20> @ imm = #-0x2
700acd60: f04f 30ff    	mov.w	r0, #0xffffffff
700acd64: 9001         	str	r0, [sp, #0x4]
700acd66: e03d         	b	0x700acde4 <CSL_bcdmaChanOpSetChanPause+0xa4> @ imm = #0x7a
700acd68: 9804         	ldr	r0, [sp, #0x10]
700acd6a: 9000         	str	r0, [sp]
700acd6c: b140         	cbz	r0, 0x700acd80 <CSL_bcdmaChanOpSetChanPause+0x40> @ imm = #0x10
700acd6e: e7ff         	b	0x700acd70 <CSL_bcdmaChanOpSetChanPause+0x30> @ imm = #-0x2
700acd70: 9800         	ldr	r0, [sp]
700acd72: 2801         	cmp	r0, #0x1
700acd74: d013         	beq	0x700acd9e <CSL_bcdmaChanOpSetChanPause+0x5e> @ imm = #0x26
700acd76: e7ff         	b	0x700acd78 <CSL_bcdmaChanOpSetChanPause+0x38> @ imm = #-0x2
700acd78: 9800         	ldr	r0, [sp]
700acd7a: 2802         	cmp	r0, #0x2
700acd7c: d01e         	beq	0x700acdbc <CSL_bcdmaChanOpSetChanPause+0x7c> @ imm = #0x3c
700acd7e: e02c         	b	0x700acdda <CSL_bcdmaChanOpSetChanPause+0x9a> @ imm = #0x58
700acd80: 9805         	ldr	r0, [sp, #0x14]
700acd82: 6880         	ldr	r0, [r0, #0x8]
700acd84: 9903         	ldr	r1, [sp, #0xc]
700acd86: eb00 3001    	add.w	r0, r0, r1, lsl #12
700acd8a: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700acd8e: f001 0301    	and	r3, r1, #0x1
700acd92: f04f 5100    	mov.w	r1, #0x20000000
700acd96: 221d         	movs	r2, #0x1d
700acd98: f005 fc22    	bl	0x700b25e0 <CSL_REG32_FINS_RAW> @ imm = #0x5844
700acd9c: e021         	b	0x700acde2 <CSL_bcdmaChanOpSetChanPause+0xa2> @ imm = #0x42
700acd9e: 9805         	ldr	r0, [sp, #0x14]
700acda0: 6900         	ldr	r0, [r0, #0x10]
700acda2: 9903         	ldr	r1, [sp, #0xc]
700acda4: eb00 3001    	add.w	r0, r0, r1, lsl #12
700acda8: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700acdac: f001 0301    	and	r3, r1, #0x1
700acdb0: f04f 5100    	mov.w	r1, #0x20000000
700acdb4: 221d         	movs	r2, #0x1d
700acdb6: f005 fc13    	bl	0x700b25e0 <CSL_REG32_FINS_RAW> @ imm = #0x5826
700acdba: e012         	b	0x700acde2 <CSL_bcdmaChanOpSetChanPause+0xa2> @ imm = #0x24
700acdbc: 9805         	ldr	r0, [sp, #0x14]
700acdbe: 6980         	ldr	r0, [r0, #0x18]
700acdc0: 9903         	ldr	r1, [sp, #0xc]
700acdc2: eb00 3001    	add.w	r0, r0, r1, lsl #12
700acdc6: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700acdca: f001 0301    	and	r3, r1, #0x1
700acdce: f04f 5100    	mov.w	r1, #0x20000000
700acdd2: 221d         	movs	r2, #0x1d
700acdd4: f005 fc04    	bl	0x700b25e0 <CSL_REG32_FINS_RAW> @ imm = #0x5808
700acdd8: e003         	b	0x700acde2 <CSL_bcdmaChanOpSetChanPause+0xa2> @ imm = #0x6
700acdda: f06f 0001    	mvn	r0, #0x1
700acdde: 9001         	str	r0, [sp, #0x4]
700acde0: e7ff         	b	0x700acde2 <CSL_bcdmaChanOpSetChanPause+0xa2> @ imm = #-0x2
700acde2: e7ff         	b	0x700acde4 <CSL_bcdmaChanOpSetChanPause+0xa4> @ imm = #-0x2
700acde4: 9801         	ldr	r0, [sp, #0x4]
700acde6: b006         	add	sp, #0x18
700acde8: bd80         	pop	{r7, pc}
700acdea: 0000         	movs	r0, r0
700acdec: 0000         	movs	r0, r0
700acdee: 0000         	movs	r0, r0

700acdf0 <CSL_bcdmaChanOpSetChanRT>:
700acdf0: b580         	push	{r7, lr}
700acdf2: b088         	sub	sp, #0x20
700acdf4: 9007         	str	r0, [sp, #0x1c]
700acdf6: 9106         	str	r1, [sp, #0x18]
700acdf8: 9205         	str	r2, [sp, #0x14]
700acdfa: 9304         	str	r3, [sp, #0x10]
700acdfc: 2000         	movs	r0, #0x0
700acdfe: 9003         	str	r0, [sp, #0xc]
700ace00: 9804         	ldr	r0, [sp, #0x10]
700ace02: b920         	cbnz	r0, 0x700ace0e <CSL_bcdmaChanOpSetChanRT+0x1e> @ imm = #0x8
700ace04: e7ff         	b	0x700ace06 <CSL_bcdmaChanOpSetChanRT+0x16> @ imm = #-0x2
700ace06: f06f 0001    	mvn	r0, #0x1
700ace0a: 9003         	str	r0, [sp, #0xc]
700ace0c: e042         	b	0x700ace94 <CSL_bcdmaChanOpSetChanRT+0xa4> @ imm = #0x84
700ace0e: 9804         	ldr	r0, [sp, #0x10]
700ace10: 9001         	str	r0, [sp, #0x4]
700ace12: 9801         	ldr	r0, [sp, #0x4]
700ace14: 6803         	ldr	r3, [r0]
700ace16: f8d0 c004    	ldr.w	r12, [r0, #0x4]
700ace1a: 6881         	ldr	r1, [r0, #0x8]
700ace1c: 6902         	ldr	r2, [r0, #0x10]
700ace1e: f04f 4080    	mov.w	r0, #0x40000000
700ace22: ea00 708c    	and.w	r0, r0, r12, lsl #30
700ace26: ea40 70c3    	orr.w	r0, r0, r3, lsl #31
700ace2a: f002 0201    	and	r2, r2, #0x1
700ace2e: ea40 7002    	orr.w	r0, r0, r2, lsl #28
700ace32: f001 0101    	and	r1, r1, #0x1
700ace36: ea40 7041    	orr.w	r0, r0, r1, lsl #29
700ace3a: 9002         	str	r0, [sp, #0x8]
700ace3c: 9806         	ldr	r0, [sp, #0x18]
700ace3e: 9000         	str	r0, [sp]
700ace40: b140         	cbz	r0, 0x700ace54 <CSL_bcdmaChanOpSetChanRT+0x64> @ imm = #0x10
700ace42: e7ff         	b	0x700ace44 <CSL_bcdmaChanOpSetChanRT+0x54> @ imm = #-0x2
700ace44: 9800         	ldr	r0, [sp]
700ace46: 2801         	cmp	r0, #0x1
700ace48: d00d         	beq	0x700ace66 <CSL_bcdmaChanOpSetChanRT+0x76> @ imm = #0x1a
700ace4a: e7ff         	b	0x700ace4c <CSL_bcdmaChanOpSetChanRT+0x5c> @ imm = #-0x2
700ace4c: 9800         	ldr	r0, [sp]
700ace4e: 2802         	cmp	r0, #0x2
700ace50: d012         	beq	0x700ace78 <CSL_bcdmaChanOpSetChanRT+0x88> @ imm = #0x24
700ace52: e01a         	b	0x700ace8a <CSL_bcdmaChanOpSetChanRT+0x9a> @ imm = #0x34
700ace54: 9807         	ldr	r0, [sp, #0x1c]
700ace56: 6880         	ldr	r0, [r0, #0x8]
700ace58: 9905         	ldr	r1, [sp, #0x14]
700ace5a: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ace5e: 9902         	ldr	r1, [sp, #0x8]
700ace60: f006 fdbe    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0x6b7c
700ace64: e015         	b	0x700ace92 <CSL_bcdmaChanOpSetChanRT+0xa2> @ imm = #0x2a
700ace66: 9807         	ldr	r0, [sp, #0x1c]
700ace68: 6900         	ldr	r0, [r0, #0x10]
700ace6a: 9905         	ldr	r1, [sp, #0x14]
700ace6c: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ace70: 9902         	ldr	r1, [sp, #0x8]
700ace72: f006 fdb5    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0x6b6a
700ace76: e00c         	b	0x700ace92 <CSL_bcdmaChanOpSetChanRT+0xa2> @ imm = #0x18
700ace78: 9807         	ldr	r0, [sp, #0x1c]
700ace7a: 6980         	ldr	r0, [r0, #0x18]
700ace7c: 9905         	ldr	r1, [sp, #0x14]
700ace7e: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ace82: 9902         	ldr	r1, [sp, #0x8]
700ace84: f006 fdac    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0x6b58
700ace88: e003         	b	0x700ace92 <CSL_bcdmaChanOpSetChanRT+0xa2> @ imm = #0x6
700ace8a: f06f 0001    	mvn	r0, #0x1
700ace8e: 9003         	str	r0, [sp, #0xc]
700ace90: e7ff         	b	0x700ace92 <CSL_bcdmaChanOpSetChanRT+0xa2> @ imm = #-0x2
700ace92: e7ff         	b	0x700ace94 <CSL_bcdmaChanOpSetChanRT+0xa4> @ imm = #-0x2
700ace94: 9803         	ldr	r0, [sp, #0xc]
700ace96: b008         	add	sp, #0x20
700ace98: bd80         	pop	{r7, pc}
700ace9a: 0000         	movs	r0, r0
700ace9c: 0000         	movs	r0, r0
700ace9e: 0000         	movs	r0, r0

700acea0 <reporting_thread>:
; {
700acea0: f646 18bc    	movw	r8, #0x69bc
700acea4: f646 19c0    	movw	r9, #0x69c0
700acea8: f645 7b73    	movw	r11, #0x5f73
700aceac: f645 36d2    	movw	r6, #0x5bd2
700aceb0: f246 1738    	movw	r7, #0x6138
700aceb4: f2c7 080b    	movt	r8, #0x700b
700aceb8: f2c7 090b    	movt	r9, #0x700b
700acebc: f2c7 0b0b    	movt	r11, #0x700b
700acec0: f2c7 060b    	movt	r6, #0x700b
700acec4: f2c7 070b    	movt	r7, #0x700b
700acec8: 2500         	movs	r5, #0x0
700aceca: 241e         	movs	r4, #0x1e
700acecc: bf00         	nop
700acece: bf00         	nop
;       tm_thread_sleep(TM_TEST_DURATION);
700aced0: f04f 001e    	mov.w	r0, #0x1e
700aced4: f006 fe64    	bl	0x700b3ba0 <tm_thread_sleep> @ imm = #0x6cc8
;       printf("**** Task Synchronistation Test **** Relative Time: %lu\r\n", relative_time);
700aced8: f645 2136    	movw	r1, #0x5a36
700acedc: 4622         	mov	r2, r4
700acede: f2c7 010b    	movt	r1, #0x700b
700acee2: 2001         	movs	r0, #0x1
700acee4: f001 fac4    	bl	0x700ae470 <_DebugP_logZone> @ imm = #0x1588
;       total = task1_counter + task2_counter;
700acee8: f8d8 0000    	ldr.w	r0, [r8]
700aceec: f8d9 1000    	ldr.w	r1, [r9]
700acef0: eb01 0a00    	add.w	r10, r1, r0
;       iteration_time_us = calculate_iteration_time(TM_TEST_DURATION, diff);
700acef4: 201e         	movs	r0, #0x1e
;       unsigned long diff = total - last_total;
700acef6: ebaa 0505    	sub.w	r5, r10, r5
;       iteration_time_us = calculate_iteration_time(TM_TEST_DURATION, diff);
700acefa: 4629         	mov	r1, r5
700acefc: f005 f8b0    	bl	0x700b2060 <calculate_iteration_time> @ imm = #0x5160
;       printf("Time Period Total:  %lu\r\n", total - last_total);
700acf00: f645 6198    	movw	r1, #0x5e98
700acf04: 462a         	mov	r2, r5
700acf06: f2c7 010b    	movt	r1, #0x700b
700acf0a: 2001         	movs	r0, #0x1
;       iteration_time_us = calculate_iteration_time(TM_TEST_DURATION, diff);
700acf0c: eeb0 8b40    	vmov.f64	d8, d0
;       printf("Time Period Total:  %lu\r\n", total - last_total);
700acf10: f001 faae    	bl	0x700ae470 <_DebugP_logZone> @ imm = #0x155c
;       printf("Task1 Counter:  %lu\r\n", task1_counter);
700acf14: f645 7147    	movw	r1, #0x5f47
700acf18: f8d8 2000    	ldr.w	r2, [r8]
700acf1c: f2c7 010b    	movt	r1, #0x700b
700acf20: 2001         	movs	r0, #0x1
700acf22: f001 faa5    	bl	0x700ae470 <_DebugP_logZone> @ imm = #0x154a
;       printf("Task2 Counter:  %lu\r\n", task2_counter);
700acf26: f8d9 2000    	ldr.w	r2, [r9]
700acf2a: 4659         	mov	r1, r11
700acf2c: 2001         	movs	r0, #0x1
700acf2e: f001 fa9f    	bl	0x700ae470 <_DebugP_logZone> @ imm = #0x153e
;       printf("Average Time per Iteration:    %f ns\r\n\r\n", iteration_time_us);
700acf32: ec53 2b18    	vmov	r2, r3, d8
700acf36: 4631         	mov	r1, r6
700acf38: 2001         	movs	r0, #0x1
700acf3a: f001 fa99    	bl	0x700ae470 <_DebugP_logZone> @ imm = #0x1532
;       tm_pmu_profile_print("SEM_A_perf");
700acf3e: 4638         	mov	r0, r7
700acf40: f006 fe7e    	bl	0x700b3c40 <tm_pmu_profile_print> @ imm = #0x6cfc
;    while (1)
700acf44: 341e         	adds	r4, #0x1e
700acf46: 4655         	mov	r5, r10
;    while (1)
700acf48: e7c2         	b	0x700aced0 <reporting_thread+0x30> @ imm = #-0x7c
700acf4a: 0000         	movs	r0, r0
700acf4c: 0000         	movs	r0, r0
700acf4e: 0000         	movs	r0, r0

700acf50 <Sciclient_rmIrInpRomMapped>:
700acf50: b082         	sub	sp, #0x8
700acf52: 9001         	str	r0, [sp, #0x4]
700acf54: f8ad 1002    	strh.w	r1, [sp, #0x2]
700acf58: 2000         	movs	r0, #0x0
700acf5a: f88d 0001    	strb.w	r0, [sp, #0x1]
700acf5e: 9801         	ldr	r0, [sp, #0x4]
700acf60: 6900         	ldr	r0, [r0, #0x10]
700acf62: 2800         	cmp	r0, #0x0
700acf64: d042         	beq	0x700acfec <Sciclient_rmIrInpRomMapped+0x9c> @ imm = #0x84
700acf66: e7ff         	b	0x700acf68 <Sciclient_rmIrInpRomMapped+0x18> @ imm = #-0x2
700acf68: 2000         	movs	r0, #0x0
700acf6a: f88d 0000    	strb.w	r0, [sp]
700acf6e: e7ff         	b	0x700acf70 <Sciclient_rmIrInpRomMapped+0x20> @ imm = #-0x2
700acf70: f89d 0000    	ldrb.w	r0, [sp]
700acf74: 9901         	ldr	r1, [sp, #0x4]
700acf76: 7d09         	ldrb	r1, [r1, #0x14]
700acf78: 4288         	cmp	r0, r1
700acf7a: da36         	bge	0x700acfea <Sciclient_rmIrInpRomMapped+0x9a> @ imm = #0x6c
700acf7c: e7ff         	b	0x700acf7e <Sciclient_rmIrInpRomMapped+0x2e> @ imm = #-0x2
700acf7e: 9801         	ldr	r0, [sp, #0x4]
700acf80: 6900         	ldr	r0, [r0, #0x10]
700acf82: f89d 1000    	ldrb.w	r1, [sp]
700acf86: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700acf8a: 7980         	ldrb	r0, [r0, #0x6]
700acf8c: 07c0         	lsls	r0, r0, #0x1f
700acf8e: bb28         	cbnz	r0, 0x700acfdc <Sciclient_rmIrInpRomMapped+0x8c> @ imm = #0x4a
700acf90: e7ff         	b	0x700acf92 <Sciclient_rmIrInpRomMapped+0x42> @ imm = #-0x2
700acf92: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700acf96: 9901         	ldr	r1, [sp, #0x4]
700acf98: 6909         	ldr	r1, [r1, #0x10]
700acf9a: f89d 2000    	ldrb.w	r2, [sp]
700acf9e: f831 1032    	ldrh.w	r1, [r1, r2, lsl #3]
700acfa2: 4288         	cmp	r0, r1
700acfa4: db1a         	blt	0x700acfdc <Sciclient_rmIrInpRomMapped+0x8c> @ imm = #0x34
700acfa6: e7ff         	b	0x700acfa8 <Sciclient_rmIrInpRomMapped+0x58> @ imm = #-0x2
700acfa8: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700acfac: 9901         	ldr	r1, [sp, #0x4]
700acfae: 6909         	ldr	r1, [r1, #0x10]
700acfb0: f89d 3000    	ldrb.w	r3, [sp]
700acfb4: eb01 02c3    	add.w	r2, r1, r3, lsl #3
700acfb8: f831 1033    	ldrh.w	r1, [r1, r3, lsl #3]
700acfbc: 8892         	ldrh	r2, [r2, #0x4]
700acfbe: 4411         	add	r1, r2
700acfc0: 4288         	cmp	r0, r1
700acfc2: da0b         	bge	0x700acfdc <Sciclient_rmIrInpRomMapped+0x8c> @ imm = #0x16
700acfc4: e7ff         	b	0x700acfc6 <Sciclient_rmIrInpRomMapped+0x76> @ imm = #-0x2
700acfc6: 2001         	movs	r0, #0x1
700acfc8: f88d 0001    	strb.w	r0, [sp, #0x1]
700acfcc: 9901         	ldr	r1, [sp, #0x4]
700acfce: 6909         	ldr	r1, [r1, #0x10]
700acfd0: f89d 2000    	ldrb.w	r2, [sp]
700acfd4: eb01 01c2    	add.w	r1, r1, r2, lsl #3
700acfd8: 7188         	strb	r0, [r1, #0x6]
700acfda: e006         	b	0x700acfea <Sciclient_rmIrInpRomMapped+0x9a> @ imm = #0xc
700acfdc: e7ff         	b	0x700acfde <Sciclient_rmIrInpRomMapped+0x8e> @ imm = #-0x2
700acfde: f89d 0000    	ldrb.w	r0, [sp]
700acfe2: 3001         	adds	r0, #0x1
700acfe4: f88d 0000    	strb.w	r0, [sp]
700acfe8: e7c2         	b	0x700acf70 <Sciclient_rmIrInpRomMapped+0x20> @ imm = #-0x7c
700acfea: e7ff         	b	0x700acfec <Sciclient_rmIrInpRomMapped+0x9c> @ imm = #-0x2
700acfec: f89d 0001    	ldrb.w	r0, [sp, #0x1]
700acff0: f000 0001    	and	r0, r0, #0x1
700acff4: b002         	add	sp, #0x8
700acff6: 4770         	bx	lr
		...

700ad000 <Sciclient_rmIrOutpRomMapped>:
700ad000: b082         	sub	sp, #0x8
700ad002: 9001         	str	r0, [sp, #0x4]
700ad004: f8ad 1002    	strh.w	r1, [sp, #0x2]
700ad008: 2000         	movs	r0, #0x0
700ad00a: f88d 0001    	strb.w	r0, [sp, #0x1]
700ad00e: 9801         	ldr	r0, [sp, #0x4]
700ad010: 6900         	ldr	r0, [r0, #0x10]
700ad012: 2800         	cmp	r0, #0x0
700ad014: d042         	beq	0x700ad09c <Sciclient_rmIrOutpRomMapped+0x9c> @ imm = #0x84
700ad016: e7ff         	b	0x700ad018 <Sciclient_rmIrOutpRomMapped+0x18> @ imm = #-0x2
700ad018: 2000         	movs	r0, #0x0
700ad01a: f88d 0000    	strb.w	r0, [sp]
700ad01e: e7ff         	b	0x700ad020 <Sciclient_rmIrOutpRomMapped+0x20> @ imm = #-0x2
700ad020: f89d 0000    	ldrb.w	r0, [sp]
700ad024: 9901         	ldr	r1, [sp, #0x4]
700ad026: 7d09         	ldrb	r1, [r1, #0x14]
700ad028: 4288         	cmp	r0, r1
700ad02a: da36         	bge	0x700ad09a <Sciclient_rmIrOutpRomMapped+0x9a> @ imm = #0x6c
700ad02c: e7ff         	b	0x700ad02e <Sciclient_rmIrOutpRomMapped+0x2e> @ imm = #-0x2
700ad02e: 9801         	ldr	r0, [sp, #0x4]
700ad030: 6900         	ldr	r0, [r0, #0x10]
700ad032: f89d 1000    	ldrb.w	r1, [sp]
700ad036: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700ad03a: 7980         	ldrb	r0, [r0, #0x6]
700ad03c: 07c0         	lsls	r0, r0, #0x1f
700ad03e: bb28         	cbnz	r0, 0x700ad08c <Sciclient_rmIrOutpRomMapped+0x8c> @ imm = #0x4a
700ad040: e7ff         	b	0x700ad042 <Sciclient_rmIrOutpRomMapped+0x42> @ imm = #-0x2
700ad042: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700ad046: 9901         	ldr	r1, [sp, #0x4]
700ad048: 6909         	ldr	r1, [r1, #0x10]
700ad04a: f89d 2000    	ldrb.w	r2, [sp]
700ad04e: eb01 01c2    	add.w	r1, r1, r2, lsl #3
700ad052: 8849         	ldrh	r1, [r1, #0x2]
700ad054: 4288         	cmp	r0, r1
700ad056: db19         	blt	0x700ad08c <Sciclient_rmIrOutpRomMapped+0x8c> @ imm = #0x32
700ad058: e7ff         	b	0x700ad05a <Sciclient_rmIrOutpRomMapped+0x5a> @ imm = #-0x2
700ad05a: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700ad05e: 9901         	ldr	r1, [sp, #0x4]
700ad060: 6909         	ldr	r1, [r1, #0x10]
700ad062: f89d 2000    	ldrb.w	r2, [sp]
700ad066: eb01 02c2    	add.w	r2, r1, r2, lsl #3
700ad06a: 8851         	ldrh	r1, [r2, #0x2]
700ad06c: 8892         	ldrh	r2, [r2, #0x4]
700ad06e: 4411         	add	r1, r2
700ad070: 4288         	cmp	r0, r1
700ad072: da0b         	bge	0x700ad08c <Sciclient_rmIrOutpRomMapped+0x8c> @ imm = #0x16
700ad074: e7ff         	b	0x700ad076 <Sciclient_rmIrOutpRomMapped+0x76> @ imm = #-0x2
700ad076: 2001         	movs	r0, #0x1
700ad078: f88d 0001    	strb.w	r0, [sp, #0x1]
700ad07c: 9901         	ldr	r1, [sp, #0x4]
700ad07e: 6909         	ldr	r1, [r1, #0x10]
700ad080: f89d 2000    	ldrb.w	r2, [sp]
700ad084: eb01 01c2    	add.w	r1, r1, r2, lsl #3
700ad088: 7188         	strb	r0, [r1, #0x6]
700ad08a: e006         	b	0x700ad09a <Sciclient_rmIrOutpRomMapped+0x9a> @ imm = #0xc
700ad08c: e7ff         	b	0x700ad08e <Sciclient_rmIrOutpRomMapped+0x8e> @ imm = #-0x2
700ad08e: f89d 0000    	ldrb.w	r0, [sp]
700ad092: 3001         	adds	r0, #0x1
700ad094: f88d 0000    	strb.w	r0, [sp]
700ad098: e7c2         	b	0x700ad020 <Sciclient_rmIrOutpRomMapped+0x20> @ imm = #-0x7c
700ad09a: e7ff         	b	0x700ad09c <Sciclient_rmIrOutpRomMapped+0x9c> @ imm = #-0x2
700ad09c: f89d 0001    	ldrb.w	r0, [sp, #0x1]
700ad0a0: f000 0001    	and	r0, r0, #0x1
700ad0a4: b002         	add	sp, #0x8
700ad0a6: 4770         	bx	lr
		...

700ad0b0 <CycleCounterP_init>:
700ad0b0: b580         	push	{r7, lr}
700ad0b2: b082         	sub	sp, #0x8
700ad0b4: 9101         	str	r1, [sp, #0x4]
700ad0b6: 9000         	str	r0, [sp]
700ad0b8: 9800         	ldr	r0, [sp]
700ad0ba: 9a01         	ldr	r2, [sp, #0x4]
700ad0bc: f646 1188    	movw	r1, #0x6988
700ad0c0: f2c7 010b    	movt	r1, #0x700b
700ad0c4: 604a         	str	r2, [r1, #0x4]
700ad0c6: 6008         	str	r0, [r1]
700ad0c8: f000 f802    	bl	0x700ad0d0 <CycleCounterP_reset> @ imm = #0x4
700ad0cc: b002         	add	sp, #0x8
700ad0ce: bd80         	pop	{r7, pc}

700ad0d0 <CycleCounterP_reset>:
700ad0d0: b580         	push	{r7, lr}
700ad0d2: b082         	sub	sp, #0x8
700ad0d4: 2000         	movs	r0, #0x0
700ad0d6: 9001         	str	r0, [sp, #0x4]
700ad0d8: 9801         	ldr	r0, [sp, #0x4]
700ad0da: f040 0004    	orr	r0, r0, #0x4
700ad0de: 9001         	str	r0, [sp, #0x4]
700ad0e0: 9801         	ldr	r0, [sp, #0x4]
700ad0e2: f040 0002    	orr	r0, r0, #0x2
700ad0e6: 9001         	str	r0, [sp, #0x4]
700ad0e8: 9801         	ldr	r0, [sp, #0x4]
700ad0ea: f040 0001    	orr	r0, r0, #0x1
700ad0ee: 9001         	str	r0, [sp, #0x4]
700ad0f0: f04f 30ff    	mov.w	r0, #0xffffffff
700ad0f4: 9000         	str	r0, [sp]
700ad0f6: f005 eca0    	blx	0x700b2a38 <PmuP_disableCounters> @ imm = #0x5940
700ad0fa: 9800         	ldr	r0, [sp]
700ad0fc: f005 eca4    	blx	0x700b2a48 <PmuP_clearOverflowStatus> @ imm = #0x5948
700ad100: 9801         	ldr	r0, [sp, #0x4]
700ad102: f005 ec92    	blx	0x700b2a28 <PmuP_setup> @ imm = #0x5924
700ad106: f04f 4000    	mov.w	r0, #0x80000000
700ad10a: f005 ec92    	blx	0x700b2a30 <PmuP_enableCounters> @ imm = #0x5924
700ad10e: b002         	add	sp, #0x8
700ad110: bd80         	pop	{r7, pc}
700ad112: bf00         	nop
700ad114: bf00         	nop
700ad116: bf00         	nop
700ad118: bf00         	nop
700ad11a: bf00         	nop
700ad11c: bf00         	nop
700ad11e: bf00         	nop

700ad120 <CycleCounterP_nsToTicks>:
700ad120: b580         	push	{r7, lr}
700ad122: b082         	sub	sp, #0x8
700ad124: 9101         	str	r1, [sp, #0x4]
700ad126: 9000         	str	r0, [sp]
700ad128: 9b00         	ldr	r3, [sp]
700ad12a: 9901         	ldr	r1, [sp, #0x4]
700ad12c: f646 1088    	movw	r0, #0x6988
700ad130: f2c7 000b    	movt	r0, #0x700b
700ad134: 6802         	ldr	r2, [r0]
700ad136: f8d0 c004    	ldr.w	r12, [r0, #0x4]
700ad13a: fba3 0e02    	umull	r0, lr, r3, r2
700ad13e: fb03 e30c    	mla	r3, r3, r12, lr
700ad142: fb01 3102    	mla	r1, r1, r2, r3
700ad146: f64c 2200    	movw	r2, #0xca00
700ad14a: f6c3 329a    	movt	r2, #0x3b9a
700ad14e: 2300         	movs	r3, #0x0
700ad150: f006 e820    	blx	0x700b3194 <__aeabi_uldivmod> @ imm = #0x6040
700ad154: b002         	add	sp, #0x8
700ad156: bd80         	pop	{r7, pc}
		...

700ad160 <Sciclient_pmGetModuleClkNumParent>:
700ad160: b580         	push	{r7, lr}
700ad162: b096         	sub	sp, #0x58
700ad164: 9015         	str	r0, [sp, #0x54]
700ad166: 9114         	str	r1, [sp, #0x50]
700ad168: 9213         	str	r2, [sp, #0x4c]
700ad16a: 9312         	str	r3, [sp, #0x48]
700ad16c: 2000         	movs	r0, #0x0
700ad16e: 9011         	str	r0, [sp, #0x44]
700ad170: f88d 0040    	strb.w	r0, [sp, #0x40]
700ad174: 900f         	str	r0, [sp, #0x3c]
700ad176: 900e         	str	r0, [sp, #0x38]
700ad178: 900d         	str	r0, [sp, #0x34]
700ad17a: 900c         	str	r0, [sp, #0x30]
700ad17c: 9815         	ldr	r0, [sp, #0x54]
700ad17e: 900e         	str	r0, [sp, #0x38]
700ad180: 9814         	ldr	r0, [sp, #0x50]
700ad182: 28ff         	cmp	r0, #0xff
700ad184: d307         	blo	0x700ad196 <Sciclient_pmGetModuleClkNumParent+0x36> @ imm = #0xe
700ad186: e7ff         	b	0x700ad188 <Sciclient_pmGetModuleClkNumParent+0x28> @ imm = #-0x2
700ad188: 9814         	ldr	r0, [sp, #0x50]
700ad18a: f8cd 003d    	str.w	r0, [sp, #0x3d]
700ad18e: 20ff         	movs	r0, #0xff
700ad190: f88d 003c    	strb.w	r0, [sp, #0x3c]
700ad194: e003         	b	0x700ad19e <Sciclient_pmGetModuleClkNumParent+0x3e> @ imm = #0x6
700ad196: 9814         	ldr	r0, [sp, #0x50]
700ad198: f88d 003c    	strb.w	r0, [sp, #0x3c]
700ad19c: e7ff         	b	0x700ad19e <Sciclient_pmGetModuleClkNumParent+0x3e> @ imm = #-0x2
700ad19e: 2000         	movs	r0, #0x0
700ad1a0: f88d 002c    	strb.w	r0, [sp, #0x2c]
700ad1a4: 900a         	str	r0, [sp, #0x28]
700ad1a6: 9009         	str	r0, [sp, #0x24]
700ad1a8: 9008         	str	r0, [sp, #0x20]
700ad1aa: f44f 7182    	mov.w	r1, #0x104
700ad1ae: f8ad 100c    	strh.w	r1, [sp, #0xc]
700ad1b2: 2102         	movs	r1, #0x2
700ad1b4: 9104         	str	r1, [sp, #0x10]
700ad1b6: a90c         	add	r1, sp, #0x30
700ad1b8: 9105         	str	r1, [sp, #0x14]
700ad1ba: 2111         	movs	r1, #0x11
700ad1bc: 9106         	str	r1, [sp, #0x18]
700ad1be: 9912         	ldr	r1, [sp, #0x48]
700ad1c0: 9107         	str	r1, [sp, #0x1c]
700ad1c2: 9000         	str	r0, [sp]
700ad1c4: a808         	add	r0, sp, #0x20
700ad1c6: 9001         	str	r0, [sp, #0x4]
700ad1c8: 200d         	movs	r0, #0xd
700ad1ca: 9002         	str	r0, [sp, #0x8]
700ad1cc: a803         	add	r0, sp, #0xc
700ad1ce: 4669         	mov	r1, sp
700ad1d0: f7f5 f8ae    	bl	0x700a2330 <Sciclient_service> @ imm = #-0xaea4
700ad1d4: 9011         	str	r0, [sp, #0x44]
700ad1d6: 9811         	ldr	r0, [sp, #0x44]
700ad1d8: b930         	cbnz	r0, 0x700ad1e8 <Sciclient_pmGetModuleClkNumParent+0x88> @ imm = #0xc
700ad1da: e7ff         	b	0x700ad1dc <Sciclient_pmGetModuleClkNumParent+0x7c> @ imm = #-0x2
700ad1dc: 9800         	ldr	r0, [sp]
700ad1de: f000 0002    	and	r0, r0, #0x2
700ad1e2: 2802         	cmp	r0, #0x2
700ad1e4: d004         	beq	0x700ad1f0 <Sciclient_pmGetModuleClkNumParent+0x90> @ imm = #0x8
700ad1e6: e7ff         	b	0x700ad1e8 <Sciclient_pmGetModuleClkNumParent+0x88> @ imm = #-0x2
700ad1e8: f04f 30ff    	mov.w	r0, #0xffffffff
700ad1ec: 9011         	str	r0, [sp, #0x44]
700ad1ee: e7ff         	b	0x700ad1f0 <Sciclient_pmGetModuleClkNumParent+0x90> @ imm = #-0x2
700ad1f0: 9811         	ldr	r0, [sp, #0x44]
700ad1f2: b928         	cbnz	r0, 0x700ad200 <Sciclient_pmGetModuleClkNumParent+0xa0> @ imm = #0xa
700ad1f4: e7ff         	b	0x700ad1f6 <Sciclient_pmGetModuleClkNumParent+0x96> @ imm = #-0x2
700ad1f6: f89d 0028    	ldrb.w	r0, [sp, #0x28]
700ad1fa: 9913         	ldr	r1, [sp, #0x4c]
700ad1fc: 6008         	str	r0, [r1]
700ad1fe: e7ff         	b	0x700ad200 <Sciclient_pmGetModuleClkNumParent+0xa0> @ imm = #-0x2
700ad200: 9811         	ldr	r0, [sp, #0x44]
700ad202: b016         	add	sp, #0x58
700ad204: bd80         	pop	{r7, pc}
		...
700ad20e: 0000         	movs	r0, r0

700ad210 <CSL_intaggrIsIntrPending>:
700ad210: b580         	push	{r7, lr}
700ad212: b088         	sub	sp, #0x20
700ad214: 9007         	str	r0, [sp, #0x1c]
700ad216: 9106         	str	r1, [sp, #0x18]
700ad218: f88d 2017    	strb.w	r2, [sp, #0x17]
700ad21c: 2000         	movs	r0, #0x0
700ad21e: f88d 0016    	strb.w	r0, [sp, #0x16]
700ad222: 9807         	ldr	r0, [sp, #0x1c]
700ad224: 9906         	ldr	r1, [sp, #0x18]
700ad226: f005 f81b    	bl	0x700b2260 <CSL_intaggrIsValidStatusBitNum> @ imm = #0x5036
700ad22a: b3e8         	cbz	r0, 0x700ad2a8 <CSL_intaggrIsIntrPending+0x98> @ imm = #0x7a
700ad22c: e7ff         	b	0x700ad22e <CSL_intaggrIsIntrPending+0x1e> @ imm = #-0x2
700ad22e: 9806         	ldr	r0, [sp, #0x18]
700ad230: 0980         	lsrs	r0, r0, #0x6
700ad232: 9001         	str	r0, [sp, #0x4]
700ad234: 9806         	ldr	r0, [sp, #0x18]
700ad236: f000 003f    	and	r0, r0, #0x3f
700ad23a: 9000         	str	r0, [sp]
700ad23c: f89d 0017    	ldrb.w	r0, [sp, #0x17]
700ad240: 07c0         	lsls	r0, r0, #0x1f
700ad242: b158         	cbz	r0, 0x700ad25c <CSL_intaggrIsIntrPending+0x4c> @ imm = #0x16
700ad244: e7ff         	b	0x700ad246 <CSL_intaggrIsIntrPending+0x36> @ imm = #-0x2
700ad246: 9807         	ldr	r0, [sp, #0x1c]
700ad248: 6880         	ldr	r0, [r0, #0x8]
700ad24a: 9901         	ldr	r1, [sp, #0x4]
700ad24c: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ad250: 3020         	adds	r0, #0x20
700ad252: f006 fc35    	bl	0x700b3ac0 <CSL_REG64_RD_RAW> @ imm = #0x686a
700ad256: 9103         	str	r1, [sp, #0xc]
700ad258: 9002         	str	r0, [sp, #0x8]
700ad25a: e00a         	b	0x700ad272 <CSL_intaggrIsIntrPending+0x62> @ imm = #0x14
700ad25c: 9807         	ldr	r0, [sp, #0x1c]
700ad25e: 6880         	ldr	r0, [r0, #0x8]
700ad260: 9901         	ldr	r1, [sp, #0x4]
700ad262: eb00 3001    	add.w	r0, r0, r1, lsl #12
700ad266: 3010         	adds	r0, #0x10
700ad268: f006 fc2a    	bl	0x700b3ac0 <CSL_REG64_RD_RAW> @ imm = #0x6854
700ad26c: 9103         	str	r1, [sp, #0xc]
700ad26e: 9002         	str	r0, [sp, #0x8]
700ad270: e7ff         	b	0x700ad272 <CSL_intaggrIsIntrPending+0x62> @ imm = #-0x2
700ad272: 9802         	ldr	r0, [sp, #0x8]
700ad274: 9903         	ldr	r1, [sp, #0xc]
700ad276: 9a00         	ldr	r2, [sp]
700ad278: 40d0         	lsrs	r0, r2
700ad27a: f1c2 0320    	rsb.w	r3, r2, #0x20
700ad27e: fa01 f303    	lsl.w	r3, r1, r3
700ad282: 4318         	orrs	r0, r3
700ad284: 3a20         	subs	r2, #0x20
700ad286: 40d1         	lsrs	r1, r2
700ad288: 2a00         	cmp	r2, #0x0
700ad28a: bf58         	it	pl
700ad28c: 4608         	movpl	r0, r1
700ad28e: ea4f 70c0    	lsl.w	r0, r0, #0x1f
700ad292: b920         	cbnz	r0, 0x700ad29e <CSL_intaggrIsIntrPending+0x8e> @ imm = #0x8
700ad294: e7ff         	b	0x700ad296 <CSL_intaggrIsIntrPending+0x86> @ imm = #-0x2
700ad296: 2000         	movs	r0, #0x0
700ad298: f88d 0016    	strb.w	r0, [sp, #0x16]
700ad29c: e003         	b	0x700ad2a6 <CSL_intaggrIsIntrPending+0x96> @ imm = #0x6
700ad29e: 2001         	movs	r0, #0x1
700ad2a0: f88d 0016    	strb.w	r0, [sp, #0x16]
700ad2a4: e7ff         	b	0x700ad2a6 <CSL_intaggrIsIntrPending+0x96> @ imm = #-0x2
700ad2a6: e7ff         	b	0x700ad2a8 <CSL_intaggrIsIntrPending+0x98> @ imm = #-0x2
700ad2a8: f89d 0016    	ldrb.w	r0, [sp, #0x16]
700ad2ac: f000 0001    	and	r0, r0, #0x1
700ad2b0: b008         	add	sp, #0x20
700ad2b2: bd80         	pop	{r7, pc}
		...

700ad2c0 <Sciclient_rmIrqCheckLoop>:
700ad2c0: b580         	push	{r7, lr}
700ad2c2: b088         	sub	sp, #0x20
700ad2c4: 9007         	str	r0, [sp, #0x1c]
700ad2c6: 2000         	movs	r0, #0x0
700ad2c8: f88d 001b    	strb.w	r0, [sp, #0x1b]
700ad2cc: f8ad 0018    	strh.w	r0, [sp, #0x18]
700ad2d0: e7ff         	b	0x700ad2d2 <Sciclient_rmIrqCheckLoop+0x12> @ imm = #-0x2
700ad2d2: f8bd 0018    	ldrh.w	r0, [sp, #0x18]
700ad2d6: 9002         	str	r0, [sp, #0x8]
700ad2d8: f006 fc3a    	bl	0x700b3b50 <Sciclient_rmPsGetPsp> @ imm = #0x6874
700ad2dc: 4601         	mov	r1, r0
700ad2de: 9802         	ldr	r0, [sp, #0x8]
700ad2e0: 4288         	cmp	r0, r1
700ad2e2: da39         	bge	0x700ad358 <Sciclient_rmIrqCheckLoop+0x98> @ imm = #0x72
700ad2e4: e7ff         	b	0x700ad2e6 <Sciclient_rmIrqCheckLoop+0x26> @ imm = #-0x2
700ad2e6: f8bd 0018    	ldrh.w	r0, [sp, #0x18]
700ad2ea: f006 f8b1    	bl	0x700b3450 <Sciclient_rmPsGetIrqNode> @ imm = #0x6162
700ad2ee: 9004         	str	r0, [sp, #0x10]
700ad2f0: f8bd 0018    	ldrh.w	r0, [sp, #0x18]
700ad2f4: 3001         	adds	r0, #0x1
700ad2f6: f8ad 0016    	strh.w	r0, [sp, #0x16]
700ad2fa: e7ff         	b	0x700ad2fc <Sciclient_rmIrqCheckLoop+0x3c> @ imm = #-0x2
700ad2fc: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700ad300: 9001         	str	r0, [sp, #0x4]
700ad302: f006 fc25    	bl	0x700b3b50 <Sciclient_rmPsGetPsp> @ imm = #0x684a
700ad306: 4601         	mov	r1, r0
700ad308: 9801         	ldr	r0, [sp, #0x4]
700ad30a: 4288         	cmp	r0, r1
700ad30c: da17         	bge	0x700ad33e <Sciclient_rmIrqCheckLoop+0x7e> @ imm = #0x2e
700ad30e: e7ff         	b	0x700ad310 <Sciclient_rmIrqCheckLoop+0x50> @ imm = #-0x2
700ad310: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700ad314: f006 f89c    	bl	0x700b3450 <Sciclient_rmPsGetIrqNode> @ imm = #0x6138
700ad318: 9003         	str	r0, [sp, #0xc]
700ad31a: 9804         	ldr	r0, [sp, #0x10]
700ad31c: 8800         	ldrh	r0, [r0]
700ad31e: 9903         	ldr	r1, [sp, #0xc]
700ad320: 8809         	ldrh	r1, [r1]
700ad322: 4288         	cmp	r0, r1
700ad324: d104         	bne	0x700ad330 <Sciclient_rmIrqCheckLoop+0x70> @ imm = #0x8
700ad326: e7ff         	b	0x700ad328 <Sciclient_rmIrqCheckLoop+0x68> @ imm = #-0x2
700ad328: 2001         	movs	r0, #0x1
700ad32a: f88d 001b    	strb.w	r0, [sp, #0x1b]
700ad32e: e006         	b	0x700ad33e <Sciclient_rmIrqCheckLoop+0x7e> @ imm = #0xc
700ad330: e7ff         	b	0x700ad332 <Sciclient_rmIrqCheckLoop+0x72> @ imm = #-0x2
700ad332: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700ad336: 3001         	adds	r0, #0x1
700ad338: f8ad 0016    	strh.w	r0, [sp, #0x16]
700ad33c: e7de         	b	0x700ad2fc <Sciclient_rmIrqCheckLoop+0x3c> @ imm = #-0x44
700ad33e: f89d 001b    	ldrb.w	r0, [sp, #0x1b]
700ad342: 07c0         	lsls	r0, r0, #0x1f
700ad344: b108         	cbz	r0, 0x700ad34a <Sciclient_rmIrqCheckLoop+0x8a> @ imm = #0x2
700ad346: e7ff         	b	0x700ad348 <Sciclient_rmIrqCheckLoop+0x88> @ imm = #-0x2
700ad348: e006         	b	0x700ad358 <Sciclient_rmIrqCheckLoop+0x98> @ imm = #0xc
700ad34a: e7ff         	b	0x700ad34c <Sciclient_rmIrqCheckLoop+0x8c> @ imm = #-0x2
700ad34c: f8bd 0018    	ldrh.w	r0, [sp, #0x18]
700ad350: 3001         	adds	r0, #0x1
700ad352: f8ad 0018    	strh.w	r0, [sp, #0x18]
700ad356: e7bc         	b	0x700ad2d2 <Sciclient_rmIrqCheckLoop+0x12> @ imm = #-0x88
700ad358: f89d 001b    	ldrb.w	r0, [sp, #0x1b]
700ad35c: f000 0001    	and	r0, r0, #0x1
700ad360: b008         	add	sp, #0x20
700ad362: bd80         	pop	{r7, pc}
		...

700ad370 <UART_IsBaseAddrValid>:
700ad370: b082         	sub	sp, #0x8
700ad372: 9001         	str	r0, [sp, #0x4]
700ad374: f06f 0002    	mvn	r0, #0x2
700ad378: 9000         	str	r0, [sp]
700ad37a: 9801         	ldr	r0, [sp, #0x4]
700ad37c: f1b0 7f20    	cmp.w	r0, #0x2800000
700ad380: d042         	beq	0x700ad408 <UART_IsBaseAddrValid+0x98> @ imm = #0x84
700ad382: e7ff         	b	0x700ad384 <UART_IsBaseAddrValid+0x14> @ imm = #-0x2
700ad384: 9801         	ldr	r0, [sp, #0x4]
700ad386: 2100         	movs	r1, #0x0
700ad388: f2c0 2181    	movt	r1, #0x281
700ad38c: 4288         	cmp	r0, r1
700ad38e: d03b         	beq	0x700ad408 <UART_IsBaseAddrValid+0x98> @ imm = #0x76
700ad390: e7ff         	b	0x700ad392 <UART_IsBaseAddrValid+0x22> @ imm = #-0x2
700ad392: 9801         	ldr	r0, [sp, #0x4]
700ad394: 2100         	movs	r1, #0x0
700ad396: f2c0 2182    	movt	r1, #0x282
700ad39a: 4288         	cmp	r0, r1
700ad39c: d034         	beq	0x700ad408 <UART_IsBaseAddrValid+0x98> @ imm = #0x68
700ad39e: e7ff         	b	0x700ad3a0 <UART_IsBaseAddrValid+0x30> @ imm = #-0x2
700ad3a0: 9801         	ldr	r0, [sp, #0x4]
700ad3a2: 2100         	movs	r1, #0x0
700ad3a4: f2c0 2183    	movt	r1, #0x283
700ad3a8: 4288         	cmp	r0, r1
700ad3aa: d02d         	beq	0x700ad408 <UART_IsBaseAddrValid+0x98> @ imm = #0x5a
700ad3ac: e7ff         	b	0x700ad3ae <UART_IsBaseAddrValid+0x3e> @ imm = #-0x2
700ad3ae: 9801         	ldr	r0, [sp, #0x4]
700ad3b0: f1b0 7f21    	cmp.w	r0, #0x2840000
700ad3b4: d028         	beq	0x700ad408 <UART_IsBaseAddrValid+0x98> @ imm = #0x50
700ad3b6: e7ff         	b	0x700ad3b8 <UART_IsBaseAddrValid+0x48> @ imm = #-0x2
700ad3b8: 9801         	ldr	r0, [sp, #0x4]
700ad3ba: 2100         	movs	r1, #0x0
700ad3bc: f2c0 2185    	movt	r1, #0x285
700ad3c0: 4288         	cmp	r0, r1
700ad3c2: d021         	beq	0x700ad408 <UART_IsBaseAddrValid+0x98> @ imm = #0x42
700ad3c4: e7ff         	b	0x700ad3c6 <UART_IsBaseAddrValid+0x56> @ imm = #-0x2
700ad3c6: 9801         	ldr	r0, [sp, #0x4]
700ad3c8: 2100         	movs	r1, #0x0
700ad3ca: f2c0 2186    	movt	r1, #0x286
700ad3ce: 4288         	cmp	r0, r1
700ad3d0: d01a         	beq	0x700ad408 <UART_IsBaseAddrValid+0x98> @ imm = #0x34
700ad3d2: e7ff         	b	0x700ad3d4 <UART_IsBaseAddrValid+0x64> @ imm = #-0x2
700ad3d4: 9801         	ldr	r0, [sp, #0x4]
700ad3d6: f1b0 6f94    	cmp.w	r0, #0x4a00000
700ad3da: d015         	beq	0x700ad408 <UART_IsBaseAddrValid+0x98> @ imm = #0x2a
700ad3dc: e7ff         	b	0x700ad3de <UART_IsBaseAddrValid+0x6e> @ imm = #-0x2
700ad3de: 9801         	ldr	r0, [sp, #0x4]
700ad3e0: 2100         	movs	r1, #0x0
700ad3e2: f2c0 41a1    	movt	r1, #0x4a1
700ad3e6: 4288         	cmp	r0, r1
700ad3e8: d00e         	beq	0x700ad408 <UART_IsBaseAddrValid+0x98> @ imm = #0x1c
700ad3ea: e7ff         	b	0x700ad3ec <UART_IsBaseAddrValid+0x7c> @ imm = #-0x2
700ad3ec: 9801         	ldr	r0, [sp, #0x4]
700ad3ee: 2100         	movs	r1, #0x0
700ad3f0: f2c8 41a0    	movt	r1, #0x84a0
700ad3f4: 4288         	cmp	r0, r1
700ad3f6: d007         	beq	0x700ad408 <UART_IsBaseAddrValid+0x98> @ imm = #0xe
700ad3f8: e7ff         	b	0x700ad3fa <UART_IsBaseAddrValid+0x8a> @ imm = #-0x2
700ad3fa: 9801         	ldr	r0, [sp, #0x4]
700ad3fc: 2100         	movs	r1, #0x0
700ad3fe: f2c8 41a1    	movt	r1, #0x84a1
700ad402: 4288         	cmp	r0, r1
700ad404: d103         	bne	0x700ad40e <UART_IsBaseAddrValid+0x9e> @ imm = #0x6
700ad406: e7ff         	b	0x700ad408 <UART_IsBaseAddrValid+0x98> @ imm = #-0x2
700ad408: 2000         	movs	r0, #0x0
700ad40a: 9000         	str	r0, [sp]
700ad40c: e7ff         	b	0x700ad40e <UART_IsBaseAddrValid+0x9e> @ imm = #-0x2
700ad40e: 9800         	ldr	r0, [sp]
700ad410: b002         	add	sp, #0x8
700ad412: 4770         	bx	lr
		...

700ad420 <_tx_semaphore_create>:
700ad420: b580         	push	{r7, lr}
700ad422: b086         	sub	sp, #0x18
700ad424: 9005         	str	r0, [sp, #0x14]
700ad426: 9104         	str	r1, [sp, #0x10]
700ad428: 9203         	str	r2, [sp, #0xc]
700ad42a: 9905         	ldr	r1, [sp, #0x14]
700ad42c: 2000         	movs	r0, #0x0
700ad42e: 6188         	str	r0, [r1, #0x18]
700ad430: 6148         	str	r0, [r1, #0x14]
700ad432: 6108         	str	r0, [r1, #0x10]
700ad434: 60c8         	str	r0, [r1, #0xc]
700ad436: 6088         	str	r0, [r1, #0x8]
700ad438: 6048         	str	r0, [r1, #0x4]
700ad43a: 6008         	str	r0, [r1]
700ad43c: 9804         	ldr	r0, [sp, #0x10]
700ad43e: 9905         	ldr	r1, [sp, #0x14]
700ad440: 6048         	str	r0, [r1, #0x4]
700ad442: 9803         	ldr	r0, [sp, #0xc]
700ad444: 9905         	ldr	r1, [sp, #0x14]
700ad446: 6088         	str	r0, [r1, #0x8]
700ad448: f7f2 ede4    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0xd438
700ad44c: 9002         	str	r0, [sp, #0x8]
700ad44e: 9905         	ldr	r1, [sp, #0x14]
700ad450: f644 5041    	movw	r0, #0x4d41
700ad454: f2c5 3045    	movt	r0, #0x5345
700ad458: 6008         	str	r0, [r1]
700ad45a: f247 10f8    	movw	r0, #0x71f8
700ad45e: f2c7 0008    	movt	r0, #0x7008
700ad462: 6800         	ldr	r0, [r0]
700ad464: b958         	cbnz	r0, 0x700ad47e <_tx_semaphore_create+0x5e> @ imm = #0x16
700ad466: e7ff         	b	0x700ad468 <_tx_semaphore_create+0x48> @ imm = #-0x2
700ad468: 9805         	ldr	r0, [sp, #0x14]
700ad46a: f247 11fc    	movw	r1, #0x71fc
700ad46e: f2c7 0108    	movt	r1, #0x7008
700ad472: 6008         	str	r0, [r1]
700ad474: 9805         	ldr	r0, [sp, #0x14]
700ad476: 6140         	str	r0, [r0, #0x14]
700ad478: 9805         	ldr	r0, [sp, #0x14]
700ad47a: 6180         	str	r0, [r0, #0x18]
700ad47c: e015         	b	0x700ad4aa <_tx_semaphore_create+0x8a> @ imm = #0x2a
700ad47e: f247 10fc    	movw	r0, #0x71fc
700ad482: f2c7 0008    	movt	r0, #0x7008
700ad486: 6800         	ldr	r0, [r0]
700ad488: 9001         	str	r0, [sp, #0x4]
700ad48a: 9801         	ldr	r0, [sp, #0x4]
700ad48c: 6980         	ldr	r0, [r0, #0x18]
700ad48e: 9000         	str	r0, [sp]
700ad490: 9805         	ldr	r0, [sp, #0x14]
700ad492: 9901         	ldr	r1, [sp, #0x4]
700ad494: 6188         	str	r0, [r1, #0x18]
700ad496: 9805         	ldr	r0, [sp, #0x14]
700ad498: 9900         	ldr	r1, [sp]
700ad49a: 6148         	str	r0, [r1, #0x14]
700ad49c: 9800         	ldr	r0, [sp]
700ad49e: 9905         	ldr	r1, [sp, #0x14]
700ad4a0: 6188         	str	r0, [r1, #0x18]
700ad4a2: 9801         	ldr	r0, [sp, #0x4]
700ad4a4: 9905         	ldr	r1, [sp, #0x14]
700ad4a6: 6148         	str	r0, [r1, #0x14]
700ad4a8: e7ff         	b	0x700ad4aa <_tx_semaphore_create+0x8a> @ imm = #-0x2
700ad4aa: f247 11f8    	movw	r1, #0x71f8
700ad4ae: f2c7 0108    	movt	r1, #0x7008
700ad4b2: 6808         	ldr	r0, [r1]
700ad4b4: 3001         	adds	r0, #0x1
700ad4b6: 6008         	str	r0, [r1]
700ad4b8: 9802         	ldr	r0, [sp, #0x8]
700ad4ba: f7f4 ec3c    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0xb788
700ad4be: 2000         	movs	r0, #0x0
700ad4c0: b006         	add	sp, #0x18
700ad4c2: bd80         	pop	{r7, pc}
		...

700ad4d0 <Sciclient_getContext>:
700ad4d0: b084         	sub	sp, #0x10
700ad4d2: 9003         	str	r0, [sp, #0xc]
700ad4d4: 9102         	str	r1, [sp, #0x8]
700ad4d6: 200f         	movs	r0, #0xf
700ad4d8: 9001         	str	r0, [sp, #0x4]
700ad4da: 9802         	ldr	r0, [sp, #0x8]
700ad4dc: 9000         	str	r0, [sp]
700ad4de: 2806         	cmp	r0, #0x6
700ad4e0: d842         	bhi	0x700ad568 <Sciclient_getContext+0x98> @ imm = #0x84
700ad4e2: 9900         	ldr	r1, [sp]
700ad4e4: e8df f001    	tbb	[pc, r1]
700ad4e8: 04 0e 18 22  	.word	0x22180e04
700ad4ec: 2c 36 36 00  	.word	0x0036362c
700ad4f0: 9803         	ldr	r0, [sp, #0xc]
700ad4f2: b918         	cbnz	r0, 0x700ad4fc <Sciclient_getContext+0x2c> @ imm = #0x6
700ad4f4: e7ff         	b	0x700ad4f6 <Sciclient_getContext+0x26> @ imm = #-0x2
700ad4f6: 200e         	movs	r0, #0xe
700ad4f8: 9001         	str	r0, [sp, #0x4]
700ad4fa: e002         	b	0x700ad502 <Sciclient_getContext+0x32> @ imm = #0x4
700ad4fc: 2008         	movs	r0, #0x8
700ad4fe: 9001         	str	r0, [sp, #0x4]
700ad500: e7ff         	b	0x700ad502 <Sciclient_getContext+0x32> @ imm = #-0x2
700ad502: e032         	b	0x700ad56a <Sciclient_getContext+0x9a> @ imm = #0x64
700ad504: 9803         	ldr	r0, [sp, #0xc]
700ad506: b918         	cbnz	r0, 0x700ad510 <Sciclient_getContext+0x40> @ imm = #0x6
700ad508: e7ff         	b	0x700ad50a <Sciclient_getContext+0x3a> @ imm = #-0x2
700ad50a: 2000         	movs	r0, #0x0
700ad50c: 9001         	str	r0, [sp, #0x4]
700ad50e: e002         	b	0x700ad516 <Sciclient_getContext+0x46> @ imm = #0x4
700ad510: 2001         	movs	r0, #0x1
700ad512: 9001         	str	r0, [sp, #0x4]
700ad514: e7ff         	b	0x700ad516 <Sciclient_getContext+0x46> @ imm = #-0x2
700ad516: e028         	b	0x700ad56a <Sciclient_getContext+0x9a> @ imm = #0x50
700ad518: 9803         	ldr	r0, [sp, #0xc]
700ad51a: b918         	cbnz	r0, 0x700ad524 <Sciclient_getContext+0x54> @ imm = #0x6
700ad51c: e7ff         	b	0x700ad51e <Sciclient_getContext+0x4e> @ imm = #-0x2
700ad51e: 2002         	movs	r0, #0x2
700ad520: 9001         	str	r0, [sp, #0x4]
700ad522: e002         	b	0x700ad52a <Sciclient_getContext+0x5a> @ imm = #0x4
700ad524: 2003         	movs	r0, #0x3
700ad526: 9001         	str	r0, [sp, #0x4]
700ad528: e7ff         	b	0x700ad52a <Sciclient_getContext+0x5a> @ imm = #-0x2
700ad52a: e01e         	b	0x700ad56a <Sciclient_getContext+0x9a> @ imm = #0x3c
700ad52c: 9803         	ldr	r0, [sp, #0xc]
700ad52e: b918         	cbnz	r0, 0x700ad538 <Sciclient_getContext+0x68> @ imm = #0x6
700ad530: e7ff         	b	0x700ad532 <Sciclient_getContext+0x62> @ imm = #-0x2
700ad532: 2009         	movs	r0, #0x9
700ad534: 9001         	str	r0, [sp, #0x4]
700ad536: e002         	b	0x700ad53e <Sciclient_getContext+0x6e> @ imm = #0x4
700ad538: 200a         	movs	r0, #0xa
700ad53a: 9001         	str	r0, [sp, #0x4]
700ad53c: e7ff         	b	0x700ad53e <Sciclient_getContext+0x6e> @ imm = #-0x2
700ad53e: e014         	b	0x700ad56a <Sciclient_getContext+0x9a> @ imm = #0x28
700ad540: 9803         	ldr	r0, [sp, #0xc]
700ad542: b918         	cbnz	r0, 0x700ad54c <Sciclient_getContext+0x7c> @ imm = #0x6
700ad544: e7ff         	b	0x700ad546 <Sciclient_getContext+0x76> @ imm = #-0x2
700ad546: 200b         	movs	r0, #0xb
700ad548: 9001         	str	r0, [sp, #0x4]
700ad54a: e002         	b	0x700ad552 <Sciclient_getContext+0x82> @ imm = #0x4
700ad54c: 200c         	movs	r0, #0xc
700ad54e: 9001         	str	r0, [sp, #0x4]
700ad550: e7ff         	b	0x700ad552 <Sciclient_getContext+0x82> @ imm = #-0x2
700ad552: e00a         	b	0x700ad56a <Sciclient_getContext+0x9a> @ imm = #0x14
700ad554: 9803         	ldr	r0, [sp, #0xc]
700ad556: b918         	cbnz	r0, 0x700ad560 <Sciclient_getContext+0x90> @ imm = #0x6
700ad558: e7ff         	b	0x700ad55a <Sciclient_getContext+0x8a> @ imm = #-0x2
700ad55a: 2004         	movs	r0, #0x4
700ad55c: 9001         	str	r0, [sp, #0x4]
700ad55e: e002         	b	0x700ad566 <Sciclient_getContext+0x96> @ imm = #0x4
700ad560: 2006         	movs	r0, #0x6
700ad562: 9001         	str	r0, [sp, #0x4]
700ad564: e7ff         	b	0x700ad566 <Sciclient_getContext+0x96> @ imm = #-0x2
700ad566: e000         	b	0x700ad56a <Sciclient_getContext+0x9a> @ imm = #0x0
700ad568: e7ff         	b	0x700ad56a <Sciclient_getContext+0x9a> @ imm = #-0x2
700ad56a: 9801         	ldr	r0, [sp, #0x4]
700ad56c: b004         	add	sp, #0x10
700ad56e: 4770         	bx	lr

700ad570 <Udma_rmAllocEvent>:
700ad570: b580         	push	{r7, lr}
700ad572: b088         	sub	sp, #0x20
700ad574: 9007         	str	r0, [sp, #0x1c]
700ad576: f64f 70ff    	movw	r0, #0xffff
700ad57a: 9006         	str	r0, [sp, #0x18]
700ad57c: 9807         	ldr	r0, [sp, #0x1c]
700ad57e: f500 70ea    	add.w	r0, r0, #0x1d4
700ad582: 9001         	str	r0, [sp, #0x4]
700ad584: 9807         	ldr	r0, [sp, #0x1c]
700ad586: f500 609f    	add.w	r0, r0, #0x4f8
700ad58a: f04f 31ff    	mov.w	r1, #0xffffffff
700ad58e: f003 fb4f    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x369e
700ad592: 2000         	movs	r0, #0x0
700ad594: 9005         	str	r0, [sp, #0x14]
700ad596: e7ff         	b	0x700ad598 <Udma_rmAllocEvent+0x28> @ imm = #-0x2
700ad598: 9805         	ldr	r0, [sp, #0x14]
700ad59a: 9901         	ldr	r1, [sp, #0x4]
700ad59c: f8d1 10dc    	ldr.w	r1, [r1, #0xdc]
700ad5a0: 4288         	cmp	r0, r1
700ad5a2: d22d         	bhs	0x700ad600 <Udma_rmAllocEvent+0x90> @ imm = #0x5a
700ad5a4: e7ff         	b	0x700ad5a6 <Udma_rmAllocEvent+0x36> @ imm = #-0x2
700ad5a6: 9805         	ldr	r0, [sp, #0x14]
700ad5a8: 0940         	lsrs	r0, r0, #0x5
700ad5aa: 9004         	str	r0, [sp, #0x10]
700ad5ac: 9805         	ldr	r0, [sp, #0x14]
700ad5ae: 9904         	ldr	r1, [sp, #0x10]
700ad5b0: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700ad5b4: 9003         	str	r0, [sp, #0xc]
700ad5b6: 9903         	ldr	r1, [sp, #0xc]
700ad5b8: 2001         	movs	r0, #0x1
700ad5ba: 4088         	lsls	r0, r1
700ad5bc: 9002         	str	r0, [sp, #0x8]
700ad5be: 9807         	ldr	r0, [sp, #0x1c]
700ad5c0: 9904         	ldr	r1, [sp, #0x10]
700ad5c2: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ad5c6: f8d0 0424    	ldr.w	r0, [r0, #0x424]
700ad5ca: 9902         	ldr	r1, [sp, #0x8]
700ad5cc: 4008         	ands	r0, r1
700ad5ce: 4288         	cmp	r0, r1
700ad5d0: d111         	bne	0x700ad5f6 <Udma_rmAllocEvent+0x86> @ imm = #0x22
700ad5d2: e7ff         	b	0x700ad5d4 <Udma_rmAllocEvent+0x64> @ imm = #-0x2
700ad5d4: 9a02         	ldr	r2, [sp, #0x8]
700ad5d6: 9807         	ldr	r0, [sp, #0x1c]
700ad5d8: 9904         	ldr	r1, [sp, #0x10]
700ad5da: eb00 0181    	add.w	r1, r0, r1, lsl #2
700ad5de: f8d1 0424    	ldr.w	r0, [r1, #0x424]
700ad5e2: 4390         	bics	r0, r2
700ad5e4: f8c1 0424    	str.w	r0, [r1, #0x424]
700ad5e8: 9805         	ldr	r0, [sp, #0x14]
700ad5ea: 9901         	ldr	r1, [sp, #0x4]
700ad5ec: f8d1 10d8    	ldr.w	r1, [r1, #0xd8]
700ad5f0: 4408         	add	r0, r1
700ad5f2: 9006         	str	r0, [sp, #0x18]
700ad5f4: e004         	b	0x700ad600 <Udma_rmAllocEvent+0x90> @ imm = #0x8
700ad5f6: e7ff         	b	0x700ad5f8 <Udma_rmAllocEvent+0x88> @ imm = #-0x2
700ad5f8: 9805         	ldr	r0, [sp, #0x14]
700ad5fa: 3001         	adds	r0, #0x1
700ad5fc: 9005         	str	r0, [sp, #0x14]
700ad5fe: e7cb         	b	0x700ad598 <Udma_rmAllocEvent+0x28> @ imm = #-0x6a
700ad600: 9807         	ldr	r0, [sp, #0x1c]
700ad602: f500 609f    	add.w	r0, r0, #0x4f8
700ad606: f004 fb4b    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x4696
700ad60a: 9806         	ldr	r0, [sp, #0x18]
700ad60c: b008         	add	sp, #0x20
700ad60e: bd80         	pop	{r7, pc}

700ad610 <Udma_rmAllocVintr>:
700ad610: b580         	push	{r7, lr}
700ad612: b088         	sub	sp, #0x20
700ad614: 9007         	str	r0, [sp, #0x1c]
700ad616: f64f 70ff    	movw	r0, #0xffff
700ad61a: 9002         	str	r0, [sp, #0x8]
700ad61c: 9807         	ldr	r0, [sp, #0x1c]
700ad61e: f500 70ea    	add.w	r0, r0, #0x1d4
700ad622: 9001         	str	r0, [sp, #0x4]
700ad624: 9807         	ldr	r0, [sp, #0x1c]
700ad626: f500 609f    	add.w	r0, r0, #0x4f8
700ad62a: f04f 31ff    	mov.w	r1, #0xffffffff
700ad62e: f003 faff    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x35fe
700ad632: 2000         	movs	r0, #0x0
700ad634: 9006         	str	r0, [sp, #0x18]
700ad636: e7ff         	b	0x700ad638 <Udma_rmAllocVintr+0x28> @ imm = #-0x2
700ad638: 9806         	ldr	r0, [sp, #0x18]
700ad63a: 9901         	ldr	r1, [sp, #0x4]
700ad63c: f8d1 10e4    	ldr.w	r1, [r1, #0xe4]
700ad640: 4288         	cmp	r0, r1
700ad642: d22d         	bhs	0x700ad6a0 <Udma_rmAllocVintr+0x90> @ imm = #0x5a
700ad644: e7ff         	b	0x700ad646 <Udma_rmAllocVintr+0x36> @ imm = #-0x2
700ad646: 9806         	ldr	r0, [sp, #0x18]
700ad648: 0940         	lsrs	r0, r0, #0x5
700ad64a: 9005         	str	r0, [sp, #0x14]
700ad64c: 9806         	ldr	r0, [sp, #0x18]
700ad64e: 9905         	ldr	r1, [sp, #0x14]
700ad650: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700ad654: 9004         	str	r0, [sp, #0x10]
700ad656: 9904         	ldr	r1, [sp, #0x10]
700ad658: 2001         	movs	r0, #0x1
700ad65a: 4088         	lsls	r0, r1
700ad65c: 9003         	str	r0, [sp, #0xc]
700ad65e: 9807         	ldr	r0, [sp, #0x1c]
700ad660: 9905         	ldr	r1, [sp, #0x14]
700ad662: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ad666: f8d0 04a4    	ldr.w	r0, [r0, #0x4a4]
700ad66a: 9903         	ldr	r1, [sp, #0xc]
700ad66c: 4008         	ands	r0, r1
700ad66e: 4288         	cmp	r0, r1
700ad670: d111         	bne	0x700ad696 <Udma_rmAllocVintr+0x86> @ imm = #0x22
700ad672: e7ff         	b	0x700ad674 <Udma_rmAllocVintr+0x64> @ imm = #-0x2
700ad674: 9a03         	ldr	r2, [sp, #0xc]
700ad676: 9807         	ldr	r0, [sp, #0x1c]
700ad678: 9905         	ldr	r1, [sp, #0x14]
700ad67a: eb00 0181    	add.w	r1, r0, r1, lsl #2
700ad67e: f8d1 04a4    	ldr.w	r0, [r1, #0x4a4]
700ad682: 4390         	bics	r0, r2
700ad684: f8c1 04a4    	str.w	r0, [r1, #0x4a4]
700ad688: 9806         	ldr	r0, [sp, #0x18]
700ad68a: 9901         	ldr	r1, [sp, #0x4]
700ad68c: f8d1 10e0    	ldr.w	r1, [r1, #0xe0]
700ad690: 4408         	add	r0, r1
700ad692: 9002         	str	r0, [sp, #0x8]
700ad694: e004         	b	0x700ad6a0 <Udma_rmAllocVintr+0x90> @ imm = #0x8
700ad696: e7ff         	b	0x700ad698 <Udma_rmAllocVintr+0x88> @ imm = #-0x2
700ad698: 9806         	ldr	r0, [sp, #0x18]
700ad69a: 3001         	adds	r0, #0x1
700ad69c: 9006         	str	r0, [sp, #0x18]
700ad69e: e7cb         	b	0x700ad638 <Udma_rmAllocVintr+0x28> @ imm = #-0x6a
700ad6a0: 9807         	ldr	r0, [sp, #0x1c]
700ad6a2: f500 609f    	add.w	r0, r0, #0x4f8
700ad6a6: f004 fafb    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x45f6
700ad6aa: 9802         	ldr	r0, [sp, #0x8]
700ad6ac: b008         	add	sp, #0x20
700ad6ae: bd80         	pop	{r7, pc}

700ad6b0 <Pinmux_config>:
700ad6b0: b580         	push	{r7, lr}
700ad6b2: b086         	sub	sp, #0x18
700ad6b4: 9005         	str	r0, [sp, #0x14]
700ad6b6: 9104         	str	r1, [sp, #0x10]
700ad6b8: 2000         	movs	r0, #0x0
700ad6ba: 9001         	str	r0, [sp, #0x4]
700ad6bc: 9805         	ldr	r0, [sp, #0x14]
700ad6be: 2800         	cmp	r0, #0x0
700ad6c0: d042         	beq	0x700ad748 <Pinmux_config+0x98> @ imm = #0x84
700ad6c2: e7ff         	b	0x700ad6c4 <Pinmux_config+0x14> @ imm = #-0x2
700ad6c4: 9805         	ldr	r0, [sp, #0x14]
700ad6c6: f9b0 0000    	ldrsh.w	r0, [r0]
700ad6ca: 3001         	adds	r0, #0x1
700ad6cc: b3e0         	cbz	r0, 0x700ad748 <Pinmux_config+0x98> @ imm = #0x78
700ad6ce: e7ff         	b	0x700ad6d0 <Pinmux_config+0x20> @ imm = #-0x2
700ad6d0: 9804         	ldr	r0, [sp, #0x10]
700ad6d2: b920         	cbnz	r0, 0x700ad6de <Pinmux_config+0x2e> @ imm = #0x8
700ad6d4: e7ff         	b	0x700ad6d6 <Pinmux_config+0x26> @ imm = #-0x2
700ad6d6: f44f 2074    	mov.w	r0, #0xf4000
700ad6da: 9003         	str	r0, [sp, #0xc]
700ad6dc: e005         	b	0x700ad6ea <Pinmux_config+0x3a> @ imm = #0xa
700ad6de: f244 0000    	movw	r0, #0x4000
700ad6e2: f2c0 4008    	movt	r0, #0x408
700ad6e6: 9003         	str	r0, [sp, #0xc]
700ad6e8: e7ff         	b	0x700ad6ea <Pinmux_config+0x3a> @ imm = #-0x2
700ad6ea: 9803         	ldr	r0, [sp, #0xc]
700ad6ec: 2100         	movs	r1, #0x0
700ad6ee: f7fd f9bf    	bl	0x700aaa70 <AddrTranslateP_getLocalAddr> @ imm = #-0x2c82
700ad6f2: 9003         	str	r0, [sp, #0xc]
700ad6f4: 9805         	ldr	r0, [sp, #0x14]
700ad6f6: f9b0 0000    	ldrsh.w	r0, [r0]
700ad6fa: 3001         	adds	r0, #0x1
700ad6fc: b130         	cbz	r0, 0x700ad70c <Pinmux_config+0x5c> @ imm = #0xc
700ad6fe: e7ff         	b	0x700ad700 <Pinmux_config+0x50> @ imm = #-0x2
700ad700: 2001         	movs	r0, #0x1
700ad702: 9001         	str	r0, [sp, #0x4]
700ad704: 9804         	ldr	r0, [sp, #0x10]
700ad706: f7fd ff1b    	bl	0x700ab540 <Pinmux_unlockMMR> @ imm = #-0x21ca
700ad70a: e7ff         	b	0x700ad70c <Pinmux_config+0x5c> @ imm = #-0x2
700ad70c: e7ff         	b	0x700ad70e <Pinmux_config+0x5e> @ imm = #-0x2
700ad70e: 9805         	ldr	r0, [sp, #0x14]
700ad710: f9b0 0000    	ldrsh.w	r0, [r0]
700ad714: 3001         	adds	r0, #0x1
700ad716: b178         	cbz	r0, 0x700ad738 <Pinmux_config+0x88> @ imm = #0x1e
700ad718: e7ff         	b	0x700ad71a <Pinmux_config+0x6a> @ imm = #-0x2
700ad71a: 9803         	ldr	r0, [sp, #0xc]
700ad71c: 9905         	ldr	r1, [sp, #0x14]
700ad71e: f9b1 1000    	ldrsh.w	r1, [r1]
700ad722: 4408         	add	r0, r1
700ad724: 9002         	str	r0, [sp, #0x8]
700ad726: 9802         	ldr	r0, [sp, #0x8]
700ad728: 9905         	ldr	r1, [sp, #0x14]
700ad72a: 6849         	ldr	r1, [r1, #0x4]
700ad72c: f006 f968    	bl	0x700b3a00 <CSL_REG32_WR_RAW> @ imm = #0x62d0
700ad730: 9805         	ldr	r0, [sp, #0x14]
700ad732: 3008         	adds	r0, #0x8
700ad734: 9005         	str	r0, [sp, #0x14]
700ad736: e7ea         	b	0x700ad70e <Pinmux_config+0x5e> @ imm = #-0x2c
700ad738: 9801         	ldr	r0, [sp, #0x4]
700ad73a: b120         	cbz	r0, 0x700ad746 <Pinmux_config+0x96> @ imm = #0x8
700ad73c: e7ff         	b	0x700ad73e <Pinmux_config+0x8e> @ imm = #-0x2
700ad73e: 9804         	ldr	r0, [sp, #0x10]
700ad740: f002 fb6e    	bl	0x700afe20 <Pinmux_lockMMR> @ imm = #0x26dc
700ad744: e7ff         	b	0x700ad746 <Pinmux_config+0x96> @ imm = #-0x2
700ad746: e7ff         	b	0x700ad748 <Pinmux_config+0x98> @ imm = #-0x2
700ad748: b006         	add	sp, #0x18
700ad74a: bd80         	pop	{r7, pc}
700ad74c: 0000         	movs	r0, r0
700ad74e: 0000         	movs	r0, r0

700ad750 <Sciclient_pmGetModuleClkFreq>:
700ad750: b580         	push	{r7, lr}
700ad752: b096         	sub	sp, #0x58
700ad754: 9015         	str	r0, [sp, #0x54]
700ad756: 9114         	str	r1, [sp, #0x50]
700ad758: 9213         	str	r2, [sp, #0x4c]
700ad75a: 9312         	str	r3, [sp, #0x48]
700ad75c: 2000         	movs	r0, #0x0
700ad75e: 9011         	str	r0, [sp, #0x44]
700ad760: 9815         	ldr	r0, [sp, #0x54]
700ad762: f8cd 003b    	str.w	r0, [sp, #0x3b]
700ad766: 9814         	ldr	r0, [sp, #0x50]
700ad768: 28ff         	cmp	r0, #0xff
700ad76a: d306         	blo	0x700ad77a <Sciclient_pmGetModuleClkFreq+0x2a> @ imm = #0xc
700ad76c: e7ff         	b	0x700ad76e <Sciclient_pmGetModuleClkFreq+0x1e> @ imm = #-0x2
700ad76e: 9814         	ldr	r0, [sp, #0x50]
700ad770: 9010         	str	r0, [sp, #0x40]
700ad772: 20ff         	movs	r0, #0xff
700ad774: f88d 003f    	strb.w	r0, [sp, #0x3f]
700ad778: e003         	b	0x700ad782 <Sciclient_pmGetModuleClkFreq+0x32> @ imm = #0x6
700ad77a: 9814         	ldr	r0, [sp, #0x50]
700ad77c: f88d 003f    	strb.w	r0, [sp, #0x3f]
700ad780: e7ff         	b	0x700ad782 <Sciclient_pmGetModuleClkFreq+0x32> @ imm = #-0x2
700ad782: 2000         	movs	r0, #0x0
700ad784: 900b         	str	r0, [sp, #0x2c]
700ad786: 900a         	str	r0, [sp, #0x28]
700ad788: 9009         	str	r0, [sp, #0x24]
700ad78a: 9008         	str	r0, [sp, #0x20]
700ad78c: f44f 7187    	mov.w	r1, #0x10e
700ad790: f8ad 100c    	strh.w	r1, [sp, #0xc]
700ad794: 2102         	movs	r1, #0x2
700ad796: 9104         	str	r1, [sp, #0x10]
700ad798: f10d 0133    	add.w	r1, sp, #0x33
700ad79c: 9105         	str	r1, [sp, #0x14]
700ad79e: 2111         	movs	r1, #0x11
700ad7a0: 9106         	str	r1, [sp, #0x18]
700ad7a2: 9912         	ldr	r1, [sp, #0x48]
700ad7a4: 9107         	str	r1, [sp, #0x1c]
700ad7a6: 9000         	str	r0, [sp]
700ad7a8: a808         	add	r0, sp, #0x20
700ad7aa: 9001         	str	r0, [sp, #0x4]
700ad7ac: 2010         	movs	r0, #0x10
700ad7ae: 9002         	str	r0, [sp, #0x8]
700ad7b0: a803         	add	r0, sp, #0xc
700ad7b2: 4669         	mov	r1, sp
700ad7b4: f7f4 fdbc    	bl	0x700a2330 <Sciclient_service> @ imm = #-0xb488
700ad7b8: 9011         	str	r0, [sp, #0x44]
700ad7ba: 9811         	ldr	r0, [sp, #0x44]
700ad7bc: b930         	cbnz	r0, 0x700ad7cc <Sciclient_pmGetModuleClkFreq+0x7c> @ imm = #0xc
700ad7be: e7ff         	b	0x700ad7c0 <Sciclient_pmGetModuleClkFreq+0x70> @ imm = #-0x2
700ad7c0: 9800         	ldr	r0, [sp]
700ad7c2: f000 0002    	and	r0, r0, #0x2
700ad7c6: 2802         	cmp	r0, #0x2
700ad7c8: d004         	beq	0x700ad7d4 <Sciclient_pmGetModuleClkFreq+0x84> @ imm = #0x8
700ad7ca: e7ff         	b	0x700ad7cc <Sciclient_pmGetModuleClkFreq+0x7c> @ imm = #-0x2
700ad7cc: f04f 30ff    	mov.w	r0, #0xffffffff
700ad7d0: 9011         	str	r0, [sp, #0x44]
700ad7d2: e7ff         	b	0x700ad7d4 <Sciclient_pmGetModuleClkFreq+0x84> @ imm = #-0x2
700ad7d4: 9811         	ldr	r0, [sp, #0x44]
700ad7d6: b930         	cbnz	r0, 0x700ad7e6 <Sciclient_pmGetModuleClkFreq+0x96> @ imm = #0xc
700ad7d8: e7ff         	b	0x700ad7da <Sciclient_pmGetModuleClkFreq+0x8a> @ imm = #-0x2
700ad7da: 980a         	ldr	r0, [sp, #0x28]
700ad7dc: 9a0b         	ldr	r2, [sp, #0x2c]
700ad7de: 9913         	ldr	r1, [sp, #0x4c]
700ad7e0: 604a         	str	r2, [r1, #0x4]
700ad7e2: 6008         	str	r0, [r1]
700ad7e4: e7ff         	b	0x700ad7e6 <Sciclient_pmGetModuleClkFreq+0x96> @ imm = #-0x2
700ad7e6: 9811         	ldr	r0, [sp, #0x44]
700ad7e8: b016         	add	sp, #0x58
700ad7ea: bd80         	pop	{r7, pc}
700ad7ec: 0000         	movs	r0, r0
700ad7ee: 0000         	movs	r0, r0

700ad7f0 <Sciclient_pmGetModuleClkParent>:
700ad7f0: b580         	push	{r7, lr}
700ad7f2: b096         	sub	sp, #0x58
700ad7f4: 9015         	str	r0, [sp, #0x54]
700ad7f6: 9114         	str	r1, [sp, #0x50]
700ad7f8: 9213         	str	r2, [sp, #0x4c]
700ad7fa: 9312         	str	r3, [sp, #0x48]
700ad7fc: 2000         	movs	r0, #0x0
700ad7fe: 9011         	str	r0, [sp, #0x44]
700ad800: 9815         	ldr	r0, [sp, #0x54]
700ad802: f8cd 003b    	str.w	r0, [sp, #0x3b]
700ad806: 9814         	ldr	r0, [sp, #0x50]
700ad808: 28ff         	cmp	r0, #0xff
700ad80a: d306         	blo	0x700ad81a <Sciclient_pmGetModuleClkParent+0x2a> @ imm = #0xc
700ad80c: e7ff         	b	0x700ad80e <Sciclient_pmGetModuleClkParent+0x1e> @ imm = #-0x2
700ad80e: 9814         	ldr	r0, [sp, #0x50]
700ad810: 9010         	str	r0, [sp, #0x40]
700ad812: 20ff         	movs	r0, #0xff
700ad814: f88d 003f    	strb.w	r0, [sp, #0x3f]
700ad818: e003         	b	0x700ad822 <Sciclient_pmGetModuleClkParent+0x32> @ imm = #0x6
700ad81a: 9814         	ldr	r0, [sp, #0x50]
700ad81c: f88d 003f    	strb.w	r0, [sp, #0x3f]
700ad820: e7ff         	b	0x700ad822 <Sciclient_pmGetModuleClkParent+0x32> @ imm = #-0x2
700ad822: 2000         	movs	r0, #0x0
700ad824: f88d 0030    	strb.w	r0, [sp, #0x30]
700ad828: 900b         	str	r0, [sp, #0x2c]
700ad82a: 900a         	str	r0, [sp, #0x28]
700ad82c: 9009         	str	r0, [sp, #0x24]
700ad82e: f240 1103    	movw	r1, #0x103
700ad832: f8ad 1010    	strh.w	r1, [sp, #0x10]
700ad836: 2102         	movs	r1, #0x2
700ad838: 9105         	str	r1, [sp, #0x14]
700ad83a: f10d 0133    	add.w	r1, sp, #0x33
700ad83e: 9106         	str	r1, [sp, #0x18]
700ad840: 2111         	movs	r1, #0x11
700ad842: 9107         	str	r1, [sp, #0x1c]
700ad844: 9912         	ldr	r1, [sp, #0x48]
700ad846: 9108         	str	r1, [sp, #0x20]
700ad848: 9001         	str	r0, [sp, #0x4]
700ad84a: a809         	add	r0, sp, #0x24
700ad84c: 9002         	str	r0, [sp, #0x8]
700ad84e: 200d         	movs	r0, #0xd
700ad850: 9003         	str	r0, [sp, #0xc]
700ad852: a804         	add	r0, sp, #0x10
700ad854: a901         	add	r1, sp, #0x4
700ad856: f7f4 fd6b    	bl	0x700a2330 <Sciclient_service> @ imm = #-0xb52a
700ad85a: 9011         	str	r0, [sp, #0x44]
700ad85c: 9811         	ldr	r0, [sp, #0x44]
700ad85e: b930         	cbnz	r0, 0x700ad86e <Sciclient_pmGetModuleClkParent+0x7e> @ imm = #0xc
700ad860: e7ff         	b	0x700ad862 <Sciclient_pmGetModuleClkParent+0x72> @ imm = #-0x2
700ad862: 9801         	ldr	r0, [sp, #0x4]
700ad864: f000 0002    	and	r0, r0, #0x2
700ad868: 2802         	cmp	r0, #0x2
700ad86a: d004         	beq	0x700ad876 <Sciclient_pmGetModuleClkParent+0x86> @ imm = #0x8
700ad86c: e7ff         	b	0x700ad86e <Sciclient_pmGetModuleClkParent+0x7e> @ imm = #-0x2
700ad86e: f04f 30ff    	mov.w	r0, #0xffffffff
700ad872: 9011         	str	r0, [sp, #0x44]
700ad874: e7ff         	b	0x700ad876 <Sciclient_pmGetModuleClkParent+0x86> @ imm = #-0x2
700ad876: 9811         	ldr	r0, [sp, #0x44]
700ad878: b928         	cbnz	r0, 0x700ad886 <Sciclient_pmGetModuleClkParent+0x96> @ imm = #0xa
700ad87a: e7ff         	b	0x700ad87c <Sciclient_pmGetModuleClkParent+0x8c> @ imm = #-0x2
700ad87c: f89d 002c    	ldrb.w	r0, [sp, #0x2c]
700ad880: 9913         	ldr	r1, [sp, #0x4c]
700ad882: 6008         	str	r0, [r1]
700ad884: e7ff         	b	0x700ad886 <Sciclient_pmGetModuleClkParent+0x96> @ imm = #-0x2
700ad886: 9811         	ldr	r0, [sp, #0x44]
700ad888: b016         	add	sp, #0x58
700ad88a: bd80         	pop	{r7, pc}
700ad88c: 0000         	movs	r0, r0
700ad88e: 0000         	movs	r0, r0

700ad890 <SOC_controlModuleUnlockMMR>:
700ad890: b580         	push	{r7, lr}
700ad892: b084         	sub	sp, #0x10
700ad894: 9003         	str	r0, [sp, #0xc]
700ad896: 9102         	str	r1, [sp, #0x8]
700ad898: 9803         	ldr	r0, [sp, #0xc]
700ad89a: bb00         	cbnz	r0, 0x700ad8de <SOC_controlModuleUnlockMMR+0x4e> @ imm = #0x40
700ad89c: e7ff         	b	0x700ad89e <SOC_controlModuleUnlockMMR+0xe> @ imm = #-0x2
700ad89e: f04f 4086    	mov.w	r0, #0x43000000
700ad8a2: 2100         	movs	r1, #0x0
700ad8a4: f7fd f8e4    	bl	0x700aaa70 <AddrTranslateP_getLocalAddr> @ imm = #-0x2e38
700ad8a8: 9001         	str	r0, [sp, #0x4]
700ad8aa: 9801         	ldr	r0, [sp, #0x4]
700ad8ac: 9902         	ldr	r1, [sp, #0x8]
700ad8ae: eb00 3081    	add.w	r0, r0, r1, lsl #14
700ad8b2: f241 0108    	movw	r1, #0x1008
700ad8b6: 4408         	add	r0, r1
700ad8b8: 9000         	str	r0, [sp]
700ad8ba: 9800         	ldr	r0, [sp]
700ad8bc: f243 4190    	movw	r1, #0x3490
700ad8c0: f6c6 01ef    	movt	r1, #0x68ef
700ad8c4: f006 f8ac    	bl	0x700b3a20 <CSL_REG32_WR_RAW> @ imm = #0x6158
700ad8c8: 9800         	ldr	r0, [sp]
700ad8ca: 3004         	adds	r0, #0x4
700ad8cc: 9000         	str	r0, [sp]
700ad8ce: 9800         	ldr	r0, [sp]
700ad8d0: f64b 415a    	movw	r1, #0xbc5a
700ad8d4: f2cd 1172    	movt	r1, #0xd172
700ad8d8: f006 f8a2    	bl	0x700b3a20 <CSL_REG32_WR_RAW> @ imm = #0x6144
700ad8dc: e7ff         	b	0x700ad8de <SOC_controlModuleUnlockMMR+0x4e> @ imm = #-0x2
700ad8de: 9803         	ldr	r0, [sp, #0xc]
700ad8e0: 2801         	cmp	r0, #0x1
700ad8e2: d120         	bne	0x700ad926 <SOC_controlModuleUnlockMMR+0x96> @ imm = #0x40
700ad8e4: e7ff         	b	0x700ad8e6 <SOC_controlModuleUnlockMMR+0x56> @ imm = #-0x2
700ad8e6: f04f 608a    	mov.w	r0, #0x4500000
700ad8ea: 2100         	movs	r1, #0x0
700ad8ec: f7fd f8c0    	bl	0x700aaa70 <AddrTranslateP_getLocalAddr> @ imm = #-0x2e80
700ad8f0: 9001         	str	r0, [sp, #0x4]
700ad8f2: 9801         	ldr	r0, [sp, #0x4]
700ad8f4: 9902         	ldr	r1, [sp, #0x8]
700ad8f6: eb00 3081    	add.w	r0, r0, r1, lsl #14
700ad8fa: f241 0108    	movw	r1, #0x1008
700ad8fe: 4408         	add	r0, r1
700ad900: 9000         	str	r0, [sp]
700ad902: 9800         	ldr	r0, [sp]
700ad904: f243 4190    	movw	r1, #0x3490
700ad908: f6c6 01ef    	movt	r1, #0x68ef
700ad90c: f006 f888    	bl	0x700b3a20 <CSL_REG32_WR_RAW> @ imm = #0x6110
700ad910: 9800         	ldr	r0, [sp]
700ad912: 3004         	adds	r0, #0x4
700ad914: 9000         	str	r0, [sp]
700ad916: 9800         	ldr	r0, [sp]
700ad918: f64b 415a    	movw	r1, #0xbc5a
700ad91c: f2cd 1172    	movt	r1, #0xd172
700ad920: f006 f87e    	bl	0x700b3a20 <CSL_REG32_WR_RAW> @ imm = #0x60fc
700ad924: e7ff         	b	0x700ad926 <SOC_controlModuleUnlockMMR+0x96> @ imm = #-0x2
700ad926: b004         	add	sp, #0x10
700ad928: bd80         	pop	{r7, pc}
700ad92a: 0000         	movs	r0, r0
700ad92c: 0000         	movs	r0, r0
700ad92e: 0000         	movs	r0, r0

700ad930 <Sciclient_pmModuleGetClkStatus>:
700ad930: b580         	push	{r7, lr}
700ad932: b094         	sub	sp, #0x50
700ad934: 9013         	str	r0, [sp, #0x4c]
700ad936: 9112         	str	r1, [sp, #0x48]
700ad938: 9211         	str	r2, [sp, #0x44]
700ad93a: 9310         	str	r3, [sp, #0x40]
700ad93c: 2000         	movs	r0, #0x0
700ad93e: 900f         	str	r0, [sp, #0x3c]
700ad940: 9813         	ldr	r0, [sp, #0x4c]
700ad942: f8cd 0033    	str.w	r0, [sp, #0x33]
700ad946: 9812         	ldr	r0, [sp, #0x48]
700ad948: 28ff         	cmp	r0, #0xff
700ad94a: d306         	blo	0x700ad95a <Sciclient_pmModuleGetClkStatus+0x2a> @ imm = #0xc
700ad94c: e7ff         	b	0x700ad94e <Sciclient_pmModuleGetClkStatus+0x1e> @ imm = #-0x2
700ad94e: 9812         	ldr	r0, [sp, #0x48]
700ad950: 900e         	str	r0, [sp, #0x38]
700ad952: 20ff         	movs	r0, #0xff
700ad954: f88d 0037    	strb.w	r0, [sp, #0x37]
700ad958: e003         	b	0x700ad962 <Sciclient_pmModuleGetClkStatus+0x32> @ imm = #0x6
700ad95a: 9812         	ldr	r0, [sp, #0x48]
700ad95c: f88d 0037    	strb.w	r0, [sp, #0x37]
700ad960: e7ff         	b	0x700ad962 <Sciclient_pmModuleGetClkStatus+0x32> @ imm = #-0x2
700ad962: 2000         	movs	r0, #0x0
700ad964: f8ad 0028    	strh.w	r0, [sp, #0x28]
700ad968: 9009         	str	r0, [sp, #0x24]
700ad96a: 9008         	str	r0, [sp, #0x20]
700ad96c: f240 1101    	movw	r1, #0x101
700ad970: f8ad 100c    	strh.w	r1, [sp, #0xc]
700ad974: 2102         	movs	r1, #0x2
700ad976: 9104         	str	r1, [sp, #0x10]
700ad978: f10d 012b    	add.w	r1, sp, #0x2b
700ad97c: 9105         	str	r1, [sp, #0x14]
700ad97e: 2111         	movs	r1, #0x11
700ad980: 9106         	str	r1, [sp, #0x18]
700ad982: 9910         	ldr	r1, [sp, #0x40]
700ad984: 9107         	str	r1, [sp, #0x1c]
700ad986: 9000         	str	r0, [sp]
700ad988: a808         	add	r0, sp, #0x20
700ad98a: 9001         	str	r0, [sp, #0x4]
700ad98c: 200a         	movs	r0, #0xa
700ad98e: 9002         	str	r0, [sp, #0x8]
700ad990: a803         	add	r0, sp, #0xc
700ad992: 4669         	mov	r1, sp
700ad994: f7f4 fccc    	bl	0x700a2330 <Sciclient_service> @ imm = #-0xb668
700ad998: 900f         	str	r0, [sp, #0x3c]
700ad99a: 980f         	ldr	r0, [sp, #0x3c]
700ad99c: b930         	cbnz	r0, 0x700ad9ac <Sciclient_pmModuleGetClkStatus+0x7c> @ imm = #0xc
700ad99e: e7ff         	b	0x700ad9a0 <Sciclient_pmModuleGetClkStatus+0x70> @ imm = #-0x2
700ad9a0: 9800         	ldr	r0, [sp]
700ad9a2: f000 0002    	and	r0, r0, #0x2
700ad9a6: 2802         	cmp	r0, #0x2
700ad9a8: d004         	beq	0x700ad9b4 <Sciclient_pmModuleGetClkStatus+0x84> @ imm = #0x8
700ad9aa: e7ff         	b	0x700ad9ac <Sciclient_pmModuleGetClkStatus+0x7c> @ imm = #-0x2
700ad9ac: f04f 30ff    	mov.w	r0, #0xffffffff
700ad9b0: 900f         	str	r0, [sp, #0x3c]
700ad9b2: e7ff         	b	0x700ad9b4 <Sciclient_pmModuleGetClkStatus+0x84> @ imm = #-0x2
700ad9b4: 980f         	ldr	r0, [sp, #0x3c]
700ad9b6: b928         	cbnz	r0, 0x700ad9c4 <Sciclient_pmModuleGetClkStatus+0x94> @ imm = #0xa
700ad9b8: e7ff         	b	0x700ad9ba <Sciclient_pmModuleGetClkStatus+0x8a> @ imm = #-0x2
700ad9ba: f89d 0029    	ldrb.w	r0, [sp, #0x29]
700ad9be: 9911         	ldr	r1, [sp, #0x44]
700ad9c0: 6008         	str	r0, [r1]
700ad9c2: e7ff         	b	0x700ad9c4 <Sciclient_pmModuleGetClkStatus+0x94> @ imm = #-0x2
700ad9c4: 980f         	ldr	r0, [sp, #0x3c]
700ad9c6: b014         	add	sp, #0x50
700ad9c8: bd80         	pop	{r7, pc}
700ad9ca: 0000         	movs	r0, r0
700ad9cc: 0000         	movs	r0, r0
700ad9ce: 0000         	movs	r0, r0

700ad9d0 <Sciclient_pmSetModuleClkParent>:
700ad9d0: b580         	push	{r7, lr}
700ad9d2: b094         	sub	sp, #0x50
700ad9d4: 9013         	str	r0, [sp, #0x4c]
700ad9d6: 9112         	str	r1, [sp, #0x48]
700ad9d8: 9211         	str	r2, [sp, #0x44]
700ad9da: 9310         	str	r3, [sp, #0x40]
700ad9dc: 2000         	movs	r0, #0x0
700ad9de: 900f         	str	r0, [sp, #0x3c]
700ad9e0: 9813         	ldr	r0, [sp, #0x4c]
700ad9e2: f8cd 002e    	str.w	r0, [sp, #0x2e]
700ad9e6: 9812         	ldr	r0, [sp, #0x48]
700ad9e8: 28ff         	cmp	r0, #0xff
700ad9ea: d306         	blo	0x700ad9fa <Sciclient_pmSetModuleClkParent+0x2a> @ imm = #0xc
700ad9ec: e7ff         	b	0x700ad9ee <Sciclient_pmSetModuleClkParent+0x1e> @ imm = #-0x2
700ad9ee: 9812         	ldr	r0, [sp, #0x48]
700ad9f0: 900d         	str	r0, [sp, #0x34]
700ad9f2: 20ff         	movs	r0, #0xff
700ad9f4: f88d 0032    	strb.w	r0, [sp, #0x32]
700ad9f8: e003         	b	0x700ada02 <Sciclient_pmSetModuleClkParent+0x32> @ imm = #0x6
700ad9fa: 9812         	ldr	r0, [sp, #0x48]
700ad9fc: f88d 0032    	strb.w	r0, [sp, #0x32]
700ada00: e7ff         	b	0x700ada02 <Sciclient_pmSetModuleClkParent+0x32> @ imm = #-0x2
700ada02: 9811         	ldr	r0, [sp, #0x44]
700ada04: 28ff         	cmp	r0, #0xff
700ada06: d306         	blo	0x700ada16 <Sciclient_pmSetModuleClkParent+0x46> @ imm = #0xc
700ada08: e7ff         	b	0x700ada0a <Sciclient_pmSetModuleClkParent+0x3a> @ imm = #-0x2
700ada0a: 9811         	ldr	r0, [sp, #0x44]
700ada0c: 900e         	str	r0, [sp, #0x38]
700ada0e: 20ff         	movs	r0, #0xff
700ada10: f88d 0033    	strb.w	r0, [sp, #0x33]
700ada14: e003         	b	0x700ada1e <Sciclient_pmSetModuleClkParent+0x4e> @ imm = #0x6
700ada16: 9811         	ldr	r0, [sp, #0x44]
700ada18: f88d 0033    	strb.w	r0, [sp, #0x33]
700ada1c: e7ff         	b	0x700ada1e <Sciclient_pmSetModuleClkParent+0x4e> @ imm = #-0x2
700ada1e: f44f 7081    	mov.w	r0, #0x102
700ada22: f8ad 0010    	strh.w	r0, [sp, #0x10]
700ada26: 2002         	movs	r0, #0x2
700ada28: 9005         	str	r0, [sp, #0x14]
700ada2a: f10d 0026    	add.w	r0, sp, #0x26
700ada2e: 9006         	str	r0, [sp, #0x18]
700ada30: 2016         	movs	r0, #0x16
700ada32: 9007         	str	r0, [sp, #0x1c]
700ada34: 9810         	ldr	r0, [sp, #0x40]
700ada36: 9008         	str	r0, [sp, #0x20]
700ada38: 2000         	movs	r0, #0x0
700ada3a: 9001         	str	r0, [sp, #0x4]
700ada3c: 9002         	str	r0, [sp, #0x8]
700ada3e: 9003         	str	r0, [sp, #0xc]
700ada40: a804         	add	r0, sp, #0x10
700ada42: a901         	add	r1, sp, #0x4
700ada44: f7f4 fc74    	bl	0x700a2330 <Sciclient_service> @ imm = #-0xb718
700ada48: 900f         	str	r0, [sp, #0x3c]
700ada4a: 980f         	ldr	r0, [sp, #0x3c]
700ada4c: b930         	cbnz	r0, 0x700ada5c <Sciclient_pmSetModuleClkParent+0x8c> @ imm = #0xc
700ada4e: e7ff         	b	0x700ada50 <Sciclient_pmSetModuleClkParent+0x80> @ imm = #-0x2
700ada50: 9801         	ldr	r0, [sp, #0x4]
700ada52: f000 0002    	and	r0, r0, #0x2
700ada56: 2802         	cmp	r0, #0x2
700ada58: d004         	beq	0x700ada64 <Sciclient_pmSetModuleClkParent+0x94> @ imm = #0x8
700ada5a: e7ff         	b	0x700ada5c <Sciclient_pmSetModuleClkParent+0x8c> @ imm = #-0x2
700ada5c: f04f 30ff    	mov.w	r0, #0xffffffff
700ada60: 900f         	str	r0, [sp, #0x3c]
700ada62: e7ff         	b	0x700ada64 <Sciclient_pmSetModuleClkParent+0x94> @ imm = #-0x2
700ada64: 980f         	ldr	r0, [sp, #0x3c]
700ada66: b014         	add	sp, #0x50
700ada68: bd80         	pop	{r7, pc}
700ada6a: 0000         	movs	r0, r0
700ada6c: 0000         	movs	r0, r0
700ada6e: 0000         	movs	r0, r0

700ada70 <Sciclient_rmIrOutpIsFree>:
700ada70: b580         	push	{r7, lr}
700ada72: b086         	sub	sp, #0x18
700ada74: f8ad 0016    	strh.w	r0, [sp, #0x16]
700ada78: f8ad 1014    	strh.w	r1, [sp, #0x14]
700ada7c: 2000         	movs	r0, #0x0
700ada7e: 9004         	str	r0, [sp, #0x10]
700ada80: 9003         	str	r0, [sp, #0xc]
700ada82: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700ada86: f002 fbc3    	bl	0x700b0210 <Sciclient_rmIrGetInst> @ imm = #0x2786
700ada8a: 9003         	str	r0, [sp, #0xc]
700ada8c: 9803         	ldr	r0, [sp, #0xc]
700ada8e: b920         	cbnz	r0, 0x700ada9a <Sciclient_rmIrOutpIsFree+0x2a> @ imm = #0x8
700ada90: e7ff         	b	0x700ada92 <Sciclient_rmIrOutpIsFree+0x22> @ imm = #-0x2
700ada92: f06f 0001    	mvn	r0, #0x1
700ada96: 9004         	str	r0, [sp, #0x10]
700ada98: e00b         	b	0x700adab2 <Sciclient_rmIrOutpIsFree+0x42> @ imm = #0x16
700ada9a: f8bd 0014    	ldrh.w	r0, [sp, #0x14]
700ada9e: 9903         	ldr	r1, [sp, #0xc]
700adaa0: 8949         	ldrh	r1, [r1, #0xa]
700adaa2: 4288         	cmp	r0, r1
700adaa4: db04         	blt	0x700adab0 <Sciclient_rmIrOutpIsFree+0x40> @ imm = #0x8
700adaa6: e7ff         	b	0x700adaa8 <Sciclient_rmIrOutpIsFree+0x38> @ imm = #-0x2
700adaa8: f06f 0001    	mvn	r0, #0x1
700adaac: 9004         	str	r0, [sp, #0x10]
700adaae: e7ff         	b	0x700adab0 <Sciclient_rmIrOutpIsFree+0x40> @ imm = #-0x2
700adab0: e7ff         	b	0x700adab2 <Sciclient_rmIrOutpIsFree+0x42> @ imm = #-0x2
700adab2: 9804         	ldr	r0, [sp, #0x10]
700adab4: bb30         	cbnz	r0, 0x700adb04 <Sciclient_rmIrOutpIsFree+0x94> @ imm = #0x4c
700adab6: e7ff         	b	0x700adab8 <Sciclient_rmIrOutpIsFree+0x48> @ imm = #-0x2
700adab8: 9803         	ldr	r0, [sp, #0xc]
700adaba: 6840         	ldr	r0, [r0, #0x4]
700adabc: f8bd 1014    	ldrh.w	r1, [sp, #0x14]
700adac0: f005 f8ce    	bl	0x700b2c60 <Sciclient_getIrAddr> @ imm = #0x519c
700adac4: 9002         	str	r0, [sp, #0x8]
700adac6: 9802         	ldr	r0, [sp, #0x8]
700adac8: f240 31ff    	movw	r1, #0x3ff
700adacc: 2200         	movs	r2, #0x0
700adace: f005 fb1f    	bl	0x700b3110 <CSL_REG32_FEXT_RAW> @ imm = #0x563e
700adad2: f8ad 0006    	strh.w	r0, [sp, #0x6]
700adad6: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700adada: b138         	cbz	r0, 0x700adaec <Sciclient_rmIrOutpIsFree+0x7c> @ imm = #0xe
700adadc: e7ff         	b	0x700adade <Sciclient_rmIrOutpIsFree+0x6e> @ imm = #-0x2
700adade: 9803         	ldr	r0, [sp, #0xc]
700adae0: f8bd 1014    	ldrh.w	r1, [sp, #0x14]
700adae4: f7ff fa8c    	bl	0x700ad000 <Sciclient_rmIrOutpRomMapped> @ imm = #-0xae8
700adae8: b138         	cbz	r0, 0x700adafa <Sciclient_rmIrOutpIsFree+0x8a> @ imm = #0xe
700adaea: e7ff         	b	0x700adaec <Sciclient_rmIrOutpIsFree+0x7c> @ imm = #-0x2
700adaec: f8bd 0014    	ldrh.w	r0, [sp, #0x14]
700adaf0: 9903         	ldr	r1, [sp, #0xc]
700adaf2: 8989         	ldrh	r1, [r1, #0xc]
700adaf4: 4288         	cmp	r0, r1
700adaf6: d104         	bne	0x700adb02 <Sciclient_rmIrOutpIsFree+0x92> @ imm = #0x8
700adaf8: e7ff         	b	0x700adafa <Sciclient_rmIrOutpIsFree+0x8a> @ imm = #-0x2
700adafa: f04f 30ff    	mov.w	r0, #0xffffffff
700adafe: 9004         	str	r0, [sp, #0x10]
700adb00: e7ff         	b	0x700adb02 <Sciclient_rmIrOutpIsFree+0x92> @ imm = #-0x2
700adb02: e7ff         	b	0x700adb04 <Sciclient_rmIrOutpIsFree+0x94> @ imm = #-0x2
700adb04: 9804         	ldr	r0, [sp, #0x10]
700adb06: b006         	add	sp, #0x18
700adb08: bd80         	pop	{r7, pc}
700adb0a: 0000         	movs	r0, r0
700adb0c: 0000         	movs	r0, r0
700adb0e: 0000         	movs	r0, r0

700adb10 <Udma_ringQueueRaw>:
700adb10: b580         	push	{r7, lr}
700adb12: b088         	sub	sp, #0x20
700adb14: 9007         	str	r0, [sp, #0x1c]
700adb16: 9305         	str	r3, [sp, #0x14]
700adb18: 9204         	str	r2, [sp, #0x10]
700adb1a: 2000         	movs	r0, #0x0
700adb1c: 9003         	str	r0, [sp, #0xc]
700adb1e: 9807         	ldr	r0, [sp, #0x1c]
700adb20: 9000         	str	r0, [sp]
700adb22: 9800         	ldr	r0, [sp]
700adb24: b180         	cbz	r0, 0x700adb48 <Udma_ringQueueRaw+0x38> @ imm = #0x20
700adb26: e7ff         	b	0x700adb28 <Udma_ringQueueRaw+0x18> @ imm = #-0x2
700adb28: 9800         	ldr	r0, [sp]
700adb2a: 6d80         	ldr	r0, [r0, #0x58]
700adb2c: f64a 31cd    	movw	r1, #0xabcd
700adb30: f6ca 31dc    	movt	r1, #0xabdc
700adb34: 4288         	cmp	r0, r1
700adb36: d107         	bne	0x700adb48 <Udma_ringQueueRaw+0x38> @ imm = #0xe
700adb38: e7ff         	b	0x700adb3a <Udma_ringQueueRaw+0x2a> @ imm = #-0x2
700adb3a: 9800         	ldr	r0, [sp]
700adb3c: 8880         	ldrh	r0, [r0, #0x4]
700adb3e: f64f 71ff    	movw	r1, #0xffff
700adb42: 4288         	cmp	r0, r1
700adb44: d104         	bne	0x700adb50 <Udma_ringQueueRaw+0x40> @ imm = #0x8
700adb46: e7ff         	b	0x700adb48 <Udma_ringQueueRaw+0x38> @ imm = #-0x2
700adb48: f06f 0001    	mvn	r0, #0x1
700adb4c: 9003         	str	r0, [sp, #0xc]
700adb4e: e7ff         	b	0x700adb50 <Udma_ringQueueRaw+0x40> @ imm = #-0x2
700adb50: 9803         	ldr	r0, [sp, #0xc]
700adb52: b9a8         	cbnz	r0, 0x700adb80 <Udma_ringQueueRaw+0x70> @ imm = #0x2a
700adb54: e7ff         	b	0x700adb56 <Udma_ringQueueRaw+0x46> @ imm = #-0x2
700adb56: 9800         	ldr	r0, [sp]
700adb58: 6800         	ldr	r0, [r0]
700adb5a: 9001         	str	r0, [sp, #0x4]
700adb5c: 9801         	ldr	r0, [sp, #0x4]
700adb5e: b150         	cbz	r0, 0x700adb76 <Udma_ringQueueRaw+0x66> @ imm = #0x14
700adb60: e7ff         	b	0x700adb62 <Udma_ringQueueRaw+0x52> @ imm = #-0x2
700adb62: 9801         	ldr	r0, [sp, #0x4]
700adb64: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700adb68: f64a 31cd    	movw	r1, #0xabcd
700adb6c: f6ca 31dc    	movt	r1, #0xabdc
700adb70: 4288         	cmp	r0, r1
700adb72: d004         	beq	0x700adb7e <Udma_ringQueueRaw+0x6e> @ imm = #0x8
700adb74: e7ff         	b	0x700adb76 <Udma_ringQueueRaw+0x66> @ imm = #-0x2
700adb76: f04f 30ff    	mov.w	r0, #0xffffffff
700adb7a: 9003         	str	r0, [sp, #0xc]
700adb7c: e7ff         	b	0x700adb7e <Udma_ringQueueRaw+0x6e> @ imm = #-0x2
700adb7e: e7ff         	b	0x700adb80 <Udma_ringQueueRaw+0x70> @ imm = #-0x2
700adb80: 9803         	ldr	r0, [sp, #0xc]
700adb82: b978         	cbnz	r0, 0x700adba4 <Udma_ringQueueRaw+0x94> @ imm = #0x1e
700adb84: e7ff         	b	0x700adb86 <Udma_ringQueueRaw+0x76> @ imm = #-0x2
700adb86: f006 ed76    	blx	0x700b4674 <HwiP_disable> @ imm = #0x6aec
700adb8a: 9002         	str	r0, [sp, #0x8]
700adb8c: 9801         	ldr	r0, [sp, #0x4]
700adb8e: f8d0 c594    	ldr.w	r12, [r0, #0x594]
700adb92: 9900         	ldr	r1, [sp]
700adb94: 9a04         	ldr	r2, [sp, #0x10]
700adb96: 9b05         	ldr	r3, [sp, #0x14]
700adb98: 47e0         	blx	r12
700adb9a: 9003         	str	r0, [sp, #0xc]
700adb9c: 9802         	ldr	r0, [sp, #0x8]
700adb9e: f006 ed8a    	blx	0x700b46b4 <HwiP_restore> @ imm = #0x6b14
700adba2: e7ff         	b	0x700adba4 <Udma_ringQueueRaw+0x94> @ imm = #-0x2
700adba4: 9803         	ldr	r0, [sp, #0xc]
700adba6: b008         	add	sp, #0x20
700adba8: bd80         	pop	{r7, pc}
700adbaa: 0000         	movs	r0, r0
700adbac: 0000         	movs	r0, r0
700adbae: 0000         	movs	r0, r0

700adbb0 <_tx_thread_sleep>:
700adbb0: b580         	push	{r7, lr}
700adbb2: b084         	sub	sp, #0x10
700adbb4: 9003         	str	r0, [sp, #0xc]
700adbb6: f7f2 ea2e    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0xdba4
700adbba: 9002         	str	r0, [sp, #0x8]
700adbbc: f64a 10a4    	movw	r0, #0xa9a4
700adbc0: f2c7 0008    	movt	r0, #0x7008
700adbc4: 6800         	ldr	r0, [r0]
700adbc6: 9000         	str	r0, [sp]
700adbc8: 9800         	ldr	r0, [sp]
700adbca: b930         	cbnz	r0, 0x700adbda <_tx_thread_sleep+0x2a> @ imm = #0xc
700adbcc: e7ff         	b	0x700adbce <_tx_thread_sleep+0x1e> @ imm = #-0x2
700adbce: 9802         	ldr	r0, [sp, #0x8]
700adbd0: f7f4 e8b0    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0xbea0
700adbd4: 2013         	movs	r0, #0x13
700adbd6: 9001         	str	r0, [sp, #0x4]
700adbd8: e034         	b	0x700adc44 <_tx_thread_sleep+0x94> @ imm = #0x68
700adbda: f646 1084    	movw	r0, #0x6984
700adbde: f2c7 000b    	movt	r0, #0x700b
700adbe2: 6800         	ldr	r0, [r0]
700adbe4: b130         	cbz	r0, 0x700adbf4 <_tx_thread_sleep+0x44> @ imm = #0xc
700adbe6: e7ff         	b	0x700adbe8 <_tx_thread_sleep+0x38> @ imm = #-0x2
700adbe8: 9802         	ldr	r0, [sp, #0x8]
700adbea: f7f4 e8a4    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0xbeb8
700adbee: 2013         	movs	r0, #0x13
700adbf0: 9001         	str	r0, [sp, #0x4]
700adbf2: e026         	b	0x700adc42 <_tx_thread_sleep+0x92> @ imm = #0x4c
700adbf4: 9803         	ldr	r0, [sp, #0xc]
700adbf6: b930         	cbnz	r0, 0x700adc06 <_tx_thread_sleep+0x56> @ imm = #0xc
700adbf8: e7ff         	b	0x700adbfa <_tx_thread_sleep+0x4a> @ imm = #-0x2
700adbfa: 9802         	ldr	r0, [sp, #0x8]
700adbfc: f7f4 e89a    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0xbecc
700adc00: 2000         	movs	r0, #0x0
700adc02: 9001         	str	r0, [sp, #0x4]
700adc04: e01c         	b	0x700adc40 <_tx_thread_sleep+0x90> @ imm = #0x38
700adc06: f64a 10b4    	movw	r0, #0xa9b4
700adc0a: f2c7 0008    	movt	r0, #0x7008
700adc0e: 6800         	ldr	r0, [r0]
700adc10: b130         	cbz	r0, 0x700adc20 <_tx_thread_sleep+0x70> @ imm = #0xc
700adc12: e7ff         	b	0x700adc14 <_tx_thread_sleep+0x64> @ imm = #-0x2
700adc14: 9802         	ldr	r0, [sp, #0x8]
700adc16: f7f4 e88e    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0xbee4
700adc1a: 2013         	movs	r0, #0x13
700adc1c: 9001         	str	r0, [sp, #0x4]
700adc1e: e00e         	b	0x700adc3e <_tx_thread_sleep+0x8e> @ imm = #0x1c
700adc20: 9900         	ldr	r1, [sp]
700adc22: 2004         	movs	r0, #0x4
700adc24: 6348         	str	r0, [r1, #0x34]
700adc26: 9800         	ldr	r0, [sp]
700adc28: 9903         	ldr	r1, [sp, #0xc]
700adc2a: f7f4 fa09    	bl	0x700a2040 <_tx_thread_system_ni_suspend> @ imm = #-0xbbee
700adc2e: 9802         	ldr	r0, [sp, #0x8]
700adc30: f7f4 e880    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0xbf00
700adc34: 9800         	ldr	r0, [sp]
700adc36: f8d0 0088    	ldr.w	r0, [r0, #0x88]
700adc3a: 9001         	str	r0, [sp, #0x4]
700adc3c: e7ff         	b	0x700adc3e <_tx_thread_sleep+0x8e> @ imm = #-0x2
700adc3e: e7ff         	b	0x700adc40 <_tx_thread_sleep+0x90> @ imm = #-0x2
700adc40: e7ff         	b	0x700adc42 <_tx_thread_sleep+0x92> @ imm = #-0x2
700adc42: e7ff         	b	0x700adc44 <_tx_thread_sleep+0x94> @ imm = #-0x2
700adc44: 9801         	ldr	r0, [sp, #0x4]
700adc46: b004         	add	sp, #0x10
700adc48: bd80         	pop	{r7, pc}
700adc4a: 0000         	movs	r0, r0
700adc4c: 0000         	movs	r0, r0
700adc4e: 0000         	movs	r0, r0

700adc50 <_txe_mutex_get>:
700adc50: b580         	push	{r7, lr}
700adc52: b084         	sub	sp, #0x10
700adc54: 9003         	str	r0, [sp, #0xc]
700adc56: 9102         	str	r1, [sp, #0x8]
700adc58: 2000         	movs	r0, #0x0
700adc5a: 9001         	str	r0, [sp, #0x4]
700adc5c: 9803         	ldr	r0, [sp, #0xc]
700adc5e: b918         	cbnz	r0, 0x700adc68 <_txe_mutex_get+0x18> @ imm = #0x6
700adc60: e7ff         	b	0x700adc62 <_txe_mutex_get+0x12> @ imm = #-0x2
700adc62: 201c         	movs	r0, #0x1c
700adc64: 9001         	str	r0, [sp, #0x4]
700adc66: e01b         	b	0x700adca0 <_txe_mutex_get+0x50> @ imm = #0x36
700adc68: 9803         	ldr	r0, [sp, #0xc]
700adc6a: 6800         	ldr	r0, [r0]
700adc6c: f245 4145    	movw	r1, #0x5445
700adc70: f6c4 5155    	movt	r1, #0x4d55
700adc74: 4288         	cmp	r0, r1
700adc76: d003         	beq	0x700adc80 <_txe_mutex_get+0x30> @ imm = #0x6
700adc78: e7ff         	b	0x700adc7a <_txe_mutex_get+0x2a> @ imm = #-0x2
700adc7a: 201c         	movs	r0, #0x1c
700adc7c: 9001         	str	r0, [sp, #0x4]
700adc7e: e00e         	b	0x700adc9e <_txe_mutex_get+0x4e> @ imm = #0x1c
700adc80: 9802         	ldr	r0, [sp, #0x8]
700adc82: b158         	cbz	r0, 0x700adc9c <_txe_mutex_get+0x4c> @ imm = #0x16
700adc84: e7ff         	b	0x700adc86 <_txe_mutex_get+0x36> @ imm = #-0x2
700adc86: f646 1084    	movw	r0, #0x6984
700adc8a: f2c7 000b    	movt	r0, #0x700b
700adc8e: 6800         	ldr	r0, [r0]
700adc90: b118         	cbz	r0, 0x700adc9a <_txe_mutex_get+0x4a> @ imm = #0x6
700adc92: e7ff         	b	0x700adc94 <_txe_mutex_get+0x44> @ imm = #-0x2
700adc94: 2004         	movs	r0, #0x4
700adc96: 9001         	str	r0, [sp, #0x4]
700adc98: e7ff         	b	0x700adc9a <_txe_mutex_get+0x4a> @ imm = #-0x2
700adc9a: e7ff         	b	0x700adc9c <_txe_mutex_get+0x4c> @ imm = #-0x2
700adc9c: e7ff         	b	0x700adc9e <_txe_mutex_get+0x4e> @ imm = #-0x2
700adc9e: e7ff         	b	0x700adca0 <_txe_mutex_get+0x50> @ imm = #-0x2
700adca0: 9801         	ldr	r0, [sp, #0x4]
700adca2: b9b0         	cbnz	r0, 0x700adcd2 <_txe_mutex_get+0x82> @ imm = #0x2c
700adca4: e7ff         	b	0x700adca6 <_txe_mutex_get+0x56> @ imm = #-0x2
700adca6: f646 1084    	movw	r0, #0x6984
700adcaa: f2c7 000b    	movt	r0, #0x700b
700adcae: 6800         	ldr	r0, [r0]
700adcb0: b170         	cbz	r0, 0x700adcd0 <_txe_mutex_get+0x80> @ imm = #0x1c
700adcb2: e7ff         	b	0x700adcb4 <_txe_mutex_get+0x64> @ imm = #-0x2
700adcb4: f646 1084    	movw	r0, #0x6984
700adcb8: f2c7 000b    	movt	r0, #0x700b
700adcbc: 6800         	ldr	r0, [r0]
700adcbe: 0900         	lsrs	r0, r0, #0x4
700adcc0: f1b0 3f0f    	cmp.w	r0, #0xf0f0f0f
700adcc4: d203         	bhs	0x700adcce <_txe_mutex_get+0x7e> @ imm = #0x6
700adcc6: e7ff         	b	0x700adcc8 <_txe_mutex_get+0x78> @ imm = #-0x2
700adcc8: 2013         	movs	r0, #0x13
700adcca: 9001         	str	r0, [sp, #0x4]
700adccc: e7ff         	b	0x700adcce <_txe_mutex_get+0x7e> @ imm = #-0x2
700adcce: e7ff         	b	0x700adcd0 <_txe_mutex_get+0x80> @ imm = #-0x2
700adcd0: e7ff         	b	0x700adcd2 <_txe_mutex_get+0x82> @ imm = #-0x2
700adcd2: 9801         	ldr	r0, [sp, #0x4]
700adcd4: b930         	cbnz	r0, 0x700adce4 <_txe_mutex_get+0x94> @ imm = #0xc
700adcd6: e7ff         	b	0x700adcd8 <_txe_mutex_get+0x88> @ imm = #-0x2
700adcd8: 9803         	ldr	r0, [sp, #0xc]
700adcda: 9902         	ldr	r1, [sp, #0x8]
700adcdc: f7f7 f8d8    	bl	0x700a4e90 <_tx_mutex_get> @ imm = #-0x8e50
700adce0: 9001         	str	r0, [sp, #0x4]
700adce2: e7ff         	b	0x700adce4 <_txe_mutex_get+0x94> @ imm = #-0x2
700adce4: 9801         	ldr	r0, [sp, #0x4]
700adce6: b004         	add	sp, #0x10
700adce8: bd80         	pop	{r7, pc}
700adcea: 0000         	movs	r0, r0
700adcec: 0000         	movs	r0, r0
700adcee: 0000         	movs	r0, r0

700adcf0 <CSL_bcdmaChanOpSetChanEnable>:
700adcf0: b580         	push	{r7, lr}
700adcf2: b086         	sub	sp, #0x18
700adcf4: 9005         	str	r0, [sp, #0x14]
700adcf6: 9104         	str	r1, [sp, #0x10]
700adcf8: 9203         	str	r2, [sp, #0xc]
700adcfa: f88d 300b    	strb.w	r3, [sp, #0xb]
700adcfe: 2000         	movs	r0, #0x0
700add00: 9001         	str	r0, [sp, #0x4]
700add02: 9804         	ldr	r0, [sp, #0x10]
700add04: 9000         	str	r0, [sp]
700add06: b140         	cbz	r0, 0x700add1a <CSL_bcdmaChanOpSetChanEnable+0x2a> @ imm = #0x10
700add08: e7ff         	b	0x700add0a <CSL_bcdmaChanOpSetChanEnable+0x1a> @ imm = #-0x2
700add0a: 9800         	ldr	r0, [sp]
700add0c: 2801         	cmp	r0, #0x1
700add0e: d014         	beq	0x700add3a <CSL_bcdmaChanOpSetChanEnable+0x4a> @ imm = #0x28
700add10: e7ff         	b	0x700add12 <CSL_bcdmaChanOpSetChanEnable+0x22> @ imm = #-0x2
700add12: 9800         	ldr	r0, [sp]
700add14: 2802         	cmp	r0, #0x2
700add16: d020         	beq	0x700add5a <CSL_bcdmaChanOpSetChanEnable+0x6a> @ imm = #0x40
700add18: e02f         	b	0x700add7a <CSL_bcdmaChanOpSetChanEnable+0x8a> @ imm = #0x5e
700add1a: 9805         	ldr	r0, [sp, #0x14]
700add1c: 6880         	ldr	r0, [r0, #0x8]
700add1e: 9903         	ldr	r1, [sp, #0xc]
700add20: eb00 3001    	add.w	r0, r0, r1, lsl #12
700add24: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700add28: f001 0101    	and	r1, r1, #0x1
700add2c: 2900         	cmp	r1, #0x0
700add2e: bf18         	it	ne
700add30: f04f 4100    	movne.w	r1, #0x80000000
700add34: f005 fe54    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0x5ca8
700add38: e023         	b	0x700add82 <CSL_bcdmaChanOpSetChanEnable+0x92> @ imm = #0x46
700add3a: 9805         	ldr	r0, [sp, #0x14]
700add3c: 6900         	ldr	r0, [r0, #0x10]
700add3e: 9903         	ldr	r1, [sp, #0xc]
700add40: eb00 3001    	add.w	r0, r0, r1, lsl #12
700add44: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700add48: f001 0101    	and	r1, r1, #0x1
700add4c: 2900         	cmp	r1, #0x0
700add4e: bf18         	it	ne
700add50: f04f 4100    	movne.w	r1, #0x80000000
700add54: f005 fe44    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0x5c88
700add58: e013         	b	0x700add82 <CSL_bcdmaChanOpSetChanEnable+0x92> @ imm = #0x26
700add5a: 9805         	ldr	r0, [sp, #0x14]
700add5c: 6980         	ldr	r0, [r0, #0x18]
700add5e: 9903         	ldr	r1, [sp, #0xc]
700add60: eb00 3001    	add.w	r0, r0, r1, lsl #12
700add64: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700add68: f001 0101    	and	r1, r1, #0x1
700add6c: 2900         	cmp	r1, #0x0
700add6e: bf18         	it	ne
700add70: f04f 4100    	movne.w	r1, #0x80000000
700add74: f005 fe34    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0x5c68
700add78: e003         	b	0x700add82 <CSL_bcdmaChanOpSetChanEnable+0x92> @ imm = #0x6
700add7a: f06f 0001    	mvn	r0, #0x1
700add7e: 9001         	str	r0, [sp, #0x4]
700add80: e7ff         	b	0x700add82 <CSL_bcdmaChanOpSetChanEnable+0x92> @ imm = #-0x2
700add82: 9801         	ldr	r0, [sp, #0x4]
700add84: b006         	add	sp, #0x18
700add86: bd80         	pop	{r7, pc}
		...

700add90 <PMU_profileStart>:
700add90: b580         	push	{r7, lr}
700add92: b088         	sub	sp, #0x20
700add94: 9006         	str	r0, [sp, #0x18]
700add96: f248 2000    	movw	r0, #0x8200
700add9a: f2c7 0008    	movt	r0, #0x7008
700add9e: 6801         	ldr	r1, [r0]
700adda0: 9105         	str	r1, [sp, #0x14]
700adda2: 6881         	ldr	r1, [r0, #0x8]
700adda4: 9103         	str	r1, [sp, #0xc]
700adda6: 6841         	ldr	r1, [r0, #0x4]
700adda8: 9102         	str	r1, [sp, #0x8]
700addaa: 6800         	ldr	r0, [r0]
700addac: 2840         	cmp	r0, #0x40
700addae: d304         	blo	0x700addba <PMU_profileStart+0x2a> @ imm = #0x8
700addb0: e7ff         	b	0x700addb2 <PMU_profileStart+0x22> @ imm = #-0x2
700addb2: f04f 30ff    	mov.w	r0, #0xffffffff
700addb6: 9007         	str	r0, [sp, #0x1c]
700addb8: e032         	b	0x700ade20 <PMU_profileStart+0x90> @ imm = #0x64
700addba: 9805         	ldr	r0, [sp, #0x14]
700addbc: f248 2200    	movw	r2, #0x8200
700addc0: f2c7 0208    	movt	r2, #0x7008
700addc4: 2134         	movs	r1, #0x34
700addc6: fb00 2001    	mla	r0, r0, r1, r2
700addca: 300c         	adds	r0, #0xc
700addcc: 9001         	str	r0, [sp, #0x4]
700addce: 9806         	ldr	r0, [sp, #0x18]
700addd0: 9901         	ldr	r1, [sp, #0x4]
700addd2: 6308         	str	r0, [r1, #0x30]
700addd4: f005 feac    	bl	0x700b3b30 <PMU_resetCounters> @ imm = #0x5d58
700addd8: 9802         	ldr	r0, [sp, #0x8]
700addda: 2801         	cmp	r0, #0x1
700adddc: d106         	bne	0x700addec <PMU_profileStart+0x5c> @ imm = #0xc
700addde: e7ff         	b	0x700adde0 <PMU_profileStart+0x50> @ imm = #-0x2
700adde0: 201f         	movs	r0, #0x1f
700adde2: f7f9 ec14    	blx	0x700a760c <CSL_armR5PmuReadCntr> @ imm = #-0x67d8
700adde6: 9901         	ldr	r1, [sp, #0x4]
700adde8: 62c8         	str	r0, [r1, #0x2c]
700addea: e7ff         	b	0x700addec <PMU_profileStart+0x5c> @ imm = #-0x2
700addec: 2000         	movs	r0, #0x0
700addee: 9004         	str	r0, [sp, #0x10]
700addf0: e7ff         	b	0x700addf2 <PMU_profileStart+0x62> @ imm = #-0x2
700addf2: 9804         	ldr	r0, [sp, #0x10]
700addf4: 9903         	ldr	r1, [sp, #0xc]
700addf6: 4288         	cmp	r0, r1
700addf8: d20f         	bhs	0x700ade1a <PMU_profileStart+0x8a> @ imm = #0x1e
700addfa: e7ff         	b	0x700addfc <PMU_profileStart+0x6c> @ imm = #-0x2
700addfc: 9804         	ldr	r0, [sp, #0x10]
700addfe: f7f9 ec06    	blx	0x700a760c <CSL_armR5PmuReadCntr> @ imm = #-0x67f4
700ade02: 9901         	ldr	r1, [sp, #0x4]
700ade04: 9a04         	ldr	r2, [sp, #0x10]
700ade06: eb02 0242    	add.w	r2, r2, r2, lsl #1
700ade0a: eb01 0182    	add.w	r1, r1, r2, lsl #2
700ade0e: 6088         	str	r0, [r1, #0x8]
700ade10: e7ff         	b	0x700ade12 <PMU_profileStart+0x82> @ imm = #-0x2
700ade12: 9804         	ldr	r0, [sp, #0x10]
700ade14: 3001         	adds	r0, #0x1
700ade16: 9004         	str	r0, [sp, #0x10]
700ade18: e7eb         	b	0x700addf2 <PMU_profileStart+0x62> @ imm = #-0x2a
700ade1a: 2000         	movs	r0, #0x0
700ade1c: 9007         	str	r0, [sp, #0x1c]
700ade1e: e7ff         	b	0x700ade20 <PMU_profileStart+0x90> @ imm = #-0x2
700ade20: 9807         	ldr	r0, [sp, #0x1c]
700ade22: b008         	add	sp, #0x20
700ade24: bd80         	pop	{r7, pc}
		...
700ade2e: 0000         	movs	r0, r0

700ade30 <Sciclient_init>:
700ade30: b580         	push	{r7, lr}
700ade32: b086         	sub	sp, #0x18
700ade34: 9005         	str	r0, [sp, #0x14]
700ade36: 2100         	movs	r1, #0x0
700ade38: 9101         	str	r1, [sp, #0x4]
700ade3a: 9104         	str	r1, [sp, #0x10]
700ade3c: f646 0098    	movw	r0, #0x6898
700ade40: f2c7 000b    	movt	r0, #0x700b
700ade44: 9002         	str	r0, [sp, #0x8]
700ade46: 6800         	ldr	r0, [r0]
700ade48: f7fc fe12    	bl	0x700aaa70 <AddrTranslateP_getLocalAddr> @ imm = #-0x33dc
700ade4c: 9901         	ldr	r1, [sp, #0x4]
700ade4e: 4602         	mov	r2, r0
700ade50: 9802         	ldr	r0, [sp, #0x8]
700ade52: 6002         	str	r2, [r0]
700ade54: 6840         	ldr	r0, [r0, #0x4]
700ade56: f7fc fe0b    	bl	0x700aaa70 <AddrTranslateP_getLocalAddr> @ imm = #-0x33ea
700ade5a: 9901         	ldr	r1, [sp, #0x4]
700ade5c: 4602         	mov	r2, r0
700ade5e: 9802         	ldr	r0, [sp, #0x8]
700ade60: 6042         	str	r2, [r0, #0x4]
700ade62: 6880         	ldr	r0, [r0, #0x8]
700ade64: f7fc fe04    	bl	0x700aaa70 <AddrTranslateP_getLocalAddr> @ imm = #-0x33f8
700ade68: 9902         	ldr	r1, [sp, #0x8]
700ade6a: 6088         	str	r0, [r1, #0x8]
700ade6c: 6908         	ldr	r0, [r1, #0x10]
700ade6e: 6949         	ldr	r1, [r1, #0x14]
700ade70: f7fc fdfe    	bl	0x700aaa70 <AddrTranslateP_getLocalAddr> @ imm = #-0x3404
700ade74: 9a02         	ldr	r2, [sp, #0x8]
700ade76: 4601         	mov	r1, r0
700ade78: 9801         	ldr	r0, [sp, #0x4]
700ade7a: 6150         	str	r0, [r2, #0x14]
700ade7c: 6111         	str	r1, [r2, #0x10]
700ade7e: f646 1120    	movw	r1, #0x6920
700ade82: f2c7 010b    	movt	r1, #0x700b
700ade86: 9103         	str	r1, [sp, #0xc]
700ade88: 6008         	str	r0, [r1]
700ade8a: 9805         	ldr	r0, [sp, #0x14]
700ade8c: 6048         	str	r0, [r1, #0x4]
700ade8e: 9805         	ldr	r0, [sp, #0x14]
700ade90: f003 fbfe    	bl	0x700b1690 <Sciclient_getDevId> @ imm = #0x37fc
700ade94: 9a03         	ldr	r2, [sp, #0xc]
700ade96: 4601         	mov	r1, r0
700ade98: 9801         	ldr	r0, [sp, #0x4]
700ade9a: 6091         	str	r1, [r2, #0x8]
700ade9c: 9905         	ldr	r1, [sp, #0x14]
700ade9e: f7ff fb17    	bl	0x700ad4d0 <Sciclient_getContext> @ imm = #-0x9d2
700adea2: 9903         	ldr	r1, [sp, #0xc]
700adea4: 60c8         	str	r0, [r1, #0xc]
700adea6: 9905         	ldr	r1, [sp, #0x14]
700adea8: 2001         	movs	r0, #0x1
700adeaa: f7ff fb11    	bl	0x700ad4d0 <Sciclient_getContext> @ imm = #-0x9de
700adeae: 9a03         	ldr	r2, [sp, #0xc]
700adeb0: 4601         	mov	r1, r0
700adeb2: 9802         	ldr	r0, [sp, #0x8]
700adeb4: 6111         	str	r1, [r2, #0x10]
700adeb6: f004 fdcb    	bl	0x700b2a50 <CSL_secProxyGetMaxMsgSize> @ imm = #0x4b96
700adeba: 9903         	ldr	r1, [sp, #0xc]
700adebc: 3804         	subs	r0, #0x4
700adebe: 6148         	str	r0, [r1, #0x14]
700adec0: 9804         	ldr	r0, [sp, #0x10]
700adec2: b006         	add	sp, #0x18
700adec4: bd80         	pop	{r7, pc}
		...
700adece: 0000         	movs	r0, r0

700aded0 <UART_subConfigTCRTLRModeEn>:
700aded0: b580         	push	{r7, lr}
700aded2: b088         	sub	sp, #0x20
700aded4: 9007         	str	r0, [sp, #0x1c]
700aded6: 9807         	ldr	r0, [sp, #0x1c]
700aded8: 21bf         	movs	r1, #0xbf
700adeda: 9101         	str	r1, [sp, #0x4]
700adedc: f002 ff98    	bl	0x700b0e10 <UART_regConfigModeEnable> @ imm = #0x2f30
700adee0: 9004         	str	r0, [sp, #0x10]
700adee2: 9807         	ldr	r0, [sp, #0x1c]
700adee4: 3008         	adds	r0, #0x8
700adee6: 2110         	movs	r1, #0x10
700adee8: 9102         	str	r1, [sp, #0x8]
700adeea: 2204         	movs	r2, #0x4
700adeec: 9203         	str	r2, [sp, #0xc]
700adeee: f005 fa4f    	bl	0x700b3390 <HW_RD_FIELD32_RAW> @ imm = #0x549e
700adef2: 9902         	ldr	r1, [sp, #0x8]
700adef4: 9a03         	ldr	r2, [sp, #0xc]
700adef6: 9006         	str	r0, [sp, #0x18]
700adef8: 9807         	ldr	r0, [sp, #0x1c]
700adefa: 3008         	adds	r0, #0x8
700adefc: 2301         	movs	r3, #0x1
700adefe: 9300         	str	r3, [sp]
700adf00: f004 fcce    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #0x499c
700adf04: 9807         	ldr	r0, [sp, #0x1c]
700adf06: 300c         	adds	r0, #0xc
700adf08: 9904         	ldr	r1, [sp, #0x10]
700adf0a: f005 fdc9    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x5b92
700adf0e: 9807         	ldr	r0, [sp, #0x1c]
700adf10: 2180         	movs	r1, #0x80
700adf12: f002 ff7d    	bl	0x700b0e10 <UART_regConfigModeEnable> @ imm = #0x2efa
700adf16: 9004         	str	r0, [sp, #0x10]
700adf18: 9807         	ldr	r0, [sp, #0x1c]
700adf1a: 3010         	adds	r0, #0x10
700adf1c: f005 fdb8    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x5b70
700adf20: 9b00         	ldr	r3, [sp]
700adf22: f000 0040    	and	r0, r0, #0x40
700adf26: 9005         	str	r0, [sp, #0x14]
700adf28: 9807         	ldr	r0, [sp, #0x1c]
700adf2a: 3010         	adds	r0, #0x10
700adf2c: 2140         	movs	r1, #0x40
700adf2e: 2206         	movs	r2, #0x6
700adf30: f004 fcb6    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #0x496c
700adf34: 9807         	ldr	r0, [sp, #0x1c]
700adf36: 300c         	adds	r0, #0xc
700adf38: 9904         	ldr	r1, [sp, #0x10]
700adf3a: f005 fdb1    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x5b62
700adf3e: 9901         	ldr	r1, [sp, #0x4]
700adf40: 9807         	ldr	r0, [sp, #0x1c]
700adf42: f002 ff65    	bl	0x700b0e10 <UART_regConfigModeEnable> @ imm = #0x2eca
700adf46: 9902         	ldr	r1, [sp, #0x8]
700adf48: 9a03         	ldr	r2, [sp, #0xc]
700adf4a: 9004         	str	r0, [sp, #0x10]
700adf4c: 9807         	ldr	r0, [sp, #0x1c]
700adf4e: 3008         	adds	r0, #0x8
700adf50: 9b06         	ldr	r3, [sp, #0x18]
700adf52: f004 fca5    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #0x494a
700adf56: 9807         	ldr	r0, [sp, #0x1c]
700adf58: 300c         	adds	r0, #0xc
700adf5a: 9904         	ldr	r1, [sp, #0x10]
700adf5c: f005 fda0    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x5b40
700adf60: 9805         	ldr	r0, [sp, #0x14]
700adf62: b008         	add	sp, #0x20
700adf64: bd80         	pop	{r7, pc}
		...
700adf6e: 0000         	movs	r0, r0

700adf70 <UART_udmaIsrRx>:
700adf70: b580         	push	{r7, lr}
700adf72: b08a         	sub	sp, #0x28
700adf74: 9009         	str	r0, [sp, #0x24]
700adf76: 9108         	str	r1, [sp, #0x20]
700adf78: 9207         	str	r2, [sp, #0x1c]
700adf7a: 9807         	ldr	r0, [sp, #0x1c]
700adf7c: 2800         	cmp	r0, #0x0
700adf7e: d040         	beq	0x700ae002 <UART_udmaIsrRx+0x92> @ imm = #0x80
700adf80: e7ff         	b	0x700adf82 <UART_udmaIsrRx+0x12> @ imm = #-0x2
700adf82: 9807         	ldr	r0, [sp, #0x1c]
700adf84: 9000         	str	r0, [sp]
700adf86: 9800         	ldr	r0, [sp]
700adf88: 6840         	ldr	r0, [r0, #0x4]
700adf8a: 6cc0         	ldr	r0, [r0, #0x4c]
700adf8c: 9001         	str	r0, [sp, #0x4]
700adf8e: 9801         	ldr	r0, [sp, #0x4]
700adf90: 6880         	ldr	r0, [r0, #0x8]
700adf92: 9002         	str	r0, [sp, #0x8]
700adf94: 9808         	ldr	r0, [sp, #0x20]
700adf96: 2801         	cmp	r0, #0x1
700adf98: d12e         	bne	0x700adff8 <UART_udmaIsrRx+0x88> @ imm = #0x5c
700adf9a: e7ff         	b	0x700adf9c <UART_udmaIsrRx+0x2c> @ imm = #-0x2
700adf9c: 9901         	ldr	r1, [sp, #0x4]
700adf9e: 6988         	ldr	r0, [r1, #0x18]
700adfa0: 69c9         	ldr	r1, [r1, #0x1c]
700adfa2: 220a         	movs	r2, #0xa
700adfa4: f006 ffdc    	bl	0x700b4f60 <CacheP_inv> @ imm = #0x6fb8
700adfa8: 9802         	ldr	r0, [sp, #0x8]
700adfaa: f001 fb49    	bl	0x700af640 <Udma_chGetCqRingHandle> @ imm = #0x1692
700adfae: a904         	add	r1, sp, #0x10
700adfb0: f000 f87e    	bl	0x700ae0b0 <Udma_ringDequeueRaw> @ imm = #0xfc
700adfb4: 9006         	str	r0, [sp, #0x18]
700adfb6: 9806         	ldr	r0, [sp, #0x18]
700adfb8: b988         	cbnz	r0, 0x700adfde <UART_udmaIsrRx+0x6e> @ imm = #0x22
700adfba: e7ff         	b	0x700adfbc <UART_udmaIsrRx+0x4c> @ imm = #-0x2
700adfbc: 9804         	ldr	r0, [sp, #0x10]
700adfbe: 9905         	ldr	r1, [sp, #0x14]
700adfc0: 4308         	orrs	r0, r1
700adfc2: b160         	cbz	r0, 0x700adfde <UART_udmaIsrRx+0x6e> @ imm = #0x18
700adfc4: e7ff         	b	0x700adfc6 <UART_udmaIsrRx+0x56> @ imm = #-0x2
700adfc6: 9804         	ldr	r0, [sp, #0x10]
700adfc8: 9003         	str	r0, [sp, #0xc]
700adfca: 9803         	ldr	r0, [sp, #0xc]
700adfcc: 6800         	ldr	r0, [r0]
700adfce: f36f 509f    	bfc	r0, #22, #10
700adfd2: 9900         	ldr	r1, [sp]
700adfd4: 62c8         	str	r0, [r1, #0x2c]
700adfd6: 9900         	ldr	r1, [sp]
700adfd8: 2000         	movs	r0, #0x0
700adfda: 6348         	str	r0, [r1, #0x34]
700adfdc: e003         	b	0x700adfe6 <UART_udmaIsrRx+0x76> @ imm = #0x6
700adfde: 9900         	ldr	r1, [sp]
700adfe0: 200a         	movs	r0, #0xa
700adfe2: 6348         	str	r0, [r1, #0x34]
700adfe4: e7ff         	b	0x700adfe6 <UART_udmaIsrRx+0x76> @ imm = #-0x2
700adfe6: 9800         	ldr	r0, [sp]
700adfe8: 6841         	ldr	r1, [r0, #0x4]
700adfea: 6dc9         	ldr	r1, [r1, #0x5c]
700adfec: 4788         	blx	r1
700adfee: 9800         	ldr	r0, [sp]
700adff0: 3028         	adds	r0, #0x28
700adff2: f005 fa5d    	bl	0x700b34b0 <UART_lld_Transaction_deInit> @ imm = #0x54ba
700adff6: e003         	b	0x700ae000 <UART_udmaIsrRx+0x90> @ imm = #0x6
700adff8: 9900         	ldr	r1, [sp]
700adffa: 200a         	movs	r0, #0xa
700adffc: 6488         	str	r0, [r1, #0x48]
700adffe: e7ff         	b	0x700ae000 <UART_udmaIsrRx+0x90> @ imm = #-0x2
700ae000: e7ff         	b	0x700ae002 <UART_udmaIsrRx+0x92> @ imm = #-0x2
700ae002: b00a         	add	sp, #0x28
700ae004: bd80         	pop	{r7, pc}
		...
700ae00e: 0000         	movs	r0, r0

700ae010 <UdmaFlowPrms_init>:
700ae010: b084         	sub	sp, #0x10
700ae012: 9003         	str	r0, [sp, #0xc]
700ae014: 9102         	str	r1, [sp, #0x8]
700ae016: 9803         	ldr	r0, [sp, #0xc]
700ae018: 2800         	cmp	r0, #0x0
700ae01a: d042         	beq	0x700ae0a2 <UdmaFlowPrms_init+0x92> @ imm = #0x84
700ae01c: e7ff         	b	0x700ae01e <UdmaFlowPrms_init+0xe> @ imm = #-0x2
700ae01e: 9803         	ldr	r0, [sp, #0xc]
700ae020: 2100         	movs	r1, #0x0
700ae022: 9100         	str	r1, [sp]
700ae024: 6001         	str	r1, [r0]
700ae026: 9803         	ldr	r0, [sp, #0xc]
700ae028: 7101         	strb	r1, [r0, #0x4]
700ae02a: 9803         	ldr	r0, [sp, #0xc]
700ae02c: 7141         	strb	r1, [r0, #0x5]
700ae02e: 9a03         	ldr	r2, [sp, #0xc]
700ae030: 2001         	movs	r0, #0x1
700ae032: 7190         	strb	r0, [r2, #0x6]
700ae034: 9803         	ldr	r0, [sp, #0xc]
700ae036: 71c1         	strb	r1, [r0, #0x7]
700ae038: 9803         	ldr	r0, [sp, #0xc]
700ae03a: 7201         	strb	r1, [r0, #0x8]
700ae03c: 9803         	ldr	r0, [sp, #0xc]
700ae03e: 8141         	strh	r1, [r0, #0xa]
700ae040: 9a03         	ldr	r2, [sp, #0xc]
700ae042: f64f 70ff    	movw	r0, #0xffff
700ae046: 9001         	str	r0, [sp, #0x4]
700ae048: 8190         	strh	r0, [r2, #0xc]
700ae04a: 9a03         	ldr	r2, [sp, #0xc]
700ae04c: 73d1         	strb	r1, [r2, #0xf]
700ae04e: 9b03         	ldr	r3, [sp, #0xc]
700ae050: 2204         	movs	r2, #0x4
700ae052: 745a         	strb	r2, [r3, #0x11]
700ae054: 9b03         	ldr	r3, [sp, #0xc]
700ae056: 7399         	strb	r1, [r3, #0xe]
700ae058: f8dd c00c    	ldr.w	r12, [sp, #0xc]
700ae05c: 2302         	movs	r3, #0x2
700ae05e: f88c 3010    	strb.w	r3, [r12, #0x10]
700ae062: 9b03         	ldr	r3, [sp, #0xc]
700ae064: 74d9         	strb	r1, [r3, #0x13]
700ae066: 9b03         	ldr	r3, [sp, #0xc]
700ae068: 755a         	strb	r2, [r3, #0x15]
700ae06a: 9a03         	ldr	r2, [sp, #0xc]
700ae06c: 7491         	strb	r1, [r2, #0x12]
700ae06e: 9b03         	ldr	r3, [sp, #0xc]
700ae070: 2205         	movs	r2, #0x5
700ae072: 751a         	strb	r2, [r3, #0x14]
700ae074: 9a03         	ldr	r2, [sp, #0xc]
700ae076: 7591         	strb	r1, [r2, #0x16]
700ae078: 9a03         	ldr	r2, [sp, #0xc]
700ae07a: 8310         	strh	r0, [r2, #0x18]
700ae07c: 9a03         	ldr	r2, [sp, #0xc]
700ae07e: 8350         	strh	r0, [r2, #0x1a]
700ae080: 9a03         	ldr	r2, [sp, #0xc]
700ae082: 8390         	strh	r0, [r2, #0x1c]
700ae084: 9a03         	ldr	r2, [sp, #0xc]
700ae086: 83d0         	strh	r0, [r2, #0x1e]
700ae088: 9a03         	ldr	r2, [sp, #0xc]
700ae08a: 8411         	strh	r1, [r2, #0x20]
700ae08c: 9a03         	ldr	r2, [sp, #0xc]
700ae08e: 8451         	strh	r1, [r2, #0x22]
700ae090: 9a03         	ldr	r2, [sp, #0xc]
700ae092: 8491         	strh	r1, [r2, #0x24]
700ae094: 9903         	ldr	r1, [sp, #0xc]
700ae096: 84c8         	strh	r0, [r1, #0x26]
700ae098: 9903         	ldr	r1, [sp, #0xc]
700ae09a: 8508         	strh	r0, [r1, #0x28]
700ae09c: 9903         	ldr	r1, [sp, #0xc]
700ae09e: 8548         	strh	r0, [r1, #0x2a]
700ae0a0: e7ff         	b	0x700ae0a2 <UdmaFlowPrms_init+0x92> @ imm = #-0x2
700ae0a2: b004         	add	sp, #0x10
700ae0a4: 4770         	bx	lr
		...
700ae0ae: 0000         	movs	r0, r0

700ae0b0 <Udma_ringDequeueRaw>:
700ae0b0: b580         	push	{r7, lr}
700ae0b2: b086         	sub	sp, #0x18
700ae0b4: 9005         	str	r0, [sp, #0x14]
700ae0b6: 9104         	str	r1, [sp, #0x10]
700ae0b8: 2000         	movs	r0, #0x0
700ae0ba: 9003         	str	r0, [sp, #0xc]
700ae0bc: 9805         	ldr	r0, [sp, #0x14]
700ae0be: 9000         	str	r0, [sp]
700ae0c0: 9800         	ldr	r0, [sp]
700ae0c2: b180         	cbz	r0, 0x700ae0e6 <Udma_ringDequeueRaw+0x36> @ imm = #0x20
700ae0c4: e7ff         	b	0x700ae0c6 <Udma_ringDequeueRaw+0x16> @ imm = #-0x2
700ae0c6: 9800         	ldr	r0, [sp]
700ae0c8: 6d80         	ldr	r0, [r0, #0x58]
700ae0ca: f64a 31cd    	movw	r1, #0xabcd
700ae0ce: f6ca 31dc    	movt	r1, #0xabdc
700ae0d2: 4288         	cmp	r0, r1
700ae0d4: d107         	bne	0x700ae0e6 <Udma_ringDequeueRaw+0x36> @ imm = #0xe
700ae0d6: e7ff         	b	0x700ae0d8 <Udma_ringDequeueRaw+0x28> @ imm = #-0x2
700ae0d8: 9800         	ldr	r0, [sp]
700ae0da: 8880         	ldrh	r0, [r0, #0x4]
700ae0dc: f64f 71ff    	movw	r1, #0xffff
700ae0e0: 4288         	cmp	r0, r1
700ae0e2: d104         	bne	0x700ae0ee <Udma_ringDequeueRaw+0x3e> @ imm = #0x8
700ae0e4: e7ff         	b	0x700ae0e6 <Udma_ringDequeueRaw+0x36> @ imm = #-0x2
700ae0e6: f06f 0001    	mvn	r0, #0x1
700ae0ea: 9003         	str	r0, [sp, #0xc]
700ae0ec: e7ff         	b	0x700ae0ee <Udma_ringDequeueRaw+0x3e> @ imm = #-0x2
700ae0ee: 9803         	ldr	r0, [sp, #0xc]
700ae0f0: b9a8         	cbnz	r0, 0x700ae11e <Udma_ringDequeueRaw+0x6e> @ imm = #0x2a
700ae0f2: e7ff         	b	0x700ae0f4 <Udma_ringDequeueRaw+0x44> @ imm = #-0x2
700ae0f4: 9800         	ldr	r0, [sp]
700ae0f6: 6800         	ldr	r0, [r0]
700ae0f8: 9001         	str	r0, [sp, #0x4]
700ae0fa: 9801         	ldr	r0, [sp, #0x4]
700ae0fc: b150         	cbz	r0, 0x700ae114 <Udma_ringDequeueRaw+0x64> @ imm = #0x14
700ae0fe: e7ff         	b	0x700ae100 <Udma_ringDequeueRaw+0x50> @ imm = #-0x2
700ae100: 9801         	ldr	r0, [sp, #0x4]
700ae102: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700ae106: f64a 31cd    	movw	r1, #0xabcd
700ae10a: f6ca 31dc    	movt	r1, #0xabdc
700ae10e: 4288         	cmp	r0, r1
700ae110: d004         	beq	0x700ae11c <Udma_ringDequeueRaw+0x6c> @ imm = #0x8
700ae112: e7ff         	b	0x700ae114 <Udma_ringDequeueRaw+0x64> @ imm = #-0x2
700ae114: f04f 30ff    	mov.w	r0, #0xffffffff
700ae118: 9003         	str	r0, [sp, #0xc]
700ae11a: e7ff         	b	0x700ae11c <Udma_ringDequeueRaw+0x6c> @ imm = #-0x2
700ae11c: e7ff         	b	0x700ae11e <Udma_ringDequeueRaw+0x6e> @ imm = #-0x2
700ae11e: 9803         	ldr	r0, [sp, #0xc]
700ae120: b970         	cbnz	r0, 0x700ae140 <Udma_ringDequeueRaw+0x90> @ imm = #0x1c
700ae122: e7ff         	b	0x700ae124 <Udma_ringDequeueRaw+0x74> @ imm = #-0x2
700ae124: f006 eaa6    	blx	0x700b4674 <HwiP_disable> @ imm = #0x654c
700ae128: 9002         	str	r0, [sp, #0x8]
700ae12a: 9801         	ldr	r0, [sp, #0x4]
700ae12c: f8d0 3590    	ldr.w	r3, [r0, #0x590]
700ae130: 9900         	ldr	r1, [sp]
700ae132: 9a04         	ldr	r2, [sp, #0x10]
700ae134: 4798         	blx	r3
700ae136: 9003         	str	r0, [sp, #0xc]
700ae138: 9802         	ldr	r0, [sp, #0x8]
700ae13a: f006 eabc    	blx	0x700b46b4 <HwiP_restore> @ imm = #0x6578
700ae13e: e7ff         	b	0x700ae140 <Udma_ringDequeueRaw+0x90> @ imm = #-0x2
700ae140: 9803         	ldr	r0, [sp, #0xc]
700ae142: b006         	add	sp, #0x18
700ae144: bd80         	pop	{r7, pc}
		...
700ae14e: 0000         	movs	r0, r0

700ae150 <_tx_thread_time_slice>:
700ae150: b580         	push	{r7, lr}
700ae152: b082         	sub	sp, #0x8
700ae154: f64a 10a4    	movw	r0, #0xa9a4
700ae158: f2c7 0008    	movt	r0, #0x7008
700ae15c: 6800         	ldr	r0, [r0]
700ae15e: 9000         	str	r0, [sp]
700ae160: f7f1 ef58    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0xe150
700ae164: 9001         	str	r0, [sp, #0x4]
700ae166: f64a 11c4    	movw	r1, #0xa9c4
700ae16a: f2c7 0108    	movt	r1, #0x7008
700ae16e: 2000         	movs	r0, #0x0
700ae170: 6008         	str	r0, [r1]
700ae172: 9800         	ldr	r0, [sp]
700ae174: b390         	cbz	r0, 0x700ae1dc <_tx_thread_time_slice+0x8c> @ imm = #0x64
700ae176: e7ff         	b	0x700ae178 <_tx_thread_time_slice+0x28> @ imm = #-0x2
700ae178: 9800         	ldr	r0, [sp]
700ae17a: 6b40         	ldr	r0, [r0, #0x34]
700ae17c: bb68         	cbnz	r0, 0x700ae1da <_tx_thread_time_slice+0x8a> @ imm = #0x5a
700ae17e: e7ff         	b	0x700ae180 <_tx_thread_time_slice+0x30> @ imm = #-0x2
700ae180: 9900         	ldr	r1, [sp]
700ae182: 69c8         	ldr	r0, [r1, #0x1c]
700ae184: 6188         	str	r0, [r1, #0x18]
700ae186: 9800         	ldr	r0, [sp]
700ae188: 6980         	ldr	r0, [r0, #0x18]
700ae18a: f64a 11dc    	movw	r1, #0xa9dc
700ae18e: f2c7 0108    	movt	r1, #0x7008
700ae192: 6008         	str	r0, [r1]
700ae194: 9900         	ldr	r1, [sp]
700ae196: 6a08         	ldr	r0, [r1, #0x20]
700ae198: 4288         	cmp	r0, r1
700ae19a: d01d         	beq	0x700ae1d8 <_tx_thread_time_slice+0x88> @ imm = #0x3a
700ae19c: e7ff         	b	0x700ae19e <_tx_thread_time_slice+0x4e> @ imm = #-0x2
700ae19e: 9900         	ldr	r1, [sp]
700ae1a0: 6b08         	ldr	r0, [r1, #0x30]
700ae1a2: 6c09         	ldr	r1, [r1, #0x40]
700ae1a4: 4288         	cmp	r0, r1
700ae1a6: d116         	bne	0x700ae1d6 <_tx_thread_time_slice+0x86> @ imm = #0x2c
700ae1a8: e7ff         	b	0x700ae1aa <_tx_thread_time_slice+0x5a> @ imm = #-0x2
700ae1aa: 9800         	ldr	r0, [sp]
700ae1ac: 6a01         	ldr	r1, [r0, #0x20]
700ae1ae: 6b02         	ldr	r2, [r0, #0x30]
700ae1b0: f24a 7004    	movw	r0, #0xa704
700ae1b4: f2c7 0008    	movt	r0, #0x7008
700ae1b8: f840 1022    	str.w	r1, [r0, r2, lsl #2]
700ae1bc: f64a 11ac    	movw	r1, #0xa9ac
700ae1c0: f2c7 0108    	movt	r1, #0x7008
700ae1c4: 6809         	ldr	r1, [r1]
700ae1c6: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700ae1ca: f64a 11a8    	movw	r1, #0xa9a8
700ae1ce: f2c7 0108    	movt	r1, #0x7008
700ae1d2: 6008         	str	r0, [r1]
700ae1d4: e7ff         	b	0x700ae1d6 <_tx_thread_time_slice+0x86> @ imm = #-0x2
700ae1d6: e7ff         	b	0x700ae1d8 <_tx_thread_time_slice+0x88> @ imm = #-0x2
700ae1d8: e7ff         	b	0x700ae1da <_tx_thread_time_slice+0x8a> @ imm = #-0x2
700ae1da: e7ff         	b	0x700ae1dc <_tx_thread_time_slice+0x8c> @ imm = #-0x2
700ae1dc: 9801         	ldr	r0, [sp, #0x4]
700ae1de: f7f3 edaa    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0xc4ac
700ae1e2: b002         	add	sp, #0x8
700ae1e4: bd80         	pop	{r7, pc}
		...
700ae1ee: 0000         	movs	r0, r0

700ae1f0 <UART_lld_dmaDisableChannel>:
700ae1f0: b580         	push	{r7, lr}
700ae1f2: b08a         	sub	sp, #0x28
700ae1f4: 9009         	str	r0, [sp, #0x24]
700ae1f6: 9108         	str	r1, [sp, #0x20]
700ae1f8: 2000         	movs	r0, #0x0
700ae1fa: 9007         	str	r0, [sp, #0x1c]
700ae1fc: 2001         	movs	r0, #0x1
700ae1fe: 9006         	str	r0, [sp, #0x18]
700ae200: 9809         	ldr	r0, [sp, #0x24]
700ae202: 6840         	ldr	r0, [r0, #0x4]
700ae204: 6cc0         	ldr	r0, [r0, #0x4c]
700ae206: 9005         	str	r0, [sp, #0x14]
700ae208: 9808         	ldr	r0, [sp, #0x20]
700ae20a: 2801         	cmp	r0, #0x1
700ae20c: d104         	bne	0x700ae218 <UART_lld_dmaDisableChannel+0x28> @ imm = #0x8
700ae20e: e7ff         	b	0x700ae210 <UART_lld_dmaDisableChannel+0x20> @ imm = #-0x2
700ae210: 9805         	ldr	r0, [sp, #0x14]
700ae212: 6840         	ldr	r0, [r0, #0x4]
700ae214: 9004         	str	r0, [sp, #0x10]
700ae216: e003         	b	0x700ae220 <UART_lld_dmaDisableChannel+0x30> @ imm = #0x6
700ae218: 9805         	ldr	r0, [sp, #0x14]
700ae21a: 6880         	ldr	r0, [r0, #0x8]
700ae21c: 9004         	str	r0, [sp, #0x10]
700ae21e: e7ff         	b	0x700ae220 <UART_lld_dmaDisableChannel+0x30> @ imm = #-0x2
700ae220: 9804         	ldr	r0, [sp, #0x10]
700ae222: 2164         	movs	r1, #0x64
700ae224: f7fe fc2c    	bl	0x700aca80 <Udma_chDisable> @ imm = #-0x17a8
700ae228: 9007         	str	r0, [sp, #0x1c]
700ae22a: 9807         	ldr	r0, [sp, #0x1c]
700ae22c: fab0 f080    	clz	r0, r0
700ae230: 0940         	lsrs	r0, r0, #0x5
700ae232: f645 71da    	movw	r1, #0x5fda
700ae236: f2c7 010b    	movt	r1, #0x700b
700ae23a: 466a         	mov	r2, sp
700ae23c: 6011         	str	r1, [r2]
700ae23e: f645 414a    	movw	r1, #0x5c4a
700ae242: f2c7 010b    	movt	r1, #0x700b
700ae246: f645 6263    	movw	r2, #0x5e63
700ae24a: f2c7 020b    	movt	r2, #0x700b
700ae24e: f240 137b    	movw	r3, #0x17b
700ae252: f001 f875    	bl	0x700af340 <_DebugP_assert> @ imm = #0x10ea
700ae256: e7ff         	b	0x700ae258 <UART_lld_dmaDisableChannel+0x68> @ imm = #-0x2
700ae258: 9806         	ldr	r0, [sp, #0x18]
700ae25a: 2801         	cmp	r0, #0x1
700ae25c: d10f         	bne	0x700ae27e <UART_lld_dmaDisableChannel+0x8e> @ imm = #0x1e
700ae25e: e7ff         	b	0x700ae260 <UART_lld_dmaDisableChannel+0x70> @ imm = #-0x2
700ae260: 9804         	ldr	r0, [sp, #0x10]
700ae262: f001 fa2d    	bl	0x700af6c0 <Udma_chGetFqRingHandle> @ imm = #0x145a
700ae266: a902         	add	r1, sp, #0x8
700ae268: f000 fb92    	bl	0x700ae990 <Udma_ringFlushRaw> @ imm = #0x724
700ae26c: 9001         	str	r0, [sp, #0x4]
700ae26e: 9801         	ldr	r0, [sp, #0x4]
700ae270: 3004         	adds	r0, #0x4
700ae272: b918         	cbnz	r0, 0x700ae27c <UART_lld_dmaDisableChannel+0x8c> @ imm = #0x6
700ae274: e7ff         	b	0x700ae276 <UART_lld_dmaDisableChannel+0x86> @ imm = #-0x2
700ae276: 2000         	movs	r0, #0x0
700ae278: 9006         	str	r0, [sp, #0x18]
700ae27a: e7ff         	b	0x700ae27c <UART_lld_dmaDisableChannel+0x8c> @ imm = #-0x2
700ae27c: e7ec         	b	0x700ae258 <UART_lld_dmaDisableChannel+0x68> @ imm = #-0x28
700ae27e: 9807         	ldr	r0, [sp, #0x1c]
700ae280: b00a         	add	sp, #0x28
700ae282: bd80         	pop	{r7, pc}
		...

700ae290 <SOC_moduleClockEnable>:
700ae290: b580         	push	{r7, lr}
700ae292: b088         	sub	sp, #0x20
700ae294: 9007         	str	r0, [sp, #0x1c]
700ae296: 9106         	str	r1, [sp, #0x18]
700ae298: 2000         	movs	r0, #0x0
700ae29a: 9005         	str	r0, [sp, #0x14]
700ae29c: 2102         	movs	r1, #0x2
700ae29e: 9104         	str	r1, [sp, #0x10]
700ae2a0: 9003         	str	r0, [sp, #0xc]
700ae2a2: 9002         	str	r0, [sp, #0x8]
700ae2a4: 9807         	ldr	r0, [sp, #0x1c]
700ae2a6: 466a         	mov	r2, sp
700ae2a8: f04f 31ff    	mov.w	r1, #0xffffffff
700ae2ac: 6011         	str	r1, [r2]
700ae2ae: a904         	add	r1, sp, #0x10
700ae2b0: aa03         	add	r2, sp, #0xc
700ae2b2: ab02         	add	r3, sp, #0x8
700ae2b4: f000 fa04    	bl	0x700ae6c0 <Sciclient_pmGetModuleState> @ imm = #0x408
700ae2b8: 9005         	str	r0, [sp, #0x14]
700ae2ba: 9805         	ldr	r0, [sp, #0x14]
700ae2bc: bb70         	cbnz	r0, 0x700ae31c <SOC_moduleClockEnable+0x8c> @ imm = #0x5c
700ae2be: e7ff         	b	0x700ae2c0 <SOC_moduleClockEnable+0x30> @ imm = #-0x2
700ae2c0: 9804         	ldr	r0, [sp, #0x10]
700ae2c2: b9c8         	cbnz	r0, 0x700ae2f8 <SOC_moduleClockEnable+0x68> @ imm = #0x32
700ae2c4: e7ff         	b	0x700ae2c6 <SOC_moduleClockEnable+0x36> @ imm = #-0x2
700ae2c6: 9806         	ldr	r0, [sp, #0x18]
700ae2c8: 2801         	cmp	r0, #0x1
700ae2ca: d115         	bne	0x700ae2f8 <SOC_moduleClockEnable+0x68> @ imm = #0x2a
700ae2cc: e7ff         	b	0x700ae2ce <SOC_moduleClockEnable+0x3e> @ imm = #-0x2
700ae2ce: 9807         	ldr	r0, [sp, #0x1c]
700ae2d0: 2102         	movs	r1, #0x2
700ae2d2: f240 2202    	movw	r2, #0x202
700ae2d6: f04f 33ff    	mov.w	r3, #0xffffffff
700ae2da: f000 f829    	bl	0x700ae330 <Sciclient_pmSetModuleState> @ imm = #0x52
700ae2de: 9005         	str	r0, [sp, #0x14]
700ae2e0: 9805         	ldr	r0, [sp, #0x14]
700ae2e2: b940         	cbnz	r0, 0x700ae2f6 <SOC_moduleClockEnable+0x66> @ imm = #0x10
700ae2e4: e7ff         	b	0x700ae2e6 <SOC_moduleClockEnable+0x56> @ imm = #-0x2
700ae2e6: 9807         	ldr	r0, [sp, #0x1c]
700ae2e8: 2100         	movs	r1, #0x0
700ae2ea: f04f 32ff    	mov.w	r2, #0xffffffff
700ae2ee: f002 fc0f    	bl	0x700b0b10 <Sciclient_pmSetModuleRst> @ imm = #0x281e
700ae2f2: 9005         	str	r0, [sp, #0x14]
700ae2f4: e7ff         	b	0x700ae2f6 <SOC_moduleClockEnable+0x66> @ imm = #-0x2
700ae2f6: e010         	b	0x700ae31a <SOC_moduleClockEnable+0x8a> @ imm = #0x20
700ae2f8: 9804         	ldr	r0, [sp, #0x10]
700ae2fa: 2801         	cmp	r0, #0x1
700ae2fc: d10c         	bne	0x700ae318 <SOC_moduleClockEnable+0x88> @ imm = #0x18
700ae2fe: e7ff         	b	0x700ae300 <SOC_moduleClockEnable+0x70> @ imm = #-0x2
700ae300: 9806         	ldr	r0, [sp, #0x18]
700ae302: b948         	cbnz	r0, 0x700ae318 <SOC_moduleClockEnable+0x88> @ imm = #0x12
700ae304: e7ff         	b	0x700ae306 <SOC_moduleClockEnable+0x76> @ imm = #-0x2
700ae306: 9807         	ldr	r0, [sp, #0x1c]
700ae308: 2100         	movs	r1, #0x0
700ae30a: 2202         	movs	r2, #0x2
700ae30c: f04f 33ff    	mov.w	r3, #0xffffffff
700ae310: f000 f80e    	bl	0x700ae330 <Sciclient_pmSetModuleState> @ imm = #0x1c
700ae314: 9005         	str	r0, [sp, #0x14]
700ae316: e7ff         	b	0x700ae318 <SOC_moduleClockEnable+0x88> @ imm = #-0x2
700ae318: e7ff         	b	0x700ae31a <SOC_moduleClockEnable+0x8a> @ imm = #-0x2
700ae31a: e7ff         	b	0x700ae31c <SOC_moduleClockEnable+0x8c> @ imm = #-0x2
700ae31c: 9805         	ldr	r0, [sp, #0x14]
700ae31e: b008         	add	sp, #0x20
700ae320: bd80         	pop	{r7, pc}
		...
700ae32e: 0000         	movs	r0, r0

700ae330 <Sciclient_pmSetModuleState>:
700ae330: b580         	push	{r7, lr}
700ae332: b092         	sub	sp, #0x48
700ae334: 9011         	str	r0, [sp, #0x44]
700ae336: 9110         	str	r1, [sp, #0x40]
700ae338: 920f         	str	r2, [sp, #0x3c]
700ae33a: 930e         	str	r3, [sp, #0x38]
700ae33c: 2000         	movs	r0, #0x0
700ae33e: 900d         	str	r0, [sp, #0x34]
700ae340: 9911         	ldr	r1, [sp, #0x44]
700ae342: f8cd 102b    	str.w	r1, [sp, #0x2b]
700ae346: f8cd 002f    	str.w	r0, [sp, #0x2f]
700ae34a: 9910         	ldr	r1, [sp, #0x40]
700ae34c: f88d 1033    	strb.w	r1, [sp, #0x33]
700ae350: f44f 7100    	mov.w	r1, #0x200
700ae354: f8ad 100c    	strh.w	r1, [sp, #0xc]
700ae358: 990f         	ldr	r1, [sp, #0x3c]
700ae35a: 9104         	str	r1, [sp, #0x10]
700ae35c: f10d 0123    	add.w	r1, sp, #0x23
700ae360: 9105         	str	r1, [sp, #0x14]
700ae362: 2111         	movs	r1, #0x11
700ae364: 9106         	str	r1, [sp, #0x18]
700ae366: 990e         	ldr	r1, [sp, #0x38]
700ae368: 9107         	str	r1, [sp, #0x1c]
700ae36a: 9000         	str	r0, [sp]
700ae36c: 9001         	str	r0, [sp, #0x4]
700ae36e: 9002         	str	r0, [sp, #0x8]
700ae370: 980f         	ldr	r0, [sp, #0x3c]
700ae372: f000 0002    	and	r0, r0, #0x2
700ae376: 2802         	cmp	r0, #0x2
700ae378: d007         	beq	0x700ae38a <Sciclient_pmSetModuleState+0x5a> @ imm = #0xe
700ae37a: e7ff         	b	0x700ae37c <Sciclient_pmSetModuleState+0x4c> @ imm = #-0x2
700ae37c: 980f         	ldr	r0, [sp, #0x3c]
700ae37e: b120         	cbz	r0, 0x700ae38a <Sciclient_pmSetModuleState+0x5a> @ imm = #0x8
700ae380: e7ff         	b	0x700ae382 <Sciclient_pmSetModuleState+0x52> @ imm = #-0x2
700ae382: f04f 30ff    	mov.w	r0, #0xffffffff
700ae386: 900d         	str	r0, [sp, #0x34]
700ae388: e7ff         	b	0x700ae38a <Sciclient_pmSetModuleState+0x5a> @ imm = #-0x2
700ae38a: 980d         	ldr	r0, [sp, #0x34]
700ae38c: b930         	cbnz	r0, 0x700ae39c <Sciclient_pmSetModuleState+0x6c> @ imm = #0xc
700ae38e: e7ff         	b	0x700ae390 <Sciclient_pmSetModuleState+0x60> @ imm = #-0x2
700ae390: a803         	add	r0, sp, #0xc
700ae392: 4669         	mov	r1, sp
700ae394: f7f3 ffcc    	bl	0x700a2330 <Sciclient_service> @ imm = #-0xc068
700ae398: 900d         	str	r0, [sp, #0x34]
700ae39a: e7ff         	b	0x700ae39c <Sciclient_pmSetModuleState+0x6c> @ imm = #-0x2
700ae39c: 980d         	ldr	r0, [sp, #0x34]
700ae39e: b948         	cbnz	r0, 0x700ae3b4 <Sciclient_pmSetModuleState+0x84> @ imm = #0x12
700ae3a0: e7ff         	b	0x700ae3a2 <Sciclient_pmSetModuleState+0x72> @ imm = #-0x2
700ae3a2: 980f         	ldr	r0, [sp, #0x3c]
700ae3a4: b150         	cbz	r0, 0x700ae3bc <Sciclient_pmSetModuleState+0x8c> @ imm = #0x14
700ae3a6: e7ff         	b	0x700ae3a8 <Sciclient_pmSetModuleState+0x78> @ imm = #-0x2
700ae3a8: 9800         	ldr	r0, [sp]
700ae3aa: f000 0002    	and	r0, r0, #0x2
700ae3ae: 2802         	cmp	r0, #0x2
700ae3b0: d004         	beq	0x700ae3bc <Sciclient_pmSetModuleState+0x8c> @ imm = #0x8
700ae3b2: e7ff         	b	0x700ae3b4 <Sciclient_pmSetModuleState+0x84> @ imm = #-0x2
700ae3b4: f04f 30ff    	mov.w	r0, #0xffffffff
700ae3b8: 900d         	str	r0, [sp, #0x34]
700ae3ba: e7ff         	b	0x700ae3bc <Sciclient_pmSetModuleState+0x8c> @ imm = #-0x2
700ae3bc: 980d         	ldr	r0, [sp, #0x34]
700ae3be: b012         	add	sp, #0x48
700ae3c0: bd80         	pop	{r7, pc}
		...
700ae3ce: 0000         	movs	r0, r0

700ae3d0 <Sciclient_rmPsPop>:
700ae3d0: b084         	sub	sp, #0x10
700ae3d2: 9003         	str	r0, [sp, #0xc]
700ae3d4: 9102         	str	r1, [sp, #0x8]
700ae3d6: 2000         	movs	r0, #0x0
700ae3d8: 9001         	str	r0, [sp, #0x4]
700ae3da: f64a 1028    	movw	r0, #0xa928
700ae3de: f2c7 0008    	movt	r0, #0x7008
700ae3e2: 8c80         	ldrh	r0, [r0, #0x24]
700ae3e4: b3b0         	cbz	r0, 0x700ae454 <Sciclient_rmPsPop+0x84> @ imm = #0x6c
700ae3e6: e7ff         	b	0x700ae3e8 <Sciclient_rmPsPop+0x18> @ imm = #-0x2
700ae3e8: 9803         	ldr	r0, [sp, #0xc]
700ae3ea: b398         	cbz	r0, 0x700ae454 <Sciclient_rmPsPop+0x84> @ imm = #0x66
700ae3ec: e7ff         	b	0x700ae3ee <Sciclient_rmPsPop+0x1e> @ imm = #-0x2
700ae3ee: 9802         	ldr	r0, [sp, #0x8]
700ae3f0: b380         	cbz	r0, 0x700ae454 <Sciclient_rmPsPop+0x84> @ imm = #0x60
700ae3f2: e7ff         	b	0x700ae3f4 <Sciclient_rmPsPop+0x24> @ imm = #-0x2
700ae3f4: f64a 1128    	movw	r1, #0xa928
700ae3f8: f2c7 0108    	movt	r1, #0x7008
700ae3fc: 9100         	str	r1, [sp]
700ae3fe: 8c88         	ldrh	r0, [r1, #0x24]
700ae400: 3801         	subs	r0, #0x1
700ae402: 8488         	strh	r0, [r1, #0x24]
700ae404: 8c88         	ldrh	r0, [r1, #0x24]
700ae406: eb00 0040    	add.w	r0, r0, r0, lsl #1
700ae40a: f851 0020    	ldr.w	r0, [r1, r0, lsl #2]
700ae40e: 9a03         	ldr	r2, [sp, #0xc]
700ae410: 6010         	str	r0, [r2]
700ae412: 8c88         	ldrh	r0, [r1, #0x24]
700ae414: eb00 0040    	add.w	r0, r0, r0, lsl #1
700ae418: eb01 0080    	add.w	r0, r1, r0, lsl #2
700ae41c: 8880         	ldrh	r0, [r0, #0x4]
700ae41e: 9a02         	ldr	r2, [sp, #0x8]
700ae420: 8010         	strh	r0, [r2]
700ae422: 8c88         	ldrh	r0, [r1, #0x24]
700ae424: eb00 0240    	add.w	r2, r0, r0, lsl #1
700ae428: 2000         	movs	r0, #0x0
700ae42a: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700ae42e: 8c8a         	ldrh	r2, [r1, #0x24]
700ae430: eb02 0242    	add.w	r2, r2, r2, lsl #1
700ae434: eb01 0282    	add.w	r2, r1, r2, lsl #2
700ae438: 8090         	strh	r0, [r2, #0x4]
700ae43a: 8c8a         	ldrh	r2, [r1, #0x24]
700ae43c: eb02 0242    	add.w	r2, r2, r2, lsl #1
700ae440: eb01 0282    	add.w	r2, r1, r2, lsl #2
700ae444: 80d0         	strh	r0, [r2, #0x6]
700ae446: 8c8a         	ldrh	r2, [r1, #0x24]
700ae448: eb02 0242    	add.w	r2, r2, r2, lsl #1
700ae44c: eb01 0182    	add.w	r1, r1, r2, lsl #2
700ae450: 8108         	strh	r0, [r1, #0x8]
700ae452: e003         	b	0x700ae45c <Sciclient_rmPsPop+0x8c> @ imm = #0x6
700ae454: f04f 30ff    	mov.w	r0, #0xffffffff
700ae458: 9001         	str	r0, [sp, #0x4]
700ae45a: e7ff         	b	0x700ae45c <Sciclient_rmPsPop+0x8c> @ imm = #-0x2
700ae45c: 9801         	ldr	r0, [sp, #0x4]
700ae45e: b004         	add	sp, #0x10
700ae460: 4770         	bx	lr
		...
700ae46e: 0000         	movs	r0, r0

700ae470 <_DebugP_logZone>:
700ae470: b082         	sub	sp, #0x8
700ae472: b580         	push	{r7, lr}
700ae474: b086         	sub	sp, #0x18
700ae476: 9309         	str	r3, [sp, #0x24]
700ae478: 9208         	str	r2, [sp, #0x20]
700ae47a: 9005         	str	r0, [sp, #0x14]
700ae47c: 9104         	str	r1, [sp, #0x10]
700ae47e: f005 ff0f    	bl	0x700b42a0 <HwiP_inISR> @ imm = #0x5e1e
700ae482: bbc8         	cbnz	r0, 0x700ae4f8 <_DebugP_logZone+0x88> @ imm = #0x72
700ae484: e7ff         	b	0x700ae486 <_DebugP_logZone+0x16> @ imm = #-0x2
700ae486: f646 1090    	movw	r0, #0x6990
700ae48a: f2c7 000b    	movt	r0, #0x700b
700ae48e: 6800         	ldr	r0, [r0]
700ae490: b9a0         	cbnz	r0, 0x700ae4bc <_DebugP_logZone+0x4c> @ imm = #0x28
700ae492: e7ff         	b	0x700ae494 <_DebugP_logZone+0x24> @ imm = #-0x2
700ae494: f24a 50ec    	movw	r0, #0xa5ec
700ae498: f2c7 0008    	movt	r0, #0x7008
700ae49c: f000 fa30    	bl	0x700ae900 <SemaphoreP_constructMutex> @ imm = #0x460
700ae4a0: 9003         	str	r0, [sp, #0xc]
700ae4a2: 9803         	ldr	r0, [sp, #0xc]
700ae4a4: fab0 f080    	clz	r0, r0
700ae4a8: 0940         	lsrs	r0, r0, #0x5
700ae4aa: f006 ff89    	bl	0x700b53c0 <_DebugP_assertNoLog> @ imm = #0x6f12
700ae4ae: f646 1190    	movw	r1, #0x6990
700ae4b2: f2c7 010b    	movt	r1, #0x700b
700ae4b6: 2001         	movs	r0, #0x1
700ae4b8: 6008         	str	r0, [r1]
700ae4ba: e7ff         	b	0x700ae4bc <_DebugP_logZone+0x4c> @ imm = #-0x2
700ae4bc: f646 1094    	movw	r0, #0x6994
700ae4c0: f2c7 000b    	movt	r0, #0x700b
700ae4c4: 6800         	ldr	r0, [r0]
700ae4c6: 9905         	ldr	r1, [sp, #0x14]
700ae4c8: 4008         	ands	r0, r1
700ae4ca: 4288         	cmp	r0, r1
700ae4cc: d113         	bne	0x700ae4f6 <_DebugP_logZone+0x86> @ imm = #0x26
700ae4ce: e7ff         	b	0x700ae4d0 <_DebugP_logZone+0x60> @ imm = #-0x2
700ae4d0: f24a 50ec    	movw	r0, #0xa5ec
700ae4d4: f2c7 0008    	movt	r0, #0x7008
700ae4d8: 9001         	str	r0, [sp, #0x4]
700ae4da: f04f 31ff    	mov.w	r1, #0xffffffff
700ae4de: f002 fba7    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x274e
700ae4e2: a808         	add	r0, sp, #0x20
700ae4e4: 9002         	str	r0, [sp, #0x8]
700ae4e6: 9804         	ldr	r0, [sp, #0x10]
700ae4e8: 9902         	ldr	r1, [sp, #0x8]
700ae4ea: f004 fd21    	bl	0x700b2f30 <vprintf_>   @ imm = #0x4a42
700ae4ee: 9801         	ldr	r0, [sp, #0x4]
700ae4f0: f003 fbd6    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x37ac
700ae4f4: e7ff         	b	0x700ae4f6 <_DebugP_logZone+0x86> @ imm = #-0x2
700ae4f6: e7ff         	b	0x700ae4f8 <_DebugP_logZone+0x88> @ imm = #-0x2
700ae4f8: b006         	add	sp, #0x18
700ae4fa: e8bd 4080    	pop.w	{r7, lr}
700ae4fe: b002         	add	sp, #0x8
700ae500: 4770         	bx	lr
		...
700ae50e: 0000         	movs	r0, r0

700ae510 <_tx_queue_cleanup>:
700ae510: b580         	push	{r7, lr}
700ae512: b086         	sub	sp, #0x18
700ae514: 9005         	str	r0, [sp, #0x14]
700ae516: 9104         	str	r1, [sp, #0x10]
700ae518: 9805         	ldr	r0, [sp, #0x14]
700ae51a: 6f00         	ldr	r0, [r0, #0x70]
700ae51c: 9003         	str	r0, [sp, #0xc]
700ae51e: 9905         	ldr	r1, [sp, #0x14]
700ae520: 2000         	movs	r0, #0x0
700ae522: 66c8         	str	r0, [r1, #0x6c]
700ae524: 9903         	ldr	r1, [sp, #0xc]
700ae526: 6ac8         	ldr	r0, [r1, #0x2c]
700ae528: 3801         	subs	r0, #0x1
700ae52a: 62c8         	str	r0, [r1, #0x2c]
700ae52c: 9803         	ldr	r0, [sp, #0xc]
700ae52e: 6ac0         	ldr	r0, [r0, #0x2c]
700ae530: 9002         	str	r0, [sp, #0x8]
700ae532: 9802         	ldr	r0, [sp, #0x8]
700ae534: b920         	cbnz	r0, 0x700ae540 <_tx_queue_cleanup+0x30> @ imm = #0x8
700ae536: e7ff         	b	0x700ae538 <_tx_queue_cleanup+0x28> @ imm = #-0x2
700ae538: 9903         	ldr	r1, [sp, #0xc]
700ae53a: 2000         	movs	r0, #0x0
700ae53c: 6288         	str	r0, [r1, #0x28]
700ae53e: e016         	b	0x700ae56e <_tx_queue_cleanup+0x5e> @ imm = #0x2c
700ae540: 9805         	ldr	r0, [sp, #0x14]
700ae542: 6f40         	ldr	r0, [r0, #0x74]
700ae544: 9001         	str	r0, [sp, #0x4]
700ae546: 9805         	ldr	r0, [sp, #0x14]
700ae548: 6f80         	ldr	r0, [r0, #0x78]
700ae54a: 9000         	str	r0, [sp]
700ae54c: 9800         	ldr	r0, [sp]
700ae54e: 9901         	ldr	r1, [sp, #0x4]
700ae550: 6788         	str	r0, [r1, #0x78]
700ae552: 9801         	ldr	r0, [sp, #0x4]
700ae554: 9900         	ldr	r1, [sp]
700ae556: 6748         	str	r0, [r1, #0x74]
700ae558: 9803         	ldr	r0, [sp, #0xc]
700ae55a: 6a80         	ldr	r0, [r0, #0x28]
700ae55c: 9905         	ldr	r1, [sp, #0x14]
700ae55e: 4288         	cmp	r0, r1
700ae560: d104         	bne	0x700ae56c <_tx_queue_cleanup+0x5c> @ imm = #0x8
700ae562: e7ff         	b	0x700ae564 <_tx_queue_cleanup+0x54> @ imm = #-0x2
700ae564: 9801         	ldr	r0, [sp, #0x4]
700ae566: 9903         	ldr	r1, [sp, #0xc]
700ae568: 6288         	str	r0, [r1, #0x28]
700ae56a: e7ff         	b	0x700ae56c <_tx_queue_cleanup+0x5c> @ imm = #-0x2
700ae56c: e7ff         	b	0x700ae56e <_tx_queue_cleanup+0x5e> @ imm = #-0x2
700ae56e: 9805         	ldr	r0, [sp, #0x14]
700ae570: 6b40         	ldr	r0, [r0, #0x34]
700ae572: 2805         	cmp	r0, #0x5
700ae574: d112         	bne	0x700ae59c <_tx_queue_cleanup+0x8c> @ imm = #0x24
700ae576: e7ff         	b	0x700ae578 <_tx_queue_cleanup+0x68> @ imm = #-0x2
700ae578: 9803         	ldr	r0, [sp, #0xc]
700ae57a: 6900         	ldr	r0, [r0, #0x10]
700ae57c: b128         	cbz	r0, 0x700ae58a <_tx_queue_cleanup+0x7a> @ imm = #0xa
700ae57e: e7ff         	b	0x700ae580 <_tx_queue_cleanup+0x70> @ imm = #-0x2
700ae580: 9905         	ldr	r1, [sp, #0x14]
700ae582: 200b         	movs	r0, #0xb
700ae584: f8c1 0088    	str.w	r0, [r1, #0x88]
700ae588: e004         	b	0x700ae594 <_tx_queue_cleanup+0x84> @ imm = #0x8
700ae58a: 9905         	ldr	r1, [sp, #0x14]
700ae58c: 200a         	movs	r0, #0xa
700ae58e: f8c1 0088    	str.w	r0, [r1, #0x88]
700ae592: e7ff         	b	0x700ae594 <_tx_queue_cleanup+0x84> @ imm = #-0x2
700ae594: 9805         	ldr	r0, [sp, #0x14]
700ae596: f7f7 fe83    	bl	0x700a62a0 <_tx_thread_system_ni_resume> @ imm = #-0x82fa
700ae59a: e7ff         	b	0x700ae59c <_tx_queue_cleanup+0x8c> @ imm = #-0x2
700ae59c: b006         	add	sp, #0x18
700ae59e: bd80         	pop	{r7, pc}

700ae5a0 <Sciclient_pmModuleClkRequest>:
700ae5a0: b580         	push	{r7, lr}
700ae5a2: b092         	sub	sp, #0x48
700ae5a4: f8dd c050    	ldr.w	r12, [sp, #0x50]
700ae5a8: 9011         	str	r0, [sp, #0x44]
700ae5aa: 9110         	str	r1, [sp, #0x40]
700ae5ac: 920f         	str	r2, [sp, #0x3c]
700ae5ae: 930e         	str	r3, [sp, #0x38]
700ae5b0: 2000         	movs	r0, #0x0
700ae5b2: 900d         	str	r0, [sp, #0x34]
700ae5b4: 9811         	ldr	r0, [sp, #0x44]
700ae5b6: f8cd 002a    	str.w	r0, [sp, #0x2a]
700ae5ba: 9810         	ldr	r0, [sp, #0x40]
700ae5bc: f5b0 7f80    	cmp.w	r0, #0x100
700ae5c0: d306         	blo	0x700ae5d0 <Sciclient_pmModuleClkRequest+0x30> @ imm = #0xc
700ae5c2: e7ff         	b	0x700ae5c4 <Sciclient_pmModuleClkRequest+0x24> @ imm = #-0x2
700ae5c4: 20ff         	movs	r0, #0xff
700ae5c6: f88d 002e    	strb.w	r0, [sp, #0x2e]
700ae5ca: 9810         	ldr	r0, [sp, #0x40]
700ae5cc: 900c         	str	r0, [sp, #0x30]
700ae5ce: e003         	b	0x700ae5d8 <Sciclient_pmModuleClkRequest+0x38> @ imm = #0x6
700ae5d0: 9810         	ldr	r0, [sp, #0x40]
700ae5d2: f88d 002e    	strb.w	r0, [sp, #0x2e]
700ae5d6: e7ff         	b	0x700ae5d8 <Sciclient_pmModuleClkRequest+0x38> @ imm = #-0x2
700ae5d8: 980f         	ldr	r0, [sp, #0x3c]
700ae5da: f88d 002f    	strb.w	r0, [sp, #0x2f]
700ae5de: f44f 7080    	mov.w	r0, #0x100
700ae5e2: f8ad 000c    	strh.w	r0, [sp, #0xc]
700ae5e6: 980e         	ldr	r0, [sp, #0x38]
700ae5e8: f040 0002    	orr	r0, r0, #0x2
700ae5ec: 9004         	str	r0, [sp, #0x10]
700ae5ee: f10d 0022    	add.w	r0, sp, #0x22
700ae5f2: 9005         	str	r0, [sp, #0x14]
700ae5f4: 2012         	movs	r0, #0x12
700ae5f6: 9006         	str	r0, [sp, #0x18]
700ae5f8: 9814         	ldr	r0, [sp, #0x50]
700ae5fa: 9007         	str	r0, [sp, #0x1c]
700ae5fc: 2000         	movs	r0, #0x0
700ae5fe: 9000         	str	r0, [sp]
700ae600: 9001         	str	r0, [sp, #0x4]
700ae602: 9002         	str	r0, [sp, #0x8]
700ae604: a803         	add	r0, sp, #0xc
700ae606: 4669         	mov	r1, sp
700ae608: f7f3 fe92    	bl	0x700a2330 <Sciclient_service> @ imm = #-0xc2dc
700ae60c: 900d         	str	r0, [sp, #0x34]
700ae60e: 980d         	ldr	r0, [sp, #0x34]
700ae610: b930         	cbnz	r0, 0x700ae620 <Sciclient_pmModuleClkRequest+0x80> @ imm = #0xc
700ae612: e7ff         	b	0x700ae614 <Sciclient_pmModuleClkRequest+0x74> @ imm = #-0x2
700ae614: 9800         	ldr	r0, [sp]
700ae616: f000 0002    	and	r0, r0, #0x2
700ae61a: 2802         	cmp	r0, #0x2
700ae61c: d004         	beq	0x700ae628 <Sciclient_pmModuleClkRequest+0x88> @ imm = #0x8
700ae61e: e7ff         	b	0x700ae620 <Sciclient_pmModuleClkRequest+0x80> @ imm = #-0x2
700ae620: f04f 30ff    	mov.w	r0, #0xffffffff
700ae624: 900d         	str	r0, [sp, #0x34]
700ae626: e7ff         	b	0x700ae628 <Sciclient_pmModuleClkRequest+0x88> @ imm = #-0x2
700ae628: 980d         	ldr	r0, [sp, #0x34]
700ae62a: b012         	add	sp, #0x48
700ae62c: bd80         	pop	{r7, pc}
700ae62e: 0000         	movs	r0, r0

700ae630 <Udma_rmFreeMappedRing>:
700ae630: b580         	push	{r7, lr}
700ae632: b08e         	sub	sp, #0x38
700ae634: 900d         	str	r0, [sp, #0x34]
700ae636: 910c         	str	r1, [sp, #0x30]
700ae638: 920b         	str	r2, [sp, #0x2c]
700ae63a: 930a         	str	r3, [sp, #0x28]
700ae63c: 980c         	ldr	r0, [sp, #0x30]
700ae63e: f500 70ea    	add.w	r0, r0, #0x1d4
700ae642: 9005         	str	r0, [sp, #0x14]
700ae644: 980c         	ldr	r0, [sp, #0x30]
700ae646: 990b         	ldr	r1, [sp, #0x2c]
700ae648: 9a0a         	ldr	r2, [sp, #0x28]
700ae64a: ab02         	add	r3, sp, #0x8
700ae64c: f7fe f910    	bl	0x700ac870 <Udma_getMappedChRingAttributes> @ imm = #-0x1de0
700ae650: 9001         	str	r0, [sp, #0x4]
700ae652: 980d         	ldr	r0, [sp, #0x34]
700ae654: 9902         	ldr	r1, [sp, #0x8]
700ae656: 4288         	cmp	r0, r1
700ae658: d02f         	beq	0x700ae6ba <Udma_rmFreeMappedRing+0x8a> @ imm = #0x5e
700ae65a: e7ff         	b	0x700ae65c <Udma_rmFreeMappedRing+0x2c> @ imm = #-0x2
700ae65c: 980c         	ldr	r0, [sp, #0x30]
700ae65e: f500 609f    	add.w	r0, r0, #0x4f8
700ae662: f04f 31ff    	mov.w	r1, #0xffffffff
700ae666: f002 fae3    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x25c6
700ae66a: 980d         	ldr	r0, [sp, #0x34]
700ae66c: 9905         	ldr	r1, [sp, #0x14]
700ae66e: 9a0b         	ldr	r2, [sp, #0x2c]
700ae670: eb01 0182    	add.w	r1, r1, r2, lsl #2
700ae674: f8d1 1088    	ldr.w	r1, [r1, #0x88]
700ae678: 1a40         	subs	r0, r0, r1
700ae67a: 9009         	str	r0, [sp, #0x24]
700ae67c: 9809         	ldr	r0, [sp, #0x24]
700ae67e: 0940         	lsrs	r0, r0, #0x5
700ae680: 9008         	str	r0, [sp, #0x20]
700ae682: 9809         	ldr	r0, [sp, #0x24]
700ae684: 9908         	ldr	r1, [sp, #0x20]
700ae686: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700ae68a: 9007         	str	r0, [sp, #0x1c]
700ae68c: 9907         	ldr	r1, [sp, #0x1c]
700ae68e: 2001         	movs	r0, #0x1
700ae690: 4088         	lsls	r0, r1
700ae692: 9006         	str	r0, [sp, #0x18]
700ae694: 9a06         	ldr	r2, [sp, #0x18]
700ae696: 980c         	ldr	r0, [sp, #0x30]
700ae698: 990b         	ldr	r1, [sp, #0x2c]
700ae69a: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700ae69e: 9908         	ldr	r1, [sp, #0x20]
700ae6a0: eb00 0181    	add.w	r1, r0, r1, lsl #2
700ae6a4: f8d1 0344    	ldr.w	r0, [r1, #0x344]
700ae6a8: 4310         	orrs	r0, r2
700ae6aa: f8c1 0344    	str.w	r0, [r1, #0x344]
700ae6ae: 980c         	ldr	r0, [sp, #0x30]
700ae6b0: f500 609f    	add.w	r0, r0, #0x4f8
700ae6b4: f003 faf4    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x35e8
700ae6b8: e7ff         	b	0x700ae6ba <Udma_rmFreeMappedRing+0x8a> @ imm = #-0x2
700ae6ba: b00e         	add	sp, #0x38
700ae6bc: bd80         	pop	{r7, pc}
700ae6be: 0000         	movs	r0, r0

700ae6c0 <Sciclient_pmGetModuleState>:
700ae6c0: b580         	push	{r7, lr}
700ae6c2: b096         	sub	sp, #0x58
700ae6c4: f8dd c060    	ldr.w	r12, [sp, #0x60]
700ae6c8: 9015         	str	r0, [sp, #0x54]
700ae6ca: 9114         	str	r1, [sp, #0x50]
700ae6cc: 9213         	str	r2, [sp, #0x4c]
700ae6ce: 9312         	str	r3, [sp, #0x48]
700ae6d0: 2000         	movs	r0, #0x0
700ae6d2: 9011         	str	r0, [sp, #0x44]
700ae6d4: f8ad 0034    	strh.w	r0, [sp, #0x34]
700ae6d8: 900c         	str	r0, [sp, #0x30]
700ae6da: 900b         	str	r0, [sp, #0x2c]
700ae6dc: 900a         	str	r0, [sp, #0x28]
700ae6de: 9009         	str	r0, [sp, #0x24]
700ae6e0: 9915         	ldr	r1, [sp, #0x54]
700ae6e2: 9110         	str	r1, [sp, #0x40]
700ae6e4: f240 2101    	movw	r1, #0x201
700ae6e8: f8ad 1010    	strh.w	r1, [sp, #0x10]
700ae6ec: 2102         	movs	r1, #0x2
700ae6ee: 9105         	str	r1, [sp, #0x14]
700ae6f0: a90e         	add	r1, sp, #0x38
700ae6f2: 9106         	str	r1, [sp, #0x18]
700ae6f4: 210c         	movs	r1, #0xc
700ae6f6: 9107         	str	r1, [sp, #0x1c]
700ae6f8: 9918         	ldr	r1, [sp, #0x60]
700ae6fa: 9108         	str	r1, [sp, #0x20]
700ae6fc: 9001         	str	r0, [sp, #0x4]
700ae6fe: a809         	add	r0, sp, #0x24
700ae700: 9002         	str	r0, [sp, #0x8]
700ae702: 2012         	movs	r0, #0x12
700ae704: 9003         	str	r0, [sp, #0xc]
700ae706: a804         	add	r0, sp, #0x10
700ae708: a901         	add	r1, sp, #0x4
700ae70a: f7f3 fe11    	bl	0x700a2330 <Sciclient_service> @ imm = #-0xc3de
700ae70e: 9011         	str	r0, [sp, #0x44]
700ae710: 9811         	ldr	r0, [sp, #0x44]
700ae712: b930         	cbnz	r0, 0x700ae722 <Sciclient_pmGetModuleState+0x62> @ imm = #0xc
700ae714: e7ff         	b	0x700ae716 <Sciclient_pmGetModuleState+0x56> @ imm = #-0x2
700ae716: 9801         	ldr	r0, [sp, #0x4]
700ae718: f000 0002    	and	r0, r0, #0x2
700ae71c: 2802         	cmp	r0, #0x2
700ae71e: d004         	beq	0x700ae72a <Sciclient_pmGetModuleState+0x6a> @ imm = #0x8
700ae720: e7ff         	b	0x700ae722 <Sciclient_pmGetModuleState+0x62> @ imm = #-0x2
700ae722: f04f 30ff    	mov.w	r0, #0xffffffff
700ae726: 9011         	str	r0, [sp, #0x44]
700ae728: e7ff         	b	0x700ae72a <Sciclient_pmGetModuleState+0x6a> @ imm = #-0x2
700ae72a: 9811         	ldr	r0, [sp, #0x44]
700ae72c: b958         	cbnz	r0, 0x700ae746 <Sciclient_pmGetModuleState+0x86> @ imm = #0x16
700ae72e: e7ff         	b	0x700ae730 <Sciclient_pmGetModuleState+0x70> @ imm = #-0x2
700ae730: f89d 0035    	ldrb.w	r0, [sp, #0x35]
700ae734: 9914         	ldr	r1, [sp, #0x50]
700ae736: 6008         	str	r0, [r1]
700ae738: 980c         	ldr	r0, [sp, #0x30]
700ae73a: 9913         	ldr	r1, [sp, #0x4c]
700ae73c: 6008         	str	r0, [r1]
700ae73e: 980b         	ldr	r0, [sp, #0x2c]
700ae740: 9912         	ldr	r1, [sp, #0x48]
700ae742: 6008         	str	r0, [r1]
700ae744: e7ff         	b	0x700ae746 <Sciclient_pmGetModuleState+0x86> @ imm = #-0x2
700ae746: 9811         	ldr	r0, [sp, #0x44]
700ae748: b016         	add	sp, #0x58
700ae74a: bd80         	pop	{r7, pc}
700ae74c: 0000         	movs	r0, r0
700ae74e: 0000         	movs	r0, r0

700ae750 <Sciclient_rmIaEvtRomMapped>:
700ae750: b082         	sub	sp, #0x8
700ae752: 9001         	str	r0, [sp, #0x4]
700ae754: f8ad 1002    	strh.w	r1, [sp, #0x2]
700ae758: 2000         	movs	r0, #0x0
700ae75a: f88d 0001    	strb.w	r0, [sp, #0x1]
700ae75e: 9801         	ldr	r0, [sp, #0x4]
700ae760: 6980         	ldr	r0, [r0, #0x18]
700ae762: b3a8         	cbz	r0, 0x700ae7d0 <Sciclient_rmIaEvtRomMapped+0x80> @ imm = #0x6a
700ae764: e7ff         	b	0x700ae766 <Sciclient_rmIaEvtRomMapped+0x16> @ imm = #-0x2
700ae766: 2000         	movs	r0, #0x0
700ae768: f88d 0000    	strb.w	r0, [sp]
700ae76c: e7ff         	b	0x700ae76e <Sciclient_rmIaEvtRomMapped+0x1e> @ imm = #-0x2
700ae76e: f89d 0000    	ldrb.w	r0, [sp]
700ae772: 9901         	ldr	r1, [sp, #0x4]
700ae774: 7f09         	ldrb	r1, [r1, #0x1c]
700ae776: 4288         	cmp	r0, r1
700ae778: da29         	bge	0x700ae7ce <Sciclient_rmIaEvtRomMapped+0x7e> @ imm = #0x52
700ae77a: e7ff         	b	0x700ae77c <Sciclient_rmIaEvtRomMapped+0x2c> @ imm = #-0x2
700ae77c: 9801         	ldr	r0, [sp, #0x4]
700ae77e: 6980         	ldr	r0, [r0, #0x18]
700ae780: f89d 1000    	ldrb.w	r1, [sp]
700ae784: eb00 0081    	add.w	r0, r0, r1, lsl #2
700ae788: 7880         	ldrb	r0, [r0, #0x2]
700ae78a: 07c0         	lsls	r0, r0, #0x1f
700ae78c: b9c0         	cbnz	r0, 0x700ae7c0 <Sciclient_rmIaEvtRomMapped+0x70> @ imm = #0x30
700ae78e: e7ff         	b	0x700ae790 <Sciclient_rmIaEvtRomMapped+0x40> @ imm = #-0x2
700ae790: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700ae794: 9a01         	ldr	r2, [sp, #0x4]
700ae796: 6991         	ldr	r1, [r2, #0x18]
700ae798: f89d 3000    	ldrb.w	r3, [sp]
700ae79c: f831 1023    	ldrh.w	r1, [r1, r3, lsl #2]
700ae7a0: 8912         	ldrh	r2, [r2, #0x8]
700ae7a2: 1a89         	subs	r1, r1, r2
700ae7a4: 4288         	cmp	r0, r1
700ae7a6: d10b         	bne	0x700ae7c0 <Sciclient_rmIaEvtRomMapped+0x70> @ imm = #0x16
700ae7a8: e7ff         	b	0x700ae7aa <Sciclient_rmIaEvtRomMapped+0x5a> @ imm = #-0x2
700ae7aa: 2001         	movs	r0, #0x1
700ae7ac: f88d 0001    	strb.w	r0, [sp, #0x1]
700ae7b0: 9901         	ldr	r1, [sp, #0x4]
700ae7b2: 6989         	ldr	r1, [r1, #0x18]
700ae7b4: f89d 2000    	ldrb.w	r2, [sp]
700ae7b8: eb01 0182    	add.w	r1, r1, r2, lsl #2
700ae7bc: 7088         	strb	r0, [r1, #0x2]
700ae7be: e006         	b	0x700ae7ce <Sciclient_rmIaEvtRomMapped+0x7e> @ imm = #0xc
700ae7c0: e7ff         	b	0x700ae7c2 <Sciclient_rmIaEvtRomMapped+0x72> @ imm = #-0x2
700ae7c2: f89d 0000    	ldrb.w	r0, [sp]
700ae7c6: 3001         	adds	r0, #0x1
700ae7c8: f88d 0000    	strb.w	r0, [sp]
700ae7cc: e7cf         	b	0x700ae76e <Sciclient_rmIaEvtRomMapped+0x1e> @ imm = #-0x62
700ae7ce: e7ff         	b	0x700ae7d0 <Sciclient_rmIaEvtRomMapped+0x80> @ imm = #-0x2
700ae7d0: f89d 0001    	ldrb.w	r0, [sp, #0x1]
700ae7d4: f000 0001    	and	r0, r0, #0x1
700ae7d8: b002         	add	sp, #0x8
700ae7da: 4770         	bx	lr
700ae7dc: 0000         	movs	r0, r0
700ae7de: 0000         	movs	r0, r0

700ae7e0 <SemaphoreP_constructBinary>:
700ae7e0: b580         	push	{r7, lr}
700ae7e2: b086         	sub	sp, #0x18
700ae7e4: 9005         	str	r0, [sp, #0x14]
700ae7e6: 9104         	str	r1, [sp, #0x10]
700ae7e8: 2000         	movs	r0, #0x0
700ae7ea: 9003         	str	r0, [sp, #0xc]
700ae7ec: f04f 30ff    	mov.w	r0, #0xffffffff
700ae7f0: 9002         	str	r0, [sp, #0x8]
700ae7f2: f645 2070    	movw	r0, #0x5a70
700ae7f6: f2c7 000b    	movt	r0, #0x700b
700ae7fa: 4669         	mov	r1, sp
700ae7fc: 6008         	str	r0, [r1]
700ae7fe: f645 0140    	movw	r1, #0x5840
700ae802: f2c7 010b    	movt	r1, #0x700b
700ae806: f645 6248    	movw	r2, #0x5e48
700ae80a: f2c7 020b    	movt	r2, #0x700b
700ae80e: 2001         	movs	r0, #0x1
700ae810: 2334         	movs	r3, #0x34
700ae812: f000 fd95    	bl	0x700af340 <_DebugP_assert> @ imm = #0xb2a
700ae816: 9805         	ldr	r0, [sp, #0x14]
700ae818: b128         	cbz	r0, 0x700ae826 <SemaphoreP_constructBinary+0x46> @ imm = #0xa
700ae81a: e7ff         	b	0x700ae81c <SemaphoreP_constructBinary+0x3c> @ imm = #-0x2
700ae81c: 9805         	ldr	r0, [sp, #0x14]
700ae81e: 9003         	str	r0, [sp, #0xc]
700ae820: 2000         	movs	r0, #0x0
700ae822: 9002         	str	r0, [sp, #0x8]
700ae824: e7ff         	b	0x700ae826 <SemaphoreP_constructBinary+0x46> @ imm = #-0x2
700ae826: 9802         	ldr	r0, [sp, #0x8]
700ae828: b9e8         	cbnz	r0, 0x700ae866 <SemaphoreP_constructBinary+0x86> @ imm = #0x3a
700ae82a: e7ff         	b	0x700ae82c <SemaphoreP_constructBinary+0x4c> @ imm = #-0x2
700ae82c: 9903         	ldr	r1, [sp, #0xc]
700ae82e: 2000         	movs	r0, #0x0
700ae830: 6508         	str	r0, [r1, #0x50]
700ae832: 9903         	ldr	r1, [sp, #0xc]
700ae834: 6548         	str	r0, [r1, #0x54]
700ae836: 9903         	ldr	r1, [sp, #0xc]
700ae838: 2001         	movs	r0, #0x1
700ae83a: 6588         	str	r0, [r1, #0x58]
700ae83c: 9803         	ldr	r0, [sp, #0xc]
700ae83e: 9a04         	ldr	r2, [sp, #0x10]
700ae840: f246 01a2    	movw	r1, #0x60a2
700ae844: f2c7 010b    	movt	r1, #0x700b
700ae848: 231c         	movs	r3, #0x1c
700ae84a: f7fb fe21    	bl	0x700aa490 <_txe_semaphore_create> @ imm = #-0x43be
700ae84e: 9001         	str	r0, [sp, #0x4]
700ae850: 9801         	ldr	r0, [sp, #0x4]
700ae852: b120         	cbz	r0, 0x700ae85e <SemaphoreP_constructBinary+0x7e> @ imm = #0x8
700ae854: e7ff         	b	0x700ae856 <SemaphoreP_constructBinary+0x76> @ imm = #-0x2
700ae856: f04f 30ff    	mov.w	r0, #0xffffffff
700ae85a: 9002         	str	r0, [sp, #0x8]
700ae85c: e002         	b	0x700ae864 <SemaphoreP_constructBinary+0x84> @ imm = #0x4
700ae85e: 2000         	movs	r0, #0x0
700ae860: 9002         	str	r0, [sp, #0x8]
700ae862: e7ff         	b	0x700ae864 <SemaphoreP_constructBinary+0x84> @ imm = #-0x2
700ae864: e7ff         	b	0x700ae866 <SemaphoreP_constructBinary+0x86> @ imm = #-0x2
700ae866: 9802         	ldr	r0, [sp, #0x8]
700ae868: b006         	add	sp, #0x18
700ae86a: bd80         	pop	{r7, pc}
700ae86c: 0000         	movs	r0, r0
700ae86e: 0000         	movs	r0, r0

700ae870 <UART_writeCancelNoCB>:
700ae870: b580         	push	{r7, lr}
700ae872: b084         	sub	sp, #0x10
700ae874: 9003         	str	r0, [sp, #0xc]
700ae876: 2000         	movs	r0, #0x0
700ae878: 9001         	str	r0, [sp, #0x4]
700ae87a: 9803         	ldr	r0, [sp, #0xc]
700ae87c: 6840         	ldr	r0, [r0, #0x4]
700ae87e: 9000         	str	r0, [sp]
700ae880: 9803         	ldr	r0, [sp, #0xc]
700ae882: 6800         	ldr	r0, [r0]
700ae884: 2102         	movs	r1, #0x2
700ae886: f7fc fd0b    	bl	0x700ab2a0 <UART_intrDisable> @ imm = #-0x35ea
700ae88a: f005 eef4    	blx	0x700b4674 <HwiP_disable> @ imm = #0x5de8
700ae88e: 9002         	str	r0, [sp, #0x8]
700ae890: 9803         	ldr	r0, [sp, #0xc]
700ae892: 6900         	ldr	r0, [r0, #0x10]
700ae894: b920         	cbnz	r0, 0x700ae8a0 <UART_writeCancelNoCB+0x30> @ imm = #0x8
700ae896: e7ff         	b	0x700ae898 <UART_writeCancelNoCB+0x28> @ imm = #-0x2
700ae898: f04f 30ff    	mov.w	r0, #0xffffffff
700ae89c: 9001         	str	r0, [sp, #0x4]
700ae89e: e027         	b	0x700ae8f0 <UART_writeCancelNoCB+0x80> @ imm = #0x4e
700ae8a0: 9800         	ldr	r0, [sp]
700ae8a2: 6a00         	ldr	r0, [r0, #0x20]
700ae8a4: 2803         	cmp	r0, #0x3
700ae8a6: d111         	bne	0x700ae8cc <UART_writeCancelNoCB+0x5c> @ imm = #0x22
700ae8a8: e7ff         	b	0x700ae8aa <UART_writeCancelNoCB+0x3a> @ imm = #-0x2
700ae8aa: 9803         	ldr	r0, [sp, #0xc]
700ae8ac: 2101         	movs	r1, #0x1
700ae8ae: f7ff fc9f    	bl	0x700ae1f0 <UART_lld_dmaDisableChannel> @ imm = #-0x6c2
700ae8b2: 9803         	ldr	r0, [sp, #0xc]
700ae8b4: 6bc0         	ldr	r0, [r0, #0x3c]
700ae8b6: b120         	cbz	r0, 0x700ae8c2 <UART_writeCancelNoCB+0x52> @ imm = #0x8
700ae8b8: e7ff         	b	0x700ae8ba <UART_writeCancelNoCB+0x4a> @ imm = #-0x2
700ae8ba: 9903         	ldr	r1, [sp, #0xc]
700ae8bc: 2000         	movs	r0, #0x0
700ae8be: 6408         	str	r0, [r1, #0x40]
700ae8c0: e003         	b	0x700ae8ca <UART_writeCancelNoCB+0x5a> @ imm = #0x6
700ae8c2: 9903         	ldr	r1, [sp, #0xc]
700ae8c4: 2000         	movs	r0, #0x0
700ae8c6: 60c8         	str	r0, [r1, #0xc]
700ae8c8: e7ff         	b	0x700ae8ca <UART_writeCancelNoCB+0x5a> @ imm = #-0x2
700ae8ca: e010         	b	0x700ae8ee <UART_writeCancelNoCB+0x7e> @ imm = #0x20
700ae8cc: 9903         	ldr	r1, [sp, #0xc]
700ae8ce: 6888         	ldr	r0, [r1, #0x8]
700ae8d0: 68ca         	ldr	r2, [r1, #0xc]
700ae8d2: 1a80         	subs	r0, r0, r2
700ae8d4: 6088         	str	r0, [r1, #0x8]
700ae8d6: 9803         	ldr	r0, [sp, #0xc]
700ae8d8: 6bc0         	ldr	r0, [r0, #0x3c]
700ae8da: b120         	cbz	r0, 0x700ae8e6 <UART_writeCancelNoCB+0x76> @ imm = #0x8
700ae8dc: e7ff         	b	0x700ae8de <UART_writeCancelNoCB+0x6e> @ imm = #-0x2
700ae8de: 9903         	ldr	r1, [sp, #0xc]
700ae8e0: 68c8         	ldr	r0, [r1, #0xc]
700ae8e2: 6408         	str	r0, [r1, #0x40]
700ae8e4: e7ff         	b	0x700ae8e6 <UART_writeCancelNoCB+0x76> @ imm = #-0x2
700ae8e6: 9903         	ldr	r1, [sp, #0xc]
700ae8e8: 2000         	movs	r0, #0x0
700ae8ea: 6108         	str	r0, [r1, #0x10]
700ae8ec: e7ff         	b	0x700ae8ee <UART_writeCancelNoCB+0x7e> @ imm = #-0x2
700ae8ee: e7ff         	b	0x700ae8f0 <UART_writeCancelNoCB+0x80> @ imm = #-0x2
700ae8f0: 9802         	ldr	r0, [sp, #0x8]
700ae8f2: f005 eee0    	blx	0x700b46b4 <HwiP_restore> @ imm = #0x5dc0
700ae8f6: 9801         	ldr	r0, [sp, #0x4]
700ae8f8: b004         	add	sp, #0x10
700ae8fa: bd80         	pop	{r7, pc}
700ae8fc: 0000         	movs	r0, r0
700ae8fe: 0000         	movs	r0, r0

700ae900 <SemaphoreP_constructMutex>:
700ae900: b580         	push	{r7, lr}
700ae902: b086         	sub	sp, #0x18
700ae904: 9005         	str	r0, [sp, #0x14]
700ae906: 2000         	movs	r0, #0x0
700ae908: 9004         	str	r0, [sp, #0x10]
700ae90a: f04f 30ff    	mov.w	r0, #0xffffffff
700ae90e: 9003         	str	r0, [sp, #0xc]
700ae910: f645 2070    	movw	r0, #0x5a70
700ae914: f2c7 000b    	movt	r0, #0x700b
700ae918: 4669         	mov	r1, sp
700ae91a: 6008         	str	r0, [r1]
700ae91c: f645 0140    	movw	r1, #0x5840
700ae920: f2c7 010b    	movt	r1, #0x700b
700ae924: f645 62b2    	movw	r2, #0x5eb2
700ae928: f2c7 020b    	movt	r2, #0x700b
700ae92c: 2001         	movs	r0, #0x1
700ae92e: 2376         	movs	r3, #0x76
700ae930: f000 fd06    	bl	0x700af340 <_DebugP_assert> @ imm = #0xa0c
700ae934: 9805         	ldr	r0, [sp, #0x14]
700ae936: b128         	cbz	r0, 0x700ae944 <SemaphoreP_constructMutex+0x44> @ imm = #0xa
700ae938: e7ff         	b	0x700ae93a <SemaphoreP_constructMutex+0x3a> @ imm = #-0x2
700ae93a: 9805         	ldr	r0, [sp, #0x14]
700ae93c: 9004         	str	r0, [sp, #0x10]
700ae93e: 2000         	movs	r0, #0x0
700ae940: 9003         	str	r0, [sp, #0xc]
700ae942: e7ff         	b	0x700ae944 <SemaphoreP_constructMutex+0x44> @ imm = #-0x2
700ae944: 9803         	ldr	r0, [sp, #0xc]
700ae946: b9e8         	cbnz	r0, 0x700ae984 <SemaphoreP_constructMutex+0x84> @ imm = #0x3a
700ae948: e7ff         	b	0x700ae94a <SemaphoreP_constructMutex+0x4a> @ imm = #-0x2
700ae94a: 9804         	ldr	r0, [sp, #0x10]
700ae94c: 2201         	movs	r2, #0x1
700ae94e: 6502         	str	r2, [r0, #0x50]
700ae950: 9804         	ldr	r0, [sp, #0x10]
700ae952: 6542         	str	r2, [r0, #0x54]
700ae954: 9904         	ldr	r1, [sp, #0x10]
700ae956: 2000         	movs	r0, #0x0
700ae958: 6588         	str	r0, [r1, #0x58]
700ae95a: 9804         	ldr	r0, [sp, #0x10]
700ae95c: 301c         	adds	r0, #0x1c
700ae95e: f246 1114    	movw	r1, #0x6114
700ae962: f2c7 010b    	movt	r1, #0x700b
700ae966: 2334         	movs	r3, #0x34
700ae968: f7fb f81a    	bl	0x700a99a0 <_txe_mutex_create> @ imm = #-0x4fcc
700ae96c: 9002         	str	r0, [sp, #0x8]
700ae96e: 9802         	ldr	r0, [sp, #0x8]
700ae970: b120         	cbz	r0, 0x700ae97c <SemaphoreP_constructMutex+0x7c> @ imm = #0x8
700ae972: e7ff         	b	0x700ae974 <SemaphoreP_constructMutex+0x74> @ imm = #-0x2
700ae974: f04f 30ff    	mov.w	r0, #0xffffffff
700ae978: 9003         	str	r0, [sp, #0xc]
700ae97a: e002         	b	0x700ae982 <SemaphoreP_constructMutex+0x82> @ imm = #0x4
700ae97c: 2000         	movs	r0, #0x0
700ae97e: 9003         	str	r0, [sp, #0xc]
700ae980: e7ff         	b	0x700ae982 <SemaphoreP_constructMutex+0x82> @ imm = #-0x2
700ae982: e7ff         	b	0x700ae984 <SemaphoreP_constructMutex+0x84> @ imm = #-0x2
700ae984: 9803         	ldr	r0, [sp, #0xc]
700ae986: b006         	add	sp, #0x18
700ae988: bd80         	pop	{r7, pc}
700ae98a: 0000         	movs	r0, r0
700ae98c: 0000         	movs	r0, r0
700ae98e: 0000         	movs	r0, r0

700ae990 <Udma_ringFlushRaw>:
700ae990: b580         	push	{r7, lr}
700ae992: b086         	sub	sp, #0x18
700ae994: 9005         	str	r0, [sp, #0x14]
700ae996: 9104         	str	r1, [sp, #0x10]
700ae998: 2000         	movs	r0, #0x0
700ae99a: 9003         	str	r0, [sp, #0xc]
700ae99c: 9805         	ldr	r0, [sp, #0x14]
700ae99e: 9001         	str	r0, [sp, #0x4]
700ae9a0: 9801         	ldr	r0, [sp, #0x4]
700ae9a2: b180         	cbz	r0, 0x700ae9c6 <Udma_ringFlushRaw+0x36> @ imm = #0x20
700ae9a4: e7ff         	b	0x700ae9a6 <Udma_ringFlushRaw+0x16> @ imm = #-0x2
700ae9a6: 9801         	ldr	r0, [sp, #0x4]
700ae9a8: 6d80         	ldr	r0, [r0, #0x58]
700ae9aa: f64a 31cd    	movw	r1, #0xabcd
700ae9ae: f6ca 31dc    	movt	r1, #0xabdc
700ae9b2: 4288         	cmp	r0, r1
700ae9b4: d107         	bne	0x700ae9c6 <Udma_ringFlushRaw+0x36> @ imm = #0xe
700ae9b6: e7ff         	b	0x700ae9b8 <Udma_ringFlushRaw+0x28> @ imm = #-0x2
700ae9b8: 9801         	ldr	r0, [sp, #0x4]
700ae9ba: 8880         	ldrh	r0, [r0, #0x4]
700ae9bc: f64f 71ff    	movw	r1, #0xffff
700ae9c0: 4288         	cmp	r0, r1
700ae9c2: d104         	bne	0x700ae9ce <Udma_ringFlushRaw+0x3e> @ imm = #0x8
700ae9c4: e7ff         	b	0x700ae9c6 <Udma_ringFlushRaw+0x36> @ imm = #-0x2
700ae9c6: f06f 0001    	mvn	r0, #0x1
700ae9ca: 9003         	str	r0, [sp, #0xc]
700ae9cc: e7ff         	b	0x700ae9ce <Udma_ringFlushRaw+0x3e> @ imm = #-0x2
700ae9ce: 9803         	ldr	r0, [sp, #0xc]
700ae9d0: b9a8         	cbnz	r0, 0x700ae9fe <Udma_ringFlushRaw+0x6e> @ imm = #0x2a
700ae9d2: e7ff         	b	0x700ae9d4 <Udma_ringFlushRaw+0x44> @ imm = #-0x2
700ae9d4: 9801         	ldr	r0, [sp, #0x4]
700ae9d6: 6800         	ldr	r0, [r0]
700ae9d8: 9002         	str	r0, [sp, #0x8]
700ae9da: 9802         	ldr	r0, [sp, #0x8]
700ae9dc: b150         	cbz	r0, 0x700ae9f4 <Udma_ringFlushRaw+0x64> @ imm = #0x14
700ae9de: e7ff         	b	0x700ae9e0 <Udma_ringFlushRaw+0x50> @ imm = #-0x2
700ae9e0: 9802         	ldr	r0, [sp, #0x8]
700ae9e2: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700ae9e6: f64a 31cd    	movw	r1, #0xabcd
700ae9ea: f6ca 31dc    	movt	r1, #0xabdc
700ae9ee: 4288         	cmp	r0, r1
700ae9f0: d004         	beq	0x700ae9fc <Udma_ringFlushRaw+0x6c> @ imm = #0x8
700ae9f2: e7ff         	b	0x700ae9f4 <Udma_ringFlushRaw+0x64> @ imm = #-0x2
700ae9f4: f04f 30ff    	mov.w	r0, #0xffffffff
700ae9f8: 9003         	str	r0, [sp, #0xc]
700ae9fa: e7ff         	b	0x700ae9fc <Udma_ringFlushRaw+0x6c> @ imm = #-0x2
700ae9fc: e7ff         	b	0x700ae9fe <Udma_ringFlushRaw+0x6e> @ imm = #-0x2
700ae9fe: 9803         	ldr	r0, [sp, #0xc]
700aea00: b940         	cbnz	r0, 0x700aea14 <Udma_ringFlushRaw+0x84> @ imm = #0x10
700aea02: e7ff         	b	0x700aea04 <Udma_ringFlushRaw+0x74> @ imm = #-0x2
700aea04: 9802         	ldr	r0, [sp, #0x8]
700aea06: f8d0 3598    	ldr.w	r3, [r0, #0x598]
700aea0a: 9901         	ldr	r1, [sp, #0x4]
700aea0c: 9a04         	ldr	r2, [sp, #0x10]
700aea0e: 4798         	blx	r3
700aea10: 9003         	str	r0, [sp, #0xc]
700aea12: e7ff         	b	0x700aea14 <Udma_ringFlushRaw+0x84> @ imm = #-0x2
700aea14: 9803         	ldr	r0, [sp, #0xc]
700aea16: b006         	add	sp, #0x18
700aea18: bd80         	pop	{r7, pc}
700aea1a: 0000         	movs	r0, r0
700aea1c: 0000         	movs	r0, r0
700aea1e: 0000         	movs	r0, r0

700aea20 <CSL_bcdmaGetCfg>:
700aea20: b580         	push	{r7, lr}
700aea22: b082         	sub	sp, #0x8
700aea24: 9001         	str	r0, [sp, #0x4]
700aea26: 9801         	ldr	r0, [sp, #0x4]
700aea28: b3e0         	cbz	r0, 0x700aeaa4 <CSL_bcdmaGetCfg+0x84> @ imm = #0x78
700aea2a: e7ff         	b	0x700aea2c <CSL_bcdmaGetCfg+0xc> @ imm = #-0x2
700aea2c: 9801         	ldr	r0, [sp, #0x4]
700aea2e: 6800         	ldr	r0, [r0]
700aea30: b3c0         	cbz	r0, 0x700aeaa4 <CSL_bcdmaGetCfg+0x84> @ imm = #0x70
700aea32: e7ff         	b	0x700aea34 <CSL_bcdmaGetCfg+0x14> @ imm = #-0x2
700aea34: 9801         	ldr	r0, [sp, #0x4]
700aea36: 6800         	ldr	r0, [r0]
700aea38: 3020         	adds	r0, #0x20
700aea3a: f005 f849    	bl	0x700b3ad0 <CSL_REG32_RD_RAW> @ imm = #0x5092
700aea3e: 9901         	ldr	r1, [sp, #0x4]
700aea40: 61c8         	str	r0, [r1, #0x1c]
700aea42: 9801         	ldr	r0, [sp, #0x4]
700aea44: 6800         	ldr	r0, [r0]
700aea46: 3024         	adds	r0, #0x24
700aea48: f005 f842    	bl	0x700b3ad0 <CSL_REG32_RD_RAW> @ imm = #0x5084
700aea4c: 9901         	ldr	r1, [sp, #0x4]
700aea4e: 6208         	str	r0, [r1, #0x20]
700aea50: 9801         	ldr	r0, [sp, #0x4]
700aea52: 6800         	ldr	r0, [r0]
700aea54: 3028         	adds	r0, #0x28
700aea56: f005 f83b    	bl	0x700b3ad0 <CSL_REG32_RD_RAW> @ imm = #0x5076
700aea5a: 9000         	str	r0, [sp]
700aea5c: 9800         	ldr	r0, [sp]
700aea5e: f36f 205f    	bfc	r0, #9, #23
700aea62: 9901         	ldr	r1, [sp, #0x4]
700aea64: 6248         	str	r0, [r1, #0x24]
700aea66: 9800         	ldr	r0, [sp]
700aea68: f3c0 2048    	ubfx	r0, r0, #0x9, #0x9
700aea6c: 9901         	ldr	r1, [sp, #0x4]
700aea6e: 62c8         	str	r0, [r1, #0x2c]
700aea70: 9800         	ldr	r0, [sp]
700aea72: f3c0 4088    	ubfx	r0, r0, #0x12, #0x9
700aea76: 9901         	ldr	r1, [sp, #0x4]
700aea78: 6288         	str	r0, [r1, #0x28]
700aea7a: 9901         	ldr	r1, [sp, #0x4]
700aea7c: 2000         	movs	r0, #0x0
700aea7e: 6308         	str	r0, [r1, #0x30]
700aea80: 9a01         	ldr	r2, [sp, #0x4]
700aea82: 6a51         	ldr	r1, [r2, #0x24]
700aea84: 6ad3         	ldr	r3, [r2, #0x2c]
700aea86: 4419         	add	r1, r3
700aea88: 6351         	str	r1, [r2, #0x34]
700aea8a: 9a01         	ldr	r2, [sp, #0x4]
700aea8c: 6a91         	ldr	r1, [r2, #0x28]
700aea8e: 6391         	str	r1, [r2, #0x38]
700aea90: 9a01         	ldr	r2, [sp, #0x4]
700aea92: 6b11         	ldr	r1, [r2, #0x30]
700aea94: 63d1         	str	r1, [r2, #0x3c]
700aea96: 9901         	ldr	r1, [sp, #0x4]
700aea98: 6408         	str	r0, [r1, #0x40]
700aea9a: 9901         	ldr	r1, [sp, #0x4]
700aea9c: 6448         	str	r0, [r1, #0x44]
700aea9e: 9901         	ldr	r1, [sp, #0x4]
700aeaa0: 6488         	str	r0, [r1, #0x48]
700aeaa2: e7ff         	b	0x700aeaa4 <CSL_bcdmaGetCfg+0x84> @ imm = #-0x2
700aeaa4: b002         	add	sp, #0x8
700aeaa6: bd80         	pop	{r7, pc}
		...

700aeab0 <Udma_rmFreeVintrBit>:
700aeab0: b580         	push	{r7, lr}
700aeab2: b088         	sub	sp, #0x20
700aeab4: 9007         	str	r0, [sp, #0x1c]
700aeab6: 9106         	str	r1, [sp, #0x18]
700aeab8: 9205         	str	r2, [sp, #0x14]
700aeaba: 9805         	ldr	r0, [sp, #0x14]
700aeabc: 9001         	str	r0, [sp, #0x4]
700aeabe: 9805         	ldr	r0, [sp, #0x14]
700aeac0: 3008         	adds	r0, #0x8
700aeac2: 9000         	str	r0, [sp]
700aeac4: 9800         	ldr	r0, [sp]
700aeac6: 6900         	ldr	r0, [r0, #0x10]
700aeac8: b120         	cbz	r0, 0x700aead4 <Udma_rmFreeVintrBit+0x24> @ imm = #0x8
700aeaca: e7ff         	b	0x700aeacc <Udma_rmFreeVintrBit+0x1c> @ imm = #-0x2
700aeacc: 9800         	ldr	r0, [sp]
700aeace: 6900         	ldr	r0, [r0, #0x10]
700aead0: 9001         	str	r0, [sp, #0x4]
700aead2: e7ff         	b	0x700aead4 <Udma_rmFreeVintrBit+0x24> @ imm = #-0x2
700aead4: 9806         	ldr	r0, [sp, #0x18]
700aead6: f500 609f    	add.w	r0, r0, #0x4f8
700aeada: f04f 31ff    	mov.w	r1, #0xffffffff
700aeade: f002 f8a7    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x214e
700aeae2: 9b07         	ldr	r3, [sp, #0x1c]
700aeae4: f1a3 0220    	sub.w	r2, r3, #0x20
700aeae8: 2101         	movs	r1, #0x1
700aeaea: fa01 fc02    	lsl.w	r12, r1, r2
700aeaee: f1c3 0020    	rsb.w	r0, r3, #0x20
700aeaf2: fa21 f000    	lsr.w	r0, r1, r0
700aeaf6: 2a00         	cmp	r2, #0x0
700aeaf8: bf58         	it	pl
700aeafa: 4660         	movpl	r0, r12
700aeafc: fa01 f103    	lsl.w	r1, r1, r3
700aeb00: 2a00         	cmp	r2, #0x0
700aeb02: bf58         	it	pl
700aeb04: 2100         	movpl	r1, #0x0
700aeb06: 9102         	str	r1, [sp, #0x8]
700aeb08: 9003         	str	r0, [sp, #0xc]
700aeb0a: f8dd c008    	ldr.w	r12, [sp, #0x8]
700aeb0e: 9b03         	ldr	r3, [sp, #0xc]
700aeb10: 9901         	ldr	r1, [sp, #0x4]
700aeb12: f8d1 0088    	ldr.w	r0, [r1, #0x88]
700aeb16: f8d1 208c    	ldr.w	r2, [r1, #0x8c]
700aeb1a: ea20 000c    	bic.w	r0, r0, r12
700aeb1e: ea22 0203    	bic.w	r2, r2, r3
700aeb22: f8c1 208c    	str.w	r2, [r1, #0x8c]
700aeb26: f8c1 0088    	str.w	r0, [r1, #0x88]
700aeb2a: 9806         	ldr	r0, [sp, #0x18]
700aeb2c: f500 609f    	add.w	r0, r0, #0x4f8
700aeb30: f003 f8b6    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x316c
700aeb34: b008         	add	sp, #0x20
700aeb36: bd80         	pop	{r7, pc}
		...

700aeb40 <_tx_semaphore_put>:
700aeb40: b580         	push	{r7, lr}
700aeb42: b086         	sub	sp, #0x18
700aeb44: 9005         	str	r0, [sp, #0x14]
700aeb46: f7f1 ea66    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0xeb34
700aeb4a: 9004         	str	r0, [sp, #0x10]
700aeb4c: 9805         	ldr	r0, [sp, #0x14]
700aeb4e: 6900         	ldr	r0, [r0, #0x10]
700aeb50: 9002         	str	r0, [sp, #0x8]
700aeb52: 9802         	ldr	r0, [sp, #0x8]
700aeb54: b940         	cbnz	r0, 0x700aeb68 <_tx_semaphore_put+0x28> @ imm = #0x10
700aeb56: e7ff         	b	0x700aeb58 <_tx_semaphore_put+0x18> @ imm = #-0x2
700aeb58: 9905         	ldr	r1, [sp, #0x14]
700aeb5a: 6888         	ldr	r0, [r1, #0x8]
700aeb5c: 3001         	adds	r0, #0x1
700aeb5e: 6088         	str	r0, [r1, #0x8]
700aeb60: 9804         	ldr	r0, [sp, #0x10]
700aeb62: f7f3 e8e8    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0xce30
700aeb66: e02c         	b	0x700aebc2 <_tx_semaphore_put+0x82> @ imm = #0x58
700aeb68: 9805         	ldr	r0, [sp, #0x14]
700aeb6a: 68c0         	ldr	r0, [r0, #0xc]
700aeb6c: 9003         	str	r0, [sp, #0xc]
700aeb6e: 9802         	ldr	r0, [sp, #0x8]
700aeb70: 3801         	subs	r0, #0x1
700aeb72: 9002         	str	r0, [sp, #0x8]
700aeb74: 9802         	ldr	r0, [sp, #0x8]
700aeb76: b920         	cbnz	r0, 0x700aeb82 <_tx_semaphore_put+0x42> @ imm = #0x8
700aeb78: e7ff         	b	0x700aeb7a <_tx_semaphore_put+0x3a> @ imm = #-0x2
700aeb7a: 9905         	ldr	r1, [sp, #0x14]
700aeb7c: 2000         	movs	r0, #0x0
700aeb7e: 60c8         	str	r0, [r1, #0xc]
700aeb80: e00f         	b	0x700aeba2 <_tx_semaphore_put+0x62> @ imm = #0x1e
700aeb82: 9803         	ldr	r0, [sp, #0xc]
700aeb84: 6f40         	ldr	r0, [r0, #0x74]
700aeb86: 9001         	str	r0, [sp, #0x4]
700aeb88: 9801         	ldr	r0, [sp, #0x4]
700aeb8a: 9905         	ldr	r1, [sp, #0x14]
700aeb8c: 60c8         	str	r0, [r1, #0xc]
700aeb8e: 9803         	ldr	r0, [sp, #0xc]
700aeb90: 6f80         	ldr	r0, [r0, #0x78]
700aeb92: 9000         	str	r0, [sp]
700aeb94: 9800         	ldr	r0, [sp]
700aeb96: 9901         	ldr	r1, [sp, #0x4]
700aeb98: 6788         	str	r0, [r1, #0x78]
700aeb9a: 9801         	ldr	r0, [sp, #0x4]
700aeb9c: 9900         	ldr	r1, [sp]
700aeb9e: 6748         	str	r0, [r1, #0x74]
700aeba0: e7ff         	b	0x700aeba2 <_tx_semaphore_put+0x62> @ imm = #-0x2
700aeba2: 9802         	ldr	r0, [sp, #0x8]
700aeba4: 9905         	ldr	r1, [sp, #0x14]
700aeba6: 6108         	str	r0, [r1, #0x10]
700aeba8: 9903         	ldr	r1, [sp, #0xc]
700aebaa: 2000         	movs	r0, #0x0
700aebac: 66c8         	str	r0, [r1, #0x6c]
700aebae: 9903         	ldr	r1, [sp, #0xc]
700aebb0: f8c1 0088    	str.w	r0, [r1, #0x88]
700aebb4: 9803         	ldr	r0, [sp, #0xc]
700aebb6: f7f7 fb73    	bl	0x700a62a0 <_tx_thread_system_ni_resume> @ imm = #-0x891a
700aebba: 9804         	ldr	r0, [sp, #0x10]
700aebbc: f7f3 e8ba    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0xce8c
700aebc0: e7ff         	b	0x700aebc2 <_tx_semaphore_put+0x82> @ imm = #-0x2
700aebc2: 2000         	movs	r0, #0x0
700aebc4: b006         	add	sp, #0x18
700aebc6: bd80         	pop	{r7, pc}
		...

700aebd0 <SOC_controlModuleLockMMR>:
700aebd0: b580         	push	{r7, lr}
700aebd2: b086         	sub	sp, #0x18
700aebd4: 9005         	str	r0, [sp, #0x14]
700aebd6: 9104         	str	r1, [sp, #0x10]
700aebd8: 9805         	ldr	r0, [sp, #0x14]
700aebda: b9d8         	cbnz	r0, 0x700aec14 <SOC_controlModuleLockMMR+0x44> @ imm = #0x36
700aebdc: e7ff         	b	0x700aebde <SOC_controlModuleLockMMR+0xe> @ imm = #-0x2
700aebde: f04f 4086    	mov.w	r0, #0x43000000
700aebe2: 2100         	movs	r1, #0x0
700aebe4: 9101         	str	r1, [sp, #0x4]
700aebe6: f7fb ff43    	bl	0x700aaa70 <AddrTranslateP_getLocalAddr> @ imm = #-0x417a
700aebea: 9901         	ldr	r1, [sp, #0x4]
700aebec: 9003         	str	r0, [sp, #0xc]
700aebee: 9803         	ldr	r0, [sp, #0xc]
700aebf0: 9a04         	ldr	r2, [sp, #0x10]
700aebf2: eb00 3082    	add.w	r0, r0, r2, lsl #14
700aebf6: f241 0208    	movw	r2, #0x1008
700aebfa: 4410         	add	r0, r2
700aebfc: 9002         	str	r0, [sp, #0x8]
700aebfe: 9802         	ldr	r0, [sp, #0x8]
700aec00: f004 ff0e    	bl	0x700b3a20 <CSL_REG32_WR_RAW> @ imm = #0x4e1c
700aec04: 9901         	ldr	r1, [sp, #0x4]
700aec06: 9802         	ldr	r0, [sp, #0x8]
700aec08: 3004         	adds	r0, #0x4
700aec0a: 9002         	str	r0, [sp, #0x8]
700aec0c: 9802         	ldr	r0, [sp, #0x8]
700aec0e: f004 ff07    	bl	0x700b3a20 <CSL_REG32_WR_RAW> @ imm = #0x4e0e
700aec12: e7ff         	b	0x700aec14 <SOC_controlModuleLockMMR+0x44> @ imm = #-0x2
700aec14: 9805         	ldr	r0, [sp, #0x14]
700aec16: 2801         	cmp	r0, #0x1
700aec18: d11b         	bne	0x700aec52 <SOC_controlModuleLockMMR+0x82> @ imm = #0x36
700aec1a: e7ff         	b	0x700aec1c <SOC_controlModuleLockMMR+0x4c> @ imm = #-0x2
700aec1c: f04f 608a    	mov.w	r0, #0x4500000
700aec20: 2100         	movs	r1, #0x0
700aec22: 9100         	str	r1, [sp]
700aec24: f7fb ff24    	bl	0x700aaa70 <AddrTranslateP_getLocalAddr> @ imm = #-0x41b8
700aec28: 9900         	ldr	r1, [sp]
700aec2a: 9003         	str	r0, [sp, #0xc]
700aec2c: 9803         	ldr	r0, [sp, #0xc]
700aec2e: 9a04         	ldr	r2, [sp, #0x10]
700aec30: eb00 3082    	add.w	r0, r0, r2, lsl #14
700aec34: f241 0208    	movw	r2, #0x1008
700aec38: 4410         	add	r0, r2
700aec3a: 9002         	str	r0, [sp, #0x8]
700aec3c: 9802         	ldr	r0, [sp, #0x8]
700aec3e: f004 feef    	bl	0x700b3a20 <CSL_REG32_WR_RAW> @ imm = #0x4dde
700aec42: 9900         	ldr	r1, [sp]
700aec44: 9802         	ldr	r0, [sp, #0x8]
700aec46: 3004         	adds	r0, #0x4
700aec48: 9002         	str	r0, [sp, #0x8]
700aec4a: 9802         	ldr	r0, [sp, #0x8]
700aec4c: f004 fee8    	bl	0x700b3a20 <CSL_REG32_WR_RAW> @ imm = #0x4dd0
700aec50: e7ff         	b	0x700aec52 <SOC_controlModuleLockMMR+0x82> @ imm = #-0x2
700aec52: b006         	add	sp, #0x18
700aec54: bd80         	pop	{r7, pc}
		...
700aec5e: 0000         	movs	r0, r0

700aec60 <UART_lld_flushTxFifo>:
700aec60: b580         	push	{r7, lr}
700aec62: b088         	sub	sp, #0x20
700aec64: 9007         	str	r0, [sp, #0x1c]
700aec66: 2000         	movs	r0, #0x0
700aec68: 9006         	str	r0, [sp, #0x18]
700aec6a: f640 31b8    	movw	r1, #0xbb8
700aec6e: 9102         	str	r1, [sp, #0x8]
700aec70: 9001         	str	r0, [sp, #0x4]
700aec72: 9807         	ldr	r0, [sp, #0x1c]
700aec74: b380         	cbz	r0, 0x700aecd8 <UART_lld_flushTxFifo+0x78> @ imm = #0x60
700aec76: e7ff         	b	0x700aec78 <UART_lld_flushTxFifo+0x18> @ imm = #-0x2
700aec78: 9807         	ldr	r0, [sp, #0x1c]
700aec7a: 6840         	ldr	r0, [r0, #0x4]
700aec7c: 9000         	str	r0, [sp]
700aec7e: 9800         	ldr	r0, [sp]
700aec80: 6d40         	ldr	r0, [r0, #0x54]
700aec82: 4780         	blx	r0
700aec84: 9004         	str	r0, [sp, #0x10]
700aec86: e7ff         	b	0x700aec88 <UART_lld_flushTxFifo+0x28> @ imm = #-0x2
700aec88: 9801         	ldr	r0, [sp, #0x4]
700aec8a: b9e0         	cbnz	r0, 0x700aecc6 <UART_lld_flushTxFifo+0x66> @ imm = #0x38
700aec8c: e7ff         	b	0x700aec8e <UART_lld_flushTxFifo+0x2e> @ imm = #-0x2
700aec8e: 9807         	ldr	r0, [sp, #0x1c]
700aec90: 6800         	ldr	r0, [r0]
700aec92: f003 faa5    	bl	0x700b21e0 <UART_spaceAvail> @ imm = #0x354a
700aec96: 9005         	str	r0, [sp, #0x14]
700aec98: 9805         	ldr	r0, [sp, #0x14]
700aec9a: 2801         	cmp	r0, #0x1
700aec9c: d101         	bne	0x700aeca2 <UART_lld_flushTxFifo+0x42> @ imm = #0x2
700aec9e: e7ff         	b	0x700aeca0 <UART_lld_flushTxFifo+0x40> @ imm = #-0x2
700aeca0: e011         	b	0x700aecc6 <UART_lld_flushTxFifo+0x66> @ imm = #0x22
700aeca2: 9800         	ldr	r0, [sp]
700aeca4: 6d40         	ldr	r0, [r0, #0x54]
700aeca6: 4780         	blx	r0
700aeca8: 9904         	ldr	r1, [sp, #0x10]
700aecaa: 1a40         	subs	r0, r0, r1
700aecac: 9003         	str	r0, [sp, #0xc]
700aecae: 9803         	ldr	r0, [sp, #0xc]
700aecb0: 9902         	ldr	r1, [sp, #0x8]
700aecb2: 4288         	cmp	r0, r1
700aecb4: d303         	blo	0x700aecbe <UART_lld_flushTxFifo+0x5e> @ imm = #0x6
700aecb6: e7ff         	b	0x700aecb8 <UART_lld_flushTxFifo+0x58> @ imm = #-0x2
700aecb8: 2001         	movs	r0, #0x1
700aecba: 9001         	str	r0, [sp, #0x4]
700aecbc: e002         	b	0x700aecc4 <UART_lld_flushTxFifo+0x64> @ imm = #0x4
700aecbe: f004 ff7f    	bl	0x700b3bc0 <TaskP_yield> @ imm = #0x4efe
700aecc2: e7ff         	b	0x700aecc4 <UART_lld_flushTxFifo+0x64> @ imm = #-0x2
700aecc4: e7e0         	b	0x700aec88 <UART_lld_flushTxFifo+0x28> @ imm = #-0x40
700aecc6: 9801         	ldr	r0, [sp, #0x4]
700aecc8: 2801         	cmp	r0, #0x1
700aecca: d104         	bne	0x700aecd6 <UART_lld_flushTxFifo+0x76> @ imm = #0x8
700aeccc: e7ff         	b	0x700aecce <UART_lld_flushTxFifo+0x6e> @ imm = #-0x2
700aecce: f06f 0001    	mvn	r0, #0x1
700aecd2: 9006         	str	r0, [sp, #0x18]
700aecd4: e7ff         	b	0x700aecd6 <UART_lld_flushTxFifo+0x76> @ imm = #-0x2
700aecd6: e003         	b	0x700aece0 <UART_lld_flushTxFifo+0x80> @ imm = #0x6
700aecd8: f06f 0002    	mvn	r0, #0x2
700aecdc: 9006         	str	r0, [sp, #0x18]
700aecde: e7ff         	b	0x700aece0 <UART_lld_flushTxFifo+0x80> @ imm = #-0x2
700aece0: 9806         	ldr	r0, [sp, #0x18]
700aece2: b008         	add	sp, #0x20
700aece4: bd80         	pop	{r7, pc}
		...
700aecee: 0000         	movs	r0, r0

700aecf0 <UART_tcrTlrBitValRestore>:
700aecf0: b580         	push	{r7, lr}
700aecf2: b088         	sub	sp, #0x20
700aecf4: 9007         	str	r0, [sp, #0x1c]
700aecf6: 9106         	str	r1, [sp, #0x18]
700aecf8: 9807         	ldr	r0, [sp, #0x1c]
700aecfa: 21bf         	movs	r1, #0xbf
700aecfc: 9101         	str	r1, [sp, #0x4]
700aecfe: f002 f887    	bl	0x700b0e10 <UART_regConfigModeEnable> @ imm = #0x210e
700aed02: 9004         	str	r0, [sp, #0x10]
700aed04: 9807         	ldr	r0, [sp, #0x1c]
700aed06: 3008         	adds	r0, #0x8
700aed08: 2110         	movs	r1, #0x10
700aed0a: 9102         	str	r1, [sp, #0x8]
700aed0c: 2204         	movs	r2, #0x4
700aed0e: 9203         	str	r2, [sp, #0xc]
700aed10: f004 fb3e    	bl	0x700b3390 <HW_RD_FIELD32_RAW> @ imm = #0x467c
700aed14: 9902         	ldr	r1, [sp, #0x8]
700aed16: 9a03         	ldr	r2, [sp, #0xc]
700aed18: 9005         	str	r0, [sp, #0x14]
700aed1a: 9807         	ldr	r0, [sp, #0x1c]
700aed1c: 3008         	adds	r0, #0x8
700aed1e: 2301         	movs	r3, #0x1
700aed20: f003 fdbe    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #0x3b7c
700aed24: 9807         	ldr	r0, [sp, #0x1c]
700aed26: 300c         	adds	r0, #0xc
700aed28: 9904         	ldr	r1, [sp, #0x10]
700aed2a: f004 feb9    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x4d72
700aed2e: 9807         	ldr	r0, [sp, #0x1c]
700aed30: 2180         	movs	r1, #0x80
700aed32: f002 f86d    	bl	0x700b0e10 <UART_regConfigModeEnable> @ imm = #0x20da
700aed36: 9004         	str	r0, [sp, #0x10]
700aed38: 9807         	ldr	r0, [sp, #0x1c]
700aed3a: 3010         	adds	r0, #0x10
700aed3c: 9b06         	ldr	r3, [sp, #0x18]
700aed3e: 2140         	movs	r1, #0x40
700aed40: 2206         	movs	r2, #0x6
700aed42: f003 fdad    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #0x3b5a
700aed46: 9807         	ldr	r0, [sp, #0x1c]
700aed48: 300c         	adds	r0, #0xc
700aed4a: 9904         	ldr	r1, [sp, #0x10]
700aed4c: f004 fea8    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x4d50
700aed50: 9901         	ldr	r1, [sp, #0x4]
700aed52: 9807         	ldr	r0, [sp, #0x1c]
700aed54: f002 f85c    	bl	0x700b0e10 <UART_regConfigModeEnable> @ imm = #0x20b8
700aed58: 9902         	ldr	r1, [sp, #0x8]
700aed5a: 9a03         	ldr	r2, [sp, #0xc]
700aed5c: 9004         	str	r0, [sp, #0x10]
700aed5e: 9807         	ldr	r0, [sp, #0x1c]
700aed60: 3008         	adds	r0, #0x8
700aed62: 9b05         	ldr	r3, [sp, #0x14]
700aed64: f003 fd9c    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #0x3b38
700aed68: 9807         	ldr	r0, [sp, #0x1c]
700aed6a: 300c         	adds	r0, #0xc
700aed6c: 9904         	ldr	r1, [sp, #0x10]
700aed6e: f004 fe97    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x4d2e
700aed72: b008         	add	sp, #0x20
700aed74: bd80         	pop	{r7, pc}
		...
700aed7e: 0000         	movs	r0, r0

700aed80 <PowerClock_init>:
; {
700aed80: b570         	push	{r4, r5, r6, lr}
700aed82: b082         	sub	sp, #0x8
;     while(gSocModules[i]!=SOC_MODULES_END)
700aed84: f646 116c    	movw	r1, #0x696c
700aed88: f2c7 010b    	movt	r1, #0x700b
700aed8c: 6808         	ldr	r0, [r1]
700aed8e: 1c42         	adds	r2, r0, #0x1
700aed90: d013         	beq	0x700aedba <PowerClock_init+0x3a> @ imm = #0x26
700aed92: 1d0c         	adds	r4, r1, #0x4
700aed94: bf00         	nop
700aed96: bf00         	nop
700aed98: bf00         	nop
700aed9a: bf00         	nop
700aed9c: bf00         	nop
700aed9e: bf00         	nop
;         status = SOC_moduleClockEnable(gSocModules[i], 1);
700aeda0: f04f 0101    	mov.w	r1, #0x1
700aeda4: f7ff fa74    	bl	0x700ae290 <SOC_moduleClockEnable> @ imm = #-0xb18
;         DebugP_assertNoLog(status == SystemP_SUCCESS);
700aeda8: fab0 f080    	clz	r0, r0
700aedac: 0940         	lsrs	r0, r0, #0x5
700aedae: f006 fb07    	bl	0x700b53c0 <_DebugP_assertNoLog> @ imm = #0x660e
;     while(gSocModules[i]!=SOC_MODULES_END)
700aedb2: f854 0b04    	ldr	r0, [r4], #4
700aedb6: 1c41         	adds	r1, r0, #0x1
700aedb8: d1f2         	bne	0x700aeda0 <PowerClock_init+0x20> @ imm = #-0x1c
;     while(gSocModulesClockFrequency[i].moduleId!=SOC_MODULES_END)
700aedba: f646 01b8    	movw	r1, #0x68b8
700aedbe: f2c7 010b    	movt	r1, #0x700b
700aedc2: 6808         	ldr	r0, [r1]
700aedc4: 1c42         	adds	r2, r0, #0x1
700aedc6: d01b         	beq	0x700aee00 <PowerClock_init+0x80> @ imm = #0x36
700aedc8: f101 0408    	add.w	r4, r1, #0x8
700aedcc: 2600         	movs	r6, #0x0
700aedce: e00c         	b	0x700aedea <PowerClock_init+0x6a> @ imm = #0x18
;             status = SOC_moduleSetClockFrequency(
700aedd0: 461a         	mov	r2, r3
700aedd2: 2300         	movs	r3, #0x0
700aedd4: f7f6 fa2c    	bl	0x700a5230 <SOC_moduleSetClockFrequency> @ imm = #-0x9ba8
;         DebugP_assertNoLog(status == SystemP_SUCCESS);
700aedd8: fab0 f080    	clz	r0, r0
700aeddc: 0940         	lsrs	r0, r0, #0x5
700aedde: f006 faef    	bl	0x700b53c0 <_DebugP_assertNoLog> @ imm = #0x65de
;     while(gSocModulesClockFrequency[i].moduleId!=SOC_MODULES_END)
700aede2: 68a0         	ldr	r0, [r4, #0x8]
700aede4: 3410         	adds	r4, #0x10
700aede6: 1c41         	adds	r1, r0, #0x1
700aede8: d00a         	beq	0x700aee00 <PowerClock_init+0x80> @ imm = #0x14
;         if (gSocModulesClockFrequency[i].clkParentId != -1)
700aedea: 6862         	ldr	r2, [r4, #0x4]
700aedec: f854 1c04    	ldr	r1, [r4, #-4]
700aedf0: 6823         	ldr	r3, [r4]
;         if (gSocModulesClockFrequency[i].clkParentId != -1)
700aedf2: 1c55         	adds	r5, r2, #0x1
700aedf4: d0ec         	beq	0x700aedd0 <PowerClock_init+0x50> @ imm = #-0x28
;             status = SOC_moduleSetClockFrequencyWithParent(
700aedf6: e9cd 3600    	strd	r3, r6, [sp]
700aedfa: f7f6 faf9    	bl	0x700a53f0 <SOC_moduleSetClockFrequencyWithParent> @ imm = #-0x9a0e
700aedfe: e7eb         	b	0x700aedd8 <PowerClock_init+0x58> @ imm = #-0x2a
; }
700aee00: b002         	add	sp, #0x8
700aee02: bd70         	pop	{r4, r5, r6, pc}

700aee04 <_tx_thread_schedule>:
700aee04: f1080080     	cpsie	i
700aee08: e59f106c     	ldr	r1, [pc, #0x6c]         @ 0x700aee7c <_tx_solicited_return+0x1c>

700aee0c <__tx_thread_schedule_loop>:
700aee0c: e5910000     	ldr	r0, [r1]
700aee10: e3500000     	cmp	r0, #0
700aee14: 0afffffc     	beq	0x700aee0c <__tx_thread_schedule_loop> @ imm = #-0x10
700aee18: f10c0080     	cpsid	i
700aee1c: e59f105c     	ldr	r1, [pc, #0x5c]         @ 0x700aee80 <_tx_solicited_return+0x20>
700aee20: e5810000     	str	r0, [r1]
700aee24: e5902004     	ldr	r2, [r0, #0x4]
700aee28: e5903018     	ldr	r3, [r0, #0x18]
700aee2c: e2822001     	add	r2, r2, #1
700aee30: e5802004     	str	r2, [r0, #0x4]
700aee34: e59f2048     	ldr	r2, [pc, #0x48]         @ 0x700aee84 <_tx_solicited_return+0x24>
700aee38: e590d008     	ldr	sp, [r0, #0x8]
700aee3c: e5823000     	str	r3, [r2]
700aee40: e8bd0010     	ldm	sp!, {r4}
700aee44: e3540000     	cmp	r4, #0
700aee48: 0a000004     	beq	0x700aee60 <_tx_solicited_return> @ imm = #0x10
700aee4c: ecbd0b20     	vpop	{d0, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15}
700aee50: e49d4004     	ldr	r4, [sp], #4
700aee54: eee14a10     	vmsr	fpscr, r4
700aee58: e8bd5fff     	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, lr}
700aee5c: f8bd0a00     	rfeia	sp!

700aee60 <_tx_solicited_return>:
700aee60: e8bd0001     	ldm	sp!, {r0}
700aee64: ecbd0b20     	vpop	{d0, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15}
700aee68: e49d4004     	ldr	r4, [sp], #4
700aee6c: eee14a10     	vmsr	fpscr, r4
700aee70: e8bd4ff0     	pop	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
700aee74: e12ff000     	msr	CPSR_fsxc, r0
700aee78: e12fff1e     	bx	lr
700aee7c: a8 a9 08 70  	.word	0x7008a9a8
700aee80: a4 a9 08 70  	.word	0x7008a9a4
700aee84: dc a9 08 70  	.word	0x7008a9dc
700aee88: 00 00 00 00  	.word	0x00000000
700aee8c: 00 00 00 00  	.word	0x00000000

700aee90 <CSL_udmapCppi5SetReturnPolicy>:
700aee90: b085         	sub	sp, #0x14
700aee92: f8dd c018    	ldr.w	r12, [sp, #0x18]
700aee96: f8dd c014    	ldr.w	r12, [sp, #0x14]
700aee9a: 9004         	str	r0, [sp, #0x10]
700aee9c: 9103         	str	r1, [sp, #0xc]
700aee9e: 9202         	str	r2, [sp, #0x8]
700aeea0: 9301         	str	r3, [sp, #0x4]
700aeea2: 9803         	ldr	r0, [sp, #0xc]
700aeea4: 2803         	cmp	r0, #0x3
700aeea6: d108         	bne	0x700aeeba <CSL_udmapCppi5SetReturnPolicy+0x2a> @ imm = #0x10
700aeea8: e7ff         	b	0x700aeeaa <CSL_udmapCppi5SetReturnPolicy+0x1a> @ imm = #-0x2
700aeeaa: 9905         	ldr	r1, [sp, #0x14]
700aeeac: f8bd 0018    	ldrh.w	r0, [sp, #0x18]
700aeeb0: f361 4010    	bfi	r0, r1, #16, #1
700aeeb4: 9904         	ldr	r1, [sp, #0x10]
700aeeb6: 6088         	str	r0, [r1, #0x8]
700aeeb8: e029         	b	0x700aef0e <CSL_udmapCppi5SetReturnPolicy+0x7e> @ imm = #0x52
700aeeba: 9804         	ldr	r0, [sp, #0x10]
700aeebc: 6880         	ldr	r0, [r0, #0x8]
700aeebe: 9000         	str	r0, [sp]
700aeec0: 9803         	ldr	r0, [sp, #0xc]
700aeec2: 2802         	cmp	r0, #0x2
700aeec4: d105         	bne	0x700aeed2 <CSL_udmapCppi5SetReturnPolicy+0x42> @ imm = #0xa
700aeec6: e7ff         	b	0x700aeec8 <CSL_udmapCppi5SetReturnPolicy+0x38> @ imm = #-0x2
700aeec8: 9800         	ldr	r0, [sp]
700aeeca: f36f 0011    	bfc	r0, #0, #18
700aeece: 9000         	str	r0, [sp]
700aeed0: e00b         	b	0x700aeeea <CSL_udmapCppi5SetReturnPolicy+0x5a> @ imm = #0x16
700aeed2: 9800         	ldr	r0, [sp]
700aeed4: f000 4078    	and	r0, r0, #0xf8000000
700aeed8: 9000         	str	r0, [sp]
700aeeda: 9802         	ldr	r0, [sp, #0x8]
700aeedc: f000 0101    	and	r1, r0, #0x1
700aeee0: 9800         	ldr	r0, [sp]
700aeee2: ea40 4081    	orr.w	r0, r0, r1, lsl #18
700aeee6: 9000         	str	r0, [sp]
700aeee8: e7ff         	b	0x700aeeea <CSL_udmapCppi5SetReturnPolicy+0x5a> @ imm = #-0x2
700aeeea: 9901         	ldr	r1, [sp, #0x4]
700aeeec: 9a05         	ldr	r2, [sp, #0x14]
700aeeee: f44f 3080    	mov.w	r0, #0x10000
700aeef2: ea00 4002    	and.w	r0, r0, r2, lsl #16
700aeef6: f361 4051    	bfi	r0, r1, #17, #1
700aeefa: f8bd 1018    	ldrh.w	r1, [sp, #0x18]
700aeefe: 4401         	add	r1, r0
700aef00: 9800         	ldr	r0, [sp]
700aef02: 4308         	orrs	r0, r1
700aef04: 9000         	str	r0, [sp]
700aef06: 9800         	ldr	r0, [sp]
700aef08: 9904         	ldr	r1, [sp, #0x10]
700aef0a: 6088         	str	r0, [r1, #0x8]
700aef0c: e7ff         	b	0x700aef0e <CSL_udmapCppi5SetReturnPolicy+0x7e> @ imm = #-0x2
700aef0e: b005         	add	sp, #0x14
700aef10: 4770         	bx	lr
		...
700aef1e: 0000         	movs	r0, r0

700aef20 <Udma_chPair>:
700aef20: b580         	push	{r7, lr}
700aef22: b088         	sub	sp, #0x20
700aef24: 9007         	str	r0, [sp, #0x1c]
700aef26: 2000         	movs	r0, #0x0
700aef28: 9006         	str	r0, [sp, #0x18]
700aef2a: 9807         	ldr	r0, [sp, #0x1c]
700aef2c: 6e80         	ldr	r0, [r0, #0x68]
700aef2e: 9005         	str	r0, [sp, #0x14]
700aef30: 9805         	ldr	r0, [sp, #0x14]
700aef32: 6800         	ldr	r0, [r0]
700aef34: 2801         	cmp	r0, #0x1
700aef36: d107         	bne	0x700aef48 <Udma_chPair+0x28> @ imm = #0xe
700aef38: e7ff         	b	0x700aef3a <Udma_chPair+0x1a> @ imm = #-0x2
700aef3a: 9807         	ldr	r0, [sp, #0x1c]
700aef3c: 7800         	ldrb	r0, [r0]
700aef3e: 0740         	lsls	r0, r0, #0x1d
700aef40: 2800         	cmp	r0, #0x0
700aef42: d501         	bpl	0x700aef48 <Udma_chPair+0x28> @ imm = #0x2
700aef44: e7ff         	b	0x700aef46 <Udma_chPair+0x26> @ imm = #-0x2
700aef46: e029         	b	0x700aef9c <Udma_chPair+0x7c> @ imm = #0x52
700aef48: 9805         	ldr	r0, [sp, #0x14]
700aef4a: f8b0 00e4    	ldrh.w	r0, [r0, #0xe4]
700aef4e: 9002         	str	r0, [sp, #0x8]
700aef50: 9807         	ldr	r0, [sp, #0x1c]
700aef52: 7800         	ldrb	r0, [r0]
700aef54: 07c0         	lsls	r0, r0, #0x1f
700aef56: b158         	cbz	r0, 0x700aef70 <Udma_chPair+0x50> @ imm = #0x16
700aef58: e7ff         	b	0x700aef5a <Udma_chPair+0x3a> @ imm = #-0x2
700aef5a: 9807         	ldr	r0, [sp, #0x1c]
700aef5c: 6ec0         	ldr	r0, [r0, #0x6c]
700aef5e: 9905         	ldr	r1, [sp, #0x14]
700aef60: f8d1 10d4    	ldr.w	r1, [r1, #0xd4]
700aef64: 4408         	add	r0, r1
700aef66: 9003         	str	r0, [sp, #0xc]
700aef68: 9807         	ldr	r0, [sp, #0x1c]
700aef6a: 6fc0         	ldr	r0, [r0, #0x7c]
700aef6c: 9004         	str	r0, [sp, #0x10]
700aef6e: e00a         	b	0x700aef86 <Udma_chPair+0x66> @ imm = #0x14
700aef70: 9807         	ldr	r0, [sp, #0x1c]
700aef72: 6fc0         	ldr	r0, [r0, #0x7c]
700aef74: 9003         	str	r0, [sp, #0xc]
700aef76: 9807         	ldr	r0, [sp, #0x1c]
700aef78: 6f00         	ldr	r0, [r0, #0x70]
700aef7a: 9905         	ldr	r1, [sp, #0x14]
700aef7c: f8d1 10d8    	ldr.w	r1, [r1, #0xd8]
700aef80: 4408         	add	r0, r1
700aef82: 9004         	str	r0, [sp, #0x10]
700aef84: e7ff         	b	0x700aef86 <Udma_chPair+0x66> @ imm = #-0x2
700aef86: 4668         	mov	r0, sp
700aef88: f04f 31ff    	mov.w	r1, #0xffffffff
700aef8c: f002 f948    	bl	0x700b1220 <Sciclient_rmPsilPair> @ imm = #0x2290
700aef90: 9006         	str	r0, [sp, #0x18]
700aef92: 9806         	ldr	r0, [sp, #0x18]
700aef94: b108         	cbz	r0, 0x700aef9a <Udma_chPair+0x7a> @ imm = #0x2
700aef96: e7ff         	b	0x700aef98 <Udma_chPair+0x78> @ imm = #-0x2
700aef98: e7ff         	b	0x700aef9a <Udma_chPair+0x7a> @ imm = #-0x2
700aef9a: e7ff         	b	0x700aef9c <Udma_chPair+0x7c> @ imm = #-0x2
700aef9c: 9806         	ldr	r0, [sp, #0x18]
700aef9e: b008         	add	sp, #0x20
700aefa0: bd80         	pop	{r7, pc}
		...
700aefae: 0000         	movs	r0, r0

700aefb0 <Udma_chUnpair>:
700aefb0: b580         	push	{r7, lr}
700aefb2: b088         	sub	sp, #0x20
700aefb4: 9007         	str	r0, [sp, #0x1c]
700aefb6: 2000         	movs	r0, #0x0
700aefb8: 9006         	str	r0, [sp, #0x18]
700aefba: 9807         	ldr	r0, [sp, #0x1c]
700aefbc: 6e80         	ldr	r0, [r0, #0x68]
700aefbe: 9005         	str	r0, [sp, #0x14]
700aefc0: 9805         	ldr	r0, [sp, #0x14]
700aefc2: 6800         	ldr	r0, [r0]
700aefc4: 2801         	cmp	r0, #0x1
700aefc6: d107         	bne	0x700aefd8 <Udma_chUnpair+0x28> @ imm = #0xe
700aefc8: e7ff         	b	0x700aefca <Udma_chUnpair+0x1a> @ imm = #-0x2
700aefca: 9807         	ldr	r0, [sp, #0x1c]
700aefcc: 7800         	ldrb	r0, [r0]
700aefce: 0740         	lsls	r0, r0, #0x1d
700aefd0: 2800         	cmp	r0, #0x0
700aefd2: d501         	bpl	0x700aefd8 <Udma_chUnpair+0x28> @ imm = #0x2
700aefd4: e7ff         	b	0x700aefd6 <Udma_chUnpair+0x26> @ imm = #-0x2
700aefd6: e029         	b	0x700af02c <Udma_chUnpair+0x7c> @ imm = #0x52
700aefd8: 9805         	ldr	r0, [sp, #0x14]
700aefda: f8b0 00e4    	ldrh.w	r0, [r0, #0xe4]
700aefde: 9002         	str	r0, [sp, #0x8]
700aefe0: 9807         	ldr	r0, [sp, #0x1c]
700aefe2: 7800         	ldrb	r0, [r0]
700aefe4: 07c0         	lsls	r0, r0, #0x1f
700aefe6: b158         	cbz	r0, 0x700af000 <Udma_chUnpair+0x50> @ imm = #0x16
700aefe8: e7ff         	b	0x700aefea <Udma_chUnpair+0x3a> @ imm = #-0x2
700aefea: 9807         	ldr	r0, [sp, #0x1c]
700aefec: 6ec0         	ldr	r0, [r0, #0x6c]
700aefee: 9905         	ldr	r1, [sp, #0x14]
700aeff0: f8d1 10d4    	ldr.w	r1, [r1, #0xd4]
700aeff4: 4408         	add	r0, r1
700aeff6: 9003         	str	r0, [sp, #0xc]
700aeff8: 9807         	ldr	r0, [sp, #0x1c]
700aeffa: 6fc0         	ldr	r0, [r0, #0x7c]
700aeffc: 9004         	str	r0, [sp, #0x10]
700aeffe: e00a         	b	0x700af016 <Udma_chUnpair+0x66> @ imm = #0x14
700af000: 9807         	ldr	r0, [sp, #0x1c]
700af002: 6fc0         	ldr	r0, [r0, #0x7c]
700af004: 9003         	str	r0, [sp, #0xc]
700af006: 9807         	ldr	r0, [sp, #0x1c]
700af008: 6f00         	ldr	r0, [r0, #0x70]
700af00a: 9905         	ldr	r1, [sp, #0x14]
700af00c: f8d1 10d8    	ldr.w	r1, [r1, #0xd8]
700af010: 4408         	add	r0, r1
700af012: 9004         	str	r0, [sp, #0x10]
700af014: e7ff         	b	0x700af016 <Udma_chUnpair+0x66> @ imm = #-0x2
700af016: 4668         	mov	r0, sp
700af018: f04f 31ff    	mov.w	r1, #0xffffffff
700af01c: f002 f930    	bl	0x700b1280 <Sciclient_rmPsilUnpair> @ imm = #0x2260
700af020: 9006         	str	r0, [sp, #0x18]
700af022: 9806         	ldr	r0, [sp, #0x18]
700af024: b108         	cbz	r0, 0x700af02a <Udma_chUnpair+0x7a> @ imm = #0x2
700af026: e7ff         	b	0x700af028 <Udma_chUnpair+0x78> @ imm = #-0x2
700af028: e7ff         	b	0x700af02a <Udma_chUnpair+0x7a> @ imm = #-0x2
700af02a: e7ff         	b	0x700af02c <Udma_chUnpair+0x7c> @ imm = #-0x2
700af02c: 9806         	ldr	r0, [sp, #0x18]
700af02e: b008         	add	sp, #0x20
700af030: bd80         	pop	{r7, pc}
		...
700af03e: 0000         	movs	r0, r0

700af040 <UART_moduleReset>:
700af040: b580         	push	{r7, lr}
700af042: b088         	sub	sp, #0x20
700af044: 9007         	str	r0, [sp, #0x1c]
700af046: 2000         	movs	r0, #0x0
700af048: 9005         	str	r0, [sp, #0x14]
700af04a: 9807         	ldr	r0, [sp, #0x1c]
700af04c: 6840         	ldr	r0, [r0, #0x4]
700af04e: 9004         	str	r0, [sp, #0x10]
700af050: 9807         	ldr	r0, [sp, #0x1c]
700af052: 6800         	ldr	r0, [r0]
700af054: 3054         	adds	r0, #0x54
700af056: 2102         	movs	r1, #0x2
700af058: 2301         	movs	r3, #0x1
700af05a: 461a         	mov	r2, r3
700af05c: f003 fc20    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #0x3840
700af060: 9804         	ldr	r0, [sp, #0x10]
700af062: 6d40         	ldr	r0, [r0, #0x54]
700af064: 4780         	blx	r0
700af066: 9006         	str	r0, [sp, #0x18]
700af068: e7ff         	b	0x700af06a <UART_moduleReset+0x2a> @ imm = #-0x2
700af06a: 9807         	ldr	r0, [sp, #0x1c]
700af06c: 6800         	ldr	r0, [r0]
700af06e: 3058         	adds	r0, #0x58
700af070: 2101         	movs	r1, #0x1
700af072: 2200         	movs	r2, #0x0
700af074: 9202         	str	r2, [sp, #0x8]
700af076: f004 f98b    	bl	0x700b3390 <HW_RD_FIELD32_RAW> @ imm = #0x4316
700af07a: 4601         	mov	r1, r0
700af07c: 9802         	ldr	r0, [sp, #0x8]
700af07e: 9003         	str	r0, [sp, #0xc]
700af080: b989         	cbnz	r1, 0x700af0a6 <UART_moduleReset+0x66> @ imm = #0x22
700af082: e7ff         	b	0x700af084 <UART_moduleReset+0x44> @ imm = #-0x2
700af084: 9805         	ldr	r0, [sp, #0x14]
700af086: 9000         	str	r0, [sp]
700af088: 9804         	ldr	r0, [sp, #0x10]
700af08a: 6d82         	ldr	r2, [r0, #0x58]
700af08c: f44f 70fa    	mov.w	r0, #0x1f4
700af090: 2100         	movs	r1, #0x0
700af092: 9101         	str	r1, [sp, #0x4]
700af094: 4790         	blx	r2
700af096: 9900         	ldr	r1, [sp]
700af098: 4602         	mov	r2, r0
700af09a: 9801         	ldr	r0, [sp, #0x4]
700af09c: 4291         	cmp	r1, r2
700af09e: bf38         	it	lo
700af0a0: 2001         	movlo	r0, #0x1
700af0a2: 9003         	str	r0, [sp, #0xc]
700af0a4: e7ff         	b	0x700af0a6 <UART_moduleReset+0x66> @ imm = #-0x2
700af0a6: 9803         	ldr	r0, [sp, #0xc]
700af0a8: 07c0         	lsls	r0, r0, #0x1f
700af0aa: b138         	cbz	r0, 0x700af0bc <UART_moduleReset+0x7c> @ imm = #0xe
700af0ac: e7ff         	b	0x700af0ae <UART_moduleReset+0x6e> @ imm = #-0x2
700af0ae: 9804         	ldr	r0, [sp, #0x10]
700af0b0: 6d40         	ldr	r0, [r0, #0x54]
700af0b2: 4780         	blx	r0
700af0b4: 9906         	ldr	r1, [sp, #0x18]
700af0b6: 1a40         	subs	r0, r0, r1
700af0b8: 9005         	str	r0, [sp, #0x14]
700af0ba: e7d6         	b	0x700af06a <UART_moduleReset+0x2a> @ imm = #-0x54
700af0bc: b008         	add	sp, #0x20
700af0be: bd80         	pop	{r7, pc}

700af0c0 <CSL_bcdmaChanOpIsChanEnabled>:
700af0c0: b580         	push	{r7, lr}
700af0c2: b086         	sub	sp, #0x18
700af0c4: 9005         	str	r0, [sp, #0x14]
700af0c6: 9104         	str	r1, [sp, #0x10]
700af0c8: 9203         	str	r2, [sp, #0xc]
700af0ca: 9804         	ldr	r0, [sp, #0x10]
700af0cc: 9001         	str	r0, [sp, #0x4]
700af0ce: b140         	cbz	r0, 0x700af0e2 <CSL_bcdmaChanOpIsChanEnabled+0x22> @ imm = #0x10
700af0d0: e7ff         	b	0x700af0d2 <CSL_bcdmaChanOpIsChanEnabled+0x12> @ imm = #-0x2
700af0d2: 9801         	ldr	r0, [sp, #0x4]
700af0d4: 2801         	cmp	r0, #0x1
700af0d6: d010         	beq	0x700af0fa <CSL_bcdmaChanOpIsChanEnabled+0x3a> @ imm = #0x20
700af0d8: e7ff         	b	0x700af0da <CSL_bcdmaChanOpIsChanEnabled+0x1a> @ imm = #-0x2
700af0da: 9801         	ldr	r0, [sp, #0x4]
700af0dc: 2802         	cmp	r0, #0x2
700af0de: d018         	beq	0x700af112 <CSL_bcdmaChanOpIsChanEnabled+0x52> @ imm = #0x30
700af0e0: e023         	b	0x700af12a <CSL_bcdmaChanOpIsChanEnabled+0x6a> @ imm = #0x46
700af0e2: 9805         	ldr	r0, [sp, #0x14]
700af0e4: 6880         	ldr	r0, [r0, #0x8]
700af0e6: 9903         	ldr	r1, [sp, #0xc]
700af0e8: eb00 3001    	add.w	r0, r0, r1, lsl #12
700af0ec: f04f 4100    	mov.w	r1, #0x80000000
700af0f0: 221f         	movs	r2, #0x1f
700af0f2: f003 ffad    	bl	0x700b3050 <CSL_REG32_FEXT_RAW> @ imm = #0x3f5a
700af0f6: 9002         	str	r0, [sp, #0x8]
700af0f8: e01a         	b	0x700af130 <CSL_bcdmaChanOpIsChanEnabled+0x70> @ imm = #0x34
700af0fa: 9805         	ldr	r0, [sp, #0x14]
700af0fc: 6900         	ldr	r0, [r0, #0x10]
700af0fe: 9903         	ldr	r1, [sp, #0xc]
700af100: eb00 3001    	add.w	r0, r0, r1, lsl #12
700af104: f04f 4100    	mov.w	r1, #0x80000000
700af108: 221f         	movs	r2, #0x1f
700af10a: f003 ffa1    	bl	0x700b3050 <CSL_REG32_FEXT_RAW> @ imm = #0x3f42
700af10e: 9002         	str	r0, [sp, #0x8]
700af110: e00e         	b	0x700af130 <CSL_bcdmaChanOpIsChanEnabled+0x70> @ imm = #0x1c
700af112: 9805         	ldr	r0, [sp, #0x14]
700af114: 6980         	ldr	r0, [r0, #0x18]
700af116: 9903         	ldr	r1, [sp, #0xc]
700af118: eb00 3001    	add.w	r0, r0, r1, lsl #12
700af11c: f04f 4100    	mov.w	r1, #0x80000000
700af120: 221f         	movs	r2, #0x1f
700af122: f003 ff95    	bl	0x700b3050 <CSL_REG32_FEXT_RAW> @ imm = #0x3f2a
700af126: 9002         	str	r0, [sp, #0x8]
700af128: e002         	b	0x700af130 <CSL_bcdmaChanOpIsChanEnabled+0x70> @ imm = #0x4
700af12a: 2000         	movs	r0, #0x0
700af12c: 9002         	str	r0, [sp, #0x8]
700af12e: e7ff         	b	0x700af130 <CSL_bcdmaChanOpIsChanEnabled+0x70> @ imm = #-0x2
700af130: 9802         	ldr	r0, [sp, #0x8]
700af132: 3801         	subs	r0, #0x1
700af134: fab0 f080    	clz	r0, r0
700af138: 0940         	lsrs	r0, r0, #0x5
700af13a: b006         	add	sp, #0x18
700af13c: bd80         	pop	{r7, pc}
700af13e: 0000         	movs	r0, r0

700af140 <CSL_bcdmaChanOpIsValidChanIdx>:
700af140: b084         	sub	sp, #0x10
700af142: 9003         	str	r0, [sp, #0xc]
700af144: 9102         	str	r1, [sp, #0x8]
700af146: 9201         	str	r2, [sp, #0x4]
700af148: 2001         	movs	r0, #0x1
700af14a: f88d 0003    	strb.w	r0, [sp, #0x3]
700af14e: 9802         	ldr	r0, [sp, #0x8]
700af150: b958         	cbnz	r0, 0x700af16a <CSL_bcdmaChanOpIsValidChanIdx+0x2a> @ imm = #0x16
700af152: e7ff         	b	0x700af154 <CSL_bcdmaChanOpIsValidChanIdx+0x14> @ imm = #-0x2
700af154: 9801         	ldr	r0, [sp, #0x4]
700af156: 9903         	ldr	r1, [sp, #0xc]
700af158: 6a49         	ldr	r1, [r1, #0x24]
700af15a: 4288         	cmp	r0, r1
700af15c: d904         	bls	0x700af168 <CSL_bcdmaChanOpIsValidChanIdx+0x28> @ imm = #0x8
700af15e: e7ff         	b	0x700af160 <CSL_bcdmaChanOpIsValidChanIdx+0x20> @ imm = #-0x2
700af160: 2000         	movs	r0, #0x0
700af162: f88d 0003    	strb.w	r0, [sp, #0x3]
700af166: e7ff         	b	0x700af168 <CSL_bcdmaChanOpIsValidChanIdx+0x28> @ imm = #-0x2
700af168: e023         	b	0x700af1b2 <CSL_bcdmaChanOpIsValidChanIdx+0x72> @ imm = #0x46
700af16a: 9802         	ldr	r0, [sp, #0x8]
700af16c: 2802         	cmp	r0, #0x2
700af16e: d10b         	bne	0x700af188 <CSL_bcdmaChanOpIsValidChanIdx+0x48> @ imm = #0x16
700af170: e7ff         	b	0x700af172 <CSL_bcdmaChanOpIsValidChanIdx+0x32> @ imm = #-0x2
700af172: 9801         	ldr	r0, [sp, #0x4]
700af174: 9903         	ldr	r1, [sp, #0xc]
700af176: 6a89         	ldr	r1, [r1, #0x28]
700af178: 4288         	cmp	r0, r1
700af17a: d904         	bls	0x700af186 <CSL_bcdmaChanOpIsValidChanIdx+0x46> @ imm = #0x8
700af17c: e7ff         	b	0x700af17e <CSL_bcdmaChanOpIsValidChanIdx+0x3e> @ imm = #-0x2
700af17e: 2000         	movs	r0, #0x0
700af180: f88d 0003    	strb.w	r0, [sp, #0x3]
700af184: e7ff         	b	0x700af186 <CSL_bcdmaChanOpIsValidChanIdx+0x46> @ imm = #-0x2
700af186: e013         	b	0x700af1b0 <CSL_bcdmaChanOpIsValidChanIdx+0x70> @ imm = #0x26
700af188: 9802         	ldr	r0, [sp, #0x8]
700af18a: 2801         	cmp	r0, #0x1
700af18c: d10b         	bne	0x700af1a6 <CSL_bcdmaChanOpIsValidChanIdx+0x66> @ imm = #0x16
700af18e: e7ff         	b	0x700af190 <CSL_bcdmaChanOpIsValidChanIdx+0x50> @ imm = #-0x2
700af190: 9801         	ldr	r0, [sp, #0x4]
700af192: 9903         	ldr	r1, [sp, #0xc]
700af194: 6ac9         	ldr	r1, [r1, #0x2c]
700af196: 4288         	cmp	r0, r1
700af198: d904         	bls	0x700af1a4 <CSL_bcdmaChanOpIsValidChanIdx+0x64> @ imm = #0x8
700af19a: e7ff         	b	0x700af19c <CSL_bcdmaChanOpIsValidChanIdx+0x5c> @ imm = #-0x2
700af19c: 2000         	movs	r0, #0x0
700af19e: f88d 0003    	strb.w	r0, [sp, #0x3]
700af1a2: e7ff         	b	0x700af1a4 <CSL_bcdmaChanOpIsValidChanIdx+0x64> @ imm = #-0x2
700af1a4: e003         	b	0x700af1ae <CSL_bcdmaChanOpIsValidChanIdx+0x6e> @ imm = #0x6
700af1a6: 2000         	movs	r0, #0x0
700af1a8: f88d 0003    	strb.w	r0, [sp, #0x3]
700af1ac: e7ff         	b	0x700af1ae <CSL_bcdmaChanOpIsValidChanIdx+0x6e> @ imm = #-0x2
700af1ae: e7ff         	b	0x700af1b0 <CSL_bcdmaChanOpIsValidChanIdx+0x70> @ imm = #-0x2
700af1b0: e7ff         	b	0x700af1b2 <CSL_bcdmaChanOpIsValidChanIdx+0x72> @ imm = #-0x2
700af1b2: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700af1b6: f000 0001    	and	r0, r0, #0x1
700af1ba: b004         	add	sp, #0x10
700af1bc: 4770         	bx	lr
700af1be: 0000         	movs	r0, r0

700af1c0 <CSL_bcdmaMapChanIdx>:
700af1c0: b084         	sub	sp, #0x10
700af1c2: 9003         	str	r0, [sp, #0xc]
700af1c4: 9102         	str	r1, [sp, #0x8]
700af1c6: 9201         	str	r2, [sp, #0x4]
700af1c8: 9802         	ldr	r0, [sp, #0x8]
700af1ca: 9903         	ldr	r1, [sp, #0xc]
700af1cc: 6a49         	ldr	r1, [r1, #0x24]
700af1ce: 4288         	cmp	r0, r1
700af1d0: d206         	bhs	0x700af1e0 <CSL_bcdmaMapChanIdx+0x20> @ imm = #0xc
700af1d2: e7ff         	b	0x700af1d4 <CSL_bcdmaMapChanIdx+0x14> @ imm = #-0x2
700af1d4: 9901         	ldr	r1, [sp, #0x4]
700af1d6: 2000         	movs	r0, #0x0
700af1d8: 6008         	str	r0, [r1]
700af1da: 9802         	ldr	r0, [sp, #0x8]
700af1dc: 9000         	str	r0, [sp]
700af1de: e02b         	b	0x700af238 <CSL_bcdmaMapChanIdx+0x78> @ imm = #0x56
700af1e0: 9802         	ldr	r0, [sp, #0x8]
700af1e2: 9a03         	ldr	r2, [sp, #0xc]
700af1e4: 6a51         	ldr	r1, [r2, #0x24]
700af1e6: 6ad2         	ldr	r2, [r2, #0x2c]
700af1e8: 4411         	add	r1, r2
700af1ea: 4288         	cmp	r0, r1
700af1ec: d209         	bhs	0x700af202 <CSL_bcdmaMapChanIdx+0x42> @ imm = #0x12
700af1ee: e7ff         	b	0x700af1f0 <CSL_bcdmaMapChanIdx+0x30> @ imm = #-0x2
700af1f0: 9901         	ldr	r1, [sp, #0x4]
700af1f2: 2001         	movs	r0, #0x1
700af1f4: 6008         	str	r0, [r1]
700af1f6: 9802         	ldr	r0, [sp, #0x8]
700af1f8: 9903         	ldr	r1, [sp, #0xc]
700af1fa: 6a49         	ldr	r1, [r1, #0x24]
700af1fc: 1a40         	subs	r0, r0, r1
700af1fe: 9000         	str	r0, [sp]
700af200: e019         	b	0x700af236 <CSL_bcdmaMapChanIdx+0x76> @ imm = #0x32
700af202: 9802         	ldr	r0, [sp, #0x8]
700af204: 9b03         	ldr	r3, [sp, #0xc]
700af206: 6a59         	ldr	r1, [r3, #0x24]
700af208: 6a9a         	ldr	r2, [r3, #0x28]
700af20a: 6adb         	ldr	r3, [r3, #0x2c]
700af20c: 4419         	add	r1, r3
700af20e: 4411         	add	r1, r2
700af210: 4288         	cmp	r0, r1
700af212: d20b         	bhs	0x700af22c <CSL_bcdmaMapChanIdx+0x6c> @ imm = #0x16
700af214: e7ff         	b	0x700af216 <CSL_bcdmaMapChanIdx+0x56> @ imm = #-0x2
700af216: 9901         	ldr	r1, [sp, #0x4]
700af218: 2002         	movs	r0, #0x2
700af21a: 6008         	str	r0, [r1]
700af21c: 9802         	ldr	r0, [sp, #0x8]
700af21e: 9903         	ldr	r1, [sp, #0xc]
700af220: 6a4a         	ldr	r2, [r1, #0x24]
700af222: 6ac9         	ldr	r1, [r1, #0x2c]
700af224: 1a80         	subs	r0, r0, r2
700af226: 1a40         	subs	r0, r0, r1
700af228: 9000         	str	r0, [sp]
700af22a: e003         	b	0x700af234 <CSL_bcdmaMapChanIdx+0x74> @ imm = #0x6
700af22c: f04f 30ff    	mov.w	r0, #0xffffffff
700af230: 9000         	str	r0, [sp]
700af232: e7ff         	b	0x700af234 <CSL_bcdmaMapChanIdx+0x74> @ imm = #-0x2
700af234: e7ff         	b	0x700af236 <CSL_bcdmaMapChanIdx+0x76> @ imm = #-0x2
700af236: e7ff         	b	0x700af238 <CSL_bcdmaMapChanIdx+0x78> @ imm = #-0x2
700af238: 9800         	ldr	r0, [sp]
700af23a: b004         	add	sp, #0x10
700af23c: 4770         	bx	lr
700af23e: 0000         	movs	r0, r0

700af240 <ClockP_getTimeUsec>:
700af240: b580         	push	{r7, lr}
700af242: b08a         	sub	sp, #0x28
700af244: 2000         	movs	r0, #0x0
700af246: 9009         	str	r0, [sp, #0x24]
700af248: 9008         	str	r0, [sp, #0x20]
700af24a: e7ff         	b	0x700af24c <ClockP_getTimeUsec+0xc> @ imm = #-0x2
700af24c: f64a 00f0    	movw	r0, #0xa8f0
700af250: f2c7 0008    	movt	r0, #0x7008
700af254: 9001         	str	r0, [sp, #0x4]
700af256: 6801         	ldr	r1, [r0]
700af258: 6842         	ldr	r2, [r0, #0x4]
700af25a: 9205         	str	r2, [sp, #0x14]
700af25c: 9104         	str	r1, [sp, #0x10]
700af25e: 6ac0         	ldr	r0, [r0, #0x2c]
700af260: f004 fbfe    	bl	0x700b3a60 <ClockP_getTimerCount> @ imm = #0x47fc
700af264: 9901         	ldr	r1, [sp, #0x4]
700af266: 9007         	str	r0, [sp, #0x1c]
700af268: 6808         	ldr	r0, [r1]
700af26a: 6849         	ldr	r1, [r1, #0x4]
700af26c: 9103         	str	r1, [sp, #0xc]
700af26e: 9002         	str	r0, [sp, #0x8]
700af270: e7ff         	b	0x700af272 <ClockP_getTimeUsec+0x32> @ imm = #-0x2
700af272: 9804         	ldr	r0, [sp, #0x10]
700af274: 9905         	ldr	r1, [sp, #0x14]
700af276: 9a02         	ldr	r2, [sp, #0x8]
700af278: 9b03         	ldr	r3, [sp, #0xc]
700af27a: 4059         	eors	r1, r3
700af27c: ea80 0002    	eor.w	r0, r0, r2
700af280: 4308         	orrs	r0, r1
700af282: 2800         	cmp	r0, #0x0
700af284: d1e2         	bne	0x700af24c <ClockP_getTimeUsec+0xc> @ imm = #-0x3c
700af286: e7ff         	b	0x700af288 <ClockP_getTimeUsec+0x48> @ imm = #-0x2
700af288: 9a02         	ldr	r2, [sp, #0x8]
700af28a: 9803         	ldr	r0, [sp, #0xc]
700af28c: f64a 01f0    	movw	r1, #0xa8f0
700af290: f2c7 0108    	movt	r1, #0x7008
700af294: 688b         	ldr	r3, [r1, #0x8]
700af296: f8d1 c030    	ldr.w	r12, [r1, #0x30]
700af29a: fb00 f103    	mul	r1, r0, r3
700af29e: 9807         	ldr	r0, [sp, #0x1c]
700af2a0: eba0 000c    	sub.w	r0, r0, r12
700af2a4: 4358         	muls	r0, r3, r0
700af2a6: ea6f 0c0c    	mvn.w	r12, r12
700af2aa: fbb0 f0fc    	udiv	r0, r0, r12
700af2ae: fbe2 0103    	umlal	r0, r1, r2, r3
700af2b2: 9109         	str	r1, [sp, #0x24]
700af2b4: 9008         	str	r0, [sp, #0x20]
700af2b6: 9808         	ldr	r0, [sp, #0x20]
700af2b8: 9909         	ldr	r1, [sp, #0x24]
700af2ba: b00a         	add	sp, #0x28
700af2bc: bd80         	pop	{r7, pc}
700af2be: 0000         	movs	r0, r0

700af2c0 <UART_readData>:
700af2c0: b580         	push	{r7, lr}
700af2c2: b086         	sub	sp, #0x18
700af2c4: 9005         	str	r0, [sp, #0x14]
700af2c6: 9104         	str	r1, [sp, #0x10]
700af2c8: 2000         	movs	r0, #0x0
700af2ca: f88d 000f    	strb.w	r0, [sp, #0xf]
700af2ce: 9804         	ldr	r0, [sp, #0x10]
700af2d0: 9001         	str	r0, [sp, #0x4]
700af2d2: 9805         	ldr	r0, [sp, #0x14]
700af2d4: 6800         	ldr	r0, [r0]
700af2d6: f10d 010f    	add.w	r1, sp, #0xf
700af2da: f001 fb89    	bl	0x700b09f0 <UART_getChar> @ imm = #0x1712
700af2de: 9002         	str	r0, [sp, #0x8]
700af2e0: e7ff         	b	0x700af2e2 <UART_readData+0x22> @ imm = #-0x2
700af2e2: 9901         	ldr	r1, [sp, #0x4]
700af2e4: 2000         	movs	r0, #0x0
700af2e6: 9000         	str	r0, [sp]
700af2e8: b131         	cbz	r1, 0x700af2f8 <UART_readData+0x38> @ imm = #0xc
700af2ea: e7ff         	b	0x700af2ec <UART_readData+0x2c> @ imm = #-0x2
700af2ec: 9802         	ldr	r0, [sp, #0x8]
700af2ee: 2800         	cmp	r0, #0x0
700af2f0: bf18         	it	ne
700af2f2: 2001         	movne	r0, #0x1
700af2f4: 9000         	str	r0, [sp]
700af2f6: e7ff         	b	0x700af2f8 <UART_readData+0x38> @ imm = #-0x2
700af2f8: 9800         	ldr	r0, [sp]
700af2fa: 07c0         	lsls	r0, r0, #0x1f
700af2fc: b1e0         	cbz	r0, 0x700af338 <UART_readData+0x78> @ imm = #0x38
700af2fe: e7ff         	b	0x700af300 <UART_readData+0x40> @ imm = #-0x2
700af300: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700af304: 9905         	ldr	r1, [sp, #0x14]
700af306: 6949         	ldr	r1, [r1, #0x14]
700af308: 7008         	strb	r0, [r1]
700af30a: 9905         	ldr	r1, [sp, #0x14]
700af30c: 6948         	ldr	r0, [r1, #0x14]
700af30e: 3001         	adds	r0, #0x1
700af310: 6148         	str	r0, [r1, #0x14]
700af312: 9905         	ldr	r1, [sp, #0x14]
700af314: 6988         	ldr	r0, [r1, #0x18]
700af316: 3001         	adds	r0, #0x1
700af318: 6188         	str	r0, [r1, #0x18]
700af31a: 9801         	ldr	r0, [sp, #0x4]
700af31c: 3801         	subs	r0, #0x1
700af31e: 9001         	str	r0, [sp, #0x4]
700af320: 9801         	ldr	r0, [sp, #0x4]
700af322: b140         	cbz	r0, 0x700af336 <UART_readData+0x76> @ imm = #0x10
700af324: e7ff         	b	0x700af326 <UART_readData+0x66> @ imm = #-0x2
700af326: 9805         	ldr	r0, [sp, #0x14]
700af328: 6800         	ldr	r0, [r0]
700af32a: f10d 010f    	add.w	r1, sp, #0xf
700af32e: f001 fb5f    	bl	0x700b09f0 <UART_getChar> @ imm = #0x16be
700af332: 9002         	str	r0, [sp, #0x8]
700af334: e7ff         	b	0x700af336 <UART_readData+0x76> @ imm = #-0x2
700af336: e7d4         	b	0x700af2e2 <UART_readData+0x22> @ imm = #-0x58
700af338: 9801         	ldr	r0, [sp, #0x4]
700af33a: b006         	add	sp, #0x18
700af33c: bd80         	pop	{r7, pc}
700af33e: 0000         	movs	r0, r0

700af340 <_DebugP_assert>:
700af340: b5b0         	push	{r4, r5, r7, lr}
700af342: b08e         	sub	sp, #0x38
700af344: f8dd c048    	ldr.w	r12, [sp, #0x48]
700af348: 900d         	str	r0, [sp, #0x34]
700af34a: 910c         	str	r1, [sp, #0x30]
700af34c: 920b         	str	r2, [sp, #0x2c]
700af34e: 930a         	str	r3, [sp, #0x28]
700af350: 980d         	ldr	r0, [sp, #0x34]
700af352: bb88         	cbnz	r0, 0x700af3b8 <_DebugP_assert+0x78> @ imm = #0x62
700af354: e7ff         	b	0x700af356 <_DebugP_assert+0x16> @ imm = #-0x2
700af356: 2001         	movs	r0, #0x1
700af358: 9004         	str	r0, [sp, #0x10]
700af35a: 9009         	str	r0, [sp, #0x24]
700af35c: f7ff ff70    	bl	0x700af240 <ClockP_getTimeUsec> @ imm = #-0x120
700af360: 9107         	str	r1, [sp, #0x1c]
700af362: 9006         	str	r0, [sp, #0x18]
700af364: 9806         	ldr	r0, [sp, #0x18]
700af366: 9907         	ldr	r1, [sp, #0x1c]
700af368: f244 2240    	movw	r2, #0x4240
700af36c: f2c0 020f    	movt	r2, #0xf
700af370: 2300         	movs	r3, #0x0
700af372: f003 ef10    	blx	0x700b3194 <__aeabi_uldivmod> @ imm = #0x3e20
700af376: 4603         	mov	r3, r0
700af378: 9804         	ldr	r0, [sp, #0x10]
700af37a: 9305         	str	r3, [sp, #0x14]
700af37c: 4613         	mov	r3, r2
700af37e: 9a05         	ldr	r2, [sp, #0x14]
700af380: 990c         	ldr	r1, [sp, #0x30]
700af382: f8dd e02c    	ldr.w	lr, [sp, #0x2c]
700af386: 9c0a         	ldr	r4, [sp, #0x28]
700af388: 9d12         	ldr	r5, [sp, #0x48]
700af38a: 46ec         	mov	r12, sp
700af38c: f8cc 500c    	str.w	r5, [r12, #0xc]
700af390: f8cc 4008    	str.w	r4, [r12, #0x8]
700af394: f8cc e004    	str.w	lr, [r12, #0x4]
700af398: f8cc 1000    	str.w	r1, [r12]
700af39c: f645 31a8    	movw	r1, #0x5ba8
700af3a0: f2c7 010b    	movt	r1, #0x700b
700af3a4: f7ff f864    	bl	0x700ae470 <_DebugP_logZone> @ imm = #-0xf38
700af3a8: f005 e964    	blx	0x700b4674 <HwiP_disable> @ imm = #0x52c8
700af3ac: e7ff         	b	0x700af3ae <_DebugP_assert+0x6e> @ imm = #-0x2
700af3ae: 9809         	ldr	r0, [sp, #0x24]
700af3b0: b108         	cbz	r0, 0x700af3b6 <_DebugP_assert+0x76> @ imm = #0x2
700af3b2: e7ff         	b	0x700af3b4 <_DebugP_assert+0x74> @ imm = #-0x2
700af3b4: e7fb         	b	0x700af3ae <_DebugP_assert+0x6e> @ imm = #-0xa
700af3b6: e7ff         	b	0x700af3b8 <_DebugP_assert+0x78> @ imm = #-0x2
700af3b8: b00e         	add	sp, #0x38
700af3ba: bdb0         	pop	{r4, r5, r7, pc}
700af3bc: 0000         	movs	r0, r0
700af3be: 0000         	movs	r0, r0

700af3c0 <_tx_mutex_cleanup>:
700af3c0: b580         	push	{r7, lr}
700af3c2: b086         	sub	sp, #0x18
700af3c4: 9005         	str	r0, [sp, #0x14]
700af3c6: 9104         	str	r1, [sp, #0x10]
700af3c8: 9805         	ldr	r0, [sp, #0x14]
700af3ca: 6f00         	ldr	r0, [r0, #0x70]
700af3cc: 9003         	str	r0, [sp, #0xc]
700af3ce: 9905         	ldr	r1, [sp, #0x14]
700af3d0: 2000         	movs	r0, #0x0
700af3d2: 66c8         	str	r0, [r1, #0x6c]
700af3d4: 9903         	ldr	r1, [sp, #0xc]
700af3d6: 69c8         	ldr	r0, [r1, #0x1c]
700af3d8: 3801         	subs	r0, #0x1
700af3da: 61c8         	str	r0, [r1, #0x1c]
700af3dc: 9803         	ldr	r0, [sp, #0xc]
700af3de: 69c0         	ldr	r0, [r0, #0x1c]
700af3e0: 9002         	str	r0, [sp, #0x8]
700af3e2: 9802         	ldr	r0, [sp, #0x8]
700af3e4: b920         	cbnz	r0, 0x700af3f0 <_tx_mutex_cleanup+0x30> @ imm = #0x8
700af3e6: e7ff         	b	0x700af3e8 <_tx_mutex_cleanup+0x28> @ imm = #-0x2
700af3e8: 9903         	ldr	r1, [sp, #0xc]
700af3ea: 2000         	movs	r0, #0x0
700af3ec: 6188         	str	r0, [r1, #0x18]
700af3ee: e016         	b	0x700af41e <_tx_mutex_cleanup+0x5e> @ imm = #0x2c
700af3f0: 9805         	ldr	r0, [sp, #0x14]
700af3f2: 6f40         	ldr	r0, [r0, #0x74]
700af3f4: 9001         	str	r0, [sp, #0x4]
700af3f6: 9805         	ldr	r0, [sp, #0x14]
700af3f8: 6f80         	ldr	r0, [r0, #0x78]
700af3fa: 9000         	str	r0, [sp]
700af3fc: 9800         	ldr	r0, [sp]
700af3fe: 9901         	ldr	r1, [sp, #0x4]
700af400: 6788         	str	r0, [r1, #0x78]
700af402: 9801         	ldr	r0, [sp, #0x4]
700af404: 9900         	ldr	r1, [sp]
700af406: 6748         	str	r0, [r1, #0x74]
700af408: 9803         	ldr	r0, [sp, #0xc]
700af40a: 6980         	ldr	r0, [r0, #0x18]
700af40c: 9905         	ldr	r1, [sp, #0x14]
700af40e: 4288         	cmp	r0, r1
700af410: d104         	bne	0x700af41c <_tx_mutex_cleanup+0x5c> @ imm = #0x8
700af412: e7ff         	b	0x700af414 <_tx_mutex_cleanup+0x54> @ imm = #-0x2
700af414: 9801         	ldr	r0, [sp, #0x4]
700af416: 9903         	ldr	r1, [sp, #0xc]
700af418: 6188         	str	r0, [r1, #0x18]
700af41a: e7ff         	b	0x700af41c <_tx_mutex_cleanup+0x5c> @ imm = #-0x2
700af41c: e7ff         	b	0x700af41e <_tx_mutex_cleanup+0x5e> @ imm = #-0x2
700af41e: 9805         	ldr	r0, [sp, #0x14]
700af420: 6b40         	ldr	r0, [r0, #0x34]
700af422: 280d         	cmp	r0, #0xd
700af424: d108         	bne	0x700af438 <_tx_mutex_cleanup+0x78> @ imm = #0x10
700af426: e7ff         	b	0x700af428 <_tx_mutex_cleanup+0x68> @ imm = #-0x2
700af428: 9905         	ldr	r1, [sp, #0x14]
700af42a: 201d         	movs	r0, #0x1d
700af42c: f8c1 0088    	str.w	r0, [r1, #0x88]
700af430: 9805         	ldr	r0, [sp, #0x14]
700af432: f7f6 ff35    	bl	0x700a62a0 <_tx_thread_system_ni_resume> @ imm = #-0x9196
700af436: e7ff         	b	0x700af438 <_tx_mutex_cleanup+0x78> @ imm = #-0x2
700af438: b006         	add	sp, #0x18
700af43a: bd80         	pop	{r7, pc}
700af43c: 0000         	movs	r0, r0
700af43e: 0000         	movs	r0, r0

700af440 <_tx_semaphore_cleanup>:
700af440: b580         	push	{r7, lr}
700af442: b086         	sub	sp, #0x18
700af444: 9005         	str	r0, [sp, #0x14]
700af446: 9104         	str	r1, [sp, #0x10]
700af448: 9805         	ldr	r0, [sp, #0x14]
700af44a: 6f00         	ldr	r0, [r0, #0x70]
700af44c: 9003         	str	r0, [sp, #0xc]
700af44e: 9905         	ldr	r1, [sp, #0x14]
700af450: 2000         	movs	r0, #0x0
700af452: 66c8         	str	r0, [r1, #0x6c]
700af454: 9903         	ldr	r1, [sp, #0xc]
700af456: 6908         	ldr	r0, [r1, #0x10]
700af458: 3801         	subs	r0, #0x1
700af45a: 6108         	str	r0, [r1, #0x10]
700af45c: 9803         	ldr	r0, [sp, #0xc]
700af45e: 6900         	ldr	r0, [r0, #0x10]
700af460: 9002         	str	r0, [sp, #0x8]
700af462: 9802         	ldr	r0, [sp, #0x8]
700af464: b920         	cbnz	r0, 0x700af470 <_tx_semaphore_cleanup+0x30> @ imm = #0x8
700af466: e7ff         	b	0x700af468 <_tx_semaphore_cleanup+0x28> @ imm = #-0x2
700af468: 9903         	ldr	r1, [sp, #0xc]
700af46a: 2000         	movs	r0, #0x0
700af46c: 60c8         	str	r0, [r1, #0xc]
700af46e: e016         	b	0x700af49e <_tx_semaphore_cleanup+0x5e> @ imm = #0x2c
700af470: 9805         	ldr	r0, [sp, #0x14]
700af472: 6f40         	ldr	r0, [r0, #0x74]
700af474: 9001         	str	r0, [sp, #0x4]
700af476: 9805         	ldr	r0, [sp, #0x14]
700af478: 6f80         	ldr	r0, [r0, #0x78]
700af47a: 9000         	str	r0, [sp]
700af47c: 9800         	ldr	r0, [sp]
700af47e: 9901         	ldr	r1, [sp, #0x4]
700af480: 6788         	str	r0, [r1, #0x78]
700af482: 9801         	ldr	r0, [sp, #0x4]
700af484: 9900         	ldr	r1, [sp]
700af486: 6748         	str	r0, [r1, #0x74]
700af488: 9803         	ldr	r0, [sp, #0xc]
700af48a: 68c0         	ldr	r0, [r0, #0xc]
700af48c: 9905         	ldr	r1, [sp, #0x14]
700af48e: 4288         	cmp	r0, r1
700af490: d104         	bne	0x700af49c <_tx_semaphore_cleanup+0x5c> @ imm = #0x8
700af492: e7ff         	b	0x700af494 <_tx_semaphore_cleanup+0x54> @ imm = #-0x2
700af494: 9801         	ldr	r0, [sp, #0x4]
700af496: 9903         	ldr	r1, [sp, #0xc]
700af498: 60c8         	str	r0, [r1, #0xc]
700af49a: e7ff         	b	0x700af49c <_tx_semaphore_cleanup+0x5c> @ imm = #-0x2
700af49c: e7ff         	b	0x700af49e <_tx_semaphore_cleanup+0x5e> @ imm = #-0x2
700af49e: 9805         	ldr	r0, [sp, #0x14]
700af4a0: 6b40         	ldr	r0, [r0, #0x34]
700af4a2: 2806         	cmp	r0, #0x6
700af4a4: d108         	bne	0x700af4b8 <_tx_semaphore_cleanup+0x78> @ imm = #0x10
700af4a6: e7ff         	b	0x700af4a8 <_tx_semaphore_cleanup+0x68> @ imm = #-0x2
700af4a8: 9905         	ldr	r1, [sp, #0x14]
700af4aa: 200d         	movs	r0, #0xd
700af4ac: f8c1 0088    	str.w	r0, [r1, #0x88]
700af4b0: 9805         	ldr	r0, [sp, #0x14]
700af4b2: f7f6 fef5    	bl	0x700a62a0 <_tx_thread_system_ni_resume> @ imm = #-0x9216
700af4b6: e7ff         	b	0x700af4b8 <_tx_semaphore_cleanup+0x78> @ imm = #-0x2
700af4b8: b006         	add	sp, #0x18
700af4ba: bd80         	pop	{r7, pc}
700af4bc: 0000         	movs	r0, r0
700af4be: 0000         	movs	r0, r0

700af4c0 <UART_Params_init>:
700af4c0: b082         	sub	sp, #0x8
700af4c2: 9001         	str	r0, [sp, #0x4]
700af4c4: 9801         	ldr	r0, [sp, #0x4]
700af4c6: b3b0         	cbz	r0, 0x700af536 <UART_Params_init+0x76> @ imm = #0x6c
700af4c8: e7ff         	b	0x700af4ca <UART_Params_init+0xa> @ imm = #-0x2
700af4ca: 9901         	ldr	r1, [sp, #0x4]
700af4cc: f44f 30e1    	mov.w	r0, #0x1c200
700af4d0: 6008         	str	r0, [r1]
700af4d2: 9901         	ldr	r1, [sp, #0x4]
700af4d4: 2003         	movs	r0, #0x3
700af4d6: 6048         	str	r0, [r1, #0x4]
700af4d8: 9901         	ldr	r1, [sp, #0x4]
700af4da: 2000         	movs	r0, #0x0
700af4dc: 9000         	str	r0, [sp]
700af4de: 6088         	str	r0, [r1, #0x8]
700af4e0: 9901         	ldr	r1, [sp, #0x4]
700af4e2: 60c8         	str	r0, [r1, #0xc]
700af4e4: 9901         	ldr	r1, [sp, #0x4]
700af4e6: 6108         	str	r0, [r1, #0x10]
700af4e8: 9901         	ldr	r1, [sp, #0x4]
700af4ea: 6148         	str	r0, [r1, #0x14]
700af4ec: 9901         	ldr	r1, [sp, #0x4]
700af4ee: 6188         	str	r0, [r1, #0x18]
700af4f0: 9901         	ldr	r1, [sp, #0x4]
700af4f2: 61c8         	str	r0, [r1, #0x1c]
700af4f4: 9901         	ldr	r1, [sp, #0x4]
700af4f6: 6208         	str	r0, [r1, #0x20]
700af4f8: 9901         	ldr	r1, [sp, #0x4]
700af4fa: 6248         	str	r0, [r1, #0x24]
700af4fc: 9a01         	ldr	r2, [sp, #0x4]
700af4fe: 2110         	movs	r1, #0x10
700af500: 6291         	str	r1, [r2, #0x28]
700af502: 9a01         	ldr	r2, [sp, #0x4]
700af504: f64f 71ff    	movw	r1, #0xffff
700af508: 6311         	str	r1, [r2, #0x30]
700af50a: 9a01         	ldr	r2, [sp, #0x4]
700af50c: 2101         	movs	r1, #0x1
700af50e: 62d1         	str	r1, [r2, #0x2c]
700af510: 9a01         	ldr	r2, [sp, #0x4]
700af512: 2104         	movs	r1, #0x4
700af514: f882 1034    	strb.w	r1, [r2, #0x34]
700af518: 9901         	ldr	r1, [sp, #0x4]
700af51a: 6388         	str	r0, [r1, #0x38]
700af51c: 9a01         	ldr	r2, [sp, #0x4]
700af51e: f04f 31ff    	mov.w	r1, #0xffffffff
700af522: 63d1         	str	r1, [r2, #0x3c]
700af524: 9901         	ldr	r1, [sp, #0x4]
700af526: 6408         	str	r0, [r1, #0x40]
700af528: 9901         	ldr	r1, [sp, #0x4]
700af52a: 2008         	movs	r0, #0x8
700af52c: 6448         	str	r0, [r1, #0x44]
700af52e: 9901         	ldr	r1, [sp, #0x4]
700af530: 2020         	movs	r0, #0x20
700af532: 6488         	str	r0, [r1, #0x48]
700af534: e7ff         	b	0x700af536 <UART_Params_init+0x76> @ imm = #-0x2
700af536: b002         	add	sp, #0x8
700af538: 4770         	bx	lr
700af53a: 0000         	movs	r0, r0
700af53c: 0000         	movs	r0, r0
700af53e: 0000         	movs	r0, r0

700af540 <CSL_bcdmaChanOpClearError>:
700af540: b580         	push	{r7, lr}
700af542: b086         	sub	sp, #0x18
700af544: 9005         	str	r0, [sp, #0x14]
700af546: 9104         	str	r1, [sp, #0x10]
700af548: 9203         	str	r2, [sp, #0xc]
700af54a: 2000         	movs	r0, #0x0
700af54c: 9002         	str	r0, [sp, #0x8]
700af54e: 9804         	ldr	r0, [sp, #0x10]
700af550: 9001         	str	r0, [sp, #0x4]
700af552: b140         	cbz	r0, 0x700af566 <CSL_bcdmaChanOpClearError+0x26> @ imm = #0x10
700af554: e7ff         	b	0x700af556 <CSL_bcdmaChanOpClearError+0x16> @ imm = #-0x2
700af556: 9801         	ldr	r0, [sp, #0x4]
700af558: 2801         	cmp	r0, #0x1
700af55a: d00f         	beq	0x700af57c <CSL_bcdmaChanOpClearError+0x3c> @ imm = #0x1e
700af55c: e7ff         	b	0x700af55e <CSL_bcdmaChanOpClearError+0x1e> @ imm = #-0x2
700af55e: 9801         	ldr	r0, [sp, #0x4]
700af560: 2802         	cmp	r0, #0x2
700af562: d016         	beq	0x700af592 <CSL_bcdmaChanOpClearError+0x52> @ imm = #0x2c
700af564: e020         	b	0x700af5a8 <CSL_bcdmaChanOpClearError+0x68> @ imm = #0x40
700af566: 9805         	ldr	r0, [sp, #0x14]
700af568: 6880         	ldr	r0, [r0, #0x8]
700af56a: 9903         	ldr	r1, [sp, #0xc]
700af56c: eb00 3001    	add.w	r0, r0, r1, lsl #12
700af570: 2101         	movs	r1, #0x1
700af572: 2300         	movs	r3, #0x0
700af574: 461a         	mov	r2, r3
700af576: f003 f833    	bl	0x700b25e0 <CSL_REG32_FINS_RAW> @ imm = #0x3066
700af57a: e019         	b	0x700af5b0 <CSL_bcdmaChanOpClearError+0x70> @ imm = #0x32
700af57c: 9805         	ldr	r0, [sp, #0x14]
700af57e: 6900         	ldr	r0, [r0, #0x10]
700af580: 9903         	ldr	r1, [sp, #0xc]
700af582: eb00 3001    	add.w	r0, r0, r1, lsl #12
700af586: 2101         	movs	r1, #0x1
700af588: 2300         	movs	r3, #0x0
700af58a: 461a         	mov	r2, r3
700af58c: f003 f828    	bl	0x700b25e0 <CSL_REG32_FINS_RAW> @ imm = #0x3050
700af590: e00e         	b	0x700af5b0 <CSL_bcdmaChanOpClearError+0x70> @ imm = #0x1c
700af592: 9805         	ldr	r0, [sp, #0x14]
700af594: 6980         	ldr	r0, [r0, #0x18]
700af596: 9903         	ldr	r1, [sp, #0xc]
700af598: eb00 3001    	add.w	r0, r0, r1, lsl #12
700af59c: 2101         	movs	r1, #0x1
700af59e: 2300         	movs	r3, #0x0
700af5a0: 461a         	mov	r2, r3
700af5a2: f003 f81d    	bl	0x700b25e0 <CSL_REG32_FINS_RAW> @ imm = #0x303a
700af5a6: e003         	b	0x700af5b0 <CSL_bcdmaChanOpClearError+0x70> @ imm = #0x6
700af5a8: f06f 0001    	mvn	r0, #0x1
700af5ac: 9002         	str	r0, [sp, #0x8]
700af5ae: e7ff         	b	0x700af5b0 <CSL_bcdmaChanOpClearError+0x70> @ imm = #-0x2
700af5b0: 9802         	ldr	r0, [sp, #0x8]
700af5b2: b006         	add	sp, #0x18
700af5b4: bd80         	pop	{r7, pc}
		...
700af5be: 0000         	movs	r0, r0

700af5c0 <CSL_bcdmaDoChanOp>:
700af5c0: b580         	push	{r7, lr}
700af5c2: b088         	sub	sp, #0x20
700af5c4: 9007         	str	r0, [sp, #0x1c]
700af5c6: 9106         	str	r1, [sp, #0x18]
700af5c8: 9205         	str	r2, [sp, #0x14]
700af5ca: 9304         	str	r3, [sp, #0x10]
700af5cc: f04f 30ff    	mov.w	r0, #0xffffffff
700af5d0: 9003         	str	r0, [sp, #0xc]
700af5d2: 9807         	ldr	r0, [sp, #0x1c]
700af5d4: b920         	cbnz	r0, 0x700af5e0 <CSL_bcdmaDoChanOp+0x20> @ imm = #0x8
700af5d6: e7ff         	b	0x700af5d8 <CSL_bcdmaDoChanOp+0x18> @ imm = #-0x2
700af5d8: f06f 0001    	mvn	r0, #0x1
700af5dc: 9003         	str	r0, [sp, #0xc]
700af5de: e027         	b	0x700af630 <CSL_bcdmaDoChanOp+0x70> @ imm = #0x4e
700af5e0: 9807         	ldr	r0, [sp, #0x1c]
700af5e2: 6a40         	ldr	r0, [r0, #0x24]
700af5e4: b140         	cbz	r0, 0x700af5f8 <CSL_bcdmaDoChanOp+0x38> @ imm = #0x10
700af5e6: e7ff         	b	0x700af5e8 <CSL_bcdmaDoChanOp+0x28> @ imm = #-0x2
700af5e8: 9807         	ldr	r0, [sp, #0x1c]
700af5ea: 6ac0         	ldr	r0, [r0, #0x2c]
700af5ec: b120         	cbz	r0, 0x700af5f8 <CSL_bcdmaDoChanOp+0x38> @ imm = #0x8
700af5ee: e7ff         	b	0x700af5f0 <CSL_bcdmaDoChanOp+0x30> @ imm = #-0x2
700af5f0: 9807         	ldr	r0, [sp, #0x1c]
700af5f2: 6a80         	ldr	r0, [r0, #0x28]
700af5f4: b920         	cbnz	r0, 0x700af600 <CSL_bcdmaDoChanOp+0x40> @ imm = #0x8
700af5f6: e7ff         	b	0x700af5f8 <CSL_bcdmaDoChanOp+0x38> @ imm = #-0x2
700af5f8: 9807         	ldr	r0, [sp, #0x1c]
700af5fa: f7ff fa11    	bl	0x700aea20 <CSL_bcdmaGetCfg> @ imm = #-0xbde
700af5fe: e7ff         	b	0x700af600 <CSL_bcdmaDoChanOp+0x40> @ imm = #-0x2
700af600: 9807         	ldr	r0, [sp, #0x1c]
700af602: 9905         	ldr	r1, [sp, #0x14]
700af604: aa01         	add	r2, sp, #0x4
700af606: f7ff fddb    	bl	0x700af1c0 <CSL_bcdmaMapChanIdx> @ imm = #-0x44a
700af60a: 9002         	str	r0, [sp, #0x8]
700af60c: 9802         	ldr	r0, [sp, #0x8]
700af60e: 3001         	adds	r0, #0x1
700af610: b168         	cbz	r0, 0x700af62e <CSL_bcdmaDoChanOp+0x6e> @ imm = #0x1a
700af612: e7ff         	b	0x700af614 <CSL_bcdmaDoChanOp+0x54> @ imm = #-0x2
700af614: 9807         	ldr	r0, [sp, #0x1c]
700af616: 9906         	ldr	r1, [sp, #0x18]
700af618: 9a01         	ldr	r2, [sp, #0x4]
700af61a: 9b02         	ldr	r3, [sp, #0x8]
700af61c: f8dd c010    	ldr.w	r12, [sp, #0x10]
700af620: 46ee         	mov	lr, sp
700af622: f8ce c000    	str.w	r12, [lr]
700af626: f7f7 f943    	bl	0x700a68b0 <CSL_bcdmaChanOp> @ imm = #-0x8d7a
700af62a: 9003         	str	r0, [sp, #0xc]
700af62c: e7ff         	b	0x700af62e <CSL_bcdmaDoChanOp+0x6e> @ imm = #-0x2
700af62e: e7ff         	b	0x700af630 <CSL_bcdmaDoChanOp+0x70> @ imm = #-0x2
700af630: 9803         	ldr	r0, [sp, #0xc]
700af632: b008         	add	sp, #0x20
700af634: bd80         	pop	{r7, pc}
		...
700af63e: 0000         	movs	r0, r0

700af640 <Udma_chGetCqRingHandle>:
700af640: b085         	sub	sp, #0x14
700af642: 9004         	str	r0, [sp, #0x10]
700af644: 2000         	movs	r0, #0x0
700af646: 9003         	str	r0, [sp, #0xc]
700af648: 9002         	str	r0, [sp, #0x8]
700af64a: 9804         	ldr	r0, [sp, #0x10]
700af64c: 9000         	str	r0, [sp]
700af64e: 9800         	ldr	r0, [sp]
700af650: b150         	cbz	r0, 0x700af668 <Udma_chGetCqRingHandle+0x28> @ imm = #0x14
700af652: e7ff         	b	0x700af654 <Udma_chGetCqRingHandle+0x14> @ imm = #-0x2
700af654: 9800         	ldr	r0, [sp]
700af656: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700af65a: f64a 31cd    	movw	r1, #0xabcd
700af65e: f6ca 31dc    	movt	r1, #0xabdc
700af662: 4288         	cmp	r0, r1
700af664: d004         	beq	0x700af670 <Udma_chGetCqRingHandle+0x30> @ imm = #0x8
700af666: e7ff         	b	0x700af668 <Udma_chGetCqRingHandle+0x28> @ imm = #-0x2
700af668: f06f 0001    	mvn	r0, #0x1
700af66c: 9003         	str	r0, [sp, #0xc]
700af66e: e7ff         	b	0x700af670 <Udma_chGetCqRingHandle+0x30> @ imm = #-0x2
700af670: 9803         	ldr	r0, [sp, #0xc]
700af672: b9a8         	cbnz	r0, 0x700af6a0 <Udma_chGetCqRingHandle+0x60> @ imm = #0x2a
700af674: e7ff         	b	0x700af676 <Udma_chGetCqRingHandle+0x36> @ imm = #-0x2
700af676: 9800         	ldr	r0, [sp]
700af678: 6e80         	ldr	r0, [r0, #0x68]
700af67a: 9001         	str	r0, [sp, #0x4]
700af67c: 9801         	ldr	r0, [sp, #0x4]
700af67e: b150         	cbz	r0, 0x700af696 <Udma_chGetCqRingHandle+0x56> @ imm = #0x14
700af680: e7ff         	b	0x700af682 <Udma_chGetCqRingHandle+0x42> @ imm = #-0x2
700af682: 9801         	ldr	r0, [sp, #0x4]
700af684: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700af688: f64a 31cd    	movw	r1, #0xabcd
700af68c: f6ca 31dc    	movt	r1, #0xabdc
700af690: 4288         	cmp	r0, r1
700af692: d004         	beq	0x700af69e <Udma_chGetCqRingHandle+0x5e> @ imm = #0x8
700af694: e7ff         	b	0x700af696 <Udma_chGetCqRingHandle+0x56> @ imm = #-0x2
700af696: f04f 30ff    	mov.w	r0, #0xffffffff
700af69a: 9003         	str	r0, [sp, #0xc]
700af69c: e7ff         	b	0x700af69e <Udma_chGetCqRingHandle+0x5e> @ imm = #-0x2
700af69e: e7ff         	b	0x700af6a0 <Udma_chGetCqRingHandle+0x60> @ imm = #-0x2
700af6a0: 9803         	ldr	r0, [sp, #0xc]
700af6a2: b928         	cbnz	r0, 0x700af6b0 <Udma_chGetCqRingHandle+0x70> @ imm = #0xa
700af6a4: e7ff         	b	0x700af6a6 <Udma_chGetCqRingHandle+0x66> @ imm = #-0x2
700af6a6: 9800         	ldr	r0, [sp]
700af6a8: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700af6ac: 9002         	str	r0, [sp, #0x8]
700af6ae: e7ff         	b	0x700af6b0 <Udma_chGetCqRingHandle+0x70> @ imm = #-0x2
700af6b0: 9802         	ldr	r0, [sp, #0x8]
700af6b2: b005         	add	sp, #0x14
700af6b4: 4770         	bx	lr
		...
700af6be: 0000         	movs	r0, r0

700af6c0 <Udma_chGetFqRingHandle>:
700af6c0: b085         	sub	sp, #0x14
700af6c2: 9004         	str	r0, [sp, #0x10]
700af6c4: 2000         	movs	r0, #0x0
700af6c6: 9003         	str	r0, [sp, #0xc]
700af6c8: 9002         	str	r0, [sp, #0x8]
700af6ca: 9804         	ldr	r0, [sp, #0x10]
700af6cc: 9000         	str	r0, [sp]
700af6ce: 9800         	ldr	r0, [sp]
700af6d0: b150         	cbz	r0, 0x700af6e8 <Udma_chGetFqRingHandle+0x28> @ imm = #0x14
700af6d2: e7ff         	b	0x700af6d4 <Udma_chGetFqRingHandle+0x14> @ imm = #-0x2
700af6d4: 9800         	ldr	r0, [sp]
700af6d6: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700af6da: f64a 31cd    	movw	r1, #0xabcd
700af6de: f6ca 31dc    	movt	r1, #0xabdc
700af6e2: 4288         	cmp	r0, r1
700af6e4: d004         	beq	0x700af6f0 <Udma_chGetFqRingHandle+0x30> @ imm = #0x8
700af6e6: e7ff         	b	0x700af6e8 <Udma_chGetFqRingHandle+0x28> @ imm = #-0x2
700af6e8: f06f 0001    	mvn	r0, #0x1
700af6ec: 9003         	str	r0, [sp, #0xc]
700af6ee: e7ff         	b	0x700af6f0 <Udma_chGetFqRingHandle+0x30> @ imm = #-0x2
700af6f0: 9803         	ldr	r0, [sp, #0xc]
700af6f2: b9a8         	cbnz	r0, 0x700af720 <Udma_chGetFqRingHandle+0x60> @ imm = #0x2a
700af6f4: e7ff         	b	0x700af6f6 <Udma_chGetFqRingHandle+0x36> @ imm = #-0x2
700af6f6: 9800         	ldr	r0, [sp]
700af6f8: 6e80         	ldr	r0, [r0, #0x68]
700af6fa: 9001         	str	r0, [sp, #0x4]
700af6fc: 9801         	ldr	r0, [sp, #0x4]
700af6fe: b150         	cbz	r0, 0x700af716 <Udma_chGetFqRingHandle+0x56> @ imm = #0x14
700af700: e7ff         	b	0x700af702 <Udma_chGetFqRingHandle+0x42> @ imm = #-0x2
700af702: 9801         	ldr	r0, [sp, #0x4]
700af704: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700af708: f64a 31cd    	movw	r1, #0xabcd
700af70c: f6ca 31dc    	movt	r1, #0xabdc
700af710: 4288         	cmp	r0, r1
700af712: d004         	beq	0x700af71e <Udma_chGetFqRingHandle+0x5e> @ imm = #0x8
700af714: e7ff         	b	0x700af716 <Udma_chGetFqRingHandle+0x56> @ imm = #-0x2
700af716: f04f 30ff    	mov.w	r0, #0xffffffff
700af71a: 9003         	str	r0, [sp, #0xc]
700af71c: e7ff         	b	0x700af71e <Udma_chGetFqRingHandle+0x5e> @ imm = #-0x2
700af71e: e7ff         	b	0x700af720 <Udma_chGetFqRingHandle+0x60> @ imm = #-0x2
700af720: 9803         	ldr	r0, [sp, #0xc]
700af722: b928         	cbnz	r0, 0x700af730 <Udma_chGetFqRingHandle+0x70> @ imm = #0xa
700af724: e7ff         	b	0x700af726 <Udma_chGetFqRingHandle+0x66> @ imm = #-0x2
700af726: 9800         	ldr	r0, [sp]
700af728: f8d0 0080    	ldr.w	r0, [r0, #0x80]
700af72c: 9002         	str	r0, [sp, #0x8]
700af72e: e7ff         	b	0x700af730 <Udma_chGetFqRingHandle+0x70> @ imm = #-0x2
700af730: 9802         	ldr	r0, [sp, #0x8]
700af732: b005         	add	sp, #0x14
700af734: 4770         	bx	lr
		...
700af73e: 0000         	movs	r0, r0

700af740 <rtos_main_threadx>:
; {
700af740: b510         	push	{r4, lr}
700af742: b08e         	sub	sp, #0x38
;    System_init();
700af744: f003 f9e4    	bl	0x700b2b10 <System_init> @ imm = #0x33c8
;    Board_init();
700af748: f004 fa8a    	bl	0x700b3c60 <Board_init> @ imm = #0x4514
;    Drivers_open();
700af74c: f001 ff70    	bl	0x700b1630 <Drivers_open> @ imm = #0x1ee0
;    Board_driversOpen();
700af750: f004 fa4e    	bl	0x700b3bf0 <Board_driversOpen> @ imm = #0x449c
;    test_interrupt_handler = tm_isr_message_handler;
700af754: f649 7041    	movw	r0, #0x9f41
700af758: f646 11c4    	movw	r1, #0x69c4
700af75c: f2c7 000a    	movt	r0, #0x700a
700af760: ac09         	add	r4, sp, #0x24
700af762: f2c7 010b    	movt	r1, #0x700b
700af766: 6008         	str	r0, [r1]
;    HwiP_Params_init(&hwiParams);
700af768: 4620         	mov	r0, r4
700af76a: f004 fb71    	bl	0x700b3e50 <HwiP_Params_init> @ imm = #0x46e2
;    hwiParams.callback = tm_interrupt_handler; /* Interrupt handler, change for
700af76e: f643 11a1    	movw	r1, #0x39a1
700af772: 200a         	movs	r0, #0xa
700af774: f2c7 010b    	movt	r1, #0x700b
;    hwiParams.intNum = SOFTWARE_INTERRUPT_ID;  /* Chosen interrupt ID */
700af778: 9009         	str	r0, [sp, #0x24]
700af77a: 2001         	movs	r0, #0x1
;    hwiParams.priority = 1;                    /* Set a valid priority */
700af77c: f8ad 0032    	strh.w	r0, [sp, #0x32]
700af780: a801         	add	r0, sp, #0x4
;    hwiParams.callback = tm_interrupt_handler; /* Interrupt handler, change for
700af782: 910a         	str	r1, [sp, #0x28]
;    if (HwiP_construct(&hwiObj, &hwiParams) != SystemP_SUCCESS)
700af784: 4621         	mov	r1, r4
700af786: f004 fb7b    	bl	0x700b3e80 <HwiP_construct> @ imm = #0x46f6
700af78a: b150         	cbz	r0, 0x700af7a2 <rtos_main_threadx+0x62> @ imm = #0x14
;       printf("Failed to register interrupt\r\n");
700af78c: f645 519a    	movw	r1, #0x5d9a
700af790: 2001         	movs	r0, #0x1
700af792: f2c7 010b    	movt	r1, #0x700b
700af796: f7fe fe6b    	bl	0x700ae470 <_DebugP_logZone> @ imm = #-0x132a
700af79a: bf00         	nop
700af79c: bf00         	nop
700af79e: bf00         	nop
;       while (1)
700af7a0: e7fe         	b	0x700af7a0 <rtos_main_threadx+0x60> @ imm = #-0x4
;    HwiP_enableInt(SOFTWARE_INTERRUPT_ID); /* Enable this interrupt */
700af7a2: 200a         	movs	r0, #0xa
700af7a4: f004 faac    	bl	0x700b3d00 <HwiP_enableInt> @ imm = #0x4558
;    HwiP_enable();                         /* Enable global interrupts */
700af7a8: f004 ef74    	blx	0x700b4694 <HwiP_enable> @ imm = #0x4ee8
;    tx_kernel_enter();
700af7ac: f001 fb60    	bl	0x700b0e70 <_tx_initialize_kernel_enter> @ imm = #0x16c0
;    return 0;
700af7b0: 2000         	movs	r0, #0x0
700af7b2: b00e         	add	sp, #0x38
700af7b4: bd10         	pop	{r4, pc}
		...
700af7be: 0000         	movs	r0, r0

700af7c0 <ClockP_usleep>:
700af7c0: b580         	push	{r7, lr}
700af7c2: b088         	sub	sp, #0x20
700af7c4: 9007         	str	r0, [sp, #0x1c]
700af7c6: f7ff fd3b    	bl	0x700af240 <ClockP_getTimeUsec> @ imm = #-0x58a
700af7ca: 9105         	str	r1, [sp, #0x14]
700af7cc: 9004         	str	r0, [sp, #0x10]
700af7ce: 9904         	ldr	r1, [sp, #0x10]
700af7d0: 9805         	ldr	r0, [sp, #0x14]
700af7d2: 9a07         	ldr	r2, [sp, #0x1c]
700af7d4: 1889         	adds	r1, r1, r2
700af7d6: f140 0000    	adc	r0, r0, #0x0
700af7da: 9102         	str	r1, [sp, #0x8]
700af7dc: 9003         	str	r0, [sp, #0xc]
700af7de: 9807         	ldr	r0, [sp, #0x1c]
700af7e0: f64a 01f0    	movw	r1, #0xa8f0
700af7e4: f2c7 0108    	movt	r1, #0x7008
700af7e8: 6889         	ldr	r1, [r1, #0x8]
700af7ea: 4288         	cmp	r0, r1
700af7ec: d30d         	blo	0x700af80a <ClockP_usleep+0x4a> @ imm = #0x1a
700af7ee: e7ff         	b	0x700af7f0 <ClockP_usleep+0x30> @ imm = #-0x2
700af7f0: 9807         	ldr	r0, [sp, #0x1c]
700af7f2: f64a 01f0    	movw	r1, #0xa8f0
700af7f6: f2c7 0108    	movt	r1, #0x7008
700af7fa: 6889         	ldr	r1, [r1, #0x8]
700af7fc: fbb0 f0f1    	udiv	r0, r0, r1
700af800: 9001         	str	r0, [sp, #0x4]
700af802: 9801         	ldr	r0, [sp, #0x4]
700af804: f004 f934    	bl	0x700b3a70 <ClockP_sleepTicks> @ imm = #0x4268
700af808: e012         	b	0x700af830 <ClockP_usleep+0x70> @ imm = #0x24
700af80a: f7ff fd19    	bl	0x700af240 <ClockP_getTimeUsec> @ imm = #-0x5ce
700af80e: 9105         	str	r1, [sp, #0x14]
700af810: 9004         	str	r0, [sp, #0x10]
700af812: e7ff         	b	0x700af814 <ClockP_usleep+0x54> @ imm = #-0x2
700af814: 9a04         	ldr	r2, [sp, #0x10]
700af816: 9805         	ldr	r0, [sp, #0x14]
700af818: 9b02         	ldr	r3, [sp, #0x8]
700af81a: 9903         	ldr	r1, [sp, #0xc]
700af81c: 1ad2         	subs	r2, r2, r3
700af81e: 4188         	sbcs	r0, r1
700af820: d205         	bhs	0x700af82e <ClockP_usleep+0x6e> @ imm = #0xa
700af822: e7ff         	b	0x700af824 <ClockP_usleep+0x64> @ imm = #-0x2
700af824: f7ff fd0c    	bl	0x700af240 <ClockP_getTimeUsec> @ imm = #-0x5e8
700af828: 9105         	str	r1, [sp, #0x14]
700af82a: 9004         	str	r0, [sp, #0x10]
700af82c: e7f2         	b	0x700af814 <ClockP_usleep+0x54> @ imm = #-0x1c
700af82e: e7ff         	b	0x700af830 <ClockP_usleep+0x70> @ imm = #-0x2
700af830: b008         	add	sp, #0x20
700af832: bd80         	pop	{r7, pc}
		...

700af840 <Udma_chEnable>:
700af840: b580         	push	{r7, lr}
700af842: b084         	sub	sp, #0x10
700af844: 9003         	str	r0, [sp, #0xc]
700af846: 2000         	movs	r0, #0x0
700af848: 9002         	str	r0, [sp, #0x8]
700af84a: 9803         	ldr	r0, [sp, #0xc]
700af84c: 9000         	str	r0, [sp]
700af84e: 9800         	ldr	r0, [sp]
700af850: b150         	cbz	r0, 0x700af868 <Udma_chEnable+0x28> @ imm = #0x14
700af852: e7ff         	b	0x700af854 <Udma_chEnable+0x14> @ imm = #-0x2
700af854: 9800         	ldr	r0, [sp]
700af856: f8d0 0244    	ldr.w	r0, [r0, #0x244]
700af85a: f64a 31cd    	movw	r1, #0xabcd
700af85e: f6ca 31dc    	movt	r1, #0xabdc
700af862: 4288         	cmp	r0, r1
700af864: d004         	beq	0x700af870 <Udma_chEnable+0x30> @ imm = #0x8
700af866: e7ff         	b	0x700af868 <Udma_chEnable+0x28> @ imm = #-0x2
700af868: f06f 0001    	mvn	r0, #0x1
700af86c: 9002         	str	r0, [sp, #0x8]
700af86e: e7ff         	b	0x700af870 <Udma_chEnable+0x30> @ imm = #-0x2
700af870: 9802         	ldr	r0, [sp, #0x8]
700af872: b9a8         	cbnz	r0, 0x700af8a0 <Udma_chEnable+0x60> @ imm = #0x2a
700af874: e7ff         	b	0x700af876 <Udma_chEnable+0x36> @ imm = #-0x2
700af876: 9800         	ldr	r0, [sp]
700af878: 6e80         	ldr	r0, [r0, #0x68]
700af87a: 9001         	str	r0, [sp, #0x4]
700af87c: 9801         	ldr	r0, [sp, #0x4]
700af87e: b150         	cbz	r0, 0x700af896 <Udma_chEnable+0x56> @ imm = #0x14
700af880: e7ff         	b	0x700af882 <Udma_chEnable+0x42> @ imm = #-0x2
700af882: 9801         	ldr	r0, [sp, #0x4]
700af884: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700af888: f64a 31cd    	movw	r1, #0xabcd
700af88c: f6ca 31dc    	movt	r1, #0xabdc
700af890: 4288         	cmp	r0, r1
700af892: d004         	beq	0x700af89e <Udma_chEnable+0x5e> @ imm = #0x8
700af894: e7ff         	b	0x700af896 <Udma_chEnable+0x56> @ imm = #-0x2
700af896: f04f 30ff    	mov.w	r0, #0xffffffff
700af89a: 9002         	str	r0, [sp, #0x8]
700af89c: e7ff         	b	0x700af89e <Udma_chEnable+0x5e> @ imm = #-0x2
700af89e: e7ff         	b	0x700af8a0 <Udma_chEnable+0x60> @ imm = #-0x2
700af8a0: 9802         	ldr	r0, [sp, #0x8]
700af8a2: b920         	cbnz	r0, 0x700af8ae <Udma_chEnable+0x6e> @ imm = #0x8
700af8a4: e7ff         	b	0x700af8a6 <Udma_chEnable+0x66> @ imm = #-0x2
700af8a6: 9800         	ldr	r0, [sp]
700af8a8: f7f6 fdc2    	bl	0x700a6430 <Udma_chEnableLocal> @ imm = #-0x947c
700af8ac: e7ff         	b	0x700af8ae <Udma_chEnable+0x6e> @ imm = #-0x2
700af8ae: 9802         	ldr	r0, [sp, #0x8]
700af8b0: b004         	add	sp, #0x10
700af8b2: bd80         	pop	{r7, pc}
		...

700af8c0 <CSL_bcdmaChanOpTriggerChan>:
700af8c0: b580         	push	{r7, lr}
700af8c2: b084         	sub	sp, #0x10
700af8c4: 9003         	str	r0, [sp, #0xc]
700af8c6: 9102         	str	r1, [sp, #0x8]
700af8c8: 9201         	str	r2, [sp, #0x4]
700af8ca: 2000         	movs	r0, #0x0
700af8cc: 9000         	str	r0, [sp]
700af8ce: 9802         	ldr	r0, [sp, #0x8]
700af8d0: b950         	cbnz	r0, 0x700af8e8 <CSL_bcdmaChanOpTriggerChan+0x28> @ imm = #0x14
700af8d2: e7ff         	b	0x700af8d4 <CSL_bcdmaChanOpTriggerChan+0x14> @ imm = #-0x2
700af8d4: 9803         	ldr	r0, [sp, #0xc]
700af8d6: 6880         	ldr	r0, [r0, #0x8]
700af8d8: 9901         	ldr	r1, [sp, #0x4]
700af8da: eb00 3001    	add.w	r0, r0, r1, lsl #12
700af8de: 3008         	adds	r0, #0x8
700af8e0: 2101         	movs	r1, #0x1
700af8e2: f004 f87d    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0x40fa
700af8e6: e021         	b	0x700af92c <CSL_bcdmaChanOpTriggerChan+0x6c> @ imm = #0x42
700af8e8: 9802         	ldr	r0, [sp, #0x8]
700af8ea: 2801         	cmp	r0, #0x1
700af8ec: d10a         	bne	0x700af904 <CSL_bcdmaChanOpTriggerChan+0x44> @ imm = #0x14
700af8ee: e7ff         	b	0x700af8f0 <CSL_bcdmaChanOpTriggerChan+0x30> @ imm = #-0x2
700af8f0: 9803         	ldr	r0, [sp, #0xc]
700af8f2: 6900         	ldr	r0, [r0, #0x10]
700af8f4: 9901         	ldr	r1, [sp, #0x4]
700af8f6: eb00 3001    	add.w	r0, r0, r1, lsl #12
700af8fa: 3008         	adds	r0, #0x8
700af8fc: 2101         	movs	r1, #0x1
700af8fe: f004 f86f    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0x40de
700af902: e012         	b	0x700af92a <CSL_bcdmaChanOpTriggerChan+0x6a> @ imm = #0x24
700af904: 9802         	ldr	r0, [sp, #0x8]
700af906: 2802         	cmp	r0, #0x2
700af908: d10a         	bne	0x700af920 <CSL_bcdmaChanOpTriggerChan+0x60> @ imm = #0x14
700af90a: e7ff         	b	0x700af90c <CSL_bcdmaChanOpTriggerChan+0x4c> @ imm = #-0x2
700af90c: 9803         	ldr	r0, [sp, #0xc]
700af90e: 6980         	ldr	r0, [r0, #0x18]
700af910: 9901         	ldr	r1, [sp, #0x4]
700af912: eb00 3001    	add.w	r0, r0, r1, lsl #12
700af916: 3008         	adds	r0, #0x8
700af918: 2101         	movs	r1, #0x1
700af91a: f004 f861    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0x40c2
700af91e: e003         	b	0x700af928 <CSL_bcdmaChanOpTriggerChan+0x68> @ imm = #0x6
700af920: f04f 30ff    	mov.w	r0, #0xffffffff
700af924: 9000         	str	r0, [sp]
700af926: e7ff         	b	0x700af928 <CSL_bcdmaChanOpTriggerChan+0x68> @ imm = #-0x2
700af928: e7ff         	b	0x700af92a <CSL_bcdmaChanOpTriggerChan+0x6a> @ imm = #-0x2
700af92a: e7ff         	b	0x700af92c <CSL_bcdmaChanOpTriggerChan+0x6c> @ imm = #-0x2
700af92c: 9800         	ldr	r0, [sp]
700af92e: b004         	add	sp, #0x10
700af930: bd80         	pop	{r7, pc}
		...
700af93e: 0000         	movs	r0, r0

700af940 <_txe_mutex_put>:
700af940: b580         	push	{r7, lr}
700af942: b082         	sub	sp, #0x8
700af944: 9001         	str	r0, [sp, #0x4]
700af946: 2000         	movs	r0, #0x0
700af948: 9000         	str	r0, [sp]
700af94a: 9801         	ldr	r0, [sp, #0x4]
700af94c: b918         	cbnz	r0, 0x700af956 <_txe_mutex_put+0x16> @ imm = #0x6
700af94e: e7ff         	b	0x700af950 <_txe_mutex_put+0x10> @ imm = #-0x2
700af950: 201c         	movs	r0, #0x1c
700af952: 9000         	str	r0, [sp]
700af954: e022         	b	0x700af99c <_txe_mutex_put+0x5c> @ imm = #0x44
700af956: 9801         	ldr	r0, [sp, #0x4]
700af958: 6800         	ldr	r0, [r0]
700af95a: f245 4145    	movw	r1, #0x5445
700af95e: f6c4 5155    	movt	r1, #0x4d55
700af962: 4288         	cmp	r0, r1
700af964: d003         	beq	0x700af96e <_txe_mutex_put+0x2e> @ imm = #0x6
700af966: e7ff         	b	0x700af968 <_txe_mutex_put+0x28> @ imm = #-0x2
700af968: 201c         	movs	r0, #0x1c
700af96a: 9000         	str	r0, [sp]
700af96c: e015         	b	0x700af99a <_txe_mutex_put+0x5a> @ imm = #0x2a
700af96e: f646 1084    	movw	r0, #0x6984
700af972: f2c7 000b    	movt	r0, #0x700b
700af976: 6800         	ldr	r0, [r0]
700af978: b170         	cbz	r0, 0x700af998 <_txe_mutex_put+0x58> @ imm = #0x1c
700af97a: e7ff         	b	0x700af97c <_txe_mutex_put+0x3c> @ imm = #-0x2
700af97c: f646 1084    	movw	r0, #0x6984
700af980: f2c7 000b    	movt	r0, #0x700b
700af984: 6800         	ldr	r0, [r0]
700af986: 0900         	lsrs	r0, r0, #0x4
700af988: f1b0 3f0f    	cmp.w	r0, #0xf0f0f0f
700af98c: d203         	bhs	0x700af996 <_txe_mutex_put+0x56> @ imm = #0x6
700af98e: e7ff         	b	0x700af990 <_txe_mutex_put+0x50> @ imm = #-0x2
700af990: 2013         	movs	r0, #0x13
700af992: 9000         	str	r0, [sp]
700af994: e7ff         	b	0x700af996 <_txe_mutex_put+0x56> @ imm = #-0x2
700af996: e7ff         	b	0x700af998 <_txe_mutex_put+0x58> @ imm = #-0x2
700af998: e7ff         	b	0x700af99a <_txe_mutex_put+0x5a> @ imm = #-0x2
700af99a: e7ff         	b	0x700af99c <_txe_mutex_put+0x5c> @ imm = #-0x2
700af99c: 9800         	ldr	r0, [sp]
700af99e: b928         	cbnz	r0, 0x700af9ac <_txe_mutex_put+0x6c> @ imm = #0xa
700af9a0: e7ff         	b	0x700af9a2 <_txe_mutex_put+0x62> @ imm = #-0x2
700af9a2: 9801         	ldr	r0, [sp, #0x4]
700af9a4: f7f1 fea4    	bl	0x700a16f0 <_tx_mutex_put> @ imm = #-0xe2b8
700af9a8: 9000         	str	r0, [sp]
700af9aa: e7ff         	b	0x700af9ac <_txe_mutex_put+0x6c> @ imm = #-0x2
700af9ac: 9800         	ldr	r0, [sp]
700af9ae: b002         	add	sp, #0x8
700af9b0: bd80         	pop	{r7, pc}
		...
700af9be: 0000         	movs	r0, r0

700af9c0 <CSL_intaggrClrIntr>:
700af9c0: b580         	push	{r7, lr}
700af9c2: b088         	sub	sp, #0x20
700af9c4: 9007         	str	r0, [sp, #0x1c]
700af9c6: 9106         	str	r1, [sp, #0x18]
700af9c8: f04f 30ff    	mov.w	r0, #0xffffffff
700af9cc: 9005         	str	r0, [sp, #0x14]
700af9ce: 9807         	ldr	r0, [sp, #0x1c]
700af9d0: 9906         	ldr	r1, [sp, #0x18]
700af9d2: f002 fc45    	bl	0x700b2260 <CSL_intaggrIsValidStatusBitNum> @ imm = #0x288a
700af9d6: b340         	cbz	r0, 0x700afa2a <CSL_intaggrClrIntr+0x6a> @ imm = #0x50
700af9d8: e7ff         	b	0x700af9da <CSL_intaggrClrIntr+0x1a> @ imm = #-0x2
700af9da: 9806         	ldr	r0, [sp, #0x18]
700af9dc: 0980         	lsrs	r0, r0, #0x6
700af9de: 9001         	str	r0, [sp, #0x4]
700af9e0: 9806         	ldr	r0, [sp, #0x18]
700af9e2: f000 003f    	and	r0, r0, #0x3f
700af9e6: 9000         	str	r0, [sp]
700af9e8: 9b00         	ldr	r3, [sp]
700af9ea: f1a3 0220    	sub.w	r2, r3, #0x20
700af9ee: 2101         	movs	r1, #0x1
700af9f0: fa01 fc02    	lsl.w	r12, r1, r2
700af9f4: f1c3 0020    	rsb.w	r0, r3, #0x20
700af9f8: fa21 f000    	lsr.w	r0, r1, r0
700af9fc: 2a00         	cmp	r2, #0x0
700af9fe: bf58         	it	pl
700afa00: 4660         	movpl	r0, r12
700afa02: fa01 f103    	lsl.w	r1, r1, r3
700afa06: 2a00         	cmp	r2, #0x0
700afa08: bf58         	it	pl
700afa0a: 2100         	movpl	r1, #0x0
700afa0c: 9102         	str	r1, [sp, #0x8]
700afa0e: 9003         	str	r0, [sp, #0xc]
700afa10: 9807         	ldr	r0, [sp, #0x1c]
700afa12: 6880         	ldr	r0, [r0, #0x8]
700afa14: 9901         	ldr	r1, [sp, #0x4]
700afa16: eb00 3001    	add.w	r0, r0, r1, lsl #12
700afa1a: 3018         	adds	r0, #0x18
700afa1c: 9a02         	ldr	r2, [sp, #0x8]
700afa1e: 9b03         	ldr	r3, [sp, #0xc]
700afa20: f003 fe8e    	bl	0x700b3740 <CSL_REG64_WR_RAW> @ imm = #0x3d1c
700afa24: 2000         	movs	r0, #0x0
700afa26: 9005         	str	r0, [sp, #0x14]
700afa28: e7ff         	b	0x700afa2a <CSL_intaggrClrIntr+0x6a> @ imm = #-0x2
700afa2a: 9805         	ldr	r0, [sp, #0x14]
700afa2c: b008         	add	sp, #0x20
700afa2e: bd80         	pop	{r7, pc}

700afa30 <Sciclient_rmGetResourceRange>:
700afa30: b580         	push	{r7, lr}
700afa32: b090         	sub	sp, #0x40
700afa34: 900f         	str	r0, [sp, #0x3c]
700afa36: 910e         	str	r1, [sp, #0x38]
700afa38: 920d         	str	r2, [sp, #0x34]
700afa3a: 2000         	movs	r0, #0x0
700afa3c: 900c         	str	r0, [sp, #0x30]
700afa3e: f44f 51a8    	mov.w	r1, #0x1500
700afa42: f8ad 101c    	strh.w	r1, [sp, #0x1c]
700afa46: 2102         	movs	r1, #0x2
700afa48: 9108         	str	r1, [sp, #0x20]
700afa4a: a904         	add	r1, sp, #0x10
700afa4c: 9109         	str	r1, [sp, #0x24]
700afa4e: 210c         	movs	r1, #0xc
700afa50: 910a         	str	r1, [sp, #0x28]
700afa52: 990d         	ldr	r1, [sp, #0x34]
700afa54: 910b         	str	r1, [sp, #0x2c]
700afa56: 9001         	str	r0, [sp, #0x4]
700afa58: 980e         	ldr	r0, [sp, #0x38]
700afa5a: 9002         	str	r0, [sp, #0x8]
700afa5c: 2010         	movs	r0, #0x10
700afa5e: 9003         	str	r0, [sp, #0xc]
700afa60: 9a0f         	ldr	r2, [sp, #0x3c]
700afa62: 6810         	ldr	r0, [r2]
700afa64: 6851         	ldr	r1, [r2, #0x4]
700afa66: 6892         	ldr	r2, [r2, #0x8]
700afa68: 9206         	str	r2, [sp, #0x18]
700afa6a: 9105         	str	r1, [sp, #0x14]
700afa6c: 9004         	str	r0, [sp, #0x10]
700afa6e: 980c         	ldr	r0, [sp, #0x30]
700afa70: b930         	cbnz	r0, 0x700afa80 <Sciclient_rmGetResourceRange+0x50> @ imm = #0xc
700afa72: e7ff         	b	0x700afa74 <Sciclient_rmGetResourceRange+0x44> @ imm = #-0x2
700afa74: a807         	add	r0, sp, #0x1c
700afa76: a901         	add	r1, sp, #0x4
700afa78: f7f2 fc5a    	bl	0x700a2330 <Sciclient_service> @ imm = #-0xd74c
700afa7c: 900c         	str	r0, [sp, #0x30]
700afa7e: e7ff         	b	0x700afa80 <Sciclient_rmGetResourceRange+0x50> @ imm = #-0x2
700afa80: 980c         	ldr	r0, [sp, #0x30]
700afa82: b930         	cbnz	r0, 0x700afa92 <Sciclient_rmGetResourceRange+0x62> @ imm = #0xc
700afa84: e7ff         	b	0x700afa86 <Sciclient_rmGetResourceRange+0x56> @ imm = #-0x2
700afa86: 9801         	ldr	r0, [sp, #0x4]
700afa88: f000 0002    	and	r0, r0, #0x2
700afa8c: 2802         	cmp	r0, #0x2
700afa8e: d004         	beq	0x700afa9a <Sciclient_rmGetResourceRange+0x6a> @ imm = #0x8
700afa90: e7ff         	b	0x700afa92 <Sciclient_rmGetResourceRange+0x62> @ imm = #-0x2
700afa92: f04f 30ff    	mov.w	r0, #0xffffffff
700afa96: 900c         	str	r0, [sp, #0x30]
700afa98: e7ff         	b	0x700afa9a <Sciclient_rmGetResourceRange+0x6a> @ imm = #-0x2
700afa9a: 980c         	ldr	r0, [sp, #0x30]
700afa9c: b010         	add	sp, #0x40
700afa9e: bd80         	pop	{r7, pc}

700afaa0 <Udma_rmFreeMappedRxCh>:
700afaa0: b580         	push	{r7, lr}
700afaa2: b088         	sub	sp, #0x20
700afaa4: 9007         	str	r0, [sp, #0x1c]
700afaa6: 9106         	str	r1, [sp, #0x18]
700afaa8: 9205         	str	r2, [sp, #0x14]
700afaaa: 9806         	ldr	r0, [sp, #0x18]
700afaac: f500 70ea    	add.w	r0, r0, #0x1d4
700afab0: 9000         	str	r0, [sp]
700afab2: 9806         	ldr	r0, [sp, #0x18]
700afab4: f500 609f    	add.w	r0, r0, #0x4f8
700afab8: f04f 31ff    	mov.w	r1, #0xffffffff
700afabc: f001 f8b8    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x1170
700afac0: 9807         	ldr	r0, [sp, #0x1c]
700afac2: 9900         	ldr	r1, [sp]
700afac4: 9a05         	ldr	r2, [sp, #0x14]
700afac6: eb01 0182    	add.w	r1, r1, r2, lsl #2
700afaca: 6e89         	ldr	r1, [r1, #0x68]
700afacc: 1a40         	subs	r0, r0, r1
700aface: 9004         	str	r0, [sp, #0x10]
700afad0: 9804         	ldr	r0, [sp, #0x10]
700afad2: 0940         	lsrs	r0, r0, #0x5
700afad4: 9003         	str	r0, [sp, #0xc]
700afad6: 9804         	ldr	r0, [sp, #0x10]
700afad8: 9903         	ldr	r1, [sp, #0xc]
700afada: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700afade: 9002         	str	r0, [sp, #0x8]
700afae0: 9902         	ldr	r1, [sp, #0x8]
700afae2: 2001         	movs	r0, #0x1
700afae4: 4088         	lsls	r0, r1
700afae6: 9001         	str	r0, [sp, #0x4]
700afae8: 9a01         	ldr	r2, [sp, #0x4]
700afaea: 9806         	ldr	r0, [sp, #0x18]
700afaec: 9905         	ldr	r1, [sp, #0x14]
700afaee: eb00 0081    	add.w	r0, r0, r1, lsl #2
700afaf2: 9903         	ldr	r1, [sp, #0xc]
700afaf4: eb00 0181    	add.w	r1, r0, r1, lsl #2
700afaf8: f8d1 0334    	ldr.w	r0, [r1, #0x334]
700afafc: 4310         	orrs	r0, r2
700afafe: f8c1 0334    	str.w	r0, [r1, #0x334]
700afb02: 9806         	ldr	r0, [sp, #0x18]
700afb04: f500 609f    	add.w	r0, r0, #0x4f8
700afb08: f002 f8ca    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x2194
700afb0c: b008         	add	sp, #0x20
700afb0e: bd80         	pop	{r7, pc}

700afb10 <Udma_rmFreeMappedTxCh>:
700afb10: b580         	push	{r7, lr}
700afb12: b088         	sub	sp, #0x20
700afb14: 9007         	str	r0, [sp, #0x1c]
700afb16: 9106         	str	r1, [sp, #0x18]
700afb18: 9205         	str	r2, [sp, #0x14]
700afb1a: 9806         	ldr	r0, [sp, #0x18]
700afb1c: f500 70ea    	add.w	r0, r0, #0x1d4
700afb20: 9000         	str	r0, [sp]
700afb22: 9806         	ldr	r0, [sp, #0x18]
700afb24: f500 609f    	add.w	r0, r0, #0x4f8
700afb28: f04f 31ff    	mov.w	r1, #0xffffffff
700afb2c: f001 f880    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x1100
700afb30: 9807         	ldr	r0, [sp, #0x1c]
700afb32: 9900         	ldr	r1, [sp]
700afb34: 9a05         	ldr	r2, [sp, #0x14]
700afb36: eb01 0182    	add.w	r1, r1, r2, lsl #2
700afb3a: 6c89         	ldr	r1, [r1, #0x48]
700afb3c: 1a40         	subs	r0, r0, r1
700afb3e: 9004         	str	r0, [sp, #0x10]
700afb40: 9804         	ldr	r0, [sp, #0x10]
700afb42: 0940         	lsrs	r0, r0, #0x5
700afb44: 9003         	str	r0, [sp, #0xc]
700afb46: 9804         	ldr	r0, [sp, #0x10]
700afb48: 9903         	ldr	r1, [sp, #0xc]
700afb4a: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700afb4e: 9002         	str	r0, [sp, #0x8]
700afb50: 9902         	ldr	r1, [sp, #0x8]
700afb52: 2001         	movs	r0, #0x1
700afb54: 4088         	lsls	r0, r1
700afb56: 9001         	str	r0, [sp, #0x4]
700afb58: 9a01         	ldr	r2, [sp, #0x4]
700afb5a: 9806         	ldr	r0, [sp, #0x18]
700afb5c: 9905         	ldr	r1, [sp, #0x14]
700afb5e: eb00 0081    	add.w	r0, r0, r1, lsl #2
700afb62: 9903         	ldr	r1, [sp, #0xc]
700afb64: eb00 0181    	add.w	r1, r0, r1, lsl #2
700afb68: f8d1 0324    	ldr.w	r0, [r1, #0x324]
700afb6c: 4310         	orrs	r0, r2
700afb6e: f8c1 0324    	str.w	r0, [r1, #0x324]
700afb72: 9806         	ldr	r0, [sp, #0x18]
700afb74: f500 609f    	add.w	r0, r0, #0x4f8
700afb78: f002 f892    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x2124
700afb7c: b008         	add	sp, #0x20
700afb7e: bd80         	pop	{r7, pc}

700afb80 <_tx_timer_system_deactivate>:
700afb80: b084         	sub	sp, #0x10
700afb82: 9003         	str	r0, [sp, #0xc]
700afb84: 9803         	ldr	r0, [sp, #0xc]
700afb86: 6980         	ldr	r0, [r0, #0x18]
700afb88: 9002         	str	r0, [sp, #0x8]
700afb8a: 9802         	ldr	r0, [sp, #0x8]
700afb8c: b370         	cbz	r0, 0x700afbec <_tx_timer_system_deactivate+0x6c> @ imm = #0x5c
700afb8e: e7ff         	b	0x700afb90 <_tx_timer_system_deactivate+0x10> @ imm = #-0x2
700afb90: 9803         	ldr	r0, [sp, #0xc]
700afb92: 6900         	ldr	r0, [r0, #0x10]
700afb94: 9001         	str	r0, [sp, #0x4]
700afb96: 9803         	ldr	r0, [sp, #0xc]
700afb98: 9901         	ldr	r1, [sp, #0x4]
700afb9a: 4288         	cmp	r0, r1
700afb9c: d10b         	bne	0x700afbb6 <_tx_timer_system_deactivate+0x36> @ imm = #0x16
700afb9e: e7ff         	b	0x700afba0 <_tx_timer_system_deactivate+0x20> @ imm = #-0x2
700afba0: 9802         	ldr	r0, [sp, #0x8]
700afba2: 6800         	ldr	r0, [r0]
700afba4: 9903         	ldr	r1, [sp, #0xc]
700afba6: 4288         	cmp	r0, r1
700afba8: d104         	bne	0x700afbb4 <_tx_timer_system_deactivate+0x34> @ imm = #0x8
700afbaa: e7ff         	b	0x700afbac <_tx_timer_system_deactivate+0x2c> @ imm = #-0x2
700afbac: 9902         	ldr	r1, [sp, #0x8]
700afbae: 2000         	movs	r0, #0x0
700afbb0: 6008         	str	r0, [r1]
700afbb2: e7ff         	b	0x700afbb4 <_tx_timer_system_deactivate+0x34> @ imm = #-0x2
700afbb4: e016         	b	0x700afbe4 <_tx_timer_system_deactivate+0x64> @ imm = #0x2c
700afbb6: 9803         	ldr	r0, [sp, #0xc]
700afbb8: 6940         	ldr	r0, [r0, #0x14]
700afbba: 9000         	str	r0, [sp]
700afbbc: 9800         	ldr	r0, [sp]
700afbbe: 9901         	ldr	r1, [sp, #0x4]
700afbc0: 6148         	str	r0, [r1, #0x14]
700afbc2: 9801         	ldr	r0, [sp, #0x4]
700afbc4: 9900         	ldr	r1, [sp]
700afbc6: 6108         	str	r0, [r1, #0x10]
700afbc8: 9802         	ldr	r0, [sp, #0x8]
700afbca: 6800         	ldr	r0, [r0]
700afbcc: 9903         	ldr	r1, [sp, #0xc]
700afbce: 4288         	cmp	r0, r1
700afbd0: d107         	bne	0x700afbe2 <_tx_timer_system_deactivate+0x62> @ imm = #0xe
700afbd2: e7ff         	b	0x700afbd4 <_tx_timer_system_deactivate+0x54> @ imm = #-0x2
700afbd4: 9802         	ldr	r0, [sp, #0x8]
700afbd6: 9901         	ldr	r1, [sp, #0x4]
700afbd8: 6188         	str	r0, [r1, #0x18]
700afbda: 9801         	ldr	r0, [sp, #0x4]
700afbdc: 9902         	ldr	r1, [sp, #0x8]
700afbde: 6008         	str	r0, [r1]
700afbe0: e7ff         	b	0x700afbe2 <_tx_timer_system_deactivate+0x62> @ imm = #-0x2
700afbe2: e7ff         	b	0x700afbe4 <_tx_timer_system_deactivate+0x64> @ imm = #-0x2
700afbe4: 9903         	ldr	r1, [sp, #0xc]
700afbe6: 2000         	movs	r0, #0x0
700afbe8: 6188         	str	r0, [r1, #0x18]
700afbea: e7ff         	b	0x700afbec <_tx_timer_system_deactivate+0x6c> @ imm = #-0x2
700afbec: b004         	add	sp, #0x10
700afbee: 4770         	bx	lr

700afbf0 <_tx_thread_context_save>:
700afbf0: e92d000f     	push	{r0, r1, r2, r3}
700afbf4: e59f305c     	ldr	r3, [pc, #0x5c]         @ 0x700afc58 <__tx_thread_idle_system_save+0xc>
700afbf8: e5932000     	ldr	r2, [r3]
700afbfc: e3520000     	cmp	r2, #0
700afc00: 0a000006     	beq	0x700afc20 <__tx_thread_not_nested_save> @ imm = #0x18
700afc04: e2822001     	add	r2, r2, #1
700afc08: e5832000     	str	r2, [r3]
700afc0c: e14f0000     	mrs	r0, spsr
700afc10: e24ee004     	sub	lr, lr, #4
700afc14: e92d5401     	push	{r0, r10, r12, lr}
700afc18: e3a0a000     	mov	r10, #0
700afc1c: ea0012f8     	b	0x700b4804 <__tx_irq_processing_return> @ imm = #0x4be0

700afc20 <__tx_thread_not_nested_save>:
700afc20: e2822001     	add	r2, r2, #1
700afc24: e5832000     	str	r2, [r3]
700afc28: e59f102c     	ldr	r1, [pc, #0x2c]         @ 0x700afc5c <__tx_thread_idle_system_save+0x10>
700afc2c: e5910000     	ldr	r0, [r1]
700afc30: e3500000     	cmp	r0, #0
700afc34: 0a000004     	beq	0x700afc4c <__tx_thread_idle_system_save> @ imm = #0x10
700afc38: e14f2000     	mrs	r2, spsr
700afc3c: e24ee004     	sub	lr, lr, #4
700afc40: e92d5404     	push	{r2, r10, r12, lr}
700afc44: e3a0a000     	mov	r10, #0
700afc48: ea0012ed     	b	0x700b4804 <__tx_irq_processing_return> @ imm = #0x4bb4

700afc4c <__tx_thread_idle_system_save>:
700afc4c: e3a0a000     	mov	r10, #0
700afc50: e28dd010     	add	sp, sp, #16
700afc54: ea0012ea     	b	0x700b4804 <__tx_irq_processing_return> @ imm = #0x4ba8
700afc58: 84 69 0b 70  	.word	0x700b6984
700afc5c: a4 a9 08 70  	.word	0x7008a9a4

700afc60 <Sciclient_rmIaVintGetInfo>:
700afc60: b580         	push	{r7, lr}
700afc62: b084         	sub	sp, #0x10
700afc64: f8ad 000e    	strh.w	r0, [sp, #0xe]
700afc68: f8ad 100c    	strh.w	r1, [sp, #0xc]
700afc6c: 9202         	str	r2, [sp, #0x8]
700afc6e: 2000         	movs	r0, #0x0
700afc70: 9001         	str	r0, [sp, #0x4]
700afc72: 9802         	ldr	r0, [sp, #0x8]
700afc74: b920         	cbnz	r0, 0x700afc80 <Sciclient_rmIaVintGetInfo+0x20> @ imm = #0x8
700afc76: e7ff         	b	0x700afc78 <Sciclient_rmIaVintGetInfo+0x18> @ imm = #-0x2
700afc78: f06f 0001    	mvn	r0, #0x1
700afc7c: 9001         	str	r0, [sp, #0x4]
700afc7e: e018         	b	0x700afcb2 <Sciclient_rmIaVintGetInfo+0x52> @ imm = #0x30
700afc80: f8bd 000e    	ldrh.w	r0, [sp, #0xe]
700afc84: f000 ff74    	bl	0x700b0b70 <Sciclient_rmIaGetInst> @ imm = #0xee8
700afc88: 9000         	str	r0, [sp]
700afc8a: 9800         	ldr	r0, [sp]
700afc8c: b920         	cbnz	r0, 0x700afc98 <Sciclient_rmIaVintGetInfo+0x38> @ imm = #0x8
700afc8e: e7ff         	b	0x700afc90 <Sciclient_rmIaVintGetInfo+0x30> @ imm = #-0x2
700afc90: f06f 0001    	mvn	r0, #0x1
700afc94: 9001         	str	r0, [sp, #0x4]
700afc96: e00b         	b	0x700afcb0 <Sciclient_rmIaVintGetInfo+0x50> @ imm = #0x16
700afc98: f8bd 000c    	ldrh.w	r0, [sp, #0xc]
700afc9c: 9900         	ldr	r1, [sp]
700afc9e: 8989         	ldrh	r1, [r1, #0xc]
700afca0: 4288         	cmp	r0, r1
700afca2: db04         	blt	0x700afcae <Sciclient_rmIaVintGetInfo+0x4e> @ imm = #0x8
700afca4: e7ff         	b	0x700afca6 <Sciclient_rmIaVintGetInfo+0x46> @ imm = #-0x2
700afca6: f06f 0001    	mvn	r0, #0x1
700afcaa: 9001         	str	r0, [sp, #0x4]
700afcac: e7ff         	b	0x700afcae <Sciclient_rmIaVintGetInfo+0x4e> @ imm = #-0x2
700afcae: e7ff         	b	0x700afcb0 <Sciclient_rmIaVintGetInfo+0x50> @ imm = #-0x2
700afcb0: e7ff         	b	0x700afcb2 <Sciclient_rmIaVintGetInfo+0x52> @ imm = #-0x2
700afcb2: 9801         	ldr	r0, [sp, #0x4]
700afcb4: b940         	cbnz	r0, 0x700afcc8 <Sciclient_rmIaVintGetInfo+0x68> @ imm = #0x10
700afcb6: e7ff         	b	0x700afcb8 <Sciclient_rmIaVintGetInfo+0x58> @ imm = #-0x2
700afcb8: 9800         	ldr	r0, [sp]
700afcba: 6900         	ldr	r0, [r0, #0x10]
700afcbc: f8bd 100c    	ldrh.w	r1, [sp, #0xc]
700afcc0: 5c40         	ldrb	r0, [r0, r1]
700afcc2: 9902         	ldr	r1, [sp, #0x8]
700afcc4: 7008         	strb	r0, [r1]
700afcc6: e7ff         	b	0x700afcc8 <Sciclient_rmIaVintGetInfo+0x68> @ imm = #-0x2
700afcc8: 9801         	ldr	r0, [sp, #0x4]
700afcca: b004         	add	sp, #0x10
700afccc: bd80         	pop	{r7, pc}
700afcce: 0000         	movs	r0, r0

700afcd0 <_tx_mutex_thread_release>:
700afcd0: b580         	push	{r7, lr}
700afcd2: b084         	sub	sp, #0x10
700afcd4: 9003         	str	r0, [sp, #0xc]
700afcd6: f7f0 e99e    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0xfcc4
700afcda: 9002         	str	r0, [sp, #0x8]
700afcdc: f64a 11b4    	movw	r1, #0xa9b4
700afce0: f2c7 0108    	movt	r1, #0x7008
700afce4: 6808         	ldr	r0, [r1]
700afce6: 3001         	adds	r0, #0x1
700afce8: 6008         	str	r0, [r1]
700afcea: e7ff         	b	0x700afcec <_tx_mutex_thread_release+0x1c> @ imm = #-0x2
700afcec: 9803         	ldr	r0, [sp, #0xc]
700afcee: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700afcf2: 9001         	str	r0, [sp, #0x4]
700afcf4: 9801         	ldr	r0, [sp, #0x4]
700afcf6: b188         	cbz	r0, 0x700afd1c <_tx_mutex_thread_release+0x4c> @ imm = #0x22
700afcf8: e7ff         	b	0x700afcfa <_tx_mutex_thread_release+0x2a> @ imm = #-0x2
700afcfa: 9901         	ldr	r1, [sp, #0x4]
700afcfc: 2001         	movs	r0, #0x1
700afcfe: 6088         	str	r0, [r1, #0x8]
700afd00: 9802         	ldr	r0, [sp, #0x8]
700afd02: f7f2 e818    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0xdfd0
700afd06: 9801         	ldr	r0, [sp, #0x4]
700afd08: f7f1 fcf2    	bl	0x700a16f0 <_tx_mutex_put> @ imm = #-0xe61c
700afd0c: f7f0 e982    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0xfcfc
700afd10: 9002         	str	r0, [sp, #0x8]
700afd12: 9803         	ldr	r0, [sp, #0xc]
700afd14: f8d0 00a8    	ldr.w	r0, [r0, #0xa8]
700afd18: 9001         	str	r0, [sp, #0x4]
700afd1a: e7ff         	b	0x700afd1c <_tx_mutex_thread_release+0x4c> @ imm = #-0x2
700afd1c: e7ff         	b	0x700afd1e <_tx_mutex_thread_release+0x4e> @ imm = #-0x2
700afd1e: 9801         	ldr	r0, [sp, #0x4]
700afd20: 2800         	cmp	r0, #0x0
700afd22: d1e3         	bne	0x700afcec <_tx_mutex_thread_release+0x1c> @ imm = #-0x3a
700afd24: e7ff         	b	0x700afd26 <_tx_mutex_thread_release+0x56> @ imm = #-0x2
700afd26: f64a 11b4    	movw	r1, #0xa9b4
700afd2a: f2c7 0108    	movt	r1, #0x7008
700afd2e: 6808         	ldr	r0, [r1]
700afd30: 3801         	subs	r0, #0x1
700afd32: 6008         	str	r0, [r1]
700afd34: 9802         	ldr	r0, [sp, #0x8]
700afd36: f7f1 effe    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0xe004
700afd3a: b004         	add	sp, #0x10
700afd3c: bd80         	pop	{r7, pc}
700afd3e: 0000         	movs	r0, r0

700afd40 <tx_application_define>:
; {
700afd40: b510         	push	{r4, lr}
700afd42: b088         	sub	sp, #0x20
;    printf("Initializing ThreadX system...\r\n");
700afd44: f645 41fa    	movw	r1, #0x5cfa
700afd48: 2001         	movs	r0, #0x1
700afd4a: f2c7 010b    	movt	r1, #0x700b
700afd4e: 2401         	movs	r4, #0x1
700afd50: f7fe fb8e    	bl	0x700ae470 <_DebugP_logZone> @ imm = #-0x18e4
;    printf("Starting Main Thread...\r\n");
700afd54: f645 617e    	movw	r1, #0x5e7e
700afd58: 2001         	movs	r0, #0x1
700afd5a: f2c7 010b    	movt	r1, #0x700b
700afd5e: f7fe fb87    	bl	0x700ae470 <_DebugP_logZone> @ imm = #-0x18f2
;    status = tx_thread_create(&main_thread,         /* Pointer to the main thread object. */
700afd62: f245 10e0    	movw	r0, #0x51e0
700afd66: f44f 5100    	mov.w	r1, #0x2000
700afd6a: f2c7 0008    	movt	r0, #0x7008
700afd6e: f643 4221    	movw	r2, #0x3c21
700afd72: e9cd 1401    	strd	r1, r4, [sp, #4]
700afd76: f246 112c    	movw	r1, #0x612c
700afd7a: f2c7 010b    	movt	r1, #0x700b
700afd7e: f2c7 020b    	movt	r2, #0x700b
700afd82: 2300         	movs	r3, #0x0
700afd84: f04f 0cb4    	mov.w	r12, #0xb4
700afd88: 9000         	str	r0, [sp]
700afd8a: f24a 5038    	movw	r0, #0xa538
700afd8e: f2c7 0008    	movt	r0, #0x7008
700afd92: e9cd 4303    	strd	r4, r3, [sp, #12]
700afd96: e9cd 4c05    	strd	r4, r12, [sp, #20]
700afd9a: f7f4 fb71    	bl	0x700a4480 <_txe_thread_create> @ imm = #-0xb91e
;    DebugP_assertNoLog(status == TX_SUCCESS);
700afd9e: fab0 f080    	clz	r0, r0
700afda2: 0940         	lsrs	r0, r0, #0x5
700afda4: b008         	add	sp, #0x20
700afda6: e8bd 4010    	pop.w	{r4, lr}
700afdaa: f005 bb09    	b.w	0x700b53c0 <_DebugP_assertNoLog> @ imm = #0x5612
700afdae: 0000         	movs	r0, r0

700afdb0 <UdmaChPrms_init>:
700afdb0: b580         	push	{r7, lr}
700afdb2: b082         	sub	sp, #0x8
700afdb4: 9001         	str	r0, [sp, #0x4]
700afdb6: 9100         	str	r1, [sp]
700afdb8: 9801         	ldr	r0, [sp, #0x4]
700afdba: b368         	cbz	r0, 0x700afe18 <UdmaChPrms_init+0x68> @ imm = #0x5a
700afdbc: e7ff         	b	0x700afdbe <UdmaChPrms_init+0xe> @ imm = #-0x2
700afdbe: 9901         	ldr	r1, [sp, #0x4]
700afdc0: 2001         	movs	r0, #0x1
700afdc2: f6cf 70ff    	movt	r0, #0xffff
700afdc6: 6008         	str	r0, [r1]
700afdc8: 9901         	ldr	r1, [sp, #0x4]
700afdca: 2000         	movs	r0, #0x0
700afdcc: f6cf 70ff    	movt	r0, #0xffff
700afdd0: 6048         	str	r0, [r1, #0x4]
700afdd2: 9800         	ldr	r0, [sp]
700afdd4: 2807         	cmp	r0, #0x7
700afdd6: d106         	bne	0x700afde6 <UdmaChPrms_init+0x36> @ imm = #0xc
700afdd8: e7ff         	b	0x700afdda <UdmaChPrms_init+0x2a> @ imm = #-0x2
700afdda: 9901         	ldr	r1, [sp, #0x4]
700afddc: 2002         	movs	r0, #0x2
700afdde: f6cf 70ff    	movt	r0, #0xffff
700afde2: 6048         	str	r0, [r1, #0x4]
700afde4: e7ff         	b	0x700afde6 <UdmaChPrms_init+0x36> @ imm = #-0x2
700afde6: 9901         	ldr	r1, [sp, #0x4]
700afde8: 2004         	movs	r0, #0x4
700afdea: f6cf 70ff    	movt	r0, #0xffff
700afdee: 6088         	str	r0, [r1, #0x8]
700afdf0: 9901         	ldr	r1, [sp, #0x4]
700afdf2: 2000         	movs	r0, #0x0
700afdf4: 60c8         	str	r0, [r1, #0xc]
700afdf6: 9801         	ldr	r0, [sp, #0x4]
700afdf8: 3010         	adds	r0, #0x10
700afdfa: f001 fb61    	bl	0x700b14c0 <UdmaRingPrms_init> @ imm = #0x16c2
700afdfe: 9801         	ldr	r0, [sp, #0x4]
700afe00: 302c         	adds	r0, #0x2c
700afe02: f001 fb5d    	bl	0x700b14c0 <UdmaRingPrms_init> @ imm = #0x16ba
700afe06: 9801         	ldr	r0, [sp, #0x4]
700afe08: 3048         	adds	r0, #0x48
700afe0a: f001 fb59    	bl	0x700b14c0 <UdmaRingPrms_init> @ imm = #0x16b2
700afe0e: 9901         	ldr	r1, [sp, #0x4]
700afe10: 2001         	movs	r0, #0x1
700afe12: f881 0058    	strb.w	r0, [r1, #0x58]
700afe16: e7ff         	b	0x700afe18 <UdmaChPrms_init+0x68> @ imm = #-0x2
700afe18: b002         	add	sp, #0x8
700afe1a: bd80         	pop	{r7, pc}
700afe1c: 0000         	movs	r0, r0
700afe1e: 0000         	movs	r0, r0

700afe20 <Pinmux_lockMMR>:
700afe20: b580         	push	{r7, lr}
700afe22: b084         	sub	sp, #0x10
700afe24: 9003         	str	r0, [sp, #0xc]
700afe26: 9803         	ldr	r0, [sp, #0xc]
700afe28: b908         	cbnz	r0, 0x700afe2e <Pinmux_lockMMR+0xe> @ imm = #0x2
700afe2a: e7ff         	b	0x700afe2c <Pinmux_lockMMR+0xc> @ imm = #-0x2
700afe2c: e7ff         	b	0x700afe2e <Pinmux_lockMMR+0xe> @ imm = #-0x2
700afe2e: 9803         	ldr	r0, [sp, #0xc]
700afe30: 2801         	cmp	r0, #0x1
700afe32: d128         	bne	0x700afe86 <Pinmux_lockMMR+0x66> @ imm = #0x50
700afe34: e7ff         	b	0x700afe36 <Pinmux_lockMMR+0x16> @ imm = #-0x2
700afe36: f04f 6081    	mov.w	r0, #0x4080000
700afe3a: 2100         	movs	r1, #0x0
700afe3c: 9100         	str	r1, [sp]
700afe3e: f7fa fe17    	bl	0x700aaa70 <AddrTranslateP_getLocalAddr> @ imm = #-0x53d2
700afe42: 9900         	ldr	r1, [sp]
700afe44: 9002         	str	r0, [sp, #0x8]
700afe46: 9802         	ldr	r0, [sp, #0x8]
700afe48: f241 0208    	movw	r2, #0x1008
700afe4c: 4410         	add	r0, r2
700afe4e: 9001         	str	r0, [sp, #0x4]
700afe50: 9801         	ldr	r0, [sp, #0x4]
700afe52: f003 fdd5    	bl	0x700b3a00 <CSL_REG32_WR_RAW> @ imm = #0x3baa
700afe56: 9900         	ldr	r1, [sp]
700afe58: 9801         	ldr	r0, [sp, #0x4]
700afe5a: 3004         	adds	r0, #0x4
700afe5c: 9001         	str	r0, [sp, #0x4]
700afe5e: 9801         	ldr	r0, [sp, #0x4]
700afe60: f003 fdce    	bl	0x700b3a00 <CSL_REG32_WR_RAW> @ imm = #0x3b9c
700afe64: 9900         	ldr	r1, [sp]
700afe66: 9802         	ldr	r0, [sp, #0x8]
700afe68: f245 0208    	movw	r2, #0x5008
700afe6c: 4410         	add	r0, r2
700afe6e: 9001         	str	r0, [sp, #0x4]
700afe70: 9801         	ldr	r0, [sp, #0x4]
700afe72: f003 fdc5    	bl	0x700b3a00 <CSL_REG32_WR_RAW> @ imm = #0x3b8a
700afe76: 9900         	ldr	r1, [sp]
700afe78: 9801         	ldr	r0, [sp, #0x4]
700afe7a: 3004         	adds	r0, #0x4
700afe7c: 9001         	str	r0, [sp, #0x4]
700afe7e: 9801         	ldr	r0, [sp, #0x4]
700afe80: f003 fdbe    	bl	0x700b3a00 <CSL_REG32_WR_RAW> @ imm = #0x3b7c
700afe84: e7ff         	b	0x700afe86 <Pinmux_lockMMR+0x66> @ imm = #-0x2
700afe86: b004         	add	sp, #0x10
700afe88: bd80         	pop	{r7, pc}
700afe8a: 0000         	movs	r0, r0
700afe8c: 0000         	movs	r0, r0
700afe8e: 0000         	movs	r0, r0

700afe90 <Sciclient_rmIrqCfgIsDirectEvent>:
700afe90: b580         	push	{r7, lr}
700afe92: b082         	sub	sp, #0x8
700afe94: 9001         	str	r0, [sp, #0x4]
700afe96: 2000         	movs	r0, #0x0
700afe98: f88d 0003    	strb.w	r0, [sp, #0x3]
700afe9c: 9801         	ldr	r0, [sp, #0x4]
700afe9e: 2101         	movs	r1, #0x1
700afea0: f002 ff3e    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x2e7c
700afea4: b310         	cbz	r0, 0x700afeec <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #0x44
700afea6: e7ff         	b	0x700afea8 <Sciclient_rmIrqCfgIsDirectEvent+0x18> @ imm = #-0x2
700afea8: 9801         	ldr	r0, [sp, #0x4]
700afeaa: 2102         	movs	r1, #0x2
700afeac: f002 ff38    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x2e70
700afeb0: b1e0         	cbz	r0, 0x700afeec <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #0x38
700afeb2: e7ff         	b	0x700afeb4 <Sciclient_rmIrqCfgIsDirectEvent+0x24> @ imm = #-0x2
700afeb4: 9801         	ldr	r0, [sp, #0x4]
700afeb6: 2104         	movs	r1, #0x4
700afeb8: f002 ff32    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x2e64
700afebc: b1b0         	cbz	r0, 0x700afeec <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #0x2c
700afebe: e7ff         	b	0x700afec0 <Sciclient_rmIrqCfgIsDirectEvent+0x30> @ imm = #-0x2
700afec0: 9801         	ldr	r0, [sp, #0x4]
700afec2: 2108         	movs	r1, #0x8
700afec4: f002 ff2c    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x2e58
700afec8: b180         	cbz	r0, 0x700afeec <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #0x20
700afeca: e7ff         	b	0x700afecc <Sciclient_rmIrqCfgIsDirectEvent+0x3c> @ imm = #-0x2
700afecc: 9801         	ldr	r0, [sp, #0x4]
700afece: 2110         	movs	r1, #0x10
700afed0: f002 ff26    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x2e4c
700afed4: b150         	cbz	r0, 0x700afeec <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #0x14
700afed6: e7ff         	b	0x700afed8 <Sciclient_rmIrqCfgIsDirectEvent+0x48> @ imm = #-0x2
700afed8: 9801         	ldr	r0, [sp, #0x4]
700afeda: 2120         	movs	r1, #0x20
700afedc: f002 ff20    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x2e40
700afee0: b120         	cbz	r0, 0x700afeec <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #0x8
700afee2: e7ff         	b	0x700afee4 <Sciclient_rmIrqCfgIsDirectEvent+0x54> @ imm = #-0x2
700afee4: 2001         	movs	r0, #0x1
700afee6: f88d 0003    	strb.w	r0, [sp, #0x3]
700afeea: e7ff         	b	0x700afeec <Sciclient_rmIrqCfgIsDirectEvent+0x5c> @ imm = #-0x2
700afeec: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700afef0: f000 0001    	and	r0, r0, #0x1
700afef4: b002         	add	sp, #0x8
700afef6: bd80         	pop	{r7, pc}
		...

700aff00 <Sciclient_rmIrqCfgIsDirectNonEvent>:
700aff00: b580         	push	{r7, lr}
700aff02: b082         	sub	sp, #0x8
700aff04: 9001         	str	r0, [sp, #0x4]
700aff06: 2000         	movs	r0, #0x0
700aff08: f88d 0003    	strb.w	r0, [sp, #0x3]
700aff0c: 9801         	ldr	r0, [sp, #0x4]
700aff0e: 2101         	movs	r1, #0x1
700aff10: f002 ff06    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x2e0c
700aff14: b310         	cbz	r0, 0x700aff5c <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #0x44
700aff16: e7ff         	b	0x700aff18 <Sciclient_rmIrqCfgIsDirectNonEvent+0x18> @ imm = #-0x2
700aff18: 9801         	ldr	r0, [sp, #0x4]
700aff1a: 2102         	movs	r1, #0x2
700aff1c: f002 ff00    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x2e00
700aff20: b1e0         	cbz	r0, 0x700aff5c <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #0x38
700aff22: e7ff         	b	0x700aff24 <Sciclient_rmIrqCfgIsDirectNonEvent+0x24> @ imm = #-0x2
700aff24: 9801         	ldr	r0, [sp, #0x4]
700aff26: 2104         	movs	r1, #0x4
700aff28: f002 fefa    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x2df4
700aff2c: b9b0         	cbnz	r0, 0x700aff5c <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #0x2c
700aff2e: e7ff         	b	0x700aff30 <Sciclient_rmIrqCfgIsDirectNonEvent+0x30> @ imm = #-0x2
700aff30: 9801         	ldr	r0, [sp, #0x4]
700aff32: 2108         	movs	r1, #0x8
700aff34: f002 fef4    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x2de8
700aff38: b980         	cbnz	r0, 0x700aff5c <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #0x20
700aff3a: e7ff         	b	0x700aff3c <Sciclient_rmIrqCfgIsDirectNonEvent+0x3c> @ imm = #-0x2
700aff3c: 9801         	ldr	r0, [sp, #0x4]
700aff3e: 2110         	movs	r1, #0x10
700aff40: f002 feee    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x2ddc
700aff44: b950         	cbnz	r0, 0x700aff5c <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #0x14
700aff46: e7ff         	b	0x700aff48 <Sciclient_rmIrqCfgIsDirectNonEvent+0x48> @ imm = #-0x2
700aff48: 9801         	ldr	r0, [sp, #0x4]
700aff4a: 2120         	movs	r1, #0x20
700aff4c: f002 fee8    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x2dd0
700aff50: b920         	cbnz	r0, 0x700aff5c <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #0x8
700aff52: e7ff         	b	0x700aff54 <Sciclient_rmIrqCfgIsDirectNonEvent+0x54> @ imm = #-0x2
700aff54: 2001         	movs	r0, #0x1
700aff56: f88d 0003    	strb.w	r0, [sp, #0x3]
700aff5a: e7ff         	b	0x700aff5c <Sciclient_rmIrqCfgIsDirectNonEvent+0x5c> @ imm = #-0x2
700aff5c: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700aff60: f000 0001    	and	r0, r0, #0x1
700aff64: b002         	add	sp, #0x8
700aff66: bd80         	pop	{r7, pc}
		...

700aff70 <Sciclient_rmIrqCfgIsEventToVintMappingOnly>:
700aff70: b580         	push	{r7, lr}
700aff72: b082         	sub	sp, #0x8
700aff74: 9001         	str	r0, [sp, #0x4]
700aff76: 2000         	movs	r0, #0x0
700aff78: f88d 0003    	strb.w	r0, [sp, #0x3]
700aff7c: 9801         	ldr	r0, [sp, #0x4]
700aff7e: 2101         	movs	r1, #0x1
700aff80: f002 fece    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x2d9c
700aff84: bb10         	cbnz	r0, 0x700affcc <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #0x44
700aff86: e7ff         	b	0x700aff88 <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x18> @ imm = #-0x2
700aff88: 9801         	ldr	r0, [sp, #0x4]
700aff8a: 2102         	movs	r1, #0x2
700aff8c: f002 fec8    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x2d90
700aff90: b9e0         	cbnz	r0, 0x700affcc <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #0x38
700aff92: e7ff         	b	0x700aff94 <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x24> @ imm = #-0x2
700aff94: 9801         	ldr	r0, [sp, #0x4]
700aff96: 2104         	movs	r1, #0x4
700aff98: f002 fec2    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x2d84
700aff9c: b1b0         	cbz	r0, 0x700affcc <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #0x2c
700aff9e: e7ff         	b	0x700affa0 <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x30> @ imm = #-0x2
700affa0: 9801         	ldr	r0, [sp, #0x4]
700affa2: 2108         	movs	r1, #0x8
700affa4: f002 febc    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x2d78
700affa8: b180         	cbz	r0, 0x700affcc <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #0x20
700affaa: e7ff         	b	0x700affac <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x3c> @ imm = #-0x2
700affac: 9801         	ldr	r0, [sp, #0x4]
700affae: 2110         	movs	r1, #0x10
700affb0: f002 feb6    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x2d6c
700affb4: b150         	cbz	r0, 0x700affcc <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #0x14
700affb6: e7ff         	b	0x700affb8 <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x48> @ imm = #-0x2
700affb8: 9801         	ldr	r0, [sp, #0x4]
700affba: 2120         	movs	r1, #0x20
700affbc: f002 feb0    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x2d60
700affc0: b120         	cbz	r0, 0x700affcc <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #0x8
700affc2: e7ff         	b	0x700affc4 <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x54> @ imm = #-0x2
700affc4: 2001         	movs	r0, #0x1
700affc6: f88d 0003    	strb.w	r0, [sp, #0x3]
700affca: e7ff         	b	0x700affcc <Sciclient_rmIrqCfgIsEventToVintMappingOnly+0x5c> @ imm = #-0x2
700affcc: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700affd0: f000 0001    	and	r0, r0, #0x1
700affd4: b002         	add	sp, #0x8
700affd6: bd80         	pop	{r7, pc}
		...

700affe0 <Sciclient_rmIrqCfgIsOesOnly>:
700affe0: b580         	push	{r7, lr}
700affe2: b082         	sub	sp, #0x8
700affe4: 9001         	str	r0, [sp, #0x4]
700affe6: 2000         	movs	r0, #0x0
700affe8: f88d 0003    	strb.w	r0, [sp, #0x3]
700affec: 9801         	ldr	r0, [sp, #0x4]
700affee: 2101         	movs	r1, #0x1
700afff0: f002 fe96    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x2d2c
700afff4: bb10         	cbnz	r0, 0x700b003c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #0x44
700afff6: e7ff         	b	0x700afff8 <Sciclient_rmIrqCfgIsOesOnly+0x18> @ imm = #-0x2
700afff8: 9801         	ldr	r0, [sp, #0x4]
700afffa: 2102         	movs	r1, #0x2
700afffc: f002 fe90    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x2d20
700b0000: b9e0         	cbnz	r0, 0x700b003c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #0x38
700b0002: e7ff         	b	0x700b0004 <Sciclient_rmIrqCfgIsOesOnly+0x24> @ imm = #-0x2
700b0004: 9801         	ldr	r0, [sp, #0x4]
700b0006: 2104         	movs	r1, #0x4
700b0008: f002 fe8a    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x2d14
700b000c: b9b0         	cbnz	r0, 0x700b003c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #0x2c
700b000e: e7ff         	b	0x700b0010 <Sciclient_rmIrqCfgIsOesOnly+0x30> @ imm = #-0x2
700b0010: 9801         	ldr	r0, [sp, #0x4]
700b0012: 2108         	movs	r1, #0x8
700b0014: f002 fe84    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x2d08
700b0018: b980         	cbnz	r0, 0x700b003c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #0x20
700b001a: e7ff         	b	0x700b001c <Sciclient_rmIrqCfgIsOesOnly+0x3c> @ imm = #-0x2
700b001c: 9801         	ldr	r0, [sp, #0x4]
700b001e: 2110         	movs	r1, #0x10
700b0020: f002 fe7e    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x2cfc
700b0024: b150         	cbz	r0, 0x700b003c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #0x14
700b0026: e7ff         	b	0x700b0028 <Sciclient_rmIrqCfgIsOesOnly+0x48> @ imm = #-0x2
700b0028: 9801         	ldr	r0, [sp, #0x4]
700b002a: 2120         	movs	r1, #0x20
700b002c: f002 fe78    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x2cf0
700b0030: b920         	cbnz	r0, 0x700b003c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #0x8
700b0032: e7ff         	b	0x700b0034 <Sciclient_rmIrqCfgIsOesOnly+0x54> @ imm = #-0x2
700b0034: 2001         	movs	r0, #0x1
700b0036: f88d 0003    	strb.w	r0, [sp, #0x3]
700b003a: e7ff         	b	0x700b003c <Sciclient_rmIrqCfgIsOesOnly+0x5c> @ imm = #-0x2
700b003c: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b0040: f000 0001    	and	r0, r0, #0x1
700b0044: b002         	add	sp, #0x8
700b0046: bd80         	pop	{r7, pc}
		...

700b0050 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent>:
700b0050: b580         	push	{r7, lr}
700b0052: b082         	sub	sp, #0x8
700b0054: 9001         	str	r0, [sp, #0x4]
700b0056: 2000         	movs	r0, #0x0
700b0058: f88d 0003    	strb.w	r0, [sp, #0x3]
700b005c: 9801         	ldr	r0, [sp, #0x4]
700b005e: 2101         	movs	r1, #0x1
700b0060: f002 fe5e    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x2cbc
700b0064: b310         	cbz	r0, 0x700b00ac <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #0x44
700b0066: e7ff         	b	0x700b0068 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x18> @ imm = #-0x2
700b0068: 9801         	ldr	r0, [sp, #0x4]
700b006a: 2102         	movs	r1, #0x2
700b006c: f002 fe58    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x2cb0
700b0070: b1e0         	cbz	r0, 0x700b00ac <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #0x38
700b0072: e7ff         	b	0x700b0074 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x24> @ imm = #-0x2
700b0074: 9801         	ldr	r0, [sp, #0x4]
700b0076: 2104         	movs	r1, #0x4
700b0078: f002 fe52    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x2ca4
700b007c: b1b0         	cbz	r0, 0x700b00ac <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #0x2c
700b007e: e7ff         	b	0x700b0080 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x30> @ imm = #-0x2
700b0080: 9801         	ldr	r0, [sp, #0x4]
700b0082: 2108         	movs	r1, #0x8
700b0084: f002 fe4c    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x2c98
700b0088: b180         	cbz	r0, 0x700b00ac <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #0x20
700b008a: e7ff         	b	0x700b008c <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x3c> @ imm = #-0x2
700b008c: 9801         	ldr	r0, [sp, #0x4]
700b008e: 2110         	movs	r1, #0x10
700b0090: f002 fe46    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x2c8c
700b0094: b950         	cbnz	r0, 0x700b00ac <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #0x14
700b0096: e7ff         	b	0x700b0098 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x48> @ imm = #-0x2
700b0098: 9801         	ldr	r0, [sp, #0x4]
700b009a: 2120         	movs	r1, #0x20
700b009c: f002 fe40    	bl	0x700b2d20 <Sciclient_rmParamIsValid> @ imm = #0x2c80
700b00a0: b920         	cbnz	r0, 0x700b00ac <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #0x8
700b00a2: e7ff         	b	0x700b00a4 <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x54> @ imm = #-0x2
700b00a4: 2001         	movs	r0, #0x1
700b00a6: f88d 0003    	strb.w	r0, [sp, #0x3]
700b00aa: e7ff         	b	0x700b00ac <Sciclient_rmIrqCfgIsUnmappedVintDirectEvent+0x5c> @ imm = #-0x2
700b00ac: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b00b0: f000 0001    	and	r0, r0, #0x1
700b00b4: b002         	add	sp, #0x8
700b00b6: bd80         	pop	{r7, pc}
		...

700b00c0 <UART_divisorValCompute>:
700b00c0: b580         	push	{r7, lr}
700b00c2: b088         	sub	sp, #0x20
700b00c4: 9007         	str	r0, [sp, #0x1c]
700b00c6: 9106         	str	r1, [sp, #0x18]
700b00c8: 9205         	str	r2, [sp, #0x14]
700b00ca: 9304         	str	r3, [sp, #0x10]
700b00cc: 2000         	movs	r0, #0x0
700b00ce: 9003         	str	r0, [sp, #0xc]
700b00d0: 9805         	ldr	r0, [sp, #0x14]
700b00d2: f000 0007    	and	r0, r0, #0x7
700b00d6: 9002         	str	r0, [sp, #0x8]
700b00d8: 9802         	ldr	r0, [sp, #0x8]
700b00da: 9001         	str	r0, [sp, #0x4]
700b00dc: 2805         	cmp	r0, #0x5
700b00de: d81f         	bhi	0x700b0120 <UART_divisorValCompute+0x60> @ imm = #0x3e
700b00e0: 9901         	ldr	r1, [sp, #0x4]
700b00e2: e8df f001    	tbb	[pc, r1]
700b00e6: 03 03 1d 0a  	.word	0x0a1d0303
700b00ea: 12 1a        	.short	0x1a12
700b00ec: 9807         	ldr	r0, [sp, #0x1c]
700b00ee: 9906         	ldr	r1, [sp, #0x18]
700b00f0: 0109         	lsls	r1, r1, #0x4
700b00f2: f003 fba5    	bl	0x700b3840 <UART_divideRoundCloset> @ imm = #0x374a
700b00f6: 9003         	str	r0, [sp, #0xc]
700b00f8: e013         	b	0x700b0122 <UART_divisorValCompute+0x62> @ imm = #0x26
700b00fa: 9807         	ldr	r0, [sp, #0x1c]
700b00fc: 9906         	ldr	r1, [sp, #0x18]
700b00fe: 220d         	movs	r2, #0xd
700b0100: 4351         	muls	r1, r2, r1
700b0102: f003 fb9d    	bl	0x700b3840 <UART_divideRoundCloset> @ imm = #0x373a
700b0106: 9003         	str	r0, [sp, #0xc]
700b0108: e00b         	b	0x700b0122 <UART_divisorValCompute+0x62> @ imm = #0x16
700b010a: 9807         	ldr	r0, [sp, #0x1c]
700b010c: 9904         	ldr	r1, [sp, #0x10]
700b010e: 9a06         	ldr	r2, [sp, #0x18]
700b0110: 4351         	muls	r1, r2, r1
700b0112: f003 fb95    	bl	0x700b3840 <UART_divideRoundCloset> @ imm = #0x372a
700b0116: 9003         	str	r0, [sp, #0xc]
700b0118: e003         	b	0x700b0122 <UART_divisorValCompute+0x62> @ imm = #0x6
700b011a: 2000         	movs	r0, #0x0
700b011c: 9003         	str	r0, [sp, #0xc]
700b011e: e000         	b	0x700b0122 <UART_divisorValCompute+0x62> @ imm = #0x0
700b0120: e7ff         	b	0x700b0122 <UART_divisorValCompute+0x62> @ imm = #-0x2
700b0122: 9803         	ldr	r0, [sp, #0xc]
700b0124: b008         	add	sp, #0x20
700b0126: bd80         	pop	{r7, pc}
		...

700b0130 <_txe_semaphore_get>:
700b0130: b580         	push	{r7, lr}
700b0132: b084         	sub	sp, #0x10
700b0134: 9003         	str	r0, [sp, #0xc]
700b0136: 9102         	str	r1, [sp, #0x8]
700b0138: 2000         	movs	r0, #0x0
700b013a: 9001         	str	r0, [sp, #0x4]
700b013c: 9803         	ldr	r0, [sp, #0xc]
700b013e: b918         	cbnz	r0, 0x700b0148 <_txe_semaphore_get+0x18> @ imm = #0x6
700b0140: e7ff         	b	0x700b0142 <_txe_semaphore_get+0x12> @ imm = #-0x2
700b0142: 200c         	movs	r0, #0xc
700b0144: 9001         	str	r0, [sp, #0x4]
700b0146: e01b         	b	0x700b0180 <_txe_semaphore_get+0x50> @ imm = #0x36
700b0148: 9803         	ldr	r0, [sp, #0xc]
700b014a: 6800         	ldr	r0, [r0]
700b014c: f644 5141    	movw	r1, #0x4d41
700b0150: f2c5 3145    	movt	r1, #0x5345
700b0154: 4288         	cmp	r0, r1
700b0156: d003         	beq	0x700b0160 <_txe_semaphore_get+0x30> @ imm = #0x6
700b0158: e7ff         	b	0x700b015a <_txe_semaphore_get+0x2a> @ imm = #-0x2
700b015a: 200c         	movs	r0, #0xc
700b015c: 9001         	str	r0, [sp, #0x4]
700b015e: e00e         	b	0x700b017e <_txe_semaphore_get+0x4e> @ imm = #0x1c
700b0160: 9802         	ldr	r0, [sp, #0x8]
700b0162: b158         	cbz	r0, 0x700b017c <_txe_semaphore_get+0x4c> @ imm = #0x16
700b0164: e7ff         	b	0x700b0166 <_txe_semaphore_get+0x36> @ imm = #-0x2
700b0166: f646 1084    	movw	r0, #0x6984
700b016a: f2c7 000b    	movt	r0, #0x700b
700b016e: 6800         	ldr	r0, [r0]
700b0170: b118         	cbz	r0, 0x700b017a <_txe_semaphore_get+0x4a> @ imm = #0x6
700b0172: e7ff         	b	0x700b0174 <_txe_semaphore_get+0x44> @ imm = #-0x2
700b0174: 2004         	movs	r0, #0x4
700b0176: 9001         	str	r0, [sp, #0x4]
700b0178: e7ff         	b	0x700b017a <_txe_semaphore_get+0x4a> @ imm = #-0x2
700b017a: e7ff         	b	0x700b017c <_txe_semaphore_get+0x4c> @ imm = #-0x2
700b017c: e7ff         	b	0x700b017e <_txe_semaphore_get+0x4e> @ imm = #-0x2
700b017e: e7ff         	b	0x700b0180 <_txe_semaphore_get+0x50> @ imm = #-0x2
700b0180: 9801         	ldr	r0, [sp, #0x4]
700b0182: b930         	cbnz	r0, 0x700b0192 <_txe_semaphore_get+0x62> @ imm = #0xc
700b0184: e7ff         	b	0x700b0186 <_txe_semaphore_get+0x56> @ imm = #-0x2
700b0186: 9803         	ldr	r0, [sp, #0xc]
700b0188: 9902         	ldr	r1, [sp, #0x8]
700b018a: f7fa fdd9    	bl	0x700aad40 <_tx_semaphore_get> @ imm = #-0x544e
700b018e: 9001         	str	r0, [sp, #0x4]
700b0190: e7ff         	b	0x700b0192 <_txe_semaphore_get+0x62> @ imm = #-0x2
700b0192: 9801         	ldr	r0, [sp, #0x4]
700b0194: b004         	add	sp, #0x10
700b0196: bd80         	pop	{r7, pc}
		...

700b01a0 <CSL_udmapCppi5SetIds>:
700b01a0: b085         	sub	sp, #0x14
700b01a2: 9004         	str	r0, [sp, #0x10]
700b01a4: 9103         	str	r1, [sp, #0xc]
700b01a6: 9202         	str	r2, [sp, #0x8]
700b01a8: 9301         	str	r3, [sp, #0x4]
700b01aa: 9803         	ldr	r0, [sp, #0xc]
700b01ac: 2803         	cmp	r0, #0x3
700b01ae: d114         	bne	0x700b01da <CSL_udmapCppi5SetIds+0x3a> @ imm = #0x28
700b01b0: e7ff         	b	0x700b01b2 <CSL_udmapCppi5SetIds+0x12> @ imm = #-0x2
700b01b2: 9804         	ldr	r0, [sp, #0x10]
700b01b4: 6840         	ldr	r0, [r0, #0x4]
700b01b6: 9000         	str	r0, [sp]
700b01b8: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b01bc: 0600         	lsls	r0, r0, #0x18
700b01be: 9000         	str	r0, [sp]
700b01c0: 9802         	ldr	r0, [sp, #0x8]
700b01c2: 9901         	ldr	r1, [sp, #0x4]
700b01c4: f36f 319f    	bfc	r1, #14, #18
700b01c8: f360 3197    	bfi	r1, r0, #14, #10
700b01cc: 9800         	ldr	r0, [sp]
700b01ce: 4308         	orrs	r0, r1
700b01d0: 9000         	str	r0, [sp]
700b01d2: 9800         	ldr	r0, [sp]
700b01d4: 9904         	ldr	r1, [sp, #0x10]
700b01d6: 6048         	str	r0, [r1, #0x4]
700b01d8: e013         	b	0x700b0202 <CSL_udmapCppi5SetIds+0x62> @ imm = #0x26
700b01da: 9804         	ldr	r0, [sp, #0x10]
700b01dc: 6840         	ldr	r0, [r0, #0x4]
700b01de: 9000         	str	r0, [sp]
700b01e0: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b01e4: 0600         	lsls	r0, r0, #0x18
700b01e6: 9000         	str	r0, [sp]
700b01e8: 9802         	ldr	r0, [sp, #0x8]
700b01ea: 9901         	ldr	r1, [sp, #0x4]
700b01ec: f36f 319f    	bfc	r1, #14, #18
700b01f0: f360 3197    	bfi	r1, r0, #14, #10
700b01f4: 9800         	ldr	r0, [sp]
700b01f6: 4308         	orrs	r0, r1
700b01f8: 9000         	str	r0, [sp]
700b01fa: 9800         	ldr	r0, [sp]
700b01fc: 9904         	ldr	r1, [sp, #0x10]
700b01fe: 6048         	str	r0, [r1, #0x4]
700b0200: e7ff         	b	0x700b0202 <CSL_udmapCppi5SetIds+0x62> @ imm = #-0x2
700b0202: b005         	add	sp, #0x14
700b0204: 4770         	bx	lr
		...
700b020e: 0000         	movs	r0, r0

700b0210 <Sciclient_rmIrGetInst>:
700b0210: b083         	sub	sp, #0xc
700b0212: f8ad 000a    	strh.w	r0, [sp, #0xa]
700b0216: 2000         	movs	r0, #0x0
700b0218: 9001         	str	r0, [sp, #0x4]
700b021a: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b021e: e7ff         	b	0x700b0220 <Sciclient_rmIrGetInst+0x10> @ imm = #-0x2
700b0220: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b0224: 2803         	cmp	r0, #0x3
700b0226: dc22         	bgt	0x700b026e <Sciclient_rmIrGetInst+0x5e> @ imm = #0x44
700b0228: e7ff         	b	0x700b022a <Sciclient_rmIrGetInst+0x1a> @ imm = #-0x2
700b022a: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700b022e: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700b0232: eb01 0241    	add.w	r2, r1, r1, lsl #1
700b0236: f246 719c    	movw	r1, #0x679c
700b023a: f2c7 010b    	movt	r1, #0x700b
700b023e: f831 1032    	ldrh.w	r1, [r1, r2, lsl #3]
700b0242: 4288         	cmp	r0, r1
700b0244: d10c         	bne	0x700b0260 <Sciclient_rmIrGetInst+0x50> @ imm = #0x18
700b0246: e7ff         	b	0x700b0248 <Sciclient_rmIrGetInst+0x38> @ imm = #-0x2
700b0248: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b024c: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b0250: f246 709c    	movw	r0, #0x679c
700b0254: f2c7 000b    	movt	r0, #0x700b
700b0258: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700b025c: 9001         	str	r0, [sp, #0x4]
700b025e: e006         	b	0x700b026e <Sciclient_rmIrGetInst+0x5e> @ imm = #0xc
700b0260: e7ff         	b	0x700b0262 <Sciclient_rmIrGetInst+0x52> @ imm = #-0x2
700b0262: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b0266: 3001         	adds	r0, #0x1
700b0268: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b026c: e7d8         	b	0x700b0220 <Sciclient_rmIrGetInst+0x10> @ imm = #-0x50
700b026e: 9801         	ldr	r0, [sp, #0x4]
700b0270: b003         	add	sp, #0xc
700b0272: 4770         	bx	lr
		...

700b0280 <UART_fifoRegisterWrite>:
700b0280: b580         	push	{r7, lr}
700b0282: b088         	sub	sp, #0x20
700b0284: 9007         	str	r0, [sp, #0x1c]
700b0286: 9106         	str	r1, [sp, #0x18]
700b0288: 2000         	movs	r0, #0x0
700b028a: 9001         	str	r0, [sp, #0x4]
700b028c: 9002         	str	r0, [sp, #0x8]
700b028e: 9807         	ldr	r0, [sp, #0x1c]
700b0290: 2180         	movs	r1, #0x80
700b0292: f000 fdbd    	bl	0x700b0e10 <UART_regConfigModeEnable> @ imm = #0xb7a
700b0296: 9901         	ldr	r1, [sp, #0x4]
700b0298: 9003         	str	r0, [sp, #0xc]
700b029a: 9807         	ldr	r0, [sp, #0x1c]
700b029c: f7f9 fd30    	bl	0x700a9d00 <UART_divisorLatchWrite> @ imm = #-0x65a0
700b02a0: 9005         	str	r0, [sp, #0x14]
700b02a2: 9807         	ldr	r0, [sp, #0x1c]
700b02a4: f002 f89c    	bl	0x700b23e0 <UART_enhanFuncEnable> @ imm = #0x2138
700b02a8: 9004         	str	r0, [sp, #0x10]
700b02aa: 9807         	ldr	r0, [sp, #0x1c]
700b02ac: 3008         	adds	r0, #0x8
700b02ae: 9906         	ldr	r1, [sp, #0x18]
700b02b0: f003 fbf6    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x37ec
700b02b4: e7ff         	b	0x700b02b6 <UART_fifoRegisterWrite+0x36> @ imm = #-0x2
700b02b6: 9802         	ldr	r0, [sp, #0x8]
700b02b8: b928         	cbnz	r0, 0x700b02c6 <UART_fifoRegisterWrite+0x46> @ imm = #0xa
700b02ba: e7ff         	b	0x700b02bc <UART_fifoRegisterWrite+0x3c> @ imm = #-0x2
700b02bc: 9807         	ldr	r0, [sp, #0x1c]
700b02be: f002 f86f    	bl	0x700b23a0 <UART_IsTxRxFifoEmpty> @ imm = #0x20de
700b02c2: 9002         	str	r0, [sp, #0x8]
700b02c4: e7f7         	b	0x700b02b6 <UART_fifoRegisterWrite+0x36> @ imm = #-0x12
700b02c6: 9807         	ldr	r0, [sp, #0x1c]
700b02c8: 9904         	ldr	r1, [sp, #0x10]
700b02ca: f002 fb09    	bl	0x700b28e0 <UART_enhanFuncBitValRestore> @ imm = #0x2612
700b02ce: 9807         	ldr	r0, [sp, #0x1c]
700b02d0: 9905         	ldr	r1, [sp, #0x14]
700b02d2: f7f9 fd15    	bl	0x700a9d00 <UART_divisorLatchWrite> @ imm = #-0x65d6
700b02d6: 9807         	ldr	r0, [sp, #0x1c]
700b02d8: 300c         	adds	r0, #0xc
700b02da: 9903         	ldr	r1, [sp, #0xc]
700b02dc: f003 fbe0    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x37c0
700b02e0: b008         	add	sp, #0x20
700b02e2: bd80         	pop	{r7, pc}
		...

700b02f0 <UART_lld_deInitDma>:
700b02f0: b580         	push	{r7, lr}
700b02f2: b084         	sub	sp, #0x10
700b02f4: 9003         	str	r0, [sp, #0xc]
700b02f6: 2000         	movs	r0, #0x0
700b02f8: 9002         	str	r0, [sp, #0x8]
700b02fa: 9803         	ldr	r0, [sp, #0xc]
700b02fc: b318         	cbz	r0, 0x700b0346 <UART_lld_deInitDma+0x56> @ imm = #0x46
700b02fe: e7ff         	b	0x700b0300 <UART_lld_deInitDma+0x10> @ imm = #-0x2
700b0300: 9903         	ldr	r1, [sp, #0xc]
700b0302: 2002         	movs	r0, #0x2
700b0304: 6548         	str	r0, [r1, #0x54]
700b0306: 9803         	ldr	r0, [sp, #0xc]
700b0308: f7fe fcaa    	bl	0x700aec60 <UART_lld_flushTxFifo> @ imm = #-0x16ac
700b030c: 9002         	str	r0, [sp, #0x8]
700b030e: 9802         	ldr	r0, [sp, #0x8]
700b0310: b9a0         	cbnz	r0, 0x700b033c <UART_lld_deInitDma+0x4c> @ imm = #0x28
700b0312: e7ff         	b	0x700b0314 <UART_lld_deInitDma+0x24> @ imm = #-0x2
700b0314: 9803         	ldr	r0, [sp, #0xc]
700b0316: 6800         	ldr	r0, [r0]
700b0318: 2107         	movs	r1, #0x7
700b031a: 9101         	str	r1, [sp, #0x4]
700b031c: f7fa ffc0    	bl	0x700ab2a0 <UART_intrDisable> @ imm = #-0x5080
700b0320: 9803         	ldr	r0, [sp, #0xc]
700b0322: 6800         	ldr	r0, [r0]
700b0324: 2102         	movs	r1, #0x2
700b0326: f002 fd43    	bl	0x700b2db0 <UART_intr2Disable> @ imm = #0x2a86
700b032a: 9901         	ldr	r1, [sp, #0x4]
700b032c: 9803         	ldr	r0, [sp, #0xc]
700b032e: 6800         	ldr	r0, [r0]
700b0330: f002 fd86    	bl	0x700b2e40 <UART_operatingModeSelect> @ imm = #0x2b0c
700b0334: 9903         	ldr	r1, [sp, #0xc]
700b0336: 2000         	movs	r0, #0x0
700b0338: 6548         	str	r0, [r1, #0x54]
700b033a: e7ff         	b	0x700b033c <UART_lld_deInitDma+0x4c> @ imm = #-0x2
700b033c: 9803         	ldr	r0, [sp, #0xc]
700b033e: f002 f86f    	bl	0x700b2420 <UART_lld_dmaDeInit> @ imm = #0x20de
700b0342: 9002         	str	r0, [sp, #0x8]
700b0344: e003         	b	0x700b034e <UART_lld_deInitDma+0x5e> @ imm = #0x6
700b0346: f06f 0002    	mvn	r0, #0x2
700b034a: 9002         	str	r0, [sp, #0x8]
700b034c: e7ff         	b	0x700b034e <UART_lld_deInitDma+0x5e> @ imm = #-0x2
700b034e: 9802         	ldr	r0, [sp, #0x8]
700b0350: b004         	add	sp, #0x10
700b0352: bd80         	pop	{r7, pc}
		...

700b0360 <Udma_rmFreeEvent>:
700b0360: b580         	push	{r7, lr}
700b0362: b088         	sub	sp, #0x20
700b0364: 9007         	str	r0, [sp, #0x1c]
700b0366: 9106         	str	r1, [sp, #0x18]
700b0368: 9806         	ldr	r0, [sp, #0x18]
700b036a: f500 70ea    	add.w	r0, r0, #0x1d4
700b036e: 9001         	str	r0, [sp, #0x4]
700b0370: 9806         	ldr	r0, [sp, #0x18]
700b0372: f500 609f    	add.w	r0, r0, #0x4f8
700b0376: f04f 31ff    	mov.w	r1, #0xffffffff
700b037a: f000 fc59    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x8b2
700b037e: 9807         	ldr	r0, [sp, #0x1c]
700b0380: 9901         	ldr	r1, [sp, #0x4]
700b0382: f8d1 10d8    	ldr.w	r1, [r1, #0xd8]
700b0386: 1a40         	subs	r0, r0, r1
700b0388: 9005         	str	r0, [sp, #0x14]
700b038a: 9805         	ldr	r0, [sp, #0x14]
700b038c: 0940         	lsrs	r0, r0, #0x5
700b038e: 9004         	str	r0, [sp, #0x10]
700b0390: 9805         	ldr	r0, [sp, #0x14]
700b0392: 9904         	ldr	r1, [sp, #0x10]
700b0394: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b0398: 9003         	str	r0, [sp, #0xc]
700b039a: 9903         	ldr	r1, [sp, #0xc]
700b039c: 2001         	movs	r0, #0x1
700b039e: 4088         	lsls	r0, r1
700b03a0: 9002         	str	r0, [sp, #0x8]
700b03a2: 9a02         	ldr	r2, [sp, #0x8]
700b03a4: 9806         	ldr	r0, [sp, #0x18]
700b03a6: 9904         	ldr	r1, [sp, #0x10]
700b03a8: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b03ac: f8d1 0424    	ldr.w	r0, [r1, #0x424]
700b03b0: 4310         	orrs	r0, r2
700b03b2: f8c1 0424    	str.w	r0, [r1, #0x424]
700b03b6: 9806         	ldr	r0, [sp, #0x18]
700b03b8: f500 609f    	add.w	r0, r0, #0x4f8
700b03bc: f001 fc70    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x18e0
700b03c0: b008         	add	sp, #0x20
700b03c2: bd80         	pop	{r7, pc}
		...

700b03d0 <Udma_rmFreeIrIntr>:
700b03d0: b580         	push	{r7, lr}
700b03d2: b088         	sub	sp, #0x20
700b03d4: 9007         	str	r0, [sp, #0x1c]
700b03d6: 9106         	str	r1, [sp, #0x18]
700b03d8: 9806         	ldr	r0, [sp, #0x18]
700b03da: f500 70ea    	add.w	r0, r0, #0x1d4
700b03de: 9001         	str	r0, [sp, #0x4]
700b03e0: 9806         	ldr	r0, [sp, #0x18]
700b03e2: f500 609f    	add.w	r0, r0, #0x4f8
700b03e6: f04f 31ff    	mov.w	r1, #0xffffffff
700b03ea: f000 fc21    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x842
700b03ee: 9807         	ldr	r0, [sp, #0x1c]
700b03f0: 9901         	ldr	r1, [sp, #0x4]
700b03f2: f8d1 10e8    	ldr.w	r1, [r1, #0xe8]
700b03f6: 1a40         	subs	r0, r0, r1
700b03f8: 9005         	str	r0, [sp, #0x14]
700b03fa: 9805         	ldr	r0, [sp, #0x14]
700b03fc: 0940         	lsrs	r0, r0, #0x5
700b03fe: 9004         	str	r0, [sp, #0x10]
700b0400: 9805         	ldr	r0, [sp, #0x14]
700b0402: 9904         	ldr	r1, [sp, #0x10]
700b0404: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b0408: 9003         	str	r0, [sp, #0xc]
700b040a: 9903         	ldr	r1, [sp, #0xc]
700b040c: 2001         	movs	r0, #0x1
700b040e: 4088         	lsls	r0, r1
700b0410: 9002         	str	r0, [sp, #0x8]
700b0412: 9a02         	ldr	r2, [sp, #0x8]
700b0414: 9806         	ldr	r0, [sp, #0x18]
700b0416: 9904         	ldr	r1, [sp, #0x10]
700b0418: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b041c: f8d1 04e4    	ldr.w	r0, [r1, #0x4e4]
700b0420: 4310         	orrs	r0, r2
700b0422: f8c1 04e4    	str.w	r0, [r1, #0x4e4]
700b0426: 9806         	ldr	r0, [sp, #0x18]
700b0428: f500 609f    	add.w	r0, r0, #0x4f8
700b042c: f001 fc38    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x1870
700b0430: b008         	add	sp, #0x20
700b0432: bd80         	pop	{r7, pc}
		...

700b0440 <Udma_rmFreeVintr>:
700b0440: b580         	push	{r7, lr}
700b0442: b088         	sub	sp, #0x20
700b0444: 9007         	str	r0, [sp, #0x1c]
700b0446: 9106         	str	r1, [sp, #0x18]
700b0448: 9806         	ldr	r0, [sp, #0x18]
700b044a: f500 70ea    	add.w	r0, r0, #0x1d4
700b044e: 9001         	str	r0, [sp, #0x4]
700b0450: 9806         	ldr	r0, [sp, #0x18]
700b0452: f500 609f    	add.w	r0, r0, #0x4f8
700b0456: f04f 31ff    	mov.w	r1, #0xffffffff
700b045a: f000 fbe9    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x7d2
700b045e: 9807         	ldr	r0, [sp, #0x1c]
700b0460: 9901         	ldr	r1, [sp, #0x4]
700b0462: f8d1 10e0    	ldr.w	r1, [r1, #0xe0]
700b0466: 1a40         	subs	r0, r0, r1
700b0468: 9005         	str	r0, [sp, #0x14]
700b046a: 9805         	ldr	r0, [sp, #0x14]
700b046c: 0940         	lsrs	r0, r0, #0x5
700b046e: 9004         	str	r0, [sp, #0x10]
700b0470: 9805         	ldr	r0, [sp, #0x14]
700b0472: 9904         	ldr	r1, [sp, #0x10]
700b0474: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b0478: 9003         	str	r0, [sp, #0xc]
700b047a: 9903         	ldr	r1, [sp, #0xc]
700b047c: 2001         	movs	r0, #0x1
700b047e: 4088         	lsls	r0, r1
700b0480: 9002         	str	r0, [sp, #0x8]
700b0482: 9a02         	ldr	r2, [sp, #0x8]
700b0484: 9806         	ldr	r0, [sp, #0x18]
700b0486: 9904         	ldr	r1, [sp, #0x10]
700b0488: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b048c: f8d1 04a4    	ldr.w	r0, [r1, #0x4a4]
700b0490: 4310         	orrs	r0, r2
700b0492: f8c1 04a4    	str.w	r0, [r1, #0x4a4]
700b0496: 9806         	ldr	r0, [sp, #0x18]
700b0498: f500 609f    	add.w	r0, r0, #0x4f8
700b049c: f001 fc00    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x1800
700b04a0: b008         	add	sp, #0x20
700b04a2: bd80         	pop	{r7, pc}
		...

700b04b0 <task_synchronisation_initialize>:
; {
700b04b0: b580         	push	{r7, lr}
;    tm_setup_pmu();
700b04b2: f003 fa85    	bl	0x700b39c0 <tm_setup_pmu> @ imm = #0x350a
;    tm_mutex_create(MUTEX_ID);
700b04b6: 2001         	movs	r0, #0x1
700b04b8: f002 fdb2    	bl	0x700b3020 <tm_mutex_create> @ imm = #0x2b64
;    tm_semaphore_create(SEM_A);
700b04bc: 2001         	movs	r0, #0x1
700b04be: f002 fd1f    	bl	0x700b2f00 <tm_semaphore_create> @ imm = #0x2a3e
;    tm_semaphore_create(SEM_B);
700b04c2: 2002         	movs	r0, #0x2
700b04c4: f002 fd1c    	bl	0x700b2f00 <tm_semaphore_create> @ imm = #0x2a38
;    tm_semaphore_get(SEM_A);
700b04c8: 2001         	movs	r0, #0x1
700b04ca: f002 ff91    	bl	0x700b33f0 <tm_semaphore_get> @ imm = #0x2f22
;    tm_thread_create(1, 5, writer_task1);
700b04ce: f642 42c1    	movw	r2, #0x2cc1
700b04d2: 2001         	movs	r0, #0x1
700b04d4: f2c7 020b    	movt	r2, #0x700b
700b04d8: 2105         	movs	r1, #0x5
700b04da: f000 fa51    	bl	0x700b0980 <tm_thread_create> @ imm = #0x4a2
;    tm_thread_create(2, 5, writer_task2);
700b04de: f642 42f1    	movw	r2, #0x2cf1
700b04e2: 2002         	movs	r0, #0x2
700b04e4: f2c7 020b    	movt	r2, #0x700b
700b04e8: 2105         	movs	r1, #0x5
700b04ea: f000 fa49    	bl	0x700b0980 <tm_thread_create> @ imm = #0x492
;    tm_thread_create(3, 1, reporting_thread);
700b04ee: f64c 62a1    	movw	r2, #0xcea1
700b04f2: 2003         	movs	r0, #0x3
700b04f4: f2c7 020a    	movt	r2, #0x700a
700b04f8: 2101         	movs	r1, #0x1
700b04fa: f000 fa41    	bl	0x700b0980 <tm_thread_create> @ imm = #0x482
;    tm_thread_resume(1);
700b04fe: 2001         	movs	r0, #0x1
700b0500: f003 f836    	bl	0x700b3570 <tm_thread_resume> @ imm = #0x306c
;    tm_thread_resume(2);
700b0504: 2002         	movs	r0, #0x2
700b0506: f003 f833    	bl	0x700b3570 <tm_thread_resume> @ imm = #0x3066
;    tm_thread_resume(3);
700b050a: 2003         	movs	r0, #0x3
700b050c: e8bd 4080    	pop.w	{r7, lr}
700b0510: f003 b82e    	b.w	0x700b3570 <tm_thread_resume> @ imm = #0x305c
		...

700b0520 <UdmaEventPrms_init>:
700b0520: b082         	sub	sp, #0x8
700b0522: 9001         	str	r0, [sp, #0x4]
700b0524: 9801         	ldr	r0, [sp, #0x4]
700b0526: b350         	cbz	r0, 0x700b057e <UdmaEventPrms_init+0x5e> @ imm = #0x54
700b0528: e7ff         	b	0x700b052a <UdmaEventPrms_init+0xa> @ imm = #-0x2
700b052a: 9801         	ldr	r0, [sp, #0x4]
700b052c: 2101         	movs	r1, #0x1
700b052e: 6001         	str	r1, [r0]
700b0530: 9a01         	ldr	r2, [sp, #0x4]
700b0532: 2002         	movs	r0, #0x2
700b0534: 6050         	str	r0, [r2, #0x4]
700b0536: 9a01         	ldr	r2, [sp, #0x4]
700b0538: 2000         	movs	r0, #0x0
700b053a: 9000         	str	r0, [sp]
700b053c: 6090         	str	r0, [r2, #0x8]
700b053e: 9a01         	ldr	r2, [sp, #0x4]
700b0540: 60d0         	str	r0, [r2, #0xc]
700b0542: 9a01         	ldr	r2, [sp, #0x4]
700b0544: 6110         	str	r0, [r2, #0x10]
700b0546: 9a01         	ldr	r2, [sp, #0x4]
700b0548: 6150         	str	r0, [r2, #0x14]
700b054a: 9a01         	ldr	r2, [sp, #0x4]
700b054c: 6191         	str	r1, [r2, #0x18]
700b054e: 9901         	ldr	r1, [sp, #0x4]
700b0550: 61c8         	str	r0, [r1, #0x1c]
700b0552: 9a01         	ldr	r2, [sp, #0x4]
700b0554: 2101         	movs	r1, #0x1
700b0556: f6cf 71ff    	movt	r1, #0xffff
700b055a: 6211         	str	r1, [r2, #0x20]
700b055c: 9901         	ldr	r1, [sp, #0x4]
700b055e: 6248         	str	r0, [r1, #0x24]
700b0560: 9901         	ldr	r1, [sp, #0x4]
700b0562: 6288         	str	r0, [r1, #0x28]
700b0564: 9901         	ldr	r1, [sp, #0x4]
700b0566: 6348         	str	r0, [r1, #0x34]
700b0568: 6308         	str	r0, [r1, #0x30]
700b056a: 9901         	ldr	r1, [sp, #0x4]
700b056c: f64f 70ff    	movw	r0, #0xffff
700b0570: 6388         	str	r0, [r1, #0x38]
700b0572: 9901         	ldr	r1, [sp, #0x4]
700b0574: 2000         	movs	r0, #0x0
700b0576: f6cf 70ff    	movt	r0, #0xffff
700b057a: 63c8         	str	r0, [r1, #0x3c]
700b057c: e7ff         	b	0x700b057e <UdmaEventPrms_init+0x5e> @ imm = #-0x2
700b057e: b002         	add	sp, #0x8
700b0580: 4770         	bx	lr
		...
700b058e: 0000         	movs	r0, r0

700b0590 <Udma_rmFreeBlkCopyCh>:
700b0590: b580         	push	{r7, lr}
700b0592: b088         	sub	sp, #0x20
700b0594: 9007         	str	r0, [sp, #0x1c]
700b0596: 9106         	str	r1, [sp, #0x18]
700b0598: 9806         	ldr	r0, [sp, #0x18]
700b059a: f500 70ea    	add.w	r0, r0, #0x1d4
700b059e: 9001         	str	r0, [sp, #0x4]
700b05a0: 9806         	ldr	r0, [sp, #0x18]
700b05a2: f500 609f    	add.w	r0, r0, #0x4f8
700b05a6: f04f 31ff    	mov.w	r1, #0xffffffff
700b05aa: f000 fb41    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x682
700b05ae: 9807         	ldr	r0, [sp, #0x1c]
700b05b0: 9901         	ldr	r1, [sp, #0x4]
700b05b2: 6909         	ldr	r1, [r1, #0x10]
700b05b4: 1a40         	subs	r0, r0, r1
700b05b6: 9005         	str	r0, [sp, #0x14]
700b05b8: 9805         	ldr	r0, [sp, #0x14]
700b05ba: 0940         	lsrs	r0, r0, #0x5
700b05bc: 9004         	str	r0, [sp, #0x10]
700b05be: 9805         	ldr	r0, [sp, #0x14]
700b05c0: 9904         	ldr	r1, [sp, #0x10]
700b05c2: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b05c6: 9003         	str	r0, [sp, #0xc]
700b05c8: 9903         	ldr	r1, [sp, #0xc]
700b05ca: 2001         	movs	r0, #0x1
700b05cc: 4088         	lsls	r0, r1
700b05ce: 9002         	str	r0, [sp, #0x8]
700b05d0: 9a02         	ldr	r2, [sp, #0x8]
700b05d2: 9806         	ldr	r0, [sp, #0x18]
700b05d4: 9904         	ldr	r1, [sp, #0x10]
700b05d6: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b05da: f8d1 02c8    	ldr.w	r0, [r1, #0x2c8]
700b05de: 4310         	orrs	r0, r2
700b05e0: f8c1 02c8    	str.w	r0, [r1, #0x2c8]
700b05e4: 9806         	ldr	r0, [sp, #0x18]
700b05e6: f500 609f    	add.w	r0, r0, #0x4f8
700b05ea: f001 fb59    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x16b2
700b05ee: b008         	add	sp, #0x20
700b05f0: bd80         	pop	{r7, pc}
		...
700b05fe: 0000         	movs	r0, r0

700b0600 <Udma_rmFreeBlkCopyHcCh>:
700b0600: b580         	push	{r7, lr}
700b0602: b088         	sub	sp, #0x20
700b0604: 9007         	str	r0, [sp, #0x1c]
700b0606: 9106         	str	r1, [sp, #0x18]
700b0608: 9806         	ldr	r0, [sp, #0x18]
700b060a: f500 70ea    	add.w	r0, r0, #0x1d4
700b060e: 9001         	str	r0, [sp, #0x4]
700b0610: 9806         	ldr	r0, [sp, #0x18]
700b0612: f500 609f    	add.w	r0, r0, #0x4f8
700b0616: f04f 31ff    	mov.w	r1, #0xffffffff
700b061a: f000 fb09    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x612
700b061e: 9807         	ldr	r0, [sp, #0x1c]
700b0620: 9901         	ldr	r1, [sp, #0x4]
700b0622: 6889         	ldr	r1, [r1, #0x8]
700b0624: 1a40         	subs	r0, r0, r1
700b0626: 9005         	str	r0, [sp, #0x14]
700b0628: 9805         	ldr	r0, [sp, #0x14]
700b062a: 0940         	lsrs	r0, r0, #0x5
700b062c: 9004         	str	r0, [sp, #0x10]
700b062e: 9805         	ldr	r0, [sp, #0x14]
700b0630: 9904         	ldr	r1, [sp, #0x10]
700b0632: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b0636: 9003         	str	r0, [sp, #0xc]
700b0638: 9903         	ldr	r1, [sp, #0xc]
700b063a: 2001         	movs	r0, #0x1
700b063c: 4088         	lsls	r0, r1
700b063e: 9002         	str	r0, [sp, #0x8]
700b0640: 9a02         	ldr	r2, [sp, #0x8]
700b0642: 9806         	ldr	r0, [sp, #0x18]
700b0644: 9904         	ldr	r1, [sp, #0x10]
700b0646: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b064a: f8d1 02cc    	ldr.w	r0, [r1, #0x2cc]
700b064e: 4310         	orrs	r0, r2
700b0650: f8c1 02cc    	str.w	r0, [r1, #0x2cc]
700b0654: 9806         	ldr	r0, [sp, #0x18]
700b0656: f500 609f    	add.w	r0, r0, #0x4f8
700b065a: f001 fb21    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x1642
700b065e: b008         	add	sp, #0x20
700b0660: bd80         	pop	{r7, pc}
		...
700b066e: 0000         	movs	r0, r0

700b0670 <Udma_rmFreeBlkCopyUhcCh>:
700b0670: b580         	push	{r7, lr}
700b0672: b088         	sub	sp, #0x20
700b0674: 9007         	str	r0, [sp, #0x1c]
700b0676: 9106         	str	r1, [sp, #0x18]
700b0678: 9806         	ldr	r0, [sp, #0x18]
700b067a: f500 70ea    	add.w	r0, r0, #0x1d4
700b067e: 9001         	str	r0, [sp, #0x4]
700b0680: 9806         	ldr	r0, [sp, #0x18]
700b0682: f500 609f    	add.w	r0, r0, #0x4f8
700b0686: f04f 31ff    	mov.w	r1, #0xffffffff
700b068a: f000 fad1    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x5a2
700b068e: 9807         	ldr	r0, [sp, #0x1c]
700b0690: 9901         	ldr	r1, [sp, #0x4]
700b0692: 6809         	ldr	r1, [r1]
700b0694: 1a40         	subs	r0, r0, r1
700b0696: 9005         	str	r0, [sp, #0x14]
700b0698: 9805         	ldr	r0, [sp, #0x14]
700b069a: 0940         	lsrs	r0, r0, #0x5
700b069c: 9004         	str	r0, [sp, #0x10]
700b069e: 9805         	ldr	r0, [sp, #0x14]
700b06a0: 9904         	ldr	r1, [sp, #0x10]
700b06a2: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b06a6: 9003         	str	r0, [sp, #0xc]
700b06a8: 9903         	ldr	r1, [sp, #0xc]
700b06aa: 2001         	movs	r0, #0x1
700b06ac: 4088         	lsls	r0, r1
700b06ae: 9002         	str	r0, [sp, #0x8]
700b06b0: 9a02         	ldr	r2, [sp, #0x8]
700b06b2: 9806         	ldr	r0, [sp, #0x18]
700b06b4: 9904         	ldr	r1, [sp, #0x10]
700b06b6: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b06ba: f8d1 02d0    	ldr.w	r0, [r1, #0x2d0]
700b06be: 4310         	orrs	r0, r2
700b06c0: f8c1 02d0    	str.w	r0, [r1, #0x2d0]
700b06c4: 9806         	ldr	r0, [sp, #0x18]
700b06c6: f500 609f    	add.w	r0, r0, #0x4f8
700b06ca: f001 fae9    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x15d2
700b06ce: b008         	add	sp, #0x20
700b06d0: bd80         	pop	{r7, pc}
		...
700b06de: 0000         	movs	r0, r0

700b06e0 <Udma_rmFreeRxCh>:
700b06e0: b580         	push	{r7, lr}
700b06e2: b088         	sub	sp, #0x20
700b06e4: 9007         	str	r0, [sp, #0x1c]
700b06e6: 9106         	str	r1, [sp, #0x18]
700b06e8: 9806         	ldr	r0, [sp, #0x18]
700b06ea: f500 70ea    	add.w	r0, r0, #0x1d4
700b06ee: 9001         	str	r0, [sp, #0x4]
700b06f0: 9806         	ldr	r0, [sp, #0x18]
700b06f2: f500 609f    	add.w	r0, r0, #0x4f8
700b06f6: f04f 31ff    	mov.w	r1, #0xffffffff
700b06fa: f000 fa99    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x532
700b06fe: 9807         	ldr	r0, [sp, #0x1c]
700b0700: 9901         	ldr	r1, [sp, #0x4]
700b0702: 6c09         	ldr	r1, [r1, #0x40]
700b0704: 1a40         	subs	r0, r0, r1
700b0706: 9005         	str	r0, [sp, #0x14]
700b0708: 9805         	ldr	r0, [sp, #0x14]
700b070a: 0940         	lsrs	r0, r0, #0x5
700b070c: 9004         	str	r0, [sp, #0x10]
700b070e: 9805         	ldr	r0, [sp, #0x14]
700b0710: 9904         	ldr	r1, [sp, #0x10]
700b0712: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b0716: 9003         	str	r0, [sp, #0xc]
700b0718: 9903         	ldr	r1, [sp, #0xc]
700b071a: 2001         	movs	r0, #0x1
700b071c: 4088         	lsls	r0, r1
700b071e: 9002         	str	r0, [sp, #0x8]
700b0720: 9a02         	ldr	r2, [sp, #0x8]
700b0722: 9806         	ldr	r0, [sp, #0x18]
700b0724: 9904         	ldr	r1, [sp, #0x10]
700b0726: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b072a: f8d1 02fc    	ldr.w	r0, [r1, #0x2fc]
700b072e: 4310         	orrs	r0, r2
700b0730: f8c1 02fc    	str.w	r0, [r1, #0x2fc]
700b0734: 9806         	ldr	r0, [sp, #0x18]
700b0736: f500 609f    	add.w	r0, r0, #0x4f8
700b073a: f001 fab1    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x1562
700b073e: b008         	add	sp, #0x20
700b0740: bd80         	pop	{r7, pc}
		...
700b074e: 0000         	movs	r0, r0

700b0750 <Udma_rmFreeRxHcCh>:
700b0750: b580         	push	{r7, lr}
700b0752: b088         	sub	sp, #0x20
700b0754: 9007         	str	r0, [sp, #0x1c]
700b0756: 9106         	str	r1, [sp, #0x18]
700b0758: 9806         	ldr	r0, [sp, #0x18]
700b075a: f500 70ea    	add.w	r0, r0, #0x1d4
700b075e: 9001         	str	r0, [sp, #0x4]
700b0760: 9806         	ldr	r0, [sp, #0x18]
700b0762: f500 609f    	add.w	r0, r0, #0x4f8
700b0766: f04f 31ff    	mov.w	r1, #0xffffffff
700b076a: f000 fa61    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x4c2
700b076e: 9807         	ldr	r0, [sp, #0x1c]
700b0770: 9901         	ldr	r1, [sp, #0x4]
700b0772: 6b89         	ldr	r1, [r1, #0x38]
700b0774: 1a40         	subs	r0, r0, r1
700b0776: 9005         	str	r0, [sp, #0x14]
700b0778: 9805         	ldr	r0, [sp, #0x14]
700b077a: 0940         	lsrs	r0, r0, #0x5
700b077c: 9004         	str	r0, [sp, #0x10]
700b077e: 9805         	ldr	r0, [sp, #0x14]
700b0780: 9904         	ldr	r1, [sp, #0x10]
700b0782: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b0786: 9003         	str	r0, [sp, #0xc]
700b0788: 9903         	ldr	r1, [sp, #0xc]
700b078a: 2001         	movs	r0, #0x1
700b078c: 4088         	lsls	r0, r1
700b078e: 9002         	str	r0, [sp, #0x8]
700b0790: 9a02         	ldr	r2, [sp, #0x8]
700b0792: 9806         	ldr	r0, [sp, #0x18]
700b0794: 9904         	ldr	r1, [sp, #0x10]
700b0796: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b079a: f8d1 031c    	ldr.w	r0, [r1, #0x31c]
700b079e: 4310         	orrs	r0, r2
700b07a0: f8c1 031c    	str.w	r0, [r1, #0x31c]
700b07a4: 9806         	ldr	r0, [sp, #0x18]
700b07a6: f500 609f    	add.w	r0, r0, #0x4f8
700b07aa: f001 fa79    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x14f2
700b07ae: b008         	add	sp, #0x20
700b07b0: bd80         	pop	{r7, pc}
		...
700b07be: 0000         	movs	r0, r0

700b07c0 <Udma_rmFreeRxUhcCh>:
700b07c0: b580         	push	{r7, lr}
700b07c2: b088         	sub	sp, #0x20
700b07c4: 9007         	str	r0, [sp, #0x1c]
700b07c6: 9106         	str	r1, [sp, #0x18]
700b07c8: 9806         	ldr	r0, [sp, #0x18]
700b07ca: f500 70ea    	add.w	r0, r0, #0x1d4
700b07ce: 9001         	str	r0, [sp, #0x4]
700b07d0: 9806         	ldr	r0, [sp, #0x18]
700b07d2: f500 609f    	add.w	r0, r0, #0x4f8
700b07d6: f04f 31ff    	mov.w	r1, #0xffffffff
700b07da: f000 fa29    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x452
700b07de: 9807         	ldr	r0, [sp, #0x1c]
700b07e0: 9901         	ldr	r1, [sp, #0x4]
700b07e2: 6b09         	ldr	r1, [r1, #0x30]
700b07e4: 1a40         	subs	r0, r0, r1
700b07e6: 9005         	str	r0, [sp, #0x14]
700b07e8: 9805         	ldr	r0, [sp, #0x14]
700b07ea: 0940         	lsrs	r0, r0, #0x5
700b07ec: 9004         	str	r0, [sp, #0x10]
700b07ee: 9805         	ldr	r0, [sp, #0x14]
700b07f0: 9904         	ldr	r1, [sp, #0x10]
700b07f2: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b07f6: 9003         	str	r0, [sp, #0xc]
700b07f8: 9903         	ldr	r1, [sp, #0xc]
700b07fa: 2001         	movs	r0, #0x1
700b07fc: 4088         	lsls	r0, r1
700b07fe: 9002         	str	r0, [sp, #0x8]
700b0800: 9a02         	ldr	r2, [sp, #0x8]
700b0802: 9806         	ldr	r0, [sp, #0x18]
700b0804: 9904         	ldr	r1, [sp, #0x10]
700b0806: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b080a: f8d1 0320    	ldr.w	r0, [r1, #0x320]
700b080e: 4310         	orrs	r0, r2
700b0810: f8c1 0320    	str.w	r0, [r1, #0x320]
700b0814: 9806         	ldr	r0, [sp, #0x18]
700b0816: f500 609f    	add.w	r0, r0, #0x4f8
700b081a: f001 fa41    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x1482
700b081e: b008         	add	sp, #0x20
700b0820: bd80         	pop	{r7, pc}
		...
700b082e: 0000         	movs	r0, r0

700b0830 <Udma_rmFreeTxCh>:
700b0830: b580         	push	{r7, lr}
700b0832: b088         	sub	sp, #0x20
700b0834: 9007         	str	r0, [sp, #0x1c]
700b0836: 9106         	str	r1, [sp, #0x18]
700b0838: 9806         	ldr	r0, [sp, #0x18]
700b083a: f500 70ea    	add.w	r0, r0, #0x1d4
700b083e: 9001         	str	r0, [sp, #0x4]
700b0840: 9806         	ldr	r0, [sp, #0x18]
700b0842: f500 609f    	add.w	r0, r0, #0x4f8
700b0846: f04f 31ff    	mov.w	r1, #0xffffffff
700b084a: f000 f9f1    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x3e2
700b084e: 9807         	ldr	r0, [sp, #0x1c]
700b0850: 9901         	ldr	r1, [sp, #0x4]
700b0852: 6a89         	ldr	r1, [r1, #0x28]
700b0854: 1a40         	subs	r0, r0, r1
700b0856: 9005         	str	r0, [sp, #0x14]
700b0858: 9805         	ldr	r0, [sp, #0x14]
700b085a: 0940         	lsrs	r0, r0, #0x5
700b085c: 9004         	str	r0, [sp, #0x10]
700b085e: 9805         	ldr	r0, [sp, #0x14]
700b0860: 9904         	ldr	r1, [sp, #0x10]
700b0862: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b0866: 9003         	str	r0, [sp, #0xc]
700b0868: 9903         	ldr	r1, [sp, #0xc]
700b086a: 2001         	movs	r0, #0x1
700b086c: 4088         	lsls	r0, r1
700b086e: 9002         	str	r0, [sp, #0x8]
700b0870: 9a02         	ldr	r2, [sp, #0x8]
700b0872: 9806         	ldr	r0, [sp, #0x18]
700b0874: 9904         	ldr	r1, [sp, #0x10]
700b0876: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b087a: f8d1 02d4    	ldr.w	r0, [r1, #0x2d4]
700b087e: 4310         	orrs	r0, r2
700b0880: f8c1 02d4    	str.w	r0, [r1, #0x2d4]
700b0884: 9806         	ldr	r0, [sp, #0x18]
700b0886: f500 609f    	add.w	r0, r0, #0x4f8
700b088a: f001 fa09    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x1412
700b088e: b008         	add	sp, #0x20
700b0890: bd80         	pop	{r7, pc}
		...
700b089e: 0000         	movs	r0, r0

700b08a0 <Udma_rmFreeTxHcCh>:
700b08a0: b580         	push	{r7, lr}
700b08a2: b088         	sub	sp, #0x20
700b08a4: 9007         	str	r0, [sp, #0x1c]
700b08a6: 9106         	str	r1, [sp, #0x18]
700b08a8: 9806         	ldr	r0, [sp, #0x18]
700b08aa: f500 70ea    	add.w	r0, r0, #0x1d4
700b08ae: 9001         	str	r0, [sp, #0x4]
700b08b0: 9806         	ldr	r0, [sp, #0x18]
700b08b2: f500 609f    	add.w	r0, r0, #0x4f8
700b08b6: f04f 31ff    	mov.w	r1, #0xffffffff
700b08ba: f000 f9b9    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x372
700b08be: 9807         	ldr	r0, [sp, #0x1c]
700b08c0: 9901         	ldr	r1, [sp, #0x4]
700b08c2: 6a09         	ldr	r1, [r1, #0x20]
700b08c4: 1a40         	subs	r0, r0, r1
700b08c6: 9005         	str	r0, [sp, #0x14]
700b08c8: 9805         	ldr	r0, [sp, #0x14]
700b08ca: 0940         	lsrs	r0, r0, #0x5
700b08cc: 9004         	str	r0, [sp, #0x10]
700b08ce: 9805         	ldr	r0, [sp, #0x14]
700b08d0: 9904         	ldr	r1, [sp, #0x10]
700b08d2: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b08d6: 9003         	str	r0, [sp, #0xc]
700b08d8: 9903         	ldr	r1, [sp, #0xc]
700b08da: 2001         	movs	r0, #0x1
700b08dc: 4088         	lsls	r0, r1
700b08de: 9002         	str	r0, [sp, #0x8]
700b08e0: 9a02         	ldr	r2, [sp, #0x8]
700b08e2: 9806         	ldr	r0, [sp, #0x18]
700b08e4: 9904         	ldr	r1, [sp, #0x10]
700b08e6: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b08ea: f8d1 02f4    	ldr.w	r0, [r1, #0x2f4]
700b08ee: 4310         	orrs	r0, r2
700b08f0: f8c1 02f4    	str.w	r0, [r1, #0x2f4]
700b08f4: 9806         	ldr	r0, [sp, #0x18]
700b08f6: f500 609f    	add.w	r0, r0, #0x4f8
700b08fa: f001 f9d1    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x13a2
700b08fe: b008         	add	sp, #0x20
700b0900: bd80         	pop	{r7, pc}
		...
700b090e: 0000         	movs	r0, r0

700b0910 <Udma_rmFreeTxUhcCh>:
700b0910: b580         	push	{r7, lr}
700b0912: b088         	sub	sp, #0x20
700b0914: 9007         	str	r0, [sp, #0x1c]
700b0916: 9106         	str	r1, [sp, #0x18]
700b0918: 9806         	ldr	r0, [sp, #0x18]
700b091a: f500 70ea    	add.w	r0, r0, #0x1d4
700b091e: 9001         	str	r0, [sp, #0x4]
700b0920: 9806         	ldr	r0, [sp, #0x18]
700b0922: f500 609f    	add.w	r0, r0, #0x4f8
700b0926: f04f 31ff    	mov.w	r1, #0xffffffff
700b092a: f000 f981    	bl	0x700b0c30 <SemaphoreP_pend> @ imm = #0x302
700b092e: 9807         	ldr	r0, [sp, #0x1c]
700b0930: 9901         	ldr	r1, [sp, #0x4]
700b0932: 6989         	ldr	r1, [r1, #0x18]
700b0934: 1a40         	subs	r0, r0, r1
700b0936: 9005         	str	r0, [sp, #0x14]
700b0938: 9805         	ldr	r0, [sp, #0x14]
700b093a: 0940         	lsrs	r0, r0, #0x5
700b093c: 9004         	str	r0, [sp, #0x10]
700b093e: 9805         	ldr	r0, [sp, #0x14]
700b0940: 9904         	ldr	r1, [sp, #0x10]
700b0942: eba0 1041    	sub.w	r0, r0, r1, lsl #5
700b0946: 9003         	str	r0, [sp, #0xc]
700b0948: 9903         	ldr	r1, [sp, #0xc]
700b094a: 2001         	movs	r0, #0x1
700b094c: 4088         	lsls	r0, r1
700b094e: 9002         	str	r0, [sp, #0x8]
700b0950: 9a02         	ldr	r2, [sp, #0x8]
700b0952: 9806         	ldr	r0, [sp, #0x18]
700b0954: 9904         	ldr	r1, [sp, #0x10]
700b0956: eb00 0181    	add.w	r1, r0, r1, lsl #2
700b095a: f8d1 02f8    	ldr.w	r0, [r1, #0x2f8]
700b095e: 4310         	orrs	r0, r2
700b0960: f8c1 02f8    	str.w	r0, [r1, #0x2f8]
700b0964: 9806         	ldr	r0, [sp, #0x18]
700b0966: f500 609f    	add.w	r0, r0, #0x4f8
700b096a: f001 f999    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0x1332
700b096e: b008         	add	sp, #0x20
700b0970: bd80         	pop	{r7, pc}
		...
700b097e: 0000         	movs	r0, r0

700b0980 <tm_thread_create>:
; {
700b0980: b5b0         	push	{r4, r5, r7, lr}
700b0982: b086         	sub	sp, #0x18
700b0984: 4604         	mov	r4, r0
;       tx_thread_create(&tm_thread_array[thread_id], "Thread-Metric test", tm_thread_entry, (ULONG) thread_id,
700b0986: f249 7c14    	movw	r12, #0x9714
700b098a: f2c7 0c08    	movt	r12, #0x7008
700b098e: 20b4         	movs	r0, #0xb4
;                        &tm_thread_stack_area[thread_id * TM_THREADX_THREAD_STACK_SIZE], TM_THREADX_THREAD_STACK_SIZE,
700b0990: f240 0300    	movw	r3, #0x0
;       tx_thread_create(&tm_thread_array[thread_id], "Thread-Metric test", tm_thread_entry, (ULONG) thread_id,
700b0994: fb04 c000    	mla	r0, r4, r0, r12
700b0998: f44f 6e03    	mov.w	lr, #0x830
;                        &tm_thread_stack_area[thread_id * TM_THREADX_THREAD_STACK_SIZE], TM_THREADX_THREAD_STACK_SIZE,
700b099c: f2c7 0308    	movt	r3, #0x7008
700b09a0: 468c         	mov	r12, r1
;    tm_thread_entry_functions[thread_id] = (void*) entry_function;
700b09a2: f64a 1150    	movw	r1, #0xa950
;                        &tm_thread_stack_area[thread_id * TM_THREADX_THREAD_STACK_SIZE], TM_THREADX_THREAD_STACK_SIZE,
700b09a6: fb04 330e    	mla	r3, r4, lr, r3
;    tm_thread_entry_functions[thread_id] = (void*) entry_function;
700b09aa: f2c7 0108    	movt	r1, #0x7008
700b09ae: 2500         	movs	r5, #0x0
700b09b0: f841 2024    	str.w	r2, [r1, r4, lsl #2]
;       tx_thread_create(&tm_thread_array[thread_id], "Thread-Metric test", tm_thread_entry, (ULONG) thread_id,
700b09b4: f645 71b4    	movw	r1, #0x5fb4
700b09b8: f243 4211    	movw	r2, #0x3411
700b09bc: f2c7 010b    	movt	r1, #0x700b
700b09c0: f2c7 020b    	movt	r2, #0x700b
700b09c4: e9cd 3e00    	strd	r3, lr, [sp]
700b09c8: 4623         	mov	r3, r4
700b09ca: f8cd c008    	str.w	r12, [sp, #0x8]
700b09ce: e9cd c503    	strd	r12, r5, [sp, #12]
700b09d2: 9505         	str	r5, [sp, #0x14]
700b09d4: f7f4 fb4c    	bl	0x700a5070 <_tx_thread_create> @ imm = #-0xb968
;    if (status == TX_SUCCESS)
700b09d8: 2800         	cmp	r0, #0x0
700b09da: bf18         	it	ne
700b09dc: 2001         	movne	r0, #0x1
; }
700b09de: b006         	add	sp, #0x18
700b09e0: bdb0         	pop	{r4, r5, r7, pc}
		...
700b09ee: 0000         	movs	r0, r0

700b09f0 <UART_getChar>:
700b09f0: b580         	push	{r7, lr}
700b09f2: b086         	sub	sp, #0x18
700b09f4: 9005         	str	r0, [sp, #0x14]
700b09f6: 9104         	str	r1, [sp, #0x10]
700b09f8: 2000         	movs	r0, #0x0
700b09fa: 9003         	str	r0, [sp, #0xc]
700b09fc: 9002         	str	r0, [sp, #0x8]
700b09fe: 9805         	ldr	r0, [sp, #0x14]
700b0a00: 300c         	adds	r0, #0xc
700b0a02: f003 f845    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x308a
700b0a06: 9003         	str	r0, [sp, #0xc]
700b0a08: 9805         	ldr	r0, [sp, #0x14]
700b0a0a: 300c         	adds	r0, #0xc
700b0a0c: 9000         	str	r0, [sp]
700b0a0e: f003 f83f    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x307e
700b0a12: 4601         	mov	r1, r0
700b0a14: 9800         	ldr	r0, [sp]
700b0a16: f001 017f    	and	r1, r1, #0x7f
700b0a1a: f003 f841    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x3082
700b0a1e: 9805         	ldr	r0, [sp, #0x14]
700b0a20: 3014         	adds	r0, #0x14
700b0a22: f003 f835    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x306a
700b0a26: 07c0         	lsls	r0, r0, #0x1f
700b0a28: b150         	cbz	r0, 0x700b0a40 <UART_getChar+0x50> @ imm = #0x14
700b0a2a: e7ff         	b	0x700b0a2c <UART_getChar+0x3c> @ imm = #-0x2
700b0a2c: 9805         	ldr	r0, [sp, #0x14]
700b0a2e: f003 f82f    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x305e
700b0a32: 9001         	str	r0, [sp, #0x4]
700b0a34: 9801         	ldr	r0, [sp, #0x4]
700b0a36: 9904         	ldr	r1, [sp, #0x10]
700b0a38: 7008         	strb	r0, [r1]
700b0a3a: 2001         	movs	r0, #0x1
700b0a3c: 9002         	str	r0, [sp, #0x8]
700b0a3e: e7ff         	b	0x700b0a40 <UART_getChar+0x50> @ imm = #-0x2
700b0a40: 9805         	ldr	r0, [sp, #0x14]
700b0a42: 300c         	adds	r0, #0xc
700b0a44: 9903         	ldr	r1, [sp, #0xc]
700b0a46: f003 f82b    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x3056
700b0a4a: 9802         	ldr	r0, [sp, #0x8]
700b0a4c: b006         	add	sp, #0x18
700b0a4e: bd80         	pop	{r7, pc}

700b0a50 <UART_writeData>:
700b0a50: b580         	push	{r7, lr}
700b0a52: b086         	sub	sp, #0x18
700b0a54: 9005         	str	r0, [sp, #0x14]
700b0a56: 9104         	str	r1, [sp, #0x10]
700b0a58: 9805         	ldr	r0, [sp, #0x14]
700b0a5a: 6840         	ldr	r0, [r0, #0x4]
700b0a5c: 9001         	str	r0, [sp, #0x4]
700b0a5e: 9804         	ldr	r0, [sp, #0x10]
700b0a60: 9003         	str	r0, [sp, #0xc]
700b0a62: 9803         	ldr	r0, [sp, #0xc]
700b0a64: 9901         	ldr	r1, [sp, #0x4]
700b0a66: 6bc9         	ldr	r1, [r1, #0x3c]
700b0a68: 4288         	cmp	r0, r1
700b0a6a: d304         	blo	0x700b0a76 <UART_writeData+0x26> @ imm = #0x8
700b0a6c: e7ff         	b	0x700b0a6e <UART_writeData+0x1e> @ imm = #-0x2
700b0a6e: 9801         	ldr	r0, [sp, #0x4]
700b0a70: 6bc0         	ldr	r0, [r0, #0x3c]
700b0a72: 9003         	str	r0, [sp, #0xc]
700b0a74: e7ff         	b	0x700b0a76 <UART_writeData+0x26> @ imm = #-0x2
700b0a76: 9803         	ldr	r0, [sp, #0xc]
700b0a78: 9002         	str	r0, [sp, #0x8]
700b0a7a: e7ff         	b	0x700b0a7c <UART_writeData+0x2c> @ imm = #-0x2
700b0a7c: 9803         	ldr	r0, [sp, #0xc]
700b0a7e: b190         	cbz	r0, 0x700b0aa6 <UART_writeData+0x56> @ imm = #0x24
700b0a80: e7ff         	b	0x700b0a82 <UART_writeData+0x32> @ imm = #-0x2
700b0a82: 9905         	ldr	r1, [sp, #0x14]
700b0a84: 6808         	ldr	r0, [r1]
700b0a86: 6889         	ldr	r1, [r1, #0x8]
700b0a88: 7809         	ldrb	r1, [r1]
700b0a8a: f002 fe41    	bl	0x700b3710 <UART_putChar> @ imm = #0x2c82
700b0a8e: 9905         	ldr	r1, [sp, #0x14]
700b0a90: 6888         	ldr	r0, [r1, #0x8]
700b0a92: 3001         	adds	r0, #0x1
700b0a94: 6088         	str	r0, [r1, #0x8]
700b0a96: 9803         	ldr	r0, [sp, #0xc]
700b0a98: 3801         	subs	r0, #0x1
700b0a9a: 9003         	str	r0, [sp, #0xc]
700b0a9c: 9905         	ldr	r1, [sp, #0x14]
700b0a9e: 68c8         	ldr	r0, [r1, #0xc]
700b0aa0: 3001         	adds	r0, #0x1
700b0aa2: 60c8         	str	r0, [r1, #0xc]
700b0aa4: e7ea         	b	0x700b0a7c <UART_writeData+0x2c> @ imm = #-0x2c
700b0aa6: 9804         	ldr	r0, [sp, #0x10]
700b0aa8: 9902         	ldr	r1, [sp, #0x8]
700b0aaa: 1a40         	subs	r0, r0, r1
700b0aac: b006         	add	sp, #0x18
700b0aae: bd80         	pop	{r7, pc}

700b0ab0 <Udma_virtToPhyFxn>:
700b0ab0: b580         	push	{r7, lr}
700b0ab2: b088         	sub	sp, #0x20
700b0ab4: 9007         	str	r0, [sp, #0x1c]
700b0ab6: 9106         	str	r1, [sp, #0x18]
700b0ab8: 9205         	str	r2, [sp, #0x14]
700b0aba: 2000         	movs	r0, #0x0
700b0abc: f6cf 70ff    	movt	r0, #0xffff
700b0ac0: 9004         	str	r0, [sp, #0x10]
700b0ac2: 2000         	movs	r0, #0x0
700b0ac4: 9003         	str	r0, [sp, #0xc]
700b0ac6: 9805         	ldr	r0, [sp, #0x14]
700b0ac8: b138         	cbz	r0, 0x700b0ada <Udma_virtToPhyFxn+0x2a> @ imm = #0xe
700b0aca: e7ff         	b	0x700b0acc <Udma_virtToPhyFxn+0x1c> @ imm = #-0x2
700b0acc: 9805         	ldr	r0, [sp, #0x14]
700b0ace: 6840         	ldr	r0, [r0, #0x4]
700b0ad0: 9004         	str	r0, [sp, #0x10]
700b0ad2: 9805         	ldr	r0, [sp, #0x14]
700b0ad4: 6900         	ldr	r0, [r0, #0x10]
700b0ad6: 9003         	str	r0, [sp, #0xc]
700b0ad8: e7ff         	b	0x700b0ada <Udma_virtToPhyFxn+0x2a> @ imm = #-0x2
700b0ada: 9806         	ldr	r0, [sp, #0x18]
700b0adc: f8d0 01cc    	ldr.w	r0, [r0, #0x1cc]
700b0ae0: b150         	cbz	r0, 0x700b0af8 <Udma_virtToPhyFxn+0x48> @ imm = #0x14
700b0ae2: e7ff         	b	0x700b0ae4 <Udma_virtToPhyFxn+0x34> @ imm = #-0x2
700b0ae4: 9806         	ldr	r0, [sp, #0x18]
700b0ae6: f8d0 31cc    	ldr.w	r3, [r0, #0x1cc]
700b0aea: 9807         	ldr	r0, [sp, #0x1c]
700b0aec: 9904         	ldr	r1, [sp, #0x10]
700b0aee: 9a03         	ldr	r2, [sp, #0xc]
700b0af0: 4798         	blx	r3
700b0af2: 9101         	str	r1, [sp, #0x4]
700b0af4: 9000         	str	r0, [sp]
700b0af6: e007         	b	0x700b0b08 <Udma_virtToPhyFxn+0x58> @ imm = #0xe
700b0af8: 9807         	ldr	r0, [sp, #0x1c]
700b0afa: 9904         	ldr	r1, [sp, #0x10]
700b0afc: 9a03         	ldr	r2, [sp, #0xc]
700b0afe: f002 feef    	bl	0x700b38e0 <Udma_defaultVirtToPhyFxn> @ imm = #0x2dde
700b0b02: 9101         	str	r1, [sp, #0x4]
700b0b04: 9000         	str	r0, [sp]
700b0b06: e7ff         	b	0x700b0b08 <Udma_virtToPhyFxn+0x58> @ imm = #-0x2
700b0b08: 9800         	ldr	r0, [sp]
700b0b0a: 9901         	ldr	r1, [sp, #0x4]
700b0b0c: b008         	add	sp, #0x20
700b0b0e: bd80         	pop	{r7, pc}

700b0b10 <Sciclient_pmSetModuleRst>:
700b0b10: b580         	push	{r7, lr}
700b0b12: b090         	sub	sp, #0x40
700b0b14: 900f         	str	r0, [sp, #0x3c]
700b0b16: 910e         	str	r1, [sp, #0x38]
700b0b18: 920d         	str	r2, [sp, #0x34]
700b0b1a: 2000         	movs	r0, #0x0
700b0b1c: 900c         	str	r0, [sp, #0x30]
700b0b1e: 990f         	ldr	r1, [sp, #0x3c]
700b0b20: 910a         	str	r1, [sp, #0x28]
700b0b22: 990e         	ldr	r1, [sp, #0x38]
700b0b24: 910b         	str	r1, [sp, #0x2c]
700b0b26: f240 2102    	movw	r1, #0x202
700b0b2a: f8ad 100c    	strh.w	r1, [sp, #0xc]
700b0b2e: 2102         	movs	r1, #0x2
700b0b30: 9104         	str	r1, [sp, #0x10]
700b0b32: a908         	add	r1, sp, #0x20
700b0b34: 9105         	str	r1, [sp, #0x14]
700b0b36: 2110         	movs	r1, #0x10
700b0b38: 9106         	str	r1, [sp, #0x18]
700b0b3a: 990d         	ldr	r1, [sp, #0x34]
700b0b3c: 9107         	str	r1, [sp, #0x1c]
700b0b3e: 9000         	str	r0, [sp]
700b0b40: 9001         	str	r0, [sp, #0x4]
700b0b42: 9002         	str	r0, [sp, #0x8]
700b0b44: a803         	add	r0, sp, #0xc
700b0b46: 4669         	mov	r1, sp
700b0b48: f7f1 fbf2    	bl	0x700a2330 <Sciclient_service> @ imm = #-0xe81c
700b0b4c: 900c         	str	r0, [sp, #0x30]
700b0b4e: 980c         	ldr	r0, [sp, #0x30]
700b0b50: b930         	cbnz	r0, 0x700b0b60 <Sciclient_pmSetModuleRst+0x50> @ imm = #0xc
700b0b52: e7ff         	b	0x700b0b54 <Sciclient_pmSetModuleRst+0x44> @ imm = #-0x2
700b0b54: 9800         	ldr	r0, [sp]
700b0b56: f000 0002    	and	r0, r0, #0x2
700b0b5a: 2802         	cmp	r0, #0x2
700b0b5c: d004         	beq	0x700b0b68 <Sciclient_pmSetModuleRst+0x58> @ imm = #0x8
700b0b5e: e7ff         	b	0x700b0b60 <Sciclient_pmSetModuleRst+0x50> @ imm = #-0x2
700b0b60: f04f 30ff    	mov.w	r0, #0xffffffff
700b0b64: 900c         	str	r0, [sp, #0x30]
700b0b66: e7ff         	b	0x700b0b68 <Sciclient_pmSetModuleRst+0x58> @ imm = #-0x2
700b0b68: 980c         	ldr	r0, [sp, #0x30]
700b0b6a: b010         	add	sp, #0x40
700b0b6c: bd80         	pop	{r7, pc}
700b0b6e: 0000         	movs	r0, r0

700b0b70 <Sciclient_rmIaGetInst>:
700b0b70: b083         	sub	sp, #0xc
700b0b72: f8ad 000a    	strh.w	r0, [sp, #0xa]
700b0b76: 2000         	movs	r0, #0x0
700b0b78: 9001         	str	r0, [sp, #0x4]
700b0b7a: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b0b7e: e7ff         	b	0x700b0b80 <Sciclient_rmIaGetInst+0x10> @ imm = #-0x2
700b0b80: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b0b84: 2800         	cmp	r0, #0x0
700b0b86: dc1e         	bgt	0x700b0bc6 <Sciclient_rmIaGetInst+0x56> @ imm = #0x3c
700b0b88: e7ff         	b	0x700b0b8a <Sciclient_rmIaGetInst+0x1a> @ imm = #-0x2
700b0b8a: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700b0b8e: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700b0b92: 014a         	lsls	r2, r1, #0x5
700b0b94: f646 0174    	movw	r1, #0x6874
700b0b98: f2c7 010b    	movt	r1, #0x700b
700b0b9c: 5a89         	ldrh	r1, [r1, r2]
700b0b9e: 4288         	cmp	r0, r1
700b0ba0: d10a         	bne	0x700b0bb8 <Sciclient_rmIaGetInst+0x48> @ imm = #0x14
700b0ba2: e7ff         	b	0x700b0ba4 <Sciclient_rmIaGetInst+0x34> @ imm = #-0x2
700b0ba4: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700b0ba8: f646 0074    	movw	r0, #0x6874
700b0bac: f2c7 000b    	movt	r0, #0x700b
700b0bb0: eb00 1041    	add.w	r0, r0, r1, lsl #5
700b0bb4: 9001         	str	r0, [sp, #0x4]
700b0bb6: e006         	b	0x700b0bc6 <Sciclient_rmIaGetInst+0x56> @ imm = #0xc
700b0bb8: e7ff         	b	0x700b0bba <Sciclient_rmIaGetInst+0x4a> @ imm = #-0x2
700b0bba: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b0bbe: 3001         	adds	r0, #0x1
700b0bc0: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b0bc4: e7dc         	b	0x700b0b80 <Sciclient_rmIaGetInst+0x10> @ imm = #-0x48
700b0bc6: 9801         	ldr	r0, [sp, #0x4]
700b0bc8: b003         	add	sp, #0xc
700b0bca: 4770         	bx	lr
700b0bcc: 0000         	movs	r0, r0
700b0bce: 0000         	movs	r0, r0

700b0bd0 <Sciclient_rmPsPush>:
700b0bd0: b083         	sub	sp, #0xc
700b0bd2: 9002         	str	r0, [sp, #0x8]
700b0bd4: f8ad 1006    	strh.w	r1, [sp, #0x6]
700b0bd8: 2000         	movs	r0, #0x0
700b0bda: 9000         	str	r0, [sp]
700b0bdc: f64a 1028    	movw	r0, #0xa928
700b0be0: f2c7 0008    	movt	r0, #0x7008
700b0be4: 8c80         	ldrh	r0, [r0, #0x24]
700b0be6: 2802         	cmp	r0, #0x2
700b0be8: dc19         	bgt	0x700b0c1e <Sciclient_rmPsPush+0x4e> @ imm = #0x32
700b0bea: e7ff         	b	0x700b0bec <Sciclient_rmPsPush+0x1c> @ imm = #-0x2
700b0bec: 9802         	ldr	r0, [sp, #0x8]
700b0bee: b1b0         	cbz	r0, 0x700b0c1e <Sciclient_rmPsPush+0x4e> @ imm = #0x2c
700b0bf0: e7ff         	b	0x700b0bf2 <Sciclient_rmPsPush+0x22> @ imm = #-0x2
700b0bf2: 9802         	ldr	r0, [sp, #0x8]
700b0bf4: f64a 1128    	movw	r1, #0xa928
700b0bf8: f2c7 0108    	movt	r1, #0x7008
700b0bfc: 8c8a         	ldrh	r2, [r1, #0x24]
700b0bfe: eb02 0242    	add.w	r2, r2, r2, lsl #1
700b0c02: f841 0022    	str.w	r0, [r1, r2, lsl #2]
700b0c06: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b0c0a: 8c8a         	ldrh	r2, [r1, #0x24]
700b0c0c: eb02 0242    	add.w	r2, r2, r2, lsl #1
700b0c10: eb01 0282    	add.w	r2, r1, r2, lsl #2
700b0c14: 8090         	strh	r0, [r2, #0x4]
700b0c16: 8c88         	ldrh	r0, [r1, #0x24]
700b0c18: 3001         	adds	r0, #0x1
700b0c1a: 8488         	strh	r0, [r1, #0x24]
700b0c1c: e003         	b	0x700b0c26 <Sciclient_rmPsPush+0x56> @ imm = #0x6
700b0c1e: f04f 30ff    	mov.w	r0, #0xffffffff
700b0c22: 9000         	str	r0, [sp]
700b0c24: e7ff         	b	0x700b0c26 <Sciclient_rmPsPush+0x56> @ imm = #-0x2
700b0c26: 9800         	ldr	r0, [sp]
700b0c28: b003         	add	sp, #0xc
700b0c2a: 4770         	bx	lr
700b0c2c: 0000         	movs	r0, r0
700b0c2e: 0000         	movs	r0, r0

700b0c30 <SemaphoreP_pend>:
700b0c30: b580         	push	{r7, lr}
700b0c32: b086         	sub	sp, #0x18
700b0c34: 9005         	str	r0, [sp, #0x14]
700b0c36: 9104         	str	r1, [sp, #0x10]
700b0c38: 9805         	ldr	r0, [sp, #0x14]
700b0c3a: 9003         	str	r0, [sp, #0xc]
700b0c3c: 9803         	ldr	r0, [sp, #0xc]
700b0c3e: 6d40         	ldr	r0, [r0, #0x54]
700b0c40: 2801         	cmp	r0, #0x1
700b0c42: d107         	bne	0x700b0c54 <SemaphoreP_pend+0x24> @ imm = #0xe
700b0c44: e7ff         	b	0x700b0c46 <SemaphoreP_pend+0x16> @ imm = #-0x2
700b0c46: 9803         	ldr	r0, [sp, #0xc]
700b0c48: 301c         	adds	r0, #0x1c
700b0c4a: 9904         	ldr	r1, [sp, #0x10]
700b0c4c: f7fd f800    	bl	0x700adc50 <_txe_mutex_get> @ imm = #-0x3000
700b0c50: 9001         	str	r0, [sp, #0x4]
700b0c52: e005         	b	0x700b0c60 <SemaphoreP_pend+0x30> @ imm = #0xa
700b0c54: 9803         	ldr	r0, [sp, #0xc]
700b0c56: 9904         	ldr	r1, [sp, #0x10]
700b0c58: f7ff fa6a    	bl	0x700b0130 <_txe_semaphore_get> @ imm = #-0xb2c
700b0c5c: 9001         	str	r0, [sp, #0x4]
700b0c5e: e7ff         	b	0x700b0c60 <SemaphoreP_pend+0x30> @ imm = #-0x2
700b0c60: 9801         	ldr	r0, [sp, #0x4]
700b0c62: b168         	cbz	r0, 0x700b0c80 <SemaphoreP_pend+0x50> @ imm = #0x1a
700b0c64: e7ff         	b	0x700b0c66 <SemaphoreP_pend+0x36> @ imm = #-0x2
700b0c66: 9801         	ldr	r0, [sp, #0x4]
700b0c68: 280d         	cmp	r0, #0xd
700b0c6a: d104         	bne	0x700b0c76 <SemaphoreP_pend+0x46> @ imm = #0x8
700b0c6c: e7ff         	b	0x700b0c6e <SemaphoreP_pend+0x3e> @ imm = #-0x2
700b0c6e: f06f 0001    	mvn	r0, #0x1
700b0c72: 9002         	str	r0, [sp, #0x8]
700b0c74: e003         	b	0x700b0c7e <SemaphoreP_pend+0x4e> @ imm = #0x6
700b0c76: f04f 30ff    	mov.w	r0, #0xffffffff
700b0c7a: 9002         	str	r0, [sp, #0x8]
700b0c7c: e7ff         	b	0x700b0c7e <SemaphoreP_pend+0x4e> @ imm = #-0x2
700b0c7e: e002         	b	0x700b0c86 <SemaphoreP_pend+0x56> @ imm = #0x4
700b0c80: 2000         	movs	r0, #0x0
700b0c82: 9002         	str	r0, [sp, #0x8]
700b0c84: e7ff         	b	0x700b0c86 <SemaphoreP_pend+0x56> @ imm = #-0x2
700b0c86: 9802         	ldr	r0, [sp, #0x8]
700b0c88: b006         	add	sp, #0x18
700b0c8a: bd80         	pop	{r7, pc}
700b0c8c: 0000         	movs	r0, r0
700b0c8e: 0000         	movs	r0, r0

700b0c90 <UART_lld_deInit>:
700b0c90: b580         	push	{r7, lr}
700b0c92: b084         	sub	sp, #0x10
700b0c94: 9003         	str	r0, [sp, #0xc]
700b0c96: 2000         	movs	r0, #0x0
700b0c98: 9002         	str	r0, [sp, #0x8]
700b0c9a: 9803         	ldr	r0, [sp, #0xc]
700b0c9c: b1f8         	cbz	r0, 0x700b0cde <UART_lld_deInit+0x4e> @ imm = #0x3e
700b0c9e: e7ff         	b	0x700b0ca0 <UART_lld_deInit+0x10> @ imm = #-0x2
700b0ca0: 9903         	ldr	r1, [sp, #0xc]
700b0ca2: 2002         	movs	r0, #0x2
700b0ca4: 6548         	str	r0, [r1, #0x54]
700b0ca6: 9803         	ldr	r0, [sp, #0xc]
700b0ca8: f7fd ffda    	bl	0x700aec60 <UART_lld_flushTxFifo> @ imm = #-0x204c
700b0cac: 9002         	str	r0, [sp, #0x8]
700b0cae: 9802         	ldr	r0, [sp, #0x8]
700b0cb0: b988         	cbnz	r0, 0x700b0cd6 <UART_lld_deInit+0x46> @ imm = #0x22
700b0cb2: e7ff         	b	0x700b0cb4 <UART_lld_deInit+0x24> @ imm = #-0x2
700b0cb4: 9803         	ldr	r0, [sp, #0xc]
700b0cb6: 6800         	ldr	r0, [r0]
700b0cb8: 2107         	movs	r1, #0x7
700b0cba: 9101         	str	r1, [sp, #0x4]
700b0cbc: f7fa faf0    	bl	0x700ab2a0 <UART_intrDisable> @ imm = #-0x5a20
700b0cc0: 9803         	ldr	r0, [sp, #0xc]
700b0cc2: 6800         	ldr	r0, [r0]
700b0cc4: 2102         	movs	r1, #0x2
700b0cc6: f002 f873    	bl	0x700b2db0 <UART_intr2Disable> @ imm = #0x20e6
700b0cca: 9901         	ldr	r1, [sp, #0x4]
700b0ccc: 9803         	ldr	r0, [sp, #0xc]
700b0cce: 6800         	ldr	r0, [r0]
700b0cd0: f002 f8b6    	bl	0x700b2e40 <UART_operatingModeSelect> @ imm = #0x216c
700b0cd4: e7ff         	b	0x700b0cd6 <UART_lld_deInit+0x46> @ imm = #-0x2
700b0cd6: 9903         	ldr	r1, [sp, #0xc]
700b0cd8: 2000         	movs	r0, #0x0
700b0cda: 6548         	str	r0, [r1, #0x54]
700b0cdc: e003         	b	0x700b0ce6 <UART_lld_deInit+0x56> @ imm = #0x6
700b0cde: f06f 0002    	mvn	r0, #0x2
700b0ce2: 9002         	str	r0, [sp, #0x8]
700b0ce4: e7ff         	b	0x700b0ce6 <UART_lld_deInit+0x56> @ imm = #-0x2
700b0ce6: 9802         	ldr	r0, [sp, #0x8]
700b0ce8: b004         	add	sp, #0x10
700b0cea: bd80         	pop	{r7, pc}
700b0cec: 0000         	movs	r0, r0
700b0cee: 0000         	movs	r0, r0

700b0cf0 <UART_lld_writeCompleteCallback>:
700b0cf0: b580         	push	{r7, lr}
700b0cf2: b086         	sub	sp, #0x18
700b0cf4: 9005         	str	r0, [sp, #0x14]
700b0cf6: 9805         	ldr	r0, [sp, #0x14]
700b0cf8: 9002         	str	r0, [sp, #0x8]
700b0cfa: 9802         	ldr	r0, [sp, #0x8]
700b0cfc: b320         	cbz	r0, 0x700b0d48 <UART_lld_writeCompleteCallback+0x58> @ imm = #0x48
700b0cfe: e7ff         	b	0x700b0d00 <UART_lld_writeCompleteCallback+0x10> @ imm = #-0x2
700b0d00: 9802         	ldr	r0, [sp, #0x8]
700b0d02: 6e00         	ldr	r0, [r0, #0x60]
700b0d04: 9001         	str	r0, [sp, #0x4]
700b0d06: 9801         	ldr	r0, [sp, #0x4]
700b0d08: b1e8         	cbz	r0, 0x700b0d46 <UART_lld_writeCompleteCallback+0x56> @ imm = #0x3a
700b0d0a: e7ff         	b	0x700b0d0c <UART_lld_writeCompleteCallback+0x1c> @ imm = #-0x2
700b0d0c: 9801         	ldr	r0, [sp, #0x4]
700b0d0e: 9004         	str	r0, [sp, #0x10]
700b0d10: 9804         	ldr	r0, [sp, #0x10]
700b0d12: 6840         	ldr	r0, [r0, #0x4]
700b0d14: 9003         	str	r0, [sp, #0xc]
700b0d16: 9802         	ldr	r0, [sp, #0x8]
700b0d18: 6c00         	ldr	r0, [r0, #0x40]
700b0d1a: 9903         	ldr	r1, [sp, #0xc]
700b0d1c: f8d1 1080    	ldr.w	r1, [r1, #0x80]
700b0d20: 6048         	str	r0, [r1, #0x4]
700b0d22: 9803         	ldr	r0, [sp, #0xc]
700b0d24: 69c0         	ldr	r0, [r0, #0x1c]
700b0d26: 2801         	cmp	r0, #0x1
700b0d28: d107         	bne	0x700b0d3a <UART_lld_writeCompleteCallback+0x4a> @ imm = #0xe
700b0d2a: e7ff         	b	0x700b0d2c <UART_lld_writeCompleteCallback+0x3c> @ imm = #-0x2
700b0d2c: 9803         	ldr	r0, [sp, #0xc]
700b0d2e: 6a42         	ldr	r2, [r0, #0x24]
700b0d30: 9802         	ldr	r0, [sp, #0x8]
700b0d32: f100 013c    	add.w	r1, r0, #0x3c
700b0d36: 4790         	blx	r2
700b0d38: e004         	b	0x700b0d44 <UART_lld_writeCompleteCallback+0x54> @ imm = #0x8
700b0d3a: 9802         	ldr	r0, [sp, #0x8]
700b0d3c: 6dc0         	ldr	r0, [r0, #0x5c]
700b0d3e: f000 ffaf    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0xf5e
700b0d42: e7ff         	b	0x700b0d44 <UART_lld_writeCompleteCallback+0x54> @ imm = #-0x2
700b0d44: e7ff         	b	0x700b0d46 <UART_lld_writeCompleteCallback+0x56> @ imm = #-0x2
700b0d46: e7ff         	b	0x700b0d48 <UART_lld_writeCompleteCallback+0x58> @ imm = #-0x2
700b0d48: b006         	add	sp, #0x18
700b0d4a: bd80         	pop	{r7, pc}
700b0d4c: 0000         	movs	r0, r0
700b0d4e: 0000         	movs	r0, r0

700b0d50 <Sciclient_rmIaValidateGlobalEvt>:
700b0d50: b580         	push	{r7, lr}
700b0d52: b086         	sub	sp, #0x18
700b0d54: f8ad 0016    	strh.w	r0, [sp, #0x16]
700b0d58: f8ad 1014    	strh.w	r1, [sp, #0x14]
700b0d5c: 2000         	movs	r0, #0x0
700b0d5e: 9004         	str	r0, [sp, #0x10]
700b0d60: 9003         	str	r0, [sp, #0xc]
700b0d62: f8bd 0016    	ldrh.w	r0, [sp, #0x16]
700b0d66: f7ff ff03    	bl	0x700b0b70 <Sciclient_rmIaGetInst> @ imm = #-0x1fa
700b0d6a: 9003         	str	r0, [sp, #0xc]
700b0d6c: 9803         	ldr	r0, [sp, #0xc]
700b0d6e: b920         	cbnz	r0, 0x700b0d7a <Sciclient_rmIaValidateGlobalEvt+0x2a> @ imm = #0x8
700b0d70: e7ff         	b	0x700b0d72 <Sciclient_rmIaValidateGlobalEvt+0x22> @ imm = #-0x2
700b0d72: f06f 0001    	mvn	r0, #0x1
700b0d76: 9004         	str	r0, [sp, #0x10]
700b0d78: e7ff         	b	0x700b0d7a <Sciclient_rmIaValidateGlobalEvt+0x2a> @ imm = #-0x2
700b0d7a: 9804         	ldr	r0, [sp, #0x10]
700b0d7c: b990         	cbnz	r0, 0x700b0da4 <Sciclient_rmIaValidateGlobalEvt+0x54> @ imm = #0x24
700b0d7e: e7ff         	b	0x700b0d80 <Sciclient_rmIaValidateGlobalEvt+0x30> @ imm = #-0x2
700b0d80: f8bd 0014    	ldrh.w	r0, [sp, #0x14]
700b0d84: 9903         	ldr	r1, [sp, #0xc]
700b0d86: 8909         	ldrh	r1, [r1, #0x8]
700b0d88: 1a40         	subs	r0, r0, r1
700b0d8a: f8ad 000a    	strh.w	r0, [sp, #0xa]
700b0d8e: 9803         	ldr	r0, [sp, #0xc]
700b0d90: f8bd 100a    	ldrh.w	r1, [sp, #0xa]
700b0d94: 466a         	mov	r2, sp
700b0d96: 2300         	movs	r3, #0x0
700b0d98: 6013         	str	r3, [r2]
700b0d9a: 461a         	mov	r2, r3
700b0d9c: f7f8 fbc0    	bl	0x700a9520 <Sciclient_rmIaValidateEvt> @ imm = #-0x7880
700b0da0: 9004         	str	r0, [sp, #0x10]
700b0da2: e7ff         	b	0x700b0da4 <Sciclient_rmIaValidateGlobalEvt+0x54> @ imm = #-0x2
700b0da4: 9804         	ldr	r0, [sp, #0x10]
700b0da6: b006         	add	sp, #0x18
700b0da8: bd80         	pop	{r7, pc}
700b0daa: 0000         	movs	r0, r0
700b0dac: 0000         	movs	r0, r0
700b0dae: 0000         	movs	r0, r0

700b0db0 <UART_lld_readCompleteCallback>:
700b0db0: b580         	push	{r7, lr}
700b0db2: b086         	sub	sp, #0x18
700b0db4: 9005         	str	r0, [sp, #0x14]
700b0db6: 9805         	ldr	r0, [sp, #0x14]
700b0db8: 9002         	str	r0, [sp, #0x8]
700b0dba: 9802         	ldr	r0, [sp, #0x8]
700b0dbc: b318         	cbz	r0, 0x700b0e06 <UART_lld_readCompleteCallback+0x56> @ imm = #0x46
700b0dbe: e7ff         	b	0x700b0dc0 <UART_lld_readCompleteCallback+0x10> @ imm = #-0x2
700b0dc0: 9802         	ldr	r0, [sp, #0x8]
700b0dc2: 6e00         	ldr	r0, [r0, #0x60]
700b0dc4: 9001         	str	r0, [sp, #0x4]
700b0dc6: 9801         	ldr	r0, [sp, #0x4]
700b0dc8: b1e0         	cbz	r0, 0x700b0e04 <UART_lld_readCompleteCallback+0x54> @ imm = #0x38
700b0dca: e7ff         	b	0x700b0dcc <UART_lld_readCompleteCallback+0x1c> @ imm = #-0x2
700b0dcc: 9801         	ldr	r0, [sp, #0x4]
700b0dce: 9004         	str	r0, [sp, #0x10]
700b0dd0: 9804         	ldr	r0, [sp, #0x10]
700b0dd2: 6840         	ldr	r0, [r0, #0x4]
700b0dd4: 9003         	str	r0, [sp, #0xc]
700b0dd6: 9802         	ldr	r0, [sp, #0x8]
700b0dd8: 6ac0         	ldr	r0, [r0, #0x2c]
700b0dda: 9903         	ldr	r1, [sp, #0xc]
700b0ddc: 6fc9         	ldr	r1, [r1, #0x7c]
700b0dde: 6048         	str	r0, [r1, #0x4]
700b0de0: 9803         	ldr	r0, [sp, #0xc]
700b0de2: 6940         	ldr	r0, [r0, #0x14]
700b0de4: 2801         	cmp	r0, #0x1
700b0de6: d107         	bne	0x700b0df8 <UART_lld_readCompleteCallback+0x48> @ imm = #0xe
700b0de8: e7ff         	b	0x700b0dea <UART_lld_readCompleteCallback+0x3a> @ imm = #-0x2
700b0dea: 9803         	ldr	r0, [sp, #0xc]
700b0dec: 6a02         	ldr	r2, [r0, #0x20]
700b0dee: 9802         	ldr	r0, [sp, #0x8]
700b0df0: f100 0128    	add.w	r1, r0, #0x28
700b0df4: 4790         	blx	r2
700b0df6: e004         	b	0x700b0e02 <UART_lld_readCompleteCallback+0x52> @ imm = #0x8
700b0df8: 9802         	ldr	r0, [sp, #0x8]
700b0dfa: 6d80         	ldr	r0, [r0, #0x58]
700b0dfc: f000 ff50    	bl	0x700b1ca0 <SemaphoreP_post> @ imm = #0xea0
700b0e00: e7ff         	b	0x700b0e02 <UART_lld_readCompleteCallback+0x52> @ imm = #-0x2
700b0e02: e7ff         	b	0x700b0e04 <UART_lld_readCompleteCallback+0x54> @ imm = #-0x2
700b0e04: e7ff         	b	0x700b0e06 <UART_lld_readCompleteCallback+0x56> @ imm = #-0x2
700b0e06: b006         	add	sp, #0x18
700b0e08: bd80         	pop	{r7, pc}
700b0e0a: 0000         	movs	r0, r0
700b0e0c: 0000         	movs	r0, r0
700b0e0e: 0000         	movs	r0, r0

700b0e10 <UART_regConfigModeEnable>:
700b0e10: b580         	push	{r7, lr}
700b0e12: b086         	sub	sp, #0x18
700b0e14: 9005         	str	r0, [sp, #0x14]
700b0e16: 9104         	str	r1, [sp, #0x10]
700b0e18: 9805         	ldr	r0, [sp, #0x14]
700b0e1a: 300c         	adds	r0, #0xc
700b0e1c: f002 fe38    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x2c70
700b0e20: 9003         	str	r0, [sp, #0xc]
700b0e22: 9804         	ldr	r0, [sp, #0x10]
700b0e24: 9002         	str	r0, [sp, #0x8]
700b0e26: 287f         	cmp	r0, #0x7f
700b0e28: d00f         	beq	0x700b0e4a <UART_regConfigModeEnable+0x3a> @ imm = #0x1e
700b0e2a: e7ff         	b	0x700b0e2c <UART_regConfigModeEnable+0x1c> @ imm = #-0x2
700b0e2c: 9802         	ldr	r0, [sp, #0x8]
700b0e2e: 2880         	cmp	r0, #0x80
700b0e30: d004         	beq	0x700b0e3c <UART_regConfigModeEnable+0x2c> @ imm = #0x8
700b0e32: e7ff         	b	0x700b0e34 <UART_regConfigModeEnable+0x24> @ imm = #-0x2
700b0e34: 9802         	ldr	r0, [sp, #0x8]
700b0e36: 28bf         	cmp	r0, #0xbf
700b0e38: d113         	bne	0x700b0e62 <UART_regConfigModeEnable+0x52> @ imm = #0x26
700b0e3a: e7ff         	b	0x700b0e3c <UART_regConfigModeEnable+0x2c> @ imm = #-0x2
700b0e3c: 9805         	ldr	r0, [sp, #0x14]
700b0e3e: 300c         	adds	r0, #0xc
700b0e40: f89d 1010    	ldrb.w	r1, [sp, #0x10]
700b0e44: f002 fe2c    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x2c58
700b0e48: e00c         	b	0x700b0e64 <UART_regConfigModeEnable+0x54> @ imm = #0x18
700b0e4a: 9805         	ldr	r0, [sp, #0x14]
700b0e4c: 300c         	adds	r0, #0xc
700b0e4e: 9001         	str	r0, [sp, #0x4]
700b0e50: f002 fe1e    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x2c3c
700b0e54: 4601         	mov	r1, r0
700b0e56: 9801         	ldr	r0, [sp, #0x4]
700b0e58: f001 017f    	and	r1, r1, #0x7f
700b0e5c: f002 fe20    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x2c40
700b0e60: e000         	b	0x700b0e64 <UART_regConfigModeEnable+0x54> @ imm = #0x0
700b0e62: e7ff         	b	0x700b0e64 <UART_regConfigModeEnable+0x54> @ imm = #-0x2
700b0e64: 9803         	ldr	r0, [sp, #0xc]
700b0e66: b006         	add	sp, #0x18
700b0e68: bd80         	pop	{r7, pc}
700b0e6a: 0000         	movs	r0, r0
700b0e6c: 0000         	movs	r0, r0
700b0e6e: 0000         	movs	r0, r0

700b0e70 <_tx_initialize_kernel_enter>:
700b0e70: b580         	push	{r7, lr}
700b0e72: b082         	sub	sp, #0x8
700b0e74: f646 1084    	movw	r0, #0x6984
700b0e78: f2c7 000b    	movt	r0, #0x700b
700b0e7c: 6800         	ldr	r0, [r0]
700b0e7e: f110 3f0f    	cmn.w	r0, #0xf0f0f0f
700b0e82: d00c         	beq	0x700b0e9e <_tx_initialize_kernel_enter+0x2e> @ imm = #0x18
700b0e84: e7ff         	b	0x700b0e86 <_tx_initialize_kernel_enter+0x16> @ imm = #-0x2
700b0e86: f646 1184    	movw	r1, #0x6984
700b0e8a: f2c7 010b    	movt	r1, #0x700b
700b0e8e: f04f 30f0    	mov.w	r0, #0xf0f0f0f0
700b0e92: 6008         	str	r0, [r1]
700b0e94: f003 edb4    	blx	0x700b4a00 <_tx_initialize_low_level> @ imm = #0x3b68
700b0e98: f002 fe6a    	bl	0x700b3b70 <_tx_initialize_high_level> @ imm = #0x2cd4
700b0e9c: e7ff         	b	0x700b0e9e <_tx_initialize_kernel_enter+0x2e> @ imm = #-0x2
700b0e9e: f646 1184    	movw	r1, #0x6984
700b0ea2: f2c7 010b    	movt	r1, #0x700b
700b0ea6: 9101         	str	r1, [sp, #0x4]
700b0ea8: f04f 30f0    	mov.w	r0, #0xf0f0f0f0
700b0eac: 6008         	str	r0, [r1]
700b0eae: f247 10ec    	movw	r0, #0x71ec
700b0eb2: f2c7 0008    	movt	r0, #0x7008
700b0eb6: 6800         	ldr	r0, [r0]
700b0eb8: f7fe ff42    	bl	0x700afd40 <tx_application_define> @ imm = #-0x117c
700b0ebc: 9901         	ldr	r1, [sp, #0x4]
700b0ebe: 2000         	movs	r0, #0x0
700b0ec0: 6008         	str	r0, [r1]
700b0ec2: f7fd efa0    	blx	0x700aee04 <_tx_thread_schedule> @ imm = #-0x20c0
700b0ec6: b002         	add	sp, #0x8
700b0ec8: bd80         	pop	{r7, pc}
700b0eca: 0000         	movs	r0, r0
700b0ecc: 0000         	movs	r0, r0
700b0ece: 0000         	movs	r0, r0

700b0ed0 <Sciclient_rmIrqSetRaw>:
700b0ed0: b580         	push	{r7, lr}
700b0ed2: b08c         	sub	sp, #0x30
700b0ed4: 900b         	str	r0, [sp, #0x2c]
700b0ed6: 910a         	str	r1, [sp, #0x28]
700b0ed8: 9209         	str	r2, [sp, #0x24]
700b0eda: f44f 5080    	mov.w	r0, #0x1000
700b0ede: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b0ee2: 2002         	movs	r0, #0x2
700b0ee4: 9004         	str	r0, [sp, #0x10]
700b0ee6: 980b         	ldr	r0, [sp, #0x2c]
700b0ee8: 9005         	str	r0, [sp, #0x14]
700b0eea: 201c         	movs	r0, #0x1c
700b0eec: 9006         	str	r0, [sp, #0x18]
700b0eee: 9809         	ldr	r0, [sp, #0x24]
700b0ef0: 9007         	str	r0, [sp, #0x1c]
700b0ef2: 2000         	movs	r0, #0x0
700b0ef4: 9000         	str	r0, [sp]
700b0ef6: 980a         	ldr	r0, [sp, #0x28]
700b0ef8: 9001         	str	r0, [sp, #0x4]
700b0efa: 2008         	movs	r0, #0x8
700b0efc: 9002         	str	r0, [sp, #0x8]
700b0efe: a803         	add	r0, sp, #0xc
700b0f00: 4669         	mov	r1, sp
700b0f02: f7f1 fa15    	bl	0x700a2330 <Sciclient_service> @ imm = #-0xebd6
700b0f06: 9008         	str	r0, [sp, #0x20]
700b0f08: 9808         	ldr	r0, [sp, #0x20]
700b0f0a: b930         	cbnz	r0, 0x700b0f1a <Sciclient_rmIrqSetRaw+0x4a> @ imm = #0xc
700b0f0c: e7ff         	b	0x700b0f0e <Sciclient_rmIrqSetRaw+0x3e> @ imm = #-0x2
700b0f0e: 9800         	ldr	r0, [sp]
700b0f10: f000 0002    	and	r0, r0, #0x2
700b0f14: 2802         	cmp	r0, #0x2
700b0f16: d004         	beq	0x700b0f22 <Sciclient_rmIrqSetRaw+0x52> @ imm = #0x8
700b0f18: e7ff         	b	0x700b0f1a <Sciclient_rmIrqSetRaw+0x4a> @ imm = #-0x2
700b0f1a: f04f 30ff    	mov.w	r0, #0xffffffff
700b0f1e: 9008         	str	r0, [sp, #0x20]
700b0f20: e7ff         	b	0x700b0f22 <Sciclient_rmIrqSetRaw+0x52> @ imm = #-0x2
700b0f22: 9808         	ldr	r0, [sp, #0x20]
700b0f24: b00c         	add	sp, #0x30
700b0f26: bd80         	pop	{r7, pc}
		...

700b0f30 <Sciclient_rmIrqUnmappedVintRouteDelete>:
700b0f30: b580         	push	{r7, lr}
700b0f32: b084         	sub	sp, #0x10
700b0f34: 9003         	str	r0, [sp, #0xc]
700b0f36: 2000         	movs	r0, #0x0
700b0f38: 9002         	str	r0, [sp, #0x8]
700b0f3a: 9903         	ldr	r1, [sp, #0xc]
700b0f3c: 8a08         	ldrh	r0, [r1, #0x10]
700b0f3e: 8a49         	ldrh	r1, [r1, #0x12]
700b0f40: f10d 0207    	add.w	r2, sp, #0x7
700b0f44: f7fe fe8c    	bl	0x700afc60 <Sciclient_rmIaVintGetInfo> @ imm = #-0x12e8
700b0f48: 9002         	str	r0, [sp, #0x8]
700b0f4a: 9802         	ldr	r0, [sp, #0x8]
700b0f4c: b940         	cbnz	r0, 0x700b0f60 <Sciclient_rmIrqUnmappedVintRouteDelete+0x30> @ imm = #0x10
700b0f4e: e7ff         	b	0x700b0f50 <Sciclient_rmIrqUnmappedVintRouteDelete+0x20> @ imm = #-0x2
700b0f50: f89d 0007    	ldrb.w	r0, [sp, #0x7]
700b0f54: b120         	cbz	r0, 0x700b0f60 <Sciclient_rmIrqUnmappedVintRouteDelete+0x30> @ imm = #0x8
700b0f56: e7ff         	b	0x700b0f58 <Sciclient_rmIrqUnmappedVintRouteDelete+0x28> @ imm = #-0x2
700b0f58: f06f 0001    	mvn	r0, #0x1
700b0f5c: 9002         	str	r0, [sp, #0x8]
700b0f5e: e7ff         	b	0x700b0f60 <Sciclient_rmIrqUnmappedVintRouteDelete+0x30> @ imm = #-0x2
700b0f60: 9802         	ldr	r0, [sp, #0x8]
700b0f62: b970         	cbnz	r0, 0x700b0f82 <Sciclient_rmIrqUnmappedVintRouteDelete+0x52> @ imm = #0x1c
700b0f64: e7ff         	b	0x700b0f66 <Sciclient_rmIrqUnmappedVintRouteDelete+0x36> @ imm = #-0x2
700b0f66: 9803         	ldr	r0, [sp, #0xc]
700b0f68: f7f0 fd62    	bl	0x700a1a30 <Sciclient_rmIrqGetRoute> @ imm = #-0xf53c
700b0f6c: 9002         	str	r0, [sp, #0x8]
700b0f6e: 9802         	ldr	r0, [sp, #0x8]
700b0f70: b930         	cbnz	r0, 0x700b0f80 <Sciclient_rmIrqUnmappedVintRouteDelete+0x50> @ imm = #0xc
700b0f72: e7ff         	b	0x700b0f74 <Sciclient_rmIrqUnmappedVintRouteDelete+0x44> @ imm = #-0x2
700b0f74: 9803         	ldr	r0, [sp, #0xc]
700b0f76: 2100         	movs	r1, #0x0
700b0f78: f7f4 fe72    	bl	0x700a5c60 <Sciclient_rmIrqDeleteRoute> @ imm = #-0xb31c
700b0f7c: 9002         	str	r0, [sp, #0x8]
700b0f7e: e7ff         	b	0x700b0f80 <Sciclient_rmIrqUnmappedVintRouteDelete+0x50> @ imm = #-0x2
700b0f80: e7ff         	b	0x700b0f82 <Sciclient_rmIrqUnmappedVintRouteDelete+0x52> @ imm = #-0x2
700b0f82: 9802         	ldr	r0, [sp, #0x8]
700b0f84: b004         	add	sp, #0x10
700b0f86: bd80         	pop	{r7, pc}
		...

700b0f90 <Sciclient_rmRingCfg>:
700b0f90: b580         	push	{r7, lr}
700b0f92: b08c         	sub	sp, #0x30
700b0f94: 900b         	str	r0, [sp, #0x2c]
700b0f96: 910a         	str	r1, [sp, #0x28]
700b0f98: 9209         	str	r2, [sp, #0x24]
700b0f9a: f241 1010    	movw	r0, #0x1110
700b0f9e: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b0fa2: 2002         	movs	r0, #0x2
700b0fa4: 9004         	str	r0, [sp, #0x10]
700b0fa6: 980b         	ldr	r0, [sp, #0x2c]
700b0fa8: 9005         	str	r0, [sp, #0x14]
700b0faa: 2022         	movs	r0, #0x22
700b0fac: 9006         	str	r0, [sp, #0x18]
700b0fae: 9809         	ldr	r0, [sp, #0x24]
700b0fb0: 9007         	str	r0, [sp, #0x1c]
700b0fb2: 2000         	movs	r0, #0x0
700b0fb4: 9000         	str	r0, [sp]
700b0fb6: 980a         	ldr	r0, [sp, #0x28]
700b0fb8: 9001         	str	r0, [sp, #0x4]
700b0fba: 2008         	movs	r0, #0x8
700b0fbc: 9002         	str	r0, [sp, #0x8]
700b0fbe: a803         	add	r0, sp, #0xc
700b0fc0: 4669         	mov	r1, sp
700b0fc2: f7f1 f9b5    	bl	0x700a2330 <Sciclient_service> @ imm = #-0xec96
700b0fc6: 9008         	str	r0, [sp, #0x20]
700b0fc8: 9808         	ldr	r0, [sp, #0x20]
700b0fca: b930         	cbnz	r0, 0x700b0fda <Sciclient_rmRingCfg+0x4a> @ imm = #0xc
700b0fcc: e7ff         	b	0x700b0fce <Sciclient_rmRingCfg+0x3e> @ imm = #-0x2
700b0fce: 9800         	ldr	r0, [sp]
700b0fd0: f000 0002    	and	r0, r0, #0x2
700b0fd4: 2802         	cmp	r0, #0x2
700b0fd6: d004         	beq	0x700b0fe2 <Sciclient_rmRingCfg+0x52> @ imm = #0x8
700b0fd8: e7ff         	b	0x700b0fda <Sciclient_rmRingCfg+0x4a> @ imm = #-0x2
700b0fda: f04f 30ff    	mov.w	r0, #0xffffffff
700b0fde: 9008         	str	r0, [sp, #0x20]
700b0fe0: e7ff         	b	0x700b0fe2 <Sciclient_rmRingCfg+0x52> @ imm = #-0x2
700b0fe2: 9808         	ldr	r0, [sp, #0x20]
700b0fe4: b00c         	add	sp, #0x30
700b0fe6: bd80         	pop	{r7, pc}
		...

700b0ff0 <Sciclient_rmUdmapFlowCfg>:
700b0ff0: b580         	push	{r7, lr}
700b0ff2: b08c         	sub	sp, #0x30
700b0ff4: 900b         	str	r0, [sp, #0x2c]
700b0ff6: 910a         	str	r1, [sp, #0x28]
700b0ff8: 9209         	str	r2, [sp, #0x24]
700b0ffa: f241 2030    	movw	r0, #0x1230
700b0ffe: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b1002: 2002         	movs	r0, #0x2
700b1004: 9004         	str	r0, [sp, #0x10]
700b1006: 980b         	ldr	r0, [sp, #0x2c]
700b1008: 9005         	str	r0, [sp, #0x14]
700b100a: 2029         	movs	r0, #0x29
700b100c: 9006         	str	r0, [sp, #0x18]
700b100e: 9809         	ldr	r0, [sp, #0x24]
700b1010: 9007         	str	r0, [sp, #0x1c]
700b1012: 2000         	movs	r0, #0x0
700b1014: 9000         	str	r0, [sp]
700b1016: 980a         	ldr	r0, [sp, #0x28]
700b1018: 9001         	str	r0, [sp, #0x4]
700b101a: 2008         	movs	r0, #0x8
700b101c: 9002         	str	r0, [sp, #0x8]
700b101e: a803         	add	r0, sp, #0xc
700b1020: 4669         	mov	r1, sp
700b1022: f7f1 f985    	bl	0x700a2330 <Sciclient_service> @ imm = #-0xecf6
700b1026: 9008         	str	r0, [sp, #0x20]
700b1028: 9808         	ldr	r0, [sp, #0x20]
700b102a: b930         	cbnz	r0, 0x700b103a <Sciclient_rmUdmapFlowCfg+0x4a> @ imm = #0xc
700b102c: e7ff         	b	0x700b102e <Sciclient_rmUdmapFlowCfg+0x3e> @ imm = #-0x2
700b102e: 9800         	ldr	r0, [sp]
700b1030: f000 0002    	and	r0, r0, #0x2
700b1034: 2802         	cmp	r0, #0x2
700b1036: d004         	beq	0x700b1042 <Sciclient_rmUdmapFlowCfg+0x52> @ imm = #0x8
700b1038: e7ff         	b	0x700b103a <Sciclient_rmUdmapFlowCfg+0x4a> @ imm = #-0x2
700b103a: f04f 30ff    	mov.w	r0, #0xffffffff
700b103e: 9008         	str	r0, [sp, #0x20]
700b1040: e7ff         	b	0x700b1042 <Sciclient_rmUdmapFlowCfg+0x52> @ imm = #-0x2
700b1042: 9808         	ldr	r0, [sp, #0x20]
700b1044: b00c         	add	sp, #0x30
700b1046: bd80         	pop	{r7, pc}
		...

700b1050 <Sciclient_rmUdmapFlowSizeThreshCfg>:
700b1050: b580         	push	{r7, lr}
700b1052: b08c         	sub	sp, #0x30
700b1054: 900b         	str	r0, [sp, #0x2c]
700b1056: 910a         	str	r1, [sp, #0x28]
700b1058: 9209         	str	r2, [sp, #0x24]
700b105a: f241 2031    	movw	r0, #0x1231
700b105e: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b1062: 2002         	movs	r0, #0x2
700b1064: 9004         	str	r0, [sp, #0x10]
700b1066: 980b         	ldr	r0, [sp, #0x2c]
700b1068: 9005         	str	r0, [sp, #0x14]
700b106a: 201d         	movs	r0, #0x1d
700b106c: 9006         	str	r0, [sp, #0x18]
700b106e: 9809         	ldr	r0, [sp, #0x24]
700b1070: 9007         	str	r0, [sp, #0x1c]
700b1072: 2000         	movs	r0, #0x0
700b1074: 9000         	str	r0, [sp]
700b1076: 980a         	ldr	r0, [sp, #0x28]
700b1078: 9001         	str	r0, [sp, #0x4]
700b107a: 2008         	movs	r0, #0x8
700b107c: 9002         	str	r0, [sp, #0x8]
700b107e: a803         	add	r0, sp, #0xc
700b1080: 4669         	mov	r1, sp
700b1082: f7f1 f955    	bl	0x700a2330 <Sciclient_service> @ imm = #-0xed56
700b1086: 9008         	str	r0, [sp, #0x20]
700b1088: 9808         	ldr	r0, [sp, #0x20]
700b108a: b930         	cbnz	r0, 0x700b109a <Sciclient_rmUdmapFlowSizeThreshCfg+0x4a> @ imm = #0xc
700b108c: e7ff         	b	0x700b108e <Sciclient_rmUdmapFlowSizeThreshCfg+0x3e> @ imm = #-0x2
700b108e: 9800         	ldr	r0, [sp]
700b1090: f000 0002    	and	r0, r0, #0x2
700b1094: 2802         	cmp	r0, #0x2
700b1096: d004         	beq	0x700b10a2 <Sciclient_rmUdmapFlowSizeThreshCfg+0x52> @ imm = #0x8
700b1098: e7ff         	b	0x700b109a <Sciclient_rmUdmapFlowSizeThreshCfg+0x4a> @ imm = #-0x2
700b109a: f04f 30ff    	mov.w	r0, #0xffffffff
700b109e: 9008         	str	r0, [sp, #0x20]
700b10a0: e7ff         	b	0x700b10a2 <Sciclient_rmUdmapFlowSizeThreshCfg+0x52> @ imm = #-0x2
700b10a2: 9808         	ldr	r0, [sp, #0x20]
700b10a4: b00c         	add	sp, #0x30
700b10a6: bd80         	pop	{r7, pc}
		...

700b10b0 <Sciclient_rmUdmapRxChCfg>:
700b10b0: b580         	push	{r7, lr}
700b10b2: b08c         	sub	sp, #0x30
700b10b4: 900b         	str	r0, [sp, #0x2c]
700b10b6: 910a         	str	r1, [sp, #0x28]
700b10b8: 9209         	str	r2, [sp, #0x24]
700b10ba: f241 2015    	movw	r0, #0x1215
700b10be: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b10c2: 2002         	movs	r0, #0x2
700b10c4: 9004         	str	r0, [sp, #0x10]
700b10c6: 980b         	ldr	r0, [sp, #0x2c]
700b10c8: 9005         	str	r0, [sp, #0x14]
700b10ca: 2022         	movs	r0, #0x22
700b10cc: 9006         	str	r0, [sp, #0x18]
700b10ce: 9809         	ldr	r0, [sp, #0x24]
700b10d0: 9007         	str	r0, [sp, #0x1c]
700b10d2: 2000         	movs	r0, #0x0
700b10d4: 9000         	str	r0, [sp]
700b10d6: 980a         	ldr	r0, [sp, #0x28]
700b10d8: 9001         	str	r0, [sp, #0x4]
700b10da: 2008         	movs	r0, #0x8
700b10dc: 9002         	str	r0, [sp, #0x8]
700b10de: a803         	add	r0, sp, #0xc
700b10e0: 4669         	mov	r1, sp
700b10e2: f7f1 f925    	bl	0x700a2330 <Sciclient_service> @ imm = #-0xedb6
700b10e6: 9008         	str	r0, [sp, #0x20]
700b10e8: 9808         	ldr	r0, [sp, #0x20]
700b10ea: b930         	cbnz	r0, 0x700b10fa <Sciclient_rmUdmapRxChCfg+0x4a> @ imm = #0xc
700b10ec: e7ff         	b	0x700b10ee <Sciclient_rmUdmapRxChCfg+0x3e> @ imm = #-0x2
700b10ee: 9800         	ldr	r0, [sp]
700b10f0: f000 0002    	and	r0, r0, #0x2
700b10f4: 2802         	cmp	r0, #0x2
700b10f6: d004         	beq	0x700b1102 <Sciclient_rmUdmapRxChCfg+0x52> @ imm = #0x8
700b10f8: e7ff         	b	0x700b10fa <Sciclient_rmUdmapRxChCfg+0x4a> @ imm = #-0x2
700b10fa: f04f 30ff    	mov.w	r0, #0xffffffff
700b10fe: 9008         	str	r0, [sp, #0x20]
700b1100: e7ff         	b	0x700b1102 <Sciclient_rmUdmapRxChCfg+0x52> @ imm = #-0x2
700b1102: 9808         	ldr	r0, [sp, #0x20]
700b1104: b00c         	add	sp, #0x30
700b1106: bd80         	pop	{r7, pc}
		...

700b1110 <Sciclient_rmUdmapTxChCfg>:
700b1110: b580         	push	{r7, lr}
700b1112: b08c         	sub	sp, #0x30
700b1114: 900b         	str	r0, [sp, #0x2c]
700b1116: 910a         	str	r1, [sp, #0x28]
700b1118: 9209         	str	r2, [sp, #0x24]
700b111a: f241 2005    	movw	r0, #0x1205
700b111e: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b1122: 2002         	movs	r0, #0x2
700b1124: 9004         	str	r0, [sp, #0x10]
700b1126: 980b         	ldr	r0, [sp, #0x2c]
700b1128: 9005         	str	r0, [sp, #0x14]
700b112a: 2024         	movs	r0, #0x24
700b112c: 9006         	str	r0, [sp, #0x18]
700b112e: 9809         	ldr	r0, [sp, #0x24]
700b1130: 9007         	str	r0, [sp, #0x1c]
700b1132: 2000         	movs	r0, #0x0
700b1134: 9000         	str	r0, [sp]
700b1136: 980a         	ldr	r0, [sp, #0x28]
700b1138: 9001         	str	r0, [sp, #0x4]
700b113a: 2008         	movs	r0, #0x8
700b113c: 9002         	str	r0, [sp, #0x8]
700b113e: a803         	add	r0, sp, #0xc
700b1140: 4669         	mov	r1, sp
700b1142: f7f1 f8f5    	bl	0x700a2330 <Sciclient_service> @ imm = #-0xee16
700b1146: 9008         	str	r0, [sp, #0x20]
700b1148: 9808         	ldr	r0, [sp, #0x20]
700b114a: b930         	cbnz	r0, 0x700b115a <Sciclient_rmUdmapTxChCfg+0x4a> @ imm = #0xc
700b114c: e7ff         	b	0x700b114e <Sciclient_rmUdmapTxChCfg+0x3e> @ imm = #-0x2
700b114e: 9800         	ldr	r0, [sp]
700b1150: f000 0002    	and	r0, r0, #0x2
700b1154: 2802         	cmp	r0, #0x2
700b1156: d004         	beq	0x700b1162 <Sciclient_rmUdmapTxChCfg+0x52> @ imm = #0x8
700b1158: e7ff         	b	0x700b115a <Sciclient_rmUdmapTxChCfg+0x4a> @ imm = #-0x2
700b115a: f04f 30ff    	mov.w	r0, #0xffffffff
700b115e: 9008         	str	r0, [sp, #0x20]
700b1160: e7ff         	b	0x700b1162 <Sciclient_rmUdmapTxChCfg+0x52> @ imm = #-0x2
700b1162: 9808         	ldr	r0, [sp, #0x20]
700b1164: b00c         	add	sp, #0x30
700b1166: bd80         	pop	{r7, pc}

700b1168 <_tx_thread_system_return>:
700b1168: e10f1000     	mrs	r1, apsr
700b116c: f10c0080     	cpsid	i
700b1170: e92d4ff0     	push	{r4, r5, r6, r7, r8, r9, r10, r11, lr}
700b1174: e59f503c     	ldr	r5, [pc, #0x3c]         @ 0x700b11b8 <__tx_thread_dont_save_ts+0x8>
700b1178: e5956000     	ldr	r6, [r5]
700b117c: eef14a10     	vmrs	r4, fpscr
700b1180: e52d4004     	str	r4, [sp, #-0x4]!
700b1184: ed2d0b20     	vpush	{d0, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15}
700b1188: e3a00000     	mov	r0, #0
700b118c: e92d0003     	push	{r0, r1}
700b1190: e59f2024     	ldr	r2, [pc, #0x24]         @ 0x700b11bc <__tx_thread_dont_save_ts+0xc>
700b1194: e5921000     	ldr	r1, [r2]
700b1198: e586d008     	str	sp, [r6, #0x8]
700b119c: e3a04000     	mov	r4, #0
700b11a0: e3510000     	cmp	r1, #0
700b11a4: 0a000001     	beq	0x700b11b0 <__tx_thread_dont_save_ts> @ imm = #0x4
700b11a8: e5824000     	str	r4, [r2]
700b11ac: e5861018     	str	r1, [r6, #0x18]

700b11b0 <__tx_thread_dont_save_ts>:
700b11b0: e5854000     	str	r4, [r5]
700b11b4: eafff712     	b	0x700aee04 <_tx_thread_schedule> @ imm = #-0x23b8
700b11b8: a4 a9 08 70  	.word	0x7008a9a4
700b11bc: dc a9 08 70  	.word	0x7008a9dc

700b11c0 <Sciclient_rmIrqReleaseRaw>:
700b11c0: b580         	push	{r7, lr}
700b11c2: b08e         	sub	sp, #0x38
700b11c4: 900d         	str	r0, [sp, #0x34]
700b11c6: 910c         	str	r1, [sp, #0x30]
700b11c8: f241 0001    	movw	r0, #0x1001
700b11cc: f8ad 0018    	strh.w	r0, [sp, #0x18]
700b11d0: 2002         	movs	r0, #0x2
700b11d2: 9007         	str	r0, [sp, #0x1c]
700b11d4: 980d         	ldr	r0, [sp, #0x34]
700b11d6: 9008         	str	r0, [sp, #0x20]
700b11d8: 201c         	movs	r0, #0x1c
700b11da: 9009         	str	r0, [sp, #0x24]
700b11dc: 980c         	ldr	r0, [sp, #0x30]
700b11de: 900a         	str	r0, [sp, #0x28]
700b11e0: 2000         	movs	r0, #0x0
700b11e2: 9003         	str	r0, [sp, #0xc]
700b11e4: a801         	add	r0, sp, #0x4
700b11e6: 9004         	str	r0, [sp, #0x10]
700b11e8: 2008         	movs	r0, #0x8
700b11ea: 9005         	str	r0, [sp, #0x14]
700b11ec: a806         	add	r0, sp, #0x18
700b11ee: a903         	add	r1, sp, #0xc
700b11f0: f7f1 f89e    	bl	0x700a2330 <Sciclient_service> @ imm = #-0xeec4
700b11f4: 900b         	str	r0, [sp, #0x2c]
700b11f6: 980b         	ldr	r0, [sp, #0x2c]
700b11f8: b930         	cbnz	r0, 0x700b1208 <Sciclient_rmIrqReleaseRaw+0x48> @ imm = #0xc
700b11fa: e7ff         	b	0x700b11fc <Sciclient_rmIrqReleaseRaw+0x3c> @ imm = #-0x2
700b11fc: 9803         	ldr	r0, [sp, #0xc]
700b11fe: f000 0002    	and	r0, r0, #0x2
700b1202: 2802         	cmp	r0, #0x2
700b1204: d004         	beq	0x700b1210 <Sciclient_rmIrqReleaseRaw+0x50> @ imm = #0x8
700b1206: e7ff         	b	0x700b1208 <Sciclient_rmIrqReleaseRaw+0x48> @ imm = #-0x2
700b1208: f04f 30ff    	mov.w	r0, #0xffffffff
700b120c: 900b         	str	r0, [sp, #0x2c]
700b120e: e7ff         	b	0x700b1210 <Sciclient_rmIrqReleaseRaw+0x50> @ imm = #-0x2
700b1210: 980b         	ldr	r0, [sp, #0x2c]
700b1212: b00e         	add	sp, #0x38
700b1214: bd80         	pop	{r7, pc}
		...
700b121e: 0000         	movs	r0, r0

700b1220 <Sciclient_rmPsilPair>:
700b1220: b580         	push	{r7, lr}
700b1222: b08e         	sub	sp, #0x38
700b1224: 900d         	str	r0, [sp, #0x34]
700b1226: 910c         	str	r1, [sp, #0x30]
700b1228: f44f 5094    	mov.w	r0, #0x1280
700b122c: f8ad 0018    	strh.w	r0, [sp, #0x18]
700b1230: 2002         	movs	r0, #0x2
700b1232: 9007         	str	r0, [sp, #0x1c]
700b1234: 980d         	ldr	r0, [sp, #0x34]
700b1236: 9008         	str	r0, [sp, #0x20]
700b1238: 2014         	movs	r0, #0x14
700b123a: 9009         	str	r0, [sp, #0x24]
700b123c: 980c         	ldr	r0, [sp, #0x30]
700b123e: 900a         	str	r0, [sp, #0x28]
700b1240: 2000         	movs	r0, #0x0
700b1242: 9003         	str	r0, [sp, #0xc]
700b1244: a801         	add	r0, sp, #0x4
700b1246: 9004         	str	r0, [sp, #0x10]
700b1248: 2008         	movs	r0, #0x8
700b124a: 9005         	str	r0, [sp, #0x14]
700b124c: a806         	add	r0, sp, #0x18
700b124e: a903         	add	r1, sp, #0xc
700b1250: f7f1 f86e    	bl	0x700a2330 <Sciclient_service> @ imm = #-0xef24
700b1254: 900b         	str	r0, [sp, #0x2c]
700b1256: 980b         	ldr	r0, [sp, #0x2c]
700b1258: b930         	cbnz	r0, 0x700b1268 <Sciclient_rmPsilPair+0x48> @ imm = #0xc
700b125a: e7ff         	b	0x700b125c <Sciclient_rmPsilPair+0x3c> @ imm = #-0x2
700b125c: 9803         	ldr	r0, [sp, #0xc]
700b125e: f000 0002    	and	r0, r0, #0x2
700b1262: 2802         	cmp	r0, #0x2
700b1264: d004         	beq	0x700b1270 <Sciclient_rmPsilPair+0x50> @ imm = #0x8
700b1266: e7ff         	b	0x700b1268 <Sciclient_rmPsilPair+0x48> @ imm = #-0x2
700b1268: f04f 30ff    	mov.w	r0, #0xffffffff
700b126c: 900b         	str	r0, [sp, #0x2c]
700b126e: e7ff         	b	0x700b1270 <Sciclient_rmPsilPair+0x50> @ imm = #-0x2
700b1270: 980b         	ldr	r0, [sp, #0x2c]
700b1272: b00e         	add	sp, #0x38
700b1274: bd80         	pop	{r7, pc}
		...
700b127e: 0000         	movs	r0, r0

700b1280 <Sciclient_rmPsilUnpair>:
700b1280: b580         	push	{r7, lr}
700b1282: b08e         	sub	sp, #0x38
700b1284: 900d         	str	r0, [sp, #0x34]
700b1286: 910c         	str	r1, [sp, #0x30]
700b1288: f241 2081    	movw	r0, #0x1281
700b128c: f8ad 0018    	strh.w	r0, [sp, #0x18]
700b1290: 2002         	movs	r0, #0x2
700b1292: 9007         	str	r0, [sp, #0x1c]
700b1294: 980d         	ldr	r0, [sp, #0x34]
700b1296: 9008         	str	r0, [sp, #0x20]
700b1298: 2014         	movs	r0, #0x14
700b129a: 9009         	str	r0, [sp, #0x24]
700b129c: 980c         	ldr	r0, [sp, #0x30]
700b129e: 900a         	str	r0, [sp, #0x28]
700b12a0: 2000         	movs	r0, #0x0
700b12a2: 9003         	str	r0, [sp, #0xc]
700b12a4: a801         	add	r0, sp, #0x4
700b12a6: 9004         	str	r0, [sp, #0x10]
700b12a8: 2008         	movs	r0, #0x8
700b12aa: 9005         	str	r0, [sp, #0x14]
700b12ac: a806         	add	r0, sp, #0x18
700b12ae: a903         	add	r1, sp, #0xc
700b12b0: f7f1 f83e    	bl	0x700a2330 <Sciclient_service> @ imm = #-0xef84
700b12b4: 900b         	str	r0, [sp, #0x2c]
700b12b6: 980b         	ldr	r0, [sp, #0x2c]
700b12b8: b930         	cbnz	r0, 0x700b12c8 <Sciclient_rmPsilUnpair+0x48> @ imm = #0xc
700b12ba: e7ff         	b	0x700b12bc <Sciclient_rmPsilUnpair+0x3c> @ imm = #-0x2
700b12bc: 9803         	ldr	r0, [sp, #0xc]
700b12be: f000 0002    	and	r0, r0, #0x2
700b12c2: 2802         	cmp	r0, #0x2
700b12c4: d004         	beq	0x700b12d0 <Sciclient_rmPsilUnpair+0x50> @ imm = #0x8
700b12c6: e7ff         	b	0x700b12c8 <Sciclient_rmPsilUnpair+0x48> @ imm = #-0x2
700b12c8: f04f 30ff    	mov.w	r0, #0xffffffff
700b12cc: 900b         	str	r0, [sp, #0x2c]
700b12ce: e7ff         	b	0x700b12d0 <Sciclient_rmPsilUnpair+0x50> @ imm = #-0x2
700b12d0: 980b         	ldr	r0, [sp, #0x2c]
700b12d2: b00e         	add	sp, #0x38
700b12d4: bd80         	pop	{r7, pc}
		...
700b12de: 0000         	movs	r0, r0

700b12e0 <Udma_chSetPeerReg>:
700b12e0: b580         	push	{r7, lr}
700b12e2: b086         	sub	sp, #0x18
700b12e4: f8dd c020    	ldr.w	r12, [sp, #0x20]
700b12e8: 9005         	str	r0, [sp, #0x14]
700b12ea: 9104         	str	r1, [sp, #0x10]
700b12ec: 9203         	str	r2, [sp, #0xc]
700b12ee: 9302         	str	r3, [sp, #0x8]
700b12f0: 9803         	ldr	r0, [sp, #0xc]
700b12f2: f002 fc15    	bl	0x700b3b20 <CSL_REG32_RD_RAW> @ imm = #0x282a
700b12f6: 9001         	str	r0, [sp, #0x4]
700b12f8: 9801         	ldr	r0, [sp, #0x4]
700b12fa: f020 4000    	bic	r0, r0, #0x80000000
700b12fe: 9001         	str	r0, [sp, #0x4]
700b1300: 9803         	ldr	r0, [sp, #0xc]
700b1302: 9901         	ldr	r1, [sp, #0x4]
700b1304: f002 fb94    	bl	0x700b3a30 <CSL_REG32_WR_RAW> @ imm = #0x2728
700b1308: 9804         	ldr	r0, [sp, #0x10]
700b130a: 6801         	ldr	r1, [r0]
700b130c: 6840         	ldr	r0, [r0, #0x4]
700b130e: f36f 301f    	bfc	r0, #12, #20
700b1312: f361 601a    	bfi	r0, r1, #24, #3
700b1316: 9001         	str	r0, [sp, #0x4]
700b1318: 9808         	ldr	r0, [sp, #0x20]
700b131a: 9901         	ldr	r1, [sp, #0x4]
700b131c: f002 fb88    	bl	0x700b3a30 <CSL_REG32_WR_RAW> @ imm = #0x2710
700b1320: 9804         	ldr	r0, [sp, #0x10]
700b1322: 6880         	ldr	r0, [r0, #0x8]
700b1324: f36f 301f    	bfc	r0, #12, #20
700b1328: 9001         	str	r0, [sp, #0x4]
700b132a: 9802         	ldr	r0, [sp, #0x8]
700b132c: 9901         	ldr	r1, [sp, #0x4]
700b132e: f002 fb7f    	bl	0x700b3a30 <CSL_REG32_WR_RAW> @ imm = #0x26fe
700b1332: b006         	add	sp, #0x18
700b1334: bd80         	pop	{r7, pc}
		...
700b133e: 0000         	movs	r0, r0

700b1340 <Udma_eventGetGlobalHandle>:
700b1340: b084         	sub	sp, #0x10
700b1342: 9003         	str	r0, [sp, #0xc]
700b1344: 2000         	movs	r0, #0x0
700b1346: 9002         	str	r0, [sp, #0x8]
700b1348: 9000         	str	r0, [sp]
700b134a: 9803         	ldr	r0, [sp, #0xc]
700b134c: b920         	cbnz	r0, 0x700b1358 <Udma_eventGetGlobalHandle+0x18> @ imm = #0x8
700b134e: e7ff         	b	0x700b1350 <Udma_eventGetGlobalHandle+0x10> @ imm = #-0x2
700b1350: f06f 0001    	mvn	r0, #0x1
700b1354: 9002         	str	r0, [sp, #0x8]
700b1356: e7ff         	b	0x700b1358 <Udma_eventGetGlobalHandle+0x18> @ imm = #-0x2
700b1358: 9802         	ldr	r0, [sp, #0x8]
700b135a: b988         	cbnz	r0, 0x700b1380 <Udma_eventGetGlobalHandle+0x40> @ imm = #0x22
700b135c: e7ff         	b	0x700b135e <Udma_eventGetGlobalHandle+0x1e> @ imm = #-0x2
700b135e: 9803         	ldr	r0, [sp, #0xc]
700b1360: 9001         	str	r0, [sp, #0x4]
700b1362: 9801         	ldr	r0, [sp, #0x4]
700b1364: f8d0 02c4    	ldr.w	r0, [r0, #0x2c4]
700b1368: f64a 31cd    	movw	r1, #0xabcd
700b136c: f6ca 31dc    	movt	r1, #0xabdc
700b1370: 4288         	cmp	r0, r1
700b1372: d004         	beq	0x700b137e <Udma_eventGetGlobalHandle+0x3e> @ imm = #0x8
700b1374: e7ff         	b	0x700b1376 <Udma_eventGetGlobalHandle+0x36> @ imm = #-0x2
700b1376: f04f 30ff    	mov.w	r0, #0xffffffff
700b137a: 9002         	str	r0, [sp, #0x8]
700b137c: e7ff         	b	0x700b137e <Udma_eventGetGlobalHandle+0x3e> @ imm = #-0x2
700b137e: e7ff         	b	0x700b1380 <Udma_eventGetGlobalHandle+0x40> @ imm = #-0x2
700b1380: 9802         	ldr	r0, [sp, #0x8]
700b1382: b928         	cbnz	r0, 0x700b1390 <Udma_eventGetGlobalHandle+0x50> @ imm = #0xa
700b1384: e7ff         	b	0x700b1386 <Udma_eventGetGlobalHandle+0x46> @ imm = #-0x2
700b1386: 9801         	ldr	r0, [sp, #0x4]
700b1388: f8d0 01c0    	ldr.w	r0, [r0, #0x1c0]
700b138c: 9000         	str	r0, [sp]
700b138e: e7ff         	b	0x700b1390 <Udma_eventGetGlobalHandle+0x50> @ imm = #-0x2
700b1390: 9800         	ldr	r0, [sp]
700b1392: b004         	add	sp, #0x10
700b1394: 4770         	bx	lr
		...
700b139e: 0000         	movs	r0, r0

700b13a0 <CSL_pktdmaIsValidChanIdx>:
700b13a0: b084         	sub	sp, #0x10
700b13a2: 9003         	str	r0, [sp, #0xc]
700b13a4: 9102         	str	r1, [sp, #0x8]
700b13a6: 9201         	str	r2, [sp, #0x4]
700b13a8: 9801         	ldr	r0, [sp, #0x4]
700b13aa: b950         	cbnz	r0, 0x700b13c2 <CSL_pktdmaIsValidChanIdx+0x22> @ imm = #0x14
700b13ac: e7ff         	b	0x700b13ae <CSL_pktdmaIsValidChanIdx+0xe> @ imm = #-0x2
700b13ae: 9802         	ldr	r0, [sp, #0x8]
700b13b0: 9903         	ldr	r1, [sp, #0xc]
700b13b2: 6a09         	ldr	r1, [r1, #0x20]
700b13b4: 4288         	cmp	r0, r1
700b13b6: d204         	bhs	0x700b13c2 <CSL_pktdmaIsValidChanIdx+0x22> @ imm = #0x8
700b13b8: e7ff         	b	0x700b13ba <CSL_pktdmaIsValidChanIdx+0x1a> @ imm = #-0x2
700b13ba: 2001         	movs	r0, #0x1
700b13bc: f88d 0003    	strb.w	r0, [sp, #0x3]
700b13c0: e012         	b	0x700b13e8 <CSL_pktdmaIsValidChanIdx+0x48> @ imm = #0x24
700b13c2: 9801         	ldr	r0, [sp, #0x4]
700b13c4: 2801         	cmp	r0, #0x1
700b13c6: d10a         	bne	0x700b13de <CSL_pktdmaIsValidChanIdx+0x3e> @ imm = #0x14
700b13c8: e7ff         	b	0x700b13ca <CSL_pktdmaIsValidChanIdx+0x2a> @ imm = #-0x2
700b13ca: 9802         	ldr	r0, [sp, #0x8]
700b13cc: 9903         	ldr	r1, [sp, #0xc]
700b13ce: 6a49         	ldr	r1, [r1, #0x24]
700b13d0: 4288         	cmp	r0, r1
700b13d2: d204         	bhs	0x700b13de <CSL_pktdmaIsValidChanIdx+0x3e> @ imm = #0x8
700b13d4: e7ff         	b	0x700b13d6 <CSL_pktdmaIsValidChanIdx+0x36> @ imm = #-0x2
700b13d6: 2001         	movs	r0, #0x1
700b13d8: f88d 0003    	strb.w	r0, [sp, #0x3]
700b13dc: e003         	b	0x700b13e6 <CSL_pktdmaIsValidChanIdx+0x46> @ imm = #0x6
700b13de: 2000         	movs	r0, #0x0
700b13e0: f88d 0003    	strb.w	r0, [sp, #0x3]
700b13e4: e7ff         	b	0x700b13e6 <CSL_pktdmaIsValidChanIdx+0x46> @ imm = #-0x2
700b13e6: e7ff         	b	0x700b13e8 <CSL_pktdmaIsValidChanIdx+0x48> @ imm = #-0x2
700b13e8: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b13ec: f000 0001    	and	r0, r0, #0x1
700b13f0: b004         	add	sp, #0x10
700b13f2: 4770         	bx	lr
		...

700b1400 <Sciclient_rmUnmappedVintRouteCreate>:
700b1400: b580         	push	{r7, lr}
700b1402: b084         	sub	sp, #0x10
700b1404: 9003         	str	r0, [sp, #0xc]
700b1406: 9903         	ldr	r1, [sp, #0xc]
700b1408: 8a08         	ldrh	r0, [r1, #0x10]
700b140a: 8a49         	ldrh	r1, [r1, #0x12]
700b140c: f10d 0207    	add.w	r2, sp, #0x7
700b1410: f7fe fc26    	bl	0x700afc60 <Sciclient_rmIaVintGetInfo> @ imm = #-0x17b4
700b1414: 9002         	str	r0, [sp, #0x8]
700b1416: 9802         	ldr	r0, [sp, #0x8]
700b1418: b940         	cbnz	r0, 0x700b142c <Sciclient_rmUnmappedVintRouteCreate+0x2c> @ imm = #0x10
700b141a: e7ff         	b	0x700b141c <Sciclient_rmUnmappedVintRouteCreate+0x1c> @ imm = #-0x2
700b141c: f89d 0007    	ldrb.w	r0, [sp, #0x7]
700b1420: b120         	cbz	r0, 0x700b142c <Sciclient_rmUnmappedVintRouteCreate+0x2c> @ imm = #0x8
700b1422: e7ff         	b	0x700b1424 <Sciclient_rmUnmappedVintRouteCreate+0x24> @ imm = #-0x2
700b1424: f06f 0001    	mvn	r0, #0x1
700b1428: 9002         	str	r0, [sp, #0x8]
700b142a: e7ff         	b	0x700b142c <Sciclient_rmUnmappedVintRouteCreate+0x2c> @ imm = #-0x2
700b142c: 9802         	ldr	r0, [sp, #0x8]
700b142e: b970         	cbnz	r0, 0x700b144e <Sciclient_rmUnmappedVintRouteCreate+0x4e> @ imm = #0x1c
700b1430: e7ff         	b	0x700b1432 <Sciclient_rmUnmappedVintRouteCreate+0x32> @ imm = #-0x2
700b1432: 9803         	ldr	r0, [sp, #0xc]
700b1434: f7f1 ff4c    	bl	0x700a32d0 <Sciclient_rmIrqFindRoute> @ imm = #-0xe168
700b1438: 9002         	str	r0, [sp, #0x8]
700b143a: 9802         	ldr	r0, [sp, #0x8]
700b143c: b930         	cbnz	r0, 0x700b144c <Sciclient_rmUnmappedVintRouteCreate+0x4c> @ imm = #0xc
700b143e: e7ff         	b	0x700b1440 <Sciclient_rmUnmappedVintRouteCreate+0x40> @ imm = #-0x2
700b1440: 9803         	ldr	r0, [sp, #0xc]
700b1442: 2100         	movs	r1, #0x0
700b1444: f7f4 fe64    	bl	0x700a6110 <Sciclient_rmIrqProgramRoute> @ imm = #-0xb338
700b1448: 9002         	str	r0, [sp, #0x8]
700b144a: e7ff         	b	0x700b144c <Sciclient_rmUnmappedVintRouteCreate+0x4c> @ imm = #-0x2
700b144c: e7ff         	b	0x700b144e <Sciclient_rmUnmappedVintRouteCreate+0x4e> @ imm = #-0x2
700b144e: 9802         	ldr	r0, [sp, #0x8]
700b1450: b004         	add	sp, #0x10
700b1452: bd80         	pop	{r7, pc}
		...

700b1460 <UART_OperModeValid>:
700b1460: b082         	sub	sp, #0x8
700b1462: 9001         	str	r0, [sp, #0x4]
700b1464: f06f 0002    	mvn	r0, #0x2
700b1468: 9000         	str	r0, [sp]
700b146a: 9801         	ldr	r0, [sp, #0x4]
700b146c: b1e0         	cbz	r0, 0x700b14a8 <UART_OperModeValid+0x48> @ imm = #0x38
700b146e: e7ff         	b	0x700b1470 <UART_OperModeValid+0x10> @ imm = #-0x2
700b1470: 9801         	ldr	r0, [sp, #0x4]
700b1472: 2801         	cmp	r0, #0x1
700b1474: d018         	beq	0x700b14a8 <UART_OperModeValid+0x48> @ imm = #0x30
700b1476: e7ff         	b	0x700b1478 <UART_OperModeValid+0x18> @ imm = #-0x2
700b1478: 9801         	ldr	r0, [sp, #0x4]
700b147a: 2802         	cmp	r0, #0x2
700b147c: d014         	beq	0x700b14a8 <UART_OperModeValid+0x48> @ imm = #0x28
700b147e: e7ff         	b	0x700b1480 <UART_OperModeValid+0x20> @ imm = #-0x2
700b1480: 9801         	ldr	r0, [sp, #0x4]
700b1482: 2803         	cmp	r0, #0x3
700b1484: d010         	beq	0x700b14a8 <UART_OperModeValid+0x48> @ imm = #0x20
700b1486: e7ff         	b	0x700b1488 <UART_OperModeValid+0x28> @ imm = #-0x2
700b1488: 9801         	ldr	r0, [sp, #0x4]
700b148a: 2804         	cmp	r0, #0x4
700b148c: d00c         	beq	0x700b14a8 <UART_OperModeValid+0x48> @ imm = #0x18
700b148e: e7ff         	b	0x700b1490 <UART_OperModeValid+0x30> @ imm = #-0x2
700b1490: 9801         	ldr	r0, [sp, #0x4]
700b1492: 2805         	cmp	r0, #0x5
700b1494: d008         	beq	0x700b14a8 <UART_OperModeValid+0x48> @ imm = #0x10
700b1496: e7ff         	b	0x700b1498 <UART_OperModeValid+0x38> @ imm = #-0x2
700b1498: 9801         	ldr	r0, [sp, #0x4]
700b149a: 2806         	cmp	r0, #0x6
700b149c: d004         	beq	0x700b14a8 <UART_OperModeValid+0x48> @ imm = #0x8
700b149e: e7ff         	b	0x700b14a0 <UART_OperModeValid+0x40> @ imm = #-0x2
700b14a0: 9801         	ldr	r0, [sp, #0x4]
700b14a2: 2807         	cmp	r0, #0x7
700b14a4: d103         	bne	0x700b14ae <UART_OperModeValid+0x4e> @ imm = #0x6
700b14a6: e7ff         	b	0x700b14a8 <UART_OperModeValid+0x48> @ imm = #-0x2
700b14a8: 2000         	movs	r0, #0x0
700b14aa: 9000         	str	r0, [sp]
700b14ac: e7ff         	b	0x700b14ae <UART_OperModeValid+0x4e> @ imm = #-0x2
700b14ae: 9800         	ldr	r0, [sp]
700b14b0: b002         	add	sp, #0x8
700b14b2: 4770         	bx	lr
		...

700b14c0 <UdmaRingPrms_init>:
700b14c0: b081         	sub	sp, #0x4
700b14c2: 9000         	str	r0, [sp]
700b14c4: 9800         	ldr	r0, [sp]
700b14c6: b318         	cbz	r0, 0x700b1510 <UdmaRingPrms_init+0x50> @ imm = #0x46
700b14c8: e7ff         	b	0x700b14ca <UdmaRingPrms_init+0xa> @ imm = #-0x2
700b14ca: 9900         	ldr	r1, [sp]
700b14cc: 2000         	movs	r0, #0x0
700b14ce: 6008         	str	r0, [r1]
700b14d0: 9a00         	ldr	r2, [sp]
700b14d2: f64a 31cd    	movw	r1, #0xabcd
700b14d6: f6ca 31dc    	movt	r1, #0xabdc
700b14da: 6051         	str	r1, [r2, #0x4]
700b14dc: 9900         	ldr	r1, [sp]
700b14de: 7208         	strb	r0, [r1, #0x8]
700b14e0: 9a00         	ldr	r2, [sp]
700b14e2: f64f 71ff    	movw	r1, #0xffff
700b14e6: 8151         	strh	r1, [r2, #0xa]
700b14e8: 9900         	ldr	r1, [sp]
700b14ea: 60c8         	str	r0, [r1, #0xc]
700b14ec: 9a00         	ldr	r2, [sp]
700b14ee: 2101         	movs	r1, #0x1
700b14f0: 7411         	strb	r1, [r2, #0x10]
700b14f2: 9900         	ldr	r1, [sp]
700b14f4: 7448         	strb	r0, [r1, #0x11]
700b14f6: 9900         	ldr	r1, [sp]
700b14f8: 7488         	strb	r0, [r1, #0x12]
700b14fa: 9900         	ldr	r1, [sp]
700b14fc: 2004         	movs	r0, #0x4
700b14fe: f6cf 70ff    	movt	r0, #0xffff
700b1502: 6148         	str	r0, [r1, #0x14]
700b1504: 9900         	ldr	r1, [sp]
700b1506: 2000         	movs	r0, #0x0
700b1508: f6cf 70ff    	movt	r0, #0xffff
700b150c: 6188         	str	r0, [r1, #0x18]
700b150e: e7ff         	b	0x700b1510 <UdmaRingPrms_init+0x50> @ imm = #-0x2
700b1510: b001         	add	sp, #0x4
700b1512: 4770         	bx	lr
		...

700b1520 <_tx_thread_shell_entry>:
700b1520: b580         	push	{r7, lr}
700b1522: b082         	sub	sp, #0x8
700b1524: f64a 10a4    	movw	r0, #0xa9a4
700b1528: f2c7 0008    	movt	r0, #0x7008
700b152c: 6800         	ldr	r0, [r0]
700b152e: 9000         	str	r0, [sp]
700b1530: 9800         	ldr	r0, [sp]
700b1532: 6c81         	ldr	r1, [r0, #0x48]
700b1534: 6cc0         	ldr	r0, [r0, #0x4c]
700b1536: 4788         	blx	r1
700b1538: f64a 10b0    	movw	r0, #0xa9b0
700b153c: f2c7 0008    	movt	r0, #0x7008
700b1540: 6800         	ldr	r0, [r0]
700b1542: b140         	cbz	r0, 0x700b1556 <_tx_thread_shell_entry+0x36> @ imm = #0x10
700b1544: e7ff         	b	0x700b1546 <_tx_thread_shell_entry+0x26> @ imm = #-0x2
700b1546: f64a 10b0    	movw	r0, #0xa9b0
700b154a: f2c7 0008    	movt	r0, #0x7008
700b154e: 6801         	ldr	r1, [r0]
700b1550: 9800         	ldr	r0, [sp]
700b1552: 4788         	blx	r1
700b1554: e7ff         	b	0x700b1556 <_tx_thread_shell_entry+0x36> @ imm = #-0x2
700b1556: f7ee ed5e    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0x11544
700b155a: 9001         	str	r0, [sp, #0x4]
700b155c: 9900         	ldr	r1, [sp]
700b155e: 2001         	movs	r0, #0x1
700b1560: 6348         	str	r0, [r1, #0x34]
700b1562: 9800         	ldr	r0, [sp]
700b1564: 2100         	movs	r1, #0x0
700b1566: f7f0 fd6b    	bl	0x700a2040 <_tx_thread_system_ni_suspend> @ imm = #-0xf52a
700b156a: 9801         	ldr	r0, [sp, #0x4]
700b156c: f7f0 ebe2    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0xf83c
700b1570: b002         	add	sp, #0x8
700b1572: bd80         	pop	{r7, pc}
		...

700b1580 <_tx_thread_system_preempt_check>:
700b1580: b580         	push	{r7, lr}
700b1582: b084         	sub	sp, #0x10
700b1584: f64a 10b4    	movw	r0, #0xa9b4
700b1588: f2c7 0008    	movt	r0, #0x7008
700b158c: 6800         	ldr	r0, [r0]
700b158e: 9003         	str	r0, [sp, #0xc]
700b1590: 9803         	ldr	r0, [sp, #0xc]
700b1592: f646 1184    	movw	r1, #0x6984
700b1596: f2c7 010b    	movt	r1, #0x700b
700b159a: 6809         	ldr	r1, [r1]
700b159c: 4308         	orrs	r0, r1
700b159e: 9003         	str	r0, [sp, #0xc]
700b15a0: 9803         	ldr	r0, [sp, #0xc]
700b15a2: b9a8         	cbnz	r0, 0x700b15d0 <_tx_thread_system_preempt_check+0x50> @ imm = #0x2a
700b15a4: e7ff         	b	0x700b15a6 <_tx_thread_system_preempt_check+0x26> @ imm = #-0x2
700b15a6: f64a 10a4    	movw	r0, #0xa9a4
700b15aa: f2c7 0008    	movt	r0, #0x7008
700b15ae: 6800         	ldr	r0, [r0]
700b15b0: 9002         	str	r0, [sp, #0x8]
700b15b2: f64a 10a8    	movw	r0, #0xa9a8
700b15b6: f2c7 0008    	movt	r0, #0x7008
700b15ba: 6800         	ldr	r0, [r0]
700b15bc: 9001         	str	r0, [sp, #0x4]
700b15be: 9802         	ldr	r0, [sp, #0x8]
700b15c0: 9901         	ldr	r1, [sp, #0x4]
700b15c2: 4288         	cmp	r0, r1
700b15c4: d003         	beq	0x700b15ce <_tx_thread_system_preempt_check+0x4e> @ imm = #0x6
700b15c6: e7ff         	b	0x700b15c8 <_tx_thread_system_preempt_check+0x48> @ imm = #-0x2
700b15c8: f7ff edce    	blx	0x700b1168 <_tx_thread_system_return> @ imm = #-0x464
700b15cc: e7ff         	b	0x700b15ce <_tx_thread_system_preempt_check+0x4e> @ imm = #-0x2
700b15ce: e7ff         	b	0x700b15d0 <_tx_thread_system_preempt_check+0x50> @ imm = #-0x2
700b15d0: b004         	add	sp, #0x10
700b15d2: bd80         	pop	{r7, pc}

700b15d4 <__TI_auto_init_nobinit_nopinit>:
700b15d4: e92d4070     	push	{r4, r5, r6, lr}
700b15d8: e59f403c     	ldr	r4, [pc, #0x3c]         @ 0x700b161c <__TI_auto_init_nobinit_nopinit+0x48>
700b15dc: e59f0034     	ldr	r0, [pc, #0x34]         @ 0x700b1618 <__TI_auto_init_nobinit_nopinit+0x44>
700b15e0: e1540000     	cmp	r4, r0
700b15e4: 0a000009     	beq	0x700b1610 <__TI_auto_init_nobinit_nopinit+0x3c> @ imm = #0x24
700b15e8: e59f5030     	ldr	r5, [pc, #0x30]         @ 0x700b1620 <__TI_auto_init_nobinit_nopinit+0x4c>
700b15ec: e59f6030     	ldr	r6, [pc, #0x30]         @ 0x700b1624 <__TI_auto_init_nobinit_nopinit+0x50>
700b15f0: e1550006     	cmp	r5, r6
700b15f4: 0a000005     	beq	0x700b1610 <__TI_auto_init_nobinit_nopinit+0x3c> @ imm = #0x14
700b15f8: e1c500d0     	ldrd	r0, r1, [r5]
700b15fc: e4d02001     	ldrb	r2, [r0], #1
700b1600: e7942102     	ldr	r2, [r4, r2, lsl #2]
700b1604: e12fff32     	blx	r2
700b1608: e2855008     	add	r5, r5, #8
700b160c: eafffff7     	b	0x700b15f0 <__TI_auto_init_nobinit_nopinit+0x1c> @ imm = #-0x24
700b1610: e1a00000     	mov	r0, r0
700b1614: e8bd8070     	pop	{r4, r5, r6, pc}
700b1618: 00 00 00 00  	.word	0x00000000
700b161c: 00 00 00 00  	.word	0x00000000
700b1620: 00 00 00 00  	.word	0x00000000
700b1624: 00 00 00 00  	.word	0x00000000
700b1628: 00 00 00 00  	.word	0x00000000
700b162c: 00 00 00 00  	.word	0x00000000

700b1630 <Drivers_open>:
; {
700b1630: b5b0         	push	{r4, r5, r7, lr}
700b1632: b082         	sub	sp, #0x8
;         gUartHandle[instCnt] = UART_open(instCnt, &gUartParams[instCnt]);
700b1634: f246 71fc    	movw	r1, #0x67fc
;         gUartHandle[instCnt] = NULL;   /* Init to NULL so that we can exit gracefully */
700b1638: f64a 14e0    	movw	r4, #0xa9e0
;         gUartHandle[instCnt] = UART_open(instCnt, &gUartParams[instCnt]);
700b163c: f2c7 010b    	movt	r1, #0x700b
700b1640: 2500         	movs	r5, #0x0
;         gUartHandle[instCnt] = NULL;   /* Init to NULL so that we can exit gracefully */
700b1642: f2c7 0408    	movt	r4, #0x7008
;         gUartHandle[instCnt] = UART_open(instCnt, &gUartParams[instCnt]);
700b1646: 2000         	movs	r0, #0x0
;         gUartHandle[instCnt] = NULL;   /* Init to NULL so that we can exit gracefully */
700b1648: 6025         	str	r5, [r4]
;         gUartHandle[instCnt] = UART_open(instCnt, &gUartParams[instCnt]);
700b164a: f7ee ff41    	bl	0x700a04d0 <UART_open>  @ imm = #-0x1117e
700b164e: 6020         	str	r0, [r4]
;         if(NULL == gUartHandle[instCnt])
700b1650: b108         	cbz	r0, 0x700b1656 <Drivers_open+0x26> @ imm = #0x2
; }
700b1652: b002         	add	sp, #0x8
700b1654: bdb0         	pop	{r4, r5, r7, pc}
;             DebugP_logError("UART open failed for instance %d !!!\r\n", instCnt);
700b1656: f645 21a7    	movw	r1, #0x5aa7
700b165a: f246 0291    	movw	r2, #0x6091
700b165e: f2c7 010b    	movt	r1, #0x700b
700b1662: f2c7 020b    	movt	r2, #0x700b
700b1666: 2002         	movs	r0, #0x2
700b1668: 236e         	movs	r3, #0x6e
700b166a: 9500         	str	r5, [sp]
700b166c: f7fc ff00    	bl	0x700ae470 <_DebugP_logZone> @ imm = #-0x3200
;         if(gUartHandle[instCnt] != NULL)
700b1670: 6820         	ldr	r0, [r4]
700b1672: 2800         	cmp	r0, #0x0
700b1674: d0ed         	beq	0x700b1652 <Drivers_open+0x22> @ imm = #-0x26
;             UART_close(gUartHandle[instCnt]);
700b1676: f7f3 ff9b    	bl	0x700a55b0 <UART_close> @ imm = #-0xc0ca
700b167a: 2000         	movs	r0, #0x0
;             gUartHandle[instCnt] = NULL;
700b167c: 6020         	str	r0, [r4]
; }
700b167e: b002         	add	sp, #0x8
700b1680: bdb0         	pop	{r4, r5, r7, pc}
		...
700b168e: 0000         	movs	r0, r0

700b1690 <Sciclient_getDevId>:
700b1690: b083         	sub	sp, #0xc
700b1692: 9002         	str	r0, [sp, #0x8]
700b1694: f04f 30ff    	mov.w	r0, #0xffffffff
700b1698: 9001         	str	r0, [sp, #0x4]
700b169a: 9802         	ldr	r0, [sp, #0x8]
700b169c: 9000         	str	r0, [sp]
700b169e: 2806         	cmp	r0, #0x6
700b16a0: d81b         	bhi	0x700b16da <Sciclient_getDevId+0x4a> @ imm = #0x36
700b16a2: 9900         	ldr	r1, [sp]
700b16a4: e8df f001    	tbb	[pc, r1]
700b16a8: 04 07 0a 0d  	.word	0x0d0a0704
700b16ac: 10 13 16 00  	.word	0x00161310
700b16b0: 2009         	movs	r0, #0x9
700b16b2: 9001         	str	r0, [sp, #0x4]
700b16b4: e012         	b	0x700b16dc <Sciclient_getDevId+0x4c> @ imm = #0x24
700b16b6: 2079         	movs	r0, #0x79
700b16b8: 9001         	str	r0, [sp, #0x4]
700b16ba: e00f         	b	0x700b16dc <Sciclient_getDevId+0x4c> @ imm = #0x1e
700b16bc: 207a         	movs	r0, #0x7a
700b16be: 9001         	str	r0, [sp, #0x4]
700b16c0: e00c         	b	0x700b16dc <Sciclient_getDevId+0x4c> @ imm = #0x18
700b16c2: 207b         	movs	r0, #0x7b
700b16c4: 9001         	str	r0, [sp, #0x4]
700b16c6: e009         	b	0x700b16dc <Sciclient_getDevId+0x4c> @ imm = #0x12
700b16c8: 207c         	movs	r0, #0x7c
700b16ca: 9001         	str	r0, [sp, #0x4]
700b16cc: e006         	b	0x700b16dc <Sciclient_getDevId+0x4c> @ imm = #0xc
700b16ce: 2087         	movs	r0, #0x87
700b16d0: 9001         	str	r0, [sp, #0x4]
700b16d2: e003         	b	0x700b16dc <Sciclient_getDevId+0x4c> @ imm = #0x6
700b16d4: 2088         	movs	r0, #0x88
700b16d6: 9001         	str	r0, [sp, #0x4]
700b16d8: e000         	b	0x700b16dc <Sciclient_getDevId+0x4c> @ imm = #0x0
700b16da: e7ff         	b	0x700b16dc <Sciclient_getDevId+0x4c> @ imm = #-0x2
700b16dc: 9801         	ldr	r0, [sp, #0x4]
700b16de: b003         	add	sp, #0xc
700b16e0: 4770         	bx	lr
		...
700b16ee: 0000         	movs	r0, r0

700b16f0 <Udma_chInitRegs>:
700b16f0: b081         	sub	sp, #0x4
700b16f2: 9000         	str	r0, [sp]
700b16f4: 9900         	ldr	r1, [sp]
700b16f6: 2000         	movs	r0, #0x0
700b16f8: f8c1 0214    	str.w	r0, [r1, #0x214]
700b16fc: 9900         	ldr	r1, [sp]
700b16fe: f8c1 0218    	str.w	r0, [r1, #0x218]
700b1702: 9900         	ldr	r1, [sp]
700b1704: f8c1 021c    	str.w	r0, [r1, #0x21c]
700b1708: 9900         	ldr	r1, [sp]
700b170a: f8c1 0220    	str.w	r0, [r1, #0x220]
700b170e: 9900         	ldr	r1, [sp]
700b1710: f8c1 0224    	str.w	r0, [r1, #0x224]
700b1714: 9900         	ldr	r1, [sp]
700b1716: f8c1 0228    	str.w	r0, [r1, #0x228]
700b171a: 9900         	ldr	r1, [sp]
700b171c: f8c1 022c    	str.w	r0, [r1, #0x22c]
700b1720: 9900         	ldr	r1, [sp]
700b1722: f8c1 0230    	str.w	r0, [r1, #0x230]
700b1726: 9900         	ldr	r1, [sp]
700b1728: f8c1 0234    	str.w	r0, [r1, #0x234]
700b172c: 9900         	ldr	r1, [sp]
700b172e: f8c1 0238    	str.w	r0, [r1, #0x238]
700b1732: 9900         	ldr	r1, [sp]
700b1734: f8c1 023c    	str.w	r0, [r1, #0x23c]
700b1738: 9900         	ldr	r1, [sp]
700b173a: f8c1 0240    	str.w	r0, [r1, #0x240]
700b173e: b001         	add	sp, #0x4
700b1740: 4770         	bx	lr
		...
700b174e: 0000         	movs	r0, r0

700b1750 <UART_checkCharsAvailInFifo>:
700b1750: b580         	push	{r7, lr}
700b1752: b084         	sub	sp, #0x10
700b1754: 9003         	str	r0, [sp, #0xc]
700b1756: 2000         	movs	r0, #0x0
700b1758: 9002         	str	r0, [sp, #0x8]
700b175a: 9001         	str	r0, [sp, #0x4]
700b175c: 9803         	ldr	r0, [sp, #0xc]
700b175e: 300c         	adds	r0, #0xc
700b1760: f002 f996    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x232c
700b1764: 9002         	str	r0, [sp, #0x8]
700b1766: 9803         	ldr	r0, [sp, #0xc]
700b1768: 300c         	adds	r0, #0xc
700b176a: 9000         	str	r0, [sp]
700b176c: f002 f990    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x2320
700b1770: 4601         	mov	r1, r0
700b1772: 9800         	ldr	r0, [sp]
700b1774: f001 017f    	and	r1, r1, #0x7f
700b1778: f002 f992    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x2324
700b177c: 9803         	ldr	r0, [sp, #0xc]
700b177e: 3014         	adds	r0, #0x14
700b1780: f002 f986    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x230c
700b1784: 07c0         	lsls	r0, r0, #0x1f
700b1786: b118         	cbz	r0, 0x700b1790 <UART_checkCharsAvailInFifo+0x40> @ imm = #0x6
700b1788: e7ff         	b	0x700b178a <UART_checkCharsAvailInFifo+0x3a> @ imm = #-0x2
700b178a: 2001         	movs	r0, #0x1
700b178c: 9001         	str	r0, [sp, #0x4]
700b178e: e7ff         	b	0x700b1790 <UART_checkCharsAvailInFifo+0x40> @ imm = #-0x2
700b1790: 9803         	ldr	r0, [sp, #0xc]
700b1792: 300c         	adds	r0, #0xc
700b1794: 9902         	ldr	r1, [sp, #0x8]
700b1796: f002 f983    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x2306
700b179a: 9801         	ldr	r0, [sp, #0x4]
700b179c: b004         	add	sp, #0x10
700b179e: bd80         	pop	{r7, pc}

700b17a0 <CSL_pktdmaIsChanEnabled>:
700b17a0: b580         	push	{r7, lr}
700b17a2: b084         	sub	sp, #0x10
700b17a4: 9003         	str	r0, [sp, #0xc]
700b17a6: 9102         	str	r1, [sp, #0x8]
700b17a8: 9201         	str	r2, [sp, #0x4]
700b17aa: 9801         	ldr	r0, [sp, #0x4]
700b17ac: b960         	cbnz	r0, 0x700b17c8 <CSL_pktdmaIsChanEnabled+0x28> @ imm = #0x18
700b17ae: e7ff         	b	0x700b17b0 <CSL_pktdmaIsChanEnabled+0x10> @ imm = #-0x2
700b17b0: 9803         	ldr	r0, [sp, #0xc]
700b17b2: 6900         	ldr	r0, [r0, #0x10]
700b17b4: 9902         	ldr	r1, [sp, #0x8]
700b17b6: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b17ba: f04f 4100    	mov.w	r1, #0x80000000
700b17be: 221f         	movs	r2, #0x1f
700b17c0: f001 fc76    	bl	0x700b30b0 <CSL_REG32_FEXT_RAW> @ imm = #0x18ec
700b17c4: 9000         	str	r0, [sp]
700b17c6: e00b         	b	0x700b17e0 <CSL_pktdmaIsChanEnabled+0x40> @ imm = #0x16
700b17c8: 9803         	ldr	r0, [sp, #0xc]
700b17ca: 6940         	ldr	r0, [r0, #0x14]
700b17cc: 9902         	ldr	r1, [sp, #0x8]
700b17ce: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b17d2: f04f 4100    	mov.w	r1, #0x80000000
700b17d6: 221f         	movs	r2, #0x1f
700b17d8: f001 fc6a    	bl	0x700b30b0 <CSL_REG32_FEXT_RAW> @ imm = #0x18d4
700b17dc: 9000         	str	r0, [sp]
700b17de: e7ff         	b	0x700b17e0 <CSL_pktdmaIsChanEnabled+0x40> @ imm = #-0x2
700b17e0: 9800         	ldr	r0, [sp]
700b17e2: 3801         	subs	r0, #0x1
700b17e4: fab0 f080    	clz	r0, r0
700b17e8: 0940         	lsrs	r0, r0, #0x5
700b17ea: b004         	add	sp, #0x10
700b17ec: bd80         	pop	{r7, pc}
700b17ee: 0000         	movs	r0, r0

700b17f0 <UART_getHandle>:
700b17f0: b083         	sub	sp, #0xc
700b17f2: 9002         	str	r0, [sp, #0x8]
700b17f4: 2000         	movs	r0, #0x0
700b17f6: 9001         	str	r0, [sp, #0x4]
700b17f8: 9802         	ldr	r0, [sp, #0x8]
700b17fa: f646 11b0    	movw	r1, #0x69b0
700b17fe: f2c7 010b    	movt	r1, #0x700b
700b1802: 6809         	ldr	r1, [r1]
700b1804: 4288         	cmp	r0, r1
700b1806: d217         	bhs	0x700b1838 <UART_getHandle+0x48> @ imm = #0x2e
700b1808: e7ff         	b	0x700b180a <UART_getHandle+0x1a> @ imm = #-0x2
700b180a: 9902         	ldr	r1, [sp, #0x8]
700b180c: f646 107c    	movw	r0, #0x697c
700b1810: f2c7 000b    	movt	r0, #0x700b
700b1814: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700b1818: 6840         	ldr	r0, [r0, #0x4]
700b181a: 9000         	str	r0, [sp]
700b181c: 9800         	ldr	r0, [sp]
700b181e: b150         	cbz	r0, 0x700b1836 <UART_getHandle+0x46> @ imm = #0x14
700b1820: e7ff         	b	0x700b1822 <UART_getHandle+0x32> @ imm = #-0x2
700b1822: 9800         	ldr	r0, [sp]
700b1824: f8d0 0084    	ldr.w	r0, [r0, #0x84]
700b1828: 2801         	cmp	r0, #0x1
700b182a: d104         	bne	0x700b1836 <UART_getHandle+0x46> @ imm = #0x8
700b182c: e7ff         	b	0x700b182e <UART_getHandle+0x3e> @ imm = #-0x2
700b182e: 9800         	ldr	r0, [sp]
700b1830: 6800         	ldr	r0, [r0]
700b1832: 9001         	str	r0, [sp, #0x4]
700b1834: e7ff         	b	0x700b1836 <UART_getHandle+0x46> @ imm = #-0x2
700b1836: e7ff         	b	0x700b1838 <UART_getHandle+0x48> @ imm = #-0x2
700b1838: 9801         	ldr	r0, [sp, #0x4]
700b183a: b003         	add	sp, #0xc
700b183c: 4770         	bx	lr
700b183e: 0000         	movs	r0, r0

700b1840 <_tx_thread_timeout>:
700b1840: b580         	push	{r7, lr}
700b1842: b086         	sub	sp, #0x18
700b1844: 9005         	str	r0, [sp, #0x14]
700b1846: 9805         	ldr	r0, [sp, #0x14]
700b1848: 9003         	str	r0, [sp, #0xc]
700b184a: f7ee ebe4    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0x11838
700b184e: 9004         	str	r0, [sp, #0x10]
700b1850: 9803         	ldr	r0, [sp, #0xc]
700b1852: 6b40         	ldr	r0, [r0, #0x34]
700b1854: 2804         	cmp	r0, #0x4
700b1856: d107         	bne	0x700b1868 <_tx_thread_timeout+0x28> @ imm = #0xe
700b1858: e7ff         	b	0x700b185a <_tx_thread_timeout+0x1a> @ imm = #-0x2
700b185a: 9803         	ldr	r0, [sp, #0xc]
700b185c: f7f4 fd20    	bl	0x700a62a0 <_tx_thread_system_ni_resume> @ imm = #-0xb5c0
700b1860: 9804         	ldr	r0, [sp, #0x10]
700b1862: f7f0 ea68    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0xfb30
700b1866: e010         	b	0x700b188a <_tx_thread_timeout+0x4a> @ imm = #0x20
700b1868: 9803         	ldr	r0, [sp, #0xc]
700b186a: 6ec0         	ldr	r0, [r0, #0x6c]
700b186c: 9002         	str	r0, [sp, #0x8]
700b186e: 2000         	movs	r0, #0x0
700b1870: 9001         	str	r0, [sp, #0x4]
700b1872: 9802         	ldr	r0, [sp, #0x8]
700b1874: b128         	cbz	r0, 0x700b1882 <_tx_thread_timeout+0x42> @ imm = #0xa
700b1876: e7ff         	b	0x700b1878 <_tx_thread_timeout+0x38> @ imm = #-0x2
700b1878: 9a02         	ldr	r2, [sp, #0x8]
700b187a: 9803         	ldr	r0, [sp, #0xc]
700b187c: 9901         	ldr	r1, [sp, #0x4]
700b187e: 4790         	blx	r2
700b1880: e7ff         	b	0x700b1882 <_tx_thread_timeout+0x42> @ imm = #-0x2
700b1882: 9804         	ldr	r0, [sp, #0x10]
700b1884: f7f0 ea56    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0xfb54
700b1888: e7ff         	b	0x700b188a <_tx_thread_timeout+0x4a> @ imm = #-0x2
700b188a: b006         	add	sp, #0x18
700b188c: bd80         	pop	{r7, pc}
700b188e: 0000         	movs	r0, r0

700b1890 <_txe_semaphore_ceiling_put>:
700b1890: b580         	push	{r7, lr}
700b1892: b084         	sub	sp, #0x10
700b1894: 9003         	str	r0, [sp, #0xc]
700b1896: 9102         	str	r1, [sp, #0x8]
700b1898: 9803         	ldr	r0, [sp, #0xc]
700b189a: b918         	cbnz	r0, 0x700b18a4 <_txe_semaphore_ceiling_put+0x14> @ imm = #0x6
700b189c: e7ff         	b	0x700b189e <_txe_semaphore_ceiling_put+0xe> @ imm = #-0x2
700b189e: 200c         	movs	r0, #0xc
700b18a0: 9001         	str	r0, [sp, #0x4]
700b18a2: e019         	b	0x700b18d8 <_txe_semaphore_ceiling_put+0x48> @ imm = #0x32
700b18a4: 9803         	ldr	r0, [sp, #0xc]
700b18a6: 6800         	ldr	r0, [r0]
700b18a8: f644 5141    	movw	r1, #0x4d41
700b18ac: f2c5 3145    	movt	r1, #0x5345
700b18b0: 4288         	cmp	r0, r1
700b18b2: d003         	beq	0x700b18bc <_txe_semaphore_ceiling_put+0x2c> @ imm = #0x6
700b18b4: e7ff         	b	0x700b18b6 <_txe_semaphore_ceiling_put+0x26> @ imm = #-0x2
700b18b6: 200c         	movs	r0, #0xc
700b18b8: 9001         	str	r0, [sp, #0x4]
700b18ba: e00c         	b	0x700b18d6 <_txe_semaphore_ceiling_put+0x46> @ imm = #0x18
700b18bc: 9802         	ldr	r0, [sp, #0x8]
700b18be: b918         	cbnz	r0, 0x700b18c8 <_txe_semaphore_ceiling_put+0x38> @ imm = #0x6
700b18c0: e7ff         	b	0x700b18c2 <_txe_semaphore_ceiling_put+0x32> @ imm = #-0x2
700b18c2: 2022         	movs	r0, #0x22
700b18c4: 9001         	str	r0, [sp, #0x4]
700b18c6: e005         	b	0x700b18d4 <_txe_semaphore_ceiling_put+0x44> @ imm = #0xa
700b18c8: 9803         	ldr	r0, [sp, #0xc]
700b18ca: 9902         	ldr	r1, [sp, #0x8]
700b18cc: f7fb f988    	bl	0x700acbe0 <_tx_semaphore_ceiling_put> @ imm = #-0x4cf0
700b18d0: 9001         	str	r0, [sp, #0x4]
700b18d2: e7ff         	b	0x700b18d4 <_txe_semaphore_ceiling_put+0x44> @ imm = #-0x2
700b18d4: e7ff         	b	0x700b18d6 <_txe_semaphore_ceiling_put+0x46> @ imm = #-0x2
700b18d6: e7ff         	b	0x700b18d8 <_txe_semaphore_ceiling_put+0x48> @ imm = #-0x2
700b18d8: 9801         	ldr	r0, [sp, #0x4]
700b18da: b004         	add	sp, #0x10
700b18dc: bd80         	pop	{r7, pc}
700b18de: 0000         	movs	r0, r0

700b18e0 <Sciclient_rmPsSetInp>:
700b18e0: b082         	sub	sp, #0x8
700b18e2: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b18e6: f8ad 1004    	strh.w	r1, [sp, #0x4]
700b18ea: 2000         	movs	r0, #0x0
700b18ec: 9000         	str	r0, [sp]
700b18ee: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b18f2: f64a 1128    	movw	r1, #0xa928
700b18f6: f2c7 0108    	movt	r1, #0x7008
700b18fa: 8c89         	ldrh	r1, [r1, #0x24]
700b18fc: 4288         	cmp	r0, r1
700b18fe: da0e         	bge	0x700b191e <Sciclient_rmPsSetInp+0x3e> @ imm = #0x1c
700b1900: e7ff         	b	0x700b1902 <Sciclient_rmPsSetInp+0x22> @ imm = #-0x2
700b1902: f8bd 0004    	ldrh.w	r0, [sp, #0x4]
700b1906: f8bd 1006    	ldrh.w	r1, [sp, #0x6]
700b190a: eb01 0241    	add.w	r2, r1, r1, lsl #1
700b190e: f64a 1128    	movw	r1, #0xa928
700b1912: f2c7 0108    	movt	r1, #0x7008
700b1916: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b191a: 80c8         	strh	r0, [r1, #0x6]
700b191c: e003         	b	0x700b1926 <Sciclient_rmPsSetInp+0x46> @ imm = #0x6
700b191e: f06f 0001    	mvn	r0, #0x1
700b1922: 9000         	str	r0, [sp]
700b1924: e7ff         	b	0x700b1926 <Sciclient_rmPsSetInp+0x46> @ imm = #-0x2
700b1926: 9800         	ldr	r0, [sp]
700b1928: b002         	add	sp, #0x8
700b192a: 4770         	bx	lr
700b192c: 0000         	movs	r0, r0
700b192e: 0000         	movs	r0, r0

700b1930 <Sciclient_rmPsSetOutp>:
700b1930: b082         	sub	sp, #0x8
700b1932: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b1936: f8ad 1004    	strh.w	r1, [sp, #0x4]
700b193a: 2000         	movs	r0, #0x0
700b193c: 9000         	str	r0, [sp]
700b193e: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b1942: f64a 1128    	movw	r1, #0xa928
700b1946: f2c7 0108    	movt	r1, #0x7008
700b194a: 8c89         	ldrh	r1, [r1, #0x24]
700b194c: 4288         	cmp	r0, r1
700b194e: da0e         	bge	0x700b196e <Sciclient_rmPsSetOutp+0x3e> @ imm = #0x1c
700b1950: e7ff         	b	0x700b1952 <Sciclient_rmPsSetOutp+0x22> @ imm = #-0x2
700b1952: f8bd 0004    	ldrh.w	r0, [sp, #0x4]
700b1956: f8bd 1006    	ldrh.w	r1, [sp, #0x6]
700b195a: eb01 0241    	add.w	r2, r1, r1, lsl #1
700b195e: f64a 1128    	movw	r1, #0xa928
700b1962: f2c7 0108    	movt	r1, #0x7008
700b1966: eb01 0182    	add.w	r1, r1, r2, lsl #2
700b196a: 8108         	strh	r0, [r1, #0x8]
700b196c: e003         	b	0x700b1976 <Sciclient_rmPsSetOutp+0x46> @ imm = #0x6
700b196e: f06f 0001    	mvn	r0, #0x1
700b1972: 9000         	str	r0, [sp]
700b1974: e7ff         	b	0x700b1976 <Sciclient_rmPsSetOutp+0x46> @ imm = #-0x2
700b1976: 9800         	ldr	r0, [sp]
700b1978: b002         	add	sp, #0x8
700b197a: 4770         	bx	lr
700b197c: 0000         	movs	r0, r0
700b197e: 0000         	movs	r0, r0

700b1980 <Udma_eventGetId>:
700b1980: b084         	sub	sp, #0x10
700b1982: 9003         	str	r0, [sp, #0xc]
700b1984: f64f 70ff    	movw	r0, #0xffff
700b1988: 9002         	str	r0, [sp, #0x8]
700b198a: 9803         	ldr	r0, [sp, #0xc]
700b198c: 9000         	str	r0, [sp]
700b198e: 9800         	ldr	r0, [sp]
700b1990: b1c8         	cbz	r0, 0x700b19c6 <Udma_eventGetId+0x46> @ imm = #0x32
700b1992: e7ff         	b	0x700b1994 <Udma_eventGetId+0x14> @ imm = #-0x2
700b1994: 9800         	ldr	r0, [sp]
700b1996: f8d0 0098    	ldr.w	r0, [r0, #0x98]
700b199a: f64a 31cd    	movw	r1, #0xabcd
700b199e: f6ca 31dc    	movt	r1, #0xabdc
700b19a2: 4288         	cmp	r0, r1
700b19a4: d10f         	bne	0x700b19c6 <Udma_eventGetId+0x46> @ imm = #0x1e
700b19a6: e7ff         	b	0x700b19a8 <Udma_eventGetId+0x28> @ imm = #-0x2
700b19a8: 9800         	ldr	r0, [sp]
700b19aa: 6800         	ldr	r0, [r0]
700b19ac: 9001         	str	r0, [sp, #0x4]
700b19ae: 9801         	ldr	r0, [sp, #0x4]
700b19b0: b140         	cbz	r0, 0x700b19c4 <Udma_eventGetId+0x44> @ imm = #0x10
700b19b2: e7ff         	b	0x700b19b4 <Udma_eventGetId+0x34> @ imm = #-0x2
700b19b4: 9801         	ldr	r0, [sp, #0x4]
700b19b6: f8d0 0118    	ldr.w	r0, [r0, #0x118]
700b19ba: 9900         	ldr	r1, [sp]
700b19bc: 6c89         	ldr	r1, [r1, #0x48]
700b19be: 4408         	add	r0, r1
700b19c0: 9002         	str	r0, [sp, #0x8]
700b19c2: e7ff         	b	0x700b19c4 <Udma_eventGetId+0x44> @ imm = #-0x2
700b19c4: e7ff         	b	0x700b19c6 <Udma_eventGetId+0x46> @ imm = #-0x2
700b19c6: 9802         	ldr	r0, [sp, #0x8]
700b19c8: b004         	add	sp, #0x10
700b19ca: 4770         	bx	lr
700b19cc: 0000         	movs	r0, r0
700b19ce: 0000         	movs	r0, r0

700b19d0 <CSL_pktdmaGetRxRT>:
700b19d0: b580         	push	{r7, lr}
700b19d2: b084         	sub	sp, #0x10
700b19d4: 9003         	str	r0, [sp, #0xc]
700b19d6: 9102         	str	r1, [sp, #0x8]
700b19d8: 9201         	str	r2, [sp, #0x4]
700b19da: 9803         	ldr	r0, [sp, #0xc]
700b19dc: 6940         	ldr	r0, [r0, #0x14]
700b19de: 9902         	ldr	r1, [sp, #0x8]
700b19e0: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b19e4: f002 f884    	bl	0x700b3af0 <CSL_REG32_RD_RAW> @ imm = #0x2108
700b19e8: 9000         	str	r0, [sp]
700b19ea: 9800         	ldr	r0, [sp]
700b19ec: 0fc0         	lsrs	r0, r0, #0x1f
700b19ee: 9901         	ldr	r1, [sp, #0x4]
700b19f0: 6008         	str	r0, [r1]
700b19f2: 9800         	ldr	r0, [sp]
700b19f4: f3c0 7080    	ubfx	r0, r0, #0x1e, #0x1
700b19f8: 9901         	ldr	r1, [sp, #0x4]
700b19fa: 6048         	str	r0, [r1, #0x4]
700b19fc: 9901         	ldr	r1, [sp, #0x4]
700b19fe: 2000         	movs	r0, #0x0
700b1a00: 6108         	str	r0, [r1, #0x10]
700b1a02: 9900         	ldr	r1, [sp]
700b1a04: f3c1 7140    	ubfx	r1, r1, #0x1d, #0x1
700b1a08: 9a01         	ldr	r2, [sp, #0x4]
700b1a0a: 6091         	str	r1, [r2, #0x8]
700b1a0c: 9900         	ldr	r1, [sp]
700b1a0e: f001 0101    	and	r1, r1, #0x1
700b1a12: 9a01         	ldr	r2, [sp, #0x4]
700b1a14: 60d1         	str	r1, [r2, #0xc]
700b1a16: b004         	add	sp, #0x10
700b1a18: bd80         	pop	{r7, pc}
700b1a1a: 0000         	movs	r0, r0
700b1a1c: 0000         	movs	r0, r0
700b1a1e: 0000         	movs	r0, r0

700b1a20 <CSL_pktdmaGetTxRT>:
700b1a20: b580         	push	{r7, lr}
700b1a22: b084         	sub	sp, #0x10
700b1a24: 9003         	str	r0, [sp, #0xc]
700b1a26: 9102         	str	r1, [sp, #0x8]
700b1a28: 9201         	str	r2, [sp, #0x4]
700b1a2a: 9803         	ldr	r0, [sp, #0xc]
700b1a2c: 6900         	ldr	r0, [r0, #0x10]
700b1a2e: 9902         	ldr	r1, [sp, #0x8]
700b1a30: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b1a34: f002 f85c    	bl	0x700b3af0 <CSL_REG32_RD_RAW> @ imm = #0x20b8
700b1a38: 9000         	str	r0, [sp]
700b1a3a: 9800         	ldr	r0, [sp]
700b1a3c: 0fc0         	lsrs	r0, r0, #0x1f
700b1a3e: 9901         	ldr	r1, [sp, #0x4]
700b1a40: 6008         	str	r0, [r1]
700b1a42: 9800         	ldr	r0, [sp]
700b1a44: f3c0 7080    	ubfx	r0, r0, #0x1e, #0x1
700b1a48: 9901         	ldr	r1, [sp, #0x4]
700b1a4a: 6048         	str	r0, [r1, #0x4]
700b1a4c: 9901         	ldr	r1, [sp, #0x4]
700b1a4e: 2000         	movs	r0, #0x0
700b1a50: 6108         	str	r0, [r1, #0x10]
700b1a52: 9900         	ldr	r1, [sp]
700b1a54: f3c1 7140    	ubfx	r1, r1, #0x1d, #0x1
700b1a58: 9a01         	ldr	r2, [sp, #0x4]
700b1a5a: 6091         	str	r1, [r2, #0x8]
700b1a5c: 9900         	ldr	r1, [sp]
700b1a5e: f001 0101    	and	r1, r1, #0x1
700b1a62: 9a01         	ldr	r2, [sp, #0x4]
700b1a64: 60d1         	str	r1, [r2, #0xc]
700b1a66: b004         	add	sp, #0x10
700b1a68: bd80         	pop	{r7, pc}
700b1a6a: 0000         	movs	r0, r0
700b1a6c: 0000         	movs	r0, r0
700b1a6e: 0000         	movs	r0, r0

700b1a70 <UART_getIntrIdentityStatus>:
700b1a70: b580         	push	{r7, lr}
700b1a72: b084         	sub	sp, #0x10
700b1a74: 9003         	str	r0, [sp, #0xc]
700b1a76: 2000         	movs	r0, #0x0
700b1a78: 9002         	str	r0, [sp, #0x8]
700b1a7a: 9001         	str	r0, [sp, #0x4]
700b1a7c: 9803         	ldr	r0, [sp, #0xc]
700b1a7e: 300c         	adds	r0, #0xc
700b1a80: f002 f806    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x200c
700b1a84: 9002         	str	r0, [sp, #0x8]
700b1a86: 9803         	ldr	r0, [sp, #0xc]
700b1a88: 300c         	adds	r0, #0xc
700b1a8a: 9000         	str	r0, [sp]
700b1a8c: f002 f800    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x2000
700b1a90: 4601         	mov	r1, r0
700b1a92: 9800         	ldr	r0, [sp]
700b1a94: f001 017f    	and	r1, r1, #0x7f
700b1a98: f002 f802    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x2004
700b1a9c: 9803         	ldr	r0, [sp, #0xc]
700b1a9e: 3008         	adds	r0, #0x8
700b1aa0: f001 fff6    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x1fec
700b1aa4: f000 003e    	and	r0, r0, #0x3e
700b1aa8: 9001         	str	r0, [sp, #0x4]
700b1aaa: 9803         	ldr	r0, [sp, #0xc]
700b1aac: 300c         	adds	r0, #0xc
700b1aae: 9902         	ldr	r1, [sp, #0x8]
700b1ab0: f001 fff6    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x1fec
700b1ab4: 9801         	ldr	r0, [sp, #0x4]
700b1ab6: b004         	add	sp, #0x10
700b1ab8: bd80         	pop	{r7, pc}
700b1aba: 0000         	movs	r0, r0
700b1abc: 0000         	movs	r0, r0
700b1abe: 0000         	movs	r0, r0

700b1ac0 <UART_lineCharConfig>:
700b1ac0: b580         	push	{r7, lr}
700b1ac2: b084         	sub	sp, #0x10
700b1ac4: 9003         	str	r0, [sp, #0xc]
700b1ac6: 9102         	str	r1, [sp, #0x8]
700b1ac8: 9201         	str	r2, [sp, #0x4]
700b1aca: 9803         	ldr	r0, [sp, #0xc]
700b1acc: 300c         	adds	r0, #0xc
700b1ace: f001 ffdf    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x1fbe
700b1ad2: 9000         	str	r0, [sp]
700b1ad4: 9800         	ldr	r0, [sp]
700b1ad6: f020 0007    	bic	r0, r0, #0x7
700b1ada: 9000         	str	r0, [sp]
700b1adc: 9802         	ldr	r0, [sp, #0x8]
700b1ade: f000 0107    	and	r1, r0, #0x7
700b1ae2: 9800         	ldr	r0, [sp]
700b1ae4: 4308         	orrs	r0, r1
700b1ae6: 9000         	str	r0, [sp]
700b1ae8: 9800         	ldr	r0, [sp]
700b1aea: f020 0038    	bic	r0, r0, #0x38
700b1aee: 9000         	str	r0, [sp]
700b1af0: 9801         	ldr	r0, [sp, #0x4]
700b1af2: f000 0138    	and	r1, r0, #0x38
700b1af6: 9800         	ldr	r0, [sp]
700b1af8: 4308         	orrs	r0, r1
700b1afa: 9000         	str	r0, [sp]
700b1afc: 9803         	ldr	r0, [sp, #0xc]
700b1afe: 300c         	adds	r0, #0xc
700b1b00: 9900         	ldr	r1, [sp]
700b1b02: f001 ffcd    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x1f9a
700b1b06: b004         	add	sp, #0x10
700b1b08: bd80         	pop	{r7, pc}
700b1b0a: 0000         	movs	r0, r0
700b1b0c: 0000         	movs	r0, r0
700b1b0e: 0000         	movs	r0, r0

700b1b10 <UART_lld_dmaInit>:
700b1b10: b580         	push	{r7, lr}
700b1b12: b084         	sub	sp, #0x10
700b1b14: 9003         	str	r0, [sp, #0xc]
700b1b16: 9102         	str	r1, [sp, #0x8]
700b1b18: 2000         	movs	r0, #0x0
700b1b1a: 9001         	str	r0, [sp, #0x4]
700b1b1c: 9802         	ldr	r0, [sp, #0x8]
700b1b1e: 9000         	str	r0, [sp]
700b1b20: 9803         	ldr	r0, [sp, #0xc]
700b1b22: 9900         	ldr	r1, [sp]
700b1b24: f7f7 fc6c    	bl	0x700a9400 <UART_udmaInitRxCh> @ imm = #-0x8728
700b1b28: 9001         	str	r0, [sp, #0x4]
700b1b2a: 9803         	ldr	r0, [sp, #0xc]
700b1b2c: 9900         	ldr	r1, [sp]
700b1b2e: f7f6 fe77    	bl	0x700a8820 <UART_udmaInitTxCh> @ imm = #-0x9312
700b1b32: 4601         	mov	r1, r0
700b1b34: 9801         	ldr	r0, [sp, #0x4]
700b1b36: 4408         	add	r0, r1
700b1b38: 9001         	str	r0, [sp, #0x4]
700b1b3a: 9801         	ldr	r0, [sp, #0x4]
700b1b3c: b930         	cbnz	r0, 0x700b1b4c <UART_lld_dmaInit+0x3c> @ imm = #0xc
700b1b3e: e7ff         	b	0x700b1b40 <UART_lld_dmaInit+0x30> @ imm = #-0x2
700b1b40: 9900         	ldr	r1, [sp]
700b1b42: 2001         	movs	r0, #0x1
700b1b44: 6388         	str	r0, [r1, #0x38]
700b1b46: 2000         	movs	r0, #0x0
700b1b48: 9001         	str	r0, [sp, #0x4]
700b1b4a: e003         	b	0x700b1b54 <UART_lld_dmaInit+0x44> @ imm = #0x6
700b1b4c: f04f 30ff    	mov.w	r0, #0xffffffff
700b1b50: 9001         	str	r0, [sp, #0x4]
700b1b52: e7ff         	b	0x700b1b54 <UART_lld_dmaInit+0x44> @ imm = #-0x2
700b1b54: 9801         	ldr	r0, [sp, #0x4]
700b1b56: b004         	add	sp, #0x10
700b1b58: bd80         	pop	{r7, pc}
700b1b5a: 0000         	movs	r0, r0
700b1b5c: 0000         	movs	r0, r0
700b1b5e: 0000         	movs	r0, r0

700b1b60 <UART_resetModule>:
700b1b60: b580         	push	{r7, lr}
700b1b62: b082         	sub	sp, #0x8
700b1b64: 9001         	str	r0, [sp, #0x4]
700b1b66: 9801         	ldr	r0, [sp, #0x4]
700b1b68: 6800         	ldr	r0, [r0]
700b1b6a: f000 fc39    	bl	0x700b23e0 <UART_enhanFuncEnable> @ imm = #0x872
700b1b6e: 9801         	ldr	r0, [sp, #0x4]
700b1b70: 6800         	ldr	r0, [r0]
700b1b72: 2100         	movs	r1, #0x0
700b1b74: f001 fe74    	bl	0x700b3860 <UART_regConfModeRestore> @ imm = #0x1ce8
700b1b78: 9801         	ldr	r0, [sp, #0x4]
700b1b7a: 6800         	ldr	r0, [r0]
700b1b7c: f001 fdb8    	bl	0x700b36f0 <UART_modemControlReset> @ imm = #0x1b70
700b1b80: 9801         	ldr	r0, [sp, #0x4]
700b1b82: 6800         	ldr	r0, [r0]
700b1b84: 21ff         	movs	r1, #0xff
700b1b86: f7f9 fb8b    	bl	0x700ab2a0 <UART_intrDisable> @ imm = #-0x68ea
700b1b8a: 9801         	ldr	r0, [sp, #0x4]
700b1b8c: 6800         	ldr	r0, [r0]
700b1b8e: 2102         	movs	r1, #0x2
700b1b90: f001 f90e    	bl	0x700b2db0 <UART_intr2Disable> @ imm = #0x121c
700b1b94: 9801         	ldr	r0, [sp, #0x4]
700b1b96: 6800         	ldr	r0, [r0]
700b1b98: 2107         	movs	r1, #0x7
700b1b9a: f001 f951    	bl	0x700b2e40 <UART_operatingModeSelect> @ imm = #0x12a2
700b1b9e: 9801         	ldr	r0, [sp, #0x4]
700b1ba0: f7fd fa4e    	bl	0x700af040 <UART_moduleReset> @ imm = #-0x2b64
700b1ba4: b002         	add	sp, #0x8
700b1ba6: bd80         	pop	{r7, pc}
		...

700b1bb0 <CSL_bcdmaTeardownRxChan>:
700b1bb0: b580         	push	{r7, lr}
700b1bb2: b086         	sub	sp, #0x18
700b1bb4: 9005         	str	r0, [sp, #0x14]
700b1bb6: 9104         	str	r1, [sp, #0x10]
700b1bb8: f88d 200f    	strb.w	r2, [sp, #0xf]
700b1bbc: f88d 300e    	strb.w	r3, [sp, #0xe]
700b1bc0: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b1bc4: f000 0001    	and	r0, r0, #0x1
700b1bc8: 9000         	str	r0, [sp]
700b1bca: f89d 000e    	ldrb.w	r0, [sp, #0xe]
700b1bce: f000 0001    	and	r0, r0, #0x1
700b1bd2: 9001         	str	r0, [sp, #0x4]
700b1bd4: 9805         	ldr	r0, [sp, #0x14]
700b1bd6: 9a04         	ldr	r2, [sp, #0x10]
700b1bd8: 2105         	movs	r1, #0x5
700b1bda: 466b         	mov	r3, sp
700b1bdc: f7fd fcf0    	bl	0x700af5c0 <CSL_bcdmaDoChanOp> @ imm = #-0x2620
700b1be0: 9002         	str	r0, [sp, #0x8]
700b1be2: 9802         	ldr	r0, [sp, #0x8]
700b1be4: b120         	cbz	r0, 0x700b1bf0 <CSL_bcdmaTeardownRxChan+0x40> @ imm = #0x8
700b1be6: e7ff         	b	0x700b1be8 <CSL_bcdmaTeardownRxChan+0x38> @ imm = #-0x2
700b1be8: f04f 30ff    	mov.w	r0, #0xffffffff
700b1bec: 9002         	str	r0, [sp, #0x8]
700b1bee: e7ff         	b	0x700b1bf0 <CSL_bcdmaTeardownRxChan+0x40> @ imm = #-0x2
700b1bf0: 9802         	ldr	r0, [sp, #0x8]
700b1bf2: b006         	add	sp, #0x18
700b1bf4: bd80         	pop	{r7, pc}
		...
700b1bfe: 0000         	movs	r0, r0

700b1c00 <CSL_bcdmaTeardownTxChan>:
700b1c00: b580         	push	{r7, lr}
700b1c02: b086         	sub	sp, #0x18
700b1c04: 9005         	str	r0, [sp, #0x14]
700b1c06: 9104         	str	r1, [sp, #0x10]
700b1c08: f88d 200f    	strb.w	r2, [sp, #0xf]
700b1c0c: f88d 300e    	strb.w	r3, [sp, #0xe]
700b1c10: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b1c14: f000 0001    	and	r0, r0, #0x1
700b1c18: 9000         	str	r0, [sp]
700b1c1a: f89d 000e    	ldrb.w	r0, [sp, #0xe]
700b1c1e: f000 0001    	and	r0, r0, #0x1
700b1c22: 9001         	str	r0, [sp, #0x4]
700b1c24: 9805         	ldr	r0, [sp, #0x14]
700b1c26: 9a04         	ldr	r2, [sp, #0x10]
700b1c28: 2105         	movs	r1, #0x5
700b1c2a: 466b         	mov	r3, sp
700b1c2c: f7fd fcc8    	bl	0x700af5c0 <CSL_bcdmaDoChanOp> @ imm = #-0x2670
700b1c30: 9002         	str	r0, [sp, #0x8]
700b1c32: 9802         	ldr	r0, [sp, #0x8]
700b1c34: b120         	cbz	r0, 0x700b1c40 <CSL_bcdmaTeardownTxChan+0x40> @ imm = #0x8
700b1c36: e7ff         	b	0x700b1c38 <CSL_bcdmaTeardownTxChan+0x38> @ imm = #-0x2
700b1c38: f04f 30ff    	mov.w	r0, #0xffffffff
700b1c3c: 9002         	str	r0, [sp, #0x8]
700b1c3e: e7ff         	b	0x700b1c40 <CSL_bcdmaTeardownTxChan+0x40> @ imm = #-0x2
700b1c40: 9802         	ldr	r0, [sp, #0x8]
700b1c42: b006         	add	sp, #0x18
700b1c44: bd80         	pop	{r7, pc}
		...
700b1c4e: 0000         	movs	r0, r0

700b1c50 <DebugP_uartLogWriterPutChar>:
700b1c50: b580         	push	{r7, lr}
700b1c52: b088         	sub	sp, #0x20
700b1c54: f88d 001f    	strb.w	r0, [sp, #0x1f]
700b1c58: f89d 001f    	ldrb.w	r0, [sp, #0x1f]
700b1c5c: f88d 001e    	strb.w	r0, [sp, #0x1e]
700b1c60: f646 10a8    	movw	r0, #0x69a8
700b1c64: f2c7 000b    	movt	r0, #0x700b
700b1c68: 6800         	ldr	r0, [r0]
700b1c6a: f7ff fdc1    	bl	0x700b17f0 <UART_getHandle> @ imm = #-0x47e
700b1c6e: 9006         	str	r0, [sp, #0x18]
700b1c70: 9806         	ldr	r0, [sp, #0x18]
700b1c72: b170         	cbz	r0, 0x700b1c92 <DebugP_uartLogWriterPutChar+0x42> @ imm = #0x1c
700b1c74: e7ff         	b	0x700b1c76 <DebugP_uartLogWriterPutChar+0x26> @ imm = #-0x2
700b1c76: a801         	add	r0, sp, #0x4
700b1c78: 9000         	str	r0, [sp]
700b1c7a: f001 f881    	bl	0x700b2d80 <UART_Transaction_init> @ imm = #0x1102
700b1c7e: 9900         	ldr	r1, [sp]
700b1c80: f10d 001e    	add.w	r0, sp, #0x1e
700b1c84: 9001         	str	r0, [sp, #0x4]
700b1c86: 2001         	movs	r0, #0x1
700b1c88: 9002         	str	r0, [sp, #0x8]
700b1c8a: 9806         	ldr	r0, [sp, #0x18]
700b1c8c: f7f3 fd70    	bl	0x700a5770 <UART_write> @ imm = #-0xc520
700b1c90: e7ff         	b	0x700b1c92 <DebugP_uartLogWriterPutChar+0x42> @ imm = #-0x2
700b1c92: b008         	add	sp, #0x20
700b1c94: bd80         	pop	{r7, pc}
		...
700b1c9e: 0000         	movs	r0, r0

700b1ca0 <SemaphoreP_post>:
700b1ca0: b580         	push	{r7, lr}
700b1ca2: b084         	sub	sp, #0x10
700b1ca4: 9003         	str	r0, [sp, #0xc]
700b1ca6: 9803         	ldr	r0, [sp, #0xc]
700b1ca8: 9002         	str	r0, [sp, #0x8]
700b1caa: 9802         	ldr	r0, [sp, #0x8]
700b1cac: 6d40         	ldr	r0, [r0, #0x54]
700b1cae: 2801         	cmp	r0, #0x1
700b1cb0: d106         	bne	0x700b1cc0 <SemaphoreP_post+0x20> @ imm = #0xc
700b1cb2: e7ff         	b	0x700b1cb4 <SemaphoreP_post+0x14> @ imm = #-0x2
700b1cb4: 9802         	ldr	r0, [sp, #0x8]
700b1cb6: 301c         	adds	r0, #0x1c
700b1cb8: f7fd fe42    	bl	0x700af940 <_txe_mutex_put> @ imm = #-0x237c
700b1cbc: 9001         	str	r0, [sp, #0x4]
700b1cbe: e010         	b	0x700b1ce2 <SemaphoreP_post+0x42> @ imm = #0x20
700b1cc0: 9802         	ldr	r0, [sp, #0x8]
700b1cc2: 6d80         	ldr	r0, [r0, #0x58]
700b1cc4: 2801         	cmp	r0, #0x1
700b1cc6: d106         	bne	0x700b1cd6 <SemaphoreP_post+0x36> @ imm = #0xc
700b1cc8: e7ff         	b	0x700b1cca <SemaphoreP_post+0x2a> @ imm = #-0x2
700b1cca: 9802         	ldr	r0, [sp, #0x8]
700b1ccc: 2101         	movs	r1, #0x1
700b1cce: f7ff fddf    	bl	0x700b1890 <_txe_semaphore_ceiling_put> @ imm = #-0x442
700b1cd2: 9001         	str	r0, [sp, #0x4]
700b1cd4: e004         	b	0x700b1ce0 <SemaphoreP_post+0x40> @ imm = #0x8
700b1cd6: 9802         	ldr	r0, [sp, #0x8]
700b1cd8: f000 fbe2    	bl	0x700b24a0 <_txe_semaphore_put> @ imm = #0x7c4
700b1cdc: 9001         	str	r0, [sp, #0x4]
700b1cde: e7ff         	b	0x700b1ce0 <SemaphoreP_post+0x40> @ imm = #-0x2
700b1ce0: e7ff         	b	0x700b1ce2 <SemaphoreP_post+0x42> @ imm = #-0x2
700b1ce2: b004         	add	sp, #0x10
700b1ce4: bd80         	pop	{r7, pc}
		...
700b1cee: 0000         	movs	r0, r0

700b1cf0 <UART_readLineStatus>:
700b1cf0: b580         	push	{r7, lr}
700b1cf2: b084         	sub	sp, #0x10
700b1cf4: 9003         	str	r0, [sp, #0xc]
700b1cf6: 2000         	movs	r0, #0x0
700b1cf8: 9002         	str	r0, [sp, #0x8]
700b1cfa: 9001         	str	r0, [sp, #0x4]
700b1cfc: 9803         	ldr	r0, [sp, #0xc]
700b1cfe: 300c         	adds	r0, #0xc
700b1d00: f001 fec6    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x1d8c
700b1d04: 9002         	str	r0, [sp, #0x8]
700b1d06: 9803         	ldr	r0, [sp, #0xc]
700b1d08: 300c         	adds	r0, #0xc
700b1d0a: 9000         	str	r0, [sp]
700b1d0c: f001 fec0    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x1d80
700b1d10: 4601         	mov	r1, r0
700b1d12: 9800         	ldr	r0, [sp]
700b1d14: f001 017f    	and	r1, r1, #0x7f
700b1d18: f001 fec2    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x1d84
700b1d1c: 9803         	ldr	r0, [sp, #0xc]
700b1d1e: 3014         	adds	r0, #0x14
700b1d20: f001 feb6    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x1d6c
700b1d24: 9001         	str	r0, [sp, #0x4]
700b1d26: 9803         	ldr	r0, [sp, #0xc]
700b1d28: 300c         	adds	r0, #0xc
700b1d2a: 9902         	ldr	r1, [sp, #0x8]
700b1d2c: f001 feb8    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x1d70
700b1d30: 9801         	ldr	r0, [sp, #0x4]
700b1d32: b004         	add	sp, #0x10
700b1d34: bd80         	pop	{r7, pc}
		...
700b1d3e: 0000         	movs	r0, r0

700b1d40 <CSL_bcdmaGetChanPeerReg>:
700b1d40: b580         	push	{r7, lr}
700b1d42: b088         	sub	sp, #0x20
700b1d44: f8dd c028    	ldr.w	r12, [sp, #0x28]
700b1d48: 9007         	str	r0, [sp, #0x1c]
700b1d4a: 9106         	str	r1, [sp, #0x18]
700b1d4c: 9205         	str	r2, [sp, #0x14]
700b1d4e: 9304         	str	r3, [sp, #0x10]
700b1d50: 9804         	ldr	r0, [sp, #0x10]
700b1d52: 9001         	str	r0, [sp, #0x4]
700b1d54: 9807         	ldr	r0, [sp, #0x1c]
700b1d56: 9a06         	ldr	r2, [sp, #0x18]
700b1d58: 210b         	movs	r1, #0xb
700b1d5a: ab01         	add	r3, sp, #0x4
700b1d5c: f7fd fc30    	bl	0x700af5c0 <CSL_bcdmaDoChanOp> @ imm = #-0x27a0
700b1d60: 9003         	str	r0, [sp, #0xc]
700b1d62: 9803         	ldr	r0, [sp, #0xc]
700b1d64: b920         	cbnz	r0, 0x700b1d70 <CSL_bcdmaGetChanPeerReg+0x30> @ imm = #0x8
700b1d66: e7ff         	b	0x700b1d68 <CSL_bcdmaGetChanPeerReg+0x28> @ imm = #-0x2
700b1d68: 9802         	ldr	r0, [sp, #0x8]
700b1d6a: 990a         	ldr	r1, [sp, #0x28]
700b1d6c: 6008         	str	r0, [r1]
700b1d6e: e006         	b	0x700b1d7e <CSL_bcdmaGetChanPeerReg+0x3e> @ imm = #0xc
700b1d70: 990a         	ldr	r1, [sp, #0x28]
700b1d72: 2000         	movs	r0, #0x0
700b1d74: 6008         	str	r0, [r1]
700b1d76: f04f 30ff    	mov.w	r0, #0xffffffff
700b1d7a: 9003         	str	r0, [sp, #0xc]
700b1d7c: e7ff         	b	0x700b1d7e <CSL_bcdmaGetChanPeerReg+0x3e> @ imm = #-0x2
700b1d7e: 9803         	ldr	r0, [sp, #0xc]
700b1d80: b008         	add	sp, #0x20
700b1d82: bd80         	pop	{r7, pc}
		...

700b1d90 <_strnlen_s>:
700b1d90: b084         	sub	sp, #0x10
700b1d92: 9003         	str	r0, [sp, #0xc]
700b1d94: 9102         	str	r1, [sp, #0x8]
700b1d96: 9803         	ldr	r0, [sp, #0xc]
700b1d98: 9001         	str	r0, [sp, #0x4]
700b1d9a: e7ff         	b	0x700b1d9c <_strnlen_s+0xc> @ imm = #-0x2
700b1d9c: 9801         	ldr	r0, [sp, #0x4]
700b1d9e: 7801         	ldrb	r1, [r0]
700b1da0: 2000         	movs	r0, #0x0
700b1da2: 9000         	str	r0, [sp]
700b1da4: b141         	cbz	r1, 0x700b1db8 <_strnlen_s+0x28> @ imm = #0x10
700b1da6: e7ff         	b	0x700b1da8 <_strnlen_s+0x18> @ imm = #-0x2
700b1da8: 9802         	ldr	r0, [sp, #0x8]
700b1daa: 1e41         	subs	r1, r0, #0x1
700b1dac: 9102         	str	r1, [sp, #0x8]
700b1dae: 2800         	cmp	r0, #0x0
700b1db0: bf18         	it	ne
700b1db2: 2001         	movne	r0, #0x1
700b1db4: 9000         	str	r0, [sp]
700b1db6: e7ff         	b	0x700b1db8 <_strnlen_s+0x28> @ imm = #-0x2
700b1db8: 9800         	ldr	r0, [sp]
700b1dba: 07c0         	lsls	r0, r0, #0x1f
700b1dbc: b128         	cbz	r0, 0x700b1dca <_strnlen_s+0x3a> @ imm = #0xa
700b1dbe: e7ff         	b	0x700b1dc0 <_strnlen_s+0x30> @ imm = #-0x2
700b1dc0: e7ff         	b	0x700b1dc2 <_strnlen_s+0x32> @ imm = #-0x2
700b1dc2: 9801         	ldr	r0, [sp, #0x4]
700b1dc4: 3001         	adds	r0, #0x1
700b1dc6: 9001         	str	r0, [sp, #0x4]
700b1dc8: e7e8         	b	0x700b1d9c <_strnlen_s+0xc> @ imm = #-0x30
700b1dca: 9801         	ldr	r0, [sp, #0x4]
700b1dcc: 9903         	ldr	r1, [sp, #0xc]
700b1dce: 1a40         	subs	r0, r0, r1
700b1dd0: b004         	add	sp, #0x10
700b1dd2: 4770         	bx	lr
		...

700b1de0 <CSL_udmapCppi5SetPktLen>:
700b1de0: b083         	sub	sp, #0xc
700b1de2: 9002         	str	r0, [sp, #0x8]
700b1de4: 9101         	str	r1, [sp, #0x4]
700b1de6: 9200         	str	r2, [sp]
700b1de8: 9801         	ldr	r0, [sp, #0x4]
700b1dea: 2801         	cmp	r0, #0x1
700b1dec: d004         	beq	0x700b1df8 <CSL_udmapCppi5SetPktLen+0x18> @ imm = #0x8
700b1dee: e7ff         	b	0x700b1df0 <CSL_udmapCppi5SetPktLen+0x10> @ imm = #-0x2
700b1df0: 9801         	ldr	r0, [sp, #0x4]
700b1df2: 2802         	cmp	r0, #0x2
700b1df4: d107         	bne	0x700b1e06 <CSL_udmapCppi5SetPktLen+0x26> @ imm = #0xe
700b1df6: e7ff         	b	0x700b1df8 <CSL_udmapCppi5SetPktLen+0x18> @ imm = #-0x2
700b1df8: 9902         	ldr	r1, [sp, #0x8]
700b1dfa: 6808         	ldr	r0, [r1]
700b1dfc: 9a00         	ldr	r2, [sp]
700b1dfe: f362 0015    	bfi	r0, r2, #0, #22
700b1e02: 6008         	str	r0, [r1]
700b1e04: e7ff         	b	0x700b1e06 <CSL_udmapCppi5SetPktLen+0x26> @ imm = #-0x2
700b1e06: 9801         	ldr	r0, [sp, #0x4]
700b1e08: 2803         	cmp	r0, #0x3
700b1e0a: d108         	bne	0x700b1e1e <CSL_udmapCppi5SetPktLen+0x3e> @ imm = #0x10
700b1e0c: e7ff         	b	0x700b1e0e <CSL_udmapCppi5SetPktLen+0x2e> @ imm = #-0x2
700b1e0e: 9902         	ldr	r1, [sp, #0x8]
700b1e10: 6808         	ldr	r0, [r1]
700b1e12: 9a00         	ldr	r2, [sp]
700b1e14: 3a01         	subs	r2, #0x1
700b1e16: f362 000d    	bfi	r0, r2, #0, #14
700b1e1a: 6008         	str	r0, [r1]
700b1e1c: e7ff         	b	0x700b1e1e <CSL_udmapCppi5SetPktLen+0x3e> @ imm = #-0x2
700b1e1e: b003         	add	sp, #0xc
700b1e20: 4770         	bx	lr
		...
700b1e2e: 0000         	movs	r0, r0

700b1e30 <Sciclient_rmIrqGetNodeItf>:
700b1e30: b084         	sub	sp, #0x10
700b1e32: 9003         	str	r0, [sp, #0xc]
700b1e34: f8ad 100a    	strh.w	r1, [sp, #0xa]
700b1e38: 9201         	str	r2, [sp, #0x4]
700b1e3a: 2000         	movs	r0, #0x0
700b1e3c: 9000         	str	r0, [sp]
700b1e3e: f8bd 000a    	ldrh.w	r0, [sp, #0xa]
700b1e42: 9903         	ldr	r1, [sp, #0xc]
700b1e44: 8849         	ldrh	r1, [r1, #0x2]
700b1e46: 4288         	cmp	r0, r1
700b1e48: da09         	bge	0x700b1e5e <Sciclient_rmIrqGetNodeItf+0x2e> @ imm = #0x12
700b1e4a: e7ff         	b	0x700b1e4c <Sciclient_rmIrqGetNodeItf+0x1c> @ imm = #-0x2
700b1e4c: 9803         	ldr	r0, [sp, #0xc]
700b1e4e: 6840         	ldr	r0, [r0, #0x4]
700b1e50: f8bd 100a    	ldrh.w	r1, [sp, #0xa]
700b1e54: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700b1e58: 9901         	ldr	r1, [sp, #0x4]
700b1e5a: 6008         	str	r0, [r1]
700b1e5c: e006         	b	0x700b1e6c <Sciclient_rmIrqGetNodeItf+0x3c> @ imm = #0xc
700b1e5e: 9901         	ldr	r1, [sp, #0x4]
700b1e60: 2000         	movs	r0, #0x0
700b1e62: 6008         	str	r0, [r1]
700b1e64: f06f 0001    	mvn	r0, #0x1
700b1e68: 9000         	str	r0, [sp]
700b1e6a: e7ff         	b	0x700b1e6c <Sciclient_rmIrqGetNodeItf+0x3c> @ imm = #-0x2
700b1e6c: 9800         	ldr	r0, [sp]
700b1e6e: b004         	add	sp, #0x10
700b1e70: 4770         	bx	lr
		...
700b1e7e: 0000         	movs	r0, r0

700b1e80 <UART_checkOpenParams>:
700b1e80: b082         	sub	sp, #0x8
700b1e82: 9001         	str	r0, [sp, #0x4]
700b1e84: 2000         	movs	r0, #0x0
700b1e86: 9000         	str	r0, [sp]
700b1e88: 9801         	ldr	r0, [sp, #0x4]
700b1e8a: 6900         	ldr	r0, [r0, #0x10]
700b1e8c: 2801         	cmp	r0, #0x1
700b1e8e: d108         	bne	0x700b1ea2 <UART_checkOpenParams+0x22> @ imm = #0x10
700b1e90: e7ff         	b	0x700b1e92 <UART_checkOpenParams+0x12> @ imm = #-0x2
700b1e92: 9801         	ldr	r0, [sp, #0x4]
700b1e94: 69c0         	ldr	r0, [r0, #0x1c]
700b1e96: b920         	cbnz	r0, 0x700b1ea2 <UART_checkOpenParams+0x22> @ imm = #0x8
700b1e98: e7ff         	b	0x700b1e9a <UART_checkOpenParams+0x1a> @ imm = #-0x2
700b1e9a: f04f 30ff    	mov.w	r0, #0xffffffff
700b1e9e: 9000         	str	r0, [sp]
700b1ea0: e7ff         	b	0x700b1ea2 <UART_checkOpenParams+0x22> @ imm = #-0x2
700b1ea2: 9801         	ldr	r0, [sp, #0x4]
700b1ea4: 6980         	ldr	r0, [r0, #0x18]
700b1ea6: 2801         	cmp	r0, #0x1
700b1ea8: d108         	bne	0x700b1ebc <UART_checkOpenParams+0x3c> @ imm = #0x10
700b1eaa: e7ff         	b	0x700b1eac <UART_checkOpenParams+0x2c> @ imm = #-0x2
700b1eac: 9801         	ldr	r0, [sp, #0x4]
700b1eae: 6a00         	ldr	r0, [r0, #0x20]
700b1eb0: b920         	cbnz	r0, 0x700b1ebc <UART_checkOpenParams+0x3c> @ imm = #0x8
700b1eb2: e7ff         	b	0x700b1eb4 <UART_checkOpenParams+0x34> @ imm = #-0x2
700b1eb4: f04f 30ff    	mov.w	r0, #0xffffffff
700b1eb8: 9000         	str	r0, [sp]
700b1eba: e7ff         	b	0x700b1ebc <UART_checkOpenParams+0x3c> @ imm = #-0x2
700b1ebc: 9800         	ldr	r0, [sp]
700b1ebe: b002         	add	sp, #0x8
700b1ec0: 4770         	bx	lr
		...
700b1ece: 0000         	movs	r0, r0

700b1ed0 <UdmaUtils_getRingMemSize>:
700b1ed0: b084         	sub	sp, #0x10
700b1ed2: f88d 000f    	strb.w	r0, [sp, #0xf]
700b1ed6: 9102         	str	r1, [sp, #0x8]
700b1ed8: f88d 2007    	strb.w	r2, [sp, #0x7]
700b1edc: f89d 0007    	ldrb.w	r0, [sp, #0x7]
700b1ee0: 1c81         	adds	r1, r0, #0x2
700b1ee2: 2001         	movs	r0, #0x1
700b1ee4: 4088         	lsls	r0, r1
700b1ee6: 9000         	str	r0, [sp]
700b1ee8: 9902         	ldr	r1, [sp, #0x8]
700b1eea: 9800         	ldr	r0, [sp]
700b1eec: 4348         	muls	r0, r1, r0
700b1eee: 9000         	str	r0, [sp]
700b1ef0: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b1ef4: 2802         	cmp	r0, #0x2
700b1ef6: d005         	beq	0x700b1f04 <UdmaUtils_getRingMemSize+0x34> @ imm = #0xa
700b1ef8: e7ff         	b	0x700b1efa <UdmaUtils_getRingMemSize+0x2a> @ imm = #-0x2
700b1efa: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b1efe: 2803         	cmp	r0, #0x3
700b1f00: d104         	bne	0x700b1f0c <UdmaUtils_getRingMemSize+0x3c> @ imm = #0x8
700b1f02: e7ff         	b	0x700b1f04 <UdmaUtils_getRingMemSize+0x34> @ imm = #-0x2
700b1f04: 9800         	ldr	r0, [sp]
700b1f06: 0040         	lsls	r0, r0, #0x1
700b1f08: 9000         	str	r0, [sp]
700b1f0a: e7ff         	b	0x700b1f0c <UdmaUtils_getRingMemSize+0x3c> @ imm = #-0x2
700b1f0c: 9800         	ldr	r0, [sp]
700b1f0e: b004         	add	sp, #0x10
700b1f10: 4770         	bx	lr
		...
700b1f1e: 0000         	movs	r0, r0

700b1f20 <CSL_lcdma_ringaccIsTeardownComplete>:
700b1f20: b580         	push	{r7, lr}
700b1f22: b084         	sub	sp, #0x10
700b1f24: 9003         	str	r0, [sp, #0xc]
700b1f26: 9102         	str	r1, [sp, #0x8]
700b1f28: 2000         	movs	r0, #0x0
700b1f2a: f88d 0007    	strb.w	r0, [sp, #0x7]
700b1f2e: 9803         	ldr	r0, [sp, #0xc]
700b1f30: 6840         	ldr	r0, [r0, #0x4]
700b1f32: 9902         	ldr	r1, [sp, #0x8]
700b1f34: eb00 3041    	add.w	r0, r0, r1, lsl #13
700b1f38: f241 0118    	movw	r1, #0x1018
700b1f3c: 4408         	add	r0, r1
700b1f3e: f04f 4100    	mov.w	r1, #0x80000000
700b1f42: 221f         	movs	r2, #0x1f
700b1f44: f001 f89c    	bl	0x700b3080 <CSL_REG32_FEXT_RAW> @ imm = #0x1138
700b1f48: b120         	cbz	r0, 0x700b1f54 <CSL_lcdma_ringaccIsTeardownComplete+0x34> @ imm = #0x8
700b1f4a: e7ff         	b	0x700b1f4c <CSL_lcdma_ringaccIsTeardownComplete+0x2c> @ imm = #-0x2
700b1f4c: 2001         	movs	r0, #0x1
700b1f4e: f88d 0007    	strb.w	r0, [sp, #0x7]
700b1f52: e7ff         	b	0x700b1f54 <CSL_lcdma_ringaccIsTeardownComplete+0x34> @ imm = #-0x2
700b1f54: f89d 0007    	ldrb.w	r0, [sp, #0x7]
700b1f58: f000 0001    	and	r0, r0, #0x1
700b1f5c: b004         	add	sp, #0x10
700b1f5e: bd80         	pop	{r7, pc}

700b1f60 <Sciclient_rmIrqProgramOesRegister>:
700b1f60: b580         	push	{r7, lr}
700b1f62: b088         	sub	sp, #0x20
700b1f64: 9007         	str	r0, [sp, #0x1c]
700b1f66: 2010         	movs	r0, #0x10
700b1f68: f2c8 0000    	movt	r0, #0x8000
700b1f6c: 9002         	str	r0, [sp, #0x8]
700b1f6e: 9807         	ldr	r0, [sp, #0x1c]
700b1f70: 7900         	ldrb	r0, [r0, #0x4]
700b1f72: f88d 001b    	strb.w	r0, [sp, #0x1b]
700b1f76: 9807         	ldr	r0, [sp, #0x1c]
700b1f78: 88c0         	ldrh	r0, [r0, #0x6]
700b1f7a: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b1f7e: 9807         	ldr	r0, [sp, #0x1c]
700b1f80: 8900         	ldrh	r0, [r0, #0x8]
700b1f82: f8ad 000e    	strh.w	r0, [sp, #0xe]
700b1f86: 9807         	ldr	r0, [sp, #0x1c]
700b1f88: 89c0         	ldrh	r0, [r0, #0xe]
700b1f8a: f8ad 0018    	strh.w	r0, [sp, #0x18]
700b1f8e: 9807         	ldr	r0, [sp, #0x1c]
700b1f90: 6981         	ldr	r1, [r0, #0x18]
700b1f92: 4668         	mov	r0, sp
700b1f94: f04f 32ff    	mov.w	r2, #0xffffffff
700b1f98: f7fe ff9a    	bl	0x700b0ed0 <Sciclient_rmIrqSetRaw> @ imm = #-0x10cc
700b1f9c: b008         	add	sp, #0x20
700b1f9e: bd80         	pop	{r7, pc}

700b1fa0 <Sciclient_rmPsGetIfIdx>:
700b1fa0: b082         	sub	sp, #0x8
700b1fa2: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b1fa6: f06f 0001    	mvn	r0, #0x1
700b1faa: 9000         	str	r0, [sp]
700b1fac: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b1fb0: f64a 1128    	movw	r1, #0xa928
700b1fb4: f2c7 0108    	movt	r1, #0x7008
700b1fb8: 8c89         	ldrh	r1, [r1, #0x24]
700b1fba: 4288         	cmp	r0, r1
700b1fbc: da0d         	bge	0x700b1fda <Sciclient_rmPsGetIfIdx+0x3a> @ imm = #0x1a
700b1fbe: e7ff         	b	0x700b1fc0 <Sciclient_rmPsGetIfIdx+0x20> @ imm = #-0x2
700b1fc0: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b1fc4: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b1fc8: f64a 1028    	movw	r0, #0xa928
700b1fcc: f2c7 0008    	movt	r0, #0x7008
700b1fd0: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b1fd4: 8880         	ldrh	r0, [r0, #0x4]
700b1fd6: 9000         	str	r0, [sp]
700b1fd8: e7ff         	b	0x700b1fda <Sciclient_rmPsGetIfIdx+0x3a> @ imm = #-0x2
700b1fda: 9800         	ldr	r0, [sp]
700b1fdc: b002         	add	sp, #0x8
700b1fde: 4770         	bx	lr

700b1fe0 <Sciclient_rmPsGetInp>:
700b1fe0: b082         	sub	sp, #0x8
700b1fe2: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b1fe6: f06f 0001    	mvn	r0, #0x1
700b1fea: 9000         	str	r0, [sp]
700b1fec: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b1ff0: f64a 1128    	movw	r1, #0xa928
700b1ff4: f2c7 0108    	movt	r1, #0x7008
700b1ff8: 8c89         	ldrh	r1, [r1, #0x24]
700b1ffa: 4288         	cmp	r0, r1
700b1ffc: da0d         	bge	0x700b201a <Sciclient_rmPsGetInp+0x3a> @ imm = #0x1a
700b1ffe: e7ff         	b	0x700b2000 <Sciclient_rmPsGetInp+0x20> @ imm = #-0x2
700b2000: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b2004: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b2008: f64a 1028    	movw	r0, #0xa928
700b200c: f2c7 0008    	movt	r0, #0x7008
700b2010: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b2014: 88c0         	ldrh	r0, [r0, #0x6]
700b2016: 9000         	str	r0, [sp]
700b2018: e7ff         	b	0x700b201a <Sciclient_rmPsGetInp+0x3a> @ imm = #-0x2
700b201a: 9800         	ldr	r0, [sp]
700b201c: b002         	add	sp, #0x8
700b201e: 4770         	bx	lr

700b2020 <Sciclient_rmPsGetOutp>:
700b2020: b082         	sub	sp, #0x8
700b2022: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b2026: f06f 0001    	mvn	r0, #0x1
700b202a: 9000         	str	r0, [sp]
700b202c: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b2030: f64a 1128    	movw	r1, #0xa928
700b2034: f2c7 0108    	movt	r1, #0x7008
700b2038: 8c89         	ldrh	r1, [r1, #0x24]
700b203a: 4288         	cmp	r0, r1
700b203c: da0d         	bge	0x700b205a <Sciclient_rmPsGetOutp+0x3a> @ imm = #0x1a
700b203e: e7ff         	b	0x700b2040 <Sciclient_rmPsGetOutp+0x20> @ imm = #-0x2
700b2040: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b2044: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b2048: f64a 1028    	movw	r0, #0xa928
700b204c: f2c7 0008    	movt	r0, #0x7008
700b2050: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b2054: 8900         	ldrh	r0, [r0, #0x8]
700b2056: 9000         	str	r0, [sp]
700b2058: e7ff         	b	0x700b205a <Sciclient_rmPsGetOutp+0x3a> @ imm = #-0x2
700b205a: 9800         	ldr	r0, [sp]
700b205c: b002         	add	sp, #0x8
700b205e: 4770         	bx	lr

700b2060 <calculate_iteration_time>:
;    if (count_diff == 0)
700b2060: ee00 0a10    	vmov	s0, r0
700b2064: ed9f 1b0a    	vldr	d1, [pc, #40]           @ 0x700b2090 <calculate_iteration_time+0x30>
;    if (count_diff == 0)
700b2068: 2900         	cmp	r1, #0x0
700b206a: eeb8 0b40    	vcvt.f64.u32	d0, s0
700b206e: ee20 0b01    	vmul.f64	d0, d0, d1
700b2072: ee01 1a10    	vmov	s2, r1
700b2076: eeb8 1b41    	vcvt.f64.u32	d1, s2
700b207a: ee80 0b01    	vdiv.f64	d0, d0, d1
700b207e: ed9f 1b06    	vldr	d1, [pc, #24]           @ 0x700b2098 <calculate_iteration_time+0x38>
700b2082: bf08         	it	eq
700b2084: eeb0 0b41    	vmoveq.f64	d0, d1
; }
700b2088: 4770         	bx	lr
700b208a: bf00         	nop
700b208c: bf00         	nop
700b208e: bf00         	nop
700b2090: 00 00 00 00  	.word	0x00000000
700b2094: 80 84 2e 41  	.word	0x412e8480
700b2098: 00 00 00 00  	.word	0x00000000
700b209c: 00 00 00 00  	.word	0x00000000

700b20a0 <Sciclient_secProxyWaitThread>:
700b20a0: b580         	push	{r7, lr}
700b20a2: b084         	sub	sp, #0x10
700b20a4: 9003         	str	r0, [sp, #0xc]
700b20a6: 9102         	str	r1, [sp, #0x8]
700b20a8: f06f 0003    	mvn	r0, #0x3
700b20ac: 9001         	str	r0, [sp, #0x4]
700b20ae: 9802         	ldr	r0, [sp, #0x8]
700b20b0: 9000         	str	r0, [sp]
700b20b2: e7ff         	b	0x700b20b4 <Sciclient_secProxyWaitThread+0x14> @ imm = #-0x2
700b20b4: 9800         	ldr	r0, [sp]
700b20b6: b178         	cbz	r0, 0x700b20d8 <Sciclient_secProxyWaitThread+0x38> @ imm = #0x1e
700b20b8: e7ff         	b	0x700b20ba <Sciclient_secProxyWaitThread+0x1a> @ imm = #-0x2
700b20ba: 9803         	ldr	r0, [sp, #0xc]
700b20bc: f001 fad8    	bl	0x700b3670 <Sciclient_secProxyThreadStatusReg> @ imm = #0x15b0
700b20c0: f001 fd1e    	bl	0x700b3b00 <CSL_REG32_RD_RAW> @ imm = #0x1a3c
700b20c4: 0600         	lsls	r0, r0, #0x18
700b20c6: b118         	cbz	r0, 0x700b20d0 <Sciclient_secProxyWaitThread+0x30> @ imm = #0x6
700b20c8: e7ff         	b	0x700b20ca <Sciclient_secProxyWaitThread+0x2a> @ imm = #-0x2
700b20ca: 2000         	movs	r0, #0x0
700b20cc: 9001         	str	r0, [sp, #0x4]
700b20ce: e003         	b	0x700b20d8 <Sciclient_secProxyWaitThread+0x38> @ imm = #0x6
700b20d0: 9800         	ldr	r0, [sp]
700b20d2: 3801         	subs	r0, #0x1
700b20d4: 9000         	str	r0, [sp]
700b20d6: e7ed         	b	0x700b20b4 <Sciclient_secProxyWaitThread+0x14> @ imm = #-0x26
700b20d8: 9801         	ldr	r0, [sp, #0x4]
700b20da: b004         	add	sp, #0x10
700b20dc: bd80         	pop	{r7, pc}
700b20de: 0000         	movs	r0, r0

700b20e0 <UART_IsHWFlowCtrlValid>:
700b20e0: b082         	sub	sp, #0x8
700b20e2: 9001         	str	r0, [sp, #0x4]
700b20e4: f06f 0002    	mvn	r0, #0x2
700b20e8: 9000         	str	r0, [sp]
700b20ea: 9801         	ldr	r0, [sp, #0x4]
700b20ec: 2801         	cmp	r0, #0x1
700b20ee: d010         	beq	0x700b2112 <UART_IsHWFlowCtrlValid+0x32> @ imm = #0x20
700b20f0: e7ff         	b	0x700b20f2 <UART_IsHWFlowCtrlValid+0x12> @ imm = #-0x2
700b20f2: 9801         	ldr	r0, [sp, #0x4]
700b20f4: 2808         	cmp	r0, #0x8
700b20f6: d00c         	beq	0x700b2112 <UART_IsHWFlowCtrlValid+0x32> @ imm = #0x18
700b20f8: e7ff         	b	0x700b20fa <UART_IsHWFlowCtrlValid+0x1a> @ imm = #-0x2
700b20fa: 9801         	ldr	r0, [sp, #0x4]
700b20fc: 2810         	cmp	r0, #0x10
700b20fe: d008         	beq	0x700b2112 <UART_IsHWFlowCtrlValid+0x32> @ imm = #0x10
700b2100: e7ff         	b	0x700b2102 <UART_IsHWFlowCtrlValid+0x22> @ imm = #-0x2
700b2102: 9801         	ldr	r0, [sp, #0x4]
700b2104: 2838         	cmp	r0, #0x38
700b2106: d004         	beq	0x700b2112 <UART_IsHWFlowCtrlValid+0x32> @ imm = #0x8
700b2108: e7ff         	b	0x700b210a <UART_IsHWFlowCtrlValid+0x2a> @ imm = #-0x2
700b210a: 9801         	ldr	r0, [sp, #0x4]
700b210c: 283c         	cmp	r0, #0x3c
700b210e: d103         	bne	0x700b2118 <UART_IsHWFlowCtrlValid+0x38> @ imm = #0x6
700b2110: e7ff         	b	0x700b2112 <UART_IsHWFlowCtrlValid+0x32> @ imm = #-0x2
700b2112: 2000         	movs	r0, #0x0
700b2114: 9000         	str	r0, [sp]
700b2116: e7ff         	b	0x700b2118 <UART_IsHWFlowCtrlValid+0x38> @ imm = #-0x2
700b2118: 9800         	ldr	r0, [sp]
700b211a: b002         	add	sp, #0x8
700b211c: 4770         	bx	lr
700b211e: 0000         	movs	r0, r0

700b2120 <UART_IsRxTrigLvlValid>:
700b2120: b082         	sub	sp, #0x8
700b2122: 9001         	str	r0, [sp, #0x4]
700b2124: f06f 0002    	mvn	r0, #0x2
700b2128: 9000         	str	r0, [sp]
700b212a: 9801         	ldr	r0, [sp, #0x4]
700b212c: 2801         	cmp	r0, #0x1
700b212e: d010         	beq	0x700b2152 <UART_IsRxTrigLvlValid+0x32> @ imm = #0x20
700b2130: e7ff         	b	0x700b2132 <UART_IsRxTrigLvlValid+0x12> @ imm = #-0x2
700b2132: 9801         	ldr	r0, [sp, #0x4]
700b2134: 2808         	cmp	r0, #0x8
700b2136: d00c         	beq	0x700b2152 <UART_IsRxTrigLvlValid+0x32> @ imm = #0x18
700b2138: e7ff         	b	0x700b213a <UART_IsRxTrigLvlValid+0x1a> @ imm = #-0x2
700b213a: 9801         	ldr	r0, [sp, #0x4]
700b213c: 2810         	cmp	r0, #0x10
700b213e: d008         	beq	0x700b2152 <UART_IsRxTrigLvlValid+0x32> @ imm = #0x10
700b2140: e7ff         	b	0x700b2142 <UART_IsRxTrigLvlValid+0x22> @ imm = #-0x2
700b2142: 9801         	ldr	r0, [sp, #0x4]
700b2144: 2838         	cmp	r0, #0x38
700b2146: d004         	beq	0x700b2152 <UART_IsRxTrigLvlValid+0x32> @ imm = #0x8
700b2148: e7ff         	b	0x700b214a <UART_IsRxTrigLvlValid+0x2a> @ imm = #-0x2
700b214a: 9801         	ldr	r0, [sp, #0x4]
700b214c: 283c         	cmp	r0, #0x3c
700b214e: d103         	bne	0x700b2158 <UART_IsRxTrigLvlValid+0x38> @ imm = #0x6
700b2150: e7ff         	b	0x700b2152 <UART_IsRxTrigLvlValid+0x32> @ imm = #-0x2
700b2152: 2000         	movs	r0, #0x0
700b2154: 9000         	str	r0, [sp]
700b2156: e7ff         	b	0x700b2158 <UART_IsRxTrigLvlValid+0x38> @ imm = #-0x2
700b2158: 9800         	ldr	r0, [sp]
700b215a: b002         	add	sp, #0x8
700b215c: 4770         	bx	lr
700b215e: 0000         	movs	r0, r0

700b2160 <UART_IsTxTrigLvlValid>:
700b2160: b082         	sub	sp, #0x8
700b2162: 9001         	str	r0, [sp, #0x4]
700b2164: f06f 0002    	mvn	r0, #0x2
700b2168: 9000         	str	r0, [sp]
700b216a: 9801         	ldr	r0, [sp, #0x4]
700b216c: 2801         	cmp	r0, #0x1
700b216e: d010         	beq	0x700b2192 <UART_IsTxTrigLvlValid+0x32> @ imm = #0x20
700b2170: e7ff         	b	0x700b2172 <UART_IsTxTrigLvlValid+0x12> @ imm = #-0x2
700b2172: 9801         	ldr	r0, [sp, #0x4]
700b2174: 2808         	cmp	r0, #0x8
700b2176: d00c         	beq	0x700b2192 <UART_IsTxTrigLvlValid+0x32> @ imm = #0x18
700b2178: e7ff         	b	0x700b217a <UART_IsTxTrigLvlValid+0x1a> @ imm = #-0x2
700b217a: 9801         	ldr	r0, [sp, #0x4]
700b217c: 2810         	cmp	r0, #0x10
700b217e: d008         	beq	0x700b2192 <UART_IsTxTrigLvlValid+0x32> @ imm = #0x10
700b2180: e7ff         	b	0x700b2182 <UART_IsTxTrigLvlValid+0x22> @ imm = #-0x2
700b2182: 9801         	ldr	r0, [sp, #0x4]
700b2184: 2820         	cmp	r0, #0x20
700b2186: d004         	beq	0x700b2192 <UART_IsTxTrigLvlValid+0x32> @ imm = #0x8
700b2188: e7ff         	b	0x700b218a <UART_IsTxTrigLvlValid+0x2a> @ imm = #-0x2
700b218a: 9801         	ldr	r0, [sp, #0x4]
700b218c: 2838         	cmp	r0, #0x38
700b218e: d103         	bne	0x700b2198 <UART_IsTxTrigLvlValid+0x38> @ imm = #0x6
700b2190: e7ff         	b	0x700b2192 <UART_IsTxTrigLvlValid+0x32> @ imm = #-0x2
700b2192: 2000         	movs	r0, #0x0
700b2194: 9000         	str	r0, [sp]
700b2196: e7ff         	b	0x700b2198 <UART_IsTxTrigLvlValid+0x38> @ imm = #-0x2
700b2198: 9800         	ldr	r0, [sp]
700b219a: b002         	add	sp, #0x8
700b219c: 4770         	bx	lr
700b219e: 0000         	movs	r0, r0

700b21a0 <UART_i2310WA>:
700b21a0: b580         	push	{r7, lr}
700b21a2: b084         	sub	sp, #0x10
700b21a4: 9003         	str	r0, [sp, #0xc]
700b21a6: 9803         	ldr	r0, [sp, #0xc]
700b21a8: 3098         	adds	r0, #0x98
700b21aa: 21ff         	movs	r1, #0xff
700b21ac: 9101         	str	r1, [sp, #0x4]
700b21ae: f001 fc77    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x18ee
700b21b2: 9901         	ldr	r1, [sp, #0x4]
700b21b4: 9803         	ldr	r0, [sp, #0xc]
700b21b6: 309c         	adds	r0, #0x9c
700b21b8: f001 fc72    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x18e4
700b21bc: 9803         	ldr	r0, [sp, #0xc]
700b21be: 308c         	adds	r0, #0x8c
700b21c0: 2206         	movs	r2, #0x6
700b21c2: 9202         	str	r2, [sp, #0x8]
700b21c4: 2301         	movs	r3, #0x1
700b21c6: 4611         	mov	r1, r2
700b21c8: f000 fb6a    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #0x6d4
700b21cc: 9a02         	ldr	r2, [sp, #0x8]
700b21ce: 9803         	ldr	r0, [sp, #0xc]
700b21d0: 308c         	adds	r0, #0x8c
700b21d2: 2300         	movs	r3, #0x0
700b21d4: 4611         	mov	r1, r2
700b21d6: f000 fb63    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #0x6c6
700b21da: b004         	add	sp, #0x10
700b21dc: bd80         	pop	{r7, pc}
700b21de: 0000         	movs	r0, r0

700b21e0 <UART_spaceAvail>:
700b21e0: b580         	push	{r7, lr}
700b21e2: b084         	sub	sp, #0x10
700b21e4: 9003         	str	r0, [sp, #0xc]
700b21e6: 2000         	movs	r0, #0x0
700b21e8: 9002         	str	r0, [sp, #0x8]
700b21ea: 9001         	str	r0, [sp, #0x4]
700b21ec: 9803         	ldr	r0, [sp, #0xc]
700b21ee: 217f         	movs	r1, #0x7f
700b21f0: f7fe fe0e    	bl	0x700b0e10 <UART_regConfigModeEnable> @ imm = #-0x13e4
700b21f4: 9002         	str	r0, [sp, #0x8]
700b21f6: 9803         	ldr	r0, [sp, #0xc]
700b21f8: 3014         	adds	r0, #0x14
700b21fa: f001 fc49    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x1892
700b21fe: f000 0060    	and	r0, r0, #0x60
700b2202: 2860         	cmp	r0, #0x60
700b2204: d103         	bne	0x700b220e <UART_spaceAvail+0x2e> @ imm = #0x6
700b2206: e7ff         	b	0x700b2208 <UART_spaceAvail+0x28> @ imm = #-0x2
700b2208: 2001         	movs	r0, #0x1
700b220a: 9001         	str	r0, [sp, #0x4]
700b220c: e7ff         	b	0x700b220e <UART_spaceAvail+0x2e> @ imm = #-0x2
700b220e: 9803         	ldr	r0, [sp, #0xc]
700b2210: 300c         	adds	r0, #0xc
700b2212: 9902         	ldr	r1, [sp, #0x8]
700b2214: f001 fc44    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x1888
700b2218: 9801         	ldr	r0, [sp, #0x4]
700b221a: b004         	add	sp, #0x10
700b221c: bd80         	pop	{r7, pc}
700b221e: 0000         	movs	r0, r0

700b2220 <CSL_bcdmaSetChanPeerReg>:
700b2220: b580         	push	{r7, lr}
700b2222: b088         	sub	sp, #0x20
700b2224: f8dd c028    	ldr.w	r12, [sp, #0x28]
700b2228: 9007         	str	r0, [sp, #0x1c]
700b222a: 9106         	str	r1, [sp, #0x18]
700b222c: 9205         	str	r2, [sp, #0x14]
700b222e: 9304         	str	r3, [sp, #0x10]
700b2230: 9804         	ldr	r0, [sp, #0x10]
700b2232: 9001         	str	r0, [sp, #0x4]
700b2234: 980a         	ldr	r0, [sp, #0x28]
700b2236: 6800         	ldr	r0, [r0]
700b2238: 9002         	str	r0, [sp, #0x8]
700b223a: 9807         	ldr	r0, [sp, #0x1c]
700b223c: 9a06         	ldr	r2, [sp, #0x18]
700b223e: 210c         	movs	r1, #0xc
700b2240: ab01         	add	r3, sp, #0x4
700b2242: f7fd f9bd    	bl	0x700af5c0 <CSL_bcdmaDoChanOp> @ imm = #-0x2c86
700b2246: 9003         	str	r0, [sp, #0xc]
700b2248: 9803         	ldr	r0, [sp, #0xc]
700b224a: b120         	cbz	r0, 0x700b2256 <CSL_bcdmaSetChanPeerReg+0x36> @ imm = #0x8
700b224c: e7ff         	b	0x700b224e <CSL_bcdmaSetChanPeerReg+0x2e> @ imm = #-0x2
700b224e: f04f 30ff    	mov.w	r0, #0xffffffff
700b2252: 9003         	str	r0, [sp, #0xc]
700b2254: e7ff         	b	0x700b2256 <CSL_bcdmaSetChanPeerReg+0x36> @ imm = #-0x2
700b2256: 9803         	ldr	r0, [sp, #0xc]
700b2258: b008         	add	sp, #0x20
700b225a: bd80         	pop	{r7, pc}
700b225c: 0000         	movs	r0, r0
700b225e: 0000         	movs	r0, r0

700b2260 <CSL_intaggrIsValidStatusBitNum>:
700b2260: b084         	sub	sp, #0x10
700b2262: 9003         	str	r0, [sp, #0xc]
700b2264: 9102         	str	r1, [sp, #0x8]
700b2266: 9802         	ldr	r0, [sp, #0x8]
700b2268: 9000         	str	r0, [sp]
700b226a: 9800         	ldr	r0, [sp]
700b226c: f020 4000    	bic	r0, r0, #0x80000000
700b2270: 9000         	str	r0, [sp]
700b2272: 9800         	ldr	r0, [sp]
700b2274: 9903         	ldr	r1, [sp, #0xc]
700b2276: 6a49         	ldr	r1, [r1, #0x24]
700b2278: ebb0 1f81    	cmp.w	r0, r1, lsl #6
700b227c: d204         	bhs	0x700b2288 <CSL_intaggrIsValidStatusBitNum+0x28> @ imm = #0x8
700b227e: e7ff         	b	0x700b2280 <CSL_intaggrIsValidStatusBitNum+0x20> @ imm = #-0x2
700b2280: 2001         	movs	r0, #0x1
700b2282: f88d 0007    	strb.w	r0, [sp, #0x7]
700b2286: e003         	b	0x700b2290 <CSL_intaggrIsValidStatusBitNum+0x30> @ imm = #0x6
700b2288: 2000         	movs	r0, #0x0
700b228a: f88d 0007    	strb.w	r0, [sp, #0x7]
700b228e: e7ff         	b	0x700b2290 <CSL_intaggrIsValidStatusBitNum+0x30> @ imm = #-0x2
700b2290: f89d 0007    	ldrb.w	r0, [sp, #0x7]
700b2294: f000 0001    	and	r0, r0, #0x1
700b2298: b004         	add	sp, #0x10
700b229a: 4770         	bx	lr
700b229c: 0000         	movs	r0, r0
700b229e: 0000         	movs	r0, r0

700b22a0 <CSL_pktdmaSetRxRT>:
700b22a0: b580         	push	{r7, lr}
700b22a2: b084         	sub	sp, #0x10
700b22a4: 9003         	str	r0, [sp, #0xc]
700b22a6: 9102         	str	r1, [sp, #0x8]
700b22a8: 9201         	str	r2, [sp, #0x4]
700b22aa: 9803         	ldr	r0, [sp, #0xc]
700b22ac: 6940         	ldr	r0, [r0, #0x14]
700b22ae: 9902         	ldr	r1, [sp, #0x8]
700b22b0: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b22b4: 9901         	ldr	r1, [sp, #0x4]
700b22b6: 680b         	ldr	r3, [r1]
700b22b8: f8d1 c004    	ldr.w	r12, [r1, #0x4]
700b22bc: 688a         	ldr	r2, [r1, #0x8]
700b22be: f04f 4180    	mov.w	r1, #0x40000000
700b22c2: ea01 718c    	and.w	r1, r1, r12, lsl #30
700b22c6: ea41 71c3    	orr.w	r1, r1, r3, lsl #31
700b22ca: f002 0201    	and	r2, r2, #0x1
700b22ce: ea41 7142    	orr.w	r1, r1, r2, lsl #29
700b22d2: f001 fb8d    	bl	0x700b39f0 <CSL_REG32_WR_RAW> @ imm = #0x171a
700b22d6: 2000         	movs	r0, #0x0
700b22d8: b004         	add	sp, #0x10
700b22da: bd80         	pop	{r7, pc}
700b22dc: 0000         	movs	r0, r0
700b22de: 0000         	movs	r0, r0

700b22e0 <CSL_pktdmaSetTxRT>:
700b22e0: b580         	push	{r7, lr}
700b22e2: b084         	sub	sp, #0x10
700b22e4: 9003         	str	r0, [sp, #0xc]
700b22e6: 9102         	str	r1, [sp, #0x8]
700b22e8: 9201         	str	r2, [sp, #0x4]
700b22ea: 9803         	ldr	r0, [sp, #0xc]
700b22ec: 6900         	ldr	r0, [r0, #0x10]
700b22ee: 9902         	ldr	r1, [sp, #0x8]
700b22f0: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b22f4: 9901         	ldr	r1, [sp, #0x4]
700b22f6: 680b         	ldr	r3, [r1]
700b22f8: f8d1 c004    	ldr.w	r12, [r1, #0x4]
700b22fc: 688a         	ldr	r2, [r1, #0x8]
700b22fe: f04f 4180    	mov.w	r1, #0x40000000
700b2302: ea01 718c    	and.w	r1, r1, r12, lsl #30
700b2306: ea41 71c3    	orr.w	r1, r1, r3, lsl #31
700b230a: f002 0201    	and	r2, r2, #0x1
700b230e: ea41 7142    	orr.w	r1, r1, r2, lsl #29
700b2312: f001 fb6d    	bl	0x700b39f0 <CSL_REG32_WR_RAW> @ imm = #0x16da
700b2316: 2000         	movs	r0, #0x0
700b2318: b004         	add	sp, #0x10
700b231a: bd80         	pop	{r7, pc}
700b231c: 0000         	movs	r0, r0
700b231e: 0000         	movs	r0, r0

700b2320 <Sciclient_rmIrqClearOesRegister>:
700b2320: b580         	push	{r7, lr}
700b2322: b088         	sub	sp, #0x20
700b2324: 9007         	str	r0, [sp, #0x1c]
700b2326: 2010         	movs	r0, #0x10
700b2328: f2c8 0000    	movt	r0, #0x8000
700b232c: 9002         	str	r0, [sp, #0x8]
700b232e: 9807         	ldr	r0, [sp, #0x1c]
700b2330: 7900         	ldrb	r0, [r0, #0x4]
700b2332: f88d 001b    	strb.w	r0, [sp, #0x1b]
700b2336: 9807         	ldr	r0, [sp, #0x1c]
700b2338: 88c0         	ldrh	r0, [r0, #0x6]
700b233a: f8ad 000c    	strh.w	r0, [sp, #0xc]
700b233e: 9807         	ldr	r0, [sp, #0x1c]
700b2340: 8900         	ldrh	r0, [r0, #0x8]
700b2342: f8ad 000e    	strh.w	r0, [sp, #0xe]
700b2346: 9807         	ldr	r0, [sp, #0x1c]
700b2348: 89c0         	ldrh	r0, [r0, #0xe]
700b234a: f8ad 0018    	strh.w	r0, [sp, #0x18]
700b234e: 4668         	mov	r0, sp
700b2350: f04f 31ff    	mov.w	r1, #0xffffffff
700b2354: f7fe ff34    	bl	0x700b11c0 <Sciclient_rmIrqReleaseRaw> @ imm = #-0x1198
700b2358: b008         	add	sp, #0x20
700b235a: bd80         	pop	{r7, pc}
700b235c: 0000         	movs	r0, r0
700b235e: 0000         	movs	r0, r0

700b2360 <UART_IsParityTypeValid>:
700b2360: b082         	sub	sp, #0x8
700b2362: 9001         	str	r0, [sp, #0x4]
700b2364: f06f 0002    	mvn	r0, #0x2
700b2368: 9000         	str	r0, [sp]
700b236a: 9801         	ldr	r0, [sp, #0x4]
700b236c: b180         	cbz	r0, 0x700b2390 <UART_IsParityTypeValid+0x30> @ imm = #0x20
700b236e: e7ff         	b	0x700b2370 <UART_IsParityTypeValid+0x10> @ imm = #-0x2
700b2370: 9801         	ldr	r0, [sp, #0x4]
700b2372: 2801         	cmp	r0, #0x1
700b2374: d00c         	beq	0x700b2390 <UART_IsParityTypeValid+0x30> @ imm = #0x18
700b2376: e7ff         	b	0x700b2378 <UART_IsParityTypeValid+0x18> @ imm = #-0x2
700b2378: 9801         	ldr	r0, [sp, #0x4]
700b237a: 2803         	cmp	r0, #0x3
700b237c: d008         	beq	0x700b2390 <UART_IsParityTypeValid+0x30> @ imm = #0x10
700b237e: e7ff         	b	0x700b2380 <UART_IsParityTypeValid+0x20> @ imm = #-0x2
700b2380: 9801         	ldr	r0, [sp, #0x4]
700b2382: 2807         	cmp	r0, #0x7
700b2384: d004         	beq	0x700b2390 <UART_IsParityTypeValid+0x30> @ imm = #0x8
700b2386: e7ff         	b	0x700b2388 <UART_IsParityTypeValid+0x28> @ imm = #-0x2
700b2388: 9801         	ldr	r0, [sp, #0x4]
700b238a: 2805         	cmp	r0, #0x5
700b238c: d103         	bne	0x700b2396 <UART_IsParityTypeValid+0x36> @ imm = #0x6
700b238e: e7ff         	b	0x700b2390 <UART_IsParityTypeValid+0x30> @ imm = #-0x2
700b2390: 2000         	movs	r0, #0x0
700b2392: 9000         	str	r0, [sp]
700b2394: e7ff         	b	0x700b2396 <UART_IsParityTypeValid+0x36> @ imm = #-0x2
700b2396: 9800         	ldr	r0, [sp]
700b2398: b002         	add	sp, #0x8
700b239a: 4770         	bx	lr
700b239c: 0000         	movs	r0, r0
700b239e: 0000         	movs	r0, r0

700b23a0 <UART_IsTxRxFifoEmpty>:
700b23a0: b580         	push	{r7, lr}
700b23a2: b084         	sub	sp, #0x10
700b23a4: 9003         	str	r0, [sp, #0xc]
700b23a6: 2000         	movs	r0, #0x0
700b23a8: 9002         	str	r0, [sp, #0x8]
700b23aa: 9001         	str	r0, [sp, #0x4]
700b23ac: 9803         	ldr	r0, [sp, #0xc]
700b23ae: 217f         	movs	r1, #0x7f
700b23b0: f7fe fd2e    	bl	0x700b0e10 <UART_regConfigModeEnable> @ imm = #-0x15a4
700b23b4: 9002         	str	r0, [sp, #0x8]
700b23b6: 9803         	ldr	r0, [sp, #0xc]
700b23b8: 3014         	adds	r0, #0x14
700b23ba: f001 fb69    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x16d2
700b23be: 0680         	lsls	r0, r0, #0x1a
700b23c0: 2800         	cmp	r0, #0x0
700b23c2: d503         	bpl	0x700b23cc <UART_IsTxRxFifoEmpty+0x2c> @ imm = #0x6
700b23c4: e7ff         	b	0x700b23c6 <UART_IsTxRxFifoEmpty+0x26> @ imm = #-0x2
700b23c6: 2001         	movs	r0, #0x1
700b23c8: 9001         	str	r0, [sp, #0x4]
700b23ca: e7ff         	b	0x700b23cc <UART_IsTxRxFifoEmpty+0x2c> @ imm = #-0x2
700b23cc: 9803         	ldr	r0, [sp, #0xc]
700b23ce: 300c         	adds	r0, #0xc
700b23d0: 9902         	ldr	r1, [sp, #0x8]
700b23d2: f001 fb65    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x16ca
700b23d6: 9801         	ldr	r0, [sp, #0x4]
700b23d8: b004         	add	sp, #0x10
700b23da: bd80         	pop	{r7, pc}
700b23dc: 0000         	movs	r0, r0
700b23de: 0000         	movs	r0, r0

700b23e0 <UART_enhanFuncEnable>:
700b23e0: b580         	push	{r7, lr}
700b23e2: b084         	sub	sp, #0x10
700b23e4: 9003         	str	r0, [sp, #0xc]
700b23e6: 9803         	ldr	r0, [sp, #0xc]
700b23e8: 21bf         	movs	r1, #0xbf
700b23ea: f7fe fd11    	bl	0x700b0e10 <UART_regConfigModeEnable> @ imm = #-0x15de
700b23ee: 9001         	str	r0, [sp, #0x4]
700b23f0: 9803         	ldr	r0, [sp, #0xc]
700b23f2: 3008         	adds	r0, #0x8
700b23f4: f001 fb4c    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x1698
700b23f8: f000 0010    	and	r0, r0, #0x10
700b23fc: 9002         	str	r0, [sp, #0x8]
700b23fe: 9803         	ldr	r0, [sp, #0xc]
700b2400: 3008         	adds	r0, #0x8
700b2402: 2110         	movs	r1, #0x10
700b2404: 2204         	movs	r2, #0x4
700b2406: 2301         	movs	r3, #0x1
700b2408: f000 fa4a    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #0x494
700b240c: 9803         	ldr	r0, [sp, #0xc]
700b240e: 300c         	adds	r0, #0xc
700b2410: 9901         	ldr	r1, [sp, #0x4]
700b2412: f001 fb45    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x168a
700b2416: 9802         	ldr	r0, [sp, #0x8]
700b2418: b004         	add	sp, #0x10
700b241a: bd80         	pop	{r7, pc}
700b241c: 0000         	movs	r0, r0
700b241e: 0000         	movs	r0, r0

700b2420 <UART_lld_dmaDeInit>:
700b2420: b580         	push	{r7, lr}
700b2422: b084         	sub	sp, #0x10
700b2424: 9003         	str	r0, [sp, #0xc]
700b2426: 2000         	movs	r0, #0x0
700b2428: 9002         	str	r0, [sp, #0x8]
700b242a: 9803         	ldr	r0, [sp, #0xc]
700b242c: 6840         	ldr	r0, [r0, #0x4]
700b242e: 6cc0         	ldr	r0, [r0, #0x4c]
700b2430: 9001         	str	r0, [sp, #0x4]
700b2432: 9801         	ldr	r0, [sp, #0x4]
700b2434: 6b80         	ldr	r0, [r0, #0x38]
700b2436: b170         	cbz	r0, 0x700b2456 <UART_lld_dmaDeInit+0x36> @ imm = #0x1c
700b2438: e7ff         	b	0x700b243a <UART_lld_dmaDeInit+0x1a> @ imm = #-0x2
700b243a: 9901         	ldr	r1, [sp, #0x4]
700b243c: 6888         	ldr	r0, [r1, #0x8]
700b243e: 6909         	ldr	r1, [r1, #0x10]
700b2440: f7f9 f9ce    	bl	0x700ab7e0 <UART_udmaDeInitCh> @ imm = #-0x6c64
700b2444: 9901         	ldr	r1, [sp, #0x4]
700b2446: 6848         	ldr	r0, [r1, #0x4]
700b2448: 68c9         	ldr	r1, [r1, #0xc]
700b244a: f7f9 f9c9    	bl	0x700ab7e0 <UART_udmaDeInitCh> @ imm = #-0x6c6e
700b244e: 9901         	ldr	r1, [sp, #0x4]
700b2450: 2000         	movs	r0, #0x0
700b2452: 6388         	str	r0, [r1, #0x38]
700b2454: e7ff         	b	0x700b2456 <UART_lld_dmaDeInit+0x36> @ imm = #-0x2
700b2456: 9802         	ldr	r0, [sp, #0x8]
700b2458: b004         	add	sp, #0x10
700b245a: bd80         	pop	{r7, pc}
700b245c: 0000         	movs	r0, r0
700b245e: 0000         	movs	r0, r0

700b2460 <_tx_timer_initialize>:
700b2460: f64a 11d0    	movw	r1, #0xa9d0
700b2464: f2c7 0108    	movt	r1, #0x7008
700b2468: f24a 7084    	movw	r0, #0xa784
700b246c: f2c7 0008    	movt	r0, #0x7008
700b2470: 6008         	str	r0, [r1]
700b2472: f64a 11bc    	movw	r1, #0xa9bc
700b2476: f2c7 0108    	movt	r1, #0x7008
700b247a: 6008         	str	r0, [r1]
700b247c: 307c         	adds	r0, #0x7c
700b247e: f64a 11cc    	movw	r1, #0xa9cc
700b2482: f2c7 0108    	movt	r1, #0x7008
700b2486: 6008         	str	r0, [r1]
700b2488: 6808         	ldr	r0, [r1]
700b248a: 3004         	adds	r0, #0x4
700b248c: 6008         	str	r0, [r1]
700b248e: f64a 11d4    	movw	r1, #0xa9d4
700b2492: f2c7 0108    	movt	r1, #0x7008
700b2496: 2000         	movs	r0, #0x0
700b2498: 6008         	str	r0, [r1]
700b249a: 4770         	bx	lr
700b249c: 0000         	movs	r0, r0
700b249e: 0000         	movs	r0, r0

700b24a0 <_txe_semaphore_put>:
700b24a0: b580         	push	{r7, lr}
700b24a2: b082         	sub	sp, #0x8
700b24a4: 9001         	str	r0, [sp, #0x4]
700b24a6: 9801         	ldr	r0, [sp, #0x4]
700b24a8: b918         	cbnz	r0, 0x700b24b2 <_txe_semaphore_put+0x12> @ imm = #0x6
700b24aa: e7ff         	b	0x700b24ac <_txe_semaphore_put+0xc> @ imm = #-0x2
700b24ac: 200c         	movs	r0, #0xc
700b24ae: 9000         	str	r0, [sp]
700b24b0: e011         	b	0x700b24d6 <_txe_semaphore_put+0x36> @ imm = #0x22
700b24b2: 9801         	ldr	r0, [sp, #0x4]
700b24b4: 6800         	ldr	r0, [r0]
700b24b6: f644 5141    	movw	r1, #0x4d41
700b24ba: f2c5 3145    	movt	r1, #0x5345
700b24be: 4288         	cmp	r0, r1
700b24c0: d003         	beq	0x700b24ca <_txe_semaphore_put+0x2a> @ imm = #0x6
700b24c2: e7ff         	b	0x700b24c4 <_txe_semaphore_put+0x24> @ imm = #-0x2
700b24c4: 200c         	movs	r0, #0xc
700b24c6: 9000         	str	r0, [sp]
700b24c8: e004         	b	0x700b24d4 <_txe_semaphore_put+0x34> @ imm = #0x8
700b24ca: 9801         	ldr	r0, [sp, #0x4]
700b24cc: f7fc fb38    	bl	0x700aeb40 <_tx_semaphore_put> @ imm = #-0x3990
700b24d0: 9000         	str	r0, [sp]
700b24d2: e7ff         	b	0x700b24d4 <_txe_semaphore_put+0x34> @ imm = #-0x2
700b24d4: e7ff         	b	0x700b24d6 <_txe_semaphore_put+0x36> @ imm = #-0x2
700b24d6: 9800         	ldr	r0, [sp]
700b24d8: b002         	add	sp, #0x8
700b24da: bd80         	pop	{r7, pc}
700b24dc: 0000         	movs	r0, r0
700b24de: 0000         	movs	r0, r0

700b24e0 <Dpl_init>:
; {
700b24e0: b510         	push	{r4, lr}
;     HwiP_init();
700b24e2: f001 fe05    	bl	0x700b40f0 <HwiP_init>  @ imm = #0x1c0a
;     DebugP_memLogWriterInit(CSL_CORE_ID_R5FSS0_0);
700b24e6: 2001         	movs	r0, #0x1
700b24e8: f000 ffa2    	bl	0x700b3430 <DebugP_memLogWriterInit> @ imm = #0xf44
;     DebugP_uartSetDrvIndex(CONFIG_UART_CONSOLE);
700b24ec: 2000         	movs	r0, #0x0
700b24ee: 2400         	movs	r4, #0x0
700b24f0: f001 f9d6    	bl	0x700b38a0 <DebugP_uartSetDrvIndex> @ imm = #0x13ac
;     SOC_controlModuleUnlockMMR(SOC_DOMAIN_ID_MAIN, 2);
700b24f4: 2000         	movs	r0, #0x0
700b24f6: 2102         	movs	r1, #0x2
700b24f8: f7fb f9ca    	bl	0x700ad890 <SOC_controlModuleUnlockMMR> @ imm = #-0x4c6c
700b24fc: f248 10d0    	movw	r0, #0x81d0
;     SOC_controlModuleLockMMR(SOC_DOMAIN_ID_MAIN, 2);
700b2500: 2102         	movs	r1, #0x2
700b2502: f2c4 3000    	movt	r0, #0x4300
;     *(volatile uint32_t*)(TIMER8_CLOCK_SRC_MUX_ADDR) = TIMER8_CLOCK_SRC_MCU_HFOSC0;
700b2506: 6004         	str	r4, [r0]
;     SOC_controlModuleLockMMR(SOC_DOMAIN_ID_MAIN, 2);
700b2508: 2000         	movs	r0, #0x0
700b250a: f7fc fb61    	bl	0x700aebd0 <SOC_controlModuleLockMMR> @ imm = #-0x393e
;     ClockP_init();
700b250e: f7f5 fd3f    	bl	0x700a7f90 <ClockP_init> @ imm = #-0xa582
;     HwiP_enable();
700b2512: e8bd 4010    	pop.w	{r4, lr}
700b2516: f7ef bd8d    	b.w	0x700a2034 <$Ven$TA$L$PI$$HwiP_enable> @ imm = #-0x104e6
700b251a: 0000         	movs	r0, r0
700b251c: 0000         	movs	r0, r0
700b251e: 0000         	movs	r0, r0

700b2520 <PMU_enableAllCounters>:
700b2520: b580         	push	{r7, lr}
700b2522: b082         	sub	sp, #0x8
700b2524: 9001         	str	r0, [sp, #0x4]
700b2526: 2001         	movs	r0, #0x1
700b2528: f7f5 e828    	blx	0x700a757c <CSL_armR5PmuEnableAllCntrs> @ imm = #-0xafb0
700b252c: 2000         	movs	r0, #0x0
700b252e: 9000         	str	r0, [sp]
700b2530: e7ff         	b	0x700b2532 <PMU_enableAllCounters+0x12> @ imm = #-0x2
700b2532: 9800         	ldr	r0, [sp]
700b2534: 9901         	ldr	r1, [sp, #0x4]
700b2536: 4288         	cmp	r0, r1
700b2538: d209         	bhs	0x700b254e <PMU_enableAllCounters+0x2e> @ imm = #0x12
700b253a: e7ff         	b	0x700b253c <PMU_enableAllCounters+0x1c> @ imm = #-0x2
700b253c: 9800         	ldr	r0, [sp]
700b253e: 2101         	movs	r1, #0x1
700b2540: f7f5 e852    	blx	0x700a75e8 <CSL_armR5PmuEnableCntr> @ imm = #-0xaf5c
700b2544: e7ff         	b	0x700b2546 <PMU_enableAllCounters+0x26> @ imm = #-0x2
700b2546: 9800         	ldr	r0, [sp]
700b2548: 3001         	adds	r0, #0x1
700b254a: 9000         	str	r0, [sp]
700b254c: e7f1         	b	0x700b2532 <PMU_enableAllCounters+0x12> @ imm = #-0x1e
700b254e: 201f         	movs	r0, #0x1f
700b2550: 2101         	movs	r1, #0x1
700b2552: f7f5 e84a    	blx	0x700a75e8 <CSL_armR5PmuEnableCntr> @ imm = #-0xaf6c
700b2556: b002         	add	sp, #0x8
700b2558: bd80         	pop	{r7, pc}
700b255a: 0000         	movs	r0, r0
700b255c: 0000         	movs	r0, r0
700b255e: 0000         	movs	r0, r0

700b2560 <_atoi>:
700b2560: b580         	push	{r7, lr}
700b2562: b082         	sub	sp, #0x8
700b2564: 9001         	str	r0, [sp, #0x4]
700b2566: 2000         	movs	r0, #0x0
700b2568: 9000         	str	r0, [sp]
700b256a: e7ff         	b	0x700b256c <_atoi+0xc>  @ imm = #-0x2
700b256c: 9801         	ldr	r0, [sp, #0x4]
700b256e: 6800         	ldr	r0, [r0]
700b2570: 7800         	ldrb	r0, [r0]
700b2572: f000 fae5    	bl	0x700b2b40 <_is_digit>  @ imm = #0x5ca
700b2576: b168         	cbz	r0, 0x700b2594 <_atoi+0x34> @ imm = #0x1a
700b2578: e7ff         	b	0x700b257a <_atoi+0x1a> @ imm = #-0x2
700b257a: 9800         	ldr	r0, [sp]
700b257c: eb00 0180    	add.w	r1, r0, r0, lsl #2
700b2580: 9b01         	ldr	r3, [sp, #0x4]
700b2582: 6818         	ldr	r0, [r3]
700b2584: 1c42         	adds	r2, r0, #0x1
700b2586: 601a         	str	r2, [r3]
700b2588: 7800         	ldrb	r0, [r0]
700b258a: eb00 0041    	add.w	r0, r0, r1, lsl #1
700b258e: 3830         	subs	r0, #0x30
700b2590: 9000         	str	r0, [sp]
700b2592: e7eb         	b	0x700b256c <_atoi+0xc>  @ imm = #-0x2a
700b2594: 9800         	ldr	r0, [sp]
700b2596: b002         	add	sp, #0x8
700b2598: bd80         	pop	{r7, pc}
700b259a: 0000         	movs	r0, r0
700b259c: 0000         	movs	r0, r0
700b259e: 0000         	movs	r0, r0

700b25a0 <snprintf_>:
700b25a0: b081         	sub	sp, #0x4
700b25a2: b580         	push	{r7, lr}
700b25a4: b087         	sub	sp, #0x1c
700b25a6: 9309         	str	r3, [sp, #0x24]
700b25a8: 9006         	str	r0, [sp, #0x18]
700b25aa: 9105         	str	r1, [sp, #0x14]
700b25ac: 9204         	str	r2, [sp, #0x10]
700b25ae: a809         	add	r0, sp, #0x24
700b25b0: 9003         	str	r0, [sp, #0xc]
700b25b2: 9906         	ldr	r1, [sp, #0x18]
700b25b4: 9a05         	ldr	r2, [sp, #0x14]
700b25b6: 9b04         	ldr	r3, [sp, #0x10]
700b25b8: 9803         	ldr	r0, [sp, #0xc]
700b25ba: 46ec         	mov	r12, sp
700b25bc: f8cc 0000    	str.w	r0, [r12]
700b25c0: f642 70f1    	movw	r0, #0x2ff1
700b25c4: f2c7 000b    	movt	r0, #0x700b
700b25c8: f7ec fa1a    	bl	0x7009ea00 <_vsnprintf> @ imm = #-0x13bcc
700b25cc: 9002         	str	r0, [sp, #0x8]
700b25ce: 9802         	ldr	r0, [sp, #0x8]
700b25d0: b007         	add	sp, #0x1c
700b25d2: e8bd 4080    	pop.w	{r7, lr}
700b25d6: b001         	add	sp, #0x4
700b25d8: 4770         	bx	lr
700b25da: 0000         	movs	r0, r0
700b25dc: 0000         	movs	r0, r0
700b25de: 0000         	movs	r0, r0

700b25e0 <CSL_REG32_FINS_RAW>:
700b25e0: b580         	push	{r7, lr}
700b25e2: b086         	sub	sp, #0x18
700b25e4: 9005         	str	r0, [sp, #0x14]
700b25e6: 9104         	str	r1, [sp, #0x10]
700b25e8: 9203         	str	r2, [sp, #0xc]
700b25ea: 9302         	str	r3, [sp, #0x8]
700b25ec: 9805         	ldr	r0, [sp, #0x14]
700b25ee: f001 fa6f    	bl	0x700b3ad0 <CSL_REG32_RD_RAW> @ imm = #0x14de
700b25f2: 9001         	str	r0, [sp, #0x4]
700b25f4: 9801         	ldr	r0, [sp, #0x4]
700b25f6: 9904         	ldr	r1, [sp, #0x10]
700b25f8: 4388         	bics	r0, r1
700b25fa: 9001         	str	r0, [sp, #0x4]
700b25fc: 9802         	ldr	r0, [sp, #0x8]
700b25fe: 9903         	ldr	r1, [sp, #0xc]
700b2600: 4088         	lsls	r0, r1
700b2602: 9904         	ldr	r1, [sp, #0x10]
700b2604: 4001         	ands	r1, r0
700b2606: 9801         	ldr	r0, [sp, #0x4]
700b2608: 4308         	orrs	r0, r1
700b260a: 9001         	str	r0, [sp, #0x4]
700b260c: 9805         	ldr	r0, [sp, #0x14]
700b260e: 9901         	ldr	r1, [sp, #0x4]
700b2610: f001 f9e6    	bl	0x700b39e0 <CSL_REG32_WR_RAW> @ imm = #0x13cc
700b2614: b006         	add	sp, #0x18
700b2616: bd80         	pop	{r7, pc}
		...

700b2620 <SOC_getCoreName>:
700b2620: b082         	sub	sp, #0x8
700b2622: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b2626: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b262a: 2806         	cmp	r0, #0x6
700b262c: d80a         	bhi	0x700b2644 <SOC_getCoreName+0x24> @ imm = #0x14
700b262e: e7ff         	b	0x700b2630 <SOC_getCoreName+0x10> @ imm = #-0x2
700b2630: f8bd 1006    	ldrh.w	r1, [sp, #0x6]
700b2634: f646 0054    	movw	r0, #0x6854
700b2638: f2c7 000b    	movt	r0, #0x700b
700b263c: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700b2640: 9000         	str	r0, [sp]
700b2642: e006         	b	0x700b2652 <SOC_getCoreName+0x32> @ imm = #0xc
700b2644: f646 0054    	movw	r0, #0x6854
700b2648: f2c7 000b    	movt	r0, #0x700b
700b264c: 69c0         	ldr	r0, [r0, #0x1c]
700b264e: 9000         	str	r0, [sp]
700b2650: e7ff         	b	0x700b2652 <SOC_getCoreName+0x32> @ imm = #-0x2
700b2652: 9800         	ldr	r0, [sp]
700b2654: b002         	add	sp, #0x8
700b2656: 4770         	bx	lr
		...

700b2660 <Sciclient_secProxyFlush>:
700b2660: b580         	push	{r7, lr}
700b2662: b082         	sub	sp, #0x8
700b2664: 9001         	str	r0, [sp, #0x4]
700b2666: e7ff         	b	0x700b2668 <Sciclient_secProxyFlush+0x8> @ imm = #-0x2
700b2668: 9801         	ldr	r0, [sp, #0x4]
700b266a: f001 f801    	bl	0x700b3670 <Sciclient_secProxyThreadStatusReg> @ imm = #0x1002
700b266e: f001 fa47    	bl	0x700b3b00 <CSL_REG32_RD_RAW> @ imm = #0x148e
700b2672: 0600         	lsls	r0, r0, #0x18
700b2674: b170         	cbz	r0, 0x700b2694 <Sciclient_secProxyFlush+0x34> @ imm = #0x1c
700b2676: e7ff         	b	0x700b2678 <Sciclient_secProxyFlush+0x18> @ imm = #-0x2
700b2678: 9801         	ldr	r0, [sp, #0x4]
700b267a: f646 1120    	movw	r1, #0x6920
700b267e: f2c7 010b    	movt	r1, #0x700b
700b2682: 694a         	ldr	r2, [r1, #0x14]
700b2684: f04f 31ff    	mov.w	r1, #0xffffffff
700b2688: eb01 0192    	add.w	r1, r1, r2, lsr #2
700b268c: b2c9         	uxtb	r1, r1
700b268e: f000 fa27    	bl	0x700b2ae0 <Sciclient_secProxyReadThread32> @ imm = #0x44e
700b2692: e7e9         	b	0x700b2668 <Sciclient_secProxyFlush+0x8> @ imm = #-0x2e
700b2694: b002         	add	sp, #0x8
700b2696: bd80         	pop	{r7, pc}
		...

700b26a0 <UART_writeDataPolling>:
700b26a0: b580         	push	{r7, lr}
700b26a2: b082         	sub	sp, #0x8
700b26a4: 9001         	str	r0, [sp, #0x4]
700b26a6: 2000         	movs	r0, #0x0
700b26a8: 9000         	str	r0, [sp]
700b26aa: 9801         	ldr	r0, [sp, #0x4]
700b26ac: 6881         	ldr	r1, [r0, #0x8]
700b26ae: 6902         	ldr	r2, [r0, #0x10]
700b26b0: f7f9 ffce    	bl	0x700ac650 <UART_fifoWrite> @ imm = #-0x6064
700b26b4: 9000         	str	r0, [sp]
700b26b6: 9a00         	ldr	r2, [sp]
700b26b8: 9901         	ldr	r1, [sp, #0x4]
700b26ba: 6908         	ldr	r0, [r1, #0x10]
700b26bc: 1a80         	subs	r0, r0, r2
700b26be: 6108         	str	r0, [r1, #0x10]
700b26c0: 9901         	ldr	r1, [sp, #0x4]
700b26c2: 6888         	ldr	r0, [r1, #0x8]
700b26c4: 9a00         	ldr	r2, [sp]
700b26c6: 4410         	add	r0, r2
700b26c8: 6088         	str	r0, [r1, #0x8]
700b26ca: 9a00         	ldr	r2, [sp]
700b26cc: 9901         	ldr	r1, [sp, #0x4]
700b26ce: 68c8         	ldr	r0, [r1, #0xc]
700b26d0: 4410         	add	r0, r2
700b26d2: 60c8         	str	r0, [r1, #0xc]
700b26d4: b002         	add	sp, #0x8
700b26d6: bd80         	pop	{r7, pc}
		...

700b26e0 <SemaphoreP_destruct>:
700b26e0: b580         	push	{r7, lr}
700b26e2: b082         	sub	sp, #0x8
700b26e4: 9001         	str	r0, [sp, #0x4]
700b26e6: 2000         	movs	r0, #0x0
700b26e8: 9000         	str	r0, [sp]
700b26ea: 9801         	ldr	r0, [sp, #0x4]
700b26ec: b188         	cbz	r0, 0x700b2712 <SemaphoreP_destruct+0x32> @ imm = #0x22
700b26ee: e7ff         	b	0x700b26f0 <SemaphoreP_destruct+0x10> @ imm = #-0x2
700b26f0: 9801         	ldr	r0, [sp, #0x4]
700b26f2: 9000         	str	r0, [sp]
700b26f4: 9800         	ldr	r0, [sp]
700b26f6: 6d40         	ldr	r0, [r0, #0x54]
700b26f8: 2801         	cmp	r0, #0x1
700b26fa: d105         	bne	0x700b2708 <SemaphoreP_destruct+0x28> @ imm = #0xa
700b26fc: e7ff         	b	0x700b26fe <SemaphoreP_destruct+0x1e> @ imm = #-0x2
700b26fe: 9800         	ldr	r0, [sp]
700b2700: 301c         	adds	r0, #0x1c
700b2702: f7f7 f8bd    	bl	0x700a9880 <_tx_mutex_delete> @ imm = #-0x8e86
700b2706: e003         	b	0x700b2710 <SemaphoreP_destruct+0x30> @ imm = #0x6
700b2708: 9800         	ldr	r0, [sp]
700b270a: f7f7 ffc9    	bl	0x700aa6a0 <_tx_semaphore_delete> @ imm = #-0x806e
700b270e: e7ff         	b	0x700b2710 <SemaphoreP_destruct+0x30> @ imm = #-0x2
700b2710: e7ff         	b	0x700b2712 <SemaphoreP_destruct+0x32> @ imm = #-0x2
700b2712: b002         	add	sp, #0x8
700b2714: bd80         	pop	{r7, pc}
		...
700b271e: 0000         	movs	r0, r0

700b2720 <CSL_pktdmaTeardownRxChan>:
700b2720: b580         	push	{r7, lr}
700b2722: b084         	sub	sp, #0x10
700b2724: 9003         	str	r0, [sp, #0xc]
700b2726: 9102         	str	r1, [sp, #0x8]
700b2728: f88d 2007    	strb.w	r2, [sp, #0x7]
700b272c: f88d 3006    	strb.w	r3, [sp, #0x6]
700b2730: 9803         	ldr	r0, [sp, #0xc]
700b2732: 9902         	ldr	r1, [sp, #0x8]
700b2734: f89d 2007    	ldrb.w	r2, [sp, #0x7]
700b2738: f89d 3006    	ldrb.w	r3, [sp, #0x6]
700b273c: f003 0301    	and	r3, r3, #0x1
700b2740: 46ec         	mov	r12, sp
700b2742: f8cc 3000    	str.w	r3, [r12]
700b2746: f002 0301    	and	r3, r2, #0x1
700b274a: 2201         	movs	r2, #0x1
700b274c: f7f7 fd90    	bl	0x700aa270 <CSL_pktdmaTeardownChan> @ imm = #-0x84e0
700b2750: b004         	add	sp, #0x10
700b2752: bd80         	pop	{r7, pc}
		...

700b2760 <CSL_pktdmaTeardownTxChan>:
700b2760: b580         	push	{r7, lr}
700b2762: b084         	sub	sp, #0x10
700b2764: 9003         	str	r0, [sp, #0xc]
700b2766: 9102         	str	r1, [sp, #0x8]
700b2768: f88d 2007    	strb.w	r2, [sp, #0x7]
700b276c: f88d 3006    	strb.w	r3, [sp, #0x6]
700b2770: 9803         	ldr	r0, [sp, #0xc]
700b2772: 9902         	ldr	r1, [sp, #0x8]
700b2774: f89d 2007    	ldrb.w	r2, [sp, #0x7]
700b2778: f89d 3006    	ldrb.w	r3, [sp, #0x6]
700b277c: f003 0301    	and	r3, r3, #0x1
700b2780: 46ec         	mov	r12, sp
700b2782: f8cc 3000    	str.w	r3, [r12]
700b2786: f002 0301    	and	r3, r2, #0x1
700b278a: 2200         	movs	r2, #0x0
700b278c: f7f7 fd70    	bl	0x700aa270 <CSL_pktdmaTeardownChan> @ imm = #-0x8520
700b2790: b004         	add	sp, #0x10
700b2792: bd80         	pop	{r7, pc}
		...

700b27a0 <TimerP_Params_init>:
700b27a0: b081         	sub	sp, #0x4
700b27a2: 9000         	str	r0, [sp]
700b27a4: 9800         	ldr	r0, [sp]
700b27a6: 2101         	movs	r1, #0x1
700b27a8: 6001         	str	r1, [r0]
700b27aa: 9a00         	ldr	r2, [sp]
700b27ac: f647 0040    	movw	r0, #0x7840
700b27b0: f2c0 107d    	movt	r0, #0x17d
700b27b4: 6050         	str	r0, [r2, #0x4]
700b27b6: 9a00         	ldr	r2, [sp]
700b27b8: f44f 707a    	mov.w	r0, #0x3e8
700b27bc: 6090         	str	r0, [r2, #0x8]
700b27be: 9a00         	ldr	r2, [sp]
700b27c0: 2000         	movs	r0, #0x0
700b27c2: 60d0         	str	r0, [r2, #0xc]
700b27c4: 9a00         	ldr	r2, [sp]
700b27c6: 6110         	str	r0, [r2, #0x10]
700b27c8: 9a00         	ldr	r2, [sp]
700b27ca: 6151         	str	r1, [r2, #0x14]
700b27cc: 9900         	ldr	r1, [sp]
700b27ce: 6188         	str	r0, [r1, #0x18]
700b27d0: b001         	add	sp, #0x4
700b27d2: 4770         	bx	lr
		...

700b27e0 <UART_IsDataLengthValid>:
700b27e0: b082         	sub	sp, #0x8
700b27e2: 9001         	str	r0, [sp, #0x4]
700b27e4: f06f 0002    	mvn	r0, #0x2
700b27e8: 9000         	str	r0, [sp]
700b27ea: 9801         	ldr	r0, [sp, #0x4]
700b27ec: b160         	cbz	r0, 0x700b2808 <UART_IsDataLengthValid+0x28> @ imm = #0x18
700b27ee: e7ff         	b	0x700b27f0 <UART_IsDataLengthValid+0x10> @ imm = #-0x2
700b27f0: 9801         	ldr	r0, [sp, #0x4]
700b27f2: 2801         	cmp	r0, #0x1
700b27f4: d008         	beq	0x700b2808 <UART_IsDataLengthValid+0x28> @ imm = #0x10
700b27f6: e7ff         	b	0x700b27f8 <UART_IsDataLengthValid+0x18> @ imm = #-0x2
700b27f8: 9801         	ldr	r0, [sp, #0x4]
700b27fa: 2802         	cmp	r0, #0x2
700b27fc: d004         	beq	0x700b2808 <UART_IsDataLengthValid+0x28> @ imm = #0x8
700b27fe: e7ff         	b	0x700b2800 <UART_IsDataLengthValid+0x20> @ imm = #-0x2
700b2800: 9801         	ldr	r0, [sp, #0x4]
700b2802: 2803         	cmp	r0, #0x3
700b2804: d103         	bne	0x700b280e <UART_IsDataLengthValid+0x2e> @ imm = #0x6
700b2806: e7ff         	b	0x700b2808 <UART_IsDataLengthValid+0x28> @ imm = #-0x2
700b2808: 2000         	movs	r0, #0x0
700b280a: 9000         	str	r0, [sp]
700b280c: e7ff         	b	0x700b280e <UART_IsDataLengthValid+0x2e> @ imm = #-0x2
700b280e: 9800         	ldr	r0, [sp]
700b2810: b002         	add	sp, #0x8
700b2812: 4770         	bx	lr
		...

700b2820 <UART_checkTransaction>:
700b2820: b082         	sub	sp, #0x8
700b2822: 9001         	str	r0, [sp, #0x4]
700b2824: 2000         	movs	r0, #0x0
700b2826: 9000         	str	r0, [sp]
700b2828: 9801         	ldr	r0, [sp, #0x4]
700b282a: 6840         	ldr	r0, [r0, #0x4]
700b282c: b938         	cbnz	r0, 0x700b283e <UART_checkTransaction+0x1e> @ imm = #0xe
700b282e: e7ff         	b	0x700b2830 <UART_checkTransaction+0x10> @ imm = #-0x2
700b2830: 9901         	ldr	r1, [sp, #0x4]
700b2832: 200a         	movs	r0, #0xa
700b2834: 60c8         	str	r0, [r1, #0xc]
700b2836: f04f 30ff    	mov.w	r0, #0xffffffff
700b283a: 9000         	str	r0, [sp]
700b283c: e7ff         	b	0x700b283e <UART_checkTransaction+0x1e> @ imm = #-0x2
700b283e: 9801         	ldr	r0, [sp, #0x4]
700b2840: 6800         	ldr	r0, [r0]
700b2842: b920         	cbnz	r0, 0x700b284e <UART_checkTransaction+0x2e> @ imm = #0x8
700b2844: e7ff         	b	0x700b2846 <UART_checkTransaction+0x26> @ imm = #-0x2
700b2846: f04f 30ff    	mov.w	r0, #0xffffffff
700b284a: 9000         	str	r0, [sp]
700b284c: e7ff         	b	0x700b284e <UART_checkTransaction+0x2e> @ imm = #-0x2
700b284e: 9800         	ldr	r0, [sp]
700b2850: b002         	add	sp, #0x8
700b2852: 4770         	bx	lr
		...

700b2860 <ClockP_timerTickIsr>:
700b2860: b580         	push	{r7, lr}
700b2862: b082         	sub	sp, #0x8
700b2864: 9001         	str	r0, [sp, #0x4]
700b2866: f64a 01f0    	movw	r1, #0xa8f0
700b286a: f2c7 0108    	movt	r1, #0x7008
700b286e: 680a         	ldr	r2, [r1]
700b2870: 6848         	ldr	r0, [r1, #0x4]
700b2872: 3201         	adds	r2, #0x1
700b2874: f140 0000    	adc	r0, r0, #0x0
700b2878: 600a         	str	r2, [r1]
700b287a: 6048         	str	r0, [r1, #0x4]
700b287c: f7f7 ef8c    	blx	0x700aa798 <_tx_timer_interrupt> @ imm = #-0x80e8
700b2880: f646 00d8    	movw	r0, #0x68d8
700b2884: f2c7 000b    	movt	r0, #0x700b
700b2888: 6800         	ldr	r0, [r0]
700b288a: f001 f8f9    	bl	0x700b3a80 <ClockP_timerClearOverflowInt> @ imm = #0x11f2
700b288e: b002         	add	sp, #0x8
700b2890: bd80         	pop	{r7, pc}
		...
700b289e: 0000         	movs	r0, r0

700b28a0 <HW_WR_FIELD32_RAW>:
700b28a0: b085         	sub	sp, #0x14
700b28a2: 9004         	str	r0, [sp, #0x10]
700b28a4: 9103         	str	r1, [sp, #0xc]
700b28a6: 9202         	str	r2, [sp, #0x8]
700b28a8: 9301         	str	r3, [sp, #0x4]
700b28aa: 9804         	ldr	r0, [sp, #0x10]
700b28ac: 6800         	ldr	r0, [r0]
700b28ae: 9000         	str	r0, [sp]
700b28b0: 9903         	ldr	r1, [sp, #0xc]
700b28b2: 9800         	ldr	r0, [sp]
700b28b4: 4388         	bics	r0, r1
700b28b6: 9000         	str	r0, [sp]
700b28b8: 9801         	ldr	r0, [sp, #0x4]
700b28ba: 9902         	ldr	r1, [sp, #0x8]
700b28bc: 4088         	lsls	r0, r1
700b28be: 9903         	ldr	r1, [sp, #0xc]
700b28c0: 4001         	ands	r1, r0
700b28c2: 9800         	ldr	r0, [sp]
700b28c4: 4308         	orrs	r0, r1
700b28c6: 9000         	str	r0, [sp]
700b28c8: 9800         	ldr	r0, [sp]
700b28ca: 9904         	ldr	r1, [sp, #0x10]
700b28cc: 6008         	str	r0, [r1]
700b28ce: b005         	add	sp, #0x14
700b28d0: 4770         	bx	lr
		...
700b28de: 0000         	movs	r0, r0

700b28e0 <UART_enhanFuncBitValRestore>:
700b28e0: b580         	push	{r7, lr}
700b28e2: b084         	sub	sp, #0x10
700b28e4: 9003         	str	r0, [sp, #0xc]
700b28e6: 9102         	str	r1, [sp, #0x8]
700b28e8: 9803         	ldr	r0, [sp, #0xc]
700b28ea: 21bf         	movs	r1, #0xbf
700b28ec: f7fe fa90    	bl	0x700b0e10 <UART_regConfigModeEnable> @ imm = #-0x1ae0
700b28f0: 9001         	str	r0, [sp, #0x4]
700b28f2: 9803         	ldr	r0, [sp, #0xc]
700b28f4: 3008         	adds	r0, #0x8
700b28f6: 9902         	ldr	r1, [sp, #0x8]
700b28f8: ea4f 1311    	lsr.w	r3, r1, #0x4
700b28fc: 2110         	movs	r1, #0x10
700b28fe: 2204         	movs	r2, #0x4
700b2900: f7ff ffce    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #-0x64
700b2904: 9803         	ldr	r0, [sp, #0xc]
700b2906: 300c         	adds	r0, #0xc
700b2908: 9901         	ldr	r1, [sp, #0x4]
700b290a: f001 f8c9    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x1192
700b290e: b004         	add	sp, #0x10
700b2910: bd80         	pop	{r7, pc}
		...
700b291e: 0000         	movs	r0, r0

700b2920 <UART_hardwareFlowCtrlOptSet>:
700b2920: b580         	push	{r7, lr}
700b2922: b084         	sub	sp, #0x10
700b2924: 9003         	str	r0, [sp, #0xc]
700b2926: 9102         	str	r1, [sp, #0x8]
700b2928: 2000         	movs	r0, #0x0
700b292a: 9001         	str	r0, [sp, #0x4]
700b292c: 9803         	ldr	r0, [sp, #0xc]
700b292e: 21bf         	movs	r1, #0xbf
700b2930: f7fe fa6e    	bl	0x700b0e10 <UART_regConfigModeEnable> @ imm = #-0x1b24
700b2934: 9001         	str	r0, [sp, #0x4]
700b2936: 9803         	ldr	r0, [sp, #0xc]
700b2938: 3008         	adds	r0, #0x8
700b293a: 9b02         	ldr	r3, [sp, #0x8]
700b293c: 21c0         	movs	r1, #0xc0
700b293e: 2206         	movs	r2, #0x6
700b2940: f7ff ffae    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #-0xa4
700b2944: 9803         	ldr	r0, [sp, #0xc]
700b2946: 300c         	adds	r0, #0xc
700b2948: 9901         	ldr	r1, [sp, #0x4]
700b294a: f001 f8a9    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x1152
700b294e: b004         	add	sp, #0x10
700b2950: bd80         	pop	{r7, pc}
		...
700b295e: 0000         	movs	r0, r0

700b2960 <CSL_pktdmaGetChanPeerReg>:
700b2960: b510         	push	{r4, lr}
700b2962: b086         	sub	sp, #0x18
700b2964: f8dd c020    	ldr.w	r12, [sp, #0x20]
700b2968: 9005         	str	r0, [sp, #0x14]
700b296a: 9104         	str	r1, [sp, #0x10]
700b296c: 9203         	str	r2, [sp, #0xc]
700b296e: 9302         	str	r3, [sp, #0x8]
700b2970: 9805         	ldr	r0, [sp, #0x14]
700b2972: 9904         	ldr	r1, [sp, #0x10]
700b2974: 9a02         	ldr	r2, [sp, #0x8]
700b2976: 9b08         	ldr	r3, [sp, #0x20]
700b2978: f8dd c00c    	ldr.w	r12, [sp, #0xc]
700b297c: 46ee         	mov	lr, sp
700b297e: 2401         	movs	r4, #0x1
700b2980: f8ce 4004    	str.w	r4, [lr, #0x4]
700b2984: f8ce c000    	str.w	r12, [lr]
700b2988: f7f9 fe02    	bl	0x700ac590 <CSL_pktdmaAccessChanPeerReg> @ imm = #-0x63fc
700b298c: b006         	add	sp, #0x18
700b298e: bd10         	pop	{r4, pc}

700b2990 <CSL_pktdmaSetChanPeerReg>:
700b2990: b510         	push	{r4, lr}
700b2992: b086         	sub	sp, #0x18
700b2994: f8dd c020    	ldr.w	r12, [sp, #0x20]
700b2998: 9005         	str	r0, [sp, #0x14]
700b299a: 9104         	str	r1, [sp, #0x10]
700b299c: 9203         	str	r2, [sp, #0xc]
700b299e: 9302         	str	r3, [sp, #0x8]
700b29a0: 9805         	ldr	r0, [sp, #0x14]
700b29a2: 9904         	ldr	r1, [sp, #0x10]
700b29a4: 9a02         	ldr	r2, [sp, #0x8]
700b29a6: 9b08         	ldr	r3, [sp, #0x20]
700b29a8: f8dd c00c    	ldr.w	r12, [sp, #0xc]
700b29ac: 46ee         	mov	lr, sp
700b29ae: 2400         	movs	r4, #0x0
700b29b0: f8ce 4004    	str.w	r4, [lr, #0x4]
700b29b4: f8ce c000    	str.w	r12, [lr]
700b29b8: f7f9 fdea    	bl	0x700ac590 <CSL_pktdmaAccessChanPeerReg> @ imm = #-0x642c
700b29bc: b006         	add	sp, #0x18
700b29be: bd10         	pop	{r4, pc}

700b29c0 <UART_flowCtrlTrigLvlConfig>:
700b29c0: b580         	push	{r7, lr}
700b29c2: b084         	sub	sp, #0x10
700b29c4: 9003         	str	r0, [sp, #0xc]
700b29c6: 9102         	str	r1, [sp, #0x8]
700b29c8: 9201         	str	r2, [sp, #0x4]
700b29ca: 2000         	movs	r0, #0x0
700b29cc: 9000         	str	r0, [sp]
700b29ce: 9802         	ldr	r0, [sp, #0x8]
700b29d0: f000 000f    	and	r0, r0, #0xf
700b29d4: 9000         	str	r0, [sp]
700b29d6: 9801         	ldr	r0, [sp, #0x4]
700b29d8: 0100         	lsls	r0, r0, #0x4
700b29da: b2c1         	uxtb	r1, r0
700b29dc: 9800         	ldr	r0, [sp]
700b29de: 4308         	orrs	r0, r1
700b29e0: 9000         	str	r0, [sp]
700b29e2: 9803         	ldr	r0, [sp, #0xc]
700b29e4: 3018         	adds	r0, #0x18
700b29e6: 9900         	ldr	r1, [sp]
700b29e8: f001 f85a    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x10b4
700b29ec: b004         	add	sp, #0x10
700b29ee: bd80         	pop	{r7, pc}

700b29f0 <_txe_thread_relinquish>:
700b29f0: b580         	push	{r7, lr}
700b29f2: b082         	sub	sp, #0x8
700b29f4: f64a 10a4    	movw	r0, #0xa9a4
700b29f8: f2c7 0008    	movt	r0, #0x7008
700b29fc: 6800         	ldr	r0, [r0]
700b29fe: 9001         	str	r0, [sp, #0x4]
700b2a00: 9801         	ldr	r0, [sp, #0x4]
700b2a02: b158         	cbz	r0, 0x700b2a1c <_txe_thread_relinquish+0x2c> @ imm = #0x16
700b2a04: e7ff         	b	0x700b2a06 <_txe_thread_relinquish+0x16> @ imm = #-0x2
700b2a06: f646 1084    	movw	r0, #0x6984
700b2a0a: f2c7 000b    	movt	r0, #0x700b
700b2a0e: 6800         	ldr	r0, [r0]
700b2a10: b918         	cbnz	r0, 0x700b2a1a <_txe_thread_relinquish+0x2a> @ imm = #0x6
700b2a12: e7ff         	b	0x700b2a14 <_txe_thread_relinquish+0x24> @ imm = #-0x2
700b2a14: f7fa f93c    	bl	0x700acc90 <_tx_thread_relinquish> @ imm = #-0x5d88
700b2a18: e7ff         	b	0x700b2a1a <_txe_thread_relinquish+0x2a> @ imm = #-0x2
700b2a1a: e7ff         	b	0x700b2a1c <_txe_thread_relinquish+0x2c> @ imm = #-0x2
700b2a1c: b002         	add	sp, #0x8
700b2a1e: bd80         	pop	{r7, pc}

700b2a20 <CycleCounterP_getCount32>:
700b2a20: ee190f1d     	mrc	p15, #0x0, r0, c9, c13, #0x0
700b2a24: e12fff1e     	bx	lr

700b2a28 <PmuP_setup>:
700b2a28: ee090f1c     	mcr	p15, #0x0, r0, c9, c12, #0x0
700b2a2c: e12fff1e     	bx	lr

700b2a30 <PmuP_enableCounters>:
700b2a30: ee090f3c     	mcr	p15, #0x0, r0, c9, c12, #0x1
700b2a34: e12fff1e     	bx	lr

700b2a38 <PmuP_disableCounters>:
700b2a38: ee090f5c     	mcr	p15, #0x0, r0, c9, c12, #0x2
700b2a3c: e12fff1e     	bx	lr

700b2a40 <PmuP_getOverflowStatus>:
700b2a40: ee190f7c     	mrc	p15, #0x0, r0, c9, c12, #0x3
700b2a44: e12fff1e     	bx	lr

700b2a48 <PmuP_clearOverflowStatus>:
700b2a48: ee090f7c     	mcr	p15, #0x0, r0, c9, c12, #0x3
700b2a4c: e12fff1e     	bx	lr

700b2a50 <CSL_secProxyGetMaxMsgSize>:
700b2a50: b580         	push	{r7, lr}
700b2a52: b082         	sub	sp, #0x8
700b2a54: 9001         	str	r0, [sp, #0x4]
700b2a56: 9801         	ldr	r0, [sp, #0x4]
700b2a58: 6980         	ldr	r0, [r0, #0x18]
700b2a5a: b960         	cbnz	r0, 0x700b2a76 <CSL_secProxyGetMaxMsgSize+0x26> @ imm = #0x18
700b2a5c: e7ff         	b	0x700b2a5e <CSL_secProxyGetMaxMsgSize+0xe> @ imm = #-0x2
700b2a5e: 9801         	ldr	r0, [sp, #0x4]
700b2a60: 6800         	ldr	r0, [r0]
700b2a62: 3004         	adds	r0, #0x4
700b2a64: 2100         	movs	r1, #0x0
700b2a66: f6cf 71ff    	movt	r1, #0xffff
700b2a6a: 2210         	movs	r2, #0x10
700b2a6c: f000 fb38    	bl	0x700b30e0 <CSL_REG32_FEXT_RAW> @ imm = #0x670
700b2a70: 9901         	ldr	r1, [sp, #0x4]
700b2a72: 6188         	str	r0, [r1, #0x18]
700b2a74: e7ff         	b	0x700b2a76 <CSL_secProxyGetMaxMsgSize+0x26> @ imm = #-0x2
700b2a76: 9801         	ldr	r0, [sp, #0x4]
700b2a78: 6980         	ldr	r0, [r0, #0x18]
700b2a7a: b002         	add	sp, #0x8
700b2a7c: bd80         	pop	{r7, pc}
700b2a7e: 0000         	movs	r0, r0

700b2a80 <Sciclient_rmIaIsIa>:
700b2a80: b580         	push	{r7, lr}
700b2a82: b082         	sub	sp, #0x8
700b2a84: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b2a88: 2000         	movs	r0, #0x0
700b2a8a: f88d 0005    	strb.w	r0, [sp, #0x5]
700b2a8e: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b2a92: f7fe f86d    	bl	0x700b0b70 <Sciclient_rmIaGetInst> @ imm = #-0x1f26
700b2a96: b120         	cbz	r0, 0x700b2aa2 <Sciclient_rmIaIsIa+0x22> @ imm = #0x8
700b2a98: e7ff         	b	0x700b2a9a <Sciclient_rmIaIsIa+0x1a> @ imm = #-0x2
700b2a9a: 2001         	movs	r0, #0x1
700b2a9c: f88d 0005    	strb.w	r0, [sp, #0x5]
700b2aa0: e7ff         	b	0x700b2aa2 <Sciclient_rmIaIsIa+0x22> @ imm = #-0x2
700b2aa2: f89d 0005    	ldrb.w	r0, [sp, #0x5]
700b2aa6: f000 0001    	and	r0, r0, #0x1
700b2aaa: b002         	add	sp, #0x8
700b2aac: bd80         	pop	{r7, pc}
700b2aae: 0000         	movs	r0, r0

700b2ab0 <Sciclient_rmIrIsIr>:
700b2ab0: b580         	push	{r7, lr}
700b2ab2: b082         	sub	sp, #0x8
700b2ab4: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b2ab8: 2000         	movs	r0, #0x0
700b2aba: f88d 0005    	strb.w	r0, [sp, #0x5]
700b2abe: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b2ac2: f7fd fba5    	bl	0x700b0210 <Sciclient_rmIrGetInst> @ imm = #-0x28b6
700b2ac6: b120         	cbz	r0, 0x700b2ad2 <Sciclient_rmIrIsIr+0x22> @ imm = #0x8
700b2ac8: e7ff         	b	0x700b2aca <Sciclient_rmIrIsIr+0x1a> @ imm = #-0x2
700b2aca: 2001         	movs	r0, #0x1
700b2acc: f88d 0005    	strb.w	r0, [sp, #0x5]
700b2ad0: e7ff         	b	0x700b2ad2 <Sciclient_rmIrIsIr+0x22> @ imm = #-0x2
700b2ad2: f89d 0005    	ldrb.w	r0, [sp, #0x5]
700b2ad6: f000 0001    	and	r0, r0, #0x1
700b2ada: b002         	add	sp, #0x8
700b2adc: bd80         	pop	{r7, pc}
700b2ade: 0000         	movs	r0, r0

700b2ae0 <Sciclient_secProxyReadThread32>:
700b2ae0: b580         	push	{r7, lr}
700b2ae2: b084         	sub	sp, #0x10
700b2ae4: 9003         	str	r0, [sp, #0xc]
700b2ae6: f88d 100b    	strb.w	r1, [sp, #0xb]
700b2aea: 9903         	ldr	r1, [sp, #0xc]
700b2aec: f646 0098    	movw	r0, #0x6898
700b2af0: f2c7 000b    	movt	r0, #0x700b
700b2af4: 2200         	movs	r2, #0x0
700b2af6: f000 fd1b    	bl	0x700b3530 <CSL_secProxyGetDataAddr> @ imm = #0xa36
700b2afa: f89d 100b    	ldrb.w	r1, [sp, #0xb]
700b2afe: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b2b02: f000 fffd    	bl	0x700b3b00 <CSL_REG32_RD_RAW> @ imm = #0xffa
700b2b06: 9001         	str	r0, [sp, #0x4]
700b2b08: 9801         	ldr	r0, [sp, #0x4]
700b2b0a: b004         	add	sp, #0x10
700b2b0c: bd80         	pop	{r7, pc}
700b2b0e: 0000         	movs	r0, r0

700b2b10 <System_init>:
; {
700b2b10: b580         	push	{r7, lr}
;     Dpl_init();
700b2b12: f7ff fce5    	bl	0x700b24e0 <Dpl_init>   @ imm = #-0x636
;         retVal = Sciclient_init(CSL_CORE_ID_R5FSS0_0);
700b2b16: 2001         	movs	r0, #0x1
700b2b18: f7fb f98a    	bl	0x700ade30 <Sciclient_init> @ imm = #-0x4cec
;         DebugP_assertNoLog(SystemP_SUCCESS == retVal);
700b2b1c: fab0 f080    	clz	r0, r0
700b2b20: 0940         	lsrs	r0, r0, #0x5
700b2b22: f002 fc4d    	bl	0x700b53c0 <_DebugP_assertNoLog> @ imm = #0x289a
;     CycleCounterP_init(SOC_getSelfCpuClk());
700b2b26: f000 fb0b    	bl	0x700b3140 <SOC_getSelfCpuClk> @ imm = #0x616
700b2b2a: f7fa fac1    	bl	0x700ad0b0 <CycleCounterP_init> @ imm = #-0x5a7e
;         PowerClock_init();
700b2b2e: f7fc f927    	bl	0x700aed80 <PowerClock_init> @ imm = #-0x3db2
;         Pinmux_init();
700b2b32: f000 fb75    	bl	0x700b3220 <Pinmux_init> @ imm = #0x6ea
;     UART_init();
700b2b36: e8bd 4080    	pop.w	{r7, lr}
700b2b3a: f7f9 bde9    	b.w	0x700ac710 <UART_init>  @ imm = #-0x642e
700b2b3e: 0000         	movs	r0, r0

700b2b40 <_is_digit>:
700b2b40: b082         	sub	sp, #0x8
700b2b42: f88d 0007    	strb.w	r0, [sp, #0x7]
700b2b46: f89d 1007    	ldrb.w	r1, [sp, #0x7]
700b2b4a: 2000         	movs	r0, #0x0
700b2b4c: 2930         	cmp	r1, #0x30
700b2b4e: 9000         	str	r0, [sp]
700b2b50: db08         	blt	0x700b2b64 <_is_digit+0x24> @ imm = #0x10
700b2b52: e7ff         	b	0x700b2b54 <_is_digit+0x14> @ imm = #-0x2
700b2b54: f89d 1007    	ldrb.w	r1, [sp, #0x7]
700b2b58: 2000         	movs	r0, #0x0
700b2b5a: 293a         	cmp	r1, #0x3a
700b2b5c: bfb8         	it	lt
700b2b5e: 2001         	movlt	r0, #0x1
700b2b60: 9000         	str	r0, [sp]
700b2b62: e7ff         	b	0x700b2b64 <_is_digit+0x24> @ imm = #-0x2
700b2b64: 9800         	ldr	r0, [sp]
700b2b66: f000 0001    	and	r0, r0, #0x1
700b2b6a: b002         	add	sp, #0x8
700b2b6c: 4770         	bx	lr
700b2b6e: 0000         	movs	r0, r0

700b2b70 <main_sync>:
; {
700b2b70: b580         	push	{r7, lr}
;    printf("[Main] Starting Synchronisation Test.\r\n");
700b2b72: f645 31fb    	movw	r1, #0x5bfb
700b2b76: 2001         	movs	r0, #0x1
700b2b78: f2c7 010b    	movt	r1, #0x700b
700b2b7c: f7fb fc78    	bl	0x700ae470 <_DebugP_logZone> @ imm = #-0x4710
;    tm_initialize(task_synchronisation_initialize);
700b2b80: f240 40b1    	movw	r0, #0x4b1
700b2b84: f2c7 000b    	movt	r0, #0x700b
700b2b88: f001 f872    	bl	0x700b3c70 <tm_initialize> @ imm = #0x10e4
;    printf("[Main] tm_initialize returned, threads started.\r\n");
700b2b8c: f645 3144    	movw	r1, #0x5b44
700b2b90: 2001         	movs	r0, #0x1
700b2b92: f2c7 010b    	movt	r1, #0x700b
700b2b96: f7fb fc6b    	bl	0x700ae470 <_DebugP_logZone> @ imm = #-0x472a
;    return 0;
700b2b9a: 2000         	movs	r0, #0x0
700b2b9c: bd80         	pop	{r7, pc}
700b2b9e: 0000         	movs	r0, r0

700b2ba0 <CSL_bcdmaGetRxRT>:
700b2ba0: b580         	push	{r7, lr}
700b2ba2: b084         	sub	sp, #0x10
700b2ba4: 9003         	str	r0, [sp, #0xc]
700b2ba6: 9102         	str	r1, [sp, #0x8]
700b2ba8: 9201         	str	r2, [sp, #0x4]
700b2baa: 9803         	ldr	r0, [sp, #0xc]
700b2bac: 9a02         	ldr	r2, [sp, #0x8]
700b2bae: 9b01         	ldr	r3, [sp, #0x4]
700b2bb0: 2107         	movs	r1, #0x7
700b2bb2: f7fc fd05    	bl	0x700af5c0 <CSL_bcdmaDoChanOp> @ imm = #-0x35f6
700b2bb6: 9000         	str	r0, [sp]
700b2bb8: 9800         	ldr	r0, [sp]
700b2bba: b120         	cbz	r0, 0x700b2bc6 <CSL_bcdmaGetRxRT+0x26> @ imm = #0x8
700b2bbc: e7ff         	b	0x700b2bbe <CSL_bcdmaGetRxRT+0x1e> @ imm = #-0x2
700b2bbe: f04f 30ff    	mov.w	r0, #0xffffffff
700b2bc2: 9000         	str	r0, [sp]
700b2bc4: e7ff         	b	0x700b2bc6 <CSL_bcdmaGetRxRT+0x26> @ imm = #-0x2
700b2bc6: 9800         	ldr	r0, [sp]
700b2bc8: b004         	add	sp, #0x10
700b2bca: bd80         	pop	{r7, pc}
700b2bcc: 0000         	movs	r0, r0
700b2bce: 0000         	movs	r0, r0

700b2bd0 <CSL_bcdmaGetTxRT>:
700b2bd0: b580         	push	{r7, lr}
700b2bd2: b084         	sub	sp, #0x10
700b2bd4: 9003         	str	r0, [sp, #0xc]
700b2bd6: 9102         	str	r1, [sp, #0x8]
700b2bd8: 9201         	str	r2, [sp, #0x4]
700b2bda: 9803         	ldr	r0, [sp, #0xc]
700b2bdc: 9a02         	ldr	r2, [sp, #0x8]
700b2bde: 9b01         	ldr	r3, [sp, #0x4]
700b2be0: 2107         	movs	r1, #0x7
700b2be2: f7fc fced    	bl	0x700af5c0 <CSL_bcdmaDoChanOp> @ imm = #-0x3626
700b2be6: 9000         	str	r0, [sp]
700b2be8: 9800         	ldr	r0, [sp]
700b2bea: b120         	cbz	r0, 0x700b2bf6 <CSL_bcdmaGetTxRT+0x26> @ imm = #0x8
700b2bec: e7ff         	b	0x700b2bee <CSL_bcdmaGetTxRT+0x1e> @ imm = #-0x2
700b2bee: f04f 30ff    	mov.w	r0, #0xffffffff
700b2bf2: 9000         	str	r0, [sp]
700b2bf4: e7ff         	b	0x700b2bf6 <CSL_bcdmaGetTxRT+0x26> @ imm = #-0x2
700b2bf6: 9800         	ldr	r0, [sp]
700b2bf8: b004         	add	sp, #0x10
700b2bfa: bd80         	pop	{r7, pc}
700b2bfc: 0000         	movs	r0, r0
700b2bfe: 0000         	movs	r0, r0

700b2c00 <CSL_bcdmaSetRxRT>:
700b2c00: b580         	push	{r7, lr}
700b2c02: b084         	sub	sp, #0x10
700b2c04: 9003         	str	r0, [sp, #0xc]
700b2c06: 9102         	str	r1, [sp, #0x8]
700b2c08: 9201         	str	r2, [sp, #0x4]
700b2c0a: 9803         	ldr	r0, [sp, #0xc]
700b2c0c: 9a02         	ldr	r2, [sp, #0x8]
700b2c0e: 9b01         	ldr	r3, [sp, #0x4]
700b2c10: 2108         	movs	r1, #0x8
700b2c12: f7fc fcd5    	bl	0x700af5c0 <CSL_bcdmaDoChanOp> @ imm = #-0x3656
700b2c16: 9000         	str	r0, [sp]
700b2c18: 9800         	ldr	r0, [sp]
700b2c1a: b120         	cbz	r0, 0x700b2c26 <CSL_bcdmaSetRxRT+0x26> @ imm = #0x8
700b2c1c: e7ff         	b	0x700b2c1e <CSL_bcdmaSetRxRT+0x1e> @ imm = #-0x2
700b2c1e: f04f 30ff    	mov.w	r0, #0xffffffff
700b2c22: 9000         	str	r0, [sp]
700b2c24: e7ff         	b	0x700b2c26 <CSL_bcdmaSetRxRT+0x26> @ imm = #-0x2
700b2c26: 9800         	ldr	r0, [sp]
700b2c28: b004         	add	sp, #0x10
700b2c2a: bd80         	pop	{r7, pc}
700b2c2c: 0000         	movs	r0, r0
700b2c2e: 0000         	movs	r0, r0

700b2c30 <CSL_bcdmaSetTxRT>:
700b2c30: b580         	push	{r7, lr}
700b2c32: b084         	sub	sp, #0x10
700b2c34: 9003         	str	r0, [sp, #0xc]
700b2c36: 9102         	str	r1, [sp, #0x8]
700b2c38: 9201         	str	r2, [sp, #0x4]
700b2c3a: 9803         	ldr	r0, [sp, #0xc]
700b2c3c: 9a02         	ldr	r2, [sp, #0x8]
700b2c3e: 9b01         	ldr	r3, [sp, #0x4]
700b2c40: 2108         	movs	r1, #0x8
700b2c42: f7fc fcbd    	bl	0x700af5c0 <CSL_bcdmaDoChanOp> @ imm = #-0x3686
700b2c46: 9000         	str	r0, [sp]
700b2c48: 9800         	ldr	r0, [sp]
700b2c4a: b120         	cbz	r0, 0x700b2c56 <CSL_bcdmaSetTxRT+0x26> @ imm = #0x8
700b2c4c: e7ff         	b	0x700b2c4e <CSL_bcdmaSetTxRT+0x1e> @ imm = #-0x2
700b2c4e: f04f 30ff    	mov.w	r0, #0xffffffff
700b2c52: 9000         	str	r0, [sp]
700b2c54: e7ff         	b	0x700b2c56 <CSL_bcdmaSetTxRT+0x26> @ imm = #-0x2
700b2c56: 9800         	ldr	r0, [sp]
700b2c58: b004         	add	sp, #0x10
700b2c5a: bd80         	pop	{r7, pc}
700b2c5c: 0000         	movs	r0, r0
700b2c5e: 0000         	movs	r0, r0

700b2c60 <Sciclient_getIrAddr>:
700b2c60: b580         	push	{r7, lr}
700b2c62: b084         	sub	sp, #0x10
700b2c64: 9003         	str	r0, [sp, #0xc]
700b2c66: 9102         	str	r1, [sp, #0x8]
700b2c68: 9803         	ldr	r0, [sp, #0xc]
700b2c6a: 9000         	str	r0, [sp]
700b2c6c: f8bd 0008    	ldrh.w	r0, [sp, #0x8]
700b2c70: f000 fe26    	bl	0x700b38c0 <Sciclient_rmIrIntControlReg> @ imm = #0xc4c
700b2c74: 4601         	mov	r1, r0
700b2c76: 9800         	ldr	r0, [sp]
700b2c78: 4408         	add	r0, r1
700b2c7a: 9001         	str	r0, [sp, #0x4]
700b2c7c: 9801         	ldr	r0, [sp, #0x4]
700b2c7e: 2100         	movs	r1, #0x0
700b2c80: f7f7 fef6    	bl	0x700aaa70 <AddrTranslateP_getLocalAddr> @ imm = #-0x8214
700b2c84: 9001         	str	r0, [sp, #0x4]
700b2c86: 9801         	ldr	r0, [sp, #0x4]
700b2c88: b004         	add	sp, #0x10
700b2c8a: bd80         	pop	{r7, pc}
700b2c8c: 0000         	movs	r0, r0
700b2c8e: 0000         	movs	r0, r0

700b2c90 <TimerP_clearOverflowInt>:
700b2c90: b083         	sub	sp, #0xc
700b2c92: 9002         	str	r0, [sp, #0x8]
700b2c94: 2002         	movs	r0, #0x2
700b2c96: 9000         	str	r0, [sp]
700b2c98: 9802         	ldr	r0, [sp, #0x8]
700b2c9a: 3028         	adds	r0, #0x28
700b2c9c: 9001         	str	r0, [sp, #0x4]
700b2c9e: 9800         	ldr	r0, [sp]
700b2ca0: 9901         	ldr	r1, [sp, #0x4]
700b2ca2: 6008         	str	r0, [r1]
700b2ca4: 9801         	ldr	r0, [sp, #0x4]
700b2ca6: 6800         	ldr	r0, [r0]
700b2ca8: 9900         	ldr	r1, [sp]
700b2caa: 4208         	tst	r0, r1
700b2cac: d004         	beq	0x700b2cb8 <TimerP_clearOverflowInt+0x28> @ imm = #0x8
700b2cae: e7ff         	b	0x700b2cb0 <TimerP_clearOverflowInt+0x20> @ imm = #-0x2
700b2cb0: 9800         	ldr	r0, [sp]
700b2cb2: 9901         	ldr	r1, [sp, #0x4]
700b2cb4: 6008         	str	r0, [r1]
700b2cb6: e7ff         	b	0x700b2cb8 <TimerP_clearOverflowInt+0x28> @ imm = #-0x2
700b2cb8: b003         	add	sp, #0xc
700b2cba: 4770         	bx	lr
700b2cbc: 0000         	movs	r0, r0
700b2cbe: 0000         	movs	r0, r0

700b2cc0 <writer_task1>:
; {
700b2cc0: f246 1438    	movw	r4, #0x6138
700b2cc4: f646 15bc    	movw	r5, #0x69bc
700b2cc8: f2c7 040b    	movt	r4, #0x700b
700b2ccc: f2c7 050b    	movt	r5, #0x700b
;       tm_semaphore_wait(SEM_A);
700b2cd0: f04f 0001    	mov.w	r0, #0x1
700b2cd4: f000 fb34    	bl	0x700b3340 <tm_semaphore_wait> @ imm = #0x668
;       tm_pmu_profile_end("SEM_A_perf");
700b2cd8: 4620         	mov	r0, r4
700b2cda: f000 ffa9    	bl	0x700b3c30 <tm_pmu_profile_end> @ imm = #0xf52
;       task1_counter++;
700b2cde: 6828         	ldr	r0, [r5]
700b2ce0: 3001         	adds	r0, #0x1
700b2ce2: 6028         	str	r0, [r5]
;       tm_semaphore_put(SEM_B);
700b2ce4: 2002         	movs	r0, #0x2
700b2ce6: f000 fc13    	bl	0x700b3510 <tm_semaphore_put> @ imm = #0x826
;    while (1)
700b2cea: e7f1         	b	0x700b2cd0 <writer_task1+0x10> @ imm = #-0x1e
700b2cec: 0000         	movs	r0, r0
700b2cee: 0000         	movs	r0, r0

700b2cf0 <writer_task2>:
; {
700b2cf0: f646 15c0    	movw	r5, #0x69c0
700b2cf4: f246 1438    	movw	r4, #0x6138
700b2cf8: f2c7 050b    	movt	r5, #0x700b
700b2cfc: f2c7 040b    	movt	r4, #0x700b
;       tm_semaphore_wait(SEM_B);
700b2d00: f04f 0002    	mov.w	r0, #0x2
700b2d04: f000 fb1c    	bl	0x700b3340 <tm_semaphore_wait> @ imm = #0x638
;       task2_counter++;
700b2d08: 6828         	ldr	r0, [r5]
700b2d0a: 3001         	adds	r0, #0x1
700b2d0c: 6028         	str	r0, [r5]
;       tm_pmu_profile_start("SEM_A_perf");
700b2d0e: 4620         	mov	r0, r4
700b2d10: f000 ff9e    	bl	0x700b3c50 <tm_pmu_profile_start> @ imm = #0xf3c
;       tm_semaphore_put(SEM_A);
700b2d14: 2001         	movs	r0, #0x1
700b2d16: f000 fbfb    	bl	0x700b3510 <tm_semaphore_put> @ imm = #0x7f6
;    while (1)
700b2d1a: e7f1         	b	0x700b2d00 <writer_task2+0x10> @ imm = #-0x1e
700b2d1c: 0000         	movs	r0, r0
700b2d1e: 0000         	movs	r0, r0

700b2d20 <Sciclient_rmParamIsValid>:
700b2d20: b083         	sub	sp, #0xc
700b2d22: 9002         	str	r0, [sp, #0x8]
700b2d24: 9101         	str	r1, [sp, #0x4]
700b2d26: 2000         	movs	r0, #0x0
700b2d28: f88d 0003    	strb.w	r0, [sp, #0x3]
700b2d2c: 9802         	ldr	r0, [sp, #0x8]
700b2d2e: 9901         	ldr	r1, [sp, #0x4]
700b2d30: 4208         	tst	r0, r1
700b2d32: d004         	beq	0x700b2d3e <Sciclient_rmParamIsValid+0x1e> @ imm = #0x8
700b2d34: e7ff         	b	0x700b2d36 <Sciclient_rmParamIsValid+0x16> @ imm = #-0x2
700b2d36: 2001         	movs	r0, #0x1
700b2d38: f88d 0003    	strb.w	r0, [sp, #0x3]
700b2d3c: e7ff         	b	0x700b2d3e <Sciclient_rmParamIsValid+0x1e> @ imm = #-0x2
700b2d3e: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b2d42: f000 0001    	and	r0, r0, #0x1
700b2d46: b003         	add	sp, #0xc
700b2d48: 4770         	bx	lr
700b2d4a: 0000         	movs	r0, r0
700b2d4c: 0000         	movs	r0, r0
700b2d4e: 0000         	movs	r0, r0

700b2d50 <Sciclient_rmPsIsEmpty>:
700b2d50: b081         	sub	sp, #0x4
700b2d52: 2001         	movs	r0, #0x1
700b2d54: f88d 0003    	strb.w	r0, [sp, #0x3]
700b2d58: f64a 1028    	movw	r0, #0xa928
700b2d5c: f2c7 0008    	movt	r0, #0x7008
700b2d60: 8c80         	ldrh	r0, [r0, #0x24]
700b2d62: b120         	cbz	r0, 0x700b2d6e <Sciclient_rmPsIsEmpty+0x1e> @ imm = #0x8
700b2d64: e7ff         	b	0x700b2d66 <Sciclient_rmPsIsEmpty+0x16> @ imm = #-0x2
700b2d66: 2000         	movs	r0, #0x0
700b2d68: f88d 0003    	strb.w	r0, [sp, #0x3]
700b2d6c: e7ff         	b	0x700b2d6e <Sciclient_rmPsIsEmpty+0x1e> @ imm = #-0x2
700b2d6e: f89d 0003    	ldrb.w	r0, [sp, #0x3]
700b2d72: f000 0001    	and	r0, r0, #0x1
700b2d76: b001         	add	sp, #0x4
700b2d78: 4770         	bx	lr
700b2d7a: 0000         	movs	r0, r0
700b2d7c: 0000         	movs	r0, r0
700b2d7e: 0000         	movs	r0, r0

700b2d80 <UART_Transaction_init>:
700b2d80: b081         	sub	sp, #0x4
700b2d82: 9000         	str	r0, [sp]
700b2d84: 9800         	ldr	r0, [sp]
700b2d86: b170         	cbz	r0, 0x700b2da6 <UART_Transaction_init+0x26> @ imm = #0x1c
700b2d88: e7ff         	b	0x700b2d8a <UART_Transaction_init+0xa> @ imm = #-0x2
700b2d8a: 9900         	ldr	r1, [sp]
700b2d8c: 2000         	movs	r0, #0x0
700b2d8e: 6008         	str	r0, [r1]
700b2d90: 9900         	ldr	r1, [sp]
700b2d92: 6048         	str	r0, [r1, #0x4]
700b2d94: 9a00         	ldr	r2, [sp]
700b2d96: f04f 31ff    	mov.w	r1, #0xffffffff
700b2d9a: 6091         	str	r1, [r2, #0x8]
700b2d9c: 9900         	ldr	r1, [sp]
700b2d9e: 60c8         	str	r0, [r1, #0xc]
700b2da0: 9900         	ldr	r1, [sp]
700b2da2: 6108         	str	r0, [r1, #0x10]
700b2da4: e7ff         	b	0x700b2da6 <UART_Transaction_init+0x26> @ imm = #-0x2
700b2da6: b001         	add	sp, #0x4
700b2da8: 4770         	bx	lr
700b2daa: 0000         	movs	r0, r0
700b2dac: 0000         	movs	r0, r0
700b2dae: 0000         	movs	r0, r0

700b2db0 <UART_intr2Disable>:
700b2db0: b580         	push	{r7, lr}
700b2db2: b084         	sub	sp, #0x10
700b2db4: 9003         	str	r0, [sp, #0xc]
700b2db6: 9102         	str	r1, [sp, #0x8]
700b2db8: 9803         	ldr	r0, [sp, #0xc]
700b2dba: 306c         	adds	r0, #0x6c
700b2dbc: 9001         	str	r0, [sp, #0x4]
700b2dbe: f000 fe67    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0xcce
700b2dc2: 4601         	mov	r1, r0
700b2dc4: 9801         	ldr	r0, [sp, #0x4]
700b2dc6: 9b02         	ldr	r3, [sp, #0x8]
700b2dc8: f06f 0203    	mvn	r2, #0x3
700b2dcc: ea62 0203    	orn	r2, r2, r3
700b2dd0: 4011         	ands	r1, r2
700b2dd2: f000 fe65    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0xcca
700b2dd6: b004         	add	sp, #0x10
700b2dd8: bd80         	pop	{r7, pc}
700b2dda: 0000         	movs	r0, r0
700b2ddc: 0000         	movs	r0, r0
700b2dde: 0000         	movs	r0, r0

700b2de0 <UART_lld_Transaction_init>:
700b2de0: b081         	sub	sp, #0x4
700b2de2: 9000         	str	r0, [sp]
700b2de4: 9800         	ldr	r0, [sp]
700b2de6: b170         	cbz	r0, 0x700b2e06 <UART_lld_Transaction_init+0x26> @ imm = #0x1c
700b2de8: e7ff         	b	0x700b2dea <UART_lld_Transaction_init+0xa> @ imm = #-0x2
700b2dea: 9900         	ldr	r1, [sp]
700b2dec: 2000         	movs	r0, #0x0
700b2dee: 6008         	str	r0, [r1]
700b2df0: 9900         	ldr	r1, [sp]
700b2df2: 6048         	str	r0, [r1, #0x4]
700b2df4: 9a00         	ldr	r2, [sp]
700b2df6: f04f 31ff    	mov.w	r1, #0xffffffff
700b2dfa: 6091         	str	r1, [r2, #0x8]
700b2dfc: 9900         	ldr	r1, [sp]
700b2dfe: 60c8         	str	r0, [r1, #0xc]
700b2e00: 9900         	ldr	r1, [sp]
700b2e02: 6108         	str	r0, [r1, #0x10]
700b2e04: e7ff         	b	0x700b2e06 <UART_lld_Transaction_init+0x26> @ imm = #-0x2
700b2e06: b001         	add	sp, #0x4
700b2e08: 4770         	bx	lr
700b2e0a: 0000         	movs	r0, r0
700b2e0c: 0000         	movs	r0, r0
700b2e0e: 0000         	movs	r0, r0

700b2e10 <UART_lld_dmaWrite>:
700b2e10: b580         	push	{r7, lr}
700b2e12: b084         	sub	sp, #0x10
700b2e14: 9003         	str	r0, [sp, #0xc]
700b2e16: 9102         	str	r1, [sp, #0x8]
700b2e18: 2000         	movs	r0, #0x0
700b2e1a: 9001         	str	r0, [sp, #0x4]
700b2e1c: 9803         	ldr	r0, [sp, #0xc]
700b2e1e: 9902         	ldr	r1, [sp, #0x8]
700b2e20: f7f8 faae    	bl	0x700ab380 <UART_udmaConfigPdmaTx> @ imm = #-0x7aa4
700b2e24: 9001         	str	r0, [sp, #0x4]
700b2e26: 9801         	ldr	r0, [sp, #0x4]
700b2e28: b120         	cbz	r0, 0x700b2e34 <UART_lld_dmaWrite+0x24> @ imm = #0x8
700b2e2a: e7ff         	b	0x700b2e2c <UART_lld_dmaWrite+0x1c> @ imm = #-0x2
700b2e2c: f04f 30ff    	mov.w	r0, #0xffffffff
700b2e30: 9001         	str	r0, [sp, #0x4]
700b2e32: e7ff         	b	0x700b2e34 <UART_lld_dmaWrite+0x24> @ imm = #-0x2
700b2e34: 9801         	ldr	r0, [sp, #0x4]
700b2e36: b004         	add	sp, #0x10
700b2e38: bd80         	pop	{r7, pc}
700b2e3a: 0000         	movs	r0, r0
700b2e3c: 0000         	movs	r0, r0
700b2e3e: 0000         	movs	r0, r0

700b2e40 <UART_operatingModeSelect>:
700b2e40: b580         	push	{r7, lr}
700b2e42: b084         	sub	sp, #0x10
700b2e44: 9003         	str	r0, [sp, #0xc]
700b2e46: 9102         	str	r1, [sp, #0x8]
700b2e48: 9803         	ldr	r0, [sp, #0xc]
700b2e4a: 3020         	adds	r0, #0x20
700b2e4c: f000 fe20    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0xc40
700b2e50: f000 0007    	and	r0, r0, #0x7
700b2e54: 9001         	str	r0, [sp, #0x4]
700b2e56: 9803         	ldr	r0, [sp, #0xc]
700b2e58: 3020         	adds	r0, #0x20
700b2e5a: 9b02         	ldr	r3, [sp, #0x8]
700b2e5c: 2107         	movs	r1, #0x7
700b2e5e: 2200         	movs	r2, #0x0
700b2e60: f7ff fd1e    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #-0x5c4
700b2e64: 9801         	ldr	r0, [sp, #0x4]
700b2e66: b004         	add	sp, #0x10
700b2e68: bd80         	pop	{r7, pc}
700b2e6a: 0000         	movs	r0, r0
700b2e6c: 0000         	movs	r0, r0
700b2e6e: 0000         	movs	r0, r0

700b2e70 <Udma_eventProgramSteering>:
700b2e70: b084         	sub	sp, #0x10
700b2e72: 9003         	str	r0, [sp, #0xc]
700b2e74: 9102         	str	r1, [sp, #0x8]
700b2e76: 9802         	ldr	r0, [sp, #0x8]
700b2e78: 3008         	adds	r0, #0x8
700b2e7a: 9000         	str	r0, [sp]
700b2e7c: 9800         	ldr	r0, [sp]
700b2e7e: 6800         	ldr	r0, [r0]
700b2e80: 2803         	cmp	r0, #0x3
700b2e82: d108         	bne	0x700b2e96 <Udma_eventProgramSteering+0x26> @ imm = #0x10
700b2e84: e7ff         	b	0x700b2e86 <Udma_eventProgramSteering+0x16> @ imm = #-0x2
700b2e86: 9800         	ldr	r0, [sp]
700b2e88: 6880         	ldr	r0, [r0, #0x8]
700b2e8a: 9001         	str	r0, [sp, #0x4]
700b2e8c: 9901         	ldr	r1, [sp, #0x4]
700b2e8e: 2001         	movs	r0, #0x1
700b2e90: f8c1 0248    	str.w	r0, [r1, #0x248]
700b2e94: e7ff         	b	0x700b2e96 <Udma_eventProgramSteering+0x26> @ imm = #-0x2
700b2e96: b004         	add	sp, #0x10
700b2e98: 4770         	bx	lr
700b2e9a: 0000         	movs	r0, r0
700b2e9c: 0000         	movs	r0, r0
700b2e9e: 0000         	movs	r0, r0

700b2ea0 <Udma_eventResetSteering>:
700b2ea0: b084         	sub	sp, #0x10
700b2ea2: 9003         	str	r0, [sp, #0xc]
700b2ea4: 9102         	str	r1, [sp, #0x8]
700b2ea6: 9802         	ldr	r0, [sp, #0x8]
700b2ea8: 3008         	adds	r0, #0x8
700b2eaa: 9000         	str	r0, [sp]
700b2eac: 9800         	ldr	r0, [sp]
700b2eae: 6800         	ldr	r0, [r0]
700b2eb0: 2803         	cmp	r0, #0x3
700b2eb2: d108         	bne	0x700b2ec6 <Udma_eventResetSteering+0x26> @ imm = #0x10
700b2eb4: e7ff         	b	0x700b2eb6 <Udma_eventResetSteering+0x16> @ imm = #-0x2
700b2eb6: 9800         	ldr	r0, [sp]
700b2eb8: 6880         	ldr	r0, [r0, #0x8]
700b2eba: 9001         	str	r0, [sp, #0x4]
700b2ebc: 9901         	ldr	r1, [sp, #0x4]
700b2ebe: 2000         	movs	r0, #0x0
700b2ec0: f8c1 0248    	str.w	r0, [r1, #0x248]
700b2ec4: e7ff         	b	0x700b2ec6 <Udma_eventResetSteering+0x26> @ imm = #-0x2
700b2ec6: b004         	add	sp, #0x10
700b2ec8: 4770         	bx	lr
700b2eca: 0000         	movs	r0, r0
700b2ecc: 0000         	movs	r0, r0
700b2ece: 0000         	movs	r0, r0

700b2ed0 <Sciclient_secProxyVerifyThread>:
700b2ed0: b580         	push	{r7, lr}
700b2ed2: b082         	sub	sp, #0x8
700b2ed4: 9001         	str	r0, [sp, #0x4]
700b2ed6: 2000         	movs	r0, #0x0
700b2ed8: 9000         	str	r0, [sp]
700b2eda: 9801         	ldr	r0, [sp, #0x4]
700b2edc: f000 fbc8    	bl	0x700b3670 <Sciclient_secProxyThreadStatusReg> @ imm = #0x790
700b2ee0: f000 fe0e    	bl	0x700b3b00 <CSL_REG32_RD_RAW> @ imm = #0xc1c
700b2ee4: 0fc0         	lsrs	r0, r0, #0x1f
700b2ee6: b120         	cbz	r0, 0x700b2ef2 <Sciclient_secProxyVerifyThread+0x22> @ imm = #0x8
700b2ee8: e7ff         	b	0x700b2eea <Sciclient_secProxyVerifyThread+0x1a> @ imm = #-0x2
700b2eea: f04f 30ff    	mov.w	r0, #0xffffffff
700b2eee: 9000         	str	r0, [sp]
700b2ef0: e7ff         	b	0x700b2ef2 <Sciclient_secProxyVerifyThread+0x22> @ imm = #-0x2
700b2ef2: 9800         	ldr	r0, [sp]
700b2ef4: b002         	add	sp, #0x8
700b2ef6: bd80         	pop	{r7, pc}
		...

700b2f00 <tm_semaphore_create>:
; {
700b2f00: b580         	push	{r7, lr}
;    status = tx_semaphore_create(&tm_semaphore_array[semaphore_id], "Thread-Metric test", 1);
700b2f02: f64a 0180    	movw	r1, #0xa880
700b2f06: ebc0 00c0    	rsb	r0, r0, r0, lsl #3
700b2f0a: f2c7 0108    	movt	r1, #0x7008
700b2f0e: 2201         	movs	r2, #0x1
700b2f10: eb01 0080    	add.w	r0, r1, r0, lsl #2
700b2f14: f645 71b4    	movw	r1, #0x5fb4
700b2f18: f2c7 010b    	movt	r1, #0x700b
700b2f1c: f7fa fa80    	bl	0x700ad420 <_tx_semaphore_create> @ imm = #-0x5b00
;    if (status == TX_SUCCESS)
700b2f20: 2800         	cmp	r0, #0x0
700b2f22: bf18         	it	ne
700b2f24: 2001         	movne	r0, #0x1
; }
700b2f26: bd80         	pop	{r7, pc}
		...

700b2f30 <vprintf_>:
700b2f30: b580         	push	{r7, lr}
700b2f32: b084         	sub	sp, #0x10
700b2f34: 9103         	str	r1, [sp, #0xc]
700b2f36: 9002         	str	r0, [sp, #0x8]
700b2f38: 9b02         	ldr	r3, [sp, #0x8]
700b2f3a: 9803         	ldr	r0, [sp, #0xc]
700b2f3c: 4669         	mov	r1, sp
700b2f3e: 6008         	str	r0, [r1]
700b2f40: f243 10c1    	movw	r0, #0x31c1
700b2f44: f2c7 000b    	movt	r0, #0x700b
700b2f48: f10d 0107    	add.w	r1, sp, #0x7
700b2f4c: f04f 32ff    	mov.w	r2, #0xffffffff
700b2f50: f7eb fd56    	bl	0x7009ea00 <_vsnprintf> @ imm = #-0x14554
700b2f54: b004         	add	sp, #0x10
700b2f56: bd80         	pop	{r7, pc}
		...

700b2f60 <UART_udmapSetReturnPolicy>:
700b2f60: b580         	push	{r7, lr}
700b2f62: b086         	sub	sp, #0x18
700b2f64: 9005         	str	r0, [sp, #0x14]
700b2f66: 9104         	str	r1, [sp, #0x10]
700b2f68: 2001         	movs	r0, #0x1
700b2f6a: 9003         	str	r0, [sp, #0xc]
700b2f6c: 9804         	ldr	r0, [sp, #0x10]
700b2f6e: 9002         	str	r0, [sp, #0x8]
700b2f70: 9802         	ldr	r0, [sp, #0x8]
700b2f72: 9903         	ldr	r1, [sp, #0xc]
700b2f74: 466a         	mov	r2, sp
700b2f76: 2300         	movs	r3, #0x0
700b2f78: 6053         	str	r3, [r2, #0x4]
700b2f7a: 6013         	str	r3, [r2]
700b2f7c: 461a         	mov	r2, r3
700b2f7e: f7fb ff87    	bl	0x700aee90 <CSL_udmapCppi5SetReturnPolicy> @ imm = #-0x40f2
700b2f82: b006         	add	sp, #0x18
700b2f84: bd80         	pop	{r7, pc}
		...
700b2f8e: 0000         	movs	r0, r0

700b2f90 <Udma_ringGetForwardRingOcc>:
700b2f90: b580         	push	{r7, lr}
700b2f92: b084         	sub	sp, #0x10
700b2f94: 9003         	str	r0, [sp, #0xc]
700b2f96: 2000         	movs	r0, #0x0
700b2f98: 9002         	str	r0, [sp, #0x8]
700b2f9a: 9803         	ldr	r0, [sp, #0xc]
700b2f9c: 9001         	str	r0, [sp, #0x4]
700b2f9e: 9801         	ldr	r0, [sp, #0x4]
700b2fa0: 6800         	ldr	r0, [r0]
700b2fa2: 9000         	str	r0, [sp]
700b2fa4: 9800         	ldr	r0, [sp]
700b2fa6: f8d0 15a8    	ldr.w	r1, [r0, #0x5a8]
700b2faa: 9801         	ldr	r0, [sp, #0x4]
700b2fac: 4788         	blx	r1
700b2fae: 9002         	str	r0, [sp, #0x8]
700b2fb0: 9802         	ldr	r0, [sp, #0x8]
700b2fb2: b004         	add	sp, #0x10
700b2fb4: bd80         	pop	{r7, pc}
		...
700b2fbe: 0000         	movs	r0, r0

700b2fc0 <Udma_ringGetReverseRingOcc>:
700b2fc0: b580         	push	{r7, lr}
700b2fc2: b084         	sub	sp, #0x10
700b2fc4: 9003         	str	r0, [sp, #0xc]
700b2fc6: 2000         	movs	r0, #0x0
700b2fc8: 9002         	str	r0, [sp, #0x8]
700b2fca: 9803         	ldr	r0, [sp, #0xc]
700b2fcc: 9001         	str	r0, [sp, #0x4]
700b2fce: 9801         	ldr	r0, [sp, #0x4]
700b2fd0: 6800         	ldr	r0, [r0]
700b2fd2: 9000         	str	r0, [sp]
700b2fd4: 9800         	ldr	r0, [sp]
700b2fd6: f8d0 15ac    	ldr.w	r1, [r0, #0x5ac]
700b2fda: 9801         	ldr	r0, [sp, #0x4]
700b2fdc: 4788         	blx	r1
700b2fde: 9002         	str	r0, [sp, #0x8]
700b2fe0: 9802         	ldr	r0, [sp, #0x8]
700b2fe2: b004         	add	sp, #0x10
700b2fe4: bd80         	pop	{r7, pc}
		...
700b2fee: 0000         	movs	r0, r0

700b2ff0 <_out_buffer>:
700b2ff0: b084         	sub	sp, #0x10
700b2ff2: f88d 000f    	strb.w	r0, [sp, #0xf]
700b2ff6: 9102         	str	r1, [sp, #0x8]
700b2ff8: 9201         	str	r2, [sp, #0x4]
700b2ffa: 9300         	str	r3, [sp]
700b2ffc: 9801         	ldr	r0, [sp, #0x4]
700b2ffe: 9900         	ldr	r1, [sp]
700b3000: 4288         	cmp	r0, r1
700b3002: d206         	bhs	0x700b3012 <_out_buffer+0x22> @ imm = #0xc
700b3004: e7ff         	b	0x700b3006 <_out_buffer+0x16> @ imm = #-0x2
700b3006: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b300a: 9902         	ldr	r1, [sp, #0x8]
700b300c: 9a01         	ldr	r2, [sp, #0x4]
700b300e: 5488         	strb	r0, [r1, r2]
700b3010: e7ff         	b	0x700b3012 <_out_buffer+0x22> @ imm = #-0x2
700b3012: b004         	add	sp, #0x10
700b3014: 4770         	bx	lr
		...
700b301e: 0000         	movs	r0, r0

700b3020 <tm_mutex_create>:
; {
700b3020: b580         	push	{r7, lr}
;    status = tx_mutex_create(&tm_mutex_array[mutex_id], "Thread-Metric Mutex", TX_INHERIT);
700b3022: f24a 4268    	movw	r2, #0xa468
700b3026: 2134         	movs	r1, #0x34
700b3028: f2c7 0208    	movt	r2, #0x7008
700b302c: fb00 2001    	mla	r0, r0, r1, r2
700b3030: f645 7189    	movw	r1, #0x5f89
700b3034: f2c7 010b    	movt	r1, #0x700b
700b3038: 2201         	movs	r2, #0x1
700b303a: f7f9 fd79    	bl	0x700acb30 <_tx_mutex_create> @ imm = #-0x650e
;    return (status == TX_SUCCESS) ? TM_SUCCESS : TM_ERROR;
700b303e: 2800         	cmp	r0, #0x0
700b3040: bf18         	it	ne
700b3042: 2001         	movne	r0, #0x1
700b3044: bd80         	pop	{r7, pc}
		...
700b304e: 0000         	movs	r0, r0

700b3050 <CSL_REG32_FEXT_RAW>:
700b3050: b580         	push	{r7, lr}
700b3052: b084         	sub	sp, #0x10
700b3054: 9003         	str	r0, [sp, #0xc]
700b3056: 9102         	str	r1, [sp, #0x8]
700b3058: 9201         	str	r2, [sp, #0x4]
700b305a: 9803         	ldr	r0, [sp, #0xc]
700b305c: f000 fd38    	bl	0x700b3ad0 <CSL_REG32_RD_RAW> @ imm = #0xa70
700b3060: 9000         	str	r0, [sp]
700b3062: 9800         	ldr	r0, [sp]
700b3064: 9902         	ldr	r1, [sp, #0x8]
700b3066: 4008         	ands	r0, r1
700b3068: 9901         	ldr	r1, [sp, #0x4]
700b306a: 40c8         	lsrs	r0, r1
700b306c: 9000         	str	r0, [sp]
700b306e: 9800         	ldr	r0, [sp]
700b3070: b004         	add	sp, #0x10
700b3072: bd80         	pop	{r7, pc}
		...

700b3080 <CSL_REG32_FEXT_RAW>:
700b3080: b580         	push	{r7, lr}
700b3082: b084         	sub	sp, #0x10
700b3084: 9003         	str	r0, [sp, #0xc]
700b3086: 9102         	str	r1, [sp, #0x8]
700b3088: 9201         	str	r2, [sp, #0x4]
700b308a: 9803         	ldr	r0, [sp, #0xc]
700b308c: f000 fd28    	bl	0x700b3ae0 <CSL_REG32_RD_RAW> @ imm = #0xa50
700b3090: 9000         	str	r0, [sp]
700b3092: 9800         	ldr	r0, [sp]
700b3094: 9902         	ldr	r1, [sp, #0x8]
700b3096: 4008         	ands	r0, r1
700b3098: 9901         	ldr	r1, [sp, #0x4]
700b309a: 40c8         	lsrs	r0, r1
700b309c: 9000         	str	r0, [sp]
700b309e: 9800         	ldr	r0, [sp]
700b30a0: b004         	add	sp, #0x10
700b30a2: bd80         	pop	{r7, pc}
		...

700b30b0 <CSL_REG32_FEXT_RAW>:
700b30b0: b580         	push	{r7, lr}
700b30b2: b084         	sub	sp, #0x10
700b30b4: 9003         	str	r0, [sp, #0xc]
700b30b6: 9102         	str	r1, [sp, #0x8]
700b30b8: 9201         	str	r2, [sp, #0x4]
700b30ba: 9803         	ldr	r0, [sp, #0xc]
700b30bc: f000 fd18    	bl	0x700b3af0 <CSL_REG32_RD_RAW> @ imm = #0xa30
700b30c0: 9000         	str	r0, [sp]
700b30c2: 9800         	ldr	r0, [sp]
700b30c4: 9902         	ldr	r1, [sp, #0x8]
700b30c6: 4008         	ands	r0, r1
700b30c8: 9901         	ldr	r1, [sp, #0x4]
700b30ca: 40c8         	lsrs	r0, r1
700b30cc: 9000         	str	r0, [sp]
700b30ce: 9800         	ldr	r0, [sp]
700b30d0: b004         	add	sp, #0x10
700b30d2: bd80         	pop	{r7, pc}
		...

700b30e0 <CSL_REG32_FEXT_RAW>:
700b30e0: b580         	push	{r7, lr}
700b30e2: b084         	sub	sp, #0x10
700b30e4: 9003         	str	r0, [sp, #0xc]
700b30e6: 9102         	str	r1, [sp, #0x8]
700b30e8: 9201         	str	r2, [sp, #0x4]
700b30ea: 9803         	ldr	r0, [sp, #0xc]
700b30ec: f000 fd08    	bl	0x700b3b00 <CSL_REG32_RD_RAW> @ imm = #0xa10
700b30f0: 9000         	str	r0, [sp]
700b30f2: 9800         	ldr	r0, [sp]
700b30f4: 9902         	ldr	r1, [sp, #0x8]
700b30f6: 4008         	ands	r0, r1
700b30f8: 9901         	ldr	r1, [sp, #0x4]
700b30fa: 40c8         	lsrs	r0, r1
700b30fc: 9000         	str	r0, [sp]
700b30fe: 9800         	ldr	r0, [sp]
700b3100: b004         	add	sp, #0x10
700b3102: bd80         	pop	{r7, pc}
		...

700b3110 <CSL_REG32_FEXT_RAW>:
700b3110: b580         	push	{r7, lr}
700b3112: b084         	sub	sp, #0x10
700b3114: 9003         	str	r0, [sp, #0xc]
700b3116: 9102         	str	r1, [sp, #0x8]
700b3118: 9201         	str	r2, [sp, #0x4]
700b311a: 9803         	ldr	r0, [sp, #0xc]
700b311c: f000 fcf8    	bl	0x700b3b10 <CSL_REG32_RD_RAW> @ imm = #0x9f0
700b3120: 9000         	str	r0, [sp]
700b3122: 9800         	ldr	r0, [sp]
700b3124: 9902         	ldr	r1, [sp, #0x8]
700b3126: 4008         	ands	r0, r1
700b3128: 9901         	ldr	r1, [sp, #0x4]
700b312a: 40c8         	lsrs	r0, r1
700b312c: 9000         	str	r0, [sp]
700b312e: 9800         	ldr	r0, [sp]
700b3130: b004         	add	sp, #0x10
700b3132: bd80         	pop	{r7, pc}
		...

700b3140 <SOC_getSelfCpuClk>:
700b3140: b580         	push	{r7, lr}
700b3142: b084         	sub	sp, #0x10
700b3144: 2000         	movs	r0, #0x0
700b3146: 9001         	str	r0, [sp, #0x4]
700b3148: 9003         	str	r0, [sp, #0xc]
700b314a: 9002         	str	r0, [sp, #0x8]
700b314c: f000 fcf8    	bl	0x700b3b40 <Sciclient_getSelfDevIdCore> @ imm = #0x9f0
700b3150: 9901         	ldr	r1, [sp, #0x4]
700b3152: aa02         	add	r2, sp, #0x8
700b3154: f04f 33ff    	mov.w	r3, #0xffffffff
700b3158: f7fa fafa    	bl	0x700ad750 <Sciclient_pmGetModuleClkFreq> @ imm = #-0x5a0c
700b315c: 9802         	ldr	r0, [sp, #0x8]
700b315e: 9903         	ldr	r1, [sp, #0xc]
700b3160: b004         	add	sp, #0x10
700b3162: bd80         	pop	{r7, pc}
		...

700b3170 <UART_IsStopBitsValid>:
700b3170: b082         	sub	sp, #0x8
700b3172: 9001         	str	r0, [sp, #0x4]
700b3174: f06f 0002    	mvn	r0, #0x2
700b3178: 9000         	str	r0, [sp]
700b317a: 9801         	ldr	r0, [sp, #0x4]
700b317c: b120         	cbz	r0, 0x700b3188 <UART_IsStopBitsValid+0x18> @ imm = #0x8
700b317e: e7ff         	b	0x700b3180 <UART_IsStopBitsValid+0x10> @ imm = #-0x2
700b3180: 9801         	ldr	r0, [sp, #0x4]
700b3182: 2801         	cmp	r0, #0x1
700b3184: d103         	bne	0x700b318e <UART_IsStopBitsValid+0x1e> @ imm = #0x6
700b3186: e7ff         	b	0x700b3188 <UART_IsStopBitsValid+0x18> @ imm = #-0x2
700b3188: 2000         	movs	r0, #0x0
700b318a: 9000         	str	r0, [sp]
700b318c: e7ff         	b	0x700b318e <UART_IsStopBitsValid+0x1e> @ imm = #-0x2
700b318e: 9800         	ldr	r0, [sp]
700b3190: b002         	add	sp, #0x8
700b3192: 4770         	bx	lr

700b3194 <__aeabi_uldivmod>:
700b3194: e92d4040     	push	{r6, lr}
700b3198: e24dd010     	sub	sp, sp, #16
700b319c: e28d6008     	add	r6, sp, #8
700b31a0: e58d6000     	str	r6, [sp]
700b31a4: ebffda44     	bl	0x700a9abc <__udivmoddi4> @ imm = #-0x96f0
700b31a8: e59d2008     	ldr	r2, [sp, #0x8]
700b31ac: e59d300c     	ldr	r3, [sp, #0xc]
700b31b0: e28dd010     	add	sp, sp, #16
700b31b4: e8bd8040     	pop	{r6, pc}
		...

700b31c0 <_out_char>:
700b31c0: b580         	push	{r7, lr}
700b31c2: b084         	sub	sp, #0x10
700b31c4: f88d 000f    	strb.w	r0, [sp, #0xf]
700b31c8: 9102         	str	r1, [sp, #0x8]
700b31ca: 9201         	str	r2, [sp, #0x4]
700b31cc: 9300         	str	r3, [sp]
700b31ce: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b31d2: b128         	cbz	r0, 0x700b31e0 <_out_char+0x20> @ imm = #0xa
700b31d4: e7ff         	b	0x700b31d6 <_out_char+0x16> @ imm = #-0x2
700b31d6: f89d 000f    	ldrb.w	r0, [sp, #0xf]
700b31da: f000 fbd1    	bl	0x700b3980 <putchar_>   @ imm = #0x7a2
700b31de: e7ff         	b	0x700b31e0 <_out_char+0x20> @ imm = #-0x2
700b31e0: b004         	add	sp, #0x10
700b31e2: bd80         	pop	{r7, pc}
		...

700b31f0 <CSL_udmapCppi5SetEpiDataPresent>:
700b31f0: b082         	sub	sp, #0x8
700b31f2: 9001         	str	r0, [sp, #0x4]
700b31f4: f88d 1003    	strb.w	r1, [sp, #0x3]
700b31f8: 9901         	ldr	r1, [sp, #0x4]
700b31fa: 6808         	ldr	r0, [r1]
700b31fc: f020 5000    	bic	r0, r0, #0x20000000
700b3200: f89d 2003    	ldrb.w	r2, [sp, #0x3]
700b3204: f002 0201    	and	r2, r2, #0x1
700b3208: ea40 7042    	orr.w	r0, r0, r2, lsl #29
700b320c: 6008         	str	r0, [r1]
700b320e: b002         	add	sp, #0x8
700b3210: 4770         	bx	lr
		...
700b321e: 0000         	movs	r0, r0

700b3220 <Pinmux_init>:
; {
700b3220: b580         	push	{r7, lr}
;     Pinmux_config(gPinMuxMainDomainCfg, PINMUX_DOMAIN_ID_MAIN);
700b3222: f646 00f0    	movw	r0, #0x68f0
700b3226: 2100         	movs	r1, #0x0
700b3228: f2c7 000b    	movt	r0, #0x700b
700b322c: f7fa fa40    	bl	0x700ad6b0 <Pinmux_config> @ imm = #-0x5b80
;     Pinmux_config(gPinMuxMcuDomainCfg, PINMUX_DOMAIN_ID_MCU);
700b3230: f646 1064    	movw	r0, #0x6964
700b3234: 2101         	movs	r1, #0x1
700b3236: f2c7 000b    	movt	r0, #0x700b
700b323a: e8bd 4080    	pop.w	{r7, lr}
700b323e: f7fa ba37    	b.w	0x700ad6b0 <Pinmux_config> @ imm = #-0x5b92
		...
700b324e: 0000         	movs	r0, r0

700b3250 <Udma_rmTranslateCoreIntrInput>:
700b3250: b083         	sub	sp, #0xc
700b3252: 9002         	str	r0, [sp, #0x8]
700b3254: 9101         	str	r1, [sp, #0x4]
700b3256: 2000         	movs	r0, #0x0
700b3258: f6cf 70ff    	movt	r0, #0xffff
700b325c: 9000         	str	r0, [sp]
700b325e: 9802         	ldr	r0, [sp, #0x8]
700b3260: 6800         	ldr	r0, [r0]
700b3262: b118         	cbz	r0, 0x700b326c <Udma_rmTranslateCoreIntrInput+0x1c> @ imm = #0x6
700b3264: e7ff         	b	0x700b3266 <Udma_rmTranslateCoreIntrInput+0x16> @ imm = #-0x2
700b3266: 9801         	ldr	r0, [sp, #0x4]
700b3268: 9000         	str	r0, [sp]
700b326a: e7ff         	b	0x700b326c <Udma_rmTranslateCoreIntrInput+0x1c> @ imm = #-0x2
700b326c: 9800         	ldr	r0, [sp]
700b326e: b003         	add	sp, #0xc
700b3270: 4770         	bx	lr
		...
700b327e: 0000         	movs	r0, r0

700b3280 <Udma_rmTranslateIrOutput>:
700b3280: b083         	sub	sp, #0xc
700b3282: 9002         	str	r0, [sp, #0x8]
700b3284: 9101         	str	r1, [sp, #0x4]
700b3286: 2000         	movs	r0, #0x0
700b3288: f6cf 70ff    	movt	r0, #0xffff
700b328c: 9000         	str	r0, [sp]
700b328e: 9802         	ldr	r0, [sp, #0x8]
700b3290: 6800         	ldr	r0, [r0]
700b3292: b118         	cbz	r0, 0x700b329c <Udma_rmTranslateIrOutput+0x1c> @ imm = #0x6
700b3294: e7ff         	b	0x700b3296 <Udma_rmTranslateIrOutput+0x16> @ imm = #-0x2
700b3296: 9801         	ldr	r0, [sp, #0x4]
700b3298: 9000         	str	r0, [sp]
700b329a: e7ff         	b	0x700b329c <Udma_rmTranslateIrOutput+0x1c> @ imm = #-0x2
700b329c: 9800         	ldr	r0, [sp]
700b329e: b003         	add	sp, #0xc
700b32a0: 4770         	bx	lr
		...
700b32ae: 0000         	movs	r0, r0

700b32b0 <_tx_thread_initialize>:
700b32b0: f64a 11ac    	movw	r1, #0xa9ac
700b32b4: f2c7 0108    	movt	r1, #0x7008
700b32b8: 2020         	movs	r0, #0x20
700b32ba: 6008         	str	r0, [r1]
700b32bc: f247 11e8    	movw	r1, #0x71e8
700b32c0: f2c7 0108    	movt	r1, #0x7008
700b32c4: 6808         	ldr	r0, [r1]
700b32c6: 2200         	movs	r2, #0x0
700b32c8: f2cc 12ee    	movt	r2, #0xc1ee
700b32cc: 4310         	orrs	r0, r2
700b32ce: 6008         	str	r0, [r1]
700b32d0: 4770         	bx	lr
		...
700b32de: 0000         	movs	r0, r0

700b32e0 <_tx_time_get>:
700b32e0: b580         	push	{r7, lr}
700b32e2: b082         	sub	sp, #0x8
700b32e4: f7ec ee96    	blx	0x700a0014 <_tx_thread_interrupt_disable> @ imm = #-0x132d4
700b32e8: 9001         	str	r0, [sp, #0x4]
700b32ea: f64a 10d8    	movw	r0, #0xa9d8
700b32ee: f2c7 0008    	movt	r0, #0x7008
700b32f2: 6800         	ldr	r0, [r0]
700b32f4: 9000         	str	r0, [sp]
700b32f6: 9801         	ldr	r0, [sp, #0x4]
700b32f8: f7ee ed1c    	blx	0x700a1d34 <_tx_thread_interrupt_restore> @ imm = #-0x115c8
700b32fc: 9800         	ldr	r0, [sp]
700b32fe: b002         	add	sp, #0x8
700b3300: bd80         	pop	{r7, pc}
		...
700b330e: 0000         	movs	r0, r0

700b3310 <tm_queue_send_from_isr>:
; {
700b3310: b580         	push	{r7, lr}
;    status = tx_queue_send(&tm_queue_array[queue_id], message_ptr, TX_WAIT_FOREVER);
700b3312: f24a 3288    	movw	r2, #0xa388
700b3316: ebc0 00c0    	rsb	r0, r0, r0, lsl #3
700b331a: f2c7 0208    	movt	r2, #0x7008
700b331e: eb02 00c0    	add.w	r0, r2, r0, lsl #3
700b3322: f04f 32ff    	mov.w	r2, #0xffffffff
700b3326: f7f0 fe8b    	bl	0x700a4040 <_tx_queue_send> @ imm = #-0xf2ea
;    if (status == TX_SUCCESS)
700b332a: 2800         	cmp	r0, #0x0
700b332c: bf18         	it	ne
700b332e: 2001         	movne	r0, #0x1
; }
700b3330: bd80         	pop	{r7, pc}
		...
700b333e: 0000         	movs	r0, r0

700b3340 <tm_semaphore_wait>:
; {
700b3340: b580         	push	{r7, lr}
;    status = tx_semaphore_get(&tm_semaphore_array[semaphore_id], TX_WAIT_FOREVER);
700b3342: f64a 0180    	movw	r1, #0xa880
700b3346: ebc0 00c0    	rsb	r0, r0, r0, lsl #3
700b334a: f2c7 0108    	movt	r1, #0x7008
700b334e: eb01 0080    	add.w	r0, r1, r0, lsl #2
700b3352: f04f 31ff    	mov.w	r1, #0xffffffff
700b3356: f7f7 fcf3    	bl	0x700aad40 <_tx_semaphore_get> @ imm = #-0x861a
;    return (status == TX_SUCCESS) ? TM_SUCCESS : TM_ERROR;
700b335a: 2800         	cmp	r0, #0x0
700b335c: bf18         	it	ne
700b335e: 2001         	movne	r0, #0x1
700b3360: bd80         	pop	{r7, pc}
		...
700b336e: 0000         	movs	r0, r0

700b3370 <ClockP_usecToTicks>:
700b3370: b580         	push	{r7, lr}
700b3372: b082         	sub	sp, #0x8
700b3374: 9101         	str	r1, [sp, #0x4]
700b3376: 9000         	str	r0, [sp]
700b3378: 9800         	ldr	r0, [sp]
700b337a: 9901         	ldr	r1, [sp, #0x4]
700b337c: f64a 02f0    	movw	r2, #0xa8f0
700b3380: f2c7 0208    	movt	r2, #0x7008
700b3384: 6892         	ldr	r2, [r2, #0x8]
700b3386: 2300         	movs	r3, #0x0
700b3388: f7ff ef04    	blx	0x700b3194 <__aeabi_uldivmod> @ imm = #-0x1f8
700b338c: b002         	add	sp, #0x8
700b338e: bd80         	pop	{r7, pc}

700b3390 <HW_RD_FIELD32_RAW>:
700b3390: b084         	sub	sp, #0x10
700b3392: 9003         	str	r0, [sp, #0xc]
700b3394: 9102         	str	r1, [sp, #0x8]
700b3396: 9201         	str	r2, [sp, #0x4]
700b3398: 9803         	ldr	r0, [sp, #0xc]
700b339a: 6800         	ldr	r0, [r0]
700b339c: 9000         	str	r0, [sp]
700b339e: 9800         	ldr	r0, [sp]
700b33a0: 9902         	ldr	r1, [sp, #0x8]
700b33a2: 4008         	ands	r0, r1
700b33a4: 9901         	ldr	r1, [sp, #0x4]
700b33a6: 40c8         	lsrs	r0, r1
700b33a8: 9000         	str	r0, [sp]
700b33aa: 9800         	ldr	r0, [sp]
700b33ac: b004         	add	sp, #0x10
700b33ae: 4770         	bx	lr

700b33b0 <Sciclient_getRxThreadId>:
700b33b0: b082         	sub	sp, #0x8
700b33b2: 9001         	str	r0, [sp, #0x4]
700b33b4: 9801         	ldr	r0, [sp, #0x4]
700b33b6: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b33ba: f245 4038    	movw	r0, #0x5438
700b33be: f2c7 000b    	movt	r0, #0x700b
700b33c2: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700b33c6: 68c0         	ldr	r0, [r0, #0xc]
700b33c8: 9000         	str	r0, [sp]
700b33ca: 9800         	ldr	r0, [sp]
700b33cc: b002         	add	sp, #0x8
700b33ce: 4770         	bx	lr

700b33d0 <Sciclient_getTxThreadId>:
700b33d0: b082         	sub	sp, #0x8
700b33d2: 9001         	str	r0, [sp, #0x4]
700b33d4: 9801         	ldr	r0, [sp, #0x4]
700b33d6: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b33da: f245 4038    	movw	r0, #0x5438
700b33de: f2c7 000b    	movt	r0, #0x700b
700b33e2: eb00 00c1    	add.w	r0, r0, r1, lsl #3
700b33e6: 6880         	ldr	r0, [r0, #0x8]
700b33e8: 9000         	str	r0, [sp]
700b33ea: 9800         	ldr	r0, [sp]
700b33ec: b002         	add	sp, #0x8
700b33ee: 4770         	bx	lr

700b33f0 <tm_semaphore_get>:
; {
700b33f0: b580         	push	{r7, lr}
;    status = tx_semaphore_get(&tm_semaphore_array[semaphore_id], TX_NO_WAIT);
700b33f2: f64a 0180    	movw	r1, #0xa880
700b33f6: ebc0 00c0    	rsb	r0, r0, r0, lsl #3
700b33fa: f2c7 0108    	movt	r1, #0x7008
700b33fe: eb01 0080    	add.w	r0, r1, r0, lsl #2
700b3402: 2100         	movs	r1, #0x0
700b3404: f7f7 fc9c    	bl	0x700aad40 <_tx_semaphore_get> @ imm = #-0x86c8
;    if (status == TX_SUCCESS)
700b3408: 2800         	cmp	r0, #0x0
700b340a: bf18         	it	ne
700b340c: 2001         	movne	r0, #0x1
; }
700b340e: bd80         	pop	{r7, pc}

700b3410 <tm_thread_entry>:
;    void* param = tm_thread_entry_params[thread_input];
700b3410: f64a 1178    	movw	r1, #0xa978
;    entry_function = (void (*)(void*, void*, void*)) tm_thread_entry_functions[thread_input];
700b3414: f64a 1250    	movw	r2, #0xa950
;    void* param = tm_thread_entry_params[thread_input];
700b3418: f2c7 0108    	movt	r1, #0x7008
;    entry_function = (void (*)(void*, void*, void*)) tm_thread_entry_functions[thread_input];
700b341c: f2c7 0208    	movt	r2, #0x7008
;    void* param = tm_thread_entry_params[thread_input];
700b3420: f851 1020    	ldr.w	r1, [r1, r0, lsl #2]
;    entry_function = (void (*)(void*, void*, void*)) tm_thread_entry_functions[thread_input];
700b3424: f852 3020    	ldr.w	r3, [r2, r0, lsl #2]
;    entry_function(param, NULL, NULL);
700b3428: 2200         	movs	r2, #0x0
700b342a: 4608         	mov	r0, r1
700b342c: 2100         	movs	r1, #0x0
700b342e: 4718         	bx	r3

700b3430 <DebugP_memLogWriterInit>:
700b3430: b580         	push	{r7, lr}
700b3432: b082         	sub	sp, #0x8
700b3434: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b3438: f8bd 0006    	ldrh.w	r0, [sp, #0x6]
700b343c: f7ff f8f0    	bl	0x700b2620 <SOC_getCoreName> @ imm = #-0xe20
700b3440: f646 11a4    	movw	r1, #0x69a4
700b3444: f2c7 010b    	movt	r1, #0x700b
700b3448: 6008         	str	r0, [r1]
700b344a: b002         	add	sp, #0x8
700b344c: bd80         	pop	{r7, pc}
700b344e: 0000         	movs	r0, r0

700b3450 <Sciclient_rmPsGetIrqNode>:
700b3450: b081         	sub	sp, #0x4
700b3452: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b3456: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b345a: eb00 0140    	add.w	r1, r0, r0, lsl #1
700b345e: f64a 1028    	movw	r0, #0xa928
700b3462: f2c7 0008    	movt	r0, #0x7008
700b3466: f850 0021    	ldr.w	r0, [r0, r1, lsl #2]
700b346a: b001         	add	sp, #0x4
700b346c: 4770         	bx	lr
700b346e: 0000         	movs	r0, r0

700b3470 <Sciclient_rmPsInit>:
700b3470: b580         	push	{r7, lr}
700b3472: b082         	sub	sp, #0x8
700b3474: f64a 1028    	movw	r0, #0xa928
700b3478: f2c7 0008    	movt	r0, #0x7008
700b347c: 9001         	str	r0, [sp, #0x4]
700b347e: 2124         	movs	r1, #0x24
700b3480: f7eb efd8    	blx	0x7009f434 <__aeabi_memclr8> @ imm = #-0x14050
700b3484: 9901         	ldr	r1, [sp, #0x4]
700b3486: 2000         	movs	r0, #0x0
700b3488: 8488         	strh	r0, [r1, #0x24]
700b348a: b002         	add	sp, #0x8
700b348c: bd80         	pop	{r7, pc}
700b348e: 0000         	movs	r0, r0

700b3490 <UART_breakCtl>:
700b3490: b580         	push	{r7, lr}
700b3492: b082         	sub	sp, #0x8
700b3494: 9001         	str	r0, [sp, #0x4]
700b3496: 9100         	str	r1, [sp]
700b3498: 9801         	ldr	r0, [sp, #0x4]
700b349a: 300c         	adds	r0, #0xc
700b349c: 9900         	ldr	r1, [sp]
700b349e: ea4f 1391    	lsr.w	r3, r1, #0x6
700b34a2: 2140         	movs	r1, #0x40
700b34a4: 2206         	movs	r2, #0x6
700b34a6: f7ff f9fb    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #-0xc0a
700b34aa: b002         	add	sp, #0x8
700b34ac: bd80         	pop	{r7, pc}
700b34ae: 0000         	movs	r0, r0

700b34b0 <UART_lld_Transaction_deInit>:
700b34b0: b081         	sub	sp, #0x4
700b34b2: 9000         	str	r0, [sp]
700b34b4: 9900         	ldr	r1, [sp]
700b34b6: 2000         	movs	r0, #0x0
700b34b8: 6008         	str	r0, [r1]
700b34ba: 9900         	ldr	r1, [sp]
700b34bc: 6048         	str	r0, [r1, #0x4]
700b34be: 9900         	ldr	r1, [sp]
700b34c0: 6088         	str	r0, [r1, #0x8]
700b34c2: 9900         	ldr	r1, [sp]
700b34c4: 60c8         	str	r0, [r1, #0xc]
700b34c6: 9900         	ldr	r1, [sp]
700b34c8: 6108         	str	r0, [r1, #0x10]
700b34ca: b001         	add	sp, #0x4
700b34cc: 4770         	bx	lr
700b34ce: 0000         	movs	r0, r0

700b34d0 <UART_writeInterrupt>:
700b34d0: b580         	push	{r7, lr}
700b34d2: b084         	sub	sp, #0x10
700b34d4: 9003         	str	r0, [sp, #0xc]
700b34d6: 2000         	movs	r0, #0x0
700b34d8: 9002         	str	r0, [sp, #0x8]
700b34da: 9803         	ldr	r0, [sp, #0xc]
700b34dc: 6800         	ldr	r0, [r0]
700b34de: 9001         	str	r0, [sp, #0x4]
700b34e0: 9801         	ldr	r0, [sp, #0x4]
700b34e2: 2102         	movs	r1, #0x2
700b34e4: f7f7 fd8c    	bl	0x700ab000 <UART_intrEnable> @ imm = #-0x84e8
700b34e8: 9802         	ldr	r0, [sp, #0x8]
700b34ea: b004         	add	sp, #0x10
700b34ec: bd80         	pop	{r7, pc}
700b34ee: 0000         	movs	r0, r0

700b34f0 <UdmaChPdmaPrms_init>:
700b34f0: b081         	sub	sp, #0x4
700b34f2: 9000         	str	r0, [sp]
700b34f4: 9800         	ldr	r0, [sp]
700b34f6: b140         	cbz	r0, 0x700b350a <UdmaChPdmaPrms_init+0x1a> @ imm = #0x10
700b34f8: e7ff         	b	0x700b34fa <UdmaChPdmaPrms_init+0xa> @ imm = #-0x2
700b34fa: 9900         	ldr	r1, [sp]
700b34fc: 2000         	movs	r0, #0x0
700b34fe: 6008         	str	r0, [r1]
700b3500: 9900         	ldr	r1, [sp]
700b3502: 6048         	str	r0, [r1, #0x4]
700b3504: 9900         	ldr	r1, [sp]
700b3506: 6088         	str	r0, [r1, #0x8]
700b3508: e7ff         	b	0x700b350a <UdmaChPdmaPrms_init+0x1a> @ imm = #-0x2
700b350a: b001         	add	sp, #0x4
700b350c: 4770         	bx	lr
700b350e: 0000         	movs	r0, r0

700b3510 <tm_semaphore_put>:
; {
700b3510: b580         	push	{r7, lr}
;    status = tx_semaphore_put(&tm_semaphore_array[semaphore_id]);
700b3512: f64a 0180    	movw	r1, #0xa880
700b3516: ebc0 00c0    	rsb	r0, r0, r0, lsl #3
700b351a: f2c7 0108    	movt	r1, #0x7008
700b351e: eb01 0080    	add.w	r0, r1, r0, lsl #2
700b3522: f7fb fb0d    	bl	0x700aeb40 <_tx_semaphore_put> @ imm = #-0x49e6
;    if (status == TX_SUCCESS)
700b3526: 2800         	cmp	r0, #0x0
700b3528: bf18         	it	ne
700b352a: 2001         	movne	r0, #0x1
; }
700b352c: bd80         	pop	{r7, pc}
700b352e: 0000         	movs	r0, r0

700b3530 <CSL_secProxyGetDataAddr>:
700b3530: b084         	sub	sp, #0x10
700b3532: 9003         	str	r0, [sp, #0xc]
700b3534: 9102         	str	r1, [sp, #0x8]
700b3536: 9201         	str	r2, [sp, #0x4]
700b3538: 9803         	ldr	r0, [sp, #0xc]
700b353a: 6900         	ldr	r0, [r0, #0x10]
700b353c: 9902         	ldr	r1, [sp, #0x8]
700b353e: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b3542: 3004         	adds	r0, #0x4
700b3544: 9000         	str	r0, [sp]
700b3546: 9800         	ldr	r0, [sp]
700b3548: b004         	add	sp, #0x10
700b354a: 4770         	bx	lr
700b354c: 0000         	movs	r0, r0
700b354e: 0000         	movs	r0, r0

700b3550 <UART_IsParameter>:
700b3550: b082         	sub	sp, #0x8
700b3552: 9001         	str	r0, [sp, #0x4]
700b3554: 2000         	movs	r0, #0x0
700b3556: 9000         	str	r0, [sp]
700b3558: 9801         	ldr	r0, [sp, #0x4]
700b355a: b920         	cbnz	r0, 0x700b3566 <UART_IsParameter+0x16> @ imm = #0x8
700b355c: e7ff         	b	0x700b355e <UART_IsParameter+0xe> @ imm = #-0x2
700b355e: f06f 0002    	mvn	r0, #0x2
700b3562: 9000         	str	r0, [sp]
700b3564: e7ff         	b	0x700b3566 <UART_IsParameter+0x16> @ imm = #-0x2
700b3566: 9800         	ldr	r0, [sp]
700b3568: b002         	add	sp, #0x8
700b356a: 4770         	bx	lr
700b356c: 0000         	movs	r0, r0
700b356e: 0000         	movs	r0, r0

700b3570 <tm_thread_resume>:
; {
700b3570: b580         	push	{r7, lr}
;    status = tx_thread_resume(&tm_thread_array[thread_id]);
700b3572: f249 7214    	movw	r2, #0x9714
700b3576: 21b4         	movs	r1, #0xb4
700b3578: f2c7 0208    	movt	r2, #0x7008
700b357c: fb00 2001    	mla	r0, r0, r1, r2
700b3580: f7f1 f996    	bl	0x700a48b0 <_tx_thread_resume> @ imm = #-0xecd4
;    if (status == TX_SUCCESS)
700b3584: 2800         	cmp	r0, #0x0
700b3586: bf18         	it	ne
700b3588: 2001         	movne	r0, #0x1
; }
700b358a: bd80         	pop	{r7, pc}

700b358c <TI_memcpy_small>:
700b358c: e3a0c000     	mov	r12, #0

700b3590 <_loop>:
700b3590: e152000c     	cmp	r2, r12
700b3594: 012fff1e     	bxeq	lr
700b3598: e7d1300c     	ldrb	r3, [r1, r12]
700b359c: e7c0300c     	strb	r3, [r0, r12]
700b35a0: e28cc001     	add	r12, r12, #1
700b35a4: eafffff9     	b	0x700b3590 <_loop>      @ imm = #-0x1c
		...

700b35b0 <CSL_udmapCppi5SetDescType>:
700b35b0: b082         	sub	sp, #0x8
700b35b2: 9001         	str	r0, [sp, #0x4]
700b35b4: 9100         	str	r1, [sp]
700b35b6: 9901         	ldr	r1, [sp, #0x4]
700b35b8: 6808         	ldr	r0, [r1]
700b35ba: f020 4040    	bic	r0, r0, #0xc0000000
700b35be: 9a00         	ldr	r2, [sp]
700b35c0: ea40 7082    	orr.w	r0, r0, r2, lsl #30
700b35c4: 6008         	str	r0, [r1]
700b35c6: b002         	add	sp, #0x8
700b35c8: 4770         	bx	lr
700b35ca: 0000         	movs	r0, r0
700b35cc: 0000         	movs	r0, r0
700b35ce: 0000         	movs	r0, r0

700b35d0 <UART_fifoCharGet>:
700b35d0: b580         	push	{r7, lr}
700b35d2: b082         	sub	sp, #0x8
700b35d4: 9001         	str	r0, [sp, #0x4]
700b35d6: 2000         	movs	r0, #0x0
700b35d8: 9000         	str	r0, [sp]
700b35da: 9801         	ldr	r0, [sp, #0x4]
700b35dc: f000 fa58    	bl	0x700b3a90 <HW_RD_REG32_RAW> @ imm = #0x4b0
700b35e0: 9000         	str	r0, [sp]
700b35e2: f89d 0000    	ldrb.w	r0, [sp]
700b35e6: b002         	add	sp, #0x8
700b35e8: bd80         	pop	{r7, pc}
700b35ea: 0000         	movs	r0, r0
700b35ec: 0000         	movs	r0, r0
700b35ee: 0000         	movs	r0, r0

700b35f0 <UART_timeGuardConfig>:
700b35f0: b580         	push	{r7, lr}
700b35f2: b082         	sub	sp, #0x8
700b35f4: 9001         	str	r0, [sp, #0x4]
700b35f6: 9100         	str	r1, [sp]
700b35f8: 9801         	ldr	r0, [sp, #0x4]
700b35fa: 3094         	adds	r0, #0x94
700b35fc: 9b00         	ldr	r3, [sp]
700b35fe: 21ff         	movs	r1, #0xff
700b3600: 2200         	movs	r2, #0x0
700b3602: f7ff f94d    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #-0xd66
700b3606: b002         	add	sp, #0x8
700b3608: bd80         	pop	{r7, pc}
700b360a: 0000         	movs	r0, r0
700b360c: 0000         	movs	r0, r0
700b360e: 0000         	movs	r0, r0

700b3610 <CSL_udmapCppi5SetPsDataLen>:
700b3610: b082         	sub	sp, #0x8
700b3612: 9001         	str	r0, [sp, #0x4]
700b3614: 9100         	str	r1, [sp]
700b3616: 9901         	ldr	r1, [sp, #0x4]
700b3618: 6808         	ldr	r0, [r1]
700b361a: 9a00         	ldr	r2, [sp]
700b361c: 0892         	lsrs	r2, r2, #0x2
700b361e: f362 509b    	bfi	r0, r2, #22, #6
700b3622: 6008         	str	r0, [r1]
700b3624: b002         	add	sp, #0x8
700b3626: 4770         	bx	lr
		...

700b3630 <CSL_udmapCppi5SetPsFlags>:
700b3630: b082         	sub	sp, #0x8
700b3632: 9001         	str	r0, [sp, #0x4]
700b3634: 9100         	str	r1, [sp]
700b3636: 9901         	ldr	r1, [sp, #0x4]
700b3638: 6848         	ldr	r0, [r1, #0x4]
700b363a: f89d 2000    	ldrb.w	r2, [sp]
700b363e: f362 601b    	bfi	r0, r2, #24, #4
700b3642: 6048         	str	r0, [r1, #0x4]
700b3644: b002         	add	sp, #0x8
700b3646: 4770         	bx	lr
		...

700b3650 <Sciclient_rmIrqSet>:
700b3650: b580         	push	{r7, lr}
700b3652: b084         	sub	sp, #0x10
700b3654: 9003         	str	r0, [sp, #0xc]
700b3656: 9102         	str	r1, [sp, #0x8]
700b3658: 9201         	str	r2, [sp, #0x4]
700b365a: 9803         	ldr	r0, [sp, #0xc]
700b365c: 9902         	ldr	r1, [sp, #0x8]
700b365e: 9a01         	ldr	r2, [sp, #0x4]
700b3660: f7f2 fbc6    	bl	0x700a5df0 <Sciclient_rmProgramInterruptRoute> @ imm = #-0xd874
700b3664: b004         	add	sp, #0x10
700b3666: bd80         	pop	{r7, pc}
		...

700b3670 <Sciclient_secProxyThreadStatusReg>:
700b3670: b081         	sub	sp, #0x4
700b3672: 9000         	str	r0, [sp]
700b3674: f646 0098    	movw	r0, #0x6898
700b3678: f2c7 000b    	movt	r0, #0x700b
700b367c: 6880         	ldr	r0, [r0, #0x8]
700b367e: 9900         	ldr	r1, [sp]
700b3680: eb00 3001    	add.w	r0, r0, r1, lsl #12
700b3684: b001         	add	sp, #0x4
700b3686: 4770         	bx	lr
		...

700b3690 <TimerP_start>:
700b3690: b082         	sub	sp, #0x8
700b3692: 9001         	str	r0, [sp, #0x4]
700b3694: 9801         	ldr	r0, [sp, #0x4]
700b3696: 3038         	adds	r0, #0x38
700b3698: 9000         	str	r0, [sp]
700b369a: 9900         	ldr	r1, [sp]
700b369c: 6808         	ldr	r0, [r1]
700b369e: f040 0001    	orr	r0, r0, #0x1
700b36a2: 6008         	str	r0, [r1]
700b36a4: b002         	add	sp, #0x8
700b36a6: 4770         	bx	lr
		...

700b36b0 <TimerP_stop>:
700b36b0: b082         	sub	sp, #0x8
700b36b2: 9001         	str	r0, [sp, #0x4]
700b36b4: 9801         	ldr	r0, [sp, #0x4]
700b36b6: 3038         	adds	r0, #0x38
700b36b8: 9000         	str	r0, [sp]
700b36ba: 9900         	ldr	r1, [sp]
700b36bc: 6808         	ldr	r0, [r1]
700b36be: f020 0001    	bic	r0, r0, #0x1
700b36c2: 6008         	str	r0, [r1]
700b36c4: b002         	add	sp, #0x8
700b36c6: 4770         	bx	lr
		...

700b36d0 <UART_divisorLatchDisable>:
700b36d0: b580         	push	{r7, lr}
700b36d2: b082         	sub	sp, #0x8
700b36d4: 9001         	str	r0, [sp, #0x4]
700b36d6: 9801         	ldr	r0, [sp, #0x4]
700b36d8: 300c         	adds	r0, #0xc
700b36da: 2180         	movs	r1, #0x80
700b36dc: 2207         	movs	r2, #0x7
700b36de: 2300         	movs	r3, #0x0
700b36e0: f7ff f8de    	bl	0x700b28a0 <HW_WR_FIELD32_RAW> @ imm = #-0xe44
700b36e4: b002         	add	sp, #0x8
700b36e6: bd80         	pop	{r7, pc}
		...

700b36f0 <UART_modemControlReset>:
700b36f0: b580         	push	{r7, lr}
700b36f2: b082         	sub	sp, #0x8
700b36f4: 9001         	str	r0, [sp, #0x4]
700b36f6: 2000         	movs	r0, #0x0
700b36f8: 9000         	str	r0, [sp]
700b36fa: 9801         	ldr	r0, [sp, #0x4]
700b36fc: 3010         	adds	r0, #0x10
700b36fe: 9900         	ldr	r1, [sp]
700b3700: f000 f9ce    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x39c
700b3704: b002         	add	sp, #0x8
700b3706: bd80         	pop	{r7, pc}
		...

700b3710 <UART_putChar>:
700b3710: b580         	push	{r7, lr}
700b3712: b082         	sub	sp, #0x8
700b3714: 9001         	str	r0, [sp, #0x4]
700b3716: f88d 1003    	strb.w	r1, [sp, #0x3]
700b371a: 9801         	ldr	r0, [sp, #0x4]
700b371c: f89d 1003    	ldrb.w	r1, [sp, #0x3]
700b3720: f000 f9be    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x37c
700b3724: b002         	add	sp, #0x8
700b3726: bd80         	pop	{r7, pc}

700b3728 <TI_memset_small>:
700b3728: e3a03000     	mov	r3, #0

700b372c <_loop>:
700b372c: e1520003     	cmp	r2, r3
700b3730: 012fff1e     	bxeq	lr
700b3734: e7c01003     	strb	r1, [r0, r3]
700b3738: e2833001     	add	r3, r3, #1
700b373c: eafffffa     	b	0x700b372c <_loop>      @ imm = #-0x18

700b3740 <CSL_REG64_WR_RAW>:
700b3740: b084         	sub	sp, #0x10
700b3742: 9003         	str	r0, [sp, #0xc]
700b3744: 9301         	str	r3, [sp, #0x4]
700b3746: 9200         	str	r2, [sp]
700b3748: 9800         	ldr	r0, [sp]
700b374a: 9901         	ldr	r1, [sp, #0x4]
700b374c: 9a03         	ldr	r2, [sp, #0xc]
700b374e: e9c2 0100    	strd	r0, r1, [r2]
700b3752: b004         	add	sp, #0x10
700b3754: 4770         	bx	lr
		...
700b375e: 0000         	movs	r0, r0

700b3760 <CSL_udmapCppi5LinkDesc>:
700b3760: b084         	sub	sp, #0x10
700b3762: 9003         	str	r0, [sp, #0xc]
700b3764: 9301         	str	r3, [sp, #0x4]
700b3766: 9200         	str	r2, [sp]
700b3768: 9800         	ldr	r0, [sp]
700b376a: 9a01         	ldr	r2, [sp, #0x4]
700b376c: 9903         	ldr	r1, [sp, #0xc]
700b376e: 614a         	str	r2, [r1, #0x14]
700b3770: 6108         	str	r0, [r1, #0x10]
700b3772: b004         	add	sp, #0x10
700b3774: 4770         	bx	lr
		...
700b377e: 0000         	movs	r0, r0

700b3780 <CSL_udmapCppi5SetBufferAddr>:
700b3780: b084         	sub	sp, #0x10
700b3782: 9003         	str	r0, [sp, #0xc]
700b3784: 9301         	str	r3, [sp, #0x4]
700b3786: 9200         	str	r2, [sp]
700b3788: 9800         	ldr	r0, [sp]
700b378a: 9a01         	ldr	r2, [sp, #0x4]
700b378c: 9903         	ldr	r1, [sp, #0xc]
700b378e: 61ca         	str	r2, [r1, #0x1c]
700b3790: 6188         	str	r0, [r1, #0x18]
700b3792: b004         	add	sp, #0x10
700b3794: 4770         	bx	lr
		...
700b379e: 0000         	movs	r0, r0

700b37a0 <CSL_udmapCppi5SetBufferLen>:
700b37a0: b082         	sub	sp, #0x8
700b37a2: 9001         	str	r0, [sp, #0x4]
700b37a4: 9100         	str	r1, [sp]
700b37a6: 9901         	ldr	r1, [sp, #0x4]
700b37a8: 6a08         	ldr	r0, [r1, #0x20]
700b37aa: 9a00         	ldr	r2, [sp]
700b37ac: f362 0015    	bfi	r0, r2, #0, #22
700b37b0: 6208         	str	r0, [r1, #0x20]
700b37b2: b002         	add	sp, #0x8
700b37b4: 4770         	bx	lr
		...
700b37be: 0000         	movs	r0, r0

700b37c0 <CSL_udmapCppi5SetOrgBufferAddr>:
700b37c0: b084         	sub	sp, #0x10
700b37c2: 9003         	str	r0, [sp, #0xc]
700b37c4: 9301         	str	r3, [sp, #0x4]
700b37c6: 9200         	str	r2, [sp]
700b37c8: 9800         	ldr	r0, [sp]
700b37ca: 9a01         	ldr	r2, [sp, #0x4]
700b37cc: 9903         	ldr	r1, [sp, #0xc]
700b37ce: 62ca         	str	r2, [r1, #0x2c]
700b37d0: 6288         	str	r0, [r1, #0x28]
700b37d2: b004         	add	sp, #0x10
700b37d4: 4770         	bx	lr
		...
700b37de: 0000         	movs	r0, r0

700b37e0 <CSL_udmapCppi5SetPsDataLoc>:
700b37e0: b082         	sub	sp, #0x8
700b37e2: 9001         	str	r0, [sp, #0x4]
700b37e4: 9100         	str	r1, [sp]
700b37e6: 9901         	ldr	r1, [sp, #0x4]
700b37e8: 6808         	ldr	r0, [r1]
700b37ea: 9a00         	ldr	r2, [sp]
700b37ec: f362 701c    	bfi	r0, r2, #28, #1
700b37f0: 6008         	str	r0, [r1]
700b37f2: b002         	add	sp, #0x8
700b37f4: 4770         	bx	lr
		...
700b37fe: 0000         	movs	r0, r0

700b3800 <Sciclient_rmIrqRelease>:
700b3800: b580         	push	{r7, lr}
700b3802: b084         	sub	sp, #0x10
700b3804: 9003         	str	r0, [sp, #0xc]
700b3806: 9102         	str	r1, [sp, #0x8]
700b3808: 9803         	ldr	r0, [sp, #0xc]
700b380a: 9a02         	ldr	r2, [sp, #0x8]
700b380c: 4669         	mov	r1, sp
700b380e: f7f2 f887    	bl	0x700a5920 <Sciclient_rmClearInterruptRoute> @ imm = #-0xdef2
700b3812: b004         	add	sp, #0x10
700b3814: bd80         	pop	{r7, pc}
		...
700b381e: 0000         	movs	r0, r0

700b3820 <Sciclient_secProxyReadThreadCount>:
700b3820: b580         	push	{r7, lr}
700b3822: b082         	sub	sp, #0x8
700b3824: 9001         	str	r0, [sp, #0x4]
700b3826: 9801         	ldr	r0, [sp, #0x4]
700b3828: f7ff ff22    	bl	0x700b3670 <Sciclient_secProxyThreadStatusReg> @ imm = #-0x1bc
700b382c: f000 f968    	bl	0x700b3b00 <CSL_REG32_RD_RAW> @ imm = #0x2d0
700b3830: b2c0         	uxtb	r0, r0
700b3832: b002         	add	sp, #0x8
700b3834: bd80         	pop	{r7, pc}
		...
700b383e: 0000         	movs	r0, r0

700b3840 <UART_divideRoundCloset>:
700b3840: b082         	sub	sp, #0x8
700b3842: 9001         	str	r0, [sp, #0x4]
700b3844: 9100         	str	r1, [sp]
700b3846: 9801         	ldr	r0, [sp, #0x4]
700b3848: 9900         	ldr	r1, [sp]
700b384a: eb00 0051    	add.w	r0, r0, r1, lsr #1
700b384e: fbb0 f0f1    	udiv	r0, r0, r1
700b3852: b002         	add	sp, #0x8
700b3854: 4770         	bx	lr
		...
700b385e: 0000         	movs	r0, r0

700b3860 <UART_regConfModeRestore>:
700b3860: b580         	push	{r7, lr}
700b3862: b082         	sub	sp, #0x8
700b3864: 9001         	str	r0, [sp, #0x4]
700b3866: 9100         	str	r1, [sp]
700b3868: 9801         	ldr	r0, [sp, #0x4]
700b386a: 300c         	adds	r0, #0xc
700b386c: 9900         	ldr	r1, [sp]
700b386e: f000 f917    	bl	0x700b3aa0 <HW_WR_REG32_RAW> @ imm = #0x22e
700b3872: b002         	add	sp, #0x8
700b3874: bd80         	pop	{r7, pc}
		...
700b387e: 0000         	movs	r0, r0

700b3880 <tx_threadx_stack_build_cpsr_get>:
700b3880: b081         	sub	sp, #0x4
700b3882: f3ef 8000    	mrs	r0, apsr
700b3886: 9000         	str	r0, [sp]
700b3888: 9800         	ldr	r0, [sp]
700b388a: f040 0020    	orr	r0, r0, #0x20
700b388e: 9000         	str	r0, [sp]
700b3890: 9800         	ldr	r0, [sp]
700b3892: b001         	add	sp, #0x4
700b3894: 4770         	bx	lr
		...
700b389e: 0000         	movs	r0, r0

700b38a0 <DebugP_uartSetDrvIndex>:
700b38a0: b081         	sub	sp, #0x4
700b38a2: 9000         	str	r0, [sp]
700b38a4: 9800         	ldr	r0, [sp]
700b38a6: f646 11a8    	movw	r1, #0x69a8
700b38aa: f2c7 010b    	movt	r1, #0x700b
700b38ae: 6008         	str	r0, [r1]
700b38b0: b001         	add	sp, #0x4
700b38b2: 4770         	bx	lr
		...

700b38c0 <Sciclient_rmIrIntControlReg>:
700b38c0: b081         	sub	sp, #0x4
700b38c2: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b38c6: f8bd 1002    	ldrh.w	r1, [sp, #0x2]
700b38ca: 2004         	movs	r0, #0x4
700b38cc: eb00 0081    	add.w	r0, r0, r1, lsl #2
700b38d0: b001         	add	sp, #0x4
700b38d2: 4770         	bx	lr
		...

700b38e0 <Udma_defaultVirtToPhyFxn>:
700b38e0: b084         	sub	sp, #0x10
700b38e2: 9003         	str	r0, [sp, #0xc]
700b38e4: 9102         	str	r1, [sp, #0x8]
700b38e6: 9201         	str	r2, [sp, #0x4]
700b38e8: 9803         	ldr	r0, [sp, #0xc]
700b38ea: 9000         	str	r0, [sp]
700b38ec: 9800         	ldr	r0, [sp]
700b38ee: 2100         	movs	r1, #0x0
700b38f0: b004         	add	sp, #0x10
700b38f2: 4770         	bx	lr
		...

700b3900 <Udma_rmAllocFreeRing>:
700b3900: b082         	sub	sp, #0x8
700b3902: 9001         	str	r0, [sp, #0x4]
700b3904: f64f 70ff    	movw	r0, #0xffff
700b3908: f8ad 0002    	strh.w	r0, [sp, #0x2]
700b390c: f8bd 0002    	ldrh.w	r0, [sp, #0x2]
700b3910: b002         	add	sp, #0x8
700b3912: 4770         	bx	lr
		...

700b3920 <CSL_udmapCppi5SetSrcTag>:
700b3920: b082         	sub	sp, #0x8
700b3922: 9001         	str	r0, [sp, #0x4]
700b3924: 9100         	str	r1, [sp]
700b3926: 9901         	ldr	r1, [sp, #0x4]
700b3928: f8bd 0000    	ldrh.w	r0, [sp]
700b392c: 81c8         	strh	r0, [r1, #0xe]
700b392e: b002         	add	sp, #0x8
700b3930: 4770         	bx	lr
		...
700b393e: 0000         	movs	r0, r0

700b3940 <TimerP_getCount>:
700b3940: b082         	sub	sp, #0x8
700b3942: 9001         	str	r0, [sp, #0x4]
700b3944: 9801         	ldr	r0, [sp, #0x4]
700b3946: 303c         	adds	r0, #0x3c
700b3948: 9000         	str	r0, [sp]
700b394a: 9800         	ldr	r0, [sp]
700b394c: 6800         	ldr	r0, [r0]
700b394e: b002         	add	sp, #0x8
700b3950: 4770         	bx	lr
		...
700b395e: 0000         	movs	r0, r0

700b3960 <TimerP_getReloadCount>:
700b3960: b082         	sub	sp, #0x8
700b3962: 9001         	str	r0, [sp, #0x4]
700b3964: 9801         	ldr	r0, [sp, #0x4]
700b3966: 3040         	adds	r0, #0x40
700b3968: 9000         	str	r0, [sp]
700b396a: 9800         	ldr	r0, [sp]
700b396c: 6800         	ldr	r0, [r0]
700b396e: b002         	add	sp, #0x8
700b3970: 4770         	bx	lr
		...
700b397e: 0000         	movs	r0, r0

700b3980 <putchar_>:
; {
700b3980: b510         	push	{r4, lr}
700b3982: 4604         	mov	r4, r0
;     DebugP_memLogWriterPutChar(character);
700b3984: f7f3 ffd4    	bl	0x700a7930 <DebugP_memLogWriterPutChar> @ imm = #-0xc058
;     DebugP_uartLogWriterPutChar(character);
700b3988: 4620         	mov	r0, r4
700b398a: e8bd 4010    	pop.w	{r4, lr}
700b398e: f7fe b95f    	b.w	0x700b1c50 <DebugP_uartLogWriterPutChar> @ imm = #-0x1d42
		...
700b399e: 0000         	movs	r0, r0

700b39a0 <tm_interrupt_handler>:
;    if (test_interrupt_handler != NULL)
700b39a0: f646 10c4    	movw	r0, #0x69c4
700b39a4: f2c7 000b    	movt	r0, #0x700b
700b39a8: 6800         	ldr	r0, [r0]
700b39aa: 2800         	cmp	r0, #0x0
; }
700b39ac: bf08         	it	eq
700b39ae: 4770         	bxeq	lr
;       ((void (*)(void)) test_interrupt_handler)();
700b39b0: 4700         	bx	r0
		...
700b39be: 0000         	movs	r0, r0

700b39c0 <tm_setup_pmu>:
; {
700b39c0: b580         	push	{r7, lr}
;    PMU_init(&gPmuConfig);
700b39c2: f646 1058    	movw	r0, #0x6958
700b39c6: f2c7 000b    	movt	r0, #0x700b
700b39ca: f7f2 fad9    	bl	0x700a5f80 <PMU_init>   @ imm = #-0xda4e
;    return 1;
700b39ce: 2001         	movs	r0, #0x1
700b39d0: bd80         	pop	{r7, pc}
		...
700b39de: 0000         	movs	r0, r0

700b39e0 <CSL_REG32_WR_RAW>:
700b39e0: b082         	sub	sp, #0x8
700b39e2: 9001         	str	r0, [sp, #0x4]
700b39e4: 9100         	str	r1, [sp]
700b39e6: 9800         	ldr	r0, [sp]
700b39e8: 9901         	ldr	r1, [sp, #0x4]
700b39ea: 6008         	str	r0, [r1]
700b39ec: b002         	add	sp, #0x8
700b39ee: 4770         	bx	lr

700b39f0 <CSL_REG32_WR_RAW>:
700b39f0: b082         	sub	sp, #0x8
700b39f2: 9001         	str	r0, [sp, #0x4]
700b39f4: 9100         	str	r1, [sp]
700b39f6: 9800         	ldr	r0, [sp]
700b39f8: 9901         	ldr	r1, [sp, #0x4]
700b39fa: 6008         	str	r0, [r1]
700b39fc: b002         	add	sp, #0x8
700b39fe: 4770         	bx	lr

700b3a00 <CSL_REG32_WR_RAW>:
700b3a00: b082         	sub	sp, #0x8
700b3a02: 9001         	str	r0, [sp, #0x4]
700b3a04: 9100         	str	r1, [sp]
700b3a06: 9800         	ldr	r0, [sp]
700b3a08: 9901         	ldr	r1, [sp, #0x4]
700b3a0a: 6008         	str	r0, [r1]
700b3a0c: b002         	add	sp, #0x8
700b3a0e: 4770         	bx	lr

700b3a10 <CSL_REG32_WR_RAW>:
700b3a10: b082         	sub	sp, #0x8
700b3a12: 9001         	str	r0, [sp, #0x4]
700b3a14: 9100         	str	r1, [sp]
700b3a16: 9800         	ldr	r0, [sp]
700b3a18: 9901         	ldr	r1, [sp, #0x4]
700b3a1a: 6008         	str	r0, [r1]
700b3a1c: b002         	add	sp, #0x8
700b3a1e: 4770         	bx	lr

700b3a20 <CSL_REG32_WR_RAW>:
700b3a20: b082         	sub	sp, #0x8
700b3a22: 9001         	str	r0, [sp, #0x4]
700b3a24: 9100         	str	r1, [sp]
700b3a26: 9800         	ldr	r0, [sp]
700b3a28: 9901         	ldr	r1, [sp, #0x4]
700b3a2a: 6008         	str	r0, [r1]
700b3a2c: b002         	add	sp, #0x8
700b3a2e: 4770         	bx	lr

700b3a30 <CSL_REG32_WR_RAW>:
700b3a30: b082         	sub	sp, #0x8
700b3a32: 9001         	str	r0, [sp, #0x4]
700b3a34: 9100         	str	r1, [sp]
700b3a36: 9800         	ldr	r0, [sp]
700b3a38: 9901         	ldr	r1, [sp, #0x4]
700b3a3a: 6008         	str	r0, [r1]
700b3a3c: b002         	add	sp, #0x8
700b3a3e: 4770         	bx	lr

700b3a40 <CSL_udmapCppi5SetDstTag>:
700b3a40: b082         	sub	sp, #0x8
700b3a42: 9001         	str	r0, [sp, #0x4]
700b3a44: 9100         	str	r1, [sp]
700b3a46: 9901         	ldr	r1, [sp, #0x4]
700b3a48: 9800         	ldr	r0, [sp]
700b3a4a: 8188         	strh	r0, [r1, #0xc]
700b3a4c: b002         	add	sp, #0x8
700b3a4e: 4770         	bx	lr

700b3a50 <CSL_udmapCppi5SetOrgBufferLen>:
700b3a50: b082         	sub	sp, #0x8
700b3a52: 9001         	str	r0, [sp, #0x4]
700b3a54: 9100         	str	r1, [sp]
700b3a56: 9800         	ldr	r0, [sp]
700b3a58: 9901         	ldr	r1, [sp, #0x4]
700b3a5a: 6248         	str	r0, [r1, #0x24]
700b3a5c: b002         	add	sp, #0x8
700b3a5e: 4770         	bx	lr

700b3a60 <ClockP_getTimerCount>:
700b3a60: b580         	push	{r7, lr}
700b3a62: b082         	sub	sp, #0x8
700b3a64: 9001         	str	r0, [sp, #0x4]
700b3a66: 9801         	ldr	r0, [sp, #0x4]
700b3a68: f7ff ff6a    	bl	0x700b3940 <TimerP_getCount> @ imm = #-0x12c
700b3a6c: b002         	add	sp, #0x8
700b3a6e: bd80         	pop	{r7, pc}

700b3a70 <ClockP_sleepTicks>:
700b3a70: b580         	push	{r7, lr}
700b3a72: b082         	sub	sp, #0x8
700b3a74: 9001         	str	r0, [sp, #0x4]
700b3a76: 9801         	ldr	r0, [sp, #0x4]
700b3a78: f7fa f89a    	bl	0x700adbb0 <_tx_thread_sleep> @ imm = #-0x5ecc
700b3a7c: b002         	add	sp, #0x8
700b3a7e: bd80         	pop	{r7, pc}

700b3a80 <ClockP_timerClearOverflowInt>:
700b3a80: b580         	push	{r7, lr}
700b3a82: b082         	sub	sp, #0x8
700b3a84: 9001         	str	r0, [sp, #0x4]
700b3a86: 9801         	ldr	r0, [sp, #0x4]
700b3a88: f7ff f902    	bl	0x700b2c90 <TimerP_clearOverflowInt> @ imm = #-0xdfc
700b3a8c: b002         	add	sp, #0x8
700b3a8e: bd80         	pop	{r7, pc}

700b3a90 <HW_RD_REG32_RAW>:
700b3a90: b082         	sub	sp, #0x8
700b3a92: 9001         	str	r0, [sp, #0x4]
700b3a94: 9801         	ldr	r0, [sp, #0x4]
700b3a96: 6800         	ldr	r0, [r0]
700b3a98: 9000         	str	r0, [sp]
700b3a9a: 9800         	ldr	r0, [sp]
700b3a9c: b002         	add	sp, #0x8
700b3a9e: 4770         	bx	lr

700b3aa0 <HW_WR_REG32_RAW>:
700b3aa0: b082         	sub	sp, #0x8
700b3aa2: 9001         	str	r0, [sp, #0x4]
700b3aa4: 9100         	str	r1, [sp]
700b3aa6: 9800         	ldr	r0, [sp]
700b3aa8: 9901         	ldr	r1, [sp, #0x4]
700b3aaa: 6008         	str	r0, [r1]
700b3aac: b002         	add	sp, #0x8
700b3aae: 4770         	bx	lr

700b3ab0 <_out_null>:
700b3ab0: b084         	sub	sp, #0x10
700b3ab2: f88d 000f    	strb.w	r0, [sp, #0xf]
700b3ab6: 9102         	str	r1, [sp, #0x8]
700b3ab8: 9201         	str	r2, [sp, #0x4]
700b3aba: 9300         	str	r3, [sp]
700b3abc: b004         	add	sp, #0x10
700b3abe: 4770         	bx	lr

700b3ac0 <CSL_REG64_RD_RAW>:
700b3ac0: b081         	sub	sp, #0x4
700b3ac2: 9000         	str	r0, [sp]
700b3ac4: 9800         	ldr	r0, [sp]
700b3ac6: e9d0 0100    	ldrd	r0, r1, [r0]
700b3aca: b001         	add	sp, #0x4
700b3acc: 4770         	bx	lr
700b3ace: 0000         	movs	r0, r0

700b3ad0 <CSL_REG32_RD_RAW>:
700b3ad0: b081         	sub	sp, #0x4
700b3ad2: 9000         	str	r0, [sp]
700b3ad4: 9800         	ldr	r0, [sp]
700b3ad6: 6800         	ldr	r0, [r0]
700b3ad8: b001         	add	sp, #0x4
700b3ada: 4770         	bx	lr
700b3adc: 0000         	movs	r0, r0
700b3ade: 0000         	movs	r0, r0

700b3ae0 <CSL_REG32_RD_RAW>:
700b3ae0: b081         	sub	sp, #0x4
700b3ae2: 9000         	str	r0, [sp]
700b3ae4: 9800         	ldr	r0, [sp]
700b3ae6: 6800         	ldr	r0, [r0]
700b3ae8: b001         	add	sp, #0x4
700b3aea: 4770         	bx	lr
700b3aec: 0000         	movs	r0, r0
700b3aee: 0000         	movs	r0, r0

700b3af0 <CSL_REG32_RD_RAW>:
700b3af0: b081         	sub	sp, #0x4
700b3af2: 9000         	str	r0, [sp]
700b3af4: 9800         	ldr	r0, [sp]
700b3af6: 6800         	ldr	r0, [r0]
700b3af8: b001         	add	sp, #0x4
700b3afa: 4770         	bx	lr
700b3afc: 0000         	movs	r0, r0
700b3afe: 0000         	movs	r0, r0

700b3b00 <CSL_REG32_RD_RAW>:
700b3b00: b081         	sub	sp, #0x4
700b3b02: 9000         	str	r0, [sp]
700b3b04: 9800         	ldr	r0, [sp]
700b3b06: 6800         	ldr	r0, [r0]
700b3b08: b001         	add	sp, #0x4
700b3b0a: 4770         	bx	lr
700b3b0c: 0000         	movs	r0, r0
700b3b0e: 0000         	movs	r0, r0

700b3b10 <CSL_REG32_RD_RAW>:
700b3b10: b081         	sub	sp, #0x4
700b3b12: 9000         	str	r0, [sp]
700b3b14: 9800         	ldr	r0, [sp]
700b3b16: 6800         	ldr	r0, [r0]
700b3b18: b001         	add	sp, #0x4
700b3b1a: 4770         	bx	lr
700b3b1c: 0000         	movs	r0, r0
700b3b1e: 0000         	movs	r0, r0

700b3b20 <CSL_REG32_RD_RAW>:
700b3b20: b081         	sub	sp, #0x4
700b3b22: 9000         	str	r0, [sp]
700b3b24: 9800         	ldr	r0, [sp]
700b3b26: 6800         	ldr	r0, [r0]
700b3b28: b001         	add	sp, #0x4
700b3b2a: 4770         	bx	lr
700b3b2c: 0000         	movs	r0, r0
700b3b2e: 0000         	movs	r0, r0

700b3b30 <PMU_resetCounters>:
700b3b30: b580         	push	{r7, lr}
700b3b32: f7f3 ed98    	blx	0x700a7664 <CSL_armR5PmuResetCycleCnt> @ imm = #-0xc4d0
700b3b36: f7f3 ed9e    	blx	0x700a7674 <CSL_armR5PmuResetCntrs> @ imm = #-0xc4c4
700b3b3a: bd80         	pop	{r7, pc}
700b3b3c: 0000         	movs	r0, r0
700b3b3e: 0000         	movs	r0, r0

700b3b40 <Sciclient_getSelfDevIdCore>:
700b3b40: f646 1020    	movw	r0, #0x6920
700b3b44: f2c7 000b    	movt	r0, #0x700b
700b3b48: 6880         	ldr	r0, [r0, #0x8]
700b3b4a: 4770         	bx	lr
700b3b4c: 0000         	movs	r0, r0
700b3b4e: 0000         	movs	r0, r0

700b3b50 <Sciclient_rmPsGetPsp>:
700b3b50: f64a 1028    	movw	r0, #0xa928
700b3b54: f2c7 0008    	movt	r0, #0x7008
700b3b58: 8c80         	ldrh	r0, [r0, #0x24]
700b3b5a: 4770         	bx	lr
700b3b5c: 0000         	movs	r0, r0
700b3b5e: 0000         	movs	r0, r0

700b3b60 <Udma_rmFreeFreeRing>:
700b3b60: b082         	sub	sp, #0x8
700b3b62: f8ad 0006    	strh.w	r0, [sp, #0x6]
700b3b66: 9100         	str	r1, [sp]
700b3b68: b002         	add	sp, #0x8
700b3b6a: 4770         	bx	lr
700b3b6c: 0000         	movs	r0, r0
700b3b6e: 0000         	movs	r0, r0

700b3b70 <_tx_initialize_high_level>:
700b3b70: b580         	push	{r7, lr}
700b3b72: f7ff fb9d    	bl	0x700b32b0 <_tx_thread_initialize> @ imm = #-0x8c6
700b3b76: f7fe fc73    	bl	0x700b2460 <_tx_timer_initialize> @ imm = #-0x171a
700b3b7a: bd80         	pop	{r7, pc}
700b3b7c: 0000         	movs	r0, r0
700b3b7e: 0000         	movs	r0, r0

700b3b80 <.Lfastpath_exit>:
700b3b80: e0420003     	sub	r0, r2, r3
700b3b84: e12fff1e     	bx	lr
700b3b88: e320f000     	nop
700b3b8c: 00000000     	andeq	r0, r0, r0

700b3b90 <Hwip_dataAndInstructionBarrier>:
700b3b90: f3bf 8f6f    	isb	sy
700b3b94: f3bf 8f4f    	dsb	sy
700b3b98: 4770         	bx	lr
700b3b9a: 0000         	movs	r0, r0
700b3b9c: 0000         	movs	r0, r0
700b3b9e: 0000         	movs	r0, r0

700b3ba0 <tm_thread_sleep>:
; {
700b3ba0: f44f 717a    	mov.w	r1, #0x3e8
;    tx_thread_sleep(((UINT) seconds) * TM_THREADX_TICKS_PER_SECOND);
700b3ba4: 4348         	muls	r0, r1, r0
700b3ba6: f7fa b803    	b.w	0x700adbb0 <_tx_thread_sleep> @ imm = #-0x5ffa
700b3baa: 0000         	movs	r0, r0
700b3bac: 0000         	movs	r0, r0
700b3bae: 0000         	movs	r0, r0

700b3bb0 <ClockP_getTicks>:
700b3bb0: b580         	push	{r7, lr}
700b3bb2: f7ff fb95    	bl	0x700b32e0 <_tx_time_get> @ imm = #-0x8d6
700b3bb6: bd80         	pop	{r7, pc}
		...

700b3bc0 <TaskP_yield>:
700b3bc0: b580         	push	{r7, lr}
700b3bc2: f7fe ff15    	bl	0x700b29f0 <_txe_thread_relinquish> @ imm = #-0x11d6
700b3bc6: bd80         	pop	{r7, pc}
		...

700b3bd0 <UART_lld_errorCallback>:
700b3bd0: b081         	sub	sp, #0x4
700b3bd2: 9000         	str	r0, [sp]
700b3bd4: b001         	add	sp, #0x4
700b3bd6: 4770         	bx	lr
		...

700b3be0 <Udma_ringAssertFnPointers>:
700b3be0: b081         	sub	sp, #0x4
700b3be2: 9000         	str	r0, [sp]
700b3be4: b001         	add	sp, #0x4
700b3be6: 4770         	bx	lr
		...

700b3bf0 <Board_driversOpen>:
;     return status;
700b3bf0: 2000         	movs	r0, #0x0
700b3bf2: 4770         	bx	lr
		...

700b3c00 <Sciclient_rmPsGetMaxPsp>:
700b3c00: 2003         	movs	r0, #0x3
700b3c02: 4770         	bx	lr
		...

700b3c10 <main>:
;    return rtos_main_threadx();
700b3c10: f7fb bd96    	b.w	0x700af740 <rtos_main_threadx> @ imm = #-0x44d4
		...

700b3c20 <threadx_main>:
;    main_sync(); /* Startet den Benchmark-Test */
700b3c20: f7fe bfa6    	b.w	0x700b2b70 <main_sync>  @ imm = #-0x10b4
		...

700b3c30 <tm_pmu_profile_end>:
;    PMU_profileEnd(name);
700b3c30: f7f6 be2e    	b.w	0x700aa890 <PMU_profileEnd> @ imm = #-0x93a4
		...

700b3c40 <tm_pmu_profile_print>:
;    PMU_profilePrintEntry(name);
700b3c40: f7f8 bc46    	b.w	0x700ac4d0 <PMU_profilePrintEntry> @ imm = #-0x7774
		...

700b3c50 <tm_pmu_profile_start>:
;    PMU_profileStart(name);
700b3c50: f7fa b89e    	b.w	0x700add90 <PMU_profileStart> @ imm = #-0x5ec4
		...

700b3c60 <Board_init>:
; }
700b3c60: 4770         	bx	lr
		...
700b3c6e: 0000         	movs	r0, r0

700b3c70 <tm_initialize>:
;    test_initialization_function();
700b3c70: 4700         	bx	r0
		...
700b3c7e: 0000         	movs	r0, r0
